// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
// Date        : Sat Mar 21 14:39:21 2020
// Host        : DESKTOP-BBJD4E6 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/ECE532/ECE532_Group5/virtual_instruments/virtual_instruments.srcs/sources_1/bd/design_1/ip/design_1_audio_core_0_0/design_1_audio_core_0_0_sim_netlist.v
// Design      : design_1_audio_core_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_audio_core_0_0,audio_core,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "audio_core,Vivado 2018.1" *) 
(* NotValidForBitStream *)
module design_1_audio_core_0_0
   (clk,
    reset,
    clk_enable,
    note_c6,
    note_d6,
    note_e6,
    note_f6,
    run_drum,
    volume_ctrl,
    ce_out,
    out_PDM);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1" *) input clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW" *) input reset;
  input clk_enable;
  input note_c6;
  input note_d6;
  input note_e6;
  input note_f6;
  input run_drum;
  input [7:0]volume_ctrl;
  output ce_out;
  output out_PDM;

  wire ce_out;
  wire clk;
  wire clk_enable;
  wire note_c6;
  wire note_d6;
  wire note_e6;
  wire note_f6;
  wire out_PDM;
  wire reset;
  wire run_drum;
  wire [7:0]volume_ctrl;

  design_1_audio_core_0_0_audio_core inst
       (.ce_out(ce_out),
        .clk(clk),
        .clk_enable(clk_enable),
        .note_c6(note_c6),
        .note_d6(note_d6),
        .note_e6(note_e6),
        .note_f6(note_f6),
        .out_PDM(out_PDM),
        .reset(reset),
        .run_drum(run_drum),
        .volume_ctrl(volume_ctrl));
endmodule

(* ORIG_REF_NAME = "DeltaSigma" *) 
module design_1_audio_core_0_0_DeltaSigma
   (CO,
    \Discrete_Time_Integrator_x_reg_reg[16]_0 ,
    clk_enable,
    clk,
    reset,
    Product_mul_temp__0,
    S,
    \Discrete_Time_Integrator_x_reg_reg[1]_i_25 ,
    P,
    Q,
    \Discrete_Time_Integrator_x_reg_reg[1]_i_24 ,
    Product_mul_temp__0_0);
  output [0:0]CO;
  output [0:0]\Discrete_Time_Integrator_x_reg_reg[16]_0 ;
  input clk_enable;
  input clk;
  input reset;
  input [4:0]Product_mul_temp__0;
  input [0:0]S;
  input \Discrete_Time_Integrator_x_reg_reg[1]_i_25 ;
  input [31:0]P;
  input [16:0]Q;
  input \Discrete_Time_Integrator_x_reg_reg[1]_i_24 ;
  input [21:0]Product_mul_temp__0_0;

  wire [0:0]CO;
  wire \Discrete_Time_Integrator_x_reg[13]_i_3_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[13]_i_4_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[13]_i_5_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[13]_i_6_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[13]_i_8_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[13]_i_9_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[17]_i_3_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[17]_i_4_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[17]_i_5_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[17]_i_6_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[17]_i_7_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_10_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_11_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_12_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_13_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_14_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_16_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_17_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_18_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_19_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_20_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_21_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_22_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_23_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_27_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_28_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_29_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_30_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_31_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_32_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_33_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_34_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_36_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_37_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_38_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_39_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_3_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_40_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_41_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_42_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_43_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_45_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_46_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_47_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_48_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_49_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_4_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_50_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_51_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_52_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_54_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_55_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_56_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_57_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_58_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_59_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_5_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_60_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_61_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_63_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_64_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_65_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_66_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_67_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_68_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_69_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_70_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_71_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_72_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_73_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_74_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_75_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_76_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_77_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_7_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_8_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[1]_i_9_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[21]_i_2_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[21]_i_3_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[21]_i_4_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[5]_i_10_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[5]_i_11_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[5]_i_12_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[5]_i_13_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[5]_i_14_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[5]_i_3_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[5]_i_4_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[5]_i_5_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[5]_i_6_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[5]_i_7_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[5]_i_8_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[5]_i_9_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[9]_i_10_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[9]_i_11_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[9]_i_12_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[9]_i_13_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[9]_i_14_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[9]_i_3_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[9]_i_4_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[9]_i_5_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[9]_i_6_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[9]_i_7_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[9]_i_8_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[9]_i_9_n_0 ;
  wire [23:1]Discrete_Time_Integrator_x_reg_reg;
  wire \Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_0 ;
  wire \Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_1 ;
  wire \Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_2 ;
  wire \Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_3 ;
  wire \Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_4 ;
  wire \Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_5 ;
  wire \Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_6 ;
  wire \Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_7 ;
  wire \Discrete_Time_Integrator_x_reg_reg[13]_i_2_n_0 ;
  wire \Discrete_Time_Integrator_x_reg_reg[13]_i_2_n_1 ;
  wire \Discrete_Time_Integrator_x_reg_reg[13]_i_2_n_2 ;
  wire \Discrete_Time_Integrator_x_reg_reg[13]_i_2_n_3 ;
  wire [0:0]\Discrete_Time_Integrator_x_reg_reg[16]_0 ;
  wire \Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_0 ;
  wire \Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_1 ;
  wire \Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_2 ;
  wire \Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_3 ;
  wire \Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_4 ;
  wire \Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_5 ;
  wire \Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_6 ;
  wire \Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_7 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_15_n_0 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_15_n_1 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_15_n_2 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_15_n_3 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_0 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_1 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_2 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_3 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_4 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_5 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_6 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_7 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_24 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_25 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_26_n_0 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_26_n_1 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_26_n_2 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_26_n_3 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_2_n_0 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_2_n_1 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_2_n_2 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_2_n_3 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_35_n_0 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_35_n_1 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_35_n_2 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_35_n_3 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_44_n_0 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_44_n_1 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_44_n_2 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_44_n_3 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_53_n_0 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_53_n_1 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_53_n_2 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_53_n_3 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_62_n_0 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_62_n_1 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_62_n_2 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_62_n_3 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_6_n_0 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_6_n_1 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_6_n_2 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_6_n_3 ;
  wire \Discrete_Time_Integrator_x_reg_reg[21]_i_1_n_2 ;
  wire \Discrete_Time_Integrator_x_reg_reg[21]_i_1_n_3 ;
  wire \Discrete_Time_Integrator_x_reg_reg[21]_i_1_n_5 ;
  wire \Discrete_Time_Integrator_x_reg_reg[21]_i_1_n_6 ;
  wire \Discrete_Time_Integrator_x_reg_reg[21]_i_1_n_7 ;
  wire \Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_0 ;
  wire \Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_1 ;
  wire \Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_2 ;
  wire \Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_3 ;
  wire \Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_4 ;
  wire \Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_5 ;
  wire \Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_6 ;
  wire \Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_7 ;
  wire \Discrete_Time_Integrator_x_reg_reg[5]_i_2_n_0 ;
  wire \Discrete_Time_Integrator_x_reg_reg[5]_i_2_n_1 ;
  wire \Discrete_Time_Integrator_x_reg_reg[5]_i_2_n_2 ;
  wire \Discrete_Time_Integrator_x_reg_reg[5]_i_2_n_3 ;
  wire \Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_0 ;
  wire \Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_1 ;
  wire \Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_2 ;
  wire \Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_3 ;
  wire \Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_4 ;
  wire \Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_5 ;
  wire \Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_6 ;
  wire \Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_7 ;
  wire \Discrete_Time_Integrator_x_reg_reg[9]_i_2_n_1 ;
  wire \Discrete_Time_Integrator_x_reg_reg[9]_i_2_n_2 ;
  wire \Discrete_Time_Integrator_x_reg_reg[9]_i_2_n_3 ;
  wire [31:0]P;
  wire [4:0]Product_mul_temp__0;
  wire [21:0]Product_mul_temp__0_0;
  wire [72:62]Product_out1_1;
  wire [16:0]Q;
  wire [0:0]S;
  wire [15:11]Subtract_out1;
  wire clk;
  wire clk_enable;
  wire out_PDM_INST_0_i_10_n_0;
  wire out_PDM_INST_0_i_10_n_1;
  wire out_PDM_INST_0_i_10_n_2;
  wire out_PDM_INST_0_i_10_n_3;
  wire out_PDM_INST_0_i_11_n_0;
  wire out_PDM_INST_0_i_12_n_0;
  wire out_PDM_INST_0_i_13_n_0;
  wire out_PDM_INST_0_i_14_n_0;
  wire out_PDM_INST_0_i_15_n_0;
  wire out_PDM_INST_0_i_16_n_0;
  wire out_PDM_INST_0_i_17_n_0;
  wire out_PDM_INST_0_i_18_n_0;
  wire out_PDM_INST_0_i_19_n_0;
  wire out_PDM_INST_0_i_1_n_0;
  wire out_PDM_INST_0_i_1_n_1;
  wire out_PDM_INST_0_i_1_n_2;
  wire out_PDM_INST_0_i_1_n_3;
  wire out_PDM_INST_0_i_20_n_0;
  wire out_PDM_INST_0_i_21_n_0;
  wire out_PDM_INST_0_i_22_n_0;
  wire out_PDM_INST_0_i_23_n_0;
  wire out_PDM_INST_0_i_24_n_0;
  wire out_PDM_INST_0_i_25_n_0;
  wire out_PDM_INST_0_i_2_n_0;
  wire out_PDM_INST_0_i_3_n_0;
  wire out_PDM_INST_0_i_4_n_0;
  wire out_PDM_INST_0_i_5_n_0;
  wire out_PDM_INST_0_i_6_n_0;
  wire out_PDM_INST_0_i_7_n_0;
  wire out_PDM_INST_0_i_8_n_0;
  wire out_PDM_INST_0_i_9_n_0;
  wire out_PDM_INST_0_n_1;
  wire out_PDM_INST_0_n_2;
  wire out_PDM_INST_0_n_3;
  wire reset;
  wire [3:0]\NLW_Discrete_Time_Integrator_x_reg_reg[17]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_Discrete_Time_Integrator_x_reg_reg[17]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_Discrete_Time_Integrator_x_reg_reg[1]_i_15_O_UNCONNECTED ;
  wire [0:0]\NLW_Discrete_Time_Integrator_x_reg_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_Discrete_Time_Integrator_x_reg_reg[1]_i_26_O_UNCONNECTED ;
  wire [3:0]\NLW_Discrete_Time_Integrator_x_reg_reg[1]_i_35_O_UNCONNECTED ;
  wire [3:0]\NLW_Discrete_Time_Integrator_x_reg_reg[1]_i_44_O_UNCONNECTED ;
  wire [3:0]\NLW_Discrete_Time_Integrator_x_reg_reg[1]_i_53_O_UNCONNECTED ;
  wire [3:0]\NLW_Discrete_Time_Integrator_x_reg_reg[1]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_Discrete_Time_Integrator_x_reg_reg[1]_i_62_O_UNCONNECTED ;
  wire [3:2]\NLW_Discrete_Time_Integrator_x_reg_reg[21]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Discrete_Time_Integrator_x_reg_reg[21]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_out_PDM_INST_0_O_UNCONNECTED;
  wire [3:0]NLW_out_PDM_INST_0_i_1_O_UNCONNECTED;
  wire [3:0]NLW_out_PDM_INST_0_i_10_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \Discrete_Time_Integrator_x_reg[13]_i_3 
       (.I0(Subtract_out1[14]),
        .I1(Discrete_Time_Integrator_x_reg_reg[16]),
        .O(\Discrete_Time_Integrator_x_reg[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Discrete_Time_Integrator_x_reg[13]_i_4 
       (.I0(Subtract_out1[13]),
        .I1(Discrete_Time_Integrator_x_reg_reg[15]),
        .O(\Discrete_Time_Integrator_x_reg[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Discrete_Time_Integrator_x_reg[13]_i_5 
       (.I0(Subtract_out1[12]),
        .I1(Discrete_Time_Integrator_x_reg_reg[14]),
        .O(\Discrete_Time_Integrator_x_reg[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Discrete_Time_Integrator_x_reg[13]_i_6 
       (.I0(Subtract_out1[11]),
        .I1(Discrete_Time_Integrator_x_reg_reg[13]),
        .O(\Discrete_Time_Integrator_x_reg[13]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Discrete_Time_Integrator_x_reg[13]_i_8 
       (.I0(Product_mul_temp__0[3]),
        .I1(CO),
        .O(\Discrete_Time_Integrator_x_reg[13]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Discrete_Time_Integrator_x_reg[13]_i_9 
       (.I0(Product_mul_temp__0[2]),
        .I1(CO),
        .O(\Discrete_Time_Integrator_x_reg[13]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Discrete_Time_Integrator_x_reg[17]_i_3 
       (.I0(Subtract_out1[15]),
        .I1(Discrete_Time_Integrator_x_reg_reg[20]),
        .O(\Discrete_Time_Integrator_x_reg[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Discrete_Time_Integrator_x_reg[17]_i_4 
       (.I0(Subtract_out1[15]),
        .I1(Discrete_Time_Integrator_x_reg_reg[19]),
        .O(\Discrete_Time_Integrator_x_reg[17]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Discrete_Time_Integrator_x_reg[17]_i_5 
       (.I0(Subtract_out1[15]),
        .I1(Discrete_Time_Integrator_x_reg_reg[18]),
        .O(\Discrete_Time_Integrator_x_reg[17]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Discrete_Time_Integrator_x_reg[17]_i_6 
       (.I0(Subtract_out1[15]),
        .I1(Discrete_Time_Integrator_x_reg_reg[17]),
        .O(\Discrete_Time_Integrator_x_reg[17]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Discrete_Time_Integrator_x_reg[17]_i_7 
       (.I0(Product_mul_temp__0[4]),
        .I1(CO),
        .O(\Discrete_Time_Integrator_x_reg[17]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[1]_i_10 
       (.I0(P[28]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Discrete_Time_Integrator_x_reg[1]_i_11 
       (.I0(\Discrete_Time_Integrator_x_reg_reg[1]_i_24 ),
        .I1(Product_mul_temp__0_0[13]),
        .I2(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .I3(P[31]),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Discrete_Time_Integrator_x_reg[1]_i_12 
       (.I0(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .I1(P[30]),
        .I2(\Discrete_Time_Integrator_x_reg_reg[1]_i_24 ),
        .I3(Product_mul_temp__0_0[12]),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Discrete_Time_Integrator_x_reg[1]_i_13 
       (.I0(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .I1(P[29]),
        .I2(\Discrete_Time_Integrator_x_reg_reg[1]_i_24 ),
        .I3(Product_mul_temp__0_0[11]),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Discrete_Time_Integrator_x_reg[1]_i_14 
       (.I0(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .I1(P[28]),
        .I2(\Discrete_Time_Integrator_x_reg_reg[1]_i_24 ),
        .I3(Product_mul_temp__0_0[10]),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[1]_i_16 
       (.I0(P[27]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[1]_i_17 
       (.I0(P[26]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[1]_i_18 
       (.I0(P[25]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[1]_i_19 
       (.I0(P[24]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Discrete_Time_Integrator_x_reg[1]_i_20 
       (.I0(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .I1(P[27]),
        .I2(\Discrete_Time_Integrator_x_reg_reg[1]_i_24 ),
        .I3(Product_mul_temp__0_0[9]),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Discrete_Time_Integrator_x_reg[1]_i_21 
       (.I0(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .I1(P[26]),
        .I2(\Discrete_Time_Integrator_x_reg_reg[1]_i_24 ),
        .I3(Product_mul_temp__0_0[8]),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Discrete_Time_Integrator_x_reg[1]_i_22 
       (.I0(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .I1(P[25]),
        .I2(\Discrete_Time_Integrator_x_reg_reg[1]_i_24 ),
        .I3(Product_mul_temp__0_0[7]),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Discrete_Time_Integrator_x_reg[1]_i_23 
       (.I0(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .I1(P[24]),
        .I2(\Discrete_Time_Integrator_x_reg_reg[1]_i_24 ),
        .I3(Product_mul_temp__0_0[6]),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[1]_i_27 
       (.I0(P[23]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[1]_i_28 
       (.I0(P[22]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[1]_i_29 
       (.I0(P[21]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Discrete_Time_Integrator_x_reg[1]_i_3 
       (.I0(Product_out1_1[64]),
        .I1(Discrete_Time_Integrator_x_reg_reg[4]),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[1]_i_30 
       (.I0(P[20]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Discrete_Time_Integrator_x_reg[1]_i_31 
       (.I0(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .I1(P[23]),
        .I2(\Discrete_Time_Integrator_x_reg_reg[1]_i_24 ),
        .I3(Product_mul_temp__0_0[5]),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Discrete_Time_Integrator_x_reg[1]_i_32 
       (.I0(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .I1(P[22]),
        .I2(\Discrete_Time_Integrator_x_reg_reg[1]_i_24 ),
        .I3(Product_mul_temp__0_0[4]),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Discrete_Time_Integrator_x_reg[1]_i_33 
       (.I0(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .I1(P[21]),
        .I2(\Discrete_Time_Integrator_x_reg_reg[1]_i_24 ),
        .I3(Product_mul_temp__0_0[3]),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Discrete_Time_Integrator_x_reg[1]_i_34 
       (.I0(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .I1(P[20]),
        .I2(\Discrete_Time_Integrator_x_reg_reg[1]_i_24 ),
        .I3(Product_mul_temp__0_0[2]),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[1]_i_36 
       (.I0(P[19]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[1]_i_37 
       (.I0(P[18]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[1]_i_38 
       (.I0(P[17]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[1]_i_39 
       (.I0(P[16]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Discrete_Time_Integrator_x_reg[1]_i_4 
       (.I0(Product_out1_1[63]),
        .I1(Discrete_Time_Integrator_x_reg_reg[3]),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Discrete_Time_Integrator_x_reg[1]_i_40 
       (.I0(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .I1(P[19]),
        .I2(\Discrete_Time_Integrator_x_reg_reg[1]_i_24 ),
        .I3(Product_mul_temp__0_0[1]),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Discrete_Time_Integrator_x_reg[1]_i_41 
       (.I0(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .I1(P[18]),
        .I2(\Discrete_Time_Integrator_x_reg_reg[1]_i_24 ),
        .I3(Product_mul_temp__0_0[0]),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \Discrete_Time_Integrator_x_reg[1]_i_42 
       (.I0(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .I1(P[17]),
        .I2(Q[16]),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \Discrete_Time_Integrator_x_reg[1]_i_43 
       (.I0(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .I1(P[16]),
        .I2(Q[15]),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[1]_i_45 
       (.I0(P[15]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[1]_i_46 
       (.I0(P[14]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[1]_i_47 
       (.I0(P[13]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[1]_i_48 
       (.I0(P[12]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_48_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \Discrete_Time_Integrator_x_reg[1]_i_49 
       (.I0(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .I1(P[15]),
        .I2(Q[14]),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Discrete_Time_Integrator_x_reg[1]_i_5 
       (.I0(Product_out1_1[62]),
        .I1(Discrete_Time_Integrator_x_reg_reg[2]),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \Discrete_Time_Integrator_x_reg[1]_i_50 
       (.I0(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .I1(P[14]),
        .I2(Q[13]),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_50_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \Discrete_Time_Integrator_x_reg[1]_i_51 
       (.I0(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .I1(P[13]),
        .I2(Q[12]),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_51_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \Discrete_Time_Integrator_x_reg[1]_i_52 
       (.I0(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .I1(P[12]),
        .I2(Q[11]),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[1]_i_54 
       (.I0(P[11]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_54_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[1]_i_55 
       (.I0(P[10]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[1]_i_56 
       (.I0(P[9]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[1]_i_57 
       (.I0(P[8]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_57_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \Discrete_Time_Integrator_x_reg[1]_i_58 
       (.I0(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .I1(P[11]),
        .I2(Q[10]),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_58_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \Discrete_Time_Integrator_x_reg[1]_i_59 
       (.I0(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .I1(P[10]),
        .I2(Q[9]),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_59_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \Discrete_Time_Integrator_x_reg[1]_i_60 
       (.I0(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .I1(P[9]),
        .I2(Q[8]),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_60_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \Discrete_Time_Integrator_x_reg[1]_i_61 
       (.I0(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .I1(P[8]),
        .I2(Q[7]),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[1]_i_63 
       (.I0(P[7]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_63_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[1]_i_64 
       (.I0(P[6]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_64_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[1]_i_65 
       (.I0(P[5]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_65_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[1]_i_66 
       (.I0(P[4]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_66_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \Discrete_Time_Integrator_x_reg[1]_i_67 
       (.I0(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .I1(P[7]),
        .I2(Q[6]),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_67_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \Discrete_Time_Integrator_x_reg[1]_i_68 
       (.I0(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .I1(P[6]),
        .I2(Q[5]),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_68_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \Discrete_Time_Integrator_x_reg[1]_i_69 
       (.I0(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .I1(P[5]),
        .I2(Q[4]),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_69_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \Discrete_Time_Integrator_x_reg[1]_i_7 
       (.I0(\Discrete_Time_Integrator_x_reg_reg[1]_i_24 ),
        .I1(Product_mul_temp__0_0[13]),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \Discrete_Time_Integrator_x_reg[1]_i_70 
       (.I0(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .I1(P[4]),
        .I2(Q[3]),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_70_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[1]_i_71 
       (.I0(P[3]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_71_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[1]_i_72 
       (.I0(P[2]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_72_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[1]_i_73 
       (.I0(P[1]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_73_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \Discrete_Time_Integrator_x_reg[1]_i_74 
       (.I0(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .I1(P[3]),
        .I2(Q[2]),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_74_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \Discrete_Time_Integrator_x_reg[1]_i_75 
       (.I0(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .I1(P[2]),
        .I2(Q[1]),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_75_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \Discrete_Time_Integrator_x_reg[1]_i_76 
       (.I0(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .I1(P[1]),
        .I2(Q[0]),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_76_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[1]_i_77 
       (.I0(P[0]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[1]_i_8 
       (.I0(P[30]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[1]_i_9 
       (.I0(P[29]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_25 ),
        .O(\Discrete_Time_Integrator_x_reg[1]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Discrete_Time_Integrator_x_reg[21]_i_2 
       (.I0(Subtract_out1[15]),
        .I1(Discrete_Time_Integrator_x_reg_reg[23]),
        .O(\Discrete_Time_Integrator_x_reg[21]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Discrete_Time_Integrator_x_reg[21]_i_3 
       (.I0(Subtract_out1[15]),
        .I1(Discrete_Time_Integrator_x_reg_reg[22]),
        .O(\Discrete_Time_Integrator_x_reg[21]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Discrete_Time_Integrator_x_reg[21]_i_4 
       (.I0(Subtract_out1[15]),
        .I1(Discrete_Time_Integrator_x_reg_reg[21]),
        .O(\Discrete_Time_Integrator_x_reg[21]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[5]_i_10 
       (.I0(Product_mul_temp__0_0[13]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_24 ),
        .O(\Discrete_Time_Integrator_x_reg[5]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB7)) 
    \Discrete_Time_Integrator_x_reg[5]_i_11 
       (.I0(Product_mul_temp__0_0[16]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_24 ),
        .I2(Product_mul_temp__0_0[17]),
        .O(\Discrete_Time_Integrator_x_reg[5]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hB7)) 
    \Discrete_Time_Integrator_x_reg[5]_i_12 
       (.I0(Product_mul_temp__0_0[15]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_24 ),
        .I2(Product_mul_temp__0_0[16]),
        .O(\Discrete_Time_Integrator_x_reg[5]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB7)) 
    \Discrete_Time_Integrator_x_reg[5]_i_13 
       (.I0(Product_mul_temp__0_0[14]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_24 ),
        .I2(Product_mul_temp__0_0[15]),
        .O(\Discrete_Time_Integrator_x_reg[5]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB7)) 
    \Discrete_Time_Integrator_x_reg[5]_i_14 
       (.I0(Product_mul_temp__0_0[13]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_24 ),
        .I2(Product_mul_temp__0_0[14]),
        .O(\Discrete_Time_Integrator_x_reg[5]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Discrete_Time_Integrator_x_reg[5]_i_3 
       (.I0(Product_out1_1[68]),
        .I1(Discrete_Time_Integrator_x_reg_reg[8]),
        .O(\Discrete_Time_Integrator_x_reg[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Discrete_Time_Integrator_x_reg[5]_i_4 
       (.I0(Product_out1_1[67]),
        .I1(Discrete_Time_Integrator_x_reg_reg[7]),
        .O(\Discrete_Time_Integrator_x_reg[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Discrete_Time_Integrator_x_reg[5]_i_5 
       (.I0(Product_out1_1[66]),
        .I1(Discrete_Time_Integrator_x_reg_reg[6]),
        .O(\Discrete_Time_Integrator_x_reg[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Discrete_Time_Integrator_x_reg[5]_i_6 
       (.I0(Product_out1_1[65]),
        .I1(Discrete_Time_Integrator_x_reg_reg[5]),
        .O(\Discrete_Time_Integrator_x_reg[5]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[5]_i_7 
       (.I0(Product_mul_temp__0_0[16]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_24 ),
        .O(\Discrete_Time_Integrator_x_reg[5]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[5]_i_8 
       (.I0(Product_mul_temp__0_0[15]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_24 ),
        .O(\Discrete_Time_Integrator_x_reg[5]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[5]_i_9 
       (.I0(Product_mul_temp__0_0[14]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_24 ),
        .O(\Discrete_Time_Integrator_x_reg[5]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[9]_i_10 
       (.I0(Product_mul_temp__0_0[17]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_24 ),
        .O(\Discrete_Time_Integrator_x_reg[9]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB7)) 
    \Discrete_Time_Integrator_x_reg[9]_i_11 
       (.I0(Product_mul_temp__0_0[20]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_24 ),
        .I2(Product_mul_temp__0_0[21]),
        .O(\Discrete_Time_Integrator_x_reg[9]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hB7)) 
    \Discrete_Time_Integrator_x_reg[9]_i_12 
       (.I0(Product_mul_temp__0_0[19]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_24 ),
        .I2(Product_mul_temp__0_0[20]),
        .O(\Discrete_Time_Integrator_x_reg[9]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB7)) 
    \Discrete_Time_Integrator_x_reg[9]_i_13 
       (.I0(Product_mul_temp__0_0[18]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_24 ),
        .I2(Product_mul_temp__0_0[19]),
        .O(\Discrete_Time_Integrator_x_reg[9]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB7)) 
    \Discrete_Time_Integrator_x_reg[9]_i_14 
       (.I0(Product_mul_temp__0_0[17]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_24 ),
        .I2(Product_mul_temp__0_0[18]),
        .O(\Discrete_Time_Integrator_x_reg[9]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Discrete_Time_Integrator_x_reg[9]_i_3 
       (.I0(Product_out1_1[72]),
        .I1(Discrete_Time_Integrator_x_reg_reg[12]),
        .O(\Discrete_Time_Integrator_x_reg[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Discrete_Time_Integrator_x_reg[9]_i_4 
       (.I0(Product_out1_1[71]),
        .I1(Discrete_Time_Integrator_x_reg_reg[11]),
        .O(\Discrete_Time_Integrator_x_reg[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Discrete_Time_Integrator_x_reg[9]_i_5 
       (.I0(Product_out1_1[70]),
        .I1(Discrete_Time_Integrator_x_reg_reg[10]),
        .O(\Discrete_Time_Integrator_x_reg[9]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Discrete_Time_Integrator_x_reg[9]_i_6 
       (.I0(Product_out1_1[69]),
        .I1(Discrete_Time_Integrator_x_reg_reg[9]),
        .O(\Discrete_Time_Integrator_x_reg[9]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[9]_i_7 
       (.I0(Product_mul_temp__0_0[20]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_24 ),
        .O(\Discrete_Time_Integrator_x_reg[9]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[9]_i_8 
       (.I0(Product_mul_temp__0_0[19]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_24 ),
        .O(\Discrete_Time_Integrator_x_reg[9]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[9]_i_9 
       (.I0(Product_mul_temp__0_0[18]),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_24 ),
        .O(\Discrete_Time_Integrator_x_reg[9]_i_9_n_0 ));
  FDCE \Discrete_Time_Integrator_x_reg_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_6 ),
        .Q(Discrete_Time_Integrator_x_reg_reg[10]));
  FDCE \Discrete_Time_Integrator_x_reg_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_5 ),
        .Q(Discrete_Time_Integrator_x_reg_reg[11]));
  FDCE \Discrete_Time_Integrator_x_reg_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_4 ),
        .Q(Discrete_Time_Integrator_x_reg_reg[12]));
  FDCE \Discrete_Time_Integrator_x_reg_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_7 ),
        .Q(Discrete_Time_Integrator_x_reg_reg[13]));
  CARRY4 \Discrete_Time_Integrator_x_reg_reg[13]_i_1 
       (.CI(\Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_0 ),
        .CO({\Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_0 ,\Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_1 ,\Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_2 ,\Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Subtract_out1[14:11]),
        .O({\Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_4 ,\Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_5 ,\Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_6 ,\Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_7 }),
        .S({\Discrete_Time_Integrator_x_reg[13]_i_3_n_0 ,\Discrete_Time_Integrator_x_reg[13]_i_4_n_0 ,\Discrete_Time_Integrator_x_reg[13]_i_5_n_0 ,\Discrete_Time_Integrator_x_reg[13]_i_6_n_0 }));
  CARRY4 \Discrete_Time_Integrator_x_reg_reg[13]_i_2 
       (.CI(1'b0),
        .CO({\Discrete_Time_Integrator_x_reg_reg[13]_i_2_n_0 ,\Discrete_Time_Integrator_x_reg_reg[13]_i_2_n_1 ,\Discrete_Time_Integrator_x_reg_reg[13]_i_2_n_2 ,\Discrete_Time_Integrator_x_reg_reg[13]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({Product_mul_temp__0[3:1],1'b0}),
        .O(Subtract_out1[14:11]),
        .S({\Discrete_Time_Integrator_x_reg[13]_i_8_n_0 ,\Discrete_Time_Integrator_x_reg[13]_i_9_n_0 ,S,Product_mul_temp__0[0]}));
  FDCE \Discrete_Time_Integrator_x_reg_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_6 ),
        .Q(Discrete_Time_Integrator_x_reg_reg[14]));
  FDCE \Discrete_Time_Integrator_x_reg_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_5 ),
        .Q(Discrete_Time_Integrator_x_reg_reg[15]));
  FDCE \Discrete_Time_Integrator_x_reg_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_4 ),
        .Q(Discrete_Time_Integrator_x_reg_reg[16]));
  FDCE \Discrete_Time_Integrator_x_reg_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_7 ),
        .Q(Discrete_Time_Integrator_x_reg_reg[17]));
  CARRY4 \Discrete_Time_Integrator_x_reg_reg[17]_i_1 
       (.CI(\Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_0 ),
        .CO({\Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_0 ,\Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_1 ,\Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_2 ,\Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({Subtract_out1[15],Subtract_out1[15],Subtract_out1[15],Subtract_out1[15]}),
        .O({\Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_4 ,\Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_5 ,\Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_6 ,\Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_7 }),
        .S({\Discrete_Time_Integrator_x_reg[17]_i_3_n_0 ,\Discrete_Time_Integrator_x_reg[17]_i_4_n_0 ,\Discrete_Time_Integrator_x_reg[17]_i_5_n_0 ,\Discrete_Time_Integrator_x_reg[17]_i_6_n_0 }));
  CARRY4 \Discrete_Time_Integrator_x_reg_reg[17]_i_2 
       (.CI(\Discrete_Time_Integrator_x_reg_reg[13]_i_2_n_0 ),
        .CO(\NLW_Discrete_Time_Integrator_x_reg_reg[17]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_Discrete_Time_Integrator_x_reg_reg[17]_i_2_O_UNCONNECTED [3:1],Subtract_out1[15]}),
        .S({1'b0,1'b0,1'b0,\Discrete_Time_Integrator_x_reg[17]_i_7_n_0 }));
  FDCE \Discrete_Time_Integrator_x_reg_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_6 ),
        .Q(Discrete_Time_Integrator_x_reg_reg[18]));
  FDCE \Discrete_Time_Integrator_x_reg_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_5 ),
        .Q(Discrete_Time_Integrator_x_reg_reg[19]));
  FDCE \Discrete_Time_Integrator_x_reg_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_7 ),
        .Q(Discrete_Time_Integrator_x_reg_reg[1]));
  CARRY4 \Discrete_Time_Integrator_x_reg_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_0 ,\Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_1 ,\Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_2 ,\Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({Product_out1_1[64:62],1'b0}),
        .O({\Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_4 ,\Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_5 ,\Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_6 ,\Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_7 }),
        .S({\Discrete_Time_Integrator_x_reg[1]_i_3_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_4_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_5_n_0 ,Discrete_Time_Integrator_x_reg_reg[1]}));
  CARRY4 \Discrete_Time_Integrator_x_reg_reg[1]_i_15 
       (.CI(\Discrete_Time_Integrator_x_reg_reg[1]_i_26_n_0 ),
        .CO({\Discrete_Time_Integrator_x_reg_reg[1]_i_15_n_0 ,\Discrete_Time_Integrator_x_reg_reg[1]_i_15_n_1 ,\Discrete_Time_Integrator_x_reg_reg[1]_i_15_n_2 ,\Discrete_Time_Integrator_x_reg_reg[1]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\Discrete_Time_Integrator_x_reg[1]_i_27_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_28_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_29_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_30_n_0 }),
        .O(\NLW_Discrete_Time_Integrator_x_reg_reg[1]_i_15_O_UNCONNECTED [3:0]),
        .S({\Discrete_Time_Integrator_x_reg[1]_i_31_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_32_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_33_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_34_n_0 }));
  CARRY4 \Discrete_Time_Integrator_x_reg_reg[1]_i_2 
       (.CI(\Discrete_Time_Integrator_x_reg_reg[1]_i_6_n_0 ),
        .CO({\Discrete_Time_Integrator_x_reg_reg[1]_i_2_n_0 ,\Discrete_Time_Integrator_x_reg_reg[1]_i_2_n_1 ,\Discrete_Time_Integrator_x_reg_reg[1]_i_2_n_2 ,\Discrete_Time_Integrator_x_reg_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\Discrete_Time_Integrator_x_reg[1]_i_7_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_8_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_9_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_10_n_0 }),
        .O({Product_out1_1[64:62],\NLW_Discrete_Time_Integrator_x_reg_reg[1]_i_2_O_UNCONNECTED [0]}),
        .S({\Discrete_Time_Integrator_x_reg[1]_i_11_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_12_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_13_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_14_n_0 }));
  CARRY4 \Discrete_Time_Integrator_x_reg_reg[1]_i_26 
       (.CI(\Discrete_Time_Integrator_x_reg_reg[1]_i_35_n_0 ),
        .CO({\Discrete_Time_Integrator_x_reg_reg[1]_i_26_n_0 ,\Discrete_Time_Integrator_x_reg_reg[1]_i_26_n_1 ,\Discrete_Time_Integrator_x_reg_reg[1]_i_26_n_2 ,\Discrete_Time_Integrator_x_reg_reg[1]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({\Discrete_Time_Integrator_x_reg[1]_i_36_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_37_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_38_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_39_n_0 }),
        .O(\NLW_Discrete_Time_Integrator_x_reg_reg[1]_i_26_O_UNCONNECTED [3:0]),
        .S({\Discrete_Time_Integrator_x_reg[1]_i_40_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_41_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_42_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_43_n_0 }));
  CARRY4 \Discrete_Time_Integrator_x_reg_reg[1]_i_35 
       (.CI(\Discrete_Time_Integrator_x_reg_reg[1]_i_44_n_0 ),
        .CO({\Discrete_Time_Integrator_x_reg_reg[1]_i_35_n_0 ,\Discrete_Time_Integrator_x_reg_reg[1]_i_35_n_1 ,\Discrete_Time_Integrator_x_reg_reg[1]_i_35_n_2 ,\Discrete_Time_Integrator_x_reg_reg[1]_i_35_n_3 }),
        .CYINIT(1'b0),
        .DI({\Discrete_Time_Integrator_x_reg[1]_i_45_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_46_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_47_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_48_n_0 }),
        .O(\NLW_Discrete_Time_Integrator_x_reg_reg[1]_i_35_O_UNCONNECTED [3:0]),
        .S({\Discrete_Time_Integrator_x_reg[1]_i_49_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_50_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_51_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_52_n_0 }));
  CARRY4 \Discrete_Time_Integrator_x_reg_reg[1]_i_44 
       (.CI(\Discrete_Time_Integrator_x_reg_reg[1]_i_53_n_0 ),
        .CO({\Discrete_Time_Integrator_x_reg_reg[1]_i_44_n_0 ,\Discrete_Time_Integrator_x_reg_reg[1]_i_44_n_1 ,\Discrete_Time_Integrator_x_reg_reg[1]_i_44_n_2 ,\Discrete_Time_Integrator_x_reg_reg[1]_i_44_n_3 }),
        .CYINIT(1'b0),
        .DI({\Discrete_Time_Integrator_x_reg[1]_i_54_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_55_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_56_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_57_n_0 }),
        .O(\NLW_Discrete_Time_Integrator_x_reg_reg[1]_i_44_O_UNCONNECTED [3:0]),
        .S({\Discrete_Time_Integrator_x_reg[1]_i_58_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_59_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_60_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_61_n_0 }));
  CARRY4 \Discrete_Time_Integrator_x_reg_reg[1]_i_53 
       (.CI(\Discrete_Time_Integrator_x_reg_reg[1]_i_62_n_0 ),
        .CO({\Discrete_Time_Integrator_x_reg_reg[1]_i_53_n_0 ,\Discrete_Time_Integrator_x_reg_reg[1]_i_53_n_1 ,\Discrete_Time_Integrator_x_reg_reg[1]_i_53_n_2 ,\Discrete_Time_Integrator_x_reg_reg[1]_i_53_n_3 }),
        .CYINIT(1'b0),
        .DI({\Discrete_Time_Integrator_x_reg[1]_i_63_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_64_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_65_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_66_n_0 }),
        .O(\NLW_Discrete_Time_Integrator_x_reg_reg[1]_i_53_O_UNCONNECTED [3:0]),
        .S({\Discrete_Time_Integrator_x_reg[1]_i_67_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_68_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_69_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_70_n_0 }));
  CARRY4 \Discrete_Time_Integrator_x_reg_reg[1]_i_6 
       (.CI(\Discrete_Time_Integrator_x_reg_reg[1]_i_15_n_0 ),
        .CO({\Discrete_Time_Integrator_x_reg_reg[1]_i_6_n_0 ,\Discrete_Time_Integrator_x_reg_reg[1]_i_6_n_1 ,\Discrete_Time_Integrator_x_reg_reg[1]_i_6_n_2 ,\Discrete_Time_Integrator_x_reg_reg[1]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\Discrete_Time_Integrator_x_reg[1]_i_16_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_17_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_18_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_19_n_0 }),
        .O(\NLW_Discrete_Time_Integrator_x_reg_reg[1]_i_6_O_UNCONNECTED [3:0]),
        .S({\Discrete_Time_Integrator_x_reg[1]_i_20_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_21_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_22_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_23_n_0 }));
  CARRY4 \Discrete_Time_Integrator_x_reg_reg[1]_i_62 
       (.CI(1'b0),
        .CO({\Discrete_Time_Integrator_x_reg_reg[1]_i_62_n_0 ,\Discrete_Time_Integrator_x_reg_reg[1]_i_62_n_1 ,\Discrete_Time_Integrator_x_reg_reg[1]_i_62_n_2 ,\Discrete_Time_Integrator_x_reg_reg[1]_i_62_n_3 }),
        .CYINIT(1'b0),
        .DI({\Discrete_Time_Integrator_x_reg[1]_i_71_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_72_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_73_n_0 ,1'b0}),
        .O(\NLW_Discrete_Time_Integrator_x_reg_reg[1]_i_62_O_UNCONNECTED [3:0]),
        .S({\Discrete_Time_Integrator_x_reg[1]_i_74_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_75_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_76_n_0 ,\Discrete_Time_Integrator_x_reg[1]_i_77_n_0 }));
  FDCE \Discrete_Time_Integrator_x_reg_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_4 ),
        .Q(Discrete_Time_Integrator_x_reg_reg[20]));
  FDCE \Discrete_Time_Integrator_x_reg_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Discrete_Time_Integrator_x_reg_reg[21]_i_1_n_7 ),
        .Q(Discrete_Time_Integrator_x_reg_reg[21]));
  CARRY4 \Discrete_Time_Integrator_x_reg_reg[21]_i_1 
       (.CI(\Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_0 ),
        .CO({\NLW_Discrete_Time_Integrator_x_reg_reg[21]_i_1_CO_UNCONNECTED [3:2],\Discrete_Time_Integrator_x_reg_reg[21]_i_1_n_2 ,\Discrete_Time_Integrator_x_reg_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Subtract_out1[15],Subtract_out1[15]}),
        .O({\NLW_Discrete_Time_Integrator_x_reg_reg[21]_i_1_O_UNCONNECTED [3],\Discrete_Time_Integrator_x_reg_reg[21]_i_1_n_5 ,\Discrete_Time_Integrator_x_reg_reg[21]_i_1_n_6 ,\Discrete_Time_Integrator_x_reg_reg[21]_i_1_n_7 }),
        .S({1'b0,\Discrete_Time_Integrator_x_reg[21]_i_2_n_0 ,\Discrete_Time_Integrator_x_reg[21]_i_3_n_0 ,\Discrete_Time_Integrator_x_reg[21]_i_4_n_0 }));
  FDCE \Discrete_Time_Integrator_x_reg_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Discrete_Time_Integrator_x_reg_reg[21]_i_1_n_6 ),
        .Q(Discrete_Time_Integrator_x_reg_reg[22]));
  FDCE \Discrete_Time_Integrator_x_reg_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Discrete_Time_Integrator_x_reg_reg[21]_i_1_n_5 ),
        .Q(Discrete_Time_Integrator_x_reg_reg[23]));
  FDCE \Discrete_Time_Integrator_x_reg_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_6 ),
        .Q(Discrete_Time_Integrator_x_reg_reg[2]));
  FDCE \Discrete_Time_Integrator_x_reg_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_5 ),
        .Q(Discrete_Time_Integrator_x_reg_reg[3]));
  FDCE \Discrete_Time_Integrator_x_reg_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_4 ),
        .Q(Discrete_Time_Integrator_x_reg_reg[4]));
  FDCE \Discrete_Time_Integrator_x_reg_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_7 ),
        .Q(Discrete_Time_Integrator_x_reg_reg[5]));
  CARRY4 \Discrete_Time_Integrator_x_reg_reg[5]_i_1 
       (.CI(\Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_0 ),
        .CO({\Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_0 ,\Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_1 ,\Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_2 ,\Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Product_out1_1[68:65]),
        .O({\Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_4 ,\Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_5 ,\Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_6 ,\Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_7 }),
        .S({\Discrete_Time_Integrator_x_reg[5]_i_3_n_0 ,\Discrete_Time_Integrator_x_reg[5]_i_4_n_0 ,\Discrete_Time_Integrator_x_reg[5]_i_5_n_0 ,\Discrete_Time_Integrator_x_reg[5]_i_6_n_0 }));
  CARRY4 \Discrete_Time_Integrator_x_reg_reg[5]_i_2 
       (.CI(\Discrete_Time_Integrator_x_reg_reg[1]_i_2_n_0 ),
        .CO({\Discrete_Time_Integrator_x_reg_reg[5]_i_2_n_0 ,\Discrete_Time_Integrator_x_reg_reg[5]_i_2_n_1 ,\Discrete_Time_Integrator_x_reg_reg[5]_i_2_n_2 ,\Discrete_Time_Integrator_x_reg_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\Discrete_Time_Integrator_x_reg[5]_i_7_n_0 ,\Discrete_Time_Integrator_x_reg[5]_i_8_n_0 ,\Discrete_Time_Integrator_x_reg[5]_i_9_n_0 ,\Discrete_Time_Integrator_x_reg[5]_i_10_n_0 }),
        .O(Product_out1_1[68:65]),
        .S({\Discrete_Time_Integrator_x_reg[5]_i_11_n_0 ,\Discrete_Time_Integrator_x_reg[5]_i_12_n_0 ,\Discrete_Time_Integrator_x_reg[5]_i_13_n_0 ,\Discrete_Time_Integrator_x_reg[5]_i_14_n_0 }));
  FDCE \Discrete_Time_Integrator_x_reg_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_6 ),
        .Q(Discrete_Time_Integrator_x_reg_reg[6]));
  FDCE \Discrete_Time_Integrator_x_reg_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_5 ),
        .Q(Discrete_Time_Integrator_x_reg_reg[7]));
  FDCE \Discrete_Time_Integrator_x_reg_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_4 ),
        .Q(Discrete_Time_Integrator_x_reg_reg[8]));
  FDCE \Discrete_Time_Integrator_x_reg_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_7 ),
        .Q(Discrete_Time_Integrator_x_reg_reg[9]));
  CARRY4 \Discrete_Time_Integrator_x_reg_reg[9]_i_1 
       (.CI(\Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_0 ),
        .CO({\Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_0 ,\Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_1 ,\Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_2 ,\Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Product_out1_1[72:69]),
        .O({\Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_4 ,\Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_5 ,\Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_6 ,\Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_7 }),
        .S({\Discrete_Time_Integrator_x_reg[9]_i_3_n_0 ,\Discrete_Time_Integrator_x_reg[9]_i_4_n_0 ,\Discrete_Time_Integrator_x_reg[9]_i_5_n_0 ,\Discrete_Time_Integrator_x_reg[9]_i_6_n_0 }));
  CARRY4 \Discrete_Time_Integrator_x_reg_reg[9]_i_2 
       (.CI(\Discrete_Time_Integrator_x_reg_reg[5]_i_2_n_0 ),
        .CO({\Discrete_Time_Integrator_x_reg_reg[16]_0 ,\Discrete_Time_Integrator_x_reg_reg[9]_i_2_n_1 ,\Discrete_Time_Integrator_x_reg_reg[9]_i_2_n_2 ,\Discrete_Time_Integrator_x_reg_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\Discrete_Time_Integrator_x_reg[9]_i_7_n_0 ,\Discrete_Time_Integrator_x_reg[9]_i_8_n_0 ,\Discrete_Time_Integrator_x_reg[9]_i_9_n_0 ,\Discrete_Time_Integrator_x_reg[9]_i_10_n_0 }),
        .O(Product_out1_1[72:69]),
        .S({\Discrete_Time_Integrator_x_reg[9]_i_11_n_0 ,\Discrete_Time_Integrator_x_reg[9]_i_12_n_0 ,\Discrete_Time_Integrator_x_reg[9]_i_13_n_0 ,\Discrete_Time_Integrator_x_reg[9]_i_14_n_0 }));
  CARRY4 out_PDM_INST_0
       (.CI(out_PDM_INST_0_i_1_n_0),
        .CO({CO,out_PDM_INST_0_n_1,out_PDM_INST_0_n_2,out_PDM_INST_0_n_3}),
        .CYINIT(1'b0),
        .DI({out_PDM_INST_0_i_2_n_0,out_PDM_INST_0_i_3_n_0,out_PDM_INST_0_i_4_n_0,out_PDM_INST_0_i_5_n_0}),
        .O(NLW_out_PDM_INST_0_O_UNCONNECTED[3:0]),
        .S({out_PDM_INST_0_i_6_n_0,out_PDM_INST_0_i_7_n_0,out_PDM_INST_0_i_8_n_0,out_PDM_INST_0_i_9_n_0}));
  CARRY4 out_PDM_INST_0_i_1
       (.CI(out_PDM_INST_0_i_10_n_0),
        .CO({out_PDM_INST_0_i_1_n_0,out_PDM_INST_0_i_1_n_1,out_PDM_INST_0_i_1_n_2,out_PDM_INST_0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({out_PDM_INST_0_i_11_n_0,out_PDM_INST_0_i_12_n_0,out_PDM_INST_0_i_13_n_0,out_PDM_INST_0_i_14_n_0}),
        .O(NLW_out_PDM_INST_0_i_1_O_UNCONNECTED[3:0]),
        .S({out_PDM_INST_0_i_15_n_0,out_PDM_INST_0_i_16_n_0,out_PDM_INST_0_i_17_n_0,out_PDM_INST_0_i_18_n_0}));
  CARRY4 out_PDM_INST_0_i_10
       (.CI(1'b0),
        .CO({out_PDM_INST_0_i_10_n_0,out_PDM_INST_0_i_10_n_1,out_PDM_INST_0_i_10_n_2,out_PDM_INST_0_i_10_n_3}),
        .CYINIT(1'b1),
        .DI({out_PDM_INST_0_i_19_n_0,out_PDM_INST_0_i_20_n_0,out_PDM_INST_0_i_21_n_0,Discrete_Time_Integrator_x_reg_reg[1]}),
        .O(NLW_out_PDM_INST_0_i_10_O_UNCONNECTED[3:0]),
        .S({out_PDM_INST_0_i_22_n_0,out_PDM_INST_0_i_23_n_0,out_PDM_INST_0_i_24_n_0,out_PDM_INST_0_i_25_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    out_PDM_INST_0_i_11
       (.I0(Discrete_Time_Integrator_x_reg_reg[14]),
        .I1(Discrete_Time_Integrator_x_reg_reg[15]),
        .O(out_PDM_INST_0_i_11_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_PDM_INST_0_i_12
       (.I0(Discrete_Time_Integrator_x_reg_reg[12]),
        .I1(Discrete_Time_Integrator_x_reg_reg[13]),
        .O(out_PDM_INST_0_i_12_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_PDM_INST_0_i_13
       (.I0(Discrete_Time_Integrator_x_reg_reg[10]),
        .I1(Discrete_Time_Integrator_x_reg_reg[11]),
        .O(out_PDM_INST_0_i_13_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_PDM_INST_0_i_14
       (.I0(Discrete_Time_Integrator_x_reg_reg[8]),
        .I1(Discrete_Time_Integrator_x_reg_reg[9]),
        .O(out_PDM_INST_0_i_14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_PDM_INST_0_i_15
       (.I0(Discrete_Time_Integrator_x_reg_reg[14]),
        .I1(Discrete_Time_Integrator_x_reg_reg[15]),
        .O(out_PDM_INST_0_i_15_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_PDM_INST_0_i_16
       (.I0(Discrete_Time_Integrator_x_reg_reg[12]),
        .I1(Discrete_Time_Integrator_x_reg_reg[13]),
        .O(out_PDM_INST_0_i_16_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_PDM_INST_0_i_17
       (.I0(Discrete_Time_Integrator_x_reg_reg[10]),
        .I1(Discrete_Time_Integrator_x_reg_reg[11]),
        .O(out_PDM_INST_0_i_17_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_PDM_INST_0_i_18
       (.I0(Discrete_Time_Integrator_x_reg_reg[8]),
        .I1(Discrete_Time_Integrator_x_reg_reg[9]),
        .O(out_PDM_INST_0_i_18_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_PDM_INST_0_i_19
       (.I0(Discrete_Time_Integrator_x_reg_reg[6]),
        .I1(Discrete_Time_Integrator_x_reg_reg[7]),
        .O(out_PDM_INST_0_i_19_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    out_PDM_INST_0_i_2
       (.I0(Discrete_Time_Integrator_x_reg_reg[22]),
        .I1(Discrete_Time_Integrator_x_reg_reg[23]),
        .O(out_PDM_INST_0_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_PDM_INST_0_i_20
       (.I0(Discrete_Time_Integrator_x_reg_reg[4]),
        .I1(Discrete_Time_Integrator_x_reg_reg[5]),
        .O(out_PDM_INST_0_i_20_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_PDM_INST_0_i_21
       (.I0(Discrete_Time_Integrator_x_reg_reg[2]),
        .I1(Discrete_Time_Integrator_x_reg_reg[3]),
        .O(out_PDM_INST_0_i_21_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_PDM_INST_0_i_22
       (.I0(Discrete_Time_Integrator_x_reg_reg[6]),
        .I1(Discrete_Time_Integrator_x_reg_reg[7]),
        .O(out_PDM_INST_0_i_22_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_PDM_INST_0_i_23
       (.I0(Discrete_Time_Integrator_x_reg_reg[4]),
        .I1(Discrete_Time_Integrator_x_reg_reg[5]),
        .O(out_PDM_INST_0_i_23_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_PDM_INST_0_i_24
       (.I0(Discrete_Time_Integrator_x_reg_reg[2]),
        .I1(Discrete_Time_Integrator_x_reg_reg[3]),
        .O(out_PDM_INST_0_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    out_PDM_INST_0_i_25
       (.I0(Discrete_Time_Integrator_x_reg_reg[1]),
        .O(out_PDM_INST_0_i_25_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_PDM_INST_0_i_3
       (.I0(Discrete_Time_Integrator_x_reg_reg[20]),
        .I1(Discrete_Time_Integrator_x_reg_reg[21]),
        .O(out_PDM_INST_0_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_PDM_INST_0_i_4
       (.I0(Discrete_Time_Integrator_x_reg_reg[18]),
        .I1(Discrete_Time_Integrator_x_reg_reg[19]),
        .O(out_PDM_INST_0_i_4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    out_PDM_INST_0_i_5
       (.I0(Discrete_Time_Integrator_x_reg_reg[16]),
        .I1(Discrete_Time_Integrator_x_reg_reg[17]),
        .O(out_PDM_INST_0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_PDM_INST_0_i_6
       (.I0(Discrete_Time_Integrator_x_reg_reg[22]),
        .I1(Discrete_Time_Integrator_x_reg_reg[23]),
        .O(out_PDM_INST_0_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_PDM_INST_0_i_7
       (.I0(Discrete_Time_Integrator_x_reg_reg[20]),
        .I1(Discrete_Time_Integrator_x_reg_reg[21]),
        .O(out_PDM_INST_0_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_PDM_INST_0_i_8
       (.I0(Discrete_Time_Integrator_x_reg_reg[18]),
        .I1(Discrete_Time_Integrator_x_reg_reg[19]),
        .O(out_PDM_INST_0_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    out_PDM_INST_0_i_9
       (.I0(Discrete_Time_Integrator_x_reg_reg[16]),
        .I1(Discrete_Time_Integrator_x_reg_reg[17]),
        .O(out_PDM_INST_0_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "Drum" *) 
module design_1_audio_core_0_0_Drum
   (\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3 ,
    O,
    \Sum_out1_1_reg[7] ,
    \Sum_out1_1_reg[11] ,
    \Sum_out1_1_reg[15] ,
    \Sum_out1_1_reg[19] ,
    \Sum_out1_1_reg[23] ,
    \Sum_out1_1_reg[27] ,
    \Sum_out1_1_reg[34] ,
    CO,
    \Sum_out1_1_reg[34]_0 ,
    clk_enable,
    clk,
    reset,
    S,
    DI,
    \HDL_Counter5_out1_reg[16] ,
    \HDL_Counter5_out1_reg[19] ,
    \HDL_Counter5_out1_reg[19]_0 ,
    HwModeRegister1_reg_reg_c_3,
    HwModeRegister1_reg_reg_c_4,
    HwModeRegister1_reg_reg_c_5,
    \delayMatch4_reg_reg[3] ,
    \delayMatch3_reg_reg[3] ,
    delayMatch_reg,
    run_drum);
  output [14:0]\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3 ;
  output [3:0]O;
  output [3:0]\Sum_out1_1_reg[7] ;
  output [3:0]\Sum_out1_1_reg[11] ;
  output [3:0]\Sum_out1_1_reg[15] ;
  output [3:0]\Sum_out1_1_reg[19] ;
  output [3:0]\Sum_out1_1_reg[23] ;
  output [3:0]\Sum_out1_1_reg[27] ;
  output [3:0]\Sum_out1_1_reg[34] ;
  output [0:0]CO;
  output [0:0]\Sum_out1_1_reg[34]_0 ;
  input clk_enable;
  input clk;
  input reset;
  input [0:0]S;
  input [1:0]DI;
  input [3:0]\HDL_Counter5_out1_reg[16] ;
  input [0:0]\HDL_Counter5_out1_reg[19] ;
  input [2:0]\HDL_Counter5_out1_reg[19]_0 ;
  input HwModeRegister1_reg_reg_c_3;
  input HwModeRegister1_reg_reg_c_4;
  input HwModeRegister1_reg_reg_c_5;
  input [31:0]\delayMatch4_reg_reg[3] ;
  input [31:0]\delayMatch3_reg_reg[3] ;
  input [0:0]delayMatch_reg;
  input run_drum;

  wire [20:16]Bias1_out1;
  wire [0:0]CO;
  wire [1:0]DI;
  wire [24:1]Gain1_out10_out;
  wire \Gain1_out1_1[12]__0_i_10_n_0 ;
  wire \Gain1_out1_1[12]__0_i_11_n_0 ;
  wire \Gain1_out1_1[12]__0_i_12_n_0 ;
  wire \Gain1_out1_1[12]__0_i_13_n_0 ;
  wire \Gain1_out1_1[12]__0_i_14_n_0 ;
  wire \Gain1_out1_1[12]__0_i_16_n_0 ;
  wire \Gain1_out1_1[12]__0_i_17_n_0 ;
  wire \Gain1_out1_1[12]__0_i_18_n_0 ;
  wire \Gain1_out1_1[12]__0_i_19_n_0 ;
  wire \Gain1_out1_1[12]__0_i_2_n_0 ;
  wire \Gain1_out1_1[12]__0_i_3_n_0 ;
  wire \Gain1_out1_1[12]__0_i_4_n_0 ;
  wire \Gain1_out1_1[12]__0_i_5_n_0 ;
  wire \Gain1_out1_1[12]__0_i_7_n_0 ;
  wire \Gain1_out1_1[12]__0_i_8_n_0 ;
  wire \Gain1_out1_1[12]__0_i_9_n_0 ;
  wire \Gain1_out1_1[16]__0_i_10_n_0 ;
  wire \Gain1_out1_1[16]__0_i_11_n_0 ;
  wire \Gain1_out1_1[16]__0_i_12_n_0 ;
  wire \Gain1_out1_1[16]__0_i_13_n_0 ;
  wire \Gain1_out1_1[16]__0_i_14_n_0 ;
  wire \Gain1_out1_1[16]__0_i_16_n_0 ;
  wire \Gain1_out1_1[16]__0_i_17_n_0 ;
  wire \Gain1_out1_1[16]__0_i_18_n_0 ;
  wire \Gain1_out1_1[16]__0_i_19_n_0 ;
  wire \Gain1_out1_1[16]__0_i_2_n_0 ;
  wire \Gain1_out1_1[16]__0_i_3_n_0 ;
  wire \Gain1_out1_1[16]__0_i_4_n_0 ;
  wire \Gain1_out1_1[16]__0_i_5_n_0 ;
  wire \Gain1_out1_1[16]__0_i_7_n_0 ;
  wire \Gain1_out1_1[16]__0_i_8_n_0 ;
  wire \Gain1_out1_1[16]__0_i_9_n_0 ;
  wire \Gain1_out1_1[1]__0_i_3_n_0 ;
  wire \Gain1_out1_1[1]__0_i_4_n_0 ;
  wire \Gain1_out1_1[1]__0_i_5_n_0 ;
  wire \Gain1_out1_1[1]__0_i_6_n_0 ;
  wire \Gain1_out1_1[1]__0_i_7_n_0 ;
  wire \Gain1_out1_1[1]__0_i_8_n_0 ;
  wire \Gain1_out1_1[20]__0_i_10_n_0 ;
  wire \Gain1_out1_1[20]__0_i_11_n_0 ;
  wire \Gain1_out1_1[20]__0_i_12_n_0 ;
  wire \Gain1_out1_1[20]__0_i_13_n_0 ;
  wire \Gain1_out1_1[20]__0_i_14_n_0 ;
  wire \Gain1_out1_1[20]__0_i_16_n_0 ;
  wire \Gain1_out1_1[20]__0_i_17_n_0 ;
  wire \Gain1_out1_1[20]__0_i_18_n_0 ;
  wire \Gain1_out1_1[20]__0_i_19_n_0 ;
  wire \Gain1_out1_1[20]__0_i_2_n_0 ;
  wire \Gain1_out1_1[20]__0_i_3_n_0 ;
  wire \Gain1_out1_1[20]__0_i_4_n_0 ;
  wire \Gain1_out1_1[20]__0_i_5_n_0 ;
  wire \Gain1_out1_1[20]__0_i_7_n_0 ;
  wire \Gain1_out1_1[20]__0_i_8_n_0 ;
  wire \Gain1_out1_1[20]__0_i_9_n_0 ;
  wire \Gain1_out1_1[24]__0_i_10_n_0 ;
  wire \Gain1_out1_1[24]__0_i_11_n_0 ;
  wire \Gain1_out1_1[24]__0_i_12_n_0 ;
  wire \Gain1_out1_1[24]__0_i_13_n_0 ;
  wire \Gain1_out1_1[24]__0_i_14_n_0 ;
  wire \Gain1_out1_1[24]__0_i_15_n_0 ;
  wire \Gain1_out1_1[24]__0_i_16_n_0 ;
  wire \Gain1_out1_1[24]__0_i_17_n_0 ;
  wire \Gain1_out1_1[24]__0_i_18_n_0 ;
  wire \Gain1_out1_1[24]__0_i_19_n_0 ;
  wire \Gain1_out1_1[24]__0_i_20_n_0 ;
  wire \Gain1_out1_1[24]__0_i_23_n_0 ;
  wire \Gain1_out1_1[24]__0_i_24_n_0 ;
  wire \Gain1_out1_1[24]__0_i_25_n_0 ;
  wire \Gain1_out1_1[24]__0_i_26_n_0 ;
  wire \Gain1_out1_1[24]__0_i_27_n_0 ;
  wire \Gain1_out1_1[24]__0_i_28_n_0 ;
  wire \Gain1_out1_1[24]__0_i_29_n_0 ;
  wire \Gain1_out1_1[24]__0_i_2_n_0 ;
  wire \Gain1_out1_1[24]__0_i_3_n_0 ;
  wire \Gain1_out1_1[24]__0_i_4_n_0 ;
  wire \Gain1_out1_1[24]__0_i_5_n_0 ;
  wire \Gain1_out1_1[24]__0_i_8_n_0 ;
  wire \Gain1_out1_1[24]__0_i_9_n_0 ;
  wire \Gain1_out1_1[4]__0_i_2_n_0 ;
  wire \Gain1_out1_1[4]__0_i_3_n_0 ;
  wire \Gain1_out1_1[4]__0_i_4_n_0 ;
  wire \Gain1_out1_1[4]__0_i_5_n_0 ;
  wire \Gain1_out1_1[8]__0_i_2_n_0 ;
  wire \Gain1_out1_1[8]__0_i_3_n_0 ;
  wire \Gain1_out1_1[8]__0_i_4_n_0 ;
  wire \Gain1_out1_1[8]__0_i_5_n_0 ;
  wire \Gain1_out1_1[8]__0_i_7_n_0 ;
  wire \Gain1_out1_1[8]__0_i_8_n_0 ;
  wire \Gain1_out1_1[8]__0_i_9_n_0 ;
  wire \Gain1_out1_1_reg[0]__0_n_0 ;
  wire \Gain1_out1_1_reg[10]__0_n_0 ;
  wire \Gain1_out1_1_reg[11]__0_n_0 ;
  wire \Gain1_out1_1_reg[12]__0_i_15_n_0 ;
  wire \Gain1_out1_1_reg[12]__0_i_15_n_1 ;
  wire \Gain1_out1_1_reg[12]__0_i_15_n_2 ;
  wire \Gain1_out1_1_reg[12]__0_i_15_n_3 ;
  wire \Gain1_out1_1_reg[12]__0_i_15_n_4 ;
  wire \Gain1_out1_1_reg[12]__0_i_15_n_5 ;
  wire \Gain1_out1_1_reg[12]__0_i_15_n_6 ;
  wire \Gain1_out1_1_reg[12]__0_i_15_n_7 ;
  wire \Gain1_out1_1_reg[12]__0_i_1_n_0 ;
  wire \Gain1_out1_1_reg[12]__0_i_1_n_1 ;
  wire \Gain1_out1_1_reg[12]__0_i_1_n_2 ;
  wire \Gain1_out1_1_reg[12]__0_i_1_n_3 ;
  wire \Gain1_out1_1_reg[12]__0_i_6_n_0 ;
  wire \Gain1_out1_1_reg[12]__0_i_6_n_1 ;
  wire \Gain1_out1_1_reg[12]__0_i_6_n_2 ;
  wire \Gain1_out1_1_reg[12]__0_i_6_n_3 ;
  wire \Gain1_out1_1_reg[12]__0_n_0 ;
  wire \Gain1_out1_1_reg[13]__0_n_0 ;
  wire \Gain1_out1_1_reg[14]__0_n_0 ;
  wire \Gain1_out1_1_reg[15]__0_n_0 ;
  wire \Gain1_out1_1_reg[16]__0_i_15_n_0 ;
  wire \Gain1_out1_1_reg[16]__0_i_15_n_1 ;
  wire \Gain1_out1_1_reg[16]__0_i_15_n_2 ;
  wire \Gain1_out1_1_reg[16]__0_i_15_n_3 ;
  wire \Gain1_out1_1_reg[16]__0_i_15_n_4 ;
  wire \Gain1_out1_1_reg[16]__0_i_15_n_5 ;
  wire \Gain1_out1_1_reg[16]__0_i_15_n_6 ;
  wire \Gain1_out1_1_reg[16]__0_i_15_n_7 ;
  wire \Gain1_out1_1_reg[16]__0_i_1_n_0 ;
  wire \Gain1_out1_1_reg[16]__0_i_1_n_1 ;
  wire \Gain1_out1_1_reg[16]__0_i_1_n_2 ;
  wire \Gain1_out1_1_reg[16]__0_i_1_n_3 ;
  wire \Gain1_out1_1_reg[16]__0_i_6_n_0 ;
  wire \Gain1_out1_1_reg[16]__0_i_6_n_1 ;
  wire \Gain1_out1_1_reg[16]__0_i_6_n_2 ;
  wire \Gain1_out1_1_reg[16]__0_i_6_n_3 ;
  wire \Gain1_out1_1_reg[16]__0_n_0 ;
  wire \Gain1_out1_1_reg[17]__0_n_0 ;
  wire \Gain1_out1_1_reg[18]__0_n_0 ;
  wire \Gain1_out1_1_reg[19]__0_n_0 ;
  wire \Gain1_out1_1_reg[1]__0_i_2_n_0 ;
  wire \Gain1_out1_1_reg[1]__0_i_2_n_1 ;
  wire \Gain1_out1_1_reg[1]__0_i_2_n_2 ;
  wire \Gain1_out1_1_reg[1]__0_i_2_n_3 ;
  wire \Gain1_out1_1_reg[1]__0_i_2_n_4 ;
  wire \Gain1_out1_1_reg[1]__0_i_2_n_5 ;
  wire \Gain1_out1_1_reg[1]__0_i_2_n_6 ;
  wire \Gain1_out1_1_reg[1]__0_n_0 ;
  wire \Gain1_out1_1_reg[20]__0_i_15_n_0 ;
  wire \Gain1_out1_1_reg[20]__0_i_15_n_1 ;
  wire \Gain1_out1_1_reg[20]__0_i_15_n_2 ;
  wire \Gain1_out1_1_reg[20]__0_i_15_n_3 ;
  wire \Gain1_out1_1_reg[20]__0_i_15_n_4 ;
  wire \Gain1_out1_1_reg[20]__0_i_15_n_5 ;
  wire \Gain1_out1_1_reg[20]__0_i_15_n_6 ;
  wire \Gain1_out1_1_reg[20]__0_i_15_n_7 ;
  wire \Gain1_out1_1_reg[20]__0_i_1_n_0 ;
  wire \Gain1_out1_1_reg[20]__0_i_1_n_1 ;
  wire \Gain1_out1_1_reg[20]__0_i_1_n_2 ;
  wire \Gain1_out1_1_reg[20]__0_i_1_n_3 ;
  wire \Gain1_out1_1_reg[20]__0_i_6_n_0 ;
  wire \Gain1_out1_1_reg[20]__0_i_6_n_1 ;
  wire \Gain1_out1_1_reg[20]__0_i_6_n_2 ;
  wire \Gain1_out1_1_reg[20]__0_i_6_n_3 ;
  wire \Gain1_out1_1_reg[20]__0_n_0 ;
  wire \Gain1_out1_1_reg[21]__0_n_0 ;
  wire \Gain1_out1_1_reg[22]__0_n_0 ;
  wire \Gain1_out1_1_reg[23]__0_n_0 ;
  wire \Gain1_out1_1_reg[24]__0_i_1_n_1 ;
  wire \Gain1_out1_1_reg[24]__0_i_1_n_2 ;
  wire \Gain1_out1_1_reg[24]__0_i_1_n_3 ;
  wire \Gain1_out1_1_reg[24]__0_i_21_n_1 ;
  wire \Gain1_out1_1_reg[24]__0_i_21_n_3 ;
  wire \Gain1_out1_1_reg[24]__0_i_21_n_6 ;
  wire \Gain1_out1_1_reg[24]__0_i_21_n_7 ;
  wire \Gain1_out1_1_reg[24]__0_i_22_n_0 ;
  wire \Gain1_out1_1_reg[24]__0_i_22_n_1 ;
  wire \Gain1_out1_1_reg[24]__0_i_22_n_2 ;
  wire \Gain1_out1_1_reg[24]__0_i_22_n_3 ;
  wire \Gain1_out1_1_reg[24]__0_i_22_n_4 ;
  wire \Gain1_out1_1_reg[24]__0_i_22_n_5 ;
  wire \Gain1_out1_1_reg[24]__0_i_22_n_6 ;
  wire \Gain1_out1_1_reg[24]__0_i_22_n_7 ;
  wire \Gain1_out1_1_reg[24]__0_i_6_n_2 ;
  wire \Gain1_out1_1_reg[24]__0_i_6_n_3 ;
  wire \Gain1_out1_1_reg[24]__0_i_7_n_0 ;
  wire \Gain1_out1_1_reg[24]__0_i_7_n_1 ;
  wire \Gain1_out1_1_reg[24]__0_i_7_n_2 ;
  wire \Gain1_out1_1_reg[24]__0_i_7_n_3 ;
  wire \Gain1_out1_1_reg[24]__0_n_0 ;
  wire \Gain1_out1_1_reg[2]__0_n_0 ;
  wire \Gain1_out1_1_reg[3]__0_n_0 ;
  wire \Gain1_out1_1_reg[4]__0_i_1_n_0 ;
  wire \Gain1_out1_1_reg[4]__0_i_1_n_1 ;
  wire \Gain1_out1_1_reg[4]__0_i_1_n_2 ;
  wire \Gain1_out1_1_reg[4]__0_i_1_n_3 ;
  wire \Gain1_out1_1_reg[4]__0_n_0 ;
  wire \Gain1_out1_1_reg[5]__0_n_0 ;
  wire \Gain1_out1_1_reg[6]__0_n_0 ;
  wire \Gain1_out1_1_reg[7]__0_n_0 ;
  wire \Gain1_out1_1_reg[8]__0_i_1_n_0 ;
  wire \Gain1_out1_1_reg[8]__0_i_1_n_1 ;
  wire \Gain1_out1_1_reg[8]__0_i_1_n_2 ;
  wire \Gain1_out1_1_reg[8]__0_i_1_n_3 ;
  wire \Gain1_out1_1_reg[8]__0_i_6_n_0 ;
  wire \Gain1_out1_1_reg[8]__0_i_6_n_1 ;
  wire \Gain1_out1_1_reg[8]__0_i_6_n_2 ;
  wire \Gain1_out1_1_reg[8]__0_i_6_n_3 ;
  wire \Gain1_out1_1_reg[8]__0_n_0 ;
  wire \Gain1_out1_1_reg[9]__0_n_0 ;
  wire \Gain1_out1_1_reg_n_0_[10] ;
  wire \Gain1_out1_1_reg_n_0_[11] ;
  wire \Gain1_out1_1_reg_n_0_[12] ;
  wire \Gain1_out1_1_reg_n_0_[13] ;
  wire \Gain1_out1_1_reg_n_0_[14] ;
  wire \Gain1_out1_1_reg_n_0_[15] ;
  wire \Gain1_out1_1_reg_n_0_[16] ;
  wire [24:1]Gain1_out1__0;
  wire Gain1_out1_n_100;
  wire Gain1_out1_n_101;
  wire Gain1_out1_n_102;
  wire Gain1_out1_n_103;
  wire Gain1_out1_n_104;
  wire Gain1_out1_n_105;
  wire Gain1_out1_n_58;
  wire Gain1_out1_n_59;
  wire Gain1_out1_n_60;
  wire Gain1_out1_n_61;
  wire Gain1_out1_n_62;
  wire Gain1_out1_n_63;
  wire Gain1_out1_n_64;
  wire Gain1_out1_n_65;
  wire Gain1_out1_n_66;
  wire Gain1_out1_n_67;
  wire Gain1_out1_n_68;
  wire Gain1_out1_n_69;
  wire Gain1_out1_n_70;
  wire Gain1_out1_n_71;
  wire Gain1_out1_n_72;
  wire Gain1_out1_n_73;
  wire Gain1_out1_n_74;
  wire Gain1_out1_n_75;
  wire Gain1_out1_n_76;
  wire Gain1_out1_n_77;
  wire Gain1_out1_n_78;
  wire Gain1_out1_n_79;
  wire Gain1_out1_n_80;
  wire Gain1_out1_n_81;
  wire Gain1_out1_n_82;
  wire Gain1_out1_n_83;
  wire Gain1_out1_n_84;
  wire Gain1_out1_n_85;
  wire Gain1_out1_n_86;
  wire Gain1_out1_n_87;
  wire Gain1_out1_n_88;
  wire Gain1_out1_n_89;
  wire Gain1_out1_n_90;
  wire Gain1_out1_n_91;
  wire Gain1_out1_n_92;
  wire Gain1_out1_n_93;
  wire Gain1_out1_n_94;
  wire Gain1_out1_n_95;
  wire Gain1_out1_n_96;
  wire Gain1_out1_n_97;
  wire Gain1_out1_n_98;
  wire Gain1_out1_n_99;
  wire [3:0]\HDL_Counter5_out1_reg[16] ;
  wire [0:0]\HDL_Counter5_out1_reg[19] ;
  wire [2:0]\HDL_Counter5_out1_reg[19]_0 ;
  wire HwModeRegister1_reg_reg_c_3;
  wire HwModeRegister1_reg_reg_c_4;
  wire HwModeRegister1_reg_reg_c_5;
  wire [19:0]Input_rsvd;
  wire [3:0]O;
  wire [0:0]S;
  wire [21:0]Sum1_out1;
  wire [21:0]Sum1_out1_1;
  wire \Sum_out1_1[11]_i_11_n_0 ;
  wire \Sum_out1_1[11]_i_12_n_0 ;
  wire \Sum_out1_1[11]_i_13_n_0 ;
  wire \Sum_out1_1[11]_i_14_n_0 ;
  wire \Sum_out1_1[11]_i_15_n_0 ;
  wire \Sum_out1_1[11]_i_16_n_0 ;
  wire \Sum_out1_1[11]_i_17_n_0 ;
  wire \Sum_out1_1[11]_i_18_n_0 ;
  wire \Sum_out1_1[15]_i_11_n_0 ;
  wire \Sum_out1_1[15]_i_12_n_0 ;
  wire \Sum_out1_1[15]_i_13_n_0 ;
  wire \Sum_out1_1[15]_i_14_n_0 ;
  wire \Sum_out1_1[15]_i_15_n_0 ;
  wire \Sum_out1_1[15]_i_16_n_0 ;
  wire \Sum_out1_1[15]_i_17_n_0 ;
  wire \Sum_out1_1[15]_i_18_n_0 ;
  wire \Sum_out1_1[19]_i_11_n_0 ;
  wire \Sum_out1_1[19]_i_12_n_0 ;
  wire \Sum_out1_1[19]_i_13_n_0 ;
  wire \Sum_out1_1[19]_i_14_n_0 ;
  wire \Sum_out1_1[19]_i_15_n_0 ;
  wire \Sum_out1_1[19]_i_16_n_0 ;
  wire \Sum_out1_1[19]_i_17_n_0 ;
  wire \Sum_out1_1[19]_i_18_n_0 ;
  wire \Sum_out1_1[23]_i_11_n_0 ;
  wire \Sum_out1_1[23]_i_12_n_0 ;
  wire \Sum_out1_1[23]_i_13_n_0 ;
  wire \Sum_out1_1[23]_i_14_n_0 ;
  wire \Sum_out1_1[23]_i_15_n_0 ;
  wire \Sum_out1_1[23]_i_16_n_0 ;
  wire \Sum_out1_1[23]_i_17_n_0 ;
  wire \Sum_out1_1[23]_i_18_n_0 ;
  wire \Sum_out1_1[27]_i_11_n_0 ;
  wire \Sum_out1_1[27]_i_12_n_0 ;
  wire \Sum_out1_1[27]_i_13_n_0 ;
  wire \Sum_out1_1[27]_i_14_n_0 ;
  wire \Sum_out1_1[27]_i_15_n_0 ;
  wire \Sum_out1_1[27]_i_16_n_0 ;
  wire \Sum_out1_1[27]_i_17_n_0 ;
  wire \Sum_out1_1[27]_i_18_n_0 ;
  wire \Sum_out1_1[31]_i_11_n_0 ;
  wire \Sum_out1_1[31]_i_12_n_0 ;
  wire \Sum_out1_1[31]_i_13_n_0 ;
  wire \Sum_out1_1[31]_i_14_n_0 ;
  wire \Sum_out1_1[31]_i_15_n_0 ;
  wire \Sum_out1_1[31]_i_16_n_0 ;
  wire \Sum_out1_1[31]_i_17_n_0 ;
  wire \Sum_out1_1[31]_i_18_n_0 ;
  wire \Sum_out1_1[34]_i_10_n_0 ;
  wire \Sum_out1_1[34]_i_11_n_0 ;
  wire \Sum_out1_1[34]_i_12_n_0 ;
  wire \Sum_out1_1[34]_i_13_n_0 ;
  wire \Sum_out1_1[34]_i_14_n_0 ;
  wire \Sum_out1_1[34]_i_15_n_0 ;
  wire \Sum_out1_1[34]_i_16_n_0 ;
  wire \Sum_out1_1[34]_i_17_n_0 ;
  wire \Sum_out1_1[34]_i_7_n_0 ;
  wire \Sum_out1_1[34]_i_8_n_0 ;
  wire \Sum_out1_1[34]_i_9_n_0 ;
  wire \Sum_out1_1[7]_i_11_n_0 ;
  wire \Sum_out1_1[7]_i_12_n_0 ;
  wire \Sum_out1_1[7]_i_13_n_0 ;
  wire \Sum_out1_1[7]_i_14_n_0 ;
  wire \Sum_out1_1[7]_i_15_n_0 ;
  wire \Sum_out1_1[7]_i_16_n_0 ;
  wire \Sum_out1_1[7]_i_17_n_0 ;
  wire [3:0]\Sum_out1_1_reg[11] ;
  wire \Sum_out1_1_reg[11]_i_10_n_0 ;
  wire \Sum_out1_1_reg[11]_i_10_n_1 ;
  wire \Sum_out1_1_reg[11]_i_10_n_2 ;
  wire \Sum_out1_1_reg[11]_i_10_n_3 ;
  wire [3:0]\Sum_out1_1_reg[15] ;
  wire \Sum_out1_1_reg[15]_i_10_n_0 ;
  wire \Sum_out1_1_reg[15]_i_10_n_1 ;
  wire \Sum_out1_1_reg[15]_i_10_n_2 ;
  wire \Sum_out1_1_reg[15]_i_10_n_3 ;
  wire [3:0]\Sum_out1_1_reg[19] ;
  wire \Sum_out1_1_reg[19]_i_10_n_0 ;
  wire \Sum_out1_1_reg[19]_i_10_n_1 ;
  wire \Sum_out1_1_reg[19]_i_10_n_2 ;
  wire \Sum_out1_1_reg[19]_i_10_n_3 ;
  wire [3:0]\Sum_out1_1_reg[23] ;
  wire \Sum_out1_1_reg[23]_i_10_n_0 ;
  wire \Sum_out1_1_reg[23]_i_10_n_1 ;
  wire \Sum_out1_1_reg[23]_i_10_n_2 ;
  wire \Sum_out1_1_reg[23]_i_10_n_3 ;
  wire [3:0]\Sum_out1_1_reg[27] ;
  wire \Sum_out1_1_reg[27]_i_10_n_0 ;
  wire \Sum_out1_1_reg[27]_i_10_n_1 ;
  wire \Sum_out1_1_reg[27]_i_10_n_2 ;
  wire \Sum_out1_1_reg[27]_i_10_n_3 ;
  wire \Sum_out1_1_reg[31]_i_10_n_0 ;
  wire \Sum_out1_1_reg[31]_i_10_n_1 ;
  wire \Sum_out1_1_reg[31]_i_10_n_2 ;
  wire \Sum_out1_1_reg[31]_i_10_n_3 ;
  wire [3:0]\Sum_out1_1_reg[34] ;
  wire [0:0]\Sum_out1_1_reg[34]_0 ;
  wire \Sum_out1_1_reg[34]_i_6_n_0 ;
  wire \Sum_out1_1_reg[34]_i_6_n_1 ;
  wire \Sum_out1_1_reg[34]_i_6_n_2 ;
  wire \Sum_out1_1_reg[34]_i_6_n_3 ;
  wire [3:0]\Sum_out1_1_reg[7] ;
  wire \Sum_out1_1_reg[7]_i_10_n_0 ;
  wire \Sum_out1_1_reg[7]_i_10_n_1 ;
  wire \Sum_out1_1_reg[7]_i_10_n_2 ;
  wire \Sum_out1_1_reg[7]_i_10_n_3 ;
  wire [15:1]Switch1_out1;
  wire clk;
  wire clk_enable;
  wire [19:0]\delayMatch1_reg_next[0]_5 ;
  wire \delayMatch1_reg_reg[3][0]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch1_reg_reg[3][10]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch1_reg_reg[3][11]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch1_reg_reg[3][12]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch1_reg_reg[3][13]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch1_reg_reg[3][14]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch1_reg_reg[3][15]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch1_reg_reg[3][16]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch1_reg_reg[3][17]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch1_reg_reg[3][18]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch1_reg_reg[3][19]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch1_reg_reg[3][1]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch1_reg_reg[3][2]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch1_reg_reg[3][3]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch1_reg_reg[3][4]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch1_reg_reg[3][5]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch1_reg_reg[3][6]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch1_reg_reg[3][7]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch1_reg_reg[3][8]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch1_reg_reg[3][9]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch1_reg_reg[4][0]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch1_reg_reg[4][10]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch1_reg_reg[4][11]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch1_reg_reg[4][12]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch1_reg_reg[4][13]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch1_reg_reg[4][14]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch1_reg_reg[4][15]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch1_reg_reg[4][16]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch1_reg_reg[4][17]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch1_reg_reg[4][18]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch1_reg_reg[4][19]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch1_reg_reg[4][1]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch1_reg_reg[4][2]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch1_reg_reg[4][3]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch1_reg_reg[4][4]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch1_reg_reg[4][5]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch1_reg_reg[4][6]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch1_reg_reg[4][7]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch1_reg_reg[4][8]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch1_reg_reg[4][9]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire [19:0]\delayMatch1_reg_reg[5]_1 ;
  wire delayMatch1_reg_reg_gate__0_n_0;
  wire delayMatch1_reg_reg_gate__10_n_0;
  wire delayMatch1_reg_reg_gate__11_n_0;
  wire delayMatch1_reg_reg_gate__12_n_0;
  wire delayMatch1_reg_reg_gate__13_n_0;
  wire delayMatch1_reg_reg_gate__14_n_0;
  wire delayMatch1_reg_reg_gate__15_n_0;
  wire delayMatch1_reg_reg_gate__16_n_0;
  wire delayMatch1_reg_reg_gate__17_n_0;
  wire delayMatch1_reg_reg_gate__18_n_0;
  wire delayMatch1_reg_reg_gate__1_n_0;
  wire delayMatch1_reg_reg_gate__2_n_0;
  wire delayMatch1_reg_reg_gate__3_n_0;
  wire delayMatch1_reg_reg_gate__4_n_0;
  wire delayMatch1_reg_reg_gate__5_n_0;
  wire delayMatch1_reg_reg_gate__6_n_0;
  wire delayMatch1_reg_reg_gate__7_n_0;
  wire delayMatch1_reg_reg_gate__8_n_0;
  wire delayMatch1_reg_reg_gate__9_n_0;
  wire delayMatch1_reg_reg_gate_n_0;
  wire [31:0]\delayMatch3_reg_reg[3] ;
  wire [31:0]\delayMatch4_reg_reg[3] ;
  wire [0:0]delayMatch_reg;
  wire [19:0]\delayMatch_reg_next[0]_4 ;
  wire \delayMatch_reg_reg[3][0]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch_reg_reg[3][10]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch_reg_reg[3][11]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch_reg_reg[3][12]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch_reg_reg[3][13]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch_reg_reg[3][14]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch_reg_reg[3][15]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch_reg_reg[3][16]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch_reg_reg[3][17]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch_reg_reg[3][18]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch_reg_reg[3][19]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch_reg_reg[3][1]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch_reg_reg[3][2]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch_reg_reg[3][3]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch_reg_reg[3][4]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch_reg_reg[3][5]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch_reg_reg[3][6]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch_reg_reg[3][7]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch_reg_reg[3][8]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch_reg_reg[3][9]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \delayMatch_reg_reg[4][0]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch_reg_reg[4][10]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch_reg_reg[4][11]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch_reg_reg[4][12]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch_reg_reg[4][13]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch_reg_reg[4][14]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch_reg_reg[4][15]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch_reg_reg[4][16]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch_reg_reg[4][17]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch_reg_reg[4][18]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch_reg_reg[4][19]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch_reg_reg[4][1]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch_reg_reg[4][2]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch_reg_reg[4][3]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch_reg_reg[4][4]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch_reg_reg[4][5]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch_reg_reg[4][6]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch_reg_reg[4][7]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch_reg_reg[4][8]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \delayMatch_reg_reg[4][9]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire [19:0]\delayMatch_reg_reg[5]_0 ;
  wire delayMatch_reg_reg_gate__0_n_0;
  wire delayMatch_reg_reg_gate__10_n_0;
  wire delayMatch_reg_reg_gate__11_n_0;
  wire delayMatch_reg_reg_gate__12_n_0;
  wire delayMatch_reg_reg_gate__13_n_0;
  wire delayMatch_reg_reg_gate__14_n_0;
  wire delayMatch_reg_reg_gate__15_n_0;
  wire delayMatch_reg_reg_gate__16_n_0;
  wire delayMatch_reg_reg_gate__17_n_0;
  wire delayMatch_reg_reg_gate__18_n_0;
  wire delayMatch_reg_reg_gate__1_n_0;
  wire delayMatch_reg_reg_gate__2_n_0;
  wire delayMatch_reg_reg_gate__3_n_0;
  wire delayMatch_reg_reg_gate__4_n_0;
  wire delayMatch_reg_reg_gate__5_n_0;
  wire delayMatch_reg_reg_gate__6_n_0;
  wire delayMatch_reg_reg_gate__7_n_0;
  wire delayMatch_reg_reg_gate__8_n_0;
  wire delayMatch_reg_reg_gate__9_n_0;
  wire delayMatch_reg_reg_gate_n_0;
  wire [18:18]kconst_1;
  wire [14:0]\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3 ;
  wire reset;
  wire run_drum;
  wire u_285Hz_Trig1_n_0;
  wire u_285Hz_Trig1_n_1;
  wire u_285Hz_Trig1_n_10;
  wire u_285Hz_Trig1_n_11;
  wire u_285Hz_Trig1_n_12;
  wire u_285Hz_Trig1_n_13;
  wire u_285Hz_Trig1_n_14;
  wire u_285Hz_Trig1_n_15;
  wire u_285Hz_Trig1_n_16;
  wire u_285Hz_Trig1_n_17;
  wire u_285Hz_Trig1_n_18;
  wire u_285Hz_Trig1_n_19;
  wire u_285Hz_Trig1_n_2;
  wire u_285Hz_Trig1_n_20;
  wire u_285Hz_Trig1_n_3;
  wire u_285Hz_Trig1_n_4;
  wire u_285Hz_Trig1_n_5;
  wire u_285Hz_Trig1_n_6;
  wire u_285Hz_Trig1_n_7;
  wire u_285Hz_Trig1_n_8;
  wire u_285Hz_Trig1_n_9;
  wire NLW_Gain1_out1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Gain1_out1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Gain1_out1_OVERFLOW_UNCONNECTED;
  wire NLW_Gain1_out1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Gain1_out1_PATTERNDETECT_UNCONNECTED;
  wire NLW_Gain1_out1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Gain1_out1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Gain1_out1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Gain1_out1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_Gain1_out1_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_Gain1_out1_1_reg[24]__0_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_Gain1_out1_1_reg[24]__0_i_21_CO_UNCONNECTED ;
  wire [3:2]\NLW_Gain1_out1_1_reg[24]__0_i_21_O_UNCONNECTED ;
  wire [3:2]\NLW_Gain1_out1_1_reg[24]__0_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_Gain1_out1_1_reg[24]__0_i_6_O_UNCONNECTED ;
  wire [0:0]\NLW_Gain1_out1_1_reg[4]__0_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_Sum_out1_1_reg[34]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_Sum_out1_1_reg[34]_i_2_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Gain1_out1
       (.A({Sum1_out1_1[21],Sum1_out1_1[21],Sum1_out1_1[21],Sum1_out1_1[21],Sum1_out1_1[21],Sum1_out1_1[21],Sum1_out1_1[21],Sum1_out1_1[21],Sum1_out1_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Gain1_out1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,kconst_1,1'b0,1'b0,1'b0,kconst_1,kconst_1,kconst_1,kconst_1,1'b0,kconst_1,1'b0,kconst_1,kconst_1,kconst_1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Gain1_out1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Gain1_out1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Gain1_out1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Gain1_out1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Gain1_out1_OVERFLOW_UNCONNECTED),
        .P({Gain1_out1_n_58,Gain1_out1_n_59,Gain1_out1_n_60,Gain1_out1_n_61,Gain1_out1_n_62,Gain1_out1_n_63,Gain1_out1_n_64,Gain1_out1_n_65,Gain1_out1_n_66,Gain1_out1_n_67,Gain1_out1_n_68,Gain1_out1_n_69,Gain1_out1_n_70,Gain1_out1_n_71,Gain1_out1_n_72,Gain1_out1_n_73,Gain1_out1_n_74,Gain1_out1_n_75,Gain1_out1_n_76,Gain1_out1_n_77,Gain1_out1_n_78,Gain1_out1_n_79,Gain1_out1_n_80,Gain1_out1_n_81,Gain1_out1_n_82,Gain1_out1_n_83,Gain1_out1_n_84,Gain1_out1_n_85,Gain1_out1_n_86,Gain1_out1_n_87,Gain1_out1_n_88,Gain1_out1_n_89,Gain1_out1_n_90,Gain1_out1_n_91,Gain1_out1_n_92,Gain1_out1_n_93,Gain1_out1_n_94,Gain1_out1_n_95,Gain1_out1_n_96,Gain1_out1_n_97,Gain1_out1_n_98,Gain1_out1_n_99,Gain1_out1_n_100,Gain1_out1_n_101,Gain1_out1_n_102,Gain1_out1_n_103,Gain1_out1_n_104,Gain1_out1_n_105}),
        .PATTERNBDETECT(NLW_Gain1_out1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Gain1_out1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_Gain1_out1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Gain1_out1_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hEA)) 
    \Gain1_out1_1[12]__0_i_10 
       (.I0(\Gain1_out1_1_reg[12]__0_i_15_n_7 ),
        .I1(kconst_1),
        .I2(Sum1_out1_1[2]),
        .O(\Gain1_out1_1[12]__0_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h1EE1C3C3)) 
    \Gain1_out1_1[12]__0_i_11 
       (.I0(Sum1_out1_1[5]),
        .I1(\Gain1_out1_1_reg[12]__0_i_15_n_4 ),
        .I2(\Gain1_out1_1_reg[16]__0_i_15_n_7 ),
        .I3(Sum1_out1_1[6]),
        .I4(kconst_1),
        .O(\Gain1_out1_1[12]__0_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h1EE1C3C3)) 
    \Gain1_out1_1[12]__0_i_12 
       (.I0(Sum1_out1_1[4]),
        .I1(\Gain1_out1_1_reg[12]__0_i_15_n_5 ),
        .I2(\Gain1_out1_1_reg[12]__0_i_15_n_4 ),
        .I3(Sum1_out1_1[5]),
        .I4(kconst_1),
        .O(\Gain1_out1_1[12]__0_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h1EE1C3C3)) 
    \Gain1_out1_1[12]__0_i_13 
       (.I0(Sum1_out1_1[3]),
        .I1(\Gain1_out1_1_reg[12]__0_i_15_n_6 ),
        .I2(\Gain1_out1_1_reg[12]__0_i_15_n_5 ),
        .I3(Sum1_out1_1[4]),
        .I4(kconst_1),
        .O(\Gain1_out1_1[12]__0_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h1EE1C3C3)) 
    \Gain1_out1_1[12]__0_i_14 
       (.I0(Sum1_out1_1[2]),
        .I1(\Gain1_out1_1_reg[12]__0_i_15_n_7 ),
        .I2(\Gain1_out1_1_reg[12]__0_i_15_n_6 ),
        .I3(Sum1_out1_1[3]),
        .I4(kconst_1),
        .O(\Gain1_out1_1[12]__0_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Gain1_out1_1[12]__0_i_16 
       (.I0(kconst_1),
        .I1(Sum1_out1_1[7]),
        .O(\Gain1_out1_1[12]__0_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Gain1_out1_1[12]__0_i_17 
       (.I0(kconst_1),
        .I1(Sum1_out1_1[6]),
        .O(\Gain1_out1_1[12]__0_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Gain1_out1_1[12]__0_i_18 
       (.I0(kconst_1),
        .I1(Sum1_out1_1[5]),
        .O(\Gain1_out1_1[12]__0_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Gain1_out1_1[12]__0_i_19 
       (.I0(kconst_1),
        .I1(Sum1_out1_1[4]),
        .O(\Gain1_out1_1[12]__0_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gain1_out1_1[12]__0_i_2 
       (.I0(Gain1_out1_n_76),
        .I1(Gain1_out1__0[12]),
        .O(\Gain1_out1_1[12]__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gain1_out1_1[12]__0_i_3 
       (.I0(Gain1_out1_n_77),
        .I1(Gain1_out1__0[11]),
        .O(\Gain1_out1_1[12]__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gain1_out1_1[12]__0_i_4 
       (.I0(Gain1_out1_n_78),
        .I1(Gain1_out1__0[10]),
        .O(\Gain1_out1_1[12]__0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gain1_out1_1[12]__0_i_5 
       (.I0(Gain1_out1_n_79),
        .I1(Gain1_out1__0[9]),
        .O(\Gain1_out1_1[12]__0_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \Gain1_out1_1[12]__0_i_7 
       (.I0(\Gain1_out1_1_reg[12]__0_i_15_n_4 ),
        .I1(kconst_1),
        .I2(Sum1_out1_1[5]),
        .O(\Gain1_out1_1[12]__0_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \Gain1_out1_1[12]__0_i_8 
       (.I0(\Gain1_out1_1_reg[12]__0_i_15_n_5 ),
        .I1(kconst_1),
        .I2(Sum1_out1_1[4]),
        .O(\Gain1_out1_1[12]__0_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \Gain1_out1_1[12]__0_i_9 
       (.I0(\Gain1_out1_1_reg[12]__0_i_15_n_6 ),
        .I1(kconst_1),
        .I2(Sum1_out1_1[3]),
        .O(\Gain1_out1_1[12]__0_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \Gain1_out1_1[16]__0_i_10 
       (.I0(\Gain1_out1_1_reg[16]__0_i_15_n_7 ),
        .I1(kconst_1),
        .I2(Sum1_out1_1[6]),
        .O(\Gain1_out1_1[16]__0_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h1EE1C3C3)) 
    \Gain1_out1_1[16]__0_i_11 
       (.I0(Sum1_out1_1[9]),
        .I1(\Gain1_out1_1_reg[16]__0_i_15_n_4 ),
        .I2(\Gain1_out1_1_reg[20]__0_i_15_n_7 ),
        .I3(Sum1_out1_1[10]),
        .I4(kconst_1),
        .O(\Gain1_out1_1[16]__0_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h1EE1C3C3)) 
    \Gain1_out1_1[16]__0_i_12 
       (.I0(Sum1_out1_1[8]),
        .I1(\Gain1_out1_1_reg[16]__0_i_15_n_5 ),
        .I2(\Gain1_out1_1_reg[16]__0_i_15_n_4 ),
        .I3(Sum1_out1_1[9]),
        .I4(kconst_1),
        .O(\Gain1_out1_1[16]__0_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h1EE1C3C3)) 
    \Gain1_out1_1[16]__0_i_13 
       (.I0(Sum1_out1_1[7]),
        .I1(\Gain1_out1_1_reg[16]__0_i_15_n_6 ),
        .I2(\Gain1_out1_1_reg[16]__0_i_15_n_5 ),
        .I3(Sum1_out1_1[8]),
        .I4(kconst_1),
        .O(\Gain1_out1_1[16]__0_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h1EE1C3C3)) 
    \Gain1_out1_1[16]__0_i_14 
       (.I0(Sum1_out1_1[6]),
        .I1(\Gain1_out1_1_reg[16]__0_i_15_n_7 ),
        .I2(\Gain1_out1_1_reg[16]__0_i_15_n_6 ),
        .I3(Sum1_out1_1[7]),
        .I4(kconst_1),
        .O(\Gain1_out1_1[16]__0_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Gain1_out1_1[16]__0_i_16 
       (.I0(kconst_1),
        .I1(Sum1_out1_1[11]),
        .O(\Gain1_out1_1[16]__0_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Gain1_out1_1[16]__0_i_17 
       (.I0(kconst_1),
        .I1(Sum1_out1_1[10]),
        .O(\Gain1_out1_1[16]__0_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Gain1_out1_1[16]__0_i_18 
       (.I0(kconst_1),
        .I1(Sum1_out1_1[9]),
        .O(\Gain1_out1_1[16]__0_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Gain1_out1_1[16]__0_i_19 
       (.I0(kconst_1),
        .I1(Sum1_out1_1[8]),
        .O(\Gain1_out1_1[16]__0_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gain1_out1_1[16]__0_i_2 
       (.I0(Gain1_out1_n_72),
        .I1(Gain1_out1__0[16]),
        .O(\Gain1_out1_1[16]__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gain1_out1_1[16]__0_i_3 
       (.I0(Gain1_out1_n_73),
        .I1(Gain1_out1__0[15]),
        .O(\Gain1_out1_1[16]__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gain1_out1_1[16]__0_i_4 
       (.I0(Gain1_out1_n_74),
        .I1(Gain1_out1__0[14]),
        .O(\Gain1_out1_1[16]__0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gain1_out1_1[16]__0_i_5 
       (.I0(Gain1_out1_n_75),
        .I1(Gain1_out1__0[13]),
        .O(\Gain1_out1_1[16]__0_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \Gain1_out1_1[16]__0_i_7 
       (.I0(\Gain1_out1_1_reg[16]__0_i_15_n_4 ),
        .I1(kconst_1),
        .I2(Sum1_out1_1[9]),
        .O(\Gain1_out1_1[16]__0_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \Gain1_out1_1[16]__0_i_8 
       (.I0(\Gain1_out1_1_reg[16]__0_i_15_n_5 ),
        .I1(kconst_1),
        .I2(Sum1_out1_1[8]),
        .O(\Gain1_out1_1[16]__0_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \Gain1_out1_1[16]__0_i_9 
       (.I0(\Gain1_out1_1_reg[16]__0_i_15_n_6 ),
        .I1(kconst_1),
        .I2(Sum1_out1_1[7]),
        .O(\Gain1_out1_1[16]__0_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gain1_out1_1[1]__0_i_1 
       (.I0(Gain1_out1_n_87),
        .I1(Gain1_out1__0[1]),
        .O(Gain1_out10_out[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \Gain1_out1_1[1]__0_i_3 
       (.I0(kconst_1),
        .I1(Sum1_out1_1[2]),
        .O(\Gain1_out1_1[1]__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Gain1_out1_1[1]__0_i_4 
       (.I0(kconst_1),
        .I1(Sum1_out1_1[1]),
        .O(\Gain1_out1_1[1]__0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Gain1_out1_1[1]__0_i_5 
       (.I0(kconst_1),
        .I1(Sum1_out1_1[3]),
        .O(\Gain1_out1_1[1]__0_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Gain1_out1_1[1]__0_i_6 
       (.I0(kconst_1),
        .I1(Sum1_out1_1[2]),
        .O(\Gain1_out1_1[1]__0_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Gain1_out1_1[1]__0_i_7 
       (.I0(kconst_1),
        .I1(Sum1_out1_1[1]),
        .O(\Gain1_out1_1[1]__0_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Gain1_out1_1[1]__0_i_8 
       (.I0(kconst_1),
        .I1(Sum1_out1_1[0]),
        .O(\Gain1_out1_1[1]__0_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \Gain1_out1_1[20]__0_i_10 
       (.I0(\Gain1_out1_1_reg[20]__0_i_15_n_7 ),
        .I1(kconst_1),
        .I2(Sum1_out1_1[10]),
        .O(\Gain1_out1_1[20]__0_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h1EE1C3C3)) 
    \Gain1_out1_1[20]__0_i_11 
       (.I0(Sum1_out1_1[13]),
        .I1(\Gain1_out1_1_reg[20]__0_i_15_n_4 ),
        .I2(\Gain1_out1_1_reg[24]__0_i_22_n_7 ),
        .I3(Sum1_out1_1[14]),
        .I4(kconst_1),
        .O(\Gain1_out1_1[20]__0_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h1EE1C3C3)) 
    \Gain1_out1_1[20]__0_i_12 
       (.I0(Sum1_out1_1[12]),
        .I1(\Gain1_out1_1_reg[20]__0_i_15_n_5 ),
        .I2(\Gain1_out1_1_reg[20]__0_i_15_n_4 ),
        .I3(Sum1_out1_1[13]),
        .I4(kconst_1),
        .O(\Gain1_out1_1[20]__0_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h1EE1C3C3)) 
    \Gain1_out1_1[20]__0_i_13 
       (.I0(Sum1_out1_1[11]),
        .I1(\Gain1_out1_1_reg[20]__0_i_15_n_6 ),
        .I2(\Gain1_out1_1_reg[20]__0_i_15_n_5 ),
        .I3(Sum1_out1_1[12]),
        .I4(kconst_1),
        .O(\Gain1_out1_1[20]__0_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h1EE1C3C3)) 
    \Gain1_out1_1[20]__0_i_14 
       (.I0(Sum1_out1_1[10]),
        .I1(\Gain1_out1_1_reg[20]__0_i_15_n_7 ),
        .I2(\Gain1_out1_1_reg[20]__0_i_15_n_6 ),
        .I3(Sum1_out1_1[11]),
        .I4(kconst_1),
        .O(\Gain1_out1_1[20]__0_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Gain1_out1_1[20]__0_i_16 
       (.I0(kconst_1),
        .I1(Sum1_out1_1[15]),
        .O(\Gain1_out1_1[20]__0_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Gain1_out1_1[20]__0_i_17 
       (.I0(kconst_1),
        .I1(Sum1_out1_1[14]),
        .O(\Gain1_out1_1[20]__0_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Gain1_out1_1[20]__0_i_18 
       (.I0(kconst_1),
        .I1(Sum1_out1_1[13]),
        .O(\Gain1_out1_1[20]__0_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Gain1_out1_1[20]__0_i_19 
       (.I0(kconst_1),
        .I1(Sum1_out1_1[12]),
        .O(\Gain1_out1_1[20]__0_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gain1_out1_1[20]__0_i_2 
       (.I0(Gain1_out1_n_68),
        .I1(Gain1_out1__0[20]),
        .O(\Gain1_out1_1[20]__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gain1_out1_1[20]__0_i_3 
       (.I0(Gain1_out1_n_69),
        .I1(Gain1_out1__0[19]),
        .O(\Gain1_out1_1[20]__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gain1_out1_1[20]__0_i_4 
       (.I0(Gain1_out1_n_70),
        .I1(Gain1_out1__0[18]),
        .O(\Gain1_out1_1[20]__0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gain1_out1_1[20]__0_i_5 
       (.I0(Gain1_out1_n_71),
        .I1(Gain1_out1__0[17]),
        .O(\Gain1_out1_1[20]__0_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \Gain1_out1_1[20]__0_i_7 
       (.I0(\Gain1_out1_1_reg[20]__0_i_15_n_4 ),
        .I1(kconst_1),
        .I2(Sum1_out1_1[13]),
        .O(\Gain1_out1_1[20]__0_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \Gain1_out1_1[20]__0_i_8 
       (.I0(\Gain1_out1_1_reg[20]__0_i_15_n_5 ),
        .I1(kconst_1),
        .I2(Sum1_out1_1[12]),
        .O(\Gain1_out1_1[20]__0_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \Gain1_out1_1[20]__0_i_9 
       (.I0(\Gain1_out1_1_reg[20]__0_i_15_n_6 ),
        .I1(kconst_1),
        .I2(Sum1_out1_1[11]),
        .O(\Gain1_out1_1[20]__0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF505EF1FE5150FFF)) 
    \Gain1_out1_1[24]__0_i_10 
       (.I0(\Gain1_out1_1_reg[24]__0_i_21_n_6 ),
        .I1(Sum1_out1_1[19]),
        .I2(kconst_1),
        .I3(Sum1_out1_1[21]),
        .I4(\Gain1_out1_1_reg[24]__0_i_21_n_1 ),
        .I5(Sum1_out1_1[20]),
        .O(\Gain1_out1_1[24]__0_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h2D878787)) 
    \Gain1_out1_1[24]__0_i_11 
       (.I0(kconst_1),
        .I1(Sum1_out1_1[20]),
        .I2(\Gain1_out1_1_reg[24]__0_i_21_n_1 ),
        .I3(\Gain1_out1_1_reg[24]__0_i_21_n_6 ),
        .I4(Sum1_out1_1[19]),
        .O(\Gain1_out1_1[24]__0_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h8778F0F0)) 
    \Gain1_out1_1[24]__0_i_12 
       (.I0(Sum1_out1_1[18]),
        .I1(\Gain1_out1_1_reg[24]__0_i_21_n_7 ),
        .I2(\Gain1_out1_1_reg[24]__0_i_21_n_6 ),
        .I3(Sum1_out1_1[19]),
        .I4(kconst_1),
        .O(\Gain1_out1_1[24]__0_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \Gain1_out1_1[24]__0_i_13 
       (.I0(Sum1_out1_1[18]),
        .I1(kconst_1),
        .I2(\Gain1_out1_1_reg[24]__0_i_21_n_7 ),
        .O(\Gain1_out1_1[24]__0_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \Gain1_out1_1[24]__0_i_14 
       (.I0(\Gain1_out1_1_reg[24]__0_i_22_n_5 ),
        .I1(kconst_1),
        .I2(Sum1_out1_1[16]),
        .O(\Gain1_out1_1[24]__0_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \Gain1_out1_1[24]__0_i_15 
       (.I0(\Gain1_out1_1_reg[24]__0_i_22_n_6 ),
        .I1(kconst_1),
        .I2(Sum1_out1_1[15]),
        .O(\Gain1_out1_1[24]__0_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \Gain1_out1_1[24]__0_i_16 
       (.I0(\Gain1_out1_1_reg[24]__0_i_22_n_7 ),
        .I1(kconst_1),
        .I2(Sum1_out1_1[14]),
        .O(\Gain1_out1_1[24]__0_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h993396CC)) 
    \Gain1_out1_1[24]__0_i_17 
       (.I0(Sum1_out1_1[18]),
        .I1(\Gain1_out1_1_reg[24]__0_i_21_n_7 ),
        .I2(Sum1_out1_1[17]),
        .I3(kconst_1),
        .I4(\Gain1_out1_1_reg[24]__0_i_22_n_4 ),
        .O(\Gain1_out1_1[24]__0_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h1EE1C3C3)) 
    \Gain1_out1_1[24]__0_i_18 
       (.I0(Sum1_out1_1[16]),
        .I1(\Gain1_out1_1_reg[24]__0_i_22_n_5 ),
        .I2(\Gain1_out1_1_reg[24]__0_i_22_n_4 ),
        .I3(Sum1_out1_1[17]),
        .I4(kconst_1),
        .O(\Gain1_out1_1[24]__0_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h1EE1C3C3)) 
    \Gain1_out1_1[24]__0_i_19 
       (.I0(Sum1_out1_1[15]),
        .I1(\Gain1_out1_1_reg[24]__0_i_22_n_6 ),
        .I2(\Gain1_out1_1_reg[24]__0_i_22_n_5 ),
        .I3(Sum1_out1_1[16]),
        .I4(kconst_1),
        .O(\Gain1_out1_1[24]__0_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gain1_out1_1[24]__0_i_2 
       (.I0(Gain1_out1_n_64),
        .I1(Gain1_out1__0[24]),
        .O(\Gain1_out1_1[24]__0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h1EE1C3C3)) 
    \Gain1_out1_1[24]__0_i_20 
       (.I0(Sum1_out1_1[14]),
        .I1(\Gain1_out1_1_reg[24]__0_i_22_n_7 ),
        .I2(\Gain1_out1_1_reg[24]__0_i_22_n_6 ),
        .I3(Sum1_out1_1[15]),
        .I4(kconst_1),
        .O(\Gain1_out1_1[24]__0_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Gain1_out1_1[24]__0_i_23 
       (.I0(kconst_1),
        .I1(Sum1_out1_1[20]),
        .O(\Gain1_out1_1[24]__0_i_23_n_0 ));
  LUT3 #(
    .INIT(8'hB7)) 
    \Gain1_out1_1[24]__0_i_24 
       (.I0(Sum1_out1_1[20]),
        .I1(kconst_1),
        .I2(Sum1_out1_1[21]),
        .O(\Gain1_out1_1[24]__0_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \Gain1_out1_1[24]__0_i_25 
       (.I0(Sum1_out1_1[20]),
        .I1(kconst_1),
        .O(\Gain1_out1_1[24]__0_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Gain1_out1_1[24]__0_i_26 
       (.I0(kconst_1),
        .I1(Sum1_out1_1[19]),
        .O(\Gain1_out1_1[24]__0_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Gain1_out1_1[24]__0_i_27 
       (.I0(kconst_1),
        .I1(Sum1_out1_1[18]),
        .O(\Gain1_out1_1[24]__0_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Gain1_out1_1[24]__0_i_28 
       (.I0(kconst_1),
        .I1(Sum1_out1_1[17]),
        .O(\Gain1_out1_1[24]__0_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Gain1_out1_1[24]__0_i_29 
       (.I0(kconst_1),
        .I1(Sum1_out1_1[16]),
        .O(\Gain1_out1_1[24]__0_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gain1_out1_1[24]__0_i_3 
       (.I0(Gain1_out1_n_65),
        .I1(Gain1_out1__0[23]),
        .O(\Gain1_out1_1[24]__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gain1_out1_1[24]__0_i_4 
       (.I0(Gain1_out1_n_66),
        .I1(Gain1_out1__0[22]),
        .O(\Gain1_out1_1[24]__0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gain1_out1_1[24]__0_i_5 
       (.I0(Gain1_out1_n_67),
        .I1(Gain1_out1__0[21]),
        .O(\Gain1_out1_1[24]__0_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h95)) 
    \Gain1_out1_1[24]__0_i_8 
       (.I0(\Gain1_out1_1_reg[24]__0_i_21_n_6 ),
        .I1(Sum1_out1_1[19]),
        .I2(kconst_1),
        .O(\Gain1_out1_1[24]__0_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Gain1_out1_1[24]__0_i_9 
       (.I0(\Gain1_out1_1_reg[24]__0_i_21_n_7 ),
        .I1(kconst_1),
        .I2(Sum1_out1_1[18]),
        .O(\Gain1_out1_1[24]__0_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gain1_out1_1[4]__0_i_2 
       (.I0(Gain1_out1_n_84),
        .I1(Gain1_out1__0[4]),
        .O(\Gain1_out1_1[4]__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gain1_out1_1[4]__0_i_3 
       (.I0(Gain1_out1_n_85),
        .I1(Gain1_out1__0[3]),
        .O(\Gain1_out1_1[4]__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gain1_out1_1[4]__0_i_4 
       (.I0(Gain1_out1_n_86),
        .I1(Gain1_out1__0[2]),
        .O(\Gain1_out1_1[4]__0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gain1_out1_1[4]__0_i_5 
       (.I0(Gain1_out1_n_87),
        .I1(Gain1_out1__0[1]),
        .O(\Gain1_out1_1[4]__0_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gain1_out1_1[8]__0_i_2 
       (.I0(Gain1_out1_n_80),
        .I1(Gain1_out1__0[8]),
        .O(\Gain1_out1_1[8]__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gain1_out1_1[8]__0_i_3 
       (.I0(Gain1_out1_n_81),
        .I1(Gain1_out1__0[7]),
        .O(\Gain1_out1_1[8]__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gain1_out1_1[8]__0_i_4 
       (.I0(Gain1_out1_n_82),
        .I1(Gain1_out1__0[6]),
        .O(\Gain1_out1_1[8]__0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Gain1_out1_1[8]__0_i_5 
       (.I0(Gain1_out1_n_83),
        .I1(Gain1_out1__0[5]),
        .O(\Gain1_out1_1[8]__0_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \Gain1_out1_1[8]__0_i_7 
       (.I0(kconst_1),
        .I1(Sum1_out1_1[2]),
        .I2(\Gain1_out1_1_reg[12]__0_i_15_n_7 ),
        .O(\Gain1_out1_1[8]__0_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \Gain1_out1_1[8]__0_i_8 
       (.I0(\Gain1_out1_1_reg[1]__0_i_2_n_4 ),
        .I1(kconst_1),
        .I2(Sum1_out1_1[1]),
        .O(\Gain1_out1_1[8]__0_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \Gain1_out1_1[8]__0_i_9 
       (.I0(\Gain1_out1_1_reg[1]__0_i_2_n_5 ),
        .I1(kconst_1),
        .I2(Sum1_out1_1[0]),
        .O(\Gain1_out1_1[8]__0_i_9_n_0 ));
  FDCE \Gain1_out1_1_reg[0]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain1_out1_n_88),
        .Q(\Gain1_out1_1_reg[0]__0_n_0 ));
  FDCE \Gain1_out1_1_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain1_out1_n_95),
        .Q(\Gain1_out1_1_reg_n_0_[10] ));
  FDCE \Gain1_out1_1_reg[10]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain1_out10_out[10]),
        .Q(\Gain1_out1_1_reg[10]__0_n_0 ));
  FDCE \Gain1_out1_1_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain1_out1_n_94),
        .Q(\Gain1_out1_1_reg_n_0_[11] ));
  FDCE \Gain1_out1_1_reg[11]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain1_out10_out[11]),
        .Q(\Gain1_out1_1_reg[11]__0_n_0 ));
  FDCE \Gain1_out1_1_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain1_out1_n_93),
        .Q(\Gain1_out1_1_reg_n_0_[12] ));
  FDCE \Gain1_out1_1_reg[12]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain1_out10_out[12]),
        .Q(\Gain1_out1_1_reg[12]__0_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Gain1_out1_1_reg[12]__0_i_1 
       (.CI(\Gain1_out1_1_reg[8]__0_i_1_n_0 ),
        .CO({\Gain1_out1_1_reg[12]__0_i_1_n_0 ,\Gain1_out1_1_reg[12]__0_i_1_n_1 ,\Gain1_out1_1_reg[12]__0_i_1_n_2 ,\Gain1_out1_1_reg[12]__0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({Gain1_out1_n_76,Gain1_out1_n_77,Gain1_out1_n_78,Gain1_out1_n_79}),
        .O(Gain1_out10_out[12:9]),
        .S({\Gain1_out1_1[12]__0_i_2_n_0 ,\Gain1_out1_1[12]__0_i_3_n_0 ,\Gain1_out1_1[12]__0_i_4_n_0 ,\Gain1_out1_1[12]__0_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Gain1_out1_1_reg[12]__0_i_15 
       (.CI(\Gain1_out1_1_reg[1]__0_i_2_n_0 ),
        .CO({\Gain1_out1_1_reg[12]__0_i_15_n_0 ,\Gain1_out1_1_reg[12]__0_i_15_n_1 ,\Gain1_out1_1_reg[12]__0_i_15_n_2 ,\Gain1_out1_1_reg[12]__0_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Gain1_out1_1_reg[12]__0_i_15_n_4 ,\Gain1_out1_1_reg[12]__0_i_15_n_5 ,\Gain1_out1_1_reg[12]__0_i_15_n_6 ,\Gain1_out1_1_reg[12]__0_i_15_n_7 }),
        .S({\Gain1_out1_1[12]__0_i_16_n_0 ,\Gain1_out1_1[12]__0_i_17_n_0 ,\Gain1_out1_1[12]__0_i_18_n_0 ,\Gain1_out1_1[12]__0_i_19_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Gain1_out1_1_reg[12]__0_i_6 
       (.CI(\Gain1_out1_1_reg[8]__0_i_6_n_0 ),
        .CO({\Gain1_out1_1_reg[12]__0_i_6_n_0 ,\Gain1_out1_1_reg[12]__0_i_6_n_1 ,\Gain1_out1_1_reg[12]__0_i_6_n_2 ,\Gain1_out1_1_reg[12]__0_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\Gain1_out1_1[12]__0_i_7_n_0 ,\Gain1_out1_1[12]__0_i_8_n_0 ,\Gain1_out1_1[12]__0_i_9_n_0 ,\Gain1_out1_1[12]__0_i_10_n_0 }),
        .O(Gain1_out1__0[9:6]),
        .S({\Gain1_out1_1[12]__0_i_11_n_0 ,\Gain1_out1_1[12]__0_i_12_n_0 ,\Gain1_out1_1[12]__0_i_13_n_0 ,\Gain1_out1_1[12]__0_i_14_n_0 }));
  FDCE \Gain1_out1_1_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain1_out1_n_92),
        .Q(\Gain1_out1_1_reg_n_0_[13] ));
  FDCE \Gain1_out1_1_reg[13]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain1_out10_out[13]),
        .Q(\Gain1_out1_1_reg[13]__0_n_0 ));
  FDCE \Gain1_out1_1_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain1_out1_n_91),
        .Q(\Gain1_out1_1_reg_n_0_[14] ));
  FDCE \Gain1_out1_1_reg[14]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain1_out10_out[14]),
        .Q(\Gain1_out1_1_reg[14]__0_n_0 ));
  FDCE \Gain1_out1_1_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain1_out1_n_90),
        .Q(\Gain1_out1_1_reg_n_0_[15] ));
  FDCE \Gain1_out1_1_reg[15]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain1_out10_out[15]),
        .Q(\Gain1_out1_1_reg[15]__0_n_0 ));
  FDCE \Gain1_out1_1_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain1_out1_n_89),
        .Q(\Gain1_out1_1_reg_n_0_[16] ));
  FDCE \Gain1_out1_1_reg[16]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain1_out10_out[16]),
        .Q(\Gain1_out1_1_reg[16]__0_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Gain1_out1_1_reg[16]__0_i_1 
       (.CI(\Gain1_out1_1_reg[12]__0_i_1_n_0 ),
        .CO({\Gain1_out1_1_reg[16]__0_i_1_n_0 ,\Gain1_out1_1_reg[16]__0_i_1_n_1 ,\Gain1_out1_1_reg[16]__0_i_1_n_2 ,\Gain1_out1_1_reg[16]__0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({Gain1_out1_n_72,Gain1_out1_n_73,Gain1_out1_n_74,Gain1_out1_n_75}),
        .O(Gain1_out10_out[16:13]),
        .S({\Gain1_out1_1[16]__0_i_2_n_0 ,\Gain1_out1_1[16]__0_i_3_n_0 ,\Gain1_out1_1[16]__0_i_4_n_0 ,\Gain1_out1_1[16]__0_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Gain1_out1_1_reg[16]__0_i_15 
       (.CI(\Gain1_out1_1_reg[12]__0_i_15_n_0 ),
        .CO({\Gain1_out1_1_reg[16]__0_i_15_n_0 ,\Gain1_out1_1_reg[16]__0_i_15_n_1 ,\Gain1_out1_1_reg[16]__0_i_15_n_2 ,\Gain1_out1_1_reg[16]__0_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Gain1_out1_1_reg[16]__0_i_15_n_4 ,\Gain1_out1_1_reg[16]__0_i_15_n_5 ,\Gain1_out1_1_reg[16]__0_i_15_n_6 ,\Gain1_out1_1_reg[16]__0_i_15_n_7 }),
        .S({\Gain1_out1_1[16]__0_i_16_n_0 ,\Gain1_out1_1[16]__0_i_17_n_0 ,\Gain1_out1_1[16]__0_i_18_n_0 ,\Gain1_out1_1[16]__0_i_19_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Gain1_out1_1_reg[16]__0_i_6 
       (.CI(\Gain1_out1_1_reg[12]__0_i_6_n_0 ),
        .CO({\Gain1_out1_1_reg[16]__0_i_6_n_0 ,\Gain1_out1_1_reg[16]__0_i_6_n_1 ,\Gain1_out1_1_reg[16]__0_i_6_n_2 ,\Gain1_out1_1_reg[16]__0_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\Gain1_out1_1[16]__0_i_7_n_0 ,\Gain1_out1_1[16]__0_i_8_n_0 ,\Gain1_out1_1[16]__0_i_9_n_0 ,\Gain1_out1_1[16]__0_i_10_n_0 }),
        .O(Gain1_out1__0[13:10]),
        .S({\Gain1_out1_1[16]__0_i_11_n_0 ,\Gain1_out1_1[16]__0_i_12_n_0 ,\Gain1_out1_1[16]__0_i_13_n_0 ,\Gain1_out1_1[16]__0_i_14_n_0 }));
  FDCE \Gain1_out1_1_reg[17]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain1_out10_out[17]),
        .Q(\Gain1_out1_1_reg[17]__0_n_0 ));
  FDCE \Gain1_out1_1_reg[18]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain1_out10_out[18]),
        .Q(\Gain1_out1_1_reg[18]__0_n_0 ));
  FDCE \Gain1_out1_1_reg[19]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain1_out10_out[19]),
        .Q(\Gain1_out1_1_reg[19]__0_n_0 ));
  FDCE \Gain1_out1_1_reg[1]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain1_out10_out[1]),
        .Q(\Gain1_out1_1_reg[1]__0_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Gain1_out1_1_reg[1]__0_i_2 
       (.CI(1'b0),
        .CO({\Gain1_out1_1_reg[1]__0_i_2_n_0 ,\Gain1_out1_1_reg[1]__0_i_2_n_1 ,\Gain1_out1_1_reg[1]__0_i_2_n_2 ,\Gain1_out1_1_reg[1]__0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\Gain1_out1_1[1]__0_i_3_n_0 ,\Gain1_out1_1[1]__0_i_4_n_0 ,1'b0}),
        .O({\Gain1_out1_1_reg[1]__0_i_2_n_4 ,\Gain1_out1_1_reg[1]__0_i_2_n_5 ,\Gain1_out1_1_reg[1]__0_i_2_n_6 ,Gain1_out1__0[1]}),
        .S({\Gain1_out1_1[1]__0_i_5_n_0 ,\Gain1_out1_1[1]__0_i_6_n_0 ,\Gain1_out1_1[1]__0_i_7_n_0 ,\Gain1_out1_1[1]__0_i_8_n_0 }));
  FDCE \Gain1_out1_1_reg[20]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain1_out10_out[20]),
        .Q(\Gain1_out1_1_reg[20]__0_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Gain1_out1_1_reg[20]__0_i_1 
       (.CI(\Gain1_out1_1_reg[16]__0_i_1_n_0 ),
        .CO({\Gain1_out1_1_reg[20]__0_i_1_n_0 ,\Gain1_out1_1_reg[20]__0_i_1_n_1 ,\Gain1_out1_1_reg[20]__0_i_1_n_2 ,\Gain1_out1_1_reg[20]__0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({Gain1_out1_n_68,Gain1_out1_n_69,Gain1_out1_n_70,Gain1_out1_n_71}),
        .O(Gain1_out10_out[20:17]),
        .S({\Gain1_out1_1[20]__0_i_2_n_0 ,\Gain1_out1_1[20]__0_i_3_n_0 ,\Gain1_out1_1[20]__0_i_4_n_0 ,\Gain1_out1_1[20]__0_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Gain1_out1_1_reg[20]__0_i_15 
       (.CI(\Gain1_out1_1_reg[16]__0_i_15_n_0 ),
        .CO({\Gain1_out1_1_reg[20]__0_i_15_n_0 ,\Gain1_out1_1_reg[20]__0_i_15_n_1 ,\Gain1_out1_1_reg[20]__0_i_15_n_2 ,\Gain1_out1_1_reg[20]__0_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Gain1_out1_1_reg[20]__0_i_15_n_4 ,\Gain1_out1_1_reg[20]__0_i_15_n_5 ,\Gain1_out1_1_reg[20]__0_i_15_n_6 ,\Gain1_out1_1_reg[20]__0_i_15_n_7 }),
        .S({\Gain1_out1_1[20]__0_i_16_n_0 ,\Gain1_out1_1[20]__0_i_17_n_0 ,\Gain1_out1_1[20]__0_i_18_n_0 ,\Gain1_out1_1[20]__0_i_19_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Gain1_out1_1_reg[20]__0_i_6 
       (.CI(\Gain1_out1_1_reg[16]__0_i_6_n_0 ),
        .CO({\Gain1_out1_1_reg[20]__0_i_6_n_0 ,\Gain1_out1_1_reg[20]__0_i_6_n_1 ,\Gain1_out1_1_reg[20]__0_i_6_n_2 ,\Gain1_out1_1_reg[20]__0_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\Gain1_out1_1[20]__0_i_7_n_0 ,\Gain1_out1_1[20]__0_i_8_n_0 ,\Gain1_out1_1[20]__0_i_9_n_0 ,\Gain1_out1_1[20]__0_i_10_n_0 }),
        .O(Gain1_out1__0[17:14]),
        .S({\Gain1_out1_1[20]__0_i_11_n_0 ,\Gain1_out1_1[20]__0_i_12_n_0 ,\Gain1_out1_1[20]__0_i_13_n_0 ,\Gain1_out1_1[20]__0_i_14_n_0 }));
  FDCE \Gain1_out1_1_reg[21]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain1_out10_out[21]),
        .Q(\Gain1_out1_1_reg[21]__0_n_0 ));
  FDCE \Gain1_out1_1_reg[22]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain1_out10_out[22]),
        .Q(\Gain1_out1_1_reg[22]__0_n_0 ));
  FDCE \Gain1_out1_1_reg[23]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain1_out10_out[23]),
        .Q(\Gain1_out1_1_reg[23]__0_n_0 ));
  FDCE \Gain1_out1_1_reg[24]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain1_out10_out[24]),
        .Q(\Gain1_out1_1_reg[24]__0_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Gain1_out1_1_reg[24]__0_i_1 
       (.CI(\Gain1_out1_1_reg[20]__0_i_1_n_0 ),
        .CO({\NLW_Gain1_out1_1_reg[24]__0_i_1_CO_UNCONNECTED [3],\Gain1_out1_1_reg[24]__0_i_1_n_1 ,\Gain1_out1_1_reg[24]__0_i_1_n_2 ,\Gain1_out1_1_reg[24]__0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,Gain1_out1_n_65,Gain1_out1_n_66,Gain1_out1_n_67}),
        .O(Gain1_out10_out[24:21]),
        .S({\Gain1_out1_1[24]__0_i_2_n_0 ,\Gain1_out1_1[24]__0_i_3_n_0 ,\Gain1_out1_1[24]__0_i_4_n_0 ,\Gain1_out1_1[24]__0_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Gain1_out1_1_reg[24]__0_i_21 
       (.CI(\Gain1_out1_1_reg[24]__0_i_22_n_0 ),
        .CO({\NLW_Gain1_out1_1_reg[24]__0_i_21_CO_UNCONNECTED [3],\Gain1_out1_1_reg[24]__0_i_21_n_1 ,\NLW_Gain1_out1_1_reg[24]__0_i_21_CO_UNCONNECTED [1],\Gain1_out1_1_reg[24]__0_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\Gain1_out1_1[24]__0_i_23_n_0 ,1'b0}),
        .O({\NLW_Gain1_out1_1_reg[24]__0_i_21_O_UNCONNECTED [3:2],\Gain1_out1_1_reg[24]__0_i_21_n_6 ,\Gain1_out1_1_reg[24]__0_i_21_n_7 }),
        .S({1'b0,1'b1,\Gain1_out1_1[24]__0_i_24_n_0 ,\Gain1_out1_1[24]__0_i_25_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Gain1_out1_1_reg[24]__0_i_22 
       (.CI(\Gain1_out1_1_reg[20]__0_i_15_n_0 ),
        .CO({\Gain1_out1_1_reg[24]__0_i_22_n_0 ,\Gain1_out1_1_reg[24]__0_i_22_n_1 ,\Gain1_out1_1_reg[24]__0_i_22_n_2 ,\Gain1_out1_1_reg[24]__0_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Gain1_out1_1_reg[24]__0_i_22_n_4 ,\Gain1_out1_1_reg[24]__0_i_22_n_5 ,\Gain1_out1_1_reg[24]__0_i_22_n_6 ,\Gain1_out1_1_reg[24]__0_i_22_n_7 }),
        .S({\Gain1_out1_1[24]__0_i_26_n_0 ,\Gain1_out1_1[24]__0_i_27_n_0 ,\Gain1_out1_1[24]__0_i_28_n_0 ,\Gain1_out1_1[24]__0_i_29_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Gain1_out1_1_reg[24]__0_i_6 
       (.CI(\Gain1_out1_1_reg[24]__0_i_7_n_0 ),
        .CO({\NLW_Gain1_out1_1_reg[24]__0_i_6_CO_UNCONNECTED [3:2],\Gain1_out1_1_reg[24]__0_i_6_n_2 ,\Gain1_out1_1_reg[24]__0_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\Gain1_out1_1[24]__0_i_8_n_0 ,\Gain1_out1_1[24]__0_i_9_n_0 }),
        .O({\NLW_Gain1_out1_1_reg[24]__0_i_6_O_UNCONNECTED [3],Gain1_out1__0[24:22]}),
        .S({1'b0,\Gain1_out1_1[24]__0_i_10_n_0 ,\Gain1_out1_1[24]__0_i_11_n_0 ,\Gain1_out1_1[24]__0_i_12_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Gain1_out1_1_reg[24]__0_i_7 
       (.CI(\Gain1_out1_1_reg[20]__0_i_6_n_0 ),
        .CO({\Gain1_out1_1_reg[24]__0_i_7_n_0 ,\Gain1_out1_1_reg[24]__0_i_7_n_1 ,\Gain1_out1_1_reg[24]__0_i_7_n_2 ,\Gain1_out1_1_reg[24]__0_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\Gain1_out1_1[24]__0_i_13_n_0 ,\Gain1_out1_1[24]__0_i_14_n_0 ,\Gain1_out1_1[24]__0_i_15_n_0 ,\Gain1_out1_1[24]__0_i_16_n_0 }),
        .O(Gain1_out1__0[21:18]),
        .S({\Gain1_out1_1[24]__0_i_17_n_0 ,\Gain1_out1_1[24]__0_i_18_n_0 ,\Gain1_out1_1[24]__0_i_19_n_0 ,\Gain1_out1_1[24]__0_i_20_n_0 }));
  FDCE \Gain1_out1_1_reg[2]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain1_out10_out[2]),
        .Q(\Gain1_out1_1_reg[2]__0_n_0 ));
  FDCE \Gain1_out1_1_reg[3]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain1_out10_out[3]),
        .Q(\Gain1_out1_1_reg[3]__0_n_0 ));
  FDCE \Gain1_out1_1_reg[4]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain1_out10_out[4]),
        .Q(\Gain1_out1_1_reg[4]__0_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Gain1_out1_1_reg[4]__0_i_1 
       (.CI(1'b0),
        .CO({\Gain1_out1_1_reg[4]__0_i_1_n_0 ,\Gain1_out1_1_reg[4]__0_i_1_n_1 ,\Gain1_out1_1_reg[4]__0_i_1_n_2 ,\Gain1_out1_1_reg[4]__0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({Gain1_out1_n_84,Gain1_out1_n_85,Gain1_out1_n_86,Gain1_out1_n_87}),
        .O({Gain1_out10_out[4:2],\NLW_Gain1_out1_1_reg[4]__0_i_1_O_UNCONNECTED [0]}),
        .S({\Gain1_out1_1[4]__0_i_2_n_0 ,\Gain1_out1_1[4]__0_i_3_n_0 ,\Gain1_out1_1[4]__0_i_4_n_0 ,\Gain1_out1_1[4]__0_i_5_n_0 }));
  FDCE \Gain1_out1_1_reg[5]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain1_out10_out[5]),
        .Q(\Gain1_out1_1_reg[5]__0_n_0 ));
  FDCE \Gain1_out1_1_reg[6]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain1_out10_out[6]),
        .Q(\Gain1_out1_1_reg[6]__0_n_0 ));
  FDCE \Gain1_out1_1_reg[7]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain1_out10_out[7]),
        .Q(\Gain1_out1_1_reg[7]__0_n_0 ));
  FDCE \Gain1_out1_1_reg[8]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain1_out10_out[8]),
        .Q(\Gain1_out1_1_reg[8]__0_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Gain1_out1_1_reg[8]__0_i_1 
       (.CI(\Gain1_out1_1_reg[4]__0_i_1_n_0 ),
        .CO({\Gain1_out1_1_reg[8]__0_i_1_n_0 ,\Gain1_out1_1_reg[8]__0_i_1_n_1 ,\Gain1_out1_1_reg[8]__0_i_1_n_2 ,\Gain1_out1_1_reg[8]__0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({Gain1_out1_n_80,Gain1_out1_n_81,Gain1_out1_n_82,Gain1_out1_n_83}),
        .O(Gain1_out10_out[8:5]),
        .S({\Gain1_out1_1[8]__0_i_2_n_0 ,\Gain1_out1_1[8]__0_i_3_n_0 ,\Gain1_out1_1[8]__0_i_4_n_0 ,\Gain1_out1_1[8]__0_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Gain1_out1_1_reg[8]__0_i_6 
       (.CI(1'b0),
        .CO({\Gain1_out1_1_reg[8]__0_i_6_n_0 ,\Gain1_out1_1_reg[8]__0_i_6_n_1 ,\Gain1_out1_1_reg[8]__0_i_6_n_2 ,\Gain1_out1_1_reg[8]__0_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,\Gain1_out1_1_reg[1]__0_i_2_n_4 ,\Gain1_out1_1_reg[1]__0_i_2_n_5 ,1'b0}),
        .O(Gain1_out1__0[5:2]),
        .S({\Gain1_out1_1[8]__0_i_7_n_0 ,\Gain1_out1_1[8]__0_i_8_n_0 ,\Gain1_out1_1[8]__0_i_9_n_0 ,\Gain1_out1_1_reg[1]__0_i_2_n_6 }));
  FDCE \Gain1_out1_1_reg[9]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain1_out10_out[9]),
        .Q(\Gain1_out1_1_reg[9]__0_n_0 ));
  FDCE \Sum1_out1_1_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum1_out1[0]),
        .Q(Sum1_out1_1[0]));
  FDCE \Sum1_out1_1_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum1_out1[10]),
        .Q(Sum1_out1_1[10]));
  FDCE \Sum1_out1_1_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum1_out1[11]),
        .Q(Sum1_out1_1[11]));
  FDCE \Sum1_out1_1_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum1_out1[12]),
        .Q(Sum1_out1_1[12]));
  FDCE \Sum1_out1_1_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum1_out1[13]),
        .Q(Sum1_out1_1[13]));
  FDCE \Sum1_out1_1_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum1_out1[14]),
        .Q(Sum1_out1_1[14]));
  FDCE \Sum1_out1_1_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum1_out1[15]),
        .Q(Sum1_out1_1[15]));
  FDCE \Sum1_out1_1_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum1_out1[16]),
        .Q(Sum1_out1_1[16]));
  FDCE \Sum1_out1_1_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum1_out1[17]),
        .Q(Sum1_out1_1[17]));
  FDCE \Sum1_out1_1_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum1_out1[18]),
        .Q(Sum1_out1_1[18]));
  FDCE \Sum1_out1_1_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum1_out1[19]),
        .Q(Sum1_out1_1[19]));
  FDCE \Sum1_out1_1_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum1_out1[1]),
        .Q(Sum1_out1_1[1]));
  FDCE \Sum1_out1_1_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum1_out1[20]),
        .Q(Sum1_out1_1[20]));
  FDCE \Sum1_out1_1_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum1_out1[21]),
        .Q(Sum1_out1_1[21]));
  FDCE \Sum1_out1_1_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum1_out1[2]),
        .Q(Sum1_out1_1[2]));
  FDCE \Sum1_out1_1_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum1_out1[3]),
        .Q(Sum1_out1_1[3]));
  FDCE \Sum1_out1_1_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum1_out1[4]),
        .Q(Sum1_out1_1[4]));
  FDCE \Sum1_out1_1_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum1_out1[5]),
        .Q(Sum1_out1_1[5]));
  FDCE \Sum1_out1_1_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum1_out1[6]),
        .Q(Sum1_out1_1[6]));
  FDCE \Sum1_out1_1_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum1_out1[7]),
        .Q(Sum1_out1_1[7]));
  FDCE \Sum1_out1_1_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum1_out1[8]),
        .Q(Sum1_out1_1[8]));
  FDCE \Sum1_out1_1_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum1_out1[9]),
        .Q(Sum1_out1_1[9]));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \Sum_out1_1[11]_i_11 
       (.I0(\delayMatch3_reg_reg[3] [6]),
        .I1(\delayMatch4_reg_reg[3] [6]),
        .I2(\Gain1_out1_1_reg_n_0_[16] ),
        .I3(delayMatch_reg),
        .O(\Sum_out1_1[11]_i_11_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \Sum_out1_1[11]_i_12 
       (.I0(\delayMatch3_reg_reg[3] [5]),
        .I1(\delayMatch4_reg_reg[3] [5]),
        .I2(\Gain1_out1_1_reg_n_0_[15] ),
        .I3(delayMatch_reg),
        .O(\Sum_out1_1[11]_i_12_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \Sum_out1_1[11]_i_13 
       (.I0(\delayMatch3_reg_reg[3] [4]),
        .I1(\delayMatch4_reg_reg[3] [4]),
        .I2(\Gain1_out1_1_reg_n_0_[14] ),
        .I3(delayMatch_reg),
        .O(\Sum_out1_1[11]_i_13_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \Sum_out1_1[11]_i_14 
       (.I0(\delayMatch3_reg_reg[3] [3]),
        .I1(\delayMatch4_reg_reg[3] [3]),
        .I2(\Gain1_out1_1_reg_n_0_[13] ),
        .I3(delayMatch_reg),
        .O(\Sum_out1_1[11]_i_14_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    \Sum_out1_1[11]_i_15 
       (.I0(\delayMatch3_reg_reg[3] [7]),
        .I1(\delayMatch4_reg_reg[3] [7]),
        .I2(\Gain1_out1_1_reg[0]__0_n_0 ),
        .I3(delayMatch_reg),
        .I4(\Sum_out1_1[11]_i_11_n_0 ),
        .O(\Sum_out1_1[11]_i_15_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    \Sum_out1_1[11]_i_16 
       (.I0(\delayMatch3_reg_reg[3] [6]),
        .I1(\delayMatch4_reg_reg[3] [6]),
        .I2(\Gain1_out1_1_reg_n_0_[16] ),
        .I3(delayMatch_reg),
        .I4(\Sum_out1_1[11]_i_12_n_0 ),
        .O(\Sum_out1_1[11]_i_16_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    \Sum_out1_1[11]_i_17 
       (.I0(\delayMatch3_reg_reg[3] [5]),
        .I1(\delayMatch4_reg_reg[3] [5]),
        .I2(\Gain1_out1_1_reg_n_0_[15] ),
        .I3(delayMatch_reg),
        .I4(\Sum_out1_1[11]_i_13_n_0 ),
        .O(\Sum_out1_1[11]_i_17_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    \Sum_out1_1[11]_i_18 
       (.I0(\delayMatch3_reg_reg[3] [4]),
        .I1(\delayMatch4_reg_reg[3] [4]),
        .I2(\Gain1_out1_1_reg_n_0_[14] ),
        .I3(delayMatch_reg),
        .I4(\Sum_out1_1[11]_i_14_n_0 ),
        .O(\Sum_out1_1[11]_i_18_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \Sum_out1_1[15]_i_11 
       (.I0(\delayMatch3_reg_reg[3] [10]),
        .I1(\delayMatch4_reg_reg[3] [10]),
        .I2(\Gain1_out1_1_reg[3]__0_n_0 ),
        .I3(delayMatch_reg),
        .O(\Sum_out1_1[15]_i_11_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \Sum_out1_1[15]_i_12 
       (.I0(\delayMatch3_reg_reg[3] [9]),
        .I1(\delayMatch4_reg_reg[3] [9]),
        .I2(\Gain1_out1_1_reg[2]__0_n_0 ),
        .I3(delayMatch_reg),
        .O(\Sum_out1_1[15]_i_12_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \Sum_out1_1[15]_i_13 
       (.I0(\delayMatch3_reg_reg[3] [8]),
        .I1(\delayMatch4_reg_reg[3] [8]),
        .I2(\Gain1_out1_1_reg[1]__0_n_0 ),
        .I3(delayMatch_reg),
        .O(\Sum_out1_1[15]_i_13_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \Sum_out1_1[15]_i_14 
       (.I0(\delayMatch3_reg_reg[3] [7]),
        .I1(\delayMatch4_reg_reg[3] [7]),
        .I2(\Gain1_out1_1_reg[0]__0_n_0 ),
        .I3(delayMatch_reg),
        .O(\Sum_out1_1[15]_i_14_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    \Sum_out1_1[15]_i_15 
       (.I0(\delayMatch3_reg_reg[3] [11]),
        .I1(\delayMatch4_reg_reg[3] [11]),
        .I2(\Gain1_out1_1_reg[4]__0_n_0 ),
        .I3(delayMatch_reg),
        .I4(\Sum_out1_1[15]_i_11_n_0 ),
        .O(\Sum_out1_1[15]_i_15_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    \Sum_out1_1[15]_i_16 
       (.I0(\delayMatch3_reg_reg[3] [10]),
        .I1(\delayMatch4_reg_reg[3] [10]),
        .I2(\Gain1_out1_1_reg[3]__0_n_0 ),
        .I3(delayMatch_reg),
        .I4(\Sum_out1_1[15]_i_12_n_0 ),
        .O(\Sum_out1_1[15]_i_16_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    \Sum_out1_1[15]_i_17 
       (.I0(\delayMatch3_reg_reg[3] [9]),
        .I1(\delayMatch4_reg_reg[3] [9]),
        .I2(\Gain1_out1_1_reg[2]__0_n_0 ),
        .I3(delayMatch_reg),
        .I4(\Sum_out1_1[15]_i_13_n_0 ),
        .O(\Sum_out1_1[15]_i_17_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    \Sum_out1_1[15]_i_18 
       (.I0(\delayMatch3_reg_reg[3] [8]),
        .I1(\delayMatch4_reg_reg[3] [8]),
        .I2(\Gain1_out1_1_reg[1]__0_n_0 ),
        .I3(delayMatch_reg),
        .I4(\Sum_out1_1[15]_i_14_n_0 ),
        .O(\Sum_out1_1[15]_i_18_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \Sum_out1_1[19]_i_11 
       (.I0(\delayMatch3_reg_reg[3] [14]),
        .I1(\delayMatch4_reg_reg[3] [14]),
        .I2(\Gain1_out1_1_reg[7]__0_n_0 ),
        .I3(delayMatch_reg),
        .O(\Sum_out1_1[19]_i_11_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \Sum_out1_1[19]_i_12 
       (.I0(\delayMatch3_reg_reg[3] [13]),
        .I1(\delayMatch4_reg_reg[3] [13]),
        .I2(\Gain1_out1_1_reg[6]__0_n_0 ),
        .I3(delayMatch_reg),
        .O(\Sum_out1_1[19]_i_12_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \Sum_out1_1[19]_i_13 
       (.I0(\delayMatch3_reg_reg[3] [12]),
        .I1(\delayMatch4_reg_reg[3] [12]),
        .I2(\Gain1_out1_1_reg[5]__0_n_0 ),
        .I3(delayMatch_reg),
        .O(\Sum_out1_1[19]_i_13_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \Sum_out1_1[19]_i_14 
       (.I0(\delayMatch3_reg_reg[3] [11]),
        .I1(\delayMatch4_reg_reg[3] [11]),
        .I2(\Gain1_out1_1_reg[4]__0_n_0 ),
        .I3(delayMatch_reg),
        .O(\Sum_out1_1[19]_i_14_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    \Sum_out1_1[19]_i_15 
       (.I0(\delayMatch3_reg_reg[3] [15]),
        .I1(\delayMatch4_reg_reg[3] [15]),
        .I2(\Gain1_out1_1_reg[8]__0_n_0 ),
        .I3(delayMatch_reg),
        .I4(\Sum_out1_1[19]_i_11_n_0 ),
        .O(\Sum_out1_1[19]_i_15_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    \Sum_out1_1[19]_i_16 
       (.I0(\delayMatch3_reg_reg[3] [14]),
        .I1(\delayMatch4_reg_reg[3] [14]),
        .I2(\Gain1_out1_1_reg[7]__0_n_0 ),
        .I3(delayMatch_reg),
        .I4(\Sum_out1_1[19]_i_12_n_0 ),
        .O(\Sum_out1_1[19]_i_16_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    \Sum_out1_1[19]_i_17 
       (.I0(\delayMatch3_reg_reg[3] [13]),
        .I1(\delayMatch4_reg_reg[3] [13]),
        .I2(\Gain1_out1_1_reg[6]__0_n_0 ),
        .I3(delayMatch_reg),
        .I4(\Sum_out1_1[19]_i_13_n_0 ),
        .O(\Sum_out1_1[19]_i_17_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    \Sum_out1_1[19]_i_18 
       (.I0(\delayMatch3_reg_reg[3] [12]),
        .I1(\delayMatch4_reg_reg[3] [12]),
        .I2(\Gain1_out1_1_reg[5]__0_n_0 ),
        .I3(delayMatch_reg),
        .I4(\Sum_out1_1[19]_i_14_n_0 ),
        .O(\Sum_out1_1[19]_i_18_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \Sum_out1_1[23]_i_11 
       (.I0(\delayMatch3_reg_reg[3] [18]),
        .I1(\delayMatch4_reg_reg[3] [18]),
        .I2(\Gain1_out1_1_reg[11]__0_n_0 ),
        .I3(delayMatch_reg),
        .O(\Sum_out1_1[23]_i_11_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \Sum_out1_1[23]_i_12 
       (.I0(\delayMatch3_reg_reg[3] [17]),
        .I1(\delayMatch4_reg_reg[3] [17]),
        .I2(\Gain1_out1_1_reg[10]__0_n_0 ),
        .I3(delayMatch_reg),
        .O(\Sum_out1_1[23]_i_12_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \Sum_out1_1[23]_i_13 
       (.I0(\delayMatch3_reg_reg[3] [16]),
        .I1(\delayMatch4_reg_reg[3] [16]),
        .I2(\Gain1_out1_1_reg[9]__0_n_0 ),
        .I3(delayMatch_reg),
        .O(\Sum_out1_1[23]_i_13_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \Sum_out1_1[23]_i_14 
       (.I0(\delayMatch3_reg_reg[3] [15]),
        .I1(\delayMatch4_reg_reg[3] [15]),
        .I2(\Gain1_out1_1_reg[8]__0_n_0 ),
        .I3(delayMatch_reg),
        .O(\Sum_out1_1[23]_i_14_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    \Sum_out1_1[23]_i_15 
       (.I0(\delayMatch3_reg_reg[3] [19]),
        .I1(\delayMatch4_reg_reg[3] [19]),
        .I2(\Gain1_out1_1_reg[12]__0_n_0 ),
        .I3(delayMatch_reg),
        .I4(\Sum_out1_1[23]_i_11_n_0 ),
        .O(\Sum_out1_1[23]_i_15_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    \Sum_out1_1[23]_i_16 
       (.I0(\delayMatch3_reg_reg[3] [18]),
        .I1(\delayMatch4_reg_reg[3] [18]),
        .I2(\Gain1_out1_1_reg[11]__0_n_0 ),
        .I3(delayMatch_reg),
        .I4(\Sum_out1_1[23]_i_12_n_0 ),
        .O(\Sum_out1_1[23]_i_16_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    \Sum_out1_1[23]_i_17 
       (.I0(\delayMatch3_reg_reg[3] [17]),
        .I1(\delayMatch4_reg_reg[3] [17]),
        .I2(\Gain1_out1_1_reg[10]__0_n_0 ),
        .I3(delayMatch_reg),
        .I4(\Sum_out1_1[23]_i_13_n_0 ),
        .O(\Sum_out1_1[23]_i_17_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    \Sum_out1_1[23]_i_18 
       (.I0(\delayMatch3_reg_reg[3] [16]),
        .I1(\delayMatch4_reg_reg[3] [16]),
        .I2(\Gain1_out1_1_reg[9]__0_n_0 ),
        .I3(delayMatch_reg),
        .I4(\Sum_out1_1[23]_i_14_n_0 ),
        .O(\Sum_out1_1[23]_i_18_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \Sum_out1_1[27]_i_11 
       (.I0(\delayMatch3_reg_reg[3] [22]),
        .I1(\delayMatch4_reg_reg[3] [22]),
        .I2(\Gain1_out1_1_reg[15]__0_n_0 ),
        .I3(delayMatch_reg),
        .O(\Sum_out1_1[27]_i_11_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \Sum_out1_1[27]_i_12 
       (.I0(\delayMatch3_reg_reg[3] [21]),
        .I1(\delayMatch4_reg_reg[3] [21]),
        .I2(\Gain1_out1_1_reg[14]__0_n_0 ),
        .I3(delayMatch_reg),
        .O(\Sum_out1_1[27]_i_12_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \Sum_out1_1[27]_i_13 
       (.I0(\delayMatch3_reg_reg[3] [20]),
        .I1(\delayMatch4_reg_reg[3] [20]),
        .I2(\Gain1_out1_1_reg[13]__0_n_0 ),
        .I3(delayMatch_reg),
        .O(\Sum_out1_1[27]_i_13_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \Sum_out1_1[27]_i_14 
       (.I0(\delayMatch3_reg_reg[3] [19]),
        .I1(\delayMatch4_reg_reg[3] [19]),
        .I2(\Gain1_out1_1_reg[12]__0_n_0 ),
        .I3(delayMatch_reg),
        .O(\Sum_out1_1[27]_i_14_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    \Sum_out1_1[27]_i_15 
       (.I0(\delayMatch3_reg_reg[3] [23]),
        .I1(\delayMatch4_reg_reg[3] [23]),
        .I2(\Gain1_out1_1_reg[16]__0_n_0 ),
        .I3(delayMatch_reg),
        .I4(\Sum_out1_1[27]_i_11_n_0 ),
        .O(\Sum_out1_1[27]_i_15_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    \Sum_out1_1[27]_i_16 
       (.I0(\delayMatch3_reg_reg[3] [22]),
        .I1(\delayMatch4_reg_reg[3] [22]),
        .I2(\Gain1_out1_1_reg[15]__0_n_0 ),
        .I3(delayMatch_reg),
        .I4(\Sum_out1_1[27]_i_12_n_0 ),
        .O(\Sum_out1_1[27]_i_16_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    \Sum_out1_1[27]_i_17 
       (.I0(\delayMatch3_reg_reg[3] [21]),
        .I1(\delayMatch4_reg_reg[3] [21]),
        .I2(\Gain1_out1_1_reg[14]__0_n_0 ),
        .I3(delayMatch_reg),
        .I4(\Sum_out1_1[27]_i_13_n_0 ),
        .O(\Sum_out1_1[27]_i_17_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    \Sum_out1_1[27]_i_18 
       (.I0(\delayMatch3_reg_reg[3] [20]),
        .I1(\delayMatch4_reg_reg[3] [20]),
        .I2(\Gain1_out1_1_reg[13]__0_n_0 ),
        .I3(delayMatch_reg),
        .I4(\Sum_out1_1[27]_i_14_n_0 ),
        .O(\Sum_out1_1[27]_i_18_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \Sum_out1_1[31]_i_11 
       (.I0(\delayMatch3_reg_reg[3] [26]),
        .I1(\delayMatch4_reg_reg[3] [26]),
        .I2(\Gain1_out1_1_reg[19]__0_n_0 ),
        .I3(delayMatch_reg),
        .O(\Sum_out1_1[31]_i_11_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \Sum_out1_1[31]_i_12 
       (.I0(\delayMatch3_reg_reg[3] [25]),
        .I1(\delayMatch4_reg_reg[3] [25]),
        .I2(\Gain1_out1_1_reg[18]__0_n_0 ),
        .I3(delayMatch_reg),
        .O(\Sum_out1_1[31]_i_12_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \Sum_out1_1[31]_i_13 
       (.I0(\delayMatch3_reg_reg[3] [24]),
        .I1(\delayMatch4_reg_reg[3] [24]),
        .I2(\Gain1_out1_1_reg[17]__0_n_0 ),
        .I3(delayMatch_reg),
        .O(\Sum_out1_1[31]_i_13_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \Sum_out1_1[31]_i_14 
       (.I0(\delayMatch3_reg_reg[3] [23]),
        .I1(\delayMatch4_reg_reg[3] [23]),
        .I2(\Gain1_out1_1_reg[16]__0_n_0 ),
        .I3(delayMatch_reg),
        .O(\Sum_out1_1[31]_i_14_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    \Sum_out1_1[31]_i_15 
       (.I0(\delayMatch3_reg_reg[3] [27]),
        .I1(\delayMatch4_reg_reg[3] [27]),
        .I2(\Gain1_out1_1_reg[20]__0_n_0 ),
        .I3(delayMatch_reg),
        .I4(\Sum_out1_1[31]_i_11_n_0 ),
        .O(\Sum_out1_1[31]_i_15_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    \Sum_out1_1[31]_i_16 
       (.I0(\delayMatch3_reg_reg[3] [26]),
        .I1(\delayMatch4_reg_reg[3] [26]),
        .I2(\Gain1_out1_1_reg[19]__0_n_0 ),
        .I3(delayMatch_reg),
        .I4(\Sum_out1_1[31]_i_12_n_0 ),
        .O(\Sum_out1_1[31]_i_16_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    \Sum_out1_1[31]_i_17 
       (.I0(\delayMatch3_reg_reg[3] [25]),
        .I1(\delayMatch4_reg_reg[3] [25]),
        .I2(\Gain1_out1_1_reg[18]__0_n_0 ),
        .I3(delayMatch_reg),
        .I4(\Sum_out1_1[31]_i_13_n_0 ),
        .O(\Sum_out1_1[31]_i_17_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    \Sum_out1_1[31]_i_18 
       (.I0(\delayMatch3_reg_reg[3] [24]),
        .I1(\delayMatch4_reg_reg[3] [24]),
        .I2(\Gain1_out1_1_reg[17]__0_n_0 ),
        .I3(delayMatch_reg),
        .I4(\Sum_out1_1[31]_i_14_n_0 ),
        .O(\Sum_out1_1[31]_i_18_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \Sum_out1_1[34]_i_10 
       (.I0(\delayMatch3_reg_reg[3] [29]),
        .I1(\delayMatch4_reg_reg[3] [29]),
        .I2(\Gain1_out1_1_reg[22]__0_n_0 ),
        .I3(delayMatch_reg),
        .O(\Sum_out1_1[34]_i_10_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \Sum_out1_1[34]_i_11 
       (.I0(\delayMatch3_reg_reg[3] [28]),
        .I1(\delayMatch4_reg_reg[3] [28]),
        .I2(\Gain1_out1_1_reg[21]__0_n_0 ),
        .I3(delayMatch_reg),
        .O(\Sum_out1_1[34]_i_11_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \Sum_out1_1[34]_i_12 
       (.I0(\delayMatch3_reg_reg[3] [27]),
        .I1(\delayMatch4_reg_reg[3] [27]),
        .I2(\Gain1_out1_1_reg[20]__0_n_0 ),
        .I3(delayMatch_reg),
        .O(\Sum_out1_1[34]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAA959555)) 
    \Sum_out1_1[34]_i_13 
       (.I0(\Sum_out1_1[34]_i_17_n_0 ),
        .I1(delayMatch_reg),
        .I2(\Gain1_out1_1_reg[23]__0_n_0 ),
        .I3(\delayMatch4_reg_reg[3] [30]),
        .I4(\delayMatch3_reg_reg[3] [30]),
        .O(\Sum_out1_1[34]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \Sum_out1_1[34]_i_14 
       (.I0(\Sum_out1_1[34]_i_10_n_0 ),
        .I1(\delayMatch4_reg_reg[3] [30]),
        .I2(\delayMatch3_reg_reg[3] [30]),
        .I3(delayMatch_reg),
        .I4(\Gain1_out1_1_reg[23]__0_n_0 ),
        .O(\Sum_out1_1[34]_i_14_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    \Sum_out1_1[34]_i_15 
       (.I0(\delayMatch3_reg_reg[3] [29]),
        .I1(\delayMatch4_reg_reg[3] [29]),
        .I2(\Gain1_out1_1_reg[22]__0_n_0 ),
        .I3(delayMatch_reg),
        .I4(\Sum_out1_1[34]_i_11_n_0 ),
        .O(\Sum_out1_1[34]_i_15_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    \Sum_out1_1[34]_i_16 
       (.I0(\delayMatch3_reg_reg[3] [28]),
        .I1(\delayMatch4_reg_reg[3] [28]),
        .I2(\Gain1_out1_1_reg[21]__0_n_0 ),
        .I3(delayMatch_reg),
        .I4(\Sum_out1_1[34]_i_12_n_0 ),
        .O(\Sum_out1_1[34]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \Sum_out1_1[34]_i_17 
       (.I0(\delayMatch3_reg_reg[3] [31]),
        .I1(\delayMatch4_reg_reg[3] [31]),
        .I2(\Gain1_out1_1_reg[24]__0_n_0 ),
        .I3(delayMatch_reg),
        .O(\Sum_out1_1[34]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h0999)) 
    \Sum_out1_1[34]_i_7 
       (.I0(\delayMatch3_reg_reg[3] [31]),
        .I1(\delayMatch4_reg_reg[3] [31]),
        .I2(\Gain1_out1_1_reg[24]__0_n_0 ),
        .I3(delayMatch_reg),
        .O(\Sum_out1_1[34]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7FF8)) 
    \Sum_out1_1[34]_i_8 
       (.I0(delayMatch_reg),
        .I1(\Gain1_out1_1_reg[24]__0_n_0 ),
        .I2(\delayMatch3_reg_reg[3] [31]),
        .I3(\delayMatch4_reg_reg[3] [31]),
        .O(\Sum_out1_1[34]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \Sum_out1_1[34]_i_9 
       (.I0(delayMatch_reg),
        .I1(\Gain1_out1_1_reg[24]__0_n_0 ),
        .I2(\delayMatch4_reg_reg[3] [31]),
        .I3(\delayMatch3_reg_reg[3] [31]),
        .O(\Sum_out1_1[34]_i_9_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \Sum_out1_1[7]_i_11 
       (.I0(\delayMatch3_reg_reg[3] [2]),
        .I1(\delayMatch4_reg_reg[3] [2]),
        .I2(\Gain1_out1_1_reg_n_0_[12] ),
        .I3(delayMatch_reg),
        .O(\Sum_out1_1[7]_i_11_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \Sum_out1_1[7]_i_12 
       (.I0(\delayMatch3_reg_reg[3] [1]),
        .I1(\delayMatch4_reg_reg[3] [1]),
        .I2(\Gain1_out1_1_reg_n_0_[11] ),
        .I3(delayMatch_reg),
        .O(\Sum_out1_1[7]_i_12_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \Sum_out1_1[7]_i_13 
       (.I0(\delayMatch3_reg_reg[3] [0]),
        .I1(\delayMatch4_reg_reg[3] [0]),
        .I2(\Gain1_out1_1_reg_n_0_[10] ),
        .I3(delayMatch_reg),
        .O(\Sum_out1_1[7]_i_13_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    \Sum_out1_1[7]_i_14 
       (.I0(\delayMatch3_reg_reg[3] [3]),
        .I1(\delayMatch4_reg_reg[3] [3]),
        .I2(\Gain1_out1_1_reg_n_0_[13] ),
        .I3(delayMatch_reg),
        .I4(\Sum_out1_1[7]_i_11_n_0 ),
        .O(\Sum_out1_1[7]_i_14_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    \Sum_out1_1[7]_i_15 
       (.I0(\delayMatch3_reg_reg[3] [2]),
        .I1(\delayMatch4_reg_reg[3] [2]),
        .I2(\Gain1_out1_1_reg_n_0_[12] ),
        .I3(delayMatch_reg),
        .I4(\Sum_out1_1[7]_i_12_n_0 ),
        .O(\Sum_out1_1[7]_i_15_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    \Sum_out1_1[7]_i_16 
       (.I0(\delayMatch3_reg_reg[3] [1]),
        .I1(\delayMatch4_reg_reg[3] [1]),
        .I2(\Gain1_out1_1_reg_n_0_[11] ),
        .I3(delayMatch_reg),
        .I4(\Sum_out1_1[7]_i_13_n_0 ),
        .O(\Sum_out1_1[7]_i_16_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    \Sum_out1_1[7]_i_17 
       (.I0(\delayMatch3_reg_reg[3] [0]),
        .I1(\delayMatch4_reg_reg[3] [0]),
        .I2(\Gain1_out1_1_reg_n_0_[10] ),
        .I3(delayMatch_reg),
        .O(\Sum_out1_1[7]_i_17_n_0 ));
  CARRY4 \Sum_out1_1_reg[11]_i_10 
       (.CI(\Sum_out1_1_reg[7]_i_10_n_0 ),
        .CO({\Sum_out1_1_reg[11]_i_10_n_0 ,\Sum_out1_1_reg[11]_i_10_n_1 ,\Sum_out1_1_reg[11]_i_10_n_2 ,\Sum_out1_1_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\Sum_out1_1[11]_i_11_n_0 ,\Sum_out1_1[11]_i_12_n_0 ,\Sum_out1_1[11]_i_13_n_0 ,\Sum_out1_1[11]_i_14_n_0 }),
        .O(\Sum_out1_1_reg[7] ),
        .S({\Sum_out1_1[11]_i_15_n_0 ,\Sum_out1_1[11]_i_16_n_0 ,\Sum_out1_1[11]_i_17_n_0 ,\Sum_out1_1[11]_i_18_n_0 }));
  CARRY4 \Sum_out1_1_reg[15]_i_10 
       (.CI(\Sum_out1_1_reg[11]_i_10_n_0 ),
        .CO({\Sum_out1_1_reg[15]_i_10_n_0 ,\Sum_out1_1_reg[15]_i_10_n_1 ,\Sum_out1_1_reg[15]_i_10_n_2 ,\Sum_out1_1_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\Sum_out1_1[15]_i_11_n_0 ,\Sum_out1_1[15]_i_12_n_0 ,\Sum_out1_1[15]_i_13_n_0 ,\Sum_out1_1[15]_i_14_n_0 }),
        .O(\Sum_out1_1_reg[11] ),
        .S({\Sum_out1_1[15]_i_15_n_0 ,\Sum_out1_1[15]_i_16_n_0 ,\Sum_out1_1[15]_i_17_n_0 ,\Sum_out1_1[15]_i_18_n_0 }));
  CARRY4 \Sum_out1_1_reg[19]_i_10 
       (.CI(\Sum_out1_1_reg[15]_i_10_n_0 ),
        .CO({\Sum_out1_1_reg[19]_i_10_n_0 ,\Sum_out1_1_reg[19]_i_10_n_1 ,\Sum_out1_1_reg[19]_i_10_n_2 ,\Sum_out1_1_reg[19]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\Sum_out1_1[19]_i_11_n_0 ,\Sum_out1_1[19]_i_12_n_0 ,\Sum_out1_1[19]_i_13_n_0 ,\Sum_out1_1[19]_i_14_n_0 }),
        .O(\Sum_out1_1_reg[15] ),
        .S({\Sum_out1_1[19]_i_15_n_0 ,\Sum_out1_1[19]_i_16_n_0 ,\Sum_out1_1[19]_i_17_n_0 ,\Sum_out1_1[19]_i_18_n_0 }));
  CARRY4 \Sum_out1_1_reg[23]_i_10 
       (.CI(\Sum_out1_1_reg[19]_i_10_n_0 ),
        .CO({\Sum_out1_1_reg[23]_i_10_n_0 ,\Sum_out1_1_reg[23]_i_10_n_1 ,\Sum_out1_1_reg[23]_i_10_n_2 ,\Sum_out1_1_reg[23]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\Sum_out1_1[23]_i_11_n_0 ,\Sum_out1_1[23]_i_12_n_0 ,\Sum_out1_1[23]_i_13_n_0 ,\Sum_out1_1[23]_i_14_n_0 }),
        .O(\Sum_out1_1_reg[19] ),
        .S({\Sum_out1_1[23]_i_15_n_0 ,\Sum_out1_1[23]_i_16_n_0 ,\Sum_out1_1[23]_i_17_n_0 ,\Sum_out1_1[23]_i_18_n_0 }));
  CARRY4 \Sum_out1_1_reg[27]_i_10 
       (.CI(\Sum_out1_1_reg[23]_i_10_n_0 ),
        .CO({\Sum_out1_1_reg[27]_i_10_n_0 ,\Sum_out1_1_reg[27]_i_10_n_1 ,\Sum_out1_1_reg[27]_i_10_n_2 ,\Sum_out1_1_reg[27]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\Sum_out1_1[27]_i_11_n_0 ,\Sum_out1_1[27]_i_12_n_0 ,\Sum_out1_1[27]_i_13_n_0 ,\Sum_out1_1[27]_i_14_n_0 }),
        .O(\Sum_out1_1_reg[23] ),
        .S({\Sum_out1_1[27]_i_15_n_0 ,\Sum_out1_1[27]_i_16_n_0 ,\Sum_out1_1[27]_i_17_n_0 ,\Sum_out1_1[27]_i_18_n_0 }));
  CARRY4 \Sum_out1_1_reg[31]_i_10 
       (.CI(\Sum_out1_1_reg[27]_i_10_n_0 ),
        .CO({\Sum_out1_1_reg[31]_i_10_n_0 ,\Sum_out1_1_reg[31]_i_10_n_1 ,\Sum_out1_1_reg[31]_i_10_n_2 ,\Sum_out1_1_reg[31]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\Sum_out1_1[31]_i_11_n_0 ,\Sum_out1_1[31]_i_12_n_0 ,\Sum_out1_1[31]_i_13_n_0 ,\Sum_out1_1[31]_i_14_n_0 }),
        .O(\Sum_out1_1_reg[27] ),
        .S({\Sum_out1_1[31]_i_15_n_0 ,\Sum_out1_1[31]_i_16_n_0 ,\Sum_out1_1[31]_i_17_n_0 ,\Sum_out1_1[31]_i_18_n_0 }));
  CARRY4 \Sum_out1_1_reg[34]_i_2 
       (.CI(\Sum_out1_1_reg[34]_i_6_n_0 ),
        .CO({\NLW_Sum_out1_1_reg[34]_i_2_CO_UNCONNECTED [3:2],CO,\NLW_Sum_out1_1_reg[34]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\Sum_out1_1[34]_i_7_n_0 }),
        .O({\NLW_Sum_out1_1_reg[34]_i_2_O_UNCONNECTED [3:1],\Sum_out1_1_reg[34]_0 }),
        .S({1'b0,1'b0,1'b1,\Sum_out1_1[34]_i_8_n_0 }));
  CARRY4 \Sum_out1_1_reg[34]_i_6 
       (.CI(\Sum_out1_1_reg[31]_i_10_n_0 ),
        .CO({\Sum_out1_1_reg[34]_i_6_n_0 ,\Sum_out1_1_reg[34]_i_6_n_1 ,\Sum_out1_1_reg[34]_i_6_n_2 ,\Sum_out1_1_reg[34]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\Sum_out1_1[34]_i_9_n_0 ,\Sum_out1_1[34]_i_10_n_0 ,\Sum_out1_1[34]_i_11_n_0 ,\Sum_out1_1[34]_i_12_n_0 }),
        .O(\Sum_out1_1_reg[34] ),
        .S({\Sum_out1_1[34]_i_13_n_0 ,\Sum_out1_1[34]_i_14_n_0 ,\Sum_out1_1[34]_i_15_n_0 ,\Sum_out1_1[34]_i_16_n_0 }));
  CARRY4 \Sum_out1_1_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\Sum_out1_1_reg[7]_i_10_n_0 ,\Sum_out1_1_reg[7]_i_10_n_1 ,\Sum_out1_1_reg[7]_i_10_n_2 ,\Sum_out1_1_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\Sum_out1_1[7]_i_11_n_0 ,\Sum_out1_1[7]_i_12_n_0 ,\Sum_out1_1[7]_i_13_n_0 ,1'b0}),
        .O(O),
        .S({\Sum_out1_1[7]_i_14_n_0 ,\Sum_out1_1[7]_i_15_n_0 ,\Sum_out1_1[7]_i_16_n_0 ,\Sum_out1_1[7]_i_17_n_0 }));
  (* srl_bus_name = "inst/\u_Drum/delayMatch1_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch1_reg_reg[3][0]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch1_reg_reg[3][0]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch1_reg_next[0]_5 [0]),
        .Q(\delayMatch1_reg_reg[3][0]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch1_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch1_reg_reg[3][10]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch1_reg_reg[3][10]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch1_reg_next[0]_5 [10]),
        .Q(\delayMatch1_reg_reg[3][10]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch1_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch1_reg_reg[3][11]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch1_reg_reg[3][11]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch1_reg_next[0]_5 [11]),
        .Q(\delayMatch1_reg_reg[3][11]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch1_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch1_reg_reg[3][12]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch1_reg_reg[3][12]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch1_reg_next[0]_5 [12]),
        .Q(\delayMatch1_reg_reg[3][12]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch1_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch1_reg_reg[3][13]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch1_reg_reg[3][13]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch1_reg_next[0]_5 [13]),
        .Q(\delayMatch1_reg_reg[3][13]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch1_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch1_reg_reg[3][14]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch1_reg_reg[3][14]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch1_reg_next[0]_5 [14]),
        .Q(\delayMatch1_reg_reg[3][14]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch1_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch1_reg_reg[3][15]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch1_reg_reg[3][15]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch1_reg_next[0]_5 [15]),
        .Q(\delayMatch1_reg_reg[3][15]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch1_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch1_reg_reg[3][16]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch1_reg_reg[3][16]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch1_reg_next[0]_5 [16]),
        .Q(\delayMatch1_reg_reg[3][16]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch1_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch1_reg_reg[3][17]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch1_reg_reg[3][17]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch1_reg_next[0]_5 [17]),
        .Q(\delayMatch1_reg_reg[3][17]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch1_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch1_reg_reg[3][18]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch1_reg_reg[3][18]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch1_reg_next[0]_5 [18]),
        .Q(\delayMatch1_reg_reg[3][18]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch1_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch1_reg_reg[3][19]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch1_reg_reg[3][19]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch1_reg_next[0]_5 [19]),
        .Q(\delayMatch1_reg_reg[3][19]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch1_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch1_reg_reg[3][1]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch1_reg_reg[3][1]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch1_reg_next[0]_5 [1]),
        .Q(\delayMatch1_reg_reg[3][1]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch1_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch1_reg_reg[3][2]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch1_reg_reg[3][2]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch1_reg_next[0]_5 [2]),
        .Q(\delayMatch1_reg_reg[3][2]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch1_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch1_reg_reg[3][3]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch1_reg_reg[3][3]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch1_reg_next[0]_5 [3]),
        .Q(\delayMatch1_reg_reg[3][3]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch1_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch1_reg_reg[3][4]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch1_reg_reg[3][4]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch1_reg_next[0]_5 [4]),
        .Q(\delayMatch1_reg_reg[3][4]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch1_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch1_reg_reg[3][5]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch1_reg_reg[3][5]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch1_reg_next[0]_5 [5]),
        .Q(\delayMatch1_reg_reg[3][5]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch1_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch1_reg_reg[3][6]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch1_reg_reg[3][6]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch1_reg_next[0]_5 [6]),
        .Q(\delayMatch1_reg_reg[3][6]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch1_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch1_reg_reg[3][7]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch1_reg_reg[3][7]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch1_reg_next[0]_5 [7]),
        .Q(\delayMatch1_reg_reg[3][7]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch1_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch1_reg_reg[3][8]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch1_reg_reg[3][8]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch1_reg_next[0]_5 [8]),
        .Q(\delayMatch1_reg_reg[3][8]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch1_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch1_reg_reg[3][9]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch1_reg_reg[3][9]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch1_reg_next[0]_5 [9]),
        .Q(\delayMatch1_reg_reg[3][9]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  FDRE \delayMatch1_reg_reg[4][0]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[3][0]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch1_reg_reg[4][0]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[4][10]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[3][10]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch1_reg_reg[4][10]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[4][11]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[3][11]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch1_reg_reg[4][11]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[4][12]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[3][12]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch1_reg_reg[4][12]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[4][13]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[3][13]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch1_reg_reg[4][13]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[4][14]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[3][14]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch1_reg_reg[4][14]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[4][15]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[3][15]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch1_reg_reg[4][15]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[4][16]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[3][16]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch1_reg_reg[4][16]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[4][17]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[3][17]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch1_reg_reg[4][17]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[4][18]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[3][18]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch1_reg_reg[4][18]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[4][19]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[3][19]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch1_reg_reg[4][19]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[4][1]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[3][1]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch1_reg_reg[4][1]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[4][2]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[3][2]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch1_reg_reg[4][2]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[4][3]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[3][3]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch1_reg_reg[4][3]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[4][4]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[3][4]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch1_reg_reg[4][4]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[4][5]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[3][5]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch1_reg_reg[4][5]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[4][6]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[3][6]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch1_reg_reg[4][6]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[4][7]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[3][7]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch1_reg_reg[4][7]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[4][8]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[3][8]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch1_reg_reg[4][8]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[4][9]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[3][9]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch1_reg_reg[4][9]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDCE \delayMatch1_reg_reg[5][0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__18_n_0),
        .Q(\delayMatch1_reg_reg[5]_1 [0]));
  FDCE \delayMatch1_reg_reg[5][10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__8_n_0),
        .Q(\delayMatch1_reg_reg[5]_1 [10]));
  FDCE \delayMatch1_reg_reg[5][11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__7_n_0),
        .Q(\delayMatch1_reg_reg[5]_1 [11]));
  FDCE \delayMatch1_reg_reg[5][12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__6_n_0),
        .Q(\delayMatch1_reg_reg[5]_1 [12]));
  FDCE \delayMatch1_reg_reg[5][13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__5_n_0),
        .Q(\delayMatch1_reg_reg[5]_1 [13]));
  FDCE \delayMatch1_reg_reg[5][14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__4_n_0),
        .Q(\delayMatch1_reg_reg[5]_1 [14]));
  FDCE \delayMatch1_reg_reg[5][15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__3_n_0),
        .Q(\delayMatch1_reg_reg[5]_1 [15]));
  FDCE \delayMatch1_reg_reg[5][16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__2_n_0),
        .Q(\delayMatch1_reg_reg[5]_1 [16]));
  FDCE \delayMatch1_reg_reg[5][17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__1_n_0),
        .Q(\delayMatch1_reg_reg[5]_1 [17]));
  FDCE \delayMatch1_reg_reg[5][18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__0_n_0),
        .Q(\delayMatch1_reg_reg[5]_1 [18]));
  FDCE \delayMatch1_reg_reg[5][19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate_n_0),
        .Q(\delayMatch1_reg_reg[5]_1 [19]));
  FDCE \delayMatch1_reg_reg[5][1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__17_n_0),
        .Q(\delayMatch1_reg_reg[5]_1 [1]));
  FDCE \delayMatch1_reg_reg[5][2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__16_n_0),
        .Q(\delayMatch1_reg_reg[5]_1 [2]));
  FDCE \delayMatch1_reg_reg[5][3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__15_n_0),
        .Q(\delayMatch1_reg_reg[5]_1 [3]));
  FDCE \delayMatch1_reg_reg[5][4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__14_n_0),
        .Q(\delayMatch1_reg_reg[5]_1 [4]));
  FDCE \delayMatch1_reg_reg[5][5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__13_n_0),
        .Q(\delayMatch1_reg_reg[5]_1 [5]));
  FDCE \delayMatch1_reg_reg[5][6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__12_n_0),
        .Q(\delayMatch1_reg_reg[5]_1 [6]));
  FDCE \delayMatch1_reg_reg[5][7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__11_n_0),
        .Q(\delayMatch1_reg_reg[5]_1 [7]));
  FDCE \delayMatch1_reg_reg[5][8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__10_n_0),
        .Q(\delayMatch1_reg_reg[5]_1 [8]));
  FDCE \delayMatch1_reg_reg[5][9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__9_n_0),
        .Q(\delayMatch1_reg_reg[5]_1 [9]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate
       (.I0(\delayMatch1_reg_reg[4][19]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch1_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__0
       (.I0(\delayMatch1_reg_reg[4][18]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch1_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__1
       (.I0(\delayMatch1_reg_reg[4][17]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch1_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__10
       (.I0(\delayMatch1_reg_reg[4][8]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch1_reg_reg_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__11
       (.I0(\delayMatch1_reg_reg[4][7]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch1_reg_reg_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__12
       (.I0(\delayMatch1_reg_reg[4][6]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch1_reg_reg_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__13
       (.I0(\delayMatch1_reg_reg[4][5]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch1_reg_reg_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__14
       (.I0(\delayMatch1_reg_reg[4][4]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch1_reg_reg_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__15
       (.I0(\delayMatch1_reg_reg[4][3]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch1_reg_reg_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__16
       (.I0(\delayMatch1_reg_reg[4][2]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch1_reg_reg_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__17
       (.I0(\delayMatch1_reg_reg[4][1]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch1_reg_reg_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__18
       (.I0(\delayMatch1_reg_reg[4][0]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch1_reg_reg_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__2
       (.I0(\delayMatch1_reg_reg[4][16]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch1_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__3
       (.I0(\delayMatch1_reg_reg[4][15]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch1_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__4
       (.I0(\delayMatch1_reg_reg[4][14]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch1_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__5
       (.I0(\delayMatch1_reg_reg[4][13]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch1_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__6
       (.I0(\delayMatch1_reg_reg[4][12]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch1_reg_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__7
       (.I0(\delayMatch1_reg_reg[4][11]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch1_reg_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__8
       (.I0(\delayMatch1_reg_reg[4][10]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch1_reg_reg_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__9
       (.I0(\delayMatch1_reg_reg[4][9]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch1_reg_reg_gate__9_n_0));
  (* srl_bus_name = "inst/\u_Drum/delayMatch_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch_reg_reg[3][0]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch_reg_reg[3][0]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch_reg_next[0]_4 [0]),
        .Q(\delayMatch_reg_reg[3][0]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch_reg_reg[3][10]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch_reg_reg[3][10]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch_reg_next[0]_4 [10]),
        .Q(\delayMatch_reg_reg[3][10]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch_reg_reg[3][11]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch_reg_reg[3][11]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch_reg_next[0]_4 [11]),
        .Q(\delayMatch_reg_reg[3][11]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch_reg_reg[3][12]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch_reg_reg[3][12]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch_reg_next[0]_4 [12]),
        .Q(\delayMatch_reg_reg[3][12]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch_reg_reg[3][13]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch_reg_reg[3][13]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch_reg_next[0]_4 [13]),
        .Q(\delayMatch_reg_reg[3][13]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch_reg_reg[3][14]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch_reg_reg[3][14]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch_reg_next[0]_4 [14]),
        .Q(\delayMatch_reg_reg[3][14]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch_reg_reg[3][15]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch_reg_reg[3][15]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch_reg_next[0]_4 [15]),
        .Q(\delayMatch_reg_reg[3][15]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch_reg_reg[3][16]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch_reg_reg[3][16]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch_reg_next[0]_4 [16]),
        .Q(\delayMatch_reg_reg[3][16]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch_reg_reg[3][17]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch_reg_reg[3][17]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch_reg_next[0]_4 [17]),
        .Q(\delayMatch_reg_reg[3][17]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch_reg_reg[3][18]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch_reg_reg[3][18]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch_reg_next[0]_4 [18]),
        .Q(\delayMatch_reg_reg[3][18]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch_reg_reg[3][19]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch_reg_reg[3][19]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch_reg_next[0]_4 [19]),
        .Q(\delayMatch_reg_reg[3][19]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch_reg_reg[3][1]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch_reg_reg[3][1]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch_reg_next[0]_4 [1]),
        .Q(\delayMatch_reg_reg[3][1]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch_reg_reg[3][2]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch_reg_reg[3][2]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch_reg_next[0]_4 [2]),
        .Q(\delayMatch_reg_reg[3][2]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch_reg_reg[3][3]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch_reg_reg[3][3]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch_reg_next[0]_4 [3]),
        .Q(\delayMatch_reg_reg[3][3]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch_reg_reg[3][4]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch_reg_reg[3][4]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch_reg_next[0]_4 [4]),
        .Q(\delayMatch_reg_reg[3][4]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch_reg_reg[3][5]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch_reg_reg[3][5]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch_reg_next[0]_4 [5]),
        .Q(\delayMatch_reg_reg[3][5]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch_reg_reg[3][6]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch_reg_reg[3][6]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch_reg_next[0]_4 [6]),
        .Q(\delayMatch_reg_reg[3][6]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch_reg_reg[3][7]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch_reg_reg[3][7]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch_reg_next[0]_4 [7]),
        .Q(\delayMatch_reg_reg[3][7]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch_reg_reg[3][8]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch_reg_reg[3][8]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch_reg_next[0]_4 [8]),
        .Q(\delayMatch_reg_reg[3][8]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* srl_bus_name = "inst/\u_Drum/delayMatch_reg_reg[3] " *) 
  (* srl_name = "inst/\u_Drum/delayMatch_reg_reg[3][9]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \delayMatch_reg_reg[3][9]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\delayMatch_reg_next[0]_4 [9]),
        .Q(\delayMatch_reg_reg[3][9]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  FDRE \delayMatch_reg_reg[4][0]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch_reg_reg[3][0]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch_reg_reg[4][0]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch_reg_reg[4][10]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch_reg_reg[3][10]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch_reg_reg[4][10]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch_reg_reg[4][11]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch_reg_reg[3][11]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch_reg_reg[4][11]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch_reg_reg[4][12]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch_reg_reg[3][12]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch_reg_reg[4][12]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch_reg_reg[4][13]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch_reg_reg[3][13]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch_reg_reg[4][13]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch_reg_reg[4][14]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch_reg_reg[3][14]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch_reg_reg[4][14]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch_reg_reg[4][15]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch_reg_reg[3][15]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch_reg_reg[4][15]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch_reg_reg[4][16]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch_reg_reg[3][16]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch_reg_reg[4][16]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch_reg_reg[4][17]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch_reg_reg[3][17]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch_reg_reg[4][17]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch_reg_reg[4][18]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch_reg_reg[3][18]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch_reg_reg[4][18]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch_reg_reg[4][19]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch_reg_reg[3][19]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch_reg_reg[4][19]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch_reg_reg[4][1]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch_reg_reg[3][1]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch_reg_reg[4][1]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch_reg_reg[4][2]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch_reg_reg[3][2]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch_reg_reg[4][2]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch_reg_reg[4][3]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch_reg_reg[3][3]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch_reg_reg[4][3]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch_reg_reg[4][4]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch_reg_reg[3][4]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch_reg_reg[4][4]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch_reg_reg[4][5]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch_reg_reg[3][5]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch_reg_reg[4][5]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch_reg_reg[4][6]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch_reg_reg[3][6]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch_reg_reg[4][6]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch_reg_reg[4][7]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch_reg_reg[3][7]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch_reg_reg[4][7]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch_reg_reg[4][8]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch_reg_reg[3][8]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch_reg_reg[4][8]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \delayMatch_reg_reg[4][9]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch_reg_reg[3][9]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\delayMatch_reg_reg[4][9]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDCE \delayMatch_reg_reg[5][0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch_reg_reg_gate__18_n_0),
        .Q(\delayMatch_reg_reg[5]_0 [0]));
  FDCE \delayMatch_reg_reg[5][10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch_reg_reg_gate__8_n_0),
        .Q(\delayMatch_reg_reg[5]_0 [10]));
  FDCE \delayMatch_reg_reg[5][11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch_reg_reg_gate__7_n_0),
        .Q(\delayMatch_reg_reg[5]_0 [11]));
  FDCE \delayMatch_reg_reg[5][12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch_reg_reg_gate__6_n_0),
        .Q(\delayMatch_reg_reg[5]_0 [12]));
  FDCE \delayMatch_reg_reg[5][13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch_reg_reg_gate__5_n_0),
        .Q(\delayMatch_reg_reg[5]_0 [13]));
  FDCE \delayMatch_reg_reg[5][14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch_reg_reg_gate__4_n_0),
        .Q(\delayMatch_reg_reg[5]_0 [14]));
  FDCE \delayMatch_reg_reg[5][15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch_reg_reg_gate__3_n_0),
        .Q(\delayMatch_reg_reg[5]_0 [15]));
  FDCE \delayMatch_reg_reg[5][16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch_reg_reg_gate__2_n_0),
        .Q(\delayMatch_reg_reg[5]_0 [16]));
  FDCE \delayMatch_reg_reg[5][17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch_reg_reg_gate__1_n_0),
        .Q(\delayMatch_reg_reg[5]_0 [17]));
  FDCE \delayMatch_reg_reg[5][18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch_reg_reg_gate__0_n_0),
        .Q(\delayMatch_reg_reg[5]_0 [18]));
  FDCE \delayMatch_reg_reg[5][19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch_reg_reg_gate_n_0),
        .Q(\delayMatch_reg_reg[5]_0 [19]));
  FDCE \delayMatch_reg_reg[5][1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch_reg_reg_gate__17_n_0),
        .Q(\delayMatch_reg_reg[5]_0 [1]));
  FDCE \delayMatch_reg_reg[5][2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch_reg_reg_gate__16_n_0),
        .Q(\delayMatch_reg_reg[5]_0 [2]));
  FDCE \delayMatch_reg_reg[5][3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch_reg_reg_gate__15_n_0),
        .Q(\delayMatch_reg_reg[5]_0 [3]));
  FDCE \delayMatch_reg_reg[5][4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch_reg_reg_gate__14_n_0),
        .Q(\delayMatch_reg_reg[5]_0 [4]));
  FDCE \delayMatch_reg_reg[5][5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch_reg_reg_gate__13_n_0),
        .Q(\delayMatch_reg_reg[5]_0 [5]));
  FDCE \delayMatch_reg_reg[5][6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch_reg_reg_gate__12_n_0),
        .Q(\delayMatch_reg_reg[5]_0 [6]));
  FDCE \delayMatch_reg_reg[5][7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch_reg_reg_gate__11_n_0),
        .Q(\delayMatch_reg_reg[5]_0 [7]));
  FDCE \delayMatch_reg_reg[5][8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch_reg_reg_gate__10_n_0),
        .Q(\delayMatch_reg_reg[5]_0 [8]));
  FDCE \delayMatch_reg_reg[5][9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch_reg_reg_gate__9_n_0),
        .Q(\delayMatch_reg_reg[5]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch_reg_reg_gate
       (.I0(\delayMatch_reg_reg[4][19]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch_reg_reg_gate__0
       (.I0(\delayMatch_reg_reg[4][18]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch_reg_reg_gate__1
       (.I0(\delayMatch_reg_reg[4][17]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch_reg_reg_gate__10
       (.I0(\delayMatch_reg_reg[4][8]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch_reg_reg_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch_reg_reg_gate__11
       (.I0(\delayMatch_reg_reg[4][7]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch_reg_reg_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch_reg_reg_gate__12
       (.I0(\delayMatch_reg_reg[4][6]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch_reg_reg_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch_reg_reg_gate__13
       (.I0(\delayMatch_reg_reg[4][5]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch_reg_reg_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch_reg_reg_gate__14
       (.I0(\delayMatch_reg_reg[4][4]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch_reg_reg_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch_reg_reg_gate__15
       (.I0(\delayMatch_reg_reg[4][3]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch_reg_reg_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch_reg_reg_gate__16
       (.I0(\delayMatch_reg_reg[4][2]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch_reg_reg_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch_reg_reg_gate__17
       (.I0(\delayMatch_reg_reg[4][1]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch_reg_reg_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch_reg_reg_gate__18
       (.I0(\delayMatch_reg_reg[4][0]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch_reg_reg_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch_reg_reg_gate__2
       (.I0(\delayMatch_reg_reg[4][16]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch_reg_reg_gate__3
       (.I0(\delayMatch_reg_reg[4][15]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch_reg_reg_gate__4
       (.I0(\delayMatch_reg_reg[4][14]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch_reg_reg_gate__5
       (.I0(\delayMatch_reg_reg[4][13]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch_reg_reg_gate__6
       (.I0(\delayMatch_reg_reg[4][12]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch_reg_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch_reg_reg_gate__7
       (.I0(\delayMatch_reg_reg[4][11]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch_reg_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch_reg_reg_gate__8
       (.I0(\delayMatch_reg_reg[4][10]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch_reg_reg_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch_reg_reg_gate__9
       (.I0(\delayMatch_reg_reg[4][9]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(delayMatch_reg_reg_gate__9_n_0));
  FDCE \kconst_1_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(kconst_1));
  design_1_audio_core_0_0_alpha190Hz_Trig u_190Hz_Trig
       (.D({Bias1_out1,Switch1_out1}),
        .E(u_285Hz_Trig1_n_0),
        .clk(clk),
        .clk_enable(clk_enable),
        .reset(reset));
  design_1_audio_core_0_0_alpha285Hz_Trig1 u_285Hz_Trig1
       (.D({u_285Hz_Trig1_n_1,u_285Hz_Trig1_n_2,u_285Hz_Trig1_n_3,u_285Hz_Trig1_n_4,u_285Hz_Trig1_n_5,u_285Hz_Trig1_n_6,u_285Hz_Trig1_n_7,u_285Hz_Trig1_n_8,u_285Hz_Trig1_n_9,u_285Hz_Trig1_n_10,u_285Hz_Trig1_n_11,u_285Hz_Trig1_n_12,u_285Hz_Trig1_n_13,u_285Hz_Trig1_n_14,u_285Hz_Trig1_n_15,u_285Hz_Trig1_n_16,u_285Hz_Trig1_n_17,u_285Hz_Trig1_n_18,u_285Hz_Trig1_n_19,u_285Hz_Trig1_n_20}),
        .E(u_285Hz_Trig1_n_0),
        .clk(clk),
        .clk_enable(clk_enable),
        .reset(reset),
        .run_drum(run_drum));
  design_1_audio_core_0_0_alpha370Hz_Sin u_370Hz_Sin
       (.D(Input_rsvd),
        .DI(DI),
        .E(u_285Hz_Trig1_n_0),
        .\HDL_Counter5_out1_reg[16]_0 (\HDL_Counter5_out1_reg[16] ),
        .\HDL_Counter5_out1_reg[19]_0 (\HDL_Counter5_out1_reg[19] ),
        .\HDL_Counter5_out1_reg[19]_1 (\HDL_Counter5_out1_reg[19]_0 ),
        .HwModeRegister1_reg_reg_c_3(HwModeRegister1_reg_reg_c_3),
        .S(S),
        .clk(clk),
        .clk_enable(clk_enable),
        .kconst_1(kconst_1),
        .\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3 (\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3 ),
        .reset(reset));
  design_1_audio_core_0_0_fader_1_0_16ms u_fader_1_0_16ms
       (.D(Input_rsvd),
        .HwModeRegister1_reg_reg_c_4(HwModeRegister1_reg_reg_c_4),
        .HwModeRegister1_reg_reg_c_5(HwModeRegister1_reg_reg_c_5),
        .\Sum1_out1_1_reg[21] (Sum1_out1),
        .clk(clk),
        .clk_enable(clk_enable),
        .\delayMatch1_reg_reg[5]_1 (\delayMatch1_reg_reg[5]_1 ),
        .\delayMatch_reg_reg[5]_0 (\delayMatch_reg_reg[5]_0 ),
        .reset(reset),
        .run_drum(run_drum));
  design_1_audio_core_0_0_fader_2_0_16ms u_fader_2_0_16ms
       (.D({Bias1_out1,Switch1_out1}),
        .clk(clk),
        .clk_enable(clk_enable),
        .\delayMatch_reg_next[0]_4 (\delayMatch_reg_next[0]_4 ),
        .reset(reset),
        .run_drum(run_drum));
  design_1_audio_core_0_0_fader_3_0_16ms u_fader_3_0_16ms
       (.D({u_285Hz_Trig1_n_1,u_285Hz_Trig1_n_2,u_285Hz_Trig1_n_3,u_285Hz_Trig1_n_4,u_285Hz_Trig1_n_5,u_285Hz_Trig1_n_6,u_285Hz_Trig1_n_7,u_285Hz_Trig1_n_8,u_285Hz_Trig1_n_9,u_285Hz_Trig1_n_10,u_285Hz_Trig1_n_11,u_285Hz_Trig1_n_12,u_285Hz_Trig1_n_13,u_285Hz_Trig1_n_14,u_285Hz_Trig1_n_15,u_285Hz_Trig1_n_16,u_285Hz_Trig1_n_17,u_285Hz_Trig1_n_18,u_285Hz_Trig1_n_19,u_285Hz_Trig1_n_20}),
        .clk(clk),
        .clk_enable(clk_enable),
        .\delayMatch1_reg_next[0]_5 (\delayMatch1_reg_next[0]_5 ),
        .reset(reset),
        .run_drum(run_drum));
endmodule

(* ORIG_REF_NAME = "Sin" *) 
module design_1_audio_core_0_0_Sin
   (CO,
    \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0 ,
    \delayMatch4_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1 ,
    Sin_out1,
    clk_enable,
    clk,
    reset,
    HwModeRegister1_reg_reg_c_3,
    Q,
    quad_correction_before_add_temp,
    \HDL_Counter3_out1_reg[30] ,
    \HDL_Counter3_out1_reg[29] );
  output [0:0]CO;
  output [0:0]\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0 ;
  output [0:0]\delayMatch4_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1 ;
  output [30:0]Sin_out1;
  input clk_enable;
  input clk;
  input reset;
  input HwModeRegister1_reg_reg_c_3;
  input [31:0]Q;
  input [30:0]quad_correction_before_add_temp;
  input [26:0]\HDL_Counter3_out1_reg[30] ;
  input [27:0]\HDL_Counter3_out1_reg[29] ;

  wire B0;
  wire [0:0]CO;
  wire [27:0]\HDL_Counter3_out1_reg[29] ;
  wire [26:0]\HDL_Counter3_out1_reg[30] ;
  wire HwModeRegister1_reg_reg_c_3;
  wire [31:0]Q;
  wire [30:0]Sin_out1;
  wire clk;
  wire clk_enable;
  wire \delayMatch4_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ;
  wire \delayMatch4_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ;
  wire \delayMatch4_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ;
  wire \delayMatch4_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 ;
  wire \delayMatch4_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ;
  wire \delayMatch4_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ;
  wire \delayMatch4_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ;
  wire \delayMatch4_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ;
  wire \delayMatch4_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ;
  wire \delayMatch4_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ;
  wire \delayMatch4_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ;
  wire \delayMatch4_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 ;
  wire \delayMatch4_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ;
  wire \delayMatch4_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ;
  wire \delayMatch4_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ;
  wire \delayMatch4_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ;
  wire \delayMatch4_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ;
  wire \delayMatch4_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ;
  wire \delayMatch4_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ;
  wire \delayMatch4_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 ;
  wire \delayMatch4_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ;
  wire \delayMatch4_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ;
  wire \delayMatch4_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ;
  wire \delayMatch4_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ;
  wire \delayMatch4_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ;
  wire \delayMatch4_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ;
  wire \delayMatch4_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ;
  wire \delayMatch4_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 ;
  wire \delayMatch4_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ;
  wire \delayMatch4_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ;
  wire \delayMatch4_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ;
  wire \delayMatch4_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ;
  wire \delayMatch4_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ;
  wire \delayMatch4_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ;
  wire \delayMatch4_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ;
  wire \delayMatch4_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 ;
  wire \delayMatch4_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ;
  wire \delayMatch4_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ;
  wire \delayMatch4_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ;
  wire \delayMatch4_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ;
  wire \delayMatch4_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ;
  wire \delayMatch4_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 ;
  wire \delayMatch4_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ;
  wire \delayMatch4_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ;
  wire \delayMatch4_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ;
  wire \delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ;
  wire \delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ;
  wire \delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ;
  wire \delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 ;
  wire \delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ;
  wire \delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ;
  wire \delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ;
  wire \delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ;
  wire \delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0 ;
  wire \delayMatch4_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ;
  wire \delayMatch4_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ;
  wire \delayMatch4_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ;
  wire \delayMatch4_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 ;
  wire \delayMatch4_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ;
  wire \delayMatch4_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ;
  wire \delayMatch4_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ;
  wire \delayMatch4_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ;
  wire [0:0]\delayMatch4_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_100__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_101__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_102__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_108__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_109__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_110__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_111__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_112__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_113__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_114__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_115__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_116__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_117__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_118__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_119__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_11__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_120__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_121__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_13__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__1_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__1_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__1_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_16__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_18__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__1_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__1_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__1_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_22__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_23__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_25__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_27__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_28__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__2_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__2_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__2_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__2_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__2_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__2_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_31__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_32__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_33__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_34__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_35__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_36__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__2_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__2_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__2_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_43__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_46__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_47__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_48__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__2_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__2_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__2_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_52__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_53__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_54__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_55__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_56__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__1_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__1_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__1_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__1_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__1_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__1_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_61__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_62__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_63__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_64__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_65__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_66__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_67__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_68__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__1_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__1_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__1_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_77__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_78__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_79__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_7__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_80__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_81__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_82__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__1_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__1_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__1_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_84__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_85__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_87__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_88__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_89__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_8__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_90__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_91__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_96__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_97__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_98__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_99__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_9__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire [0:0]\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0 ;
  wire \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire negate_reg_reg_reg_gate_n_0;
  wire \negate_reg_reg_reg_n_0_[5] ;
  wire [5:5]p_4_out;
  wire [31:1]quad_correction_after_cast_3;
  wire [30:0]quad_correction_before_add_temp;
  wire [4:2]quad_correction_before_sub_temp;
  wire [29:0]quad_correction_before_th0;
  wire [1:1]quad_correction_before_th00_in;
  wire reset;
  wire [29:29]x1_p;
  wire \x2_p[11]_i_2__3_n_0 ;
  wire \x2_p[11]_i_3__3_n_0 ;
  wire \x2_p[11]_i_4__3_n_0 ;
  wire \x2_p[11]_i_5__2_n_0 ;
  wire \x2_p[15]_i_2__3_n_0 ;
  wire \x2_p[15]_i_3__3_n_0 ;
  wire \x2_p[15]_i_4__2_n_0 ;
  wire \x2_p[15]_i_5__3_n_0 ;
  wire \x2_p[19]_i_2__3_n_0 ;
  wire \x2_p[19]_i_3__3_n_0 ;
  wire \x2_p[19]_i_4__2_n_0 ;
  wire \x2_p[19]_i_5__2_n_0 ;
  wire \x2_p[23]_i_2__2_n_0 ;
  wire \x2_p[23]_i_3__2_n_0 ;
  wire \x2_p[23]_i_4__2_n_0 ;
  wire \x2_p[23]_i_5__2_n_0 ;
  wire \x2_p[27]_i_2__2_n_0 ;
  wire \x2_p[27]_i_3__2_n_0 ;
  wire \x2_p[27]_i_4__2_n_0 ;
  wire \x2_p[27]_i_5__2_n_0 ;
  wire \x2_p[31]_i_2__2_n_0 ;
  wire \x2_p[31]_i_3__2_n_0 ;
  wire \x2_p[31]_i_4__2_n_0 ;
  wire \x2_p[31]_i_5__2_n_0 ;
  wire \x2_p[3]_i_2__3_n_0 ;
  wire \x2_p[3]_i_3__3_n_0 ;
  wire \x2_p[3]_i_4__3_n_0 ;
  wire \x2_p[3]_i_5__3_n_0 ;
  wire \x2_p[3]_i_6__3_n_0 ;
  wire \x2_p[7]_i_2__2_n_0 ;
  wire \x2_p[7]_i_3__3_n_0 ;
  wire \x2_p[7]_i_4__3_n_0 ;
  wire \x2_p[7]_i_5__3_n_0 ;
  wire \x2_p_reg[11]_i_1__3_n_0 ;
  wire \x2_p_reg[11]_i_1__3_n_1 ;
  wire \x2_p_reg[11]_i_1__3_n_2 ;
  wire \x2_p_reg[11]_i_1__3_n_3 ;
  wire \x2_p_reg[11]_i_1__3_n_4 ;
  wire \x2_p_reg[11]_i_1__3_n_5 ;
  wire \x2_p_reg[11]_i_1__3_n_6 ;
  wire \x2_p_reg[11]_i_1__3_n_7 ;
  wire \x2_p_reg[15]_i_1__3_n_0 ;
  wire \x2_p_reg[15]_i_1__3_n_1 ;
  wire \x2_p_reg[15]_i_1__3_n_2 ;
  wire \x2_p_reg[15]_i_1__3_n_3 ;
  wire \x2_p_reg[15]_i_1__3_n_4 ;
  wire \x2_p_reg[15]_i_1__3_n_5 ;
  wire \x2_p_reg[15]_i_1__3_n_6 ;
  wire \x2_p_reg[15]_i_1__3_n_7 ;
  wire \x2_p_reg[19]_i_1__3_n_0 ;
  wire \x2_p_reg[19]_i_1__3_n_1 ;
  wire \x2_p_reg[19]_i_1__3_n_2 ;
  wire \x2_p_reg[19]_i_1__3_n_3 ;
  wire \x2_p_reg[19]_i_1__3_n_4 ;
  wire \x2_p_reg[19]_i_1__3_n_5 ;
  wire \x2_p_reg[19]_i_1__3_n_6 ;
  wire \x2_p_reg[19]_i_1__3_n_7 ;
  wire \x2_p_reg[23]_i_1__2_n_0 ;
  wire \x2_p_reg[23]_i_1__2_n_1 ;
  wire \x2_p_reg[23]_i_1__2_n_2 ;
  wire \x2_p_reg[23]_i_1__2_n_3 ;
  wire \x2_p_reg[23]_i_1__2_n_4 ;
  wire \x2_p_reg[23]_i_1__2_n_5 ;
  wire \x2_p_reg[23]_i_1__2_n_6 ;
  wire \x2_p_reg[23]_i_1__2_n_7 ;
  wire \x2_p_reg[27]_i_1__2_n_0 ;
  wire \x2_p_reg[27]_i_1__2_n_1 ;
  wire \x2_p_reg[27]_i_1__2_n_2 ;
  wire \x2_p_reg[27]_i_1__2_n_3 ;
  wire \x2_p_reg[27]_i_1__2_n_4 ;
  wire \x2_p_reg[27]_i_1__2_n_5 ;
  wire \x2_p_reg[27]_i_1__2_n_6 ;
  wire \x2_p_reg[27]_i_1__2_n_7 ;
  wire \x2_p_reg[31]_i_1__2_n_1 ;
  wire \x2_p_reg[31]_i_1__2_n_2 ;
  wire \x2_p_reg[31]_i_1__2_n_3 ;
  wire \x2_p_reg[31]_i_1__2_n_4 ;
  wire \x2_p_reg[31]_i_1__2_n_5 ;
  wire \x2_p_reg[31]_i_1__2_n_6 ;
  wire \x2_p_reg[31]_i_1__2_n_7 ;
  wire \x2_p_reg[3]_i_1__3_n_0 ;
  wire \x2_p_reg[3]_i_1__3_n_1 ;
  wire \x2_p_reg[3]_i_1__3_n_2 ;
  wire \x2_p_reg[3]_i_1__3_n_3 ;
  wire \x2_p_reg[3]_i_1__3_n_4 ;
  wire \x2_p_reg[3]_i_1__3_n_5 ;
  wire \x2_p_reg[3]_i_1__3_n_6 ;
  wire \x2_p_reg[3]_i_1__3_n_7 ;
  wire \x2_p_reg[7]_i_1__3_n_0 ;
  wire \x2_p_reg[7]_i_1__3_n_1 ;
  wire \x2_p_reg[7]_i_1__3_n_2 ;
  wire \x2_p_reg[7]_i_1__3_n_3 ;
  wire \x2_p_reg[7]_i_1__3_n_4 ;
  wire \x2_p_reg[7]_i_1__3_n_5 ;
  wire \x2_p_reg[7]_i_1__3_n_6 ;
  wire \x2_p_reg[7]_i_1__3_n_7 ;
  wire \x2_p_reg_n_0_[0] ;
  wire \x2_p_reg_n_0_[10] ;
  wire \x2_p_reg_n_0_[11] ;
  wire \x2_p_reg_n_0_[12] ;
  wire \x2_p_reg_n_0_[13] ;
  wire \x2_p_reg_n_0_[14] ;
  wire \x2_p_reg_n_0_[15] ;
  wire \x2_p_reg_n_0_[16] ;
  wire \x2_p_reg_n_0_[17] ;
  wire \x2_p_reg_n_0_[18] ;
  wire \x2_p_reg_n_0_[19] ;
  wire \x2_p_reg_n_0_[1] ;
  wire \x2_p_reg_n_0_[20] ;
  wire \x2_p_reg_n_0_[21] ;
  wire \x2_p_reg_n_0_[22] ;
  wire \x2_p_reg_n_0_[23] ;
  wire \x2_p_reg_n_0_[24] ;
  wire \x2_p_reg_n_0_[25] ;
  wire \x2_p_reg_n_0_[26] ;
  wire \x2_p_reg_n_0_[27] ;
  wire \x2_p_reg_n_0_[28] ;
  wire \x2_p_reg_n_0_[29] ;
  wire \x2_p_reg_n_0_[2] ;
  wire \x2_p_reg_n_0_[30] ;
  wire \x2_p_reg_n_0_[3] ;
  wire \x2_p_reg_n_0_[4] ;
  wire \x2_p_reg_n_0_[5] ;
  wire \x2_p_reg_n_0_[6] ;
  wire \x2_p_reg_n_0_[7] ;
  wire \x2_p_reg_n_0_[8] ;
  wire \x2_p_reg_n_0_[9] ;
  wire [31:0]x3_p;
  wire \x3_p[11]_i_2__3_n_0 ;
  wire \x3_p[11]_i_3__3_n_0 ;
  wire \x3_p[11]_i_4__3_n_0 ;
  wire \x3_p[11]_i_5__3_n_0 ;
  wire \x3_p[15]_i_2__3_n_0 ;
  wire \x3_p[15]_i_3__3_n_0 ;
  wire \x3_p[15]_i_4__3_n_0 ;
  wire \x3_p[15]_i_5__3_n_0 ;
  wire \x3_p[19]_i_2__3_n_0 ;
  wire \x3_p[19]_i_3__3_n_0 ;
  wire \x3_p[19]_i_4__3_n_0 ;
  wire \x3_p[19]_i_5__3_n_0 ;
  wire \x3_p[23]_i_2__2_n_0 ;
  wire \x3_p[23]_i_3__2_n_0 ;
  wire \x3_p[23]_i_4__2_n_0 ;
  wire \x3_p[23]_i_5__2_n_0 ;
  wire \x3_p[27]_i_2__2_n_0 ;
  wire \x3_p[27]_i_3__2_n_0 ;
  wire \x3_p[27]_i_4__2_n_0 ;
  wire \x3_p[27]_i_5__2_n_0 ;
  wire \x3_p[31]_i_2__2_n_0 ;
  wire \x3_p[31]_i_3__2_n_0 ;
  wire \x3_p[31]_i_4__2_n_0 ;
  wire \x3_p[31]_i_5__2_n_0 ;
  wire \x3_p[3]_i_2__3_n_0 ;
  wire \x3_p[3]_i_3__3_n_0 ;
  wire \x3_p[3]_i_4__3_n_0 ;
  wire \x3_p[3]_i_5__3_n_0 ;
  wire \x3_p[3]_i_6__3_n_0 ;
  wire \x3_p[7]_i_2__3_n_0 ;
  wire \x3_p[7]_i_3__3_n_0 ;
  wire \x3_p[7]_i_4__3_n_0 ;
  wire \x3_p[7]_i_5__3_n_0 ;
  wire \x3_p_reg[11]_i_1__3_n_0 ;
  wire \x3_p_reg[11]_i_1__3_n_1 ;
  wire \x3_p_reg[11]_i_1__3_n_2 ;
  wire \x3_p_reg[11]_i_1__3_n_3 ;
  wire \x3_p_reg[11]_i_1__3_n_4 ;
  wire \x3_p_reg[11]_i_1__3_n_5 ;
  wire \x3_p_reg[11]_i_1__3_n_6 ;
  wire \x3_p_reg[11]_i_1__3_n_7 ;
  wire \x3_p_reg[15]_i_1__3_n_0 ;
  wire \x3_p_reg[15]_i_1__3_n_1 ;
  wire \x3_p_reg[15]_i_1__3_n_2 ;
  wire \x3_p_reg[15]_i_1__3_n_3 ;
  wire \x3_p_reg[15]_i_1__3_n_4 ;
  wire \x3_p_reg[15]_i_1__3_n_5 ;
  wire \x3_p_reg[15]_i_1__3_n_6 ;
  wire \x3_p_reg[15]_i_1__3_n_7 ;
  wire \x3_p_reg[19]_i_1__3_n_0 ;
  wire \x3_p_reg[19]_i_1__3_n_1 ;
  wire \x3_p_reg[19]_i_1__3_n_2 ;
  wire \x3_p_reg[19]_i_1__3_n_3 ;
  wire \x3_p_reg[19]_i_1__3_n_4 ;
  wire \x3_p_reg[19]_i_1__3_n_5 ;
  wire \x3_p_reg[19]_i_1__3_n_6 ;
  wire \x3_p_reg[19]_i_1__3_n_7 ;
  wire \x3_p_reg[23]_i_1__2_n_0 ;
  wire \x3_p_reg[23]_i_1__2_n_1 ;
  wire \x3_p_reg[23]_i_1__2_n_2 ;
  wire \x3_p_reg[23]_i_1__2_n_3 ;
  wire \x3_p_reg[23]_i_1__2_n_4 ;
  wire \x3_p_reg[23]_i_1__2_n_5 ;
  wire \x3_p_reg[23]_i_1__2_n_6 ;
  wire \x3_p_reg[23]_i_1__2_n_7 ;
  wire \x3_p_reg[27]_i_1__2_n_0 ;
  wire \x3_p_reg[27]_i_1__2_n_1 ;
  wire \x3_p_reg[27]_i_1__2_n_2 ;
  wire \x3_p_reg[27]_i_1__2_n_3 ;
  wire \x3_p_reg[27]_i_1__2_n_4 ;
  wire \x3_p_reg[27]_i_1__2_n_5 ;
  wire \x3_p_reg[27]_i_1__2_n_6 ;
  wire \x3_p_reg[27]_i_1__2_n_7 ;
  wire \x3_p_reg[31]_i_1__2_n_1 ;
  wire \x3_p_reg[31]_i_1__2_n_2 ;
  wire \x3_p_reg[31]_i_1__2_n_3 ;
  wire \x3_p_reg[31]_i_1__2_n_4 ;
  wire \x3_p_reg[31]_i_1__2_n_5 ;
  wire \x3_p_reg[31]_i_1__2_n_6 ;
  wire \x3_p_reg[31]_i_1__2_n_7 ;
  wire \x3_p_reg[3]_i_1__3_n_0 ;
  wire \x3_p_reg[3]_i_1__3_n_1 ;
  wire \x3_p_reg[3]_i_1__3_n_2 ;
  wire \x3_p_reg[3]_i_1__3_n_3 ;
  wire \x3_p_reg[3]_i_1__3_n_4 ;
  wire \x3_p_reg[3]_i_1__3_n_5 ;
  wire \x3_p_reg[3]_i_1__3_n_6 ;
  wire \x3_p_reg[3]_i_1__3_n_7 ;
  wire \x3_p_reg[7]_i_1__3_n_0 ;
  wire \x3_p_reg[7]_i_1__3_n_1 ;
  wire \x3_p_reg[7]_i_1__3_n_2 ;
  wire \x3_p_reg[7]_i_1__3_n_3 ;
  wire \x3_p_reg[7]_i_1__3_n_4 ;
  wire \x3_p_reg[7]_i_1__3_n_5 ;
  wire \x3_p_reg[7]_i_1__3_n_6 ;
  wire \x3_p_reg[7]_i_1__3_n_7 ;
  wire [31:4]x4_p;
  wire \x4_p[11]_i_2__3_n_0 ;
  wire \x4_p[11]_i_3__3_n_0 ;
  wire \x4_p[11]_i_4__3_n_0 ;
  wire \x4_p[11]_i_5__3_n_0 ;
  wire \x4_p[15]_i_2__3_n_0 ;
  wire \x4_p[15]_i_3__3_n_0 ;
  wire \x4_p[15]_i_4__3_n_0 ;
  wire \x4_p[15]_i_5__3_n_0 ;
  wire \x4_p[19]_i_2__3_n_0 ;
  wire \x4_p[19]_i_3__3_n_0 ;
  wire \x4_p[19]_i_4__3_n_0 ;
  wire \x4_p[19]_i_5__3_n_0 ;
  wire \x4_p[23]_i_2__2_n_0 ;
  wire \x4_p[23]_i_3__2_n_0 ;
  wire \x4_p[23]_i_4__2_n_0 ;
  wire \x4_p[23]_i_5__2_n_0 ;
  wire \x4_p[27]_i_2__2_n_0 ;
  wire \x4_p[27]_i_3__2_n_0 ;
  wire \x4_p[27]_i_4__2_n_0 ;
  wire \x4_p[27]_i_5__2_n_0 ;
  wire \x4_p[31]_i_2__2_n_0 ;
  wire \x4_p[31]_i_3__2_n_0 ;
  wire \x4_p[31]_i_4__2_n_0 ;
  wire \x4_p[31]_i_5__2_n_0 ;
  wire \x4_p[7]_i_10__3_n_0 ;
  wire \x4_p[7]_i_11__3_n_0 ;
  wire \x4_p[7]_i_3__3_n_0 ;
  wire \x4_p[7]_i_4__3_n_0 ;
  wire \x4_p[7]_i_5__3_n_0 ;
  wire \x4_p[7]_i_6__3_n_0 ;
  wire \x4_p[7]_i_7__3_n_0 ;
  wire \x4_p[7]_i_8__3_n_0 ;
  wire \x4_p[7]_i_9__3_n_0 ;
  wire \x4_p_reg[11]_i_1__3_n_0 ;
  wire \x4_p_reg[11]_i_1__3_n_1 ;
  wire \x4_p_reg[11]_i_1__3_n_2 ;
  wire \x4_p_reg[11]_i_1__3_n_3 ;
  wire \x4_p_reg[11]_i_1__3_n_4 ;
  wire \x4_p_reg[11]_i_1__3_n_5 ;
  wire \x4_p_reg[11]_i_1__3_n_6 ;
  wire \x4_p_reg[11]_i_1__3_n_7 ;
  wire \x4_p_reg[15]_i_1__3_n_0 ;
  wire \x4_p_reg[15]_i_1__3_n_1 ;
  wire \x4_p_reg[15]_i_1__3_n_2 ;
  wire \x4_p_reg[15]_i_1__3_n_3 ;
  wire \x4_p_reg[15]_i_1__3_n_4 ;
  wire \x4_p_reg[15]_i_1__3_n_5 ;
  wire \x4_p_reg[15]_i_1__3_n_6 ;
  wire \x4_p_reg[15]_i_1__3_n_7 ;
  wire \x4_p_reg[19]_i_1__3_n_0 ;
  wire \x4_p_reg[19]_i_1__3_n_1 ;
  wire \x4_p_reg[19]_i_1__3_n_2 ;
  wire \x4_p_reg[19]_i_1__3_n_3 ;
  wire \x4_p_reg[19]_i_1__3_n_4 ;
  wire \x4_p_reg[19]_i_1__3_n_5 ;
  wire \x4_p_reg[19]_i_1__3_n_6 ;
  wire \x4_p_reg[19]_i_1__3_n_7 ;
  wire \x4_p_reg[23]_i_1__2_n_0 ;
  wire \x4_p_reg[23]_i_1__2_n_1 ;
  wire \x4_p_reg[23]_i_1__2_n_2 ;
  wire \x4_p_reg[23]_i_1__2_n_3 ;
  wire \x4_p_reg[23]_i_1__2_n_4 ;
  wire \x4_p_reg[23]_i_1__2_n_5 ;
  wire \x4_p_reg[23]_i_1__2_n_6 ;
  wire \x4_p_reg[23]_i_1__2_n_7 ;
  wire \x4_p_reg[27]_i_1__2_n_0 ;
  wire \x4_p_reg[27]_i_1__2_n_1 ;
  wire \x4_p_reg[27]_i_1__2_n_2 ;
  wire \x4_p_reg[27]_i_1__2_n_3 ;
  wire \x4_p_reg[27]_i_1__2_n_4 ;
  wire \x4_p_reg[27]_i_1__2_n_5 ;
  wire \x4_p_reg[27]_i_1__2_n_6 ;
  wire \x4_p_reg[27]_i_1__2_n_7 ;
  wire \x4_p_reg[31]_i_1__2_n_1 ;
  wire \x4_p_reg[31]_i_1__2_n_2 ;
  wire \x4_p_reg[31]_i_1__2_n_3 ;
  wire \x4_p_reg[31]_i_1__2_n_4 ;
  wire \x4_p_reg[31]_i_1__2_n_5 ;
  wire \x4_p_reg[31]_i_1__2_n_6 ;
  wire \x4_p_reg[31]_i_1__2_n_7 ;
  wire \x4_p_reg[7]_i_1__3_n_0 ;
  wire \x4_p_reg[7]_i_1__3_n_1 ;
  wire \x4_p_reg[7]_i_1__3_n_2 ;
  wire \x4_p_reg[7]_i_1__3_n_3 ;
  wire \x4_p_reg[7]_i_1__3_n_4 ;
  wire \x4_p_reg[7]_i_1__3_n_5 ;
  wire \x4_p_reg[7]_i_1__3_n_6 ;
  wire \x4_p_reg[7]_i_1__3_n_7 ;
  wire \x4_p_reg[7]_i_2__3_n_0 ;
  wire \x4_p_reg[7]_i_2__3_n_1 ;
  wire \x4_p_reg[7]_i_2__3_n_2 ;
  wire \x4_p_reg[7]_i_2__3_n_3 ;
  wire [31:29]y1_p;
  wire \y1_p[29]_i_1__2_n_0 ;
  wire [31:0]y2;
  wire [31:0]y2_p;
  wire \y2_p[10]_i_2__2_n_0 ;
  wire \y2_p[10]_i_3__2_n_0 ;
  wire \y2_p[10]_i_4__2_n_0 ;
  wire \y2_p[10]_i_5__2_n_0 ;
  wire \y2_p[14]_i_2__2_n_0 ;
  wire \y2_p[14]_i_3__2_n_0 ;
  wire \y2_p[14]_i_4__2_n_0 ;
  wire \y2_p[14]_i_5__2_n_0 ;
  wire \y2_p[18]_i_2__2_n_0 ;
  wire \y2_p[18]_i_3__2_n_0 ;
  wire \y2_p[18]_i_4__2_n_0 ;
  wire \y2_p[18]_i_5__2_n_0 ;
  wire \y2_p[22]_i_2__2_n_0 ;
  wire \y2_p[22]_i_3__2_n_0 ;
  wire \y2_p[22]_i_4__2_n_0 ;
  wire \y2_p[22]_i_5__2_n_0 ;
  wire \y2_p[26]_i_2__2_n_0 ;
  wire \y2_p[26]_i_3__2_n_0 ;
  wire \y2_p[26]_i_4__2_n_0 ;
  wire \y2_p[26]_i_5__2_n_0 ;
  wire \y2_p[2]_i_2__0_n_0 ;
  wire \y2_p[2]_i_3__2_n_0 ;
  wire \y2_p[2]_i_4__2_n_0 ;
  wire \y2_p[2]_i_5__2_n_0 ;
  wire \y2_p[30]_i_2__2_n_0 ;
  wire \y2_p[30]_i_3__2_n_0 ;
  wire \y2_p[30]_i_4__2_n_0 ;
  wire \y2_p[30]_i_5__2_n_0 ;
  wire \y2_p[31]_i_2__2_n_0 ;
  wire \y2_p[6]_i_2__2_n_0 ;
  wire \y2_p[6]_i_3__2_n_0 ;
  wire \y2_p[6]_i_4__2_n_0 ;
  wire \y2_p[6]_i_5__2_n_0 ;
  wire \y2_p_reg[10]_i_1__2_n_0 ;
  wire \y2_p_reg[10]_i_1__2_n_1 ;
  wire \y2_p_reg[10]_i_1__2_n_2 ;
  wire \y2_p_reg[10]_i_1__2_n_3 ;
  wire \y2_p_reg[14]_i_1__2_n_0 ;
  wire \y2_p_reg[14]_i_1__2_n_1 ;
  wire \y2_p_reg[14]_i_1__2_n_2 ;
  wire \y2_p_reg[14]_i_1__2_n_3 ;
  wire \y2_p_reg[18]_i_1__2_n_0 ;
  wire \y2_p_reg[18]_i_1__2_n_1 ;
  wire \y2_p_reg[18]_i_1__2_n_2 ;
  wire \y2_p_reg[18]_i_1__2_n_3 ;
  wire \y2_p_reg[22]_i_1__2_n_0 ;
  wire \y2_p_reg[22]_i_1__2_n_1 ;
  wire \y2_p_reg[22]_i_1__2_n_2 ;
  wire \y2_p_reg[22]_i_1__2_n_3 ;
  wire \y2_p_reg[26]_i_1__2_n_0 ;
  wire \y2_p_reg[26]_i_1__2_n_1 ;
  wire \y2_p_reg[26]_i_1__2_n_2 ;
  wire \y2_p_reg[26]_i_1__2_n_3 ;
  wire \y2_p_reg[2]_i_1__2_n_0 ;
  wire \y2_p_reg[2]_i_1__2_n_1 ;
  wire \y2_p_reg[2]_i_1__2_n_2 ;
  wire \y2_p_reg[2]_i_1__2_n_3 ;
  wire \y2_p_reg[30]_i_1__2_n_0 ;
  wire \y2_p_reg[30]_i_1__2_n_1 ;
  wire \y2_p_reg[30]_i_1__2_n_2 ;
  wire \y2_p_reg[30]_i_1__2_n_3 ;
  wire \y2_p_reg[6]_i_1__2_n_0 ;
  wire \y2_p_reg[6]_i_1__2_n_1 ;
  wire \y2_p_reg[6]_i_1__2_n_2 ;
  wire \y2_p_reg[6]_i_1__2_n_3 ;
  wire [31:0]y3;
  wire [31:0]y3_p;
  wire \y3_p[10]_i_2__2_n_0 ;
  wire \y3_p[10]_i_3__2_n_0 ;
  wire \y3_p[10]_i_4__2_n_0 ;
  wire \y3_p[10]_i_5__2_n_0 ;
  wire \y3_p[14]_i_2__2_n_0 ;
  wire \y3_p[14]_i_3__2_n_0 ;
  wire \y3_p[14]_i_4__2_n_0 ;
  wire \y3_p[14]_i_5__2_n_0 ;
  wire \y3_p[18]_i_2__2_n_0 ;
  wire \y3_p[18]_i_3__2_n_0 ;
  wire \y3_p[18]_i_4__2_n_0 ;
  wire \y3_p[18]_i_5__2_n_0 ;
  wire \y3_p[22]_i_2__2_n_0 ;
  wire \y3_p[22]_i_3__2_n_0 ;
  wire \y3_p[22]_i_4__2_n_0 ;
  wire \y3_p[22]_i_5__2_n_0 ;
  wire \y3_p[26]_i_2__2_n_0 ;
  wire \y3_p[26]_i_3__2_n_0 ;
  wire \y3_p[26]_i_4__2_n_0 ;
  wire \y3_p[26]_i_5__2_n_0 ;
  wire \y3_p[2]_i_2__0_n_0 ;
  wire \y3_p[2]_i_3__2_n_0 ;
  wire \y3_p[2]_i_4__2_n_0 ;
  wire \y3_p[2]_i_5__2_n_0 ;
  wire \y3_p[30]_i_2__2_n_0 ;
  wire \y3_p[30]_i_3__2_n_0 ;
  wire \y3_p[30]_i_4__2_n_0 ;
  wire \y3_p[30]_i_5__2_n_0 ;
  wire \y3_p[31]_i_2__2_n_0 ;
  wire \y3_p[6]_i_2__2_n_0 ;
  wire \y3_p[6]_i_3__2_n_0 ;
  wire \y3_p[6]_i_4__2_n_0 ;
  wire \y3_p[6]_i_5__2_n_0 ;
  wire \y3_p_reg[10]_i_1__2_n_0 ;
  wire \y3_p_reg[10]_i_1__2_n_1 ;
  wire \y3_p_reg[10]_i_1__2_n_2 ;
  wire \y3_p_reg[10]_i_1__2_n_3 ;
  wire \y3_p_reg[14]_i_1__2_n_0 ;
  wire \y3_p_reg[14]_i_1__2_n_1 ;
  wire \y3_p_reg[14]_i_1__2_n_2 ;
  wire \y3_p_reg[14]_i_1__2_n_3 ;
  wire \y3_p_reg[18]_i_1__2_n_0 ;
  wire \y3_p_reg[18]_i_1__2_n_1 ;
  wire \y3_p_reg[18]_i_1__2_n_2 ;
  wire \y3_p_reg[18]_i_1__2_n_3 ;
  wire \y3_p_reg[22]_i_1__2_n_0 ;
  wire \y3_p_reg[22]_i_1__2_n_1 ;
  wire \y3_p_reg[22]_i_1__2_n_2 ;
  wire \y3_p_reg[22]_i_1__2_n_3 ;
  wire \y3_p_reg[26]_i_1__2_n_0 ;
  wire \y3_p_reg[26]_i_1__2_n_1 ;
  wire \y3_p_reg[26]_i_1__2_n_2 ;
  wire \y3_p_reg[26]_i_1__2_n_3 ;
  wire \y3_p_reg[2]_i_1__2_n_0 ;
  wire \y3_p_reg[2]_i_1__2_n_1 ;
  wire \y3_p_reg[2]_i_1__2_n_2 ;
  wire \y3_p_reg[2]_i_1__2_n_3 ;
  wire \y3_p_reg[30]_i_1__2_n_0 ;
  wire \y3_p_reg[30]_i_1__2_n_1 ;
  wire \y3_p_reg[30]_i_1__2_n_2 ;
  wire \y3_p_reg[30]_i_1__2_n_3 ;
  wire \y3_p_reg[6]_i_1__2_n_0 ;
  wire \y3_p_reg[6]_i_1__2_n_1 ;
  wire \y3_p_reg[6]_i_1__2_n_2 ;
  wire \y3_p_reg[6]_i_1__2_n_3 ;
  wire [31:0]y4;
  wire [31:0]y4_p;
  wire \y4_p[10]_i_2__2_n_0 ;
  wire \y4_p[10]_i_3__2_n_0 ;
  wire \y4_p[10]_i_4__2_n_0 ;
  wire \y4_p[10]_i_5__2_n_0 ;
  wire \y4_p[14]_i_2__2_n_0 ;
  wire \y4_p[14]_i_3__2_n_0 ;
  wire \y4_p[14]_i_4__2_n_0 ;
  wire \y4_p[14]_i_5__2_n_0 ;
  wire \y4_p[18]_i_2__2_n_0 ;
  wire \y4_p[18]_i_3__2_n_0 ;
  wire \y4_p[18]_i_4__2_n_0 ;
  wire \y4_p[18]_i_5__2_n_0 ;
  wire \y4_p[22]_i_2__2_n_0 ;
  wire \y4_p[22]_i_3__2_n_0 ;
  wire \y4_p[22]_i_4__2_n_0 ;
  wire \y4_p[22]_i_5__2_n_0 ;
  wire \y4_p[26]_i_2__2_n_0 ;
  wire \y4_p[26]_i_3__2_n_0 ;
  wire \y4_p[26]_i_4__2_n_0 ;
  wire \y4_p[26]_i_5__2_n_0 ;
  wire \y4_p[2]_i_2__2_n_0 ;
  wire \y4_p[2]_i_3__2_n_0 ;
  wire \y4_p[2]_i_4__2_n_0 ;
  wire \y4_p[2]_i_5__2_n_0 ;
  wire \y4_p[30]_i_2__2_n_0 ;
  wire \y4_p[30]_i_3__2_n_0 ;
  wire \y4_p[30]_i_4__2_n_0 ;
  wire \y4_p[30]_i_5__2_n_0 ;
  wire \y4_p[31]_i_2__2_n_0 ;
  wire \y4_p[6]_i_2__2_n_0 ;
  wire \y4_p[6]_i_3__2_n_0 ;
  wire \y4_p[6]_i_4__2_n_0 ;
  wire \y4_p[6]_i_5__2_n_0 ;
  wire \y4_p_reg[10]_i_1__2_n_0 ;
  wire \y4_p_reg[10]_i_1__2_n_1 ;
  wire \y4_p_reg[10]_i_1__2_n_2 ;
  wire \y4_p_reg[10]_i_1__2_n_3 ;
  wire \y4_p_reg[14]_i_1__2_n_0 ;
  wire \y4_p_reg[14]_i_1__2_n_1 ;
  wire \y4_p_reg[14]_i_1__2_n_2 ;
  wire \y4_p_reg[14]_i_1__2_n_3 ;
  wire \y4_p_reg[18]_i_1__2_n_0 ;
  wire \y4_p_reg[18]_i_1__2_n_1 ;
  wire \y4_p_reg[18]_i_1__2_n_2 ;
  wire \y4_p_reg[18]_i_1__2_n_3 ;
  wire \y4_p_reg[22]_i_1__2_n_0 ;
  wire \y4_p_reg[22]_i_1__2_n_1 ;
  wire \y4_p_reg[22]_i_1__2_n_2 ;
  wire \y4_p_reg[22]_i_1__2_n_3 ;
  wire \y4_p_reg[26]_i_1__2_n_0 ;
  wire \y4_p_reg[26]_i_1__2_n_1 ;
  wire \y4_p_reg[26]_i_1__2_n_2 ;
  wire \y4_p_reg[26]_i_1__2_n_3 ;
  wire \y4_p_reg[2]_i_1__2_n_0 ;
  wire \y4_p_reg[2]_i_1__2_n_1 ;
  wire \y4_p_reg[2]_i_1__2_n_2 ;
  wire \y4_p_reg[2]_i_1__2_n_3 ;
  wire \y4_p_reg[30]_i_1__2_n_0 ;
  wire \y4_p_reg[30]_i_1__2_n_1 ;
  wire \y4_p_reg[30]_i_1__2_n_2 ;
  wire \y4_p_reg[30]_i_1__2_n_3 ;
  wire \y4_p_reg[6]_i_1__2_n_0 ;
  wire \y4_p_reg[6]_i_1__2_n_1 ;
  wire \y4_p_reg[6]_i_1__2_n_2 ;
  wire \y4_p_reg[6]_i_1__2_n_3 ;
  wire [31:0]y5;
  wire [31:1]y5_p;
  wire \y5_p[10]_i_2__2_n_0 ;
  wire \y5_p[10]_i_3__2_n_0 ;
  wire \y5_p[10]_i_4__2_n_0 ;
  wire \y5_p[10]_i_5__2_n_0 ;
  wire \y5_p[14]_i_2__2_n_0 ;
  wire \y5_p[14]_i_3__2_n_0 ;
  wire \y5_p[14]_i_4__2_n_0 ;
  wire \y5_p[14]_i_5__2_n_0 ;
  wire \y5_p[18]_i_2__2_n_0 ;
  wire \y5_p[18]_i_3__2_n_0 ;
  wire \y5_p[18]_i_4__2_n_0 ;
  wire \y5_p[18]_i_5__2_n_0 ;
  wire \y5_p[22]_i_2__2_n_0 ;
  wire \y5_p[22]_i_3__2_n_0 ;
  wire \y5_p[22]_i_4__2_n_0 ;
  wire \y5_p[22]_i_5__2_n_0 ;
  wire \y5_p[26]_i_2__2_n_0 ;
  wire \y5_p[26]_i_3__2_n_0 ;
  wire \y5_p[26]_i_4__2_n_0 ;
  wire \y5_p[26]_i_5__2_n_0 ;
  wire \y5_p[2]_i_2__2_n_0 ;
  wire \y5_p[2]_i_3__2_n_0 ;
  wire \y5_p[2]_i_4__2_n_0 ;
  wire \y5_p[2]_i_5__2_n_0 ;
  wire \y5_p[30]_i_2__2_n_0 ;
  wire \y5_p[30]_i_3__2_n_0 ;
  wire \y5_p[30]_i_4__2_n_0 ;
  wire \y5_p[30]_i_5__2_n_0 ;
  wire \y5_p[31]_i_2__2_n_0 ;
  wire \y5_p[6]_i_2__2_n_0 ;
  wire \y5_p[6]_i_3__2_n_0 ;
  wire \y5_p[6]_i_4__2_n_0 ;
  wire \y5_p[6]_i_5__2_n_0 ;
  wire \y5_p_reg[10]_i_1__2_n_0 ;
  wire \y5_p_reg[10]_i_1__2_n_1 ;
  wire \y5_p_reg[10]_i_1__2_n_2 ;
  wire \y5_p_reg[10]_i_1__2_n_3 ;
  wire \y5_p_reg[14]_i_1__2_n_0 ;
  wire \y5_p_reg[14]_i_1__2_n_1 ;
  wire \y5_p_reg[14]_i_1__2_n_2 ;
  wire \y5_p_reg[14]_i_1__2_n_3 ;
  wire \y5_p_reg[18]_i_1__2_n_0 ;
  wire \y5_p_reg[18]_i_1__2_n_1 ;
  wire \y5_p_reg[18]_i_1__2_n_2 ;
  wire \y5_p_reg[18]_i_1__2_n_3 ;
  wire \y5_p_reg[22]_i_1__2_n_0 ;
  wire \y5_p_reg[22]_i_1__2_n_1 ;
  wire \y5_p_reg[22]_i_1__2_n_2 ;
  wire \y5_p_reg[22]_i_1__2_n_3 ;
  wire \y5_p_reg[26]_i_1__2_n_0 ;
  wire \y5_p_reg[26]_i_1__2_n_1 ;
  wire \y5_p_reg[26]_i_1__2_n_2 ;
  wire \y5_p_reg[26]_i_1__2_n_3 ;
  wire \y5_p_reg[2]_i_1__2_n_0 ;
  wire \y5_p_reg[2]_i_1__2_n_1 ;
  wire \y5_p_reg[2]_i_1__2_n_2 ;
  wire \y5_p_reg[2]_i_1__2_n_3 ;
  wire \y5_p_reg[30]_i_1__2_n_0 ;
  wire \y5_p_reg[30]_i_1__2_n_1 ;
  wire \y5_p_reg[30]_i_1__2_n_2 ;
  wire \y5_p_reg[30]_i_1__2_n_3 ;
  wire \y5_p_reg[6]_i_1__2_n_0 ;
  wire \y5_p_reg[6]_i_1__2_n_1 ;
  wire \y5_p_reg[6]_i_1__2_n_2 ;
  wire \y5_p_reg[6]_i_1__2_n_3 ;
  wire [31:2]z0;
  wire [31:2]z0_p;
  wire \z0_p[13]_i_3__1_n_0 ;
  wire \z0_p[13]_i_4__2_n_0 ;
  wire \z0_p[13]_i_5__2_n_0 ;
  wire \z0_p[13]_i_6__2_n_0 ;
  wire \z0_p[17]_i_3__1_n_0 ;
  wire \z0_p[17]_i_4__2_n_0 ;
  wire \z0_p[17]_i_5__2_n_0 ;
  wire \z0_p[17]_i_6__1_n_0 ;
  wire \z0_p[17]_i_7__1_n_0 ;
  wire \z0_p[21]_i_3__1_n_0 ;
  wire \z0_p[21]_i_4__1_n_0 ;
  wire \z0_p[21]_i_5__1_n_0 ;
  wire \z0_p[21]_i_6__1_n_0 ;
  wire \z0_p[21]_i_7__1_n_0 ;
  wire \z0_p[21]_i_8__1_n_0 ;
  wire \z0_p[25]_i_3__1_n_0 ;
  wire \z0_p[25]_i_4__1_n_0 ;
  wire \z0_p[25]_i_5__1_n_0 ;
  wire \z0_p[25]_i_6__1_n_0 ;
  wire \z0_p[25]_i_7__1_n_0 ;
  wire \z0_p[25]_i_8__1_n_0 ;
  wire \z0_p[29]_i_3__1_n_0 ;
  wire \z0_p[29]_i_4__1_n_0 ;
  wire \z0_p[29]_i_5__1_n_0 ;
  wire \z0_p[29]_i_6__1_n_0 ;
  wire \z0_p[29]_i_7__1_n_0 ;
  wire \z0_p[29]_i_8__1_n_0 ;
  wire \z0_p[29]_i_9__1_n_0 ;
  wire \z0_p[31]_i_10__2_n_0 ;
  wire \z0_p[31]_i_11__2_n_0 ;
  wire \z0_p[31]_i_12__1_n_0 ;
  wire \z0_p[31]_i_13__1_n_0 ;
  wire \z0_p[31]_i_15__1_n_0 ;
  wire \z0_p[31]_i_16__1_n_0 ;
  wire \z0_p[31]_i_17__1_n_0 ;
  wire \z0_p[31]_i_18__1_n_0 ;
  wire \z0_p[31]_i_19__2_n_0 ;
  wire \z0_p[31]_i_20__2_n_0 ;
  wire \z0_p[31]_i_21__2_n_0 ;
  wire \z0_p[31]_i_23__1_n_0 ;
  wire \z0_p[31]_i_24__1_n_0 ;
  wire \z0_p[31]_i_25__1_n_0 ;
  wire \z0_p[31]_i_26__1_n_0 ;
  wire \z0_p[31]_i_27__2_n_0 ;
  wire \z0_p[31]_i_28__1_n_0 ;
  wire \z0_p[31]_i_29__2_n_0 ;
  wire \z0_p[31]_i_30__2_n_0 ;
  wire \z0_p[31]_i_31__2_n_0 ;
  wire \z0_p[31]_i_32__2_n_0 ;
  wire \z0_p[31]_i_6__2_n_0 ;
  wire \z0_p[31]_i_7__2_n_0 ;
  wire \z0_p[31]_i_8__1_n_0 ;
  wire \z0_p[31]_i_9__2_n_0 ;
  wire \z0_p[3]_i_3__1_n_0 ;
  wire \z0_p[3]_i_4__1_n_0 ;
  wire \z0_p[3]_i_5__1_n_0 ;
  wire \z0_p[5]_i_3__1_n_0 ;
  wire \z0_p[5]_i_4__1_n_0 ;
  wire \z0_p[9]_i_3__1_n_0 ;
  wire \z0_p[9]_i_4__1_n_0 ;
  wire \z0_p[9]_i_5__1_n_0 ;
  wire \z0_p[9]_i_6__1_n_0 ;
  wire \z0_p_reg[13]_i_2__2_n_0 ;
  wire \z0_p_reg[13]_i_2__2_n_1 ;
  wire \z0_p_reg[13]_i_2__2_n_2 ;
  wire \z0_p_reg[13]_i_2__2_n_3 ;
  wire \z0_p_reg[17]_i_2__2_n_0 ;
  wire \z0_p_reg[17]_i_2__2_n_1 ;
  wire \z0_p_reg[17]_i_2__2_n_2 ;
  wire \z0_p_reg[17]_i_2__2_n_3 ;
  wire \z0_p_reg[21]_i_2__1_n_0 ;
  wire \z0_p_reg[21]_i_2__1_n_1 ;
  wire \z0_p_reg[21]_i_2__1_n_2 ;
  wire \z0_p_reg[21]_i_2__1_n_3 ;
  wire \z0_p_reg[25]_i_2__1_n_0 ;
  wire \z0_p_reg[25]_i_2__1_n_1 ;
  wire \z0_p_reg[25]_i_2__1_n_2 ;
  wire \z0_p_reg[25]_i_2__1_n_3 ;
  wire \z0_p_reg[29]_i_2__1_n_0 ;
  wire \z0_p_reg[29]_i_2__1_n_1 ;
  wire \z0_p_reg[29]_i_2__1_n_2 ;
  wire \z0_p_reg[29]_i_2__1_n_3 ;
  wire \z0_p_reg[31]_i_14__1_n_0 ;
  wire \z0_p_reg[31]_i_14__1_n_1 ;
  wire \z0_p_reg[31]_i_14__1_n_2 ;
  wire \z0_p_reg[31]_i_14__1_n_3 ;
  wire \z0_p_reg[31]_i_22__1_n_0 ;
  wire \z0_p_reg[31]_i_22__1_n_1 ;
  wire \z0_p_reg[31]_i_22__1_n_2 ;
  wire \z0_p_reg[31]_i_22__1_n_3 ;
  wire \z0_p_reg[31]_i_3__2_n_0 ;
  wire \z0_p_reg[31]_i_3__2_n_1 ;
  wire \z0_p_reg[31]_i_3__2_n_2 ;
  wire \z0_p_reg[31]_i_3__2_n_3 ;
  wire \z0_p_reg[31]_i_4__2_n_3 ;
  wire \z0_p_reg[31]_i_5__1_n_0 ;
  wire \z0_p_reg[31]_i_5__1_n_1 ;
  wire \z0_p_reg[31]_i_5__1_n_2 ;
  wire \z0_p_reg[31]_i_5__1_n_3 ;
  wire \z0_p_reg[3]_i_2__1_n_1 ;
  wire \z0_p_reg[3]_i_2__1_n_2 ;
  wire \z0_p_reg[3]_i_2__1_n_3 ;
  wire \z0_p_reg[5]_i_2__3_n_0 ;
  wire \z0_p_reg[5]_i_2__3_n_1 ;
  wire \z0_p_reg[5]_i_2__3_n_2 ;
  wire \z0_p_reg[5]_i_2__3_n_3 ;
  wire \z0_p_reg[9]_i_2__2_n_0 ;
  wire \z0_p_reg[9]_i_2__2_n_1 ;
  wire \z0_p_reg[9]_i_2__2_n_2 ;
  wire \z0_p_reg[9]_i_2__2_n_3 ;
  wire [31:2]z1_p;
  wire \z1_p[12]_i_2__2_n_0 ;
  wire \z1_p[12]_i_3__2_n_0 ;
  wire \z1_p[12]_i_4__2_n_0 ;
  wire \z1_p[12]_i_5__2_n_0 ;
  wire \z1_p[12]_i_6__2_n_0 ;
  wire \z1_p[12]_i_7__2_n_0 ;
  wire \z1_p[16]_i_2__2_n_0 ;
  wire \z1_p[16]_i_3__2_n_0 ;
  wire \z1_p[16]_i_4__2_n_0 ;
  wire \z1_p[16]_i_5__2_n_0 ;
  wire \z1_p[20]_i_2__3_n_0 ;
  wire \z1_p[20]_i_3__2_n_0 ;
  wire \z1_p[20]_i_4__3_n_0 ;
  wire \z1_p[20]_i_5__2_n_0 ;
  wire \z1_p[20]_i_6__2_n_0 ;
  wire \z1_p[24]_i_2__2_n_0 ;
  wire \z1_p[24]_i_3__2_n_0 ;
  wire \z1_p[24]_i_4__2_n_0 ;
  wire \z1_p[24]_i_5__2_n_0 ;
  wire \z1_p[24]_i_6__2_n_0 ;
  wire \z1_p[28]_i_2__2_n_0 ;
  wire \z1_p[28]_i_3__2_n_0 ;
  wire \z1_p[28]_i_4__2_n_0 ;
  wire \z1_p[28]_i_5__2_n_0 ;
  wire \z1_p[28]_i_6__2_n_0 ;
  wire \z1_p[31]_i_2__2_n_0 ;
  wire \z1_p[31]_i_3__2_n_0 ;
  wire \z1_p[31]_i_4__2_n_0 ;
  wire \z1_p[4]_i_2__2_n_0 ;
  wire \z1_p[4]_i_3__2_n_0 ;
  wire \z1_p[4]_i_4__2_n_0 ;
  wire \z1_p[4]_i_5__2_n_0 ;
  wire \z1_p[8]_i_2__2_n_0 ;
  wire \z1_p[8]_i_3__2_n_0 ;
  wire \z1_p[8]_i_4__2_n_0 ;
  wire \z1_p[8]_i_5__2_n_0 ;
  wire \z1_p[8]_i_6__2_n_0 ;
  wire \z1_p[8]_i_7__2_n_0 ;
  wire \z1_p_reg[12]_i_1__2_n_0 ;
  wire \z1_p_reg[12]_i_1__2_n_1 ;
  wire \z1_p_reg[12]_i_1__2_n_2 ;
  wire \z1_p_reg[12]_i_1__2_n_3 ;
  wire \z1_p_reg[12]_i_1__2_n_4 ;
  wire \z1_p_reg[12]_i_1__2_n_5 ;
  wire \z1_p_reg[12]_i_1__2_n_6 ;
  wire \z1_p_reg[12]_i_1__2_n_7 ;
  wire \z1_p_reg[16]_i_1__2_n_0 ;
  wire \z1_p_reg[16]_i_1__2_n_1 ;
  wire \z1_p_reg[16]_i_1__2_n_2 ;
  wire \z1_p_reg[16]_i_1__2_n_3 ;
  wire \z1_p_reg[16]_i_1__2_n_4 ;
  wire \z1_p_reg[16]_i_1__2_n_5 ;
  wire \z1_p_reg[16]_i_1__2_n_6 ;
  wire \z1_p_reg[16]_i_1__2_n_7 ;
  wire \z1_p_reg[20]_i_1__3_n_0 ;
  wire \z1_p_reg[20]_i_1__3_n_1 ;
  wire \z1_p_reg[20]_i_1__3_n_2 ;
  wire \z1_p_reg[20]_i_1__3_n_3 ;
  wire \z1_p_reg[20]_i_1__3_n_4 ;
  wire \z1_p_reg[20]_i_1__3_n_5 ;
  wire \z1_p_reg[20]_i_1__3_n_6 ;
  wire \z1_p_reg[20]_i_1__3_n_7 ;
  wire \z1_p_reg[24]_i_1__2_n_0 ;
  wire \z1_p_reg[24]_i_1__2_n_1 ;
  wire \z1_p_reg[24]_i_1__2_n_2 ;
  wire \z1_p_reg[24]_i_1__2_n_3 ;
  wire \z1_p_reg[24]_i_1__2_n_4 ;
  wire \z1_p_reg[24]_i_1__2_n_5 ;
  wire \z1_p_reg[24]_i_1__2_n_6 ;
  wire \z1_p_reg[24]_i_1__2_n_7 ;
  wire \z1_p_reg[28]_i_1__2_n_0 ;
  wire \z1_p_reg[28]_i_1__2_n_1 ;
  wire \z1_p_reg[28]_i_1__2_n_2 ;
  wire \z1_p_reg[28]_i_1__2_n_3 ;
  wire \z1_p_reg[28]_i_1__2_n_4 ;
  wire \z1_p_reg[28]_i_1__2_n_5 ;
  wire \z1_p_reg[28]_i_1__2_n_6 ;
  wire \z1_p_reg[28]_i_1__2_n_7 ;
  wire \z1_p_reg[31]_i_1__2_n_2 ;
  wire \z1_p_reg[31]_i_1__2_n_3 ;
  wire \z1_p_reg[31]_i_1__2_n_5 ;
  wire \z1_p_reg[31]_i_1__2_n_6 ;
  wire \z1_p_reg[31]_i_1__2_n_7 ;
  wire \z1_p_reg[4]_i_1__2_n_0 ;
  wire \z1_p_reg[4]_i_1__2_n_1 ;
  wire \z1_p_reg[4]_i_1__2_n_2 ;
  wire \z1_p_reg[4]_i_1__2_n_3 ;
  wire \z1_p_reg[4]_i_1__2_n_4 ;
  wire \z1_p_reg[4]_i_1__2_n_5 ;
  wire \z1_p_reg[4]_i_1__2_n_6 ;
  wire \z1_p_reg[8]_i_1__2_n_0 ;
  wire \z1_p_reg[8]_i_1__2_n_1 ;
  wire \z1_p_reg[8]_i_1__2_n_2 ;
  wire \z1_p_reg[8]_i_1__2_n_3 ;
  wire \z1_p_reg[8]_i_1__2_n_4 ;
  wire \z1_p_reg[8]_i_1__2_n_5 ;
  wire \z1_p_reg[8]_i_1__2_n_6 ;
  wire \z1_p_reg[8]_i_1__2_n_7 ;
  wire [31:0]z2_p;
  wire \z2_p[0]_i_1__3_n_0 ;
  wire \z2_p[12]_i_2__3_n_0 ;
  wire \z2_p[12]_i_3__3_n_0 ;
  wire \z2_p[12]_i_4__3_n_0 ;
  wire \z2_p[12]_i_5__3_n_0 ;
  wire \z2_p[12]_i_6__2_n_0 ;
  wire \z2_p[12]_i_7__3_n_0 ;
  wire \z2_p[16]_i_2__3_n_0 ;
  wire \z2_p[16]_i_3__2_n_0 ;
  wire \z2_p[16]_i_4__3_n_0 ;
  wire \z2_p[16]_i_5__3_n_0 ;
  wire \z2_p[16]_i_6__3_n_0 ;
  wire \z2_p[16]_i_7__2_n_0 ;
  wire \z2_p[20]_i_2__2_n_0 ;
  wire \z2_p[20]_i_3__3_n_0 ;
  wire \z2_p[20]_i_4__3_n_0 ;
  wire \z2_p[20]_i_5__3_n_0 ;
  wire \z2_p[20]_i_6__3_n_0 ;
  wire \z2_p[24]_i_2__2_n_0 ;
  wire \z2_p[24]_i_3__2_n_0 ;
  wire \z2_p[24]_i_4__2_n_0 ;
  wire \z2_p[24]_i_5__2_n_0 ;
  wire \z2_p[24]_i_6__2_n_0 ;
  wire \z2_p[24]_i_7__2_n_0 ;
  wire \z2_p[28]_i_2__2_n_0 ;
  wire \z2_p[28]_i_3__2_n_0 ;
  wire \z2_p[28]_i_4__2_n_0 ;
  wire \z2_p[28]_i_5__2_n_0 ;
  wire \z2_p[28]_i_6__2_n_0 ;
  wire \z2_p[31]_i_2__2_n_0 ;
  wire \z2_p[31]_i_3__2_n_0 ;
  wire \z2_p[31]_i_4__2_n_0 ;
  wire \z2_p[31]_i_5__2_n_0 ;
  wire \z2_p[4]_i_2__3_n_0 ;
  wire \z2_p[4]_i_3__3_n_0 ;
  wire \z2_p[4]_i_4__2_n_0 ;
  wire \z2_p[4]_i_5__3_n_0 ;
  wire \z2_p[4]_i_6__2_n_0 ;
  wire \z2_p[4]_i_7__3_n_0 ;
  wire \z2_p[8]_i_2__3_n_0 ;
  wire \z2_p[8]_i_3__3_n_0 ;
  wire \z2_p[8]_i_4__3_n_0 ;
  wire \z2_p[8]_i_5__3_n_0 ;
  wire \z2_p_reg[12]_i_1__3_n_0 ;
  wire \z2_p_reg[12]_i_1__3_n_1 ;
  wire \z2_p_reg[12]_i_1__3_n_2 ;
  wire \z2_p_reg[12]_i_1__3_n_3 ;
  wire \z2_p_reg[12]_i_1__3_n_4 ;
  wire \z2_p_reg[12]_i_1__3_n_5 ;
  wire \z2_p_reg[12]_i_1__3_n_6 ;
  wire \z2_p_reg[12]_i_1__3_n_7 ;
  wire \z2_p_reg[16]_i_1__3_n_0 ;
  wire \z2_p_reg[16]_i_1__3_n_1 ;
  wire \z2_p_reg[16]_i_1__3_n_2 ;
  wire \z2_p_reg[16]_i_1__3_n_3 ;
  wire \z2_p_reg[16]_i_1__3_n_4 ;
  wire \z2_p_reg[16]_i_1__3_n_5 ;
  wire \z2_p_reg[16]_i_1__3_n_6 ;
  wire \z2_p_reg[16]_i_1__3_n_7 ;
  wire \z2_p_reg[20]_i_1__3_n_0 ;
  wire \z2_p_reg[20]_i_1__3_n_1 ;
  wire \z2_p_reg[20]_i_1__3_n_2 ;
  wire \z2_p_reg[20]_i_1__3_n_3 ;
  wire \z2_p_reg[20]_i_1__3_n_4 ;
  wire \z2_p_reg[20]_i_1__3_n_5 ;
  wire \z2_p_reg[20]_i_1__3_n_6 ;
  wire \z2_p_reg[20]_i_1__3_n_7 ;
  wire \z2_p_reg[24]_i_1__2_n_0 ;
  wire \z2_p_reg[24]_i_1__2_n_1 ;
  wire \z2_p_reg[24]_i_1__2_n_2 ;
  wire \z2_p_reg[24]_i_1__2_n_3 ;
  wire \z2_p_reg[24]_i_1__2_n_4 ;
  wire \z2_p_reg[24]_i_1__2_n_5 ;
  wire \z2_p_reg[24]_i_1__2_n_6 ;
  wire \z2_p_reg[24]_i_1__2_n_7 ;
  wire \z2_p_reg[28]_i_1__2_n_0 ;
  wire \z2_p_reg[28]_i_1__2_n_1 ;
  wire \z2_p_reg[28]_i_1__2_n_2 ;
  wire \z2_p_reg[28]_i_1__2_n_3 ;
  wire \z2_p_reg[28]_i_1__2_n_4 ;
  wire \z2_p_reg[28]_i_1__2_n_5 ;
  wire \z2_p_reg[28]_i_1__2_n_6 ;
  wire \z2_p_reg[28]_i_1__2_n_7 ;
  wire \z2_p_reg[31]_i_1__2_n_2 ;
  wire \z2_p_reg[31]_i_1__2_n_3 ;
  wire \z2_p_reg[31]_i_1__2_n_5 ;
  wire \z2_p_reg[31]_i_1__2_n_6 ;
  wire \z2_p_reg[31]_i_1__2_n_7 ;
  wire \z2_p_reg[4]_i_1__3_n_0 ;
  wire \z2_p_reg[4]_i_1__3_n_1 ;
  wire \z2_p_reg[4]_i_1__3_n_2 ;
  wire \z2_p_reg[4]_i_1__3_n_3 ;
  wire \z2_p_reg[4]_i_1__3_n_4 ;
  wire \z2_p_reg[4]_i_1__3_n_5 ;
  wire \z2_p_reg[4]_i_1__3_n_6 ;
  wire \z2_p_reg[4]_i_1__3_n_7 ;
  wire \z2_p_reg[8]_i_1__3_n_0 ;
  wire \z2_p_reg[8]_i_1__3_n_1 ;
  wire \z2_p_reg[8]_i_1__3_n_2 ;
  wire \z2_p_reg[8]_i_1__3_n_3 ;
  wire \z2_p_reg[8]_i_1__3_n_4 ;
  wire \z2_p_reg[8]_i_1__3_n_5 ;
  wire \z2_p_reg[8]_i_1__3_n_6 ;
  wire \z2_p_reg[8]_i_1__3_n_7 ;
  wire [31:0]z3_p;
  wire \z3_p[0]_i_1__3_n_0 ;
  wire \z3_p[12]_i_2__3_n_0 ;
  wire \z3_p[12]_i_3__3_n_0 ;
  wire \z3_p[12]_i_4__2_n_0 ;
  wire \z3_p[12]_i_5__3_n_0 ;
  wire \z3_p[12]_i_6__3_n_0 ;
  wire \z3_p[12]_i_7__3_n_0 ;
  wire \z3_p[16]_i_2__2_n_0 ;
  wire \z3_p[16]_i_3__3_n_0 ;
  wire \z3_p[16]_i_4__3_n_0 ;
  wire \z3_p[16]_i_5__3_n_0 ;
  wire \z3_p[16]_i_6__2_n_0 ;
  wire \z3_p[20]_i_2__2_n_0 ;
  wire \z3_p[20]_i_3__3_n_0 ;
  wire \z3_p[20]_i_4__3_n_0 ;
  wire \z3_p[20]_i_5__3_n_0 ;
  wire \z3_p[20]_i_6__3_n_0 ;
  wire \z3_p[24]_i_2__2_n_0 ;
  wire \z3_p[24]_i_3__2_n_0 ;
  wire \z3_p[24]_i_4__2_n_0 ;
  wire \z3_p[24]_i_5__2_n_0 ;
  wire \z3_p[24]_i_6__2_n_0 ;
  wire \z3_p[24]_i_7__2_n_0 ;
  wire \z3_p[28]_i_2__2_n_0 ;
  wire \z3_p[28]_i_3__2_n_0 ;
  wire \z3_p[28]_i_4__2_n_0 ;
  wire \z3_p[28]_i_5__2_n_0 ;
  wire \z3_p[31]_i_2__2_n_0 ;
  wire \z3_p[31]_i_3__2_n_0 ;
  wire \z3_p[31]_i_4__2_n_0 ;
  wire \z3_p[31]_i_5__2_n_0 ;
  wire \z3_p[4]_i_2__3_n_0 ;
  wire \z3_p[4]_i_3__3_n_0 ;
  wire \z3_p[4]_i_4__2_n_0 ;
  wire \z3_p[4]_i_5__3_n_0 ;
  wire \z3_p[4]_i_6__3_n_0 ;
  wire \z3_p[8]_i_2__3_n_0 ;
  wire \z3_p[8]_i_3__3_n_0 ;
  wire \z3_p[8]_i_4__2_n_0 ;
  wire \z3_p[8]_i_5__2_n_0 ;
  wire \z3_p_reg[12]_i_1__3_n_0 ;
  wire \z3_p_reg[12]_i_1__3_n_1 ;
  wire \z3_p_reg[12]_i_1__3_n_2 ;
  wire \z3_p_reg[12]_i_1__3_n_3 ;
  wire \z3_p_reg[12]_i_1__3_n_4 ;
  wire \z3_p_reg[12]_i_1__3_n_5 ;
  wire \z3_p_reg[12]_i_1__3_n_6 ;
  wire \z3_p_reg[12]_i_1__3_n_7 ;
  wire \z3_p_reg[16]_i_1__3_n_0 ;
  wire \z3_p_reg[16]_i_1__3_n_1 ;
  wire \z3_p_reg[16]_i_1__3_n_2 ;
  wire \z3_p_reg[16]_i_1__3_n_3 ;
  wire \z3_p_reg[16]_i_1__3_n_4 ;
  wire \z3_p_reg[16]_i_1__3_n_5 ;
  wire \z3_p_reg[16]_i_1__3_n_6 ;
  wire \z3_p_reg[16]_i_1__3_n_7 ;
  wire \z3_p_reg[20]_i_1__3_n_0 ;
  wire \z3_p_reg[20]_i_1__3_n_1 ;
  wire \z3_p_reg[20]_i_1__3_n_2 ;
  wire \z3_p_reg[20]_i_1__3_n_3 ;
  wire \z3_p_reg[20]_i_1__3_n_4 ;
  wire \z3_p_reg[20]_i_1__3_n_5 ;
  wire \z3_p_reg[20]_i_1__3_n_6 ;
  wire \z3_p_reg[20]_i_1__3_n_7 ;
  wire \z3_p_reg[24]_i_1__2_n_0 ;
  wire \z3_p_reg[24]_i_1__2_n_1 ;
  wire \z3_p_reg[24]_i_1__2_n_2 ;
  wire \z3_p_reg[24]_i_1__2_n_3 ;
  wire \z3_p_reg[24]_i_1__2_n_4 ;
  wire \z3_p_reg[24]_i_1__2_n_5 ;
  wire \z3_p_reg[24]_i_1__2_n_6 ;
  wire \z3_p_reg[24]_i_1__2_n_7 ;
  wire \z3_p_reg[28]_i_1__2_n_0 ;
  wire \z3_p_reg[28]_i_1__2_n_1 ;
  wire \z3_p_reg[28]_i_1__2_n_2 ;
  wire \z3_p_reg[28]_i_1__2_n_3 ;
  wire \z3_p_reg[28]_i_1__2_n_4 ;
  wire \z3_p_reg[28]_i_1__2_n_5 ;
  wire \z3_p_reg[28]_i_1__2_n_6 ;
  wire \z3_p_reg[28]_i_1__2_n_7 ;
  wire \z3_p_reg[31]_i_1__2_n_2 ;
  wire \z3_p_reg[31]_i_1__2_n_3 ;
  wire \z3_p_reg[31]_i_1__2_n_5 ;
  wire \z3_p_reg[31]_i_1__2_n_6 ;
  wire \z3_p_reg[31]_i_1__2_n_7 ;
  wire \z3_p_reg[4]_i_1__3_n_0 ;
  wire \z3_p_reg[4]_i_1__3_n_1 ;
  wire \z3_p_reg[4]_i_1__3_n_2 ;
  wire \z3_p_reg[4]_i_1__3_n_3 ;
  wire \z3_p_reg[4]_i_1__3_n_4 ;
  wire \z3_p_reg[4]_i_1__3_n_5 ;
  wire \z3_p_reg[4]_i_1__3_n_6 ;
  wire \z3_p_reg[4]_i_1__3_n_7 ;
  wire \z3_p_reg[8]_i_1__3_n_0 ;
  wire \z3_p_reg[8]_i_1__3_n_1 ;
  wire \z3_p_reg[8]_i_1__3_n_2 ;
  wire \z3_p_reg[8]_i_1__3_n_3 ;
  wire \z3_p_reg[8]_i_1__3_n_4 ;
  wire \z3_p_reg[8]_i_1__3_n_5 ;
  wire \z3_p_reg[8]_i_1__3_n_6 ;
  wire \z3_p_reg[8]_i_1__3_n_7 ;
  wire [31:31]z4_p;
  wire \z4_p[31]_i_10__2_n_0 ;
  wire \z4_p[31]_i_11__2_n_0 ;
  wire \z4_p[31]_i_13__2_n_0 ;
  wire \z4_p[31]_i_14__2_n_0 ;
  wire \z4_p[31]_i_15__2_n_0 ;
  wire \z4_p[31]_i_16__2_n_0 ;
  wire \z4_p[31]_i_18__2_n_0 ;
  wire \z4_p[31]_i_19__2_n_0 ;
  wire \z4_p[31]_i_20__2_n_0 ;
  wire \z4_p[31]_i_21__2_n_0 ;
  wire \z4_p[31]_i_22__2_n_0 ;
  wire \z4_p[31]_i_23__2_n_0 ;
  wire \z4_p[31]_i_25__2_n_0 ;
  wire \z4_p[31]_i_26__2_n_0 ;
  wire \z4_p[31]_i_27__2_n_0 ;
  wire \z4_p[31]_i_28__2_n_0 ;
  wire \z4_p[31]_i_29__2_n_0 ;
  wire \z4_p[31]_i_30__2_n_0 ;
  wire \z4_p[31]_i_32__2_n_0 ;
  wire \z4_p[31]_i_33__2_n_0 ;
  wire \z4_p[31]_i_34__2_n_0 ;
  wire \z4_p[31]_i_35__2_n_0 ;
  wire \z4_p[31]_i_36__2_n_0 ;
  wire \z4_p[31]_i_38__2_n_0 ;
  wire \z4_p[31]_i_39__2_n_0 ;
  wire \z4_p[31]_i_3__2_n_0 ;
  wire \z4_p[31]_i_40__2_n_0 ;
  wire \z4_p[31]_i_41__2_n_0 ;
  wire \z4_p[31]_i_42__2_n_0 ;
  wire \z4_p[31]_i_43__2_n_0 ;
  wire \z4_p[31]_i_44__2_n_0 ;
  wire \z4_p[31]_i_45__2_n_0 ;
  wire \z4_p[31]_i_46__2_n_0 ;
  wire \z4_p[31]_i_47__2_n_0 ;
  wire \z4_p[31]_i_48__2_n_0 ;
  wire \z4_p[31]_i_49__2_n_0 ;
  wire \z4_p[31]_i_4__2_n_0 ;
  wire \z4_p[31]_i_5__2_n_0 ;
  wire \z4_p[31]_i_7__2_n_0 ;
  wire \z4_p[31]_i_8__2_n_0 ;
  wire \z4_p[31]_i_9__2_n_0 ;
  wire \z4_p_reg[31]_i_12__2_n_0 ;
  wire \z4_p_reg[31]_i_12__2_n_1 ;
  wire \z4_p_reg[31]_i_12__2_n_2 ;
  wire \z4_p_reg[31]_i_12__2_n_3 ;
  wire \z4_p_reg[31]_i_17__2_n_0 ;
  wire \z4_p_reg[31]_i_17__2_n_1 ;
  wire \z4_p_reg[31]_i_17__2_n_2 ;
  wire \z4_p_reg[31]_i_17__2_n_3 ;
  wire \z4_p_reg[31]_i_1__2_n_2 ;
  wire \z4_p_reg[31]_i_1__2_n_3 ;
  wire \z4_p_reg[31]_i_1__2_n_5 ;
  wire \z4_p_reg[31]_i_1__2_n_6 ;
  wire \z4_p_reg[31]_i_24__2_n_0 ;
  wire \z4_p_reg[31]_i_24__2_n_1 ;
  wire \z4_p_reg[31]_i_24__2_n_2 ;
  wire \z4_p_reg[31]_i_24__2_n_3 ;
  wire \z4_p_reg[31]_i_2__2_n_0 ;
  wire \z4_p_reg[31]_i_2__2_n_1 ;
  wire \z4_p_reg[31]_i_2__2_n_2 ;
  wire \z4_p_reg[31]_i_2__2_n_3 ;
  wire \z4_p_reg[31]_i_31__2_n_0 ;
  wire \z4_p_reg[31]_i_31__2_n_1 ;
  wire \z4_p_reg[31]_i_31__2_n_2 ;
  wire \z4_p_reg[31]_i_31__2_n_3 ;
  wire \z4_p_reg[31]_i_37__2_n_0 ;
  wire \z4_p_reg[31]_i_37__2_n_1 ;
  wire \z4_p_reg[31]_i_37__2_n_2 ;
  wire \z4_p_reg[31]_i_37__2_n_3 ;
  wire \z4_p_reg[31]_i_6__2_n_0 ;
  wire \z4_p_reg[31]_i_6__2_n_1 ;
  wire \z4_p_reg[31]_i_6__2_n_2 ;
  wire \z4_p_reg[31]_i_6__2_n_3 ;
  wire [3:2]\NLW_delayMatch4_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_delayMatch4_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__1_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__1_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__2_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__2_O_UNCONNECTED ;
  wire [3:3]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__2_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__2_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__1_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__1_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__1_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__1_O_UNCONNECTED ;
  wire [3:3]\NLW_x2_p_reg[31]_i_1__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_x3_p_reg[31]_i_1__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_x4_p_reg[31]_i_1__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_x4_p_reg[7]_i_2__3_O_UNCONNECTED ;
  wire [0:0]\NLW_y2_p_reg[2]_i_1__2_O_UNCONNECTED ;
  wire [3:0]\NLW_y2_p_reg[31]_i_1__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_y2_p_reg[31]_i_1__2_O_UNCONNECTED ;
  wire [0:0]\NLW_y3_p_reg[2]_i_1__2_O_UNCONNECTED ;
  wire [3:0]\NLW_y3_p_reg[31]_i_1__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_y3_p_reg[31]_i_1__2_O_UNCONNECTED ;
  wire [0:0]\NLW_y4_p_reg[2]_i_1__2_O_UNCONNECTED ;
  wire [3:0]\NLW_y4_p_reg[31]_i_1__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_y4_p_reg[31]_i_1__2_O_UNCONNECTED ;
  wire [0:0]\NLW_y5_p_reg[2]_i_1__2_O_UNCONNECTED ;
  wire [3:0]\NLW_y5_p_reg[31]_i_1__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_y5_p_reg[31]_i_1__2_O_UNCONNECTED ;
  wire [3:0]\NLW_z0_p_reg[31]_i_14__1_O_UNCONNECTED ;
  wire [3:0]\NLW_z0_p_reg[31]_i_22__1_O_UNCONNECTED ;
  wire [3:0]\NLW_z0_p_reg[31]_i_3__2_O_UNCONNECTED ;
  wire [3:1]\NLW_z0_p_reg[31]_i_4__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_z0_p_reg[31]_i_4__2_O_UNCONNECTED ;
  wire [3:0]\NLW_z0_p_reg[31]_i_5__1_O_UNCONNECTED ;
  wire [3:2]\NLW_z1_p_reg[31]_i_1__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_z1_p_reg[31]_i_1__2_O_UNCONNECTED ;
  wire [0:0]\NLW_z1_p_reg[4]_i_1__2_O_UNCONNECTED ;
  wire [3:2]\NLW_z2_p_reg[31]_i_1__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_z2_p_reg[31]_i_1__2_O_UNCONNECTED ;
  wire [3:2]\NLW_z3_p_reg[31]_i_1__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_z3_p_reg[31]_i_1__2_O_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[31]_i_12__2_O_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[31]_i_17__2_O_UNCONNECTED ;
  wire [3:2]\NLW_z4_p_reg[31]_i_1__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[31]_i_1__2_O_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[31]_i_24__2_O_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[31]_i_2__2_O_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[31]_i_31__2_O_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[31]_i_37__2_O_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[31]_i_6__2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch4_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[10]),
        .I1(y5_p[10]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin_out1[9]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch4_reg_reg[1][11]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[11]),
        .I1(y5_p[11]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin_out1[10]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch4_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[12]),
        .I1(y5_p[12]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin_out1[11]));
  CARRY4 \delayMatch4_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2 
       (.CI(\delayMatch4_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ),
        .CO({\delayMatch4_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ,\delayMatch4_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ,\delayMatch4_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ,\delayMatch4_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_after_cast_3[12:9]),
        .S({\delayMatch4_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ,\delayMatch4_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ,\delayMatch4_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ,\delayMatch4_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch4_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_3 
       (.I0(y5_p[12]),
        .O(\delayMatch4_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch4_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_4 
       (.I0(y5_p[11]),
        .O(\delayMatch4_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch4_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_5 
       (.I0(y5_p[10]),
        .O(\delayMatch4_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch4_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_6 
       (.I0(y5_p[9]),
        .O(\delayMatch4_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch4_reg_reg[1][13]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[13]),
        .I1(y5_p[13]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin_out1[12]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch4_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[14]),
        .I1(y5_p[14]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin_out1[13]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch4_reg_reg[1][15]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[15]),
        .I1(y5_p[15]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin_out1[14]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch4_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[16]),
        .I1(y5_p[16]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin_out1[15]));
  CARRY4 \delayMatch4_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2 
       (.CI(\delayMatch4_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ),
        .CO({\delayMatch4_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ,\delayMatch4_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ,\delayMatch4_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ,\delayMatch4_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_after_cast_3[16:13]),
        .S({\delayMatch4_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ,\delayMatch4_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ,\delayMatch4_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ,\delayMatch4_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch4_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_3 
       (.I0(y5_p[16]),
        .O(\delayMatch4_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch4_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_4 
       (.I0(y5_p[15]),
        .O(\delayMatch4_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch4_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_5 
       (.I0(y5_p[14]),
        .O(\delayMatch4_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch4_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_6 
       (.I0(y5_p[13]),
        .O(\delayMatch4_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch4_reg_reg[1][17]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[17]),
        .I1(y5_p[17]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin_out1[16]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch4_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[18]),
        .I1(y5_p[18]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin_out1[17]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch4_reg_reg[1][19]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[19]),
        .I1(y5_p[19]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin_out1[18]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch4_reg_reg[1][1]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[1]),
        .I1(y5_p[1]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin_out1[0]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch4_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[20]),
        .I1(y5_p[20]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin_out1[19]));
  CARRY4 \delayMatch4_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2 
       (.CI(\delayMatch4_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ),
        .CO({\delayMatch4_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ,\delayMatch4_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ,\delayMatch4_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ,\delayMatch4_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_after_cast_3[20:17]),
        .S({\delayMatch4_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ,\delayMatch4_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ,\delayMatch4_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ,\delayMatch4_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch4_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_3 
       (.I0(y5_p[20]),
        .O(\delayMatch4_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch4_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_4 
       (.I0(y5_p[19]),
        .O(\delayMatch4_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch4_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_5 
       (.I0(y5_p[18]),
        .O(\delayMatch4_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch4_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_6 
       (.I0(y5_p[17]),
        .O(\delayMatch4_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch4_reg_reg[1][21]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[21]),
        .I1(y5_p[21]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin_out1[20]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch4_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[22]),
        .I1(y5_p[22]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin_out1[21]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch4_reg_reg[1][23]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[23]),
        .I1(y5_p[23]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin_out1[22]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch4_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[24]),
        .I1(y5_p[24]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin_out1[23]));
  CARRY4 \delayMatch4_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2 
       (.CI(\delayMatch4_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ),
        .CO({\delayMatch4_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ,\delayMatch4_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ,\delayMatch4_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ,\delayMatch4_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_after_cast_3[24:21]),
        .S({\delayMatch4_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ,\delayMatch4_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ,\delayMatch4_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ,\delayMatch4_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch4_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_3 
       (.I0(y5_p[24]),
        .O(\delayMatch4_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch4_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_4 
       (.I0(y5_p[23]),
        .O(\delayMatch4_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch4_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_5 
       (.I0(y5_p[22]),
        .O(\delayMatch4_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch4_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_6 
       (.I0(y5_p[21]),
        .O(\delayMatch4_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch4_reg_reg[1][25]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[25]),
        .I1(y5_p[25]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin_out1[24]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch4_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[26]),
        .I1(y5_p[26]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin_out1[25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch4_reg_reg[1][27]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[27]),
        .I1(y5_p[27]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin_out1[26]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch4_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[28]),
        .I1(y5_p[28]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin_out1[27]));
  CARRY4 \delayMatch4_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2 
       (.CI(\delayMatch4_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ),
        .CO({\delayMatch4_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ,\delayMatch4_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ,\delayMatch4_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ,\delayMatch4_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_after_cast_3[28:25]),
        .S({\delayMatch4_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ,\delayMatch4_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ,\delayMatch4_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ,\delayMatch4_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch4_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_3 
       (.I0(y5_p[28]),
        .O(\delayMatch4_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch4_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_4 
       (.I0(y5_p[27]),
        .O(\delayMatch4_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch4_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_5 
       (.I0(y5_p[26]),
        .O(\delayMatch4_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch4_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_6 
       (.I0(y5_p[25]),
        .O(\delayMatch4_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch4_reg_reg[1][29]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[29]),
        .I1(y5_p[29]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin_out1[28]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch4_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[2]),
        .I1(y5_p[2]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin_out1[1]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch4_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[30]),
        .I1(y5_p[30]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin_out1[29]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch4_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[31]),
        .I1(y5_p[31]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin_out1[30]));
  CARRY4 \delayMatch4_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2 
       (.CI(\delayMatch4_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ),
        .CO({\NLW_delayMatch4_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2_CO_UNCONNECTED [3:2],\delayMatch4_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ,\delayMatch4_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_delayMatch4_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2_O_UNCONNECTED [3],quad_correction_after_cast_3[31:29]}),
        .S({1'b0,\delayMatch4_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ,\delayMatch4_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ,\delayMatch4_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch4_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_3 
       (.I0(y5_p[31]),
        .O(\delayMatch4_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch4_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_4 
       (.I0(y5_p[30]),
        .O(\delayMatch4_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch4_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_5 
       (.I0(y5_p[29]),
        .O(\delayMatch4_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch4_reg_reg[1][3]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[3]),
        .I1(y5_p[3]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin_out1[2]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[4]),
        .I1(y5_p[4]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin_out1[3]));
  CARRY4 \delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2 
       (.CI(1'b0),
        .CO({\delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ,\delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ,\delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ,\delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 }),
        .CYINIT(\delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_after_cast_3[4:1]),
        .S({\delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ,\delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ,\delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ,\delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_3 
       (.I0(\delayMatch4_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1 ),
        .O(\delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_4 
       (.I0(y5_p[4]),
        .O(\delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_5 
       (.I0(y5_p[3]),
        .O(\delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_6 
       (.I0(y5_p[2]),
        .O(\delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_7 
       (.I0(y5_p[1]),
        .O(\delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch4_reg_reg[1][5]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[5]),
        .I1(y5_p[5]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin_out1[4]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch4_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[6]),
        .I1(y5_p[6]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin_out1[5]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch4_reg_reg[1][7]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[7]),
        .I1(y5_p[7]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin_out1[6]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch4_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[8]),
        .I1(y5_p[8]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin_out1[7]));
  CARRY4 \delayMatch4_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2 
       (.CI(\delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ),
        .CO({\delayMatch4_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ,\delayMatch4_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ,\delayMatch4_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ,\delayMatch4_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_after_cast_3[8:5]),
        .S({\delayMatch4_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ,\delayMatch4_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ,\delayMatch4_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ,\delayMatch4_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch4_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_3 
       (.I0(y5_p[8]),
        .O(\delayMatch4_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch4_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_4 
       (.I0(y5_p[7]),
        .O(\delayMatch4_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch4_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_5 
       (.I0(y5_p[6]),
        .O(\delayMatch4_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch4_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_6 
       (.I0(y5_p[5]),
        .O(\delayMatch4_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch4_reg_reg[1][9]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[9]),
        .I1(y5_p[9]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin_out1[8]));
  (* srl_bus_name = "inst/\u_Sin/negate_reg_reg_reg " *) 
  (* srl_name = "inst/\u_Sin/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(p_4_out),
        .Q(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_100__1 
       (.I0(quad_correction_before_sub_temp[4]),
        .I1(\HDL_Counter3_out1_reg[30] [0]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_100__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_101__1 
       (.I0(quad_correction_before_sub_temp[2]),
        .I1(quad_correction_before_sub_temp[3]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_101__1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_102__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_102__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_108__1 
       (.I0(Q[7]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_108__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_109__1 
       (.I0(Q[5]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_109__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10__2 
       (.I0(\HDL_Counter3_out1_reg[30] [25]),
        .I1(\HDL_Counter3_out1_reg[30] [26]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10__2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_110__1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_110__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_111__1 
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_111__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_112__1 
       (.I0(Q[7]),
        .I1(Q[6]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_112__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_113__1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_113__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_114__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_114__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_115__1 
       (.I0(quad_correction_before_add_temp[5]),
        .I1(quad_correction_before_add_temp[6]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_115__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_116__1 
       (.I0(quad_correction_before_add_temp[3]),
        .I1(quad_correction_before_add_temp[4]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_116__1_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_117__1 
       (.I0(Q[0]),
        .I1(quad_correction_before_add_temp[0]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_117__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_118__1 
       (.I0(quad_correction_before_add_temp[6]),
        .I1(quad_correction_before_add_temp[5]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_118__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_119__1 
       (.I0(quad_correction_before_add_temp[4]),
        .I1(quad_correction_before_add_temp[3]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_119__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_11__2 
       (.I0(\HDL_Counter3_out1_reg[30] [23]),
        .I1(\HDL_Counter3_out1_reg[30] [24]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_11__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_120__1 
       (.I0(quad_correction_before_add_temp[1]),
        .I1(quad_correction_before_add_temp[2]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_120__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_121__1 
       (.I0(Q[0]),
        .I1(quad_correction_before_add_temp[0]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_121__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12__2 
       (.I0(\HDL_Counter3_out1_reg[30] [22]),
        .I1(\HDL_Counter3_out1_reg[30] [21]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_13__2 
       (.I0(\HDL_Counter3_out1_reg[30] [19]),
        .I1(\HDL_Counter3_out1_reg[30] [20]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_13__2_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__1 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__2_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__1_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__1_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_43__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45__2_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__1_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_46__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_47__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_48__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49__2_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15__2 
       (.I0(Q[31]),
        .I1(Q[30]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_16__1 
       (.I0(Q[29]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_16__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17__2 
       (.I0(Q[26]),
        .I1(Q[27]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_18__2 
       (.I0(Q[30]),
        .I1(Q[31]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_18__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19__2 
       (.I0(Q[29]),
        .I1(Q[28]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19__2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_1__3 
       (.I0(\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0 ),
        .I1(\z0_p_reg[31]_i_3__2_n_0 ),
        .I2(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1 ),
        .I3(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0 ),
        .O(p_4_out));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20__2 
       (.I0(Q[26]),
        .I1(Q[27]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20__2_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__1 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__2_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__1_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__1_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,quad_correction_before_add_temp[20],1'b0,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_52__2_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__1_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_53__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_54__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_55__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_56__1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_22__1 
       (.I0(quad_correction_before_add_temp[30]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_22__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_23__1 
       (.I0(quad_correction_before_add_temp[27]),
        .I1(quad_correction_before_add_temp[28]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_23__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_25__1 
       (.I0(quad_correction_before_add_temp[23]),
        .I1(quad_correction_before_add_temp[24]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_25__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__2 
       (.I0(quad_correction_before_add_temp[29]),
        .I1(quad_correction_before_add_temp[30]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_27__2 
       (.I0(quad_correction_before_add_temp[28]),
        .I1(quad_correction_before_add_temp[27]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_27__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_28__2 
       (.I0(quad_correction_before_add_temp[25]),
        .I1(quad_correction_before_add_temp[26]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_28__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29__2 
       (.I0(quad_correction_before_add_temp[24]),
        .I1(quad_correction_before_add_temp[23]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29__2_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__2 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__1_n_0 ),
        .CO({\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__2_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__2_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter3_out1_reg[30] [26],\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_7__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_8__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_9__2_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__2_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_11__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_13__2_n_0 }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__2 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__1_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__2_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__2_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_61__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_62__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_63__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_64__1_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__2_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_65__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_66__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_67__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_68__1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_31__2 
       (.I0(\HDL_Counter3_out1_reg[30] [16]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_31__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_32__2 
       (.I0(\HDL_Counter3_out1_reg[30] [11]),
        .I1(\HDL_Counter3_out1_reg[30] [12]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_32__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_33__2 
       (.I0(\HDL_Counter3_out1_reg[30] [17]),
        .I1(\HDL_Counter3_out1_reg[30] [18]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_33__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_34__2 
       (.I0(\HDL_Counter3_out1_reg[30] [16]),
        .I1(\HDL_Counter3_out1_reg[30] [15]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_34__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_35__2 
       (.I0(\HDL_Counter3_out1_reg[30] [13]),
        .I1(\HDL_Counter3_out1_reg[30] [14]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_35__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_36__2 
       (.I0(\HDL_Counter3_out1_reg[30] [11]),
        .I1(\HDL_Counter3_out1_reg[30] [12]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_36__2_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__1_n_0 ),
        .CO({\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_CO_UNCONNECTED [3],\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_16__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17__2_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_O_UNCONNECTED [3:0]),
        .S({1'b0,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_18__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20__2_n_0 }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__2 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__1_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__2_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__2_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_77__1_n_0 ,1'b0,1'b0,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_78__1_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__2_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_79__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_80__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_81__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_82__1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42__2 
       (.I0(Q[25]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42__2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_43__2 
       (.I0(Q[22]),
        .I1(Q[23]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_43__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44__2 
       (.I0(Q[20]),
        .I1(Q[21]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44__2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45__2 
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_46__2 
       (.I0(Q[25]),
        .I1(Q[24]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_46__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_47__2 
       (.I0(Q[22]),
        .I1(Q[23]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_47__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_48__2 
       (.I0(Q[20]),
        .I1(Q[21]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_48__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49__2 
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49__2_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__1_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_22__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_23__1_n_0 ,quad_correction_before_add_temp[26],\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_25__1_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_27__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_28__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29__2_n_0 }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__2 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__1_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__2_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__2_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_84__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_85__1_n_0 ,quad_correction_before_add_temp[10],\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_87__1_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__2_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_88__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_89__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_90__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_91__1_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_52__2 
       (.I0(quad_correction_before_add_temp[15]),
        .I1(quad_correction_before_add_temp[16]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_52__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_53__2 
       (.I0(quad_correction_before_add_temp[21]),
        .I1(quad_correction_before_add_temp[22]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_53__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_54__2 
       (.I0(quad_correction_before_add_temp[19]),
        .I1(quad_correction_before_add_temp[20]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_54__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_55__2 
       (.I0(quad_correction_before_add_temp[17]),
        .I1(quad_correction_before_add_temp[18]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_55__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_56__1 
       (.I0(quad_correction_before_add_temp[16]),
        .I1(quad_correction_before_add_temp[15]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_56__1_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__1 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__2_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__1_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__1_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_31__2_n_0 ,1'b0,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_32__2_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__1_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_33__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_34__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_35__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_36__2_n_0 }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__1 
       (.CI(1'b0),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__1_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__1_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__1_n_3 }),
        .CYINIT(1'b1),
        .DI({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_96__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_97__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_98__1_n_0 ,1'b0}),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__1_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_99__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_100__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_101__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_102__1_n_0 }));
  LUT2 #(
    .INIT(4'h7)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_61__1 
       (.I0(\HDL_Counter3_out1_reg[30] [9]),
        .I1(\HDL_Counter3_out1_reg[30] [10]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_61__1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_62__1 
       (.I0(\HDL_Counter3_out1_reg[30] [7]),
        .I1(\HDL_Counter3_out1_reg[30] [8]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_62__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_63__1 
       (.I0(\HDL_Counter3_out1_reg[30] [6]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_63__1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_64__1 
       (.I0(\HDL_Counter3_out1_reg[30] [3]),
        .I1(\HDL_Counter3_out1_reg[30] [4]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_64__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_65__1 
       (.I0(\HDL_Counter3_out1_reg[30] [9]),
        .I1(\HDL_Counter3_out1_reg[30] [10]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_65__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_66__1 
       (.I0(\HDL_Counter3_out1_reg[30] [7]),
        .I1(\HDL_Counter3_out1_reg[30] [8]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_66__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_67__1 
       (.I0(\HDL_Counter3_out1_reg[30] [6]),
        .I1(\HDL_Counter3_out1_reg[30] [5]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_67__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_68__1 
       (.I0(\HDL_Counter3_out1_reg[30] [3]),
        .I1(\HDL_Counter3_out1_reg[30] [4]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_68__1_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__1 
       (.CI(1'b0),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__1_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__1_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_108__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_109__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_110__1_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__1_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_111__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_112__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_113__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_114__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_77__1 
       (.I0(Q[17]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_77__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_78__1 
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_78__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_79__1 
       (.I0(Q[17]),
        .I1(Q[16]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_79__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_7__2 
       (.I0(\HDL_Counter3_out1_reg[30] [23]),
        .I1(\HDL_Counter3_out1_reg[30] [24]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_80__1 
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_80__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_81__1 
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_81__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_82__1 
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_82__1_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__1 
       (.CI(1'b0),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__1_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__1_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__1_n_3 }),
        .CYINIT(1'b1),
        .DI({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_115__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_116__1_n_0 ,1'b0,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_117__1_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__1_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_118__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_119__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_120__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_121__1_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_84__1 
       (.I0(quad_correction_before_add_temp[13]),
        .I1(quad_correction_before_add_temp[14]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_84__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_85__1 
       (.I0(quad_correction_before_add_temp[11]),
        .I1(quad_correction_before_add_temp[12]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_85__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_87__1 
       (.I0(quad_correction_before_add_temp[7]),
        .I1(quad_correction_before_add_temp[8]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_87__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_88__1 
       (.I0(quad_correction_before_add_temp[13]),
        .I1(quad_correction_before_add_temp[14]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_88__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_89__1 
       (.I0(quad_correction_before_add_temp[11]),
        .I1(quad_correction_before_add_temp[12]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_89__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_8__1 
       (.I0(\HDL_Counter3_out1_reg[30] [22]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_90__1 
       (.I0(quad_correction_before_add_temp[9]),
        .I1(quad_correction_before_add_temp[10]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_90__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_91__1 
       (.I0(quad_correction_before_add_temp[7]),
        .I1(quad_correction_before_add_temp[8]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_91__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_96__1 
       (.I0(\HDL_Counter3_out1_reg[30] [1]),
        .I1(\HDL_Counter3_out1_reg[30] [2]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_96__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_97__1 
       (.I0(quad_correction_before_sub_temp[4]),
        .I1(\HDL_Counter3_out1_reg[30] [0]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_97__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_98__1 
       (.I0(quad_correction_before_sub_temp[2]),
        .I1(quad_correction_before_sub_temp[3]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_98__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_99__1 
       (.I0(\HDL_Counter3_out1_reg[30] [1]),
        .I1(\HDL_Counter3_out1_reg[30] [2]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_99__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_9__2 
       (.I0(\HDL_Counter3_out1_reg[30] [19]),
        .I1(\HDL_Counter3_out1_reg[30] [20]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_9__2_n_0 ));
  FDRE \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDCE \negate_reg_reg_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(negate_reg_reg_reg_gate_n_0),
        .Q(\negate_reg_reg_reg_n_0_[5] ));
  LUT2 #(
    .INIT(4'h8)) 
    negate_reg_reg_reg_gate
       (.I0(\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(negate_reg_reg_reg_gate_n_0));
  FDCE \x1_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(x1_p));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[11]_i_2__3 
       (.I0(z1_p[31]),
        .I1(y1_p[29]),
        .O(\x2_p[11]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[11]_i_3__3 
       (.I0(x1_p),
        .I1(y1_p[31]),
        .I2(z1_p[31]),
        .O(\x2_p[11]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[11]_i_4__3 
       (.I0(z1_p[31]),
        .I1(y1_p[29]),
        .O(\x2_p[11]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[11]_i_5__2 
       (.I0(x1_p),
        .I1(y1_p[31]),
        .I2(z1_p[31]),
        .O(\x2_p[11]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[15]_i_2__3 
       (.I0(x1_p),
        .I1(y1_p[29]),
        .I2(z1_p[31]),
        .O(\x2_p[15]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[15]_i_3__3 
       (.I0(z1_p[31]),
        .I1(y1_p[29]),
        .O(\x2_p[15]_i_3__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[15]_i_4__2 
       (.I0(x1_p),
        .I1(y1_p[31]),
        .I2(z1_p[31]),
        .O(\x2_p[15]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[15]_i_5__3 
       (.I0(x1_p),
        .I1(y1_p[29]),
        .I2(z1_p[31]),
        .O(\x2_p[15]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[19]_i_2__3 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[19]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[19]_i_3__3 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[19]_i_3__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[19]_i_4__2 
       (.I0(x1_p),
        .I1(y1_p[31]),
        .I2(z1_p[31]),
        .O(\x2_p[19]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[19]_i_5__2 
       (.I0(x1_p),
        .I1(y1_p[29]),
        .I2(z1_p[31]),
        .O(\x2_p[19]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[23]_i_2__2 
       (.I0(x1_p),
        .I1(y1_p[31]),
        .I2(z1_p[31]),
        .O(\x2_p[23]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[23]_i_3__2 
       (.I0(x1_p),
        .I1(y1_p[29]),
        .I2(z1_p[31]),
        .O(\x2_p[23]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[23]_i_4__2 
       (.I0(x1_p),
        .I1(y1_p[29]),
        .I2(z1_p[31]),
        .O(\x2_p[23]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[23]_i_5__2 
       (.I0(z1_p[31]),
        .I1(y1_p[29]),
        .O(\x2_p[23]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[27]_i_2__2 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[27]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[27]_i_3__2 
       (.I0(x1_p),
        .I1(y1_p[31]),
        .I2(z1_p[31]),
        .O(\x2_p[27]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[27]_i_4__2 
       (.I0(x1_p),
        .I1(y1_p[29]),
        .I2(z1_p[31]),
        .O(\x2_p[27]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[27]_i_5__2 
       (.I0(z1_p[31]),
        .I1(y1_p[29]),
        .O(\x2_p[27]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[31]_i_2__2 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[31]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[31]_i_3__2 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[31]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[31]_i_4__2 
       (.I0(x1_p),
        .I1(y1_p[31]),
        .I2(z1_p[31]),
        .O(\x2_p[31]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[31]_i_5__2 
       (.I0(z1_p[31]),
        .I1(y1_p[29]),
        .O(\x2_p[31]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x2_p[3]_i_2__3 
       (.I0(z1_p[31]),
        .O(\x2_p[3]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[3]_i_3__3 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[3]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[3]_i_4__3 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[3]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[3]_i_5__3 
       (.I0(x1_p),
        .I1(y1_p[31]),
        .I2(z1_p[31]),
        .O(\x2_p[3]_i_5__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[3]_i_6__3 
       (.I0(x1_p),
        .I1(y1_p[29]),
        .I2(z1_p[31]),
        .O(\x2_p[3]_i_6__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[7]_i_2__2 
       (.I0(x1_p),
        .I1(y1_p[29]),
        .I2(z1_p[31]),
        .O(\x2_p[7]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[7]_i_3__3 
       (.I0(z1_p[31]),
        .I1(y1_p[29]),
        .O(\x2_p[7]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[7]_i_4__3 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[7]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[7]_i_5__3 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[7]_i_5__3_n_0 ));
  FDCE \x2_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[3]_i_1__3_n_7 ),
        .Q(\x2_p_reg_n_0_[0] ));
  FDCE \x2_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[11]_i_1__3_n_5 ),
        .Q(\x2_p_reg_n_0_[10] ));
  FDCE \x2_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[11]_i_1__3_n_4 ),
        .Q(\x2_p_reg_n_0_[11] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[11]_i_1__3 
       (.CI(\x2_p_reg[7]_i_1__3_n_0 ),
        .CO({\x2_p_reg[11]_i_1__3_n_0 ,\x2_p_reg[11]_i_1__3_n_1 ,\x2_p_reg[11]_i_1__3_n_2 ,\x2_p_reg[11]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,x1_p,1'b0,x1_p}),
        .O({\x2_p_reg[11]_i_1__3_n_4 ,\x2_p_reg[11]_i_1__3_n_5 ,\x2_p_reg[11]_i_1__3_n_6 ,\x2_p_reg[11]_i_1__3_n_7 }),
        .S({\x2_p[11]_i_2__3_n_0 ,\x2_p[11]_i_3__3_n_0 ,\x2_p[11]_i_4__3_n_0 ,\x2_p[11]_i_5__2_n_0 }));
  FDCE \x2_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[15]_i_1__3_n_7 ),
        .Q(\x2_p_reg_n_0_[12] ));
  FDCE \x2_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[15]_i_1__3_n_6 ),
        .Q(\x2_p_reg_n_0_[13] ));
  FDCE \x2_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[15]_i_1__3_n_5 ),
        .Q(\x2_p_reg_n_0_[14] ));
  FDCE \x2_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[15]_i_1__3_n_4 ),
        .Q(\x2_p_reg_n_0_[15] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[15]_i_1__3 
       (.CI(\x2_p_reg[11]_i_1__3_n_0 ),
        .CO({\x2_p_reg[15]_i_1__3_n_0 ,\x2_p_reg[15]_i_1__3_n_1 ,\x2_p_reg[15]_i_1__3_n_2 ,\x2_p_reg[15]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({x1_p,1'b0,x1_p,x1_p}),
        .O({\x2_p_reg[15]_i_1__3_n_4 ,\x2_p_reg[15]_i_1__3_n_5 ,\x2_p_reg[15]_i_1__3_n_6 ,\x2_p_reg[15]_i_1__3_n_7 }),
        .S({\x2_p[15]_i_2__3_n_0 ,\x2_p[15]_i_3__3_n_0 ,\x2_p[15]_i_4__2_n_0 ,\x2_p[15]_i_5__3_n_0 }));
  FDCE \x2_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[19]_i_1__3_n_7 ),
        .Q(\x2_p_reg_n_0_[16] ));
  FDCE \x2_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[19]_i_1__3_n_6 ),
        .Q(\x2_p_reg_n_0_[17] ));
  FDCE \x2_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[19]_i_1__3_n_5 ),
        .Q(\x2_p_reg_n_0_[18] ));
  FDCE \x2_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[19]_i_1__3_n_4 ),
        .Q(\x2_p_reg_n_0_[19] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[19]_i_1__3 
       (.CI(\x2_p_reg[15]_i_1__3_n_0 ),
        .CO({\x2_p_reg[19]_i_1__3_n_0 ,\x2_p_reg[19]_i_1__3_n_1 ,\x2_p_reg[19]_i_1__3_n_2 ,\x2_p_reg[19]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,x1_p,x1_p}),
        .O({\x2_p_reg[19]_i_1__3_n_4 ,\x2_p_reg[19]_i_1__3_n_5 ,\x2_p_reg[19]_i_1__3_n_6 ,\x2_p_reg[19]_i_1__3_n_7 }),
        .S({\x2_p[19]_i_2__3_n_0 ,\x2_p[19]_i_3__3_n_0 ,\x2_p[19]_i_4__2_n_0 ,\x2_p[19]_i_5__2_n_0 }));
  FDCE \x2_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[3]_i_1__3_n_6 ),
        .Q(\x2_p_reg_n_0_[1] ));
  FDCE \x2_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[23]_i_1__2_n_7 ),
        .Q(\x2_p_reg_n_0_[20] ));
  FDCE \x2_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[23]_i_1__2_n_6 ),
        .Q(\x2_p_reg_n_0_[21] ));
  FDCE \x2_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[23]_i_1__2_n_5 ),
        .Q(\x2_p_reg_n_0_[22] ));
  FDCE \x2_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[23]_i_1__2_n_4 ),
        .Q(\x2_p_reg_n_0_[23] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[23]_i_1__2 
       (.CI(\x2_p_reg[19]_i_1__3_n_0 ),
        .CO({\x2_p_reg[23]_i_1__2_n_0 ,\x2_p_reg[23]_i_1__2_n_1 ,\x2_p_reg[23]_i_1__2_n_2 ,\x2_p_reg[23]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({x1_p,x1_p,x1_p,1'b0}),
        .O({\x2_p_reg[23]_i_1__2_n_4 ,\x2_p_reg[23]_i_1__2_n_5 ,\x2_p_reg[23]_i_1__2_n_6 ,\x2_p_reg[23]_i_1__2_n_7 }),
        .S({\x2_p[23]_i_2__2_n_0 ,\x2_p[23]_i_3__2_n_0 ,\x2_p[23]_i_4__2_n_0 ,\x2_p[23]_i_5__2_n_0 }));
  FDCE \x2_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[27]_i_1__2_n_7 ),
        .Q(\x2_p_reg_n_0_[24] ));
  FDCE \x2_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[27]_i_1__2_n_6 ),
        .Q(\x2_p_reg_n_0_[25] ));
  FDCE \x2_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[27]_i_1__2_n_5 ),
        .Q(\x2_p_reg_n_0_[26] ));
  FDCE \x2_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[27]_i_1__2_n_4 ),
        .Q(\x2_p_reg_n_0_[27] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[27]_i_1__2 
       (.CI(\x2_p_reg[23]_i_1__2_n_0 ),
        .CO({\x2_p_reg[27]_i_1__2_n_0 ,\x2_p_reg[27]_i_1__2_n_1 ,\x2_p_reg[27]_i_1__2_n_2 ,\x2_p_reg[27]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,x1_p,x1_p,1'b0}),
        .O({\x2_p_reg[27]_i_1__2_n_4 ,\x2_p_reg[27]_i_1__2_n_5 ,\x2_p_reg[27]_i_1__2_n_6 ,\x2_p_reg[27]_i_1__2_n_7 }),
        .S({\x2_p[27]_i_2__2_n_0 ,\x2_p[27]_i_3__2_n_0 ,\x2_p[27]_i_4__2_n_0 ,\x2_p[27]_i_5__2_n_0 }));
  FDCE \x2_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[31]_i_1__2_n_7 ),
        .Q(\x2_p_reg_n_0_[28] ));
  FDCE \x2_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[31]_i_1__2_n_6 ),
        .Q(\x2_p_reg_n_0_[29] ));
  FDCE \x2_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[3]_i_1__3_n_5 ),
        .Q(\x2_p_reg_n_0_[2] ));
  FDCE \x2_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[31]_i_1__2_n_5 ),
        .Q(\x2_p_reg_n_0_[30] ));
  FDCE \x2_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[31]_i_1__2_n_4 ),
        .Q(B0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[31]_i_1__2 
       (.CI(\x2_p_reg[27]_i_1__2_n_0 ),
        .CO({\NLW_x2_p_reg[31]_i_1__2_CO_UNCONNECTED [3],\x2_p_reg[31]_i_1__2_n_1 ,\x2_p_reg[31]_i_1__2_n_2 ,\x2_p_reg[31]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,x1_p,1'b0}),
        .O({\x2_p_reg[31]_i_1__2_n_4 ,\x2_p_reg[31]_i_1__2_n_5 ,\x2_p_reg[31]_i_1__2_n_6 ,\x2_p_reg[31]_i_1__2_n_7 }),
        .S({\x2_p[31]_i_2__2_n_0 ,\x2_p[31]_i_3__2_n_0 ,\x2_p[31]_i_4__2_n_0 ,\x2_p[31]_i_5__2_n_0 }));
  FDCE \x2_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[3]_i_1__3_n_4 ),
        .Q(\x2_p_reg_n_0_[3] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[3]_i_1__3 
       (.CI(1'b0),
        .CO({\x2_p_reg[3]_i_1__3_n_0 ,\x2_p_reg[3]_i_1__3_n_1 ,\x2_p_reg[3]_i_1__3_n_2 ,\x2_p_reg[3]_i_1__3_n_3 }),
        .CYINIT(\x2_p[3]_i_2__3_n_0 ),
        .DI({1'b0,1'b0,x1_p,x1_p}),
        .O({\x2_p_reg[3]_i_1__3_n_4 ,\x2_p_reg[3]_i_1__3_n_5 ,\x2_p_reg[3]_i_1__3_n_6 ,\x2_p_reg[3]_i_1__3_n_7 }),
        .S({\x2_p[3]_i_3__3_n_0 ,\x2_p[3]_i_4__3_n_0 ,\x2_p[3]_i_5__3_n_0 ,\x2_p[3]_i_6__3_n_0 }));
  FDCE \x2_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[7]_i_1__3_n_7 ),
        .Q(\x2_p_reg_n_0_[4] ));
  FDCE \x2_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[7]_i_1__3_n_6 ),
        .Q(\x2_p_reg_n_0_[5] ));
  FDCE \x2_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[7]_i_1__3_n_5 ),
        .Q(\x2_p_reg_n_0_[6] ));
  FDCE \x2_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[7]_i_1__3_n_4 ),
        .Q(\x2_p_reg_n_0_[7] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[7]_i_1__3 
       (.CI(\x2_p_reg[3]_i_1__3_n_0 ),
        .CO({\x2_p_reg[7]_i_1__3_n_0 ,\x2_p_reg[7]_i_1__3_n_1 ,\x2_p_reg[7]_i_1__3_n_2 ,\x2_p_reg[7]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({x1_p,1'b0,1'b0,1'b0}),
        .O({\x2_p_reg[7]_i_1__3_n_4 ,\x2_p_reg[7]_i_1__3_n_5 ,\x2_p_reg[7]_i_1__3_n_6 ,\x2_p_reg[7]_i_1__3_n_7 }),
        .S({\x2_p[7]_i_2__2_n_0 ,\x2_p[7]_i_3__3_n_0 ,\x2_p[7]_i_4__3_n_0 ,\x2_p[7]_i_5__3_n_0 }));
  FDCE \x2_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[11]_i_1__3_n_7 ),
        .Q(\x2_p_reg_n_0_[8] ));
  FDCE \x2_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[11]_i_1__3_n_6 ),
        .Q(\x2_p_reg_n_0_[9] ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[11]_i_2__3 
       (.I0(\x2_p_reg_n_0_[11] ),
        .I1(y2_p[13]),
        .I2(z2_p[31]),
        .O(\x3_p[11]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[11]_i_3__3 
       (.I0(\x2_p_reg_n_0_[10] ),
        .I1(y2_p[12]),
        .I2(z2_p[31]),
        .O(\x3_p[11]_i_3__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[11]_i_4__3 
       (.I0(\x2_p_reg_n_0_[9] ),
        .I1(y2_p[11]),
        .I2(z2_p[31]),
        .O(\x3_p[11]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[11]_i_5__3 
       (.I0(\x2_p_reg_n_0_[8] ),
        .I1(y2_p[10]),
        .I2(z2_p[31]),
        .O(\x3_p[11]_i_5__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[15]_i_2__3 
       (.I0(\x2_p_reg_n_0_[15] ),
        .I1(y2_p[17]),
        .I2(z2_p[31]),
        .O(\x3_p[15]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[15]_i_3__3 
       (.I0(\x2_p_reg_n_0_[14] ),
        .I1(y2_p[16]),
        .I2(z2_p[31]),
        .O(\x3_p[15]_i_3__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[15]_i_4__3 
       (.I0(\x2_p_reg_n_0_[13] ),
        .I1(y2_p[15]),
        .I2(z2_p[31]),
        .O(\x3_p[15]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[15]_i_5__3 
       (.I0(\x2_p_reg_n_0_[12] ),
        .I1(y2_p[14]),
        .I2(z2_p[31]),
        .O(\x3_p[15]_i_5__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[19]_i_2__3 
       (.I0(\x2_p_reg_n_0_[19] ),
        .I1(y2_p[21]),
        .I2(z2_p[31]),
        .O(\x3_p[19]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[19]_i_3__3 
       (.I0(\x2_p_reg_n_0_[18] ),
        .I1(y2_p[20]),
        .I2(z2_p[31]),
        .O(\x3_p[19]_i_3__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[19]_i_4__3 
       (.I0(\x2_p_reg_n_0_[17] ),
        .I1(y2_p[19]),
        .I2(z2_p[31]),
        .O(\x3_p[19]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[19]_i_5__3 
       (.I0(\x2_p_reg_n_0_[16] ),
        .I1(y2_p[18]),
        .I2(z2_p[31]),
        .O(\x3_p[19]_i_5__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[23]_i_2__2 
       (.I0(\x2_p_reg_n_0_[23] ),
        .I1(y2_p[25]),
        .I2(z2_p[31]),
        .O(\x3_p[23]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[23]_i_3__2 
       (.I0(\x2_p_reg_n_0_[22] ),
        .I1(y2_p[24]),
        .I2(z2_p[31]),
        .O(\x3_p[23]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[23]_i_4__2 
       (.I0(\x2_p_reg_n_0_[21] ),
        .I1(y2_p[23]),
        .I2(z2_p[31]),
        .O(\x3_p[23]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[23]_i_5__2 
       (.I0(\x2_p_reg_n_0_[20] ),
        .I1(y2_p[22]),
        .I2(z2_p[31]),
        .O(\x3_p[23]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[27]_i_2__2 
       (.I0(\x2_p_reg_n_0_[27] ),
        .I1(y2_p[29]),
        .I2(z2_p[31]),
        .O(\x3_p[27]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[27]_i_3__2 
       (.I0(\x2_p_reg_n_0_[26] ),
        .I1(y2_p[28]),
        .I2(z2_p[31]),
        .O(\x3_p[27]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[27]_i_4__2 
       (.I0(\x2_p_reg_n_0_[25] ),
        .I1(y2_p[27]),
        .I2(z2_p[31]),
        .O(\x3_p[27]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[27]_i_5__2 
       (.I0(\x2_p_reg_n_0_[24] ),
        .I1(y2_p[26]),
        .I2(z2_p[31]),
        .O(\x3_p[27]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[31]_i_2__2 
       (.I0(B0),
        .I1(y2_p[31]),
        .I2(z2_p[31]),
        .O(\x3_p[31]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[31]_i_3__2 
       (.I0(\x2_p_reg_n_0_[30] ),
        .I1(y2_p[31]),
        .I2(z2_p[31]),
        .O(\x3_p[31]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[31]_i_4__2 
       (.I0(\x2_p_reg_n_0_[29] ),
        .I1(y2_p[31]),
        .I2(z2_p[31]),
        .O(\x3_p[31]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[31]_i_5__2 
       (.I0(\x2_p_reg_n_0_[28] ),
        .I1(y2_p[30]),
        .I2(z2_p[31]),
        .O(\x3_p[31]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x3_p[3]_i_2__3 
       (.I0(z2_p[31]),
        .O(\x3_p[3]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[3]_i_3__3 
       (.I0(\x2_p_reg_n_0_[3] ),
        .I1(y2_p[5]),
        .I2(z2_p[31]),
        .O(\x3_p[3]_i_3__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[3]_i_4__3 
       (.I0(\x2_p_reg_n_0_[2] ),
        .I1(y2_p[4]),
        .I2(z2_p[31]),
        .O(\x3_p[3]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[3]_i_5__3 
       (.I0(\x2_p_reg_n_0_[1] ),
        .I1(y2_p[3]),
        .I2(z2_p[31]),
        .O(\x3_p[3]_i_5__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[3]_i_6__3 
       (.I0(\x2_p_reg_n_0_[0] ),
        .I1(y2_p[2]),
        .I2(z2_p[31]),
        .O(\x3_p[3]_i_6__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[7]_i_2__3 
       (.I0(\x2_p_reg_n_0_[7] ),
        .I1(y2_p[9]),
        .I2(z2_p[31]),
        .O(\x3_p[7]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[7]_i_3__3 
       (.I0(\x2_p_reg_n_0_[6] ),
        .I1(y2_p[8]),
        .I2(z2_p[31]),
        .O(\x3_p[7]_i_3__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[7]_i_4__3 
       (.I0(\x2_p_reg_n_0_[5] ),
        .I1(y2_p[7]),
        .I2(z2_p[31]),
        .O(\x3_p[7]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[7]_i_5__3 
       (.I0(\x2_p_reg_n_0_[4] ),
        .I1(y2_p[6]),
        .I2(z2_p[31]),
        .O(\x3_p[7]_i_5__3_n_0 ));
  FDCE \x3_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[3]_i_1__3_n_7 ),
        .Q(x3_p[0]));
  FDCE \x3_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[11]_i_1__3_n_5 ),
        .Q(x3_p[10]));
  FDCE \x3_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[11]_i_1__3_n_4 ),
        .Q(x3_p[11]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[11]_i_1__3 
       (.CI(\x3_p_reg[7]_i_1__3_n_0 ),
        .CO({\x3_p_reg[11]_i_1__3_n_0 ,\x3_p_reg[11]_i_1__3_n_1 ,\x3_p_reg[11]_i_1__3_n_2 ,\x3_p_reg[11]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\x2_p_reg_n_0_[11] ,\x2_p_reg_n_0_[10] ,\x2_p_reg_n_0_[9] ,\x2_p_reg_n_0_[8] }),
        .O({\x3_p_reg[11]_i_1__3_n_4 ,\x3_p_reg[11]_i_1__3_n_5 ,\x3_p_reg[11]_i_1__3_n_6 ,\x3_p_reg[11]_i_1__3_n_7 }),
        .S({\x3_p[11]_i_2__3_n_0 ,\x3_p[11]_i_3__3_n_0 ,\x3_p[11]_i_4__3_n_0 ,\x3_p[11]_i_5__3_n_0 }));
  FDCE \x3_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[15]_i_1__3_n_7 ),
        .Q(x3_p[12]));
  FDCE \x3_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[15]_i_1__3_n_6 ),
        .Q(x3_p[13]));
  FDCE \x3_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[15]_i_1__3_n_5 ),
        .Q(x3_p[14]));
  FDCE \x3_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[15]_i_1__3_n_4 ),
        .Q(x3_p[15]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[15]_i_1__3 
       (.CI(\x3_p_reg[11]_i_1__3_n_0 ),
        .CO({\x3_p_reg[15]_i_1__3_n_0 ,\x3_p_reg[15]_i_1__3_n_1 ,\x3_p_reg[15]_i_1__3_n_2 ,\x3_p_reg[15]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\x2_p_reg_n_0_[15] ,\x2_p_reg_n_0_[14] ,\x2_p_reg_n_0_[13] ,\x2_p_reg_n_0_[12] }),
        .O({\x3_p_reg[15]_i_1__3_n_4 ,\x3_p_reg[15]_i_1__3_n_5 ,\x3_p_reg[15]_i_1__3_n_6 ,\x3_p_reg[15]_i_1__3_n_7 }),
        .S({\x3_p[15]_i_2__3_n_0 ,\x3_p[15]_i_3__3_n_0 ,\x3_p[15]_i_4__3_n_0 ,\x3_p[15]_i_5__3_n_0 }));
  FDCE \x3_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[19]_i_1__3_n_7 ),
        .Q(x3_p[16]));
  FDCE \x3_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[19]_i_1__3_n_6 ),
        .Q(x3_p[17]));
  FDCE \x3_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[19]_i_1__3_n_5 ),
        .Q(x3_p[18]));
  FDCE \x3_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[19]_i_1__3_n_4 ),
        .Q(x3_p[19]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[19]_i_1__3 
       (.CI(\x3_p_reg[15]_i_1__3_n_0 ),
        .CO({\x3_p_reg[19]_i_1__3_n_0 ,\x3_p_reg[19]_i_1__3_n_1 ,\x3_p_reg[19]_i_1__3_n_2 ,\x3_p_reg[19]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\x2_p_reg_n_0_[19] ,\x2_p_reg_n_0_[18] ,\x2_p_reg_n_0_[17] ,\x2_p_reg_n_0_[16] }),
        .O({\x3_p_reg[19]_i_1__3_n_4 ,\x3_p_reg[19]_i_1__3_n_5 ,\x3_p_reg[19]_i_1__3_n_6 ,\x3_p_reg[19]_i_1__3_n_7 }),
        .S({\x3_p[19]_i_2__3_n_0 ,\x3_p[19]_i_3__3_n_0 ,\x3_p[19]_i_4__3_n_0 ,\x3_p[19]_i_5__3_n_0 }));
  FDCE \x3_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[3]_i_1__3_n_6 ),
        .Q(x3_p[1]));
  FDCE \x3_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[23]_i_1__2_n_7 ),
        .Q(x3_p[20]));
  FDCE \x3_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[23]_i_1__2_n_6 ),
        .Q(x3_p[21]));
  FDCE \x3_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[23]_i_1__2_n_5 ),
        .Q(x3_p[22]));
  FDCE \x3_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[23]_i_1__2_n_4 ),
        .Q(x3_p[23]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[23]_i_1__2 
       (.CI(\x3_p_reg[19]_i_1__3_n_0 ),
        .CO({\x3_p_reg[23]_i_1__2_n_0 ,\x3_p_reg[23]_i_1__2_n_1 ,\x3_p_reg[23]_i_1__2_n_2 ,\x3_p_reg[23]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\x2_p_reg_n_0_[23] ,\x2_p_reg_n_0_[22] ,\x2_p_reg_n_0_[21] ,\x2_p_reg_n_0_[20] }),
        .O({\x3_p_reg[23]_i_1__2_n_4 ,\x3_p_reg[23]_i_1__2_n_5 ,\x3_p_reg[23]_i_1__2_n_6 ,\x3_p_reg[23]_i_1__2_n_7 }),
        .S({\x3_p[23]_i_2__2_n_0 ,\x3_p[23]_i_3__2_n_0 ,\x3_p[23]_i_4__2_n_0 ,\x3_p[23]_i_5__2_n_0 }));
  FDCE \x3_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[27]_i_1__2_n_7 ),
        .Q(x3_p[24]));
  FDCE \x3_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[27]_i_1__2_n_6 ),
        .Q(x3_p[25]));
  FDCE \x3_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[27]_i_1__2_n_5 ),
        .Q(x3_p[26]));
  FDCE \x3_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[27]_i_1__2_n_4 ),
        .Q(x3_p[27]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[27]_i_1__2 
       (.CI(\x3_p_reg[23]_i_1__2_n_0 ),
        .CO({\x3_p_reg[27]_i_1__2_n_0 ,\x3_p_reg[27]_i_1__2_n_1 ,\x3_p_reg[27]_i_1__2_n_2 ,\x3_p_reg[27]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\x2_p_reg_n_0_[27] ,\x2_p_reg_n_0_[26] ,\x2_p_reg_n_0_[25] ,\x2_p_reg_n_0_[24] }),
        .O({\x3_p_reg[27]_i_1__2_n_4 ,\x3_p_reg[27]_i_1__2_n_5 ,\x3_p_reg[27]_i_1__2_n_6 ,\x3_p_reg[27]_i_1__2_n_7 }),
        .S({\x3_p[27]_i_2__2_n_0 ,\x3_p[27]_i_3__2_n_0 ,\x3_p[27]_i_4__2_n_0 ,\x3_p[27]_i_5__2_n_0 }));
  FDCE \x3_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[31]_i_1__2_n_7 ),
        .Q(x3_p[28]));
  FDCE \x3_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[31]_i_1__2_n_6 ),
        .Q(x3_p[29]));
  FDCE \x3_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[3]_i_1__3_n_5 ),
        .Q(x3_p[2]));
  FDCE \x3_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[31]_i_1__2_n_5 ),
        .Q(x3_p[30]));
  FDCE \x3_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[31]_i_1__2_n_4 ),
        .Q(x3_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[31]_i_1__2 
       (.CI(\x3_p_reg[27]_i_1__2_n_0 ),
        .CO({\NLW_x3_p_reg[31]_i_1__2_CO_UNCONNECTED [3],\x3_p_reg[31]_i_1__2_n_1 ,\x3_p_reg[31]_i_1__2_n_2 ,\x3_p_reg[31]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\x2_p_reg_n_0_[30] ,\x2_p_reg_n_0_[29] ,\x2_p_reg_n_0_[28] }),
        .O({\x3_p_reg[31]_i_1__2_n_4 ,\x3_p_reg[31]_i_1__2_n_5 ,\x3_p_reg[31]_i_1__2_n_6 ,\x3_p_reg[31]_i_1__2_n_7 }),
        .S({\x3_p[31]_i_2__2_n_0 ,\x3_p[31]_i_3__2_n_0 ,\x3_p[31]_i_4__2_n_0 ,\x3_p[31]_i_5__2_n_0 }));
  FDCE \x3_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[3]_i_1__3_n_4 ),
        .Q(x3_p[3]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[3]_i_1__3 
       (.CI(1'b0),
        .CO({\x3_p_reg[3]_i_1__3_n_0 ,\x3_p_reg[3]_i_1__3_n_1 ,\x3_p_reg[3]_i_1__3_n_2 ,\x3_p_reg[3]_i_1__3_n_3 }),
        .CYINIT(\x3_p[3]_i_2__3_n_0 ),
        .DI({\x2_p_reg_n_0_[3] ,\x2_p_reg_n_0_[2] ,\x2_p_reg_n_0_[1] ,\x2_p_reg_n_0_[0] }),
        .O({\x3_p_reg[3]_i_1__3_n_4 ,\x3_p_reg[3]_i_1__3_n_5 ,\x3_p_reg[3]_i_1__3_n_6 ,\x3_p_reg[3]_i_1__3_n_7 }),
        .S({\x3_p[3]_i_3__3_n_0 ,\x3_p[3]_i_4__3_n_0 ,\x3_p[3]_i_5__3_n_0 ,\x3_p[3]_i_6__3_n_0 }));
  FDCE \x3_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[7]_i_1__3_n_7 ),
        .Q(x3_p[4]));
  FDCE \x3_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[7]_i_1__3_n_6 ),
        .Q(x3_p[5]));
  FDCE \x3_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[7]_i_1__3_n_5 ),
        .Q(x3_p[6]));
  FDCE \x3_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[7]_i_1__3_n_4 ),
        .Q(x3_p[7]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[7]_i_1__3 
       (.CI(\x3_p_reg[3]_i_1__3_n_0 ),
        .CO({\x3_p_reg[7]_i_1__3_n_0 ,\x3_p_reg[7]_i_1__3_n_1 ,\x3_p_reg[7]_i_1__3_n_2 ,\x3_p_reg[7]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\x2_p_reg_n_0_[7] ,\x2_p_reg_n_0_[6] ,\x2_p_reg_n_0_[5] ,\x2_p_reg_n_0_[4] }),
        .O({\x3_p_reg[7]_i_1__3_n_4 ,\x3_p_reg[7]_i_1__3_n_5 ,\x3_p_reg[7]_i_1__3_n_6 ,\x3_p_reg[7]_i_1__3_n_7 }),
        .S({\x3_p[7]_i_2__3_n_0 ,\x3_p[7]_i_3__3_n_0 ,\x3_p[7]_i_4__3_n_0 ,\x3_p[7]_i_5__3_n_0 }));
  FDCE \x3_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[11]_i_1__3_n_7 ),
        .Q(x3_p[8]));
  FDCE \x3_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[11]_i_1__3_n_6 ),
        .Q(x3_p[9]));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[11]_i_2__3 
       (.I0(x3_p[11]),
        .I1(y3_p[14]),
        .I2(z3_p[31]),
        .O(\x4_p[11]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[11]_i_3__3 
       (.I0(x3_p[10]),
        .I1(y3_p[13]),
        .I2(z3_p[31]),
        .O(\x4_p[11]_i_3__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[11]_i_4__3 
       (.I0(x3_p[9]),
        .I1(y3_p[12]),
        .I2(z3_p[31]),
        .O(\x4_p[11]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[11]_i_5__3 
       (.I0(x3_p[8]),
        .I1(y3_p[11]),
        .I2(z3_p[31]),
        .O(\x4_p[11]_i_5__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[15]_i_2__3 
       (.I0(x3_p[15]),
        .I1(y3_p[18]),
        .I2(z3_p[31]),
        .O(\x4_p[15]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[15]_i_3__3 
       (.I0(x3_p[14]),
        .I1(y3_p[17]),
        .I2(z3_p[31]),
        .O(\x4_p[15]_i_3__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[15]_i_4__3 
       (.I0(x3_p[13]),
        .I1(y3_p[16]),
        .I2(z3_p[31]),
        .O(\x4_p[15]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[15]_i_5__3 
       (.I0(x3_p[12]),
        .I1(y3_p[15]),
        .I2(z3_p[31]),
        .O(\x4_p[15]_i_5__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[19]_i_2__3 
       (.I0(x3_p[19]),
        .I1(y3_p[22]),
        .I2(z3_p[31]),
        .O(\x4_p[19]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[19]_i_3__3 
       (.I0(x3_p[18]),
        .I1(y3_p[21]),
        .I2(z3_p[31]),
        .O(\x4_p[19]_i_3__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[19]_i_4__3 
       (.I0(x3_p[17]),
        .I1(y3_p[20]),
        .I2(z3_p[31]),
        .O(\x4_p[19]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[19]_i_5__3 
       (.I0(x3_p[16]),
        .I1(y3_p[19]),
        .I2(z3_p[31]),
        .O(\x4_p[19]_i_5__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[23]_i_2__2 
       (.I0(x3_p[23]),
        .I1(y3_p[26]),
        .I2(z3_p[31]),
        .O(\x4_p[23]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[23]_i_3__2 
       (.I0(x3_p[22]),
        .I1(y3_p[25]),
        .I2(z3_p[31]),
        .O(\x4_p[23]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[23]_i_4__2 
       (.I0(x3_p[21]),
        .I1(y3_p[24]),
        .I2(z3_p[31]),
        .O(\x4_p[23]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[23]_i_5__2 
       (.I0(x3_p[20]),
        .I1(y3_p[23]),
        .I2(z3_p[31]),
        .O(\x4_p[23]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[27]_i_2__2 
       (.I0(x3_p[27]),
        .I1(y3_p[30]),
        .I2(z3_p[31]),
        .O(\x4_p[27]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[27]_i_3__2 
       (.I0(x3_p[26]),
        .I1(y3_p[29]),
        .I2(z3_p[31]),
        .O(\x4_p[27]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[27]_i_4__2 
       (.I0(x3_p[25]),
        .I1(y3_p[28]),
        .I2(z3_p[31]),
        .O(\x4_p[27]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[27]_i_5__2 
       (.I0(x3_p[24]),
        .I1(y3_p[27]),
        .I2(z3_p[31]),
        .O(\x4_p[27]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[31]_i_2__2 
       (.I0(x3_p[31]),
        .I1(y3_p[31]),
        .I2(z3_p[31]),
        .O(\x4_p[31]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[31]_i_3__2 
       (.I0(x3_p[30]),
        .I1(y3_p[31]),
        .I2(z3_p[31]),
        .O(\x4_p[31]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[31]_i_4__2 
       (.I0(x3_p[29]),
        .I1(y3_p[31]),
        .I2(z3_p[31]),
        .O(\x4_p[31]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[31]_i_5__2 
       (.I0(x3_p[28]),
        .I1(y3_p[31]),
        .I2(z3_p[31]),
        .O(\x4_p[31]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_10__3 
       (.I0(x3_p[1]),
        .I1(y3_p[4]),
        .I2(z3_p[31]),
        .O(\x4_p[7]_i_10__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_11__3 
       (.I0(x3_p[0]),
        .I1(y3_p[3]),
        .I2(z3_p[31]),
        .O(\x4_p[7]_i_11__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_3__3 
       (.I0(x3_p[7]),
        .I1(y3_p[10]),
        .I2(z3_p[31]),
        .O(\x4_p[7]_i_3__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_4__3 
       (.I0(x3_p[6]),
        .I1(y3_p[9]),
        .I2(z3_p[31]),
        .O(\x4_p[7]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_5__3 
       (.I0(x3_p[5]),
        .I1(y3_p[8]),
        .I2(z3_p[31]),
        .O(\x4_p[7]_i_5__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_6__3 
       (.I0(x3_p[4]),
        .I1(y3_p[7]),
        .I2(z3_p[31]),
        .O(\x4_p[7]_i_6__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x4_p[7]_i_7__3 
       (.I0(z3_p[31]),
        .O(\x4_p[7]_i_7__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_8__3 
       (.I0(x3_p[3]),
        .I1(y3_p[6]),
        .I2(z3_p[31]),
        .O(\x4_p[7]_i_8__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_9__3 
       (.I0(x3_p[2]),
        .I1(y3_p[5]),
        .I2(z3_p[31]),
        .O(\x4_p[7]_i_9__3_n_0 ));
  FDCE \x4_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[11]_i_1__3_n_5 ),
        .Q(x4_p[10]));
  FDCE \x4_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[11]_i_1__3_n_4 ),
        .Q(x4_p[11]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[11]_i_1__3 
       (.CI(\x4_p_reg[7]_i_1__3_n_0 ),
        .CO({\x4_p_reg[11]_i_1__3_n_0 ,\x4_p_reg[11]_i_1__3_n_1 ,\x4_p_reg[11]_i_1__3_n_2 ,\x4_p_reg[11]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI(x3_p[11:8]),
        .O({\x4_p_reg[11]_i_1__3_n_4 ,\x4_p_reg[11]_i_1__3_n_5 ,\x4_p_reg[11]_i_1__3_n_6 ,\x4_p_reg[11]_i_1__3_n_7 }),
        .S({\x4_p[11]_i_2__3_n_0 ,\x4_p[11]_i_3__3_n_0 ,\x4_p[11]_i_4__3_n_0 ,\x4_p[11]_i_5__3_n_0 }));
  FDCE \x4_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[15]_i_1__3_n_7 ),
        .Q(x4_p[12]));
  FDCE \x4_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[15]_i_1__3_n_6 ),
        .Q(x4_p[13]));
  FDCE \x4_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[15]_i_1__3_n_5 ),
        .Q(x4_p[14]));
  FDCE \x4_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[15]_i_1__3_n_4 ),
        .Q(x4_p[15]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[15]_i_1__3 
       (.CI(\x4_p_reg[11]_i_1__3_n_0 ),
        .CO({\x4_p_reg[15]_i_1__3_n_0 ,\x4_p_reg[15]_i_1__3_n_1 ,\x4_p_reg[15]_i_1__3_n_2 ,\x4_p_reg[15]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI(x3_p[15:12]),
        .O({\x4_p_reg[15]_i_1__3_n_4 ,\x4_p_reg[15]_i_1__3_n_5 ,\x4_p_reg[15]_i_1__3_n_6 ,\x4_p_reg[15]_i_1__3_n_7 }),
        .S({\x4_p[15]_i_2__3_n_0 ,\x4_p[15]_i_3__3_n_0 ,\x4_p[15]_i_4__3_n_0 ,\x4_p[15]_i_5__3_n_0 }));
  FDCE \x4_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[19]_i_1__3_n_7 ),
        .Q(x4_p[16]));
  FDCE \x4_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[19]_i_1__3_n_6 ),
        .Q(x4_p[17]));
  FDCE \x4_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[19]_i_1__3_n_5 ),
        .Q(x4_p[18]));
  FDCE \x4_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[19]_i_1__3_n_4 ),
        .Q(x4_p[19]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[19]_i_1__3 
       (.CI(\x4_p_reg[15]_i_1__3_n_0 ),
        .CO({\x4_p_reg[19]_i_1__3_n_0 ,\x4_p_reg[19]_i_1__3_n_1 ,\x4_p_reg[19]_i_1__3_n_2 ,\x4_p_reg[19]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI(x3_p[19:16]),
        .O({\x4_p_reg[19]_i_1__3_n_4 ,\x4_p_reg[19]_i_1__3_n_5 ,\x4_p_reg[19]_i_1__3_n_6 ,\x4_p_reg[19]_i_1__3_n_7 }),
        .S({\x4_p[19]_i_2__3_n_0 ,\x4_p[19]_i_3__3_n_0 ,\x4_p[19]_i_4__3_n_0 ,\x4_p[19]_i_5__3_n_0 }));
  FDCE \x4_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[23]_i_1__2_n_7 ),
        .Q(x4_p[20]));
  FDCE \x4_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[23]_i_1__2_n_6 ),
        .Q(x4_p[21]));
  FDCE \x4_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[23]_i_1__2_n_5 ),
        .Q(x4_p[22]));
  FDCE \x4_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[23]_i_1__2_n_4 ),
        .Q(x4_p[23]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[23]_i_1__2 
       (.CI(\x4_p_reg[19]_i_1__3_n_0 ),
        .CO({\x4_p_reg[23]_i_1__2_n_0 ,\x4_p_reg[23]_i_1__2_n_1 ,\x4_p_reg[23]_i_1__2_n_2 ,\x4_p_reg[23]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(x3_p[23:20]),
        .O({\x4_p_reg[23]_i_1__2_n_4 ,\x4_p_reg[23]_i_1__2_n_5 ,\x4_p_reg[23]_i_1__2_n_6 ,\x4_p_reg[23]_i_1__2_n_7 }),
        .S({\x4_p[23]_i_2__2_n_0 ,\x4_p[23]_i_3__2_n_0 ,\x4_p[23]_i_4__2_n_0 ,\x4_p[23]_i_5__2_n_0 }));
  FDCE \x4_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[27]_i_1__2_n_7 ),
        .Q(x4_p[24]));
  FDCE \x4_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[27]_i_1__2_n_6 ),
        .Q(x4_p[25]));
  FDCE \x4_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[27]_i_1__2_n_5 ),
        .Q(x4_p[26]));
  FDCE \x4_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[27]_i_1__2_n_4 ),
        .Q(x4_p[27]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[27]_i_1__2 
       (.CI(\x4_p_reg[23]_i_1__2_n_0 ),
        .CO({\x4_p_reg[27]_i_1__2_n_0 ,\x4_p_reg[27]_i_1__2_n_1 ,\x4_p_reg[27]_i_1__2_n_2 ,\x4_p_reg[27]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(x3_p[27:24]),
        .O({\x4_p_reg[27]_i_1__2_n_4 ,\x4_p_reg[27]_i_1__2_n_5 ,\x4_p_reg[27]_i_1__2_n_6 ,\x4_p_reg[27]_i_1__2_n_7 }),
        .S({\x4_p[27]_i_2__2_n_0 ,\x4_p[27]_i_3__2_n_0 ,\x4_p[27]_i_4__2_n_0 ,\x4_p[27]_i_5__2_n_0 }));
  FDCE \x4_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[31]_i_1__2_n_7 ),
        .Q(x4_p[28]));
  FDCE \x4_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[31]_i_1__2_n_6 ),
        .Q(x4_p[29]));
  FDCE \x4_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[31]_i_1__2_n_5 ),
        .Q(x4_p[30]));
  FDCE \x4_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[31]_i_1__2_n_4 ),
        .Q(x4_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[31]_i_1__2 
       (.CI(\x4_p_reg[27]_i_1__2_n_0 ),
        .CO({\NLW_x4_p_reg[31]_i_1__2_CO_UNCONNECTED [3],\x4_p_reg[31]_i_1__2_n_1 ,\x4_p_reg[31]_i_1__2_n_2 ,\x4_p_reg[31]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,x3_p[30:28]}),
        .O({\x4_p_reg[31]_i_1__2_n_4 ,\x4_p_reg[31]_i_1__2_n_5 ,\x4_p_reg[31]_i_1__2_n_6 ,\x4_p_reg[31]_i_1__2_n_7 }),
        .S({\x4_p[31]_i_2__2_n_0 ,\x4_p[31]_i_3__2_n_0 ,\x4_p[31]_i_4__2_n_0 ,\x4_p[31]_i_5__2_n_0 }));
  FDCE \x4_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[7]_i_1__3_n_7 ),
        .Q(x4_p[4]));
  FDCE \x4_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[7]_i_1__3_n_6 ),
        .Q(x4_p[5]));
  FDCE \x4_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[7]_i_1__3_n_5 ),
        .Q(x4_p[6]));
  FDCE \x4_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[7]_i_1__3_n_4 ),
        .Q(x4_p[7]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[7]_i_1__3 
       (.CI(\x4_p_reg[7]_i_2__3_n_0 ),
        .CO({\x4_p_reg[7]_i_1__3_n_0 ,\x4_p_reg[7]_i_1__3_n_1 ,\x4_p_reg[7]_i_1__3_n_2 ,\x4_p_reg[7]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI(x3_p[7:4]),
        .O({\x4_p_reg[7]_i_1__3_n_4 ,\x4_p_reg[7]_i_1__3_n_5 ,\x4_p_reg[7]_i_1__3_n_6 ,\x4_p_reg[7]_i_1__3_n_7 }),
        .S({\x4_p[7]_i_3__3_n_0 ,\x4_p[7]_i_4__3_n_0 ,\x4_p[7]_i_5__3_n_0 ,\x4_p[7]_i_6__3_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[7]_i_2__3 
       (.CI(1'b0),
        .CO({\x4_p_reg[7]_i_2__3_n_0 ,\x4_p_reg[7]_i_2__3_n_1 ,\x4_p_reg[7]_i_2__3_n_2 ,\x4_p_reg[7]_i_2__3_n_3 }),
        .CYINIT(\x4_p[7]_i_7__3_n_0 ),
        .DI(x3_p[3:0]),
        .O(\NLW_x4_p_reg[7]_i_2__3_O_UNCONNECTED [3:0]),
        .S({\x4_p[7]_i_8__3_n_0 ,\x4_p[7]_i_9__3_n_0 ,\x4_p[7]_i_10__3_n_0 ,\x4_p[7]_i_11__3_n_0 }));
  FDCE \x4_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[11]_i_1__3_n_7 ),
        .Q(x4_p[8]));
  FDCE \x4_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[11]_i_1__3_n_6 ),
        .Q(x4_p[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \y1_p[29]_i_1__2 
       (.I0(z0_p[31]),
        .O(\y1_p[29]_i_1__2_n_0 ));
  FDCE \y1_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\y1_p[29]_i_1__2_n_0 ),
        .Q(y1_p[29]));
  FDCE \y1_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0_p[31]),
        .Q(y1_p[31]));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[10]_i_2__2 
       (.I0(y1_p[29]),
        .I1(z1_p[31]),
        .O(\y2_p[10]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[10]_i_3__2 
       (.I0(y1_p[31]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[10]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[10]_i_4__2 
       (.I0(y1_p[29]),
        .I1(z1_p[31]),
        .O(\y2_p[10]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[10]_i_5__2 
       (.I0(y1_p[29]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[10]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[14]_i_2__2 
       (.I0(y1_p[31]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[14]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[14]_i_3__2 
       (.I0(y1_p[29]),
        .I1(z1_p[31]),
        .O(\y2_p[14]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[14]_i_4__2 
       (.I0(y1_p[29]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[14]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[14]_i_5__2 
       (.I0(y1_p[31]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[14]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[18]_i_2__2 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[18]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[18]_i_3__2 
       (.I0(y1_p[29]),
        .I1(z1_p[31]),
        .O(\y2_p[18]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[18]_i_4__2 
       (.I0(y1_p[29]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[18]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[18]_i_5__2 
       (.I0(y1_p[29]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[18]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[22]_i_2__2 
       (.I0(y1_p[29]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[22]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[22]_i_3__2 
       (.I0(y1_p[29]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[22]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[22]_i_4__2 
       (.I0(y1_p[31]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[22]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[22]_i_5__2 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[22]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[26]_i_2__2 
       (.I0(y1_p[29]),
        .I1(z1_p[31]),
        .O(\y2_p[26]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[26]_i_3__2 
       (.I0(y1_p[29]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[26]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[26]_i_4__2 
       (.I0(y1_p[31]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[26]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[26]_i_5__2 
       (.I0(y1_p[29]),
        .I1(z1_p[31]),
        .O(\y2_p[26]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \y2_p[2]_i_2__0 
       (.I0(z1_p[31]),
        .O(\y2_p[2]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[2]_i_3__2 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[2]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[2]_i_4__2 
       (.I0(y1_p[29]),
        .I1(z1_p[31]),
        .O(\y2_p[2]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \y2_p[2]_i_5__2 
       (.I0(z1_p[31]),
        .O(\y2_p[2]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[30]_i_2__2 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[30]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[30]_i_3__2 
       (.I0(y1_p[29]),
        .I1(z1_p[31]),
        .O(\y2_p[30]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[30]_i_4__2 
       (.I0(y1_p[31]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[30]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[30]_i_5__2 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[30]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[31]_i_2__2 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[31]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[6]_i_2__2 
       (.I0(y1_p[31]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[6]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[6]_i_3__2 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[6]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[6]_i_4__2 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[6]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[6]_i_5__2 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[6]_i_5__2_n_0 ));
  FDCE \y2_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[0]),
        .Q(y2_p[0]));
  FDCE \y2_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[10]),
        .Q(y2_p[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[10]_i_1__2 
       (.CI(\y2_p_reg[6]_i_1__2_n_0 ),
        .CO({\y2_p_reg[10]_i_1__2_n_0 ,\y2_p_reg[10]_i_1__2_n_1 ,\y2_p_reg[10]_i_1__2_n_2 ,\y2_p_reg[10]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({y1_p[29],y1_p[31],y1_p[29],y1_p[29]}),
        .O(y2[10:7]),
        .S({\y2_p[10]_i_2__2_n_0 ,\y2_p[10]_i_3__2_n_0 ,\y2_p[10]_i_4__2_n_0 ,\y2_p[10]_i_5__2_n_0 }));
  FDCE \y2_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[11]),
        .Q(y2_p[11]));
  FDCE \y2_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[12]),
        .Q(y2_p[12]));
  FDCE \y2_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[13]),
        .Q(y2_p[13]));
  FDCE \y2_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[14]),
        .Q(y2_p[14]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[14]_i_1__2 
       (.CI(\y2_p_reg[10]_i_1__2_n_0 ),
        .CO({\y2_p_reg[14]_i_1__2_n_0 ,\y2_p_reg[14]_i_1__2_n_1 ,\y2_p_reg[14]_i_1__2_n_2 ,\y2_p_reg[14]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({y1_p[31],y1_p[29],y1_p[29],y1_p[31]}),
        .O(y2[14:11]),
        .S({\y2_p[14]_i_2__2_n_0 ,\y2_p[14]_i_3__2_n_0 ,\y2_p[14]_i_4__2_n_0 ,\y2_p[14]_i_5__2_n_0 }));
  FDCE \y2_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[15]),
        .Q(y2_p[15]));
  FDCE \y2_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[16]),
        .Q(y2_p[16]));
  FDCE \y2_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[17]),
        .Q(y2_p[17]));
  FDCE \y2_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[18]),
        .Q(y2_p[18]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[18]_i_1__2 
       (.CI(\y2_p_reg[14]_i_1__2_n_0 ),
        .CO({\y2_p_reg[18]_i_1__2_n_0 ,\y2_p_reg[18]_i_1__2_n_1 ,\y2_p_reg[18]_i_1__2_n_2 ,\y2_p_reg[18]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({y1_p[31],y1_p[29],y1_p[29],y1_p[29]}),
        .O(y2[18:15]),
        .S({\y2_p[18]_i_2__2_n_0 ,\y2_p[18]_i_3__2_n_0 ,\y2_p[18]_i_4__2_n_0 ,\y2_p[18]_i_5__2_n_0 }));
  FDCE \y2_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[19]),
        .Q(y2_p[19]));
  FDCE \y2_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[1]),
        .Q(y2_p[1]));
  FDCE \y2_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[20]),
        .Q(y2_p[20]));
  FDCE \y2_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[21]),
        .Q(y2_p[21]));
  FDCE \y2_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[22]),
        .Q(y2_p[22]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[22]_i_1__2 
       (.CI(\y2_p_reg[18]_i_1__2_n_0 ),
        .CO({\y2_p_reg[22]_i_1__2_n_0 ,\y2_p_reg[22]_i_1__2_n_1 ,\y2_p_reg[22]_i_1__2_n_2 ,\y2_p_reg[22]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({y1_p[29],y1_p[29],y1_p[31],y1_p[31]}),
        .O(y2[22:19]),
        .S({\y2_p[22]_i_2__2_n_0 ,\y2_p[22]_i_3__2_n_0 ,\y2_p[22]_i_4__2_n_0 ,\y2_p[22]_i_5__2_n_0 }));
  FDCE \y2_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[23]),
        .Q(y2_p[23]));
  FDCE \y2_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[24]),
        .Q(y2_p[24]));
  FDCE \y2_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[25]),
        .Q(y2_p[25]));
  FDCE \y2_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[26]),
        .Q(y2_p[26]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[26]_i_1__2 
       (.CI(\y2_p_reg[22]_i_1__2_n_0 ),
        .CO({\y2_p_reg[26]_i_1__2_n_0 ,\y2_p_reg[26]_i_1__2_n_1 ,\y2_p_reg[26]_i_1__2_n_2 ,\y2_p_reg[26]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({y1_p[29],y1_p[29],y1_p[31],y1_p[29]}),
        .O(y2[26:23]),
        .S({\y2_p[26]_i_2__2_n_0 ,\y2_p[26]_i_3__2_n_0 ,\y2_p[26]_i_4__2_n_0 ,\y2_p[26]_i_5__2_n_0 }));
  FDCE \y2_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[27]),
        .Q(y2_p[27]));
  FDCE \y2_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[28]),
        .Q(y2_p[28]));
  FDCE \y2_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[29]),
        .Q(y2_p[29]));
  FDCE \y2_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[2]),
        .Q(y2_p[2]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[2]_i_1__2 
       (.CI(1'b0),
        .CO({\y2_p_reg[2]_i_1__2_n_0 ,\y2_p_reg[2]_i_1__2_n_1 ,\y2_p_reg[2]_i_1__2_n_2 ,\y2_p_reg[2]_i_1__2_n_3 }),
        .CYINIT(\y2_p[2]_i_2__0_n_0 ),
        .DI({y1_p[31],y1_p[29],x1_p,1'b0}),
        .O({y2[2:0],\NLW_y2_p_reg[2]_i_1__2_O_UNCONNECTED [0]}),
        .S({\y2_p[2]_i_3__2_n_0 ,\y2_p[2]_i_4__2_n_0 ,\y2_p[2]_i_5__2_n_0 ,1'b1}));
  FDCE \y2_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[30]),
        .Q(y2_p[30]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[30]_i_1__2 
       (.CI(\y2_p_reg[26]_i_1__2_n_0 ),
        .CO({\y2_p_reg[30]_i_1__2_n_0 ,\y2_p_reg[30]_i_1__2_n_1 ,\y2_p_reg[30]_i_1__2_n_2 ,\y2_p_reg[30]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({y1_p[31],y1_p[29],y1_p[31],y1_p[31]}),
        .O(y2[30:27]),
        .S({\y2_p[30]_i_2__2_n_0 ,\y2_p[30]_i_3__2_n_0 ,\y2_p[30]_i_4__2_n_0 ,\y2_p[30]_i_5__2_n_0 }));
  FDCE \y2_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[31]),
        .Q(y2_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[31]_i_1__2 
       (.CI(\y2_p_reg[30]_i_1__2_n_0 ),
        .CO(\NLW_y2_p_reg[31]_i_1__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y2_p_reg[31]_i_1__2_O_UNCONNECTED [3:1],y2[31]}),
        .S({1'b0,1'b0,1'b0,\y2_p[31]_i_2__2_n_0 }));
  FDCE \y2_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[3]),
        .Q(y2_p[3]));
  FDCE \y2_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[4]),
        .Q(y2_p[4]));
  FDCE \y2_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[5]),
        .Q(y2_p[5]));
  FDCE \y2_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[6]),
        .Q(y2_p[6]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[6]_i_1__2 
       (.CI(\y2_p_reg[2]_i_1__2_n_0 ),
        .CO({\y2_p_reg[6]_i_1__2_n_0 ,\y2_p_reg[6]_i_1__2_n_1 ,\y2_p_reg[6]_i_1__2_n_2 ,\y2_p_reg[6]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({y1_p[31],y1_p[31],y1_p[31],y1_p[31]}),
        .O(y2[6:3]),
        .S({\y2_p[6]_i_2__2_n_0 ,\y2_p[6]_i_3__2_n_0 ,\y2_p[6]_i_4__2_n_0 ,\y2_p[6]_i_5__2_n_0 }));
  FDCE \y2_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[7]),
        .Q(y2_p[7]));
  FDCE \y2_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[8]),
        .Q(y2_p[8]));
  FDCE \y2_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[9]),
        .Q(y2_p[9]));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[10]_i_2__2 
       (.I0(y2_p[10]),
        .I1(\x2_p_reg_n_0_[12] ),
        .I2(z2_p[31]),
        .O(\y3_p[10]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[10]_i_3__2 
       (.I0(y2_p[9]),
        .I1(\x2_p_reg_n_0_[11] ),
        .I2(z2_p[31]),
        .O(\y3_p[10]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[10]_i_4__2 
       (.I0(y2_p[8]),
        .I1(\x2_p_reg_n_0_[10] ),
        .I2(z2_p[31]),
        .O(\y3_p[10]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[10]_i_5__2 
       (.I0(y2_p[7]),
        .I1(\x2_p_reg_n_0_[9] ),
        .I2(z2_p[31]),
        .O(\y3_p[10]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[14]_i_2__2 
       (.I0(y2_p[14]),
        .I1(\x2_p_reg_n_0_[16] ),
        .I2(z2_p[31]),
        .O(\y3_p[14]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[14]_i_3__2 
       (.I0(y2_p[13]),
        .I1(\x2_p_reg_n_0_[15] ),
        .I2(z2_p[31]),
        .O(\y3_p[14]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[14]_i_4__2 
       (.I0(y2_p[12]),
        .I1(\x2_p_reg_n_0_[14] ),
        .I2(z2_p[31]),
        .O(\y3_p[14]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[14]_i_5__2 
       (.I0(y2_p[11]),
        .I1(\x2_p_reg_n_0_[13] ),
        .I2(z2_p[31]),
        .O(\y3_p[14]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[18]_i_2__2 
       (.I0(y2_p[18]),
        .I1(\x2_p_reg_n_0_[20] ),
        .I2(z2_p[31]),
        .O(\y3_p[18]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[18]_i_3__2 
       (.I0(y2_p[17]),
        .I1(\x2_p_reg_n_0_[19] ),
        .I2(z2_p[31]),
        .O(\y3_p[18]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[18]_i_4__2 
       (.I0(y2_p[16]),
        .I1(\x2_p_reg_n_0_[18] ),
        .I2(z2_p[31]),
        .O(\y3_p[18]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[18]_i_5__2 
       (.I0(y2_p[15]),
        .I1(\x2_p_reg_n_0_[17] ),
        .I2(z2_p[31]),
        .O(\y3_p[18]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[22]_i_2__2 
       (.I0(y2_p[22]),
        .I1(\x2_p_reg_n_0_[24] ),
        .I2(z2_p[31]),
        .O(\y3_p[22]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[22]_i_3__2 
       (.I0(y2_p[21]),
        .I1(\x2_p_reg_n_0_[23] ),
        .I2(z2_p[31]),
        .O(\y3_p[22]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[22]_i_4__2 
       (.I0(y2_p[20]),
        .I1(\x2_p_reg_n_0_[22] ),
        .I2(z2_p[31]),
        .O(\y3_p[22]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[22]_i_5__2 
       (.I0(y2_p[19]),
        .I1(\x2_p_reg_n_0_[21] ),
        .I2(z2_p[31]),
        .O(\y3_p[22]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[26]_i_2__2 
       (.I0(y2_p[26]),
        .I1(\x2_p_reg_n_0_[28] ),
        .I2(z2_p[31]),
        .O(\y3_p[26]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[26]_i_3__2 
       (.I0(y2_p[25]),
        .I1(\x2_p_reg_n_0_[27] ),
        .I2(z2_p[31]),
        .O(\y3_p[26]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[26]_i_4__2 
       (.I0(y2_p[24]),
        .I1(\x2_p_reg_n_0_[26] ),
        .I2(z2_p[31]),
        .O(\y3_p[26]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[26]_i_5__2 
       (.I0(y2_p[23]),
        .I1(\x2_p_reg_n_0_[25] ),
        .I2(z2_p[31]),
        .O(\y3_p[26]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \y3_p[2]_i_2__0 
       (.I0(z2_p[31]),
        .O(\y3_p[2]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[2]_i_3__2 
       (.I0(y2_p[2]),
        .I1(\x2_p_reg_n_0_[4] ),
        .I2(z2_p[31]),
        .O(\y3_p[2]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[2]_i_4__2 
       (.I0(y2_p[1]),
        .I1(\x2_p_reg_n_0_[3] ),
        .I2(z2_p[31]),
        .O(\y3_p[2]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[2]_i_5__2 
       (.I0(y2_p[0]),
        .I1(\x2_p_reg_n_0_[2] ),
        .I2(z2_p[31]),
        .O(\y3_p[2]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[30]_i_2__2 
       (.I0(y2_p[30]),
        .I1(B0),
        .I2(z2_p[31]),
        .O(\y3_p[30]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[30]_i_3__2 
       (.I0(y2_p[29]),
        .I1(B0),
        .I2(z2_p[31]),
        .O(\y3_p[30]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[30]_i_4__2 
       (.I0(y2_p[28]),
        .I1(\x2_p_reg_n_0_[30] ),
        .I2(z2_p[31]),
        .O(\y3_p[30]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[30]_i_5__2 
       (.I0(y2_p[27]),
        .I1(\x2_p_reg_n_0_[29] ),
        .I2(z2_p[31]),
        .O(\y3_p[30]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[31]_i_2__2 
       (.I0(y2_p[31]),
        .I1(B0),
        .I2(z2_p[31]),
        .O(\y3_p[31]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[6]_i_2__2 
       (.I0(y2_p[6]),
        .I1(\x2_p_reg_n_0_[8] ),
        .I2(z2_p[31]),
        .O(\y3_p[6]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[6]_i_3__2 
       (.I0(y2_p[5]),
        .I1(\x2_p_reg_n_0_[7] ),
        .I2(z2_p[31]),
        .O(\y3_p[6]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[6]_i_4__2 
       (.I0(y2_p[4]),
        .I1(\x2_p_reg_n_0_[6] ),
        .I2(z2_p[31]),
        .O(\y3_p[6]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[6]_i_5__2 
       (.I0(y2_p[3]),
        .I1(\x2_p_reg_n_0_[5] ),
        .I2(z2_p[31]),
        .O(\y3_p[6]_i_5__2_n_0 ));
  FDCE \y3_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[0]),
        .Q(y3_p[0]));
  FDCE \y3_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[10]),
        .Q(y3_p[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[10]_i_1__2 
       (.CI(\y3_p_reg[6]_i_1__2_n_0 ),
        .CO({\y3_p_reg[10]_i_1__2_n_0 ,\y3_p_reg[10]_i_1__2_n_1 ,\y3_p_reg[10]_i_1__2_n_2 ,\y3_p_reg[10]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(y2_p[10:7]),
        .O(y3[10:7]),
        .S({\y3_p[10]_i_2__2_n_0 ,\y3_p[10]_i_3__2_n_0 ,\y3_p[10]_i_4__2_n_0 ,\y3_p[10]_i_5__2_n_0 }));
  FDCE \y3_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[11]),
        .Q(y3_p[11]));
  FDCE \y3_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[12]),
        .Q(y3_p[12]));
  FDCE \y3_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[13]),
        .Q(y3_p[13]));
  FDCE \y3_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[14]),
        .Q(y3_p[14]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[14]_i_1__2 
       (.CI(\y3_p_reg[10]_i_1__2_n_0 ),
        .CO({\y3_p_reg[14]_i_1__2_n_0 ,\y3_p_reg[14]_i_1__2_n_1 ,\y3_p_reg[14]_i_1__2_n_2 ,\y3_p_reg[14]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(y2_p[14:11]),
        .O(y3[14:11]),
        .S({\y3_p[14]_i_2__2_n_0 ,\y3_p[14]_i_3__2_n_0 ,\y3_p[14]_i_4__2_n_0 ,\y3_p[14]_i_5__2_n_0 }));
  FDCE \y3_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[15]),
        .Q(y3_p[15]));
  FDCE \y3_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[16]),
        .Q(y3_p[16]));
  FDCE \y3_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[17]),
        .Q(y3_p[17]));
  FDCE \y3_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[18]),
        .Q(y3_p[18]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[18]_i_1__2 
       (.CI(\y3_p_reg[14]_i_1__2_n_0 ),
        .CO({\y3_p_reg[18]_i_1__2_n_0 ,\y3_p_reg[18]_i_1__2_n_1 ,\y3_p_reg[18]_i_1__2_n_2 ,\y3_p_reg[18]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(y2_p[18:15]),
        .O(y3[18:15]),
        .S({\y3_p[18]_i_2__2_n_0 ,\y3_p[18]_i_3__2_n_0 ,\y3_p[18]_i_4__2_n_0 ,\y3_p[18]_i_5__2_n_0 }));
  FDCE \y3_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[19]),
        .Q(y3_p[19]));
  FDCE \y3_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[1]),
        .Q(y3_p[1]));
  FDCE \y3_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[20]),
        .Q(y3_p[20]));
  FDCE \y3_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[21]),
        .Q(y3_p[21]));
  FDCE \y3_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[22]),
        .Q(y3_p[22]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[22]_i_1__2 
       (.CI(\y3_p_reg[18]_i_1__2_n_0 ),
        .CO({\y3_p_reg[22]_i_1__2_n_0 ,\y3_p_reg[22]_i_1__2_n_1 ,\y3_p_reg[22]_i_1__2_n_2 ,\y3_p_reg[22]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(y2_p[22:19]),
        .O(y3[22:19]),
        .S({\y3_p[22]_i_2__2_n_0 ,\y3_p[22]_i_3__2_n_0 ,\y3_p[22]_i_4__2_n_0 ,\y3_p[22]_i_5__2_n_0 }));
  FDCE \y3_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[23]),
        .Q(y3_p[23]));
  FDCE \y3_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[24]),
        .Q(y3_p[24]));
  FDCE \y3_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[25]),
        .Q(y3_p[25]));
  FDCE \y3_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[26]),
        .Q(y3_p[26]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[26]_i_1__2 
       (.CI(\y3_p_reg[22]_i_1__2_n_0 ),
        .CO({\y3_p_reg[26]_i_1__2_n_0 ,\y3_p_reg[26]_i_1__2_n_1 ,\y3_p_reg[26]_i_1__2_n_2 ,\y3_p_reg[26]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(y2_p[26:23]),
        .O(y3[26:23]),
        .S({\y3_p[26]_i_2__2_n_0 ,\y3_p[26]_i_3__2_n_0 ,\y3_p[26]_i_4__2_n_0 ,\y3_p[26]_i_5__2_n_0 }));
  FDCE \y3_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[27]),
        .Q(y3_p[27]));
  FDCE \y3_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[28]),
        .Q(y3_p[28]));
  FDCE \y3_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[29]),
        .Q(y3_p[29]));
  FDCE \y3_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[2]),
        .Q(y3_p[2]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[2]_i_1__2 
       (.CI(1'b0),
        .CO({\y3_p_reg[2]_i_1__2_n_0 ,\y3_p_reg[2]_i_1__2_n_1 ,\y3_p_reg[2]_i_1__2_n_2 ,\y3_p_reg[2]_i_1__2_n_3 }),
        .CYINIT(\y3_p[2]_i_2__0_n_0 ),
        .DI({y2_p[2:0],1'b0}),
        .O({y3[2:0],\NLW_y3_p_reg[2]_i_1__2_O_UNCONNECTED [0]}),
        .S({\y3_p[2]_i_3__2_n_0 ,\y3_p[2]_i_4__2_n_0 ,\y3_p[2]_i_5__2_n_0 ,1'b1}));
  FDCE \y3_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[30]),
        .Q(y3_p[30]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[30]_i_1__2 
       (.CI(\y3_p_reg[26]_i_1__2_n_0 ),
        .CO({\y3_p_reg[30]_i_1__2_n_0 ,\y3_p_reg[30]_i_1__2_n_1 ,\y3_p_reg[30]_i_1__2_n_2 ,\y3_p_reg[30]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(y2_p[30:27]),
        .O(y3[30:27]),
        .S({\y3_p[30]_i_2__2_n_0 ,\y3_p[30]_i_3__2_n_0 ,\y3_p[30]_i_4__2_n_0 ,\y3_p[30]_i_5__2_n_0 }));
  FDCE \y3_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[31]),
        .Q(y3_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[31]_i_1__2 
       (.CI(\y3_p_reg[30]_i_1__2_n_0 ),
        .CO(\NLW_y3_p_reg[31]_i_1__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y3_p_reg[31]_i_1__2_O_UNCONNECTED [3:1],y3[31]}),
        .S({1'b0,1'b0,1'b0,\y3_p[31]_i_2__2_n_0 }));
  FDCE \y3_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[3]),
        .Q(y3_p[3]));
  FDCE \y3_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[4]),
        .Q(y3_p[4]));
  FDCE \y3_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[5]),
        .Q(y3_p[5]));
  FDCE \y3_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[6]),
        .Q(y3_p[6]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[6]_i_1__2 
       (.CI(\y3_p_reg[2]_i_1__2_n_0 ),
        .CO({\y3_p_reg[6]_i_1__2_n_0 ,\y3_p_reg[6]_i_1__2_n_1 ,\y3_p_reg[6]_i_1__2_n_2 ,\y3_p_reg[6]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(y2_p[6:3]),
        .O(y3[6:3]),
        .S({\y3_p[6]_i_2__2_n_0 ,\y3_p[6]_i_3__2_n_0 ,\y3_p[6]_i_4__2_n_0 ,\y3_p[6]_i_5__2_n_0 }));
  FDCE \y3_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[7]),
        .Q(y3_p[7]));
  FDCE \y3_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[8]),
        .Q(y3_p[8]));
  FDCE \y3_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[9]),
        .Q(y3_p[9]));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[10]_i_2__2 
       (.I0(y3_p[10]),
        .I1(x3_p[13]),
        .I2(z3_p[31]),
        .O(\y4_p[10]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[10]_i_3__2 
       (.I0(y3_p[9]),
        .I1(x3_p[12]),
        .I2(z3_p[31]),
        .O(\y4_p[10]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[10]_i_4__2 
       (.I0(y3_p[8]),
        .I1(x3_p[11]),
        .I2(z3_p[31]),
        .O(\y4_p[10]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[10]_i_5__2 
       (.I0(y3_p[7]),
        .I1(x3_p[10]),
        .I2(z3_p[31]),
        .O(\y4_p[10]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[14]_i_2__2 
       (.I0(y3_p[14]),
        .I1(x3_p[17]),
        .I2(z3_p[31]),
        .O(\y4_p[14]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[14]_i_3__2 
       (.I0(y3_p[13]),
        .I1(x3_p[16]),
        .I2(z3_p[31]),
        .O(\y4_p[14]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[14]_i_4__2 
       (.I0(y3_p[12]),
        .I1(x3_p[15]),
        .I2(z3_p[31]),
        .O(\y4_p[14]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[14]_i_5__2 
       (.I0(y3_p[11]),
        .I1(x3_p[14]),
        .I2(z3_p[31]),
        .O(\y4_p[14]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[18]_i_2__2 
       (.I0(y3_p[18]),
        .I1(x3_p[21]),
        .I2(z3_p[31]),
        .O(\y4_p[18]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[18]_i_3__2 
       (.I0(y3_p[17]),
        .I1(x3_p[20]),
        .I2(z3_p[31]),
        .O(\y4_p[18]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[18]_i_4__2 
       (.I0(y3_p[16]),
        .I1(x3_p[19]),
        .I2(z3_p[31]),
        .O(\y4_p[18]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[18]_i_5__2 
       (.I0(y3_p[15]),
        .I1(x3_p[18]),
        .I2(z3_p[31]),
        .O(\y4_p[18]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[22]_i_2__2 
       (.I0(y3_p[22]),
        .I1(x3_p[25]),
        .I2(z3_p[31]),
        .O(\y4_p[22]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[22]_i_3__2 
       (.I0(y3_p[21]),
        .I1(x3_p[24]),
        .I2(z3_p[31]),
        .O(\y4_p[22]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[22]_i_4__2 
       (.I0(y3_p[20]),
        .I1(x3_p[23]),
        .I2(z3_p[31]),
        .O(\y4_p[22]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[22]_i_5__2 
       (.I0(y3_p[19]),
        .I1(x3_p[22]),
        .I2(z3_p[31]),
        .O(\y4_p[22]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[26]_i_2__2 
       (.I0(y3_p[26]),
        .I1(x3_p[29]),
        .I2(z3_p[31]),
        .O(\y4_p[26]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[26]_i_3__2 
       (.I0(y3_p[25]),
        .I1(x3_p[28]),
        .I2(z3_p[31]),
        .O(\y4_p[26]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[26]_i_4__2 
       (.I0(y3_p[24]),
        .I1(x3_p[27]),
        .I2(z3_p[31]),
        .O(\y4_p[26]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[26]_i_5__2 
       (.I0(y3_p[23]),
        .I1(x3_p[26]),
        .I2(z3_p[31]),
        .O(\y4_p[26]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \y4_p[2]_i_2__2 
       (.I0(z3_p[31]),
        .O(\y4_p[2]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[2]_i_3__2 
       (.I0(y3_p[2]),
        .I1(x3_p[5]),
        .I2(z3_p[31]),
        .O(\y4_p[2]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[2]_i_4__2 
       (.I0(y3_p[1]),
        .I1(x3_p[4]),
        .I2(z3_p[31]),
        .O(\y4_p[2]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[2]_i_5__2 
       (.I0(y3_p[0]),
        .I1(x3_p[3]),
        .I2(z3_p[31]),
        .O(\y4_p[2]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[30]_i_2__2 
       (.I0(y3_p[30]),
        .I1(x3_p[31]),
        .I2(z3_p[31]),
        .O(\y4_p[30]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[30]_i_3__2 
       (.I0(y3_p[29]),
        .I1(x3_p[31]),
        .I2(z3_p[31]),
        .O(\y4_p[30]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[30]_i_4__2 
       (.I0(y3_p[28]),
        .I1(x3_p[31]),
        .I2(z3_p[31]),
        .O(\y4_p[30]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[30]_i_5__2 
       (.I0(y3_p[27]),
        .I1(x3_p[30]),
        .I2(z3_p[31]),
        .O(\y4_p[30]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[31]_i_2__2 
       (.I0(y3_p[31]),
        .I1(x3_p[31]),
        .I2(z3_p[31]),
        .O(\y4_p[31]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[6]_i_2__2 
       (.I0(y3_p[6]),
        .I1(x3_p[9]),
        .I2(z3_p[31]),
        .O(\y4_p[6]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[6]_i_3__2 
       (.I0(y3_p[5]),
        .I1(x3_p[8]),
        .I2(z3_p[31]),
        .O(\y4_p[6]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[6]_i_4__2 
       (.I0(y3_p[4]),
        .I1(x3_p[7]),
        .I2(z3_p[31]),
        .O(\y4_p[6]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[6]_i_5__2 
       (.I0(y3_p[3]),
        .I1(x3_p[6]),
        .I2(z3_p[31]),
        .O(\y4_p[6]_i_5__2_n_0 ));
  FDCE \y4_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[0]),
        .Q(y4_p[0]));
  FDCE \y4_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[10]),
        .Q(y4_p[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[10]_i_1__2 
       (.CI(\y4_p_reg[6]_i_1__2_n_0 ),
        .CO({\y4_p_reg[10]_i_1__2_n_0 ,\y4_p_reg[10]_i_1__2_n_1 ,\y4_p_reg[10]_i_1__2_n_2 ,\y4_p_reg[10]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(y3_p[10:7]),
        .O(y4[10:7]),
        .S({\y4_p[10]_i_2__2_n_0 ,\y4_p[10]_i_3__2_n_0 ,\y4_p[10]_i_4__2_n_0 ,\y4_p[10]_i_5__2_n_0 }));
  FDCE \y4_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[11]),
        .Q(y4_p[11]));
  FDCE \y4_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[12]),
        .Q(y4_p[12]));
  FDCE \y4_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[13]),
        .Q(y4_p[13]));
  FDCE \y4_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[14]),
        .Q(y4_p[14]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[14]_i_1__2 
       (.CI(\y4_p_reg[10]_i_1__2_n_0 ),
        .CO({\y4_p_reg[14]_i_1__2_n_0 ,\y4_p_reg[14]_i_1__2_n_1 ,\y4_p_reg[14]_i_1__2_n_2 ,\y4_p_reg[14]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(y3_p[14:11]),
        .O(y4[14:11]),
        .S({\y4_p[14]_i_2__2_n_0 ,\y4_p[14]_i_3__2_n_0 ,\y4_p[14]_i_4__2_n_0 ,\y4_p[14]_i_5__2_n_0 }));
  FDCE \y4_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[15]),
        .Q(y4_p[15]));
  FDCE \y4_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[16]),
        .Q(y4_p[16]));
  FDCE \y4_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[17]),
        .Q(y4_p[17]));
  FDCE \y4_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[18]),
        .Q(y4_p[18]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[18]_i_1__2 
       (.CI(\y4_p_reg[14]_i_1__2_n_0 ),
        .CO({\y4_p_reg[18]_i_1__2_n_0 ,\y4_p_reg[18]_i_1__2_n_1 ,\y4_p_reg[18]_i_1__2_n_2 ,\y4_p_reg[18]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(y3_p[18:15]),
        .O(y4[18:15]),
        .S({\y4_p[18]_i_2__2_n_0 ,\y4_p[18]_i_3__2_n_0 ,\y4_p[18]_i_4__2_n_0 ,\y4_p[18]_i_5__2_n_0 }));
  FDCE \y4_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[19]),
        .Q(y4_p[19]));
  FDCE \y4_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[1]),
        .Q(y4_p[1]));
  FDCE \y4_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[20]),
        .Q(y4_p[20]));
  FDCE \y4_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[21]),
        .Q(y4_p[21]));
  FDCE \y4_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[22]),
        .Q(y4_p[22]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[22]_i_1__2 
       (.CI(\y4_p_reg[18]_i_1__2_n_0 ),
        .CO({\y4_p_reg[22]_i_1__2_n_0 ,\y4_p_reg[22]_i_1__2_n_1 ,\y4_p_reg[22]_i_1__2_n_2 ,\y4_p_reg[22]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(y3_p[22:19]),
        .O(y4[22:19]),
        .S({\y4_p[22]_i_2__2_n_0 ,\y4_p[22]_i_3__2_n_0 ,\y4_p[22]_i_4__2_n_0 ,\y4_p[22]_i_5__2_n_0 }));
  FDCE \y4_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[23]),
        .Q(y4_p[23]));
  FDCE \y4_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[24]),
        .Q(y4_p[24]));
  FDCE \y4_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[25]),
        .Q(y4_p[25]));
  FDCE \y4_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[26]),
        .Q(y4_p[26]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[26]_i_1__2 
       (.CI(\y4_p_reg[22]_i_1__2_n_0 ),
        .CO({\y4_p_reg[26]_i_1__2_n_0 ,\y4_p_reg[26]_i_1__2_n_1 ,\y4_p_reg[26]_i_1__2_n_2 ,\y4_p_reg[26]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(y3_p[26:23]),
        .O(y4[26:23]),
        .S({\y4_p[26]_i_2__2_n_0 ,\y4_p[26]_i_3__2_n_0 ,\y4_p[26]_i_4__2_n_0 ,\y4_p[26]_i_5__2_n_0 }));
  FDCE \y4_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[27]),
        .Q(y4_p[27]));
  FDCE \y4_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[28]),
        .Q(y4_p[28]));
  FDCE \y4_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[29]),
        .Q(y4_p[29]));
  FDCE \y4_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[2]),
        .Q(y4_p[2]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[2]_i_1__2 
       (.CI(1'b0),
        .CO({\y4_p_reg[2]_i_1__2_n_0 ,\y4_p_reg[2]_i_1__2_n_1 ,\y4_p_reg[2]_i_1__2_n_2 ,\y4_p_reg[2]_i_1__2_n_3 }),
        .CYINIT(\y4_p[2]_i_2__2_n_0 ),
        .DI({y3_p[2:0],1'b0}),
        .O({y4[2:0],\NLW_y4_p_reg[2]_i_1__2_O_UNCONNECTED [0]}),
        .S({\y4_p[2]_i_3__2_n_0 ,\y4_p[2]_i_4__2_n_0 ,\y4_p[2]_i_5__2_n_0 ,1'b1}));
  FDCE \y4_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[30]),
        .Q(y4_p[30]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[30]_i_1__2 
       (.CI(\y4_p_reg[26]_i_1__2_n_0 ),
        .CO({\y4_p_reg[30]_i_1__2_n_0 ,\y4_p_reg[30]_i_1__2_n_1 ,\y4_p_reg[30]_i_1__2_n_2 ,\y4_p_reg[30]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(y3_p[30:27]),
        .O(y4[30:27]),
        .S({\y4_p[30]_i_2__2_n_0 ,\y4_p[30]_i_3__2_n_0 ,\y4_p[30]_i_4__2_n_0 ,\y4_p[30]_i_5__2_n_0 }));
  FDCE \y4_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[31]),
        .Q(y4_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[31]_i_1__2 
       (.CI(\y4_p_reg[30]_i_1__2_n_0 ),
        .CO(\NLW_y4_p_reg[31]_i_1__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y4_p_reg[31]_i_1__2_O_UNCONNECTED [3:1],y4[31]}),
        .S({1'b0,1'b0,1'b0,\y4_p[31]_i_2__2_n_0 }));
  FDCE \y4_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[3]),
        .Q(y4_p[3]));
  FDCE \y4_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[4]),
        .Q(y4_p[4]));
  FDCE \y4_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[5]),
        .Q(y4_p[5]));
  FDCE \y4_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[6]),
        .Q(y4_p[6]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[6]_i_1__2 
       (.CI(\y4_p_reg[2]_i_1__2_n_0 ),
        .CO({\y4_p_reg[6]_i_1__2_n_0 ,\y4_p_reg[6]_i_1__2_n_1 ,\y4_p_reg[6]_i_1__2_n_2 ,\y4_p_reg[6]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(y3_p[6:3]),
        .O(y4[6:3]),
        .S({\y4_p[6]_i_2__2_n_0 ,\y4_p[6]_i_3__2_n_0 ,\y4_p[6]_i_4__2_n_0 ,\y4_p[6]_i_5__2_n_0 }));
  FDCE \y4_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[7]),
        .Q(y4_p[7]));
  FDCE \y4_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[8]),
        .Q(y4_p[8]));
  FDCE \y4_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[9]),
        .Q(y4_p[9]));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[10]_i_2__2 
       (.I0(y4_p[10]),
        .I1(x4_p[14]),
        .I2(z4_p),
        .O(\y5_p[10]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[10]_i_3__2 
       (.I0(y4_p[9]),
        .I1(x4_p[13]),
        .I2(z4_p),
        .O(\y5_p[10]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[10]_i_4__2 
       (.I0(y4_p[8]),
        .I1(x4_p[12]),
        .I2(z4_p),
        .O(\y5_p[10]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[10]_i_5__2 
       (.I0(y4_p[7]),
        .I1(x4_p[11]),
        .I2(z4_p),
        .O(\y5_p[10]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[14]_i_2__2 
       (.I0(y4_p[14]),
        .I1(x4_p[18]),
        .I2(z4_p),
        .O(\y5_p[14]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[14]_i_3__2 
       (.I0(y4_p[13]),
        .I1(x4_p[17]),
        .I2(z4_p),
        .O(\y5_p[14]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[14]_i_4__2 
       (.I0(y4_p[12]),
        .I1(x4_p[16]),
        .I2(z4_p),
        .O(\y5_p[14]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[14]_i_5__2 
       (.I0(y4_p[11]),
        .I1(x4_p[15]),
        .I2(z4_p),
        .O(\y5_p[14]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[18]_i_2__2 
       (.I0(y4_p[18]),
        .I1(x4_p[22]),
        .I2(z4_p),
        .O(\y5_p[18]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[18]_i_3__2 
       (.I0(y4_p[17]),
        .I1(x4_p[21]),
        .I2(z4_p),
        .O(\y5_p[18]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[18]_i_4__2 
       (.I0(y4_p[16]),
        .I1(x4_p[20]),
        .I2(z4_p),
        .O(\y5_p[18]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[18]_i_5__2 
       (.I0(y4_p[15]),
        .I1(x4_p[19]),
        .I2(z4_p),
        .O(\y5_p[18]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[22]_i_2__2 
       (.I0(y4_p[22]),
        .I1(x4_p[26]),
        .I2(z4_p),
        .O(\y5_p[22]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[22]_i_3__2 
       (.I0(y4_p[21]),
        .I1(x4_p[25]),
        .I2(z4_p),
        .O(\y5_p[22]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[22]_i_4__2 
       (.I0(y4_p[20]),
        .I1(x4_p[24]),
        .I2(z4_p),
        .O(\y5_p[22]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[22]_i_5__2 
       (.I0(y4_p[19]),
        .I1(x4_p[23]),
        .I2(z4_p),
        .O(\y5_p[22]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[26]_i_2__2 
       (.I0(y4_p[26]),
        .I1(x4_p[30]),
        .I2(z4_p),
        .O(\y5_p[26]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[26]_i_3__2 
       (.I0(y4_p[25]),
        .I1(x4_p[29]),
        .I2(z4_p),
        .O(\y5_p[26]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[26]_i_4__2 
       (.I0(y4_p[24]),
        .I1(x4_p[28]),
        .I2(z4_p),
        .O(\y5_p[26]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[26]_i_5__2 
       (.I0(y4_p[23]),
        .I1(x4_p[27]),
        .I2(z4_p),
        .O(\y5_p[26]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \y5_p[2]_i_2__2 
       (.I0(z4_p),
        .O(\y5_p[2]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[2]_i_3__2 
       (.I0(y4_p[2]),
        .I1(x4_p[6]),
        .I2(z4_p),
        .O(\y5_p[2]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[2]_i_4__2 
       (.I0(y4_p[1]),
        .I1(x4_p[5]),
        .I2(z4_p),
        .O(\y5_p[2]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[2]_i_5__2 
       (.I0(y4_p[0]),
        .I1(x4_p[4]),
        .I2(z4_p),
        .O(\y5_p[2]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[30]_i_2__2 
       (.I0(y4_p[30]),
        .I1(x4_p[31]),
        .I2(z4_p),
        .O(\y5_p[30]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[30]_i_3__2 
       (.I0(y4_p[29]),
        .I1(x4_p[31]),
        .I2(z4_p),
        .O(\y5_p[30]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[30]_i_4__2 
       (.I0(y4_p[28]),
        .I1(x4_p[31]),
        .I2(z4_p),
        .O(\y5_p[30]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[30]_i_5__2 
       (.I0(y4_p[27]),
        .I1(x4_p[31]),
        .I2(z4_p),
        .O(\y5_p[30]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[31]_i_2__2 
       (.I0(y4_p[31]),
        .I1(x4_p[31]),
        .I2(z4_p),
        .O(\y5_p[31]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[6]_i_2__2 
       (.I0(y4_p[6]),
        .I1(x4_p[10]),
        .I2(z4_p),
        .O(\y5_p[6]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[6]_i_3__2 
       (.I0(y4_p[5]),
        .I1(x4_p[9]),
        .I2(z4_p),
        .O(\y5_p[6]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[6]_i_4__2 
       (.I0(y4_p[4]),
        .I1(x4_p[8]),
        .I2(z4_p),
        .O(\y5_p[6]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[6]_i_5__2 
       (.I0(y4_p[3]),
        .I1(x4_p[7]),
        .I2(z4_p),
        .O(\y5_p[6]_i_5__2_n_0 ));
  FDCE \y5_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[0]),
        .Q(\delayMatch4_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1 ));
  FDCE \y5_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[10]),
        .Q(y5_p[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[10]_i_1__2 
       (.CI(\y5_p_reg[6]_i_1__2_n_0 ),
        .CO({\y5_p_reg[10]_i_1__2_n_0 ,\y5_p_reg[10]_i_1__2_n_1 ,\y5_p_reg[10]_i_1__2_n_2 ,\y5_p_reg[10]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(y4_p[10:7]),
        .O(y5[10:7]),
        .S({\y5_p[10]_i_2__2_n_0 ,\y5_p[10]_i_3__2_n_0 ,\y5_p[10]_i_4__2_n_0 ,\y5_p[10]_i_5__2_n_0 }));
  FDCE \y5_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[11]),
        .Q(y5_p[11]));
  FDCE \y5_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[12]),
        .Q(y5_p[12]));
  FDCE \y5_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[13]),
        .Q(y5_p[13]));
  FDCE \y5_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[14]),
        .Q(y5_p[14]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[14]_i_1__2 
       (.CI(\y5_p_reg[10]_i_1__2_n_0 ),
        .CO({\y5_p_reg[14]_i_1__2_n_0 ,\y5_p_reg[14]_i_1__2_n_1 ,\y5_p_reg[14]_i_1__2_n_2 ,\y5_p_reg[14]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(y4_p[14:11]),
        .O(y5[14:11]),
        .S({\y5_p[14]_i_2__2_n_0 ,\y5_p[14]_i_3__2_n_0 ,\y5_p[14]_i_4__2_n_0 ,\y5_p[14]_i_5__2_n_0 }));
  FDCE \y5_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[15]),
        .Q(y5_p[15]));
  FDCE \y5_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[16]),
        .Q(y5_p[16]));
  FDCE \y5_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[17]),
        .Q(y5_p[17]));
  FDCE \y5_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[18]),
        .Q(y5_p[18]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[18]_i_1__2 
       (.CI(\y5_p_reg[14]_i_1__2_n_0 ),
        .CO({\y5_p_reg[18]_i_1__2_n_0 ,\y5_p_reg[18]_i_1__2_n_1 ,\y5_p_reg[18]_i_1__2_n_2 ,\y5_p_reg[18]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(y4_p[18:15]),
        .O(y5[18:15]),
        .S({\y5_p[18]_i_2__2_n_0 ,\y5_p[18]_i_3__2_n_0 ,\y5_p[18]_i_4__2_n_0 ,\y5_p[18]_i_5__2_n_0 }));
  FDCE \y5_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[19]),
        .Q(y5_p[19]));
  FDCE \y5_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[1]),
        .Q(y5_p[1]));
  FDCE \y5_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[20]),
        .Q(y5_p[20]));
  FDCE \y5_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[21]),
        .Q(y5_p[21]));
  FDCE \y5_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[22]),
        .Q(y5_p[22]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[22]_i_1__2 
       (.CI(\y5_p_reg[18]_i_1__2_n_0 ),
        .CO({\y5_p_reg[22]_i_1__2_n_0 ,\y5_p_reg[22]_i_1__2_n_1 ,\y5_p_reg[22]_i_1__2_n_2 ,\y5_p_reg[22]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(y4_p[22:19]),
        .O(y5[22:19]),
        .S({\y5_p[22]_i_2__2_n_0 ,\y5_p[22]_i_3__2_n_0 ,\y5_p[22]_i_4__2_n_0 ,\y5_p[22]_i_5__2_n_0 }));
  FDCE \y5_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[23]),
        .Q(y5_p[23]));
  FDCE \y5_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[24]),
        .Q(y5_p[24]));
  FDCE \y5_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[25]),
        .Q(y5_p[25]));
  FDCE \y5_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[26]),
        .Q(y5_p[26]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[26]_i_1__2 
       (.CI(\y5_p_reg[22]_i_1__2_n_0 ),
        .CO({\y5_p_reg[26]_i_1__2_n_0 ,\y5_p_reg[26]_i_1__2_n_1 ,\y5_p_reg[26]_i_1__2_n_2 ,\y5_p_reg[26]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(y4_p[26:23]),
        .O(y5[26:23]),
        .S({\y5_p[26]_i_2__2_n_0 ,\y5_p[26]_i_3__2_n_0 ,\y5_p[26]_i_4__2_n_0 ,\y5_p[26]_i_5__2_n_0 }));
  FDCE \y5_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[27]),
        .Q(y5_p[27]));
  FDCE \y5_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[28]),
        .Q(y5_p[28]));
  FDCE \y5_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[29]),
        .Q(y5_p[29]));
  FDCE \y5_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[2]),
        .Q(y5_p[2]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[2]_i_1__2 
       (.CI(1'b0),
        .CO({\y5_p_reg[2]_i_1__2_n_0 ,\y5_p_reg[2]_i_1__2_n_1 ,\y5_p_reg[2]_i_1__2_n_2 ,\y5_p_reg[2]_i_1__2_n_3 }),
        .CYINIT(\y5_p[2]_i_2__2_n_0 ),
        .DI({y4_p[2:0],1'b0}),
        .O({y5[2:0],\NLW_y5_p_reg[2]_i_1__2_O_UNCONNECTED [0]}),
        .S({\y5_p[2]_i_3__2_n_0 ,\y5_p[2]_i_4__2_n_0 ,\y5_p[2]_i_5__2_n_0 ,1'b1}));
  FDCE \y5_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[30]),
        .Q(y5_p[30]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[30]_i_1__2 
       (.CI(\y5_p_reg[26]_i_1__2_n_0 ),
        .CO({\y5_p_reg[30]_i_1__2_n_0 ,\y5_p_reg[30]_i_1__2_n_1 ,\y5_p_reg[30]_i_1__2_n_2 ,\y5_p_reg[30]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(y4_p[30:27]),
        .O(y5[30:27]),
        .S({\y5_p[30]_i_2__2_n_0 ,\y5_p[30]_i_3__2_n_0 ,\y5_p[30]_i_4__2_n_0 ,\y5_p[30]_i_5__2_n_0 }));
  FDCE \y5_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[31]),
        .Q(y5_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[31]_i_1__2 
       (.CI(\y5_p_reg[30]_i_1__2_n_0 ),
        .CO(\NLW_y5_p_reg[31]_i_1__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y5_p_reg[31]_i_1__2_O_UNCONNECTED [3:1],y5[31]}),
        .S({1'b0,1'b0,1'b0,\y5_p[31]_i_2__2_n_0 }));
  FDCE \y5_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[3]),
        .Q(y5_p[3]));
  FDCE \y5_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[4]),
        .Q(y5_p[4]));
  FDCE \y5_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[5]),
        .Q(y5_p[5]));
  FDCE \y5_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[6]),
        .Q(y5_p[6]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[6]_i_1__2 
       (.CI(\y5_p_reg[2]_i_1__2_n_0 ),
        .CO({\y5_p_reg[6]_i_1__2_n_0 ,\y5_p_reg[6]_i_1__2_n_1 ,\y5_p_reg[6]_i_1__2_n_2 ,\y5_p_reg[6]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(y4_p[6:3]),
        .O(y5[6:3]),
        .S({\y5_p[6]_i_2__2_n_0 ,\y5_p[6]_i_3__2_n_0 ,\y5_p[6]_i_4__2_n_0 ,\y5_p[6]_i_5__2_n_0 }));
  FDCE \y5_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[7]),
        .Q(y5_p[7]));
  FDCE \y5_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[8]),
        .Q(y5_p[8]));
  FDCE \y5_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[9]),
        .Q(y5_p[9]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[10]_i_1__3 
       (.I0(\HDL_Counter3_out1_reg[29] [6]),
        .I1(\z0_p_reg[31]_i_3__2_n_0 ),
        .I2(quad_correction_before_th0[8]),
        .O(z0[10]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[11]_i_1__3 
       (.I0(\HDL_Counter3_out1_reg[29] [7]),
        .I1(\z0_p_reg[31]_i_3__2_n_0 ),
        .I2(quad_correction_before_th0[9]),
        .O(z0[11]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[12]_i_1__3 
       (.I0(\HDL_Counter3_out1_reg[29] [8]),
        .I1(\z0_p_reg[31]_i_3__2_n_0 ),
        .I2(quad_correction_before_th0[10]),
        .O(z0[12]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[13]_i_1__3 
       (.I0(\HDL_Counter3_out1_reg[29] [9]),
        .I1(\z0_p_reg[31]_i_3__2_n_0 ),
        .I2(quad_correction_before_th0[11]),
        .O(z0[13]));
  LUT3 #(
    .INIT(8'hB4)) 
    \z0_p[13]_i_3__1 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1 ),
        .I2(Q[11]),
        .O(\z0_p[13]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[13]_i_4__2 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1 ),
        .I1(Q[10]),
        .O(\z0_p[13]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \z0_p[13]_i_5__2 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0 ),
        .I2(Q[9]),
        .O(\z0_p[13]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \z0_p[13]_i_6__2 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1 ),
        .I2(Q[8]),
        .O(\z0_p[13]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[14]_i_1__3 
       (.I0(\HDL_Counter3_out1_reg[29] [10]),
        .I1(\z0_p_reg[31]_i_3__2_n_0 ),
        .I2(quad_correction_before_th0[12]),
        .O(z0[14]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[15]_i_1__3 
       (.I0(\HDL_Counter3_out1_reg[29] [11]),
        .I1(\z0_p_reg[31]_i_3__2_n_0 ),
        .I2(quad_correction_before_th0[13]),
        .O(z0[15]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[16]_i_1__3 
       (.I0(\HDL_Counter3_out1_reg[29] [12]),
        .I1(\z0_p_reg[31]_i_3__2_n_0 ),
        .I2(quad_correction_before_th0[14]),
        .O(z0[16]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[17]_i_1__3 
       (.I0(\HDL_Counter3_out1_reg[29] [13]),
        .I1(\z0_p_reg[31]_i_3__2_n_0 ),
        .I2(quad_correction_before_th0[15]),
        .O(z0[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[17]_i_3__1 
       (.I0(Q[13]),
        .O(\z0_p[17]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[17]_i_4__2 
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(\z0_p[17]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[17]_i_5__2 
       (.I0(Q[13]),
        .I1(Q[14]),
        .O(\z0_p[17]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[17]_i_6__1 
       (.I0(Q[13]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1 ),
        .O(\z0_p[17]_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \z0_p[17]_i_7__1 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0 ),
        .I2(Q[12]),
        .O(\z0_p[17]_i_7__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[18]_i_1__3 
       (.I0(\HDL_Counter3_out1_reg[29] [14]),
        .I1(\z0_p_reg[31]_i_3__2_n_0 ),
        .I2(quad_correction_before_th0[16]),
        .O(z0[18]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[19]_i_1__3 
       (.I0(\HDL_Counter3_out1_reg[29] [15]),
        .I1(\z0_p_reg[31]_i_3__2_n_0 ),
        .I2(quad_correction_before_th0[17]),
        .O(z0[19]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[20]_i_1__3 
       (.I0(\HDL_Counter3_out1_reg[29] [16]),
        .I1(\z0_p_reg[31]_i_3__2_n_0 ),
        .I2(quad_correction_before_th0[18]),
        .O(z0[20]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[21]_i_1__2 
       (.I0(\HDL_Counter3_out1_reg[29] [17]),
        .I1(\z0_p_reg[31]_i_3__2_n_0 ),
        .I2(quad_correction_before_th0[19]),
        .O(z0[21]));
  LUT3 #(
    .INIT(8'h95)) 
    \z0_p[21]_i_3__1 
       (.I0(Q[19]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1 ),
        .I2(Q[17]),
        .O(\z0_p[21]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h59)) 
    \z0_p[21]_i_4__1 
       (.I0(Q[18]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1 ),
        .I2(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0 ),
        .O(\z0_p[21]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h69A566A5)) 
    \z0_p[21]_i_5__1 
       (.I0(Q[19]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1 ),
        .I4(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0 ),
        .O(\z0_p[21]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h6A95)) 
    \z0_p[21]_i_6__1 
       (.I0(Q[18]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0 ),
        .I2(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1 ),
        .I3(Q[17]),
        .O(\z0_p[21]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[21]_i_7__1 
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(\z0_p[21]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[21]_i_8__1 
       (.I0(Q[15]),
        .I1(Q[16]),
        .O(\z0_p[21]_i_8__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[22]_i_1__2 
       (.I0(\HDL_Counter3_out1_reg[29] [18]),
        .I1(\z0_p_reg[31]_i_3__2_n_0 ),
        .I2(quad_correction_before_th0[20]),
        .O(z0[22]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[23]_i_1__2 
       (.I0(\HDL_Counter3_out1_reg[29] [19]),
        .I1(\z0_p_reg[31]_i_3__2_n_0 ),
        .I2(quad_correction_before_th0[21]),
        .O(z0[23]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[24]_i_1__2 
       (.I0(\HDL_Counter3_out1_reg[29] [20]),
        .I1(\z0_p_reg[31]_i_3__2_n_0 ),
        .I2(quad_correction_before_th0[22]),
        .O(z0[24]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[25]_i_1__2 
       (.I0(\HDL_Counter3_out1_reg[29] [21]),
        .I1(\z0_p_reg[31]_i_3__2_n_0 ),
        .I2(quad_correction_before_th0[23]),
        .O(z0[25]));
  LUT3 #(
    .INIT(8'hF8)) 
    \z0_p[25]_i_3__1 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0 ),
        .I2(Q[22]),
        .O(\z0_p[25]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \z0_p[25]_i_4__1 
       (.I0(Q[17]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1 ),
        .I2(Q[19]),
        .O(\z0_p[25]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'hC969)) 
    \z0_p[25]_i_5__1 
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1 ),
        .I3(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0 ),
        .O(\z0_p[25]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h6A95)) 
    \z0_p[25]_i_6__1 
       (.I0(Q[22]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0 ),
        .I2(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1 ),
        .I3(Q[21]),
        .O(\z0_p[25]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[25]_i_7__1 
       (.I0(Q[20]),
        .I1(Q[21]),
        .O(\z0_p[25]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'hEA15)) 
    \z0_p[25]_i_8__1 
       (.I0(Q[19]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1 ),
        .I2(Q[17]),
        .I3(Q[20]),
        .O(\z0_p[25]_i_8__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[26]_i_1__2 
       (.I0(\HDL_Counter3_out1_reg[29] [22]),
        .I1(\z0_p_reg[31]_i_3__2_n_0 ),
        .I2(quad_correction_before_th0[24]),
        .O(z0[26]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[27]_i_1__2 
       (.I0(\HDL_Counter3_out1_reg[29] [23]),
        .I1(\z0_p_reg[31]_i_3__2_n_0 ),
        .I2(quad_correction_before_th0[25]),
        .O(z0[27]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[28]_i_1__2 
       (.I0(\HDL_Counter3_out1_reg[29] [24]),
        .I1(\z0_p_reg[31]_i_3__2_n_0 ),
        .I2(quad_correction_before_th0[26]),
        .O(z0[28]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[29]_i_1__2 
       (.I0(\HDL_Counter3_out1_reg[29] [25]),
        .I1(\z0_p_reg[31]_i_3__2_n_0 ),
        .I2(quad_correction_before_th0[27]),
        .O(z0[29]));
  LUT3 #(
    .INIT(8'hF4)) 
    \z0_p[29]_i_3__1 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1 ),
        .I2(Q[26]),
        .O(\z0_p[29]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \z0_p[29]_i_4__1 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0 ),
        .I2(Q[25]),
        .O(\z0_p[29]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \z0_p[29]_i_5__1 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1 ),
        .I2(Q[23]),
        .O(\z0_p[29]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'hAE51)) 
    \z0_p[29]_i_6__1 
       (.I0(Q[26]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1 ),
        .I2(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0 ),
        .I3(Q[27]),
        .O(\z0_p[29]_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'hC969)) 
    \z0_p[29]_i_7__1 
       (.I0(Q[25]),
        .I1(Q[26]),
        .I2(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1 ),
        .I3(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0 ),
        .O(\z0_p[29]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'h6A95)) 
    \z0_p[29]_i_8__1 
       (.I0(Q[25]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0 ),
        .I2(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1 ),
        .I3(Q[24]),
        .O(\z0_p[29]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'hAE51)) 
    \z0_p[29]_i_9__1 
       (.I0(Q[23]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1 ),
        .I2(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0 ),
        .I3(Q[24]),
        .O(\z0_p[29]_i_9__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \z0_p[2]_i_1__3 
       (.I0(Q[0]),
        .I1(\z0_p_reg[31]_i_3__2_n_0 ),
        .I2(quad_correction_before_th0[0]),
        .O(z0[2]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[30]_i_1__2 
       (.I0(\HDL_Counter3_out1_reg[29] [26]),
        .I1(\z0_p_reg[31]_i_3__2_n_0 ),
        .I2(quad_correction_before_th0[28]),
        .O(z0[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_10__2 
       (.I0(Q[27]),
        .I1(Q[26]),
        .O(\z0_p[31]_i_10__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_11__2 
       (.I0(Q[24]),
        .I1(Q[25]),
        .O(\z0_p[31]_i_11__2_n_0 ));
  LUT4 #(
    .INIT(16'h1EA5)) 
    \z0_p[31]_i_12__1 
       (.I0(Q[28]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0 ),
        .I2(Q[29]),
        .I3(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1 ),
        .O(\z0_p[31]_i_12__1_n_0 ));
  LUT4 #(
    .INIT(16'h6A95)) 
    \z0_p[31]_i_13__1 
       (.I0(Q[28]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0 ),
        .I2(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1 ),
        .I3(Q[27]),
        .O(\z0_p[31]_i_13__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \z0_p[31]_i_15__1 
       (.I0(Q[22]),
        .I1(Q[23]),
        .O(\z0_p[31]_i_15__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[31]_i_16__1 
       (.I0(Q[20]),
        .I1(Q[21]),
        .O(\z0_p[31]_i_16__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \z0_p[31]_i_17__1 
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(\z0_p[31]_i_17__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \z0_p[31]_i_18__1 
       (.I0(Q[22]),
        .I1(Q[23]),
        .O(\z0_p[31]_i_18__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_19__2 
       (.I0(Q[21]),
        .I1(Q[20]),
        .O(\z0_p[31]_i_19__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[31]_i_1__2 
       (.I0(\HDL_Counter3_out1_reg[29] [27]),
        .I1(\z0_p_reg[31]_i_3__2_n_0 ),
        .I2(quad_correction_before_th0[29]),
        .O(z0[31]));
  LUT2 #(
    .INIT(4'h1)) 
    \z0_p[31]_i_20__2 
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(\z0_p[31]_i_20__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_21__2 
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(\z0_p[31]_i_21__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[31]_i_23__1 
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(\z0_p[31]_i_23__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[31]_i_24__1 
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(\z0_p[31]_i_24__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[31]_i_25__1 
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(\z0_p[31]_i_25__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_26__1 
       (.I0(Q[11]),
        .I1(Q[10]),
        .O(\z0_p[31]_i_26__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[31]_i_27__2 
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(\z0_p[31]_i_27__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \z0_p[31]_i_28__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\z0_p[31]_i_28__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_29__2 
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\z0_p[31]_i_29__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_30__2 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\z0_p[31]_i_30__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_31__2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\z0_p[31]_i_31__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \z0_p[31]_i_32__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\z0_p[31]_i_32__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_6__2 
       (.I0(Q[30]),
        .I1(Q[31]),
        .O(\z0_p[31]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[31]_i_7__2 
       (.I0(Q[26]),
        .I1(Q[27]),
        .O(\z0_p[31]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \z0_p[31]_i_8__1 
       (.I0(Q[30]),
        .I1(Q[31]),
        .O(\z0_p[31]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_9__2 
       (.I0(Q[28]),
        .I1(Q[29]),
        .O(\z0_p[31]_i_9__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[3]_i_1__3 
       (.I0(quad_correction_before_th00_in),
        .I1(\z0_p_reg[31]_i_3__2_n_0 ),
        .I2(quad_correction_before_th0[1]),
        .O(z0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[3]_i_3__1 
       (.I0(Q[4]),
        .O(\z0_p[3]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[3]_i_4__1 
       (.I0(Q[2]),
        .O(\z0_p[3]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[3]_i_5__1 
       (.I0(Q[1]),
        .O(\z0_p[3]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[4]_i_1__3 
       (.I0(\HDL_Counter3_out1_reg[29] [0]),
        .I1(\z0_p_reg[31]_i_3__2_n_0 ),
        .I2(quad_correction_before_th0[2]),
        .O(z0[4]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[5]_i_1__3 
       (.I0(\HDL_Counter3_out1_reg[29] [1]),
        .I1(\z0_p_reg[31]_i_3__2_n_0 ),
        .I2(quad_correction_before_th0[3]),
        .O(z0[5]));
  LUT3 #(
    .INIT(8'h78)) 
    \z0_p[5]_i_3__1 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0 ),
        .I2(Q[3]),
        .O(\z0_p[5]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[5]_i_4__1 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1 ),
        .I1(Q[0]),
        .O(\z0_p[5]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[6]_i_1__3 
       (.I0(\HDL_Counter3_out1_reg[29] [2]),
        .I1(\z0_p_reg[31]_i_3__2_n_0 ),
        .I2(quad_correction_before_th0[4]),
        .O(z0[6]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[7]_i_1__3 
       (.I0(\HDL_Counter3_out1_reg[29] [3]),
        .I1(\z0_p_reg[31]_i_3__2_n_0 ),
        .I2(quad_correction_before_th0[5]),
        .O(z0[7]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[8]_i_1__3 
       (.I0(\HDL_Counter3_out1_reg[29] [4]),
        .I1(\z0_p_reg[31]_i_3__2_n_0 ),
        .I2(quad_correction_before_th0[6]),
        .O(z0[8]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[9]_i_1__3 
       (.I0(\HDL_Counter3_out1_reg[29] [5]),
        .I1(\z0_p_reg[31]_i_3__2_n_0 ),
        .I2(quad_correction_before_th0[7]),
        .O(z0[9]));
  LUT3 #(
    .INIT(8'h78)) 
    \z0_p[9]_i_3__1 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0 ),
        .I2(Q[7]),
        .O(\z0_p[9]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \z0_p[9]_i_4__1 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1 ),
        .I2(Q[6]),
        .O(\z0_p[9]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \z0_p[9]_i_5__1 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0 ),
        .I2(Q[5]),
        .O(\z0_p[9]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \z0_p[9]_i_6__1 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1 ),
        .I2(Q[4]),
        .O(\z0_p[9]_i_6__1_n_0 ));
  FDCE \z0_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[10]),
        .Q(z0_p[10]));
  FDCE \z0_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[11]),
        .Q(z0_p[11]));
  FDCE \z0_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[12]),
        .Q(z0_p[12]));
  FDCE \z0_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[13]),
        .Q(z0_p[13]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[13]_i_2__2 
       (.CI(\z0_p_reg[9]_i_2__2_n_0 ),
        .CO({\z0_p_reg[13]_i_2__2_n_0 ,\z0_p_reg[13]_i_2__2_n_1 ,\z0_p_reg[13]_i_2__2_n_2 ,\z0_p_reg[13]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[11],\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1 ,Q[9:8]}),
        .O(quad_correction_before_th0[11:8]),
        .S({\z0_p[13]_i_3__1_n_0 ,\z0_p[13]_i_4__2_n_0 ,\z0_p[13]_i_5__2_n_0 ,\z0_p[13]_i_6__2_n_0 }));
  FDCE \z0_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[14]),
        .Q(z0_p[14]));
  FDCE \z0_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[15]),
        .Q(z0_p[15]));
  FDCE \z0_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[16]),
        .Q(z0_p[16]));
  FDCE \z0_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[17]),
        .Q(z0_p[17]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[17]_i_2__2 
       (.CI(\z0_p_reg[13]_i_2__2_n_0 ),
        .CO({\z0_p_reg[17]_i_2__2_n_0 ,\z0_p_reg[17]_i_2__2_n_1 ,\z0_p_reg[17]_i_2__2_n_2 ,\z0_p_reg[17]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[14:13],\z0_p[17]_i_3__1_n_0 ,Q[12]}),
        .O(quad_correction_before_th0[15:12]),
        .S({\z0_p[17]_i_4__2_n_0 ,\z0_p[17]_i_5__2_n_0 ,\z0_p[17]_i_6__1_n_0 ,\z0_p[17]_i_7__1_n_0 }));
  FDCE \z0_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[18]),
        .Q(z0_p[18]));
  FDCE \z0_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[19]),
        .Q(z0_p[19]));
  FDCE \z0_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[20]),
        .Q(z0_p[20]));
  FDCE \z0_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[21]),
        .Q(z0_p[21]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[21]_i_2__1 
       (.CI(\z0_p_reg[17]_i_2__2_n_0 ),
        .CO({\z0_p_reg[21]_i_2__1_n_0 ,\z0_p_reg[21]_i_2__1_n_1 ,\z0_p_reg[21]_i_2__1_n_2 ,\z0_p_reg[21]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\z0_p[21]_i_3__1_n_0 ,\z0_p[21]_i_4__1_n_0 ,Q[16:15]}),
        .O(quad_correction_before_th0[19:16]),
        .S({\z0_p[21]_i_5__1_n_0 ,\z0_p[21]_i_6__1_n_0 ,\z0_p[21]_i_7__1_n_0 ,\z0_p[21]_i_8__1_n_0 }));
  FDCE \z0_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[22]),
        .Q(z0_p[22]));
  FDCE \z0_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[23]),
        .Q(z0_p[23]));
  FDCE \z0_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[24]),
        .Q(z0_p[24]));
  FDCE \z0_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[25]),
        .Q(z0_p[25]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[25]_i_2__1 
       (.CI(\z0_p_reg[21]_i_2__1_n_0 ),
        .CO({\z0_p_reg[25]_i_2__1_n_0 ,\z0_p_reg[25]_i_2__1_n_1 ,\z0_p_reg[25]_i_2__1_n_2 ,\z0_p_reg[25]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\z0_p[25]_i_3__1_n_0 ,Q[21:20],\z0_p[25]_i_4__1_n_0 }),
        .O(quad_correction_before_th0[23:20]),
        .S({\z0_p[25]_i_5__1_n_0 ,\z0_p[25]_i_6__1_n_0 ,\z0_p[25]_i_7__1_n_0 ,\z0_p[25]_i_8__1_n_0 }));
  FDCE \z0_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[26]),
        .Q(z0_p[26]));
  FDCE \z0_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[27]),
        .Q(z0_p[27]));
  FDCE \z0_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[28]),
        .Q(z0_p[28]));
  FDCE \z0_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[29]),
        .Q(z0_p[29]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[29]_i_2__1 
       (.CI(\z0_p_reg[25]_i_2__1_n_0 ),
        .CO({\z0_p_reg[29]_i_2__1_n_0 ,\z0_p_reg[29]_i_2__1_n_1 ,\z0_p_reg[29]_i_2__1_n_2 ,\z0_p_reg[29]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\z0_p[29]_i_3__1_n_0 ,\z0_p[29]_i_4__1_n_0 ,Q[24],\z0_p[29]_i_5__1_n_0 }),
        .O(quad_correction_before_th0[27:24]),
        .S({\z0_p[29]_i_6__1_n_0 ,\z0_p[29]_i_7__1_n_0 ,\z0_p[29]_i_8__1_n_0 ,\z0_p[29]_i_9__1_n_0 }));
  FDCE \z0_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[2]),
        .Q(z0_p[2]));
  FDCE \z0_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[30]),
        .Q(z0_p[30]));
  FDCE \z0_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[31]),
        .Q(z0_p[31]));
  CARRY4 \z0_p_reg[31]_i_14__1 
       (.CI(\z0_p_reg[31]_i_22__1_n_0 ),
        .CO({\z0_p_reg[31]_i_14__1_n_0 ,\z0_p_reg[31]_i_14__1_n_1 ,\z0_p_reg[31]_i_14__1_n_2 ,\z0_p_reg[31]_i_14__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\z0_p[31]_i_23__1_n_0 ,1'b0}),
        .O(\NLW_z0_p_reg[31]_i_14__1_O_UNCONNECTED [3:0]),
        .S({\z0_p[31]_i_24__1_n_0 ,\z0_p[31]_i_25__1_n_0 ,\z0_p[31]_i_26__1_n_0 ,\z0_p[31]_i_27__2_n_0 }));
  CARRY4 \z0_p_reg[31]_i_22__1 
       (.CI(1'b0),
        .CO({\z0_p_reg[31]_i_22__1_n_0 ,\z0_p_reg[31]_i_22__1_n_1 ,\z0_p_reg[31]_i_22__1_n_2 ,\z0_p_reg[31]_i_22__1_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[7],Q[5],Q[3],\z0_p[31]_i_28__1_n_0 }),
        .O(\NLW_z0_p_reg[31]_i_22__1_O_UNCONNECTED [3:0]),
        .S({\z0_p[31]_i_29__2_n_0 ,\z0_p[31]_i_30__2_n_0 ,\z0_p[31]_i_31__2_n_0 ,\z0_p[31]_i_32__2_n_0 }));
  CARRY4 \z0_p_reg[31]_i_3__2 
       (.CI(\z0_p_reg[31]_i_5__1_n_0 ),
        .CO({\z0_p_reg[31]_i_3__2_n_0 ,\z0_p_reg[31]_i_3__2_n_1 ,\z0_p_reg[31]_i_3__2_n_2 ,\z0_p_reg[31]_i_3__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\z0_p[31]_i_6__2_n_0 ,Q[29],\z0_p[31]_i_7__2_n_0 ,Q[25]}),
        .O(\NLW_z0_p_reg[31]_i_3__2_O_UNCONNECTED [3:0]),
        .S({\z0_p[31]_i_8__1_n_0 ,\z0_p[31]_i_9__2_n_0 ,\z0_p[31]_i_10__2_n_0 ,\z0_p[31]_i_11__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[31]_i_4__2 
       (.CI(\z0_p_reg[29]_i_2__1_n_0 ),
        .CO({\NLW_z0_p_reg[31]_i_4__2_CO_UNCONNECTED [3:1],\z0_p_reg[31]_i_4__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[27]}),
        .O({\NLW_z0_p_reg[31]_i_4__2_O_UNCONNECTED [3:2],quad_correction_before_th0[29:28]}),
        .S({1'b0,1'b0,\z0_p[31]_i_12__1_n_0 ,\z0_p[31]_i_13__1_n_0 }));
  CARRY4 \z0_p_reg[31]_i_5__1 
       (.CI(\z0_p_reg[31]_i_14__1_n_0 ),
        .CO({\z0_p_reg[31]_i_5__1_n_0 ,\z0_p_reg[31]_i_5__1_n_1 ,\z0_p_reg[31]_i_5__1_n_2 ,\z0_p_reg[31]_i_5__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\z0_p[31]_i_15__1_n_0 ,\z0_p[31]_i_16__1_n_0 ,\z0_p[31]_i_17__1_n_0 ,Q[17]}),
        .O(\NLW_z0_p_reg[31]_i_5__1_O_UNCONNECTED [3:0]),
        .S({\z0_p[31]_i_18__1_n_0 ,\z0_p[31]_i_19__2_n_0 ,\z0_p[31]_i_20__2_n_0 ,\z0_p[31]_i_21__2_n_0 }));
  FDCE \z0_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[3]),
        .Q(z0_p[3]));
  CARRY4 \z0_p_reg[3]_i_2__1 
       (.CI(1'b0),
        .CO({CO,\z0_p_reg[3]_i_2__1_n_1 ,\z0_p_reg[3]_i_2__1_n_2 ,\z0_p_reg[3]_i_2__1_n_3 }),
        .CYINIT(Q[0]),
        .DI({Q[4],1'b0,Q[2:1]}),
        .O({quad_correction_before_sub_temp,quad_correction_before_th00_in}),
        .S({\z0_p[3]_i_3__1_n_0 ,Q[3],\z0_p[3]_i_4__1_n_0 ,\z0_p[3]_i_5__1_n_0 }));
  FDCE \z0_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[4]),
        .Q(z0_p[4]));
  FDCE \z0_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[5]),
        .Q(z0_p[5]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[5]_i_2__3 
       (.CI(1'b0),
        .CO({\z0_p_reg[5]_i_2__3_n_0 ,\z0_p_reg[5]_i_2__3_n_1 ,\z0_p_reg[5]_i_2__3_n_2 ,\z0_p_reg[5]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[3],1'b0,1'b0,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1 }),
        .O(quad_correction_before_th0[3:0]),
        .S({\z0_p[5]_i_3__1_n_0 ,Q[2:1],\z0_p[5]_i_4__1_n_0 }));
  FDCE \z0_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[6]),
        .Q(z0_p[6]));
  FDCE \z0_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[7]),
        .Q(z0_p[7]));
  FDCE \z0_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[8]),
        .Q(z0_p[8]));
  FDCE \z0_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[9]),
        .Q(z0_p[9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[9]_i_2__2 
       (.CI(\z0_p_reg[5]_i_2__3_n_0 ),
        .CO({\z0_p_reg[9]_i_2__2_n_0 ,\z0_p_reg[9]_i_2__2_n_1 ,\z0_p_reg[9]_i_2__2_n_2 ,\z0_p_reg[9]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(quad_correction_before_th0[7:4]),
        .S({\z0_p[9]_i_3__1_n_0 ,\z0_p[9]_i_4__1_n_0 ,\z0_p[9]_i_5__1_n_0 ,\z0_p[9]_i_6__1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \z1_p[12]_i_2__2 
       (.I0(z0_p[31]),
        .O(\z1_p[12]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z1_p[12]_i_3__2 
       (.I0(z0_p[31]),
        .O(\z1_p[12]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[12]_i_4__2 
       (.I0(z0_p[31]),
        .I1(z0_p[12]),
        .O(\z1_p[12]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[12]_i_5__2 
       (.I0(z0_p[11]),
        .I1(z0_p[10]),
        .O(\z1_p[12]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[12]_i_6__2 
       (.I0(z0_p[31]),
        .I1(z0_p[10]),
        .O(\z1_p[12]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[12]_i_7__2 
       (.I0(z0_p[9]),
        .I1(z0_p[8]),
        .O(\z1_p[12]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[16]_i_2__2 
       (.I0(z0_p[15]),
        .I1(z0_p[16]),
        .O(\z1_p[16]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[16]_i_3__2 
       (.I0(z0_p[14]),
        .I1(z0_p[15]),
        .O(\z1_p[16]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[16]_i_4__2 
       (.I0(z0_p[13]),
        .I1(z0_p[14]),
        .O(\z1_p[16]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[16]_i_5__2 
       (.I0(z0_p[12]),
        .I1(z0_p[13]),
        .O(\z1_p[16]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z1_p[20]_i_2__3 
       (.I0(z0_p[31]),
        .O(\z1_p[20]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[20]_i_3__2 
       (.I0(z0_p[19]),
        .I1(z0_p[20]),
        .O(\z1_p[20]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[20]_i_4__3 
       (.I0(z0_p[31]),
        .I1(z0_p[19]),
        .O(\z1_p[20]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[20]_i_5__2 
       (.I0(z0_p[18]),
        .I1(z0_p[17]),
        .O(\z1_p[20]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[20]_i_6__2 
       (.I0(z0_p[16]),
        .I1(z0_p[17]),
        .O(\z1_p[20]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z1_p[24]_i_2__2 
       (.I0(z0_p[31]),
        .O(\z1_p[24]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[24]_i_3__2 
       (.I0(z0_p[23]),
        .I1(z0_p[24]),
        .O(\z1_p[24]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[24]_i_4__2 
       (.I0(z0_p[31]),
        .I1(z0_p[23]),
        .O(\z1_p[24]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[24]_i_5__2 
       (.I0(z0_p[22]),
        .I1(z0_p[21]),
        .O(\z1_p[24]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[24]_i_6__2 
       (.I0(z0_p[20]),
        .I1(z0_p[21]),
        .O(\z1_p[24]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z1_p[28]_i_2__2 
       (.I0(z0_p[31]),
        .O(\z1_p[28]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[28]_i_3__2 
       (.I0(z0_p[28]),
        .I1(z0_p[27]),
        .O(\z1_p[28]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[28]_i_4__2 
       (.I0(z0_p[26]),
        .I1(z0_p[27]),
        .O(\z1_p[28]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[28]_i_5__2 
       (.I0(z0_p[31]),
        .I1(z0_p[26]),
        .O(\z1_p[28]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[28]_i_6__2 
       (.I0(z0_p[25]),
        .I1(z0_p[24]),
        .O(\z1_p[28]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z1_p[31]_i_2__2 
       (.I0(z0_p[31]),
        .O(\z1_p[31]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[31]_i_3__2 
       (.I0(z0_p[30]),
        .I1(z0_p[29]),
        .O(\z1_p[31]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[31]_i_4__2 
       (.I0(z0_p[31]),
        .I1(z0_p[29]),
        .O(\z1_p[31]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z1_p[4]_i_2__2 
       (.I0(z0_p[31]),
        .O(\z1_p[4]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[4]_i_3__2 
       (.I0(z0_p[31]),
        .I1(z0_p[4]),
        .O(\z1_p[4]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[4]_i_4__2 
       (.I0(z0_p[3]),
        .I1(z0_p[2]),
        .O(\z1_p[4]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z1_p[4]_i_5__2 
       (.I0(z0_p[2]),
        .O(\z1_p[4]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z1_p[8]_i_2__2 
       (.I0(z0_p[31]),
        .O(\z1_p[8]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z1_p[8]_i_3__2 
       (.I0(z0_p[31]),
        .O(\z1_p[8]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[8]_i_4__2 
       (.I0(z0_p[31]),
        .I1(z0_p[8]),
        .O(\z1_p[8]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[8]_i_5__2 
       (.I0(z0_p[7]),
        .I1(z0_p[6]),
        .O(\z1_p[8]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[8]_i_6__2 
       (.I0(z0_p[31]),
        .I1(z0_p[6]),
        .O(\z1_p[8]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[8]_i_7__2 
       (.I0(z0_p[5]),
        .I1(z0_p[4]),
        .O(\z1_p[8]_i_7__2_n_0 ));
  FDCE \z1_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[12]_i_1__2_n_6 ),
        .Q(z1_p[10]));
  FDCE \z1_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[12]_i_1__2_n_5 ),
        .Q(z1_p[11]));
  FDCE \z1_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[12]_i_1__2_n_4 ),
        .Q(z1_p[12]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[12]_i_1__2 
       (.CI(\z1_p_reg[8]_i_1__2_n_0 ),
        .CO({\z1_p_reg[12]_i_1__2_n_0 ,\z1_p_reg[12]_i_1__2_n_1 ,\z1_p_reg[12]_i_1__2_n_2 ,\z1_p_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\z1_p[12]_i_2__2_n_0 ,z0_p[10],\z1_p[12]_i_3__2_n_0 ,z0_p[8]}),
        .O({\z1_p_reg[12]_i_1__2_n_4 ,\z1_p_reg[12]_i_1__2_n_5 ,\z1_p_reg[12]_i_1__2_n_6 ,\z1_p_reg[12]_i_1__2_n_7 }),
        .S({\z1_p[12]_i_4__2_n_0 ,\z1_p[12]_i_5__2_n_0 ,\z1_p[12]_i_6__2_n_0 ,\z1_p[12]_i_7__2_n_0 }));
  FDCE \z1_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[16]_i_1__2_n_7 ),
        .Q(z1_p[13]));
  FDCE \z1_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[16]_i_1__2_n_6 ),
        .Q(z1_p[14]));
  FDCE \z1_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[16]_i_1__2_n_5 ),
        .Q(z1_p[15]));
  FDCE \z1_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[16]_i_1__2_n_4 ),
        .Q(z1_p[16]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[16]_i_1__2 
       (.CI(\z1_p_reg[12]_i_1__2_n_0 ),
        .CO({\z1_p_reg[16]_i_1__2_n_0 ,\z1_p_reg[16]_i_1__2_n_1 ,\z1_p_reg[16]_i_1__2_n_2 ,\z1_p_reg[16]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(z0_p[15:12]),
        .O({\z1_p_reg[16]_i_1__2_n_4 ,\z1_p_reg[16]_i_1__2_n_5 ,\z1_p_reg[16]_i_1__2_n_6 ,\z1_p_reg[16]_i_1__2_n_7 }),
        .S({\z1_p[16]_i_2__2_n_0 ,\z1_p[16]_i_3__2_n_0 ,\z1_p[16]_i_4__2_n_0 ,\z1_p[16]_i_5__2_n_0 }));
  FDCE \z1_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[20]_i_1__3_n_7 ),
        .Q(z1_p[17]));
  FDCE \z1_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[20]_i_1__3_n_6 ),
        .Q(z1_p[18]));
  FDCE \z1_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[20]_i_1__3_n_5 ),
        .Q(z1_p[19]));
  FDCE \z1_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[20]_i_1__3_n_4 ),
        .Q(z1_p[20]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[20]_i_1__3 
       (.CI(\z1_p_reg[16]_i_1__2_n_0 ),
        .CO({\z1_p_reg[20]_i_1__3_n_0 ,\z1_p_reg[20]_i_1__3_n_1 ,\z1_p_reg[20]_i_1__3_n_2 ,\z1_p_reg[20]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({z0_p[19],\z1_p[20]_i_2__3_n_0 ,z0_p[17:16]}),
        .O({\z1_p_reg[20]_i_1__3_n_4 ,\z1_p_reg[20]_i_1__3_n_5 ,\z1_p_reg[20]_i_1__3_n_6 ,\z1_p_reg[20]_i_1__3_n_7 }),
        .S({\z1_p[20]_i_3__2_n_0 ,\z1_p[20]_i_4__3_n_0 ,\z1_p[20]_i_5__2_n_0 ,\z1_p[20]_i_6__2_n_0 }));
  FDCE \z1_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[24]_i_1__2_n_7 ),
        .Q(z1_p[21]));
  FDCE \z1_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[24]_i_1__2_n_6 ),
        .Q(z1_p[22]));
  FDCE \z1_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[24]_i_1__2_n_5 ),
        .Q(z1_p[23]));
  FDCE \z1_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[24]_i_1__2_n_4 ),
        .Q(z1_p[24]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[24]_i_1__2 
       (.CI(\z1_p_reg[20]_i_1__3_n_0 ),
        .CO({\z1_p_reg[24]_i_1__2_n_0 ,\z1_p_reg[24]_i_1__2_n_1 ,\z1_p_reg[24]_i_1__2_n_2 ,\z1_p_reg[24]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({z0_p[23],\z1_p[24]_i_2__2_n_0 ,z0_p[21:20]}),
        .O({\z1_p_reg[24]_i_1__2_n_4 ,\z1_p_reg[24]_i_1__2_n_5 ,\z1_p_reg[24]_i_1__2_n_6 ,\z1_p_reg[24]_i_1__2_n_7 }),
        .S({\z1_p[24]_i_3__2_n_0 ,\z1_p[24]_i_4__2_n_0 ,\z1_p[24]_i_5__2_n_0 ,\z1_p[24]_i_6__2_n_0 }));
  FDCE \z1_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[28]_i_1__2_n_7 ),
        .Q(z1_p[25]));
  FDCE \z1_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[28]_i_1__2_n_6 ),
        .Q(z1_p[26]));
  FDCE \z1_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[28]_i_1__2_n_5 ),
        .Q(z1_p[27]));
  FDCE \z1_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[28]_i_1__2_n_4 ),
        .Q(z1_p[28]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[28]_i_1__2 
       (.CI(\z1_p_reg[24]_i_1__2_n_0 ),
        .CO({\z1_p_reg[28]_i_1__2_n_0 ,\z1_p_reg[28]_i_1__2_n_1 ,\z1_p_reg[28]_i_1__2_n_2 ,\z1_p_reg[28]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({z0_p[27:26],\z1_p[28]_i_2__2_n_0 ,z0_p[24]}),
        .O({\z1_p_reg[28]_i_1__2_n_4 ,\z1_p_reg[28]_i_1__2_n_5 ,\z1_p_reg[28]_i_1__2_n_6 ,\z1_p_reg[28]_i_1__2_n_7 }),
        .S({\z1_p[28]_i_3__2_n_0 ,\z1_p[28]_i_4__2_n_0 ,\z1_p[28]_i_5__2_n_0 ,\z1_p[28]_i_6__2_n_0 }));
  FDCE \z1_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[31]_i_1__2_n_7 ),
        .Q(z1_p[29]));
  FDCE \z1_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[4]_i_1__2_n_6 ),
        .Q(z1_p[2]));
  FDCE \z1_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[31]_i_1__2_n_6 ),
        .Q(z1_p[30]));
  FDCE \z1_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[31]_i_1__2_n_5 ),
        .Q(z1_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[31]_i_1__2 
       (.CI(\z1_p_reg[28]_i_1__2_n_0 ),
        .CO({\NLW_z1_p_reg[31]_i_1__2_CO_UNCONNECTED [3:2],\z1_p_reg[31]_i_1__2_n_2 ,\z1_p_reg[31]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,z0_p[29],\z1_p[31]_i_2__2_n_0 }),
        .O({\NLW_z1_p_reg[31]_i_1__2_O_UNCONNECTED [3],\z1_p_reg[31]_i_1__2_n_5 ,\z1_p_reg[31]_i_1__2_n_6 ,\z1_p_reg[31]_i_1__2_n_7 }),
        .S({1'b0,1'b1,\z1_p[31]_i_3__2_n_0 ,\z1_p[31]_i_4__2_n_0 }));
  FDCE \z1_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[4]_i_1__2_n_5 ),
        .Q(z1_p[3]));
  FDCE \z1_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[4]_i_1__2_n_4 ),
        .Q(z1_p[4]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[4]_i_1__2 
       (.CI(1'b0),
        .CO({\z1_p_reg[4]_i_1__2_n_0 ,\z1_p_reg[4]_i_1__2_n_1 ,\z1_p_reg[4]_i_1__2_n_2 ,\z1_p_reg[4]_i_1__2_n_3 }),
        .CYINIT(z0_p[31]),
        .DI({\z1_p[4]_i_2__2_n_0 ,z0_p[2],1'b0,1'b0}),
        .O({\z1_p_reg[4]_i_1__2_n_4 ,\z1_p_reg[4]_i_1__2_n_5 ,\z1_p_reg[4]_i_1__2_n_6 ,\NLW_z1_p_reg[4]_i_1__2_O_UNCONNECTED [0]}),
        .S({\z1_p[4]_i_3__2_n_0 ,\z1_p[4]_i_4__2_n_0 ,\z1_p[4]_i_5__2_n_0 ,1'b1}));
  FDCE \z1_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[8]_i_1__2_n_7 ),
        .Q(z1_p[5]));
  FDCE \z1_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[8]_i_1__2_n_6 ),
        .Q(z1_p[6]));
  FDCE \z1_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[8]_i_1__2_n_5 ),
        .Q(z1_p[7]));
  FDCE \z1_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[8]_i_1__2_n_4 ),
        .Q(z1_p[8]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[8]_i_1__2 
       (.CI(\z1_p_reg[4]_i_1__2_n_0 ),
        .CO({\z1_p_reg[8]_i_1__2_n_0 ,\z1_p_reg[8]_i_1__2_n_1 ,\z1_p_reg[8]_i_1__2_n_2 ,\z1_p_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\z1_p[8]_i_2__2_n_0 ,z0_p[6],\z1_p[8]_i_3__2_n_0 ,z0_p[4]}),
        .O({\z1_p_reg[8]_i_1__2_n_4 ,\z1_p_reg[8]_i_1__2_n_5 ,\z1_p_reg[8]_i_1__2_n_6 ,\z1_p_reg[8]_i_1__2_n_7 }),
        .S({\z1_p[8]_i_4__2_n_0 ,\z1_p[8]_i_5__2_n_0 ,\z1_p[8]_i_6__2_n_0 ,\z1_p[8]_i_7__2_n_0 }));
  FDCE \z1_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[12]_i_1__2_n_7 ),
        .Q(z1_p[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \z2_p[0]_i_1__3 
       (.I0(x1_p),
        .O(\z2_p[0]_i_1__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z2_p[12]_i_2__3 
       (.I0(z1_p[31]),
        .O(\z2_p[12]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z2_p[12]_i_3__3 
       (.I0(z1_p[31]),
        .O(\z2_p[12]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[12]_i_4__3 
       (.I0(z1_p[31]),
        .I1(z1_p[12]),
        .O(\z2_p[12]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[12]_i_5__3 
       (.I0(z1_p[11]),
        .I1(z1_p[10]),
        .O(\z2_p[12]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[12]_i_6__2 
       (.I0(z1_p[9]),
        .I1(z1_p[10]),
        .O(\z2_p[12]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[12]_i_7__3 
       (.I0(z1_p[31]),
        .I1(z1_p[9]),
        .O(\z2_p[12]_i_7__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z2_p[16]_i_2__3 
       (.I0(z1_p[31]),
        .O(\z2_p[16]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z2_p[16]_i_3__2 
       (.I0(z1_p[31]),
        .O(\z2_p[16]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[16]_i_4__3 
       (.I0(z1_p[31]),
        .I1(z1_p[16]),
        .O(\z2_p[16]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[16]_i_5__3 
       (.I0(z1_p[15]),
        .I1(z1_p[14]),
        .O(\z2_p[16]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[16]_i_6__3 
       (.I0(z1_p[31]),
        .I1(z1_p[14]),
        .O(\z2_p[16]_i_6__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[16]_i_7__2 
       (.I0(z1_p[13]),
        .I1(z1_p[12]),
        .O(\z2_p[16]_i_7__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z2_p[20]_i_2__2 
       (.I0(z1_p[31]),
        .O(\z2_p[20]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[20]_i_3__3 
       (.I0(z1_p[20]),
        .I1(z1_p[19]),
        .O(\z2_p[20]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[20]_i_4__3 
       (.I0(z1_p[31]),
        .I1(z1_p[19]),
        .O(\z2_p[20]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[20]_i_5__3 
       (.I0(z1_p[18]),
        .I1(z1_p[17]),
        .O(\z2_p[20]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[20]_i_6__3 
       (.I0(z1_p[16]),
        .I1(z1_p[17]),
        .O(\z2_p[20]_i_6__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z2_p[24]_i_2__2 
       (.I0(z1_p[31]),
        .O(\z2_p[24]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z2_p[24]_i_3__2 
       (.I0(z1_p[31]),
        .O(\z2_p[24]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[24]_i_4__2 
       (.I0(z1_p[23]),
        .I1(z1_p[24]),
        .O(\z2_p[24]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[24]_i_5__2 
       (.I0(z1_p[31]),
        .I1(z1_p[23]),
        .O(\z2_p[24]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[24]_i_6__2 
       (.I0(z1_p[22]),
        .I1(z1_p[21]),
        .O(\z2_p[24]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[24]_i_7__2 
       (.I0(z1_p[31]),
        .I1(z1_p[21]),
        .O(\z2_p[24]_i_7__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z2_p[28]_i_2__2 
       (.I0(z1_p[31]),
        .O(\z2_p[28]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[28]_i_3__2 
       (.I0(z1_p[27]),
        .I1(z1_p[28]),
        .O(\z2_p[28]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[28]_i_4__2 
       (.I0(z1_p[26]),
        .I1(z1_p[27]),
        .O(\z2_p[28]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[28]_i_5__2 
       (.I0(z1_p[31]),
        .I1(z1_p[26]),
        .O(\z2_p[28]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[28]_i_6__2 
       (.I0(z1_p[25]),
        .I1(z1_p[24]),
        .O(\z2_p[28]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z2_p[31]_i_2__2 
       (.I0(z1_p[31]),
        .O(\z2_p[31]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[31]_i_3__2 
       (.I0(z1_p[30]),
        .I1(z1_p[31]),
        .O(\z2_p[31]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[31]_i_4__2 
       (.I0(z1_p[31]),
        .I1(z1_p[30]),
        .O(\z2_p[31]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[31]_i_5__2 
       (.I0(z1_p[29]),
        .I1(z1_p[28]),
        .O(\z2_p[31]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z2_p[4]_i_2__3 
       (.I0(z1_p[31]),
        .O(\z2_p[4]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z2_p[4]_i_3__3 
       (.I0(z1_p[31]),
        .O(\z2_p[4]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[4]_i_4__2 
       (.I0(z1_p[3]),
        .I1(z1_p[4]),
        .O(\z2_p[4]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[4]_i_5__3 
       (.I0(z1_p[3]),
        .I1(z1_p[31]),
        .O(\z2_p[4]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[4]_i_6__2 
       (.I0(z1_p[31]),
        .I1(z1_p[2]),
        .O(\z2_p[4]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[4]_i_7__3 
       (.I0(z1_p[31]),
        .I1(y1_p[29]),
        .O(\z2_p[4]_i_7__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[8]_i_2__3 
       (.I0(z1_p[8]),
        .I1(z1_p[7]),
        .O(\z2_p[8]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[8]_i_3__3 
       (.I0(z1_p[6]),
        .I1(z1_p[7]),
        .O(\z2_p[8]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[8]_i_4__3 
       (.I0(z1_p[5]),
        .I1(z1_p[6]),
        .O(\z2_p[8]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[8]_i_5__3 
       (.I0(z1_p[4]),
        .I1(z1_p[5]),
        .O(\z2_p[8]_i_5__3_n_0 ));
  FDCE \z2_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p[0]_i_1__3_n_0 ),
        .Q(z2_p[0]));
  FDCE \z2_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[12]_i_1__3_n_6 ),
        .Q(z2_p[10]));
  FDCE \z2_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[12]_i_1__3_n_5 ),
        .Q(z2_p[11]));
  FDCE \z2_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[12]_i_1__3_n_4 ),
        .Q(z2_p[12]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[12]_i_1__3 
       (.CI(\z2_p_reg[8]_i_1__3_n_0 ),
        .CO({\z2_p_reg[12]_i_1__3_n_0 ,\z2_p_reg[12]_i_1__3_n_1 ,\z2_p_reg[12]_i_1__3_n_2 ,\z2_p_reg[12]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\z2_p[12]_i_2__3_n_0 ,z1_p[10:9],\z2_p[12]_i_3__3_n_0 }),
        .O({\z2_p_reg[12]_i_1__3_n_4 ,\z2_p_reg[12]_i_1__3_n_5 ,\z2_p_reg[12]_i_1__3_n_6 ,\z2_p_reg[12]_i_1__3_n_7 }),
        .S({\z2_p[12]_i_4__3_n_0 ,\z2_p[12]_i_5__3_n_0 ,\z2_p[12]_i_6__2_n_0 ,\z2_p[12]_i_7__3_n_0 }));
  FDCE \z2_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[16]_i_1__3_n_7 ),
        .Q(z2_p[13]));
  FDCE \z2_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[16]_i_1__3_n_6 ),
        .Q(z2_p[14]));
  FDCE \z2_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[16]_i_1__3_n_5 ),
        .Q(z2_p[15]));
  FDCE \z2_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[16]_i_1__3_n_4 ),
        .Q(z2_p[16]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[16]_i_1__3 
       (.CI(\z2_p_reg[12]_i_1__3_n_0 ),
        .CO({\z2_p_reg[16]_i_1__3_n_0 ,\z2_p_reg[16]_i_1__3_n_1 ,\z2_p_reg[16]_i_1__3_n_2 ,\z2_p_reg[16]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\z2_p[16]_i_2__3_n_0 ,z1_p[14],\z2_p[16]_i_3__2_n_0 ,z1_p[12]}),
        .O({\z2_p_reg[16]_i_1__3_n_4 ,\z2_p_reg[16]_i_1__3_n_5 ,\z2_p_reg[16]_i_1__3_n_6 ,\z2_p_reg[16]_i_1__3_n_7 }),
        .S({\z2_p[16]_i_4__3_n_0 ,\z2_p[16]_i_5__3_n_0 ,\z2_p[16]_i_6__3_n_0 ,\z2_p[16]_i_7__2_n_0 }));
  FDCE \z2_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[20]_i_1__3_n_7 ),
        .Q(z2_p[17]));
  FDCE \z2_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[20]_i_1__3_n_6 ),
        .Q(z2_p[18]));
  FDCE \z2_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[20]_i_1__3_n_5 ),
        .Q(z2_p[19]));
  FDCE \z2_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[4]_i_1__3_n_7 ),
        .Q(z2_p[1]));
  FDCE \z2_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[20]_i_1__3_n_4 ),
        .Q(z2_p[20]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[20]_i_1__3 
       (.CI(\z2_p_reg[16]_i_1__3_n_0 ),
        .CO({\z2_p_reg[20]_i_1__3_n_0 ,\z2_p_reg[20]_i_1__3_n_1 ,\z2_p_reg[20]_i_1__3_n_2 ,\z2_p_reg[20]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({z1_p[19],\z2_p[20]_i_2__2_n_0 ,z1_p[17:16]}),
        .O({\z2_p_reg[20]_i_1__3_n_4 ,\z2_p_reg[20]_i_1__3_n_5 ,\z2_p_reg[20]_i_1__3_n_6 ,\z2_p_reg[20]_i_1__3_n_7 }),
        .S({\z2_p[20]_i_3__3_n_0 ,\z2_p[20]_i_4__3_n_0 ,\z2_p[20]_i_5__3_n_0 ,\z2_p[20]_i_6__3_n_0 }));
  FDCE \z2_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[24]_i_1__2_n_7 ),
        .Q(z2_p[21]));
  FDCE \z2_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[24]_i_1__2_n_6 ),
        .Q(z2_p[22]));
  FDCE \z2_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[24]_i_1__2_n_5 ),
        .Q(z2_p[23]));
  FDCE \z2_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[24]_i_1__2_n_4 ),
        .Q(z2_p[24]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[24]_i_1__2 
       (.CI(\z2_p_reg[20]_i_1__3_n_0 ),
        .CO({\z2_p_reg[24]_i_1__2_n_0 ,\z2_p_reg[24]_i_1__2_n_1 ,\z2_p_reg[24]_i_1__2_n_2 ,\z2_p_reg[24]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({z1_p[23],\z2_p[24]_i_2__2_n_0 ,z1_p[21],\z2_p[24]_i_3__2_n_0 }),
        .O({\z2_p_reg[24]_i_1__2_n_4 ,\z2_p_reg[24]_i_1__2_n_5 ,\z2_p_reg[24]_i_1__2_n_6 ,\z2_p_reg[24]_i_1__2_n_7 }),
        .S({\z2_p[24]_i_4__2_n_0 ,\z2_p[24]_i_5__2_n_0 ,\z2_p[24]_i_6__2_n_0 ,\z2_p[24]_i_7__2_n_0 }));
  FDCE \z2_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[28]_i_1__2_n_7 ),
        .Q(z2_p[25]));
  FDCE \z2_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[28]_i_1__2_n_6 ),
        .Q(z2_p[26]));
  FDCE \z2_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[28]_i_1__2_n_5 ),
        .Q(z2_p[27]));
  FDCE \z2_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[28]_i_1__2_n_4 ),
        .Q(z2_p[28]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[28]_i_1__2 
       (.CI(\z2_p_reg[24]_i_1__2_n_0 ),
        .CO({\z2_p_reg[28]_i_1__2_n_0 ,\z2_p_reg[28]_i_1__2_n_1 ,\z2_p_reg[28]_i_1__2_n_2 ,\z2_p_reg[28]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({z1_p[27:26],\z2_p[28]_i_2__2_n_0 ,z1_p[24]}),
        .O({\z2_p_reg[28]_i_1__2_n_4 ,\z2_p_reg[28]_i_1__2_n_5 ,\z2_p_reg[28]_i_1__2_n_6 ,\z2_p_reg[28]_i_1__2_n_7 }),
        .S({\z2_p[28]_i_3__2_n_0 ,\z2_p[28]_i_4__2_n_0 ,\z2_p[28]_i_5__2_n_0 ,\z2_p[28]_i_6__2_n_0 }));
  FDCE \z2_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[31]_i_1__2_n_7 ),
        .Q(z2_p[29]));
  FDCE \z2_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[4]_i_1__3_n_6 ),
        .Q(z2_p[2]));
  FDCE \z2_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[31]_i_1__2_n_6 ),
        .Q(z2_p[30]));
  FDCE \z2_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[31]_i_1__2_n_5 ),
        .Q(z2_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[31]_i_1__2 
       (.CI(\z2_p_reg[28]_i_1__2_n_0 ),
        .CO({\NLW_z2_p_reg[31]_i_1__2_CO_UNCONNECTED [3:2],\z2_p_reg[31]_i_1__2_n_2 ,\z2_p_reg[31]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\z2_p[31]_i_2__2_n_0 ,z1_p[28]}),
        .O({\NLW_z2_p_reg[31]_i_1__2_O_UNCONNECTED [3],\z2_p_reg[31]_i_1__2_n_5 ,\z2_p_reg[31]_i_1__2_n_6 ,\z2_p_reg[31]_i_1__2_n_7 }),
        .S({1'b0,\z2_p[31]_i_3__2_n_0 ,\z2_p[31]_i_4__2_n_0 ,\z2_p[31]_i_5__2_n_0 }));
  FDCE \z2_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[4]_i_1__3_n_5 ),
        .Q(z2_p[3]));
  FDCE \z2_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[4]_i_1__3_n_4 ),
        .Q(z2_p[4]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[4]_i_1__3 
       (.CI(1'b0),
        .CO({\z2_p_reg[4]_i_1__3_n_0 ,\z2_p_reg[4]_i_1__3_n_1 ,\z2_p_reg[4]_i_1__3_n_2 ,\z2_p_reg[4]_i_1__3_n_3 }),
        .CYINIT(x1_p),
        .DI({z1_p[3],\z2_p[4]_i_2__3_n_0 ,\z2_p[4]_i_3__3_n_0 ,y1_p[29]}),
        .O({\z2_p_reg[4]_i_1__3_n_4 ,\z2_p_reg[4]_i_1__3_n_5 ,\z2_p_reg[4]_i_1__3_n_6 ,\z2_p_reg[4]_i_1__3_n_7 }),
        .S({\z2_p[4]_i_4__2_n_0 ,\z2_p[4]_i_5__3_n_0 ,\z2_p[4]_i_6__2_n_0 ,\z2_p[4]_i_7__3_n_0 }));
  FDCE \z2_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[8]_i_1__3_n_7 ),
        .Q(z2_p[5]));
  FDCE \z2_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[8]_i_1__3_n_6 ),
        .Q(z2_p[6]));
  FDCE \z2_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[8]_i_1__3_n_5 ),
        .Q(z2_p[7]));
  FDCE \z2_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[8]_i_1__3_n_4 ),
        .Q(z2_p[8]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[8]_i_1__3 
       (.CI(\z2_p_reg[4]_i_1__3_n_0 ),
        .CO({\z2_p_reg[8]_i_1__3_n_0 ,\z2_p_reg[8]_i_1__3_n_1 ,\z2_p_reg[8]_i_1__3_n_2 ,\z2_p_reg[8]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI(z1_p[7:4]),
        .O({\z2_p_reg[8]_i_1__3_n_4 ,\z2_p_reg[8]_i_1__3_n_5 ,\z2_p_reg[8]_i_1__3_n_6 ,\z2_p_reg[8]_i_1__3_n_7 }),
        .S({\z2_p[8]_i_2__3_n_0 ,\z2_p[8]_i_3__3_n_0 ,\z2_p[8]_i_4__3_n_0 ,\z2_p[8]_i_5__3_n_0 }));
  FDCE \z2_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[12]_i_1__3_n_7 ),
        .Q(z2_p[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[0]_i_1__3 
       (.I0(z2_p[0]),
        .O(\z3_p[0]_i_1__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[12]_i_2__3 
       (.I0(z2_p[31]),
        .O(\z3_p[12]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[12]_i_3__3 
       (.I0(z2_p[31]),
        .O(\z3_p[12]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[12]_i_4__2 
       (.I0(z2_p[11]),
        .I1(z2_p[12]),
        .O(\z3_p[12]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[12]_i_5__3 
       (.I0(z2_p[31]),
        .I1(z2_p[11]),
        .O(\z3_p[12]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[12]_i_6__3 
       (.I0(z2_p[10]),
        .I1(z2_p[9]),
        .O(\z3_p[12]_i_6__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[12]_i_7__3 
       (.I0(z2_p[31]),
        .I1(z2_p[9]),
        .O(\z3_p[12]_i_7__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[16]_i_2__2 
       (.I0(z2_p[31]),
        .O(\z3_p[16]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[16]_i_3__3 
       (.I0(z2_p[15]),
        .I1(z2_p[16]),
        .O(\z3_p[16]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[16]_i_4__3 
       (.I0(z2_p[31]),
        .I1(z2_p[15]),
        .O(\z3_p[16]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[16]_i_5__3 
       (.I0(z2_p[14]),
        .I1(z2_p[13]),
        .O(\z3_p[16]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[16]_i_6__2 
       (.I0(z2_p[12]),
        .I1(z2_p[13]),
        .O(\z3_p[16]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[20]_i_2__2 
       (.I0(z2_p[31]),
        .O(\z3_p[20]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[20]_i_3__3 
       (.I0(z2_p[20]),
        .I1(z2_p[19]),
        .O(\z3_p[20]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[20]_i_4__3 
       (.I0(z2_p[18]),
        .I1(z2_p[19]),
        .O(\z3_p[20]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[20]_i_5__3 
       (.I0(z2_p[31]),
        .I1(z2_p[18]),
        .O(\z3_p[20]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[20]_i_6__3 
       (.I0(z2_p[17]),
        .I1(z2_p[16]),
        .O(\z3_p[20]_i_6__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[24]_i_2__2 
       (.I0(z2_p[31]),
        .O(\z3_p[24]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[24]_i_3__2 
       (.I0(z2_p[31]),
        .O(\z3_p[24]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[24]_i_4__2 
       (.I0(z2_p[23]),
        .I1(z2_p[24]),
        .O(\z3_p[24]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[24]_i_5__2 
       (.I0(z2_p[31]),
        .I1(z2_p[23]),
        .O(\z3_p[24]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[24]_i_6__2 
       (.I0(z2_p[22]),
        .I1(z2_p[21]),
        .O(\z3_p[24]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[24]_i_7__2 
       (.I0(z2_p[31]),
        .I1(z2_p[21]),
        .O(\z3_p[24]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[28]_i_2__2 
       (.I0(z2_p[28]),
        .I1(z2_p[27]),
        .O(\z3_p[28]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[28]_i_3__2 
       (.I0(z2_p[26]),
        .I1(z2_p[27]),
        .O(\z3_p[28]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[28]_i_4__2 
       (.I0(z2_p[25]),
        .I1(z2_p[26]),
        .O(\z3_p[28]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[28]_i_5__2 
       (.I0(z2_p[24]),
        .I1(z2_p[25]),
        .O(\z3_p[28]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z3_p[31]_i_2__2 
       (.I0(z2_p[31]),
        .O(\z3_p[31]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[31]_i_3__2 
       (.I0(z2_p[30]),
        .I1(z2_p[31]),
        .O(\z3_p[31]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[31]_i_4__2 
       (.I0(z2_p[29]),
        .I1(z2_p[30]),
        .O(\z3_p[31]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[31]_i_5__2 
       (.I0(z2_p[31]),
        .I1(z2_p[29]),
        .O(\z3_p[31]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[4]_i_2__3 
       (.I0(z2_p[2]),
        .O(\z3_p[4]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[4]_i_3__3 
       (.I0(z2_p[3]),
        .I1(z2_p[4]),
        .O(\z3_p[4]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[4]_i_4__2 
       (.I0(z2_p[2]),
        .I1(z2_p[3]),
        .O(\z3_p[4]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[4]_i_5__3 
       (.I0(z2_p[2]),
        .I1(z2_p[31]),
        .O(\z3_p[4]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[4]_i_6__3 
       (.I0(z2_p[31]),
        .I1(z2_p[1]),
        .O(\z3_p[4]_i_6__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[8]_i_2__3 
       (.I0(z2_p[8]),
        .I1(z2_p[7]),
        .O(\z3_p[8]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[8]_i_3__3 
       (.I0(z2_p[6]),
        .I1(z2_p[7]),
        .O(\z3_p[8]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[8]_i_4__2 
       (.I0(z2_p[5]),
        .I1(z2_p[6]),
        .O(\z3_p[8]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[8]_i_5__2 
       (.I0(z2_p[4]),
        .I1(z2_p[5]),
        .O(\z3_p[8]_i_5__2_n_0 ));
  FDCE \z3_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p[0]_i_1__3_n_0 ),
        .Q(z3_p[0]));
  FDCE \z3_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[12]_i_1__3_n_6 ),
        .Q(z3_p[10]));
  FDCE \z3_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[12]_i_1__3_n_5 ),
        .Q(z3_p[11]));
  FDCE \z3_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[12]_i_1__3_n_4 ),
        .Q(z3_p[12]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[12]_i_1__3 
       (.CI(\z3_p_reg[8]_i_1__3_n_0 ),
        .CO({\z3_p_reg[12]_i_1__3_n_0 ,\z3_p_reg[12]_i_1__3_n_1 ,\z3_p_reg[12]_i_1__3_n_2 ,\z3_p_reg[12]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({z2_p[11],\z3_p[12]_i_2__3_n_0 ,z2_p[9],\z3_p[12]_i_3__3_n_0 }),
        .O({\z3_p_reg[12]_i_1__3_n_4 ,\z3_p_reg[12]_i_1__3_n_5 ,\z3_p_reg[12]_i_1__3_n_6 ,\z3_p_reg[12]_i_1__3_n_7 }),
        .S({\z3_p[12]_i_4__2_n_0 ,\z3_p[12]_i_5__3_n_0 ,\z3_p[12]_i_6__3_n_0 ,\z3_p[12]_i_7__3_n_0 }));
  FDCE \z3_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[16]_i_1__3_n_7 ),
        .Q(z3_p[13]));
  FDCE \z3_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[16]_i_1__3_n_6 ),
        .Q(z3_p[14]));
  FDCE \z3_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[16]_i_1__3_n_5 ),
        .Q(z3_p[15]));
  FDCE \z3_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[16]_i_1__3_n_4 ),
        .Q(z3_p[16]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[16]_i_1__3 
       (.CI(\z3_p_reg[12]_i_1__3_n_0 ),
        .CO({\z3_p_reg[16]_i_1__3_n_0 ,\z3_p_reg[16]_i_1__3_n_1 ,\z3_p_reg[16]_i_1__3_n_2 ,\z3_p_reg[16]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({z2_p[15],\z3_p[16]_i_2__2_n_0 ,z2_p[13:12]}),
        .O({\z3_p_reg[16]_i_1__3_n_4 ,\z3_p_reg[16]_i_1__3_n_5 ,\z3_p_reg[16]_i_1__3_n_6 ,\z3_p_reg[16]_i_1__3_n_7 }),
        .S({\z3_p[16]_i_3__3_n_0 ,\z3_p[16]_i_4__3_n_0 ,\z3_p[16]_i_5__3_n_0 ,\z3_p[16]_i_6__2_n_0 }));
  FDCE \z3_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[20]_i_1__3_n_7 ),
        .Q(z3_p[17]));
  FDCE \z3_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[20]_i_1__3_n_6 ),
        .Q(z3_p[18]));
  FDCE \z3_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[20]_i_1__3_n_5 ),
        .Q(z3_p[19]));
  FDCE \z3_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[4]_i_1__3_n_7 ),
        .Q(z3_p[1]));
  FDCE \z3_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[20]_i_1__3_n_4 ),
        .Q(z3_p[20]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[20]_i_1__3 
       (.CI(\z3_p_reg[16]_i_1__3_n_0 ),
        .CO({\z3_p_reg[20]_i_1__3_n_0 ,\z3_p_reg[20]_i_1__3_n_1 ,\z3_p_reg[20]_i_1__3_n_2 ,\z3_p_reg[20]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({z2_p[19:18],\z3_p[20]_i_2__2_n_0 ,z2_p[16]}),
        .O({\z3_p_reg[20]_i_1__3_n_4 ,\z3_p_reg[20]_i_1__3_n_5 ,\z3_p_reg[20]_i_1__3_n_6 ,\z3_p_reg[20]_i_1__3_n_7 }),
        .S({\z3_p[20]_i_3__3_n_0 ,\z3_p[20]_i_4__3_n_0 ,\z3_p[20]_i_5__3_n_0 ,\z3_p[20]_i_6__3_n_0 }));
  FDCE \z3_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[24]_i_1__2_n_7 ),
        .Q(z3_p[21]));
  FDCE \z3_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[24]_i_1__2_n_6 ),
        .Q(z3_p[22]));
  FDCE \z3_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[24]_i_1__2_n_5 ),
        .Q(z3_p[23]));
  FDCE \z3_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[24]_i_1__2_n_4 ),
        .Q(z3_p[24]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[24]_i_1__2 
       (.CI(\z3_p_reg[20]_i_1__3_n_0 ),
        .CO({\z3_p_reg[24]_i_1__2_n_0 ,\z3_p_reg[24]_i_1__2_n_1 ,\z3_p_reg[24]_i_1__2_n_2 ,\z3_p_reg[24]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({z2_p[23],\z3_p[24]_i_2__2_n_0 ,z2_p[21],\z3_p[24]_i_3__2_n_0 }),
        .O({\z3_p_reg[24]_i_1__2_n_4 ,\z3_p_reg[24]_i_1__2_n_5 ,\z3_p_reg[24]_i_1__2_n_6 ,\z3_p_reg[24]_i_1__2_n_7 }),
        .S({\z3_p[24]_i_4__2_n_0 ,\z3_p[24]_i_5__2_n_0 ,\z3_p[24]_i_6__2_n_0 ,\z3_p[24]_i_7__2_n_0 }));
  FDCE \z3_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[28]_i_1__2_n_7 ),
        .Q(z3_p[25]));
  FDCE \z3_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[28]_i_1__2_n_6 ),
        .Q(z3_p[26]));
  FDCE \z3_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[28]_i_1__2_n_5 ),
        .Q(z3_p[27]));
  FDCE \z3_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[28]_i_1__2_n_4 ),
        .Q(z3_p[28]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[28]_i_1__2 
       (.CI(\z3_p_reg[24]_i_1__2_n_0 ),
        .CO({\z3_p_reg[28]_i_1__2_n_0 ,\z3_p_reg[28]_i_1__2_n_1 ,\z3_p_reg[28]_i_1__2_n_2 ,\z3_p_reg[28]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(z2_p[27:24]),
        .O({\z3_p_reg[28]_i_1__2_n_4 ,\z3_p_reg[28]_i_1__2_n_5 ,\z3_p_reg[28]_i_1__2_n_6 ,\z3_p_reg[28]_i_1__2_n_7 }),
        .S({\z3_p[28]_i_2__2_n_0 ,\z3_p[28]_i_3__2_n_0 ,\z3_p[28]_i_4__2_n_0 ,\z3_p[28]_i_5__2_n_0 }));
  FDCE \z3_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[31]_i_1__2_n_7 ),
        .Q(z3_p[29]));
  FDCE \z3_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[4]_i_1__3_n_6 ),
        .Q(z3_p[2]));
  FDCE \z3_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[31]_i_1__2_n_6 ),
        .Q(z3_p[30]));
  FDCE \z3_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[31]_i_1__2_n_5 ),
        .Q(z3_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[31]_i_1__2 
       (.CI(\z3_p_reg[28]_i_1__2_n_0 ),
        .CO({\NLW_z3_p_reg[31]_i_1__2_CO_UNCONNECTED [3:2],\z3_p_reg[31]_i_1__2_n_2 ,\z3_p_reg[31]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,z2_p[29],\z3_p[31]_i_2__2_n_0 }),
        .O({\NLW_z3_p_reg[31]_i_1__2_O_UNCONNECTED [3],\z3_p_reg[31]_i_1__2_n_5 ,\z3_p_reg[31]_i_1__2_n_6 ,\z3_p_reg[31]_i_1__2_n_7 }),
        .S({1'b0,\z3_p[31]_i_3__2_n_0 ,\z3_p[31]_i_4__2_n_0 ,\z3_p[31]_i_5__2_n_0 }));
  FDCE \z3_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[4]_i_1__3_n_5 ),
        .Q(z3_p[3]));
  FDCE \z3_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[4]_i_1__3_n_4 ),
        .Q(z3_p[4]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[4]_i_1__3 
       (.CI(1'b0),
        .CO({\z3_p_reg[4]_i_1__3_n_0 ,\z3_p_reg[4]_i_1__3_n_1 ,\z3_p_reg[4]_i_1__3_n_2 ,\z3_p_reg[4]_i_1__3_n_3 }),
        .CYINIT(z2_p[0]),
        .DI({z2_p[3:2],\z3_p[4]_i_2__3_n_0 ,z2_p[1]}),
        .O({\z3_p_reg[4]_i_1__3_n_4 ,\z3_p_reg[4]_i_1__3_n_5 ,\z3_p_reg[4]_i_1__3_n_6 ,\z3_p_reg[4]_i_1__3_n_7 }),
        .S({\z3_p[4]_i_3__3_n_0 ,\z3_p[4]_i_4__2_n_0 ,\z3_p[4]_i_5__3_n_0 ,\z3_p[4]_i_6__3_n_0 }));
  FDCE \z3_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[8]_i_1__3_n_7 ),
        .Q(z3_p[5]));
  FDCE \z3_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[8]_i_1__3_n_6 ),
        .Q(z3_p[6]));
  FDCE \z3_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[8]_i_1__3_n_5 ),
        .Q(z3_p[7]));
  FDCE \z3_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[8]_i_1__3_n_4 ),
        .Q(z3_p[8]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[8]_i_1__3 
       (.CI(\z3_p_reg[4]_i_1__3_n_0 ),
        .CO({\z3_p_reg[8]_i_1__3_n_0 ,\z3_p_reg[8]_i_1__3_n_1 ,\z3_p_reg[8]_i_1__3_n_2 ,\z3_p_reg[8]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI(z2_p[7:4]),
        .O({\z3_p_reg[8]_i_1__3_n_4 ,\z3_p_reg[8]_i_1__3_n_5 ,\z3_p_reg[8]_i_1__3_n_6 ,\z3_p_reg[8]_i_1__3_n_7 }),
        .S({\z3_p[8]_i_2__3_n_0 ,\z3_p[8]_i_3__3_n_0 ,\z3_p[8]_i_4__2_n_0 ,\z3_p[8]_i_5__2_n_0 }));
  FDCE \z3_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[12]_i_1__3_n_7 ),
        .Q(z3_p[9]));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_10__2 
       (.I0(z3_p[25]),
        .I1(z3_p[26]),
        .O(\z4_p[31]_i_10__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_11__2 
       (.I0(z3_p[24]),
        .I1(z3_p[25]),
        .O(\z4_p[31]_i_11__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_13__2 
       (.I0(z3_p[23]),
        .I1(z3_p[24]),
        .O(\z4_p[31]_i_13__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_14__2 
       (.I0(z3_p[22]),
        .I1(z3_p[23]),
        .O(\z4_p[31]_i_14__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_15__2 
       (.I0(z3_p[21]),
        .I1(z3_p[22]),
        .O(\z4_p[31]_i_15__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_16__2 
       (.I0(z3_p[20]),
        .I1(z3_p[21]),
        .O(\z4_p[31]_i_16__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z4_p[31]_i_18__2 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_18__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z4_p[31]_i_19__2 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_19__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_20__2 
       (.I0(z3_p[31]),
        .I1(z3_p[20]),
        .O(\z4_p[31]_i_20__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_21__2 
       (.I0(z3_p[19]),
        .I1(z3_p[18]),
        .O(\z4_p[31]_i_21__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_22__2 
       (.I0(z3_p[31]),
        .I1(z3_p[18]),
        .O(\z4_p[31]_i_22__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_23__2 
       (.I0(z3_p[17]),
        .I1(z3_p[16]),
        .O(\z4_p[31]_i_23__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z4_p[31]_i_25__2 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_25__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z4_p[31]_i_26__2 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_26__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_27__2 
       (.I0(z3_p[31]),
        .I1(z3_p[16]),
        .O(\z4_p[31]_i_27__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_28__2 
       (.I0(z3_p[15]),
        .I1(z3_p[14]),
        .O(\z4_p[31]_i_28__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_29__2 
       (.I0(z3_p[13]),
        .I1(z3_p[14]),
        .O(\z4_p[31]_i_29__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_30__2 
       (.I0(z3_p[31]),
        .I1(z3_p[13]),
        .O(\z4_p[31]_i_30__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z4_p[31]_i_32__2 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_32__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_33__2 
       (.I0(z3_p[12]),
        .I1(z3_p[11]),
        .O(\z4_p[31]_i_33__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_34__2 
       (.I0(z3_p[10]),
        .I1(z3_p[11]),
        .O(\z4_p[31]_i_34__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_35__2 
       (.I0(z3_p[31]),
        .I1(z3_p[10]),
        .O(\z4_p[31]_i_35__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_36__2 
       (.I0(z3_p[9]),
        .I1(z3_p[8]),
        .O(\z4_p[31]_i_36__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z4_p[31]_i_38__2 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_38__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z4_p[31]_i_39__2 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_39__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_3__2 
       (.I0(z3_p[30]),
        .I1(z3_p[31]),
        .O(\z4_p[31]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_40__2 
       (.I0(z3_p[31]),
        .I1(z3_p[8]),
        .O(\z4_p[31]_i_40__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_41__2 
       (.I0(z3_p[7]),
        .I1(z3_p[6]),
        .O(\z4_p[31]_i_41__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_42__2 
       (.I0(z3_p[31]),
        .I1(z3_p[6]),
        .O(\z4_p[31]_i_42__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_43__2 
       (.I0(z3_p[5]),
        .I1(z3_p[4]),
        .O(\z4_p[31]_i_43__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z4_p[31]_i_44__2 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_44__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z4_p[31]_i_45__2 
       (.I0(z3_p[1]),
        .O(\z4_p[31]_i_45__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_46__2 
       (.I0(z3_p[31]),
        .I1(z3_p[4]),
        .O(\z4_p[31]_i_46__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_47__2 
       (.I0(z3_p[3]),
        .I1(z3_p[2]),
        .O(\z4_p[31]_i_47__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_48__2 
       (.I0(z3_p[1]),
        .I1(z3_p[2]),
        .O(\z4_p[31]_i_48__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_49__2 
       (.I0(z3_p[1]),
        .I1(z3_p[31]),
        .O(\z4_p[31]_i_49__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_4__2 
       (.I0(z3_p[29]),
        .I1(z3_p[30]),
        .O(\z4_p[31]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_5__2 
       (.I0(z3_p[28]),
        .I1(z3_p[29]),
        .O(\z4_p[31]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z4_p[31]_i_7__2 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_8__2 
       (.I0(z3_p[31]),
        .I1(z3_p[28]),
        .O(\z4_p[31]_i_8__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_9__2 
       (.I0(z3_p[27]),
        .I1(z3_p[26]),
        .O(\z4_p[31]_i_9__2_n_0 ));
  FDCE \z4_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z4_p_reg[31]_i_1__2_n_5 ),
        .Q(z4_p));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[31]_i_12__2 
       (.CI(\z4_p_reg[31]_i_17__2_n_0 ),
        .CO({\z4_p_reg[31]_i_12__2_n_0 ,\z4_p_reg[31]_i_12__2_n_1 ,\z4_p_reg[31]_i_12__2_n_2 ,\z4_p_reg[31]_i_12__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\z4_p[31]_i_18__2_n_0 ,z3_p[18],\z4_p[31]_i_19__2_n_0 ,z3_p[16]}),
        .O(\NLW_z4_p_reg[31]_i_12__2_O_UNCONNECTED [3:0]),
        .S({\z4_p[31]_i_20__2_n_0 ,\z4_p[31]_i_21__2_n_0 ,\z4_p[31]_i_22__2_n_0 ,\z4_p[31]_i_23__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[31]_i_17__2 
       (.CI(\z4_p_reg[31]_i_24__2_n_0 ),
        .CO({\z4_p_reg[31]_i_17__2_n_0 ,\z4_p_reg[31]_i_17__2_n_1 ,\z4_p_reg[31]_i_17__2_n_2 ,\z4_p_reg[31]_i_17__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\z4_p[31]_i_25__2_n_0 ,z3_p[14:13],\z4_p[31]_i_26__2_n_0 }),
        .O(\NLW_z4_p_reg[31]_i_17__2_O_UNCONNECTED [3:0]),
        .S({\z4_p[31]_i_27__2_n_0 ,\z4_p[31]_i_28__2_n_0 ,\z4_p[31]_i_29__2_n_0 ,\z4_p[31]_i_30__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[31]_i_1__2 
       (.CI(\z4_p_reg[31]_i_2__2_n_0 ),
        .CO({\NLW_z4_p_reg[31]_i_1__2_CO_UNCONNECTED [3:2],\z4_p_reg[31]_i_1__2_n_2 ,\z4_p_reg[31]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,z3_p[29:28]}),
        .O({\NLW_z4_p_reg[31]_i_1__2_O_UNCONNECTED [3],\z4_p_reg[31]_i_1__2_n_5 ,\z4_p_reg[31]_i_1__2_n_6 ,\NLW_z4_p_reg[31]_i_1__2_O_UNCONNECTED [0]}),
        .S({1'b0,\z4_p[31]_i_3__2_n_0 ,\z4_p[31]_i_4__2_n_0 ,\z4_p[31]_i_5__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[31]_i_24__2 
       (.CI(\z4_p_reg[31]_i_31__2_n_0 ),
        .CO({\z4_p_reg[31]_i_24__2_n_0 ,\z4_p_reg[31]_i_24__2_n_1 ,\z4_p_reg[31]_i_24__2_n_2 ,\z4_p_reg[31]_i_24__2_n_3 }),
        .CYINIT(1'b0),
        .DI({z3_p[11:10],\z4_p[31]_i_32__2_n_0 ,z3_p[8]}),
        .O(\NLW_z4_p_reg[31]_i_24__2_O_UNCONNECTED [3:0]),
        .S({\z4_p[31]_i_33__2_n_0 ,\z4_p[31]_i_34__2_n_0 ,\z4_p[31]_i_35__2_n_0 ,\z4_p[31]_i_36__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[31]_i_2__2 
       (.CI(\z4_p_reg[31]_i_6__2_n_0 ),
        .CO({\z4_p_reg[31]_i_2__2_n_0 ,\z4_p_reg[31]_i_2__2_n_1 ,\z4_p_reg[31]_i_2__2_n_2 ,\z4_p_reg[31]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\z4_p[31]_i_7__2_n_0 ,z3_p[26:24]}),
        .O(\NLW_z4_p_reg[31]_i_2__2_O_UNCONNECTED [3:0]),
        .S({\z4_p[31]_i_8__2_n_0 ,\z4_p[31]_i_9__2_n_0 ,\z4_p[31]_i_10__2_n_0 ,\z4_p[31]_i_11__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[31]_i_31__2 
       (.CI(\z4_p_reg[31]_i_37__2_n_0 ),
        .CO({\z4_p_reg[31]_i_31__2_n_0 ,\z4_p_reg[31]_i_31__2_n_1 ,\z4_p_reg[31]_i_31__2_n_2 ,\z4_p_reg[31]_i_31__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\z4_p[31]_i_38__2_n_0 ,z3_p[6],\z4_p[31]_i_39__2_n_0 ,z3_p[4]}),
        .O(\NLW_z4_p_reg[31]_i_31__2_O_UNCONNECTED [3:0]),
        .S({\z4_p[31]_i_40__2_n_0 ,\z4_p[31]_i_41__2_n_0 ,\z4_p[31]_i_42__2_n_0 ,\z4_p[31]_i_43__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[31]_i_37__2 
       (.CI(1'b0),
        .CO({\z4_p_reg[31]_i_37__2_n_0 ,\z4_p_reg[31]_i_37__2_n_1 ,\z4_p_reg[31]_i_37__2_n_2 ,\z4_p_reg[31]_i_37__2_n_3 }),
        .CYINIT(z3_p[0]),
        .DI({\z4_p[31]_i_44__2_n_0 ,z3_p[2:1],\z4_p[31]_i_45__2_n_0 }),
        .O(\NLW_z4_p_reg[31]_i_37__2_O_UNCONNECTED [3:0]),
        .S({\z4_p[31]_i_46__2_n_0 ,\z4_p[31]_i_47__2_n_0 ,\z4_p[31]_i_48__2_n_0 ,\z4_p[31]_i_49__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[31]_i_6__2 
       (.CI(\z4_p_reg[31]_i_12__2_n_0 ),
        .CO({\z4_p_reg[31]_i_6__2_n_0 ,\z4_p_reg[31]_i_6__2_n_1 ,\z4_p_reg[31]_i_6__2_n_2 ,\z4_p_reg[31]_i_6__2_n_3 }),
        .CYINIT(1'b0),
        .DI(z3_p[23:20]),
        .O(\NLW_z4_p_reg[31]_i_6__2_O_UNCONNECTED [3:0]),
        .S({\z4_p[31]_i_13__2_n_0 ,\z4_p[31]_i_14__2_n_0 ,\z4_p[31]_i_15__2_n_0 ,\z4_p[31]_i_16__2_n_0 }));
endmodule

(* ORIG_REF_NAME = "Sin1" *) 
module design_1_audio_core_0_0_Sin1
   (CO,
    \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0 ,
    \delayMatch3_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1 ,
    Sin1_out1,
    clk_enable,
    clk,
    reset,
    HwModeRegister1_reg_reg_c_3,
    Q,
    quad_correction_before_add_temp,
    \HDL_Counter2_out1_reg[30] ,
    \HDL_Counter2_out1_reg[29] );
  output [0:0]CO;
  output [0:0]\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0 ;
  output [0:0]\delayMatch3_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1 ;
  output [30:0]Sin1_out1;
  input clk_enable;
  input clk;
  input reset;
  input HwModeRegister1_reg_reg_c_3;
  input [31:0]Q;
  input [30:0]quad_correction_before_add_temp;
  input [26:0]\HDL_Counter2_out1_reg[30] ;
  input [27:0]\HDL_Counter2_out1_reg[29] ;

  wire B0;
  wire [0:0]CO;
  wire [27:0]\HDL_Counter2_out1_reg[29] ;
  wire [26:0]\HDL_Counter2_out1_reg[30] ;
  wire HwModeRegister1_reg_reg_c_3;
  wire [31:0]Q;
  wire [30:0]Sin1_out1;
  wire clk;
  wire clk_enable;
  wire \delayMatch3_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ;
  wire \delayMatch3_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ;
  wire \delayMatch3_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ;
  wire \delayMatch3_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 ;
  wire \delayMatch3_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ;
  wire \delayMatch3_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ;
  wire \delayMatch3_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ;
  wire \delayMatch3_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ;
  wire \delayMatch3_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ;
  wire \delayMatch3_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ;
  wire \delayMatch3_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ;
  wire \delayMatch3_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 ;
  wire \delayMatch3_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ;
  wire \delayMatch3_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ;
  wire \delayMatch3_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ;
  wire \delayMatch3_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ;
  wire \delayMatch3_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ;
  wire \delayMatch3_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ;
  wire \delayMatch3_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ;
  wire \delayMatch3_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 ;
  wire \delayMatch3_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ;
  wire \delayMatch3_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ;
  wire \delayMatch3_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ;
  wire \delayMatch3_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ;
  wire \delayMatch3_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ;
  wire \delayMatch3_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ;
  wire \delayMatch3_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ;
  wire \delayMatch3_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 ;
  wire \delayMatch3_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ;
  wire \delayMatch3_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ;
  wire \delayMatch3_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ;
  wire \delayMatch3_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ;
  wire \delayMatch3_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ;
  wire \delayMatch3_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ;
  wire \delayMatch3_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ;
  wire \delayMatch3_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 ;
  wire \delayMatch3_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ;
  wire \delayMatch3_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ;
  wire \delayMatch3_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ;
  wire \delayMatch3_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ;
  wire \delayMatch3_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ;
  wire \delayMatch3_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 ;
  wire \delayMatch3_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ;
  wire \delayMatch3_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ;
  wire \delayMatch3_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ;
  wire \delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ;
  wire \delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ;
  wire \delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ;
  wire \delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 ;
  wire \delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ;
  wire \delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ;
  wire \delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ;
  wire \delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ;
  wire \delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0 ;
  wire \delayMatch3_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ;
  wire \delayMatch3_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ;
  wire \delayMatch3_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ;
  wire \delayMatch3_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 ;
  wire \delayMatch3_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ;
  wire \delayMatch3_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ;
  wire \delayMatch3_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ;
  wire \delayMatch3_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ;
  wire [0:0]\delayMatch3_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_100__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_101__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_102__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_108__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_109__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_110__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_111__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_112__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_113__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_114__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_115__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_116__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_117__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_118__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_119__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_11__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_120__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_121__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_13__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__0_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__0_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__0_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_16__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_18__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__0_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__0_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__0_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_22__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_23__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_25__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_27__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_28__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__1_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__1_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__1_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_31__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_32__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_33__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_34__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_35__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_36__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__1_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__1_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__1_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_43__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_46__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_47__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_48__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__1_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__1_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__1_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_52__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_53__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_54__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_55__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_56__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__0_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__0_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__0_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__0_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__0_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__0_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_61__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_62__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_63__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_64__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_65__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_66__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_67__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_68__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__0_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__0_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__0_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_77__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_78__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_79__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_7__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_80__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_81__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_82__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__0_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__0_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__0_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_84__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_85__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_87__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_88__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_89__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_8__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_90__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_91__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_96__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_97__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_98__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_99__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_9__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire [0:0]\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0 ;
  wire \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire negate_reg_reg_reg_gate_n_0;
  wire \negate_reg_reg_reg_n_0_[5] ;
  wire [5:5]p_4_out;
  wire [31:1]quad_correction_after_cast_3;
  wire [30:0]quad_correction_before_add_temp;
  wire [4:2]quad_correction_before_sub_temp;
  wire [29:0]quad_correction_before_th0;
  wire [1:1]quad_correction_before_th00_in;
  wire reset;
  wire [29:29]x1_p;
  wire \x2_p[11]_i_2__2_n_0 ;
  wire \x2_p[11]_i_3__2_n_0 ;
  wire \x2_p[11]_i_4__2_n_0 ;
  wire \x2_p[11]_i_5__1_n_0 ;
  wire \x2_p[15]_i_2__2_n_0 ;
  wire \x2_p[15]_i_3__2_n_0 ;
  wire \x2_p[15]_i_4__1_n_0 ;
  wire \x2_p[15]_i_5__2_n_0 ;
  wire \x2_p[19]_i_2__2_n_0 ;
  wire \x2_p[19]_i_3__2_n_0 ;
  wire \x2_p[19]_i_4__1_n_0 ;
  wire \x2_p[19]_i_5__1_n_0 ;
  wire \x2_p[23]_i_2__1_n_0 ;
  wire \x2_p[23]_i_3__1_n_0 ;
  wire \x2_p[23]_i_4__1_n_0 ;
  wire \x2_p[23]_i_5__1_n_0 ;
  wire \x2_p[27]_i_2__1_n_0 ;
  wire \x2_p[27]_i_3__1_n_0 ;
  wire \x2_p[27]_i_4__1_n_0 ;
  wire \x2_p[27]_i_5__1_n_0 ;
  wire \x2_p[31]_i_2__1_n_0 ;
  wire \x2_p[31]_i_3__1_n_0 ;
  wire \x2_p[31]_i_4__1_n_0 ;
  wire \x2_p[31]_i_5__1_n_0 ;
  wire \x2_p[3]_i_2__2_n_0 ;
  wire \x2_p[3]_i_3__2_n_0 ;
  wire \x2_p[3]_i_4__2_n_0 ;
  wire \x2_p[3]_i_5__2_n_0 ;
  wire \x2_p[3]_i_6__2_n_0 ;
  wire \x2_p[7]_i_2__1_n_0 ;
  wire \x2_p[7]_i_3__2_n_0 ;
  wire \x2_p[7]_i_4__2_n_0 ;
  wire \x2_p[7]_i_5__2_n_0 ;
  wire \x2_p_reg[11]_i_1__2_n_0 ;
  wire \x2_p_reg[11]_i_1__2_n_1 ;
  wire \x2_p_reg[11]_i_1__2_n_2 ;
  wire \x2_p_reg[11]_i_1__2_n_3 ;
  wire \x2_p_reg[11]_i_1__2_n_4 ;
  wire \x2_p_reg[11]_i_1__2_n_5 ;
  wire \x2_p_reg[11]_i_1__2_n_6 ;
  wire \x2_p_reg[11]_i_1__2_n_7 ;
  wire \x2_p_reg[15]_i_1__2_n_0 ;
  wire \x2_p_reg[15]_i_1__2_n_1 ;
  wire \x2_p_reg[15]_i_1__2_n_2 ;
  wire \x2_p_reg[15]_i_1__2_n_3 ;
  wire \x2_p_reg[15]_i_1__2_n_4 ;
  wire \x2_p_reg[15]_i_1__2_n_5 ;
  wire \x2_p_reg[15]_i_1__2_n_6 ;
  wire \x2_p_reg[15]_i_1__2_n_7 ;
  wire \x2_p_reg[19]_i_1__2_n_0 ;
  wire \x2_p_reg[19]_i_1__2_n_1 ;
  wire \x2_p_reg[19]_i_1__2_n_2 ;
  wire \x2_p_reg[19]_i_1__2_n_3 ;
  wire \x2_p_reg[19]_i_1__2_n_4 ;
  wire \x2_p_reg[19]_i_1__2_n_5 ;
  wire \x2_p_reg[19]_i_1__2_n_6 ;
  wire \x2_p_reg[19]_i_1__2_n_7 ;
  wire \x2_p_reg[23]_i_1__1_n_0 ;
  wire \x2_p_reg[23]_i_1__1_n_1 ;
  wire \x2_p_reg[23]_i_1__1_n_2 ;
  wire \x2_p_reg[23]_i_1__1_n_3 ;
  wire \x2_p_reg[23]_i_1__1_n_4 ;
  wire \x2_p_reg[23]_i_1__1_n_5 ;
  wire \x2_p_reg[23]_i_1__1_n_6 ;
  wire \x2_p_reg[23]_i_1__1_n_7 ;
  wire \x2_p_reg[27]_i_1__1_n_0 ;
  wire \x2_p_reg[27]_i_1__1_n_1 ;
  wire \x2_p_reg[27]_i_1__1_n_2 ;
  wire \x2_p_reg[27]_i_1__1_n_3 ;
  wire \x2_p_reg[27]_i_1__1_n_4 ;
  wire \x2_p_reg[27]_i_1__1_n_5 ;
  wire \x2_p_reg[27]_i_1__1_n_6 ;
  wire \x2_p_reg[27]_i_1__1_n_7 ;
  wire \x2_p_reg[31]_i_1__1_n_1 ;
  wire \x2_p_reg[31]_i_1__1_n_2 ;
  wire \x2_p_reg[31]_i_1__1_n_3 ;
  wire \x2_p_reg[31]_i_1__1_n_4 ;
  wire \x2_p_reg[31]_i_1__1_n_5 ;
  wire \x2_p_reg[31]_i_1__1_n_6 ;
  wire \x2_p_reg[31]_i_1__1_n_7 ;
  wire \x2_p_reg[3]_i_1__2_n_0 ;
  wire \x2_p_reg[3]_i_1__2_n_1 ;
  wire \x2_p_reg[3]_i_1__2_n_2 ;
  wire \x2_p_reg[3]_i_1__2_n_3 ;
  wire \x2_p_reg[3]_i_1__2_n_4 ;
  wire \x2_p_reg[3]_i_1__2_n_5 ;
  wire \x2_p_reg[3]_i_1__2_n_6 ;
  wire \x2_p_reg[3]_i_1__2_n_7 ;
  wire \x2_p_reg[7]_i_1__2_n_0 ;
  wire \x2_p_reg[7]_i_1__2_n_1 ;
  wire \x2_p_reg[7]_i_1__2_n_2 ;
  wire \x2_p_reg[7]_i_1__2_n_3 ;
  wire \x2_p_reg[7]_i_1__2_n_4 ;
  wire \x2_p_reg[7]_i_1__2_n_5 ;
  wire \x2_p_reg[7]_i_1__2_n_6 ;
  wire \x2_p_reg[7]_i_1__2_n_7 ;
  wire \x2_p_reg_n_0_[0] ;
  wire \x2_p_reg_n_0_[10] ;
  wire \x2_p_reg_n_0_[11] ;
  wire \x2_p_reg_n_0_[12] ;
  wire \x2_p_reg_n_0_[13] ;
  wire \x2_p_reg_n_0_[14] ;
  wire \x2_p_reg_n_0_[15] ;
  wire \x2_p_reg_n_0_[16] ;
  wire \x2_p_reg_n_0_[17] ;
  wire \x2_p_reg_n_0_[18] ;
  wire \x2_p_reg_n_0_[19] ;
  wire \x2_p_reg_n_0_[1] ;
  wire \x2_p_reg_n_0_[20] ;
  wire \x2_p_reg_n_0_[21] ;
  wire \x2_p_reg_n_0_[22] ;
  wire \x2_p_reg_n_0_[23] ;
  wire \x2_p_reg_n_0_[24] ;
  wire \x2_p_reg_n_0_[25] ;
  wire \x2_p_reg_n_0_[26] ;
  wire \x2_p_reg_n_0_[27] ;
  wire \x2_p_reg_n_0_[28] ;
  wire \x2_p_reg_n_0_[29] ;
  wire \x2_p_reg_n_0_[2] ;
  wire \x2_p_reg_n_0_[30] ;
  wire \x2_p_reg_n_0_[3] ;
  wire \x2_p_reg_n_0_[4] ;
  wire \x2_p_reg_n_0_[5] ;
  wire \x2_p_reg_n_0_[6] ;
  wire \x2_p_reg_n_0_[7] ;
  wire \x2_p_reg_n_0_[8] ;
  wire \x2_p_reg_n_0_[9] ;
  wire [31:0]x3_p;
  wire \x3_p[11]_i_2__2_n_0 ;
  wire \x3_p[11]_i_3__2_n_0 ;
  wire \x3_p[11]_i_4__2_n_0 ;
  wire \x3_p[11]_i_5__2_n_0 ;
  wire \x3_p[15]_i_2__2_n_0 ;
  wire \x3_p[15]_i_3__2_n_0 ;
  wire \x3_p[15]_i_4__2_n_0 ;
  wire \x3_p[15]_i_5__2_n_0 ;
  wire \x3_p[19]_i_2__2_n_0 ;
  wire \x3_p[19]_i_3__2_n_0 ;
  wire \x3_p[19]_i_4__2_n_0 ;
  wire \x3_p[19]_i_5__2_n_0 ;
  wire \x3_p[23]_i_2__1_n_0 ;
  wire \x3_p[23]_i_3__1_n_0 ;
  wire \x3_p[23]_i_4__1_n_0 ;
  wire \x3_p[23]_i_5__1_n_0 ;
  wire \x3_p[27]_i_2__1_n_0 ;
  wire \x3_p[27]_i_3__1_n_0 ;
  wire \x3_p[27]_i_4__1_n_0 ;
  wire \x3_p[27]_i_5__1_n_0 ;
  wire \x3_p[31]_i_2__1_n_0 ;
  wire \x3_p[31]_i_3__1_n_0 ;
  wire \x3_p[31]_i_4__1_n_0 ;
  wire \x3_p[31]_i_5__1_n_0 ;
  wire \x3_p[3]_i_2__2_n_0 ;
  wire \x3_p[3]_i_3__2_n_0 ;
  wire \x3_p[3]_i_4__2_n_0 ;
  wire \x3_p[3]_i_5__2_n_0 ;
  wire \x3_p[3]_i_6__2_n_0 ;
  wire \x3_p[7]_i_2__2_n_0 ;
  wire \x3_p[7]_i_3__2_n_0 ;
  wire \x3_p[7]_i_4__2_n_0 ;
  wire \x3_p[7]_i_5__2_n_0 ;
  wire \x3_p_reg[11]_i_1__2_n_0 ;
  wire \x3_p_reg[11]_i_1__2_n_1 ;
  wire \x3_p_reg[11]_i_1__2_n_2 ;
  wire \x3_p_reg[11]_i_1__2_n_3 ;
  wire \x3_p_reg[11]_i_1__2_n_4 ;
  wire \x3_p_reg[11]_i_1__2_n_5 ;
  wire \x3_p_reg[11]_i_1__2_n_6 ;
  wire \x3_p_reg[11]_i_1__2_n_7 ;
  wire \x3_p_reg[15]_i_1__2_n_0 ;
  wire \x3_p_reg[15]_i_1__2_n_1 ;
  wire \x3_p_reg[15]_i_1__2_n_2 ;
  wire \x3_p_reg[15]_i_1__2_n_3 ;
  wire \x3_p_reg[15]_i_1__2_n_4 ;
  wire \x3_p_reg[15]_i_1__2_n_5 ;
  wire \x3_p_reg[15]_i_1__2_n_6 ;
  wire \x3_p_reg[15]_i_1__2_n_7 ;
  wire \x3_p_reg[19]_i_1__2_n_0 ;
  wire \x3_p_reg[19]_i_1__2_n_1 ;
  wire \x3_p_reg[19]_i_1__2_n_2 ;
  wire \x3_p_reg[19]_i_1__2_n_3 ;
  wire \x3_p_reg[19]_i_1__2_n_4 ;
  wire \x3_p_reg[19]_i_1__2_n_5 ;
  wire \x3_p_reg[19]_i_1__2_n_6 ;
  wire \x3_p_reg[19]_i_1__2_n_7 ;
  wire \x3_p_reg[23]_i_1__1_n_0 ;
  wire \x3_p_reg[23]_i_1__1_n_1 ;
  wire \x3_p_reg[23]_i_1__1_n_2 ;
  wire \x3_p_reg[23]_i_1__1_n_3 ;
  wire \x3_p_reg[23]_i_1__1_n_4 ;
  wire \x3_p_reg[23]_i_1__1_n_5 ;
  wire \x3_p_reg[23]_i_1__1_n_6 ;
  wire \x3_p_reg[23]_i_1__1_n_7 ;
  wire \x3_p_reg[27]_i_1__1_n_0 ;
  wire \x3_p_reg[27]_i_1__1_n_1 ;
  wire \x3_p_reg[27]_i_1__1_n_2 ;
  wire \x3_p_reg[27]_i_1__1_n_3 ;
  wire \x3_p_reg[27]_i_1__1_n_4 ;
  wire \x3_p_reg[27]_i_1__1_n_5 ;
  wire \x3_p_reg[27]_i_1__1_n_6 ;
  wire \x3_p_reg[27]_i_1__1_n_7 ;
  wire \x3_p_reg[31]_i_1__1_n_1 ;
  wire \x3_p_reg[31]_i_1__1_n_2 ;
  wire \x3_p_reg[31]_i_1__1_n_3 ;
  wire \x3_p_reg[31]_i_1__1_n_4 ;
  wire \x3_p_reg[31]_i_1__1_n_5 ;
  wire \x3_p_reg[31]_i_1__1_n_6 ;
  wire \x3_p_reg[31]_i_1__1_n_7 ;
  wire \x3_p_reg[3]_i_1__2_n_0 ;
  wire \x3_p_reg[3]_i_1__2_n_1 ;
  wire \x3_p_reg[3]_i_1__2_n_2 ;
  wire \x3_p_reg[3]_i_1__2_n_3 ;
  wire \x3_p_reg[3]_i_1__2_n_4 ;
  wire \x3_p_reg[3]_i_1__2_n_5 ;
  wire \x3_p_reg[3]_i_1__2_n_6 ;
  wire \x3_p_reg[3]_i_1__2_n_7 ;
  wire \x3_p_reg[7]_i_1__2_n_0 ;
  wire \x3_p_reg[7]_i_1__2_n_1 ;
  wire \x3_p_reg[7]_i_1__2_n_2 ;
  wire \x3_p_reg[7]_i_1__2_n_3 ;
  wire \x3_p_reg[7]_i_1__2_n_4 ;
  wire \x3_p_reg[7]_i_1__2_n_5 ;
  wire \x3_p_reg[7]_i_1__2_n_6 ;
  wire \x3_p_reg[7]_i_1__2_n_7 ;
  wire [31:4]x4_p;
  wire \x4_p[11]_i_2__2_n_0 ;
  wire \x4_p[11]_i_3__2_n_0 ;
  wire \x4_p[11]_i_4__2_n_0 ;
  wire \x4_p[11]_i_5__2_n_0 ;
  wire \x4_p[15]_i_2__2_n_0 ;
  wire \x4_p[15]_i_3__2_n_0 ;
  wire \x4_p[15]_i_4__2_n_0 ;
  wire \x4_p[15]_i_5__2_n_0 ;
  wire \x4_p[19]_i_2__2_n_0 ;
  wire \x4_p[19]_i_3__2_n_0 ;
  wire \x4_p[19]_i_4__2_n_0 ;
  wire \x4_p[19]_i_5__2_n_0 ;
  wire \x4_p[23]_i_2__1_n_0 ;
  wire \x4_p[23]_i_3__1_n_0 ;
  wire \x4_p[23]_i_4__1_n_0 ;
  wire \x4_p[23]_i_5__1_n_0 ;
  wire \x4_p[27]_i_2__1_n_0 ;
  wire \x4_p[27]_i_3__1_n_0 ;
  wire \x4_p[27]_i_4__1_n_0 ;
  wire \x4_p[27]_i_5__1_n_0 ;
  wire \x4_p[31]_i_2__1_n_0 ;
  wire \x4_p[31]_i_3__1_n_0 ;
  wire \x4_p[31]_i_4__1_n_0 ;
  wire \x4_p[31]_i_5__1_n_0 ;
  wire \x4_p[7]_i_10__2_n_0 ;
  wire \x4_p[7]_i_11__2_n_0 ;
  wire \x4_p[7]_i_3__2_n_0 ;
  wire \x4_p[7]_i_4__2_n_0 ;
  wire \x4_p[7]_i_5__2_n_0 ;
  wire \x4_p[7]_i_6__2_n_0 ;
  wire \x4_p[7]_i_7__2_n_0 ;
  wire \x4_p[7]_i_8__2_n_0 ;
  wire \x4_p[7]_i_9__2_n_0 ;
  wire \x4_p_reg[11]_i_1__2_n_0 ;
  wire \x4_p_reg[11]_i_1__2_n_1 ;
  wire \x4_p_reg[11]_i_1__2_n_2 ;
  wire \x4_p_reg[11]_i_1__2_n_3 ;
  wire \x4_p_reg[11]_i_1__2_n_4 ;
  wire \x4_p_reg[11]_i_1__2_n_5 ;
  wire \x4_p_reg[11]_i_1__2_n_6 ;
  wire \x4_p_reg[11]_i_1__2_n_7 ;
  wire \x4_p_reg[15]_i_1__2_n_0 ;
  wire \x4_p_reg[15]_i_1__2_n_1 ;
  wire \x4_p_reg[15]_i_1__2_n_2 ;
  wire \x4_p_reg[15]_i_1__2_n_3 ;
  wire \x4_p_reg[15]_i_1__2_n_4 ;
  wire \x4_p_reg[15]_i_1__2_n_5 ;
  wire \x4_p_reg[15]_i_1__2_n_6 ;
  wire \x4_p_reg[15]_i_1__2_n_7 ;
  wire \x4_p_reg[19]_i_1__2_n_0 ;
  wire \x4_p_reg[19]_i_1__2_n_1 ;
  wire \x4_p_reg[19]_i_1__2_n_2 ;
  wire \x4_p_reg[19]_i_1__2_n_3 ;
  wire \x4_p_reg[19]_i_1__2_n_4 ;
  wire \x4_p_reg[19]_i_1__2_n_5 ;
  wire \x4_p_reg[19]_i_1__2_n_6 ;
  wire \x4_p_reg[19]_i_1__2_n_7 ;
  wire \x4_p_reg[23]_i_1__1_n_0 ;
  wire \x4_p_reg[23]_i_1__1_n_1 ;
  wire \x4_p_reg[23]_i_1__1_n_2 ;
  wire \x4_p_reg[23]_i_1__1_n_3 ;
  wire \x4_p_reg[23]_i_1__1_n_4 ;
  wire \x4_p_reg[23]_i_1__1_n_5 ;
  wire \x4_p_reg[23]_i_1__1_n_6 ;
  wire \x4_p_reg[23]_i_1__1_n_7 ;
  wire \x4_p_reg[27]_i_1__1_n_0 ;
  wire \x4_p_reg[27]_i_1__1_n_1 ;
  wire \x4_p_reg[27]_i_1__1_n_2 ;
  wire \x4_p_reg[27]_i_1__1_n_3 ;
  wire \x4_p_reg[27]_i_1__1_n_4 ;
  wire \x4_p_reg[27]_i_1__1_n_5 ;
  wire \x4_p_reg[27]_i_1__1_n_6 ;
  wire \x4_p_reg[27]_i_1__1_n_7 ;
  wire \x4_p_reg[31]_i_1__1_n_1 ;
  wire \x4_p_reg[31]_i_1__1_n_2 ;
  wire \x4_p_reg[31]_i_1__1_n_3 ;
  wire \x4_p_reg[31]_i_1__1_n_4 ;
  wire \x4_p_reg[31]_i_1__1_n_5 ;
  wire \x4_p_reg[31]_i_1__1_n_6 ;
  wire \x4_p_reg[31]_i_1__1_n_7 ;
  wire \x4_p_reg[7]_i_1__2_n_0 ;
  wire \x4_p_reg[7]_i_1__2_n_1 ;
  wire \x4_p_reg[7]_i_1__2_n_2 ;
  wire \x4_p_reg[7]_i_1__2_n_3 ;
  wire \x4_p_reg[7]_i_1__2_n_4 ;
  wire \x4_p_reg[7]_i_1__2_n_5 ;
  wire \x4_p_reg[7]_i_1__2_n_6 ;
  wire \x4_p_reg[7]_i_1__2_n_7 ;
  wire \x4_p_reg[7]_i_2__2_n_0 ;
  wire \x4_p_reg[7]_i_2__2_n_1 ;
  wire \x4_p_reg[7]_i_2__2_n_2 ;
  wire \x4_p_reg[7]_i_2__2_n_3 ;
  wire [31:29]y1_p;
  wire \y1_p[29]_i_1__1_n_0 ;
  wire [31:0]y2;
  wire [31:0]y2_p;
  wire \y2_p[10]_i_2__1_n_0 ;
  wire \y2_p[10]_i_3__1_n_0 ;
  wire \y2_p[10]_i_4__1_n_0 ;
  wire \y2_p[10]_i_5__1_n_0 ;
  wire \y2_p[14]_i_2__1_n_0 ;
  wire \y2_p[14]_i_3__1_n_0 ;
  wire \y2_p[14]_i_4__1_n_0 ;
  wire \y2_p[14]_i_5__1_n_0 ;
  wire \y2_p[18]_i_2__1_n_0 ;
  wire \y2_p[18]_i_3__1_n_0 ;
  wire \y2_p[18]_i_4__1_n_0 ;
  wire \y2_p[18]_i_5__1_n_0 ;
  wire \y2_p[22]_i_2__1_n_0 ;
  wire \y2_p[22]_i_3__1_n_0 ;
  wire \y2_p[22]_i_4__1_n_0 ;
  wire \y2_p[22]_i_5__1_n_0 ;
  wire \y2_p[26]_i_2__1_n_0 ;
  wire \y2_p[26]_i_3__1_n_0 ;
  wire \y2_p[26]_i_4__1_n_0 ;
  wire \y2_p[26]_i_5__1_n_0 ;
  wire \y2_p[2]_i_2_n_0 ;
  wire \y2_p[2]_i_3__1_n_0 ;
  wire \y2_p[2]_i_4__1_n_0 ;
  wire \y2_p[2]_i_5__1_n_0 ;
  wire \y2_p[30]_i_2__1_n_0 ;
  wire \y2_p[30]_i_3__1_n_0 ;
  wire \y2_p[30]_i_4__1_n_0 ;
  wire \y2_p[30]_i_5__1_n_0 ;
  wire \y2_p[31]_i_2__1_n_0 ;
  wire \y2_p[6]_i_2__1_n_0 ;
  wire \y2_p[6]_i_3__1_n_0 ;
  wire \y2_p[6]_i_4__1_n_0 ;
  wire \y2_p[6]_i_5__1_n_0 ;
  wire \y2_p_reg[10]_i_1__1_n_0 ;
  wire \y2_p_reg[10]_i_1__1_n_1 ;
  wire \y2_p_reg[10]_i_1__1_n_2 ;
  wire \y2_p_reg[10]_i_1__1_n_3 ;
  wire \y2_p_reg[14]_i_1__1_n_0 ;
  wire \y2_p_reg[14]_i_1__1_n_1 ;
  wire \y2_p_reg[14]_i_1__1_n_2 ;
  wire \y2_p_reg[14]_i_1__1_n_3 ;
  wire \y2_p_reg[18]_i_1__1_n_0 ;
  wire \y2_p_reg[18]_i_1__1_n_1 ;
  wire \y2_p_reg[18]_i_1__1_n_2 ;
  wire \y2_p_reg[18]_i_1__1_n_3 ;
  wire \y2_p_reg[22]_i_1__1_n_0 ;
  wire \y2_p_reg[22]_i_1__1_n_1 ;
  wire \y2_p_reg[22]_i_1__1_n_2 ;
  wire \y2_p_reg[22]_i_1__1_n_3 ;
  wire \y2_p_reg[26]_i_1__1_n_0 ;
  wire \y2_p_reg[26]_i_1__1_n_1 ;
  wire \y2_p_reg[26]_i_1__1_n_2 ;
  wire \y2_p_reg[26]_i_1__1_n_3 ;
  wire \y2_p_reg[2]_i_1__1_n_0 ;
  wire \y2_p_reg[2]_i_1__1_n_1 ;
  wire \y2_p_reg[2]_i_1__1_n_2 ;
  wire \y2_p_reg[2]_i_1__1_n_3 ;
  wire \y2_p_reg[30]_i_1__1_n_0 ;
  wire \y2_p_reg[30]_i_1__1_n_1 ;
  wire \y2_p_reg[30]_i_1__1_n_2 ;
  wire \y2_p_reg[30]_i_1__1_n_3 ;
  wire \y2_p_reg[6]_i_1__1_n_0 ;
  wire \y2_p_reg[6]_i_1__1_n_1 ;
  wire \y2_p_reg[6]_i_1__1_n_2 ;
  wire \y2_p_reg[6]_i_1__1_n_3 ;
  wire [31:0]y3;
  wire [31:0]y3_p;
  wire \y3_p[10]_i_2__1_n_0 ;
  wire \y3_p[10]_i_3__1_n_0 ;
  wire \y3_p[10]_i_4__1_n_0 ;
  wire \y3_p[10]_i_5__1_n_0 ;
  wire \y3_p[14]_i_2__1_n_0 ;
  wire \y3_p[14]_i_3__1_n_0 ;
  wire \y3_p[14]_i_4__1_n_0 ;
  wire \y3_p[14]_i_5__1_n_0 ;
  wire \y3_p[18]_i_2__1_n_0 ;
  wire \y3_p[18]_i_3__1_n_0 ;
  wire \y3_p[18]_i_4__1_n_0 ;
  wire \y3_p[18]_i_5__1_n_0 ;
  wire \y3_p[22]_i_2__1_n_0 ;
  wire \y3_p[22]_i_3__1_n_0 ;
  wire \y3_p[22]_i_4__1_n_0 ;
  wire \y3_p[22]_i_5__1_n_0 ;
  wire \y3_p[26]_i_2__1_n_0 ;
  wire \y3_p[26]_i_3__1_n_0 ;
  wire \y3_p[26]_i_4__1_n_0 ;
  wire \y3_p[26]_i_5__1_n_0 ;
  wire \y3_p[2]_i_2_n_0 ;
  wire \y3_p[2]_i_3__1_n_0 ;
  wire \y3_p[2]_i_4__1_n_0 ;
  wire \y3_p[2]_i_5__1_n_0 ;
  wire \y3_p[30]_i_2__1_n_0 ;
  wire \y3_p[30]_i_3__1_n_0 ;
  wire \y3_p[30]_i_4__1_n_0 ;
  wire \y3_p[30]_i_5__1_n_0 ;
  wire \y3_p[31]_i_2__1_n_0 ;
  wire \y3_p[6]_i_2__1_n_0 ;
  wire \y3_p[6]_i_3__1_n_0 ;
  wire \y3_p[6]_i_4__1_n_0 ;
  wire \y3_p[6]_i_5__1_n_0 ;
  wire \y3_p_reg[10]_i_1__1_n_0 ;
  wire \y3_p_reg[10]_i_1__1_n_1 ;
  wire \y3_p_reg[10]_i_1__1_n_2 ;
  wire \y3_p_reg[10]_i_1__1_n_3 ;
  wire \y3_p_reg[14]_i_1__1_n_0 ;
  wire \y3_p_reg[14]_i_1__1_n_1 ;
  wire \y3_p_reg[14]_i_1__1_n_2 ;
  wire \y3_p_reg[14]_i_1__1_n_3 ;
  wire \y3_p_reg[18]_i_1__1_n_0 ;
  wire \y3_p_reg[18]_i_1__1_n_1 ;
  wire \y3_p_reg[18]_i_1__1_n_2 ;
  wire \y3_p_reg[18]_i_1__1_n_3 ;
  wire \y3_p_reg[22]_i_1__1_n_0 ;
  wire \y3_p_reg[22]_i_1__1_n_1 ;
  wire \y3_p_reg[22]_i_1__1_n_2 ;
  wire \y3_p_reg[22]_i_1__1_n_3 ;
  wire \y3_p_reg[26]_i_1__1_n_0 ;
  wire \y3_p_reg[26]_i_1__1_n_1 ;
  wire \y3_p_reg[26]_i_1__1_n_2 ;
  wire \y3_p_reg[26]_i_1__1_n_3 ;
  wire \y3_p_reg[2]_i_1__1_n_0 ;
  wire \y3_p_reg[2]_i_1__1_n_1 ;
  wire \y3_p_reg[2]_i_1__1_n_2 ;
  wire \y3_p_reg[2]_i_1__1_n_3 ;
  wire \y3_p_reg[30]_i_1__1_n_0 ;
  wire \y3_p_reg[30]_i_1__1_n_1 ;
  wire \y3_p_reg[30]_i_1__1_n_2 ;
  wire \y3_p_reg[30]_i_1__1_n_3 ;
  wire \y3_p_reg[6]_i_1__1_n_0 ;
  wire \y3_p_reg[6]_i_1__1_n_1 ;
  wire \y3_p_reg[6]_i_1__1_n_2 ;
  wire \y3_p_reg[6]_i_1__1_n_3 ;
  wire [31:0]y4;
  wire [31:0]y4_p;
  wire \y4_p[10]_i_2__1_n_0 ;
  wire \y4_p[10]_i_3__1_n_0 ;
  wire \y4_p[10]_i_4__1_n_0 ;
  wire \y4_p[10]_i_5__1_n_0 ;
  wire \y4_p[14]_i_2__1_n_0 ;
  wire \y4_p[14]_i_3__1_n_0 ;
  wire \y4_p[14]_i_4__1_n_0 ;
  wire \y4_p[14]_i_5__1_n_0 ;
  wire \y4_p[18]_i_2__1_n_0 ;
  wire \y4_p[18]_i_3__1_n_0 ;
  wire \y4_p[18]_i_4__1_n_0 ;
  wire \y4_p[18]_i_5__1_n_0 ;
  wire \y4_p[22]_i_2__1_n_0 ;
  wire \y4_p[22]_i_3__1_n_0 ;
  wire \y4_p[22]_i_4__1_n_0 ;
  wire \y4_p[22]_i_5__1_n_0 ;
  wire \y4_p[26]_i_2__1_n_0 ;
  wire \y4_p[26]_i_3__1_n_0 ;
  wire \y4_p[26]_i_4__1_n_0 ;
  wire \y4_p[26]_i_5__1_n_0 ;
  wire \y4_p[2]_i_2__1_n_0 ;
  wire \y4_p[2]_i_3__1_n_0 ;
  wire \y4_p[2]_i_4__1_n_0 ;
  wire \y4_p[2]_i_5__1_n_0 ;
  wire \y4_p[30]_i_2__1_n_0 ;
  wire \y4_p[30]_i_3__1_n_0 ;
  wire \y4_p[30]_i_4__1_n_0 ;
  wire \y4_p[30]_i_5__1_n_0 ;
  wire \y4_p[31]_i_2__1_n_0 ;
  wire \y4_p[6]_i_2__1_n_0 ;
  wire \y4_p[6]_i_3__1_n_0 ;
  wire \y4_p[6]_i_4__1_n_0 ;
  wire \y4_p[6]_i_5__1_n_0 ;
  wire \y4_p_reg[10]_i_1__1_n_0 ;
  wire \y4_p_reg[10]_i_1__1_n_1 ;
  wire \y4_p_reg[10]_i_1__1_n_2 ;
  wire \y4_p_reg[10]_i_1__1_n_3 ;
  wire \y4_p_reg[14]_i_1__1_n_0 ;
  wire \y4_p_reg[14]_i_1__1_n_1 ;
  wire \y4_p_reg[14]_i_1__1_n_2 ;
  wire \y4_p_reg[14]_i_1__1_n_3 ;
  wire \y4_p_reg[18]_i_1__1_n_0 ;
  wire \y4_p_reg[18]_i_1__1_n_1 ;
  wire \y4_p_reg[18]_i_1__1_n_2 ;
  wire \y4_p_reg[18]_i_1__1_n_3 ;
  wire \y4_p_reg[22]_i_1__1_n_0 ;
  wire \y4_p_reg[22]_i_1__1_n_1 ;
  wire \y4_p_reg[22]_i_1__1_n_2 ;
  wire \y4_p_reg[22]_i_1__1_n_3 ;
  wire \y4_p_reg[26]_i_1__1_n_0 ;
  wire \y4_p_reg[26]_i_1__1_n_1 ;
  wire \y4_p_reg[26]_i_1__1_n_2 ;
  wire \y4_p_reg[26]_i_1__1_n_3 ;
  wire \y4_p_reg[2]_i_1__1_n_0 ;
  wire \y4_p_reg[2]_i_1__1_n_1 ;
  wire \y4_p_reg[2]_i_1__1_n_2 ;
  wire \y4_p_reg[2]_i_1__1_n_3 ;
  wire \y4_p_reg[30]_i_1__1_n_0 ;
  wire \y4_p_reg[30]_i_1__1_n_1 ;
  wire \y4_p_reg[30]_i_1__1_n_2 ;
  wire \y4_p_reg[30]_i_1__1_n_3 ;
  wire \y4_p_reg[6]_i_1__1_n_0 ;
  wire \y4_p_reg[6]_i_1__1_n_1 ;
  wire \y4_p_reg[6]_i_1__1_n_2 ;
  wire \y4_p_reg[6]_i_1__1_n_3 ;
  wire [31:0]y5;
  wire [31:1]y5_p;
  wire \y5_p[10]_i_2__1_n_0 ;
  wire \y5_p[10]_i_3__1_n_0 ;
  wire \y5_p[10]_i_4__1_n_0 ;
  wire \y5_p[10]_i_5__1_n_0 ;
  wire \y5_p[14]_i_2__1_n_0 ;
  wire \y5_p[14]_i_3__1_n_0 ;
  wire \y5_p[14]_i_4__1_n_0 ;
  wire \y5_p[14]_i_5__1_n_0 ;
  wire \y5_p[18]_i_2__1_n_0 ;
  wire \y5_p[18]_i_3__1_n_0 ;
  wire \y5_p[18]_i_4__1_n_0 ;
  wire \y5_p[18]_i_5__1_n_0 ;
  wire \y5_p[22]_i_2__1_n_0 ;
  wire \y5_p[22]_i_3__1_n_0 ;
  wire \y5_p[22]_i_4__1_n_0 ;
  wire \y5_p[22]_i_5__1_n_0 ;
  wire \y5_p[26]_i_2__1_n_0 ;
  wire \y5_p[26]_i_3__1_n_0 ;
  wire \y5_p[26]_i_4__1_n_0 ;
  wire \y5_p[26]_i_5__1_n_0 ;
  wire \y5_p[2]_i_2__1_n_0 ;
  wire \y5_p[2]_i_3__1_n_0 ;
  wire \y5_p[2]_i_4__1_n_0 ;
  wire \y5_p[2]_i_5__1_n_0 ;
  wire \y5_p[30]_i_2__1_n_0 ;
  wire \y5_p[30]_i_3__1_n_0 ;
  wire \y5_p[30]_i_4__1_n_0 ;
  wire \y5_p[30]_i_5__1_n_0 ;
  wire \y5_p[31]_i_2__1_n_0 ;
  wire \y5_p[6]_i_2__1_n_0 ;
  wire \y5_p[6]_i_3__1_n_0 ;
  wire \y5_p[6]_i_4__1_n_0 ;
  wire \y5_p[6]_i_5__1_n_0 ;
  wire \y5_p_reg[10]_i_1__1_n_0 ;
  wire \y5_p_reg[10]_i_1__1_n_1 ;
  wire \y5_p_reg[10]_i_1__1_n_2 ;
  wire \y5_p_reg[10]_i_1__1_n_3 ;
  wire \y5_p_reg[14]_i_1__1_n_0 ;
  wire \y5_p_reg[14]_i_1__1_n_1 ;
  wire \y5_p_reg[14]_i_1__1_n_2 ;
  wire \y5_p_reg[14]_i_1__1_n_3 ;
  wire \y5_p_reg[18]_i_1__1_n_0 ;
  wire \y5_p_reg[18]_i_1__1_n_1 ;
  wire \y5_p_reg[18]_i_1__1_n_2 ;
  wire \y5_p_reg[18]_i_1__1_n_3 ;
  wire \y5_p_reg[22]_i_1__1_n_0 ;
  wire \y5_p_reg[22]_i_1__1_n_1 ;
  wire \y5_p_reg[22]_i_1__1_n_2 ;
  wire \y5_p_reg[22]_i_1__1_n_3 ;
  wire \y5_p_reg[26]_i_1__1_n_0 ;
  wire \y5_p_reg[26]_i_1__1_n_1 ;
  wire \y5_p_reg[26]_i_1__1_n_2 ;
  wire \y5_p_reg[26]_i_1__1_n_3 ;
  wire \y5_p_reg[2]_i_1__1_n_0 ;
  wire \y5_p_reg[2]_i_1__1_n_1 ;
  wire \y5_p_reg[2]_i_1__1_n_2 ;
  wire \y5_p_reg[2]_i_1__1_n_3 ;
  wire \y5_p_reg[30]_i_1__1_n_0 ;
  wire \y5_p_reg[30]_i_1__1_n_1 ;
  wire \y5_p_reg[30]_i_1__1_n_2 ;
  wire \y5_p_reg[30]_i_1__1_n_3 ;
  wire \y5_p_reg[6]_i_1__1_n_0 ;
  wire \y5_p_reg[6]_i_1__1_n_1 ;
  wire \y5_p_reg[6]_i_1__1_n_2 ;
  wire \y5_p_reg[6]_i_1__1_n_3 ;
  wire [31:2]z0;
  wire [31:2]z0_p;
  wire \z0_p[13]_i_3__0_n_0 ;
  wire \z0_p[13]_i_4__1_n_0 ;
  wire \z0_p[13]_i_5__1_n_0 ;
  wire \z0_p[13]_i_6__1_n_0 ;
  wire \z0_p[17]_i_3__0_n_0 ;
  wire \z0_p[17]_i_4__1_n_0 ;
  wire \z0_p[17]_i_5__1_n_0 ;
  wire \z0_p[17]_i_6__0_n_0 ;
  wire \z0_p[17]_i_7__0_n_0 ;
  wire \z0_p[21]_i_3__0_n_0 ;
  wire \z0_p[21]_i_4__0_n_0 ;
  wire \z0_p[21]_i_5__0_n_0 ;
  wire \z0_p[21]_i_6__0_n_0 ;
  wire \z0_p[21]_i_7__0_n_0 ;
  wire \z0_p[21]_i_8__0_n_0 ;
  wire \z0_p[25]_i_3__0_n_0 ;
  wire \z0_p[25]_i_4__0_n_0 ;
  wire \z0_p[25]_i_5__0_n_0 ;
  wire \z0_p[25]_i_6__0_n_0 ;
  wire \z0_p[25]_i_7__0_n_0 ;
  wire \z0_p[25]_i_8__0_n_0 ;
  wire \z0_p[29]_i_3__0_n_0 ;
  wire \z0_p[29]_i_4__0_n_0 ;
  wire \z0_p[29]_i_5__0_n_0 ;
  wire \z0_p[29]_i_6__0_n_0 ;
  wire \z0_p[29]_i_7__0_n_0 ;
  wire \z0_p[29]_i_8__0_n_0 ;
  wire \z0_p[29]_i_9__0_n_0 ;
  wire \z0_p[31]_i_10__1_n_0 ;
  wire \z0_p[31]_i_11__1_n_0 ;
  wire \z0_p[31]_i_12__0_n_0 ;
  wire \z0_p[31]_i_13__0_n_0 ;
  wire \z0_p[31]_i_15__0_n_0 ;
  wire \z0_p[31]_i_16__0_n_0 ;
  wire \z0_p[31]_i_17__0_n_0 ;
  wire \z0_p[31]_i_18__0_n_0 ;
  wire \z0_p[31]_i_19__1_n_0 ;
  wire \z0_p[31]_i_20__1_n_0 ;
  wire \z0_p[31]_i_21__1_n_0 ;
  wire \z0_p[31]_i_23__0_n_0 ;
  wire \z0_p[31]_i_24__0_n_0 ;
  wire \z0_p[31]_i_25__0_n_0 ;
  wire \z0_p[31]_i_26__0_n_0 ;
  wire \z0_p[31]_i_27__1_n_0 ;
  wire \z0_p[31]_i_28__0_n_0 ;
  wire \z0_p[31]_i_29__1_n_0 ;
  wire \z0_p[31]_i_30__1_n_0 ;
  wire \z0_p[31]_i_31__1_n_0 ;
  wire \z0_p[31]_i_32__1_n_0 ;
  wire \z0_p[31]_i_6__1_n_0 ;
  wire \z0_p[31]_i_7__1_n_0 ;
  wire \z0_p[31]_i_8__0_n_0 ;
  wire \z0_p[31]_i_9__1_n_0 ;
  wire \z0_p[3]_i_3__0_n_0 ;
  wire \z0_p[3]_i_4__0_n_0 ;
  wire \z0_p[3]_i_5__0_n_0 ;
  wire \z0_p[5]_i_3__0_n_0 ;
  wire \z0_p[5]_i_4__0_n_0 ;
  wire \z0_p[9]_i_3__0_n_0 ;
  wire \z0_p[9]_i_4__0_n_0 ;
  wire \z0_p[9]_i_5__0_n_0 ;
  wire \z0_p[9]_i_6__0_n_0 ;
  wire \z0_p_reg[13]_i_2__1_n_0 ;
  wire \z0_p_reg[13]_i_2__1_n_1 ;
  wire \z0_p_reg[13]_i_2__1_n_2 ;
  wire \z0_p_reg[13]_i_2__1_n_3 ;
  wire \z0_p_reg[17]_i_2__1_n_0 ;
  wire \z0_p_reg[17]_i_2__1_n_1 ;
  wire \z0_p_reg[17]_i_2__1_n_2 ;
  wire \z0_p_reg[17]_i_2__1_n_3 ;
  wire \z0_p_reg[21]_i_2__0_n_0 ;
  wire \z0_p_reg[21]_i_2__0_n_1 ;
  wire \z0_p_reg[21]_i_2__0_n_2 ;
  wire \z0_p_reg[21]_i_2__0_n_3 ;
  wire \z0_p_reg[25]_i_2__0_n_0 ;
  wire \z0_p_reg[25]_i_2__0_n_1 ;
  wire \z0_p_reg[25]_i_2__0_n_2 ;
  wire \z0_p_reg[25]_i_2__0_n_3 ;
  wire \z0_p_reg[29]_i_2__0_n_0 ;
  wire \z0_p_reg[29]_i_2__0_n_1 ;
  wire \z0_p_reg[29]_i_2__0_n_2 ;
  wire \z0_p_reg[29]_i_2__0_n_3 ;
  wire \z0_p_reg[31]_i_14__0_n_0 ;
  wire \z0_p_reg[31]_i_14__0_n_1 ;
  wire \z0_p_reg[31]_i_14__0_n_2 ;
  wire \z0_p_reg[31]_i_14__0_n_3 ;
  wire \z0_p_reg[31]_i_22__0_n_0 ;
  wire \z0_p_reg[31]_i_22__0_n_1 ;
  wire \z0_p_reg[31]_i_22__0_n_2 ;
  wire \z0_p_reg[31]_i_22__0_n_3 ;
  wire \z0_p_reg[31]_i_3__1_n_0 ;
  wire \z0_p_reg[31]_i_3__1_n_1 ;
  wire \z0_p_reg[31]_i_3__1_n_2 ;
  wire \z0_p_reg[31]_i_3__1_n_3 ;
  wire \z0_p_reg[31]_i_4__1_n_3 ;
  wire \z0_p_reg[31]_i_5__0_n_0 ;
  wire \z0_p_reg[31]_i_5__0_n_1 ;
  wire \z0_p_reg[31]_i_5__0_n_2 ;
  wire \z0_p_reg[31]_i_5__0_n_3 ;
  wire \z0_p_reg[3]_i_2__0_n_1 ;
  wire \z0_p_reg[3]_i_2__0_n_2 ;
  wire \z0_p_reg[3]_i_2__0_n_3 ;
  wire \z0_p_reg[5]_i_2__2_n_0 ;
  wire \z0_p_reg[5]_i_2__2_n_1 ;
  wire \z0_p_reg[5]_i_2__2_n_2 ;
  wire \z0_p_reg[5]_i_2__2_n_3 ;
  wire \z0_p_reg[9]_i_2__1_n_0 ;
  wire \z0_p_reg[9]_i_2__1_n_1 ;
  wire \z0_p_reg[9]_i_2__1_n_2 ;
  wire \z0_p_reg[9]_i_2__1_n_3 ;
  wire [31:2]z1_p;
  wire \z1_p[12]_i_2__1_n_0 ;
  wire \z1_p[12]_i_3__1_n_0 ;
  wire \z1_p[12]_i_4__1_n_0 ;
  wire \z1_p[12]_i_5__1_n_0 ;
  wire \z1_p[12]_i_6__1_n_0 ;
  wire \z1_p[12]_i_7__1_n_0 ;
  wire \z1_p[16]_i_2__1_n_0 ;
  wire \z1_p[16]_i_3__1_n_0 ;
  wire \z1_p[16]_i_4__1_n_0 ;
  wire \z1_p[16]_i_5__1_n_0 ;
  wire \z1_p[20]_i_2__2_n_0 ;
  wire \z1_p[20]_i_3__1_n_0 ;
  wire \z1_p[20]_i_4__2_n_0 ;
  wire \z1_p[20]_i_5__1_n_0 ;
  wire \z1_p[20]_i_6__1_n_0 ;
  wire \z1_p[24]_i_2__1_n_0 ;
  wire \z1_p[24]_i_3__1_n_0 ;
  wire \z1_p[24]_i_4__1_n_0 ;
  wire \z1_p[24]_i_5__1_n_0 ;
  wire \z1_p[24]_i_6__1_n_0 ;
  wire \z1_p[28]_i_2__1_n_0 ;
  wire \z1_p[28]_i_3__1_n_0 ;
  wire \z1_p[28]_i_4__1_n_0 ;
  wire \z1_p[28]_i_5__1_n_0 ;
  wire \z1_p[28]_i_6__1_n_0 ;
  wire \z1_p[31]_i_2__1_n_0 ;
  wire \z1_p[31]_i_3__1_n_0 ;
  wire \z1_p[31]_i_4__1_n_0 ;
  wire \z1_p[4]_i_2__1_n_0 ;
  wire \z1_p[4]_i_3__1_n_0 ;
  wire \z1_p[4]_i_4__1_n_0 ;
  wire \z1_p[4]_i_5__1_n_0 ;
  wire \z1_p[8]_i_2__1_n_0 ;
  wire \z1_p[8]_i_3__1_n_0 ;
  wire \z1_p[8]_i_4__1_n_0 ;
  wire \z1_p[8]_i_5__1_n_0 ;
  wire \z1_p[8]_i_6__1_n_0 ;
  wire \z1_p[8]_i_7__1_n_0 ;
  wire \z1_p_reg[12]_i_1__1_n_0 ;
  wire \z1_p_reg[12]_i_1__1_n_1 ;
  wire \z1_p_reg[12]_i_1__1_n_2 ;
  wire \z1_p_reg[12]_i_1__1_n_3 ;
  wire \z1_p_reg[12]_i_1__1_n_4 ;
  wire \z1_p_reg[12]_i_1__1_n_5 ;
  wire \z1_p_reg[12]_i_1__1_n_6 ;
  wire \z1_p_reg[12]_i_1__1_n_7 ;
  wire \z1_p_reg[16]_i_1__1_n_0 ;
  wire \z1_p_reg[16]_i_1__1_n_1 ;
  wire \z1_p_reg[16]_i_1__1_n_2 ;
  wire \z1_p_reg[16]_i_1__1_n_3 ;
  wire \z1_p_reg[16]_i_1__1_n_4 ;
  wire \z1_p_reg[16]_i_1__1_n_5 ;
  wire \z1_p_reg[16]_i_1__1_n_6 ;
  wire \z1_p_reg[16]_i_1__1_n_7 ;
  wire \z1_p_reg[20]_i_1__2_n_0 ;
  wire \z1_p_reg[20]_i_1__2_n_1 ;
  wire \z1_p_reg[20]_i_1__2_n_2 ;
  wire \z1_p_reg[20]_i_1__2_n_3 ;
  wire \z1_p_reg[20]_i_1__2_n_4 ;
  wire \z1_p_reg[20]_i_1__2_n_5 ;
  wire \z1_p_reg[20]_i_1__2_n_6 ;
  wire \z1_p_reg[20]_i_1__2_n_7 ;
  wire \z1_p_reg[24]_i_1__1_n_0 ;
  wire \z1_p_reg[24]_i_1__1_n_1 ;
  wire \z1_p_reg[24]_i_1__1_n_2 ;
  wire \z1_p_reg[24]_i_1__1_n_3 ;
  wire \z1_p_reg[24]_i_1__1_n_4 ;
  wire \z1_p_reg[24]_i_1__1_n_5 ;
  wire \z1_p_reg[24]_i_1__1_n_6 ;
  wire \z1_p_reg[24]_i_1__1_n_7 ;
  wire \z1_p_reg[28]_i_1__1_n_0 ;
  wire \z1_p_reg[28]_i_1__1_n_1 ;
  wire \z1_p_reg[28]_i_1__1_n_2 ;
  wire \z1_p_reg[28]_i_1__1_n_3 ;
  wire \z1_p_reg[28]_i_1__1_n_4 ;
  wire \z1_p_reg[28]_i_1__1_n_5 ;
  wire \z1_p_reg[28]_i_1__1_n_6 ;
  wire \z1_p_reg[28]_i_1__1_n_7 ;
  wire \z1_p_reg[31]_i_1__1_n_2 ;
  wire \z1_p_reg[31]_i_1__1_n_3 ;
  wire \z1_p_reg[31]_i_1__1_n_5 ;
  wire \z1_p_reg[31]_i_1__1_n_6 ;
  wire \z1_p_reg[31]_i_1__1_n_7 ;
  wire \z1_p_reg[4]_i_1__1_n_0 ;
  wire \z1_p_reg[4]_i_1__1_n_1 ;
  wire \z1_p_reg[4]_i_1__1_n_2 ;
  wire \z1_p_reg[4]_i_1__1_n_3 ;
  wire \z1_p_reg[4]_i_1__1_n_4 ;
  wire \z1_p_reg[4]_i_1__1_n_5 ;
  wire \z1_p_reg[4]_i_1__1_n_6 ;
  wire \z1_p_reg[8]_i_1__1_n_0 ;
  wire \z1_p_reg[8]_i_1__1_n_1 ;
  wire \z1_p_reg[8]_i_1__1_n_2 ;
  wire \z1_p_reg[8]_i_1__1_n_3 ;
  wire \z1_p_reg[8]_i_1__1_n_4 ;
  wire \z1_p_reg[8]_i_1__1_n_5 ;
  wire \z1_p_reg[8]_i_1__1_n_6 ;
  wire \z1_p_reg[8]_i_1__1_n_7 ;
  wire [31:0]z2_p;
  wire \z2_p[0]_i_1__2_n_0 ;
  wire \z2_p[12]_i_2__2_n_0 ;
  wire \z2_p[12]_i_3__2_n_0 ;
  wire \z2_p[12]_i_4__2_n_0 ;
  wire \z2_p[12]_i_5__2_n_0 ;
  wire \z2_p[12]_i_6__1_n_0 ;
  wire \z2_p[12]_i_7__2_n_0 ;
  wire \z2_p[16]_i_2__2_n_0 ;
  wire \z2_p[16]_i_3__1_n_0 ;
  wire \z2_p[16]_i_4__2_n_0 ;
  wire \z2_p[16]_i_5__2_n_0 ;
  wire \z2_p[16]_i_6__2_n_0 ;
  wire \z2_p[16]_i_7__1_n_0 ;
  wire \z2_p[20]_i_2__1_n_0 ;
  wire \z2_p[20]_i_3__2_n_0 ;
  wire \z2_p[20]_i_4__2_n_0 ;
  wire \z2_p[20]_i_5__2_n_0 ;
  wire \z2_p[20]_i_6__2_n_0 ;
  wire \z2_p[24]_i_2__1_n_0 ;
  wire \z2_p[24]_i_3__1_n_0 ;
  wire \z2_p[24]_i_4__1_n_0 ;
  wire \z2_p[24]_i_5__1_n_0 ;
  wire \z2_p[24]_i_6__1_n_0 ;
  wire \z2_p[24]_i_7__1_n_0 ;
  wire \z2_p[28]_i_2__1_n_0 ;
  wire \z2_p[28]_i_3__1_n_0 ;
  wire \z2_p[28]_i_4__1_n_0 ;
  wire \z2_p[28]_i_5__1_n_0 ;
  wire \z2_p[28]_i_6__1_n_0 ;
  wire \z2_p[31]_i_2__1_n_0 ;
  wire \z2_p[31]_i_3__1_n_0 ;
  wire \z2_p[31]_i_4__1_n_0 ;
  wire \z2_p[31]_i_5__1_n_0 ;
  wire \z2_p[4]_i_2__2_n_0 ;
  wire \z2_p[4]_i_3__2_n_0 ;
  wire \z2_p[4]_i_4__1_n_0 ;
  wire \z2_p[4]_i_5__2_n_0 ;
  wire \z2_p[4]_i_6__1_n_0 ;
  wire \z2_p[4]_i_7__2_n_0 ;
  wire \z2_p[8]_i_2__2_n_0 ;
  wire \z2_p[8]_i_3__2_n_0 ;
  wire \z2_p[8]_i_4__2_n_0 ;
  wire \z2_p[8]_i_5__2_n_0 ;
  wire \z2_p_reg[12]_i_1__2_n_0 ;
  wire \z2_p_reg[12]_i_1__2_n_1 ;
  wire \z2_p_reg[12]_i_1__2_n_2 ;
  wire \z2_p_reg[12]_i_1__2_n_3 ;
  wire \z2_p_reg[12]_i_1__2_n_4 ;
  wire \z2_p_reg[12]_i_1__2_n_5 ;
  wire \z2_p_reg[12]_i_1__2_n_6 ;
  wire \z2_p_reg[12]_i_1__2_n_7 ;
  wire \z2_p_reg[16]_i_1__2_n_0 ;
  wire \z2_p_reg[16]_i_1__2_n_1 ;
  wire \z2_p_reg[16]_i_1__2_n_2 ;
  wire \z2_p_reg[16]_i_1__2_n_3 ;
  wire \z2_p_reg[16]_i_1__2_n_4 ;
  wire \z2_p_reg[16]_i_1__2_n_5 ;
  wire \z2_p_reg[16]_i_1__2_n_6 ;
  wire \z2_p_reg[16]_i_1__2_n_7 ;
  wire \z2_p_reg[20]_i_1__2_n_0 ;
  wire \z2_p_reg[20]_i_1__2_n_1 ;
  wire \z2_p_reg[20]_i_1__2_n_2 ;
  wire \z2_p_reg[20]_i_1__2_n_3 ;
  wire \z2_p_reg[20]_i_1__2_n_4 ;
  wire \z2_p_reg[20]_i_1__2_n_5 ;
  wire \z2_p_reg[20]_i_1__2_n_6 ;
  wire \z2_p_reg[20]_i_1__2_n_7 ;
  wire \z2_p_reg[24]_i_1__1_n_0 ;
  wire \z2_p_reg[24]_i_1__1_n_1 ;
  wire \z2_p_reg[24]_i_1__1_n_2 ;
  wire \z2_p_reg[24]_i_1__1_n_3 ;
  wire \z2_p_reg[24]_i_1__1_n_4 ;
  wire \z2_p_reg[24]_i_1__1_n_5 ;
  wire \z2_p_reg[24]_i_1__1_n_6 ;
  wire \z2_p_reg[24]_i_1__1_n_7 ;
  wire \z2_p_reg[28]_i_1__1_n_0 ;
  wire \z2_p_reg[28]_i_1__1_n_1 ;
  wire \z2_p_reg[28]_i_1__1_n_2 ;
  wire \z2_p_reg[28]_i_1__1_n_3 ;
  wire \z2_p_reg[28]_i_1__1_n_4 ;
  wire \z2_p_reg[28]_i_1__1_n_5 ;
  wire \z2_p_reg[28]_i_1__1_n_6 ;
  wire \z2_p_reg[28]_i_1__1_n_7 ;
  wire \z2_p_reg[31]_i_1__1_n_2 ;
  wire \z2_p_reg[31]_i_1__1_n_3 ;
  wire \z2_p_reg[31]_i_1__1_n_5 ;
  wire \z2_p_reg[31]_i_1__1_n_6 ;
  wire \z2_p_reg[31]_i_1__1_n_7 ;
  wire \z2_p_reg[4]_i_1__2_n_0 ;
  wire \z2_p_reg[4]_i_1__2_n_1 ;
  wire \z2_p_reg[4]_i_1__2_n_2 ;
  wire \z2_p_reg[4]_i_1__2_n_3 ;
  wire \z2_p_reg[4]_i_1__2_n_4 ;
  wire \z2_p_reg[4]_i_1__2_n_5 ;
  wire \z2_p_reg[4]_i_1__2_n_6 ;
  wire \z2_p_reg[4]_i_1__2_n_7 ;
  wire \z2_p_reg[8]_i_1__2_n_0 ;
  wire \z2_p_reg[8]_i_1__2_n_1 ;
  wire \z2_p_reg[8]_i_1__2_n_2 ;
  wire \z2_p_reg[8]_i_1__2_n_3 ;
  wire \z2_p_reg[8]_i_1__2_n_4 ;
  wire \z2_p_reg[8]_i_1__2_n_5 ;
  wire \z2_p_reg[8]_i_1__2_n_6 ;
  wire \z2_p_reg[8]_i_1__2_n_7 ;
  wire [31:0]z3_p;
  wire \z3_p[0]_i_1__2_n_0 ;
  wire \z3_p[12]_i_2__2_n_0 ;
  wire \z3_p[12]_i_3__2_n_0 ;
  wire \z3_p[12]_i_4__1_n_0 ;
  wire \z3_p[12]_i_5__2_n_0 ;
  wire \z3_p[12]_i_6__2_n_0 ;
  wire \z3_p[12]_i_7__2_n_0 ;
  wire \z3_p[16]_i_2__1_n_0 ;
  wire \z3_p[16]_i_3__2_n_0 ;
  wire \z3_p[16]_i_4__2_n_0 ;
  wire \z3_p[16]_i_5__2_n_0 ;
  wire \z3_p[16]_i_6__1_n_0 ;
  wire \z3_p[20]_i_2__1_n_0 ;
  wire \z3_p[20]_i_3__2_n_0 ;
  wire \z3_p[20]_i_4__2_n_0 ;
  wire \z3_p[20]_i_5__2_n_0 ;
  wire \z3_p[20]_i_6__2_n_0 ;
  wire \z3_p[24]_i_2__1_n_0 ;
  wire \z3_p[24]_i_3__1_n_0 ;
  wire \z3_p[24]_i_4__1_n_0 ;
  wire \z3_p[24]_i_5__1_n_0 ;
  wire \z3_p[24]_i_6__1_n_0 ;
  wire \z3_p[24]_i_7__1_n_0 ;
  wire \z3_p[28]_i_2__1_n_0 ;
  wire \z3_p[28]_i_3__1_n_0 ;
  wire \z3_p[28]_i_4__1_n_0 ;
  wire \z3_p[28]_i_5__1_n_0 ;
  wire \z3_p[31]_i_2__1_n_0 ;
  wire \z3_p[31]_i_3__1_n_0 ;
  wire \z3_p[31]_i_4__1_n_0 ;
  wire \z3_p[31]_i_5__1_n_0 ;
  wire \z3_p[4]_i_2__2_n_0 ;
  wire \z3_p[4]_i_3__2_n_0 ;
  wire \z3_p[4]_i_4__1_n_0 ;
  wire \z3_p[4]_i_5__2_n_0 ;
  wire \z3_p[4]_i_6__2_n_0 ;
  wire \z3_p[8]_i_2__2_n_0 ;
  wire \z3_p[8]_i_3__2_n_0 ;
  wire \z3_p[8]_i_4__1_n_0 ;
  wire \z3_p[8]_i_5__1_n_0 ;
  wire \z3_p_reg[12]_i_1__2_n_0 ;
  wire \z3_p_reg[12]_i_1__2_n_1 ;
  wire \z3_p_reg[12]_i_1__2_n_2 ;
  wire \z3_p_reg[12]_i_1__2_n_3 ;
  wire \z3_p_reg[12]_i_1__2_n_4 ;
  wire \z3_p_reg[12]_i_1__2_n_5 ;
  wire \z3_p_reg[12]_i_1__2_n_6 ;
  wire \z3_p_reg[12]_i_1__2_n_7 ;
  wire \z3_p_reg[16]_i_1__2_n_0 ;
  wire \z3_p_reg[16]_i_1__2_n_1 ;
  wire \z3_p_reg[16]_i_1__2_n_2 ;
  wire \z3_p_reg[16]_i_1__2_n_3 ;
  wire \z3_p_reg[16]_i_1__2_n_4 ;
  wire \z3_p_reg[16]_i_1__2_n_5 ;
  wire \z3_p_reg[16]_i_1__2_n_6 ;
  wire \z3_p_reg[16]_i_1__2_n_7 ;
  wire \z3_p_reg[20]_i_1__2_n_0 ;
  wire \z3_p_reg[20]_i_1__2_n_1 ;
  wire \z3_p_reg[20]_i_1__2_n_2 ;
  wire \z3_p_reg[20]_i_1__2_n_3 ;
  wire \z3_p_reg[20]_i_1__2_n_4 ;
  wire \z3_p_reg[20]_i_1__2_n_5 ;
  wire \z3_p_reg[20]_i_1__2_n_6 ;
  wire \z3_p_reg[20]_i_1__2_n_7 ;
  wire \z3_p_reg[24]_i_1__1_n_0 ;
  wire \z3_p_reg[24]_i_1__1_n_1 ;
  wire \z3_p_reg[24]_i_1__1_n_2 ;
  wire \z3_p_reg[24]_i_1__1_n_3 ;
  wire \z3_p_reg[24]_i_1__1_n_4 ;
  wire \z3_p_reg[24]_i_1__1_n_5 ;
  wire \z3_p_reg[24]_i_1__1_n_6 ;
  wire \z3_p_reg[24]_i_1__1_n_7 ;
  wire \z3_p_reg[28]_i_1__1_n_0 ;
  wire \z3_p_reg[28]_i_1__1_n_1 ;
  wire \z3_p_reg[28]_i_1__1_n_2 ;
  wire \z3_p_reg[28]_i_1__1_n_3 ;
  wire \z3_p_reg[28]_i_1__1_n_4 ;
  wire \z3_p_reg[28]_i_1__1_n_5 ;
  wire \z3_p_reg[28]_i_1__1_n_6 ;
  wire \z3_p_reg[28]_i_1__1_n_7 ;
  wire \z3_p_reg[31]_i_1__1_n_2 ;
  wire \z3_p_reg[31]_i_1__1_n_3 ;
  wire \z3_p_reg[31]_i_1__1_n_5 ;
  wire \z3_p_reg[31]_i_1__1_n_6 ;
  wire \z3_p_reg[31]_i_1__1_n_7 ;
  wire \z3_p_reg[4]_i_1__2_n_0 ;
  wire \z3_p_reg[4]_i_1__2_n_1 ;
  wire \z3_p_reg[4]_i_1__2_n_2 ;
  wire \z3_p_reg[4]_i_1__2_n_3 ;
  wire \z3_p_reg[4]_i_1__2_n_4 ;
  wire \z3_p_reg[4]_i_1__2_n_5 ;
  wire \z3_p_reg[4]_i_1__2_n_6 ;
  wire \z3_p_reg[4]_i_1__2_n_7 ;
  wire \z3_p_reg[8]_i_1__2_n_0 ;
  wire \z3_p_reg[8]_i_1__2_n_1 ;
  wire \z3_p_reg[8]_i_1__2_n_2 ;
  wire \z3_p_reg[8]_i_1__2_n_3 ;
  wire \z3_p_reg[8]_i_1__2_n_4 ;
  wire \z3_p_reg[8]_i_1__2_n_5 ;
  wire \z3_p_reg[8]_i_1__2_n_6 ;
  wire \z3_p_reg[8]_i_1__2_n_7 ;
  wire [31:31]z4_p;
  wire \z4_p[31]_i_10__1_n_0 ;
  wire \z4_p[31]_i_11__1_n_0 ;
  wire \z4_p[31]_i_13__1_n_0 ;
  wire \z4_p[31]_i_14__1_n_0 ;
  wire \z4_p[31]_i_15__1_n_0 ;
  wire \z4_p[31]_i_16__1_n_0 ;
  wire \z4_p[31]_i_18__1_n_0 ;
  wire \z4_p[31]_i_19__1_n_0 ;
  wire \z4_p[31]_i_20__1_n_0 ;
  wire \z4_p[31]_i_21__1_n_0 ;
  wire \z4_p[31]_i_22__1_n_0 ;
  wire \z4_p[31]_i_23__1_n_0 ;
  wire \z4_p[31]_i_25__1_n_0 ;
  wire \z4_p[31]_i_26__1_n_0 ;
  wire \z4_p[31]_i_27__1_n_0 ;
  wire \z4_p[31]_i_28__1_n_0 ;
  wire \z4_p[31]_i_29__1_n_0 ;
  wire \z4_p[31]_i_30__1_n_0 ;
  wire \z4_p[31]_i_32__1_n_0 ;
  wire \z4_p[31]_i_33__1_n_0 ;
  wire \z4_p[31]_i_34__1_n_0 ;
  wire \z4_p[31]_i_35__1_n_0 ;
  wire \z4_p[31]_i_36__1_n_0 ;
  wire \z4_p[31]_i_38__1_n_0 ;
  wire \z4_p[31]_i_39__1_n_0 ;
  wire \z4_p[31]_i_3__1_n_0 ;
  wire \z4_p[31]_i_40__1_n_0 ;
  wire \z4_p[31]_i_41__1_n_0 ;
  wire \z4_p[31]_i_42__1_n_0 ;
  wire \z4_p[31]_i_43__1_n_0 ;
  wire \z4_p[31]_i_44__1_n_0 ;
  wire \z4_p[31]_i_45__1_n_0 ;
  wire \z4_p[31]_i_46__1_n_0 ;
  wire \z4_p[31]_i_47__1_n_0 ;
  wire \z4_p[31]_i_48__1_n_0 ;
  wire \z4_p[31]_i_49__1_n_0 ;
  wire \z4_p[31]_i_4__1_n_0 ;
  wire \z4_p[31]_i_5__1_n_0 ;
  wire \z4_p[31]_i_7__1_n_0 ;
  wire \z4_p[31]_i_8__1_n_0 ;
  wire \z4_p[31]_i_9__1_n_0 ;
  wire \z4_p_reg[31]_i_12__1_n_0 ;
  wire \z4_p_reg[31]_i_12__1_n_1 ;
  wire \z4_p_reg[31]_i_12__1_n_2 ;
  wire \z4_p_reg[31]_i_12__1_n_3 ;
  wire \z4_p_reg[31]_i_17__1_n_0 ;
  wire \z4_p_reg[31]_i_17__1_n_1 ;
  wire \z4_p_reg[31]_i_17__1_n_2 ;
  wire \z4_p_reg[31]_i_17__1_n_3 ;
  wire \z4_p_reg[31]_i_1__1_n_2 ;
  wire \z4_p_reg[31]_i_1__1_n_3 ;
  wire \z4_p_reg[31]_i_1__1_n_5 ;
  wire \z4_p_reg[31]_i_1__1_n_6 ;
  wire \z4_p_reg[31]_i_24__1_n_0 ;
  wire \z4_p_reg[31]_i_24__1_n_1 ;
  wire \z4_p_reg[31]_i_24__1_n_2 ;
  wire \z4_p_reg[31]_i_24__1_n_3 ;
  wire \z4_p_reg[31]_i_2__1_n_0 ;
  wire \z4_p_reg[31]_i_2__1_n_1 ;
  wire \z4_p_reg[31]_i_2__1_n_2 ;
  wire \z4_p_reg[31]_i_2__1_n_3 ;
  wire \z4_p_reg[31]_i_31__1_n_0 ;
  wire \z4_p_reg[31]_i_31__1_n_1 ;
  wire \z4_p_reg[31]_i_31__1_n_2 ;
  wire \z4_p_reg[31]_i_31__1_n_3 ;
  wire \z4_p_reg[31]_i_37__1_n_0 ;
  wire \z4_p_reg[31]_i_37__1_n_1 ;
  wire \z4_p_reg[31]_i_37__1_n_2 ;
  wire \z4_p_reg[31]_i_37__1_n_3 ;
  wire \z4_p_reg[31]_i_6__1_n_0 ;
  wire \z4_p_reg[31]_i_6__1_n_1 ;
  wire \z4_p_reg[31]_i_6__1_n_2 ;
  wire \z4_p_reg[31]_i_6__1_n_3 ;
  wire [3:2]\NLW_delayMatch3_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_delayMatch3_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__0_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__0_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__1_O_UNCONNECTED ;
  wire [3:3]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__1_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__1_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__0_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__0_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__0_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__0_O_UNCONNECTED ;
  wire [3:3]\NLW_x2_p_reg[31]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_x3_p_reg[31]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_x4_p_reg[31]_i_1__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_x4_p_reg[7]_i_2__2_O_UNCONNECTED ;
  wire [0:0]\NLW_y2_p_reg[2]_i_1__1_O_UNCONNECTED ;
  wire [3:0]\NLW_y2_p_reg[31]_i_1__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_y2_p_reg[31]_i_1__1_O_UNCONNECTED ;
  wire [0:0]\NLW_y3_p_reg[2]_i_1__1_O_UNCONNECTED ;
  wire [3:0]\NLW_y3_p_reg[31]_i_1__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_y3_p_reg[31]_i_1__1_O_UNCONNECTED ;
  wire [0:0]\NLW_y4_p_reg[2]_i_1__1_O_UNCONNECTED ;
  wire [3:0]\NLW_y4_p_reg[31]_i_1__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_y4_p_reg[31]_i_1__1_O_UNCONNECTED ;
  wire [0:0]\NLW_y5_p_reg[2]_i_1__1_O_UNCONNECTED ;
  wire [3:0]\NLW_y5_p_reg[31]_i_1__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_y5_p_reg[31]_i_1__1_O_UNCONNECTED ;
  wire [3:0]\NLW_z0_p_reg[31]_i_14__0_O_UNCONNECTED ;
  wire [3:0]\NLW_z0_p_reg[31]_i_22__0_O_UNCONNECTED ;
  wire [3:0]\NLW_z0_p_reg[31]_i_3__1_O_UNCONNECTED ;
  wire [3:1]\NLW_z0_p_reg[31]_i_4__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_z0_p_reg[31]_i_4__1_O_UNCONNECTED ;
  wire [3:0]\NLW_z0_p_reg[31]_i_5__0_O_UNCONNECTED ;
  wire [3:2]\NLW_z1_p_reg[31]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_z1_p_reg[31]_i_1__1_O_UNCONNECTED ;
  wire [0:0]\NLW_z1_p_reg[4]_i_1__1_O_UNCONNECTED ;
  wire [3:2]\NLW_z2_p_reg[31]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_z2_p_reg[31]_i_1__1_O_UNCONNECTED ;
  wire [3:2]\NLW_z3_p_reg[31]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_z3_p_reg[31]_i_1__1_O_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[31]_i_12__1_O_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[31]_i_17__1_O_UNCONNECTED ;
  wire [3:2]\NLW_z4_p_reg[31]_i_1__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[31]_i_1__1_O_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[31]_i_24__1_O_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[31]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[31]_i_31__1_O_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[31]_i_37__1_O_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[31]_i_6__1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch3_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[10]),
        .I1(y5_p[10]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin1_out1[9]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch3_reg_reg[1][11]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[11]),
        .I1(y5_p[11]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin1_out1[10]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch3_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[12]),
        .I1(y5_p[12]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin1_out1[11]));
  CARRY4 \delayMatch3_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2 
       (.CI(\delayMatch3_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ),
        .CO({\delayMatch3_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ,\delayMatch3_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ,\delayMatch3_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ,\delayMatch3_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_after_cast_3[12:9]),
        .S({\delayMatch3_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ,\delayMatch3_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ,\delayMatch3_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ,\delayMatch3_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch3_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_3 
       (.I0(y5_p[12]),
        .O(\delayMatch3_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch3_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_4 
       (.I0(y5_p[11]),
        .O(\delayMatch3_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch3_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_5 
       (.I0(y5_p[10]),
        .O(\delayMatch3_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch3_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_6 
       (.I0(y5_p[9]),
        .O(\delayMatch3_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch3_reg_reg[1][13]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[13]),
        .I1(y5_p[13]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin1_out1[12]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch3_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[14]),
        .I1(y5_p[14]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin1_out1[13]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch3_reg_reg[1][15]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[15]),
        .I1(y5_p[15]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin1_out1[14]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch3_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[16]),
        .I1(y5_p[16]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin1_out1[15]));
  CARRY4 \delayMatch3_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2 
       (.CI(\delayMatch3_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ),
        .CO({\delayMatch3_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ,\delayMatch3_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ,\delayMatch3_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ,\delayMatch3_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_after_cast_3[16:13]),
        .S({\delayMatch3_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ,\delayMatch3_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ,\delayMatch3_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ,\delayMatch3_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch3_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_3 
       (.I0(y5_p[16]),
        .O(\delayMatch3_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch3_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_4 
       (.I0(y5_p[15]),
        .O(\delayMatch3_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch3_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_5 
       (.I0(y5_p[14]),
        .O(\delayMatch3_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch3_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_6 
       (.I0(y5_p[13]),
        .O(\delayMatch3_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch3_reg_reg[1][17]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[17]),
        .I1(y5_p[17]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin1_out1[16]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch3_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[18]),
        .I1(y5_p[18]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin1_out1[17]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch3_reg_reg[1][19]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[19]),
        .I1(y5_p[19]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin1_out1[18]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch3_reg_reg[1][1]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[1]),
        .I1(y5_p[1]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin1_out1[0]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch3_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[20]),
        .I1(y5_p[20]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin1_out1[19]));
  CARRY4 \delayMatch3_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2 
       (.CI(\delayMatch3_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ),
        .CO({\delayMatch3_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ,\delayMatch3_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ,\delayMatch3_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ,\delayMatch3_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_after_cast_3[20:17]),
        .S({\delayMatch3_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ,\delayMatch3_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ,\delayMatch3_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ,\delayMatch3_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch3_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_3 
       (.I0(y5_p[20]),
        .O(\delayMatch3_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch3_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_4 
       (.I0(y5_p[19]),
        .O(\delayMatch3_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch3_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_5 
       (.I0(y5_p[18]),
        .O(\delayMatch3_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch3_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_6 
       (.I0(y5_p[17]),
        .O(\delayMatch3_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch3_reg_reg[1][21]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[21]),
        .I1(y5_p[21]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin1_out1[20]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch3_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[22]),
        .I1(y5_p[22]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin1_out1[21]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch3_reg_reg[1][23]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[23]),
        .I1(y5_p[23]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin1_out1[22]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch3_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[24]),
        .I1(y5_p[24]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin1_out1[23]));
  CARRY4 \delayMatch3_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2 
       (.CI(\delayMatch3_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ),
        .CO({\delayMatch3_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ,\delayMatch3_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ,\delayMatch3_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ,\delayMatch3_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_after_cast_3[24:21]),
        .S({\delayMatch3_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ,\delayMatch3_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ,\delayMatch3_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ,\delayMatch3_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch3_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_3 
       (.I0(y5_p[24]),
        .O(\delayMatch3_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch3_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_4 
       (.I0(y5_p[23]),
        .O(\delayMatch3_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch3_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_5 
       (.I0(y5_p[22]),
        .O(\delayMatch3_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch3_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_6 
       (.I0(y5_p[21]),
        .O(\delayMatch3_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch3_reg_reg[1][25]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[25]),
        .I1(y5_p[25]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin1_out1[24]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch3_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[26]),
        .I1(y5_p[26]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin1_out1[25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch3_reg_reg[1][27]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[27]),
        .I1(y5_p[27]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin1_out1[26]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch3_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[28]),
        .I1(y5_p[28]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin1_out1[27]));
  CARRY4 \delayMatch3_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2 
       (.CI(\delayMatch3_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ),
        .CO({\delayMatch3_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ,\delayMatch3_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ,\delayMatch3_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ,\delayMatch3_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_after_cast_3[28:25]),
        .S({\delayMatch3_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ,\delayMatch3_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ,\delayMatch3_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ,\delayMatch3_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch3_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_3 
       (.I0(y5_p[28]),
        .O(\delayMatch3_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch3_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_4 
       (.I0(y5_p[27]),
        .O(\delayMatch3_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch3_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_5 
       (.I0(y5_p[26]),
        .O(\delayMatch3_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch3_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_6 
       (.I0(y5_p[25]),
        .O(\delayMatch3_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch3_reg_reg[1][29]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[29]),
        .I1(y5_p[29]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin1_out1[28]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch3_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[2]),
        .I1(y5_p[2]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin1_out1[1]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch3_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[30]),
        .I1(y5_p[30]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin1_out1[29]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch3_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[31]),
        .I1(y5_p[31]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin1_out1[30]));
  CARRY4 \delayMatch3_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2 
       (.CI(\delayMatch3_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ),
        .CO({\NLW_delayMatch3_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2_CO_UNCONNECTED [3:2],\delayMatch3_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ,\delayMatch3_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_delayMatch3_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2_O_UNCONNECTED [3],quad_correction_after_cast_3[31:29]}),
        .S({1'b0,\delayMatch3_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ,\delayMatch3_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ,\delayMatch3_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch3_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_3 
       (.I0(y5_p[31]),
        .O(\delayMatch3_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch3_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_4 
       (.I0(y5_p[30]),
        .O(\delayMatch3_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch3_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_5 
       (.I0(y5_p[29]),
        .O(\delayMatch3_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch3_reg_reg[1][3]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[3]),
        .I1(y5_p[3]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin1_out1[2]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[4]),
        .I1(y5_p[4]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin1_out1[3]));
  CARRY4 \delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2 
       (.CI(1'b0),
        .CO({\delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ,\delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ,\delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ,\delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 }),
        .CYINIT(\delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_after_cast_3[4:1]),
        .S({\delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ,\delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ,\delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ,\delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_3 
       (.I0(\delayMatch3_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1 ),
        .O(\delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_4 
       (.I0(y5_p[4]),
        .O(\delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_5 
       (.I0(y5_p[3]),
        .O(\delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_6 
       (.I0(y5_p[2]),
        .O(\delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_7 
       (.I0(y5_p[1]),
        .O(\delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch3_reg_reg[1][5]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[5]),
        .I1(y5_p[5]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin1_out1[4]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch3_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[6]),
        .I1(y5_p[6]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin1_out1[5]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch3_reg_reg[1][7]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[7]),
        .I1(y5_p[7]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin1_out1[6]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch3_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[8]),
        .I1(y5_p[8]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin1_out1[7]));
  CARRY4 \delayMatch3_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2 
       (.CI(\delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ),
        .CO({\delayMatch3_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ,\delayMatch3_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ,\delayMatch3_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ,\delayMatch3_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_after_cast_3[8:5]),
        .S({\delayMatch3_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ,\delayMatch3_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ,\delayMatch3_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ,\delayMatch3_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch3_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_3 
       (.I0(y5_p[8]),
        .O(\delayMatch3_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch3_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_4 
       (.I0(y5_p[7]),
        .O(\delayMatch3_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch3_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_5 
       (.I0(y5_p[6]),
        .O(\delayMatch3_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch3_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_6 
       (.I0(y5_p[5]),
        .O(\delayMatch3_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch3_reg_reg[1][9]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[9]),
        .I1(y5_p[9]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin1_out1[8]));
  (* srl_bus_name = "inst/\u_Sin1/negate_reg_reg_reg " *) 
  (* srl_name = "inst/\u_Sin1/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(p_4_out),
        .Q(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_100__0 
       (.I0(quad_correction_before_sub_temp[4]),
        .I1(\HDL_Counter2_out1_reg[30] [0]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_100__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_101__0 
       (.I0(quad_correction_before_sub_temp[2]),
        .I1(quad_correction_before_sub_temp[3]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_101__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_102__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_102__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_108__0 
       (.I0(Q[7]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_108__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_109__0 
       (.I0(Q[5]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_109__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10__1 
       (.I0(\HDL_Counter2_out1_reg[30] [25]),
        .I1(\HDL_Counter2_out1_reg[30] [26]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10__1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_110__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_110__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_111__0 
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_111__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_112__0 
       (.I0(Q[7]),
        .I1(Q[6]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_112__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_113__0 
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_113__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_114__1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_114__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_115__0 
       (.I0(quad_correction_before_add_temp[5]),
        .I1(quad_correction_before_add_temp[6]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_115__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_116__0 
       (.I0(quad_correction_before_add_temp[3]),
        .I1(quad_correction_before_add_temp[4]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_116__0_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_117__0 
       (.I0(Q[0]),
        .I1(quad_correction_before_add_temp[0]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_117__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_118__0 
       (.I0(quad_correction_before_add_temp[6]),
        .I1(quad_correction_before_add_temp[5]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_118__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_119__0 
       (.I0(quad_correction_before_add_temp[4]),
        .I1(quad_correction_before_add_temp[3]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_119__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_11__1 
       (.I0(\HDL_Counter2_out1_reg[30] [23]),
        .I1(\HDL_Counter2_out1_reg[30] [24]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_11__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_120__0 
       (.I0(quad_correction_before_add_temp[1]),
        .I1(quad_correction_before_add_temp[2]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_120__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_121__0 
       (.I0(Q[0]),
        .I1(quad_correction_before_add_temp[0]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_121__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12__1 
       (.I0(\HDL_Counter2_out1_reg[30] [22]),
        .I1(\HDL_Counter2_out1_reg[30] [21]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_13__1 
       (.I0(\HDL_Counter2_out1_reg[30] [19]),
        .I1(\HDL_Counter2_out1_reg[30] [20]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_13__1_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__0 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__1_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__0_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__0_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_43__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45__1_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__0_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_46__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_47__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_48__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49__1_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15__1 
       (.I0(Q[31]),
        .I1(Q[30]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_16__0 
       (.I0(Q[29]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17__1 
       (.I0(Q[26]),
        .I1(Q[27]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_18__1 
       (.I0(Q[30]),
        .I1(Q[31]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_18__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19__1 
       (.I0(Q[29]),
        .I1(Q[28]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19__1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_1__2 
       (.I0(\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0 ),
        .I1(\z0_p_reg[31]_i_3__1_n_0 ),
        .I2(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1 ),
        .I3(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_n_0 ),
        .O(p_4_out));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20__1 
       (.I0(Q[26]),
        .I1(Q[27]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20__1_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__0 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__1_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__0_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__0_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,quad_correction_before_add_temp[20],1'b0,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_52__1_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__0_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_53__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_54__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_55__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_56__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_22__0 
       (.I0(quad_correction_before_add_temp[30]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_22__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_23__0 
       (.I0(quad_correction_before_add_temp[27]),
        .I1(quad_correction_before_add_temp[28]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_23__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_25__0 
       (.I0(quad_correction_before_add_temp[23]),
        .I1(quad_correction_before_add_temp[24]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_25__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__1 
       (.I0(quad_correction_before_add_temp[29]),
        .I1(quad_correction_before_add_temp[30]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_27__1 
       (.I0(quad_correction_before_add_temp[28]),
        .I1(quad_correction_before_add_temp[27]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_27__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_28__1 
       (.I0(quad_correction_before_add_temp[25]),
        .I1(quad_correction_before_add_temp[26]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_28__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29__1 
       (.I0(quad_correction_before_add_temp[24]),
        .I1(quad_correction_before_add_temp[23]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29__1_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__0_n_0 ),
        .CO({\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter2_out1_reg[30] [26],\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_7__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_8__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_9__1_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_11__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_13__1_n_0 }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__1 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__0_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__1_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__1_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_61__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_62__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_63__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_64__0_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__1_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_65__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_66__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_67__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_68__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_31__1 
       (.I0(\HDL_Counter2_out1_reg[30] [16]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_31__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_32__1 
       (.I0(\HDL_Counter2_out1_reg[30] [11]),
        .I1(\HDL_Counter2_out1_reg[30] [12]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_32__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_33__1 
       (.I0(\HDL_Counter2_out1_reg[30] [17]),
        .I1(\HDL_Counter2_out1_reg[30] [18]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_33__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_34__1 
       (.I0(\HDL_Counter2_out1_reg[30] [16]),
        .I1(\HDL_Counter2_out1_reg[30] [15]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_34__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_35__1 
       (.I0(\HDL_Counter2_out1_reg[30] [13]),
        .I1(\HDL_Counter2_out1_reg[30] [14]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_35__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_36__1 
       (.I0(\HDL_Counter2_out1_reg[30] [11]),
        .I1(\HDL_Counter2_out1_reg[30] [12]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_36__1_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__0_n_0 ),
        .CO({\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_CO_UNCONNECTED [3],\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_16__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17__1_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_O_UNCONNECTED [3:0]),
        .S({1'b0,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_18__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20__1_n_0 }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__1 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__0_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__1_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__1_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_77__0_n_0 ,1'b0,1'b0,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_78__0_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__1_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_79__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_80__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_81__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_82__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42__1 
       (.I0(Q[25]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42__1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_43__1 
       (.I0(Q[22]),
        .I1(Q[23]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_43__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44__1 
       (.I0(Q[20]),
        .I1(Q[21]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44__1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45__1 
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_46__1 
       (.I0(Q[25]),
        .I1(Q[24]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_46__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_47__1 
       (.I0(Q[22]),
        .I1(Q[23]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_47__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_48__1 
       (.I0(Q[20]),
        .I1(Q[21]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_48__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49__1 
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49__1_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__0_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_22__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_23__0_n_0 ,quad_correction_before_add_temp[26],\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_25__0_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_27__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_28__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29__1_n_0 }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__1 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__0_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__1_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__1_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_84__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_85__0_n_0 ,quad_correction_before_add_temp[10],\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_87__0_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__1_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_88__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_89__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_90__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_91__0_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_52__1 
       (.I0(quad_correction_before_add_temp[15]),
        .I1(quad_correction_before_add_temp[16]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_52__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_53__1 
       (.I0(quad_correction_before_add_temp[21]),
        .I1(quad_correction_before_add_temp[22]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_53__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_54__1 
       (.I0(quad_correction_before_add_temp[19]),
        .I1(quad_correction_before_add_temp[20]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_54__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_55__1 
       (.I0(quad_correction_before_add_temp[17]),
        .I1(quad_correction_before_add_temp[18]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_55__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_56__0 
       (.I0(quad_correction_before_add_temp[16]),
        .I1(quad_correction_before_add_temp[15]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_56__0_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__0 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__1_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__0_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__0_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_31__1_n_0 ,1'b0,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_32__1_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__0_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_33__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_34__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_35__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_36__1_n_0 }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__0 
       (.CI(1'b0),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__0_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__0_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__0_n_3 }),
        .CYINIT(1'b1),
        .DI({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_96__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_97__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_98__0_n_0 ,1'b0}),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__0_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_99__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_100__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_101__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_102__0_n_0 }));
  LUT2 #(
    .INIT(4'h7)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_61__0 
       (.I0(\HDL_Counter2_out1_reg[30] [9]),
        .I1(\HDL_Counter2_out1_reg[30] [10]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_61__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_62__0 
       (.I0(\HDL_Counter2_out1_reg[30] [7]),
        .I1(\HDL_Counter2_out1_reg[30] [8]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_62__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_63__0 
       (.I0(\HDL_Counter2_out1_reg[30] [6]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_63__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_64__0 
       (.I0(\HDL_Counter2_out1_reg[30] [3]),
        .I1(\HDL_Counter2_out1_reg[30] [4]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_64__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_65__0 
       (.I0(\HDL_Counter2_out1_reg[30] [9]),
        .I1(\HDL_Counter2_out1_reg[30] [10]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_65__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_66__0 
       (.I0(\HDL_Counter2_out1_reg[30] [7]),
        .I1(\HDL_Counter2_out1_reg[30] [8]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_66__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_67__0 
       (.I0(\HDL_Counter2_out1_reg[30] [6]),
        .I1(\HDL_Counter2_out1_reg[30] [5]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_67__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_68__0 
       (.I0(\HDL_Counter2_out1_reg[30] [3]),
        .I1(\HDL_Counter2_out1_reg[30] [4]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_68__0_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__0 
       (.CI(1'b0),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__0_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__0_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_108__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_109__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_110__0_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__0_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_111__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_112__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_113__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_114__1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_77__0 
       (.I0(Q[17]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_77__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_78__0 
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_78__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_79__0 
       (.I0(Q[17]),
        .I1(Q[16]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_79__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_7__1 
       (.I0(\HDL_Counter2_out1_reg[30] [23]),
        .I1(\HDL_Counter2_out1_reg[30] [24]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_80__0 
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_80__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_81__0 
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_81__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_82__0 
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_82__0_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__0 
       (.CI(1'b0),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__0_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__0_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__0_n_3 }),
        .CYINIT(1'b1),
        .DI({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_115__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_116__0_n_0 ,1'b0,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_117__0_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__0_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_118__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_119__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_120__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_121__0_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_84__0 
       (.I0(quad_correction_before_add_temp[13]),
        .I1(quad_correction_before_add_temp[14]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_84__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_85__0 
       (.I0(quad_correction_before_add_temp[11]),
        .I1(quad_correction_before_add_temp[12]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_85__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_87__0 
       (.I0(quad_correction_before_add_temp[7]),
        .I1(quad_correction_before_add_temp[8]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_87__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_88__0 
       (.I0(quad_correction_before_add_temp[13]),
        .I1(quad_correction_before_add_temp[14]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_88__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_89__0 
       (.I0(quad_correction_before_add_temp[11]),
        .I1(quad_correction_before_add_temp[12]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_89__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_8__0 
       (.I0(\HDL_Counter2_out1_reg[30] [22]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_90__0 
       (.I0(quad_correction_before_add_temp[9]),
        .I1(quad_correction_before_add_temp[10]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_90__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_91__0 
       (.I0(quad_correction_before_add_temp[7]),
        .I1(quad_correction_before_add_temp[8]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_91__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_96__0 
       (.I0(\HDL_Counter2_out1_reg[30] [1]),
        .I1(\HDL_Counter2_out1_reg[30] [2]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_96__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_97__0 
       (.I0(quad_correction_before_sub_temp[4]),
        .I1(\HDL_Counter2_out1_reg[30] [0]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_97__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_98__0 
       (.I0(quad_correction_before_sub_temp[2]),
        .I1(quad_correction_before_sub_temp[3]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_98__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_99__0 
       (.I0(\HDL_Counter2_out1_reg[30] [1]),
        .I1(\HDL_Counter2_out1_reg[30] [2]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_99__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_9__1 
       (.I0(\HDL_Counter2_out1_reg[30] [19]),
        .I1(\HDL_Counter2_out1_reg[30] [20]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_9__1_n_0 ));
  FDRE \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDCE \negate_reg_reg_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(negate_reg_reg_reg_gate_n_0),
        .Q(\negate_reg_reg_reg_n_0_[5] ));
  LUT2 #(
    .INIT(4'h8)) 
    negate_reg_reg_reg_gate
       (.I0(\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(negate_reg_reg_reg_gate_n_0));
  FDCE \x1_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(x1_p));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[11]_i_2__2 
       (.I0(z1_p[31]),
        .I1(y1_p[29]),
        .O(\x2_p[11]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[11]_i_3__2 
       (.I0(x1_p),
        .I1(y1_p[31]),
        .I2(z1_p[31]),
        .O(\x2_p[11]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[11]_i_4__2 
       (.I0(z1_p[31]),
        .I1(y1_p[29]),
        .O(\x2_p[11]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[11]_i_5__1 
       (.I0(x1_p),
        .I1(y1_p[31]),
        .I2(z1_p[31]),
        .O(\x2_p[11]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[15]_i_2__2 
       (.I0(x1_p),
        .I1(y1_p[29]),
        .I2(z1_p[31]),
        .O(\x2_p[15]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[15]_i_3__2 
       (.I0(z1_p[31]),
        .I1(y1_p[29]),
        .O(\x2_p[15]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[15]_i_4__1 
       (.I0(x1_p),
        .I1(y1_p[31]),
        .I2(z1_p[31]),
        .O(\x2_p[15]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[15]_i_5__2 
       (.I0(x1_p),
        .I1(y1_p[29]),
        .I2(z1_p[31]),
        .O(\x2_p[15]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[19]_i_2__2 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[19]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[19]_i_3__2 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[19]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[19]_i_4__1 
       (.I0(x1_p),
        .I1(y1_p[31]),
        .I2(z1_p[31]),
        .O(\x2_p[19]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[19]_i_5__1 
       (.I0(x1_p),
        .I1(y1_p[29]),
        .I2(z1_p[31]),
        .O(\x2_p[19]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[23]_i_2__1 
       (.I0(x1_p),
        .I1(y1_p[31]),
        .I2(z1_p[31]),
        .O(\x2_p[23]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[23]_i_3__1 
       (.I0(x1_p),
        .I1(y1_p[29]),
        .I2(z1_p[31]),
        .O(\x2_p[23]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[23]_i_4__1 
       (.I0(x1_p),
        .I1(y1_p[29]),
        .I2(z1_p[31]),
        .O(\x2_p[23]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[23]_i_5__1 
       (.I0(z1_p[31]),
        .I1(y1_p[29]),
        .O(\x2_p[23]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[27]_i_2__1 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[27]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[27]_i_3__1 
       (.I0(x1_p),
        .I1(y1_p[31]),
        .I2(z1_p[31]),
        .O(\x2_p[27]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[27]_i_4__1 
       (.I0(x1_p),
        .I1(y1_p[29]),
        .I2(z1_p[31]),
        .O(\x2_p[27]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[27]_i_5__1 
       (.I0(z1_p[31]),
        .I1(y1_p[29]),
        .O(\x2_p[27]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[31]_i_2__1 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[31]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[31]_i_3__1 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[31]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[31]_i_4__1 
       (.I0(x1_p),
        .I1(y1_p[31]),
        .I2(z1_p[31]),
        .O(\x2_p[31]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[31]_i_5__1 
       (.I0(z1_p[31]),
        .I1(y1_p[29]),
        .O(\x2_p[31]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x2_p[3]_i_2__2 
       (.I0(z1_p[31]),
        .O(\x2_p[3]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[3]_i_3__2 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[3]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[3]_i_4__2 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[3]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[3]_i_5__2 
       (.I0(x1_p),
        .I1(y1_p[31]),
        .I2(z1_p[31]),
        .O(\x2_p[3]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[3]_i_6__2 
       (.I0(x1_p),
        .I1(y1_p[29]),
        .I2(z1_p[31]),
        .O(\x2_p[3]_i_6__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[7]_i_2__1 
       (.I0(x1_p),
        .I1(y1_p[29]),
        .I2(z1_p[31]),
        .O(\x2_p[7]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[7]_i_3__2 
       (.I0(z1_p[31]),
        .I1(y1_p[29]),
        .O(\x2_p[7]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[7]_i_4__2 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[7]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[7]_i_5__2 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[7]_i_5__2_n_0 ));
  FDCE \x2_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[3]_i_1__2_n_7 ),
        .Q(\x2_p_reg_n_0_[0] ));
  FDCE \x2_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[11]_i_1__2_n_5 ),
        .Q(\x2_p_reg_n_0_[10] ));
  FDCE \x2_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[11]_i_1__2_n_4 ),
        .Q(\x2_p_reg_n_0_[11] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[11]_i_1__2 
       (.CI(\x2_p_reg[7]_i_1__2_n_0 ),
        .CO({\x2_p_reg[11]_i_1__2_n_0 ,\x2_p_reg[11]_i_1__2_n_1 ,\x2_p_reg[11]_i_1__2_n_2 ,\x2_p_reg[11]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,x1_p,1'b0,x1_p}),
        .O({\x2_p_reg[11]_i_1__2_n_4 ,\x2_p_reg[11]_i_1__2_n_5 ,\x2_p_reg[11]_i_1__2_n_6 ,\x2_p_reg[11]_i_1__2_n_7 }),
        .S({\x2_p[11]_i_2__2_n_0 ,\x2_p[11]_i_3__2_n_0 ,\x2_p[11]_i_4__2_n_0 ,\x2_p[11]_i_5__1_n_0 }));
  FDCE \x2_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[15]_i_1__2_n_7 ),
        .Q(\x2_p_reg_n_0_[12] ));
  FDCE \x2_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[15]_i_1__2_n_6 ),
        .Q(\x2_p_reg_n_0_[13] ));
  FDCE \x2_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[15]_i_1__2_n_5 ),
        .Q(\x2_p_reg_n_0_[14] ));
  FDCE \x2_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[15]_i_1__2_n_4 ),
        .Q(\x2_p_reg_n_0_[15] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[15]_i_1__2 
       (.CI(\x2_p_reg[11]_i_1__2_n_0 ),
        .CO({\x2_p_reg[15]_i_1__2_n_0 ,\x2_p_reg[15]_i_1__2_n_1 ,\x2_p_reg[15]_i_1__2_n_2 ,\x2_p_reg[15]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({x1_p,1'b0,x1_p,x1_p}),
        .O({\x2_p_reg[15]_i_1__2_n_4 ,\x2_p_reg[15]_i_1__2_n_5 ,\x2_p_reg[15]_i_1__2_n_6 ,\x2_p_reg[15]_i_1__2_n_7 }),
        .S({\x2_p[15]_i_2__2_n_0 ,\x2_p[15]_i_3__2_n_0 ,\x2_p[15]_i_4__1_n_0 ,\x2_p[15]_i_5__2_n_0 }));
  FDCE \x2_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[19]_i_1__2_n_7 ),
        .Q(\x2_p_reg_n_0_[16] ));
  FDCE \x2_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[19]_i_1__2_n_6 ),
        .Q(\x2_p_reg_n_0_[17] ));
  FDCE \x2_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[19]_i_1__2_n_5 ),
        .Q(\x2_p_reg_n_0_[18] ));
  FDCE \x2_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[19]_i_1__2_n_4 ),
        .Q(\x2_p_reg_n_0_[19] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[19]_i_1__2 
       (.CI(\x2_p_reg[15]_i_1__2_n_0 ),
        .CO({\x2_p_reg[19]_i_1__2_n_0 ,\x2_p_reg[19]_i_1__2_n_1 ,\x2_p_reg[19]_i_1__2_n_2 ,\x2_p_reg[19]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,x1_p,x1_p}),
        .O({\x2_p_reg[19]_i_1__2_n_4 ,\x2_p_reg[19]_i_1__2_n_5 ,\x2_p_reg[19]_i_1__2_n_6 ,\x2_p_reg[19]_i_1__2_n_7 }),
        .S({\x2_p[19]_i_2__2_n_0 ,\x2_p[19]_i_3__2_n_0 ,\x2_p[19]_i_4__1_n_0 ,\x2_p[19]_i_5__1_n_0 }));
  FDCE \x2_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[3]_i_1__2_n_6 ),
        .Q(\x2_p_reg_n_0_[1] ));
  FDCE \x2_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[23]_i_1__1_n_7 ),
        .Q(\x2_p_reg_n_0_[20] ));
  FDCE \x2_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[23]_i_1__1_n_6 ),
        .Q(\x2_p_reg_n_0_[21] ));
  FDCE \x2_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[23]_i_1__1_n_5 ),
        .Q(\x2_p_reg_n_0_[22] ));
  FDCE \x2_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[23]_i_1__1_n_4 ),
        .Q(\x2_p_reg_n_0_[23] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[23]_i_1__1 
       (.CI(\x2_p_reg[19]_i_1__2_n_0 ),
        .CO({\x2_p_reg[23]_i_1__1_n_0 ,\x2_p_reg[23]_i_1__1_n_1 ,\x2_p_reg[23]_i_1__1_n_2 ,\x2_p_reg[23]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({x1_p,x1_p,x1_p,1'b0}),
        .O({\x2_p_reg[23]_i_1__1_n_4 ,\x2_p_reg[23]_i_1__1_n_5 ,\x2_p_reg[23]_i_1__1_n_6 ,\x2_p_reg[23]_i_1__1_n_7 }),
        .S({\x2_p[23]_i_2__1_n_0 ,\x2_p[23]_i_3__1_n_0 ,\x2_p[23]_i_4__1_n_0 ,\x2_p[23]_i_5__1_n_0 }));
  FDCE \x2_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[27]_i_1__1_n_7 ),
        .Q(\x2_p_reg_n_0_[24] ));
  FDCE \x2_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[27]_i_1__1_n_6 ),
        .Q(\x2_p_reg_n_0_[25] ));
  FDCE \x2_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[27]_i_1__1_n_5 ),
        .Q(\x2_p_reg_n_0_[26] ));
  FDCE \x2_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[27]_i_1__1_n_4 ),
        .Q(\x2_p_reg_n_0_[27] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[27]_i_1__1 
       (.CI(\x2_p_reg[23]_i_1__1_n_0 ),
        .CO({\x2_p_reg[27]_i_1__1_n_0 ,\x2_p_reg[27]_i_1__1_n_1 ,\x2_p_reg[27]_i_1__1_n_2 ,\x2_p_reg[27]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,x1_p,x1_p,1'b0}),
        .O({\x2_p_reg[27]_i_1__1_n_4 ,\x2_p_reg[27]_i_1__1_n_5 ,\x2_p_reg[27]_i_1__1_n_6 ,\x2_p_reg[27]_i_1__1_n_7 }),
        .S({\x2_p[27]_i_2__1_n_0 ,\x2_p[27]_i_3__1_n_0 ,\x2_p[27]_i_4__1_n_0 ,\x2_p[27]_i_5__1_n_0 }));
  FDCE \x2_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[31]_i_1__1_n_7 ),
        .Q(\x2_p_reg_n_0_[28] ));
  FDCE \x2_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[31]_i_1__1_n_6 ),
        .Q(\x2_p_reg_n_0_[29] ));
  FDCE \x2_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[3]_i_1__2_n_5 ),
        .Q(\x2_p_reg_n_0_[2] ));
  FDCE \x2_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[31]_i_1__1_n_5 ),
        .Q(\x2_p_reg_n_0_[30] ));
  FDCE \x2_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[31]_i_1__1_n_4 ),
        .Q(B0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[31]_i_1__1 
       (.CI(\x2_p_reg[27]_i_1__1_n_0 ),
        .CO({\NLW_x2_p_reg[31]_i_1__1_CO_UNCONNECTED [3],\x2_p_reg[31]_i_1__1_n_1 ,\x2_p_reg[31]_i_1__1_n_2 ,\x2_p_reg[31]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,x1_p,1'b0}),
        .O({\x2_p_reg[31]_i_1__1_n_4 ,\x2_p_reg[31]_i_1__1_n_5 ,\x2_p_reg[31]_i_1__1_n_6 ,\x2_p_reg[31]_i_1__1_n_7 }),
        .S({\x2_p[31]_i_2__1_n_0 ,\x2_p[31]_i_3__1_n_0 ,\x2_p[31]_i_4__1_n_0 ,\x2_p[31]_i_5__1_n_0 }));
  FDCE \x2_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[3]_i_1__2_n_4 ),
        .Q(\x2_p_reg_n_0_[3] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[3]_i_1__2 
       (.CI(1'b0),
        .CO({\x2_p_reg[3]_i_1__2_n_0 ,\x2_p_reg[3]_i_1__2_n_1 ,\x2_p_reg[3]_i_1__2_n_2 ,\x2_p_reg[3]_i_1__2_n_3 }),
        .CYINIT(\x2_p[3]_i_2__2_n_0 ),
        .DI({1'b0,1'b0,x1_p,x1_p}),
        .O({\x2_p_reg[3]_i_1__2_n_4 ,\x2_p_reg[3]_i_1__2_n_5 ,\x2_p_reg[3]_i_1__2_n_6 ,\x2_p_reg[3]_i_1__2_n_7 }),
        .S({\x2_p[3]_i_3__2_n_0 ,\x2_p[3]_i_4__2_n_0 ,\x2_p[3]_i_5__2_n_0 ,\x2_p[3]_i_6__2_n_0 }));
  FDCE \x2_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[7]_i_1__2_n_7 ),
        .Q(\x2_p_reg_n_0_[4] ));
  FDCE \x2_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[7]_i_1__2_n_6 ),
        .Q(\x2_p_reg_n_0_[5] ));
  FDCE \x2_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[7]_i_1__2_n_5 ),
        .Q(\x2_p_reg_n_0_[6] ));
  FDCE \x2_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[7]_i_1__2_n_4 ),
        .Q(\x2_p_reg_n_0_[7] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[7]_i_1__2 
       (.CI(\x2_p_reg[3]_i_1__2_n_0 ),
        .CO({\x2_p_reg[7]_i_1__2_n_0 ,\x2_p_reg[7]_i_1__2_n_1 ,\x2_p_reg[7]_i_1__2_n_2 ,\x2_p_reg[7]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({x1_p,1'b0,1'b0,1'b0}),
        .O({\x2_p_reg[7]_i_1__2_n_4 ,\x2_p_reg[7]_i_1__2_n_5 ,\x2_p_reg[7]_i_1__2_n_6 ,\x2_p_reg[7]_i_1__2_n_7 }),
        .S({\x2_p[7]_i_2__1_n_0 ,\x2_p[7]_i_3__2_n_0 ,\x2_p[7]_i_4__2_n_0 ,\x2_p[7]_i_5__2_n_0 }));
  FDCE \x2_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[11]_i_1__2_n_7 ),
        .Q(\x2_p_reg_n_0_[8] ));
  FDCE \x2_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[11]_i_1__2_n_6 ),
        .Q(\x2_p_reg_n_0_[9] ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[11]_i_2__2 
       (.I0(\x2_p_reg_n_0_[11] ),
        .I1(y2_p[13]),
        .I2(z2_p[31]),
        .O(\x3_p[11]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[11]_i_3__2 
       (.I0(\x2_p_reg_n_0_[10] ),
        .I1(y2_p[12]),
        .I2(z2_p[31]),
        .O(\x3_p[11]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[11]_i_4__2 
       (.I0(\x2_p_reg_n_0_[9] ),
        .I1(y2_p[11]),
        .I2(z2_p[31]),
        .O(\x3_p[11]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[11]_i_5__2 
       (.I0(\x2_p_reg_n_0_[8] ),
        .I1(y2_p[10]),
        .I2(z2_p[31]),
        .O(\x3_p[11]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[15]_i_2__2 
       (.I0(\x2_p_reg_n_0_[15] ),
        .I1(y2_p[17]),
        .I2(z2_p[31]),
        .O(\x3_p[15]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[15]_i_3__2 
       (.I0(\x2_p_reg_n_0_[14] ),
        .I1(y2_p[16]),
        .I2(z2_p[31]),
        .O(\x3_p[15]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[15]_i_4__2 
       (.I0(\x2_p_reg_n_0_[13] ),
        .I1(y2_p[15]),
        .I2(z2_p[31]),
        .O(\x3_p[15]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[15]_i_5__2 
       (.I0(\x2_p_reg_n_0_[12] ),
        .I1(y2_p[14]),
        .I2(z2_p[31]),
        .O(\x3_p[15]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[19]_i_2__2 
       (.I0(\x2_p_reg_n_0_[19] ),
        .I1(y2_p[21]),
        .I2(z2_p[31]),
        .O(\x3_p[19]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[19]_i_3__2 
       (.I0(\x2_p_reg_n_0_[18] ),
        .I1(y2_p[20]),
        .I2(z2_p[31]),
        .O(\x3_p[19]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[19]_i_4__2 
       (.I0(\x2_p_reg_n_0_[17] ),
        .I1(y2_p[19]),
        .I2(z2_p[31]),
        .O(\x3_p[19]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[19]_i_5__2 
       (.I0(\x2_p_reg_n_0_[16] ),
        .I1(y2_p[18]),
        .I2(z2_p[31]),
        .O(\x3_p[19]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[23]_i_2__1 
       (.I0(\x2_p_reg_n_0_[23] ),
        .I1(y2_p[25]),
        .I2(z2_p[31]),
        .O(\x3_p[23]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[23]_i_3__1 
       (.I0(\x2_p_reg_n_0_[22] ),
        .I1(y2_p[24]),
        .I2(z2_p[31]),
        .O(\x3_p[23]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[23]_i_4__1 
       (.I0(\x2_p_reg_n_0_[21] ),
        .I1(y2_p[23]),
        .I2(z2_p[31]),
        .O(\x3_p[23]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[23]_i_5__1 
       (.I0(\x2_p_reg_n_0_[20] ),
        .I1(y2_p[22]),
        .I2(z2_p[31]),
        .O(\x3_p[23]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[27]_i_2__1 
       (.I0(\x2_p_reg_n_0_[27] ),
        .I1(y2_p[29]),
        .I2(z2_p[31]),
        .O(\x3_p[27]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[27]_i_3__1 
       (.I0(\x2_p_reg_n_0_[26] ),
        .I1(y2_p[28]),
        .I2(z2_p[31]),
        .O(\x3_p[27]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[27]_i_4__1 
       (.I0(\x2_p_reg_n_0_[25] ),
        .I1(y2_p[27]),
        .I2(z2_p[31]),
        .O(\x3_p[27]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[27]_i_5__1 
       (.I0(\x2_p_reg_n_0_[24] ),
        .I1(y2_p[26]),
        .I2(z2_p[31]),
        .O(\x3_p[27]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[31]_i_2__1 
       (.I0(B0),
        .I1(y2_p[31]),
        .I2(z2_p[31]),
        .O(\x3_p[31]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[31]_i_3__1 
       (.I0(\x2_p_reg_n_0_[30] ),
        .I1(y2_p[31]),
        .I2(z2_p[31]),
        .O(\x3_p[31]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[31]_i_4__1 
       (.I0(\x2_p_reg_n_0_[29] ),
        .I1(y2_p[31]),
        .I2(z2_p[31]),
        .O(\x3_p[31]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[31]_i_5__1 
       (.I0(\x2_p_reg_n_0_[28] ),
        .I1(y2_p[30]),
        .I2(z2_p[31]),
        .O(\x3_p[31]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x3_p[3]_i_2__2 
       (.I0(z2_p[31]),
        .O(\x3_p[3]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[3]_i_3__2 
       (.I0(\x2_p_reg_n_0_[3] ),
        .I1(y2_p[5]),
        .I2(z2_p[31]),
        .O(\x3_p[3]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[3]_i_4__2 
       (.I0(\x2_p_reg_n_0_[2] ),
        .I1(y2_p[4]),
        .I2(z2_p[31]),
        .O(\x3_p[3]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[3]_i_5__2 
       (.I0(\x2_p_reg_n_0_[1] ),
        .I1(y2_p[3]),
        .I2(z2_p[31]),
        .O(\x3_p[3]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[3]_i_6__2 
       (.I0(\x2_p_reg_n_0_[0] ),
        .I1(y2_p[2]),
        .I2(z2_p[31]),
        .O(\x3_p[3]_i_6__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[7]_i_2__2 
       (.I0(\x2_p_reg_n_0_[7] ),
        .I1(y2_p[9]),
        .I2(z2_p[31]),
        .O(\x3_p[7]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[7]_i_3__2 
       (.I0(\x2_p_reg_n_0_[6] ),
        .I1(y2_p[8]),
        .I2(z2_p[31]),
        .O(\x3_p[7]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[7]_i_4__2 
       (.I0(\x2_p_reg_n_0_[5] ),
        .I1(y2_p[7]),
        .I2(z2_p[31]),
        .O(\x3_p[7]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[7]_i_5__2 
       (.I0(\x2_p_reg_n_0_[4] ),
        .I1(y2_p[6]),
        .I2(z2_p[31]),
        .O(\x3_p[7]_i_5__2_n_0 ));
  FDCE \x3_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[3]_i_1__2_n_7 ),
        .Q(x3_p[0]));
  FDCE \x3_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[11]_i_1__2_n_5 ),
        .Q(x3_p[10]));
  FDCE \x3_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[11]_i_1__2_n_4 ),
        .Q(x3_p[11]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[11]_i_1__2 
       (.CI(\x3_p_reg[7]_i_1__2_n_0 ),
        .CO({\x3_p_reg[11]_i_1__2_n_0 ,\x3_p_reg[11]_i_1__2_n_1 ,\x3_p_reg[11]_i_1__2_n_2 ,\x3_p_reg[11]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\x2_p_reg_n_0_[11] ,\x2_p_reg_n_0_[10] ,\x2_p_reg_n_0_[9] ,\x2_p_reg_n_0_[8] }),
        .O({\x3_p_reg[11]_i_1__2_n_4 ,\x3_p_reg[11]_i_1__2_n_5 ,\x3_p_reg[11]_i_1__2_n_6 ,\x3_p_reg[11]_i_1__2_n_7 }),
        .S({\x3_p[11]_i_2__2_n_0 ,\x3_p[11]_i_3__2_n_0 ,\x3_p[11]_i_4__2_n_0 ,\x3_p[11]_i_5__2_n_0 }));
  FDCE \x3_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[15]_i_1__2_n_7 ),
        .Q(x3_p[12]));
  FDCE \x3_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[15]_i_1__2_n_6 ),
        .Q(x3_p[13]));
  FDCE \x3_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[15]_i_1__2_n_5 ),
        .Q(x3_p[14]));
  FDCE \x3_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[15]_i_1__2_n_4 ),
        .Q(x3_p[15]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[15]_i_1__2 
       (.CI(\x3_p_reg[11]_i_1__2_n_0 ),
        .CO({\x3_p_reg[15]_i_1__2_n_0 ,\x3_p_reg[15]_i_1__2_n_1 ,\x3_p_reg[15]_i_1__2_n_2 ,\x3_p_reg[15]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\x2_p_reg_n_0_[15] ,\x2_p_reg_n_0_[14] ,\x2_p_reg_n_0_[13] ,\x2_p_reg_n_0_[12] }),
        .O({\x3_p_reg[15]_i_1__2_n_4 ,\x3_p_reg[15]_i_1__2_n_5 ,\x3_p_reg[15]_i_1__2_n_6 ,\x3_p_reg[15]_i_1__2_n_7 }),
        .S({\x3_p[15]_i_2__2_n_0 ,\x3_p[15]_i_3__2_n_0 ,\x3_p[15]_i_4__2_n_0 ,\x3_p[15]_i_5__2_n_0 }));
  FDCE \x3_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[19]_i_1__2_n_7 ),
        .Q(x3_p[16]));
  FDCE \x3_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[19]_i_1__2_n_6 ),
        .Q(x3_p[17]));
  FDCE \x3_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[19]_i_1__2_n_5 ),
        .Q(x3_p[18]));
  FDCE \x3_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[19]_i_1__2_n_4 ),
        .Q(x3_p[19]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[19]_i_1__2 
       (.CI(\x3_p_reg[15]_i_1__2_n_0 ),
        .CO({\x3_p_reg[19]_i_1__2_n_0 ,\x3_p_reg[19]_i_1__2_n_1 ,\x3_p_reg[19]_i_1__2_n_2 ,\x3_p_reg[19]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\x2_p_reg_n_0_[19] ,\x2_p_reg_n_0_[18] ,\x2_p_reg_n_0_[17] ,\x2_p_reg_n_0_[16] }),
        .O({\x3_p_reg[19]_i_1__2_n_4 ,\x3_p_reg[19]_i_1__2_n_5 ,\x3_p_reg[19]_i_1__2_n_6 ,\x3_p_reg[19]_i_1__2_n_7 }),
        .S({\x3_p[19]_i_2__2_n_0 ,\x3_p[19]_i_3__2_n_0 ,\x3_p[19]_i_4__2_n_0 ,\x3_p[19]_i_5__2_n_0 }));
  FDCE \x3_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[3]_i_1__2_n_6 ),
        .Q(x3_p[1]));
  FDCE \x3_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[23]_i_1__1_n_7 ),
        .Q(x3_p[20]));
  FDCE \x3_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[23]_i_1__1_n_6 ),
        .Q(x3_p[21]));
  FDCE \x3_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[23]_i_1__1_n_5 ),
        .Q(x3_p[22]));
  FDCE \x3_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[23]_i_1__1_n_4 ),
        .Q(x3_p[23]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[23]_i_1__1 
       (.CI(\x3_p_reg[19]_i_1__2_n_0 ),
        .CO({\x3_p_reg[23]_i_1__1_n_0 ,\x3_p_reg[23]_i_1__1_n_1 ,\x3_p_reg[23]_i_1__1_n_2 ,\x3_p_reg[23]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\x2_p_reg_n_0_[23] ,\x2_p_reg_n_0_[22] ,\x2_p_reg_n_0_[21] ,\x2_p_reg_n_0_[20] }),
        .O({\x3_p_reg[23]_i_1__1_n_4 ,\x3_p_reg[23]_i_1__1_n_5 ,\x3_p_reg[23]_i_1__1_n_6 ,\x3_p_reg[23]_i_1__1_n_7 }),
        .S({\x3_p[23]_i_2__1_n_0 ,\x3_p[23]_i_3__1_n_0 ,\x3_p[23]_i_4__1_n_0 ,\x3_p[23]_i_5__1_n_0 }));
  FDCE \x3_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[27]_i_1__1_n_7 ),
        .Q(x3_p[24]));
  FDCE \x3_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[27]_i_1__1_n_6 ),
        .Q(x3_p[25]));
  FDCE \x3_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[27]_i_1__1_n_5 ),
        .Q(x3_p[26]));
  FDCE \x3_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[27]_i_1__1_n_4 ),
        .Q(x3_p[27]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[27]_i_1__1 
       (.CI(\x3_p_reg[23]_i_1__1_n_0 ),
        .CO({\x3_p_reg[27]_i_1__1_n_0 ,\x3_p_reg[27]_i_1__1_n_1 ,\x3_p_reg[27]_i_1__1_n_2 ,\x3_p_reg[27]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\x2_p_reg_n_0_[27] ,\x2_p_reg_n_0_[26] ,\x2_p_reg_n_0_[25] ,\x2_p_reg_n_0_[24] }),
        .O({\x3_p_reg[27]_i_1__1_n_4 ,\x3_p_reg[27]_i_1__1_n_5 ,\x3_p_reg[27]_i_1__1_n_6 ,\x3_p_reg[27]_i_1__1_n_7 }),
        .S({\x3_p[27]_i_2__1_n_0 ,\x3_p[27]_i_3__1_n_0 ,\x3_p[27]_i_4__1_n_0 ,\x3_p[27]_i_5__1_n_0 }));
  FDCE \x3_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[31]_i_1__1_n_7 ),
        .Q(x3_p[28]));
  FDCE \x3_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[31]_i_1__1_n_6 ),
        .Q(x3_p[29]));
  FDCE \x3_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[3]_i_1__2_n_5 ),
        .Q(x3_p[2]));
  FDCE \x3_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[31]_i_1__1_n_5 ),
        .Q(x3_p[30]));
  FDCE \x3_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[31]_i_1__1_n_4 ),
        .Q(x3_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[31]_i_1__1 
       (.CI(\x3_p_reg[27]_i_1__1_n_0 ),
        .CO({\NLW_x3_p_reg[31]_i_1__1_CO_UNCONNECTED [3],\x3_p_reg[31]_i_1__1_n_1 ,\x3_p_reg[31]_i_1__1_n_2 ,\x3_p_reg[31]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\x2_p_reg_n_0_[30] ,\x2_p_reg_n_0_[29] ,\x2_p_reg_n_0_[28] }),
        .O({\x3_p_reg[31]_i_1__1_n_4 ,\x3_p_reg[31]_i_1__1_n_5 ,\x3_p_reg[31]_i_1__1_n_6 ,\x3_p_reg[31]_i_1__1_n_7 }),
        .S({\x3_p[31]_i_2__1_n_0 ,\x3_p[31]_i_3__1_n_0 ,\x3_p[31]_i_4__1_n_0 ,\x3_p[31]_i_5__1_n_0 }));
  FDCE \x3_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[3]_i_1__2_n_4 ),
        .Q(x3_p[3]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[3]_i_1__2 
       (.CI(1'b0),
        .CO({\x3_p_reg[3]_i_1__2_n_0 ,\x3_p_reg[3]_i_1__2_n_1 ,\x3_p_reg[3]_i_1__2_n_2 ,\x3_p_reg[3]_i_1__2_n_3 }),
        .CYINIT(\x3_p[3]_i_2__2_n_0 ),
        .DI({\x2_p_reg_n_0_[3] ,\x2_p_reg_n_0_[2] ,\x2_p_reg_n_0_[1] ,\x2_p_reg_n_0_[0] }),
        .O({\x3_p_reg[3]_i_1__2_n_4 ,\x3_p_reg[3]_i_1__2_n_5 ,\x3_p_reg[3]_i_1__2_n_6 ,\x3_p_reg[3]_i_1__2_n_7 }),
        .S({\x3_p[3]_i_3__2_n_0 ,\x3_p[3]_i_4__2_n_0 ,\x3_p[3]_i_5__2_n_0 ,\x3_p[3]_i_6__2_n_0 }));
  FDCE \x3_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[7]_i_1__2_n_7 ),
        .Q(x3_p[4]));
  FDCE \x3_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[7]_i_1__2_n_6 ),
        .Q(x3_p[5]));
  FDCE \x3_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[7]_i_1__2_n_5 ),
        .Q(x3_p[6]));
  FDCE \x3_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[7]_i_1__2_n_4 ),
        .Q(x3_p[7]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[7]_i_1__2 
       (.CI(\x3_p_reg[3]_i_1__2_n_0 ),
        .CO({\x3_p_reg[7]_i_1__2_n_0 ,\x3_p_reg[7]_i_1__2_n_1 ,\x3_p_reg[7]_i_1__2_n_2 ,\x3_p_reg[7]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\x2_p_reg_n_0_[7] ,\x2_p_reg_n_0_[6] ,\x2_p_reg_n_0_[5] ,\x2_p_reg_n_0_[4] }),
        .O({\x3_p_reg[7]_i_1__2_n_4 ,\x3_p_reg[7]_i_1__2_n_5 ,\x3_p_reg[7]_i_1__2_n_6 ,\x3_p_reg[7]_i_1__2_n_7 }),
        .S({\x3_p[7]_i_2__2_n_0 ,\x3_p[7]_i_3__2_n_0 ,\x3_p[7]_i_4__2_n_0 ,\x3_p[7]_i_5__2_n_0 }));
  FDCE \x3_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[11]_i_1__2_n_7 ),
        .Q(x3_p[8]));
  FDCE \x3_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[11]_i_1__2_n_6 ),
        .Q(x3_p[9]));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[11]_i_2__2 
       (.I0(x3_p[11]),
        .I1(y3_p[14]),
        .I2(z3_p[31]),
        .O(\x4_p[11]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[11]_i_3__2 
       (.I0(x3_p[10]),
        .I1(y3_p[13]),
        .I2(z3_p[31]),
        .O(\x4_p[11]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[11]_i_4__2 
       (.I0(x3_p[9]),
        .I1(y3_p[12]),
        .I2(z3_p[31]),
        .O(\x4_p[11]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[11]_i_5__2 
       (.I0(x3_p[8]),
        .I1(y3_p[11]),
        .I2(z3_p[31]),
        .O(\x4_p[11]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[15]_i_2__2 
       (.I0(x3_p[15]),
        .I1(y3_p[18]),
        .I2(z3_p[31]),
        .O(\x4_p[15]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[15]_i_3__2 
       (.I0(x3_p[14]),
        .I1(y3_p[17]),
        .I2(z3_p[31]),
        .O(\x4_p[15]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[15]_i_4__2 
       (.I0(x3_p[13]),
        .I1(y3_p[16]),
        .I2(z3_p[31]),
        .O(\x4_p[15]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[15]_i_5__2 
       (.I0(x3_p[12]),
        .I1(y3_p[15]),
        .I2(z3_p[31]),
        .O(\x4_p[15]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[19]_i_2__2 
       (.I0(x3_p[19]),
        .I1(y3_p[22]),
        .I2(z3_p[31]),
        .O(\x4_p[19]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[19]_i_3__2 
       (.I0(x3_p[18]),
        .I1(y3_p[21]),
        .I2(z3_p[31]),
        .O(\x4_p[19]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[19]_i_4__2 
       (.I0(x3_p[17]),
        .I1(y3_p[20]),
        .I2(z3_p[31]),
        .O(\x4_p[19]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[19]_i_5__2 
       (.I0(x3_p[16]),
        .I1(y3_p[19]),
        .I2(z3_p[31]),
        .O(\x4_p[19]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[23]_i_2__1 
       (.I0(x3_p[23]),
        .I1(y3_p[26]),
        .I2(z3_p[31]),
        .O(\x4_p[23]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[23]_i_3__1 
       (.I0(x3_p[22]),
        .I1(y3_p[25]),
        .I2(z3_p[31]),
        .O(\x4_p[23]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[23]_i_4__1 
       (.I0(x3_p[21]),
        .I1(y3_p[24]),
        .I2(z3_p[31]),
        .O(\x4_p[23]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[23]_i_5__1 
       (.I0(x3_p[20]),
        .I1(y3_p[23]),
        .I2(z3_p[31]),
        .O(\x4_p[23]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[27]_i_2__1 
       (.I0(x3_p[27]),
        .I1(y3_p[30]),
        .I2(z3_p[31]),
        .O(\x4_p[27]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[27]_i_3__1 
       (.I0(x3_p[26]),
        .I1(y3_p[29]),
        .I2(z3_p[31]),
        .O(\x4_p[27]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[27]_i_4__1 
       (.I0(x3_p[25]),
        .I1(y3_p[28]),
        .I2(z3_p[31]),
        .O(\x4_p[27]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[27]_i_5__1 
       (.I0(x3_p[24]),
        .I1(y3_p[27]),
        .I2(z3_p[31]),
        .O(\x4_p[27]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[31]_i_2__1 
       (.I0(x3_p[31]),
        .I1(y3_p[31]),
        .I2(z3_p[31]),
        .O(\x4_p[31]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[31]_i_3__1 
       (.I0(x3_p[30]),
        .I1(y3_p[31]),
        .I2(z3_p[31]),
        .O(\x4_p[31]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[31]_i_4__1 
       (.I0(x3_p[29]),
        .I1(y3_p[31]),
        .I2(z3_p[31]),
        .O(\x4_p[31]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[31]_i_5__1 
       (.I0(x3_p[28]),
        .I1(y3_p[31]),
        .I2(z3_p[31]),
        .O(\x4_p[31]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_10__2 
       (.I0(x3_p[1]),
        .I1(y3_p[4]),
        .I2(z3_p[31]),
        .O(\x4_p[7]_i_10__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_11__2 
       (.I0(x3_p[0]),
        .I1(y3_p[3]),
        .I2(z3_p[31]),
        .O(\x4_p[7]_i_11__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_3__2 
       (.I0(x3_p[7]),
        .I1(y3_p[10]),
        .I2(z3_p[31]),
        .O(\x4_p[7]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_4__2 
       (.I0(x3_p[6]),
        .I1(y3_p[9]),
        .I2(z3_p[31]),
        .O(\x4_p[7]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_5__2 
       (.I0(x3_p[5]),
        .I1(y3_p[8]),
        .I2(z3_p[31]),
        .O(\x4_p[7]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_6__2 
       (.I0(x3_p[4]),
        .I1(y3_p[7]),
        .I2(z3_p[31]),
        .O(\x4_p[7]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x4_p[7]_i_7__2 
       (.I0(z3_p[31]),
        .O(\x4_p[7]_i_7__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_8__2 
       (.I0(x3_p[3]),
        .I1(y3_p[6]),
        .I2(z3_p[31]),
        .O(\x4_p[7]_i_8__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_9__2 
       (.I0(x3_p[2]),
        .I1(y3_p[5]),
        .I2(z3_p[31]),
        .O(\x4_p[7]_i_9__2_n_0 ));
  FDCE \x4_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[11]_i_1__2_n_5 ),
        .Q(x4_p[10]));
  FDCE \x4_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[11]_i_1__2_n_4 ),
        .Q(x4_p[11]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[11]_i_1__2 
       (.CI(\x4_p_reg[7]_i_1__2_n_0 ),
        .CO({\x4_p_reg[11]_i_1__2_n_0 ,\x4_p_reg[11]_i_1__2_n_1 ,\x4_p_reg[11]_i_1__2_n_2 ,\x4_p_reg[11]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(x3_p[11:8]),
        .O({\x4_p_reg[11]_i_1__2_n_4 ,\x4_p_reg[11]_i_1__2_n_5 ,\x4_p_reg[11]_i_1__2_n_6 ,\x4_p_reg[11]_i_1__2_n_7 }),
        .S({\x4_p[11]_i_2__2_n_0 ,\x4_p[11]_i_3__2_n_0 ,\x4_p[11]_i_4__2_n_0 ,\x4_p[11]_i_5__2_n_0 }));
  FDCE \x4_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[15]_i_1__2_n_7 ),
        .Q(x4_p[12]));
  FDCE \x4_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[15]_i_1__2_n_6 ),
        .Q(x4_p[13]));
  FDCE \x4_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[15]_i_1__2_n_5 ),
        .Q(x4_p[14]));
  FDCE \x4_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[15]_i_1__2_n_4 ),
        .Q(x4_p[15]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[15]_i_1__2 
       (.CI(\x4_p_reg[11]_i_1__2_n_0 ),
        .CO({\x4_p_reg[15]_i_1__2_n_0 ,\x4_p_reg[15]_i_1__2_n_1 ,\x4_p_reg[15]_i_1__2_n_2 ,\x4_p_reg[15]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(x3_p[15:12]),
        .O({\x4_p_reg[15]_i_1__2_n_4 ,\x4_p_reg[15]_i_1__2_n_5 ,\x4_p_reg[15]_i_1__2_n_6 ,\x4_p_reg[15]_i_1__2_n_7 }),
        .S({\x4_p[15]_i_2__2_n_0 ,\x4_p[15]_i_3__2_n_0 ,\x4_p[15]_i_4__2_n_0 ,\x4_p[15]_i_5__2_n_0 }));
  FDCE \x4_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[19]_i_1__2_n_7 ),
        .Q(x4_p[16]));
  FDCE \x4_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[19]_i_1__2_n_6 ),
        .Q(x4_p[17]));
  FDCE \x4_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[19]_i_1__2_n_5 ),
        .Q(x4_p[18]));
  FDCE \x4_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[19]_i_1__2_n_4 ),
        .Q(x4_p[19]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[19]_i_1__2 
       (.CI(\x4_p_reg[15]_i_1__2_n_0 ),
        .CO({\x4_p_reg[19]_i_1__2_n_0 ,\x4_p_reg[19]_i_1__2_n_1 ,\x4_p_reg[19]_i_1__2_n_2 ,\x4_p_reg[19]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(x3_p[19:16]),
        .O({\x4_p_reg[19]_i_1__2_n_4 ,\x4_p_reg[19]_i_1__2_n_5 ,\x4_p_reg[19]_i_1__2_n_6 ,\x4_p_reg[19]_i_1__2_n_7 }),
        .S({\x4_p[19]_i_2__2_n_0 ,\x4_p[19]_i_3__2_n_0 ,\x4_p[19]_i_4__2_n_0 ,\x4_p[19]_i_5__2_n_0 }));
  FDCE \x4_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[23]_i_1__1_n_7 ),
        .Q(x4_p[20]));
  FDCE \x4_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[23]_i_1__1_n_6 ),
        .Q(x4_p[21]));
  FDCE \x4_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[23]_i_1__1_n_5 ),
        .Q(x4_p[22]));
  FDCE \x4_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[23]_i_1__1_n_4 ),
        .Q(x4_p[23]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[23]_i_1__1 
       (.CI(\x4_p_reg[19]_i_1__2_n_0 ),
        .CO({\x4_p_reg[23]_i_1__1_n_0 ,\x4_p_reg[23]_i_1__1_n_1 ,\x4_p_reg[23]_i_1__1_n_2 ,\x4_p_reg[23]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(x3_p[23:20]),
        .O({\x4_p_reg[23]_i_1__1_n_4 ,\x4_p_reg[23]_i_1__1_n_5 ,\x4_p_reg[23]_i_1__1_n_6 ,\x4_p_reg[23]_i_1__1_n_7 }),
        .S({\x4_p[23]_i_2__1_n_0 ,\x4_p[23]_i_3__1_n_0 ,\x4_p[23]_i_4__1_n_0 ,\x4_p[23]_i_5__1_n_0 }));
  FDCE \x4_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[27]_i_1__1_n_7 ),
        .Q(x4_p[24]));
  FDCE \x4_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[27]_i_1__1_n_6 ),
        .Q(x4_p[25]));
  FDCE \x4_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[27]_i_1__1_n_5 ),
        .Q(x4_p[26]));
  FDCE \x4_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[27]_i_1__1_n_4 ),
        .Q(x4_p[27]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[27]_i_1__1 
       (.CI(\x4_p_reg[23]_i_1__1_n_0 ),
        .CO({\x4_p_reg[27]_i_1__1_n_0 ,\x4_p_reg[27]_i_1__1_n_1 ,\x4_p_reg[27]_i_1__1_n_2 ,\x4_p_reg[27]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(x3_p[27:24]),
        .O({\x4_p_reg[27]_i_1__1_n_4 ,\x4_p_reg[27]_i_1__1_n_5 ,\x4_p_reg[27]_i_1__1_n_6 ,\x4_p_reg[27]_i_1__1_n_7 }),
        .S({\x4_p[27]_i_2__1_n_0 ,\x4_p[27]_i_3__1_n_0 ,\x4_p[27]_i_4__1_n_0 ,\x4_p[27]_i_5__1_n_0 }));
  FDCE \x4_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[31]_i_1__1_n_7 ),
        .Q(x4_p[28]));
  FDCE \x4_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[31]_i_1__1_n_6 ),
        .Q(x4_p[29]));
  FDCE \x4_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[31]_i_1__1_n_5 ),
        .Q(x4_p[30]));
  FDCE \x4_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[31]_i_1__1_n_4 ),
        .Q(x4_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[31]_i_1__1 
       (.CI(\x4_p_reg[27]_i_1__1_n_0 ),
        .CO({\NLW_x4_p_reg[31]_i_1__1_CO_UNCONNECTED [3],\x4_p_reg[31]_i_1__1_n_1 ,\x4_p_reg[31]_i_1__1_n_2 ,\x4_p_reg[31]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,x3_p[30:28]}),
        .O({\x4_p_reg[31]_i_1__1_n_4 ,\x4_p_reg[31]_i_1__1_n_5 ,\x4_p_reg[31]_i_1__1_n_6 ,\x4_p_reg[31]_i_1__1_n_7 }),
        .S({\x4_p[31]_i_2__1_n_0 ,\x4_p[31]_i_3__1_n_0 ,\x4_p[31]_i_4__1_n_0 ,\x4_p[31]_i_5__1_n_0 }));
  FDCE \x4_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[7]_i_1__2_n_7 ),
        .Q(x4_p[4]));
  FDCE \x4_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[7]_i_1__2_n_6 ),
        .Q(x4_p[5]));
  FDCE \x4_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[7]_i_1__2_n_5 ),
        .Q(x4_p[6]));
  FDCE \x4_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[7]_i_1__2_n_4 ),
        .Q(x4_p[7]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[7]_i_1__2 
       (.CI(\x4_p_reg[7]_i_2__2_n_0 ),
        .CO({\x4_p_reg[7]_i_1__2_n_0 ,\x4_p_reg[7]_i_1__2_n_1 ,\x4_p_reg[7]_i_1__2_n_2 ,\x4_p_reg[7]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(x3_p[7:4]),
        .O({\x4_p_reg[7]_i_1__2_n_4 ,\x4_p_reg[7]_i_1__2_n_5 ,\x4_p_reg[7]_i_1__2_n_6 ,\x4_p_reg[7]_i_1__2_n_7 }),
        .S({\x4_p[7]_i_3__2_n_0 ,\x4_p[7]_i_4__2_n_0 ,\x4_p[7]_i_5__2_n_0 ,\x4_p[7]_i_6__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[7]_i_2__2 
       (.CI(1'b0),
        .CO({\x4_p_reg[7]_i_2__2_n_0 ,\x4_p_reg[7]_i_2__2_n_1 ,\x4_p_reg[7]_i_2__2_n_2 ,\x4_p_reg[7]_i_2__2_n_3 }),
        .CYINIT(\x4_p[7]_i_7__2_n_0 ),
        .DI(x3_p[3:0]),
        .O(\NLW_x4_p_reg[7]_i_2__2_O_UNCONNECTED [3:0]),
        .S({\x4_p[7]_i_8__2_n_0 ,\x4_p[7]_i_9__2_n_0 ,\x4_p[7]_i_10__2_n_0 ,\x4_p[7]_i_11__2_n_0 }));
  FDCE \x4_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[11]_i_1__2_n_7 ),
        .Q(x4_p[8]));
  FDCE \x4_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[11]_i_1__2_n_6 ),
        .Q(x4_p[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \y1_p[29]_i_1__1 
       (.I0(z0_p[31]),
        .O(\y1_p[29]_i_1__1_n_0 ));
  FDCE \y1_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\y1_p[29]_i_1__1_n_0 ),
        .Q(y1_p[29]));
  FDCE \y1_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0_p[31]),
        .Q(y1_p[31]));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[10]_i_2__1 
       (.I0(y1_p[29]),
        .I1(z1_p[31]),
        .O(\y2_p[10]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[10]_i_3__1 
       (.I0(y1_p[31]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[10]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[10]_i_4__1 
       (.I0(y1_p[29]),
        .I1(z1_p[31]),
        .O(\y2_p[10]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[10]_i_5__1 
       (.I0(y1_p[29]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[10]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[14]_i_2__1 
       (.I0(y1_p[31]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[14]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[14]_i_3__1 
       (.I0(y1_p[29]),
        .I1(z1_p[31]),
        .O(\y2_p[14]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[14]_i_4__1 
       (.I0(y1_p[29]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[14]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[14]_i_5__1 
       (.I0(y1_p[31]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[14]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[18]_i_2__1 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[18]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[18]_i_3__1 
       (.I0(y1_p[29]),
        .I1(z1_p[31]),
        .O(\y2_p[18]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[18]_i_4__1 
       (.I0(y1_p[29]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[18]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[18]_i_5__1 
       (.I0(y1_p[29]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[18]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[22]_i_2__1 
       (.I0(y1_p[29]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[22]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[22]_i_3__1 
       (.I0(y1_p[29]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[22]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[22]_i_4__1 
       (.I0(y1_p[31]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[22]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[22]_i_5__1 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[22]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[26]_i_2__1 
       (.I0(y1_p[29]),
        .I1(z1_p[31]),
        .O(\y2_p[26]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[26]_i_3__1 
       (.I0(y1_p[29]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[26]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[26]_i_4__1 
       (.I0(y1_p[31]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[26]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[26]_i_5__1 
       (.I0(y1_p[29]),
        .I1(z1_p[31]),
        .O(\y2_p[26]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \y2_p[2]_i_2 
       (.I0(z1_p[31]),
        .O(\y2_p[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[2]_i_3__1 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[2]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[2]_i_4__1 
       (.I0(y1_p[29]),
        .I1(z1_p[31]),
        .O(\y2_p[2]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \y2_p[2]_i_5__1 
       (.I0(z1_p[31]),
        .O(\y2_p[2]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[30]_i_2__1 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[30]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[30]_i_3__1 
       (.I0(y1_p[29]),
        .I1(z1_p[31]),
        .O(\y2_p[30]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[30]_i_4__1 
       (.I0(y1_p[31]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[30]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[30]_i_5__1 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[30]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[31]_i_2__1 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[31]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[6]_i_2__1 
       (.I0(y1_p[31]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[6]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[6]_i_3__1 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[6]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[6]_i_4__1 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[6]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[6]_i_5__1 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[6]_i_5__1_n_0 ));
  FDCE \y2_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[0]),
        .Q(y2_p[0]));
  FDCE \y2_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[10]),
        .Q(y2_p[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[10]_i_1__1 
       (.CI(\y2_p_reg[6]_i_1__1_n_0 ),
        .CO({\y2_p_reg[10]_i_1__1_n_0 ,\y2_p_reg[10]_i_1__1_n_1 ,\y2_p_reg[10]_i_1__1_n_2 ,\y2_p_reg[10]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({y1_p[29],y1_p[31],y1_p[29],y1_p[29]}),
        .O(y2[10:7]),
        .S({\y2_p[10]_i_2__1_n_0 ,\y2_p[10]_i_3__1_n_0 ,\y2_p[10]_i_4__1_n_0 ,\y2_p[10]_i_5__1_n_0 }));
  FDCE \y2_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[11]),
        .Q(y2_p[11]));
  FDCE \y2_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[12]),
        .Q(y2_p[12]));
  FDCE \y2_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[13]),
        .Q(y2_p[13]));
  FDCE \y2_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[14]),
        .Q(y2_p[14]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[14]_i_1__1 
       (.CI(\y2_p_reg[10]_i_1__1_n_0 ),
        .CO({\y2_p_reg[14]_i_1__1_n_0 ,\y2_p_reg[14]_i_1__1_n_1 ,\y2_p_reg[14]_i_1__1_n_2 ,\y2_p_reg[14]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({y1_p[31],y1_p[29],y1_p[29],y1_p[31]}),
        .O(y2[14:11]),
        .S({\y2_p[14]_i_2__1_n_0 ,\y2_p[14]_i_3__1_n_0 ,\y2_p[14]_i_4__1_n_0 ,\y2_p[14]_i_5__1_n_0 }));
  FDCE \y2_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[15]),
        .Q(y2_p[15]));
  FDCE \y2_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[16]),
        .Q(y2_p[16]));
  FDCE \y2_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[17]),
        .Q(y2_p[17]));
  FDCE \y2_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[18]),
        .Q(y2_p[18]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[18]_i_1__1 
       (.CI(\y2_p_reg[14]_i_1__1_n_0 ),
        .CO({\y2_p_reg[18]_i_1__1_n_0 ,\y2_p_reg[18]_i_1__1_n_1 ,\y2_p_reg[18]_i_1__1_n_2 ,\y2_p_reg[18]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({y1_p[31],y1_p[29],y1_p[29],y1_p[29]}),
        .O(y2[18:15]),
        .S({\y2_p[18]_i_2__1_n_0 ,\y2_p[18]_i_3__1_n_0 ,\y2_p[18]_i_4__1_n_0 ,\y2_p[18]_i_5__1_n_0 }));
  FDCE \y2_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[19]),
        .Q(y2_p[19]));
  FDCE \y2_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[1]),
        .Q(y2_p[1]));
  FDCE \y2_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[20]),
        .Q(y2_p[20]));
  FDCE \y2_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[21]),
        .Q(y2_p[21]));
  FDCE \y2_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[22]),
        .Q(y2_p[22]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[22]_i_1__1 
       (.CI(\y2_p_reg[18]_i_1__1_n_0 ),
        .CO({\y2_p_reg[22]_i_1__1_n_0 ,\y2_p_reg[22]_i_1__1_n_1 ,\y2_p_reg[22]_i_1__1_n_2 ,\y2_p_reg[22]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({y1_p[29],y1_p[29],y1_p[31],y1_p[31]}),
        .O(y2[22:19]),
        .S({\y2_p[22]_i_2__1_n_0 ,\y2_p[22]_i_3__1_n_0 ,\y2_p[22]_i_4__1_n_0 ,\y2_p[22]_i_5__1_n_0 }));
  FDCE \y2_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[23]),
        .Q(y2_p[23]));
  FDCE \y2_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[24]),
        .Q(y2_p[24]));
  FDCE \y2_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[25]),
        .Q(y2_p[25]));
  FDCE \y2_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[26]),
        .Q(y2_p[26]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[26]_i_1__1 
       (.CI(\y2_p_reg[22]_i_1__1_n_0 ),
        .CO({\y2_p_reg[26]_i_1__1_n_0 ,\y2_p_reg[26]_i_1__1_n_1 ,\y2_p_reg[26]_i_1__1_n_2 ,\y2_p_reg[26]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({y1_p[29],y1_p[29],y1_p[31],y1_p[29]}),
        .O(y2[26:23]),
        .S({\y2_p[26]_i_2__1_n_0 ,\y2_p[26]_i_3__1_n_0 ,\y2_p[26]_i_4__1_n_0 ,\y2_p[26]_i_5__1_n_0 }));
  FDCE \y2_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[27]),
        .Q(y2_p[27]));
  FDCE \y2_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[28]),
        .Q(y2_p[28]));
  FDCE \y2_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[29]),
        .Q(y2_p[29]));
  FDCE \y2_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[2]),
        .Q(y2_p[2]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[2]_i_1__1 
       (.CI(1'b0),
        .CO({\y2_p_reg[2]_i_1__1_n_0 ,\y2_p_reg[2]_i_1__1_n_1 ,\y2_p_reg[2]_i_1__1_n_2 ,\y2_p_reg[2]_i_1__1_n_3 }),
        .CYINIT(\y2_p[2]_i_2_n_0 ),
        .DI({y1_p[31],y1_p[29],x1_p,1'b0}),
        .O({y2[2:0],\NLW_y2_p_reg[2]_i_1__1_O_UNCONNECTED [0]}),
        .S({\y2_p[2]_i_3__1_n_0 ,\y2_p[2]_i_4__1_n_0 ,\y2_p[2]_i_5__1_n_0 ,1'b1}));
  FDCE \y2_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[30]),
        .Q(y2_p[30]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[30]_i_1__1 
       (.CI(\y2_p_reg[26]_i_1__1_n_0 ),
        .CO({\y2_p_reg[30]_i_1__1_n_0 ,\y2_p_reg[30]_i_1__1_n_1 ,\y2_p_reg[30]_i_1__1_n_2 ,\y2_p_reg[30]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({y1_p[31],y1_p[29],y1_p[31],y1_p[31]}),
        .O(y2[30:27]),
        .S({\y2_p[30]_i_2__1_n_0 ,\y2_p[30]_i_3__1_n_0 ,\y2_p[30]_i_4__1_n_0 ,\y2_p[30]_i_5__1_n_0 }));
  FDCE \y2_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[31]),
        .Q(y2_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[31]_i_1__1 
       (.CI(\y2_p_reg[30]_i_1__1_n_0 ),
        .CO(\NLW_y2_p_reg[31]_i_1__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y2_p_reg[31]_i_1__1_O_UNCONNECTED [3:1],y2[31]}),
        .S({1'b0,1'b0,1'b0,\y2_p[31]_i_2__1_n_0 }));
  FDCE \y2_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[3]),
        .Q(y2_p[3]));
  FDCE \y2_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[4]),
        .Q(y2_p[4]));
  FDCE \y2_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[5]),
        .Q(y2_p[5]));
  FDCE \y2_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[6]),
        .Q(y2_p[6]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[6]_i_1__1 
       (.CI(\y2_p_reg[2]_i_1__1_n_0 ),
        .CO({\y2_p_reg[6]_i_1__1_n_0 ,\y2_p_reg[6]_i_1__1_n_1 ,\y2_p_reg[6]_i_1__1_n_2 ,\y2_p_reg[6]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({y1_p[31],y1_p[31],y1_p[31],y1_p[31]}),
        .O(y2[6:3]),
        .S({\y2_p[6]_i_2__1_n_0 ,\y2_p[6]_i_3__1_n_0 ,\y2_p[6]_i_4__1_n_0 ,\y2_p[6]_i_5__1_n_0 }));
  FDCE \y2_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[7]),
        .Q(y2_p[7]));
  FDCE \y2_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[8]),
        .Q(y2_p[8]));
  FDCE \y2_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[9]),
        .Q(y2_p[9]));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[10]_i_2__1 
       (.I0(y2_p[10]),
        .I1(\x2_p_reg_n_0_[12] ),
        .I2(z2_p[31]),
        .O(\y3_p[10]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[10]_i_3__1 
       (.I0(y2_p[9]),
        .I1(\x2_p_reg_n_0_[11] ),
        .I2(z2_p[31]),
        .O(\y3_p[10]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[10]_i_4__1 
       (.I0(y2_p[8]),
        .I1(\x2_p_reg_n_0_[10] ),
        .I2(z2_p[31]),
        .O(\y3_p[10]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[10]_i_5__1 
       (.I0(y2_p[7]),
        .I1(\x2_p_reg_n_0_[9] ),
        .I2(z2_p[31]),
        .O(\y3_p[10]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[14]_i_2__1 
       (.I0(y2_p[14]),
        .I1(\x2_p_reg_n_0_[16] ),
        .I2(z2_p[31]),
        .O(\y3_p[14]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[14]_i_3__1 
       (.I0(y2_p[13]),
        .I1(\x2_p_reg_n_0_[15] ),
        .I2(z2_p[31]),
        .O(\y3_p[14]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[14]_i_4__1 
       (.I0(y2_p[12]),
        .I1(\x2_p_reg_n_0_[14] ),
        .I2(z2_p[31]),
        .O(\y3_p[14]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[14]_i_5__1 
       (.I0(y2_p[11]),
        .I1(\x2_p_reg_n_0_[13] ),
        .I2(z2_p[31]),
        .O(\y3_p[14]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[18]_i_2__1 
       (.I0(y2_p[18]),
        .I1(\x2_p_reg_n_0_[20] ),
        .I2(z2_p[31]),
        .O(\y3_p[18]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[18]_i_3__1 
       (.I0(y2_p[17]),
        .I1(\x2_p_reg_n_0_[19] ),
        .I2(z2_p[31]),
        .O(\y3_p[18]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[18]_i_4__1 
       (.I0(y2_p[16]),
        .I1(\x2_p_reg_n_0_[18] ),
        .I2(z2_p[31]),
        .O(\y3_p[18]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[18]_i_5__1 
       (.I0(y2_p[15]),
        .I1(\x2_p_reg_n_0_[17] ),
        .I2(z2_p[31]),
        .O(\y3_p[18]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[22]_i_2__1 
       (.I0(y2_p[22]),
        .I1(\x2_p_reg_n_0_[24] ),
        .I2(z2_p[31]),
        .O(\y3_p[22]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[22]_i_3__1 
       (.I0(y2_p[21]),
        .I1(\x2_p_reg_n_0_[23] ),
        .I2(z2_p[31]),
        .O(\y3_p[22]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[22]_i_4__1 
       (.I0(y2_p[20]),
        .I1(\x2_p_reg_n_0_[22] ),
        .I2(z2_p[31]),
        .O(\y3_p[22]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[22]_i_5__1 
       (.I0(y2_p[19]),
        .I1(\x2_p_reg_n_0_[21] ),
        .I2(z2_p[31]),
        .O(\y3_p[22]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[26]_i_2__1 
       (.I0(y2_p[26]),
        .I1(\x2_p_reg_n_0_[28] ),
        .I2(z2_p[31]),
        .O(\y3_p[26]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[26]_i_3__1 
       (.I0(y2_p[25]),
        .I1(\x2_p_reg_n_0_[27] ),
        .I2(z2_p[31]),
        .O(\y3_p[26]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[26]_i_4__1 
       (.I0(y2_p[24]),
        .I1(\x2_p_reg_n_0_[26] ),
        .I2(z2_p[31]),
        .O(\y3_p[26]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[26]_i_5__1 
       (.I0(y2_p[23]),
        .I1(\x2_p_reg_n_0_[25] ),
        .I2(z2_p[31]),
        .O(\y3_p[26]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \y3_p[2]_i_2 
       (.I0(z2_p[31]),
        .O(\y3_p[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[2]_i_3__1 
       (.I0(y2_p[2]),
        .I1(\x2_p_reg_n_0_[4] ),
        .I2(z2_p[31]),
        .O(\y3_p[2]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[2]_i_4__1 
       (.I0(y2_p[1]),
        .I1(\x2_p_reg_n_0_[3] ),
        .I2(z2_p[31]),
        .O(\y3_p[2]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[2]_i_5__1 
       (.I0(y2_p[0]),
        .I1(\x2_p_reg_n_0_[2] ),
        .I2(z2_p[31]),
        .O(\y3_p[2]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[30]_i_2__1 
       (.I0(y2_p[30]),
        .I1(B0),
        .I2(z2_p[31]),
        .O(\y3_p[30]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[30]_i_3__1 
       (.I0(y2_p[29]),
        .I1(B0),
        .I2(z2_p[31]),
        .O(\y3_p[30]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[30]_i_4__1 
       (.I0(y2_p[28]),
        .I1(\x2_p_reg_n_0_[30] ),
        .I2(z2_p[31]),
        .O(\y3_p[30]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[30]_i_5__1 
       (.I0(y2_p[27]),
        .I1(\x2_p_reg_n_0_[29] ),
        .I2(z2_p[31]),
        .O(\y3_p[30]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[31]_i_2__1 
       (.I0(y2_p[31]),
        .I1(B0),
        .I2(z2_p[31]),
        .O(\y3_p[31]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[6]_i_2__1 
       (.I0(y2_p[6]),
        .I1(\x2_p_reg_n_0_[8] ),
        .I2(z2_p[31]),
        .O(\y3_p[6]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[6]_i_3__1 
       (.I0(y2_p[5]),
        .I1(\x2_p_reg_n_0_[7] ),
        .I2(z2_p[31]),
        .O(\y3_p[6]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[6]_i_4__1 
       (.I0(y2_p[4]),
        .I1(\x2_p_reg_n_0_[6] ),
        .I2(z2_p[31]),
        .O(\y3_p[6]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[6]_i_5__1 
       (.I0(y2_p[3]),
        .I1(\x2_p_reg_n_0_[5] ),
        .I2(z2_p[31]),
        .O(\y3_p[6]_i_5__1_n_0 ));
  FDCE \y3_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[0]),
        .Q(y3_p[0]));
  FDCE \y3_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[10]),
        .Q(y3_p[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[10]_i_1__1 
       (.CI(\y3_p_reg[6]_i_1__1_n_0 ),
        .CO({\y3_p_reg[10]_i_1__1_n_0 ,\y3_p_reg[10]_i_1__1_n_1 ,\y3_p_reg[10]_i_1__1_n_2 ,\y3_p_reg[10]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(y2_p[10:7]),
        .O(y3[10:7]),
        .S({\y3_p[10]_i_2__1_n_0 ,\y3_p[10]_i_3__1_n_0 ,\y3_p[10]_i_4__1_n_0 ,\y3_p[10]_i_5__1_n_0 }));
  FDCE \y3_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[11]),
        .Q(y3_p[11]));
  FDCE \y3_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[12]),
        .Q(y3_p[12]));
  FDCE \y3_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[13]),
        .Q(y3_p[13]));
  FDCE \y3_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[14]),
        .Q(y3_p[14]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[14]_i_1__1 
       (.CI(\y3_p_reg[10]_i_1__1_n_0 ),
        .CO({\y3_p_reg[14]_i_1__1_n_0 ,\y3_p_reg[14]_i_1__1_n_1 ,\y3_p_reg[14]_i_1__1_n_2 ,\y3_p_reg[14]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(y2_p[14:11]),
        .O(y3[14:11]),
        .S({\y3_p[14]_i_2__1_n_0 ,\y3_p[14]_i_3__1_n_0 ,\y3_p[14]_i_4__1_n_0 ,\y3_p[14]_i_5__1_n_0 }));
  FDCE \y3_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[15]),
        .Q(y3_p[15]));
  FDCE \y3_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[16]),
        .Q(y3_p[16]));
  FDCE \y3_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[17]),
        .Q(y3_p[17]));
  FDCE \y3_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[18]),
        .Q(y3_p[18]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[18]_i_1__1 
       (.CI(\y3_p_reg[14]_i_1__1_n_0 ),
        .CO({\y3_p_reg[18]_i_1__1_n_0 ,\y3_p_reg[18]_i_1__1_n_1 ,\y3_p_reg[18]_i_1__1_n_2 ,\y3_p_reg[18]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(y2_p[18:15]),
        .O(y3[18:15]),
        .S({\y3_p[18]_i_2__1_n_0 ,\y3_p[18]_i_3__1_n_0 ,\y3_p[18]_i_4__1_n_0 ,\y3_p[18]_i_5__1_n_0 }));
  FDCE \y3_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[19]),
        .Q(y3_p[19]));
  FDCE \y3_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[1]),
        .Q(y3_p[1]));
  FDCE \y3_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[20]),
        .Q(y3_p[20]));
  FDCE \y3_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[21]),
        .Q(y3_p[21]));
  FDCE \y3_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[22]),
        .Q(y3_p[22]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[22]_i_1__1 
       (.CI(\y3_p_reg[18]_i_1__1_n_0 ),
        .CO({\y3_p_reg[22]_i_1__1_n_0 ,\y3_p_reg[22]_i_1__1_n_1 ,\y3_p_reg[22]_i_1__1_n_2 ,\y3_p_reg[22]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(y2_p[22:19]),
        .O(y3[22:19]),
        .S({\y3_p[22]_i_2__1_n_0 ,\y3_p[22]_i_3__1_n_0 ,\y3_p[22]_i_4__1_n_0 ,\y3_p[22]_i_5__1_n_0 }));
  FDCE \y3_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[23]),
        .Q(y3_p[23]));
  FDCE \y3_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[24]),
        .Q(y3_p[24]));
  FDCE \y3_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[25]),
        .Q(y3_p[25]));
  FDCE \y3_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[26]),
        .Q(y3_p[26]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[26]_i_1__1 
       (.CI(\y3_p_reg[22]_i_1__1_n_0 ),
        .CO({\y3_p_reg[26]_i_1__1_n_0 ,\y3_p_reg[26]_i_1__1_n_1 ,\y3_p_reg[26]_i_1__1_n_2 ,\y3_p_reg[26]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(y2_p[26:23]),
        .O(y3[26:23]),
        .S({\y3_p[26]_i_2__1_n_0 ,\y3_p[26]_i_3__1_n_0 ,\y3_p[26]_i_4__1_n_0 ,\y3_p[26]_i_5__1_n_0 }));
  FDCE \y3_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[27]),
        .Q(y3_p[27]));
  FDCE \y3_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[28]),
        .Q(y3_p[28]));
  FDCE \y3_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[29]),
        .Q(y3_p[29]));
  FDCE \y3_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[2]),
        .Q(y3_p[2]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[2]_i_1__1 
       (.CI(1'b0),
        .CO({\y3_p_reg[2]_i_1__1_n_0 ,\y3_p_reg[2]_i_1__1_n_1 ,\y3_p_reg[2]_i_1__1_n_2 ,\y3_p_reg[2]_i_1__1_n_3 }),
        .CYINIT(\y3_p[2]_i_2_n_0 ),
        .DI({y2_p[2:0],1'b0}),
        .O({y3[2:0],\NLW_y3_p_reg[2]_i_1__1_O_UNCONNECTED [0]}),
        .S({\y3_p[2]_i_3__1_n_0 ,\y3_p[2]_i_4__1_n_0 ,\y3_p[2]_i_5__1_n_0 ,1'b1}));
  FDCE \y3_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[30]),
        .Q(y3_p[30]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[30]_i_1__1 
       (.CI(\y3_p_reg[26]_i_1__1_n_0 ),
        .CO({\y3_p_reg[30]_i_1__1_n_0 ,\y3_p_reg[30]_i_1__1_n_1 ,\y3_p_reg[30]_i_1__1_n_2 ,\y3_p_reg[30]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(y2_p[30:27]),
        .O(y3[30:27]),
        .S({\y3_p[30]_i_2__1_n_0 ,\y3_p[30]_i_3__1_n_0 ,\y3_p[30]_i_4__1_n_0 ,\y3_p[30]_i_5__1_n_0 }));
  FDCE \y3_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[31]),
        .Q(y3_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[31]_i_1__1 
       (.CI(\y3_p_reg[30]_i_1__1_n_0 ),
        .CO(\NLW_y3_p_reg[31]_i_1__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y3_p_reg[31]_i_1__1_O_UNCONNECTED [3:1],y3[31]}),
        .S({1'b0,1'b0,1'b0,\y3_p[31]_i_2__1_n_0 }));
  FDCE \y3_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[3]),
        .Q(y3_p[3]));
  FDCE \y3_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[4]),
        .Q(y3_p[4]));
  FDCE \y3_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[5]),
        .Q(y3_p[5]));
  FDCE \y3_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[6]),
        .Q(y3_p[6]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[6]_i_1__1 
       (.CI(\y3_p_reg[2]_i_1__1_n_0 ),
        .CO({\y3_p_reg[6]_i_1__1_n_0 ,\y3_p_reg[6]_i_1__1_n_1 ,\y3_p_reg[6]_i_1__1_n_2 ,\y3_p_reg[6]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(y2_p[6:3]),
        .O(y3[6:3]),
        .S({\y3_p[6]_i_2__1_n_0 ,\y3_p[6]_i_3__1_n_0 ,\y3_p[6]_i_4__1_n_0 ,\y3_p[6]_i_5__1_n_0 }));
  FDCE \y3_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[7]),
        .Q(y3_p[7]));
  FDCE \y3_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[8]),
        .Q(y3_p[8]));
  FDCE \y3_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[9]),
        .Q(y3_p[9]));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[10]_i_2__1 
       (.I0(y3_p[10]),
        .I1(x3_p[13]),
        .I2(z3_p[31]),
        .O(\y4_p[10]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[10]_i_3__1 
       (.I0(y3_p[9]),
        .I1(x3_p[12]),
        .I2(z3_p[31]),
        .O(\y4_p[10]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[10]_i_4__1 
       (.I0(y3_p[8]),
        .I1(x3_p[11]),
        .I2(z3_p[31]),
        .O(\y4_p[10]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[10]_i_5__1 
       (.I0(y3_p[7]),
        .I1(x3_p[10]),
        .I2(z3_p[31]),
        .O(\y4_p[10]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[14]_i_2__1 
       (.I0(y3_p[14]),
        .I1(x3_p[17]),
        .I2(z3_p[31]),
        .O(\y4_p[14]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[14]_i_3__1 
       (.I0(y3_p[13]),
        .I1(x3_p[16]),
        .I2(z3_p[31]),
        .O(\y4_p[14]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[14]_i_4__1 
       (.I0(y3_p[12]),
        .I1(x3_p[15]),
        .I2(z3_p[31]),
        .O(\y4_p[14]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[14]_i_5__1 
       (.I0(y3_p[11]),
        .I1(x3_p[14]),
        .I2(z3_p[31]),
        .O(\y4_p[14]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[18]_i_2__1 
       (.I0(y3_p[18]),
        .I1(x3_p[21]),
        .I2(z3_p[31]),
        .O(\y4_p[18]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[18]_i_3__1 
       (.I0(y3_p[17]),
        .I1(x3_p[20]),
        .I2(z3_p[31]),
        .O(\y4_p[18]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[18]_i_4__1 
       (.I0(y3_p[16]),
        .I1(x3_p[19]),
        .I2(z3_p[31]),
        .O(\y4_p[18]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[18]_i_5__1 
       (.I0(y3_p[15]),
        .I1(x3_p[18]),
        .I2(z3_p[31]),
        .O(\y4_p[18]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[22]_i_2__1 
       (.I0(y3_p[22]),
        .I1(x3_p[25]),
        .I2(z3_p[31]),
        .O(\y4_p[22]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[22]_i_3__1 
       (.I0(y3_p[21]),
        .I1(x3_p[24]),
        .I2(z3_p[31]),
        .O(\y4_p[22]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[22]_i_4__1 
       (.I0(y3_p[20]),
        .I1(x3_p[23]),
        .I2(z3_p[31]),
        .O(\y4_p[22]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[22]_i_5__1 
       (.I0(y3_p[19]),
        .I1(x3_p[22]),
        .I2(z3_p[31]),
        .O(\y4_p[22]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[26]_i_2__1 
       (.I0(y3_p[26]),
        .I1(x3_p[29]),
        .I2(z3_p[31]),
        .O(\y4_p[26]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[26]_i_3__1 
       (.I0(y3_p[25]),
        .I1(x3_p[28]),
        .I2(z3_p[31]),
        .O(\y4_p[26]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[26]_i_4__1 
       (.I0(y3_p[24]),
        .I1(x3_p[27]),
        .I2(z3_p[31]),
        .O(\y4_p[26]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[26]_i_5__1 
       (.I0(y3_p[23]),
        .I1(x3_p[26]),
        .I2(z3_p[31]),
        .O(\y4_p[26]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \y4_p[2]_i_2__1 
       (.I0(z3_p[31]),
        .O(\y4_p[2]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[2]_i_3__1 
       (.I0(y3_p[2]),
        .I1(x3_p[5]),
        .I2(z3_p[31]),
        .O(\y4_p[2]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[2]_i_4__1 
       (.I0(y3_p[1]),
        .I1(x3_p[4]),
        .I2(z3_p[31]),
        .O(\y4_p[2]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[2]_i_5__1 
       (.I0(y3_p[0]),
        .I1(x3_p[3]),
        .I2(z3_p[31]),
        .O(\y4_p[2]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[30]_i_2__1 
       (.I0(y3_p[30]),
        .I1(x3_p[31]),
        .I2(z3_p[31]),
        .O(\y4_p[30]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[30]_i_3__1 
       (.I0(y3_p[29]),
        .I1(x3_p[31]),
        .I2(z3_p[31]),
        .O(\y4_p[30]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[30]_i_4__1 
       (.I0(y3_p[28]),
        .I1(x3_p[31]),
        .I2(z3_p[31]),
        .O(\y4_p[30]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[30]_i_5__1 
       (.I0(y3_p[27]),
        .I1(x3_p[30]),
        .I2(z3_p[31]),
        .O(\y4_p[30]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[31]_i_2__1 
       (.I0(y3_p[31]),
        .I1(x3_p[31]),
        .I2(z3_p[31]),
        .O(\y4_p[31]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[6]_i_2__1 
       (.I0(y3_p[6]),
        .I1(x3_p[9]),
        .I2(z3_p[31]),
        .O(\y4_p[6]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[6]_i_3__1 
       (.I0(y3_p[5]),
        .I1(x3_p[8]),
        .I2(z3_p[31]),
        .O(\y4_p[6]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[6]_i_4__1 
       (.I0(y3_p[4]),
        .I1(x3_p[7]),
        .I2(z3_p[31]),
        .O(\y4_p[6]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[6]_i_5__1 
       (.I0(y3_p[3]),
        .I1(x3_p[6]),
        .I2(z3_p[31]),
        .O(\y4_p[6]_i_5__1_n_0 ));
  FDCE \y4_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[0]),
        .Q(y4_p[0]));
  FDCE \y4_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[10]),
        .Q(y4_p[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[10]_i_1__1 
       (.CI(\y4_p_reg[6]_i_1__1_n_0 ),
        .CO({\y4_p_reg[10]_i_1__1_n_0 ,\y4_p_reg[10]_i_1__1_n_1 ,\y4_p_reg[10]_i_1__1_n_2 ,\y4_p_reg[10]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(y3_p[10:7]),
        .O(y4[10:7]),
        .S({\y4_p[10]_i_2__1_n_0 ,\y4_p[10]_i_3__1_n_0 ,\y4_p[10]_i_4__1_n_0 ,\y4_p[10]_i_5__1_n_0 }));
  FDCE \y4_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[11]),
        .Q(y4_p[11]));
  FDCE \y4_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[12]),
        .Q(y4_p[12]));
  FDCE \y4_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[13]),
        .Q(y4_p[13]));
  FDCE \y4_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[14]),
        .Q(y4_p[14]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[14]_i_1__1 
       (.CI(\y4_p_reg[10]_i_1__1_n_0 ),
        .CO({\y4_p_reg[14]_i_1__1_n_0 ,\y4_p_reg[14]_i_1__1_n_1 ,\y4_p_reg[14]_i_1__1_n_2 ,\y4_p_reg[14]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(y3_p[14:11]),
        .O(y4[14:11]),
        .S({\y4_p[14]_i_2__1_n_0 ,\y4_p[14]_i_3__1_n_0 ,\y4_p[14]_i_4__1_n_0 ,\y4_p[14]_i_5__1_n_0 }));
  FDCE \y4_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[15]),
        .Q(y4_p[15]));
  FDCE \y4_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[16]),
        .Q(y4_p[16]));
  FDCE \y4_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[17]),
        .Q(y4_p[17]));
  FDCE \y4_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[18]),
        .Q(y4_p[18]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[18]_i_1__1 
       (.CI(\y4_p_reg[14]_i_1__1_n_0 ),
        .CO({\y4_p_reg[18]_i_1__1_n_0 ,\y4_p_reg[18]_i_1__1_n_1 ,\y4_p_reg[18]_i_1__1_n_2 ,\y4_p_reg[18]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(y3_p[18:15]),
        .O(y4[18:15]),
        .S({\y4_p[18]_i_2__1_n_0 ,\y4_p[18]_i_3__1_n_0 ,\y4_p[18]_i_4__1_n_0 ,\y4_p[18]_i_5__1_n_0 }));
  FDCE \y4_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[19]),
        .Q(y4_p[19]));
  FDCE \y4_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[1]),
        .Q(y4_p[1]));
  FDCE \y4_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[20]),
        .Q(y4_p[20]));
  FDCE \y4_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[21]),
        .Q(y4_p[21]));
  FDCE \y4_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[22]),
        .Q(y4_p[22]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[22]_i_1__1 
       (.CI(\y4_p_reg[18]_i_1__1_n_0 ),
        .CO({\y4_p_reg[22]_i_1__1_n_0 ,\y4_p_reg[22]_i_1__1_n_1 ,\y4_p_reg[22]_i_1__1_n_2 ,\y4_p_reg[22]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(y3_p[22:19]),
        .O(y4[22:19]),
        .S({\y4_p[22]_i_2__1_n_0 ,\y4_p[22]_i_3__1_n_0 ,\y4_p[22]_i_4__1_n_0 ,\y4_p[22]_i_5__1_n_0 }));
  FDCE \y4_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[23]),
        .Q(y4_p[23]));
  FDCE \y4_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[24]),
        .Q(y4_p[24]));
  FDCE \y4_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[25]),
        .Q(y4_p[25]));
  FDCE \y4_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[26]),
        .Q(y4_p[26]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[26]_i_1__1 
       (.CI(\y4_p_reg[22]_i_1__1_n_0 ),
        .CO({\y4_p_reg[26]_i_1__1_n_0 ,\y4_p_reg[26]_i_1__1_n_1 ,\y4_p_reg[26]_i_1__1_n_2 ,\y4_p_reg[26]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(y3_p[26:23]),
        .O(y4[26:23]),
        .S({\y4_p[26]_i_2__1_n_0 ,\y4_p[26]_i_3__1_n_0 ,\y4_p[26]_i_4__1_n_0 ,\y4_p[26]_i_5__1_n_0 }));
  FDCE \y4_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[27]),
        .Q(y4_p[27]));
  FDCE \y4_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[28]),
        .Q(y4_p[28]));
  FDCE \y4_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[29]),
        .Q(y4_p[29]));
  FDCE \y4_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[2]),
        .Q(y4_p[2]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[2]_i_1__1 
       (.CI(1'b0),
        .CO({\y4_p_reg[2]_i_1__1_n_0 ,\y4_p_reg[2]_i_1__1_n_1 ,\y4_p_reg[2]_i_1__1_n_2 ,\y4_p_reg[2]_i_1__1_n_3 }),
        .CYINIT(\y4_p[2]_i_2__1_n_0 ),
        .DI({y3_p[2:0],1'b0}),
        .O({y4[2:0],\NLW_y4_p_reg[2]_i_1__1_O_UNCONNECTED [0]}),
        .S({\y4_p[2]_i_3__1_n_0 ,\y4_p[2]_i_4__1_n_0 ,\y4_p[2]_i_5__1_n_0 ,1'b1}));
  FDCE \y4_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[30]),
        .Q(y4_p[30]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[30]_i_1__1 
       (.CI(\y4_p_reg[26]_i_1__1_n_0 ),
        .CO({\y4_p_reg[30]_i_1__1_n_0 ,\y4_p_reg[30]_i_1__1_n_1 ,\y4_p_reg[30]_i_1__1_n_2 ,\y4_p_reg[30]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(y3_p[30:27]),
        .O(y4[30:27]),
        .S({\y4_p[30]_i_2__1_n_0 ,\y4_p[30]_i_3__1_n_0 ,\y4_p[30]_i_4__1_n_0 ,\y4_p[30]_i_5__1_n_0 }));
  FDCE \y4_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[31]),
        .Q(y4_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[31]_i_1__1 
       (.CI(\y4_p_reg[30]_i_1__1_n_0 ),
        .CO(\NLW_y4_p_reg[31]_i_1__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y4_p_reg[31]_i_1__1_O_UNCONNECTED [3:1],y4[31]}),
        .S({1'b0,1'b0,1'b0,\y4_p[31]_i_2__1_n_0 }));
  FDCE \y4_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[3]),
        .Q(y4_p[3]));
  FDCE \y4_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[4]),
        .Q(y4_p[4]));
  FDCE \y4_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[5]),
        .Q(y4_p[5]));
  FDCE \y4_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[6]),
        .Q(y4_p[6]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[6]_i_1__1 
       (.CI(\y4_p_reg[2]_i_1__1_n_0 ),
        .CO({\y4_p_reg[6]_i_1__1_n_0 ,\y4_p_reg[6]_i_1__1_n_1 ,\y4_p_reg[6]_i_1__1_n_2 ,\y4_p_reg[6]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(y3_p[6:3]),
        .O(y4[6:3]),
        .S({\y4_p[6]_i_2__1_n_0 ,\y4_p[6]_i_3__1_n_0 ,\y4_p[6]_i_4__1_n_0 ,\y4_p[6]_i_5__1_n_0 }));
  FDCE \y4_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[7]),
        .Q(y4_p[7]));
  FDCE \y4_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[8]),
        .Q(y4_p[8]));
  FDCE \y4_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[9]),
        .Q(y4_p[9]));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[10]_i_2__1 
       (.I0(y4_p[10]),
        .I1(x4_p[14]),
        .I2(z4_p),
        .O(\y5_p[10]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[10]_i_3__1 
       (.I0(y4_p[9]),
        .I1(x4_p[13]),
        .I2(z4_p),
        .O(\y5_p[10]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[10]_i_4__1 
       (.I0(y4_p[8]),
        .I1(x4_p[12]),
        .I2(z4_p),
        .O(\y5_p[10]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[10]_i_5__1 
       (.I0(y4_p[7]),
        .I1(x4_p[11]),
        .I2(z4_p),
        .O(\y5_p[10]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[14]_i_2__1 
       (.I0(y4_p[14]),
        .I1(x4_p[18]),
        .I2(z4_p),
        .O(\y5_p[14]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[14]_i_3__1 
       (.I0(y4_p[13]),
        .I1(x4_p[17]),
        .I2(z4_p),
        .O(\y5_p[14]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[14]_i_4__1 
       (.I0(y4_p[12]),
        .I1(x4_p[16]),
        .I2(z4_p),
        .O(\y5_p[14]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[14]_i_5__1 
       (.I0(y4_p[11]),
        .I1(x4_p[15]),
        .I2(z4_p),
        .O(\y5_p[14]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[18]_i_2__1 
       (.I0(y4_p[18]),
        .I1(x4_p[22]),
        .I2(z4_p),
        .O(\y5_p[18]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[18]_i_3__1 
       (.I0(y4_p[17]),
        .I1(x4_p[21]),
        .I2(z4_p),
        .O(\y5_p[18]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[18]_i_4__1 
       (.I0(y4_p[16]),
        .I1(x4_p[20]),
        .I2(z4_p),
        .O(\y5_p[18]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[18]_i_5__1 
       (.I0(y4_p[15]),
        .I1(x4_p[19]),
        .I2(z4_p),
        .O(\y5_p[18]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[22]_i_2__1 
       (.I0(y4_p[22]),
        .I1(x4_p[26]),
        .I2(z4_p),
        .O(\y5_p[22]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[22]_i_3__1 
       (.I0(y4_p[21]),
        .I1(x4_p[25]),
        .I2(z4_p),
        .O(\y5_p[22]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[22]_i_4__1 
       (.I0(y4_p[20]),
        .I1(x4_p[24]),
        .I2(z4_p),
        .O(\y5_p[22]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[22]_i_5__1 
       (.I0(y4_p[19]),
        .I1(x4_p[23]),
        .I2(z4_p),
        .O(\y5_p[22]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[26]_i_2__1 
       (.I0(y4_p[26]),
        .I1(x4_p[30]),
        .I2(z4_p),
        .O(\y5_p[26]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[26]_i_3__1 
       (.I0(y4_p[25]),
        .I1(x4_p[29]),
        .I2(z4_p),
        .O(\y5_p[26]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[26]_i_4__1 
       (.I0(y4_p[24]),
        .I1(x4_p[28]),
        .I2(z4_p),
        .O(\y5_p[26]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[26]_i_5__1 
       (.I0(y4_p[23]),
        .I1(x4_p[27]),
        .I2(z4_p),
        .O(\y5_p[26]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \y5_p[2]_i_2__1 
       (.I0(z4_p),
        .O(\y5_p[2]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[2]_i_3__1 
       (.I0(y4_p[2]),
        .I1(x4_p[6]),
        .I2(z4_p),
        .O(\y5_p[2]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[2]_i_4__1 
       (.I0(y4_p[1]),
        .I1(x4_p[5]),
        .I2(z4_p),
        .O(\y5_p[2]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[2]_i_5__1 
       (.I0(y4_p[0]),
        .I1(x4_p[4]),
        .I2(z4_p),
        .O(\y5_p[2]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[30]_i_2__1 
       (.I0(y4_p[30]),
        .I1(x4_p[31]),
        .I2(z4_p),
        .O(\y5_p[30]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[30]_i_3__1 
       (.I0(y4_p[29]),
        .I1(x4_p[31]),
        .I2(z4_p),
        .O(\y5_p[30]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[30]_i_4__1 
       (.I0(y4_p[28]),
        .I1(x4_p[31]),
        .I2(z4_p),
        .O(\y5_p[30]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[30]_i_5__1 
       (.I0(y4_p[27]),
        .I1(x4_p[31]),
        .I2(z4_p),
        .O(\y5_p[30]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[31]_i_2__1 
       (.I0(y4_p[31]),
        .I1(x4_p[31]),
        .I2(z4_p),
        .O(\y5_p[31]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[6]_i_2__1 
       (.I0(y4_p[6]),
        .I1(x4_p[10]),
        .I2(z4_p),
        .O(\y5_p[6]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[6]_i_3__1 
       (.I0(y4_p[5]),
        .I1(x4_p[9]),
        .I2(z4_p),
        .O(\y5_p[6]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[6]_i_4__1 
       (.I0(y4_p[4]),
        .I1(x4_p[8]),
        .I2(z4_p),
        .O(\y5_p[6]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[6]_i_5__1 
       (.I0(y4_p[3]),
        .I1(x4_p[7]),
        .I2(z4_p),
        .O(\y5_p[6]_i_5__1_n_0 ));
  FDCE \y5_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[0]),
        .Q(\delayMatch3_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1 ));
  FDCE \y5_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[10]),
        .Q(y5_p[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[10]_i_1__1 
       (.CI(\y5_p_reg[6]_i_1__1_n_0 ),
        .CO({\y5_p_reg[10]_i_1__1_n_0 ,\y5_p_reg[10]_i_1__1_n_1 ,\y5_p_reg[10]_i_1__1_n_2 ,\y5_p_reg[10]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(y4_p[10:7]),
        .O(y5[10:7]),
        .S({\y5_p[10]_i_2__1_n_0 ,\y5_p[10]_i_3__1_n_0 ,\y5_p[10]_i_4__1_n_0 ,\y5_p[10]_i_5__1_n_0 }));
  FDCE \y5_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[11]),
        .Q(y5_p[11]));
  FDCE \y5_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[12]),
        .Q(y5_p[12]));
  FDCE \y5_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[13]),
        .Q(y5_p[13]));
  FDCE \y5_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[14]),
        .Q(y5_p[14]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[14]_i_1__1 
       (.CI(\y5_p_reg[10]_i_1__1_n_0 ),
        .CO({\y5_p_reg[14]_i_1__1_n_0 ,\y5_p_reg[14]_i_1__1_n_1 ,\y5_p_reg[14]_i_1__1_n_2 ,\y5_p_reg[14]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(y4_p[14:11]),
        .O(y5[14:11]),
        .S({\y5_p[14]_i_2__1_n_0 ,\y5_p[14]_i_3__1_n_0 ,\y5_p[14]_i_4__1_n_0 ,\y5_p[14]_i_5__1_n_0 }));
  FDCE \y5_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[15]),
        .Q(y5_p[15]));
  FDCE \y5_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[16]),
        .Q(y5_p[16]));
  FDCE \y5_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[17]),
        .Q(y5_p[17]));
  FDCE \y5_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[18]),
        .Q(y5_p[18]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[18]_i_1__1 
       (.CI(\y5_p_reg[14]_i_1__1_n_0 ),
        .CO({\y5_p_reg[18]_i_1__1_n_0 ,\y5_p_reg[18]_i_1__1_n_1 ,\y5_p_reg[18]_i_1__1_n_2 ,\y5_p_reg[18]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(y4_p[18:15]),
        .O(y5[18:15]),
        .S({\y5_p[18]_i_2__1_n_0 ,\y5_p[18]_i_3__1_n_0 ,\y5_p[18]_i_4__1_n_0 ,\y5_p[18]_i_5__1_n_0 }));
  FDCE \y5_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[19]),
        .Q(y5_p[19]));
  FDCE \y5_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[1]),
        .Q(y5_p[1]));
  FDCE \y5_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[20]),
        .Q(y5_p[20]));
  FDCE \y5_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[21]),
        .Q(y5_p[21]));
  FDCE \y5_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[22]),
        .Q(y5_p[22]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[22]_i_1__1 
       (.CI(\y5_p_reg[18]_i_1__1_n_0 ),
        .CO({\y5_p_reg[22]_i_1__1_n_0 ,\y5_p_reg[22]_i_1__1_n_1 ,\y5_p_reg[22]_i_1__1_n_2 ,\y5_p_reg[22]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(y4_p[22:19]),
        .O(y5[22:19]),
        .S({\y5_p[22]_i_2__1_n_0 ,\y5_p[22]_i_3__1_n_0 ,\y5_p[22]_i_4__1_n_0 ,\y5_p[22]_i_5__1_n_0 }));
  FDCE \y5_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[23]),
        .Q(y5_p[23]));
  FDCE \y5_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[24]),
        .Q(y5_p[24]));
  FDCE \y5_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[25]),
        .Q(y5_p[25]));
  FDCE \y5_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[26]),
        .Q(y5_p[26]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[26]_i_1__1 
       (.CI(\y5_p_reg[22]_i_1__1_n_0 ),
        .CO({\y5_p_reg[26]_i_1__1_n_0 ,\y5_p_reg[26]_i_1__1_n_1 ,\y5_p_reg[26]_i_1__1_n_2 ,\y5_p_reg[26]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(y4_p[26:23]),
        .O(y5[26:23]),
        .S({\y5_p[26]_i_2__1_n_0 ,\y5_p[26]_i_3__1_n_0 ,\y5_p[26]_i_4__1_n_0 ,\y5_p[26]_i_5__1_n_0 }));
  FDCE \y5_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[27]),
        .Q(y5_p[27]));
  FDCE \y5_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[28]),
        .Q(y5_p[28]));
  FDCE \y5_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[29]),
        .Q(y5_p[29]));
  FDCE \y5_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[2]),
        .Q(y5_p[2]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[2]_i_1__1 
       (.CI(1'b0),
        .CO({\y5_p_reg[2]_i_1__1_n_0 ,\y5_p_reg[2]_i_1__1_n_1 ,\y5_p_reg[2]_i_1__1_n_2 ,\y5_p_reg[2]_i_1__1_n_3 }),
        .CYINIT(\y5_p[2]_i_2__1_n_0 ),
        .DI({y4_p[2:0],1'b0}),
        .O({y5[2:0],\NLW_y5_p_reg[2]_i_1__1_O_UNCONNECTED [0]}),
        .S({\y5_p[2]_i_3__1_n_0 ,\y5_p[2]_i_4__1_n_0 ,\y5_p[2]_i_5__1_n_0 ,1'b1}));
  FDCE \y5_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[30]),
        .Q(y5_p[30]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[30]_i_1__1 
       (.CI(\y5_p_reg[26]_i_1__1_n_0 ),
        .CO({\y5_p_reg[30]_i_1__1_n_0 ,\y5_p_reg[30]_i_1__1_n_1 ,\y5_p_reg[30]_i_1__1_n_2 ,\y5_p_reg[30]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(y4_p[30:27]),
        .O(y5[30:27]),
        .S({\y5_p[30]_i_2__1_n_0 ,\y5_p[30]_i_3__1_n_0 ,\y5_p[30]_i_4__1_n_0 ,\y5_p[30]_i_5__1_n_0 }));
  FDCE \y5_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[31]),
        .Q(y5_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[31]_i_1__1 
       (.CI(\y5_p_reg[30]_i_1__1_n_0 ),
        .CO(\NLW_y5_p_reg[31]_i_1__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y5_p_reg[31]_i_1__1_O_UNCONNECTED [3:1],y5[31]}),
        .S({1'b0,1'b0,1'b0,\y5_p[31]_i_2__1_n_0 }));
  FDCE \y5_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[3]),
        .Q(y5_p[3]));
  FDCE \y5_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[4]),
        .Q(y5_p[4]));
  FDCE \y5_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[5]),
        .Q(y5_p[5]));
  FDCE \y5_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[6]),
        .Q(y5_p[6]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[6]_i_1__1 
       (.CI(\y5_p_reg[2]_i_1__1_n_0 ),
        .CO({\y5_p_reg[6]_i_1__1_n_0 ,\y5_p_reg[6]_i_1__1_n_1 ,\y5_p_reg[6]_i_1__1_n_2 ,\y5_p_reg[6]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(y4_p[6:3]),
        .O(y5[6:3]),
        .S({\y5_p[6]_i_2__1_n_0 ,\y5_p[6]_i_3__1_n_0 ,\y5_p[6]_i_4__1_n_0 ,\y5_p[6]_i_5__1_n_0 }));
  FDCE \y5_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[7]),
        .Q(y5_p[7]));
  FDCE \y5_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[8]),
        .Q(y5_p[8]));
  FDCE \y5_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[9]),
        .Q(y5_p[9]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[10]_i_1__2 
       (.I0(\HDL_Counter2_out1_reg[29] [6]),
        .I1(\z0_p_reg[31]_i_3__1_n_0 ),
        .I2(quad_correction_before_th0[8]),
        .O(z0[10]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[11]_i_1__2 
       (.I0(\HDL_Counter2_out1_reg[29] [7]),
        .I1(\z0_p_reg[31]_i_3__1_n_0 ),
        .I2(quad_correction_before_th0[9]),
        .O(z0[11]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[12]_i_1__2 
       (.I0(\HDL_Counter2_out1_reg[29] [8]),
        .I1(\z0_p_reg[31]_i_3__1_n_0 ),
        .I2(quad_correction_before_th0[10]),
        .O(z0[12]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[13]_i_1__2 
       (.I0(\HDL_Counter2_out1_reg[29] [9]),
        .I1(\z0_p_reg[31]_i_3__1_n_0 ),
        .I2(quad_correction_before_th0[11]),
        .O(z0[13]));
  LUT3 #(
    .INIT(8'hB4)) 
    \z0_p[13]_i_3__0 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_n_0 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1 ),
        .I2(Q[11]),
        .O(\z0_p[13]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[13]_i_4__1 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1 ),
        .I1(Q[10]),
        .O(\z0_p[13]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \z0_p[13]_i_5__1 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_n_0 ),
        .I2(Q[9]),
        .O(\z0_p[13]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \z0_p[13]_i_6__1 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_n_0 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1 ),
        .I2(Q[8]),
        .O(\z0_p[13]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[14]_i_1__2 
       (.I0(\HDL_Counter2_out1_reg[29] [10]),
        .I1(\z0_p_reg[31]_i_3__1_n_0 ),
        .I2(quad_correction_before_th0[12]),
        .O(z0[14]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[15]_i_1__2 
       (.I0(\HDL_Counter2_out1_reg[29] [11]),
        .I1(\z0_p_reg[31]_i_3__1_n_0 ),
        .I2(quad_correction_before_th0[13]),
        .O(z0[15]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[16]_i_1__2 
       (.I0(\HDL_Counter2_out1_reg[29] [12]),
        .I1(\z0_p_reg[31]_i_3__1_n_0 ),
        .I2(quad_correction_before_th0[14]),
        .O(z0[16]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[17]_i_1__2 
       (.I0(\HDL_Counter2_out1_reg[29] [13]),
        .I1(\z0_p_reg[31]_i_3__1_n_0 ),
        .I2(quad_correction_before_th0[15]),
        .O(z0[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[17]_i_3__0 
       (.I0(Q[13]),
        .O(\z0_p[17]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[17]_i_4__1 
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(\z0_p[17]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[17]_i_5__1 
       (.I0(Q[13]),
        .I1(Q[14]),
        .O(\z0_p[17]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[17]_i_6__0 
       (.I0(Q[13]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1 ),
        .O(\z0_p[17]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \z0_p[17]_i_7__0 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_n_0 ),
        .I2(Q[12]),
        .O(\z0_p[17]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[18]_i_1__2 
       (.I0(\HDL_Counter2_out1_reg[29] [14]),
        .I1(\z0_p_reg[31]_i_3__1_n_0 ),
        .I2(quad_correction_before_th0[16]),
        .O(z0[18]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[19]_i_1__2 
       (.I0(\HDL_Counter2_out1_reg[29] [15]),
        .I1(\z0_p_reg[31]_i_3__1_n_0 ),
        .I2(quad_correction_before_th0[17]),
        .O(z0[19]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[20]_i_1__2 
       (.I0(\HDL_Counter2_out1_reg[29] [16]),
        .I1(\z0_p_reg[31]_i_3__1_n_0 ),
        .I2(quad_correction_before_th0[18]),
        .O(z0[20]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[21]_i_1__1 
       (.I0(\HDL_Counter2_out1_reg[29] [17]),
        .I1(\z0_p_reg[31]_i_3__1_n_0 ),
        .I2(quad_correction_before_th0[19]),
        .O(z0[21]));
  LUT3 #(
    .INIT(8'h95)) 
    \z0_p[21]_i_3__0 
       (.I0(Q[19]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1 ),
        .I2(Q[17]),
        .O(\z0_p[21]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h59)) 
    \z0_p[21]_i_4__0 
       (.I0(Q[18]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1 ),
        .I2(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_n_0 ),
        .O(\z0_p[21]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h69A566A5)) 
    \z0_p[21]_i_5__0 
       (.I0(Q[19]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1 ),
        .I4(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_n_0 ),
        .O(\z0_p[21]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h6A95)) 
    \z0_p[21]_i_6__0 
       (.I0(Q[18]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_n_0 ),
        .I2(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1 ),
        .I3(Q[17]),
        .O(\z0_p[21]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[21]_i_7__0 
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(\z0_p[21]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[21]_i_8__0 
       (.I0(Q[15]),
        .I1(Q[16]),
        .O(\z0_p[21]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[22]_i_1__1 
       (.I0(\HDL_Counter2_out1_reg[29] [18]),
        .I1(\z0_p_reg[31]_i_3__1_n_0 ),
        .I2(quad_correction_before_th0[20]),
        .O(z0[22]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[23]_i_1__1 
       (.I0(\HDL_Counter2_out1_reg[29] [19]),
        .I1(\z0_p_reg[31]_i_3__1_n_0 ),
        .I2(quad_correction_before_th0[21]),
        .O(z0[23]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[24]_i_1__1 
       (.I0(\HDL_Counter2_out1_reg[29] [20]),
        .I1(\z0_p_reg[31]_i_3__1_n_0 ),
        .I2(quad_correction_before_th0[22]),
        .O(z0[24]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[25]_i_1__1 
       (.I0(\HDL_Counter2_out1_reg[29] [21]),
        .I1(\z0_p_reg[31]_i_3__1_n_0 ),
        .I2(quad_correction_before_th0[23]),
        .O(z0[25]));
  LUT3 #(
    .INIT(8'hF8)) 
    \z0_p[25]_i_3__0 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_n_0 ),
        .I2(Q[22]),
        .O(\z0_p[25]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \z0_p[25]_i_4__0 
       (.I0(Q[17]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1 ),
        .I2(Q[19]),
        .O(\z0_p[25]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hC969)) 
    \z0_p[25]_i_5__0 
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1 ),
        .I3(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_n_0 ),
        .O(\z0_p[25]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h6A95)) 
    \z0_p[25]_i_6__0 
       (.I0(Q[22]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_n_0 ),
        .I2(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1 ),
        .I3(Q[21]),
        .O(\z0_p[25]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[25]_i_7__0 
       (.I0(Q[20]),
        .I1(Q[21]),
        .O(\z0_p[25]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hEA15)) 
    \z0_p[25]_i_8__0 
       (.I0(Q[19]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1 ),
        .I2(Q[17]),
        .I3(Q[20]),
        .O(\z0_p[25]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[26]_i_1__1 
       (.I0(\HDL_Counter2_out1_reg[29] [22]),
        .I1(\z0_p_reg[31]_i_3__1_n_0 ),
        .I2(quad_correction_before_th0[24]),
        .O(z0[26]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[27]_i_1__1 
       (.I0(\HDL_Counter2_out1_reg[29] [23]),
        .I1(\z0_p_reg[31]_i_3__1_n_0 ),
        .I2(quad_correction_before_th0[25]),
        .O(z0[27]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[28]_i_1__1 
       (.I0(\HDL_Counter2_out1_reg[29] [24]),
        .I1(\z0_p_reg[31]_i_3__1_n_0 ),
        .I2(quad_correction_before_th0[26]),
        .O(z0[28]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[29]_i_1__1 
       (.I0(\HDL_Counter2_out1_reg[29] [25]),
        .I1(\z0_p_reg[31]_i_3__1_n_0 ),
        .I2(quad_correction_before_th0[27]),
        .O(z0[29]));
  LUT3 #(
    .INIT(8'hF4)) 
    \z0_p[29]_i_3__0 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_n_0 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1 ),
        .I2(Q[26]),
        .O(\z0_p[29]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \z0_p[29]_i_4__0 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_n_0 ),
        .I2(Q[25]),
        .O(\z0_p[29]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \z0_p[29]_i_5__0 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_n_0 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1 ),
        .I2(Q[23]),
        .O(\z0_p[29]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hAE51)) 
    \z0_p[29]_i_6__0 
       (.I0(Q[26]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1 ),
        .I2(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_n_0 ),
        .I3(Q[27]),
        .O(\z0_p[29]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hC969)) 
    \z0_p[29]_i_7__0 
       (.I0(Q[25]),
        .I1(Q[26]),
        .I2(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1 ),
        .I3(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_n_0 ),
        .O(\z0_p[29]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h6A95)) 
    \z0_p[29]_i_8__0 
       (.I0(Q[25]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_n_0 ),
        .I2(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1 ),
        .I3(Q[24]),
        .O(\z0_p[29]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hAE51)) 
    \z0_p[29]_i_9__0 
       (.I0(Q[23]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1 ),
        .I2(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_n_0 ),
        .I3(Q[24]),
        .O(\z0_p[29]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \z0_p[2]_i_1__2 
       (.I0(Q[0]),
        .I1(\z0_p_reg[31]_i_3__1_n_0 ),
        .I2(quad_correction_before_th0[0]),
        .O(z0[2]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[30]_i_1__1 
       (.I0(\HDL_Counter2_out1_reg[29] [26]),
        .I1(\z0_p_reg[31]_i_3__1_n_0 ),
        .I2(quad_correction_before_th0[28]),
        .O(z0[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_10__1 
       (.I0(Q[27]),
        .I1(Q[26]),
        .O(\z0_p[31]_i_10__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_11__1 
       (.I0(Q[24]),
        .I1(Q[25]),
        .O(\z0_p[31]_i_11__1_n_0 ));
  LUT4 #(
    .INIT(16'h1EA5)) 
    \z0_p[31]_i_12__0 
       (.I0(Q[28]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_n_0 ),
        .I2(Q[29]),
        .I3(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1 ),
        .O(\z0_p[31]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'h6A95)) 
    \z0_p[31]_i_13__0 
       (.I0(Q[28]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_n_0 ),
        .I2(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1 ),
        .I3(Q[27]),
        .O(\z0_p[31]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \z0_p[31]_i_15__0 
       (.I0(Q[22]),
        .I1(Q[23]),
        .O(\z0_p[31]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[31]_i_16__0 
       (.I0(Q[20]),
        .I1(Q[21]),
        .O(\z0_p[31]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \z0_p[31]_i_17__0 
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(\z0_p[31]_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \z0_p[31]_i_18__0 
       (.I0(Q[22]),
        .I1(Q[23]),
        .O(\z0_p[31]_i_18__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_19__1 
       (.I0(Q[21]),
        .I1(Q[20]),
        .O(\z0_p[31]_i_19__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[31]_i_1__1 
       (.I0(\HDL_Counter2_out1_reg[29] [27]),
        .I1(\z0_p_reg[31]_i_3__1_n_0 ),
        .I2(quad_correction_before_th0[29]),
        .O(z0[31]));
  LUT2 #(
    .INIT(4'h1)) 
    \z0_p[31]_i_20__1 
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(\z0_p[31]_i_20__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_21__1 
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(\z0_p[31]_i_21__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[31]_i_23__0 
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(\z0_p[31]_i_23__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[31]_i_24__0 
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(\z0_p[31]_i_24__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[31]_i_25__0 
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(\z0_p[31]_i_25__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_26__0 
       (.I0(Q[11]),
        .I1(Q[10]),
        .O(\z0_p[31]_i_26__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[31]_i_27__1 
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(\z0_p[31]_i_27__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \z0_p[31]_i_28__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\z0_p[31]_i_28__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_29__1 
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\z0_p[31]_i_29__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_30__1 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\z0_p[31]_i_30__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_31__1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\z0_p[31]_i_31__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \z0_p[31]_i_32__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\z0_p[31]_i_32__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_6__1 
       (.I0(Q[30]),
        .I1(Q[31]),
        .O(\z0_p[31]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[31]_i_7__1 
       (.I0(Q[26]),
        .I1(Q[27]),
        .O(\z0_p[31]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \z0_p[31]_i_8__0 
       (.I0(Q[30]),
        .I1(Q[31]),
        .O(\z0_p[31]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_9__1 
       (.I0(Q[28]),
        .I1(Q[29]),
        .O(\z0_p[31]_i_9__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[3]_i_1__2 
       (.I0(quad_correction_before_th00_in),
        .I1(\z0_p_reg[31]_i_3__1_n_0 ),
        .I2(quad_correction_before_th0[1]),
        .O(z0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[3]_i_3__0 
       (.I0(Q[4]),
        .O(\z0_p[3]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[3]_i_4__0 
       (.I0(Q[2]),
        .O(\z0_p[3]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[3]_i_5__0 
       (.I0(Q[1]),
        .O(\z0_p[3]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[4]_i_1__2 
       (.I0(\HDL_Counter2_out1_reg[29] [0]),
        .I1(\z0_p_reg[31]_i_3__1_n_0 ),
        .I2(quad_correction_before_th0[2]),
        .O(z0[4]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[5]_i_1__2 
       (.I0(\HDL_Counter2_out1_reg[29] [1]),
        .I1(\z0_p_reg[31]_i_3__1_n_0 ),
        .I2(quad_correction_before_th0[3]),
        .O(z0[5]));
  LUT3 #(
    .INIT(8'h78)) 
    \z0_p[5]_i_3__0 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_n_0 ),
        .I2(Q[3]),
        .O(\z0_p[5]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[5]_i_4__0 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1 ),
        .I1(Q[0]),
        .O(\z0_p[5]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[6]_i_1__2 
       (.I0(\HDL_Counter2_out1_reg[29] [2]),
        .I1(\z0_p_reg[31]_i_3__1_n_0 ),
        .I2(quad_correction_before_th0[4]),
        .O(z0[6]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[7]_i_1__2 
       (.I0(\HDL_Counter2_out1_reg[29] [3]),
        .I1(\z0_p_reg[31]_i_3__1_n_0 ),
        .I2(quad_correction_before_th0[5]),
        .O(z0[7]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[8]_i_1__2 
       (.I0(\HDL_Counter2_out1_reg[29] [4]),
        .I1(\z0_p_reg[31]_i_3__1_n_0 ),
        .I2(quad_correction_before_th0[6]),
        .O(z0[8]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[9]_i_1__2 
       (.I0(\HDL_Counter2_out1_reg[29] [5]),
        .I1(\z0_p_reg[31]_i_3__1_n_0 ),
        .I2(quad_correction_before_th0[7]),
        .O(z0[9]));
  LUT3 #(
    .INIT(8'h78)) 
    \z0_p[9]_i_3__0 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_n_0 ),
        .I2(Q[7]),
        .O(\z0_p[9]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \z0_p[9]_i_4__0 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_n_0 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1 ),
        .I2(Q[6]),
        .O(\z0_p[9]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \z0_p[9]_i_5__0 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_n_0 ),
        .I2(Q[5]),
        .O(\z0_p[9]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \z0_p[9]_i_6__0 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_n_0 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1 ),
        .I2(Q[4]),
        .O(\z0_p[9]_i_6__0_n_0 ));
  FDCE \z0_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[10]),
        .Q(z0_p[10]));
  FDCE \z0_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[11]),
        .Q(z0_p[11]));
  FDCE \z0_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[12]),
        .Q(z0_p[12]));
  FDCE \z0_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[13]),
        .Q(z0_p[13]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[13]_i_2__1 
       (.CI(\z0_p_reg[9]_i_2__1_n_0 ),
        .CO({\z0_p_reg[13]_i_2__1_n_0 ,\z0_p_reg[13]_i_2__1_n_1 ,\z0_p_reg[13]_i_2__1_n_2 ,\z0_p_reg[13]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[11],\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1 ,Q[9:8]}),
        .O(quad_correction_before_th0[11:8]),
        .S({\z0_p[13]_i_3__0_n_0 ,\z0_p[13]_i_4__1_n_0 ,\z0_p[13]_i_5__1_n_0 ,\z0_p[13]_i_6__1_n_0 }));
  FDCE \z0_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[14]),
        .Q(z0_p[14]));
  FDCE \z0_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[15]),
        .Q(z0_p[15]));
  FDCE \z0_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[16]),
        .Q(z0_p[16]));
  FDCE \z0_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[17]),
        .Q(z0_p[17]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[17]_i_2__1 
       (.CI(\z0_p_reg[13]_i_2__1_n_0 ),
        .CO({\z0_p_reg[17]_i_2__1_n_0 ,\z0_p_reg[17]_i_2__1_n_1 ,\z0_p_reg[17]_i_2__1_n_2 ,\z0_p_reg[17]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[14:13],\z0_p[17]_i_3__0_n_0 ,Q[12]}),
        .O(quad_correction_before_th0[15:12]),
        .S({\z0_p[17]_i_4__1_n_0 ,\z0_p[17]_i_5__1_n_0 ,\z0_p[17]_i_6__0_n_0 ,\z0_p[17]_i_7__0_n_0 }));
  FDCE \z0_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[18]),
        .Q(z0_p[18]));
  FDCE \z0_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[19]),
        .Q(z0_p[19]));
  FDCE \z0_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[20]),
        .Q(z0_p[20]));
  FDCE \z0_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[21]),
        .Q(z0_p[21]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[21]_i_2__0 
       (.CI(\z0_p_reg[17]_i_2__1_n_0 ),
        .CO({\z0_p_reg[21]_i_2__0_n_0 ,\z0_p_reg[21]_i_2__0_n_1 ,\z0_p_reg[21]_i_2__0_n_2 ,\z0_p_reg[21]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\z0_p[21]_i_3__0_n_0 ,\z0_p[21]_i_4__0_n_0 ,Q[16:15]}),
        .O(quad_correction_before_th0[19:16]),
        .S({\z0_p[21]_i_5__0_n_0 ,\z0_p[21]_i_6__0_n_0 ,\z0_p[21]_i_7__0_n_0 ,\z0_p[21]_i_8__0_n_0 }));
  FDCE \z0_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[22]),
        .Q(z0_p[22]));
  FDCE \z0_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[23]),
        .Q(z0_p[23]));
  FDCE \z0_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[24]),
        .Q(z0_p[24]));
  FDCE \z0_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[25]),
        .Q(z0_p[25]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[25]_i_2__0 
       (.CI(\z0_p_reg[21]_i_2__0_n_0 ),
        .CO({\z0_p_reg[25]_i_2__0_n_0 ,\z0_p_reg[25]_i_2__0_n_1 ,\z0_p_reg[25]_i_2__0_n_2 ,\z0_p_reg[25]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\z0_p[25]_i_3__0_n_0 ,Q[21:20],\z0_p[25]_i_4__0_n_0 }),
        .O(quad_correction_before_th0[23:20]),
        .S({\z0_p[25]_i_5__0_n_0 ,\z0_p[25]_i_6__0_n_0 ,\z0_p[25]_i_7__0_n_0 ,\z0_p[25]_i_8__0_n_0 }));
  FDCE \z0_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[26]),
        .Q(z0_p[26]));
  FDCE \z0_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[27]),
        .Q(z0_p[27]));
  FDCE \z0_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[28]),
        .Q(z0_p[28]));
  FDCE \z0_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[29]),
        .Q(z0_p[29]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[29]_i_2__0 
       (.CI(\z0_p_reg[25]_i_2__0_n_0 ),
        .CO({\z0_p_reg[29]_i_2__0_n_0 ,\z0_p_reg[29]_i_2__0_n_1 ,\z0_p_reg[29]_i_2__0_n_2 ,\z0_p_reg[29]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\z0_p[29]_i_3__0_n_0 ,\z0_p[29]_i_4__0_n_0 ,Q[24],\z0_p[29]_i_5__0_n_0 }),
        .O(quad_correction_before_th0[27:24]),
        .S({\z0_p[29]_i_6__0_n_0 ,\z0_p[29]_i_7__0_n_0 ,\z0_p[29]_i_8__0_n_0 ,\z0_p[29]_i_9__0_n_0 }));
  FDCE \z0_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[2]),
        .Q(z0_p[2]));
  FDCE \z0_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[30]),
        .Q(z0_p[30]));
  FDCE \z0_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[31]),
        .Q(z0_p[31]));
  CARRY4 \z0_p_reg[31]_i_14__0 
       (.CI(\z0_p_reg[31]_i_22__0_n_0 ),
        .CO({\z0_p_reg[31]_i_14__0_n_0 ,\z0_p_reg[31]_i_14__0_n_1 ,\z0_p_reg[31]_i_14__0_n_2 ,\z0_p_reg[31]_i_14__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\z0_p[31]_i_23__0_n_0 ,1'b0}),
        .O(\NLW_z0_p_reg[31]_i_14__0_O_UNCONNECTED [3:0]),
        .S({\z0_p[31]_i_24__0_n_0 ,\z0_p[31]_i_25__0_n_0 ,\z0_p[31]_i_26__0_n_0 ,\z0_p[31]_i_27__1_n_0 }));
  CARRY4 \z0_p_reg[31]_i_22__0 
       (.CI(1'b0),
        .CO({\z0_p_reg[31]_i_22__0_n_0 ,\z0_p_reg[31]_i_22__0_n_1 ,\z0_p_reg[31]_i_22__0_n_2 ,\z0_p_reg[31]_i_22__0_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[7],Q[5],Q[3],\z0_p[31]_i_28__0_n_0 }),
        .O(\NLW_z0_p_reg[31]_i_22__0_O_UNCONNECTED [3:0]),
        .S({\z0_p[31]_i_29__1_n_0 ,\z0_p[31]_i_30__1_n_0 ,\z0_p[31]_i_31__1_n_0 ,\z0_p[31]_i_32__1_n_0 }));
  CARRY4 \z0_p_reg[31]_i_3__1 
       (.CI(\z0_p_reg[31]_i_5__0_n_0 ),
        .CO({\z0_p_reg[31]_i_3__1_n_0 ,\z0_p_reg[31]_i_3__1_n_1 ,\z0_p_reg[31]_i_3__1_n_2 ,\z0_p_reg[31]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\z0_p[31]_i_6__1_n_0 ,Q[29],\z0_p[31]_i_7__1_n_0 ,Q[25]}),
        .O(\NLW_z0_p_reg[31]_i_3__1_O_UNCONNECTED [3:0]),
        .S({\z0_p[31]_i_8__0_n_0 ,\z0_p[31]_i_9__1_n_0 ,\z0_p[31]_i_10__1_n_0 ,\z0_p[31]_i_11__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[31]_i_4__1 
       (.CI(\z0_p_reg[29]_i_2__0_n_0 ),
        .CO({\NLW_z0_p_reg[31]_i_4__1_CO_UNCONNECTED [3:1],\z0_p_reg[31]_i_4__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[27]}),
        .O({\NLW_z0_p_reg[31]_i_4__1_O_UNCONNECTED [3:2],quad_correction_before_th0[29:28]}),
        .S({1'b0,1'b0,\z0_p[31]_i_12__0_n_0 ,\z0_p[31]_i_13__0_n_0 }));
  CARRY4 \z0_p_reg[31]_i_5__0 
       (.CI(\z0_p_reg[31]_i_14__0_n_0 ),
        .CO({\z0_p_reg[31]_i_5__0_n_0 ,\z0_p_reg[31]_i_5__0_n_1 ,\z0_p_reg[31]_i_5__0_n_2 ,\z0_p_reg[31]_i_5__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\z0_p[31]_i_15__0_n_0 ,\z0_p[31]_i_16__0_n_0 ,\z0_p[31]_i_17__0_n_0 ,Q[17]}),
        .O(\NLW_z0_p_reg[31]_i_5__0_O_UNCONNECTED [3:0]),
        .S({\z0_p[31]_i_18__0_n_0 ,\z0_p[31]_i_19__1_n_0 ,\z0_p[31]_i_20__1_n_0 ,\z0_p[31]_i_21__1_n_0 }));
  FDCE \z0_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[3]),
        .Q(z0_p[3]));
  CARRY4 \z0_p_reg[3]_i_2__0 
       (.CI(1'b0),
        .CO({CO,\z0_p_reg[3]_i_2__0_n_1 ,\z0_p_reg[3]_i_2__0_n_2 ,\z0_p_reg[3]_i_2__0_n_3 }),
        .CYINIT(Q[0]),
        .DI({Q[4],1'b0,Q[2:1]}),
        .O({quad_correction_before_sub_temp,quad_correction_before_th00_in}),
        .S({\z0_p[3]_i_3__0_n_0 ,Q[3],\z0_p[3]_i_4__0_n_0 ,\z0_p[3]_i_5__0_n_0 }));
  FDCE \z0_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[4]),
        .Q(z0_p[4]));
  FDCE \z0_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[5]),
        .Q(z0_p[5]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[5]_i_2__2 
       (.CI(1'b0),
        .CO({\z0_p_reg[5]_i_2__2_n_0 ,\z0_p_reg[5]_i_2__2_n_1 ,\z0_p_reg[5]_i_2__2_n_2 ,\z0_p_reg[5]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[3],1'b0,1'b0,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1 }),
        .O(quad_correction_before_th0[3:0]),
        .S({\z0_p[5]_i_3__0_n_0 ,Q[2:1],\z0_p[5]_i_4__0_n_0 }));
  FDCE \z0_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[6]),
        .Q(z0_p[6]));
  FDCE \z0_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[7]),
        .Q(z0_p[7]));
  FDCE \z0_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[8]),
        .Q(z0_p[8]));
  FDCE \z0_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[9]),
        .Q(z0_p[9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[9]_i_2__1 
       (.CI(\z0_p_reg[5]_i_2__2_n_0 ),
        .CO({\z0_p_reg[9]_i_2__1_n_0 ,\z0_p_reg[9]_i_2__1_n_1 ,\z0_p_reg[9]_i_2__1_n_2 ,\z0_p_reg[9]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(quad_correction_before_th0[7:4]),
        .S({\z0_p[9]_i_3__0_n_0 ,\z0_p[9]_i_4__0_n_0 ,\z0_p[9]_i_5__0_n_0 ,\z0_p[9]_i_6__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \z1_p[12]_i_2__1 
       (.I0(z0_p[31]),
        .O(\z1_p[12]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z1_p[12]_i_3__1 
       (.I0(z0_p[31]),
        .O(\z1_p[12]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[12]_i_4__1 
       (.I0(z0_p[31]),
        .I1(z0_p[12]),
        .O(\z1_p[12]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[12]_i_5__1 
       (.I0(z0_p[11]),
        .I1(z0_p[10]),
        .O(\z1_p[12]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[12]_i_6__1 
       (.I0(z0_p[31]),
        .I1(z0_p[10]),
        .O(\z1_p[12]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[12]_i_7__1 
       (.I0(z0_p[9]),
        .I1(z0_p[8]),
        .O(\z1_p[12]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[16]_i_2__1 
       (.I0(z0_p[15]),
        .I1(z0_p[16]),
        .O(\z1_p[16]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[16]_i_3__1 
       (.I0(z0_p[14]),
        .I1(z0_p[15]),
        .O(\z1_p[16]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[16]_i_4__1 
       (.I0(z0_p[13]),
        .I1(z0_p[14]),
        .O(\z1_p[16]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[16]_i_5__1 
       (.I0(z0_p[12]),
        .I1(z0_p[13]),
        .O(\z1_p[16]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z1_p[20]_i_2__2 
       (.I0(z0_p[31]),
        .O(\z1_p[20]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[20]_i_3__1 
       (.I0(z0_p[19]),
        .I1(z0_p[20]),
        .O(\z1_p[20]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[20]_i_4__2 
       (.I0(z0_p[31]),
        .I1(z0_p[19]),
        .O(\z1_p[20]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[20]_i_5__1 
       (.I0(z0_p[18]),
        .I1(z0_p[17]),
        .O(\z1_p[20]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[20]_i_6__1 
       (.I0(z0_p[16]),
        .I1(z0_p[17]),
        .O(\z1_p[20]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z1_p[24]_i_2__1 
       (.I0(z0_p[31]),
        .O(\z1_p[24]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[24]_i_3__1 
       (.I0(z0_p[23]),
        .I1(z0_p[24]),
        .O(\z1_p[24]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[24]_i_4__1 
       (.I0(z0_p[31]),
        .I1(z0_p[23]),
        .O(\z1_p[24]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[24]_i_5__1 
       (.I0(z0_p[22]),
        .I1(z0_p[21]),
        .O(\z1_p[24]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[24]_i_6__1 
       (.I0(z0_p[20]),
        .I1(z0_p[21]),
        .O(\z1_p[24]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z1_p[28]_i_2__1 
       (.I0(z0_p[31]),
        .O(\z1_p[28]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[28]_i_3__1 
       (.I0(z0_p[28]),
        .I1(z0_p[27]),
        .O(\z1_p[28]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[28]_i_4__1 
       (.I0(z0_p[26]),
        .I1(z0_p[27]),
        .O(\z1_p[28]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[28]_i_5__1 
       (.I0(z0_p[31]),
        .I1(z0_p[26]),
        .O(\z1_p[28]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[28]_i_6__1 
       (.I0(z0_p[25]),
        .I1(z0_p[24]),
        .O(\z1_p[28]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z1_p[31]_i_2__1 
       (.I0(z0_p[31]),
        .O(\z1_p[31]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[31]_i_3__1 
       (.I0(z0_p[30]),
        .I1(z0_p[29]),
        .O(\z1_p[31]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[31]_i_4__1 
       (.I0(z0_p[31]),
        .I1(z0_p[29]),
        .O(\z1_p[31]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z1_p[4]_i_2__1 
       (.I0(z0_p[31]),
        .O(\z1_p[4]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[4]_i_3__1 
       (.I0(z0_p[31]),
        .I1(z0_p[4]),
        .O(\z1_p[4]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[4]_i_4__1 
       (.I0(z0_p[3]),
        .I1(z0_p[2]),
        .O(\z1_p[4]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z1_p[4]_i_5__1 
       (.I0(z0_p[2]),
        .O(\z1_p[4]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z1_p[8]_i_2__1 
       (.I0(z0_p[31]),
        .O(\z1_p[8]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z1_p[8]_i_3__1 
       (.I0(z0_p[31]),
        .O(\z1_p[8]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[8]_i_4__1 
       (.I0(z0_p[31]),
        .I1(z0_p[8]),
        .O(\z1_p[8]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[8]_i_5__1 
       (.I0(z0_p[7]),
        .I1(z0_p[6]),
        .O(\z1_p[8]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[8]_i_6__1 
       (.I0(z0_p[31]),
        .I1(z0_p[6]),
        .O(\z1_p[8]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[8]_i_7__1 
       (.I0(z0_p[5]),
        .I1(z0_p[4]),
        .O(\z1_p[8]_i_7__1_n_0 ));
  FDCE \z1_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[12]_i_1__1_n_6 ),
        .Q(z1_p[10]));
  FDCE \z1_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[12]_i_1__1_n_5 ),
        .Q(z1_p[11]));
  FDCE \z1_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[12]_i_1__1_n_4 ),
        .Q(z1_p[12]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[12]_i_1__1 
       (.CI(\z1_p_reg[8]_i_1__1_n_0 ),
        .CO({\z1_p_reg[12]_i_1__1_n_0 ,\z1_p_reg[12]_i_1__1_n_1 ,\z1_p_reg[12]_i_1__1_n_2 ,\z1_p_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\z1_p[12]_i_2__1_n_0 ,z0_p[10],\z1_p[12]_i_3__1_n_0 ,z0_p[8]}),
        .O({\z1_p_reg[12]_i_1__1_n_4 ,\z1_p_reg[12]_i_1__1_n_5 ,\z1_p_reg[12]_i_1__1_n_6 ,\z1_p_reg[12]_i_1__1_n_7 }),
        .S({\z1_p[12]_i_4__1_n_0 ,\z1_p[12]_i_5__1_n_0 ,\z1_p[12]_i_6__1_n_0 ,\z1_p[12]_i_7__1_n_0 }));
  FDCE \z1_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[16]_i_1__1_n_7 ),
        .Q(z1_p[13]));
  FDCE \z1_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[16]_i_1__1_n_6 ),
        .Q(z1_p[14]));
  FDCE \z1_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[16]_i_1__1_n_5 ),
        .Q(z1_p[15]));
  FDCE \z1_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[16]_i_1__1_n_4 ),
        .Q(z1_p[16]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[16]_i_1__1 
       (.CI(\z1_p_reg[12]_i_1__1_n_0 ),
        .CO({\z1_p_reg[16]_i_1__1_n_0 ,\z1_p_reg[16]_i_1__1_n_1 ,\z1_p_reg[16]_i_1__1_n_2 ,\z1_p_reg[16]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(z0_p[15:12]),
        .O({\z1_p_reg[16]_i_1__1_n_4 ,\z1_p_reg[16]_i_1__1_n_5 ,\z1_p_reg[16]_i_1__1_n_6 ,\z1_p_reg[16]_i_1__1_n_7 }),
        .S({\z1_p[16]_i_2__1_n_0 ,\z1_p[16]_i_3__1_n_0 ,\z1_p[16]_i_4__1_n_0 ,\z1_p[16]_i_5__1_n_0 }));
  FDCE \z1_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[20]_i_1__2_n_7 ),
        .Q(z1_p[17]));
  FDCE \z1_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[20]_i_1__2_n_6 ),
        .Q(z1_p[18]));
  FDCE \z1_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[20]_i_1__2_n_5 ),
        .Q(z1_p[19]));
  FDCE \z1_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[20]_i_1__2_n_4 ),
        .Q(z1_p[20]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[20]_i_1__2 
       (.CI(\z1_p_reg[16]_i_1__1_n_0 ),
        .CO({\z1_p_reg[20]_i_1__2_n_0 ,\z1_p_reg[20]_i_1__2_n_1 ,\z1_p_reg[20]_i_1__2_n_2 ,\z1_p_reg[20]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({z0_p[19],\z1_p[20]_i_2__2_n_0 ,z0_p[17:16]}),
        .O({\z1_p_reg[20]_i_1__2_n_4 ,\z1_p_reg[20]_i_1__2_n_5 ,\z1_p_reg[20]_i_1__2_n_6 ,\z1_p_reg[20]_i_1__2_n_7 }),
        .S({\z1_p[20]_i_3__1_n_0 ,\z1_p[20]_i_4__2_n_0 ,\z1_p[20]_i_5__1_n_0 ,\z1_p[20]_i_6__1_n_0 }));
  FDCE \z1_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[24]_i_1__1_n_7 ),
        .Q(z1_p[21]));
  FDCE \z1_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[24]_i_1__1_n_6 ),
        .Q(z1_p[22]));
  FDCE \z1_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[24]_i_1__1_n_5 ),
        .Q(z1_p[23]));
  FDCE \z1_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[24]_i_1__1_n_4 ),
        .Q(z1_p[24]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[24]_i_1__1 
       (.CI(\z1_p_reg[20]_i_1__2_n_0 ),
        .CO({\z1_p_reg[24]_i_1__1_n_0 ,\z1_p_reg[24]_i_1__1_n_1 ,\z1_p_reg[24]_i_1__1_n_2 ,\z1_p_reg[24]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({z0_p[23],\z1_p[24]_i_2__1_n_0 ,z0_p[21:20]}),
        .O({\z1_p_reg[24]_i_1__1_n_4 ,\z1_p_reg[24]_i_1__1_n_5 ,\z1_p_reg[24]_i_1__1_n_6 ,\z1_p_reg[24]_i_1__1_n_7 }),
        .S({\z1_p[24]_i_3__1_n_0 ,\z1_p[24]_i_4__1_n_0 ,\z1_p[24]_i_5__1_n_0 ,\z1_p[24]_i_6__1_n_0 }));
  FDCE \z1_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[28]_i_1__1_n_7 ),
        .Q(z1_p[25]));
  FDCE \z1_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[28]_i_1__1_n_6 ),
        .Q(z1_p[26]));
  FDCE \z1_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[28]_i_1__1_n_5 ),
        .Q(z1_p[27]));
  FDCE \z1_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[28]_i_1__1_n_4 ),
        .Q(z1_p[28]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[28]_i_1__1 
       (.CI(\z1_p_reg[24]_i_1__1_n_0 ),
        .CO({\z1_p_reg[28]_i_1__1_n_0 ,\z1_p_reg[28]_i_1__1_n_1 ,\z1_p_reg[28]_i_1__1_n_2 ,\z1_p_reg[28]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({z0_p[27:26],\z1_p[28]_i_2__1_n_0 ,z0_p[24]}),
        .O({\z1_p_reg[28]_i_1__1_n_4 ,\z1_p_reg[28]_i_1__1_n_5 ,\z1_p_reg[28]_i_1__1_n_6 ,\z1_p_reg[28]_i_1__1_n_7 }),
        .S({\z1_p[28]_i_3__1_n_0 ,\z1_p[28]_i_4__1_n_0 ,\z1_p[28]_i_5__1_n_0 ,\z1_p[28]_i_6__1_n_0 }));
  FDCE \z1_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[31]_i_1__1_n_7 ),
        .Q(z1_p[29]));
  FDCE \z1_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[4]_i_1__1_n_6 ),
        .Q(z1_p[2]));
  FDCE \z1_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[31]_i_1__1_n_6 ),
        .Q(z1_p[30]));
  FDCE \z1_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[31]_i_1__1_n_5 ),
        .Q(z1_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[31]_i_1__1 
       (.CI(\z1_p_reg[28]_i_1__1_n_0 ),
        .CO({\NLW_z1_p_reg[31]_i_1__1_CO_UNCONNECTED [3:2],\z1_p_reg[31]_i_1__1_n_2 ,\z1_p_reg[31]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,z0_p[29],\z1_p[31]_i_2__1_n_0 }),
        .O({\NLW_z1_p_reg[31]_i_1__1_O_UNCONNECTED [3],\z1_p_reg[31]_i_1__1_n_5 ,\z1_p_reg[31]_i_1__1_n_6 ,\z1_p_reg[31]_i_1__1_n_7 }),
        .S({1'b0,1'b1,\z1_p[31]_i_3__1_n_0 ,\z1_p[31]_i_4__1_n_0 }));
  FDCE \z1_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[4]_i_1__1_n_5 ),
        .Q(z1_p[3]));
  FDCE \z1_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[4]_i_1__1_n_4 ),
        .Q(z1_p[4]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[4]_i_1__1 
       (.CI(1'b0),
        .CO({\z1_p_reg[4]_i_1__1_n_0 ,\z1_p_reg[4]_i_1__1_n_1 ,\z1_p_reg[4]_i_1__1_n_2 ,\z1_p_reg[4]_i_1__1_n_3 }),
        .CYINIT(z0_p[31]),
        .DI({\z1_p[4]_i_2__1_n_0 ,z0_p[2],1'b0,1'b0}),
        .O({\z1_p_reg[4]_i_1__1_n_4 ,\z1_p_reg[4]_i_1__1_n_5 ,\z1_p_reg[4]_i_1__1_n_6 ,\NLW_z1_p_reg[4]_i_1__1_O_UNCONNECTED [0]}),
        .S({\z1_p[4]_i_3__1_n_0 ,\z1_p[4]_i_4__1_n_0 ,\z1_p[4]_i_5__1_n_0 ,1'b1}));
  FDCE \z1_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[8]_i_1__1_n_7 ),
        .Q(z1_p[5]));
  FDCE \z1_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[8]_i_1__1_n_6 ),
        .Q(z1_p[6]));
  FDCE \z1_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[8]_i_1__1_n_5 ),
        .Q(z1_p[7]));
  FDCE \z1_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[8]_i_1__1_n_4 ),
        .Q(z1_p[8]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[8]_i_1__1 
       (.CI(\z1_p_reg[4]_i_1__1_n_0 ),
        .CO({\z1_p_reg[8]_i_1__1_n_0 ,\z1_p_reg[8]_i_1__1_n_1 ,\z1_p_reg[8]_i_1__1_n_2 ,\z1_p_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\z1_p[8]_i_2__1_n_0 ,z0_p[6],\z1_p[8]_i_3__1_n_0 ,z0_p[4]}),
        .O({\z1_p_reg[8]_i_1__1_n_4 ,\z1_p_reg[8]_i_1__1_n_5 ,\z1_p_reg[8]_i_1__1_n_6 ,\z1_p_reg[8]_i_1__1_n_7 }),
        .S({\z1_p[8]_i_4__1_n_0 ,\z1_p[8]_i_5__1_n_0 ,\z1_p[8]_i_6__1_n_0 ,\z1_p[8]_i_7__1_n_0 }));
  FDCE \z1_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[12]_i_1__1_n_7 ),
        .Q(z1_p[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \z2_p[0]_i_1__2 
       (.I0(x1_p),
        .O(\z2_p[0]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z2_p[12]_i_2__2 
       (.I0(z1_p[31]),
        .O(\z2_p[12]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z2_p[12]_i_3__2 
       (.I0(z1_p[31]),
        .O(\z2_p[12]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[12]_i_4__2 
       (.I0(z1_p[31]),
        .I1(z1_p[12]),
        .O(\z2_p[12]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[12]_i_5__2 
       (.I0(z1_p[11]),
        .I1(z1_p[10]),
        .O(\z2_p[12]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[12]_i_6__1 
       (.I0(z1_p[9]),
        .I1(z1_p[10]),
        .O(\z2_p[12]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[12]_i_7__2 
       (.I0(z1_p[31]),
        .I1(z1_p[9]),
        .O(\z2_p[12]_i_7__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z2_p[16]_i_2__2 
       (.I0(z1_p[31]),
        .O(\z2_p[16]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z2_p[16]_i_3__1 
       (.I0(z1_p[31]),
        .O(\z2_p[16]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[16]_i_4__2 
       (.I0(z1_p[31]),
        .I1(z1_p[16]),
        .O(\z2_p[16]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[16]_i_5__2 
       (.I0(z1_p[15]),
        .I1(z1_p[14]),
        .O(\z2_p[16]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[16]_i_6__2 
       (.I0(z1_p[31]),
        .I1(z1_p[14]),
        .O(\z2_p[16]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[16]_i_7__1 
       (.I0(z1_p[13]),
        .I1(z1_p[12]),
        .O(\z2_p[16]_i_7__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z2_p[20]_i_2__1 
       (.I0(z1_p[31]),
        .O(\z2_p[20]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[20]_i_3__2 
       (.I0(z1_p[20]),
        .I1(z1_p[19]),
        .O(\z2_p[20]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[20]_i_4__2 
       (.I0(z1_p[31]),
        .I1(z1_p[19]),
        .O(\z2_p[20]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[20]_i_5__2 
       (.I0(z1_p[18]),
        .I1(z1_p[17]),
        .O(\z2_p[20]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[20]_i_6__2 
       (.I0(z1_p[16]),
        .I1(z1_p[17]),
        .O(\z2_p[20]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z2_p[24]_i_2__1 
       (.I0(z1_p[31]),
        .O(\z2_p[24]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z2_p[24]_i_3__1 
       (.I0(z1_p[31]),
        .O(\z2_p[24]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[24]_i_4__1 
       (.I0(z1_p[23]),
        .I1(z1_p[24]),
        .O(\z2_p[24]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[24]_i_5__1 
       (.I0(z1_p[31]),
        .I1(z1_p[23]),
        .O(\z2_p[24]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[24]_i_6__1 
       (.I0(z1_p[22]),
        .I1(z1_p[21]),
        .O(\z2_p[24]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[24]_i_7__1 
       (.I0(z1_p[31]),
        .I1(z1_p[21]),
        .O(\z2_p[24]_i_7__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z2_p[28]_i_2__1 
       (.I0(z1_p[31]),
        .O(\z2_p[28]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[28]_i_3__1 
       (.I0(z1_p[27]),
        .I1(z1_p[28]),
        .O(\z2_p[28]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[28]_i_4__1 
       (.I0(z1_p[26]),
        .I1(z1_p[27]),
        .O(\z2_p[28]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[28]_i_5__1 
       (.I0(z1_p[31]),
        .I1(z1_p[26]),
        .O(\z2_p[28]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[28]_i_6__1 
       (.I0(z1_p[25]),
        .I1(z1_p[24]),
        .O(\z2_p[28]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z2_p[31]_i_2__1 
       (.I0(z1_p[31]),
        .O(\z2_p[31]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[31]_i_3__1 
       (.I0(z1_p[30]),
        .I1(z1_p[31]),
        .O(\z2_p[31]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[31]_i_4__1 
       (.I0(z1_p[31]),
        .I1(z1_p[30]),
        .O(\z2_p[31]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[31]_i_5__1 
       (.I0(z1_p[29]),
        .I1(z1_p[28]),
        .O(\z2_p[31]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z2_p[4]_i_2__2 
       (.I0(z1_p[31]),
        .O(\z2_p[4]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z2_p[4]_i_3__2 
       (.I0(z1_p[31]),
        .O(\z2_p[4]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[4]_i_4__1 
       (.I0(z1_p[3]),
        .I1(z1_p[4]),
        .O(\z2_p[4]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[4]_i_5__2 
       (.I0(z1_p[3]),
        .I1(z1_p[31]),
        .O(\z2_p[4]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[4]_i_6__1 
       (.I0(z1_p[31]),
        .I1(z1_p[2]),
        .O(\z2_p[4]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[4]_i_7__2 
       (.I0(z1_p[31]),
        .I1(y1_p[29]),
        .O(\z2_p[4]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[8]_i_2__2 
       (.I0(z1_p[8]),
        .I1(z1_p[7]),
        .O(\z2_p[8]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[8]_i_3__2 
       (.I0(z1_p[6]),
        .I1(z1_p[7]),
        .O(\z2_p[8]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[8]_i_4__2 
       (.I0(z1_p[5]),
        .I1(z1_p[6]),
        .O(\z2_p[8]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[8]_i_5__2 
       (.I0(z1_p[4]),
        .I1(z1_p[5]),
        .O(\z2_p[8]_i_5__2_n_0 ));
  FDCE \z2_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p[0]_i_1__2_n_0 ),
        .Q(z2_p[0]));
  FDCE \z2_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[12]_i_1__2_n_6 ),
        .Q(z2_p[10]));
  FDCE \z2_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[12]_i_1__2_n_5 ),
        .Q(z2_p[11]));
  FDCE \z2_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[12]_i_1__2_n_4 ),
        .Q(z2_p[12]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[12]_i_1__2 
       (.CI(\z2_p_reg[8]_i_1__2_n_0 ),
        .CO({\z2_p_reg[12]_i_1__2_n_0 ,\z2_p_reg[12]_i_1__2_n_1 ,\z2_p_reg[12]_i_1__2_n_2 ,\z2_p_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\z2_p[12]_i_2__2_n_0 ,z1_p[10:9],\z2_p[12]_i_3__2_n_0 }),
        .O({\z2_p_reg[12]_i_1__2_n_4 ,\z2_p_reg[12]_i_1__2_n_5 ,\z2_p_reg[12]_i_1__2_n_6 ,\z2_p_reg[12]_i_1__2_n_7 }),
        .S({\z2_p[12]_i_4__2_n_0 ,\z2_p[12]_i_5__2_n_0 ,\z2_p[12]_i_6__1_n_0 ,\z2_p[12]_i_7__2_n_0 }));
  FDCE \z2_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[16]_i_1__2_n_7 ),
        .Q(z2_p[13]));
  FDCE \z2_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[16]_i_1__2_n_6 ),
        .Q(z2_p[14]));
  FDCE \z2_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[16]_i_1__2_n_5 ),
        .Q(z2_p[15]));
  FDCE \z2_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[16]_i_1__2_n_4 ),
        .Q(z2_p[16]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[16]_i_1__2 
       (.CI(\z2_p_reg[12]_i_1__2_n_0 ),
        .CO({\z2_p_reg[16]_i_1__2_n_0 ,\z2_p_reg[16]_i_1__2_n_1 ,\z2_p_reg[16]_i_1__2_n_2 ,\z2_p_reg[16]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\z2_p[16]_i_2__2_n_0 ,z1_p[14],\z2_p[16]_i_3__1_n_0 ,z1_p[12]}),
        .O({\z2_p_reg[16]_i_1__2_n_4 ,\z2_p_reg[16]_i_1__2_n_5 ,\z2_p_reg[16]_i_1__2_n_6 ,\z2_p_reg[16]_i_1__2_n_7 }),
        .S({\z2_p[16]_i_4__2_n_0 ,\z2_p[16]_i_5__2_n_0 ,\z2_p[16]_i_6__2_n_0 ,\z2_p[16]_i_7__1_n_0 }));
  FDCE \z2_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[20]_i_1__2_n_7 ),
        .Q(z2_p[17]));
  FDCE \z2_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[20]_i_1__2_n_6 ),
        .Q(z2_p[18]));
  FDCE \z2_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[20]_i_1__2_n_5 ),
        .Q(z2_p[19]));
  FDCE \z2_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[4]_i_1__2_n_7 ),
        .Q(z2_p[1]));
  FDCE \z2_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[20]_i_1__2_n_4 ),
        .Q(z2_p[20]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[20]_i_1__2 
       (.CI(\z2_p_reg[16]_i_1__2_n_0 ),
        .CO({\z2_p_reg[20]_i_1__2_n_0 ,\z2_p_reg[20]_i_1__2_n_1 ,\z2_p_reg[20]_i_1__2_n_2 ,\z2_p_reg[20]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({z1_p[19],\z2_p[20]_i_2__1_n_0 ,z1_p[17:16]}),
        .O({\z2_p_reg[20]_i_1__2_n_4 ,\z2_p_reg[20]_i_1__2_n_5 ,\z2_p_reg[20]_i_1__2_n_6 ,\z2_p_reg[20]_i_1__2_n_7 }),
        .S({\z2_p[20]_i_3__2_n_0 ,\z2_p[20]_i_4__2_n_0 ,\z2_p[20]_i_5__2_n_0 ,\z2_p[20]_i_6__2_n_0 }));
  FDCE \z2_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[24]_i_1__1_n_7 ),
        .Q(z2_p[21]));
  FDCE \z2_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[24]_i_1__1_n_6 ),
        .Q(z2_p[22]));
  FDCE \z2_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[24]_i_1__1_n_5 ),
        .Q(z2_p[23]));
  FDCE \z2_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[24]_i_1__1_n_4 ),
        .Q(z2_p[24]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[24]_i_1__1 
       (.CI(\z2_p_reg[20]_i_1__2_n_0 ),
        .CO({\z2_p_reg[24]_i_1__1_n_0 ,\z2_p_reg[24]_i_1__1_n_1 ,\z2_p_reg[24]_i_1__1_n_2 ,\z2_p_reg[24]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({z1_p[23],\z2_p[24]_i_2__1_n_0 ,z1_p[21],\z2_p[24]_i_3__1_n_0 }),
        .O({\z2_p_reg[24]_i_1__1_n_4 ,\z2_p_reg[24]_i_1__1_n_5 ,\z2_p_reg[24]_i_1__1_n_6 ,\z2_p_reg[24]_i_1__1_n_7 }),
        .S({\z2_p[24]_i_4__1_n_0 ,\z2_p[24]_i_5__1_n_0 ,\z2_p[24]_i_6__1_n_0 ,\z2_p[24]_i_7__1_n_0 }));
  FDCE \z2_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[28]_i_1__1_n_7 ),
        .Q(z2_p[25]));
  FDCE \z2_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[28]_i_1__1_n_6 ),
        .Q(z2_p[26]));
  FDCE \z2_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[28]_i_1__1_n_5 ),
        .Q(z2_p[27]));
  FDCE \z2_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[28]_i_1__1_n_4 ),
        .Q(z2_p[28]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[28]_i_1__1 
       (.CI(\z2_p_reg[24]_i_1__1_n_0 ),
        .CO({\z2_p_reg[28]_i_1__1_n_0 ,\z2_p_reg[28]_i_1__1_n_1 ,\z2_p_reg[28]_i_1__1_n_2 ,\z2_p_reg[28]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({z1_p[27:26],\z2_p[28]_i_2__1_n_0 ,z1_p[24]}),
        .O({\z2_p_reg[28]_i_1__1_n_4 ,\z2_p_reg[28]_i_1__1_n_5 ,\z2_p_reg[28]_i_1__1_n_6 ,\z2_p_reg[28]_i_1__1_n_7 }),
        .S({\z2_p[28]_i_3__1_n_0 ,\z2_p[28]_i_4__1_n_0 ,\z2_p[28]_i_5__1_n_0 ,\z2_p[28]_i_6__1_n_0 }));
  FDCE \z2_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[31]_i_1__1_n_7 ),
        .Q(z2_p[29]));
  FDCE \z2_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[4]_i_1__2_n_6 ),
        .Q(z2_p[2]));
  FDCE \z2_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[31]_i_1__1_n_6 ),
        .Q(z2_p[30]));
  FDCE \z2_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[31]_i_1__1_n_5 ),
        .Q(z2_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[31]_i_1__1 
       (.CI(\z2_p_reg[28]_i_1__1_n_0 ),
        .CO({\NLW_z2_p_reg[31]_i_1__1_CO_UNCONNECTED [3:2],\z2_p_reg[31]_i_1__1_n_2 ,\z2_p_reg[31]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\z2_p[31]_i_2__1_n_0 ,z1_p[28]}),
        .O({\NLW_z2_p_reg[31]_i_1__1_O_UNCONNECTED [3],\z2_p_reg[31]_i_1__1_n_5 ,\z2_p_reg[31]_i_1__1_n_6 ,\z2_p_reg[31]_i_1__1_n_7 }),
        .S({1'b0,\z2_p[31]_i_3__1_n_0 ,\z2_p[31]_i_4__1_n_0 ,\z2_p[31]_i_5__1_n_0 }));
  FDCE \z2_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[4]_i_1__2_n_5 ),
        .Q(z2_p[3]));
  FDCE \z2_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[4]_i_1__2_n_4 ),
        .Q(z2_p[4]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[4]_i_1__2 
       (.CI(1'b0),
        .CO({\z2_p_reg[4]_i_1__2_n_0 ,\z2_p_reg[4]_i_1__2_n_1 ,\z2_p_reg[4]_i_1__2_n_2 ,\z2_p_reg[4]_i_1__2_n_3 }),
        .CYINIT(x1_p),
        .DI({z1_p[3],\z2_p[4]_i_2__2_n_0 ,\z2_p[4]_i_3__2_n_0 ,y1_p[29]}),
        .O({\z2_p_reg[4]_i_1__2_n_4 ,\z2_p_reg[4]_i_1__2_n_5 ,\z2_p_reg[4]_i_1__2_n_6 ,\z2_p_reg[4]_i_1__2_n_7 }),
        .S({\z2_p[4]_i_4__1_n_0 ,\z2_p[4]_i_5__2_n_0 ,\z2_p[4]_i_6__1_n_0 ,\z2_p[4]_i_7__2_n_0 }));
  FDCE \z2_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[8]_i_1__2_n_7 ),
        .Q(z2_p[5]));
  FDCE \z2_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[8]_i_1__2_n_6 ),
        .Q(z2_p[6]));
  FDCE \z2_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[8]_i_1__2_n_5 ),
        .Q(z2_p[7]));
  FDCE \z2_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[8]_i_1__2_n_4 ),
        .Q(z2_p[8]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[8]_i_1__2 
       (.CI(\z2_p_reg[4]_i_1__2_n_0 ),
        .CO({\z2_p_reg[8]_i_1__2_n_0 ,\z2_p_reg[8]_i_1__2_n_1 ,\z2_p_reg[8]_i_1__2_n_2 ,\z2_p_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(z1_p[7:4]),
        .O({\z2_p_reg[8]_i_1__2_n_4 ,\z2_p_reg[8]_i_1__2_n_5 ,\z2_p_reg[8]_i_1__2_n_6 ,\z2_p_reg[8]_i_1__2_n_7 }),
        .S({\z2_p[8]_i_2__2_n_0 ,\z2_p[8]_i_3__2_n_0 ,\z2_p[8]_i_4__2_n_0 ,\z2_p[8]_i_5__2_n_0 }));
  FDCE \z2_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[12]_i_1__2_n_7 ),
        .Q(z2_p[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[0]_i_1__2 
       (.I0(z2_p[0]),
        .O(\z3_p[0]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[12]_i_2__2 
       (.I0(z2_p[31]),
        .O(\z3_p[12]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[12]_i_3__2 
       (.I0(z2_p[31]),
        .O(\z3_p[12]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[12]_i_4__1 
       (.I0(z2_p[11]),
        .I1(z2_p[12]),
        .O(\z3_p[12]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[12]_i_5__2 
       (.I0(z2_p[31]),
        .I1(z2_p[11]),
        .O(\z3_p[12]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[12]_i_6__2 
       (.I0(z2_p[10]),
        .I1(z2_p[9]),
        .O(\z3_p[12]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[12]_i_7__2 
       (.I0(z2_p[31]),
        .I1(z2_p[9]),
        .O(\z3_p[12]_i_7__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[16]_i_2__1 
       (.I0(z2_p[31]),
        .O(\z3_p[16]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[16]_i_3__2 
       (.I0(z2_p[15]),
        .I1(z2_p[16]),
        .O(\z3_p[16]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[16]_i_4__2 
       (.I0(z2_p[31]),
        .I1(z2_p[15]),
        .O(\z3_p[16]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[16]_i_5__2 
       (.I0(z2_p[14]),
        .I1(z2_p[13]),
        .O(\z3_p[16]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[16]_i_6__1 
       (.I0(z2_p[12]),
        .I1(z2_p[13]),
        .O(\z3_p[16]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[20]_i_2__1 
       (.I0(z2_p[31]),
        .O(\z3_p[20]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[20]_i_3__2 
       (.I0(z2_p[20]),
        .I1(z2_p[19]),
        .O(\z3_p[20]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[20]_i_4__2 
       (.I0(z2_p[18]),
        .I1(z2_p[19]),
        .O(\z3_p[20]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[20]_i_5__2 
       (.I0(z2_p[31]),
        .I1(z2_p[18]),
        .O(\z3_p[20]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[20]_i_6__2 
       (.I0(z2_p[17]),
        .I1(z2_p[16]),
        .O(\z3_p[20]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[24]_i_2__1 
       (.I0(z2_p[31]),
        .O(\z3_p[24]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[24]_i_3__1 
       (.I0(z2_p[31]),
        .O(\z3_p[24]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[24]_i_4__1 
       (.I0(z2_p[23]),
        .I1(z2_p[24]),
        .O(\z3_p[24]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[24]_i_5__1 
       (.I0(z2_p[31]),
        .I1(z2_p[23]),
        .O(\z3_p[24]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[24]_i_6__1 
       (.I0(z2_p[22]),
        .I1(z2_p[21]),
        .O(\z3_p[24]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[24]_i_7__1 
       (.I0(z2_p[31]),
        .I1(z2_p[21]),
        .O(\z3_p[24]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[28]_i_2__1 
       (.I0(z2_p[28]),
        .I1(z2_p[27]),
        .O(\z3_p[28]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[28]_i_3__1 
       (.I0(z2_p[26]),
        .I1(z2_p[27]),
        .O(\z3_p[28]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[28]_i_4__1 
       (.I0(z2_p[25]),
        .I1(z2_p[26]),
        .O(\z3_p[28]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[28]_i_5__1 
       (.I0(z2_p[24]),
        .I1(z2_p[25]),
        .O(\z3_p[28]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z3_p[31]_i_2__1 
       (.I0(z2_p[31]),
        .O(\z3_p[31]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[31]_i_3__1 
       (.I0(z2_p[30]),
        .I1(z2_p[31]),
        .O(\z3_p[31]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[31]_i_4__1 
       (.I0(z2_p[29]),
        .I1(z2_p[30]),
        .O(\z3_p[31]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[31]_i_5__1 
       (.I0(z2_p[31]),
        .I1(z2_p[29]),
        .O(\z3_p[31]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[4]_i_2__2 
       (.I0(z2_p[2]),
        .O(\z3_p[4]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[4]_i_3__2 
       (.I0(z2_p[3]),
        .I1(z2_p[4]),
        .O(\z3_p[4]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[4]_i_4__1 
       (.I0(z2_p[2]),
        .I1(z2_p[3]),
        .O(\z3_p[4]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[4]_i_5__2 
       (.I0(z2_p[2]),
        .I1(z2_p[31]),
        .O(\z3_p[4]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[4]_i_6__2 
       (.I0(z2_p[31]),
        .I1(z2_p[1]),
        .O(\z3_p[4]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[8]_i_2__2 
       (.I0(z2_p[8]),
        .I1(z2_p[7]),
        .O(\z3_p[8]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[8]_i_3__2 
       (.I0(z2_p[6]),
        .I1(z2_p[7]),
        .O(\z3_p[8]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[8]_i_4__1 
       (.I0(z2_p[5]),
        .I1(z2_p[6]),
        .O(\z3_p[8]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[8]_i_5__1 
       (.I0(z2_p[4]),
        .I1(z2_p[5]),
        .O(\z3_p[8]_i_5__1_n_0 ));
  FDCE \z3_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p[0]_i_1__2_n_0 ),
        .Q(z3_p[0]));
  FDCE \z3_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[12]_i_1__2_n_6 ),
        .Q(z3_p[10]));
  FDCE \z3_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[12]_i_1__2_n_5 ),
        .Q(z3_p[11]));
  FDCE \z3_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[12]_i_1__2_n_4 ),
        .Q(z3_p[12]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[12]_i_1__2 
       (.CI(\z3_p_reg[8]_i_1__2_n_0 ),
        .CO({\z3_p_reg[12]_i_1__2_n_0 ,\z3_p_reg[12]_i_1__2_n_1 ,\z3_p_reg[12]_i_1__2_n_2 ,\z3_p_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({z2_p[11],\z3_p[12]_i_2__2_n_0 ,z2_p[9],\z3_p[12]_i_3__2_n_0 }),
        .O({\z3_p_reg[12]_i_1__2_n_4 ,\z3_p_reg[12]_i_1__2_n_5 ,\z3_p_reg[12]_i_1__2_n_6 ,\z3_p_reg[12]_i_1__2_n_7 }),
        .S({\z3_p[12]_i_4__1_n_0 ,\z3_p[12]_i_5__2_n_0 ,\z3_p[12]_i_6__2_n_0 ,\z3_p[12]_i_7__2_n_0 }));
  FDCE \z3_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[16]_i_1__2_n_7 ),
        .Q(z3_p[13]));
  FDCE \z3_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[16]_i_1__2_n_6 ),
        .Q(z3_p[14]));
  FDCE \z3_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[16]_i_1__2_n_5 ),
        .Q(z3_p[15]));
  FDCE \z3_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[16]_i_1__2_n_4 ),
        .Q(z3_p[16]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[16]_i_1__2 
       (.CI(\z3_p_reg[12]_i_1__2_n_0 ),
        .CO({\z3_p_reg[16]_i_1__2_n_0 ,\z3_p_reg[16]_i_1__2_n_1 ,\z3_p_reg[16]_i_1__2_n_2 ,\z3_p_reg[16]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({z2_p[15],\z3_p[16]_i_2__1_n_0 ,z2_p[13:12]}),
        .O({\z3_p_reg[16]_i_1__2_n_4 ,\z3_p_reg[16]_i_1__2_n_5 ,\z3_p_reg[16]_i_1__2_n_6 ,\z3_p_reg[16]_i_1__2_n_7 }),
        .S({\z3_p[16]_i_3__2_n_0 ,\z3_p[16]_i_4__2_n_0 ,\z3_p[16]_i_5__2_n_0 ,\z3_p[16]_i_6__1_n_0 }));
  FDCE \z3_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[20]_i_1__2_n_7 ),
        .Q(z3_p[17]));
  FDCE \z3_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[20]_i_1__2_n_6 ),
        .Q(z3_p[18]));
  FDCE \z3_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[20]_i_1__2_n_5 ),
        .Q(z3_p[19]));
  FDCE \z3_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[4]_i_1__2_n_7 ),
        .Q(z3_p[1]));
  FDCE \z3_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[20]_i_1__2_n_4 ),
        .Q(z3_p[20]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[20]_i_1__2 
       (.CI(\z3_p_reg[16]_i_1__2_n_0 ),
        .CO({\z3_p_reg[20]_i_1__2_n_0 ,\z3_p_reg[20]_i_1__2_n_1 ,\z3_p_reg[20]_i_1__2_n_2 ,\z3_p_reg[20]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({z2_p[19:18],\z3_p[20]_i_2__1_n_0 ,z2_p[16]}),
        .O({\z3_p_reg[20]_i_1__2_n_4 ,\z3_p_reg[20]_i_1__2_n_5 ,\z3_p_reg[20]_i_1__2_n_6 ,\z3_p_reg[20]_i_1__2_n_7 }),
        .S({\z3_p[20]_i_3__2_n_0 ,\z3_p[20]_i_4__2_n_0 ,\z3_p[20]_i_5__2_n_0 ,\z3_p[20]_i_6__2_n_0 }));
  FDCE \z3_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[24]_i_1__1_n_7 ),
        .Q(z3_p[21]));
  FDCE \z3_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[24]_i_1__1_n_6 ),
        .Q(z3_p[22]));
  FDCE \z3_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[24]_i_1__1_n_5 ),
        .Q(z3_p[23]));
  FDCE \z3_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[24]_i_1__1_n_4 ),
        .Q(z3_p[24]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[24]_i_1__1 
       (.CI(\z3_p_reg[20]_i_1__2_n_0 ),
        .CO({\z3_p_reg[24]_i_1__1_n_0 ,\z3_p_reg[24]_i_1__1_n_1 ,\z3_p_reg[24]_i_1__1_n_2 ,\z3_p_reg[24]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({z2_p[23],\z3_p[24]_i_2__1_n_0 ,z2_p[21],\z3_p[24]_i_3__1_n_0 }),
        .O({\z3_p_reg[24]_i_1__1_n_4 ,\z3_p_reg[24]_i_1__1_n_5 ,\z3_p_reg[24]_i_1__1_n_6 ,\z3_p_reg[24]_i_1__1_n_7 }),
        .S({\z3_p[24]_i_4__1_n_0 ,\z3_p[24]_i_5__1_n_0 ,\z3_p[24]_i_6__1_n_0 ,\z3_p[24]_i_7__1_n_0 }));
  FDCE \z3_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[28]_i_1__1_n_7 ),
        .Q(z3_p[25]));
  FDCE \z3_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[28]_i_1__1_n_6 ),
        .Q(z3_p[26]));
  FDCE \z3_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[28]_i_1__1_n_5 ),
        .Q(z3_p[27]));
  FDCE \z3_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[28]_i_1__1_n_4 ),
        .Q(z3_p[28]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[28]_i_1__1 
       (.CI(\z3_p_reg[24]_i_1__1_n_0 ),
        .CO({\z3_p_reg[28]_i_1__1_n_0 ,\z3_p_reg[28]_i_1__1_n_1 ,\z3_p_reg[28]_i_1__1_n_2 ,\z3_p_reg[28]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(z2_p[27:24]),
        .O({\z3_p_reg[28]_i_1__1_n_4 ,\z3_p_reg[28]_i_1__1_n_5 ,\z3_p_reg[28]_i_1__1_n_6 ,\z3_p_reg[28]_i_1__1_n_7 }),
        .S({\z3_p[28]_i_2__1_n_0 ,\z3_p[28]_i_3__1_n_0 ,\z3_p[28]_i_4__1_n_0 ,\z3_p[28]_i_5__1_n_0 }));
  FDCE \z3_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[31]_i_1__1_n_7 ),
        .Q(z3_p[29]));
  FDCE \z3_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[4]_i_1__2_n_6 ),
        .Q(z3_p[2]));
  FDCE \z3_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[31]_i_1__1_n_6 ),
        .Q(z3_p[30]));
  FDCE \z3_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[31]_i_1__1_n_5 ),
        .Q(z3_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[31]_i_1__1 
       (.CI(\z3_p_reg[28]_i_1__1_n_0 ),
        .CO({\NLW_z3_p_reg[31]_i_1__1_CO_UNCONNECTED [3:2],\z3_p_reg[31]_i_1__1_n_2 ,\z3_p_reg[31]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,z2_p[29],\z3_p[31]_i_2__1_n_0 }),
        .O({\NLW_z3_p_reg[31]_i_1__1_O_UNCONNECTED [3],\z3_p_reg[31]_i_1__1_n_5 ,\z3_p_reg[31]_i_1__1_n_6 ,\z3_p_reg[31]_i_1__1_n_7 }),
        .S({1'b0,\z3_p[31]_i_3__1_n_0 ,\z3_p[31]_i_4__1_n_0 ,\z3_p[31]_i_5__1_n_0 }));
  FDCE \z3_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[4]_i_1__2_n_5 ),
        .Q(z3_p[3]));
  FDCE \z3_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[4]_i_1__2_n_4 ),
        .Q(z3_p[4]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[4]_i_1__2 
       (.CI(1'b0),
        .CO({\z3_p_reg[4]_i_1__2_n_0 ,\z3_p_reg[4]_i_1__2_n_1 ,\z3_p_reg[4]_i_1__2_n_2 ,\z3_p_reg[4]_i_1__2_n_3 }),
        .CYINIT(z2_p[0]),
        .DI({z2_p[3:2],\z3_p[4]_i_2__2_n_0 ,z2_p[1]}),
        .O({\z3_p_reg[4]_i_1__2_n_4 ,\z3_p_reg[4]_i_1__2_n_5 ,\z3_p_reg[4]_i_1__2_n_6 ,\z3_p_reg[4]_i_1__2_n_7 }),
        .S({\z3_p[4]_i_3__2_n_0 ,\z3_p[4]_i_4__1_n_0 ,\z3_p[4]_i_5__2_n_0 ,\z3_p[4]_i_6__2_n_0 }));
  FDCE \z3_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[8]_i_1__2_n_7 ),
        .Q(z3_p[5]));
  FDCE \z3_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[8]_i_1__2_n_6 ),
        .Q(z3_p[6]));
  FDCE \z3_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[8]_i_1__2_n_5 ),
        .Q(z3_p[7]));
  FDCE \z3_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[8]_i_1__2_n_4 ),
        .Q(z3_p[8]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[8]_i_1__2 
       (.CI(\z3_p_reg[4]_i_1__2_n_0 ),
        .CO({\z3_p_reg[8]_i_1__2_n_0 ,\z3_p_reg[8]_i_1__2_n_1 ,\z3_p_reg[8]_i_1__2_n_2 ,\z3_p_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(z2_p[7:4]),
        .O({\z3_p_reg[8]_i_1__2_n_4 ,\z3_p_reg[8]_i_1__2_n_5 ,\z3_p_reg[8]_i_1__2_n_6 ,\z3_p_reg[8]_i_1__2_n_7 }),
        .S({\z3_p[8]_i_2__2_n_0 ,\z3_p[8]_i_3__2_n_0 ,\z3_p[8]_i_4__1_n_0 ,\z3_p[8]_i_5__1_n_0 }));
  FDCE \z3_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[12]_i_1__2_n_7 ),
        .Q(z3_p[9]));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_10__1 
       (.I0(z3_p[25]),
        .I1(z3_p[26]),
        .O(\z4_p[31]_i_10__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_11__1 
       (.I0(z3_p[24]),
        .I1(z3_p[25]),
        .O(\z4_p[31]_i_11__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_13__1 
       (.I0(z3_p[23]),
        .I1(z3_p[24]),
        .O(\z4_p[31]_i_13__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_14__1 
       (.I0(z3_p[22]),
        .I1(z3_p[23]),
        .O(\z4_p[31]_i_14__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_15__1 
       (.I0(z3_p[21]),
        .I1(z3_p[22]),
        .O(\z4_p[31]_i_15__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_16__1 
       (.I0(z3_p[20]),
        .I1(z3_p[21]),
        .O(\z4_p[31]_i_16__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z4_p[31]_i_18__1 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_18__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z4_p[31]_i_19__1 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_19__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_20__1 
       (.I0(z3_p[31]),
        .I1(z3_p[20]),
        .O(\z4_p[31]_i_20__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_21__1 
       (.I0(z3_p[19]),
        .I1(z3_p[18]),
        .O(\z4_p[31]_i_21__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_22__1 
       (.I0(z3_p[31]),
        .I1(z3_p[18]),
        .O(\z4_p[31]_i_22__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_23__1 
       (.I0(z3_p[17]),
        .I1(z3_p[16]),
        .O(\z4_p[31]_i_23__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z4_p[31]_i_25__1 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_25__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z4_p[31]_i_26__1 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_26__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_27__1 
       (.I0(z3_p[31]),
        .I1(z3_p[16]),
        .O(\z4_p[31]_i_27__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_28__1 
       (.I0(z3_p[15]),
        .I1(z3_p[14]),
        .O(\z4_p[31]_i_28__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_29__1 
       (.I0(z3_p[13]),
        .I1(z3_p[14]),
        .O(\z4_p[31]_i_29__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_30__1 
       (.I0(z3_p[31]),
        .I1(z3_p[13]),
        .O(\z4_p[31]_i_30__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z4_p[31]_i_32__1 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_32__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_33__1 
       (.I0(z3_p[12]),
        .I1(z3_p[11]),
        .O(\z4_p[31]_i_33__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_34__1 
       (.I0(z3_p[10]),
        .I1(z3_p[11]),
        .O(\z4_p[31]_i_34__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_35__1 
       (.I0(z3_p[31]),
        .I1(z3_p[10]),
        .O(\z4_p[31]_i_35__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_36__1 
       (.I0(z3_p[9]),
        .I1(z3_p[8]),
        .O(\z4_p[31]_i_36__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z4_p[31]_i_38__1 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_38__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z4_p[31]_i_39__1 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_39__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_3__1 
       (.I0(z3_p[30]),
        .I1(z3_p[31]),
        .O(\z4_p[31]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_40__1 
       (.I0(z3_p[31]),
        .I1(z3_p[8]),
        .O(\z4_p[31]_i_40__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_41__1 
       (.I0(z3_p[7]),
        .I1(z3_p[6]),
        .O(\z4_p[31]_i_41__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_42__1 
       (.I0(z3_p[31]),
        .I1(z3_p[6]),
        .O(\z4_p[31]_i_42__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_43__1 
       (.I0(z3_p[5]),
        .I1(z3_p[4]),
        .O(\z4_p[31]_i_43__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z4_p[31]_i_44__1 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_44__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z4_p[31]_i_45__1 
       (.I0(z3_p[1]),
        .O(\z4_p[31]_i_45__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_46__1 
       (.I0(z3_p[31]),
        .I1(z3_p[4]),
        .O(\z4_p[31]_i_46__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_47__1 
       (.I0(z3_p[3]),
        .I1(z3_p[2]),
        .O(\z4_p[31]_i_47__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_48__1 
       (.I0(z3_p[1]),
        .I1(z3_p[2]),
        .O(\z4_p[31]_i_48__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_49__1 
       (.I0(z3_p[1]),
        .I1(z3_p[31]),
        .O(\z4_p[31]_i_49__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_4__1 
       (.I0(z3_p[29]),
        .I1(z3_p[30]),
        .O(\z4_p[31]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_5__1 
       (.I0(z3_p[28]),
        .I1(z3_p[29]),
        .O(\z4_p[31]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z4_p[31]_i_7__1 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_8__1 
       (.I0(z3_p[31]),
        .I1(z3_p[28]),
        .O(\z4_p[31]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_9__1 
       (.I0(z3_p[27]),
        .I1(z3_p[26]),
        .O(\z4_p[31]_i_9__1_n_0 ));
  FDCE \z4_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z4_p_reg[31]_i_1__1_n_5 ),
        .Q(z4_p));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[31]_i_12__1 
       (.CI(\z4_p_reg[31]_i_17__1_n_0 ),
        .CO({\z4_p_reg[31]_i_12__1_n_0 ,\z4_p_reg[31]_i_12__1_n_1 ,\z4_p_reg[31]_i_12__1_n_2 ,\z4_p_reg[31]_i_12__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\z4_p[31]_i_18__1_n_0 ,z3_p[18],\z4_p[31]_i_19__1_n_0 ,z3_p[16]}),
        .O(\NLW_z4_p_reg[31]_i_12__1_O_UNCONNECTED [3:0]),
        .S({\z4_p[31]_i_20__1_n_0 ,\z4_p[31]_i_21__1_n_0 ,\z4_p[31]_i_22__1_n_0 ,\z4_p[31]_i_23__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[31]_i_17__1 
       (.CI(\z4_p_reg[31]_i_24__1_n_0 ),
        .CO({\z4_p_reg[31]_i_17__1_n_0 ,\z4_p_reg[31]_i_17__1_n_1 ,\z4_p_reg[31]_i_17__1_n_2 ,\z4_p_reg[31]_i_17__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\z4_p[31]_i_25__1_n_0 ,z3_p[14:13],\z4_p[31]_i_26__1_n_0 }),
        .O(\NLW_z4_p_reg[31]_i_17__1_O_UNCONNECTED [3:0]),
        .S({\z4_p[31]_i_27__1_n_0 ,\z4_p[31]_i_28__1_n_0 ,\z4_p[31]_i_29__1_n_0 ,\z4_p[31]_i_30__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[31]_i_1__1 
       (.CI(\z4_p_reg[31]_i_2__1_n_0 ),
        .CO({\NLW_z4_p_reg[31]_i_1__1_CO_UNCONNECTED [3:2],\z4_p_reg[31]_i_1__1_n_2 ,\z4_p_reg[31]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,z3_p[29:28]}),
        .O({\NLW_z4_p_reg[31]_i_1__1_O_UNCONNECTED [3],\z4_p_reg[31]_i_1__1_n_5 ,\z4_p_reg[31]_i_1__1_n_6 ,\NLW_z4_p_reg[31]_i_1__1_O_UNCONNECTED [0]}),
        .S({1'b0,\z4_p[31]_i_3__1_n_0 ,\z4_p[31]_i_4__1_n_0 ,\z4_p[31]_i_5__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[31]_i_24__1 
       (.CI(\z4_p_reg[31]_i_31__1_n_0 ),
        .CO({\z4_p_reg[31]_i_24__1_n_0 ,\z4_p_reg[31]_i_24__1_n_1 ,\z4_p_reg[31]_i_24__1_n_2 ,\z4_p_reg[31]_i_24__1_n_3 }),
        .CYINIT(1'b0),
        .DI({z3_p[11:10],\z4_p[31]_i_32__1_n_0 ,z3_p[8]}),
        .O(\NLW_z4_p_reg[31]_i_24__1_O_UNCONNECTED [3:0]),
        .S({\z4_p[31]_i_33__1_n_0 ,\z4_p[31]_i_34__1_n_0 ,\z4_p[31]_i_35__1_n_0 ,\z4_p[31]_i_36__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[31]_i_2__1 
       (.CI(\z4_p_reg[31]_i_6__1_n_0 ),
        .CO({\z4_p_reg[31]_i_2__1_n_0 ,\z4_p_reg[31]_i_2__1_n_1 ,\z4_p_reg[31]_i_2__1_n_2 ,\z4_p_reg[31]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\z4_p[31]_i_7__1_n_0 ,z3_p[26:24]}),
        .O(\NLW_z4_p_reg[31]_i_2__1_O_UNCONNECTED [3:0]),
        .S({\z4_p[31]_i_8__1_n_0 ,\z4_p[31]_i_9__1_n_0 ,\z4_p[31]_i_10__1_n_0 ,\z4_p[31]_i_11__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[31]_i_31__1 
       (.CI(\z4_p_reg[31]_i_37__1_n_0 ),
        .CO({\z4_p_reg[31]_i_31__1_n_0 ,\z4_p_reg[31]_i_31__1_n_1 ,\z4_p_reg[31]_i_31__1_n_2 ,\z4_p_reg[31]_i_31__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\z4_p[31]_i_38__1_n_0 ,z3_p[6],\z4_p[31]_i_39__1_n_0 ,z3_p[4]}),
        .O(\NLW_z4_p_reg[31]_i_31__1_O_UNCONNECTED [3:0]),
        .S({\z4_p[31]_i_40__1_n_0 ,\z4_p[31]_i_41__1_n_0 ,\z4_p[31]_i_42__1_n_0 ,\z4_p[31]_i_43__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[31]_i_37__1 
       (.CI(1'b0),
        .CO({\z4_p_reg[31]_i_37__1_n_0 ,\z4_p_reg[31]_i_37__1_n_1 ,\z4_p_reg[31]_i_37__1_n_2 ,\z4_p_reg[31]_i_37__1_n_3 }),
        .CYINIT(z3_p[0]),
        .DI({\z4_p[31]_i_44__1_n_0 ,z3_p[2:1],\z4_p[31]_i_45__1_n_0 }),
        .O(\NLW_z4_p_reg[31]_i_37__1_O_UNCONNECTED [3:0]),
        .S({\z4_p[31]_i_46__1_n_0 ,\z4_p[31]_i_47__1_n_0 ,\z4_p[31]_i_48__1_n_0 ,\z4_p[31]_i_49__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[31]_i_6__1 
       (.CI(\z4_p_reg[31]_i_12__1_n_0 ),
        .CO({\z4_p_reg[31]_i_6__1_n_0 ,\z4_p_reg[31]_i_6__1_n_1 ,\z4_p_reg[31]_i_6__1_n_2 ,\z4_p_reg[31]_i_6__1_n_3 }),
        .CYINIT(1'b0),
        .DI(z3_p[23:20]),
        .O(\NLW_z4_p_reg[31]_i_6__1_O_UNCONNECTED [3:0]),
        .S({\z4_p[31]_i_13__1_n_0 ,\z4_p[31]_i_14__1_n_0 ,\z4_p[31]_i_15__1_n_0 ,\z4_p[31]_i_16__1_n_0 }));
endmodule

(* ORIG_REF_NAME = "Sin2" *) 
module design_1_audio_core_0_0_Sin2
   (\delayMatch2_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1 ,
    Sin2_out1,
    clk_enable,
    clk,
    reset,
    HwModeRegister1_reg_reg_c_3,
    Q,
    quad_correction_before_add_temp,
    CO,
    quad_correction_before_th00_in);
  output [0:0]\delayMatch2_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1 ;
  output [30:0]Sin2_out1;
  input clk_enable;
  input clk;
  input reset;
  input HwModeRegister1_reg_reg_c_3;
  input [30:0]Q;
  input [27:0]quad_correction_before_add_temp;
  input [0:0]CO;
  input [26:0]quad_correction_before_th00_in;

  wire B0;
  wire [0:0]CO;
  wire HwModeRegister1_reg_reg_c_3;
  wire [30:0]Q;
  wire [30:0]Sin2_out1;
  wire clk;
  wire clk_enable;
  wire \delayMatch2_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ;
  wire \delayMatch2_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ;
  wire \delayMatch2_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ;
  wire \delayMatch2_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 ;
  wire \delayMatch2_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ;
  wire \delayMatch2_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ;
  wire \delayMatch2_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ;
  wire \delayMatch2_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ;
  wire \delayMatch2_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ;
  wire \delayMatch2_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ;
  wire \delayMatch2_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ;
  wire \delayMatch2_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 ;
  wire \delayMatch2_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ;
  wire \delayMatch2_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ;
  wire \delayMatch2_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ;
  wire \delayMatch2_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ;
  wire \delayMatch2_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ;
  wire \delayMatch2_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ;
  wire \delayMatch2_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ;
  wire \delayMatch2_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 ;
  wire \delayMatch2_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ;
  wire \delayMatch2_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ;
  wire \delayMatch2_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ;
  wire \delayMatch2_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ;
  wire \delayMatch2_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ;
  wire \delayMatch2_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ;
  wire \delayMatch2_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ;
  wire \delayMatch2_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 ;
  wire \delayMatch2_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ;
  wire \delayMatch2_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ;
  wire \delayMatch2_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ;
  wire \delayMatch2_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ;
  wire \delayMatch2_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ;
  wire \delayMatch2_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ;
  wire \delayMatch2_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ;
  wire \delayMatch2_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 ;
  wire \delayMatch2_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ;
  wire \delayMatch2_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ;
  wire \delayMatch2_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ;
  wire \delayMatch2_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ;
  wire \delayMatch2_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ;
  wire \delayMatch2_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 ;
  wire \delayMatch2_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ;
  wire \delayMatch2_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ;
  wire \delayMatch2_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ;
  wire \delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ;
  wire \delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ;
  wire \delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ;
  wire \delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 ;
  wire \delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ;
  wire \delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ;
  wire \delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ;
  wire \delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ;
  wire \delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0 ;
  wire \delayMatch2_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ;
  wire \delayMatch2_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ;
  wire \delayMatch2_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ;
  wire \delayMatch2_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 ;
  wire \delayMatch2_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ;
  wire \delayMatch2_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ;
  wire \delayMatch2_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ;
  wire \delayMatch2_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ;
  wire [0:0]\delayMatch2_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire negate_reg_reg_reg_gate_n_0;
  wire \negate_reg_reg_reg_n_0_[5] ;
  wire [5:5]p_4_out;
  wire [31:1]quad_correction_after_cast_3;
  wire [27:0]quad_correction_before_add_temp;
  wire [29:3]quad_correction_before_th0;
  wire [26:0]quad_correction_before_th00_in;
  wire reset;
  wire [29:29]x1_p;
  wire \x2_p[11]_i_2__1_n_0 ;
  wire \x2_p[11]_i_3__1_n_0 ;
  wire \x2_p[11]_i_4__1_n_0 ;
  wire \x2_p[11]_i_5__0_n_0 ;
  wire \x2_p[15]_i_2__1_n_0 ;
  wire \x2_p[15]_i_3__1_n_0 ;
  wire \x2_p[15]_i_4__0_n_0 ;
  wire \x2_p[15]_i_5__1_n_0 ;
  wire \x2_p[19]_i_2__1_n_0 ;
  wire \x2_p[19]_i_3__1_n_0 ;
  wire \x2_p[19]_i_4__0_n_0 ;
  wire \x2_p[19]_i_5__0_n_0 ;
  wire \x2_p[23]_i_2__0_n_0 ;
  wire \x2_p[23]_i_3__0_n_0 ;
  wire \x2_p[23]_i_4__0_n_0 ;
  wire \x2_p[23]_i_5__0_n_0 ;
  wire \x2_p[27]_i_2__0_n_0 ;
  wire \x2_p[27]_i_3__0_n_0 ;
  wire \x2_p[27]_i_4__0_n_0 ;
  wire \x2_p[27]_i_5__0_n_0 ;
  wire \x2_p[31]_i_2__0_n_0 ;
  wire \x2_p[31]_i_3__0_n_0 ;
  wire \x2_p[31]_i_4__0_n_0 ;
  wire \x2_p[31]_i_5__0_n_0 ;
  wire \x2_p[3]_i_2__1_n_0 ;
  wire \x2_p[3]_i_3__1_n_0 ;
  wire \x2_p[3]_i_4__1_n_0 ;
  wire \x2_p[3]_i_5__1_n_0 ;
  wire \x2_p[3]_i_6__1_n_0 ;
  wire \x2_p[7]_i_2__0_n_0 ;
  wire \x2_p[7]_i_3__1_n_0 ;
  wire \x2_p[7]_i_4__1_n_0 ;
  wire \x2_p[7]_i_5__1_n_0 ;
  wire \x2_p_reg[11]_i_1__1_n_0 ;
  wire \x2_p_reg[11]_i_1__1_n_1 ;
  wire \x2_p_reg[11]_i_1__1_n_2 ;
  wire \x2_p_reg[11]_i_1__1_n_3 ;
  wire \x2_p_reg[11]_i_1__1_n_4 ;
  wire \x2_p_reg[11]_i_1__1_n_5 ;
  wire \x2_p_reg[11]_i_1__1_n_6 ;
  wire \x2_p_reg[11]_i_1__1_n_7 ;
  wire \x2_p_reg[15]_i_1__1_n_0 ;
  wire \x2_p_reg[15]_i_1__1_n_1 ;
  wire \x2_p_reg[15]_i_1__1_n_2 ;
  wire \x2_p_reg[15]_i_1__1_n_3 ;
  wire \x2_p_reg[15]_i_1__1_n_4 ;
  wire \x2_p_reg[15]_i_1__1_n_5 ;
  wire \x2_p_reg[15]_i_1__1_n_6 ;
  wire \x2_p_reg[15]_i_1__1_n_7 ;
  wire \x2_p_reg[19]_i_1__1_n_0 ;
  wire \x2_p_reg[19]_i_1__1_n_1 ;
  wire \x2_p_reg[19]_i_1__1_n_2 ;
  wire \x2_p_reg[19]_i_1__1_n_3 ;
  wire \x2_p_reg[19]_i_1__1_n_4 ;
  wire \x2_p_reg[19]_i_1__1_n_5 ;
  wire \x2_p_reg[19]_i_1__1_n_6 ;
  wire \x2_p_reg[19]_i_1__1_n_7 ;
  wire \x2_p_reg[23]_i_1__0_n_0 ;
  wire \x2_p_reg[23]_i_1__0_n_1 ;
  wire \x2_p_reg[23]_i_1__0_n_2 ;
  wire \x2_p_reg[23]_i_1__0_n_3 ;
  wire \x2_p_reg[23]_i_1__0_n_4 ;
  wire \x2_p_reg[23]_i_1__0_n_5 ;
  wire \x2_p_reg[23]_i_1__0_n_6 ;
  wire \x2_p_reg[23]_i_1__0_n_7 ;
  wire \x2_p_reg[27]_i_1__0_n_0 ;
  wire \x2_p_reg[27]_i_1__0_n_1 ;
  wire \x2_p_reg[27]_i_1__0_n_2 ;
  wire \x2_p_reg[27]_i_1__0_n_3 ;
  wire \x2_p_reg[27]_i_1__0_n_4 ;
  wire \x2_p_reg[27]_i_1__0_n_5 ;
  wire \x2_p_reg[27]_i_1__0_n_6 ;
  wire \x2_p_reg[27]_i_1__0_n_7 ;
  wire \x2_p_reg[31]_i_1__0_n_1 ;
  wire \x2_p_reg[31]_i_1__0_n_2 ;
  wire \x2_p_reg[31]_i_1__0_n_3 ;
  wire \x2_p_reg[31]_i_1__0_n_4 ;
  wire \x2_p_reg[31]_i_1__0_n_5 ;
  wire \x2_p_reg[31]_i_1__0_n_6 ;
  wire \x2_p_reg[31]_i_1__0_n_7 ;
  wire \x2_p_reg[3]_i_1__1_n_0 ;
  wire \x2_p_reg[3]_i_1__1_n_1 ;
  wire \x2_p_reg[3]_i_1__1_n_2 ;
  wire \x2_p_reg[3]_i_1__1_n_3 ;
  wire \x2_p_reg[3]_i_1__1_n_4 ;
  wire \x2_p_reg[3]_i_1__1_n_5 ;
  wire \x2_p_reg[3]_i_1__1_n_6 ;
  wire \x2_p_reg[3]_i_1__1_n_7 ;
  wire \x2_p_reg[7]_i_1__1_n_0 ;
  wire \x2_p_reg[7]_i_1__1_n_1 ;
  wire \x2_p_reg[7]_i_1__1_n_2 ;
  wire \x2_p_reg[7]_i_1__1_n_3 ;
  wire \x2_p_reg[7]_i_1__1_n_4 ;
  wire \x2_p_reg[7]_i_1__1_n_5 ;
  wire \x2_p_reg[7]_i_1__1_n_6 ;
  wire \x2_p_reg[7]_i_1__1_n_7 ;
  wire \x2_p_reg_n_0_[0] ;
  wire \x2_p_reg_n_0_[10] ;
  wire \x2_p_reg_n_0_[11] ;
  wire \x2_p_reg_n_0_[12] ;
  wire \x2_p_reg_n_0_[13] ;
  wire \x2_p_reg_n_0_[14] ;
  wire \x2_p_reg_n_0_[15] ;
  wire \x2_p_reg_n_0_[16] ;
  wire \x2_p_reg_n_0_[17] ;
  wire \x2_p_reg_n_0_[18] ;
  wire \x2_p_reg_n_0_[19] ;
  wire \x2_p_reg_n_0_[1] ;
  wire \x2_p_reg_n_0_[20] ;
  wire \x2_p_reg_n_0_[21] ;
  wire \x2_p_reg_n_0_[22] ;
  wire \x2_p_reg_n_0_[23] ;
  wire \x2_p_reg_n_0_[24] ;
  wire \x2_p_reg_n_0_[25] ;
  wire \x2_p_reg_n_0_[26] ;
  wire \x2_p_reg_n_0_[27] ;
  wire \x2_p_reg_n_0_[28] ;
  wire \x2_p_reg_n_0_[29] ;
  wire \x2_p_reg_n_0_[2] ;
  wire \x2_p_reg_n_0_[30] ;
  wire \x2_p_reg_n_0_[3] ;
  wire \x2_p_reg_n_0_[4] ;
  wire \x2_p_reg_n_0_[5] ;
  wire \x2_p_reg_n_0_[6] ;
  wire \x2_p_reg_n_0_[7] ;
  wire \x2_p_reg_n_0_[8] ;
  wire \x2_p_reg_n_0_[9] ;
  wire [31:0]x3_p;
  wire \x3_p[11]_i_2__1_n_0 ;
  wire \x3_p[11]_i_3__1_n_0 ;
  wire \x3_p[11]_i_4__1_n_0 ;
  wire \x3_p[11]_i_5__1_n_0 ;
  wire \x3_p[15]_i_2__1_n_0 ;
  wire \x3_p[15]_i_3__1_n_0 ;
  wire \x3_p[15]_i_4__1_n_0 ;
  wire \x3_p[15]_i_5__1_n_0 ;
  wire \x3_p[19]_i_2__1_n_0 ;
  wire \x3_p[19]_i_3__1_n_0 ;
  wire \x3_p[19]_i_4__1_n_0 ;
  wire \x3_p[19]_i_5__1_n_0 ;
  wire \x3_p[23]_i_2__0_n_0 ;
  wire \x3_p[23]_i_3__0_n_0 ;
  wire \x3_p[23]_i_4__0_n_0 ;
  wire \x3_p[23]_i_5__0_n_0 ;
  wire \x3_p[27]_i_2__0_n_0 ;
  wire \x3_p[27]_i_3__0_n_0 ;
  wire \x3_p[27]_i_4__0_n_0 ;
  wire \x3_p[27]_i_5__0_n_0 ;
  wire \x3_p[31]_i_2__0_n_0 ;
  wire \x3_p[31]_i_3__0_n_0 ;
  wire \x3_p[31]_i_4__0_n_0 ;
  wire \x3_p[31]_i_5__0_n_0 ;
  wire \x3_p[3]_i_2__1_n_0 ;
  wire \x3_p[3]_i_3__1_n_0 ;
  wire \x3_p[3]_i_4__1_n_0 ;
  wire \x3_p[3]_i_5__1_n_0 ;
  wire \x3_p[3]_i_6__1_n_0 ;
  wire \x3_p[7]_i_2__1_n_0 ;
  wire \x3_p[7]_i_3__1_n_0 ;
  wire \x3_p[7]_i_4__1_n_0 ;
  wire \x3_p[7]_i_5__1_n_0 ;
  wire \x3_p_reg[11]_i_1__1_n_0 ;
  wire \x3_p_reg[11]_i_1__1_n_1 ;
  wire \x3_p_reg[11]_i_1__1_n_2 ;
  wire \x3_p_reg[11]_i_1__1_n_3 ;
  wire \x3_p_reg[11]_i_1__1_n_4 ;
  wire \x3_p_reg[11]_i_1__1_n_5 ;
  wire \x3_p_reg[11]_i_1__1_n_6 ;
  wire \x3_p_reg[11]_i_1__1_n_7 ;
  wire \x3_p_reg[15]_i_1__1_n_0 ;
  wire \x3_p_reg[15]_i_1__1_n_1 ;
  wire \x3_p_reg[15]_i_1__1_n_2 ;
  wire \x3_p_reg[15]_i_1__1_n_3 ;
  wire \x3_p_reg[15]_i_1__1_n_4 ;
  wire \x3_p_reg[15]_i_1__1_n_5 ;
  wire \x3_p_reg[15]_i_1__1_n_6 ;
  wire \x3_p_reg[15]_i_1__1_n_7 ;
  wire \x3_p_reg[19]_i_1__1_n_0 ;
  wire \x3_p_reg[19]_i_1__1_n_1 ;
  wire \x3_p_reg[19]_i_1__1_n_2 ;
  wire \x3_p_reg[19]_i_1__1_n_3 ;
  wire \x3_p_reg[19]_i_1__1_n_4 ;
  wire \x3_p_reg[19]_i_1__1_n_5 ;
  wire \x3_p_reg[19]_i_1__1_n_6 ;
  wire \x3_p_reg[19]_i_1__1_n_7 ;
  wire \x3_p_reg[23]_i_1__0_n_0 ;
  wire \x3_p_reg[23]_i_1__0_n_1 ;
  wire \x3_p_reg[23]_i_1__0_n_2 ;
  wire \x3_p_reg[23]_i_1__0_n_3 ;
  wire \x3_p_reg[23]_i_1__0_n_4 ;
  wire \x3_p_reg[23]_i_1__0_n_5 ;
  wire \x3_p_reg[23]_i_1__0_n_6 ;
  wire \x3_p_reg[23]_i_1__0_n_7 ;
  wire \x3_p_reg[27]_i_1__0_n_0 ;
  wire \x3_p_reg[27]_i_1__0_n_1 ;
  wire \x3_p_reg[27]_i_1__0_n_2 ;
  wire \x3_p_reg[27]_i_1__0_n_3 ;
  wire \x3_p_reg[27]_i_1__0_n_4 ;
  wire \x3_p_reg[27]_i_1__0_n_5 ;
  wire \x3_p_reg[27]_i_1__0_n_6 ;
  wire \x3_p_reg[27]_i_1__0_n_7 ;
  wire \x3_p_reg[31]_i_1__0_n_1 ;
  wire \x3_p_reg[31]_i_1__0_n_2 ;
  wire \x3_p_reg[31]_i_1__0_n_3 ;
  wire \x3_p_reg[31]_i_1__0_n_4 ;
  wire \x3_p_reg[31]_i_1__0_n_5 ;
  wire \x3_p_reg[31]_i_1__0_n_6 ;
  wire \x3_p_reg[31]_i_1__0_n_7 ;
  wire \x3_p_reg[3]_i_1__1_n_0 ;
  wire \x3_p_reg[3]_i_1__1_n_1 ;
  wire \x3_p_reg[3]_i_1__1_n_2 ;
  wire \x3_p_reg[3]_i_1__1_n_3 ;
  wire \x3_p_reg[3]_i_1__1_n_4 ;
  wire \x3_p_reg[3]_i_1__1_n_5 ;
  wire \x3_p_reg[3]_i_1__1_n_6 ;
  wire \x3_p_reg[3]_i_1__1_n_7 ;
  wire \x3_p_reg[7]_i_1__1_n_0 ;
  wire \x3_p_reg[7]_i_1__1_n_1 ;
  wire \x3_p_reg[7]_i_1__1_n_2 ;
  wire \x3_p_reg[7]_i_1__1_n_3 ;
  wire \x3_p_reg[7]_i_1__1_n_4 ;
  wire \x3_p_reg[7]_i_1__1_n_5 ;
  wire \x3_p_reg[7]_i_1__1_n_6 ;
  wire \x3_p_reg[7]_i_1__1_n_7 ;
  wire [31:4]x4_p;
  wire \x4_p[11]_i_2__1_n_0 ;
  wire \x4_p[11]_i_3__1_n_0 ;
  wire \x4_p[11]_i_4__1_n_0 ;
  wire \x4_p[11]_i_5__1_n_0 ;
  wire \x4_p[15]_i_2__1_n_0 ;
  wire \x4_p[15]_i_3__1_n_0 ;
  wire \x4_p[15]_i_4__1_n_0 ;
  wire \x4_p[15]_i_5__1_n_0 ;
  wire \x4_p[19]_i_2__1_n_0 ;
  wire \x4_p[19]_i_3__1_n_0 ;
  wire \x4_p[19]_i_4__1_n_0 ;
  wire \x4_p[19]_i_5__1_n_0 ;
  wire \x4_p[23]_i_2__0_n_0 ;
  wire \x4_p[23]_i_3__0_n_0 ;
  wire \x4_p[23]_i_4__0_n_0 ;
  wire \x4_p[23]_i_5__0_n_0 ;
  wire \x4_p[27]_i_2__0_n_0 ;
  wire \x4_p[27]_i_3__0_n_0 ;
  wire \x4_p[27]_i_4__0_n_0 ;
  wire \x4_p[27]_i_5__0_n_0 ;
  wire \x4_p[31]_i_2__0_n_0 ;
  wire \x4_p[31]_i_3__0_n_0 ;
  wire \x4_p[31]_i_4__0_n_0 ;
  wire \x4_p[31]_i_5__0_n_0 ;
  wire \x4_p[7]_i_10__1_n_0 ;
  wire \x4_p[7]_i_11__1_n_0 ;
  wire \x4_p[7]_i_3__1_n_0 ;
  wire \x4_p[7]_i_4__1_n_0 ;
  wire \x4_p[7]_i_5__1_n_0 ;
  wire \x4_p[7]_i_6__1_n_0 ;
  wire \x4_p[7]_i_7__1_n_0 ;
  wire \x4_p[7]_i_8__1_n_0 ;
  wire \x4_p[7]_i_9__1_n_0 ;
  wire \x4_p_reg[11]_i_1__1_n_0 ;
  wire \x4_p_reg[11]_i_1__1_n_1 ;
  wire \x4_p_reg[11]_i_1__1_n_2 ;
  wire \x4_p_reg[11]_i_1__1_n_3 ;
  wire \x4_p_reg[11]_i_1__1_n_4 ;
  wire \x4_p_reg[11]_i_1__1_n_5 ;
  wire \x4_p_reg[11]_i_1__1_n_6 ;
  wire \x4_p_reg[11]_i_1__1_n_7 ;
  wire \x4_p_reg[15]_i_1__1_n_0 ;
  wire \x4_p_reg[15]_i_1__1_n_1 ;
  wire \x4_p_reg[15]_i_1__1_n_2 ;
  wire \x4_p_reg[15]_i_1__1_n_3 ;
  wire \x4_p_reg[15]_i_1__1_n_4 ;
  wire \x4_p_reg[15]_i_1__1_n_5 ;
  wire \x4_p_reg[15]_i_1__1_n_6 ;
  wire \x4_p_reg[15]_i_1__1_n_7 ;
  wire \x4_p_reg[19]_i_1__1_n_0 ;
  wire \x4_p_reg[19]_i_1__1_n_1 ;
  wire \x4_p_reg[19]_i_1__1_n_2 ;
  wire \x4_p_reg[19]_i_1__1_n_3 ;
  wire \x4_p_reg[19]_i_1__1_n_4 ;
  wire \x4_p_reg[19]_i_1__1_n_5 ;
  wire \x4_p_reg[19]_i_1__1_n_6 ;
  wire \x4_p_reg[19]_i_1__1_n_7 ;
  wire \x4_p_reg[23]_i_1__0_n_0 ;
  wire \x4_p_reg[23]_i_1__0_n_1 ;
  wire \x4_p_reg[23]_i_1__0_n_2 ;
  wire \x4_p_reg[23]_i_1__0_n_3 ;
  wire \x4_p_reg[23]_i_1__0_n_4 ;
  wire \x4_p_reg[23]_i_1__0_n_5 ;
  wire \x4_p_reg[23]_i_1__0_n_6 ;
  wire \x4_p_reg[23]_i_1__0_n_7 ;
  wire \x4_p_reg[27]_i_1__0_n_0 ;
  wire \x4_p_reg[27]_i_1__0_n_1 ;
  wire \x4_p_reg[27]_i_1__0_n_2 ;
  wire \x4_p_reg[27]_i_1__0_n_3 ;
  wire \x4_p_reg[27]_i_1__0_n_4 ;
  wire \x4_p_reg[27]_i_1__0_n_5 ;
  wire \x4_p_reg[27]_i_1__0_n_6 ;
  wire \x4_p_reg[27]_i_1__0_n_7 ;
  wire \x4_p_reg[31]_i_1__0_n_1 ;
  wire \x4_p_reg[31]_i_1__0_n_2 ;
  wire \x4_p_reg[31]_i_1__0_n_3 ;
  wire \x4_p_reg[31]_i_1__0_n_4 ;
  wire \x4_p_reg[31]_i_1__0_n_5 ;
  wire \x4_p_reg[31]_i_1__0_n_6 ;
  wire \x4_p_reg[31]_i_1__0_n_7 ;
  wire \x4_p_reg[7]_i_1__1_n_0 ;
  wire \x4_p_reg[7]_i_1__1_n_1 ;
  wire \x4_p_reg[7]_i_1__1_n_2 ;
  wire \x4_p_reg[7]_i_1__1_n_3 ;
  wire \x4_p_reg[7]_i_1__1_n_4 ;
  wire \x4_p_reg[7]_i_1__1_n_5 ;
  wire \x4_p_reg[7]_i_1__1_n_6 ;
  wire \x4_p_reg[7]_i_1__1_n_7 ;
  wire \x4_p_reg[7]_i_2__1_n_0 ;
  wire \x4_p_reg[7]_i_2__1_n_1 ;
  wire \x4_p_reg[7]_i_2__1_n_2 ;
  wire \x4_p_reg[7]_i_2__1_n_3 ;
  wire [31:29]y1_p;
  wire \y1_p[29]_i_1__0_n_0 ;
  wire [31:0]y2;
  wire [31:0]y2_p;
  wire \y2_p[10]_i_2__0_n_0 ;
  wire \y2_p[10]_i_3__0_n_0 ;
  wire \y2_p[10]_i_4__0_n_0 ;
  wire \y2_p[10]_i_5__0_n_0 ;
  wire \y2_p[14]_i_2__0_n_0 ;
  wire \y2_p[14]_i_3__0_n_0 ;
  wire \y2_p[14]_i_4__0_n_0 ;
  wire \y2_p[14]_i_5__0_n_0 ;
  wire \y2_p[18]_i_2__0_n_0 ;
  wire \y2_p[18]_i_3__0_n_0 ;
  wire \y2_p[18]_i_4__0_n_0 ;
  wire \y2_p[18]_i_5__0_n_0 ;
  wire \y2_p[22]_i_2__0_n_0 ;
  wire \y2_p[22]_i_3__0_n_0 ;
  wire \y2_p[22]_i_4__0_n_0 ;
  wire \y2_p[22]_i_5__0_n_0 ;
  wire \y2_p[26]_i_2__0_n_0 ;
  wire \y2_p[26]_i_3__0_n_0 ;
  wire \y2_p[26]_i_4__0_n_0 ;
  wire \y2_p[26]_i_5__0_n_0 ;
  wire \y2_p[2]_i_2__2_n_0 ;
  wire \y2_p[2]_i_3__0_n_0 ;
  wire \y2_p[2]_i_4__0_n_0 ;
  wire \y2_p[2]_i_5__0_n_0 ;
  wire \y2_p[30]_i_2__0_n_0 ;
  wire \y2_p[30]_i_3__0_n_0 ;
  wire \y2_p[30]_i_4__0_n_0 ;
  wire \y2_p[30]_i_5__0_n_0 ;
  wire \y2_p[31]_i_2__0_n_0 ;
  wire \y2_p[6]_i_2__0_n_0 ;
  wire \y2_p[6]_i_3__0_n_0 ;
  wire \y2_p[6]_i_4__0_n_0 ;
  wire \y2_p[6]_i_5__0_n_0 ;
  wire \y2_p_reg[10]_i_1__0_n_0 ;
  wire \y2_p_reg[10]_i_1__0_n_1 ;
  wire \y2_p_reg[10]_i_1__0_n_2 ;
  wire \y2_p_reg[10]_i_1__0_n_3 ;
  wire \y2_p_reg[14]_i_1__0_n_0 ;
  wire \y2_p_reg[14]_i_1__0_n_1 ;
  wire \y2_p_reg[14]_i_1__0_n_2 ;
  wire \y2_p_reg[14]_i_1__0_n_3 ;
  wire \y2_p_reg[18]_i_1__0_n_0 ;
  wire \y2_p_reg[18]_i_1__0_n_1 ;
  wire \y2_p_reg[18]_i_1__0_n_2 ;
  wire \y2_p_reg[18]_i_1__0_n_3 ;
  wire \y2_p_reg[22]_i_1__0_n_0 ;
  wire \y2_p_reg[22]_i_1__0_n_1 ;
  wire \y2_p_reg[22]_i_1__0_n_2 ;
  wire \y2_p_reg[22]_i_1__0_n_3 ;
  wire \y2_p_reg[26]_i_1__0_n_0 ;
  wire \y2_p_reg[26]_i_1__0_n_1 ;
  wire \y2_p_reg[26]_i_1__0_n_2 ;
  wire \y2_p_reg[26]_i_1__0_n_3 ;
  wire \y2_p_reg[2]_i_1__0_n_0 ;
  wire \y2_p_reg[2]_i_1__0_n_1 ;
  wire \y2_p_reg[2]_i_1__0_n_2 ;
  wire \y2_p_reg[2]_i_1__0_n_3 ;
  wire \y2_p_reg[30]_i_1__0_n_0 ;
  wire \y2_p_reg[30]_i_1__0_n_1 ;
  wire \y2_p_reg[30]_i_1__0_n_2 ;
  wire \y2_p_reg[30]_i_1__0_n_3 ;
  wire \y2_p_reg[6]_i_1__0_n_0 ;
  wire \y2_p_reg[6]_i_1__0_n_1 ;
  wire \y2_p_reg[6]_i_1__0_n_2 ;
  wire \y2_p_reg[6]_i_1__0_n_3 ;
  wire [31:0]y3;
  wire [31:0]y3_p;
  wire \y3_p[10]_i_2__0_n_0 ;
  wire \y3_p[10]_i_3__0_n_0 ;
  wire \y3_p[10]_i_4__0_n_0 ;
  wire \y3_p[10]_i_5__0_n_0 ;
  wire \y3_p[14]_i_2__0_n_0 ;
  wire \y3_p[14]_i_3__0_n_0 ;
  wire \y3_p[14]_i_4__0_n_0 ;
  wire \y3_p[14]_i_5__0_n_0 ;
  wire \y3_p[18]_i_2__0_n_0 ;
  wire \y3_p[18]_i_3__0_n_0 ;
  wire \y3_p[18]_i_4__0_n_0 ;
  wire \y3_p[18]_i_5__0_n_0 ;
  wire \y3_p[22]_i_2__0_n_0 ;
  wire \y3_p[22]_i_3__0_n_0 ;
  wire \y3_p[22]_i_4__0_n_0 ;
  wire \y3_p[22]_i_5__0_n_0 ;
  wire \y3_p[26]_i_2__0_n_0 ;
  wire \y3_p[26]_i_3__0_n_0 ;
  wire \y3_p[26]_i_4__0_n_0 ;
  wire \y3_p[26]_i_5__0_n_0 ;
  wire \y3_p[2]_i_2__2_n_0 ;
  wire \y3_p[2]_i_3__0_n_0 ;
  wire \y3_p[2]_i_4__0_n_0 ;
  wire \y3_p[2]_i_5__0_n_0 ;
  wire \y3_p[30]_i_2__0_n_0 ;
  wire \y3_p[30]_i_3__0_n_0 ;
  wire \y3_p[30]_i_4__0_n_0 ;
  wire \y3_p[30]_i_5__0_n_0 ;
  wire \y3_p[31]_i_2__0_n_0 ;
  wire \y3_p[6]_i_2__0_n_0 ;
  wire \y3_p[6]_i_3__0_n_0 ;
  wire \y3_p[6]_i_4__0_n_0 ;
  wire \y3_p[6]_i_5__0_n_0 ;
  wire \y3_p_reg[10]_i_1__0_n_0 ;
  wire \y3_p_reg[10]_i_1__0_n_1 ;
  wire \y3_p_reg[10]_i_1__0_n_2 ;
  wire \y3_p_reg[10]_i_1__0_n_3 ;
  wire \y3_p_reg[14]_i_1__0_n_0 ;
  wire \y3_p_reg[14]_i_1__0_n_1 ;
  wire \y3_p_reg[14]_i_1__0_n_2 ;
  wire \y3_p_reg[14]_i_1__0_n_3 ;
  wire \y3_p_reg[18]_i_1__0_n_0 ;
  wire \y3_p_reg[18]_i_1__0_n_1 ;
  wire \y3_p_reg[18]_i_1__0_n_2 ;
  wire \y3_p_reg[18]_i_1__0_n_3 ;
  wire \y3_p_reg[22]_i_1__0_n_0 ;
  wire \y3_p_reg[22]_i_1__0_n_1 ;
  wire \y3_p_reg[22]_i_1__0_n_2 ;
  wire \y3_p_reg[22]_i_1__0_n_3 ;
  wire \y3_p_reg[26]_i_1__0_n_0 ;
  wire \y3_p_reg[26]_i_1__0_n_1 ;
  wire \y3_p_reg[26]_i_1__0_n_2 ;
  wire \y3_p_reg[26]_i_1__0_n_3 ;
  wire \y3_p_reg[2]_i_1__0_n_0 ;
  wire \y3_p_reg[2]_i_1__0_n_1 ;
  wire \y3_p_reg[2]_i_1__0_n_2 ;
  wire \y3_p_reg[2]_i_1__0_n_3 ;
  wire \y3_p_reg[30]_i_1__0_n_0 ;
  wire \y3_p_reg[30]_i_1__0_n_1 ;
  wire \y3_p_reg[30]_i_1__0_n_2 ;
  wire \y3_p_reg[30]_i_1__0_n_3 ;
  wire \y3_p_reg[6]_i_1__0_n_0 ;
  wire \y3_p_reg[6]_i_1__0_n_1 ;
  wire \y3_p_reg[6]_i_1__0_n_2 ;
  wire \y3_p_reg[6]_i_1__0_n_3 ;
  wire [31:0]y4;
  wire [31:0]y4_p;
  wire \y4_p[10]_i_2__0_n_0 ;
  wire \y4_p[10]_i_3__0_n_0 ;
  wire \y4_p[10]_i_4__0_n_0 ;
  wire \y4_p[10]_i_5__0_n_0 ;
  wire \y4_p[14]_i_2__0_n_0 ;
  wire \y4_p[14]_i_3__0_n_0 ;
  wire \y4_p[14]_i_4__0_n_0 ;
  wire \y4_p[14]_i_5__0_n_0 ;
  wire \y4_p[18]_i_2__0_n_0 ;
  wire \y4_p[18]_i_3__0_n_0 ;
  wire \y4_p[18]_i_4__0_n_0 ;
  wire \y4_p[18]_i_5__0_n_0 ;
  wire \y4_p[22]_i_2__0_n_0 ;
  wire \y4_p[22]_i_3__0_n_0 ;
  wire \y4_p[22]_i_4__0_n_0 ;
  wire \y4_p[22]_i_5__0_n_0 ;
  wire \y4_p[26]_i_2__0_n_0 ;
  wire \y4_p[26]_i_3__0_n_0 ;
  wire \y4_p[26]_i_4__0_n_0 ;
  wire \y4_p[26]_i_5__0_n_0 ;
  wire \y4_p[2]_i_2__0_n_0 ;
  wire \y4_p[2]_i_3__0_n_0 ;
  wire \y4_p[2]_i_4__0_n_0 ;
  wire \y4_p[2]_i_5__0_n_0 ;
  wire \y4_p[30]_i_2__0_n_0 ;
  wire \y4_p[30]_i_3__0_n_0 ;
  wire \y4_p[30]_i_4__0_n_0 ;
  wire \y4_p[30]_i_5__0_n_0 ;
  wire \y4_p[31]_i_2__0_n_0 ;
  wire \y4_p[6]_i_2__0_n_0 ;
  wire \y4_p[6]_i_3__0_n_0 ;
  wire \y4_p[6]_i_4__0_n_0 ;
  wire \y4_p[6]_i_5__0_n_0 ;
  wire \y4_p_reg[10]_i_1__0_n_0 ;
  wire \y4_p_reg[10]_i_1__0_n_1 ;
  wire \y4_p_reg[10]_i_1__0_n_2 ;
  wire \y4_p_reg[10]_i_1__0_n_3 ;
  wire \y4_p_reg[14]_i_1__0_n_0 ;
  wire \y4_p_reg[14]_i_1__0_n_1 ;
  wire \y4_p_reg[14]_i_1__0_n_2 ;
  wire \y4_p_reg[14]_i_1__0_n_3 ;
  wire \y4_p_reg[18]_i_1__0_n_0 ;
  wire \y4_p_reg[18]_i_1__0_n_1 ;
  wire \y4_p_reg[18]_i_1__0_n_2 ;
  wire \y4_p_reg[18]_i_1__0_n_3 ;
  wire \y4_p_reg[22]_i_1__0_n_0 ;
  wire \y4_p_reg[22]_i_1__0_n_1 ;
  wire \y4_p_reg[22]_i_1__0_n_2 ;
  wire \y4_p_reg[22]_i_1__0_n_3 ;
  wire \y4_p_reg[26]_i_1__0_n_0 ;
  wire \y4_p_reg[26]_i_1__0_n_1 ;
  wire \y4_p_reg[26]_i_1__0_n_2 ;
  wire \y4_p_reg[26]_i_1__0_n_3 ;
  wire \y4_p_reg[2]_i_1__0_n_0 ;
  wire \y4_p_reg[2]_i_1__0_n_1 ;
  wire \y4_p_reg[2]_i_1__0_n_2 ;
  wire \y4_p_reg[2]_i_1__0_n_3 ;
  wire \y4_p_reg[30]_i_1__0_n_0 ;
  wire \y4_p_reg[30]_i_1__0_n_1 ;
  wire \y4_p_reg[30]_i_1__0_n_2 ;
  wire \y4_p_reg[30]_i_1__0_n_3 ;
  wire \y4_p_reg[6]_i_1__0_n_0 ;
  wire \y4_p_reg[6]_i_1__0_n_1 ;
  wire \y4_p_reg[6]_i_1__0_n_2 ;
  wire \y4_p_reg[6]_i_1__0_n_3 ;
  wire [31:0]y5;
  wire [31:1]y5_p;
  wire \y5_p[10]_i_2__0_n_0 ;
  wire \y5_p[10]_i_3__0_n_0 ;
  wire \y5_p[10]_i_4__0_n_0 ;
  wire \y5_p[10]_i_5__0_n_0 ;
  wire \y5_p[14]_i_2__0_n_0 ;
  wire \y5_p[14]_i_3__0_n_0 ;
  wire \y5_p[14]_i_4__0_n_0 ;
  wire \y5_p[14]_i_5__0_n_0 ;
  wire \y5_p[18]_i_2__0_n_0 ;
  wire \y5_p[18]_i_3__0_n_0 ;
  wire \y5_p[18]_i_4__0_n_0 ;
  wire \y5_p[18]_i_5__0_n_0 ;
  wire \y5_p[22]_i_2__0_n_0 ;
  wire \y5_p[22]_i_3__0_n_0 ;
  wire \y5_p[22]_i_4__0_n_0 ;
  wire \y5_p[22]_i_5__0_n_0 ;
  wire \y5_p[26]_i_2__0_n_0 ;
  wire \y5_p[26]_i_3__0_n_0 ;
  wire \y5_p[26]_i_4__0_n_0 ;
  wire \y5_p[26]_i_5__0_n_0 ;
  wire \y5_p[2]_i_2__0_n_0 ;
  wire \y5_p[2]_i_3__0_n_0 ;
  wire \y5_p[2]_i_4__0_n_0 ;
  wire \y5_p[2]_i_5__0_n_0 ;
  wire \y5_p[30]_i_2__0_n_0 ;
  wire \y5_p[30]_i_3__0_n_0 ;
  wire \y5_p[30]_i_4__0_n_0 ;
  wire \y5_p[30]_i_5__0_n_0 ;
  wire \y5_p[31]_i_2__0_n_0 ;
  wire \y5_p[6]_i_2__0_n_0 ;
  wire \y5_p[6]_i_3__0_n_0 ;
  wire \y5_p[6]_i_4__0_n_0 ;
  wire \y5_p[6]_i_5__0_n_0 ;
  wire \y5_p_reg[10]_i_1__0_n_0 ;
  wire \y5_p_reg[10]_i_1__0_n_1 ;
  wire \y5_p_reg[10]_i_1__0_n_2 ;
  wire \y5_p_reg[10]_i_1__0_n_3 ;
  wire \y5_p_reg[14]_i_1__0_n_0 ;
  wire \y5_p_reg[14]_i_1__0_n_1 ;
  wire \y5_p_reg[14]_i_1__0_n_2 ;
  wire \y5_p_reg[14]_i_1__0_n_3 ;
  wire \y5_p_reg[18]_i_1__0_n_0 ;
  wire \y5_p_reg[18]_i_1__0_n_1 ;
  wire \y5_p_reg[18]_i_1__0_n_2 ;
  wire \y5_p_reg[18]_i_1__0_n_3 ;
  wire \y5_p_reg[22]_i_1__0_n_0 ;
  wire \y5_p_reg[22]_i_1__0_n_1 ;
  wire \y5_p_reg[22]_i_1__0_n_2 ;
  wire \y5_p_reg[22]_i_1__0_n_3 ;
  wire \y5_p_reg[26]_i_1__0_n_0 ;
  wire \y5_p_reg[26]_i_1__0_n_1 ;
  wire \y5_p_reg[26]_i_1__0_n_2 ;
  wire \y5_p_reg[26]_i_1__0_n_3 ;
  wire \y5_p_reg[2]_i_1__0_n_0 ;
  wire \y5_p_reg[2]_i_1__0_n_1 ;
  wire \y5_p_reg[2]_i_1__0_n_2 ;
  wire \y5_p_reg[2]_i_1__0_n_3 ;
  wire \y5_p_reg[30]_i_1__0_n_0 ;
  wire \y5_p_reg[30]_i_1__0_n_1 ;
  wire \y5_p_reg[30]_i_1__0_n_2 ;
  wire \y5_p_reg[30]_i_1__0_n_3 ;
  wire \y5_p_reg[6]_i_1__0_n_0 ;
  wire \y5_p_reg[6]_i_1__0_n_1 ;
  wire \y5_p_reg[6]_i_1__0_n_2 ;
  wire \y5_p_reg[6]_i_1__0_n_3 ;
  wire [31:2]z0;
  wire [31:2]z0_p;
  wire \z0_p[12]_i_3_n_0 ;
  wire \z0_p[12]_i_4_n_0 ;
  wire \z0_p[12]_i_5_n_0 ;
  wire \z0_p[12]_i_6_n_0 ;
  wire \z0_p[16]_i_3_n_0 ;
  wire \z0_p[16]_i_4_n_0 ;
  wire \z0_p[16]_i_5_n_0 ;
  wire \z0_p[16]_i_6_n_0 ;
  wire \z0_p[16]_i_7_n_0 ;
  wire \z0_p[20]_i_3_n_0 ;
  wire \z0_p[20]_i_4__0_n_0 ;
  wire \z0_p[20]_i_5_n_0 ;
  wire \z0_p[20]_i_6_n_0 ;
  wire \z0_p[20]_i_7_n_0 ;
  wire \z0_p[24]_i_3_n_0 ;
  wire \z0_p[24]_i_4_n_0 ;
  wire \z0_p[24]_i_5_n_0 ;
  wire \z0_p[24]_i_6_n_0 ;
  wire \z0_p[24]_i_7_n_0 ;
  wire \z0_p[24]_i_8_n_0 ;
  wire \z0_p[28]_i_3_n_0 ;
  wire \z0_p[28]_i_4_n_0 ;
  wire \z0_p[28]_i_5_n_0 ;
  wire \z0_p[28]_i_6_n_0 ;
  wire \z0_p[28]_i_7_n_0 ;
  wire \z0_p[28]_i_8_n_0 ;
  wire \z0_p[28]_i_9_n_0 ;
  wire \z0_p[31]_i_10_n_0 ;
  wire \z0_p[31]_i_11__0_n_0 ;
  wire \z0_p[31]_i_12__2_n_0 ;
  wire \z0_p[31]_i_13__2_n_0 ;
  wire \z0_p[31]_i_14_n_0 ;
  wire \z0_p[31]_i_15__2_n_0 ;
  wire \z0_p[31]_i_16__2_n_0 ;
  wire \z0_p[31]_i_17__2_n_0 ;
  wire \z0_p[31]_i_19_n_0 ;
  wire \z0_p[31]_i_20_n_0 ;
  wire \z0_p[31]_i_21_n_0 ;
  wire \z0_p[31]_i_22_n_0 ;
  wire \z0_p[31]_i_23__2_n_0 ;
  wire \z0_p[31]_i_24__2_n_0 ;
  wire \z0_p[31]_i_25__2_n_0 ;
  wire \z0_p[31]_i_27__0_n_0 ;
  wire \z0_p[31]_i_28__2_n_0 ;
  wire \z0_p[31]_i_29_n_0 ;
  wire \z0_p[31]_i_30_n_0 ;
  wire \z0_p[31]_i_31__0_n_0 ;
  wire \z0_p[31]_i_32_n_0 ;
  wire \z0_p[31]_i_33_n_0 ;
  wire \z0_p[31]_i_34_n_0 ;
  wire \z0_p[31]_i_35_n_0 ;
  wire \z0_p[31]_i_9__0_n_0 ;
  wire \z0_p[5]_i_10_n_0 ;
  wire \z0_p[5]_i_12_n_0 ;
  wire \z0_p[5]_i_13_n_0 ;
  wire \z0_p[5]_i_15_n_0 ;
  wire \z0_p[5]_i_16_n_0 ;
  wire \z0_p[5]_i_17_n_0 ;
  wire \z0_p[5]_i_19_n_0 ;
  wire \z0_p[5]_i_20_n_0 ;
  wire \z0_p[5]_i_21_n_0 ;
  wire \z0_p[5]_i_22_n_0 ;
  wire \z0_p[5]_i_23_n_0 ;
  wire \z0_p[5]_i_24_n_0 ;
  wire \z0_p[5]_i_25_n_0 ;
  wire \z0_p[5]_i_26_n_0 ;
  wire \z0_p[5]_i_28_n_0 ;
  wire \z0_p[5]_i_30_n_0 ;
  wire \z0_p[5]_i_31_n_0 ;
  wire \z0_p[5]_i_32_n_0 ;
  wire \z0_p[5]_i_33_n_0 ;
  wire \z0_p[5]_i_37_n_0 ;
  wire \z0_p[5]_i_38_n_0 ;
  wire \z0_p[5]_i_39_n_0 ;
  wire \z0_p[5]_i_40_n_0 ;
  wire \z0_p[5]_i_41_n_0 ;
  wire \z0_p[5]_i_42_n_0 ;
  wire \z0_p[5]_i_44_n_0 ;
  wire \z0_p[5]_i_45_n_0 ;
  wire \z0_p[5]_i_46_n_0 ;
  wire \z0_p[5]_i_48_n_0 ;
  wire \z0_p[5]_i_49_n_0 ;
  wire \z0_p[5]_i_50_n_0 ;
  wire \z0_p[5]_i_51_n_0 ;
  wire \z0_p[5]_i_56_n_0 ;
  wire \z0_p[5]_i_57_n_0 ;
  wire \z0_p[5]_i_58_n_0 ;
  wire \z0_p[5]_i_59_n_0 ;
  wire \z0_p[5]_i_5_n_0 ;
  wire \z0_p[5]_i_60_n_0 ;
  wire \z0_p[5]_i_61_n_0 ;
  wire \z0_p[5]_i_62_n_0 ;
  wire \z0_p[5]_i_63_n_0 ;
  wire \z0_p[5]_i_64_n_0 ;
  wire \z0_p[5]_i_65_n_0 ;
  wire \z0_p[5]_i_66_n_0 ;
  wire \z0_p[5]_i_67_n_0 ;
  wire \z0_p[5]_i_68_n_0 ;
  wire \z0_p[5]_i_69_n_0 ;
  wire \z0_p[5]_i_6_n_0 ;
  wire \z0_p[5]_i_7_n_0 ;
  wire \z0_p[5]_i_8_n_0 ;
  wire \z0_p[5]_i_9_n_0 ;
  wire \z0_p[8]_i_3_n_0 ;
  wire \z0_p[8]_i_4_n_0 ;
  wire \z0_p[8]_i_5_n_0 ;
  wire \z0_p_reg[12]_i_2_n_0 ;
  wire \z0_p_reg[12]_i_2_n_1 ;
  wire \z0_p_reg[12]_i_2_n_2 ;
  wire \z0_p_reg[12]_i_2_n_3 ;
  wire \z0_p_reg[16]_i_2_n_0 ;
  wire \z0_p_reg[16]_i_2_n_1 ;
  wire \z0_p_reg[16]_i_2_n_2 ;
  wire \z0_p_reg[16]_i_2_n_3 ;
  wire \z0_p_reg[20]_i_2__0_n_0 ;
  wire \z0_p_reg[20]_i_2__0_n_1 ;
  wire \z0_p_reg[20]_i_2__0_n_2 ;
  wire \z0_p_reg[20]_i_2__0_n_3 ;
  wire \z0_p_reg[24]_i_2_n_0 ;
  wire \z0_p_reg[24]_i_2_n_1 ;
  wire \z0_p_reg[24]_i_2_n_2 ;
  wire \z0_p_reg[24]_i_2_n_3 ;
  wire \z0_p_reg[28]_i_2_n_0 ;
  wire \z0_p_reg[28]_i_2_n_1 ;
  wire \z0_p_reg[28]_i_2_n_2 ;
  wire \z0_p_reg[28]_i_2_n_3 ;
  wire \z0_p_reg[31]_i_18_n_0 ;
  wire \z0_p_reg[31]_i_18_n_1 ;
  wire \z0_p_reg[31]_i_18_n_2 ;
  wire \z0_p_reg[31]_i_18_n_3 ;
  wire \z0_p_reg[31]_i_26_n_0 ;
  wire \z0_p_reg[31]_i_26_n_1 ;
  wire \z0_p_reg[31]_i_26_n_2 ;
  wire \z0_p_reg[31]_i_26_n_3 ;
  wire \z0_p_reg[31]_i_3__0_n_1 ;
  wire \z0_p_reg[31]_i_3__0_n_2 ;
  wire \z0_p_reg[31]_i_3__0_n_3 ;
  wire \z0_p_reg[31]_i_4__0_n_2 ;
  wire \z0_p_reg[31]_i_4__0_n_3 ;
  wire \z0_p_reg[31]_i_8_n_0 ;
  wire \z0_p_reg[31]_i_8_n_1 ;
  wire \z0_p_reg[31]_i_8_n_2 ;
  wire \z0_p_reg[31]_i_8_n_3 ;
  wire \z0_p_reg[5]_i_11_n_0 ;
  wire \z0_p_reg[5]_i_11_n_1 ;
  wire \z0_p_reg[5]_i_11_n_2 ;
  wire \z0_p_reg[5]_i_11_n_3 ;
  wire \z0_p_reg[5]_i_18_n_0 ;
  wire \z0_p_reg[5]_i_18_n_1 ;
  wire \z0_p_reg[5]_i_18_n_2 ;
  wire \z0_p_reg[5]_i_18_n_3 ;
  wire \z0_p_reg[5]_i_27_n_0 ;
  wire \z0_p_reg[5]_i_27_n_1 ;
  wire \z0_p_reg[5]_i_27_n_2 ;
  wire \z0_p_reg[5]_i_27_n_3 ;
  wire \z0_p_reg[5]_i_2__1_n_1 ;
  wire \z0_p_reg[5]_i_2__1_n_2 ;
  wire \z0_p_reg[5]_i_2__1_n_3 ;
  wire \z0_p_reg[5]_i_36_n_0 ;
  wire \z0_p_reg[5]_i_36_n_1 ;
  wire \z0_p_reg[5]_i_36_n_2 ;
  wire \z0_p_reg[5]_i_36_n_3 ;
  wire \z0_p_reg[5]_i_3_n_1 ;
  wire \z0_p_reg[5]_i_3_n_2 ;
  wire \z0_p_reg[5]_i_3_n_3 ;
  wire \z0_p_reg[5]_i_43_n_0 ;
  wire \z0_p_reg[5]_i_43_n_1 ;
  wire \z0_p_reg[5]_i_43_n_2 ;
  wire \z0_p_reg[5]_i_43_n_3 ;
  wire \z0_p_reg[5]_i_4_n_0 ;
  wire \z0_p_reg[5]_i_4_n_1 ;
  wire \z0_p_reg[5]_i_4_n_2 ;
  wire \z0_p_reg[5]_i_4_n_3 ;
  wire \z0_p_reg[8]_i_2_n_0 ;
  wire \z0_p_reg[8]_i_2_n_1 ;
  wire \z0_p_reg[8]_i_2_n_2 ;
  wire \z0_p_reg[8]_i_2_n_3 ;
  wire [31:2]z1_p;
  wire \z1_p[12]_i_2__0_n_0 ;
  wire \z1_p[12]_i_3__0_n_0 ;
  wire \z1_p[12]_i_4__0_n_0 ;
  wire \z1_p[12]_i_5__0_n_0 ;
  wire \z1_p[12]_i_6__0_n_0 ;
  wire \z1_p[12]_i_7__0_n_0 ;
  wire \z1_p[16]_i_2__0_n_0 ;
  wire \z1_p[16]_i_3__0_n_0 ;
  wire \z1_p[16]_i_4__0_n_0 ;
  wire \z1_p[16]_i_5__0_n_0 ;
  wire \z1_p[20]_i_2__1_n_0 ;
  wire \z1_p[20]_i_3__0_n_0 ;
  wire \z1_p[20]_i_4__1_n_0 ;
  wire \z1_p[20]_i_5__0_n_0 ;
  wire \z1_p[20]_i_6__0_n_0 ;
  wire \z1_p[24]_i_2__0_n_0 ;
  wire \z1_p[24]_i_3__0_n_0 ;
  wire \z1_p[24]_i_4__0_n_0 ;
  wire \z1_p[24]_i_5__0_n_0 ;
  wire \z1_p[24]_i_6__0_n_0 ;
  wire \z1_p[28]_i_2__0_n_0 ;
  wire \z1_p[28]_i_3__0_n_0 ;
  wire \z1_p[28]_i_4__0_n_0 ;
  wire \z1_p[28]_i_5__0_n_0 ;
  wire \z1_p[28]_i_6__0_n_0 ;
  wire \z1_p[31]_i_2__0_n_0 ;
  wire \z1_p[31]_i_3__0_n_0 ;
  wire \z1_p[31]_i_4__0_n_0 ;
  wire \z1_p[4]_i_2__0_n_0 ;
  wire \z1_p[4]_i_3__0_n_0 ;
  wire \z1_p[4]_i_4__0_n_0 ;
  wire \z1_p[4]_i_5__0_n_0 ;
  wire \z1_p[8]_i_2__0_n_0 ;
  wire \z1_p[8]_i_3__0_n_0 ;
  wire \z1_p[8]_i_4__0_n_0 ;
  wire \z1_p[8]_i_5__0_n_0 ;
  wire \z1_p[8]_i_6__0_n_0 ;
  wire \z1_p[8]_i_7__0_n_0 ;
  wire \z1_p_reg[12]_i_1__0_n_0 ;
  wire \z1_p_reg[12]_i_1__0_n_1 ;
  wire \z1_p_reg[12]_i_1__0_n_2 ;
  wire \z1_p_reg[12]_i_1__0_n_3 ;
  wire \z1_p_reg[12]_i_1__0_n_4 ;
  wire \z1_p_reg[12]_i_1__0_n_5 ;
  wire \z1_p_reg[12]_i_1__0_n_6 ;
  wire \z1_p_reg[12]_i_1__0_n_7 ;
  wire \z1_p_reg[16]_i_1__0_n_0 ;
  wire \z1_p_reg[16]_i_1__0_n_1 ;
  wire \z1_p_reg[16]_i_1__0_n_2 ;
  wire \z1_p_reg[16]_i_1__0_n_3 ;
  wire \z1_p_reg[16]_i_1__0_n_4 ;
  wire \z1_p_reg[16]_i_1__0_n_5 ;
  wire \z1_p_reg[16]_i_1__0_n_6 ;
  wire \z1_p_reg[16]_i_1__0_n_7 ;
  wire \z1_p_reg[20]_i_1__1_n_0 ;
  wire \z1_p_reg[20]_i_1__1_n_1 ;
  wire \z1_p_reg[20]_i_1__1_n_2 ;
  wire \z1_p_reg[20]_i_1__1_n_3 ;
  wire \z1_p_reg[20]_i_1__1_n_4 ;
  wire \z1_p_reg[20]_i_1__1_n_5 ;
  wire \z1_p_reg[20]_i_1__1_n_6 ;
  wire \z1_p_reg[20]_i_1__1_n_7 ;
  wire \z1_p_reg[24]_i_1__0_n_0 ;
  wire \z1_p_reg[24]_i_1__0_n_1 ;
  wire \z1_p_reg[24]_i_1__0_n_2 ;
  wire \z1_p_reg[24]_i_1__0_n_3 ;
  wire \z1_p_reg[24]_i_1__0_n_4 ;
  wire \z1_p_reg[24]_i_1__0_n_5 ;
  wire \z1_p_reg[24]_i_1__0_n_6 ;
  wire \z1_p_reg[24]_i_1__0_n_7 ;
  wire \z1_p_reg[28]_i_1__0_n_0 ;
  wire \z1_p_reg[28]_i_1__0_n_1 ;
  wire \z1_p_reg[28]_i_1__0_n_2 ;
  wire \z1_p_reg[28]_i_1__0_n_3 ;
  wire \z1_p_reg[28]_i_1__0_n_4 ;
  wire \z1_p_reg[28]_i_1__0_n_5 ;
  wire \z1_p_reg[28]_i_1__0_n_6 ;
  wire \z1_p_reg[28]_i_1__0_n_7 ;
  wire \z1_p_reg[31]_i_1__0_n_2 ;
  wire \z1_p_reg[31]_i_1__0_n_3 ;
  wire \z1_p_reg[31]_i_1__0_n_5 ;
  wire \z1_p_reg[31]_i_1__0_n_6 ;
  wire \z1_p_reg[31]_i_1__0_n_7 ;
  wire \z1_p_reg[4]_i_1__0_n_0 ;
  wire \z1_p_reg[4]_i_1__0_n_1 ;
  wire \z1_p_reg[4]_i_1__0_n_2 ;
  wire \z1_p_reg[4]_i_1__0_n_3 ;
  wire \z1_p_reg[4]_i_1__0_n_4 ;
  wire \z1_p_reg[4]_i_1__0_n_5 ;
  wire \z1_p_reg[4]_i_1__0_n_6 ;
  wire \z1_p_reg[8]_i_1__0_n_0 ;
  wire \z1_p_reg[8]_i_1__0_n_1 ;
  wire \z1_p_reg[8]_i_1__0_n_2 ;
  wire \z1_p_reg[8]_i_1__0_n_3 ;
  wire \z1_p_reg[8]_i_1__0_n_4 ;
  wire \z1_p_reg[8]_i_1__0_n_5 ;
  wire \z1_p_reg[8]_i_1__0_n_6 ;
  wire \z1_p_reg[8]_i_1__0_n_7 ;
  wire [31:0]z2_p;
  wire \z2_p[0]_i_1__1_n_0 ;
  wire \z2_p[12]_i_2__1_n_0 ;
  wire \z2_p[12]_i_3__1_n_0 ;
  wire \z2_p[12]_i_4__1_n_0 ;
  wire \z2_p[12]_i_5__1_n_0 ;
  wire \z2_p[12]_i_6__0_n_0 ;
  wire \z2_p[12]_i_7__1_n_0 ;
  wire \z2_p[16]_i_2__1_n_0 ;
  wire \z2_p[16]_i_3__0_n_0 ;
  wire \z2_p[16]_i_4__1_n_0 ;
  wire \z2_p[16]_i_5__1_n_0 ;
  wire \z2_p[16]_i_6__1_n_0 ;
  wire \z2_p[16]_i_7__0_n_0 ;
  wire \z2_p[20]_i_2__0_n_0 ;
  wire \z2_p[20]_i_3__1_n_0 ;
  wire \z2_p[20]_i_4__1_n_0 ;
  wire \z2_p[20]_i_5__1_n_0 ;
  wire \z2_p[20]_i_6__1_n_0 ;
  wire \z2_p[24]_i_2__0_n_0 ;
  wire \z2_p[24]_i_3__0_n_0 ;
  wire \z2_p[24]_i_4__0_n_0 ;
  wire \z2_p[24]_i_5__0_n_0 ;
  wire \z2_p[24]_i_6__0_n_0 ;
  wire \z2_p[24]_i_7__0_n_0 ;
  wire \z2_p[28]_i_2__0_n_0 ;
  wire \z2_p[28]_i_3__0_n_0 ;
  wire \z2_p[28]_i_4__0_n_0 ;
  wire \z2_p[28]_i_5__0_n_0 ;
  wire \z2_p[28]_i_6__0_n_0 ;
  wire \z2_p[31]_i_2__0_n_0 ;
  wire \z2_p[31]_i_3__0_n_0 ;
  wire \z2_p[31]_i_4__0_n_0 ;
  wire \z2_p[31]_i_5__0_n_0 ;
  wire \z2_p[4]_i_2__1_n_0 ;
  wire \z2_p[4]_i_3__1_n_0 ;
  wire \z2_p[4]_i_4__0_n_0 ;
  wire \z2_p[4]_i_5__1_n_0 ;
  wire \z2_p[4]_i_6__0_n_0 ;
  wire \z2_p[4]_i_7__1_n_0 ;
  wire \z2_p[8]_i_2__1_n_0 ;
  wire \z2_p[8]_i_3__1_n_0 ;
  wire \z2_p[8]_i_4__1_n_0 ;
  wire \z2_p[8]_i_5__1_n_0 ;
  wire \z2_p_reg[12]_i_1__1_n_0 ;
  wire \z2_p_reg[12]_i_1__1_n_1 ;
  wire \z2_p_reg[12]_i_1__1_n_2 ;
  wire \z2_p_reg[12]_i_1__1_n_3 ;
  wire \z2_p_reg[12]_i_1__1_n_4 ;
  wire \z2_p_reg[12]_i_1__1_n_5 ;
  wire \z2_p_reg[12]_i_1__1_n_6 ;
  wire \z2_p_reg[12]_i_1__1_n_7 ;
  wire \z2_p_reg[16]_i_1__1_n_0 ;
  wire \z2_p_reg[16]_i_1__1_n_1 ;
  wire \z2_p_reg[16]_i_1__1_n_2 ;
  wire \z2_p_reg[16]_i_1__1_n_3 ;
  wire \z2_p_reg[16]_i_1__1_n_4 ;
  wire \z2_p_reg[16]_i_1__1_n_5 ;
  wire \z2_p_reg[16]_i_1__1_n_6 ;
  wire \z2_p_reg[16]_i_1__1_n_7 ;
  wire \z2_p_reg[20]_i_1__1_n_0 ;
  wire \z2_p_reg[20]_i_1__1_n_1 ;
  wire \z2_p_reg[20]_i_1__1_n_2 ;
  wire \z2_p_reg[20]_i_1__1_n_3 ;
  wire \z2_p_reg[20]_i_1__1_n_4 ;
  wire \z2_p_reg[20]_i_1__1_n_5 ;
  wire \z2_p_reg[20]_i_1__1_n_6 ;
  wire \z2_p_reg[20]_i_1__1_n_7 ;
  wire \z2_p_reg[24]_i_1__0_n_0 ;
  wire \z2_p_reg[24]_i_1__0_n_1 ;
  wire \z2_p_reg[24]_i_1__0_n_2 ;
  wire \z2_p_reg[24]_i_1__0_n_3 ;
  wire \z2_p_reg[24]_i_1__0_n_4 ;
  wire \z2_p_reg[24]_i_1__0_n_5 ;
  wire \z2_p_reg[24]_i_1__0_n_6 ;
  wire \z2_p_reg[24]_i_1__0_n_7 ;
  wire \z2_p_reg[28]_i_1__0_n_0 ;
  wire \z2_p_reg[28]_i_1__0_n_1 ;
  wire \z2_p_reg[28]_i_1__0_n_2 ;
  wire \z2_p_reg[28]_i_1__0_n_3 ;
  wire \z2_p_reg[28]_i_1__0_n_4 ;
  wire \z2_p_reg[28]_i_1__0_n_5 ;
  wire \z2_p_reg[28]_i_1__0_n_6 ;
  wire \z2_p_reg[28]_i_1__0_n_7 ;
  wire \z2_p_reg[31]_i_1__0_n_2 ;
  wire \z2_p_reg[31]_i_1__0_n_3 ;
  wire \z2_p_reg[31]_i_1__0_n_5 ;
  wire \z2_p_reg[31]_i_1__0_n_6 ;
  wire \z2_p_reg[31]_i_1__0_n_7 ;
  wire \z2_p_reg[4]_i_1__1_n_0 ;
  wire \z2_p_reg[4]_i_1__1_n_1 ;
  wire \z2_p_reg[4]_i_1__1_n_2 ;
  wire \z2_p_reg[4]_i_1__1_n_3 ;
  wire \z2_p_reg[4]_i_1__1_n_4 ;
  wire \z2_p_reg[4]_i_1__1_n_5 ;
  wire \z2_p_reg[4]_i_1__1_n_6 ;
  wire \z2_p_reg[4]_i_1__1_n_7 ;
  wire \z2_p_reg[8]_i_1__1_n_0 ;
  wire \z2_p_reg[8]_i_1__1_n_1 ;
  wire \z2_p_reg[8]_i_1__1_n_2 ;
  wire \z2_p_reg[8]_i_1__1_n_3 ;
  wire \z2_p_reg[8]_i_1__1_n_4 ;
  wire \z2_p_reg[8]_i_1__1_n_5 ;
  wire \z2_p_reg[8]_i_1__1_n_6 ;
  wire \z2_p_reg[8]_i_1__1_n_7 ;
  wire [31:0]z3_p;
  wire \z3_p[0]_i_1__1_n_0 ;
  wire \z3_p[12]_i_2__1_n_0 ;
  wire \z3_p[12]_i_3__1_n_0 ;
  wire \z3_p[12]_i_4__0_n_0 ;
  wire \z3_p[12]_i_5__1_n_0 ;
  wire \z3_p[12]_i_6__1_n_0 ;
  wire \z3_p[12]_i_7__1_n_0 ;
  wire \z3_p[16]_i_2__0_n_0 ;
  wire \z3_p[16]_i_3__1_n_0 ;
  wire \z3_p[16]_i_4__1_n_0 ;
  wire \z3_p[16]_i_5__1_n_0 ;
  wire \z3_p[16]_i_6__0_n_0 ;
  wire \z3_p[20]_i_2__0_n_0 ;
  wire \z3_p[20]_i_3__1_n_0 ;
  wire \z3_p[20]_i_4__1_n_0 ;
  wire \z3_p[20]_i_5__1_n_0 ;
  wire \z3_p[20]_i_6__1_n_0 ;
  wire \z3_p[24]_i_2__0_n_0 ;
  wire \z3_p[24]_i_3__0_n_0 ;
  wire \z3_p[24]_i_4__0_n_0 ;
  wire \z3_p[24]_i_5__0_n_0 ;
  wire \z3_p[24]_i_6__0_n_0 ;
  wire \z3_p[24]_i_7__0_n_0 ;
  wire \z3_p[28]_i_2__0_n_0 ;
  wire \z3_p[28]_i_3__0_n_0 ;
  wire \z3_p[28]_i_4__0_n_0 ;
  wire \z3_p[28]_i_5__0_n_0 ;
  wire \z3_p[31]_i_2__0_n_0 ;
  wire \z3_p[31]_i_3__0_n_0 ;
  wire \z3_p[31]_i_4__0_n_0 ;
  wire \z3_p[31]_i_5__0_n_0 ;
  wire \z3_p[4]_i_2__1_n_0 ;
  wire \z3_p[4]_i_3__1_n_0 ;
  wire \z3_p[4]_i_4__0_n_0 ;
  wire \z3_p[4]_i_5__1_n_0 ;
  wire \z3_p[4]_i_6__1_n_0 ;
  wire \z3_p[8]_i_2__1_n_0 ;
  wire \z3_p[8]_i_3__1_n_0 ;
  wire \z3_p[8]_i_4__0_n_0 ;
  wire \z3_p[8]_i_5__0_n_0 ;
  wire \z3_p_reg[12]_i_1__1_n_0 ;
  wire \z3_p_reg[12]_i_1__1_n_1 ;
  wire \z3_p_reg[12]_i_1__1_n_2 ;
  wire \z3_p_reg[12]_i_1__1_n_3 ;
  wire \z3_p_reg[12]_i_1__1_n_4 ;
  wire \z3_p_reg[12]_i_1__1_n_5 ;
  wire \z3_p_reg[12]_i_1__1_n_6 ;
  wire \z3_p_reg[12]_i_1__1_n_7 ;
  wire \z3_p_reg[16]_i_1__1_n_0 ;
  wire \z3_p_reg[16]_i_1__1_n_1 ;
  wire \z3_p_reg[16]_i_1__1_n_2 ;
  wire \z3_p_reg[16]_i_1__1_n_3 ;
  wire \z3_p_reg[16]_i_1__1_n_4 ;
  wire \z3_p_reg[16]_i_1__1_n_5 ;
  wire \z3_p_reg[16]_i_1__1_n_6 ;
  wire \z3_p_reg[16]_i_1__1_n_7 ;
  wire \z3_p_reg[20]_i_1__1_n_0 ;
  wire \z3_p_reg[20]_i_1__1_n_1 ;
  wire \z3_p_reg[20]_i_1__1_n_2 ;
  wire \z3_p_reg[20]_i_1__1_n_3 ;
  wire \z3_p_reg[20]_i_1__1_n_4 ;
  wire \z3_p_reg[20]_i_1__1_n_5 ;
  wire \z3_p_reg[20]_i_1__1_n_6 ;
  wire \z3_p_reg[20]_i_1__1_n_7 ;
  wire \z3_p_reg[24]_i_1__0_n_0 ;
  wire \z3_p_reg[24]_i_1__0_n_1 ;
  wire \z3_p_reg[24]_i_1__0_n_2 ;
  wire \z3_p_reg[24]_i_1__0_n_3 ;
  wire \z3_p_reg[24]_i_1__0_n_4 ;
  wire \z3_p_reg[24]_i_1__0_n_5 ;
  wire \z3_p_reg[24]_i_1__0_n_6 ;
  wire \z3_p_reg[24]_i_1__0_n_7 ;
  wire \z3_p_reg[28]_i_1__0_n_0 ;
  wire \z3_p_reg[28]_i_1__0_n_1 ;
  wire \z3_p_reg[28]_i_1__0_n_2 ;
  wire \z3_p_reg[28]_i_1__0_n_3 ;
  wire \z3_p_reg[28]_i_1__0_n_4 ;
  wire \z3_p_reg[28]_i_1__0_n_5 ;
  wire \z3_p_reg[28]_i_1__0_n_6 ;
  wire \z3_p_reg[28]_i_1__0_n_7 ;
  wire \z3_p_reg[31]_i_1__0_n_2 ;
  wire \z3_p_reg[31]_i_1__0_n_3 ;
  wire \z3_p_reg[31]_i_1__0_n_5 ;
  wire \z3_p_reg[31]_i_1__0_n_6 ;
  wire \z3_p_reg[31]_i_1__0_n_7 ;
  wire \z3_p_reg[4]_i_1__1_n_0 ;
  wire \z3_p_reg[4]_i_1__1_n_1 ;
  wire \z3_p_reg[4]_i_1__1_n_2 ;
  wire \z3_p_reg[4]_i_1__1_n_3 ;
  wire \z3_p_reg[4]_i_1__1_n_4 ;
  wire \z3_p_reg[4]_i_1__1_n_5 ;
  wire \z3_p_reg[4]_i_1__1_n_6 ;
  wire \z3_p_reg[4]_i_1__1_n_7 ;
  wire \z3_p_reg[8]_i_1__1_n_0 ;
  wire \z3_p_reg[8]_i_1__1_n_1 ;
  wire \z3_p_reg[8]_i_1__1_n_2 ;
  wire \z3_p_reg[8]_i_1__1_n_3 ;
  wire \z3_p_reg[8]_i_1__1_n_4 ;
  wire \z3_p_reg[8]_i_1__1_n_5 ;
  wire \z3_p_reg[8]_i_1__1_n_6 ;
  wire \z3_p_reg[8]_i_1__1_n_7 ;
  wire [31:31]z4_p;
  wire \z4_p[31]_i_10__0_n_0 ;
  wire \z4_p[31]_i_11__0_n_0 ;
  wire \z4_p[31]_i_13__0_n_0 ;
  wire \z4_p[31]_i_14__0_n_0 ;
  wire \z4_p[31]_i_15__0_n_0 ;
  wire \z4_p[31]_i_16__0_n_0 ;
  wire \z4_p[31]_i_18__0_n_0 ;
  wire \z4_p[31]_i_19__0_n_0 ;
  wire \z4_p[31]_i_20__0_n_0 ;
  wire \z4_p[31]_i_21__0_n_0 ;
  wire \z4_p[31]_i_22__0_n_0 ;
  wire \z4_p[31]_i_23__0_n_0 ;
  wire \z4_p[31]_i_25__0_n_0 ;
  wire \z4_p[31]_i_26__0_n_0 ;
  wire \z4_p[31]_i_27__0_n_0 ;
  wire \z4_p[31]_i_28__0_n_0 ;
  wire \z4_p[31]_i_29__0_n_0 ;
  wire \z4_p[31]_i_30__0_n_0 ;
  wire \z4_p[31]_i_32__0_n_0 ;
  wire \z4_p[31]_i_33__0_n_0 ;
  wire \z4_p[31]_i_34__0_n_0 ;
  wire \z4_p[31]_i_35__0_n_0 ;
  wire \z4_p[31]_i_36__0_n_0 ;
  wire \z4_p[31]_i_38__0_n_0 ;
  wire \z4_p[31]_i_39__0_n_0 ;
  wire \z4_p[31]_i_3__0_n_0 ;
  wire \z4_p[31]_i_40__0_n_0 ;
  wire \z4_p[31]_i_41__0_n_0 ;
  wire \z4_p[31]_i_42__0_n_0 ;
  wire \z4_p[31]_i_43__0_n_0 ;
  wire \z4_p[31]_i_44__0_n_0 ;
  wire \z4_p[31]_i_45__0_n_0 ;
  wire \z4_p[31]_i_46__0_n_0 ;
  wire \z4_p[31]_i_47__0_n_0 ;
  wire \z4_p[31]_i_48__0_n_0 ;
  wire \z4_p[31]_i_49__0_n_0 ;
  wire \z4_p[31]_i_4__0_n_0 ;
  wire \z4_p[31]_i_5__0_n_0 ;
  wire \z4_p[31]_i_7__0_n_0 ;
  wire \z4_p[31]_i_8__0_n_0 ;
  wire \z4_p[31]_i_9__0_n_0 ;
  wire \z4_p_reg[31]_i_12__0_n_0 ;
  wire \z4_p_reg[31]_i_12__0_n_1 ;
  wire \z4_p_reg[31]_i_12__0_n_2 ;
  wire \z4_p_reg[31]_i_12__0_n_3 ;
  wire \z4_p_reg[31]_i_17__0_n_0 ;
  wire \z4_p_reg[31]_i_17__0_n_1 ;
  wire \z4_p_reg[31]_i_17__0_n_2 ;
  wire \z4_p_reg[31]_i_17__0_n_3 ;
  wire \z4_p_reg[31]_i_1__0_n_2 ;
  wire \z4_p_reg[31]_i_1__0_n_3 ;
  wire \z4_p_reg[31]_i_1__0_n_5 ;
  wire \z4_p_reg[31]_i_1__0_n_6 ;
  wire \z4_p_reg[31]_i_24__0_n_0 ;
  wire \z4_p_reg[31]_i_24__0_n_1 ;
  wire \z4_p_reg[31]_i_24__0_n_2 ;
  wire \z4_p_reg[31]_i_24__0_n_3 ;
  wire \z4_p_reg[31]_i_2__0_n_0 ;
  wire \z4_p_reg[31]_i_2__0_n_1 ;
  wire \z4_p_reg[31]_i_2__0_n_2 ;
  wire \z4_p_reg[31]_i_2__0_n_3 ;
  wire \z4_p_reg[31]_i_31__0_n_0 ;
  wire \z4_p_reg[31]_i_31__0_n_1 ;
  wire \z4_p_reg[31]_i_31__0_n_2 ;
  wire \z4_p_reg[31]_i_31__0_n_3 ;
  wire \z4_p_reg[31]_i_37__0_n_0 ;
  wire \z4_p_reg[31]_i_37__0_n_1 ;
  wire \z4_p_reg[31]_i_37__0_n_2 ;
  wire \z4_p_reg[31]_i_37__0_n_3 ;
  wire \z4_p_reg[31]_i_6__0_n_0 ;
  wire \z4_p_reg[31]_i_6__0_n_1 ;
  wire \z4_p_reg[31]_i_6__0_n_2 ;
  wire \z4_p_reg[31]_i_6__0_n_3 ;
  wire [3:2]\NLW_delayMatch2_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_delayMatch2_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_x2_p_reg[31]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_x3_p_reg[31]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_x4_p_reg[31]_i_1__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_x4_p_reg[7]_i_2__1_O_UNCONNECTED ;
  wire [0:0]\NLW_y2_p_reg[2]_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_y2_p_reg[31]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_y2_p_reg[31]_i_1__0_O_UNCONNECTED ;
  wire [0:0]\NLW_y3_p_reg[2]_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_y3_p_reg[31]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_y3_p_reg[31]_i_1__0_O_UNCONNECTED ;
  wire [0:0]\NLW_y4_p_reg[2]_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_y4_p_reg[31]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_y4_p_reg[31]_i_1__0_O_UNCONNECTED ;
  wire [0:0]\NLW_y5_p_reg[2]_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_y5_p_reg[31]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_y5_p_reg[31]_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_z0_p_reg[31]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_z0_p_reg[31]_i_26_O_UNCONNECTED ;
  wire [3:3]\NLW_z0_p_reg[31]_i_3__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_z0_p_reg[31]_i_3__0_O_UNCONNECTED ;
  wire [3:2]\NLW_z0_p_reg[31]_i_4__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_z0_p_reg[31]_i_4__0_O_UNCONNECTED ;
  wire [3:0]\NLW_z0_p_reg[31]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_z0_p_reg[5]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_z0_p_reg[5]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_z0_p_reg[5]_i_27_O_UNCONNECTED ;
  wire [3:3]\NLW_z0_p_reg[5]_i_2__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_z0_p_reg[5]_i_2__1_O_UNCONNECTED ;
  wire [3:3]\NLW_z0_p_reg[5]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_z0_p_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_z0_p_reg[5]_i_36_O_UNCONNECTED ;
  wire [3:0]\NLW_z0_p_reg[5]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_z0_p_reg[5]_i_43_O_UNCONNECTED ;
  wire [0:0]\NLW_z0_p_reg[8]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_z1_p_reg[31]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_z1_p_reg[31]_i_1__0_O_UNCONNECTED ;
  wire [0:0]\NLW_z1_p_reg[4]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_z2_p_reg[31]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_z2_p_reg[31]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_z3_p_reg[31]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_z3_p_reg[31]_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[31]_i_12__0_O_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[31]_i_17__0_O_UNCONNECTED ;
  wire [3:2]\NLW_z4_p_reg[31]_i_1__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[31]_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[31]_i_24__0_O_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[31]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[31]_i_31__0_O_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[31]_i_37__0_O_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[31]_i_6__0_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch2_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[10]),
        .I1(y5_p[10]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin2_out1[9]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch2_reg_reg[1][11]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[11]),
        .I1(y5_p[11]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin2_out1[10]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch2_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[12]),
        .I1(y5_p[12]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin2_out1[11]));
  CARRY4 \delayMatch2_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2 
       (.CI(\delayMatch2_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ),
        .CO({\delayMatch2_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ,\delayMatch2_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ,\delayMatch2_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ,\delayMatch2_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_after_cast_3[12:9]),
        .S({\delayMatch2_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ,\delayMatch2_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ,\delayMatch2_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ,\delayMatch2_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch2_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_3 
       (.I0(y5_p[12]),
        .O(\delayMatch2_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch2_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_4 
       (.I0(y5_p[11]),
        .O(\delayMatch2_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch2_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_5 
       (.I0(y5_p[10]),
        .O(\delayMatch2_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch2_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_6 
       (.I0(y5_p[9]),
        .O(\delayMatch2_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch2_reg_reg[1][13]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[13]),
        .I1(y5_p[13]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin2_out1[12]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch2_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[14]),
        .I1(y5_p[14]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin2_out1[13]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch2_reg_reg[1][15]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[15]),
        .I1(y5_p[15]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin2_out1[14]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch2_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[16]),
        .I1(y5_p[16]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin2_out1[15]));
  CARRY4 \delayMatch2_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2 
       (.CI(\delayMatch2_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ),
        .CO({\delayMatch2_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ,\delayMatch2_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ,\delayMatch2_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ,\delayMatch2_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_after_cast_3[16:13]),
        .S({\delayMatch2_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ,\delayMatch2_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ,\delayMatch2_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ,\delayMatch2_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch2_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_3 
       (.I0(y5_p[16]),
        .O(\delayMatch2_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch2_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_4 
       (.I0(y5_p[15]),
        .O(\delayMatch2_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch2_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_5 
       (.I0(y5_p[14]),
        .O(\delayMatch2_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch2_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_6 
       (.I0(y5_p[13]),
        .O(\delayMatch2_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch2_reg_reg[1][17]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[17]),
        .I1(y5_p[17]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin2_out1[16]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch2_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[18]),
        .I1(y5_p[18]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin2_out1[17]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch2_reg_reg[1][19]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[19]),
        .I1(y5_p[19]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin2_out1[18]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch2_reg_reg[1][1]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[1]),
        .I1(y5_p[1]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin2_out1[0]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch2_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[20]),
        .I1(y5_p[20]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin2_out1[19]));
  CARRY4 \delayMatch2_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2 
       (.CI(\delayMatch2_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ),
        .CO({\delayMatch2_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ,\delayMatch2_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ,\delayMatch2_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ,\delayMatch2_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_after_cast_3[20:17]),
        .S({\delayMatch2_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ,\delayMatch2_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ,\delayMatch2_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ,\delayMatch2_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch2_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_3 
       (.I0(y5_p[20]),
        .O(\delayMatch2_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch2_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_4 
       (.I0(y5_p[19]),
        .O(\delayMatch2_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch2_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_5 
       (.I0(y5_p[18]),
        .O(\delayMatch2_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch2_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_6 
       (.I0(y5_p[17]),
        .O(\delayMatch2_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch2_reg_reg[1][21]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[21]),
        .I1(y5_p[21]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin2_out1[20]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch2_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[22]),
        .I1(y5_p[22]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin2_out1[21]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch2_reg_reg[1][23]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[23]),
        .I1(y5_p[23]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin2_out1[22]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch2_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[24]),
        .I1(y5_p[24]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin2_out1[23]));
  CARRY4 \delayMatch2_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2 
       (.CI(\delayMatch2_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ),
        .CO({\delayMatch2_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ,\delayMatch2_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ,\delayMatch2_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ,\delayMatch2_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_after_cast_3[24:21]),
        .S({\delayMatch2_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ,\delayMatch2_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ,\delayMatch2_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ,\delayMatch2_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch2_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_3 
       (.I0(y5_p[24]),
        .O(\delayMatch2_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch2_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_4 
       (.I0(y5_p[23]),
        .O(\delayMatch2_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch2_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_5 
       (.I0(y5_p[22]),
        .O(\delayMatch2_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch2_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_6 
       (.I0(y5_p[21]),
        .O(\delayMatch2_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch2_reg_reg[1][25]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[25]),
        .I1(y5_p[25]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin2_out1[24]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch2_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[26]),
        .I1(y5_p[26]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin2_out1[25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch2_reg_reg[1][27]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[27]),
        .I1(y5_p[27]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin2_out1[26]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch2_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[28]),
        .I1(y5_p[28]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin2_out1[27]));
  CARRY4 \delayMatch2_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2 
       (.CI(\delayMatch2_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ),
        .CO({\delayMatch2_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ,\delayMatch2_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ,\delayMatch2_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ,\delayMatch2_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_after_cast_3[28:25]),
        .S({\delayMatch2_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ,\delayMatch2_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ,\delayMatch2_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ,\delayMatch2_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch2_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_3 
       (.I0(y5_p[28]),
        .O(\delayMatch2_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch2_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_4 
       (.I0(y5_p[27]),
        .O(\delayMatch2_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch2_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_5 
       (.I0(y5_p[26]),
        .O(\delayMatch2_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch2_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_6 
       (.I0(y5_p[25]),
        .O(\delayMatch2_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch2_reg_reg[1][29]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[29]),
        .I1(y5_p[29]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin2_out1[28]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch2_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[2]),
        .I1(y5_p[2]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin2_out1[1]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch2_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[30]),
        .I1(y5_p[30]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin2_out1[29]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch2_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[31]),
        .I1(y5_p[31]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin2_out1[30]));
  CARRY4 \delayMatch2_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2 
       (.CI(\delayMatch2_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ),
        .CO({\NLW_delayMatch2_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2_CO_UNCONNECTED [3:2],\delayMatch2_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ,\delayMatch2_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_delayMatch2_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2_O_UNCONNECTED [3],quad_correction_after_cast_3[31:29]}),
        .S({1'b0,\delayMatch2_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ,\delayMatch2_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ,\delayMatch2_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch2_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_3 
       (.I0(y5_p[31]),
        .O(\delayMatch2_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch2_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_4 
       (.I0(y5_p[30]),
        .O(\delayMatch2_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch2_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_5 
       (.I0(y5_p[29]),
        .O(\delayMatch2_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch2_reg_reg[1][3]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[3]),
        .I1(y5_p[3]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin2_out1[2]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[4]),
        .I1(y5_p[4]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin2_out1[3]));
  CARRY4 \delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2 
       (.CI(1'b0),
        .CO({\delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ,\delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ,\delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ,\delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 }),
        .CYINIT(\delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_after_cast_3[4:1]),
        .S({\delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ,\delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ,\delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ,\delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_3 
       (.I0(\delayMatch2_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1 ),
        .O(\delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_4 
       (.I0(y5_p[4]),
        .O(\delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_5 
       (.I0(y5_p[3]),
        .O(\delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_6 
       (.I0(y5_p[2]),
        .O(\delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_7 
       (.I0(y5_p[1]),
        .O(\delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch2_reg_reg[1][5]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[5]),
        .I1(y5_p[5]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin2_out1[4]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch2_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[6]),
        .I1(y5_p[6]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin2_out1[5]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch2_reg_reg[1][7]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[7]),
        .I1(y5_p[7]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin2_out1[6]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch2_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[8]),
        .I1(y5_p[8]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin2_out1[7]));
  CARRY4 \delayMatch2_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2 
       (.CI(\delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ),
        .CO({\delayMatch2_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ,\delayMatch2_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ,\delayMatch2_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ,\delayMatch2_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_after_cast_3[8:5]),
        .S({\delayMatch2_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ,\delayMatch2_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ,\delayMatch2_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ,\delayMatch2_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch2_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_3 
       (.I0(y5_p[8]),
        .O(\delayMatch2_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch2_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_4 
       (.I0(y5_p[7]),
        .O(\delayMatch2_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch2_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_5 
       (.I0(y5_p[6]),
        .O(\delayMatch2_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch2_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_6 
       (.I0(y5_p[5]),
        .O(\delayMatch2_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch2_reg_reg[1][9]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[9]),
        .I1(y5_p[9]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin2_out1[8]));
  (* srl_bus_name = "inst/\u_Sin2/negate_reg_reg_reg " *) 
  (* srl_name = "inst/\u_Sin2/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(p_4_out),
        .Q(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_1__1 
       (.I0(CO),
        .I1(\z0_p_reg[31]_i_3__0_n_1 ),
        .I2(\z0_p_reg[5]_i_2__1_n_1 ),
        .I3(\z0_p_reg[5]_i_3_n_1 ),
        .O(p_4_out));
  FDRE \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDCE \negate_reg_reg_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(negate_reg_reg_reg_gate_n_0),
        .Q(\negate_reg_reg_reg_n_0_[5] ));
  LUT2 #(
    .INIT(4'h8)) 
    negate_reg_reg_reg_gate
       (.I0(\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(negate_reg_reg_reg_gate_n_0));
  FDCE \x1_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(x1_p));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[11]_i_2__1 
       (.I0(z1_p[31]),
        .I1(y1_p[29]),
        .O(\x2_p[11]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[11]_i_3__1 
       (.I0(x1_p),
        .I1(y1_p[31]),
        .I2(z1_p[31]),
        .O(\x2_p[11]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[11]_i_4__1 
       (.I0(z1_p[31]),
        .I1(y1_p[29]),
        .O(\x2_p[11]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[11]_i_5__0 
       (.I0(x1_p),
        .I1(y1_p[31]),
        .I2(z1_p[31]),
        .O(\x2_p[11]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[15]_i_2__1 
       (.I0(x1_p),
        .I1(y1_p[29]),
        .I2(z1_p[31]),
        .O(\x2_p[15]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[15]_i_3__1 
       (.I0(z1_p[31]),
        .I1(y1_p[29]),
        .O(\x2_p[15]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[15]_i_4__0 
       (.I0(x1_p),
        .I1(y1_p[31]),
        .I2(z1_p[31]),
        .O(\x2_p[15]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[15]_i_5__1 
       (.I0(x1_p),
        .I1(y1_p[29]),
        .I2(z1_p[31]),
        .O(\x2_p[15]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[19]_i_2__1 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[19]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[19]_i_3__1 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[19]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[19]_i_4__0 
       (.I0(x1_p),
        .I1(y1_p[31]),
        .I2(z1_p[31]),
        .O(\x2_p[19]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[19]_i_5__0 
       (.I0(x1_p),
        .I1(y1_p[29]),
        .I2(z1_p[31]),
        .O(\x2_p[19]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[23]_i_2__0 
       (.I0(x1_p),
        .I1(y1_p[31]),
        .I2(z1_p[31]),
        .O(\x2_p[23]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[23]_i_3__0 
       (.I0(x1_p),
        .I1(y1_p[29]),
        .I2(z1_p[31]),
        .O(\x2_p[23]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[23]_i_4__0 
       (.I0(x1_p),
        .I1(y1_p[29]),
        .I2(z1_p[31]),
        .O(\x2_p[23]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[23]_i_5__0 
       (.I0(z1_p[31]),
        .I1(y1_p[29]),
        .O(\x2_p[23]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[27]_i_2__0 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[27]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[27]_i_3__0 
       (.I0(x1_p),
        .I1(y1_p[31]),
        .I2(z1_p[31]),
        .O(\x2_p[27]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[27]_i_4__0 
       (.I0(x1_p),
        .I1(y1_p[29]),
        .I2(z1_p[31]),
        .O(\x2_p[27]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[27]_i_5__0 
       (.I0(z1_p[31]),
        .I1(y1_p[29]),
        .O(\x2_p[27]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[31]_i_2__0 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[31]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[31]_i_3__0 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[31]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[31]_i_4__0 
       (.I0(x1_p),
        .I1(y1_p[31]),
        .I2(z1_p[31]),
        .O(\x2_p[31]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[31]_i_5__0 
       (.I0(z1_p[31]),
        .I1(y1_p[29]),
        .O(\x2_p[31]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x2_p[3]_i_2__1 
       (.I0(z1_p[31]),
        .O(\x2_p[3]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[3]_i_3__1 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[3]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[3]_i_4__1 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[3]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[3]_i_5__1 
       (.I0(x1_p),
        .I1(y1_p[31]),
        .I2(z1_p[31]),
        .O(\x2_p[3]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[3]_i_6__1 
       (.I0(x1_p),
        .I1(y1_p[29]),
        .I2(z1_p[31]),
        .O(\x2_p[3]_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[7]_i_2__0 
       (.I0(x1_p),
        .I1(y1_p[29]),
        .I2(z1_p[31]),
        .O(\x2_p[7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[7]_i_3__1 
       (.I0(z1_p[31]),
        .I1(y1_p[29]),
        .O(\x2_p[7]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[7]_i_4__1 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[7]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[7]_i_5__1 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[7]_i_5__1_n_0 ));
  FDCE \x2_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[3]_i_1__1_n_7 ),
        .Q(\x2_p_reg_n_0_[0] ));
  FDCE \x2_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[11]_i_1__1_n_5 ),
        .Q(\x2_p_reg_n_0_[10] ));
  FDCE \x2_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[11]_i_1__1_n_4 ),
        .Q(\x2_p_reg_n_0_[11] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[11]_i_1__1 
       (.CI(\x2_p_reg[7]_i_1__1_n_0 ),
        .CO({\x2_p_reg[11]_i_1__1_n_0 ,\x2_p_reg[11]_i_1__1_n_1 ,\x2_p_reg[11]_i_1__1_n_2 ,\x2_p_reg[11]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,x1_p,1'b0,x1_p}),
        .O({\x2_p_reg[11]_i_1__1_n_4 ,\x2_p_reg[11]_i_1__1_n_5 ,\x2_p_reg[11]_i_1__1_n_6 ,\x2_p_reg[11]_i_1__1_n_7 }),
        .S({\x2_p[11]_i_2__1_n_0 ,\x2_p[11]_i_3__1_n_0 ,\x2_p[11]_i_4__1_n_0 ,\x2_p[11]_i_5__0_n_0 }));
  FDCE \x2_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[15]_i_1__1_n_7 ),
        .Q(\x2_p_reg_n_0_[12] ));
  FDCE \x2_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[15]_i_1__1_n_6 ),
        .Q(\x2_p_reg_n_0_[13] ));
  FDCE \x2_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[15]_i_1__1_n_5 ),
        .Q(\x2_p_reg_n_0_[14] ));
  FDCE \x2_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[15]_i_1__1_n_4 ),
        .Q(\x2_p_reg_n_0_[15] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[15]_i_1__1 
       (.CI(\x2_p_reg[11]_i_1__1_n_0 ),
        .CO({\x2_p_reg[15]_i_1__1_n_0 ,\x2_p_reg[15]_i_1__1_n_1 ,\x2_p_reg[15]_i_1__1_n_2 ,\x2_p_reg[15]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({x1_p,1'b0,x1_p,x1_p}),
        .O({\x2_p_reg[15]_i_1__1_n_4 ,\x2_p_reg[15]_i_1__1_n_5 ,\x2_p_reg[15]_i_1__1_n_6 ,\x2_p_reg[15]_i_1__1_n_7 }),
        .S({\x2_p[15]_i_2__1_n_0 ,\x2_p[15]_i_3__1_n_0 ,\x2_p[15]_i_4__0_n_0 ,\x2_p[15]_i_5__1_n_0 }));
  FDCE \x2_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[19]_i_1__1_n_7 ),
        .Q(\x2_p_reg_n_0_[16] ));
  FDCE \x2_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[19]_i_1__1_n_6 ),
        .Q(\x2_p_reg_n_0_[17] ));
  FDCE \x2_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[19]_i_1__1_n_5 ),
        .Q(\x2_p_reg_n_0_[18] ));
  FDCE \x2_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[19]_i_1__1_n_4 ),
        .Q(\x2_p_reg_n_0_[19] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[19]_i_1__1 
       (.CI(\x2_p_reg[15]_i_1__1_n_0 ),
        .CO({\x2_p_reg[19]_i_1__1_n_0 ,\x2_p_reg[19]_i_1__1_n_1 ,\x2_p_reg[19]_i_1__1_n_2 ,\x2_p_reg[19]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,x1_p,x1_p}),
        .O({\x2_p_reg[19]_i_1__1_n_4 ,\x2_p_reg[19]_i_1__1_n_5 ,\x2_p_reg[19]_i_1__1_n_6 ,\x2_p_reg[19]_i_1__1_n_7 }),
        .S({\x2_p[19]_i_2__1_n_0 ,\x2_p[19]_i_3__1_n_0 ,\x2_p[19]_i_4__0_n_0 ,\x2_p[19]_i_5__0_n_0 }));
  FDCE \x2_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[3]_i_1__1_n_6 ),
        .Q(\x2_p_reg_n_0_[1] ));
  FDCE \x2_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[23]_i_1__0_n_7 ),
        .Q(\x2_p_reg_n_0_[20] ));
  FDCE \x2_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[23]_i_1__0_n_6 ),
        .Q(\x2_p_reg_n_0_[21] ));
  FDCE \x2_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[23]_i_1__0_n_5 ),
        .Q(\x2_p_reg_n_0_[22] ));
  FDCE \x2_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[23]_i_1__0_n_4 ),
        .Q(\x2_p_reg_n_0_[23] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[23]_i_1__0 
       (.CI(\x2_p_reg[19]_i_1__1_n_0 ),
        .CO({\x2_p_reg[23]_i_1__0_n_0 ,\x2_p_reg[23]_i_1__0_n_1 ,\x2_p_reg[23]_i_1__0_n_2 ,\x2_p_reg[23]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({x1_p,x1_p,x1_p,1'b0}),
        .O({\x2_p_reg[23]_i_1__0_n_4 ,\x2_p_reg[23]_i_1__0_n_5 ,\x2_p_reg[23]_i_1__0_n_6 ,\x2_p_reg[23]_i_1__0_n_7 }),
        .S({\x2_p[23]_i_2__0_n_0 ,\x2_p[23]_i_3__0_n_0 ,\x2_p[23]_i_4__0_n_0 ,\x2_p[23]_i_5__0_n_0 }));
  FDCE \x2_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[27]_i_1__0_n_7 ),
        .Q(\x2_p_reg_n_0_[24] ));
  FDCE \x2_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[27]_i_1__0_n_6 ),
        .Q(\x2_p_reg_n_0_[25] ));
  FDCE \x2_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[27]_i_1__0_n_5 ),
        .Q(\x2_p_reg_n_0_[26] ));
  FDCE \x2_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[27]_i_1__0_n_4 ),
        .Q(\x2_p_reg_n_0_[27] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[27]_i_1__0 
       (.CI(\x2_p_reg[23]_i_1__0_n_0 ),
        .CO({\x2_p_reg[27]_i_1__0_n_0 ,\x2_p_reg[27]_i_1__0_n_1 ,\x2_p_reg[27]_i_1__0_n_2 ,\x2_p_reg[27]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,x1_p,x1_p,1'b0}),
        .O({\x2_p_reg[27]_i_1__0_n_4 ,\x2_p_reg[27]_i_1__0_n_5 ,\x2_p_reg[27]_i_1__0_n_6 ,\x2_p_reg[27]_i_1__0_n_7 }),
        .S({\x2_p[27]_i_2__0_n_0 ,\x2_p[27]_i_3__0_n_0 ,\x2_p[27]_i_4__0_n_0 ,\x2_p[27]_i_5__0_n_0 }));
  FDCE \x2_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[31]_i_1__0_n_7 ),
        .Q(\x2_p_reg_n_0_[28] ));
  FDCE \x2_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[31]_i_1__0_n_6 ),
        .Q(\x2_p_reg_n_0_[29] ));
  FDCE \x2_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[3]_i_1__1_n_5 ),
        .Q(\x2_p_reg_n_0_[2] ));
  FDCE \x2_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[31]_i_1__0_n_5 ),
        .Q(\x2_p_reg_n_0_[30] ));
  FDCE \x2_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[31]_i_1__0_n_4 ),
        .Q(B0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[31]_i_1__0 
       (.CI(\x2_p_reg[27]_i_1__0_n_0 ),
        .CO({\NLW_x2_p_reg[31]_i_1__0_CO_UNCONNECTED [3],\x2_p_reg[31]_i_1__0_n_1 ,\x2_p_reg[31]_i_1__0_n_2 ,\x2_p_reg[31]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,x1_p,1'b0}),
        .O({\x2_p_reg[31]_i_1__0_n_4 ,\x2_p_reg[31]_i_1__0_n_5 ,\x2_p_reg[31]_i_1__0_n_6 ,\x2_p_reg[31]_i_1__0_n_7 }),
        .S({\x2_p[31]_i_2__0_n_0 ,\x2_p[31]_i_3__0_n_0 ,\x2_p[31]_i_4__0_n_0 ,\x2_p[31]_i_5__0_n_0 }));
  FDCE \x2_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[3]_i_1__1_n_4 ),
        .Q(\x2_p_reg_n_0_[3] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[3]_i_1__1 
       (.CI(1'b0),
        .CO({\x2_p_reg[3]_i_1__1_n_0 ,\x2_p_reg[3]_i_1__1_n_1 ,\x2_p_reg[3]_i_1__1_n_2 ,\x2_p_reg[3]_i_1__1_n_3 }),
        .CYINIT(\x2_p[3]_i_2__1_n_0 ),
        .DI({1'b0,1'b0,x1_p,x1_p}),
        .O({\x2_p_reg[3]_i_1__1_n_4 ,\x2_p_reg[3]_i_1__1_n_5 ,\x2_p_reg[3]_i_1__1_n_6 ,\x2_p_reg[3]_i_1__1_n_7 }),
        .S({\x2_p[3]_i_3__1_n_0 ,\x2_p[3]_i_4__1_n_0 ,\x2_p[3]_i_5__1_n_0 ,\x2_p[3]_i_6__1_n_0 }));
  FDCE \x2_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[7]_i_1__1_n_7 ),
        .Q(\x2_p_reg_n_0_[4] ));
  FDCE \x2_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[7]_i_1__1_n_6 ),
        .Q(\x2_p_reg_n_0_[5] ));
  FDCE \x2_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[7]_i_1__1_n_5 ),
        .Q(\x2_p_reg_n_0_[6] ));
  FDCE \x2_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[7]_i_1__1_n_4 ),
        .Q(\x2_p_reg_n_0_[7] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[7]_i_1__1 
       (.CI(\x2_p_reg[3]_i_1__1_n_0 ),
        .CO({\x2_p_reg[7]_i_1__1_n_0 ,\x2_p_reg[7]_i_1__1_n_1 ,\x2_p_reg[7]_i_1__1_n_2 ,\x2_p_reg[7]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({x1_p,1'b0,1'b0,1'b0}),
        .O({\x2_p_reg[7]_i_1__1_n_4 ,\x2_p_reg[7]_i_1__1_n_5 ,\x2_p_reg[7]_i_1__1_n_6 ,\x2_p_reg[7]_i_1__1_n_7 }),
        .S({\x2_p[7]_i_2__0_n_0 ,\x2_p[7]_i_3__1_n_0 ,\x2_p[7]_i_4__1_n_0 ,\x2_p[7]_i_5__1_n_0 }));
  FDCE \x2_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[11]_i_1__1_n_7 ),
        .Q(\x2_p_reg_n_0_[8] ));
  FDCE \x2_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[11]_i_1__1_n_6 ),
        .Q(\x2_p_reg_n_0_[9] ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[11]_i_2__1 
       (.I0(\x2_p_reg_n_0_[11] ),
        .I1(y2_p[13]),
        .I2(z2_p[31]),
        .O(\x3_p[11]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[11]_i_3__1 
       (.I0(\x2_p_reg_n_0_[10] ),
        .I1(y2_p[12]),
        .I2(z2_p[31]),
        .O(\x3_p[11]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[11]_i_4__1 
       (.I0(\x2_p_reg_n_0_[9] ),
        .I1(y2_p[11]),
        .I2(z2_p[31]),
        .O(\x3_p[11]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[11]_i_5__1 
       (.I0(\x2_p_reg_n_0_[8] ),
        .I1(y2_p[10]),
        .I2(z2_p[31]),
        .O(\x3_p[11]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[15]_i_2__1 
       (.I0(\x2_p_reg_n_0_[15] ),
        .I1(y2_p[17]),
        .I2(z2_p[31]),
        .O(\x3_p[15]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[15]_i_3__1 
       (.I0(\x2_p_reg_n_0_[14] ),
        .I1(y2_p[16]),
        .I2(z2_p[31]),
        .O(\x3_p[15]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[15]_i_4__1 
       (.I0(\x2_p_reg_n_0_[13] ),
        .I1(y2_p[15]),
        .I2(z2_p[31]),
        .O(\x3_p[15]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[15]_i_5__1 
       (.I0(\x2_p_reg_n_0_[12] ),
        .I1(y2_p[14]),
        .I2(z2_p[31]),
        .O(\x3_p[15]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[19]_i_2__1 
       (.I0(\x2_p_reg_n_0_[19] ),
        .I1(y2_p[21]),
        .I2(z2_p[31]),
        .O(\x3_p[19]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[19]_i_3__1 
       (.I0(\x2_p_reg_n_0_[18] ),
        .I1(y2_p[20]),
        .I2(z2_p[31]),
        .O(\x3_p[19]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[19]_i_4__1 
       (.I0(\x2_p_reg_n_0_[17] ),
        .I1(y2_p[19]),
        .I2(z2_p[31]),
        .O(\x3_p[19]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[19]_i_5__1 
       (.I0(\x2_p_reg_n_0_[16] ),
        .I1(y2_p[18]),
        .I2(z2_p[31]),
        .O(\x3_p[19]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[23]_i_2__0 
       (.I0(\x2_p_reg_n_0_[23] ),
        .I1(y2_p[25]),
        .I2(z2_p[31]),
        .O(\x3_p[23]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[23]_i_3__0 
       (.I0(\x2_p_reg_n_0_[22] ),
        .I1(y2_p[24]),
        .I2(z2_p[31]),
        .O(\x3_p[23]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[23]_i_4__0 
       (.I0(\x2_p_reg_n_0_[21] ),
        .I1(y2_p[23]),
        .I2(z2_p[31]),
        .O(\x3_p[23]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[23]_i_5__0 
       (.I0(\x2_p_reg_n_0_[20] ),
        .I1(y2_p[22]),
        .I2(z2_p[31]),
        .O(\x3_p[23]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[27]_i_2__0 
       (.I0(\x2_p_reg_n_0_[27] ),
        .I1(y2_p[29]),
        .I2(z2_p[31]),
        .O(\x3_p[27]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[27]_i_3__0 
       (.I0(\x2_p_reg_n_0_[26] ),
        .I1(y2_p[28]),
        .I2(z2_p[31]),
        .O(\x3_p[27]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[27]_i_4__0 
       (.I0(\x2_p_reg_n_0_[25] ),
        .I1(y2_p[27]),
        .I2(z2_p[31]),
        .O(\x3_p[27]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[27]_i_5__0 
       (.I0(\x2_p_reg_n_0_[24] ),
        .I1(y2_p[26]),
        .I2(z2_p[31]),
        .O(\x3_p[27]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[31]_i_2__0 
       (.I0(B0),
        .I1(y2_p[31]),
        .I2(z2_p[31]),
        .O(\x3_p[31]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[31]_i_3__0 
       (.I0(\x2_p_reg_n_0_[30] ),
        .I1(y2_p[31]),
        .I2(z2_p[31]),
        .O(\x3_p[31]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[31]_i_4__0 
       (.I0(\x2_p_reg_n_0_[29] ),
        .I1(y2_p[31]),
        .I2(z2_p[31]),
        .O(\x3_p[31]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[31]_i_5__0 
       (.I0(\x2_p_reg_n_0_[28] ),
        .I1(y2_p[30]),
        .I2(z2_p[31]),
        .O(\x3_p[31]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x3_p[3]_i_2__1 
       (.I0(z2_p[31]),
        .O(\x3_p[3]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[3]_i_3__1 
       (.I0(\x2_p_reg_n_0_[3] ),
        .I1(y2_p[5]),
        .I2(z2_p[31]),
        .O(\x3_p[3]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[3]_i_4__1 
       (.I0(\x2_p_reg_n_0_[2] ),
        .I1(y2_p[4]),
        .I2(z2_p[31]),
        .O(\x3_p[3]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[3]_i_5__1 
       (.I0(\x2_p_reg_n_0_[1] ),
        .I1(y2_p[3]),
        .I2(z2_p[31]),
        .O(\x3_p[3]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[3]_i_6__1 
       (.I0(\x2_p_reg_n_0_[0] ),
        .I1(y2_p[2]),
        .I2(z2_p[31]),
        .O(\x3_p[3]_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[7]_i_2__1 
       (.I0(\x2_p_reg_n_0_[7] ),
        .I1(y2_p[9]),
        .I2(z2_p[31]),
        .O(\x3_p[7]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[7]_i_3__1 
       (.I0(\x2_p_reg_n_0_[6] ),
        .I1(y2_p[8]),
        .I2(z2_p[31]),
        .O(\x3_p[7]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[7]_i_4__1 
       (.I0(\x2_p_reg_n_0_[5] ),
        .I1(y2_p[7]),
        .I2(z2_p[31]),
        .O(\x3_p[7]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[7]_i_5__1 
       (.I0(\x2_p_reg_n_0_[4] ),
        .I1(y2_p[6]),
        .I2(z2_p[31]),
        .O(\x3_p[7]_i_5__1_n_0 ));
  FDCE \x3_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[3]_i_1__1_n_7 ),
        .Q(x3_p[0]));
  FDCE \x3_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[11]_i_1__1_n_5 ),
        .Q(x3_p[10]));
  FDCE \x3_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[11]_i_1__1_n_4 ),
        .Q(x3_p[11]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[11]_i_1__1 
       (.CI(\x3_p_reg[7]_i_1__1_n_0 ),
        .CO({\x3_p_reg[11]_i_1__1_n_0 ,\x3_p_reg[11]_i_1__1_n_1 ,\x3_p_reg[11]_i_1__1_n_2 ,\x3_p_reg[11]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\x2_p_reg_n_0_[11] ,\x2_p_reg_n_0_[10] ,\x2_p_reg_n_0_[9] ,\x2_p_reg_n_0_[8] }),
        .O({\x3_p_reg[11]_i_1__1_n_4 ,\x3_p_reg[11]_i_1__1_n_5 ,\x3_p_reg[11]_i_1__1_n_6 ,\x3_p_reg[11]_i_1__1_n_7 }),
        .S({\x3_p[11]_i_2__1_n_0 ,\x3_p[11]_i_3__1_n_0 ,\x3_p[11]_i_4__1_n_0 ,\x3_p[11]_i_5__1_n_0 }));
  FDCE \x3_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[15]_i_1__1_n_7 ),
        .Q(x3_p[12]));
  FDCE \x3_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[15]_i_1__1_n_6 ),
        .Q(x3_p[13]));
  FDCE \x3_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[15]_i_1__1_n_5 ),
        .Q(x3_p[14]));
  FDCE \x3_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[15]_i_1__1_n_4 ),
        .Q(x3_p[15]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[15]_i_1__1 
       (.CI(\x3_p_reg[11]_i_1__1_n_0 ),
        .CO({\x3_p_reg[15]_i_1__1_n_0 ,\x3_p_reg[15]_i_1__1_n_1 ,\x3_p_reg[15]_i_1__1_n_2 ,\x3_p_reg[15]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\x2_p_reg_n_0_[15] ,\x2_p_reg_n_0_[14] ,\x2_p_reg_n_0_[13] ,\x2_p_reg_n_0_[12] }),
        .O({\x3_p_reg[15]_i_1__1_n_4 ,\x3_p_reg[15]_i_1__1_n_5 ,\x3_p_reg[15]_i_1__1_n_6 ,\x3_p_reg[15]_i_1__1_n_7 }),
        .S({\x3_p[15]_i_2__1_n_0 ,\x3_p[15]_i_3__1_n_0 ,\x3_p[15]_i_4__1_n_0 ,\x3_p[15]_i_5__1_n_0 }));
  FDCE \x3_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[19]_i_1__1_n_7 ),
        .Q(x3_p[16]));
  FDCE \x3_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[19]_i_1__1_n_6 ),
        .Q(x3_p[17]));
  FDCE \x3_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[19]_i_1__1_n_5 ),
        .Q(x3_p[18]));
  FDCE \x3_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[19]_i_1__1_n_4 ),
        .Q(x3_p[19]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[19]_i_1__1 
       (.CI(\x3_p_reg[15]_i_1__1_n_0 ),
        .CO({\x3_p_reg[19]_i_1__1_n_0 ,\x3_p_reg[19]_i_1__1_n_1 ,\x3_p_reg[19]_i_1__1_n_2 ,\x3_p_reg[19]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\x2_p_reg_n_0_[19] ,\x2_p_reg_n_0_[18] ,\x2_p_reg_n_0_[17] ,\x2_p_reg_n_0_[16] }),
        .O({\x3_p_reg[19]_i_1__1_n_4 ,\x3_p_reg[19]_i_1__1_n_5 ,\x3_p_reg[19]_i_1__1_n_6 ,\x3_p_reg[19]_i_1__1_n_7 }),
        .S({\x3_p[19]_i_2__1_n_0 ,\x3_p[19]_i_3__1_n_0 ,\x3_p[19]_i_4__1_n_0 ,\x3_p[19]_i_5__1_n_0 }));
  FDCE \x3_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[3]_i_1__1_n_6 ),
        .Q(x3_p[1]));
  FDCE \x3_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[23]_i_1__0_n_7 ),
        .Q(x3_p[20]));
  FDCE \x3_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[23]_i_1__0_n_6 ),
        .Q(x3_p[21]));
  FDCE \x3_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[23]_i_1__0_n_5 ),
        .Q(x3_p[22]));
  FDCE \x3_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[23]_i_1__0_n_4 ),
        .Q(x3_p[23]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[23]_i_1__0 
       (.CI(\x3_p_reg[19]_i_1__1_n_0 ),
        .CO({\x3_p_reg[23]_i_1__0_n_0 ,\x3_p_reg[23]_i_1__0_n_1 ,\x3_p_reg[23]_i_1__0_n_2 ,\x3_p_reg[23]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\x2_p_reg_n_0_[23] ,\x2_p_reg_n_0_[22] ,\x2_p_reg_n_0_[21] ,\x2_p_reg_n_0_[20] }),
        .O({\x3_p_reg[23]_i_1__0_n_4 ,\x3_p_reg[23]_i_1__0_n_5 ,\x3_p_reg[23]_i_1__0_n_6 ,\x3_p_reg[23]_i_1__0_n_7 }),
        .S({\x3_p[23]_i_2__0_n_0 ,\x3_p[23]_i_3__0_n_0 ,\x3_p[23]_i_4__0_n_0 ,\x3_p[23]_i_5__0_n_0 }));
  FDCE \x3_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[27]_i_1__0_n_7 ),
        .Q(x3_p[24]));
  FDCE \x3_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[27]_i_1__0_n_6 ),
        .Q(x3_p[25]));
  FDCE \x3_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[27]_i_1__0_n_5 ),
        .Q(x3_p[26]));
  FDCE \x3_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[27]_i_1__0_n_4 ),
        .Q(x3_p[27]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[27]_i_1__0 
       (.CI(\x3_p_reg[23]_i_1__0_n_0 ),
        .CO({\x3_p_reg[27]_i_1__0_n_0 ,\x3_p_reg[27]_i_1__0_n_1 ,\x3_p_reg[27]_i_1__0_n_2 ,\x3_p_reg[27]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\x2_p_reg_n_0_[27] ,\x2_p_reg_n_0_[26] ,\x2_p_reg_n_0_[25] ,\x2_p_reg_n_0_[24] }),
        .O({\x3_p_reg[27]_i_1__0_n_4 ,\x3_p_reg[27]_i_1__0_n_5 ,\x3_p_reg[27]_i_1__0_n_6 ,\x3_p_reg[27]_i_1__0_n_7 }),
        .S({\x3_p[27]_i_2__0_n_0 ,\x3_p[27]_i_3__0_n_0 ,\x3_p[27]_i_4__0_n_0 ,\x3_p[27]_i_5__0_n_0 }));
  FDCE \x3_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[31]_i_1__0_n_7 ),
        .Q(x3_p[28]));
  FDCE \x3_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[31]_i_1__0_n_6 ),
        .Q(x3_p[29]));
  FDCE \x3_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[3]_i_1__1_n_5 ),
        .Q(x3_p[2]));
  FDCE \x3_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[31]_i_1__0_n_5 ),
        .Q(x3_p[30]));
  FDCE \x3_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[31]_i_1__0_n_4 ),
        .Q(x3_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[31]_i_1__0 
       (.CI(\x3_p_reg[27]_i_1__0_n_0 ),
        .CO({\NLW_x3_p_reg[31]_i_1__0_CO_UNCONNECTED [3],\x3_p_reg[31]_i_1__0_n_1 ,\x3_p_reg[31]_i_1__0_n_2 ,\x3_p_reg[31]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\x2_p_reg_n_0_[30] ,\x2_p_reg_n_0_[29] ,\x2_p_reg_n_0_[28] }),
        .O({\x3_p_reg[31]_i_1__0_n_4 ,\x3_p_reg[31]_i_1__0_n_5 ,\x3_p_reg[31]_i_1__0_n_6 ,\x3_p_reg[31]_i_1__0_n_7 }),
        .S({\x3_p[31]_i_2__0_n_0 ,\x3_p[31]_i_3__0_n_0 ,\x3_p[31]_i_4__0_n_0 ,\x3_p[31]_i_5__0_n_0 }));
  FDCE \x3_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[3]_i_1__1_n_4 ),
        .Q(x3_p[3]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[3]_i_1__1 
       (.CI(1'b0),
        .CO({\x3_p_reg[3]_i_1__1_n_0 ,\x3_p_reg[3]_i_1__1_n_1 ,\x3_p_reg[3]_i_1__1_n_2 ,\x3_p_reg[3]_i_1__1_n_3 }),
        .CYINIT(\x3_p[3]_i_2__1_n_0 ),
        .DI({\x2_p_reg_n_0_[3] ,\x2_p_reg_n_0_[2] ,\x2_p_reg_n_0_[1] ,\x2_p_reg_n_0_[0] }),
        .O({\x3_p_reg[3]_i_1__1_n_4 ,\x3_p_reg[3]_i_1__1_n_5 ,\x3_p_reg[3]_i_1__1_n_6 ,\x3_p_reg[3]_i_1__1_n_7 }),
        .S({\x3_p[3]_i_3__1_n_0 ,\x3_p[3]_i_4__1_n_0 ,\x3_p[3]_i_5__1_n_0 ,\x3_p[3]_i_6__1_n_0 }));
  FDCE \x3_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[7]_i_1__1_n_7 ),
        .Q(x3_p[4]));
  FDCE \x3_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[7]_i_1__1_n_6 ),
        .Q(x3_p[5]));
  FDCE \x3_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[7]_i_1__1_n_5 ),
        .Q(x3_p[6]));
  FDCE \x3_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[7]_i_1__1_n_4 ),
        .Q(x3_p[7]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[7]_i_1__1 
       (.CI(\x3_p_reg[3]_i_1__1_n_0 ),
        .CO({\x3_p_reg[7]_i_1__1_n_0 ,\x3_p_reg[7]_i_1__1_n_1 ,\x3_p_reg[7]_i_1__1_n_2 ,\x3_p_reg[7]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\x2_p_reg_n_0_[7] ,\x2_p_reg_n_0_[6] ,\x2_p_reg_n_0_[5] ,\x2_p_reg_n_0_[4] }),
        .O({\x3_p_reg[7]_i_1__1_n_4 ,\x3_p_reg[7]_i_1__1_n_5 ,\x3_p_reg[7]_i_1__1_n_6 ,\x3_p_reg[7]_i_1__1_n_7 }),
        .S({\x3_p[7]_i_2__1_n_0 ,\x3_p[7]_i_3__1_n_0 ,\x3_p[7]_i_4__1_n_0 ,\x3_p[7]_i_5__1_n_0 }));
  FDCE \x3_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[11]_i_1__1_n_7 ),
        .Q(x3_p[8]));
  FDCE \x3_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[11]_i_1__1_n_6 ),
        .Q(x3_p[9]));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[11]_i_2__1 
       (.I0(x3_p[11]),
        .I1(y3_p[14]),
        .I2(z3_p[31]),
        .O(\x4_p[11]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[11]_i_3__1 
       (.I0(x3_p[10]),
        .I1(y3_p[13]),
        .I2(z3_p[31]),
        .O(\x4_p[11]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[11]_i_4__1 
       (.I0(x3_p[9]),
        .I1(y3_p[12]),
        .I2(z3_p[31]),
        .O(\x4_p[11]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[11]_i_5__1 
       (.I0(x3_p[8]),
        .I1(y3_p[11]),
        .I2(z3_p[31]),
        .O(\x4_p[11]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[15]_i_2__1 
       (.I0(x3_p[15]),
        .I1(y3_p[18]),
        .I2(z3_p[31]),
        .O(\x4_p[15]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[15]_i_3__1 
       (.I0(x3_p[14]),
        .I1(y3_p[17]),
        .I2(z3_p[31]),
        .O(\x4_p[15]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[15]_i_4__1 
       (.I0(x3_p[13]),
        .I1(y3_p[16]),
        .I2(z3_p[31]),
        .O(\x4_p[15]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[15]_i_5__1 
       (.I0(x3_p[12]),
        .I1(y3_p[15]),
        .I2(z3_p[31]),
        .O(\x4_p[15]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[19]_i_2__1 
       (.I0(x3_p[19]),
        .I1(y3_p[22]),
        .I2(z3_p[31]),
        .O(\x4_p[19]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[19]_i_3__1 
       (.I0(x3_p[18]),
        .I1(y3_p[21]),
        .I2(z3_p[31]),
        .O(\x4_p[19]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[19]_i_4__1 
       (.I0(x3_p[17]),
        .I1(y3_p[20]),
        .I2(z3_p[31]),
        .O(\x4_p[19]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[19]_i_5__1 
       (.I0(x3_p[16]),
        .I1(y3_p[19]),
        .I2(z3_p[31]),
        .O(\x4_p[19]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[23]_i_2__0 
       (.I0(x3_p[23]),
        .I1(y3_p[26]),
        .I2(z3_p[31]),
        .O(\x4_p[23]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[23]_i_3__0 
       (.I0(x3_p[22]),
        .I1(y3_p[25]),
        .I2(z3_p[31]),
        .O(\x4_p[23]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[23]_i_4__0 
       (.I0(x3_p[21]),
        .I1(y3_p[24]),
        .I2(z3_p[31]),
        .O(\x4_p[23]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[23]_i_5__0 
       (.I0(x3_p[20]),
        .I1(y3_p[23]),
        .I2(z3_p[31]),
        .O(\x4_p[23]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[27]_i_2__0 
       (.I0(x3_p[27]),
        .I1(y3_p[30]),
        .I2(z3_p[31]),
        .O(\x4_p[27]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[27]_i_3__0 
       (.I0(x3_p[26]),
        .I1(y3_p[29]),
        .I2(z3_p[31]),
        .O(\x4_p[27]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[27]_i_4__0 
       (.I0(x3_p[25]),
        .I1(y3_p[28]),
        .I2(z3_p[31]),
        .O(\x4_p[27]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[27]_i_5__0 
       (.I0(x3_p[24]),
        .I1(y3_p[27]),
        .I2(z3_p[31]),
        .O(\x4_p[27]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[31]_i_2__0 
       (.I0(x3_p[31]),
        .I1(y3_p[31]),
        .I2(z3_p[31]),
        .O(\x4_p[31]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[31]_i_3__0 
       (.I0(x3_p[30]),
        .I1(y3_p[31]),
        .I2(z3_p[31]),
        .O(\x4_p[31]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[31]_i_4__0 
       (.I0(x3_p[29]),
        .I1(y3_p[31]),
        .I2(z3_p[31]),
        .O(\x4_p[31]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[31]_i_5__0 
       (.I0(x3_p[28]),
        .I1(y3_p[31]),
        .I2(z3_p[31]),
        .O(\x4_p[31]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_10__1 
       (.I0(x3_p[1]),
        .I1(y3_p[4]),
        .I2(z3_p[31]),
        .O(\x4_p[7]_i_10__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_11__1 
       (.I0(x3_p[0]),
        .I1(y3_p[3]),
        .I2(z3_p[31]),
        .O(\x4_p[7]_i_11__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_3__1 
       (.I0(x3_p[7]),
        .I1(y3_p[10]),
        .I2(z3_p[31]),
        .O(\x4_p[7]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_4__1 
       (.I0(x3_p[6]),
        .I1(y3_p[9]),
        .I2(z3_p[31]),
        .O(\x4_p[7]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_5__1 
       (.I0(x3_p[5]),
        .I1(y3_p[8]),
        .I2(z3_p[31]),
        .O(\x4_p[7]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_6__1 
       (.I0(x3_p[4]),
        .I1(y3_p[7]),
        .I2(z3_p[31]),
        .O(\x4_p[7]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x4_p[7]_i_7__1 
       (.I0(z3_p[31]),
        .O(\x4_p[7]_i_7__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_8__1 
       (.I0(x3_p[3]),
        .I1(y3_p[6]),
        .I2(z3_p[31]),
        .O(\x4_p[7]_i_8__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_9__1 
       (.I0(x3_p[2]),
        .I1(y3_p[5]),
        .I2(z3_p[31]),
        .O(\x4_p[7]_i_9__1_n_0 ));
  FDCE \x4_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[11]_i_1__1_n_5 ),
        .Q(x4_p[10]));
  FDCE \x4_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[11]_i_1__1_n_4 ),
        .Q(x4_p[11]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[11]_i_1__1 
       (.CI(\x4_p_reg[7]_i_1__1_n_0 ),
        .CO({\x4_p_reg[11]_i_1__1_n_0 ,\x4_p_reg[11]_i_1__1_n_1 ,\x4_p_reg[11]_i_1__1_n_2 ,\x4_p_reg[11]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(x3_p[11:8]),
        .O({\x4_p_reg[11]_i_1__1_n_4 ,\x4_p_reg[11]_i_1__1_n_5 ,\x4_p_reg[11]_i_1__1_n_6 ,\x4_p_reg[11]_i_1__1_n_7 }),
        .S({\x4_p[11]_i_2__1_n_0 ,\x4_p[11]_i_3__1_n_0 ,\x4_p[11]_i_4__1_n_0 ,\x4_p[11]_i_5__1_n_0 }));
  FDCE \x4_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[15]_i_1__1_n_7 ),
        .Q(x4_p[12]));
  FDCE \x4_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[15]_i_1__1_n_6 ),
        .Q(x4_p[13]));
  FDCE \x4_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[15]_i_1__1_n_5 ),
        .Q(x4_p[14]));
  FDCE \x4_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[15]_i_1__1_n_4 ),
        .Q(x4_p[15]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[15]_i_1__1 
       (.CI(\x4_p_reg[11]_i_1__1_n_0 ),
        .CO({\x4_p_reg[15]_i_1__1_n_0 ,\x4_p_reg[15]_i_1__1_n_1 ,\x4_p_reg[15]_i_1__1_n_2 ,\x4_p_reg[15]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(x3_p[15:12]),
        .O({\x4_p_reg[15]_i_1__1_n_4 ,\x4_p_reg[15]_i_1__1_n_5 ,\x4_p_reg[15]_i_1__1_n_6 ,\x4_p_reg[15]_i_1__1_n_7 }),
        .S({\x4_p[15]_i_2__1_n_0 ,\x4_p[15]_i_3__1_n_0 ,\x4_p[15]_i_4__1_n_0 ,\x4_p[15]_i_5__1_n_0 }));
  FDCE \x4_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[19]_i_1__1_n_7 ),
        .Q(x4_p[16]));
  FDCE \x4_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[19]_i_1__1_n_6 ),
        .Q(x4_p[17]));
  FDCE \x4_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[19]_i_1__1_n_5 ),
        .Q(x4_p[18]));
  FDCE \x4_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[19]_i_1__1_n_4 ),
        .Q(x4_p[19]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[19]_i_1__1 
       (.CI(\x4_p_reg[15]_i_1__1_n_0 ),
        .CO({\x4_p_reg[19]_i_1__1_n_0 ,\x4_p_reg[19]_i_1__1_n_1 ,\x4_p_reg[19]_i_1__1_n_2 ,\x4_p_reg[19]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(x3_p[19:16]),
        .O({\x4_p_reg[19]_i_1__1_n_4 ,\x4_p_reg[19]_i_1__1_n_5 ,\x4_p_reg[19]_i_1__1_n_6 ,\x4_p_reg[19]_i_1__1_n_7 }),
        .S({\x4_p[19]_i_2__1_n_0 ,\x4_p[19]_i_3__1_n_0 ,\x4_p[19]_i_4__1_n_0 ,\x4_p[19]_i_5__1_n_0 }));
  FDCE \x4_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[23]_i_1__0_n_7 ),
        .Q(x4_p[20]));
  FDCE \x4_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[23]_i_1__0_n_6 ),
        .Q(x4_p[21]));
  FDCE \x4_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[23]_i_1__0_n_5 ),
        .Q(x4_p[22]));
  FDCE \x4_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[23]_i_1__0_n_4 ),
        .Q(x4_p[23]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[23]_i_1__0 
       (.CI(\x4_p_reg[19]_i_1__1_n_0 ),
        .CO({\x4_p_reg[23]_i_1__0_n_0 ,\x4_p_reg[23]_i_1__0_n_1 ,\x4_p_reg[23]_i_1__0_n_2 ,\x4_p_reg[23]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(x3_p[23:20]),
        .O({\x4_p_reg[23]_i_1__0_n_4 ,\x4_p_reg[23]_i_1__0_n_5 ,\x4_p_reg[23]_i_1__0_n_6 ,\x4_p_reg[23]_i_1__0_n_7 }),
        .S({\x4_p[23]_i_2__0_n_0 ,\x4_p[23]_i_3__0_n_0 ,\x4_p[23]_i_4__0_n_0 ,\x4_p[23]_i_5__0_n_0 }));
  FDCE \x4_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[27]_i_1__0_n_7 ),
        .Q(x4_p[24]));
  FDCE \x4_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[27]_i_1__0_n_6 ),
        .Q(x4_p[25]));
  FDCE \x4_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[27]_i_1__0_n_5 ),
        .Q(x4_p[26]));
  FDCE \x4_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[27]_i_1__0_n_4 ),
        .Q(x4_p[27]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[27]_i_1__0 
       (.CI(\x4_p_reg[23]_i_1__0_n_0 ),
        .CO({\x4_p_reg[27]_i_1__0_n_0 ,\x4_p_reg[27]_i_1__0_n_1 ,\x4_p_reg[27]_i_1__0_n_2 ,\x4_p_reg[27]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(x3_p[27:24]),
        .O({\x4_p_reg[27]_i_1__0_n_4 ,\x4_p_reg[27]_i_1__0_n_5 ,\x4_p_reg[27]_i_1__0_n_6 ,\x4_p_reg[27]_i_1__0_n_7 }),
        .S({\x4_p[27]_i_2__0_n_0 ,\x4_p[27]_i_3__0_n_0 ,\x4_p[27]_i_4__0_n_0 ,\x4_p[27]_i_5__0_n_0 }));
  FDCE \x4_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[31]_i_1__0_n_7 ),
        .Q(x4_p[28]));
  FDCE \x4_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[31]_i_1__0_n_6 ),
        .Q(x4_p[29]));
  FDCE \x4_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[31]_i_1__0_n_5 ),
        .Q(x4_p[30]));
  FDCE \x4_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[31]_i_1__0_n_4 ),
        .Q(x4_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[31]_i_1__0 
       (.CI(\x4_p_reg[27]_i_1__0_n_0 ),
        .CO({\NLW_x4_p_reg[31]_i_1__0_CO_UNCONNECTED [3],\x4_p_reg[31]_i_1__0_n_1 ,\x4_p_reg[31]_i_1__0_n_2 ,\x4_p_reg[31]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,x3_p[30:28]}),
        .O({\x4_p_reg[31]_i_1__0_n_4 ,\x4_p_reg[31]_i_1__0_n_5 ,\x4_p_reg[31]_i_1__0_n_6 ,\x4_p_reg[31]_i_1__0_n_7 }),
        .S({\x4_p[31]_i_2__0_n_0 ,\x4_p[31]_i_3__0_n_0 ,\x4_p[31]_i_4__0_n_0 ,\x4_p[31]_i_5__0_n_0 }));
  FDCE \x4_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[7]_i_1__1_n_7 ),
        .Q(x4_p[4]));
  FDCE \x4_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[7]_i_1__1_n_6 ),
        .Q(x4_p[5]));
  FDCE \x4_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[7]_i_1__1_n_5 ),
        .Q(x4_p[6]));
  FDCE \x4_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[7]_i_1__1_n_4 ),
        .Q(x4_p[7]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[7]_i_1__1 
       (.CI(\x4_p_reg[7]_i_2__1_n_0 ),
        .CO({\x4_p_reg[7]_i_1__1_n_0 ,\x4_p_reg[7]_i_1__1_n_1 ,\x4_p_reg[7]_i_1__1_n_2 ,\x4_p_reg[7]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(x3_p[7:4]),
        .O({\x4_p_reg[7]_i_1__1_n_4 ,\x4_p_reg[7]_i_1__1_n_5 ,\x4_p_reg[7]_i_1__1_n_6 ,\x4_p_reg[7]_i_1__1_n_7 }),
        .S({\x4_p[7]_i_3__1_n_0 ,\x4_p[7]_i_4__1_n_0 ,\x4_p[7]_i_5__1_n_0 ,\x4_p[7]_i_6__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[7]_i_2__1 
       (.CI(1'b0),
        .CO({\x4_p_reg[7]_i_2__1_n_0 ,\x4_p_reg[7]_i_2__1_n_1 ,\x4_p_reg[7]_i_2__1_n_2 ,\x4_p_reg[7]_i_2__1_n_3 }),
        .CYINIT(\x4_p[7]_i_7__1_n_0 ),
        .DI(x3_p[3:0]),
        .O(\NLW_x4_p_reg[7]_i_2__1_O_UNCONNECTED [3:0]),
        .S({\x4_p[7]_i_8__1_n_0 ,\x4_p[7]_i_9__1_n_0 ,\x4_p[7]_i_10__1_n_0 ,\x4_p[7]_i_11__1_n_0 }));
  FDCE \x4_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[11]_i_1__1_n_7 ),
        .Q(x4_p[8]));
  FDCE \x4_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[11]_i_1__1_n_6 ),
        .Q(x4_p[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \y1_p[29]_i_1__0 
       (.I0(z0_p[31]),
        .O(\y1_p[29]_i_1__0_n_0 ));
  FDCE \y1_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\y1_p[29]_i_1__0_n_0 ),
        .Q(y1_p[29]));
  FDCE \y1_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0_p[31]),
        .Q(y1_p[31]));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[10]_i_2__0 
       (.I0(y1_p[29]),
        .I1(z1_p[31]),
        .O(\y2_p[10]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[10]_i_3__0 
       (.I0(y1_p[31]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[10]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[10]_i_4__0 
       (.I0(y1_p[29]),
        .I1(z1_p[31]),
        .O(\y2_p[10]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[10]_i_5__0 
       (.I0(y1_p[29]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[10]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[14]_i_2__0 
       (.I0(y1_p[31]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[14]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[14]_i_3__0 
       (.I0(y1_p[29]),
        .I1(z1_p[31]),
        .O(\y2_p[14]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[14]_i_4__0 
       (.I0(y1_p[29]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[14]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[14]_i_5__0 
       (.I0(y1_p[31]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[14]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[18]_i_2__0 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[18]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[18]_i_3__0 
       (.I0(y1_p[29]),
        .I1(z1_p[31]),
        .O(\y2_p[18]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[18]_i_4__0 
       (.I0(y1_p[29]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[18]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[18]_i_5__0 
       (.I0(y1_p[29]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[18]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[22]_i_2__0 
       (.I0(y1_p[29]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[22]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[22]_i_3__0 
       (.I0(y1_p[29]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[22]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[22]_i_4__0 
       (.I0(y1_p[31]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[22]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[22]_i_5__0 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[22]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[26]_i_2__0 
       (.I0(y1_p[29]),
        .I1(z1_p[31]),
        .O(\y2_p[26]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[26]_i_3__0 
       (.I0(y1_p[29]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[26]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[26]_i_4__0 
       (.I0(y1_p[31]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[26]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[26]_i_5__0 
       (.I0(y1_p[29]),
        .I1(z1_p[31]),
        .O(\y2_p[26]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \y2_p[2]_i_2__2 
       (.I0(z1_p[31]),
        .O(\y2_p[2]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[2]_i_3__0 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[2]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[2]_i_4__0 
       (.I0(y1_p[29]),
        .I1(z1_p[31]),
        .O(\y2_p[2]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \y2_p[2]_i_5__0 
       (.I0(z1_p[31]),
        .O(\y2_p[2]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[30]_i_2__0 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[30]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[30]_i_3__0 
       (.I0(y1_p[29]),
        .I1(z1_p[31]),
        .O(\y2_p[30]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[30]_i_4__0 
       (.I0(y1_p[31]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[30]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[30]_i_5__0 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[30]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[31]_i_2__0 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[31]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[6]_i_2__0 
       (.I0(y1_p[31]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[6]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[6]_i_3__0 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[6]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[6]_i_4__0 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[6]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[6]_i_5__0 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[6]_i_5__0_n_0 ));
  FDCE \y2_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[0]),
        .Q(y2_p[0]));
  FDCE \y2_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[10]),
        .Q(y2_p[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[10]_i_1__0 
       (.CI(\y2_p_reg[6]_i_1__0_n_0 ),
        .CO({\y2_p_reg[10]_i_1__0_n_0 ,\y2_p_reg[10]_i_1__0_n_1 ,\y2_p_reg[10]_i_1__0_n_2 ,\y2_p_reg[10]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({y1_p[29],y1_p[31],y1_p[29],y1_p[29]}),
        .O(y2[10:7]),
        .S({\y2_p[10]_i_2__0_n_0 ,\y2_p[10]_i_3__0_n_0 ,\y2_p[10]_i_4__0_n_0 ,\y2_p[10]_i_5__0_n_0 }));
  FDCE \y2_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[11]),
        .Q(y2_p[11]));
  FDCE \y2_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[12]),
        .Q(y2_p[12]));
  FDCE \y2_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[13]),
        .Q(y2_p[13]));
  FDCE \y2_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[14]),
        .Q(y2_p[14]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[14]_i_1__0 
       (.CI(\y2_p_reg[10]_i_1__0_n_0 ),
        .CO({\y2_p_reg[14]_i_1__0_n_0 ,\y2_p_reg[14]_i_1__0_n_1 ,\y2_p_reg[14]_i_1__0_n_2 ,\y2_p_reg[14]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({y1_p[31],y1_p[29],y1_p[29],y1_p[31]}),
        .O(y2[14:11]),
        .S({\y2_p[14]_i_2__0_n_0 ,\y2_p[14]_i_3__0_n_0 ,\y2_p[14]_i_4__0_n_0 ,\y2_p[14]_i_5__0_n_0 }));
  FDCE \y2_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[15]),
        .Q(y2_p[15]));
  FDCE \y2_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[16]),
        .Q(y2_p[16]));
  FDCE \y2_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[17]),
        .Q(y2_p[17]));
  FDCE \y2_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[18]),
        .Q(y2_p[18]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[18]_i_1__0 
       (.CI(\y2_p_reg[14]_i_1__0_n_0 ),
        .CO({\y2_p_reg[18]_i_1__0_n_0 ,\y2_p_reg[18]_i_1__0_n_1 ,\y2_p_reg[18]_i_1__0_n_2 ,\y2_p_reg[18]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({y1_p[31],y1_p[29],y1_p[29],y1_p[29]}),
        .O(y2[18:15]),
        .S({\y2_p[18]_i_2__0_n_0 ,\y2_p[18]_i_3__0_n_0 ,\y2_p[18]_i_4__0_n_0 ,\y2_p[18]_i_5__0_n_0 }));
  FDCE \y2_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[19]),
        .Q(y2_p[19]));
  FDCE \y2_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[1]),
        .Q(y2_p[1]));
  FDCE \y2_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[20]),
        .Q(y2_p[20]));
  FDCE \y2_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[21]),
        .Q(y2_p[21]));
  FDCE \y2_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[22]),
        .Q(y2_p[22]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[22]_i_1__0 
       (.CI(\y2_p_reg[18]_i_1__0_n_0 ),
        .CO({\y2_p_reg[22]_i_1__0_n_0 ,\y2_p_reg[22]_i_1__0_n_1 ,\y2_p_reg[22]_i_1__0_n_2 ,\y2_p_reg[22]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({y1_p[29],y1_p[29],y1_p[31],y1_p[31]}),
        .O(y2[22:19]),
        .S({\y2_p[22]_i_2__0_n_0 ,\y2_p[22]_i_3__0_n_0 ,\y2_p[22]_i_4__0_n_0 ,\y2_p[22]_i_5__0_n_0 }));
  FDCE \y2_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[23]),
        .Q(y2_p[23]));
  FDCE \y2_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[24]),
        .Q(y2_p[24]));
  FDCE \y2_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[25]),
        .Q(y2_p[25]));
  FDCE \y2_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[26]),
        .Q(y2_p[26]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[26]_i_1__0 
       (.CI(\y2_p_reg[22]_i_1__0_n_0 ),
        .CO({\y2_p_reg[26]_i_1__0_n_0 ,\y2_p_reg[26]_i_1__0_n_1 ,\y2_p_reg[26]_i_1__0_n_2 ,\y2_p_reg[26]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({y1_p[29],y1_p[29],y1_p[31],y1_p[29]}),
        .O(y2[26:23]),
        .S({\y2_p[26]_i_2__0_n_0 ,\y2_p[26]_i_3__0_n_0 ,\y2_p[26]_i_4__0_n_0 ,\y2_p[26]_i_5__0_n_0 }));
  FDCE \y2_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[27]),
        .Q(y2_p[27]));
  FDCE \y2_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[28]),
        .Q(y2_p[28]));
  FDCE \y2_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[29]),
        .Q(y2_p[29]));
  FDCE \y2_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[2]),
        .Q(y2_p[2]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[2]_i_1__0 
       (.CI(1'b0),
        .CO({\y2_p_reg[2]_i_1__0_n_0 ,\y2_p_reg[2]_i_1__0_n_1 ,\y2_p_reg[2]_i_1__0_n_2 ,\y2_p_reg[2]_i_1__0_n_3 }),
        .CYINIT(\y2_p[2]_i_2__2_n_0 ),
        .DI({y1_p[31],y1_p[29],x1_p,1'b0}),
        .O({y2[2:0],\NLW_y2_p_reg[2]_i_1__0_O_UNCONNECTED [0]}),
        .S({\y2_p[2]_i_3__0_n_0 ,\y2_p[2]_i_4__0_n_0 ,\y2_p[2]_i_5__0_n_0 ,1'b1}));
  FDCE \y2_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[30]),
        .Q(y2_p[30]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[30]_i_1__0 
       (.CI(\y2_p_reg[26]_i_1__0_n_0 ),
        .CO({\y2_p_reg[30]_i_1__0_n_0 ,\y2_p_reg[30]_i_1__0_n_1 ,\y2_p_reg[30]_i_1__0_n_2 ,\y2_p_reg[30]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({y1_p[31],y1_p[29],y1_p[31],y1_p[31]}),
        .O(y2[30:27]),
        .S({\y2_p[30]_i_2__0_n_0 ,\y2_p[30]_i_3__0_n_0 ,\y2_p[30]_i_4__0_n_0 ,\y2_p[30]_i_5__0_n_0 }));
  FDCE \y2_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[31]),
        .Q(y2_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[31]_i_1__0 
       (.CI(\y2_p_reg[30]_i_1__0_n_0 ),
        .CO(\NLW_y2_p_reg[31]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y2_p_reg[31]_i_1__0_O_UNCONNECTED [3:1],y2[31]}),
        .S({1'b0,1'b0,1'b0,\y2_p[31]_i_2__0_n_0 }));
  FDCE \y2_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[3]),
        .Q(y2_p[3]));
  FDCE \y2_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[4]),
        .Q(y2_p[4]));
  FDCE \y2_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[5]),
        .Q(y2_p[5]));
  FDCE \y2_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[6]),
        .Q(y2_p[6]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[6]_i_1__0 
       (.CI(\y2_p_reg[2]_i_1__0_n_0 ),
        .CO({\y2_p_reg[6]_i_1__0_n_0 ,\y2_p_reg[6]_i_1__0_n_1 ,\y2_p_reg[6]_i_1__0_n_2 ,\y2_p_reg[6]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({y1_p[31],y1_p[31],y1_p[31],y1_p[31]}),
        .O(y2[6:3]),
        .S({\y2_p[6]_i_2__0_n_0 ,\y2_p[6]_i_3__0_n_0 ,\y2_p[6]_i_4__0_n_0 ,\y2_p[6]_i_5__0_n_0 }));
  FDCE \y2_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[7]),
        .Q(y2_p[7]));
  FDCE \y2_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[8]),
        .Q(y2_p[8]));
  FDCE \y2_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[9]),
        .Q(y2_p[9]));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[10]_i_2__0 
       (.I0(y2_p[10]),
        .I1(\x2_p_reg_n_0_[12] ),
        .I2(z2_p[31]),
        .O(\y3_p[10]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[10]_i_3__0 
       (.I0(y2_p[9]),
        .I1(\x2_p_reg_n_0_[11] ),
        .I2(z2_p[31]),
        .O(\y3_p[10]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[10]_i_4__0 
       (.I0(y2_p[8]),
        .I1(\x2_p_reg_n_0_[10] ),
        .I2(z2_p[31]),
        .O(\y3_p[10]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[10]_i_5__0 
       (.I0(y2_p[7]),
        .I1(\x2_p_reg_n_0_[9] ),
        .I2(z2_p[31]),
        .O(\y3_p[10]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[14]_i_2__0 
       (.I0(y2_p[14]),
        .I1(\x2_p_reg_n_0_[16] ),
        .I2(z2_p[31]),
        .O(\y3_p[14]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[14]_i_3__0 
       (.I0(y2_p[13]),
        .I1(\x2_p_reg_n_0_[15] ),
        .I2(z2_p[31]),
        .O(\y3_p[14]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[14]_i_4__0 
       (.I0(y2_p[12]),
        .I1(\x2_p_reg_n_0_[14] ),
        .I2(z2_p[31]),
        .O(\y3_p[14]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[14]_i_5__0 
       (.I0(y2_p[11]),
        .I1(\x2_p_reg_n_0_[13] ),
        .I2(z2_p[31]),
        .O(\y3_p[14]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[18]_i_2__0 
       (.I0(y2_p[18]),
        .I1(\x2_p_reg_n_0_[20] ),
        .I2(z2_p[31]),
        .O(\y3_p[18]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[18]_i_3__0 
       (.I0(y2_p[17]),
        .I1(\x2_p_reg_n_0_[19] ),
        .I2(z2_p[31]),
        .O(\y3_p[18]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[18]_i_4__0 
       (.I0(y2_p[16]),
        .I1(\x2_p_reg_n_0_[18] ),
        .I2(z2_p[31]),
        .O(\y3_p[18]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[18]_i_5__0 
       (.I0(y2_p[15]),
        .I1(\x2_p_reg_n_0_[17] ),
        .I2(z2_p[31]),
        .O(\y3_p[18]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[22]_i_2__0 
       (.I0(y2_p[22]),
        .I1(\x2_p_reg_n_0_[24] ),
        .I2(z2_p[31]),
        .O(\y3_p[22]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[22]_i_3__0 
       (.I0(y2_p[21]),
        .I1(\x2_p_reg_n_0_[23] ),
        .I2(z2_p[31]),
        .O(\y3_p[22]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[22]_i_4__0 
       (.I0(y2_p[20]),
        .I1(\x2_p_reg_n_0_[22] ),
        .I2(z2_p[31]),
        .O(\y3_p[22]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[22]_i_5__0 
       (.I0(y2_p[19]),
        .I1(\x2_p_reg_n_0_[21] ),
        .I2(z2_p[31]),
        .O(\y3_p[22]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[26]_i_2__0 
       (.I0(y2_p[26]),
        .I1(\x2_p_reg_n_0_[28] ),
        .I2(z2_p[31]),
        .O(\y3_p[26]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[26]_i_3__0 
       (.I0(y2_p[25]),
        .I1(\x2_p_reg_n_0_[27] ),
        .I2(z2_p[31]),
        .O(\y3_p[26]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[26]_i_4__0 
       (.I0(y2_p[24]),
        .I1(\x2_p_reg_n_0_[26] ),
        .I2(z2_p[31]),
        .O(\y3_p[26]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[26]_i_5__0 
       (.I0(y2_p[23]),
        .I1(\x2_p_reg_n_0_[25] ),
        .I2(z2_p[31]),
        .O(\y3_p[26]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \y3_p[2]_i_2__2 
       (.I0(z2_p[31]),
        .O(\y3_p[2]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[2]_i_3__0 
       (.I0(y2_p[2]),
        .I1(\x2_p_reg_n_0_[4] ),
        .I2(z2_p[31]),
        .O(\y3_p[2]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[2]_i_4__0 
       (.I0(y2_p[1]),
        .I1(\x2_p_reg_n_0_[3] ),
        .I2(z2_p[31]),
        .O(\y3_p[2]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[2]_i_5__0 
       (.I0(y2_p[0]),
        .I1(\x2_p_reg_n_0_[2] ),
        .I2(z2_p[31]),
        .O(\y3_p[2]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[30]_i_2__0 
       (.I0(y2_p[30]),
        .I1(B0),
        .I2(z2_p[31]),
        .O(\y3_p[30]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[30]_i_3__0 
       (.I0(y2_p[29]),
        .I1(B0),
        .I2(z2_p[31]),
        .O(\y3_p[30]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[30]_i_4__0 
       (.I0(y2_p[28]),
        .I1(\x2_p_reg_n_0_[30] ),
        .I2(z2_p[31]),
        .O(\y3_p[30]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[30]_i_5__0 
       (.I0(y2_p[27]),
        .I1(\x2_p_reg_n_0_[29] ),
        .I2(z2_p[31]),
        .O(\y3_p[30]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[31]_i_2__0 
       (.I0(y2_p[31]),
        .I1(B0),
        .I2(z2_p[31]),
        .O(\y3_p[31]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[6]_i_2__0 
       (.I0(y2_p[6]),
        .I1(\x2_p_reg_n_0_[8] ),
        .I2(z2_p[31]),
        .O(\y3_p[6]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[6]_i_3__0 
       (.I0(y2_p[5]),
        .I1(\x2_p_reg_n_0_[7] ),
        .I2(z2_p[31]),
        .O(\y3_p[6]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[6]_i_4__0 
       (.I0(y2_p[4]),
        .I1(\x2_p_reg_n_0_[6] ),
        .I2(z2_p[31]),
        .O(\y3_p[6]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[6]_i_5__0 
       (.I0(y2_p[3]),
        .I1(\x2_p_reg_n_0_[5] ),
        .I2(z2_p[31]),
        .O(\y3_p[6]_i_5__0_n_0 ));
  FDCE \y3_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[0]),
        .Q(y3_p[0]));
  FDCE \y3_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[10]),
        .Q(y3_p[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[10]_i_1__0 
       (.CI(\y3_p_reg[6]_i_1__0_n_0 ),
        .CO({\y3_p_reg[10]_i_1__0_n_0 ,\y3_p_reg[10]_i_1__0_n_1 ,\y3_p_reg[10]_i_1__0_n_2 ,\y3_p_reg[10]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(y2_p[10:7]),
        .O(y3[10:7]),
        .S({\y3_p[10]_i_2__0_n_0 ,\y3_p[10]_i_3__0_n_0 ,\y3_p[10]_i_4__0_n_0 ,\y3_p[10]_i_5__0_n_0 }));
  FDCE \y3_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[11]),
        .Q(y3_p[11]));
  FDCE \y3_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[12]),
        .Q(y3_p[12]));
  FDCE \y3_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[13]),
        .Q(y3_p[13]));
  FDCE \y3_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[14]),
        .Q(y3_p[14]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[14]_i_1__0 
       (.CI(\y3_p_reg[10]_i_1__0_n_0 ),
        .CO({\y3_p_reg[14]_i_1__0_n_0 ,\y3_p_reg[14]_i_1__0_n_1 ,\y3_p_reg[14]_i_1__0_n_2 ,\y3_p_reg[14]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(y2_p[14:11]),
        .O(y3[14:11]),
        .S({\y3_p[14]_i_2__0_n_0 ,\y3_p[14]_i_3__0_n_0 ,\y3_p[14]_i_4__0_n_0 ,\y3_p[14]_i_5__0_n_0 }));
  FDCE \y3_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[15]),
        .Q(y3_p[15]));
  FDCE \y3_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[16]),
        .Q(y3_p[16]));
  FDCE \y3_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[17]),
        .Q(y3_p[17]));
  FDCE \y3_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[18]),
        .Q(y3_p[18]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[18]_i_1__0 
       (.CI(\y3_p_reg[14]_i_1__0_n_0 ),
        .CO({\y3_p_reg[18]_i_1__0_n_0 ,\y3_p_reg[18]_i_1__0_n_1 ,\y3_p_reg[18]_i_1__0_n_2 ,\y3_p_reg[18]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(y2_p[18:15]),
        .O(y3[18:15]),
        .S({\y3_p[18]_i_2__0_n_0 ,\y3_p[18]_i_3__0_n_0 ,\y3_p[18]_i_4__0_n_0 ,\y3_p[18]_i_5__0_n_0 }));
  FDCE \y3_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[19]),
        .Q(y3_p[19]));
  FDCE \y3_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[1]),
        .Q(y3_p[1]));
  FDCE \y3_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[20]),
        .Q(y3_p[20]));
  FDCE \y3_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[21]),
        .Q(y3_p[21]));
  FDCE \y3_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[22]),
        .Q(y3_p[22]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[22]_i_1__0 
       (.CI(\y3_p_reg[18]_i_1__0_n_0 ),
        .CO({\y3_p_reg[22]_i_1__0_n_0 ,\y3_p_reg[22]_i_1__0_n_1 ,\y3_p_reg[22]_i_1__0_n_2 ,\y3_p_reg[22]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(y2_p[22:19]),
        .O(y3[22:19]),
        .S({\y3_p[22]_i_2__0_n_0 ,\y3_p[22]_i_3__0_n_0 ,\y3_p[22]_i_4__0_n_0 ,\y3_p[22]_i_5__0_n_0 }));
  FDCE \y3_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[23]),
        .Q(y3_p[23]));
  FDCE \y3_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[24]),
        .Q(y3_p[24]));
  FDCE \y3_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[25]),
        .Q(y3_p[25]));
  FDCE \y3_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[26]),
        .Q(y3_p[26]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[26]_i_1__0 
       (.CI(\y3_p_reg[22]_i_1__0_n_0 ),
        .CO({\y3_p_reg[26]_i_1__0_n_0 ,\y3_p_reg[26]_i_1__0_n_1 ,\y3_p_reg[26]_i_1__0_n_2 ,\y3_p_reg[26]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(y2_p[26:23]),
        .O(y3[26:23]),
        .S({\y3_p[26]_i_2__0_n_0 ,\y3_p[26]_i_3__0_n_0 ,\y3_p[26]_i_4__0_n_0 ,\y3_p[26]_i_5__0_n_0 }));
  FDCE \y3_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[27]),
        .Q(y3_p[27]));
  FDCE \y3_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[28]),
        .Q(y3_p[28]));
  FDCE \y3_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[29]),
        .Q(y3_p[29]));
  FDCE \y3_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[2]),
        .Q(y3_p[2]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[2]_i_1__0 
       (.CI(1'b0),
        .CO({\y3_p_reg[2]_i_1__0_n_0 ,\y3_p_reg[2]_i_1__0_n_1 ,\y3_p_reg[2]_i_1__0_n_2 ,\y3_p_reg[2]_i_1__0_n_3 }),
        .CYINIT(\y3_p[2]_i_2__2_n_0 ),
        .DI({y2_p[2:0],1'b0}),
        .O({y3[2:0],\NLW_y3_p_reg[2]_i_1__0_O_UNCONNECTED [0]}),
        .S({\y3_p[2]_i_3__0_n_0 ,\y3_p[2]_i_4__0_n_0 ,\y3_p[2]_i_5__0_n_0 ,1'b1}));
  FDCE \y3_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[30]),
        .Q(y3_p[30]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[30]_i_1__0 
       (.CI(\y3_p_reg[26]_i_1__0_n_0 ),
        .CO({\y3_p_reg[30]_i_1__0_n_0 ,\y3_p_reg[30]_i_1__0_n_1 ,\y3_p_reg[30]_i_1__0_n_2 ,\y3_p_reg[30]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(y2_p[30:27]),
        .O(y3[30:27]),
        .S({\y3_p[30]_i_2__0_n_0 ,\y3_p[30]_i_3__0_n_0 ,\y3_p[30]_i_4__0_n_0 ,\y3_p[30]_i_5__0_n_0 }));
  FDCE \y3_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[31]),
        .Q(y3_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[31]_i_1__0 
       (.CI(\y3_p_reg[30]_i_1__0_n_0 ),
        .CO(\NLW_y3_p_reg[31]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y3_p_reg[31]_i_1__0_O_UNCONNECTED [3:1],y3[31]}),
        .S({1'b0,1'b0,1'b0,\y3_p[31]_i_2__0_n_0 }));
  FDCE \y3_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[3]),
        .Q(y3_p[3]));
  FDCE \y3_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[4]),
        .Q(y3_p[4]));
  FDCE \y3_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[5]),
        .Q(y3_p[5]));
  FDCE \y3_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[6]),
        .Q(y3_p[6]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[6]_i_1__0 
       (.CI(\y3_p_reg[2]_i_1__0_n_0 ),
        .CO({\y3_p_reg[6]_i_1__0_n_0 ,\y3_p_reg[6]_i_1__0_n_1 ,\y3_p_reg[6]_i_1__0_n_2 ,\y3_p_reg[6]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(y2_p[6:3]),
        .O(y3[6:3]),
        .S({\y3_p[6]_i_2__0_n_0 ,\y3_p[6]_i_3__0_n_0 ,\y3_p[6]_i_4__0_n_0 ,\y3_p[6]_i_5__0_n_0 }));
  FDCE \y3_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[7]),
        .Q(y3_p[7]));
  FDCE \y3_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[8]),
        .Q(y3_p[8]));
  FDCE \y3_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[9]),
        .Q(y3_p[9]));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[10]_i_2__0 
       (.I0(y3_p[10]),
        .I1(x3_p[13]),
        .I2(z3_p[31]),
        .O(\y4_p[10]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[10]_i_3__0 
       (.I0(y3_p[9]),
        .I1(x3_p[12]),
        .I2(z3_p[31]),
        .O(\y4_p[10]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[10]_i_4__0 
       (.I0(y3_p[8]),
        .I1(x3_p[11]),
        .I2(z3_p[31]),
        .O(\y4_p[10]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[10]_i_5__0 
       (.I0(y3_p[7]),
        .I1(x3_p[10]),
        .I2(z3_p[31]),
        .O(\y4_p[10]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[14]_i_2__0 
       (.I0(y3_p[14]),
        .I1(x3_p[17]),
        .I2(z3_p[31]),
        .O(\y4_p[14]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[14]_i_3__0 
       (.I0(y3_p[13]),
        .I1(x3_p[16]),
        .I2(z3_p[31]),
        .O(\y4_p[14]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[14]_i_4__0 
       (.I0(y3_p[12]),
        .I1(x3_p[15]),
        .I2(z3_p[31]),
        .O(\y4_p[14]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[14]_i_5__0 
       (.I0(y3_p[11]),
        .I1(x3_p[14]),
        .I2(z3_p[31]),
        .O(\y4_p[14]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[18]_i_2__0 
       (.I0(y3_p[18]),
        .I1(x3_p[21]),
        .I2(z3_p[31]),
        .O(\y4_p[18]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[18]_i_3__0 
       (.I0(y3_p[17]),
        .I1(x3_p[20]),
        .I2(z3_p[31]),
        .O(\y4_p[18]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[18]_i_4__0 
       (.I0(y3_p[16]),
        .I1(x3_p[19]),
        .I2(z3_p[31]),
        .O(\y4_p[18]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[18]_i_5__0 
       (.I0(y3_p[15]),
        .I1(x3_p[18]),
        .I2(z3_p[31]),
        .O(\y4_p[18]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[22]_i_2__0 
       (.I0(y3_p[22]),
        .I1(x3_p[25]),
        .I2(z3_p[31]),
        .O(\y4_p[22]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[22]_i_3__0 
       (.I0(y3_p[21]),
        .I1(x3_p[24]),
        .I2(z3_p[31]),
        .O(\y4_p[22]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[22]_i_4__0 
       (.I0(y3_p[20]),
        .I1(x3_p[23]),
        .I2(z3_p[31]),
        .O(\y4_p[22]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[22]_i_5__0 
       (.I0(y3_p[19]),
        .I1(x3_p[22]),
        .I2(z3_p[31]),
        .O(\y4_p[22]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[26]_i_2__0 
       (.I0(y3_p[26]),
        .I1(x3_p[29]),
        .I2(z3_p[31]),
        .O(\y4_p[26]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[26]_i_3__0 
       (.I0(y3_p[25]),
        .I1(x3_p[28]),
        .I2(z3_p[31]),
        .O(\y4_p[26]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[26]_i_4__0 
       (.I0(y3_p[24]),
        .I1(x3_p[27]),
        .I2(z3_p[31]),
        .O(\y4_p[26]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[26]_i_5__0 
       (.I0(y3_p[23]),
        .I1(x3_p[26]),
        .I2(z3_p[31]),
        .O(\y4_p[26]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \y4_p[2]_i_2__0 
       (.I0(z3_p[31]),
        .O(\y4_p[2]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[2]_i_3__0 
       (.I0(y3_p[2]),
        .I1(x3_p[5]),
        .I2(z3_p[31]),
        .O(\y4_p[2]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[2]_i_4__0 
       (.I0(y3_p[1]),
        .I1(x3_p[4]),
        .I2(z3_p[31]),
        .O(\y4_p[2]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[2]_i_5__0 
       (.I0(y3_p[0]),
        .I1(x3_p[3]),
        .I2(z3_p[31]),
        .O(\y4_p[2]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[30]_i_2__0 
       (.I0(y3_p[30]),
        .I1(x3_p[31]),
        .I2(z3_p[31]),
        .O(\y4_p[30]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[30]_i_3__0 
       (.I0(y3_p[29]),
        .I1(x3_p[31]),
        .I2(z3_p[31]),
        .O(\y4_p[30]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[30]_i_4__0 
       (.I0(y3_p[28]),
        .I1(x3_p[31]),
        .I2(z3_p[31]),
        .O(\y4_p[30]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[30]_i_5__0 
       (.I0(y3_p[27]),
        .I1(x3_p[30]),
        .I2(z3_p[31]),
        .O(\y4_p[30]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[31]_i_2__0 
       (.I0(y3_p[31]),
        .I1(x3_p[31]),
        .I2(z3_p[31]),
        .O(\y4_p[31]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[6]_i_2__0 
       (.I0(y3_p[6]),
        .I1(x3_p[9]),
        .I2(z3_p[31]),
        .O(\y4_p[6]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[6]_i_3__0 
       (.I0(y3_p[5]),
        .I1(x3_p[8]),
        .I2(z3_p[31]),
        .O(\y4_p[6]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[6]_i_4__0 
       (.I0(y3_p[4]),
        .I1(x3_p[7]),
        .I2(z3_p[31]),
        .O(\y4_p[6]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[6]_i_5__0 
       (.I0(y3_p[3]),
        .I1(x3_p[6]),
        .I2(z3_p[31]),
        .O(\y4_p[6]_i_5__0_n_0 ));
  FDCE \y4_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[0]),
        .Q(y4_p[0]));
  FDCE \y4_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[10]),
        .Q(y4_p[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[10]_i_1__0 
       (.CI(\y4_p_reg[6]_i_1__0_n_0 ),
        .CO({\y4_p_reg[10]_i_1__0_n_0 ,\y4_p_reg[10]_i_1__0_n_1 ,\y4_p_reg[10]_i_1__0_n_2 ,\y4_p_reg[10]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(y3_p[10:7]),
        .O(y4[10:7]),
        .S({\y4_p[10]_i_2__0_n_0 ,\y4_p[10]_i_3__0_n_0 ,\y4_p[10]_i_4__0_n_0 ,\y4_p[10]_i_5__0_n_0 }));
  FDCE \y4_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[11]),
        .Q(y4_p[11]));
  FDCE \y4_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[12]),
        .Q(y4_p[12]));
  FDCE \y4_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[13]),
        .Q(y4_p[13]));
  FDCE \y4_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[14]),
        .Q(y4_p[14]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[14]_i_1__0 
       (.CI(\y4_p_reg[10]_i_1__0_n_0 ),
        .CO({\y4_p_reg[14]_i_1__0_n_0 ,\y4_p_reg[14]_i_1__0_n_1 ,\y4_p_reg[14]_i_1__0_n_2 ,\y4_p_reg[14]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(y3_p[14:11]),
        .O(y4[14:11]),
        .S({\y4_p[14]_i_2__0_n_0 ,\y4_p[14]_i_3__0_n_0 ,\y4_p[14]_i_4__0_n_0 ,\y4_p[14]_i_5__0_n_0 }));
  FDCE \y4_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[15]),
        .Q(y4_p[15]));
  FDCE \y4_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[16]),
        .Q(y4_p[16]));
  FDCE \y4_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[17]),
        .Q(y4_p[17]));
  FDCE \y4_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[18]),
        .Q(y4_p[18]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[18]_i_1__0 
       (.CI(\y4_p_reg[14]_i_1__0_n_0 ),
        .CO({\y4_p_reg[18]_i_1__0_n_0 ,\y4_p_reg[18]_i_1__0_n_1 ,\y4_p_reg[18]_i_1__0_n_2 ,\y4_p_reg[18]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(y3_p[18:15]),
        .O(y4[18:15]),
        .S({\y4_p[18]_i_2__0_n_0 ,\y4_p[18]_i_3__0_n_0 ,\y4_p[18]_i_4__0_n_0 ,\y4_p[18]_i_5__0_n_0 }));
  FDCE \y4_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[19]),
        .Q(y4_p[19]));
  FDCE \y4_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[1]),
        .Q(y4_p[1]));
  FDCE \y4_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[20]),
        .Q(y4_p[20]));
  FDCE \y4_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[21]),
        .Q(y4_p[21]));
  FDCE \y4_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[22]),
        .Q(y4_p[22]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[22]_i_1__0 
       (.CI(\y4_p_reg[18]_i_1__0_n_0 ),
        .CO({\y4_p_reg[22]_i_1__0_n_0 ,\y4_p_reg[22]_i_1__0_n_1 ,\y4_p_reg[22]_i_1__0_n_2 ,\y4_p_reg[22]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(y3_p[22:19]),
        .O(y4[22:19]),
        .S({\y4_p[22]_i_2__0_n_0 ,\y4_p[22]_i_3__0_n_0 ,\y4_p[22]_i_4__0_n_0 ,\y4_p[22]_i_5__0_n_0 }));
  FDCE \y4_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[23]),
        .Q(y4_p[23]));
  FDCE \y4_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[24]),
        .Q(y4_p[24]));
  FDCE \y4_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[25]),
        .Q(y4_p[25]));
  FDCE \y4_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[26]),
        .Q(y4_p[26]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[26]_i_1__0 
       (.CI(\y4_p_reg[22]_i_1__0_n_0 ),
        .CO({\y4_p_reg[26]_i_1__0_n_0 ,\y4_p_reg[26]_i_1__0_n_1 ,\y4_p_reg[26]_i_1__0_n_2 ,\y4_p_reg[26]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(y3_p[26:23]),
        .O(y4[26:23]),
        .S({\y4_p[26]_i_2__0_n_0 ,\y4_p[26]_i_3__0_n_0 ,\y4_p[26]_i_4__0_n_0 ,\y4_p[26]_i_5__0_n_0 }));
  FDCE \y4_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[27]),
        .Q(y4_p[27]));
  FDCE \y4_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[28]),
        .Q(y4_p[28]));
  FDCE \y4_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[29]),
        .Q(y4_p[29]));
  FDCE \y4_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[2]),
        .Q(y4_p[2]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[2]_i_1__0 
       (.CI(1'b0),
        .CO({\y4_p_reg[2]_i_1__0_n_0 ,\y4_p_reg[2]_i_1__0_n_1 ,\y4_p_reg[2]_i_1__0_n_2 ,\y4_p_reg[2]_i_1__0_n_3 }),
        .CYINIT(\y4_p[2]_i_2__0_n_0 ),
        .DI({y3_p[2:0],1'b0}),
        .O({y4[2:0],\NLW_y4_p_reg[2]_i_1__0_O_UNCONNECTED [0]}),
        .S({\y4_p[2]_i_3__0_n_0 ,\y4_p[2]_i_4__0_n_0 ,\y4_p[2]_i_5__0_n_0 ,1'b1}));
  FDCE \y4_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[30]),
        .Q(y4_p[30]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[30]_i_1__0 
       (.CI(\y4_p_reg[26]_i_1__0_n_0 ),
        .CO({\y4_p_reg[30]_i_1__0_n_0 ,\y4_p_reg[30]_i_1__0_n_1 ,\y4_p_reg[30]_i_1__0_n_2 ,\y4_p_reg[30]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(y3_p[30:27]),
        .O(y4[30:27]),
        .S({\y4_p[30]_i_2__0_n_0 ,\y4_p[30]_i_3__0_n_0 ,\y4_p[30]_i_4__0_n_0 ,\y4_p[30]_i_5__0_n_0 }));
  FDCE \y4_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[31]),
        .Q(y4_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[31]_i_1__0 
       (.CI(\y4_p_reg[30]_i_1__0_n_0 ),
        .CO(\NLW_y4_p_reg[31]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y4_p_reg[31]_i_1__0_O_UNCONNECTED [3:1],y4[31]}),
        .S({1'b0,1'b0,1'b0,\y4_p[31]_i_2__0_n_0 }));
  FDCE \y4_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[3]),
        .Q(y4_p[3]));
  FDCE \y4_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[4]),
        .Q(y4_p[4]));
  FDCE \y4_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[5]),
        .Q(y4_p[5]));
  FDCE \y4_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[6]),
        .Q(y4_p[6]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[6]_i_1__0 
       (.CI(\y4_p_reg[2]_i_1__0_n_0 ),
        .CO({\y4_p_reg[6]_i_1__0_n_0 ,\y4_p_reg[6]_i_1__0_n_1 ,\y4_p_reg[6]_i_1__0_n_2 ,\y4_p_reg[6]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(y3_p[6:3]),
        .O(y4[6:3]),
        .S({\y4_p[6]_i_2__0_n_0 ,\y4_p[6]_i_3__0_n_0 ,\y4_p[6]_i_4__0_n_0 ,\y4_p[6]_i_5__0_n_0 }));
  FDCE \y4_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[7]),
        .Q(y4_p[7]));
  FDCE \y4_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[8]),
        .Q(y4_p[8]));
  FDCE \y4_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[9]),
        .Q(y4_p[9]));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[10]_i_2__0 
       (.I0(y4_p[10]),
        .I1(x4_p[14]),
        .I2(z4_p),
        .O(\y5_p[10]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[10]_i_3__0 
       (.I0(y4_p[9]),
        .I1(x4_p[13]),
        .I2(z4_p),
        .O(\y5_p[10]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[10]_i_4__0 
       (.I0(y4_p[8]),
        .I1(x4_p[12]),
        .I2(z4_p),
        .O(\y5_p[10]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[10]_i_5__0 
       (.I0(y4_p[7]),
        .I1(x4_p[11]),
        .I2(z4_p),
        .O(\y5_p[10]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[14]_i_2__0 
       (.I0(y4_p[14]),
        .I1(x4_p[18]),
        .I2(z4_p),
        .O(\y5_p[14]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[14]_i_3__0 
       (.I0(y4_p[13]),
        .I1(x4_p[17]),
        .I2(z4_p),
        .O(\y5_p[14]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[14]_i_4__0 
       (.I0(y4_p[12]),
        .I1(x4_p[16]),
        .I2(z4_p),
        .O(\y5_p[14]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[14]_i_5__0 
       (.I0(y4_p[11]),
        .I1(x4_p[15]),
        .I2(z4_p),
        .O(\y5_p[14]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[18]_i_2__0 
       (.I0(y4_p[18]),
        .I1(x4_p[22]),
        .I2(z4_p),
        .O(\y5_p[18]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[18]_i_3__0 
       (.I0(y4_p[17]),
        .I1(x4_p[21]),
        .I2(z4_p),
        .O(\y5_p[18]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[18]_i_4__0 
       (.I0(y4_p[16]),
        .I1(x4_p[20]),
        .I2(z4_p),
        .O(\y5_p[18]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[18]_i_5__0 
       (.I0(y4_p[15]),
        .I1(x4_p[19]),
        .I2(z4_p),
        .O(\y5_p[18]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[22]_i_2__0 
       (.I0(y4_p[22]),
        .I1(x4_p[26]),
        .I2(z4_p),
        .O(\y5_p[22]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[22]_i_3__0 
       (.I0(y4_p[21]),
        .I1(x4_p[25]),
        .I2(z4_p),
        .O(\y5_p[22]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[22]_i_4__0 
       (.I0(y4_p[20]),
        .I1(x4_p[24]),
        .I2(z4_p),
        .O(\y5_p[22]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[22]_i_5__0 
       (.I0(y4_p[19]),
        .I1(x4_p[23]),
        .I2(z4_p),
        .O(\y5_p[22]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[26]_i_2__0 
       (.I0(y4_p[26]),
        .I1(x4_p[30]),
        .I2(z4_p),
        .O(\y5_p[26]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[26]_i_3__0 
       (.I0(y4_p[25]),
        .I1(x4_p[29]),
        .I2(z4_p),
        .O(\y5_p[26]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[26]_i_4__0 
       (.I0(y4_p[24]),
        .I1(x4_p[28]),
        .I2(z4_p),
        .O(\y5_p[26]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[26]_i_5__0 
       (.I0(y4_p[23]),
        .I1(x4_p[27]),
        .I2(z4_p),
        .O(\y5_p[26]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \y5_p[2]_i_2__0 
       (.I0(z4_p),
        .O(\y5_p[2]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[2]_i_3__0 
       (.I0(y4_p[2]),
        .I1(x4_p[6]),
        .I2(z4_p),
        .O(\y5_p[2]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[2]_i_4__0 
       (.I0(y4_p[1]),
        .I1(x4_p[5]),
        .I2(z4_p),
        .O(\y5_p[2]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[2]_i_5__0 
       (.I0(y4_p[0]),
        .I1(x4_p[4]),
        .I2(z4_p),
        .O(\y5_p[2]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[30]_i_2__0 
       (.I0(y4_p[30]),
        .I1(x4_p[31]),
        .I2(z4_p),
        .O(\y5_p[30]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[30]_i_3__0 
       (.I0(y4_p[29]),
        .I1(x4_p[31]),
        .I2(z4_p),
        .O(\y5_p[30]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[30]_i_4__0 
       (.I0(y4_p[28]),
        .I1(x4_p[31]),
        .I2(z4_p),
        .O(\y5_p[30]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[30]_i_5__0 
       (.I0(y4_p[27]),
        .I1(x4_p[31]),
        .I2(z4_p),
        .O(\y5_p[30]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[31]_i_2__0 
       (.I0(y4_p[31]),
        .I1(x4_p[31]),
        .I2(z4_p),
        .O(\y5_p[31]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[6]_i_2__0 
       (.I0(y4_p[6]),
        .I1(x4_p[10]),
        .I2(z4_p),
        .O(\y5_p[6]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[6]_i_3__0 
       (.I0(y4_p[5]),
        .I1(x4_p[9]),
        .I2(z4_p),
        .O(\y5_p[6]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[6]_i_4__0 
       (.I0(y4_p[4]),
        .I1(x4_p[8]),
        .I2(z4_p),
        .O(\y5_p[6]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[6]_i_5__0 
       (.I0(y4_p[3]),
        .I1(x4_p[7]),
        .I2(z4_p),
        .O(\y5_p[6]_i_5__0_n_0 ));
  FDCE \y5_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[0]),
        .Q(\delayMatch2_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1 ));
  FDCE \y5_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[10]),
        .Q(y5_p[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[10]_i_1__0 
       (.CI(\y5_p_reg[6]_i_1__0_n_0 ),
        .CO({\y5_p_reg[10]_i_1__0_n_0 ,\y5_p_reg[10]_i_1__0_n_1 ,\y5_p_reg[10]_i_1__0_n_2 ,\y5_p_reg[10]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(y4_p[10:7]),
        .O(y5[10:7]),
        .S({\y5_p[10]_i_2__0_n_0 ,\y5_p[10]_i_3__0_n_0 ,\y5_p[10]_i_4__0_n_0 ,\y5_p[10]_i_5__0_n_0 }));
  FDCE \y5_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[11]),
        .Q(y5_p[11]));
  FDCE \y5_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[12]),
        .Q(y5_p[12]));
  FDCE \y5_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[13]),
        .Q(y5_p[13]));
  FDCE \y5_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[14]),
        .Q(y5_p[14]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[14]_i_1__0 
       (.CI(\y5_p_reg[10]_i_1__0_n_0 ),
        .CO({\y5_p_reg[14]_i_1__0_n_0 ,\y5_p_reg[14]_i_1__0_n_1 ,\y5_p_reg[14]_i_1__0_n_2 ,\y5_p_reg[14]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(y4_p[14:11]),
        .O(y5[14:11]),
        .S({\y5_p[14]_i_2__0_n_0 ,\y5_p[14]_i_3__0_n_0 ,\y5_p[14]_i_4__0_n_0 ,\y5_p[14]_i_5__0_n_0 }));
  FDCE \y5_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[15]),
        .Q(y5_p[15]));
  FDCE \y5_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[16]),
        .Q(y5_p[16]));
  FDCE \y5_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[17]),
        .Q(y5_p[17]));
  FDCE \y5_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[18]),
        .Q(y5_p[18]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[18]_i_1__0 
       (.CI(\y5_p_reg[14]_i_1__0_n_0 ),
        .CO({\y5_p_reg[18]_i_1__0_n_0 ,\y5_p_reg[18]_i_1__0_n_1 ,\y5_p_reg[18]_i_1__0_n_2 ,\y5_p_reg[18]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(y4_p[18:15]),
        .O(y5[18:15]),
        .S({\y5_p[18]_i_2__0_n_0 ,\y5_p[18]_i_3__0_n_0 ,\y5_p[18]_i_4__0_n_0 ,\y5_p[18]_i_5__0_n_0 }));
  FDCE \y5_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[19]),
        .Q(y5_p[19]));
  FDCE \y5_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[1]),
        .Q(y5_p[1]));
  FDCE \y5_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[20]),
        .Q(y5_p[20]));
  FDCE \y5_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[21]),
        .Q(y5_p[21]));
  FDCE \y5_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[22]),
        .Q(y5_p[22]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[22]_i_1__0 
       (.CI(\y5_p_reg[18]_i_1__0_n_0 ),
        .CO({\y5_p_reg[22]_i_1__0_n_0 ,\y5_p_reg[22]_i_1__0_n_1 ,\y5_p_reg[22]_i_1__0_n_2 ,\y5_p_reg[22]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(y4_p[22:19]),
        .O(y5[22:19]),
        .S({\y5_p[22]_i_2__0_n_0 ,\y5_p[22]_i_3__0_n_0 ,\y5_p[22]_i_4__0_n_0 ,\y5_p[22]_i_5__0_n_0 }));
  FDCE \y5_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[23]),
        .Q(y5_p[23]));
  FDCE \y5_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[24]),
        .Q(y5_p[24]));
  FDCE \y5_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[25]),
        .Q(y5_p[25]));
  FDCE \y5_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[26]),
        .Q(y5_p[26]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[26]_i_1__0 
       (.CI(\y5_p_reg[22]_i_1__0_n_0 ),
        .CO({\y5_p_reg[26]_i_1__0_n_0 ,\y5_p_reg[26]_i_1__0_n_1 ,\y5_p_reg[26]_i_1__0_n_2 ,\y5_p_reg[26]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(y4_p[26:23]),
        .O(y5[26:23]),
        .S({\y5_p[26]_i_2__0_n_0 ,\y5_p[26]_i_3__0_n_0 ,\y5_p[26]_i_4__0_n_0 ,\y5_p[26]_i_5__0_n_0 }));
  FDCE \y5_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[27]),
        .Q(y5_p[27]));
  FDCE \y5_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[28]),
        .Q(y5_p[28]));
  FDCE \y5_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[29]),
        .Q(y5_p[29]));
  FDCE \y5_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[2]),
        .Q(y5_p[2]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[2]_i_1__0 
       (.CI(1'b0),
        .CO({\y5_p_reg[2]_i_1__0_n_0 ,\y5_p_reg[2]_i_1__0_n_1 ,\y5_p_reg[2]_i_1__0_n_2 ,\y5_p_reg[2]_i_1__0_n_3 }),
        .CYINIT(\y5_p[2]_i_2__0_n_0 ),
        .DI({y4_p[2:0],1'b0}),
        .O({y5[2:0],\NLW_y5_p_reg[2]_i_1__0_O_UNCONNECTED [0]}),
        .S({\y5_p[2]_i_3__0_n_0 ,\y5_p[2]_i_4__0_n_0 ,\y5_p[2]_i_5__0_n_0 ,1'b1}));
  FDCE \y5_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[30]),
        .Q(y5_p[30]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[30]_i_1__0 
       (.CI(\y5_p_reg[26]_i_1__0_n_0 ),
        .CO({\y5_p_reg[30]_i_1__0_n_0 ,\y5_p_reg[30]_i_1__0_n_1 ,\y5_p_reg[30]_i_1__0_n_2 ,\y5_p_reg[30]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(y4_p[30:27]),
        .O(y5[30:27]),
        .S({\y5_p[30]_i_2__0_n_0 ,\y5_p[30]_i_3__0_n_0 ,\y5_p[30]_i_4__0_n_0 ,\y5_p[30]_i_5__0_n_0 }));
  FDCE \y5_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[31]),
        .Q(y5_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[31]_i_1__0 
       (.CI(\y5_p_reg[30]_i_1__0_n_0 ),
        .CO(\NLW_y5_p_reg[31]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y5_p_reg[31]_i_1__0_O_UNCONNECTED [3:1],y5[31]}),
        .S({1'b0,1'b0,1'b0,\y5_p[31]_i_2__0_n_0 }));
  FDCE \y5_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[3]),
        .Q(y5_p[3]));
  FDCE \y5_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[4]),
        .Q(y5_p[4]));
  FDCE \y5_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[5]),
        .Q(y5_p[5]));
  FDCE \y5_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[6]),
        .Q(y5_p[6]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[6]_i_1__0 
       (.CI(\y5_p_reg[2]_i_1__0_n_0 ),
        .CO({\y5_p_reg[6]_i_1__0_n_0 ,\y5_p_reg[6]_i_1__0_n_1 ,\y5_p_reg[6]_i_1__0_n_2 ,\y5_p_reg[6]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(y4_p[6:3]),
        .O(y5[6:3]),
        .S({\y5_p[6]_i_2__0_n_0 ,\y5_p[6]_i_3__0_n_0 ,\y5_p[6]_i_4__0_n_0 ,\y5_p[6]_i_5__0_n_0 }));
  FDCE \y5_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[7]),
        .Q(y5_p[7]));
  FDCE \y5_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[8]),
        .Q(y5_p[8]));
  FDCE \y5_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[9]),
        .Q(y5_p[9]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[10]_i_1__1 
       (.I0(quad_correction_before_th00_in[5]),
        .I1(\z0_p_reg[31]_i_3__0_n_1 ),
        .I2(quad_correction_before_th0[8]),
        .O(z0[10]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[11]_i_1__1 
       (.I0(quad_correction_before_th00_in[6]),
        .I1(\z0_p_reg[31]_i_3__0_n_1 ),
        .I2(quad_correction_before_th0[9]),
        .O(z0[11]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[12]_i_1__1 
       (.I0(quad_correction_before_th00_in[7]),
        .I1(\z0_p_reg[31]_i_3__0_n_1 ),
        .I2(quad_correction_before_th0[10]),
        .O(z0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[12]_i_3 
       (.I0(\z0_p_reg[5]_i_2__1_n_1 ),
        .I1(Q[9]),
        .O(\z0_p[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \z0_p[12]_i_4 
       (.I0(\z0_p_reg[5]_i_2__1_n_1 ),
        .I1(\z0_p_reg[5]_i_3_n_1 ),
        .I2(Q[8]),
        .O(\z0_p[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \z0_p[12]_i_5 
       (.I0(\z0_p_reg[5]_i_3_n_1 ),
        .I1(\z0_p_reg[5]_i_2__1_n_1 ),
        .I2(Q[7]),
        .O(\z0_p[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \z0_p[12]_i_6 
       (.I0(\z0_p_reg[5]_i_2__1_n_1 ),
        .I1(\z0_p_reg[5]_i_3_n_1 ),
        .I2(Q[6]),
        .O(\z0_p[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[13]_i_1__1 
       (.I0(quad_correction_before_th00_in[8]),
        .I1(\z0_p_reg[31]_i_3__0_n_1 ),
        .I2(quad_correction_before_th0[11]),
        .O(z0[13]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[14]_i_1__1 
       (.I0(quad_correction_before_th00_in[9]),
        .I1(\z0_p_reg[31]_i_3__0_n_1 ),
        .I2(quad_correction_before_th0[12]),
        .O(z0[14]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[15]_i_1__1 
       (.I0(quad_correction_before_th00_in[10]),
        .I1(\z0_p_reg[31]_i_3__0_n_1 ),
        .I2(quad_correction_before_th0[13]),
        .O(z0[15]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[16]_i_1__1 
       (.I0(quad_correction_before_th00_in[11]),
        .I1(\z0_p_reg[31]_i_3__0_n_1 ),
        .I2(quad_correction_before_th0[14]),
        .O(z0[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[16]_i_3 
       (.I0(Q[12]),
        .O(\z0_p[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[16]_i_4 
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(\z0_p[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[16]_i_5 
       (.I0(Q[12]),
        .I1(\z0_p_reg[5]_i_2__1_n_1 ),
        .O(\z0_p[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \z0_p[16]_i_6 
       (.I0(\z0_p_reg[5]_i_2__1_n_1 ),
        .I1(\z0_p_reg[5]_i_3_n_1 ),
        .I2(Q[11]),
        .O(\z0_p[16]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \z0_p[16]_i_7 
       (.I0(\z0_p_reg[5]_i_3_n_1 ),
        .I1(\z0_p_reg[5]_i_2__1_n_1 ),
        .I2(Q[10]),
        .O(\z0_p[16]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[17]_i_1__1 
       (.I0(quad_correction_before_th00_in[12]),
        .I1(\z0_p_reg[31]_i_3__0_n_1 ),
        .I2(quad_correction_before_th0[15]),
        .O(z0[17]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[18]_i_1__1 
       (.I0(quad_correction_before_th00_in[13]),
        .I1(\z0_p_reg[31]_i_3__0_n_1 ),
        .I2(quad_correction_before_th0[16]),
        .O(z0[18]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[19]_i_1__1 
       (.I0(quad_correction_before_th00_in[14]),
        .I1(\z0_p_reg[31]_i_3__0_n_1 ),
        .I2(quad_correction_before_th0[17]),
        .O(z0[19]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[20]_i_1__1 
       (.I0(quad_correction_before_th00_in[15]),
        .I1(\z0_p_reg[31]_i_3__0_n_1 ),
        .I2(quad_correction_before_th0[18]),
        .O(z0[20]));
  LUT3 #(
    .INIT(8'h59)) 
    \z0_p[20]_i_3 
       (.I0(Q[17]),
        .I1(\z0_p_reg[5]_i_2__1_n_1 ),
        .I2(\z0_p_reg[5]_i_3_n_1 ),
        .O(\z0_p[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6A95)) 
    \z0_p[20]_i_4__0 
       (.I0(Q[17]),
        .I1(\z0_p_reg[5]_i_3_n_1 ),
        .I2(\z0_p_reg[5]_i_2__1_n_1 ),
        .I3(Q[16]),
        .O(\z0_p[20]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[20]_i_5 
       (.I0(Q[15]),
        .I1(Q[16]),
        .O(\z0_p[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[20]_i_6 
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(\z0_p[20]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[20]_i_7 
       (.I0(Q[13]),
        .I1(Q[14]),
        .O(\z0_p[20]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[21]_i_1__0 
       (.I0(quad_correction_before_th00_in[16]),
        .I1(\z0_p_reg[31]_i_3__0_n_1 ),
        .I2(quad_correction_before_th0[19]),
        .O(z0[21]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[22]_i_1__0 
       (.I0(quad_correction_before_th00_in[17]),
        .I1(\z0_p_reg[31]_i_3__0_n_1 ),
        .I2(quad_correction_before_th0[20]),
        .O(z0[22]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[23]_i_1__0 
       (.I0(quad_correction_before_th00_in[18]),
        .I1(\z0_p_reg[31]_i_3__0_n_1 ),
        .I2(quad_correction_before_th0[21]),
        .O(z0[23]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[24]_i_1__0 
       (.I0(quad_correction_before_th00_in[19]),
        .I1(\z0_p_reg[31]_i_3__0_n_1 ),
        .I2(quad_correction_before_th0[22]),
        .O(z0[24]));
  LUT3 #(
    .INIT(8'hF8)) 
    \z0_p[24]_i_3 
       (.I0(Q[16]),
        .I1(\z0_p_reg[5]_i_2__1_n_1 ),
        .I2(Q[18]),
        .O(\z0_p[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h95)) 
    \z0_p[24]_i_4 
       (.I0(Q[18]),
        .I1(\z0_p_reg[5]_i_2__1_n_1 ),
        .I2(Q[16]),
        .O(\z0_p[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6A95)) 
    \z0_p[24]_i_5 
       (.I0(Q[21]),
        .I1(\z0_p_reg[5]_i_3_n_1 ),
        .I2(\z0_p_reg[5]_i_2__1_n_1 ),
        .I3(Q[20]),
        .O(\z0_p[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[24]_i_6 
       (.I0(Q[19]),
        .I1(Q[20]),
        .O(\z0_p[24]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hEA15)) 
    \z0_p[24]_i_7 
       (.I0(Q[18]),
        .I1(\z0_p_reg[5]_i_2__1_n_1 ),
        .I2(Q[16]),
        .I3(Q[19]),
        .O(\z0_p[24]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h69A566A5)) 
    \z0_p[24]_i_8 
       (.I0(Q[18]),
        .I1(Q[16]),
        .I2(Q[17]),
        .I3(\z0_p_reg[5]_i_2__1_n_1 ),
        .I4(\z0_p_reg[5]_i_3_n_1 ),
        .O(\z0_p[24]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[25]_i_1__0 
       (.I0(quad_correction_before_th00_in[20]),
        .I1(\z0_p_reg[31]_i_3__0_n_1 ),
        .I2(quad_correction_before_th0[23]),
        .O(z0[25]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[26]_i_1__0 
       (.I0(quad_correction_before_th00_in[21]),
        .I1(\z0_p_reg[31]_i_3__0_n_1 ),
        .I2(quad_correction_before_th0[24]),
        .O(z0[26]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[27]_i_1__0 
       (.I0(quad_correction_before_th00_in[22]),
        .I1(\z0_p_reg[31]_i_3__0_n_1 ),
        .I2(quad_correction_before_th0[25]),
        .O(z0[27]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[28]_i_1__0 
       (.I0(quad_correction_before_th00_in[23]),
        .I1(\z0_p_reg[31]_i_3__0_n_1 ),
        .I2(quad_correction_before_th0[26]),
        .O(z0[28]));
  LUT3 #(
    .INIT(8'hF8)) 
    \z0_p[28]_i_3 
       (.I0(\z0_p_reg[5]_i_2__1_n_1 ),
        .I1(\z0_p_reg[5]_i_3_n_1 ),
        .I2(Q[24]),
        .O(\z0_p[28]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \z0_p[28]_i_4 
       (.I0(\z0_p_reg[5]_i_3_n_1 ),
        .I1(\z0_p_reg[5]_i_2__1_n_1 ),
        .I2(Q[22]),
        .O(\z0_p[28]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \z0_p[28]_i_5 
       (.I0(\z0_p_reg[5]_i_2__1_n_1 ),
        .I1(\z0_p_reg[5]_i_3_n_1 ),
        .I2(Q[21]),
        .O(\z0_p[28]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hC969)) 
    \z0_p[28]_i_6 
       (.I0(Q[24]),
        .I1(Q[25]),
        .I2(\z0_p_reg[5]_i_2__1_n_1 ),
        .I3(\z0_p_reg[5]_i_3_n_1 ),
        .O(\z0_p[28]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6A95)) 
    \z0_p[28]_i_7 
       (.I0(Q[24]),
        .I1(\z0_p_reg[5]_i_3_n_1 ),
        .I2(\z0_p_reg[5]_i_2__1_n_1 ),
        .I3(Q[23]),
        .O(\z0_p[28]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hAE51)) 
    \z0_p[28]_i_8 
       (.I0(Q[22]),
        .I1(\z0_p_reg[5]_i_2__1_n_1 ),
        .I2(\z0_p_reg[5]_i_3_n_1 ),
        .I3(Q[23]),
        .O(\z0_p[28]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hC969)) 
    \z0_p[28]_i_9 
       (.I0(Q[21]),
        .I1(Q[22]),
        .I2(\z0_p_reg[5]_i_2__1_n_1 ),
        .I3(\z0_p_reg[5]_i_3_n_1 ),
        .O(\z0_p[28]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[29]_i_1__0 
       (.I0(quad_correction_before_th00_in[24]),
        .I1(\z0_p_reg[31]_i_3__0_n_1 ),
        .I2(quad_correction_before_th0[27]),
        .O(z0[29]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \z0_p[2]_i_1__1 
       (.I0(\z0_p_reg[31]_i_3__0_n_1 ),
        .I1(\z0_p_reg[5]_i_2__1_n_1 ),
        .O(z0[2]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[30]_i_1__0 
       (.I0(quad_correction_before_th00_in[25]),
        .I1(\z0_p_reg[31]_i_3__0_n_1 ),
        .I2(quad_correction_before_th0[28]),
        .O(z0[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[31]_i_10 
       (.I0(Q[25]),
        .I1(Q[26]),
        .O(\z0_p[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \z0_p[31]_i_11__0 
       (.I0(Q[29]),
        .I1(Q[30]),
        .O(\z0_p[31]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_12__2 
       (.I0(Q[27]),
        .I1(Q[28]),
        .O(\z0_p[31]_i_12__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_13__2 
       (.I0(Q[26]),
        .I1(Q[25]),
        .O(\z0_p[31]_i_13__2_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \z0_p[31]_i_14 
       (.I0(\z0_p_reg[5]_i_3_n_1 ),
        .I1(\z0_p_reg[5]_i_2__1_n_1 ),
        .I2(Q[25]),
        .O(\z0_p[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h1EA5)) 
    \z0_p[31]_i_15__2 
       (.I0(Q[27]),
        .I1(\z0_p_reg[5]_i_3_n_1 ),
        .I2(Q[28]),
        .I3(\z0_p_reg[5]_i_2__1_n_1 ),
        .O(\z0_p[31]_i_15__2_n_0 ));
  LUT4 #(
    .INIT(16'h6A95)) 
    \z0_p[31]_i_16__2 
       (.I0(Q[27]),
        .I1(\z0_p_reg[5]_i_3_n_1 ),
        .I2(\z0_p_reg[5]_i_2__1_n_1 ),
        .I3(Q[26]),
        .O(\z0_p[31]_i_16__2_n_0 ));
  LUT4 #(
    .INIT(16'hAE51)) 
    \z0_p[31]_i_17__2 
       (.I0(Q[25]),
        .I1(\z0_p_reg[5]_i_2__1_n_1 ),
        .I2(\z0_p_reg[5]_i_3_n_1 ),
        .I3(Q[26]),
        .O(\z0_p[31]_i_17__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \z0_p[31]_i_19 
       (.I0(Q[21]),
        .I1(Q[22]),
        .O(\z0_p[31]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[31]_i_1__0 
       (.I0(quad_correction_before_th00_in[26]),
        .I1(\z0_p_reg[31]_i_3__0_n_1 ),
        .I2(quad_correction_before_th0[29]),
        .O(z0[31]));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[31]_i_20 
       (.I0(Q[19]),
        .I1(Q[20]),
        .O(\z0_p[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \z0_p[31]_i_21 
       (.I0(Q[17]),
        .I1(Q[18]),
        .O(\z0_p[31]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_22 
       (.I0(Q[23]),
        .I1(Q[24]),
        .O(\z0_p[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \z0_p[31]_i_23__2 
       (.I0(Q[21]),
        .I1(Q[22]),
        .O(\z0_p[31]_i_23__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_24__2 
       (.I0(Q[20]),
        .I1(Q[19]),
        .O(\z0_p[31]_i_24__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \z0_p[31]_i_25__2 
       (.I0(Q[17]),
        .I1(Q[18]),
        .O(\z0_p[31]_i_25__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[31]_i_27__0 
       (.I0(Q[9]),
        .I1(Q[10]),
        .O(\z0_p[31]_i_27__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_28__2 
       (.I0(Q[15]),
        .I1(Q[16]),
        .O(\z0_p[31]_i_28__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[31]_i_29 
       (.I0(Q[13]),
        .I1(Q[14]),
        .O(\z0_p[31]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[31]_i_30 
       (.I0(Q[11]),
        .I1(Q[12]),
        .O(\z0_p[31]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_31__0 
       (.I0(Q[10]),
        .I1(Q[9]),
        .O(\z0_p[31]_i_31__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[31]_i_32 
       (.I0(Q[7]),
        .I1(Q[8]),
        .O(\z0_p[31]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_33 
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(\z0_p[31]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_34 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\z0_p[31]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_35 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\z0_p[31]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_9__0 
       (.I0(Q[29]),
        .I1(Q[30]),
        .O(\z0_p[31]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[3]_i_1__1 
       (.I0(\z0_p_reg[31]_i_3__0_n_1 ),
        .I1(Q[0]),
        .O(z0[3]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \z0_p[4]_i_1__1 
       (.I0(Q[0]),
        .I1(\z0_p_reg[31]_i_3__0_n_1 ),
        .I2(Q[1]),
        .O(z0[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[5]_i_10 
       (.I0(Q[25]),
        .I1(Q[26]),
        .O(\z0_p[5]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[5]_i_12 
       (.I0(quad_correction_before_add_temp[27]),
        .O(\z0_p[5]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[5]_i_13 
       (.I0(quad_correction_before_add_temp[24]),
        .I1(quad_correction_before_add_temp[25]),
        .O(\z0_p[5]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[5]_i_15 
       (.I0(quad_correction_before_add_temp[26]),
        .I1(quad_correction_before_add_temp[27]),
        .O(\z0_p[5]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[5]_i_16 
       (.I0(quad_correction_before_add_temp[25]),
        .I1(quad_correction_before_add_temp[24]),
        .O(\z0_p[5]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[5]_i_17 
       (.I0(quad_correction_before_add_temp[22]),
        .I1(quad_correction_before_add_temp[23]),
        .O(\z0_p[5]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[5]_i_19 
       (.I0(Q[24]),
        .O(\z0_p[5]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h8BBBB888)) 
    \z0_p[5]_i_1__1 
       (.I0(quad_correction_before_th00_in[0]),
        .I1(\z0_p_reg[31]_i_3__0_n_1 ),
        .I2(\z0_p_reg[5]_i_2__1_n_1 ),
        .I3(\z0_p_reg[5]_i_3_n_1 ),
        .I4(Q[2]),
        .O(z0[5]));
  LUT2 #(
    .INIT(4'h7)) 
    \z0_p[5]_i_20 
       (.I0(Q[21]),
        .I1(Q[22]),
        .O(\z0_p[5]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \z0_p[5]_i_21 
       (.I0(Q[19]),
        .I1(Q[20]),
        .O(\z0_p[5]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \z0_p[5]_i_22 
       (.I0(Q[17]),
        .I1(Q[18]),
        .O(\z0_p[5]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[5]_i_23 
       (.I0(Q[24]),
        .I1(Q[23]),
        .O(\z0_p[5]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[5]_i_24 
       (.I0(Q[21]),
        .I1(Q[22]),
        .O(\z0_p[5]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[5]_i_25 
       (.I0(Q[19]),
        .I1(Q[20]),
        .O(\z0_p[5]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[5]_i_26 
       (.I0(Q[17]),
        .I1(Q[18]),
        .O(\z0_p[5]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[5]_i_28 
       (.I0(quad_correction_before_add_temp[20]),
        .I1(quad_correction_before_add_temp[21]),
        .O(\z0_p[5]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[5]_i_30 
       (.I0(quad_correction_before_add_temp[21]),
        .I1(quad_correction_before_add_temp[20]),
        .O(\z0_p[5]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[5]_i_31 
       (.I0(quad_correction_before_add_temp[18]),
        .I1(quad_correction_before_add_temp[19]),
        .O(\z0_p[5]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[5]_i_32 
       (.I0(quad_correction_before_add_temp[16]),
        .I1(quad_correction_before_add_temp[17]),
        .O(\z0_p[5]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[5]_i_33 
       (.I0(quad_correction_before_add_temp[14]),
        .I1(quad_correction_before_add_temp[15]),
        .O(\z0_p[5]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[5]_i_37 
       (.I0(Q[16]),
        .O(\z0_p[5]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \z0_p[5]_i_38 
       (.I0(Q[9]),
        .I1(Q[10]),
        .O(\z0_p[5]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[5]_i_39 
       (.I0(Q[16]),
        .I1(Q[15]),
        .O(\z0_p[5]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \z0_p[5]_i_40 
       (.I0(Q[13]),
        .I1(Q[14]),
        .O(\z0_p[5]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \z0_p[5]_i_41 
       (.I0(Q[11]),
        .I1(Q[12]),
        .O(\z0_p[5]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[5]_i_42 
       (.I0(Q[9]),
        .I1(Q[10]),
        .O(\z0_p[5]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[5]_i_44 
       (.I0(quad_correction_before_add_temp[12]),
        .I1(quad_correction_before_add_temp[13]),
        .O(\z0_p[5]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \z0_p[5]_i_45 
       (.I0(quad_correction_before_add_temp[10]),
        .I1(quad_correction_before_add_temp[11]),
        .O(\z0_p[5]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \z0_p[5]_i_46 
       (.I0(quad_correction_before_add_temp[8]),
        .I1(quad_correction_before_add_temp[9]),
        .O(\z0_p[5]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[5]_i_48 
       (.I0(quad_correction_before_add_temp[13]),
        .I1(quad_correction_before_add_temp[12]),
        .O(\z0_p[5]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \z0_p[5]_i_49 
       (.I0(quad_correction_before_add_temp[10]),
        .I1(quad_correction_before_add_temp[11]),
        .O(\z0_p[5]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[5]_i_5 
       (.I0(Q[30]),
        .I1(Q[29]),
        .O(\z0_p[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \z0_p[5]_i_50 
       (.I0(quad_correction_before_add_temp[8]),
        .I1(quad_correction_before_add_temp[9]),
        .O(\z0_p[5]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[5]_i_51 
       (.I0(quad_correction_before_add_temp[6]),
        .I1(quad_correction_before_add_temp[7]),
        .O(\z0_p[5]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[5]_i_56 
       (.I0(Q[6]),
        .O(\z0_p[5]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[5]_i_57 
       (.I0(Q[4]),
        .O(\z0_p[5]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \z0_p[5]_i_58 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\z0_p[5]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \z0_p[5]_i_59 
       (.I0(Q[7]),
        .I1(Q[8]),
        .O(\z0_p[5]_i_59_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[5]_i_6 
       (.I0(Q[28]),
        .O(\z0_p[5]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[5]_i_60 
       (.I0(Q[6]),
        .I1(Q[5]),
        .O(\z0_p[5]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[5]_i_61 
       (.I0(Q[4]),
        .I1(Q[3]),
        .O(\z0_p[5]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[5]_i_62 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\z0_p[5]_i_62_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \z0_p[5]_i_63 
       (.I0(quad_correction_before_add_temp[4]),
        .I1(quad_correction_before_add_temp[5]),
        .O(\z0_p[5]_i_63_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[5]_i_64 
       (.I0(quad_correction_before_add_temp[2]),
        .I1(quad_correction_before_add_temp[3]),
        .O(\z0_p[5]_i_64_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[5]_i_65 
       (.I0(quad_correction_before_add_temp[0]),
        .I1(quad_correction_before_add_temp[1]),
        .O(\z0_p[5]_i_65_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \z0_p[5]_i_66 
       (.I0(quad_correction_before_add_temp[4]),
        .I1(quad_correction_before_add_temp[5]),
        .O(\z0_p[5]_i_66_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[5]_i_67 
       (.I0(quad_correction_before_add_temp[3]),
        .I1(quad_correction_before_add_temp[2]),
        .O(\z0_p[5]_i_67_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[5]_i_68 
       (.I0(quad_correction_before_add_temp[1]),
        .I1(quad_correction_before_add_temp[0]),
        .O(\z0_p[5]_i_68_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[5]_i_69 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\z0_p[5]_i_69_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \z0_p[5]_i_7 
       (.I0(Q[25]),
        .I1(Q[26]),
        .O(\z0_p[5]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[5]_i_8 
       (.I0(Q[29]),
        .I1(Q[30]),
        .O(\z0_p[5]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[5]_i_9 
       (.I0(Q[28]),
        .I1(Q[27]),
        .O(\z0_p[5]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[6]_i_1__1 
       (.I0(quad_correction_before_th00_in[1]),
        .I1(\z0_p_reg[31]_i_3__0_n_1 ),
        .I2(quad_correction_before_th0[4]),
        .O(z0[6]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[7]_i_1__1 
       (.I0(quad_correction_before_th00_in[2]),
        .I1(\z0_p_reg[31]_i_3__0_n_1 ),
        .I2(quad_correction_before_th0[5]),
        .O(z0[7]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[8]_i_1__1 
       (.I0(quad_correction_before_th00_in[3]),
        .I1(\z0_p_reg[31]_i_3__0_n_1 ),
        .I2(quad_correction_before_th0[6]),
        .O(z0[8]));
  LUT3 #(
    .INIT(8'hB4)) 
    \z0_p[8]_i_3 
       (.I0(\z0_p_reg[5]_i_3_n_1 ),
        .I1(\z0_p_reg[5]_i_2__1_n_1 ),
        .I2(Q[5]),
        .O(\z0_p[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \z0_p[8]_i_4 
       (.I0(\z0_p_reg[5]_i_2__1_n_1 ),
        .I1(\z0_p_reg[5]_i_3_n_1 ),
        .I2(Q[4]),
        .O(\z0_p[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \z0_p[8]_i_5 
       (.I0(\z0_p_reg[5]_i_3_n_1 ),
        .I1(\z0_p_reg[5]_i_2__1_n_1 ),
        .I2(Q[3]),
        .O(\z0_p[8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \z0_p[8]_i_6 
       (.I0(\z0_p_reg[5]_i_2__1_n_1 ),
        .I1(\z0_p_reg[5]_i_3_n_1 ),
        .I2(Q[2]),
        .O(quad_correction_before_th0[3]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[9]_i_1__1 
       (.I0(quad_correction_before_th00_in[4]),
        .I1(\z0_p_reg[31]_i_3__0_n_1 ),
        .I2(quad_correction_before_th0[7]),
        .O(z0[9]));
  FDCE \z0_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[10]),
        .Q(z0_p[10]));
  FDCE \z0_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[11]),
        .Q(z0_p[11]));
  FDCE \z0_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[12]),
        .Q(z0_p[12]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[12]_i_2 
       (.CI(\z0_p_reg[8]_i_2_n_0 ),
        .CO({\z0_p_reg[12]_i_2_n_0 ,\z0_p_reg[12]_i_2_n_1 ,\z0_p_reg[12]_i_2_n_2 ,\z0_p_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\z0_p_reg[5]_i_2__1_n_1 ,Q[8:6]}),
        .O(quad_correction_before_th0[10:7]),
        .S({\z0_p[12]_i_3_n_0 ,\z0_p[12]_i_4_n_0 ,\z0_p[12]_i_5_n_0 ,\z0_p[12]_i_6_n_0 }));
  FDCE \z0_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[13]),
        .Q(z0_p[13]));
  FDCE \z0_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[14]),
        .Q(z0_p[14]));
  FDCE \z0_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[15]),
        .Q(z0_p[15]));
  FDCE \z0_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[16]),
        .Q(z0_p[16]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[16]_i_2 
       (.CI(\z0_p_reg[12]_i_2_n_0 ),
        .CO({\z0_p_reg[16]_i_2_n_0 ,\z0_p_reg[16]_i_2_n_1 ,\z0_p_reg[16]_i_2_n_2 ,\z0_p_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[12],\z0_p[16]_i_3_n_0 ,Q[11:10]}),
        .O(quad_correction_before_th0[14:11]),
        .S({\z0_p[16]_i_4_n_0 ,\z0_p[16]_i_5_n_0 ,\z0_p[16]_i_6_n_0 ,\z0_p[16]_i_7_n_0 }));
  FDCE \z0_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[17]),
        .Q(z0_p[17]));
  FDCE \z0_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[18]),
        .Q(z0_p[18]));
  FDCE \z0_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[19]),
        .Q(z0_p[19]));
  FDCE \z0_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[20]),
        .Q(z0_p[20]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[20]_i_2__0 
       (.CI(\z0_p_reg[16]_i_2_n_0 ),
        .CO({\z0_p_reg[20]_i_2__0_n_0 ,\z0_p_reg[20]_i_2__0_n_1 ,\z0_p_reg[20]_i_2__0_n_2 ,\z0_p_reg[20]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\z0_p[20]_i_3_n_0 ,Q[15:13]}),
        .O(quad_correction_before_th0[18:15]),
        .S({\z0_p[20]_i_4__0_n_0 ,\z0_p[20]_i_5_n_0 ,\z0_p[20]_i_6_n_0 ,\z0_p[20]_i_7_n_0 }));
  FDCE \z0_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[21]),
        .Q(z0_p[21]));
  FDCE \z0_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[22]),
        .Q(z0_p[22]));
  FDCE \z0_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[23]),
        .Q(z0_p[23]));
  FDCE \z0_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[24]),
        .Q(z0_p[24]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[24]_i_2 
       (.CI(\z0_p_reg[20]_i_2__0_n_0 ),
        .CO({\z0_p_reg[24]_i_2_n_0 ,\z0_p_reg[24]_i_2_n_1 ,\z0_p_reg[24]_i_2_n_2 ,\z0_p_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[20:19],\z0_p[24]_i_3_n_0 ,\z0_p[24]_i_4_n_0 }),
        .O(quad_correction_before_th0[22:19]),
        .S({\z0_p[24]_i_5_n_0 ,\z0_p[24]_i_6_n_0 ,\z0_p[24]_i_7_n_0 ,\z0_p[24]_i_8_n_0 }));
  FDCE \z0_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[25]),
        .Q(z0_p[25]));
  FDCE \z0_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[26]),
        .Q(z0_p[26]));
  FDCE \z0_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[27]),
        .Q(z0_p[27]));
  FDCE \z0_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[28]),
        .Q(z0_p[28]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[28]_i_2 
       (.CI(\z0_p_reg[24]_i_2_n_0 ),
        .CO({\z0_p_reg[28]_i_2_n_0 ,\z0_p_reg[28]_i_2_n_1 ,\z0_p_reg[28]_i_2_n_2 ,\z0_p_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\z0_p[28]_i_3_n_0 ,Q[23],\z0_p[28]_i_4_n_0 ,\z0_p[28]_i_5_n_0 }),
        .O(quad_correction_before_th0[26:23]),
        .S({\z0_p[28]_i_6_n_0 ,\z0_p[28]_i_7_n_0 ,\z0_p[28]_i_8_n_0 ,\z0_p[28]_i_9_n_0 }));
  FDCE \z0_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[29]),
        .Q(z0_p[29]));
  FDCE \z0_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[2]),
        .Q(z0_p[2]));
  FDCE \z0_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[30]),
        .Q(z0_p[30]));
  FDCE \z0_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[31]),
        .Q(z0_p[31]));
  CARRY4 \z0_p_reg[31]_i_18 
       (.CI(\z0_p_reg[31]_i_26_n_0 ),
        .CO({\z0_p_reg[31]_i_18_n_0 ,\z0_p_reg[31]_i_18_n_1 ,\z0_p_reg[31]_i_18_n_2 ,\z0_p_reg[31]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[16],1'b0,1'b0,\z0_p[31]_i_27__0_n_0 }),
        .O(\NLW_z0_p_reg[31]_i_18_O_UNCONNECTED [3:0]),
        .S({\z0_p[31]_i_28__2_n_0 ,\z0_p[31]_i_29_n_0 ,\z0_p[31]_i_30_n_0 ,\z0_p[31]_i_31__0_n_0 }));
  CARRY4 \z0_p_reg[31]_i_26 
       (.CI(1'b0),
        .CO({\z0_p_reg[31]_i_26_n_0 ,\z0_p_reg[31]_i_26_n_1 ,\z0_p_reg[31]_i_26_n_2 ,\z0_p_reg[31]_i_26_n_3 }),
        .CYINIT(Q[0]),
        .DI({1'b0,Q[6],Q[4],Q[2]}),
        .O(\NLW_z0_p_reg[31]_i_26_O_UNCONNECTED [3:0]),
        .S({\z0_p[31]_i_32_n_0 ,\z0_p[31]_i_33_n_0 ,\z0_p[31]_i_34_n_0 ,\z0_p[31]_i_35_n_0 }));
  CARRY4 \z0_p_reg[31]_i_3__0 
       (.CI(\z0_p_reg[31]_i_8_n_0 ),
        .CO({\NLW_z0_p_reg[31]_i_3__0_CO_UNCONNECTED [3],\z0_p_reg[31]_i_3__0_n_1 ,\z0_p_reg[31]_i_3__0_n_2 ,\z0_p_reg[31]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\z0_p[31]_i_9__0_n_0 ,Q[28],\z0_p[31]_i_10_n_0 }),
        .O(\NLW_z0_p_reg[31]_i_3__0_O_UNCONNECTED [3:0]),
        .S({1'b0,\z0_p[31]_i_11__0_n_0 ,\z0_p[31]_i_12__2_n_0 ,\z0_p[31]_i_13__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[31]_i_4__0 
       (.CI(\z0_p_reg[28]_i_2_n_0 ),
        .CO({\NLW_z0_p_reg[31]_i_4__0_CO_UNCONNECTED [3:2],\z0_p_reg[31]_i_4__0_n_2 ,\z0_p_reg[31]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[26],\z0_p[31]_i_14_n_0 }),
        .O({\NLW_z0_p_reg[31]_i_4__0_O_UNCONNECTED [3],quad_correction_before_th0[29:27]}),
        .S({1'b0,\z0_p[31]_i_15__2_n_0 ,\z0_p[31]_i_16__2_n_0 ,\z0_p[31]_i_17__2_n_0 }));
  CARRY4 \z0_p_reg[31]_i_8 
       (.CI(\z0_p_reg[31]_i_18_n_0 ),
        .CO({\z0_p_reg[31]_i_8_n_0 ,\z0_p_reg[31]_i_8_n_1 ,\z0_p_reg[31]_i_8_n_2 ,\z0_p_reg[31]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[24],\z0_p[31]_i_19_n_0 ,\z0_p[31]_i_20_n_0 ,\z0_p[31]_i_21_n_0 }),
        .O(\NLW_z0_p_reg[31]_i_8_O_UNCONNECTED [3:0]),
        .S({\z0_p[31]_i_22_n_0 ,\z0_p[31]_i_23__2_n_0 ,\z0_p[31]_i_24__2_n_0 ,\z0_p[31]_i_25__2_n_0 }));
  FDCE \z0_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[3]),
        .Q(z0_p[3]));
  FDCE \z0_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[4]),
        .Q(z0_p[4]));
  FDCE \z0_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[5]),
        .Q(z0_p[5]));
  CARRY4 \z0_p_reg[5]_i_11 
       (.CI(\z0_p_reg[5]_i_27_n_0 ),
        .CO({\z0_p_reg[5]_i_11_n_0 ,\z0_p_reg[5]_i_11_n_1 ,\z0_p_reg[5]_i_11_n_2 ,\z0_p_reg[5]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\z0_p[5]_i_28_n_0 ,1'b0,quad_correction_before_add_temp[17],1'b0}),
        .O(\NLW_z0_p_reg[5]_i_11_O_UNCONNECTED [3:0]),
        .S({\z0_p[5]_i_30_n_0 ,\z0_p[5]_i_31_n_0 ,\z0_p[5]_i_32_n_0 ,\z0_p[5]_i_33_n_0 }));
  CARRY4 \z0_p_reg[5]_i_18 
       (.CI(\z0_p_reg[5]_i_36_n_0 ),
        .CO({\z0_p_reg[5]_i_18_n_0 ,\z0_p_reg[5]_i_18_n_1 ,\z0_p_reg[5]_i_18_n_2 ,\z0_p_reg[5]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({\z0_p[5]_i_37_n_0 ,1'b0,1'b0,\z0_p[5]_i_38_n_0 }),
        .O(\NLW_z0_p_reg[5]_i_18_O_UNCONNECTED [3:0]),
        .S({\z0_p[5]_i_39_n_0 ,\z0_p[5]_i_40_n_0 ,\z0_p[5]_i_41_n_0 ,\z0_p[5]_i_42_n_0 }));
  CARRY4 \z0_p_reg[5]_i_27 
       (.CI(\z0_p_reg[5]_i_43_n_0 ),
        .CO({\z0_p_reg[5]_i_27_n_0 ,\z0_p_reg[5]_i_27_n_1 ,\z0_p_reg[5]_i_27_n_2 ,\z0_p_reg[5]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({\z0_p[5]_i_44_n_0 ,\z0_p[5]_i_45_n_0 ,\z0_p[5]_i_46_n_0 ,quad_correction_before_add_temp[7]}),
        .O(\NLW_z0_p_reg[5]_i_27_O_UNCONNECTED [3:0]),
        .S({\z0_p[5]_i_48_n_0 ,\z0_p[5]_i_49_n_0 ,\z0_p[5]_i_50_n_0 ,\z0_p[5]_i_51_n_0 }));
  CARRY4 \z0_p_reg[5]_i_2__1 
       (.CI(\z0_p_reg[5]_i_4_n_0 ),
        .CO({\NLW_z0_p_reg[5]_i_2__1_CO_UNCONNECTED [3],\z0_p_reg[5]_i_2__1_n_1 ,\z0_p_reg[5]_i_2__1_n_2 ,\z0_p_reg[5]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\z0_p[5]_i_5_n_0 ,\z0_p[5]_i_6_n_0 ,\z0_p[5]_i_7_n_0 }),
        .O(\NLW_z0_p_reg[5]_i_2__1_O_UNCONNECTED [3:0]),
        .S({1'b0,\z0_p[5]_i_8_n_0 ,\z0_p[5]_i_9_n_0 ,\z0_p[5]_i_10_n_0 }));
  CARRY4 \z0_p_reg[5]_i_3 
       (.CI(\z0_p_reg[5]_i_11_n_0 ),
        .CO({\NLW_z0_p_reg[5]_i_3_CO_UNCONNECTED [3],\z0_p_reg[5]_i_3_n_1 ,\z0_p_reg[5]_i_3_n_2 ,\z0_p_reg[5]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\z0_p[5]_i_12_n_0 ,\z0_p[5]_i_13_n_0 ,quad_correction_before_add_temp[23]}),
        .O(\NLW_z0_p_reg[5]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\z0_p[5]_i_15_n_0 ,\z0_p[5]_i_16_n_0 ,\z0_p[5]_i_17_n_0 }));
  CARRY4 \z0_p_reg[5]_i_36 
       (.CI(1'b0),
        .CO({\z0_p_reg[5]_i_36_n_0 ,\z0_p_reg[5]_i_36_n_1 ,\z0_p_reg[5]_i_36_n_2 ,\z0_p_reg[5]_i_36_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\z0_p[5]_i_56_n_0 ,\z0_p[5]_i_57_n_0 ,\z0_p[5]_i_58_n_0 }),
        .O(\NLW_z0_p_reg[5]_i_36_O_UNCONNECTED [3:0]),
        .S({\z0_p[5]_i_59_n_0 ,\z0_p[5]_i_60_n_0 ,\z0_p[5]_i_61_n_0 ,\z0_p[5]_i_62_n_0 }));
  CARRY4 \z0_p_reg[5]_i_4 
       (.CI(\z0_p_reg[5]_i_18_n_0 ),
        .CO({\z0_p_reg[5]_i_4_n_0 ,\z0_p_reg[5]_i_4_n_1 ,\z0_p_reg[5]_i_4_n_2 ,\z0_p_reg[5]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\z0_p[5]_i_19_n_0 ,\z0_p[5]_i_20_n_0 ,\z0_p[5]_i_21_n_0 ,\z0_p[5]_i_22_n_0 }),
        .O(\NLW_z0_p_reg[5]_i_4_O_UNCONNECTED [3:0]),
        .S({\z0_p[5]_i_23_n_0 ,\z0_p[5]_i_24_n_0 ,\z0_p[5]_i_25_n_0 ,\z0_p[5]_i_26_n_0 }));
  CARRY4 \z0_p_reg[5]_i_43 
       (.CI(1'b0),
        .CO({\z0_p_reg[5]_i_43_n_0 ,\z0_p_reg[5]_i_43_n_1 ,\z0_p_reg[5]_i_43_n_2 ,\z0_p_reg[5]_i_43_n_3 }),
        .CYINIT(1'b1),
        .DI({\z0_p[5]_i_63_n_0 ,\z0_p[5]_i_64_n_0 ,\z0_p[5]_i_65_n_0 ,1'b0}),
        .O(\NLW_z0_p_reg[5]_i_43_O_UNCONNECTED [3:0]),
        .S({\z0_p[5]_i_66_n_0 ,\z0_p[5]_i_67_n_0 ,\z0_p[5]_i_68_n_0 ,\z0_p[5]_i_69_n_0 }));
  FDCE \z0_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[6]),
        .Q(z0_p[6]));
  FDCE \z0_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[7]),
        .Q(z0_p[7]));
  FDCE \z0_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[8]),
        .Q(z0_p[8]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[8]_i_2 
       (.CI(1'b0),
        .CO({\z0_p_reg[8]_i_2_n_0 ,\z0_p_reg[8]_i_2_n_1 ,\z0_p_reg[8]_i_2_n_2 ,\z0_p_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[5:2]),
        .O({quad_correction_before_th0[6:4],\NLW_z0_p_reg[8]_i_2_O_UNCONNECTED [0]}),
        .S({\z0_p[8]_i_3_n_0 ,\z0_p[8]_i_4_n_0 ,\z0_p[8]_i_5_n_0 ,quad_correction_before_th0[3]}));
  FDCE \z0_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[9]),
        .Q(z0_p[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \z1_p[12]_i_2__0 
       (.I0(z0_p[31]),
        .O(\z1_p[12]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z1_p[12]_i_3__0 
       (.I0(z0_p[31]),
        .O(\z1_p[12]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[12]_i_4__0 
       (.I0(z0_p[31]),
        .I1(z0_p[12]),
        .O(\z1_p[12]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[12]_i_5__0 
       (.I0(z0_p[11]),
        .I1(z0_p[10]),
        .O(\z1_p[12]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[12]_i_6__0 
       (.I0(z0_p[31]),
        .I1(z0_p[10]),
        .O(\z1_p[12]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[12]_i_7__0 
       (.I0(z0_p[9]),
        .I1(z0_p[8]),
        .O(\z1_p[12]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[16]_i_2__0 
       (.I0(z0_p[15]),
        .I1(z0_p[16]),
        .O(\z1_p[16]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[16]_i_3__0 
       (.I0(z0_p[14]),
        .I1(z0_p[15]),
        .O(\z1_p[16]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[16]_i_4__0 
       (.I0(z0_p[13]),
        .I1(z0_p[14]),
        .O(\z1_p[16]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[16]_i_5__0 
       (.I0(z0_p[12]),
        .I1(z0_p[13]),
        .O(\z1_p[16]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z1_p[20]_i_2__1 
       (.I0(z0_p[31]),
        .O(\z1_p[20]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[20]_i_3__0 
       (.I0(z0_p[19]),
        .I1(z0_p[20]),
        .O(\z1_p[20]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[20]_i_4__1 
       (.I0(z0_p[31]),
        .I1(z0_p[19]),
        .O(\z1_p[20]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[20]_i_5__0 
       (.I0(z0_p[18]),
        .I1(z0_p[17]),
        .O(\z1_p[20]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[20]_i_6__0 
       (.I0(z0_p[16]),
        .I1(z0_p[17]),
        .O(\z1_p[20]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z1_p[24]_i_2__0 
       (.I0(z0_p[31]),
        .O(\z1_p[24]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[24]_i_3__0 
       (.I0(z0_p[23]),
        .I1(z0_p[24]),
        .O(\z1_p[24]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[24]_i_4__0 
       (.I0(z0_p[31]),
        .I1(z0_p[23]),
        .O(\z1_p[24]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[24]_i_5__0 
       (.I0(z0_p[22]),
        .I1(z0_p[21]),
        .O(\z1_p[24]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[24]_i_6__0 
       (.I0(z0_p[20]),
        .I1(z0_p[21]),
        .O(\z1_p[24]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z1_p[28]_i_2__0 
       (.I0(z0_p[31]),
        .O(\z1_p[28]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[28]_i_3__0 
       (.I0(z0_p[28]),
        .I1(z0_p[27]),
        .O(\z1_p[28]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[28]_i_4__0 
       (.I0(z0_p[26]),
        .I1(z0_p[27]),
        .O(\z1_p[28]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[28]_i_5__0 
       (.I0(z0_p[31]),
        .I1(z0_p[26]),
        .O(\z1_p[28]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[28]_i_6__0 
       (.I0(z0_p[25]),
        .I1(z0_p[24]),
        .O(\z1_p[28]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z1_p[31]_i_2__0 
       (.I0(z0_p[31]),
        .O(\z1_p[31]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[31]_i_3__0 
       (.I0(z0_p[30]),
        .I1(z0_p[29]),
        .O(\z1_p[31]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[31]_i_4__0 
       (.I0(z0_p[31]),
        .I1(z0_p[29]),
        .O(\z1_p[31]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z1_p[4]_i_2__0 
       (.I0(z0_p[31]),
        .O(\z1_p[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[4]_i_3__0 
       (.I0(z0_p[31]),
        .I1(z0_p[4]),
        .O(\z1_p[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[4]_i_4__0 
       (.I0(z0_p[3]),
        .I1(z0_p[2]),
        .O(\z1_p[4]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z1_p[4]_i_5__0 
       (.I0(z0_p[2]),
        .O(\z1_p[4]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z1_p[8]_i_2__0 
       (.I0(z0_p[31]),
        .O(\z1_p[8]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z1_p[8]_i_3__0 
       (.I0(z0_p[31]),
        .O(\z1_p[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[8]_i_4__0 
       (.I0(z0_p[31]),
        .I1(z0_p[8]),
        .O(\z1_p[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[8]_i_5__0 
       (.I0(z0_p[7]),
        .I1(z0_p[6]),
        .O(\z1_p[8]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[8]_i_6__0 
       (.I0(z0_p[31]),
        .I1(z0_p[6]),
        .O(\z1_p[8]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[8]_i_7__0 
       (.I0(z0_p[5]),
        .I1(z0_p[4]),
        .O(\z1_p[8]_i_7__0_n_0 ));
  FDCE \z1_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[12]_i_1__0_n_6 ),
        .Q(z1_p[10]));
  FDCE \z1_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[12]_i_1__0_n_5 ),
        .Q(z1_p[11]));
  FDCE \z1_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[12]_i_1__0_n_4 ),
        .Q(z1_p[12]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[12]_i_1__0 
       (.CI(\z1_p_reg[8]_i_1__0_n_0 ),
        .CO({\z1_p_reg[12]_i_1__0_n_0 ,\z1_p_reg[12]_i_1__0_n_1 ,\z1_p_reg[12]_i_1__0_n_2 ,\z1_p_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\z1_p[12]_i_2__0_n_0 ,z0_p[10],\z1_p[12]_i_3__0_n_0 ,z0_p[8]}),
        .O({\z1_p_reg[12]_i_1__0_n_4 ,\z1_p_reg[12]_i_1__0_n_5 ,\z1_p_reg[12]_i_1__0_n_6 ,\z1_p_reg[12]_i_1__0_n_7 }),
        .S({\z1_p[12]_i_4__0_n_0 ,\z1_p[12]_i_5__0_n_0 ,\z1_p[12]_i_6__0_n_0 ,\z1_p[12]_i_7__0_n_0 }));
  FDCE \z1_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[16]_i_1__0_n_7 ),
        .Q(z1_p[13]));
  FDCE \z1_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[16]_i_1__0_n_6 ),
        .Q(z1_p[14]));
  FDCE \z1_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[16]_i_1__0_n_5 ),
        .Q(z1_p[15]));
  FDCE \z1_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[16]_i_1__0_n_4 ),
        .Q(z1_p[16]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[16]_i_1__0 
       (.CI(\z1_p_reg[12]_i_1__0_n_0 ),
        .CO({\z1_p_reg[16]_i_1__0_n_0 ,\z1_p_reg[16]_i_1__0_n_1 ,\z1_p_reg[16]_i_1__0_n_2 ,\z1_p_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(z0_p[15:12]),
        .O({\z1_p_reg[16]_i_1__0_n_4 ,\z1_p_reg[16]_i_1__0_n_5 ,\z1_p_reg[16]_i_1__0_n_6 ,\z1_p_reg[16]_i_1__0_n_7 }),
        .S({\z1_p[16]_i_2__0_n_0 ,\z1_p[16]_i_3__0_n_0 ,\z1_p[16]_i_4__0_n_0 ,\z1_p[16]_i_5__0_n_0 }));
  FDCE \z1_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[20]_i_1__1_n_7 ),
        .Q(z1_p[17]));
  FDCE \z1_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[20]_i_1__1_n_6 ),
        .Q(z1_p[18]));
  FDCE \z1_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[20]_i_1__1_n_5 ),
        .Q(z1_p[19]));
  FDCE \z1_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[20]_i_1__1_n_4 ),
        .Q(z1_p[20]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[20]_i_1__1 
       (.CI(\z1_p_reg[16]_i_1__0_n_0 ),
        .CO({\z1_p_reg[20]_i_1__1_n_0 ,\z1_p_reg[20]_i_1__1_n_1 ,\z1_p_reg[20]_i_1__1_n_2 ,\z1_p_reg[20]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({z0_p[19],\z1_p[20]_i_2__1_n_0 ,z0_p[17:16]}),
        .O({\z1_p_reg[20]_i_1__1_n_4 ,\z1_p_reg[20]_i_1__1_n_5 ,\z1_p_reg[20]_i_1__1_n_6 ,\z1_p_reg[20]_i_1__1_n_7 }),
        .S({\z1_p[20]_i_3__0_n_0 ,\z1_p[20]_i_4__1_n_0 ,\z1_p[20]_i_5__0_n_0 ,\z1_p[20]_i_6__0_n_0 }));
  FDCE \z1_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[24]_i_1__0_n_7 ),
        .Q(z1_p[21]));
  FDCE \z1_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[24]_i_1__0_n_6 ),
        .Q(z1_p[22]));
  FDCE \z1_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[24]_i_1__0_n_5 ),
        .Q(z1_p[23]));
  FDCE \z1_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[24]_i_1__0_n_4 ),
        .Q(z1_p[24]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[24]_i_1__0 
       (.CI(\z1_p_reg[20]_i_1__1_n_0 ),
        .CO({\z1_p_reg[24]_i_1__0_n_0 ,\z1_p_reg[24]_i_1__0_n_1 ,\z1_p_reg[24]_i_1__0_n_2 ,\z1_p_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({z0_p[23],\z1_p[24]_i_2__0_n_0 ,z0_p[21:20]}),
        .O({\z1_p_reg[24]_i_1__0_n_4 ,\z1_p_reg[24]_i_1__0_n_5 ,\z1_p_reg[24]_i_1__0_n_6 ,\z1_p_reg[24]_i_1__0_n_7 }),
        .S({\z1_p[24]_i_3__0_n_0 ,\z1_p[24]_i_4__0_n_0 ,\z1_p[24]_i_5__0_n_0 ,\z1_p[24]_i_6__0_n_0 }));
  FDCE \z1_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[28]_i_1__0_n_7 ),
        .Q(z1_p[25]));
  FDCE \z1_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[28]_i_1__0_n_6 ),
        .Q(z1_p[26]));
  FDCE \z1_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[28]_i_1__0_n_5 ),
        .Q(z1_p[27]));
  FDCE \z1_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[28]_i_1__0_n_4 ),
        .Q(z1_p[28]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[28]_i_1__0 
       (.CI(\z1_p_reg[24]_i_1__0_n_0 ),
        .CO({\z1_p_reg[28]_i_1__0_n_0 ,\z1_p_reg[28]_i_1__0_n_1 ,\z1_p_reg[28]_i_1__0_n_2 ,\z1_p_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({z0_p[27:26],\z1_p[28]_i_2__0_n_0 ,z0_p[24]}),
        .O({\z1_p_reg[28]_i_1__0_n_4 ,\z1_p_reg[28]_i_1__0_n_5 ,\z1_p_reg[28]_i_1__0_n_6 ,\z1_p_reg[28]_i_1__0_n_7 }),
        .S({\z1_p[28]_i_3__0_n_0 ,\z1_p[28]_i_4__0_n_0 ,\z1_p[28]_i_5__0_n_0 ,\z1_p[28]_i_6__0_n_0 }));
  FDCE \z1_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[31]_i_1__0_n_7 ),
        .Q(z1_p[29]));
  FDCE \z1_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[4]_i_1__0_n_6 ),
        .Q(z1_p[2]));
  FDCE \z1_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[31]_i_1__0_n_6 ),
        .Q(z1_p[30]));
  FDCE \z1_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[31]_i_1__0_n_5 ),
        .Q(z1_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[31]_i_1__0 
       (.CI(\z1_p_reg[28]_i_1__0_n_0 ),
        .CO({\NLW_z1_p_reg[31]_i_1__0_CO_UNCONNECTED [3:2],\z1_p_reg[31]_i_1__0_n_2 ,\z1_p_reg[31]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,z0_p[29],\z1_p[31]_i_2__0_n_0 }),
        .O({\NLW_z1_p_reg[31]_i_1__0_O_UNCONNECTED [3],\z1_p_reg[31]_i_1__0_n_5 ,\z1_p_reg[31]_i_1__0_n_6 ,\z1_p_reg[31]_i_1__0_n_7 }),
        .S({1'b0,1'b1,\z1_p[31]_i_3__0_n_0 ,\z1_p[31]_i_4__0_n_0 }));
  FDCE \z1_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[4]_i_1__0_n_5 ),
        .Q(z1_p[3]));
  FDCE \z1_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[4]_i_1__0_n_4 ),
        .Q(z1_p[4]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\z1_p_reg[4]_i_1__0_n_0 ,\z1_p_reg[4]_i_1__0_n_1 ,\z1_p_reg[4]_i_1__0_n_2 ,\z1_p_reg[4]_i_1__0_n_3 }),
        .CYINIT(z0_p[31]),
        .DI({\z1_p[4]_i_2__0_n_0 ,z0_p[2],1'b0,1'b0}),
        .O({\z1_p_reg[4]_i_1__0_n_4 ,\z1_p_reg[4]_i_1__0_n_5 ,\z1_p_reg[4]_i_1__0_n_6 ,\NLW_z1_p_reg[4]_i_1__0_O_UNCONNECTED [0]}),
        .S({\z1_p[4]_i_3__0_n_0 ,\z1_p[4]_i_4__0_n_0 ,\z1_p[4]_i_5__0_n_0 ,1'b1}));
  FDCE \z1_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[8]_i_1__0_n_7 ),
        .Q(z1_p[5]));
  FDCE \z1_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[8]_i_1__0_n_6 ),
        .Q(z1_p[6]));
  FDCE \z1_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[8]_i_1__0_n_5 ),
        .Q(z1_p[7]));
  FDCE \z1_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[8]_i_1__0_n_4 ),
        .Q(z1_p[8]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[8]_i_1__0 
       (.CI(\z1_p_reg[4]_i_1__0_n_0 ),
        .CO({\z1_p_reg[8]_i_1__0_n_0 ,\z1_p_reg[8]_i_1__0_n_1 ,\z1_p_reg[8]_i_1__0_n_2 ,\z1_p_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\z1_p[8]_i_2__0_n_0 ,z0_p[6],\z1_p[8]_i_3__0_n_0 ,z0_p[4]}),
        .O({\z1_p_reg[8]_i_1__0_n_4 ,\z1_p_reg[8]_i_1__0_n_5 ,\z1_p_reg[8]_i_1__0_n_6 ,\z1_p_reg[8]_i_1__0_n_7 }),
        .S({\z1_p[8]_i_4__0_n_0 ,\z1_p[8]_i_5__0_n_0 ,\z1_p[8]_i_6__0_n_0 ,\z1_p[8]_i_7__0_n_0 }));
  FDCE \z1_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[12]_i_1__0_n_7 ),
        .Q(z1_p[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \z2_p[0]_i_1__1 
       (.I0(x1_p),
        .O(\z2_p[0]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z2_p[12]_i_2__1 
       (.I0(z1_p[31]),
        .O(\z2_p[12]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z2_p[12]_i_3__1 
       (.I0(z1_p[31]),
        .O(\z2_p[12]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[12]_i_4__1 
       (.I0(z1_p[31]),
        .I1(z1_p[12]),
        .O(\z2_p[12]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[12]_i_5__1 
       (.I0(z1_p[11]),
        .I1(z1_p[10]),
        .O(\z2_p[12]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[12]_i_6__0 
       (.I0(z1_p[9]),
        .I1(z1_p[10]),
        .O(\z2_p[12]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[12]_i_7__1 
       (.I0(z1_p[31]),
        .I1(z1_p[9]),
        .O(\z2_p[12]_i_7__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z2_p[16]_i_2__1 
       (.I0(z1_p[31]),
        .O(\z2_p[16]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z2_p[16]_i_3__0 
       (.I0(z1_p[31]),
        .O(\z2_p[16]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[16]_i_4__1 
       (.I0(z1_p[31]),
        .I1(z1_p[16]),
        .O(\z2_p[16]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[16]_i_5__1 
       (.I0(z1_p[15]),
        .I1(z1_p[14]),
        .O(\z2_p[16]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[16]_i_6__1 
       (.I0(z1_p[31]),
        .I1(z1_p[14]),
        .O(\z2_p[16]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[16]_i_7__0 
       (.I0(z1_p[13]),
        .I1(z1_p[12]),
        .O(\z2_p[16]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z2_p[20]_i_2__0 
       (.I0(z1_p[31]),
        .O(\z2_p[20]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[20]_i_3__1 
       (.I0(z1_p[20]),
        .I1(z1_p[19]),
        .O(\z2_p[20]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[20]_i_4__1 
       (.I0(z1_p[31]),
        .I1(z1_p[19]),
        .O(\z2_p[20]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[20]_i_5__1 
       (.I0(z1_p[18]),
        .I1(z1_p[17]),
        .O(\z2_p[20]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[20]_i_6__1 
       (.I0(z1_p[16]),
        .I1(z1_p[17]),
        .O(\z2_p[20]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z2_p[24]_i_2__0 
       (.I0(z1_p[31]),
        .O(\z2_p[24]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z2_p[24]_i_3__0 
       (.I0(z1_p[31]),
        .O(\z2_p[24]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[24]_i_4__0 
       (.I0(z1_p[23]),
        .I1(z1_p[24]),
        .O(\z2_p[24]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[24]_i_5__0 
       (.I0(z1_p[31]),
        .I1(z1_p[23]),
        .O(\z2_p[24]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[24]_i_6__0 
       (.I0(z1_p[22]),
        .I1(z1_p[21]),
        .O(\z2_p[24]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[24]_i_7__0 
       (.I0(z1_p[31]),
        .I1(z1_p[21]),
        .O(\z2_p[24]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z2_p[28]_i_2__0 
       (.I0(z1_p[31]),
        .O(\z2_p[28]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[28]_i_3__0 
       (.I0(z1_p[27]),
        .I1(z1_p[28]),
        .O(\z2_p[28]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[28]_i_4__0 
       (.I0(z1_p[26]),
        .I1(z1_p[27]),
        .O(\z2_p[28]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[28]_i_5__0 
       (.I0(z1_p[31]),
        .I1(z1_p[26]),
        .O(\z2_p[28]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[28]_i_6__0 
       (.I0(z1_p[25]),
        .I1(z1_p[24]),
        .O(\z2_p[28]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z2_p[31]_i_2__0 
       (.I0(z1_p[31]),
        .O(\z2_p[31]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[31]_i_3__0 
       (.I0(z1_p[30]),
        .I1(z1_p[31]),
        .O(\z2_p[31]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[31]_i_4__0 
       (.I0(z1_p[31]),
        .I1(z1_p[30]),
        .O(\z2_p[31]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[31]_i_5__0 
       (.I0(z1_p[29]),
        .I1(z1_p[28]),
        .O(\z2_p[31]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z2_p[4]_i_2__1 
       (.I0(z1_p[31]),
        .O(\z2_p[4]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z2_p[4]_i_3__1 
       (.I0(z1_p[31]),
        .O(\z2_p[4]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[4]_i_4__0 
       (.I0(z1_p[3]),
        .I1(z1_p[4]),
        .O(\z2_p[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[4]_i_5__1 
       (.I0(z1_p[3]),
        .I1(z1_p[31]),
        .O(\z2_p[4]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[4]_i_6__0 
       (.I0(z1_p[31]),
        .I1(z1_p[2]),
        .O(\z2_p[4]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[4]_i_7__1 
       (.I0(z1_p[31]),
        .I1(y1_p[29]),
        .O(\z2_p[4]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[8]_i_2__1 
       (.I0(z1_p[8]),
        .I1(z1_p[7]),
        .O(\z2_p[8]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[8]_i_3__1 
       (.I0(z1_p[6]),
        .I1(z1_p[7]),
        .O(\z2_p[8]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[8]_i_4__1 
       (.I0(z1_p[5]),
        .I1(z1_p[6]),
        .O(\z2_p[8]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[8]_i_5__1 
       (.I0(z1_p[4]),
        .I1(z1_p[5]),
        .O(\z2_p[8]_i_5__1_n_0 ));
  FDCE \z2_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p[0]_i_1__1_n_0 ),
        .Q(z2_p[0]));
  FDCE \z2_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[12]_i_1__1_n_6 ),
        .Q(z2_p[10]));
  FDCE \z2_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[12]_i_1__1_n_5 ),
        .Q(z2_p[11]));
  FDCE \z2_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[12]_i_1__1_n_4 ),
        .Q(z2_p[12]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[12]_i_1__1 
       (.CI(\z2_p_reg[8]_i_1__1_n_0 ),
        .CO({\z2_p_reg[12]_i_1__1_n_0 ,\z2_p_reg[12]_i_1__1_n_1 ,\z2_p_reg[12]_i_1__1_n_2 ,\z2_p_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\z2_p[12]_i_2__1_n_0 ,z1_p[10:9],\z2_p[12]_i_3__1_n_0 }),
        .O({\z2_p_reg[12]_i_1__1_n_4 ,\z2_p_reg[12]_i_1__1_n_5 ,\z2_p_reg[12]_i_1__1_n_6 ,\z2_p_reg[12]_i_1__1_n_7 }),
        .S({\z2_p[12]_i_4__1_n_0 ,\z2_p[12]_i_5__1_n_0 ,\z2_p[12]_i_6__0_n_0 ,\z2_p[12]_i_7__1_n_0 }));
  FDCE \z2_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[16]_i_1__1_n_7 ),
        .Q(z2_p[13]));
  FDCE \z2_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[16]_i_1__1_n_6 ),
        .Q(z2_p[14]));
  FDCE \z2_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[16]_i_1__1_n_5 ),
        .Q(z2_p[15]));
  FDCE \z2_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[16]_i_1__1_n_4 ),
        .Q(z2_p[16]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[16]_i_1__1 
       (.CI(\z2_p_reg[12]_i_1__1_n_0 ),
        .CO({\z2_p_reg[16]_i_1__1_n_0 ,\z2_p_reg[16]_i_1__1_n_1 ,\z2_p_reg[16]_i_1__1_n_2 ,\z2_p_reg[16]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\z2_p[16]_i_2__1_n_0 ,z1_p[14],\z2_p[16]_i_3__0_n_0 ,z1_p[12]}),
        .O({\z2_p_reg[16]_i_1__1_n_4 ,\z2_p_reg[16]_i_1__1_n_5 ,\z2_p_reg[16]_i_1__1_n_6 ,\z2_p_reg[16]_i_1__1_n_7 }),
        .S({\z2_p[16]_i_4__1_n_0 ,\z2_p[16]_i_5__1_n_0 ,\z2_p[16]_i_6__1_n_0 ,\z2_p[16]_i_7__0_n_0 }));
  FDCE \z2_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[20]_i_1__1_n_7 ),
        .Q(z2_p[17]));
  FDCE \z2_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[20]_i_1__1_n_6 ),
        .Q(z2_p[18]));
  FDCE \z2_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[20]_i_1__1_n_5 ),
        .Q(z2_p[19]));
  FDCE \z2_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[4]_i_1__1_n_7 ),
        .Q(z2_p[1]));
  FDCE \z2_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[20]_i_1__1_n_4 ),
        .Q(z2_p[20]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[20]_i_1__1 
       (.CI(\z2_p_reg[16]_i_1__1_n_0 ),
        .CO({\z2_p_reg[20]_i_1__1_n_0 ,\z2_p_reg[20]_i_1__1_n_1 ,\z2_p_reg[20]_i_1__1_n_2 ,\z2_p_reg[20]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({z1_p[19],\z2_p[20]_i_2__0_n_0 ,z1_p[17:16]}),
        .O({\z2_p_reg[20]_i_1__1_n_4 ,\z2_p_reg[20]_i_1__1_n_5 ,\z2_p_reg[20]_i_1__1_n_6 ,\z2_p_reg[20]_i_1__1_n_7 }),
        .S({\z2_p[20]_i_3__1_n_0 ,\z2_p[20]_i_4__1_n_0 ,\z2_p[20]_i_5__1_n_0 ,\z2_p[20]_i_6__1_n_0 }));
  FDCE \z2_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[24]_i_1__0_n_7 ),
        .Q(z2_p[21]));
  FDCE \z2_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[24]_i_1__0_n_6 ),
        .Q(z2_p[22]));
  FDCE \z2_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[24]_i_1__0_n_5 ),
        .Q(z2_p[23]));
  FDCE \z2_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[24]_i_1__0_n_4 ),
        .Q(z2_p[24]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[24]_i_1__0 
       (.CI(\z2_p_reg[20]_i_1__1_n_0 ),
        .CO({\z2_p_reg[24]_i_1__0_n_0 ,\z2_p_reg[24]_i_1__0_n_1 ,\z2_p_reg[24]_i_1__0_n_2 ,\z2_p_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({z1_p[23],\z2_p[24]_i_2__0_n_0 ,z1_p[21],\z2_p[24]_i_3__0_n_0 }),
        .O({\z2_p_reg[24]_i_1__0_n_4 ,\z2_p_reg[24]_i_1__0_n_5 ,\z2_p_reg[24]_i_1__0_n_6 ,\z2_p_reg[24]_i_1__0_n_7 }),
        .S({\z2_p[24]_i_4__0_n_0 ,\z2_p[24]_i_5__0_n_0 ,\z2_p[24]_i_6__0_n_0 ,\z2_p[24]_i_7__0_n_0 }));
  FDCE \z2_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[28]_i_1__0_n_7 ),
        .Q(z2_p[25]));
  FDCE \z2_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[28]_i_1__0_n_6 ),
        .Q(z2_p[26]));
  FDCE \z2_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[28]_i_1__0_n_5 ),
        .Q(z2_p[27]));
  FDCE \z2_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[28]_i_1__0_n_4 ),
        .Q(z2_p[28]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[28]_i_1__0 
       (.CI(\z2_p_reg[24]_i_1__0_n_0 ),
        .CO({\z2_p_reg[28]_i_1__0_n_0 ,\z2_p_reg[28]_i_1__0_n_1 ,\z2_p_reg[28]_i_1__0_n_2 ,\z2_p_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({z1_p[27:26],\z2_p[28]_i_2__0_n_0 ,z1_p[24]}),
        .O({\z2_p_reg[28]_i_1__0_n_4 ,\z2_p_reg[28]_i_1__0_n_5 ,\z2_p_reg[28]_i_1__0_n_6 ,\z2_p_reg[28]_i_1__0_n_7 }),
        .S({\z2_p[28]_i_3__0_n_0 ,\z2_p[28]_i_4__0_n_0 ,\z2_p[28]_i_5__0_n_0 ,\z2_p[28]_i_6__0_n_0 }));
  FDCE \z2_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[31]_i_1__0_n_7 ),
        .Q(z2_p[29]));
  FDCE \z2_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[4]_i_1__1_n_6 ),
        .Q(z2_p[2]));
  FDCE \z2_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[31]_i_1__0_n_6 ),
        .Q(z2_p[30]));
  FDCE \z2_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[31]_i_1__0_n_5 ),
        .Q(z2_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[31]_i_1__0 
       (.CI(\z2_p_reg[28]_i_1__0_n_0 ),
        .CO({\NLW_z2_p_reg[31]_i_1__0_CO_UNCONNECTED [3:2],\z2_p_reg[31]_i_1__0_n_2 ,\z2_p_reg[31]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\z2_p[31]_i_2__0_n_0 ,z1_p[28]}),
        .O({\NLW_z2_p_reg[31]_i_1__0_O_UNCONNECTED [3],\z2_p_reg[31]_i_1__0_n_5 ,\z2_p_reg[31]_i_1__0_n_6 ,\z2_p_reg[31]_i_1__0_n_7 }),
        .S({1'b0,\z2_p[31]_i_3__0_n_0 ,\z2_p[31]_i_4__0_n_0 ,\z2_p[31]_i_5__0_n_0 }));
  FDCE \z2_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[4]_i_1__1_n_5 ),
        .Q(z2_p[3]));
  FDCE \z2_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[4]_i_1__1_n_4 ),
        .Q(z2_p[4]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[4]_i_1__1 
       (.CI(1'b0),
        .CO({\z2_p_reg[4]_i_1__1_n_0 ,\z2_p_reg[4]_i_1__1_n_1 ,\z2_p_reg[4]_i_1__1_n_2 ,\z2_p_reg[4]_i_1__1_n_3 }),
        .CYINIT(x1_p),
        .DI({z1_p[3],\z2_p[4]_i_2__1_n_0 ,\z2_p[4]_i_3__1_n_0 ,y1_p[29]}),
        .O({\z2_p_reg[4]_i_1__1_n_4 ,\z2_p_reg[4]_i_1__1_n_5 ,\z2_p_reg[4]_i_1__1_n_6 ,\z2_p_reg[4]_i_1__1_n_7 }),
        .S({\z2_p[4]_i_4__0_n_0 ,\z2_p[4]_i_5__1_n_0 ,\z2_p[4]_i_6__0_n_0 ,\z2_p[4]_i_7__1_n_0 }));
  FDCE \z2_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[8]_i_1__1_n_7 ),
        .Q(z2_p[5]));
  FDCE \z2_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[8]_i_1__1_n_6 ),
        .Q(z2_p[6]));
  FDCE \z2_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[8]_i_1__1_n_5 ),
        .Q(z2_p[7]));
  FDCE \z2_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[8]_i_1__1_n_4 ),
        .Q(z2_p[8]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[8]_i_1__1 
       (.CI(\z2_p_reg[4]_i_1__1_n_0 ),
        .CO({\z2_p_reg[8]_i_1__1_n_0 ,\z2_p_reg[8]_i_1__1_n_1 ,\z2_p_reg[8]_i_1__1_n_2 ,\z2_p_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(z1_p[7:4]),
        .O({\z2_p_reg[8]_i_1__1_n_4 ,\z2_p_reg[8]_i_1__1_n_5 ,\z2_p_reg[8]_i_1__1_n_6 ,\z2_p_reg[8]_i_1__1_n_7 }),
        .S({\z2_p[8]_i_2__1_n_0 ,\z2_p[8]_i_3__1_n_0 ,\z2_p[8]_i_4__1_n_0 ,\z2_p[8]_i_5__1_n_0 }));
  FDCE \z2_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[12]_i_1__1_n_7 ),
        .Q(z2_p[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[0]_i_1__1 
       (.I0(z2_p[0]),
        .O(\z3_p[0]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[12]_i_2__1 
       (.I0(z2_p[31]),
        .O(\z3_p[12]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[12]_i_3__1 
       (.I0(z2_p[31]),
        .O(\z3_p[12]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[12]_i_4__0 
       (.I0(z2_p[11]),
        .I1(z2_p[12]),
        .O(\z3_p[12]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[12]_i_5__1 
       (.I0(z2_p[31]),
        .I1(z2_p[11]),
        .O(\z3_p[12]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[12]_i_6__1 
       (.I0(z2_p[10]),
        .I1(z2_p[9]),
        .O(\z3_p[12]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[12]_i_7__1 
       (.I0(z2_p[31]),
        .I1(z2_p[9]),
        .O(\z3_p[12]_i_7__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[16]_i_2__0 
       (.I0(z2_p[31]),
        .O(\z3_p[16]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[16]_i_3__1 
       (.I0(z2_p[15]),
        .I1(z2_p[16]),
        .O(\z3_p[16]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[16]_i_4__1 
       (.I0(z2_p[31]),
        .I1(z2_p[15]),
        .O(\z3_p[16]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[16]_i_5__1 
       (.I0(z2_p[14]),
        .I1(z2_p[13]),
        .O(\z3_p[16]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[16]_i_6__0 
       (.I0(z2_p[12]),
        .I1(z2_p[13]),
        .O(\z3_p[16]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[20]_i_2__0 
       (.I0(z2_p[31]),
        .O(\z3_p[20]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[20]_i_3__1 
       (.I0(z2_p[20]),
        .I1(z2_p[19]),
        .O(\z3_p[20]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[20]_i_4__1 
       (.I0(z2_p[18]),
        .I1(z2_p[19]),
        .O(\z3_p[20]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[20]_i_5__1 
       (.I0(z2_p[31]),
        .I1(z2_p[18]),
        .O(\z3_p[20]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[20]_i_6__1 
       (.I0(z2_p[17]),
        .I1(z2_p[16]),
        .O(\z3_p[20]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[24]_i_2__0 
       (.I0(z2_p[31]),
        .O(\z3_p[24]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[24]_i_3__0 
       (.I0(z2_p[31]),
        .O(\z3_p[24]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[24]_i_4__0 
       (.I0(z2_p[23]),
        .I1(z2_p[24]),
        .O(\z3_p[24]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[24]_i_5__0 
       (.I0(z2_p[31]),
        .I1(z2_p[23]),
        .O(\z3_p[24]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[24]_i_6__0 
       (.I0(z2_p[22]),
        .I1(z2_p[21]),
        .O(\z3_p[24]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[24]_i_7__0 
       (.I0(z2_p[31]),
        .I1(z2_p[21]),
        .O(\z3_p[24]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[28]_i_2__0 
       (.I0(z2_p[28]),
        .I1(z2_p[27]),
        .O(\z3_p[28]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[28]_i_3__0 
       (.I0(z2_p[26]),
        .I1(z2_p[27]),
        .O(\z3_p[28]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[28]_i_4__0 
       (.I0(z2_p[25]),
        .I1(z2_p[26]),
        .O(\z3_p[28]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[28]_i_5__0 
       (.I0(z2_p[24]),
        .I1(z2_p[25]),
        .O(\z3_p[28]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z3_p[31]_i_2__0 
       (.I0(z2_p[31]),
        .O(\z3_p[31]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[31]_i_3__0 
       (.I0(z2_p[30]),
        .I1(z2_p[31]),
        .O(\z3_p[31]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[31]_i_4__0 
       (.I0(z2_p[29]),
        .I1(z2_p[30]),
        .O(\z3_p[31]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[31]_i_5__0 
       (.I0(z2_p[31]),
        .I1(z2_p[29]),
        .O(\z3_p[31]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[4]_i_2__1 
       (.I0(z2_p[2]),
        .O(\z3_p[4]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[4]_i_3__1 
       (.I0(z2_p[3]),
        .I1(z2_p[4]),
        .O(\z3_p[4]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[4]_i_4__0 
       (.I0(z2_p[2]),
        .I1(z2_p[3]),
        .O(\z3_p[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[4]_i_5__1 
       (.I0(z2_p[2]),
        .I1(z2_p[31]),
        .O(\z3_p[4]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[4]_i_6__1 
       (.I0(z2_p[31]),
        .I1(z2_p[1]),
        .O(\z3_p[4]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[8]_i_2__1 
       (.I0(z2_p[8]),
        .I1(z2_p[7]),
        .O(\z3_p[8]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[8]_i_3__1 
       (.I0(z2_p[6]),
        .I1(z2_p[7]),
        .O(\z3_p[8]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[8]_i_4__0 
       (.I0(z2_p[5]),
        .I1(z2_p[6]),
        .O(\z3_p[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[8]_i_5__0 
       (.I0(z2_p[4]),
        .I1(z2_p[5]),
        .O(\z3_p[8]_i_5__0_n_0 ));
  FDCE \z3_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p[0]_i_1__1_n_0 ),
        .Q(z3_p[0]));
  FDCE \z3_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[12]_i_1__1_n_6 ),
        .Q(z3_p[10]));
  FDCE \z3_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[12]_i_1__1_n_5 ),
        .Q(z3_p[11]));
  FDCE \z3_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[12]_i_1__1_n_4 ),
        .Q(z3_p[12]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[12]_i_1__1 
       (.CI(\z3_p_reg[8]_i_1__1_n_0 ),
        .CO({\z3_p_reg[12]_i_1__1_n_0 ,\z3_p_reg[12]_i_1__1_n_1 ,\z3_p_reg[12]_i_1__1_n_2 ,\z3_p_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({z2_p[11],\z3_p[12]_i_2__1_n_0 ,z2_p[9],\z3_p[12]_i_3__1_n_0 }),
        .O({\z3_p_reg[12]_i_1__1_n_4 ,\z3_p_reg[12]_i_1__1_n_5 ,\z3_p_reg[12]_i_1__1_n_6 ,\z3_p_reg[12]_i_1__1_n_7 }),
        .S({\z3_p[12]_i_4__0_n_0 ,\z3_p[12]_i_5__1_n_0 ,\z3_p[12]_i_6__1_n_0 ,\z3_p[12]_i_7__1_n_0 }));
  FDCE \z3_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[16]_i_1__1_n_7 ),
        .Q(z3_p[13]));
  FDCE \z3_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[16]_i_1__1_n_6 ),
        .Q(z3_p[14]));
  FDCE \z3_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[16]_i_1__1_n_5 ),
        .Q(z3_p[15]));
  FDCE \z3_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[16]_i_1__1_n_4 ),
        .Q(z3_p[16]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[16]_i_1__1 
       (.CI(\z3_p_reg[12]_i_1__1_n_0 ),
        .CO({\z3_p_reg[16]_i_1__1_n_0 ,\z3_p_reg[16]_i_1__1_n_1 ,\z3_p_reg[16]_i_1__1_n_2 ,\z3_p_reg[16]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({z2_p[15],\z3_p[16]_i_2__0_n_0 ,z2_p[13:12]}),
        .O({\z3_p_reg[16]_i_1__1_n_4 ,\z3_p_reg[16]_i_1__1_n_5 ,\z3_p_reg[16]_i_1__1_n_6 ,\z3_p_reg[16]_i_1__1_n_7 }),
        .S({\z3_p[16]_i_3__1_n_0 ,\z3_p[16]_i_4__1_n_0 ,\z3_p[16]_i_5__1_n_0 ,\z3_p[16]_i_6__0_n_0 }));
  FDCE \z3_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[20]_i_1__1_n_7 ),
        .Q(z3_p[17]));
  FDCE \z3_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[20]_i_1__1_n_6 ),
        .Q(z3_p[18]));
  FDCE \z3_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[20]_i_1__1_n_5 ),
        .Q(z3_p[19]));
  FDCE \z3_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[4]_i_1__1_n_7 ),
        .Q(z3_p[1]));
  FDCE \z3_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[20]_i_1__1_n_4 ),
        .Q(z3_p[20]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[20]_i_1__1 
       (.CI(\z3_p_reg[16]_i_1__1_n_0 ),
        .CO({\z3_p_reg[20]_i_1__1_n_0 ,\z3_p_reg[20]_i_1__1_n_1 ,\z3_p_reg[20]_i_1__1_n_2 ,\z3_p_reg[20]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({z2_p[19:18],\z3_p[20]_i_2__0_n_0 ,z2_p[16]}),
        .O({\z3_p_reg[20]_i_1__1_n_4 ,\z3_p_reg[20]_i_1__1_n_5 ,\z3_p_reg[20]_i_1__1_n_6 ,\z3_p_reg[20]_i_1__1_n_7 }),
        .S({\z3_p[20]_i_3__1_n_0 ,\z3_p[20]_i_4__1_n_0 ,\z3_p[20]_i_5__1_n_0 ,\z3_p[20]_i_6__1_n_0 }));
  FDCE \z3_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[24]_i_1__0_n_7 ),
        .Q(z3_p[21]));
  FDCE \z3_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[24]_i_1__0_n_6 ),
        .Q(z3_p[22]));
  FDCE \z3_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[24]_i_1__0_n_5 ),
        .Q(z3_p[23]));
  FDCE \z3_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[24]_i_1__0_n_4 ),
        .Q(z3_p[24]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[24]_i_1__0 
       (.CI(\z3_p_reg[20]_i_1__1_n_0 ),
        .CO({\z3_p_reg[24]_i_1__0_n_0 ,\z3_p_reg[24]_i_1__0_n_1 ,\z3_p_reg[24]_i_1__0_n_2 ,\z3_p_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({z2_p[23],\z3_p[24]_i_2__0_n_0 ,z2_p[21],\z3_p[24]_i_3__0_n_0 }),
        .O({\z3_p_reg[24]_i_1__0_n_4 ,\z3_p_reg[24]_i_1__0_n_5 ,\z3_p_reg[24]_i_1__0_n_6 ,\z3_p_reg[24]_i_1__0_n_7 }),
        .S({\z3_p[24]_i_4__0_n_0 ,\z3_p[24]_i_5__0_n_0 ,\z3_p[24]_i_6__0_n_0 ,\z3_p[24]_i_7__0_n_0 }));
  FDCE \z3_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[28]_i_1__0_n_7 ),
        .Q(z3_p[25]));
  FDCE \z3_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[28]_i_1__0_n_6 ),
        .Q(z3_p[26]));
  FDCE \z3_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[28]_i_1__0_n_5 ),
        .Q(z3_p[27]));
  FDCE \z3_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[28]_i_1__0_n_4 ),
        .Q(z3_p[28]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[28]_i_1__0 
       (.CI(\z3_p_reg[24]_i_1__0_n_0 ),
        .CO({\z3_p_reg[28]_i_1__0_n_0 ,\z3_p_reg[28]_i_1__0_n_1 ,\z3_p_reg[28]_i_1__0_n_2 ,\z3_p_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(z2_p[27:24]),
        .O({\z3_p_reg[28]_i_1__0_n_4 ,\z3_p_reg[28]_i_1__0_n_5 ,\z3_p_reg[28]_i_1__0_n_6 ,\z3_p_reg[28]_i_1__0_n_7 }),
        .S({\z3_p[28]_i_2__0_n_0 ,\z3_p[28]_i_3__0_n_0 ,\z3_p[28]_i_4__0_n_0 ,\z3_p[28]_i_5__0_n_0 }));
  FDCE \z3_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[31]_i_1__0_n_7 ),
        .Q(z3_p[29]));
  FDCE \z3_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[4]_i_1__1_n_6 ),
        .Q(z3_p[2]));
  FDCE \z3_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[31]_i_1__0_n_6 ),
        .Q(z3_p[30]));
  FDCE \z3_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[31]_i_1__0_n_5 ),
        .Q(z3_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[31]_i_1__0 
       (.CI(\z3_p_reg[28]_i_1__0_n_0 ),
        .CO({\NLW_z3_p_reg[31]_i_1__0_CO_UNCONNECTED [3:2],\z3_p_reg[31]_i_1__0_n_2 ,\z3_p_reg[31]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,z2_p[29],\z3_p[31]_i_2__0_n_0 }),
        .O({\NLW_z3_p_reg[31]_i_1__0_O_UNCONNECTED [3],\z3_p_reg[31]_i_1__0_n_5 ,\z3_p_reg[31]_i_1__0_n_6 ,\z3_p_reg[31]_i_1__0_n_7 }),
        .S({1'b0,\z3_p[31]_i_3__0_n_0 ,\z3_p[31]_i_4__0_n_0 ,\z3_p[31]_i_5__0_n_0 }));
  FDCE \z3_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[4]_i_1__1_n_5 ),
        .Q(z3_p[3]));
  FDCE \z3_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[4]_i_1__1_n_4 ),
        .Q(z3_p[4]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[4]_i_1__1 
       (.CI(1'b0),
        .CO({\z3_p_reg[4]_i_1__1_n_0 ,\z3_p_reg[4]_i_1__1_n_1 ,\z3_p_reg[4]_i_1__1_n_2 ,\z3_p_reg[4]_i_1__1_n_3 }),
        .CYINIT(z2_p[0]),
        .DI({z2_p[3:2],\z3_p[4]_i_2__1_n_0 ,z2_p[1]}),
        .O({\z3_p_reg[4]_i_1__1_n_4 ,\z3_p_reg[4]_i_1__1_n_5 ,\z3_p_reg[4]_i_1__1_n_6 ,\z3_p_reg[4]_i_1__1_n_7 }),
        .S({\z3_p[4]_i_3__1_n_0 ,\z3_p[4]_i_4__0_n_0 ,\z3_p[4]_i_5__1_n_0 ,\z3_p[4]_i_6__1_n_0 }));
  FDCE \z3_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[8]_i_1__1_n_7 ),
        .Q(z3_p[5]));
  FDCE \z3_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[8]_i_1__1_n_6 ),
        .Q(z3_p[6]));
  FDCE \z3_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[8]_i_1__1_n_5 ),
        .Q(z3_p[7]));
  FDCE \z3_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[8]_i_1__1_n_4 ),
        .Q(z3_p[8]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[8]_i_1__1 
       (.CI(\z3_p_reg[4]_i_1__1_n_0 ),
        .CO({\z3_p_reg[8]_i_1__1_n_0 ,\z3_p_reg[8]_i_1__1_n_1 ,\z3_p_reg[8]_i_1__1_n_2 ,\z3_p_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(z2_p[7:4]),
        .O({\z3_p_reg[8]_i_1__1_n_4 ,\z3_p_reg[8]_i_1__1_n_5 ,\z3_p_reg[8]_i_1__1_n_6 ,\z3_p_reg[8]_i_1__1_n_7 }),
        .S({\z3_p[8]_i_2__1_n_0 ,\z3_p[8]_i_3__1_n_0 ,\z3_p[8]_i_4__0_n_0 ,\z3_p[8]_i_5__0_n_0 }));
  FDCE \z3_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[12]_i_1__1_n_7 ),
        .Q(z3_p[9]));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_10__0 
       (.I0(z3_p[25]),
        .I1(z3_p[26]),
        .O(\z4_p[31]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_11__0 
       (.I0(z3_p[24]),
        .I1(z3_p[25]),
        .O(\z4_p[31]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_13__0 
       (.I0(z3_p[23]),
        .I1(z3_p[24]),
        .O(\z4_p[31]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_14__0 
       (.I0(z3_p[22]),
        .I1(z3_p[23]),
        .O(\z4_p[31]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_15__0 
       (.I0(z3_p[21]),
        .I1(z3_p[22]),
        .O(\z4_p[31]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_16__0 
       (.I0(z3_p[20]),
        .I1(z3_p[21]),
        .O(\z4_p[31]_i_16__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z4_p[31]_i_18__0 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_18__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z4_p[31]_i_19__0 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_19__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_20__0 
       (.I0(z3_p[31]),
        .I1(z3_p[20]),
        .O(\z4_p[31]_i_20__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_21__0 
       (.I0(z3_p[19]),
        .I1(z3_p[18]),
        .O(\z4_p[31]_i_21__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_22__0 
       (.I0(z3_p[31]),
        .I1(z3_p[18]),
        .O(\z4_p[31]_i_22__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_23__0 
       (.I0(z3_p[17]),
        .I1(z3_p[16]),
        .O(\z4_p[31]_i_23__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z4_p[31]_i_25__0 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_25__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z4_p[31]_i_26__0 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_26__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_27__0 
       (.I0(z3_p[31]),
        .I1(z3_p[16]),
        .O(\z4_p[31]_i_27__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_28__0 
       (.I0(z3_p[15]),
        .I1(z3_p[14]),
        .O(\z4_p[31]_i_28__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_29__0 
       (.I0(z3_p[13]),
        .I1(z3_p[14]),
        .O(\z4_p[31]_i_29__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_30__0 
       (.I0(z3_p[31]),
        .I1(z3_p[13]),
        .O(\z4_p[31]_i_30__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z4_p[31]_i_32__0 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_32__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_33__0 
       (.I0(z3_p[12]),
        .I1(z3_p[11]),
        .O(\z4_p[31]_i_33__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_34__0 
       (.I0(z3_p[10]),
        .I1(z3_p[11]),
        .O(\z4_p[31]_i_34__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_35__0 
       (.I0(z3_p[31]),
        .I1(z3_p[10]),
        .O(\z4_p[31]_i_35__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_36__0 
       (.I0(z3_p[9]),
        .I1(z3_p[8]),
        .O(\z4_p[31]_i_36__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z4_p[31]_i_38__0 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_38__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z4_p[31]_i_39__0 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_39__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_3__0 
       (.I0(z3_p[30]),
        .I1(z3_p[31]),
        .O(\z4_p[31]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_40__0 
       (.I0(z3_p[31]),
        .I1(z3_p[8]),
        .O(\z4_p[31]_i_40__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_41__0 
       (.I0(z3_p[7]),
        .I1(z3_p[6]),
        .O(\z4_p[31]_i_41__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_42__0 
       (.I0(z3_p[31]),
        .I1(z3_p[6]),
        .O(\z4_p[31]_i_42__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_43__0 
       (.I0(z3_p[5]),
        .I1(z3_p[4]),
        .O(\z4_p[31]_i_43__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z4_p[31]_i_44__0 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_44__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z4_p[31]_i_45__0 
       (.I0(z3_p[1]),
        .O(\z4_p[31]_i_45__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_46__0 
       (.I0(z3_p[31]),
        .I1(z3_p[4]),
        .O(\z4_p[31]_i_46__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_47__0 
       (.I0(z3_p[3]),
        .I1(z3_p[2]),
        .O(\z4_p[31]_i_47__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_48__0 
       (.I0(z3_p[1]),
        .I1(z3_p[2]),
        .O(\z4_p[31]_i_48__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_49__0 
       (.I0(z3_p[1]),
        .I1(z3_p[31]),
        .O(\z4_p[31]_i_49__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_4__0 
       (.I0(z3_p[29]),
        .I1(z3_p[30]),
        .O(\z4_p[31]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_5__0 
       (.I0(z3_p[28]),
        .I1(z3_p[29]),
        .O(\z4_p[31]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z4_p[31]_i_7__0 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_8__0 
       (.I0(z3_p[31]),
        .I1(z3_p[28]),
        .O(\z4_p[31]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_9__0 
       (.I0(z3_p[27]),
        .I1(z3_p[26]),
        .O(\z4_p[31]_i_9__0_n_0 ));
  FDCE \z4_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z4_p_reg[31]_i_1__0_n_5 ),
        .Q(z4_p));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[31]_i_12__0 
       (.CI(\z4_p_reg[31]_i_17__0_n_0 ),
        .CO({\z4_p_reg[31]_i_12__0_n_0 ,\z4_p_reg[31]_i_12__0_n_1 ,\z4_p_reg[31]_i_12__0_n_2 ,\z4_p_reg[31]_i_12__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\z4_p[31]_i_18__0_n_0 ,z3_p[18],\z4_p[31]_i_19__0_n_0 ,z3_p[16]}),
        .O(\NLW_z4_p_reg[31]_i_12__0_O_UNCONNECTED [3:0]),
        .S({\z4_p[31]_i_20__0_n_0 ,\z4_p[31]_i_21__0_n_0 ,\z4_p[31]_i_22__0_n_0 ,\z4_p[31]_i_23__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[31]_i_17__0 
       (.CI(\z4_p_reg[31]_i_24__0_n_0 ),
        .CO({\z4_p_reg[31]_i_17__0_n_0 ,\z4_p_reg[31]_i_17__0_n_1 ,\z4_p_reg[31]_i_17__0_n_2 ,\z4_p_reg[31]_i_17__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\z4_p[31]_i_25__0_n_0 ,z3_p[14:13],\z4_p[31]_i_26__0_n_0 }),
        .O(\NLW_z4_p_reg[31]_i_17__0_O_UNCONNECTED [3:0]),
        .S({\z4_p[31]_i_27__0_n_0 ,\z4_p[31]_i_28__0_n_0 ,\z4_p[31]_i_29__0_n_0 ,\z4_p[31]_i_30__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[31]_i_1__0 
       (.CI(\z4_p_reg[31]_i_2__0_n_0 ),
        .CO({\NLW_z4_p_reg[31]_i_1__0_CO_UNCONNECTED [3:2],\z4_p_reg[31]_i_1__0_n_2 ,\z4_p_reg[31]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,z3_p[29:28]}),
        .O({\NLW_z4_p_reg[31]_i_1__0_O_UNCONNECTED [3],\z4_p_reg[31]_i_1__0_n_5 ,\z4_p_reg[31]_i_1__0_n_6 ,\NLW_z4_p_reg[31]_i_1__0_O_UNCONNECTED [0]}),
        .S({1'b0,\z4_p[31]_i_3__0_n_0 ,\z4_p[31]_i_4__0_n_0 ,\z4_p[31]_i_5__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[31]_i_24__0 
       (.CI(\z4_p_reg[31]_i_31__0_n_0 ),
        .CO({\z4_p_reg[31]_i_24__0_n_0 ,\z4_p_reg[31]_i_24__0_n_1 ,\z4_p_reg[31]_i_24__0_n_2 ,\z4_p_reg[31]_i_24__0_n_3 }),
        .CYINIT(1'b0),
        .DI({z3_p[11:10],\z4_p[31]_i_32__0_n_0 ,z3_p[8]}),
        .O(\NLW_z4_p_reg[31]_i_24__0_O_UNCONNECTED [3:0]),
        .S({\z4_p[31]_i_33__0_n_0 ,\z4_p[31]_i_34__0_n_0 ,\z4_p[31]_i_35__0_n_0 ,\z4_p[31]_i_36__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[31]_i_2__0 
       (.CI(\z4_p_reg[31]_i_6__0_n_0 ),
        .CO({\z4_p_reg[31]_i_2__0_n_0 ,\z4_p_reg[31]_i_2__0_n_1 ,\z4_p_reg[31]_i_2__0_n_2 ,\z4_p_reg[31]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\z4_p[31]_i_7__0_n_0 ,z3_p[26:24]}),
        .O(\NLW_z4_p_reg[31]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\z4_p[31]_i_8__0_n_0 ,\z4_p[31]_i_9__0_n_0 ,\z4_p[31]_i_10__0_n_0 ,\z4_p[31]_i_11__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[31]_i_31__0 
       (.CI(\z4_p_reg[31]_i_37__0_n_0 ),
        .CO({\z4_p_reg[31]_i_31__0_n_0 ,\z4_p_reg[31]_i_31__0_n_1 ,\z4_p_reg[31]_i_31__0_n_2 ,\z4_p_reg[31]_i_31__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\z4_p[31]_i_38__0_n_0 ,z3_p[6],\z4_p[31]_i_39__0_n_0 ,z3_p[4]}),
        .O(\NLW_z4_p_reg[31]_i_31__0_O_UNCONNECTED [3:0]),
        .S({\z4_p[31]_i_40__0_n_0 ,\z4_p[31]_i_41__0_n_0 ,\z4_p[31]_i_42__0_n_0 ,\z4_p[31]_i_43__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[31]_i_37__0 
       (.CI(1'b0),
        .CO({\z4_p_reg[31]_i_37__0_n_0 ,\z4_p_reg[31]_i_37__0_n_1 ,\z4_p_reg[31]_i_37__0_n_2 ,\z4_p_reg[31]_i_37__0_n_3 }),
        .CYINIT(z3_p[0]),
        .DI({\z4_p[31]_i_44__0_n_0 ,z3_p[2:1],\z4_p[31]_i_45__0_n_0 }),
        .O(\NLW_z4_p_reg[31]_i_37__0_O_UNCONNECTED [3:0]),
        .S({\z4_p[31]_i_46__0_n_0 ,\z4_p[31]_i_47__0_n_0 ,\z4_p[31]_i_48__0_n_0 ,\z4_p[31]_i_49__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[31]_i_6__0 
       (.CI(\z4_p_reg[31]_i_12__0_n_0 ),
        .CO({\z4_p_reg[31]_i_6__0_n_0 ,\z4_p_reg[31]_i_6__0_n_1 ,\z4_p_reg[31]_i_6__0_n_2 ,\z4_p_reg[31]_i_6__0_n_3 }),
        .CYINIT(1'b0),
        .DI(z3_p[23:20]),
        .O(\NLW_z4_p_reg[31]_i_6__0_O_UNCONNECTED [3:0]),
        .S({\z4_p[31]_i_13__0_n_0 ,\z4_p[31]_i_14__0_n_0 ,\z4_p[31]_i_15__0_n_0 ,\z4_p[31]_i_16__0_n_0 }));
endmodule

(* ORIG_REF_NAME = "Sin3" *) 
module design_1_audio_core_0_0_Sin3
   (CO,
    \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0 ,
    \delayMatch1_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1 ,
    Sin3_out1,
    clk_enable,
    clk,
    reset,
    HwModeRegister1_reg_reg_c_3,
    Q,
    quad_correction_before_add_temp,
    \HDL_Counter4_out1_reg[30] ,
    \HDL_Counter4_out1_reg[29] );
  output [0:0]CO;
  output [0:0]\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0 ;
  output [0:0]\delayMatch1_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1 ;
  output [30:0]Sin3_out1;
  input clk_enable;
  input clk;
  input reset;
  input HwModeRegister1_reg_reg_c_3;
  input [31:0]Q;
  input [30:0]quad_correction_before_add_temp;
  input [26:0]\HDL_Counter4_out1_reg[30] ;
  input [27:0]\HDL_Counter4_out1_reg[29] ;

  wire B0;
  wire [0:0]CO;
  wire [27:0]\HDL_Counter4_out1_reg[29] ;
  wire [26:0]\HDL_Counter4_out1_reg[30] ;
  wire HwModeRegister1_reg_reg_c_3;
  wire [31:0]Q;
  wire [30:0]Sin3_out1;
  wire clk;
  wire clk_enable;
  wire \delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ;
  wire \delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ;
  wire \delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ;
  wire \delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 ;
  wire \delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ;
  wire \delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ;
  wire \delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ;
  wire \delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ;
  wire \delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ;
  wire \delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ;
  wire \delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ;
  wire \delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 ;
  wire \delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ;
  wire \delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ;
  wire \delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ;
  wire \delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ;
  wire \delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ;
  wire \delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ;
  wire \delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ;
  wire \delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 ;
  wire \delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ;
  wire \delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ;
  wire \delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ;
  wire \delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ;
  wire \delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ;
  wire \delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ;
  wire \delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ;
  wire \delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 ;
  wire \delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ;
  wire \delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ;
  wire \delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ;
  wire \delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ;
  wire \delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ;
  wire \delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ;
  wire \delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ;
  wire \delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 ;
  wire \delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ;
  wire \delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ;
  wire \delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ;
  wire \delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ;
  wire \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ;
  wire \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 ;
  wire \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ;
  wire \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ;
  wire \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ;
  wire \delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ;
  wire \delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ;
  wire \delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ;
  wire \delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 ;
  wire \delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ;
  wire \delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ;
  wire \delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ;
  wire \delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ;
  wire \delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0 ;
  wire \delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ;
  wire \delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ;
  wire \delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ;
  wire \delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 ;
  wire \delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ;
  wire \delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ;
  wire \delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ;
  wire \delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ;
  wire [0:0]\delayMatch1_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_100_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_101_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_102_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_108_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_109_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_110_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_111_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_112_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_113_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_114_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_115_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_116_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_117_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_118_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_119_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_11_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_120_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_121_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_13_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_16_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_18_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_22_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_23_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_25_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_27__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_28_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_31_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_32__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_33_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_34_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_35_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_36_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_43__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_46__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_47_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_48__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_52_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_53_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_54__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_55_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_56_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_61_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_62_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_63_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_64_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_65_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_66_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_67_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_68_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_77_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_78_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_79_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_7_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_80_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_81_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_82_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_84_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_85_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_87_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_88_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_89_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_8_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_90_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_91_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_96_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_97_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_98_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_99_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_9_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire [0:0]\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0 ;
  wire \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire negate_reg_reg_reg_gate_n_0;
  wire \negate_reg_reg_reg_n_0_[5] ;
  wire [5:5]p_4_out;
  wire [31:1]quad_correction_after_cast_3;
  wire [30:0]quad_correction_before_add_temp;
  wire [4:2]quad_correction_before_sub_temp;
  wire [29:0]quad_correction_before_th0;
  wire [1:1]quad_correction_before_th00_in;
  wire reset;
  wire [29:29]x1_p;
  wire \x2_p[11]_i_2__0_n_0 ;
  wire \x2_p[11]_i_3__0_n_0 ;
  wire \x2_p[11]_i_4__0_n_0 ;
  wire \x2_p[11]_i_5_n_0 ;
  wire \x2_p[15]_i_2__0_n_0 ;
  wire \x2_p[15]_i_3__0_n_0 ;
  wire \x2_p[15]_i_4_n_0 ;
  wire \x2_p[15]_i_5__0_n_0 ;
  wire \x2_p[19]_i_2__0_n_0 ;
  wire \x2_p[19]_i_3__0_n_0 ;
  wire \x2_p[19]_i_4_n_0 ;
  wire \x2_p[19]_i_5_n_0 ;
  wire \x2_p[23]_i_2_n_0 ;
  wire \x2_p[23]_i_3_n_0 ;
  wire \x2_p[23]_i_4_n_0 ;
  wire \x2_p[23]_i_5_n_0 ;
  wire \x2_p[27]_i_2_n_0 ;
  wire \x2_p[27]_i_3_n_0 ;
  wire \x2_p[27]_i_4_n_0 ;
  wire \x2_p[27]_i_5_n_0 ;
  wire \x2_p[31]_i_2_n_0 ;
  wire \x2_p[31]_i_3_n_0 ;
  wire \x2_p[31]_i_4_n_0 ;
  wire \x2_p[31]_i_5_n_0 ;
  wire \x2_p[3]_i_2__0_n_0 ;
  wire \x2_p[3]_i_3__0_n_0 ;
  wire \x2_p[3]_i_4__0_n_0 ;
  wire \x2_p[3]_i_5__0_n_0 ;
  wire \x2_p[3]_i_6__0_n_0 ;
  wire \x2_p[7]_i_2_n_0 ;
  wire \x2_p[7]_i_3__0_n_0 ;
  wire \x2_p[7]_i_4__0_n_0 ;
  wire \x2_p[7]_i_5__0_n_0 ;
  wire \x2_p_reg[11]_i_1__0_n_0 ;
  wire \x2_p_reg[11]_i_1__0_n_1 ;
  wire \x2_p_reg[11]_i_1__0_n_2 ;
  wire \x2_p_reg[11]_i_1__0_n_3 ;
  wire \x2_p_reg[11]_i_1__0_n_4 ;
  wire \x2_p_reg[11]_i_1__0_n_5 ;
  wire \x2_p_reg[11]_i_1__0_n_6 ;
  wire \x2_p_reg[11]_i_1__0_n_7 ;
  wire \x2_p_reg[15]_i_1__0_n_0 ;
  wire \x2_p_reg[15]_i_1__0_n_1 ;
  wire \x2_p_reg[15]_i_1__0_n_2 ;
  wire \x2_p_reg[15]_i_1__0_n_3 ;
  wire \x2_p_reg[15]_i_1__0_n_4 ;
  wire \x2_p_reg[15]_i_1__0_n_5 ;
  wire \x2_p_reg[15]_i_1__0_n_6 ;
  wire \x2_p_reg[15]_i_1__0_n_7 ;
  wire \x2_p_reg[19]_i_1__0_n_0 ;
  wire \x2_p_reg[19]_i_1__0_n_1 ;
  wire \x2_p_reg[19]_i_1__0_n_2 ;
  wire \x2_p_reg[19]_i_1__0_n_3 ;
  wire \x2_p_reg[19]_i_1__0_n_4 ;
  wire \x2_p_reg[19]_i_1__0_n_5 ;
  wire \x2_p_reg[19]_i_1__0_n_6 ;
  wire \x2_p_reg[19]_i_1__0_n_7 ;
  wire \x2_p_reg[23]_i_1_n_0 ;
  wire \x2_p_reg[23]_i_1_n_1 ;
  wire \x2_p_reg[23]_i_1_n_2 ;
  wire \x2_p_reg[23]_i_1_n_3 ;
  wire \x2_p_reg[23]_i_1_n_4 ;
  wire \x2_p_reg[23]_i_1_n_5 ;
  wire \x2_p_reg[23]_i_1_n_6 ;
  wire \x2_p_reg[23]_i_1_n_7 ;
  wire \x2_p_reg[27]_i_1_n_0 ;
  wire \x2_p_reg[27]_i_1_n_1 ;
  wire \x2_p_reg[27]_i_1_n_2 ;
  wire \x2_p_reg[27]_i_1_n_3 ;
  wire \x2_p_reg[27]_i_1_n_4 ;
  wire \x2_p_reg[27]_i_1_n_5 ;
  wire \x2_p_reg[27]_i_1_n_6 ;
  wire \x2_p_reg[27]_i_1_n_7 ;
  wire \x2_p_reg[31]_i_1_n_1 ;
  wire \x2_p_reg[31]_i_1_n_2 ;
  wire \x2_p_reg[31]_i_1_n_3 ;
  wire \x2_p_reg[31]_i_1_n_4 ;
  wire \x2_p_reg[31]_i_1_n_5 ;
  wire \x2_p_reg[31]_i_1_n_6 ;
  wire \x2_p_reg[31]_i_1_n_7 ;
  wire \x2_p_reg[3]_i_1__0_n_0 ;
  wire \x2_p_reg[3]_i_1__0_n_1 ;
  wire \x2_p_reg[3]_i_1__0_n_2 ;
  wire \x2_p_reg[3]_i_1__0_n_3 ;
  wire \x2_p_reg[3]_i_1__0_n_4 ;
  wire \x2_p_reg[3]_i_1__0_n_5 ;
  wire \x2_p_reg[3]_i_1__0_n_6 ;
  wire \x2_p_reg[3]_i_1__0_n_7 ;
  wire \x2_p_reg[7]_i_1__0_n_0 ;
  wire \x2_p_reg[7]_i_1__0_n_1 ;
  wire \x2_p_reg[7]_i_1__0_n_2 ;
  wire \x2_p_reg[7]_i_1__0_n_3 ;
  wire \x2_p_reg[7]_i_1__0_n_4 ;
  wire \x2_p_reg[7]_i_1__0_n_5 ;
  wire \x2_p_reg[7]_i_1__0_n_6 ;
  wire \x2_p_reg[7]_i_1__0_n_7 ;
  wire \x2_p_reg_n_0_[0] ;
  wire \x2_p_reg_n_0_[10] ;
  wire \x2_p_reg_n_0_[11] ;
  wire \x2_p_reg_n_0_[12] ;
  wire \x2_p_reg_n_0_[13] ;
  wire \x2_p_reg_n_0_[14] ;
  wire \x2_p_reg_n_0_[15] ;
  wire \x2_p_reg_n_0_[16] ;
  wire \x2_p_reg_n_0_[17] ;
  wire \x2_p_reg_n_0_[18] ;
  wire \x2_p_reg_n_0_[19] ;
  wire \x2_p_reg_n_0_[1] ;
  wire \x2_p_reg_n_0_[20] ;
  wire \x2_p_reg_n_0_[21] ;
  wire \x2_p_reg_n_0_[22] ;
  wire \x2_p_reg_n_0_[23] ;
  wire \x2_p_reg_n_0_[24] ;
  wire \x2_p_reg_n_0_[25] ;
  wire \x2_p_reg_n_0_[26] ;
  wire \x2_p_reg_n_0_[27] ;
  wire \x2_p_reg_n_0_[28] ;
  wire \x2_p_reg_n_0_[29] ;
  wire \x2_p_reg_n_0_[2] ;
  wire \x2_p_reg_n_0_[30] ;
  wire \x2_p_reg_n_0_[3] ;
  wire \x2_p_reg_n_0_[4] ;
  wire \x2_p_reg_n_0_[5] ;
  wire \x2_p_reg_n_0_[6] ;
  wire \x2_p_reg_n_0_[7] ;
  wire \x2_p_reg_n_0_[8] ;
  wire \x2_p_reg_n_0_[9] ;
  wire [31:0]x3_p;
  wire \x3_p[11]_i_2__0_n_0 ;
  wire \x3_p[11]_i_3__0_n_0 ;
  wire \x3_p[11]_i_4__0_n_0 ;
  wire \x3_p[11]_i_5__0_n_0 ;
  wire \x3_p[15]_i_2__0_n_0 ;
  wire \x3_p[15]_i_3__0_n_0 ;
  wire \x3_p[15]_i_4__0_n_0 ;
  wire \x3_p[15]_i_5__0_n_0 ;
  wire \x3_p[19]_i_2__0_n_0 ;
  wire \x3_p[19]_i_3__0_n_0 ;
  wire \x3_p[19]_i_4__0_n_0 ;
  wire \x3_p[19]_i_5__0_n_0 ;
  wire \x3_p[23]_i_2_n_0 ;
  wire \x3_p[23]_i_3_n_0 ;
  wire \x3_p[23]_i_4_n_0 ;
  wire \x3_p[23]_i_5_n_0 ;
  wire \x3_p[27]_i_2_n_0 ;
  wire \x3_p[27]_i_3_n_0 ;
  wire \x3_p[27]_i_4_n_0 ;
  wire \x3_p[27]_i_5_n_0 ;
  wire \x3_p[31]_i_2_n_0 ;
  wire \x3_p[31]_i_3_n_0 ;
  wire \x3_p[31]_i_4_n_0 ;
  wire \x3_p[31]_i_5_n_0 ;
  wire \x3_p[3]_i_2__0_n_0 ;
  wire \x3_p[3]_i_3__0_n_0 ;
  wire \x3_p[3]_i_4__0_n_0 ;
  wire \x3_p[3]_i_5__0_n_0 ;
  wire \x3_p[3]_i_6__0_n_0 ;
  wire \x3_p[7]_i_2__0_n_0 ;
  wire \x3_p[7]_i_3__0_n_0 ;
  wire \x3_p[7]_i_4__0_n_0 ;
  wire \x3_p[7]_i_5__0_n_0 ;
  wire \x3_p_reg[11]_i_1__0_n_0 ;
  wire \x3_p_reg[11]_i_1__0_n_1 ;
  wire \x3_p_reg[11]_i_1__0_n_2 ;
  wire \x3_p_reg[11]_i_1__0_n_3 ;
  wire \x3_p_reg[11]_i_1__0_n_4 ;
  wire \x3_p_reg[11]_i_1__0_n_5 ;
  wire \x3_p_reg[11]_i_1__0_n_6 ;
  wire \x3_p_reg[11]_i_1__0_n_7 ;
  wire \x3_p_reg[15]_i_1__0_n_0 ;
  wire \x3_p_reg[15]_i_1__0_n_1 ;
  wire \x3_p_reg[15]_i_1__0_n_2 ;
  wire \x3_p_reg[15]_i_1__0_n_3 ;
  wire \x3_p_reg[15]_i_1__0_n_4 ;
  wire \x3_p_reg[15]_i_1__0_n_5 ;
  wire \x3_p_reg[15]_i_1__0_n_6 ;
  wire \x3_p_reg[15]_i_1__0_n_7 ;
  wire \x3_p_reg[19]_i_1__0_n_0 ;
  wire \x3_p_reg[19]_i_1__0_n_1 ;
  wire \x3_p_reg[19]_i_1__0_n_2 ;
  wire \x3_p_reg[19]_i_1__0_n_3 ;
  wire \x3_p_reg[19]_i_1__0_n_4 ;
  wire \x3_p_reg[19]_i_1__0_n_5 ;
  wire \x3_p_reg[19]_i_1__0_n_6 ;
  wire \x3_p_reg[19]_i_1__0_n_7 ;
  wire \x3_p_reg[23]_i_1_n_0 ;
  wire \x3_p_reg[23]_i_1_n_1 ;
  wire \x3_p_reg[23]_i_1_n_2 ;
  wire \x3_p_reg[23]_i_1_n_3 ;
  wire \x3_p_reg[23]_i_1_n_4 ;
  wire \x3_p_reg[23]_i_1_n_5 ;
  wire \x3_p_reg[23]_i_1_n_6 ;
  wire \x3_p_reg[23]_i_1_n_7 ;
  wire \x3_p_reg[27]_i_1_n_0 ;
  wire \x3_p_reg[27]_i_1_n_1 ;
  wire \x3_p_reg[27]_i_1_n_2 ;
  wire \x3_p_reg[27]_i_1_n_3 ;
  wire \x3_p_reg[27]_i_1_n_4 ;
  wire \x3_p_reg[27]_i_1_n_5 ;
  wire \x3_p_reg[27]_i_1_n_6 ;
  wire \x3_p_reg[27]_i_1_n_7 ;
  wire \x3_p_reg[31]_i_1_n_1 ;
  wire \x3_p_reg[31]_i_1_n_2 ;
  wire \x3_p_reg[31]_i_1_n_3 ;
  wire \x3_p_reg[31]_i_1_n_4 ;
  wire \x3_p_reg[31]_i_1_n_5 ;
  wire \x3_p_reg[31]_i_1_n_6 ;
  wire \x3_p_reg[31]_i_1_n_7 ;
  wire \x3_p_reg[3]_i_1__0_n_0 ;
  wire \x3_p_reg[3]_i_1__0_n_1 ;
  wire \x3_p_reg[3]_i_1__0_n_2 ;
  wire \x3_p_reg[3]_i_1__0_n_3 ;
  wire \x3_p_reg[3]_i_1__0_n_4 ;
  wire \x3_p_reg[3]_i_1__0_n_5 ;
  wire \x3_p_reg[3]_i_1__0_n_6 ;
  wire \x3_p_reg[3]_i_1__0_n_7 ;
  wire \x3_p_reg[7]_i_1__0_n_0 ;
  wire \x3_p_reg[7]_i_1__0_n_1 ;
  wire \x3_p_reg[7]_i_1__0_n_2 ;
  wire \x3_p_reg[7]_i_1__0_n_3 ;
  wire \x3_p_reg[7]_i_1__0_n_4 ;
  wire \x3_p_reg[7]_i_1__0_n_5 ;
  wire \x3_p_reg[7]_i_1__0_n_6 ;
  wire \x3_p_reg[7]_i_1__0_n_7 ;
  wire [31:4]x4_p;
  wire \x4_p[11]_i_2__0_n_0 ;
  wire \x4_p[11]_i_3__0_n_0 ;
  wire \x4_p[11]_i_4__0_n_0 ;
  wire \x4_p[11]_i_5__0_n_0 ;
  wire \x4_p[15]_i_2__0_n_0 ;
  wire \x4_p[15]_i_3__0_n_0 ;
  wire \x4_p[15]_i_4__0_n_0 ;
  wire \x4_p[15]_i_5__0_n_0 ;
  wire \x4_p[19]_i_2__0_n_0 ;
  wire \x4_p[19]_i_3__0_n_0 ;
  wire \x4_p[19]_i_4__0_n_0 ;
  wire \x4_p[19]_i_5__0_n_0 ;
  wire \x4_p[23]_i_2_n_0 ;
  wire \x4_p[23]_i_3_n_0 ;
  wire \x4_p[23]_i_4_n_0 ;
  wire \x4_p[23]_i_5_n_0 ;
  wire \x4_p[27]_i_2_n_0 ;
  wire \x4_p[27]_i_3_n_0 ;
  wire \x4_p[27]_i_4_n_0 ;
  wire \x4_p[27]_i_5_n_0 ;
  wire \x4_p[31]_i_2_n_0 ;
  wire \x4_p[31]_i_3_n_0 ;
  wire \x4_p[31]_i_4_n_0 ;
  wire \x4_p[31]_i_5_n_0 ;
  wire \x4_p[7]_i_10__0_n_0 ;
  wire \x4_p[7]_i_11__0_n_0 ;
  wire \x4_p[7]_i_3__0_n_0 ;
  wire \x4_p[7]_i_4__0_n_0 ;
  wire \x4_p[7]_i_5__0_n_0 ;
  wire \x4_p[7]_i_6__0_n_0 ;
  wire \x4_p[7]_i_7__0_n_0 ;
  wire \x4_p[7]_i_8__0_n_0 ;
  wire \x4_p[7]_i_9__0_n_0 ;
  wire \x4_p_reg[11]_i_1__0_n_0 ;
  wire \x4_p_reg[11]_i_1__0_n_1 ;
  wire \x4_p_reg[11]_i_1__0_n_2 ;
  wire \x4_p_reg[11]_i_1__0_n_3 ;
  wire \x4_p_reg[11]_i_1__0_n_4 ;
  wire \x4_p_reg[11]_i_1__0_n_5 ;
  wire \x4_p_reg[11]_i_1__0_n_6 ;
  wire \x4_p_reg[11]_i_1__0_n_7 ;
  wire \x4_p_reg[15]_i_1__0_n_0 ;
  wire \x4_p_reg[15]_i_1__0_n_1 ;
  wire \x4_p_reg[15]_i_1__0_n_2 ;
  wire \x4_p_reg[15]_i_1__0_n_3 ;
  wire \x4_p_reg[15]_i_1__0_n_4 ;
  wire \x4_p_reg[15]_i_1__0_n_5 ;
  wire \x4_p_reg[15]_i_1__0_n_6 ;
  wire \x4_p_reg[15]_i_1__0_n_7 ;
  wire \x4_p_reg[19]_i_1__0_n_0 ;
  wire \x4_p_reg[19]_i_1__0_n_1 ;
  wire \x4_p_reg[19]_i_1__0_n_2 ;
  wire \x4_p_reg[19]_i_1__0_n_3 ;
  wire \x4_p_reg[19]_i_1__0_n_4 ;
  wire \x4_p_reg[19]_i_1__0_n_5 ;
  wire \x4_p_reg[19]_i_1__0_n_6 ;
  wire \x4_p_reg[19]_i_1__0_n_7 ;
  wire \x4_p_reg[23]_i_1_n_0 ;
  wire \x4_p_reg[23]_i_1_n_1 ;
  wire \x4_p_reg[23]_i_1_n_2 ;
  wire \x4_p_reg[23]_i_1_n_3 ;
  wire \x4_p_reg[23]_i_1_n_4 ;
  wire \x4_p_reg[23]_i_1_n_5 ;
  wire \x4_p_reg[23]_i_1_n_6 ;
  wire \x4_p_reg[23]_i_1_n_7 ;
  wire \x4_p_reg[27]_i_1_n_0 ;
  wire \x4_p_reg[27]_i_1_n_1 ;
  wire \x4_p_reg[27]_i_1_n_2 ;
  wire \x4_p_reg[27]_i_1_n_3 ;
  wire \x4_p_reg[27]_i_1_n_4 ;
  wire \x4_p_reg[27]_i_1_n_5 ;
  wire \x4_p_reg[27]_i_1_n_6 ;
  wire \x4_p_reg[27]_i_1_n_7 ;
  wire \x4_p_reg[31]_i_1_n_1 ;
  wire \x4_p_reg[31]_i_1_n_2 ;
  wire \x4_p_reg[31]_i_1_n_3 ;
  wire \x4_p_reg[31]_i_1_n_4 ;
  wire \x4_p_reg[31]_i_1_n_5 ;
  wire \x4_p_reg[31]_i_1_n_6 ;
  wire \x4_p_reg[31]_i_1_n_7 ;
  wire \x4_p_reg[7]_i_1__0_n_0 ;
  wire \x4_p_reg[7]_i_1__0_n_1 ;
  wire \x4_p_reg[7]_i_1__0_n_2 ;
  wire \x4_p_reg[7]_i_1__0_n_3 ;
  wire \x4_p_reg[7]_i_1__0_n_4 ;
  wire \x4_p_reg[7]_i_1__0_n_5 ;
  wire \x4_p_reg[7]_i_1__0_n_6 ;
  wire \x4_p_reg[7]_i_1__0_n_7 ;
  wire \x4_p_reg[7]_i_2__0_n_0 ;
  wire \x4_p_reg[7]_i_2__0_n_1 ;
  wire \x4_p_reg[7]_i_2__0_n_2 ;
  wire \x4_p_reg[7]_i_2__0_n_3 ;
  wire [31:29]y1_p;
  wire \y1_p[29]_i_1_n_0 ;
  wire [31:0]y2;
  wire [31:0]y2_p;
  wire \y2_p[10]_i_2_n_0 ;
  wire \y2_p[10]_i_3_n_0 ;
  wire \y2_p[10]_i_4_n_0 ;
  wire \y2_p[10]_i_5_n_0 ;
  wire \y2_p[14]_i_2_n_0 ;
  wire \y2_p[14]_i_3_n_0 ;
  wire \y2_p[14]_i_4_n_0 ;
  wire \y2_p[14]_i_5_n_0 ;
  wire \y2_p[18]_i_2_n_0 ;
  wire \y2_p[18]_i_3_n_0 ;
  wire \y2_p[18]_i_4_n_0 ;
  wire \y2_p[18]_i_5_n_0 ;
  wire \y2_p[22]_i_2_n_0 ;
  wire \y2_p[22]_i_3_n_0 ;
  wire \y2_p[22]_i_4_n_0 ;
  wire \y2_p[22]_i_5_n_0 ;
  wire \y2_p[26]_i_2_n_0 ;
  wire \y2_p[26]_i_3_n_0 ;
  wire \y2_p[26]_i_4_n_0 ;
  wire \y2_p[26]_i_5_n_0 ;
  wire \y2_p[2]_i_2__1_n_0 ;
  wire \y2_p[2]_i_3_n_0 ;
  wire \y2_p[2]_i_4_n_0 ;
  wire \y2_p[2]_i_5_n_0 ;
  wire \y2_p[30]_i_2_n_0 ;
  wire \y2_p[30]_i_3_n_0 ;
  wire \y2_p[30]_i_4_n_0 ;
  wire \y2_p[30]_i_5_n_0 ;
  wire \y2_p[31]_i_2_n_0 ;
  wire \y2_p[6]_i_2_n_0 ;
  wire \y2_p[6]_i_3_n_0 ;
  wire \y2_p[6]_i_4_n_0 ;
  wire \y2_p[6]_i_5_n_0 ;
  wire \y2_p_reg[10]_i_1_n_0 ;
  wire \y2_p_reg[10]_i_1_n_1 ;
  wire \y2_p_reg[10]_i_1_n_2 ;
  wire \y2_p_reg[10]_i_1_n_3 ;
  wire \y2_p_reg[14]_i_1_n_0 ;
  wire \y2_p_reg[14]_i_1_n_1 ;
  wire \y2_p_reg[14]_i_1_n_2 ;
  wire \y2_p_reg[14]_i_1_n_3 ;
  wire \y2_p_reg[18]_i_1_n_0 ;
  wire \y2_p_reg[18]_i_1_n_1 ;
  wire \y2_p_reg[18]_i_1_n_2 ;
  wire \y2_p_reg[18]_i_1_n_3 ;
  wire \y2_p_reg[22]_i_1_n_0 ;
  wire \y2_p_reg[22]_i_1_n_1 ;
  wire \y2_p_reg[22]_i_1_n_2 ;
  wire \y2_p_reg[22]_i_1_n_3 ;
  wire \y2_p_reg[26]_i_1_n_0 ;
  wire \y2_p_reg[26]_i_1_n_1 ;
  wire \y2_p_reg[26]_i_1_n_2 ;
  wire \y2_p_reg[26]_i_1_n_3 ;
  wire \y2_p_reg[2]_i_1_n_0 ;
  wire \y2_p_reg[2]_i_1_n_1 ;
  wire \y2_p_reg[2]_i_1_n_2 ;
  wire \y2_p_reg[2]_i_1_n_3 ;
  wire \y2_p_reg[30]_i_1_n_0 ;
  wire \y2_p_reg[30]_i_1_n_1 ;
  wire \y2_p_reg[30]_i_1_n_2 ;
  wire \y2_p_reg[30]_i_1_n_3 ;
  wire \y2_p_reg[6]_i_1_n_0 ;
  wire \y2_p_reg[6]_i_1_n_1 ;
  wire \y2_p_reg[6]_i_1_n_2 ;
  wire \y2_p_reg[6]_i_1_n_3 ;
  wire [31:0]y3;
  wire [31:0]y3_p;
  wire \y3_p[10]_i_2_n_0 ;
  wire \y3_p[10]_i_3_n_0 ;
  wire \y3_p[10]_i_4_n_0 ;
  wire \y3_p[10]_i_5_n_0 ;
  wire \y3_p[14]_i_2_n_0 ;
  wire \y3_p[14]_i_3_n_0 ;
  wire \y3_p[14]_i_4_n_0 ;
  wire \y3_p[14]_i_5_n_0 ;
  wire \y3_p[18]_i_2_n_0 ;
  wire \y3_p[18]_i_3_n_0 ;
  wire \y3_p[18]_i_4_n_0 ;
  wire \y3_p[18]_i_5_n_0 ;
  wire \y3_p[22]_i_2_n_0 ;
  wire \y3_p[22]_i_3_n_0 ;
  wire \y3_p[22]_i_4_n_0 ;
  wire \y3_p[22]_i_5_n_0 ;
  wire \y3_p[26]_i_2_n_0 ;
  wire \y3_p[26]_i_3_n_0 ;
  wire \y3_p[26]_i_4_n_0 ;
  wire \y3_p[26]_i_5_n_0 ;
  wire \y3_p[2]_i_2__1_n_0 ;
  wire \y3_p[2]_i_3_n_0 ;
  wire \y3_p[2]_i_4_n_0 ;
  wire \y3_p[2]_i_5_n_0 ;
  wire \y3_p[30]_i_2_n_0 ;
  wire \y3_p[30]_i_3_n_0 ;
  wire \y3_p[30]_i_4_n_0 ;
  wire \y3_p[30]_i_5_n_0 ;
  wire \y3_p[31]_i_2_n_0 ;
  wire \y3_p[6]_i_2_n_0 ;
  wire \y3_p[6]_i_3_n_0 ;
  wire \y3_p[6]_i_4_n_0 ;
  wire \y3_p[6]_i_5_n_0 ;
  wire \y3_p_reg[10]_i_1_n_0 ;
  wire \y3_p_reg[10]_i_1_n_1 ;
  wire \y3_p_reg[10]_i_1_n_2 ;
  wire \y3_p_reg[10]_i_1_n_3 ;
  wire \y3_p_reg[14]_i_1_n_0 ;
  wire \y3_p_reg[14]_i_1_n_1 ;
  wire \y3_p_reg[14]_i_1_n_2 ;
  wire \y3_p_reg[14]_i_1_n_3 ;
  wire \y3_p_reg[18]_i_1_n_0 ;
  wire \y3_p_reg[18]_i_1_n_1 ;
  wire \y3_p_reg[18]_i_1_n_2 ;
  wire \y3_p_reg[18]_i_1_n_3 ;
  wire \y3_p_reg[22]_i_1_n_0 ;
  wire \y3_p_reg[22]_i_1_n_1 ;
  wire \y3_p_reg[22]_i_1_n_2 ;
  wire \y3_p_reg[22]_i_1_n_3 ;
  wire \y3_p_reg[26]_i_1_n_0 ;
  wire \y3_p_reg[26]_i_1_n_1 ;
  wire \y3_p_reg[26]_i_1_n_2 ;
  wire \y3_p_reg[26]_i_1_n_3 ;
  wire \y3_p_reg[2]_i_1_n_0 ;
  wire \y3_p_reg[2]_i_1_n_1 ;
  wire \y3_p_reg[2]_i_1_n_2 ;
  wire \y3_p_reg[2]_i_1_n_3 ;
  wire \y3_p_reg[30]_i_1_n_0 ;
  wire \y3_p_reg[30]_i_1_n_1 ;
  wire \y3_p_reg[30]_i_1_n_2 ;
  wire \y3_p_reg[30]_i_1_n_3 ;
  wire \y3_p_reg[6]_i_1_n_0 ;
  wire \y3_p_reg[6]_i_1_n_1 ;
  wire \y3_p_reg[6]_i_1_n_2 ;
  wire \y3_p_reg[6]_i_1_n_3 ;
  wire [31:0]y4;
  wire [31:0]y4_p;
  wire \y4_p[10]_i_2_n_0 ;
  wire \y4_p[10]_i_3_n_0 ;
  wire \y4_p[10]_i_4_n_0 ;
  wire \y4_p[10]_i_5_n_0 ;
  wire \y4_p[14]_i_2_n_0 ;
  wire \y4_p[14]_i_3_n_0 ;
  wire \y4_p[14]_i_4_n_0 ;
  wire \y4_p[14]_i_5_n_0 ;
  wire \y4_p[18]_i_2_n_0 ;
  wire \y4_p[18]_i_3_n_0 ;
  wire \y4_p[18]_i_4_n_0 ;
  wire \y4_p[18]_i_5_n_0 ;
  wire \y4_p[22]_i_2_n_0 ;
  wire \y4_p[22]_i_3_n_0 ;
  wire \y4_p[22]_i_4_n_0 ;
  wire \y4_p[22]_i_5_n_0 ;
  wire \y4_p[26]_i_2_n_0 ;
  wire \y4_p[26]_i_3_n_0 ;
  wire \y4_p[26]_i_4_n_0 ;
  wire \y4_p[26]_i_5_n_0 ;
  wire \y4_p[2]_i_2_n_0 ;
  wire \y4_p[2]_i_3_n_0 ;
  wire \y4_p[2]_i_4_n_0 ;
  wire \y4_p[2]_i_5_n_0 ;
  wire \y4_p[30]_i_2_n_0 ;
  wire \y4_p[30]_i_3_n_0 ;
  wire \y4_p[30]_i_4_n_0 ;
  wire \y4_p[30]_i_5_n_0 ;
  wire \y4_p[31]_i_2_n_0 ;
  wire \y4_p[6]_i_2_n_0 ;
  wire \y4_p[6]_i_3_n_0 ;
  wire \y4_p[6]_i_4_n_0 ;
  wire \y4_p[6]_i_5_n_0 ;
  wire \y4_p_reg[10]_i_1_n_0 ;
  wire \y4_p_reg[10]_i_1_n_1 ;
  wire \y4_p_reg[10]_i_1_n_2 ;
  wire \y4_p_reg[10]_i_1_n_3 ;
  wire \y4_p_reg[14]_i_1_n_0 ;
  wire \y4_p_reg[14]_i_1_n_1 ;
  wire \y4_p_reg[14]_i_1_n_2 ;
  wire \y4_p_reg[14]_i_1_n_3 ;
  wire \y4_p_reg[18]_i_1_n_0 ;
  wire \y4_p_reg[18]_i_1_n_1 ;
  wire \y4_p_reg[18]_i_1_n_2 ;
  wire \y4_p_reg[18]_i_1_n_3 ;
  wire \y4_p_reg[22]_i_1_n_0 ;
  wire \y4_p_reg[22]_i_1_n_1 ;
  wire \y4_p_reg[22]_i_1_n_2 ;
  wire \y4_p_reg[22]_i_1_n_3 ;
  wire \y4_p_reg[26]_i_1_n_0 ;
  wire \y4_p_reg[26]_i_1_n_1 ;
  wire \y4_p_reg[26]_i_1_n_2 ;
  wire \y4_p_reg[26]_i_1_n_3 ;
  wire \y4_p_reg[2]_i_1_n_0 ;
  wire \y4_p_reg[2]_i_1_n_1 ;
  wire \y4_p_reg[2]_i_1_n_2 ;
  wire \y4_p_reg[2]_i_1_n_3 ;
  wire \y4_p_reg[30]_i_1_n_0 ;
  wire \y4_p_reg[30]_i_1_n_1 ;
  wire \y4_p_reg[30]_i_1_n_2 ;
  wire \y4_p_reg[30]_i_1_n_3 ;
  wire \y4_p_reg[6]_i_1_n_0 ;
  wire \y4_p_reg[6]_i_1_n_1 ;
  wire \y4_p_reg[6]_i_1_n_2 ;
  wire \y4_p_reg[6]_i_1_n_3 ;
  wire [31:0]y5;
  wire [31:1]y5_p;
  wire \y5_p[10]_i_2_n_0 ;
  wire \y5_p[10]_i_3_n_0 ;
  wire \y5_p[10]_i_4_n_0 ;
  wire \y5_p[10]_i_5_n_0 ;
  wire \y5_p[14]_i_2_n_0 ;
  wire \y5_p[14]_i_3_n_0 ;
  wire \y5_p[14]_i_4_n_0 ;
  wire \y5_p[14]_i_5_n_0 ;
  wire \y5_p[18]_i_2_n_0 ;
  wire \y5_p[18]_i_3_n_0 ;
  wire \y5_p[18]_i_4_n_0 ;
  wire \y5_p[18]_i_5_n_0 ;
  wire \y5_p[22]_i_2_n_0 ;
  wire \y5_p[22]_i_3_n_0 ;
  wire \y5_p[22]_i_4_n_0 ;
  wire \y5_p[22]_i_5_n_0 ;
  wire \y5_p[26]_i_2_n_0 ;
  wire \y5_p[26]_i_3_n_0 ;
  wire \y5_p[26]_i_4_n_0 ;
  wire \y5_p[26]_i_5_n_0 ;
  wire \y5_p[2]_i_2_n_0 ;
  wire \y5_p[2]_i_3_n_0 ;
  wire \y5_p[2]_i_4_n_0 ;
  wire \y5_p[2]_i_5_n_0 ;
  wire \y5_p[30]_i_2_n_0 ;
  wire \y5_p[30]_i_3_n_0 ;
  wire \y5_p[30]_i_4_n_0 ;
  wire \y5_p[30]_i_5_n_0 ;
  wire \y5_p[31]_i_2_n_0 ;
  wire \y5_p[6]_i_2_n_0 ;
  wire \y5_p[6]_i_3_n_0 ;
  wire \y5_p[6]_i_4_n_0 ;
  wire \y5_p[6]_i_5_n_0 ;
  wire \y5_p_reg[10]_i_1_n_0 ;
  wire \y5_p_reg[10]_i_1_n_1 ;
  wire \y5_p_reg[10]_i_1_n_2 ;
  wire \y5_p_reg[10]_i_1_n_3 ;
  wire \y5_p_reg[14]_i_1_n_0 ;
  wire \y5_p_reg[14]_i_1_n_1 ;
  wire \y5_p_reg[14]_i_1_n_2 ;
  wire \y5_p_reg[14]_i_1_n_3 ;
  wire \y5_p_reg[18]_i_1_n_0 ;
  wire \y5_p_reg[18]_i_1_n_1 ;
  wire \y5_p_reg[18]_i_1_n_2 ;
  wire \y5_p_reg[18]_i_1_n_3 ;
  wire \y5_p_reg[22]_i_1_n_0 ;
  wire \y5_p_reg[22]_i_1_n_1 ;
  wire \y5_p_reg[22]_i_1_n_2 ;
  wire \y5_p_reg[22]_i_1_n_3 ;
  wire \y5_p_reg[26]_i_1_n_0 ;
  wire \y5_p_reg[26]_i_1_n_1 ;
  wire \y5_p_reg[26]_i_1_n_2 ;
  wire \y5_p_reg[26]_i_1_n_3 ;
  wire \y5_p_reg[2]_i_1_n_0 ;
  wire \y5_p_reg[2]_i_1_n_1 ;
  wire \y5_p_reg[2]_i_1_n_2 ;
  wire \y5_p_reg[2]_i_1_n_3 ;
  wire \y5_p_reg[30]_i_1_n_0 ;
  wire \y5_p_reg[30]_i_1_n_1 ;
  wire \y5_p_reg[30]_i_1_n_2 ;
  wire \y5_p_reg[30]_i_1_n_3 ;
  wire \y5_p_reg[6]_i_1_n_0 ;
  wire \y5_p_reg[6]_i_1_n_1 ;
  wire \y5_p_reg[6]_i_1_n_2 ;
  wire \y5_p_reg[6]_i_1_n_3 ;
  wire [31:2]z0;
  wire [31:2]z0_p;
  wire \z0_p[13]_i_3_n_0 ;
  wire \z0_p[13]_i_4__0_n_0 ;
  wire \z0_p[13]_i_5__0_n_0 ;
  wire \z0_p[13]_i_6__0_n_0 ;
  wire \z0_p[17]_i_3_n_0 ;
  wire \z0_p[17]_i_4__0_n_0 ;
  wire \z0_p[17]_i_5__0_n_0 ;
  wire \z0_p[17]_i_6_n_0 ;
  wire \z0_p[17]_i_7_n_0 ;
  wire \z0_p[21]_i_3_n_0 ;
  wire \z0_p[21]_i_4_n_0 ;
  wire \z0_p[21]_i_5_n_0 ;
  wire \z0_p[21]_i_6_n_0 ;
  wire \z0_p[21]_i_7_n_0 ;
  wire \z0_p[21]_i_8_n_0 ;
  wire \z0_p[25]_i_3_n_0 ;
  wire \z0_p[25]_i_4_n_0 ;
  wire \z0_p[25]_i_5_n_0 ;
  wire \z0_p[25]_i_6_n_0 ;
  wire \z0_p[25]_i_7_n_0 ;
  wire \z0_p[25]_i_8_n_0 ;
  wire \z0_p[29]_i_3_n_0 ;
  wire \z0_p[29]_i_4_n_0 ;
  wire \z0_p[29]_i_5_n_0 ;
  wire \z0_p[29]_i_6_n_0 ;
  wire \z0_p[29]_i_7_n_0 ;
  wire \z0_p[29]_i_8_n_0 ;
  wire \z0_p[29]_i_9_n_0 ;
  wire \z0_p[31]_i_10__0_n_0 ;
  wire \z0_p[31]_i_11_n_0 ;
  wire \z0_p[31]_i_12_n_0 ;
  wire \z0_p[31]_i_13_n_0 ;
  wire \z0_p[31]_i_15_n_0 ;
  wire \z0_p[31]_i_16_n_0 ;
  wire \z0_p[31]_i_17_n_0 ;
  wire \z0_p[31]_i_18_n_0 ;
  wire \z0_p[31]_i_19__0_n_0 ;
  wire \z0_p[31]_i_20__0_n_0 ;
  wire \z0_p[31]_i_21__0_n_0 ;
  wire \z0_p[31]_i_23_n_0 ;
  wire \z0_p[31]_i_24_n_0 ;
  wire \z0_p[31]_i_25_n_0 ;
  wire \z0_p[31]_i_26_n_0 ;
  wire \z0_p[31]_i_27_n_0 ;
  wire \z0_p[31]_i_28_n_0 ;
  wire \z0_p[31]_i_29__0_n_0 ;
  wire \z0_p[31]_i_30__0_n_0 ;
  wire \z0_p[31]_i_31_n_0 ;
  wire \z0_p[31]_i_32__0_n_0 ;
  wire \z0_p[31]_i_6__0_n_0 ;
  wire \z0_p[31]_i_7_n_0 ;
  wire \z0_p[31]_i_8_n_0 ;
  wire \z0_p[31]_i_9_n_0 ;
  wire \z0_p[3]_i_3_n_0 ;
  wire \z0_p[3]_i_4_n_0 ;
  wire \z0_p[3]_i_5_n_0 ;
  wire \z0_p[5]_i_3_n_0 ;
  wire \z0_p[5]_i_4_n_0 ;
  wire \z0_p[9]_i_3_n_0 ;
  wire \z0_p[9]_i_4_n_0 ;
  wire \z0_p[9]_i_5_n_0 ;
  wire \z0_p[9]_i_6_n_0 ;
  wire \z0_p_reg[13]_i_2__0_n_0 ;
  wire \z0_p_reg[13]_i_2__0_n_1 ;
  wire \z0_p_reg[13]_i_2__0_n_2 ;
  wire \z0_p_reg[13]_i_2__0_n_3 ;
  wire \z0_p_reg[17]_i_2__0_n_0 ;
  wire \z0_p_reg[17]_i_2__0_n_1 ;
  wire \z0_p_reg[17]_i_2__0_n_2 ;
  wire \z0_p_reg[17]_i_2__0_n_3 ;
  wire \z0_p_reg[21]_i_2_n_0 ;
  wire \z0_p_reg[21]_i_2_n_1 ;
  wire \z0_p_reg[21]_i_2_n_2 ;
  wire \z0_p_reg[21]_i_2_n_3 ;
  wire \z0_p_reg[25]_i_2_n_0 ;
  wire \z0_p_reg[25]_i_2_n_1 ;
  wire \z0_p_reg[25]_i_2_n_2 ;
  wire \z0_p_reg[25]_i_2_n_3 ;
  wire \z0_p_reg[29]_i_2_n_0 ;
  wire \z0_p_reg[29]_i_2_n_1 ;
  wire \z0_p_reg[29]_i_2_n_2 ;
  wire \z0_p_reg[29]_i_2_n_3 ;
  wire \z0_p_reg[31]_i_14_n_0 ;
  wire \z0_p_reg[31]_i_14_n_1 ;
  wire \z0_p_reg[31]_i_14_n_2 ;
  wire \z0_p_reg[31]_i_14_n_3 ;
  wire \z0_p_reg[31]_i_22_n_0 ;
  wire \z0_p_reg[31]_i_22_n_1 ;
  wire \z0_p_reg[31]_i_22_n_2 ;
  wire \z0_p_reg[31]_i_22_n_3 ;
  wire \z0_p_reg[31]_i_3_n_0 ;
  wire \z0_p_reg[31]_i_3_n_1 ;
  wire \z0_p_reg[31]_i_3_n_2 ;
  wire \z0_p_reg[31]_i_3_n_3 ;
  wire \z0_p_reg[31]_i_4_n_3 ;
  wire \z0_p_reg[31]_i_5_n_0 ;
  wire \z0_p_reg[31]_i_5_n_1 ;
  wire \z0_p_reg[31]_i_5_n_2 ;
  wire \z0_p_reg[31]_i_5_n_3 ;
  wire \z0_p_reg[3]_i_2_n_1 ;
  wire \z0_p_reg[3]_i_2_n_2 ;
  wire \z0_p_reg[3]_i_2_n_3 ;
  wire \z0_p_reg[5]_i_2__0_n_0 ;
  wire \z0_p_reg[5]_i_2__0_n_1 ;
  wire \z0_p_reg[5]_i_2__0_n_2 ;
  wire \z0_p_reg[5]_i_2__0_n_3 ;
  wire \z0_p_reg[9]_i_2__0_n_0 ;
  wire \z0_p_reg[9]_i_2__0_n_1 ;
  wire \z0_p_reg[9]_i_2__0_n_2 ;
  wire \z0_p_reg[9]_i_2__0_n_3 ;
  wire [31:2]z1_p;
  wire \z1_p[12]_i_2_n_0 ;
  wire \z1_p[12]_i_3_n_0 ;
  wire \z1_p[12]_i_4_n_0 ;
  wire \z1_p[12]_i_5_n_0 ;
  wire \z1_p[12]_i_6_n_0 ;
  wire \z1_p[12]_i_7_n_0 ;
  wire \z1_p[16]_i_2_n_0 ;
  wire \z1_p[16]_i_3_n_0 ;
  wire \z1_p[16]_i_4_n_0 ;
  wire \z1_p[16]_i_5_n_0 ;
  wire \z1_p[20]_i_2__0_n_0 ;
  wire \z1_p[20]_i_3_n_0 ;
  wire \z1_p[20]_i_4__0_n_0 ;
  wire \z1_p[20]_i_5_n_0 ;
  wire \z1_p[20]_i_6_n_0 ;
  wire \z1_p[24]_i_2_n_0 ;
  wire \z1_p[24]_i_3_n_0 ;
  wire \z1_p[24]_i_4_n_0 ;
  wire \z1_p[24]_i_5_n_0 ;
  wire \z1_p[24]_i_6_n_0 ;
  wire \z1_p[28]_i_2_n_0 ;
  wire \z1_p[28]_i_3_n_0 ;
  wire \z1_p[28]_i_4_n_0 ;
  wire \z1_p[28]_i_5_n_0 ;
  wire \z1_p[28]_i_6_n_0 ;
  wire \z1_p[31]_i_2_n_0 ;
  wire \z1_p[31]_i_3_n_0 ;
  wire \z1_p[31]_i_4_n_0 ;
  wire \z1_p[4]_i_2_n_0 ;
  wire \z1_p[4]_i_3_n_0 ;
  wire \z1_p[4]_i_4_n_0 ;
  wire \z1_p[4]_i_5_n_0 ;
  wire \z1_p[8]_i_2_n_0 ;
  wire \z1_p[8]_i_3_n_0 ;
  wire \z1_p[8]_i_4_n_0 ;
  wire \z1_p[8]_i_5_n_0 ;
  wire \z1_p[8]_i_6_n_0 ;
  wire \z1_p[8]_i_7_n_0 ;
  wire \z1_p_reg[12]_i_1_n_0 ;
  wire \z1_p_reg[12]_i_1_n_1 ;
  wire \z1_p_reg[12]_i_1_n_2 ;
  wire \z1_p_reg[12]_i_1_n_3 ;
  wire \z1_p_reg[12]_i_1_n_4 ;
  wire \z1_p_reg[12]_i_1_n_5 ;
  wire \z1_p_reg[12]_i_1_n_6 ;
  wire \z1_p_reg[12]_i_1_n_7 ;
  wire \z1_p_reg[16]_i_1_n_0 ;
  wire \z1_p_reg[16]_i_1_n_1 ;
  wire \z1_p_reg[16]_i_1_n_2 ;
  wire \z1_p_reg[16]_i_1_n_3 ;
  wire \z1_p_reg[16]_i_1_n_4 ;
  wire \z1_p_reg[16]_i_1_n_5 ;
  wire \z1_p_reg[16]_i_1_n_6 ;
  wire \z1_p_reg[16]_i_1_n_7 ;
  wire \z1_p_reg[20]_i_1__0_n_0 ;
  wire \z1_p_reg[20]_i_1__0_n_1 ;
  wire \z1_p_reg[20]_i_1__0_n_2 ;
  wire \z1_p_reg[20]_i_1__0_n_3 ;
  wire \z1_p_reg[20]_i_1__0_n_4 ;
  wire \z1_p_reg[20]_i_1__0_n_5 ;
  wire \z1_p_reg[20]_i_1__0_n_6 ;
  wire \z1_p_reg[20]_i_1__0_n_7 ;
  wire \z1_p_reg[24]_i_1_n_0 ;
  wire \z1_p_reg[24]_i_1_n_1 ;
  wire \z1_p_reg[24]_i_1_n_2 ;
  wire \z1_p_reg[24]_i_1_n_3 ;
  wire \z1_p_reg[24]_i_1_n_4 ;
  wire \z1_p_reg[24]_i_1_n_5 ;
  wire \z1_p_reg[24]_i_1_n_6 ;
  wire \z1_p_reg[24]_i_1_n_7 ;
  wire \z1_p_reg[28]_i_1_n_0 ;
  wire \z1_p_reg[28]_i_1_n_1 ;
  wire \z1_p_reg[28]_i_1_n_2 ;
  wire \z1_p_reg[28]_i_1_n_3 ;
  wire \z1_p_reg[28]_i_1_n_4 ;
  wire \z1_p_reg[28]_i_1_n_5 ;
  wire \z1_p_reg[28]_i_1_n_6 ;
  wire \z1_p_reg[28]_i_1_n_7 ;
  wire \z1_p_reg[31]_i_1_n_2 ;
  wire \z1_p_reg[31]_i_1_n_3 ;
  wire \z1_p_reg[31]_i_1_n_5 ;
  wire \z1_p_reg[31]_i_1_n_6 ;
  wire \z1_p_reg[31]_i_1_n_7 ;
  wire \z1_p_reg[4]_i_1_n_0 ;
  wire \z1_p_reg[4]_i_1_n_1 ;
  wire \z1_p_reg[4]_i_1_n_2 ;
  wire \z1_p_reg[4]_i_1_n_3 ;
  wire \z1_p_reg[4]_i_1_n_4 ;
  wire \z1_p_reg[4]_i_1_n_5 ;
  wire \z1_p_reg[4]_i_1_n_6 ;
  wire \z1_p_reg[8]_i_1_n_0 ;
  wire \z1_p_reg[8]_i_1_n_1 ;
  wire \z1_p_reg[8]_i_1_n_2 ;
  wire \z1_p_reg[8]_i_1_n_3 ;
  wire \z1_p_reg[8]_i_1_n_4 ;
  wire \z1_p_reg[8]_i_1_n_5 ;
  wire \z1_p_reg[8]_i_1_n_6 ;
  wire \z1_p_reg[8]_i_1_n_7 ;
  wire [31:0]z2_p;
  wire \z2_p[0]_i_1__0_n_0 ;
  wire \z2_p[12]_i_2__0_n_0 ;
  wire \z2_p[12]_i_3__0_n_0 ;
  wire \z2_p[12]_i_4__0_n_0 ;
  wire \z2_p[12]_i_5__0_n_0 ;
  wire \z2_p[12]_i_6_n_0 ;
  wire \z2_p[12]_i_7__0_n_0 ;
  wire \z2_p[16]_i_2__0_n_0 ;
  wire \z2_p[16]_i_3_n_0 ;
  wire \z2_p[16]_i_4__0_n_0 ;
  wire \z2_p[16]_i_5__0_n_0 ;
  wire \z2_p[16]_i_6__0_n_0 ;
  wire \z2_p[16]_i_7_n_0 ;
  wire \z2_p[20]_i_2_n_0 ;
  wire \z2_p[20]_i_3__0_n_0 ;
  wire \z2_p[20]_i_4__0_n_0 ;
  wire \z2_p[20]_i_5__0_n_0 ;
  wire \z2_p[20]_i_6__0_n_0 ;
  wire \z2_p[24]_i_2_n_0 ;
  wire \z2_p[24]_i_3_n_0 ;
  wire \z2_p[24]_i_4_n_0 ;
  wire \z2_p[24]_i_5_n_0 ;
  wire \z2_p[24]_i_6_n_0 ;
  wire \z2_p[24]_i_7_n_0 ;
  wire \z2_p[28]_i_2_n_0 ;
  wire \z2_p[28]_i_3_n_0 ;
  wire \z2_p[28]_i_4_n_0 ;
  wire \z2_p[28]_i_5_n_0 ;
  wire \z2_p[28]_i_6_n_0 ;
  wire \z2_p[31]_i_2_n_0 ;
  wire \z2_p[31]_i_3_n_0 ;
  wire \z2_p[31]_i_4_n_0 ;
  wire \z2_p[31]_i_5_n_0 ;
  wire \z2_p[4]_i_2__0_n_0 ;
  wire \z2_p[4]_i_3__0_n_0 ;
  wire \z2_p[4]_i_4_n_0 ;
  wire \z2_p[4]_i_5__0_n_0 ;
  wire \z2_p[4]_i_6_n_0 ;
  wire \z2_p[4]_i_7__0_n_0 ;
  wire \z2_p[8]_i_2__0_n_0 ;
  wire \z2_p[8]_i_3__0_n_0 ;
  wire \z2_p[8]_i_4__0_n_0 ;
  wire \z2_p[8]_i_5__0_n_0 ;
  wire \z2_p_reg[12]_i_1__0_n_0 ;
  wire \z2_p_reg[12]_i_1__0_n_1 ;
  wire \z2_p_reg[12]_i_1__0_n_2 ;
  wire \z2_p_reg[12]_i_1__0_n_3 ;
  wire \z2_p_reg[12]_i_1__0_n_4 ;
  wire \z2_p_reg[12]_i_1__0_n_5 ;
  wire \z2_p_reg[12]_i_1__0_n_6 ;
  wire \z2_p_reg[12]_i_1__0_n_7 ;
  wire \z2_p_reg[16]_i_1__0_n_0 ;
  wire \z2_p_reg[16]_i_1__0_n_1 ;
  wire \z2_p_reg[16]_i_1__0_n_2 ;
  wire \z2_p_reg[16]_i_1__0_n_3 ;
  wire \z2_p_reg[16]_i_1__0_n_4 ;
  wire \z2_p_reg[16]_i_1__0_n_5 ;
  wire \z2_p_reg[16]_i_1__0_n_6 ;
  wire \z2_p_reg[16]_i_1__0_n_7 ;
  wire \z2_p_reg[20]_i_1__0_n_0 ;
  wire \z2_p_reg[20]_i_1__0_n_1 ;
  wire \z2_p_reg[20]_i_1__0_n_2 ;
  wire \z2_p_reg[20]_i_1__0_n_3 ;
  wire \z2_p_reg[20]_i_1__0_n_4 ;
  wire \z2_p_reg[20]_i_1__0_n_5 ;
  wire \z2_p_reg[20]_i_1__0_n_6 ;
  wire \z2_p_reg[20]_i_1__0_n_7 ;
  wire \z2_p_reg[24]_i_1_n_0 ;
  wire \z2_p_reg[24]_i_1_n_1 ;
  wire \z2_p_reg[24]_i_1_n_2 ;
  wire \z2_p_reg[24]_i_1_n_3 ;
  wire \z2_p_reg[24]_i_1_n_4 ;
  wire \z2_p_reg[24]_i_1_n_5 ;
  wire \z2_p_reg[24]_i_1_n_6 ;
  wire \z2_p_reg[24]_i_1_n_7 ;
  wire \z2_p_reg[28]_i_1_n_0 ;
  wire \z2_p_reg[28]_i_1_n_1 ;
  wire \z2_p_reg[28]_i_1_n_2 ;
  wire \z2_p_reg[28]_i_1_n_3 ;
  wire \z2_p_reg[28]_i_1_n_4 ;
  wire \z2_p_reg[28]_i_1_n_5 ;
  wire \z2_p_reg[28]_i_1_n_6 ;
  wire \z2_p_reg[28]_i_1_n_7 ;
  wire \z2_p_reg[31]_i_1_n_2 ;
  wire \z2_p_reg[31]_i_1_n_3 ;
  wire \z2_p_reg[31]_i_1_n_5 ;
  wire \z2_p_reg[31]_i_1_n_6 ;
  wire \z2_p_reg[31]_i_1_n_7 ;
  wire \z2_p_reg[4]_i_1__0_n_0 ;
  wire \z2_p_reg[4]_i_1__0_n_1 ;
  wire \z2_p_reg[4]_i_1__0_n_2 ;
  wire \z2_p_reg[4]_i_1__0_n_3 ;
  wire \z2_p_reg[4]_i_1__0_n_4 ;
  wire \z2_p_reg[4]_i_1__0_n_5 ;
  wire \z2_p_reg[4]_i_1__0_n_6 ;
  wire \z2_p_reg[4]_i_1__0_n_7 ;
  wire \z2_p_reg[8]_i_1__0_n_0 ;
  wire \z2_p_reg[8]_i_1__0_n_1 ;
  wire \z2_p_reg[8]_i_1__0_n_2 ;
  wire \z2_p_reg[8]_i_1__0_n_3 ;
  wire \z2_p_reg[8]_i_1__0_n_4 ;
  wire \z2_p_reg[8]_i_1__0_n_5 ;
  wire \z2_p_reg[8]_i_1__0_n_6 ;
  wire \z2_p_reg[8]_i_1__0_n_7 ;
  wire [31:0]z3_p;
  wire \z3_p[0]_i_1__0_n_0 ;
  wire \z3_p[12]_i_2__0_n_0 ;
  wire \z3_p[12]_i_3__0_n_0 ;
  wire \z3_p[12]_i_4_n_0 ;
  wire \z3_p[12]_i_5__0_n_0 ;
  wire \z3_p[12]_i_6__0_n_0 ;
  wire \z3_p[12]_i_7__0_n_0 ;
  wire \z3_p[16]_i_2_n_0 ;
  wire \z3_p[16]_i_3__0_n_0 ;
  wire \z3_p[16]_i_4__0_n_0 ;
  wire \z3_p[16]_i_5__0_n_0 ;
  wire \z3_p[16]_i_6_n_0 ;
  wire \z3_p[20]_i_2_n_0 ;
  wire \z3_p[20]_i_3__0_n_0 ;
  wire \z3_p[20]_i_4__0_n_0 ;
  wire \z3_p[20]_i_5__0_n_0 ;
  wire \z3_p[20]_i_6__0_n_0 ;
  wire \z3_p[24]_i_2_n_0 ;
  wire \z3_p[24]_i_3_n_0 ;
  wire \z3_p[24]_i_4_n_0 ;
  wire \z3_p[24]_i_5_n_0 ;
  wire \z3_p[24]_i_6_n_0 ;
  wire \z3_p[24]_i_7_n_0 ;
  wire \z3_p[28]_i_2_n_0 ;
  wire \z3_p[28]_i_3_n_0 ;
  wire \z3_p[28]_i_4_n_0 ;
  wire \z3_p[28]_i_5_n_0 ;
  wire \z3_p[31]_i_2_n_0 ;
  wire \z3_p[31]_i_3_n_0 ;
  wire \z3_p[31]_i_4_n_0 ;
  wire \z3_p[31]_i_5_n_0 ;
  wire \z3_p[4]_i_2__0_n_0 ;
  wire \z3_p[4]_i_3__0_n_0 ;
  wire \z3_p[4]_i_4_n_0 ;
  wire \z3_p[4]_i_5__0_n_0 ;
  wire \z3_p[4]_i_6__0_n_0 ;
  wire \z3_p[8]_i_2__0_n_0 ;
  wire \z3_p[8]_i_3__0_n_0 ;
  wire \z3_p[8]_i_4_n_0 ;
  wire \z3_p[8]_i_5_n_0 ;
  wire \z3_p_reg[12]_i_1__0_n_0 ;
  wire \z3_p_reg[12]_i_1__0_n_1 ;
  wire \z3_p_reg[12]_i_1__0_n_2 ;
  wire \z3_p_reg[12]_i_1__0_n_3 ;
  wire \z3_p_reg[12]_i_1__0_n_4 ;
  wire \z3_p_reg[12]_i_1__0_n_5 ;
  wire \z3_p_reg[12]_i_1__0_n_6 ;
  wire \z3_p_reg[12]_i_1__0_n_7 ;
  wire \z3_p_reg[16]_i_1__0_n_0 ;
  wire \z3_p_reg[16]_i_1__0_n_1 ;
  wire \z3_p_reg[16]_i_1__0_n_2 ;
  wire \z3_p_reg[16]_i_1__0_n_3 ;
  wire \z3_p_reg[16]_i_1__0_n_4 ;
  wire \z3_p_reg[16]_i_1__0_n_5 ;
  wire \z3_p_reg[16]_i_1__0_n_6 ;
  wire \z3_p_reg[16]_i_1__0_n_7 ;
  wire \z3_p_reg[20]_i_1__0_n_0 ;
  wire \z3_p_reg[20]_i_1__0_n_1 ;
  wire \z3_p_reg[20]_i_1__0_n_2 ;
  wire \z3_p_reg[20]_i_1__0_n_3 ;
  wire \z3_p_reg[20]_i_1__0_n_4 ;
  wire \z3_p_reg[20]_i_1__0_n_5 ;
  wire \z3_p_reg[20]_i_1__0_n_6 ;
  wire \z3_p_reg[20]_i_1__0_n_7 ;
  wire \z3_p_reg[24]_i_1_n_0 ;
  wire \z3_p_reg[24]_i_1_n_1 ;
  wire \z3_p_reg[24]_i_1_n_2 ;
  wire \z3_p_reg[24]_i_1_n_3 ;
  wire \z3_p_reg[24]_i_1_n_4 ;
  wire \z3_p_reg[24]_i_1_n_5 ;
  wire \z3_p_reg[24]_i_1_n_6 ;
  wire \z3_p_reg[24]_i_1_n_7 ;
  wire \z3_p_reg[28]_i_1_n_0 ;
  wire \z3_p_reg[28]_i_1_n_1 ;
  wire \z3_p_reg[28]_i_1_n_2 ;
  wire \z3_p_reg[28]_i_1_n_3 ;
  wire \z3_p_reg[28]_i_1_n_4 ;
  wire \z3_p_reg[28]_i_1_n_5 ;
  wire \z3_p_reg[28]_i_1_n_6 ;
  wire \z3_p_reg[28]_i_1_n_7 ;
  wire \z3_p_reg[31]_i_1_n_2 ;
  wire \z3_p_reg[31]_i_1_n_3 ;
  wire \z3_p_reg[31]_i_1_n_5 ;
  wire \z3_p_reg[31]_i_1_n_6 ;
  wire \z3_p_reg[31]_i_1_n_7 ;
  wire \z3_p_reg[4]_i_1__0_n_0 ;
  wire \z3_p_reg[4]_i_1__0_n_1 ;
  wire \z3_p_reg[4]_i_1__0_n_2 ;
  wire \z3_p_reg[4]_i_1__0_n_3 ;
  wire \z3_p_reg[4]_i_1__0_n_4 ;
  wire \z3_p_reg[4]_i_1__0_n_5 ;
  wire \z3_p_reg[4]_i_1__0_n_6 ;
  wire \z3_p_reg[4]_i_1__0_n_7 ;
  wire \z3_p_reg[8]_i_1__0_n_0 ;
  wire \z3_p_reg[8]_i_1__0_n_1 ;
  wire \z3_p_reg[8]_i_1__0_n_2 ;
  wire \z3_p_reg[8]_i_1__0_n_3 ;
  wire \z3_p_reg[8]_i_1__0_n_4 ;
  wire \z3_p_reg[8]_i_1__0_n_5 ;
  wire \z3_p_reg[8]_i_1__0_n_6 ;
  wire \z3_p_reg[8]_i_1__0_n_7 ;
  wire [31:31]z4_p;
  wire \z4_p[31]_i_10_n_0 ;
  wire \z4_p[31]_i_11_n_0 ;
  wire \z4_p[31]_i_13_n_0 ;
  wire \z4_p[31]_i_14_n_0 ;
  wire \z4_p[31]_i_15_n_0 ;
  wire \z4_p[31]_i_16_n_0 ;
  wire \z4_p[31]_i_18_n_0 ;
  wire \z4_p[31]_i_19_n_0 ;
  wire \z4_p[31]_i_20_n_0 ;
  wire \z4_p[31]_i_21_n_0 ;
  wire \z4_p[31]_i_22_n_0 ;
  wire \z4_p[31]_i_23_n_0 ;
  wire \z4_p[31]_i_25_n_0 ;
  wire \z4_p[31]_i_26_n_0 ;
  wire \z4_p[31]_i_27_n_0 ;
  wire \z4_p[31]_i_28_n_0 ;
  wire \z4_p[31]_i_29_n_0 ;
  wire \z4_p[31]_i_30_n_0 ;
  wire \z4_p[31]_i_32_n_0 ;
  wire \z4_p[31]_i_33_n_0 ;
  wire \z4_p[31]_i_34_n_0 ;
  wire \z4_p[31]_i_35_n_0 ;
  wire \z4_p[31]_i_36_n_0 ;
  wire \z4_p[31]_i_38_n_0 ;
  wire \z4_p[31]_i_39_n_0 ;
  wire \z4_p[31]_i_3_n_0 ;
  wire \z4_p[31]_i_40_n_0 ;
  wire \z4_p[31]_i_41_n_0 ;
  wire \z4_p[31]_i_42_n_0 ;
  wire \z4_p[31]_i_43_n_0 ;
  wire \z4_p[31]_i_44_n_0 ;
  wire \z4_p[31]_i_45_n_0 ;
  wire \z4_p[31]_i_46_n_0 ;
  wire \z4_p[31]_i_47_n_0 ;
  wire \z4_p[31]_i_48_n_0 ;
  wire \z4_p[31]_i_49_n_0 ;
  wire \z4_p[31]_i_4_n_0 ;
  wire \z4_p[31]_i_5_n_0 ;
  wire \z4_p[31]_i_7_n_0 ;
  wire \z4_p[31]_i_8_n_0 ;
  wire \z4_p[31]_i_9_n_0 ;
  wire \z4_p_reg[31]_i_12_n_0 ;
  wire \z4_p_reg[31]_i_12_n_1 ;
  wire \z4_p_reg[31]_i_12_n_2 ;
  wire \z4_p_reg[31]_i_12_n_3 ;
  wire \z4_p_reg[31]_i_17_n_0 ;
  wire \z4_p_reg[31]_i_17_n_1 ;
  wire \z4_p_reg[31]_i_17_n_2 ;
  wire \z4_p_reg[31]_i_17_n_3 ;
  wire \z4_p_reg[31]_i_1_n_2 ;
  wire \z4_p_reg[31]_i_1_n_3 ;
  wire \z4_p_reg[31]_i_1_n_5 ;
  wire \z4_p_reg[31]_i_1_n_6 ;
  wire \z4_p_reg[31]_i_24_n_0 ;
  wire \z4_p_reg[31]_i_24_n_1 ;
  wire \z4_p_reg[31]_i_24_n_2 ;
  wire \z4_p_reg[31]_i_24_n_3 ;
  wire \z4_p_reg[31]_i_2_n_0 ;
  wire \z4_p_reg[31]_i_2_n_1 ;
  wire \z4_p_reg[31]_i_2_n_2 ;
  wire \z4_p_reg[31]_i_2_n_3 ;
  wire \z4_p_reg[31]_i_31_n_0 ;
  wire \z4_p_reg[31]_i_31_n_1 ;
  wire \z4_p_reg[31]_i_31_n_2 ;
  wire \z4_p_reg[31]_i_31_n_3 ;
  wire \z4_p_reg[31]_i_37_n_0 ;
  wire \z4_p_reg[31]_i_37_n_1 ;
  wire \z4_p_reg[31]_i_37_n_2 ;
  wire \z4_p_reg[31]_i_37_n_3 ;
  wire \z4_p_reg[31]_i_6_n_0 ;
  wire \z4_p_reg[31]_i_6_n_1 ;
  wire \z4_p_reg[31]_i_6_n_2 ;
  wire \z4_p_reg[31]_i_6_n_3 ;
  wire [3:2]\NLW_delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21_O_UNCONNECTED ;
  wire [3:3]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83_O_UNCONNECTED ;
  wire [3:3]\NLW_x2_p_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_x3_p_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_x4_p_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_x4_p_reg[7]_i_2__0_O_UNCONNECTED ;
  wire [0:0]\NLW_y2_p_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_y2_p_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_y2_p_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_y3_p_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_y3_p_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_y3_p_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_y4_p_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_y4_p_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_y4_p_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_y5_p_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_y5_p_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_y5_p_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_z0_p_reg[31]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_z0_p_reg[31]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_z0_p_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_z0_p_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_z0_p_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_z0_p_reg[31]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_z1_p_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_z1_p_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_z1_p_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_z2_p_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_z2_p_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_z3_p_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_z3_p_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_z4_p_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[31]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[31]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[31]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[31]_i_37_O_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[31]_i_6_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[10]),
        .I1(y5_p[10]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin3_out1[9]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch1_reg_reg[1][11]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[11]),
        .I1(y5_p[11]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin3_out1[10]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[12]),
        .I1(y5_p[12]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin3_out1[11]));
  CARRY4 \delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2 
       (.CI(\delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ),
        .CO({\delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ,\delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ,\delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ,\delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_after_cast_3[12:9]),
        .S({\delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ,\delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ,\delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ,\delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_3 
       (.I0(y5_p[12]),
        .O(\delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_4 
       (.I0(y5_p[11]),
        .O(\delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_5 
       (.I0(y5_p[10]),
        .O(\delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_6 
       (.I0(y5_p[9]),
        .O(\delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch1_reg_reg[1][13]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[13]),
        .I1(y5_p[13]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin3_out1[12]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[14]),
        .I1(y5_p[14]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin3_out1[13]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch1_reg_reg[1][15]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[15]),
        .I1(y5_p[15]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin3_out1[14]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[16]),
        .I1(y5_p[16]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin3_out1[15]));
  CARRY4 \delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2 
       (.CI(\delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ),
        .CO({\delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ,\delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ,\delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ,\delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_after_cast_3[16:13]),
        .S({\delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ,\delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ,\delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ,\delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_3 
       (.I0(y5_p[16]),
        .O(\delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_4 
       (.I0(y5_p[15]),
        .O(\delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_5 
       (.I0(y5_p[14]),
        .O(\delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_6 
       (.I0(y5_p[13]),
        .O(\delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch1_reg_reg[1][17]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[17]),
        .I1(y5_p[17]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin3_out1[16]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[18]),
        .I1(y5_p[18]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin3_out1[17]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch1_reg_reg[1][19]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[19]),
        .I1(y5_p[19]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin3_out1[18]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch1_reg_reg[1][1]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[1]),
        .I1(y5_p[1]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin3_out1[0]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[20]),
        .I1(y5_p[20]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin3_out1[19]));
  CARRY4 \delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2 
       (.CI(\delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ),
        .CO({\delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ,\delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ,\delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ,\delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_after_cast_3[20:17]),
        .S({\delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ,\delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ,\delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ,\delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_3 
       (.I0(y5_p[20]),
        .O(\delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_4 
       (.I0(y5_p[19]),
        .O(\delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_5 
       (.I0(y5_p[18]),
        .O(\delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_6 
       (.I0(y5_p[17]),
        .O(\delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch1_reg_reg[1][21]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[21]),
        .I1(y5_p[21]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin3_out1[20]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[22]),
        .I1(y5_p[22]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin3_out1[21]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch1_reg_reg[1][23]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[23]),
        .I1(y5_p[23]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin3_out1[22]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[24]),
        .I1(y5_p[24]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin3_out1[23]));
  CARRY4 \delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2 
       (.CI(\delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ),
        .CO({\delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ,\delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ,\delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ,\delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_after_cast_3[24:21]),
        .S({\delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ,\delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ,\delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ,\delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_3 
       (.I0(y5_p[24]),
        .O(\delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_4 
       (.I0(y5_p[23]),
        .O(\delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_5 
       (.I0(y5_p[22]),
        .O(\delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_6 
       (.I0(y5_p[21]),
        .O(\delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch1_reg_reg[1][25]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[25]),
        .I1(y5_p[25]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin3_out1[24]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[26]),
        .I1(y5_p[26]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin3_out1[25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch1_reg_reg[1][27]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[27]),
        .I1(y5_p[27]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin3_out1[26]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[28]),
        .I1(y5_p[28]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin3_out1[27]));
  CARRY4 \delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2 
       (.CI(\delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ),
        .CO({\delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ,\delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ,\delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ,\delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_after_cast_3[28:25]),
        .S({\delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ,\delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ,\delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ,\delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_3 
       (.I0(y5_p[28]),
        .O(\delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_4 
       (.I0(y5_p[27]),
        .O(\delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_5 
       (.I0(y5_p[26]),
        .O(\delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_6 
       (.I0(y5_p[25]),
        .O(\delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch1_reg_reg[1][29]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[29]),
        .I1(y5_p[29]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin3_out1[28]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[2]),
        .I1(y5_p[2]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin3_out1[1]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[30]),
        .I1(y5_p[30]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin3_out1[29]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[31]),
        .I1(y5_p[31]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin3_out1[30]));
  CARRY4 \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2 
       (.CI(\delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ),
        .CO({\NLW_delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2_CO_UNCONNECTED [3:2],\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ,\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2_O_UNCONNECTED [3],quad_correction_after_cast_3[31:29]}),
        .S({1'b0,\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ,\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ,\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_3 
       (.I0(y5_p[31]),
        .O(\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_4 
       (.I0(y5_p[30]),
        .O(\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_5 
       (.I0(y5_p[29]),
        .O(\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch1_reg_reg[1][3]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[3]),
        .I1(y5_p[3]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin3_out1[2]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[4]),
        .I1(y5_p[4]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin3_out1[3]));
  CARRY4 \delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2 
       (.CI(1'b0),
        .CO({\delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ,\delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ,\delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ,\delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 }),
        .CYINIT(\delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_after_cast_3[4:1]),
        .S({\delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ,\delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ,\delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ,\delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_3 
       (.I0(\delayMatch1_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1 ),
        .O(\delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_4 
       (.I0(y5_p[4]),
        .O(\delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_5 
       (.I0(y5_p[3]),
        .O(\delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_6 
       (.I0(y5_p[2]),
        .O(\delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_7 
       (.I0(y5_p[1]),
        .O(\delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch1_reg_reg[1][5]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[5]),
        .I1(y5_p[5]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin3_out1[4]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[6]),
        .I1(y5_p[6]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin3_out1[5]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch1_reg_reg[1][7]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[7]),
        .I1(y5_p[7]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin3_out1[6]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[8]),
        .I1(y5_p[8]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin3_out1[7]));
  CARRY4 \delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2 
       (.CI(\delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ),
        .CO({\delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0 ,\delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_1 ,\delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_2 ,\delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_after_cast_3[8:5]),
        .S({\delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ,\delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ,\delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ,\delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_3 
       (.I0(y5_p[8]),
        .O(\delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_4 
       (.I0(y5_p[7]),
        .O(\delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_5 
       (.I0(y5_p[6]),
        .O(\delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_6 
       (.I0(y5_p[5]),
        .O(\delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \delayMatch1_reg_reg[1][9]_srl2_HwModeRegister1_reg_reg_c_0_i_1 
       (.I0(quad_correction_after_cast_3[9]),
        .I1(y5_p[9]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(Sin3_out1[8]));
  (* srl_bus_name = "inst/\u_Sin3/negate_reg_reg_reg " *) 
  (* srl_name = "inst/\u_Sin3/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(p_4_out),
        .Q(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_100 
       (.I0(quad_correction_before_sub_temp[4]),
        .I1(\HDL_Counter4_out1_reg[30] [0]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_100_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_101 
       (.I0(quad_correction_before_sub_temp[2]),
        .I1(quad_correction_before_sub_temp[3]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_101_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_102 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_102_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_108 
       (.I0(Q[7]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_108_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_109 
       (.I0(Q[5]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_109_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10__0 
       (.I0(\HDL_Counter4_out1_reg[30] [25]),
        .I1(\HDL_Counter4_out1_reg[30] [26]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_11 
       (.I0(\HDL_Counter4_out1_reg[30] [23]),
        .I1(\HDL_Counter4_out1_reg[30] [24]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_110 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_110_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_111 
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_111_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_112 
       (.I0(Q[7]),
        .I1(Q[6]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_112_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_113 
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_113_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_114 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_114_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_115 
       (.I0(quad_correction_before_add_temp[5]),
        .I1(quad_correction_before_add_temp[6]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_115_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_116 
       (.I0(quad_correction_before_add_temp[3]),
        .I1(quad_correction_before_add_temp[4]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_116_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_117 
       (.I0(Q[0]),
        .I1(quad_correction_before_add_temp[0]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_117_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_118 
       (.I0(quad_correction_before_add_temp[6]),
        .I1(quad_correction_before_add_temp[5]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_118_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_119 
       (.I0(quad_correction_before_add_temp[4]),
        .I1(quad_correction_before_add_temp[3]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_119_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_120 
       (.I0(quad_correction_before_add_temp[1]),
        .I1(quad_correction_before_add_temp[2]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_120_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_121 
       (.I0(Q[0]),
        .I1(quad_correction_before_add_temp[0]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_121_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12__0 
       (.I0(\HDL_Counter4_out1_reg[30] [22]),
        .I1(\HDL_Counter4_out1_reg[30] [21]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_13 
       (.I0(\HDL_Counter4_out1_reg[30] [19]),
        .I1(\HDL_Counter4_out1_reg[30] [20]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_13_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_43__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45__0_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_46__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_47_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_48__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15 
       (.I0(Q[31]),
        .I1(Q[30]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_16 
       (.I0(Q[29]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17__0 
       (.I0(Q[26]),
        .I1(Q[27]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_18 
       (.I0(Q[30]),
        .I1(Q[31]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19__0 
       (.I0(Q[29]),
        .I1(Q[28]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_1__0 
       (.I0(\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0 ),
        .I1(\z0_p_reg[31]_i_3_n_0 ),
        .I2(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1 ),
        .I3(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0 ),
        .O(p_4_out));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5_n_0 ),
        .CO({\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter4_out1_reg[30] [26],\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_7_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_8_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_9_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_11_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_13_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20__0 
       (.I0(Q[26]),
        .I1(Q[27]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20__0_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,quad_correction_before_add_temp[20],1'b0,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_52_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_53_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_54__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_55_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_56_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_22 
       (.I0(quad_correction_before_add_temp[30]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_23 
       (.I0(quad_correction_before_add_temp[27]),
        .I1(quad_correction_before_add_temp[28]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_25 
       (.I0(quad_correction_before_add_temp[23]),
        .I1(quad_correction_before_add_temp[24]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26 
       (.I0(quad_correction_before_add_temp[29]),
        .I1(quad_correction_before_add_temp[30]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_27__0 
       (.I0(quad_correction_before_add_temp[28]),
        .I1(quad_correction_before_add_temp[27]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_27__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_28 
       (.I0(quad_correction_before_add_temp[25]),
        .I1(quad_correction_before_add_temp[26]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29__0 
       (.I0(quad_correction_before_add_temp[24]),
        .I1(quad_correction_before_add_temp[23]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29__0_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14_n_0 ),
        .CO({\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_CO_UNCONNECTED [3],\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_16_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17__0_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_18_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20__0_n_0 }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_61_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_62_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_63_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_64_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_65_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_66_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_67_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_68_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_31 
       (.I0(\HDL_Counter4_out1_reg[30] [16]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_32__0 
       (.I0(\HDL_Counter4_out1_reg[30] [11]),
        .I1(\HDL_Counter4_out1_reg[30] [12]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_32__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_33 
       (.I0(\HDL_Counter4_out1_reg[30] [17]),
        .I1(\HDL_Counter4_out1_reg[30] [18]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_34 
       (.I0(\HDL_Counter4_out1_reg[30] [16]),
        .I1(\HDL_Counter4_out1_reg[30] [15]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_35 
       (.I0(\HDL_Counter4_out1_reg[30] [13]),
        .I1(\HDL_Counter4_out1_reg[30] [14]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_36 
       (.I0(\HDL_Counter4_out1_reg[30] [11]),
        .I1(\HDL_Counter4_out1_reg[30] [12]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_36_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_22_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_23_n_0 ,quad_correction_before_add_temp[26],\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_25_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_27__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_28_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29__0_n_0 }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_77_n_0 ,1'b0,1'b0,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_78_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_79_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_80_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_81_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_82_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42 
       (.I0(Q[25]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_43__0 
       (.I0(Q[22]),
        .I1(Q[23]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_43__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44__0 
       (.I0(Q[20]),
        .I1(Q[21]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45__0 
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_46__0 
       (.I0(Q[25]),
        .I1(Q[24]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_46__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_47 
       (.I0(Q[22]),
        .I1(Q[23]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_48__0 
       (.I0(Q[20]),
        .I1(Q[21]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_48__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49 
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_31_n_0 ,1'b0,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_32__0_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_33_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_34_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_35_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_36_n_0 }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50_n_3 }),
        .CYINIT(1'b0),
        .DI({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_84_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_85_n_0 ,quad_correction_before_add_temp[10],\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_87_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_88_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_89_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_90_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_91_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_52 
       (.I0(quad_correction_before_add_temp[15]),
        .I1(quad_correction_before_add_temp[16]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_53 
       (.I0(quad_correction_before_add_temp[21]),
        .I1(quad_correction_before_add_temp[22]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_54__0 
       (.I0(quad_correction_before_add_temp[19]),
        .I1(quad_correction_before_add_temp[20]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_54__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_55 
       (.I0(quad_correction_before_add_temp[17]),
        .I1(quad_correction_before_add_temp[18]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_56 
       (.I0(quad_correction_before_add_temp[16]),
        .I1(quad_correction_before_add_temp[15]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_56_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60 
       (.CI(1'b0),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60_n_3 }),
        .CYINIT(1'b1),
        .DI({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_96_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_97_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_98_n_0 ,1'b0}),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_99_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_100_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_101_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_102_n_0 }));
  LUT2 #(
    .INIT(4'h7)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_61 
       (.I0(\HDL_Counter4_out1_reg[30] [9]),
        .I1(\HDL_Counter4_out1_reg[30] [10]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_62 
       (.I0(\HDL_Counter4_out1_reg[30] [7]),
        .I1(\HDL_Counter4_out1_reg[30] [8]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_63 
       (.I0(\HDL_Counter4_out1_reg[30] [6]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_63_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_64 
       (.I0(\HDL_Counter4_out1_reg[30] [3]),
        .I1(\HDL_Counter4_out1_reg[30] [4]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_64_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_65 
       (.I0(\HDL_Counter4_out1_reg[30] [9]),
        .I1(\HDL_Counter4_out1_reg[30] [10]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_65_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_66 
       (.I0(\HDL_Counter4_out1_reg[30] [7]),
        .I1(\HDL_Counter4_out1_reg[30] [8]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_66_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_67 
       (.I0(\HDL_Counter4_out1_reg[30] [6]),
        .I1(\HDL_Counter4_out1_reg[30] [5]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_67_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_68 
       (.I0(\HDL_Counter4_out1_reg[30] [3]),
        .I1(\HDL_Counter4_out1_reg[30] [4]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_68_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_7 
       (.I0(\HDL_Counter4_out1_reg[30] [23]),
        .I1(\HDL_Counter4_out1_reg[30] [24]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_7_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76 
       (.CI(1'b0),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_108_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_109_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_110_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_111_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_112_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_113_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_114_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_77 
       (.I0(Q[17]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_77_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_78 
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_78_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_79 
       (.I0(Q[17]),
        .I1(Q[16]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_79_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_8 
       (.I0(\HDL_Counter4_out1_reg[30] [22]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_80 
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_81 
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_82 
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_82_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83 
       (.CI(1'b0),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83_n_3 }),
        .CYINIT(1'b1),
        .DI({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_115_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_116_n_0 ,1'b0,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_117_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_118_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_119_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_120_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_121_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_84 
       (.I0(quad_correction_before_add_temp[13]),
        .I1(quad_correction_before_add_temp[14]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_84_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_85 
       (.I0(quad_correction_before_add_temp[11]),
        .I1(quad_correction_before_add_temp[12]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_85_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_87 
       (.I0(quad_correction_before_add_temp[7]),
        .I1(quad_correction_before_add_temp[8]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_87_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_88 
       (.I0(quad_correction_before_add_temp[13]),
        .I1(quad_correction_before_add_temp[14]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_88_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_89 
       (.I0(quad_correction_before_add_temp[11]),
        .I1(quad_correction_before_add_temp[12]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_89_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_9 
       (.I0(\HDL_Counter4_out1_reg[30] [19]),
        .I1(\HDL_Counter4_out1_reg[30] [20]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_90 
       (.I0(quad_correction_before_add_temp[9]),
        .I1(quad_correction_before_add_temp[10]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_90_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_91 
       (.I0(quad_correction_before_add_temp[7]),
        .I1(quad_correction_before_add_temp[8]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_91_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_96 
       (.I0(\HDL_Counter4_out1_reg[30] [1]),
        .I1(\HDL_Counter4_out1_reg[30] [2]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_96_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_97 
       (.I0(quad_correction_before_sub_temp[4]),
        .I1(\HDL_Counter4_out1_reg[30] [0]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_97_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_98 
       (.I0(quad_correction_before_sub_temp[2]),
        .I1(quad_correction_before_sub_temp[3]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_98_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_99 
       (.I0(\HDL_Counter4_out1_reg[30] [1]),
        .I1(\HDL_Counter4_out1_reg[30] [2]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_99_n_0 ));
  FDRE \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDCE \negate_reg_reg_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(negate_reg_reg_reg_gate_n_0),
        .Q(\negate_reg_reg_reg_n_0_[5] ));
  LUT2 #(
    .INIT(4'h8)) 
    negate_reg_reg_reg_gate
       (.I0(\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(negate_reg_reg_reg_gate_n_0));
  FDCE \x1_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(x1_p));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[11]_i_2__0 
       (.I0(z1_p[31]),
        .I1(y1_p[29]),
        .O(\x2_p[11]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[11]_i_3__0 
       (.I0(x1_p),
        .I1(y1_p[31]),
        .I2(z1_p[31]),
        .O(\x2_p[11]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[11]_i_4__0 
       (.I0(z1_p[31]),
        .I1(y1_p[29]),
        .O(\x2_p[11]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[11]_i_5 
       (.I0(x1_p),
        .I1(y1_p[31]),
        .I2(z1_p[31]),
        .O(\x2_p[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[15]_i_2__0 
       (.I0(x1_p),
        .I1(y1_p[29]),
        .I2(z1_p[31]),
        .O(\x2_p[15]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[15]_i_3__0 
       (.I0(z1_p[31]),
        .I1(y1_p[29]),
        .O(\x2_p[15]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[15]_i_4 
       (.I0(x1_p),
        .I1(y1_p[31]),
        .I2(z1_p[31]),
        .O(\x2_p[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[15]_i_5__0 
       (.I0(x1_p),
        .I1(y1_p[29]),
        .I2(z1_p[31]),
        .O(\x2_p[15]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[19]_i_2__0 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[19]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[19]_i_3__0 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[19]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[19]_i_4 
       (.I0(x1_p),
        .I1(y1_p[31]),
        .I2(z1_p[31]),
        .O(\x2_p[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[19]_i_5 
       (.I0(x1_p),
        .I1(y1_p[29]),
        .I2(z1_p[31]),
        .O(\x2_p[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[23]_i_2 
       (.I0(x1_p),
        .I1(y1_p[31]),
        .I2(z1_p[31]),
        .O(\x2_p[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[23]_i_3 
       (.I0(x1_p),
        .I1(y1_p[29]),
        .I2(z1_p[31]),
        .O(\x2_p[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[23]_i_4 
       (.I0(x1_p),
        .I1(y1_p[29]),
        .I2(z1_p[31]),
        .O(\x2_p[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[23]_i_5 
       (.I0(z1_p[31]),
        .I1(y1_p[29]),
        .O(\x2_p[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[27]_i_2 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[27]_i_3 
       (.I0(x1_p),
        .I1(y1_p[31]),
        .I2(z1_p[31]),
        .O(\x2_p[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[27]_i_4 
       (.I0(x1_p),
        .I1(y1_p[29]),
        .I2(z1_p[31]),
        .O(\x2_p[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[27]_i_5 
       (.I0(z1_p[31]),
        .I1(y1_p[29]),
        .O(\x2_p[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[31]_i_2 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[31]_i_3 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[31]_i_4 
       (.I0(x1_p),
        .I1(y1_p[31]),
        .I2(z1_p[31]),
        .O(\x2_p[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[31]_i_5 
       (.I0(z1_p[31]),
        .I1(y1_p[29]),
        .O(\x2_p[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x2_p[3]_i_2__0 
       (.I0(z1_p[31]),
        .O(\x2_p[3]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[3]_i_3__0 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[3]_i_4__0 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[3]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[3]_i_5__0 
       (.I0(x1_p),
        .I1(y1_p[31]),
        .I2(z1_p[31]),
        .O(\x2_p[3]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[3]_i_6__0 
       (.I0(x1_p),
        .I1(y1_p[29]),
        .I2(z1_p[31]),
        .O(\x2_p[3]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[7]_i_2 
       (.I0(x1_p),
        .I1(y1_p[29]),
        .I2(z1_p[31]),
        .O(\x2_p[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[7]_i_3__0 
       (.I0(z1_p[31]),
        .I1(y1_p[29]),
        .O(\x2_p[7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[7]_i_4__0 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[7]_i_5__0 
       (.I0(z1_p[31]),
        .I1(y1_p[31]),
        .O(\x2_p[7]_i_5__0_n_0 ));
  FDCE \x2_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[3]_i_1__0_n_7 ),
        .Q(\x2_p_reg_n_0_[0] ));
  FDCE \x2_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[11]_i_1__0_n_5 ),
        .Q(\x2_p_reg_n_0_[10] ));
  FDCE \x2_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[11]_i_1__0_n_4 ),
        .Q(\x2_p_reg_n_0_[11] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[11]_i_1__0 
       (.CI(\x2_p_reg[7]_i_1__0_n_0 ),
        .CO({\x2_p_reg[11]_i_1__0_n_0 ,\x2_p_reg[11]_i_1__0_n_1 ,\x2_p_reg[11]_i_1__0_n_2 ,\x2_p_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,x1_p,1'b0,x1_p}),
        .O({\x2_p_reg[11]_i_1__0_n_4 ,\x2_p_reg[11]_i_1__0_n_5 ,\x2_p_reg[11]_i_1__0_n_6 ,\x2_p_reg[11]_i_1__0_n_7 }),
        .S({\x2_p[11]_i_2__0_n_0 ,\x2_p[11]_i_3__0_n_0 ,\x2_p[11]_i_4__0_n_0 ,\x2_p[11]_i_5_n_0 }));
  FDCE \x2_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[15]_i_1__0_n_7 ),
        .Q(\x2_p_reg_n_0_[12] ));
  FDCE \x2_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[15]_i_1__0_n_6 ),
        .Q(\x2_p_reg_n_0_[13] ));
  FDCE \x2_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[15]_i_1__0_n_5 ),
        .Q(\x2_p_reg_n_0_[14] ));
  FDCE \x2_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[15]_i_1__0_n_4 ),
        .Q(\x2_p_reg_n_0_[15] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[15]_i_1__0 
       (.CI(\x2_p_reg[11]_i_1__0_n_0 ),
        .CO({\x2_p_reg[15]_i_1__0_n_0 ,\x2_p_reg[15]_i_1__0_n_1 ,\x2_p_reg[15]_i_1__0_n_2 ,\x2_p_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({x1_p,1'b0,x1_p,x1_p}),
        .O({\x2_p_reg[15]_i_1__0_n_4 ,\x2_p_reg[15]_i_1__0_n_5 ,\x2_p_reg[15]_i_1__0_n_6 ,\x2_p_reg[15]_i_1__0_n_7 }),
        .S({\x2_p[15]_i_2__0_n_0 ,\x2_p[15]_i_3__0_n_0 ,\x2_p[15]_i_4_n_0 ,\x2_p[15]_i_5__0_n_0 }));
  FDCE \x2_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[19]_i_1__0_n_7 ),
        .Q(\x2_p_reg_n_0_[16] ));
  FDCE \x2_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[19]_i_1__0_n_6 ),
        .Q(\x2_p_reg_n_0_[17] ));
  FDCE \x2_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[19]_i_1__0_n_5 ),
        .Q(\x2_p_reg_n_0_[18] ));
  FDCE \x2_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[19]_i_1__0_n_4 ),
        .Q(\x2_p_reg_n_0_[19] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[19]_i_1__0 
       (.CI(\x2_p_reg[15]_i_1__0_n_0 ),
        .CO({\x2_p_reg[19]_i_1__0_n_0 ,\x2_p_reg[19]_i_1__0_n_1 ,\x2_p_reg[19]_i_1__0_n_2 ,\x2_p_reg[19]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,x1_p,x1_p}),
        .O({\x2_p_reg[19]_i_1__0_n_4 ,\x2_p_reg[19]_i_1__0_n_5 ,\x2_p_reg[19]_i_1__0_n_6 ,\x2_p_reg[19]_i_1__0_n_7 }),
        .S({\x2_p[19]_i_2__0_n_0 ,\x2_p[19]_i_3__0_n_0 ,\x2_p[19]_i_4_n_0 ,\x2_p[19]_i_5_n_0 }));
  FDCE \x2_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[3]_i_1__0_n_6 ),
        .Q(\x2_p_reg_n_0_[1] ));
  FDCE \x2_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[23]_i_1_n_7 ),
        .Q(\x2_p_reg_n_0_[20] ));
  FDCE \x2_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[23]_i_1_n_6 ),
        .Q(\x2_p_reg_n_0_[21] ));
  FDCE \x2_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[23]_i_1_n_5 ),
        .Q(\x2_p_reg_n_0_[22] ));
  FDCE \x2_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[23]_i_1_n_4 ),
        .Q(\x2_p_reg_n_0_[23] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[23]_i_1 
       (.CI(\x2_p_reg[19]_i_1__0_n_0 ),
        .CO({\x2_p_reg[23]_i_1_n_0 ,\x2_p_reg[23]_i_1_n_1 ,\x2_p_reg[23]_i_1_n_2 ,\x2_p_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({x1_p,x1_p,x1_p,1'b0}),
        .O({\x2_p_reg[23]_i_1_n_4 ,\x2_p_reg[23]_i_1_n_5 ,\x2_p_reg[23]_i_1_n_6 ,\x2_p_reg[23]_i_1_n_7 }),
        .S({\x2_p[23]_i_2_n_0 ,\x2_p[23]_i_3_n_0 ,\x2_p[23]_i_4_n_0 ,\x2_p[23]_i_5_n_0 }));
  FDCE \x2_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[27]_i_1_n_7 ),
        .Q(\x2_p_reg_n_0_[24] ));
  FDCE \x2_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[27]_i_1_n_6 ),
        .Q(\x2_p_reg_n_0_[25] ));
  FDCE \x2_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[27]_i_1_n_5 ),
        .Q(\x2_p_reg_n_0_[26] ));
  FDCE \x2_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[27]_i_1_n_4 ),
        .Q(\x2_p_reg_n_0_[27] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[27]_i_1 
       (.CI(\x2_p_reg[23]_i_1_n_0 ),
        .CO({\x2_p_reg[27]_i_1_n_0 ,\x2_p_reg[27]_i_1_n_1 ,\x2_p_reg[27]_i_1_n_2 ,\x2_p_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,x1_p,x1_p,1'b0}),
        .O({\x2_p_reg[27]_i_1_n_4 ,\x2_p_reg[27]_i_1_n_5 ,\x2_p_reg[27]_i_1_n_6 ,\x2_p_reg[27]_i_1_n_7 }),
        .S({\x2_p[27]_i_2_n_0 ,\x2_p[27]_i_3_n_0 ,\x2_p[27]_i_4_n_0 ,\x2_p[27]_i_5_n_0 }));
  FDCE \x2_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[31]_i_1_n_7 ),
        .Q(\x2_p_reg_n_0_[28] ));
  FDCE \x2_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[31]_i_1_n_6 ),
        .Q(\x2_p_reg_n_0_[29] ));
  FDCE \x2_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[3]_i_1__0_n_5 ),
        .Q(\x2_p_reg_n_0_[2] ));
  FDCE \x2_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[31]_i_1_n_5 ),
        .Q(\x2_p_reg_n_0_[30] ));
  FDCE \x2_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[31]_i_1_n_4 ),
        .Q(B0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[31]_i_1 
       (.CI(\x2_p_reg[27]_i_1_n_0 ),
        .CO({\NLW_x2_p_reg[31]_i_1_CO_UNCONNECTED [3],\x2_p_reg[31]_i_1_n_1 ,\x2_p_reg[31]_i_1_n_2 ,\x2_p_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,x1_p,1'b0}),
        .O({\x2_p_reg[31]_i_1_n_4 ,\x2_p_reg[31]_i_1_n_5 ,\x2_p_reg[31]_i_1_n_6 ,\x2_p_reg[31]_i_1_n_7 }),
        .S({\x2_p[31]_i_2_n_0 ,\x2_p[31]_i_3_n_0 ,\x2_p[31]_i_4_n_0 ,\x2_p[31]_i_5_n_0 }));
  FDCE \x2_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[3]_i_1__0_n_4 ),
        .Q(\x2_p_reg_n_0_[3] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\x2_p_reg[3]_i_1__0_n_0 ,\x2_p_reg[3]_i_1__0_n_1 ,\x2_p_reg[3]_i_1__0_n_2 ,\x2_p_reg[3]_i_1__0_n_3 }),
        .CYINIT(\x2_p[3]_i_2__0_n_0 ),
        .DI({1'b0,1'b0,x1_p,x1_p}),
        .O({\x2_p_reg[3]_i_1__0_n_4 ,\x2_p_reg[3]_i_1__0_n_5 ,\x2_p_reg[3]_i_1__0_n_6 ,\x2_p_reg[3]_i_1__0_n_7 }),
        .S({\x2_p[3]_i_3__0_n_0 ,\x2_p[3]_i_4__0_n_0 ,\x2_p[3]_i_5__0_n_0 ,\x2_p[3]_i_6__0_n_0 }));
  FDCE \x2_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[7]_i_1__0_n_7 ),
        .Q(\x2_p_reg_n_0_[4] ));
  FDCE \x2_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[7]_i_1__0_n_6 ),
        .Q(\x2_p_reg_n_0_[5] ));
  FDCE \x2_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[7]_i_1__0_n_5 ),
        .Q(\x2_p_reg_n_0_[6] ));
  FDCE \x2_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[7]_i_1__0_n_4 ),
        .Q(\x2_p_reg_n_0_[7] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[7]_i_1__0 
       (.CI(\x2_p_reg[3]_i_1__0_n_0 ),
        .CO({\x2_p_reg[7]_i_1__0_n_0 ,\x2_p_reg[7]_i_1__0_n_1 ,\x2_p_reg[7]_i_1__0_n_2 ,\x2_p_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({x1_p,1'b0,1'b0,1'b0}),
        .O({\x2_p_reg[7]_i_1__0_n_4 ,\x2_p_reg[7]_i_1__0_n_5 ,\x2_p_reg[7]_i_1__0_n_6 ,\x2_p_reg[7]_i_1__0_n_7 }),
        .S({\x2_p[7]_i_2_n_0 ,\x2_p[7]_i_3__0_n_0 ,\x2_p[7]_i_4__0_n_0 ,\x2_p[7]_i_5__0_n_0 }));
  FDCE \x2_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[11]_i_1__0_n_7 ),
        .Q(\x2_p_reg_n_0_[8] ));
  FDCE \x2_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[11]_i_1__0_n_6 ),
        .Q(\x2_p_reg_n_0_[9] ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[11]_i_2__0 
       (.I0(\x2_p_reg_n_0_[11] ),
        .I1(y2_p[13]),
        .I2(z2_p[31]),
        .O(\x3_p[11]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[11]_i_3__0 
       (.I0(\x2_p_reg_n_0_[10] ),
        .I1(y2_p[12]),
        .I2(z2_p[31]),
        .O(\x3_p[11]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[11]_i_4__0 
       (.I0(\x2_p_reg_n_0_[9] ),
        .I1(y2_p[11]),
        .I2(z2_p[31]),
        .O(\x3_p[11]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[11]_i_5__0 
       (.I0(\x2_p_reg_n_0_[8] ),
        .I1(y2_p[10]),
        .I2(z2_p[31]),
        .O(\x3_p[11]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[15]_i_2__0 
       (.I0(\x2_p_reg_n_0_[15] ),
        .I1(y2_p[17]),
        .I2(z2_p[31]),
        .O(\x3_p[15]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[15]_i_3__0 
       (.I0(\x2_p_reg_n_0_[14] ),
        .I1(y2_p[16]),
        .I2(z2_p[31]),
        .O(\x3_p[15]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[15]_i_4__0 
       (.I0(\x2_p_reg_n_0_[13] ),
        .I1(y2_p[15]),
        .I2(z2_p[31]),
        .O(\x3_p[15]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[15]_i_5__0 
       (.I0(\x2_p_reg_n_0_[12] ),
        .I1(y2_p[14]),
        .I2(z2_p[31]),
        .O(\x3_p[15]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[19]_i_2__0 
       (.I0(\x2_p_reg_n_0_[19] ),
        .I1(y2_p[21]),
        .I2(z2_p[31]),
        .O(\x3_p[19]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[19]_i_3__0 
       (.I0(\x2_p_reg_n_0_[18] ),
        .I1(y2_p[20]),
        .I2(z2_p[31]),
        .O(\x3_p[19]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[19]_i_4__0 
       (.I0(\x2_p_reg_n_0_[17] ),
        .I1(y2_p[19]),
        .I2(z2_p[31]),
        .O(\x3_p[19]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[19]_i_5__0 
       (.I0(\x2_p_reg_n_0_[16] ),
        .I1(y2_p[18]),
        .I2(z2_p[31]),
        .O(\x3_p[19]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[23]_i_2 
       (.I0(\x2_p_reg_n_0_[23] ),
        .I1(y2_p[25]),
        .I2(z2_p[31]),
        .O(\x3_p[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[23]_i_3 
       (.I0(\x2_p_reg_n_0_[22] ),
        .I1(y2_p[24]),
        .I2(z2_p[31]),
        .O(\x3_p[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[23]_i_4 
       (.I0(\x2_p_reg_n_0_[21] ),
        .I1(y2_p[23]),
        .I2(z2_p[31]),
        .O(\x3_p[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[23]_i_5 
       (.I0(\x2_p_reg_n_0_[20] ),
        .I1(y2_p[22]),
        .I2(z2_p[31]),
        .O(\x3_p[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[27]_i_2 
       (.I0(\x2_p_reg_n_0_[27] ),
        .I1(y2_p[29]),
        .I2(z2_p[31]),
        .O(\x3_p[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[27]_i_3 
       (.I0(\x2_p_reg_n_0_[26] ),
        .I1(y2_p[28]),
        .I2(z2_p[31]),
        .O(\x3_p[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[27]_i_4 
       (.I0(\x2_p_reg_n_0_[25] ),
        .I1(y2_p[27]),
        .I2(z2_p[31]),
        .O(\x3_p[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[27]_i_5 
       (.I0(\x2_p_reg_n_0_[24] ),
        .I1(y2_p[26]),
        .I2(z2_p[31]),
        .O(\x3_p[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[31]_i_2 
       (.I0(B0),
        .I1(y2_p[31]),
        .I2(z2_p[31]),
        .O(\x3_p[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[31]_i_3 
       (.I0(\x2_p_reg_n_0_[30] ),
        .I1(y2_p[31]),
        .I2(z2_p[31]),
        .O(\x3_p[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[31]_i_4 
       (.I0(\x2_p_reg_n_0_[29] ),
        .I1(y2_p[31]),
        .I2(z2_p[31]),
        .O(\x3_p[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[31]_i_5 
       (.I0(\x2_p_reg_n_0_[28] ),
        .I1(y2_p[30]),
        .I2(z2_p[31]),
        .O(\x3_p[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x3_p[3]_i_2__0 
       (.I0(z2_p[31]),
        .O(\x3_p[3]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[3]_i_3__0 
       (.I0(\x2_p_reg_n_0_[3] ),
        .I1(y2_p[5]),
        .I2(z2_p[31]),
        .O(\x3_p[3]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[3]_i_4__0 
       (.I0(\x2_p_reg_n_0_[2] ),
        .I1(y2_p[4]),
        .I2(z2_p[31]),
        .O(\x3_p[3]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[3]_i_5__0 
       (.I0(\x2_p_reg_n_0_[1] ),
        .I1(y2_p[3]),
        .I2(z2_p[31]),
        .O(\x3_p[3]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[3]_i_6__0 
       (.I0(\x2_p_reg_n_0_[0] ),
        .I1(y2_p[2]),
        .I2(z2_p[31]),
        .O(\x3_p[3]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[7]_i_2__0 
       (.I0(\x2_p_reg_n_0_[7] ),
        .I1(y2_p[9]),
        .I2(z2_p[31]),
        .O(\x3_p[7]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[7]_i_3__0 
       (.I0(\x2_p_reg_n_0_[6] ),
        .I1(y2_p[8]),
        .I2(z2_p[31]),
        .O(\x3_p[7]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[7]_i_4__0 
       (.I0(\x2_p_reg_n_0_[5] ),
        .I1(y2_p[7]),
        .I2(z2_p[31]),
        .O(\x3_p[7]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[7]_i_5__0 
       (.I0(\x2_p_reg_n_0_[4] ),
        .I1(y2_p[6]),
        .I2(z2_p[31]),
        .O(\x3_p[7]_i_5__0_n_0 ));
  FDCE \x3_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[3]_i_1__0_n_7 ),
        .Q(x3_p[0]));
  FDCE \x3_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[11]_i_1__0_n_5 ),
        .Q(x3_p[10]));
  FDCE \x3_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[11]_i_1__0_n_4 ),
        .Q(x3_p[11]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[11]_i_1__0 
       (.CI(\x3_p_reg[7]_i_1__0_n_0 ),
        .CO({\x3_p_reg[11]_i_1__0_n_0 ,\x3_p_reg[11]_i_1__0_n_1 ,\x3_p_reg[11]_i_1__0_n_2 ,\x3_p_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\x2_p_reg_n_0_[11] ,\x2_p_reg_n_0_[10] ,\x2_p_reg_n_0_[9] ,\x2_p_reg_n_0_[8] }),
        .O({\x3_p_reg[11]_i_1__0_n_4 ,\x3_p_reg[11]_i_1__0_n_5 ,\x3_p_reg[11]_i_1__0_n_6 ,\x3_p_reg[11]_i_1__0_n_7 }),
        .S({\x3_p[11]_i_2__0_n_0 ,\x3_p[11]_i_3__0_n_0 ,\x3_p[11]_i_4__0_n_0 ,\x3_p[11]_i_5__0_n_0 }));
  FDCE \x3_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[15]_i_1__0_n_7 ),
        .Q(x3_p[12]));
  FDCE \x3_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[15]_i_1__0_n_6 ),
        .Q(x3_p[13]));
  FDCE \x3_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[15]_i_1__0_n_5 ),
        .Q(x3_p[14]));
  FDCE \x3_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[15]_i_1__0_n_4 ),
        .Q(x3_p[15]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[15]_i_1__0 
       (.CI(\x3_p_reg[11]_i_1__0_n_0 ),
        .CO({\x3_p_reg[15]_i_1__0_n_0 ,\x3_p_reg[15]_i_1__0_n_1 ,\x3_p_reg[15]_i_1__0_n_2 ,\x3_p_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\x2_p_reg_n_0_[15] ,\x2_p_reg_n_0_[14] ,\x2_p_reg_n_0_[13] ,\x2_p_reg_n_0_[12] }),
        .O({\x3_p_reg[15]_i_1__0_n_4 ,\x3_p_reg[15]_i_1__0_n_5 ,\x3_p_reg[15]_i_1__0_n_6 ,\x3_p_reg[15]_i_1__0_n_7 }),
        .S({\x3_p[15]_i_2__0_n_0 ,\x3_p[15]_i_3__0_n_0 ,\x3_p[15]_i_4__0_n_0 ,\x3_p[15]_i_5__0_n_0 }));
  FDCE \x3_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[19]_i_1__0_n_7 ),
        .Q(x3_p[16]));
  FDCE \x3_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[19]_i_1__0_n_6 ),
        .Q(x3_p[17]));
  FDCE \x3_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[19]_i_1__0_n_5 ),
        .Q(x3_p[18]));
  FDCE \x3_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[19]_i_1__0_n_4 ),
        .Q(x3_p[19]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[19]_i_1__0 
       (.CI(\x3_p_reg[15]_i_1__0_n_0 ),
        .CO({\x3_p_reg[19]_i_1__0_n_0 ,\x3_p_reg[19]_i_1__0_n_1 ,\x3_p_reg[19]_i_1__0_n_2 ,\x3_p_reg[19]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\x2_p_reg_n_0_[19] ,\x2_p_reg_n_0_[18] ,\x2_p_reg_n_0_[17] ,\x2_p_reg_n_0_[16] }),
        .O({\x3_p_reg[19]_i_1__0_n_4 ,\x3_p_reg[19]_i_1__0_n_5 ,\x3_p_reg[19]_i_1__0_n_6 ,\x3_p_reg[19]_i_1__0_n_7 }),
        .S({\x3_p[19]_i_2__0_n_0 ,\x3_p[19]_i_3__0_n_0 ,\x3_p[19]_i_4__0_n_0 ,\x3_p[19]_i_5__0_n_0 }));
  FDCE \x3_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[3]_i_1__0_n_6 ),
        .Q(x3_p[1]));
  FDCE \x3_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[23]_i_1_n_7 ),
        .Q(x3_p[20]));
  FDCE \x3_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[23]_i_1_n_6 ),
        .Q(x3_p[21]));
  FDCE \x3_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[23]_i_1_n_5 ),
        .Q(x3_p[22]));
  FDCE \x3_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[23]_i_1_n_4 ),
        .Q(x3_p[23]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[23]_i_1 
       (.CI(\x3_p_reg[19]_i_1__0_n_0 ),
        .CO({\x3_p_reg[23]_i_1_n_0 ,\x3_p_reg[23]_i_1_n_1 ,\x3_p_reg[23]_i_1_n_2 ,\x3_p_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\x2_p_reg_n_0_[23] ,\x2_p_reg_n_0_[22] ,\x2_p_reg_n_0_[21] ,\x2_p_reg_n_0_[20] }),
        .O({\x3_p_reg[23]_i_1_n_4 ,\x3_p_reg[23]_i_1_n_5 ,\x3_p_reg[23]_i_1_n_6 ,\x3_p_reg[23]_i_1_n_7 }),
        .S({\x3_p[23]_i_2_n_0 ,\x3_p[23]_i_3_n_0 ,\x3_p[23]_i_4_n_0 ,\x3_p[23]_i_5_n_0 }));
  FDCE \x3_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[27]_i_1_n_7 ),
        .Q(x3_p[24]));
  FDCE \x3_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[27]_i_1_n_6 ),
        .Q(x3_p[25]));
  FDCE \x3_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[27]_i_1_n_5 ),
        .Q(x3_p[26]));
  FDCE \x3_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[27]_i_1_n_4 ),
        .Q(x3_p[27]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[27]_i_1 
       (.CI(\x3_p_reg[23]_i_1_n_0 ),
        .CO({\x3_p_reg[27]_i_1_n_0 ,\x3_p_reg[27]_i_1_n_1 ,\x3_p_reg[27]_i_1_n_2 ,\x3_p_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\x2_p_reg_n_0_[27] ,\x2_p_reg_n_0_[26] ,\x2_p_reg_n_0_[25] ,\x2_p_reg_n_0_[24] }),
        .O({\x3_p_reg[27]_i_1_n_4 ,\x3_p_reg[27]_i_1_n_5 ,\x3_p_reg[27]_i_1_n_6 ,\x3_p_reg[27]_i_1_n_7 }),
        .S({\x3_p[27]_i_2_n_0 ,\x3_p[27]_i_3_n_0 ,\x3_p[27]_i_4_n_0 ,\x3_p[27]_i_5_n_0 }));
  FDCE \x3_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[31]_i_1_n_7 ),
        .Q(x3_p[28]));
  FDCE \x3_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[31]_i_1_n_6 ),
        .Q(x3_p[29]));
  FDCE \x3_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[3]_i_1__0_n_5 ),
        .Q(x3_p[2]));
  FDCE \x3_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[31]_i_1_n_5 ),
        .Q(x3_p[30]));
  FDCE \x3_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[31]_i_1_n_4 ),
        .Q(x3_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[31]_i_1 
       (.CI(\x3_p_reg[27]_i_1_n_0 ),
        .CO({\NLW_x3_p_reg[31]_i_1_CO_UNCONNECTED [3],\x3_p_reg[31]_i_1_n_1 ,\x3_p_reg[31]_i_1_n_2 ,\x3_p_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\x2_p_reg_n_0_[30] ,\x2_p_reg_n_0_[29] ,\x2_p_reg_n_0_[28] }),
        .O({\x3_p_reg[31]_i_1_n_4 ,\x3_p_reg[31]_i_1_n_5 ,\x3_p_reg[31]_i_1_n_6 ,\x3_p_reg[31]_i_1_n_7 }),
        .S({\x3_p[31]_i_2_n_0 ,\x3_p[31]_i_3_n_0 ,\x3_p[31]_i_4_n_0 ,\x3_p[31]_i_5_n_0 }));
  FDCE \x3_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[3]_i_1__0_n_4 ),
        .Q(x3_p[3]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\x3_p_reg[3]_i_1__0_n_0 ,\x3_p_reg[3]_i_1__0_n_1 ,\x3_p_reg[3]_i_1__0_n_2 ,\x3_p_reg[3]_i_1__0_n_3 }),
        .CYINIT(\x3_p[3]_i_2__0_n_0 ),
        .DI({\x2_p_reg_n_0_[3] ,\x2_p_reg_n_0_[2] ,\x2_p_reg_n_0_[1] ,\x2_p_reg_n_0_[0] }),
        .O({\x3_p_reg[3]_i_1__0_n_4 ,\x3_p_reg[3]_i_1__0_n_5 ,\x3_p_reg[3]_i_1__0_n_6 ,\x3_p_reg[3]_i_1__0_n_7 }),
        .S({\x3_p[3]_i_3__0_n_0 ,\x3_p[3]_i_4__0_n_0 ,\x3_p[3]_i_5__0_n_0 ,\x3_p[3]_i_6__0_n_0 }));
  FDCE \x3_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[7]_i_1__0_n_7 ),
        .Q(x3_p[4]));
  FDCE \x3_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[7]_i_1__0_n_6 ),
        .Q(x3_p[5]));
  FDCE \x3_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[7]_i_1__0_n_5 ),
        .Q(x3_p[6]));
  FDCE \x3_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[7]_i_1__0_n_4 ),
        .Q(x3_p[7]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[7]_i_1__0 
       (.CI(\x3_p_reg[3]_i_1__0_n_0 ),
        .CO({\x3_p_reg[7]_i_1__0_n_0 ,\x3_p_reg[7]_i_1__0_n_1 ,\x3_p_reg[7]_i_1__0_n_2 ,\x3_p_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\x2_p_reg_n_0_[7] ,\x2_p_reg_n_0_[6] ,\x2_p_reg_n_0_[5] ,\x2_p_reg_n_0_[4] }),
        .O({\x3_p_reg[7]_i_1__0_n_4 ,\x3_p_reg[7]_i_1__0_n_5 ,\x3_p_reg[7]_i_1__0_n_6 ,\x3_p_reg[7]_i_1__0_n_7 }),
        .S({\x3_p[7]_i_2__0_n_0 ,\x3_p[7]_i_3__0_n_0 ,\x3_p[7]_i_4__0_n_0 ,\x3_p[7]_i_5__0_n_0 }));
  FDCE \x3_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[11]_i_1__0_n_7 ),
        .Q(x3_p[8]));
  FDCE \x3_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[11]_i_1__0_n_6 ),
        .Q(x3_p[9]));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[11]_i_2__0 
       (.I0(x3_p[11]),
        .I1(y3_p[14]),
        .I2(z3_p[31]),
        .O(\x4_p[11]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[11]_i_3__0 
       (.I0(x3_p[10]),
        .I1(y3_p[13]),
        .I2(z3_p[31]),
        .O(\x4_p[11]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[11]_i_4__0 
       (.I0(x3_p[9]),
        .I1(y3_p[12]),
        .I2(z3_p[31]),
        .O(\x4_p[11]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[11]_i_5__0 
       (.I0(x3_p[8]),
        .I1(y3_p[11]),
        .I2(z3_p[31]),
        .O(\x4_p[11]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[15]_i_2__0 
       (.I0(x3_p[15]),
        .I1(y3_p[18]),
        .I2(z3_p[31]),
        .O(\x4_p[15]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[15]_i_3__0 
       (.I0(x3_p[14]),
        .I1(y3_p[17]),
        .I2(z3_p[31]),
        .O(\x4_p[15]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[15]_i_4__0 
       (.I0(x3_p[13]),
        .I1(y3_p[16]),
        .I2(z3_p[31]),
        .O(\x4_p[15]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[15]_i_5__0 
       (.I0(x3_p[12]),
        .I1(y3_p[15]),
        .I2(z3_p[31]),
        .O(\x4_p[15]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[19]_i_2__0 
       (.I0(x3_p[19]),
        .I1(y3_p[22]),
        .I2(z3_p[31]),
        .O(\x4_p[19]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[19]_i_3__0 
       (.I0(x3_p[18]),
        .I1(y3_p[21]),
        .I2(z3_p[31]),
        .O(\x4_p[19]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[19]_i_4__0 
       (.I0(x3_p[17]),
        .I1(y3_p[20]),
        .I2(z3_p[31]),
        .O(\x4_p[19]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[19]_i_5__0 
       (.I0(x3_p[16]),
        .I1(y3_p[19]),
        .I2(z3_p[31]),
        .O(\x4_p[19]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[23]_i_2 
       (.I0(x3_p[23]),
        .I1(y3_p[26]),
        .I2(z3_p[31]),
        .O(\x4_p[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[23]_i_3 
       (.I0(x3_p[22]),
        .I1(y3_p[25]),
        .I2(z3_p[31]),
        .O(\x4_p[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[23]_i_4 
       (.I0(x3_p[21]),
        .I1(y3_p[24]),
        .I2(z3_p[31]),
        .O(\x4_p[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[23]_i_5 
       (.I0(x3_p[20]),
        .I1(y3_p[23]),
        .I2(z3_p[31]),
        .O(\x4_p[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[27]_i_2 
       (.I0(x3_p[27]),
        .I1(y3_p[30]),
        .I2(z3_p[31]),
        .O(\x4_p[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[27]_i_3 
       (.I0(x3_p[26]),
        .I1(y3_p[29]),
        .I2(z3_p[31]),
        .O(\x4_p[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[27]_i_4 
       (.I0(x3_p[25]),
        .I1(y3_p[28]),
        .I2(z3_p[31]),
        .O(\x4_p[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[27]_i_5 
       (.I0(x3_p[24]),
        .I1(y3_p[27]),
        .I2(z3_p[31]),
        .O(\x4_p[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[31]_i_2 
       (.I0(x3_p[31]),
        .I1(y3_p[31]),
        .I2(z3_p[31]),
        .O(\x4_p[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[31]_i_3 
       (.I0(x3_p[30]),
        .I1(y3_p[31]),
        .I2(z3_p[31]),
        .O(\x4_p[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[31]_i_4 
       (.I0(x3_p[29]),
        .I1(y3_p[31]),
        .I2(z3_p[31]),
        .O(\x4_p[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[31]_i_5 
       (.I0(x3_p[28]),
        .I1(y3_p[31]),
        .I2(z3_p[31]),
        .O(\x4_p[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_10__0 
       (.I0(x3_p[1]),
        .I1(y3_p[4]),
        .I2(z3_p[31]),
        .O(\x4_p[7]_i_10__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_11__0 
       (.I0(x3_p[0]),
        .I1(y3_p[3]),
        .I2(z3_p[31]),
        .O(\x4_p[7]_i_11__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_3__0 
       (.I0(x3_p[7]),
        .I1(y3_p[10]),
        .I2(z3_p[31]),
        .O(\x4_p[7]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_4__0 
       (.I0(x3_p[6]),
        .I1(y3_p[9]),
        .I2(z3_p[31]),
        .O(\x4_p[7]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_5__0 
       (.I0(x3_p[5]),
        .I1(y3_p[8]),
        .I2(z3_p[31]),
        .O(\x4_p[7]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_6__0 
       (.I0(x3_p[4]),
        .I1(y3_p[7]),
        .I2(z3_p[31]),
        .O(\x4_p[7]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x4_p[7]_i_7__0 
       (.I0(z3_p[31]),
        .O(\x4_p[7]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_8__0 
       (.I0(x3_p[3]),
        .I1(y3_p[6]),
        .I2(z3_p[31]),
        .O(\x4_p[7]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_9__0 
       (.I0(x3_p[2]),
        .I1(y3_p[5]),
        .I2(z3_p[31]),
        .O(\x4_p[7]_i_9__0_n_0 ));
  FDCE \x4_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[11]_i_1__0_n_5 ),
        .Q(x4_p[10]));
  FDCE \x4_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[11]_i_1__0_n_4 ),
        .Q(x4_p[11]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[11]_i_1__0 
       (.CI(\x4_p_reg[7]_i_1__0_n_0 ),
        .CO({\x4_p_reg[11]_i_1__0_n_0 ,\x4_p_reg[11]_i_1__0_n_1 ,\x4_p_reg[11]_i_1__0_n_2 ,\x4_p_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(x3_p[11:8]),
        .O({\x4_p_reg[11]_i_1__0_n_4 ,\x4_p_reg[11]_i_1__0_n_5 ,\x4_p_reg[11]_i_1__0_n_6 ,\x4_p_reg[11]_i_1__0_n_7 }),
        .S({\x4_p[11]_i_2__0_n_0 ,\x4_p[11]_i_3__0_n_0 ,\x4_p[11]_i_4__0_n_0 ,\x4_p[11]_i_5__0_n_0 }));
  FDCE \x4_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[15]_i_1__0_n_7 ),
        .Q(x4_p[12]));
  FDCE \x4_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[15]_i_1__0_n_6 ),
        .Q(x4_p[13]));
  FDCE \x4_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[15]_i_1__0_n_5 ),
        .Q(x4_p[14]));
  FDCE \x4_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[15]_i_1__0_n_4 ),
        .Q(x4_p[15]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[15]_i_1__0 
       (.CI(\x4_p_reg[11]_i_1__0_n_0 ),
        .CO({\x4_p_reg[15]_i_1__0_n_0 ,\x4_p_reg[15]_i_1__0_n_1 ,\x4_p_reg[15]_i_1__0_n_2 ,\x4_p_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(x3_p[15:12]),
        .O({\x4_p_reg[15]_i_1__0_n_4 ,\x4_p_reg[15]_i_1__0_n_5 ,\x4_p_reg[15]_i_1__0_n_6 ,\x4_p_reg[15]_i_1__0_n_7 }),
        .S({\x4_p[15]_i_2__0_n_0 ,\x4_p[15]_i_3__0_n_0 ,\x4_p[15]_i_4__0_n_0 ,\x4_p[15]_i_5__0_n_0 }));
  FDCE \x4_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[19]_i_1__0_n_7 ),
        .Q(x4_p[16]));
  FDCE \x4_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[19]_i_1__0_n_6 ),
        .Q(x4_p[17]));
  FDCE \x4_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[19]_i_1__0_n_5 ),
        .Q(x4_p[18]));
  FDCE \x4_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[19]_i_1__0_n_4 ),
        .Q(x4_p[19]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[19]_i_1__0 
       (.CI(\x4_p_reg[15]_i_1__0_n_0 ),
        .CO({\x4_p_reg[19]_i_1__0_n_0 ,\x4_p_reg[19]_i_1__0_n_1 ,\x4_p_reg[19]_i_1__0_n_2 ,\x4_p_reg[19]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(x3_p[19:16]),
        .O({\x4_p_reg[19]_i_1__0_n_4 ,\x4_p_reg[19]_i_1__0_n_5 ,\x4_p_reg[19]_i_1__0_n_6 ,\x4_p_reg[19]_i_1__0_n_7 }),
        .S({\x4_p[19]_i_2__0_n_0 ,\x4_p[19]_i_3__0_n_0 ,\x4_p[19]_i_4__0_n_0 ,\x4_p[19]_i_5__0_n_0 }));
  FDCE \x4_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[23]_i_1_n_7 ),
        .Q(x4_p[20]));
  FDCE \x4_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[23]_i_1_n_6 ),
        .Q(x4_p[21]));
  FDCE \x4_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[23]_i_1_n_5 ),
        .Q(x4_p[22]));
  FDCE \x4_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[23]_i_1_n_4 ),
        .Q(x4_p[23]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[23]_i_1 
       (.CI(\x4_p_reg[19]_i_1__0_n_0 ),
        .CO({\x4_p_reg[23]_i_1_n_0 ,\x4_p_reg[23]_i_1_n_1 ,\x4_p_reg[23]_i_1_n_2 ,\x4_p_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(x3_p[23:20]),
        .O({\x4_p_reg[23]_i_1_n_4 ,\x4_p_reg[23]_i_1_n_5 ,\x4_p_reg[23]_i_1_n_6 ,\x4_p_reg[23]_i_1_n_7 }),
        .S({\x4_p[23]_i_2_n_0 ,\x4_p[23]_i_3_n_0 ,\x4_p[23]_i_4_n_0 ,\x4_p[23]_i_5_n_0 }));
  FDCE \x4_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[27]_i_1_n_7 ),
        .Q(x4_p[24]));
  FDCE \x4_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[27]_i_1_n_6 ),
        .Q(x4_p[25]));
  FDCE \x4_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[27]_i_1_n_5 ),
        .Q(x4_p[26]));
  FDCE \x4_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[27]_i_1_n_4 ),
        .Q(x4_p[27]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[27]_i_1 
       (.CI(\x4_p_reg[23]_i_1_n_0 ),
        .CO({\x4_p_reg[27]_i_1_n_0 ,\x4_p_reg[27]_i_1_n_1 ,\x4_p_reg[27]_i_1_n_2 ,\x4_p_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(x3_p[27:24]),
        .O({\x4_p_reg[27]_i_1_n_4 ,\x4_p_reg[27]_i_1_n_5 ,\x4_p_reg[27]_i_1_n_6 ,\x4_p_reg[27]_i_1_n_7 }),
        .S({\x4_p[27]_i_2_n_0 ,\x4_p[27]_i_3_n_0 ,\x4_p[27]_i_4_n_0 ,\x4_p[27]_i_5_n_0 }));
  FDCE \x4_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[31]_i_1_n_7 ),
        .Q(x4_p[28]));
  FDCE \x4_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[31]_i_1_n_6 ),
        .Q(x4_p[29]));
  FDCE \x4_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[31]_i_1_n_5 ),
        .Q(x4_p[30]));
  FDCE \x4_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[31]_i_1_n_4 ),
        .Q(x4_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[31]_i_1 
       (.CI(\x4_p_reg[27]_i_1_n_0 ),
        .CO({\NLW_x4_p_reg[31]_i_1_CO_UNCONNECTED [3],\x4_p_reg[31]_i_1_n_1 ,\x4_p_reg[31]_i_1_n_2 ,\x4_p_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,x3_p[30:28]}),
        .O({\x4_p_reg[31]_i_1_n_4 ,\x4_p_reg[31]_i_1_n_5 ,\x4_p_reg[31]_i_1_n_6 ,\x4_p_reg[31]_i_1_n_7 }),
        .S({\x4_p[31]_i_2_n_0 ,\x4_p[31]_i_3_n_0 ,\x4_p[31]_i_4_n_0 ,\x4_p[31]_i_5_n_0 }));
  FDCE \x4_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[7]_i_1__0_n_7 ),
        .Q(x4_p[4]));
  FDCE \x4_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[7]_i_1__0_n_6 ),
        .Q(x4_p[5]));
  FDCE \x4_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[7]_i_1__0_n_5 ),
        .Q(x4_p[6]));
  FDCE \x4_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[7]_i_1__0_n_4 ),
        .Q(x4_p[7]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[7]_i_1__0 
       (.CI(\x4_p_reg[7]_i_2__0_n_0 ),
        .CO({\x4_p_reg[7]_i_1__0_n_0 ,\x4_p_reg[7]_i_1__0_n_1 ,\x4_p_reg[7]_i_1__0_n_2 ,\x4_p_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(x3_p[7:4]),
        .O({\x4_p_reg[7]_i_1__0_n_4 ,\x4_p_reg[7]_i_1__0_n_5 ,\x4_p_reg[7]_i_1__0_n_6 ,\x4_p_reg[7]_i_1__0_n_7 }),
        .S({\x4_p[7]_i_3__0_n_0 ,\x4_p[7]_i_4__0_n_0 ,\x4_p[7]_i_5__0_n_0 ,\x4_p[7]_i_6__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[7]_i_2__0 
       (.CI(1'b0),
        .CO({\x4_p_reg[7]_i_2__0_n_0 ,\x4_p_reg[7]_i_2__0_n_1 ,\x4_p_reg[7]_i_2__0_n_2 ,\x4_p_reg[7]_i_2__0_n_3 }),
        .CYINIT(\x4_p[7]_i_7__0_n_0 ),
        .DI(x3_p[3:0]),
        .O(\NLW_x4_p_reg[7]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\x4_p[7]_i_8__0_n_0 ,\x4_p[7]_i_9__0_n_0 ,\x4_p[7]_i_10__0_n_0 ,\x4_p[7]_i_11__0_n_0 }));
  FDCE \x4_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[11]_i_1__0_n_7 ),
        .Q(x4_p[8]));
  FDCE \x4_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[11]_i_1__0_n_6 ),
        .Q(x4_p[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \y1_p[29]_i_1 
       (.I0(z0_p[31]),
        .O(\y1_p[29]_i_1_n_0 ));
  FDCE \y1_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\y1_p[29]_i_1_n_0 ),
        .Q(y1_p[29]));
  FDCE \y1_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0_p[31]),
        .Q(y1_p[31]));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[10]_i_2 
       (.I0(y1_p[29]),
        .I1(z1_p[31]),
        .O(\y2_p[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[10]_i_3 
       (.I0(y1_p[31]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[10]_i_4 
       (.I0(y1_p[29]),
        .I1(z1_p[31]),
        .O(\y2_p[10]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[10]_i_5 
       (.I0(y1_p[29]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[10]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[14]_i_2 
       (.I0(y1_p[31]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[14]_i_3 
       (.I0(y1_p[29]),
        .I1(z1_p[31]),
        .O(\y2_p[14]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[14]_i_4 
       (.I0(y1_p[29]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[14]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[14]_i_5 
       (.I0(y1_p[31]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[18]_i_2 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[18]_i_3 
       (.I0(y1_p[29]),
        .I1(z1_p[31]),
        .O(\y2_p[18]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[18]_i_4 
       (.I0(y1_p[29]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[18]_i_5 
       (.I0(y1_p[29]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[18]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[22]_i_2 
       (.I0(y1_p[29]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[22]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[22]_i_3 
       (.I0(y1_p[29]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[22]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[22]_i_4 
       (.I0(y1_p[31]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[22]_i_5 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[26]_i_2 
       (.I0(y1_p[29]),
        .I1(z1_p[31]),
        .O(\y2_p[26]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[26]_i_3 
       (.I0(y1_p[29]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[26]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[26]_i_4 
       (.I0(y1_p[31]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[26]_i_5 
       (.I0(y1_p[29]),
        .I1(z1_p[31]),
        .O(\y2_p[26]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \y2_p[2]_i_2__1 
       (.I0(z1_p[31]),
        .O(\y2_p[2]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[2]_i_3 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[2]_i_4 
       (.I0(y1_p[29]),
        .I1(z1_p[31]),
        .O(\y2_p[2]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \y2_p[2]_i_5 
       (.I0(z1_p[31]),
        .O(\y2_p[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[30]_i_2 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[30]_i_3 
       (.I0(y1_p[29]),
        .I1(z1_p[31]),
        .O(\y2_p[30]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[30]_i_4 
       (.I0(y1_p[31]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[30]_i_5 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[30]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[31]_i_2 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[6]_i_2 
       (.I0(y1_p[31]),
        .I1(x1_p),
        .I2(z1_p[31]),
        .O(\y2_p[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[6]_i_3 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[6]_i_4 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[6]_i_5 
       (.I0(y1_p[31]),
        .I1(z1_p[31]),
        .O(\y2_p[6]_i_5_n_0 ));
  FDCE \y2_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[0]),
        .Q(y2_p[0]));
  FDCE \y2_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[10]),
        .Q(y2_p[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[10]_i_1 
       (.CI(\y2_p_reg[6]_i_1_n_0 ),
        .CO({\y2_p_reg[10]_i_1_n_0 ,\y2_p_reg[10]_i_1_n_1 ,\y2_p_reg[10]_i_1_n_2 ,\y2_p_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({y1_p[29],y1_p[31],y1_p[29],y1_p[29]}),
        .O(y2[10:7]),
        .S({\y2_p[10]_i_2_n_0 ,\y2_p[10]_i_3_n_0 ,\y2_p[10]_i_4_n_0 ,\y2_p[10]_i_5_n_0 }));
  FDCE \y2_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[11]),
        .Q(y2_p[11]));
  FDCE \y2_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[12]),
        .Q(y2_p[12]));
  FDCE \y2_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[13]),
        .Q(y2_p[13]));
  FDCE \y2_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[14]),
        .Q(y2_p[14]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[14]_i_1 
       (.CI(\y2_p_reg[10]_i_1_n_0 ),
        .CO({\y2_p_reg[14]_i_1_n_0 ,\y2_p_reg[14]_i_1_n_1 ,\y2_p_reg[14]_i_1_n_2 ,\y2_p_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({y1_p[31],y1_p[29],y1_p[29],y1_p[31]}),
        .O(y2[14:11]),
        .S({\y2_p[14]_i_2_n_0 ,\y2_p[14]_i_3_n_0 ,\y2_p[14]_i_4_n_0 ,\y2_p[14]_i_5_n_0 }));
  FDCE \y2_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[15]),
        .Q(y2_p[15]));
  FDCE \y2_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[16]),
        .Q(y2_p[16]));
  FDCE \y2_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[17]),
        .Q(y2_p[17]));
  FDCE \y2_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[18]),
        .Q(y2_p[18]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[18]_i_1 
       (.CI(\y2_p_reg[14]_i_1_n_0 ),
        .CO({\y2_p_reg[18]_i_1_n_0 ,\y2_p_reg[18]_i_1_n_1 ,\y2_p_reg[18]_i_1_n_2 ,\y2_p_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({y1_p[31],y1_p[29],y1_p[29],y1_p[29]}),
        .O(y2[18:15]),
        .S({\y2_p[18]_i_2_n_0 ,\y2_p[18]_i_3_n_0 ,\y2_p[18]_i_4_n_0 ,\y2_p[18]_i_5_n_0 }));
  FDCE \y2_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[19]),
        .Q(y2_p[19]));
  FDCE \y2_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[1]),
        .Q(y2_p[1]));
  FDCE \y2_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[20]),
        .Q(y2_p[20]));
  FDCE \y2_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[21]),
        .Q(y2_p[21]));
  FDCE \y2_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[22]),
        .Q(y2_p[22]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[22]_i_1 
       (.CI(\y2_p_reg[18]_i_1_n_0 ),
        .CO({\y2_p_reg[22]_i_1_n_0 ,\y2_p_reg[22]_i_1_n_1 ,\y2_p_reg[22]_i_1_n_2 ,\y2_p_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({y1_p[29],y1_p[29],y1_p[31],y1_p[31]}),
        .O(y2[22:19]),
        .S({\y2_p[22]_i_2_n_0 ,\y2_p[22]_i_3_n_0 ,\y2_p[22]_i_4_n_0 ,\y2_p[22]_i_5_n_0 }));
  FDCE \y2_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[23]),
        .Q(y2_p[23]));
  FDCE \y2_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[24]),
        .Q(y2_p[24]));
  FDCE \y2_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[25]),
        .Q(y2_p[25]));
  FDCE \y2_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[26]),
        .Q(y2_p[26]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[26]_i_1 
       (.CI(\y2_p_reg[22]_i_1_n_0 ),
        .CO({\y2_p_reg[26]_i_1_n_0 ,\y2_p_reg[26]_i_1_n_1 ,\y2_p_reg[26]_i_1_n_2 ,\y2_p_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({y1_p[29],y1_p[29],y1_p[31],y1_p[29]}),
        .O(y2[26:23]),
        .S({\y2_p[26]_i_2_n_0 ,\y2_p[26]_i_3_n_0 ,\y2_p[26]_i_4_n_0 ,\y2_p[26]_i_5_n_0 }));
  FDCE \y2_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[27]),
        .Q(y2_p[27]));
  FDCE \y2_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[28]),
        .Q(y2_p[28]));
  FDCE \y2_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[29]),
        .Q(y2_p[29]));
  FDCE \y2_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[2]),
        .Q(y2_p[2]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\y2_p_reg[2]_i_1_n_0 ,\y2_p_reg[2]_i_1_n_1 ,\y2_p_reg[2]_i_1_n_2 ,\y2_p_reg[2]_i_1_n_3 }),
        .CYINIT(\y2_p[2]_i_2__1_n_0 ),
        .DI({y1_p[31],y1_p[29],x1_p,1'b0}),
        .O({y2[2:0],\NLW_y2_p_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\y2_p[2]_i_3_n_0 ,\y2_p[2]_i_4_n_0 ,\y2_p[2]_i_5_n_0 ,1'b1}));
  FDCE \y2_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[30]),
        .Q(y2_p[30]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[30]_i_1 
       (.CI(\y2_p_reg[26]_i_1_n_0 ),
        .CO({\y2_p_reg[30]_i_1_n_0 ,\y2_p_reg[30]_i_1_n_1 ,\y2_p_reg[30]_i_1_n_2 ,\y2_p_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({y1_p[31],y1_p[29],y1_p[31],y1_p[31]}),
        .O(y2[30:27]),
        .S({\y2_p[30]_i_2_n_0 ,\y2_p[30]_i_3_n_0 ,\y2_p[30]_i_4_n_0 ,\y2_p[30]_i_5_n_0 }));
  FDCE \y2_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[31]),
        .Q(y2_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[31]_i_1 
       (.CI(\y2_p_reg[30]_i_1_n_0 ),
        .CO(\NLW_y2_p_reg[31]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y2_p_reg[31]_i_1_O_UNCONNECTED [3:1],y2[31]}),
        .S({1'b0,1'b0,1'b0,\y2_p[31]_i_2_n_0 }));
  FDCE \y2_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[3]),
        .Q(y2_p[3]));
  FDCE \y2_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[4]),
        .Q(y2_p[4]));
  FDCE \y2_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[5]),
        .Q(y2_p[5]));
  FDCE \y2_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[6]),
        .Q(y2_p[6]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[6]_i_1 
       (.CI(\y2_p_reg[2]_i_1_n_0 ),
        .CO({\y2_p_reg[6]_i_1_n_0 ,\y2_p_reg[6]_i_1_n_1 ,\y2_p_reg[6]_i_1_n_2 ,\y2_p_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({y1_p[31],y1_p[31],y1_p[31],y1_p[31]}),
        .O(y2[6:3]),
        .S({\y2_p[6]_i_2_n_0 ,\y2_p[6]_i_3_n_0 ,\y2_p[6]_i_4_n_0 ,\y2_p[6]_i_5_n_0 }));
  FDCE \y2_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[7]),
        .Q(y2_p[7]));
  FDCE \y2_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[8]),
        .Q(y2_p[8]));
  FDCE \y2_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[9]),
        .Q(y2_p[9]));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[10]_i_2 
       (.I0(y2_p[10]),
        .I1(\x2_p_reg_n_0_[12] ),
        .I2(z2_p[31]),
        .O(\y3_p[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[10]_i_3 
       (.I0(y2_p[9]),
        .I1(\x2_p_reg_n_0_[11] ),
        .I2(z2_p[31]),
        .O(\y3_p[10]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[10]_i_4 
       (.I0(y2_p[8]),
        .I1(\x2_p_reg_n_0_[10] ),
        .I2(z2_p[31]),
        .O(\y3_p[10]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[10]_i_5 
       (.I0(y2_p[7]),
        .I1(\x2_p_reg_n_0_[9] ),
        .I2(z2_p[31]),
        .O(\y3_p[10]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[14]_i_2 
       (.I0(y2_p[14]),
        .I1(\x2_p_reg_n_0_[16] ),
        .I2(z2_p[31]),
        .O(\y3_p[14]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[14]_i_3 
       (.I0(y2_p[13]),
        .I1(\x2_p_reg_n_0_[15] ),
        .I2(z2_p[31]),
        .O(\y3_p[14]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[14]_i_4 
       (.I0(y2_p[12]),
        .I1(\x2_p_reg_n_0_[14] ),
        .I2(z2_p[31]),
        .O(\y3_p[14]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[14]_i_5 
       (.I0(y2_p[11]),
        .I1(\x2_p_reg_n_0_[13] ),
        .I2(z2_p[31]),
        .O(\y3_p[14]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[18]_i_2 
       (.I0(y2_p[18]),
        .I1(\x2_p_reg_n_0_[20] ),
        .I2(z2_p[31]),
        .O(\y3_p[18]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[18]_i_3 
       (.I0(y2_p[17]),
        .I1(\x2_p_reg_n_0_[19] ),
        .I2(z2_p[31]),
        .O(\y3_p[18]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[18]_i_4 
       (.I0(y2_p[16]),
        .I1(\x2_p_reg_n_0_[18] ),
        .I2(z2_p[31]),
        .O(\y3_p[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[18]_i_5 
       (.I0(y2_p[15]),
        .I1(\x2_p_reg_n_0_[17] ),
        .I2(z2_p[31]),
        .O(\y3_p[18]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[22]_i_2 
       (.I0(y2_p[22]),
        .I1(\x2_p_reg_n_0_[24] ),
        .I2(z2_p[31]),
        .O(\y3_p[22]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[22]_i_3 
       (.I0(y2_p[21]),
        .I1(\x2_p_reg_n_0_[23] ),
        .I2(z2_p[31]),
        .O(\y3_p[22]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[22]_i_4 
       (.I0(y2_p[20]),
        .I1(\x2_p_reg_n_0_[22] ),
        .I2(z2_p[31]),
        .O(\y3_p[22]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[22]_i_5 
       (.I0(y2_p[19]),
        .I1(\x2_p_reg_n_0_[21] ),
        .I2(z2_p[31]),
        .O(\y3_p[22]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[26]_i_2 
       (.I0(y2_p[26]),
        .I1(\x2_p_reg_n_0_[28] ),
        .I2(z2_p[31]),
        .O(\y3_p[26]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[26]_i_3 
       (.I0(y2_p[25]),
        .I1(\x2_p_reg_n_0_[27] ),
        .I2(z2_p[31]),
        .O(\y3_p[26]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[26]_i_4 
       (.I0(y2_p[24]),
        .I1(\x2_p_reg_n_0_[26] ),
        .I2(z2_p[31]),
        .O(\y3_p[26]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[26]_i_5 
       (.I0(y2_p[23]),
        .I1(\x2_p_reg_n_0_[25] ),
        .I2(z2_p[31]),
        .O(\y3_p[26]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \y3_p[2]_i_2__1 
       (.I0(z2_p[31]),
        .O(\y3_p[2]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[2]_i_3 
       (.I0(y2_p[2]),
        .I1(\x2_p_reg_n_0_[4] ),
        .I2(z2_p[31]),
        .O(\y3_p[2]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[2]_i_4 
       (.I0(y2_p[1]),
        .I1(\x2_p_reg_n_0_[3] ),
        .I2(z2_p[31]),
        .O(\y3_p[2]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[2]_i_5 
       (.I0(y2_p[0]),
        .I1(\x2_p_reg_n_0_[2] ),
        .I2(z2_p[31]),
        .O(\y3_p[2]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[30]_i_2 
       (.I0(y2_p[30]),
        .I1(B0),
        .I2(z2_p[31]),
        .O(\y3_p[30]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[30]_i_3 
       (.I0(y2_p[29]),
        .I1(B0),
        .I2(z2_p[31]),
        .O(\y3_p[30]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[30]_i_4 
       (.I0(y2_p[28]),
        .I1(\x2_p_reg_n_0_[30] ),
        .I2(z2_p[31]),
        .O(\y3_p[30]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[30]_i_5 
       (.I0(y2_p[27]),
        .I1(\x2_p_reg_n_0_[29] ),
        .I2(z2_p[31]),
        .O(\y3_p[30]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[31]_i_2 
       (.I0(y2_p[31]),
        .I1(B0),
        .I2(z2_p[31]),
        .O(\y3_p[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[6]_i_2 
       (.I0(y2_p[6]),
        .I1(\x2_p_reg_n_0_[8] ),
        .I2(z2_p[31]),
        .O(\y3_p[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[6]_i_3 
       (.I0(y2_p[5]),
        .I1(\x2_p_reg_n_0_[7] ),
        .I2(z2_p[31]),
        .O(\y3_p[6]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[6]_i_4 
       (.I0(y2_p[4]),
        .I1(\x2_p_reg_n_0_[6] ),
        .I2(z2_p[31]),
        .O(\y3_p[6]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[6]_i_5 
       (.I0(y2_p[3]),
        .I1(\x2_p_reg_n_0_[5] ),
        .I2(z2_p[31]),
        .O(\y3_p[6]_i_5_n_0 ));
  FDCE \y3_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[0]),
        .Q(y3_p[0]));
  FDCE \y3_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[10]),
        .Q(y3_p[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[10]_i_1 
       (.CI(\y3_p_reg[6]_i_1_n_0 ),
        .CO({\y3_p_reg[10]_i_1_n_0 ,\y3_p_reg[10]_i_1_n_1 ,\y3_p_reg[10]_i_1_n_2 ,\y3_p_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(y2_p[10:7]),
        .O(y3[10:7]),
        .S({\y3_p[10]_i_2_n_0 ,\y3_p[10]_i_3_n_0 ,\y3_p[10]_i_4_n_0 ,\y3_p[10]_i_5_n_0 }));
  FDCE \y3_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[11]),
        .Q(y3_p[11]));
  FDCE \y3_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[12]),
        .Q(y3_p[12]));
  FDCE \y3_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[13]),
        .Q(y3_p[13]));
  FDCE \y3_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[14]),
        .Q(y3_p[14]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[14]_i_1 
       (.CI(\y3_p_reg[10]_i_1_n_0 ),
        .CO({\y3_p_reg[14]_i_1_n_0 ,\y3_p_reg[14]_i_1_n_1 ,\y3_p_reg[14]_i_1_n_2 ,\y3_p_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(y2_p[14:11]),
        .O(y3[14:11]),
        .S({\y3_p[14]_i_2_n_0 ,\y3_p[14]_i_3_n_0 ,\y3_p[14]_i_4_n_0 ,\y3_p[14]_i_5_n_0 }));
  FDCE \y3_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[15]),
        .Q(y3_p[15]));
  FDCE \y3_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[16]),
        .Q(y3_p[16]));
  FDCE \y3_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[17]),
        .Q(y3_p[17]));
  FDCE \y3_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[18]),
        .Q(y3_p[18]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[18]_i_1 
       (.CI(\y3_p_reg[14]_i_1_n_0 ),
        .CO({\y3_p_reg[18]_i_1_n_0 ,\y3_p_reg[18]_i_1_n_1 ,\y3_p_reg[18]_i_1_n_2 ,\y3_p_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(y2_p[18:15]),
        .O(y3[18:15]),
        .S({\y3_p[18]_i_2_n_0 ,\y3_p[18]_i_3_n_0 ,\y3_p[18]_i_4_n_0 ,\y3_p[18]_i_5_n_0 }));
  FDCE \y3_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[19]),
        .Q(y3_p[19]));
  FDCE \y3_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[1]),
        .Q(y3_p[1]));
  FDCE \y3_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[20]),
        .Q(y3_p[20]));
  FDCE \y3_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[21]),
        .Q(y3_p[21]));
  FDCE \y3_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[22]),
        .Q(y3_p[22]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[22]_i_1 
       (.CI(\y3_p_reg[18]_i_1_n_0 ),
        .CO({\y3_p_reg[22]_i_1_n_0 ,\y3_p_reg[22]_i_1_n_1 ,\y3_p_reg[22]_i_1_n_2 ,\y3_p_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(y2_p[22:19]),
        .O(y3[22:19]),
        .S({\y3_p[22]_i_2_n_0 ,\y3_p[22]_i_3_n_0 ,\y3_p[22]_i_4_n_0 ,\y3_p[22]_i_5_n_0 }));
  FDCE \y3_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[23]),
        .Q(y3_p[23]));
  FDCE \y3_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[24]),
        .Q(y3_p[24]));
  FDCE \y3_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[25]),
        .Q(y3_p[25]));
  FDCE \y3_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[26]),
        .Q(y3_p[26]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[26]_i_1 
       (.CI(\y3_p_reg[22]_i_1_n_0 ),
        .CO({\y3_p_reg[26]_i_1_n_0 ,\y3_p_reg[26]_i_1_n_1 ,\y3_p_reg[26]_i_1_n_2 ,\y3_p_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(y2_p[26:23]),
        .O(y3[26:23]),
        .S({\y3_p[26]_i_2_n_0 ,\y3_p[26]_i_3_n_0 ,\y3_p[26]_i_4_n_0 ,\y3_p[26]_i_5_n_0 }));
  FDCE \y3_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[27]),
        .Q(y3_p[27]));
  FDCE \y3_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[28]),
        .Q(y3_p[28]));
  FDCE \y3_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[29]),
        .Q(y3_p[29]));
  FDCE \y3_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[2]),
        .Q(y3_p[2]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\y3_p_reg[2]_i_1_n_0 ,\y3_p_reg[2]_i_1_n_1 ,\y3_p_reg[2]_i_1_n_2 ,\y3_p_reg[2]_i_1_n_3 }),
        .CYINIT(\y3_p[2]_i_2__1_n_0 ),
        .DI({y2_p[2:0],1'b0}),
        .O({y3[2:0],\NLW_y3_p_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\y3_p[2]_i_3_n_0 ,\y3_p[2]_i_4_n_0 ,\y3_p[2]_i_5_n_0 ,1'b1}));
  FDCE \y3_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[30]),
        .Q(y3_p[30]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[30]_i_1 
       (.CI(\y3_p_reg[26]_i_1_n_0 ),
        .CO({\y3_p_reg[30]_i_1_n_0 ,\y3_p_reg[30]_i_1_n_1 ,\y3_p_reg[30]_i_1_n_2 ,\y3_p_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(y2_p[30:27]),
        .O(y3[30:27]),
        .S({\y3_p[30]_i_2_n_0 ,\y3_p[30]_i_3_n_0 ,\y3_p[30]_i_4_n_0 ,\y3_p[30]_i_5_n_0 }));
  FDCE \y3_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[31]),
        .Q(y3_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[31]_i_1 
       (.CI(\y3_p_reg[30]_i_1_n_0 ),
        .CO(\NLW_y3_p_reg[31]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y3_p_reg[31]_i_1_O_UNCONNECTED [3:1],y3[31]}),
        .S({1'b0,1'b0,1'b0,\y3_p[31]_i_2_n_0 }));
  FDCE \y3_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[3]),
        .Q(y3_p[3]));
  FDCE \y3_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[4]),
        .Q(y3_p[4]));
  FDCE \y3_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[5]),
        .Q(y3_p[5]));
  FDCE \y3_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[6]),
        .Q(y3_p[6]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[6]_i_1 
       (.CI(\y3_p_reg[2]_i_1_n_0 ),
        .CO({\y3_p_reg[6]_i_1_n_0 ,\y3_p_reg[6]_i_1_n_1 ,\y3_p_reg[6]_i_1_n_2 ,\y3_p_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(y2_p[6:3]),
        .O(y3[6:3]),
        .S({\y3_p[6]_i_2_n_0 ,\y3_p[6]_i_3_n_0 ,\y3_p[6]_i_4_n_0 ,\y3_p[6]_i_5_n_0 }));
  FDCE \y3_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[7]),
        .Q(y3_p[7]));
  FDCE \y3_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[8]),
        .Q(y3_p[8]));
  FDCE \y3_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[9]),
        .Q(y3_p[9]));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[10]_i_2 
       (.I0(y3_p[10]),
        .I1(x3_p[13]),
        .I2(z3_p[31]),
        .O(\y4_p[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[10]_i_3 
       (.I0(y3_p[9]),
        .I1(x3_p[12]),
        .I2(z3_p[31]),
        .O(\y4_p[10]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[10]_i_4 
       (.I0(y3_p[8]),
        .I1(x3_p[11]),
        .I2(z3_p[31]),
        .O(\y4_p[10]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[10]_i_5 
       (.I0(y3_p[7]),
        .I1(x3_p[10]),
        .I2(z3_p[31]),
        .O(\y4_p[10]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[14]_i_2 
       (.I0(y3_p[14]),
        .I1(x3_p[17]),
        .I2(z3_p[31]),
        .O(\y4_p[14]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[14]_i_3 
       (.I0(y3_p[13]),
        .I1(x3_p[16]),
        .I2(z3_p[31]),
        .O(\y4_p[14]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[14]_i_4 
       (.I0(y3_p[12]),
        .I1(x3_p[15]),
        .I2(z3_p[31]),
        .O(\y4_p[14]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[14]_i_5 
       (.I0(y3_p[11]),
        .I1(x3_p[14]),
        .I2(z3_p[31]),
        .O(\y4_p[14]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[18]_i_2 
       (.I0(y3_p[18]),
        .I1(x3_p[21]),
        .I2(z3_p[31]),
        .O(\y4_p[18]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[18]_i_3 
       (.I0(y3_p[17]),
        .I1(x3_p[20]),
        .I2(z3_p[31]),
        .O(\y4_p[18]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[18]_i_4 
       (.I0(y3_p[16]),
        .I1(x3_p[19]),
        .I2(z3_p[31]),
        .O(\y4_p[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[18]_i_5 
       (.I0(y3_p[15]),
        .I1(x3_p[18]),
        .I2(z3_p[31]),
        .O(\y4_p[18]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[22]_i_2 
       (.I0(y3_p[22]),
        .I1(x3_p[25]),
        .I2(z3_p[31]),
        .O(\y4_p[22]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[22]_i_3 
       (.I0(y3_p[21]),
        .I1(x3_p[24]),
        .I2(z3_p[31]),
        .O(\y4_p[22]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[22]_i_4 
       (.I0(y3_p[20]),
        .I1(x3_p[23]),
        .I2(z3_p[31]),
        .O(\y4_p[22]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[22]_i_5 
       (.I0(y3_p[19]),
        .I1(x3_p[22]),
        .I2(z3_p[31]),
        .O(\y4_p[22]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[26]_i_2 
       (.I0(y3_p[26]),
        .I1(x3_p[29]),
        .I2(z3_p[31]),
        .O(\y4_p[26]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[26]_i_3 
       (.I0(y3_p[25]),
        .I1(x3_p[28]),
        .I2(z3_p[31]),
        .O(\y4_p[26]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[26]_i_4 
       (.I0(y3_p[24]),
        .I1(x3_p[27]),
        .I2(z3_p[31]),
        .O(\y4_p[26]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[26]_i_5 
       (.I0(y3_p[23]),
        .I1(x3_p[26]),
        .I2(z3_p[31]),
        .O(\y4_p[26]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \y4_p[2]_i_2 
       (.I0(z3_p[31]),
        .O(\y4_p[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[2]_i_3 
       (.I0(y3_p[2]),
        .I1(x3_p[5]),
        .I2(z3_p[31]),
        .O(\y4_p[2]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[2]_i_4 
       (.I0(y3_p[1]),
        .I1(x3_p[4]),
        .I2(z3_p[31]),
        .O(\y4_p[2]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[2]_i_5 
       (.I0(y3_p[0]),
        .I1(x3_p[3]),
        .I2(z3_p[31]),
        .O(\y4_p[2]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[30]_i_2 
       (.I0(y3_p[30]),
        .I1(x3_p[31]),
        .I2(z3_p[31]),
        .O(\y4_p[30]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[30]_i_3 
       (.I0(y3_p[29]),
        .I1(x3_p[31]),
        .I2(z3_p[31]),
        .O(\y4_p[30]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[30]_i_4 
       (.I0(y3_p[28]),
        .I1(x3_p[31]),
        .I2(z3_p[31]),
        .O(\y4_p[30]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[30]_i_5 
       (.I0(y3_p[27]),
        .I1(x3_p[30]),
        .I2(z3_p[31]),
        .O(\y4_p[30]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[31]_i_2 
       (.I0(y3_p[31]),
        .I1(x3_p[31]),
        .I2(z3_p[31]),
        .O(\y4_p[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[6]_i_2 
       (.I0(y3_p[6]),
        .I1(x3_p[9]),
        .I2(z3_p[31]),
        .O(\y4_p[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[6]_i_3 
       (.I0(y3_p[5]),
        .I1(x3_p[8]),
        .I2(z3_p[31]),
        .O(\y4_p[6]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[6]_i_4 
       (.I0(y3_p[4]),
        .I1(x3_p[7]),
        .I2(z3_p[31]),
        .O(\y4_p[6]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[6]_i_5 
       (.I0(y3_p[3]),
        .I1(x3_p[6]),
        .I2(z3_p[31]),
        .O(\y4_p[6]_i_5_n_0 ));
  FDCE \y4_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[0]),
        .Q(y4_p[0]));
  FDCE \y4_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[10]),
        .Q(y4_p[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[10]_i_1 
       (.CI(\y4_p_reg[6]_i_1_n_0 ),
        .CO({\y4_p_reg[10]_i_1_n_0 ,\y4_p_reg[10]_i_1_n_1 ,\y4_p_reg[10]_i_1_n_2 ,\y4_p_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(y3_p[10:7]),
        .O(y4[10:7]),
        .S({\y4_p[10]_i_2_n_0 ,\y4_p[10]_i_3_n_0 ,\y4_p[10]_i_4_n_0 ,\y4_p[10]_i_5_n_0 }));
  FDCE \y4_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[11]),
        .Q(y4_p[11]));
  FDCE \y4_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[12]),
        .Q(y4_p[12]));
  FDCE \y4_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[13]),
        .Q(y4_p[13]));
  FDCE \y4_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[14]),
        .Q(y4_p[14]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[14]_i_1 
       (.CI(\y4_p_reg[10]_i_1_n_0 ),
        .CO({\y4_p_reg[14]_i_1_n_0 ,\y4_p_reg[14]_i_1_n_1 ,\y4_p_reg[14]_i_1_n_2 ,\y4_p_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(y3_p[14:11]),
        .O(y4[14:11]),
        .S({\y4_p[14]_i_2_n_0 ,\y4_p[14]_i_3_n_0 ,\y4_p[14]_i_4_n_0 ,\y4_p[14]_i_5_n_0 }));
  FDCE \y4_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[15]),
        .Q(y4_p[15]));
  FDCE \y4_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[16]),
        .Q(y4_p[16]));
  FDCE \y4_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[17]),
        .Q(y4_p[17]));
  FDCE \y4_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[18]),
        .Q(y4_p[18]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[18]_i_1 
       (.CI(\y4_p_reg[14]_i_1_n_0 ),
        .CO({\y4_p_reg[18]_i_1_n_0 ,\y4_p_reg[18]_i_1_n_1 ,\y4_p_reg[18]_i_1_n_2 ,\y4_p_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(y3_p[18:15]),
        .O(y4[18:15]),
        .S({\y4_p[18]_i_2_n_0 ,\y4_p[18]_i_3_n_0 ,\y4_p[18]_i_4_n_0 ,\y4_p[18]_i_5_n_0 }));
  FDCE \y4_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[19]),
        .Q(y4_p[19]));
  FDCE \y4_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[1]),
        .Q(y4_p[1]));
  FDCE \y4_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[20]),
        .Q(y4_p[20]));
  FDCE \y4_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[21]),
        .Q(y4_p[21]));
  FDCE \y4_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[22]),
        .Q(y4_p[22]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[22]_i_1 
       (.CI(\y4_p_reg[18]_i_1_n_0 ),
        .CO({\y4_p_reg[22]_i_1_n_0 ,\y4_p_reg[22]_i_1_n_1 ,\y4_p_reg[22]_i_1_n_2 ,\y4_p_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(y3_p[22:19]),
        .O(y4[22:19]),
        .S({\y4_p[22]_i_2_n_0 ,\y4_p[22]_i_3_n_0 ,\y4_p[22]_i_4_n_0 ,\y4_p[22]_i_5_n_0 }));
  FDCE \y4_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[23]),
        .Q(y4_p[23]));
  FDCE \y4_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[24]),
        .Q(y4_p[24]));
  FDCE \y4_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[25]),
        .Q(y4_p[25]));
  FDCE \y4_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[26]),
        .Q(y4_p[26]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[26]_i_1 
       (.CI(\y4_p_reg[22]_i_1_n_0 ),
        .CO({\y4_p_reg[26]_i_1_n_0 ,\y4_p_reg[26]_i_1_n_1 ,\y4_p_reg[26]_i_1_n_2 ,\y4_p_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(y3_p[26:23]),
        .O(y4[26:23]),
        .S({\y4_p[26]_i_2_n_0 ,\y4_p[26]_i_3_n_0 ,\y4_p[26]_i_4_n_0 ,\y4_p[26]_i_5_n_0 }));
  FDCE \y4_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[27]),
        .Q(y4_p[27]));
  FDCE \y4_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[28]),
        .Q(y4_p[28]));
  FDCE \y4_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[29]),
        .Q(y4_p[29]));
  FDCE \y4_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[2]),
        .Q(y4_p[2]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\y4_p_reg[2]_i_1_n_0 ,\y4_p_reg[2]_i_1_n_1 ,\y4_p_reg[2]_i_1_n_2 ,\y4_p_reg[2]_i_1_n_3 }),
        .CYINIT(\y4_p[2]_i_2_n_0 ),
        .DI({y3_p[2:0],1'b0}),
        .O({y4[2:0],\NLW_y4_p_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\y4_p[2]_i_3_n_0 ,\y4_p[2]_i_4_n_0 ,\y4_p[2]_i_5_n_0 ,1'b1}));
  FDCE \y4_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[30]),
        .Q(y4_p[30]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[30]_i_1 
       (.CI(\y4_p_reg[26]_i_1_n_0 ),
        .CO({\y4_p_reg[30]_i_1_n_0 ,\y4_p_reg[30]_i_1_n_1 ,\y4_p_reg[30]_i_1_n_2 ,\y4_p_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(y3_p[30:27]),
        .O(y4[30:27]),
        .S({\y4_p[30]_i_2_n_0 ,\y4_p[30]_i_3_n_0 ,\y4_p[30]_i_4_n_0 ,\y4_p[30]_i_5_n_0 }));
  FDCE \y4_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[31]),
        .Q(y4_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[31]_i_1 
       (.CI(\y4_p_reg[30]_i_1_n_0 ),
        .CO(\NLW_y4_p_reg[31]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y4_p_reg[31]_i_1_O_UNCONNECTED [3:1],y4[31]}),
        .S({1'b0,1'b0,1'b0,\y4_p[31]_i_2_n_0 }));
  FDCE \y4_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[3]),
        .Q(y4_p[3]));
  FDCE \y4_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[4]),
        .Q(y4_p[4]));
  FDCE \y4_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[5]),
        .Q(y4_p[5]));
  FDCE \y4_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[6]),
        .Q(y4_p[6]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[6]_i_1 
       (.CI(\y4_p_reg[2]_i_1_n_0 ),
        .CO({\y4_p_reg[6]_i_1_n_0 ,\y4_p_reg[6]_i_1_n_1 ,\y4_p_reg[6]_i_1_n_2 ,\y4_p_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(y3_p[6:3]),
        .O(y4[6:3]),
        .S({\y4_p[6]_i_2_n_0 ,\y4_p[6]_i_3_n_0 ,\y4_p[6]_i_4_n_0 ,\y4_p[6]_i_5_n_0 }));
  FDCE \y4_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[7]),
        .Q(y4_p[7]));
  FDCE \y4_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[8]),
        .Q(y4_p[8]));
  FDCE \y4_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[9]),
        .Q(y4_p[9]));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[10]_i_2 
       (.I0(y4_p[10]),
        .I1(x4_p[14]),
        .I2(z4_p),
        .O(\y5_p[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[10]_i_3 
       (.I0(y4_p[9]),
        .I1(x4_p[13]),
        .I2(z4_p),
        .O(\y5_p[10]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[10]_i_4 
       (.I0(y4_p[8]),
        .I1(x4_p[12]),
        .I2(z4_p),
        .O(\y5_p[10]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[10]_i_5 
       (.I0(y4_p[7]),
        .I1(x4_p[11]),
        .I2(z4_p),
        .O(\y5_p[10]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[14]_i_2 
       (.I0(y4_p[14]),
        .I1(x4_p[18]),
        .I2(z4_p),
        .O(\y5_p[14]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[14]_i_3 
       (.I0(y4_p[13]),
        .I1(x4_p[17]),
        .I2(z4_p),
        .O(\y5_p[14]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[14]_i_4 
       (.I0(y4_p[12]),
        .I1(x4_p[16]),
        .I2(z4_p),
        .O(\y5_p[14]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[14]_i_5 
       (.I0(y4_p[11]),
        .I1(x4_p[15]),
        .I2(z4_p),
        .O(\y5_p[14]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[18]_i_2 
       (.I0(y4_p[18]),
        .I1(x4_p[22]),
        .I2(z4_p),
        .O(\y5_p[18]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[18]_i_3 
       (.I0(y4_p[17]),
        .I1(x4_p[21]),
        .I2(z4_p),
        .O(\y5_p[18]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[18]_i_4 
       (.I0(y4_p[16]),
        .I1(x4_p[20]),
        .I2(z4_p),
        .O(\y5_p[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[18]_i_5 
       (.I0(y4_p[15]),
        .I1(x4_p[19]),
        .I2(z4_p),
        .O(\y5_p[18]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[22]_i_2 
       (.I0(y4_p[22]),
        .I1(x4_p[26]),
        .I2(z4_p),
        .O(\y5_p[22]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[22]_i_3 
       (.I0(y4_p[21]),
        .I1(x4_p[25]),
        .I2(z4_p),
        .O(\y5_p[22]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[22]_i_4 
       (.I0(y4_p[20]),
        .I1(x4_p[24]),
        .I2(z4_p),
        .O(\y5_p[22]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[22]_i_5 
       (.I0(y4_p[19]),
        .I1(x4_p[23]),
        .I2(z4_p),
        .O(\y5_p[22]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[26]_i_2 
       (.I0(y4_p[26]),
        .I1(x4_p[30]),
        .I2(z4_p),
        .O(\y5_p[26]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[26]_i_3 
       (.I0(y4_p[25]),
        .I1(x4_p[29]),
        .I2(z4_p),
        .O(\y5_p[26]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[26]_i_4 
       (.I0(y4_p[24]),
        .I1(x4_p[28]),
        .I2(z4_p),
        .O(\y5_p[26]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[26]_i_5 
       (.I0(y4_p[23]),
        .I1(x4_p[27]),
        .I2(z4_p),
        .O(\y5_p[26]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \y5_p[2]_i_2 
       (.I0(z4_p),
        .O(\y5_p[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[2]_i_3 
       (.I0(y4_p[2]),
        .I1(x4_p[6]),
        .I2(z4_p),
        .O(\y5_p[2]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[2]_i_4 
       (.I0(y4_p[1]),
        .I1(x4_p[5]),
        .I2(z4_p),
        .O(\y5_p[2]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[2]_i_5 
       (.I0(y4_p[0]),
        .I1(x4_p[4]),
        .I2(z4_p),
        .O(\y5_p[2]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[30]_i_2 
       (.I0(y4_p[30]),
        .I1(x4_p[31]),
        .I2(z4_p),
        .O(\y5_p[30]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[30]_i_3 
       (.I0(y4_p[29]),
        .I1(x4_p[31]),
        .I2(z4_p),
        .O(\y5_p[30]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[30]_i_4 
       (.I0(y4_p[28]),
        .I1(x4_p[31]),
        .I2(z4_p),
        .O(\y5_p[30]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[30]_i_5 
       (.I0(y4_p[27]),
        .I1(x4_p[31]),
        .I2(z4_p),
        .O(\y5_p[30]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[31]_i_2 
       (.I0(y4_p[31]),
        .I1(x4_p[31]),
        .I2(z4_p),
        .O(\y5_p[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[6]_i_2 
       (.I0(y4_p[6]),
        .I1(x4_p[10]),
        .I2(z4_p),
        .O(\y5_p[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[6]_i_3 
       (.I0(y4_p[5]),
        .I1(x4_p[9]),
        .I2(z4_p),
        .O(\y5_p[6]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[6]_i_4 
       (.I0(y4_p[4]),
        .I1(x4_p[8]),
        .I2(z4_p),
        .O(\y5_p[6]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[6]_i_5 
       (.I0(y4_p[3]),
        .I1(x4_p[7]),
        .I2(z4_p),
        .O(\y5_p[6]_i_5_n_0 ));
  FDCE \y5_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[0]),
        .Q(\delayMatch1_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1 ));
  FDCE \y5_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[10]),
        .Q(y5_p[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[10]_i_1 
       (.CI(\y5_p_reg[6]_i_1_n_0 ),
        .CO({\y5_p_reg[10]_i_1_n_0 ,\y5_p_reg[10]_i_1_n_1 ,\y5_p_reg[10]_i_1_n_2 ,\y5_p_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(y4_p[10:7]),
        .O(y5[10:7]),
        .S({\y5_p[10]_i_2_n_0 ,\y5_p[10]_i_3_n_0 ,\y5_p[10]_i_4_n_0 ,\y5_p[10]_i_5_n_0 }));
  FDCE \y5_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[11]),
        .Q(y5_p[11]));
  FDCE \y5_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[12]),
        .Q(y5_p[12]));
  FDCE \y5_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[13]),
        .Q(y5_p[13]));
  FDCE \y5_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[14]),
        .Q(y5_p[14]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[14]_i_1 
       (.CI(\y5_p_reg[10]_i_1_n_0 ),
        .CO({\y5_p_reg[14]_i_1_n_0 ,\y5_p_reg[14]_i_1_n_1 ,\y5_p_reg[14]_i_1_n_2 ,\y5_p_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(y4_p[14:11]),
        .O(y5[14:11]),
        .S({\y5_p[14]_i_2_n_0 ,\y5_p[14]_i_3_n_0 ,\y5_p[14]_i_4_n_0 ,\y5_p[14]_i_5_n_0 }));
  FDCE \y5_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[15]),
        .Q(y5_p[15]));
  FDCE \y5_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[16]),
        .Q(y5_p[16]));
  FDCE \y5_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[17]),
        .Q(y5_p[17]));
  FDCE \y5_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[18]),
        .Q(y5_p[18]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[18]_i_1 
       (.CI(\y5_p_reg[14]_i_1_n_0 ),
        .CO({\y5_p_reg[18]_i_1_n_0 ,\y5_p_reg[18]_i_1_n_1 ,\y5_p_reg[18]_i_1_n_2 ,\y5_p_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(y4_p[18:15]),
        .O(y5[18:15]),
        .S({\y5_p[18]_i_2_n_0 ,\y5_p[18]_i_3_n_0 ,\y5_p[18]_i_4_n_0 ,\y5_p[18]_i_5_n_0 }));
  FDCE \y5_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[19]),
        .Q(y5_p[19]));
  FDCE \y5_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[1]),
        .Q(y5_p[1]));
  FDCE \y5_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[20]),
        .Q(y5_p[20]));
  FDCE \y5_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[21]),
        .Q(y5_p[21]));
  FDCE \y5_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[22]),
        .Q(y5_p[22]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[22]_i_1 
       (.CI(\y5_p_reg[18]_i_1_n_0 ),
        .CO({\y5_p_reg[22]_i_1_n_0 ,\y5_p_reg[22]_i_1_n_1 ,\y5_p_reg[22]_i_1_n_2 ,\y5_p_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(y4_p[22:19]),
        .O(y5[22:19]),
        .S({\y5_p[22]_i_2_n_0 ,\y5_p[22]_i_3_n_0 ,\y5_p[22]_i_4_n_0 ,\y5_p[22]_i_5_n_0 }));
  FDCE \y5_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[23]),
        .Q(y5_p[23]));
  FDCE \y5_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[24]),
        .Q(y5_p[24]));
  FDCE \y5_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[25]),
        .Q(y5_p[25]));
  FDCE \y5_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[26]),
        .Q(y5_p[26]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[26]_i_1 
       (.CI(\y5_p_reg[22]_i_1_n_0 ),
        .CO({\y5_p_reg[26]_i_1_n_0 ,\y5_p_reg[26]_i_1_n_1 ,\y5_p_reg[26]_i_1_n_2 ,\y5_p_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(y4_p[26:23]),
        .O(y5[26:23]),
        .S({\y5_p[26]_i_2_n_0 ,\y5_p[26]_i_3_n_0 ,\y5_p[26]_i_4_n_0 ,\y5_p[26]_i_5_n_0 }));
  FDCE \y5_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[27]),
        .Q(y5_p[27]));
  FDCE \y5_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[28]),
        .Q(y5_p[28]));
  FDCE \y5_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[29]),
        .Q(y5_p[29]));
  FDCE \y5_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[2]),
        .Q(y5_p[2]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\y5_p_reg[2]_i_1_n_0 ,\y5_p_reg[2]_i_1_n_1 ,\y5_p_reg[2]_i_1_n_2 ,\y5_p_reg[2]_i_1_n_3 }),
        .CYINIT(\y5_p[2]_i_2_n_0 ),
        .DI({y4_p[2:0],1'b0}),
        .O({y5[2:0],\NLW_y5_p_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\y5_p[2]_i_3_n_0 ,\y5_p[2]_i_4_n_0 ,\y5_p[2]_i_5_n_0 ,1'b1}));
  FDCE \y5_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[30]),
        .Q(y5_p[30]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[30]_i_1 
       (.CI(\y5_p_reg[26]_i_1_n_0 ),
        .CO({\y5_p_reg[30]_i_1_n_0 ,\y5_p_reg[30]_i_1_n_1 ,\y5_p_reg[30]_i_1_n_2 ,\y5_p_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(y4_p[30:27]),
        .O(y5[30:27]),
        .S({\y5_p[30]_i_2_n_0 ,\y5_p[30]_i_3_n_0 ,\y5_p[30]_i_4_n_0 ,\y5_p[30]_i_5_n_0 }));
  FDCE \y5_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[31]),
        .Q(y5_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[31]_i_1 
       (.CI(\y5_p_reg[30]_i_1_n_0 ),
        .CO(\NLW_y5_p_reg[31]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y5_p_reg[31]_i_1_O_UNCONNECTED [3:1],y5[31]}),
        .S({1'b0,1'b0,1'b0,\y5_p[31]_i_2_n_0 }));
  FDCE \y5_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[3]),
        .Q(y5_p[3]));
  FDCE \y5_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[4]),
        .Q(y5_p[4]));
  FDCE \y5_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[5]),
        .Q(y5_p[5]));
  FDCE \y5_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[6]),
        .Q(y5_p[6]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[6]_i_1 
       (.CI(\y5_p_reg[2]_i_1_n_0 ),
        .CO({\y5_p_reg[6]_i_1_n_0 ,\y5_p_reg[6]_i_1_n_1 ,\y5_p_reg[6]_i_1_n_2 ,\y5_p_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(y4_p[6:3]),
        .O(y5[6:3]),
        .S({\y5_p[6]_i_2_n_0 ,\y5_p[6]_i_3_n_0 ,\y5_p[6]_i_4_n_0 ,\y5_p[6]_i_5_n_0 }));
  FDCE \y5_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[7]),
        .Q(y5_p[7]));
  FDCE \y5_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[8]),
        .Q(y5_p[8]));
  FDCE \y5_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[9]),
        .Q(y5_p[9]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[10]_i_1__0 
       (.I0(\HDL_Counter4_out1_reg[29] [6]),
        .I1(\z0_p_reg[31]_i_3_n_0 ),
        .I2(quad_correction_before_th0[8]),
        .O(z0[10]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[11]_i_1__0 
       (.I0(\HDL_Counter4_out1_reg[29] [7]),
        .I1(\z0_p_reg[31]_i_3_n_0 ),
        .I2(quad_correction_before_th0[9]),
        .O(z0[11]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[12]_i_1__0 
       (.I0(\HDL_Counter4_out1_reg[29] [8]),
        .I1(\z0_p_reg[31]_i_3_n_0 ),
        .I2(quad_correction_before_th0[10]),
        .O(z0[12]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[13]_i_1__0 
       (.I0(\HDL_Counter4_out1_reg[29] [9]),
        .I1(\z0_p_reg[31]_i_3_n_0 ),
        .I2(quad_correction_before_th0[11]),
        .O(z0[13]));
  LUT3 #(
    .INIT(8'hB4)) 
    \z0_p[13]_i_3 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1 ),
        .I2(Q[11]),
        .O(\z0_p[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[13]_i_4__0 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1 ),
        .I1(Q[10]),
        .O(\z0_p[13]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \z0_p[13]_i_5__0 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0 ),
        .I2(Q[9]),
        .O(\z0_p[13]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \z0_p[13]_i_6__0 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1 ),
        .I2(Q[8]),
        .O(\z0_p[13]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[14]_i_1__0 
       (.I0(\HDL_Counter4_out1_reg[29] [10]),
        .I1(\z0_p_reg[31]_i_3_n_0 ),
        .I2(quad_correction_before_th0[12]),
        .O(z0[14]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[15]_i_1__0 
       (.I0(\HDL_Counter4_out1_reg[29] [11]),
        .I1(\z0_p_reg[31]_i_3_n_0 ),
        .I2(quad_correction_before_th0[13]),
        .O(z0[15]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[16]_i_1__0 
       (.I0(\HDL_Counter4_out1_reg[29] [12]),
        .I1(\z0_p_reg[31]_i_3_n_0 ),
        .I2(quad_correction_before_th0[14]),
        .O(z0[16]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[17]_i_1__0 
       (.I0(\HDL_Counter4_out1_reg[29] [13]),
        .I1(\z0_p_reg[31]_i_3_n_0 ),
        .I2(quad_correction_before_th0[15]),
        .O(z0[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[17]_i_3 
       (.I0(Q[13]),
        .O(\z0_p[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[17]_i_4__0 
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(\z0_p[17]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[17]_i_5__0 
       (.I0(Q[13]),
        .I1(Q[14]),
        .O(\z0_p[17]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[17]_i_6 
       (.I0(Q[13]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1 ),
        .O(\z0_p[17]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \z0_p[17]_i_7 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0 ),
        .I2(Q[12]),
        .O(\z0_p[17]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[18]_i_1__0 
       (.I0(\HDL_Counter4_out1_reg[29] [14]),
        .I1(\z0_p_reg[31]_i_3_n_0 ),
        .I2(quad_correction_before_th0[16]),
        .O(z0[18]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[19]_i_1__0 
       (.I0(\HDL_Counter4_out1_reg[29] [15]),
        .I1(\z0_p_reg[31]_i_3_n_0 ),
        .I2(quad_correction_before_th0[17]),
        .O(z0[19]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[20]_i_1__0 
       (.I0(\HDL_Counter4_out1_reg[29] [16]),
        .I1(\z0_p_reg[31]_i_3_n_0 ),
        .I2(quad_correction_before_th0[18]),
        .O(z0[20]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[21]_i_1 
       (.I0(\HDL_Counter4_out1_reg[29] [17]),
        .I1(\z0_p_reg[31]_i_3_n_0 ),
        .I2(quad_correction_before_th0[19]),
        .O(z0[21]));
  LUT3 #(
    .INIT(8'h95)) 
    \z0_p[21]_i_3 
       (.I0(Q[19]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1 ),
        .I2(Q[17]),
        .O(\z0_p[21]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h59)) 
    \z0_p[21]_i_4 
       (.I0(Q[18]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1 ),
        .I2(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0 ),
        .O(\z0_p[21]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h69A566A5)) 
    \z0_p[21]_i_5 
       (.I0(Q[19]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1 ),
        .I4(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0 ),
        .O(\z0_p[21]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6A95)) 
    \z0_p[21]_i_6 
       (.I0(Q[18]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0 ),
        .I2(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1 ),
        .I3(Q[17]),
        .O(\z0_p[21]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[21]_i_7 
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(\z0_p[21]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[21]_i_8 
       (.I0(Q[15]),
        .I1(Q[16]),
        .O(\z0_p[21]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[22]_i_1 
       (.I0(\HDL_Counter4_out1_reg[29] [18]),
        .I1(\z0_p_reg[31]_i_3_n_0 ),
        .I2(quad_correction_before_th0[20]),
        .O(z0[22]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[23]_i_1 
       (.I0(\HDL_Counter4_out1_reg[29] [19]),
        .I1(\z0_p_reg[31]_i_3_n_0 ),
        .I2(quad_correction_before_th0[21]),
        .O(z0[23]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[24]_i_1 
       (.I0(\HDL_Counter4_out1_reg[29] [20]),
        .I1(\z0_p_reg[31]_i_3_n_0 ),
        .I2(quad_correction_before_th0[22]),
        .O(z0[24]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[25]_i_1 
       (.I0(\HDL_Counter4_out1_reg[29] [21]),
        .I1(\z0_p_reg[31]_i_3_n_0 ),
        .I2(quad_correction_before_th0[23]),
        .O(z0[25]));
  LUT3 #(
    .INIT(8'hF8)) 
    \z0_p[25]_i_3 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0 ),
        .I2(Q[22]),
        .O(\z0_p[25]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \z0_p[25]_i_4 
       (.I0(Q[17]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1 ),
        .I2(Q[19]),
        .O(\z0_p[25]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hC969)) 
    \z0_p[25]_i_5 
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1 ),
        .I3(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0 ),
        .O(\z0_p[25]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6A95)) 
    \z0_p[25]_i_6 
       (.I0(Q[22]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0 ),
        .I2(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1 ),
        .I3(Q[21]),
        .O(\z0_p[25]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[25]_i_7 
       (.I0(Q[20]),
        .I1(Q[21]),
        .O(\z0_p[25]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hEA15)) 
    \z0_p[25]_i_8 
       (.I0(Q[19]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1 ),
        .I2(Q[17]),
        .I3(Q[20]),
        .O(\z0_p[25]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[26]_i_1 
       (.I0(\HDL_Counter4_out1_reg[29] [22]),
        .I1(\z0_p_reg[31]_i_3_n_0 ),
        .I2(quad_correction_before_th0[24]),
        .O(z0[26]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[27]_i_1 
       (.I0(\HDL_Counter4_out1_reg[29] [23]),
        .I1(\z0_p_reg[31]_i_3_n_0 ),
        .I2(quad_correction_before_th0[25]),
        .O(z0[27]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[28]_i_1 
       (.I0(\HDL_Counter4_out1_reg[29] [24]),
        .I1(\z0_p_reg[31]_i_3_n_0 ),
        .I2(quad_correction_before_th0[26]),
        .O(z0[28]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[29]_i_1 
       (.I0(\HDL_Counter4_out1_reg[29] [25]),
        .I1(\z0_p_reg[31]_i_3_n_0 ),
        .I2(quad_correction_before_th0[27]),
        .O(z0[29]));
  LUT3 #(
    .INIT(8'hF4)) 
    \z0_p[29]_i_3 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1 ),
        .I2(Q[26]),
        .O(\z0_p[29]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \z0_p[29]_i_4 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0 ),
        .I2(Q[25]),
        .O(\z0_p[29]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \z0_p[29]_i_5 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1 ),
        .I2(Q[23]),
        .O(\z0_p[29]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAE51)) 
    \z0_p[29]_i_6 
       (.I0(Q[26]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1 ),
        .I2(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0 ),
        .I3(Q[27]),
        .O(\z0_p[29]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hC969)) 
    \z0_p[29]_i_7 
       (.I0(Q[25]),
        .I1(Q[26]),
        .I2(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1 ),
        .I3(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0 ),
        .O(\z0_p[29]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6A95)) 
    \z0_p[29]_i_8 
       (.I0(Q[25]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0 ),
        .I2(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1 ),
        .I3(Q[24]),
        .O(\z0_p[29]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hAE51)) 
    \z0_p[29]_i_9 
       (.I0(Q[23]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1 ),
        .I2(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0 ),
        .I3(Q[24]),
        .O(\z0_p[29]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \z0_p[2]_i_1__0 
       (.I0(Q[0]),
        .I1(\z0_p_reg[31]_i_3_n_0 ),
        .I2(quad_correction_before_th0[0]),
        .O(z0[2]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[30]_i_1 
       (.I0(\HDL_Counter4_out1_reg[29] [26]),
        .I1(\z0_p_reg[31]_i_3_n_0 ),
        .I2(quad_correction_before_th0[28]),
        .O(z0[30]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[31]_i_1 
       (.I0(\HDL_Counter4_out1_reg[29] [27]),
        .I1(\z0_p_reg[31]_i_3_n_0 ),
        .I2(quad_correction_before_th0[29]),
        .O(z0[31]));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_10__0 
       (.I0(Q[27]),
        .I1(Q[26]),
        .O(\z0_p[31]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_11 
       (.I0(Q[24]),
        .I1(Q[25]),
        .O(\z0_p[31]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h1EA5)) 
    \z0_p[31]_i_12 
       (.I0(Q[28]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0 ),
        .I2(Q[29]),
        .I3(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1 ),
        .O(\z0_p[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h6A95)) 
    \z0_p[31]_i_13 
       (.I0(Q[28]),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0 ),
        .I2(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1 ),
        .I3(Q[27]),
        .O(\z0_p[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \z0_p[31]_i_15 
       (.I0(Q[22]),
        .I1(Q[23]),
        .O(\z0_p[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[31]_i_16 
       (.I0(Q[20]),
        .I1(Q[21]),
        .O(\z0_p[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \z0_p[31]_i_17 
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(\z0_p[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \z0_p[31]_i_18 
       (.I0(Q[22]),
        .I1(Q[23]),
        .O(\z0_p[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_19__0 
       (.I0(Q[21]),
        .I1(Q[20]),
        .O(\z0_p[31]_i_19__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \z0_p[31]_i_20__0 
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(\z0_p[31]_i_20__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_21__0 
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(\z0_p[31]_i_21__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[31]_i_23 
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(\z0_p[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[31]_i_24 
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(\z0_p[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[31]_i_25 
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(\z0_p[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_26 
       (.I0(Q[11]),
        .I1(Q[10]),
        .O(\z0_p[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[31]_i_27 
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(\z0_p[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \z0_p[31]_i_28 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\z0_p[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_29__0 
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\z0_p[31]_i_29__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_30__0 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\z0_p[31]_i_30__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_31 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\z0_p[31]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \z0_p[31]_i_32__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\z0_p[31]_i_32__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_6__0 
       (.I0(Q[30]),
        .I1(Q[31]),
        .O(\z0_p[31]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z0_p[31]_i_7 
       (.I0(Q[26]),
        .I1(Q[27]),
        .O(\z0_p[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \z0_p[31]_i_8 
       (.I0(Q[30]),
        .I1(Q[31]),
        .O(\z0_p[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z0_p[31]_i_9 
       (.I0(Q[28]),
        .I1(Q[29]),
        .O(\z0_p[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[3]_i_1__0 
       (.I0(quad_correction_before_th00_in),
        .I1(\z0_p_reg[31]_i_3_n_0 ),
        .I2(quad_correction_before_th0[1]),
        .O(z0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[3]_i_3 
       (.I0(Q[4]),
        .O(\z0_p[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[3]_i_4 
       (.I0(Q[2]),
        .O(\z0_p[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[3]_i_5 
       (.I0(Q[1]),
        .O(\z0_p[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[4]_i_1__0 
       (.I0(\HDL_Counter4_out1_reg[29] [0]),
        .I1(\z0_p_reg[31]_i_3_n_0 ),
        .I2(quad_correction_before_th0[2]),
        .O(z0[4]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[5]_i_1__0 
       (.I0(\HDL_Counter4_out1_reg[29] [1]),
        .I1(\z0_p_reg[31]_i_3_n_0 ),
        .I2(quad_correction_before_th0[3]),
        .O(z0[5]));
  LUT3 #(
    .INIT(8'h78)) 
    \z0_p[5]_i_3 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0 ),
        .I2(Q[3]),
        .O(\z0_p[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[5]_i_4 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1 ),
        .I1(Q[0]),
        .O(\z0_p[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[6]_i_1__0 
       (.I0(\HDL_Counter4_out1_reg[29] [2]),
        .I1(\z0_p_reg[31]_i_3_n_0 ),
        .I2(quad_correction_before_th0[4]),
        .O(z0[6]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[7]_i_1__0 
       (.I0(\HDL_Counter4_out1_reg[29] [3]),
        .I1(\z0_p_reg[31]_i_3_n_0 ),
        .I2(quad_correction_before_th0[5]),
        .O(z0[7]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[8]_i_1__0 
       (.I0(\HDL_Counter4_out1_reg[29] [4]),
        .I1(\z0_p_reg[31]_i_3_n_0 ),
        .I2(quad_correction_before_th0[6]),
        .O(z0[8]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[9]_i_1__0 
       (.I0(\HDL_Counter4_out1_reg[29] [5]),
        .I1(\z0_p_reg[31]_i_3_n_0 ),
        .I2(quad_correction_before_th0[7]),
        .O(z0[9]));
  LUT3 #(
    .INIT(8'h78)) 
    \z0_p[9]_i_3 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0 ),
        .I2(Q[7]),
        .O(\z0_p[9]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \z0_p[9]_i_4 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1 ),
        .I2(Q[6]),
        .O(\z0_p[9]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \z0_p[9]_i_5 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0 ),
        .I2(Q[5]),
        .O(\z0_p[9]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \z0_p[9]_i_6 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0 ),
        .I1(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1 ),
        .I2(Q[4]),
        .O(\z0_p[9]_i_6_n_0 ));
  FDCE \z0_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[10]),
        .Q(z0_p[10]));
  FDCE \z0_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[11]),
        .Q(z0_p[11]));
  FDCE \z0_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[12]),
        .Q(z0_p[12]));
  FDCE \z0_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[13]),
        .Q(z0_p[13]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[13]_i_2__0 
       (.CI(\z0_p_reg[9]_i_2__0_n_0 ),
        .CO({\z0_p_reg[13]_i_2__0_n_0 ,\z0_p_reg[13]_i_2__0_n_1 ,\z0_p_reg[13]_i_2__0_n_2 ,\z0_p_reg[13]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[11],\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1 ,Q[9:8]}),
        .O(quad_correction_before_th0[11:8]),
        .S({\z0_p[13]_i_3_n_0 ,\z0_p[13]_i_4__0_n_0 ,\z0_p[13]_i_5__0_n_0 ,\z0_p[13]_i_6__0_n_0 }));
  FDCE \z0_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[14]),
        .Q(z0_p[14]));
  FDCE \z0_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[15]),
        .Q(z0_p[15]));
  FDCE \z0_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[16]),
        .Q(z0_p[16]));
  FDCE \z0_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[17]),
        .Q(z0_p[17]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[17]_i_2__0 
       (.CI(\z0_p_reg[13]_i_2__0_n_0 ),
        .CO({\z0_p_reg[17]_i_2__0_n_0 ,\z0_p_reg[17]_i_2__0_n_1 ,\z0_p_reg[17]_i_2__0_n_2 ,\z0_p_reg[17]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[14:13],\z0_p[17]_i_3_n_0 ,Q[12]}),
        .O(quad_correction_before_th0[15:12]),
        .S({\z0_p[17]_i_4__0_n_0 ,\z0_p[17]_i_5__0_n_0 ,\z0_p[17]_i_6_n_0 ,\z0_p[17]_i_7_n_0 }));
  FDCE \z0_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[18]),
        .Q(z0_p[18]));
  FDCE \z0_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[19]),
        .Q(z0_p[19]));
  FDCE \z0_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[20]),
        .Q(z0_p[20]));
  FDCE \z0_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[21]),
        .Q(z0_p[21]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[21]_i_2 
       (.CI(\z0_p_reg[17]_i_2__0_n_0 ),
        .CO({\z0_p_reg[21]_i_2_n_0 ,\z0_p_reg[21]_i_2_n_1 ,\z0_p_reg[21]_i_2_n_2 ,\z0_p_reg[21]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\z0_p[21]_i_3_n_0 ,\z0_p[21]_i_4_n_0 ,Q[16:15]}),
        .O(quad_correction_before_th0[19:16]),
        .S({\z0_p[21]_i_5_n_0 ,\z0_p[21]_i_6_n_0 ,\z0_p[21]_i_7_n_0 ,\z0_p[21]_i_8_n_0 }));
  FDCE \z0_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[22]),
        .Q(z0_p[22]));
  FDCE \z0_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[23]),
        .Q(z0_p[23]));
  FDCE \z0_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[24]),
        .Q(z0_p[24]));
  FDCE \z0_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[25]),
        .Q(z0_p[25]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[25]_i_2 
       (.CI(\z0_p_reg[21]_i_2_n_0 ),
        .CO({\z0_p_reg[25]_i_2_n_0 ,\z0_p_reg[25]_i_2_n_1 ,\z0_p_reg[25]_i_2_n_2 ,\z0_p_reg[25]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\z0_p[25]_i_3_n_0 ,Q[21:20],\z0_p[25]_i_4_n_0 }),
        .O(quad_correction_before_th0[23:20]),
        .S({\z0_p[25]_i_5_n_0 ,\z0_p[25]_i_6_n_0 ,\z0_p[25]_i_7_n_0 ,\z0_p[25]_i_8_n_0 }));
  FDCE \z0_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[26]),
        .Q(z0_p[26]));
  FDCE \z0_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[27]),
        .Q(z0_p[27]));
  FDCE \z0_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[28]),
        .Q(z0_p[28]));
  FDCE \z0_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[29]),
        .Q(z0_p[29]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[29]_i_2 
       (.CI(\z0_p_reg[25]_i_2_n_0 ),
        .CO({\z0_p_reg[29]_i_2_n_0 ,\z0_p_reg[29]_i_2_n_1 ,\z0_p_reg[29]_i_2_n_2 ,\z0_p_reg[29]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\z0_p[29]_i_3_n_0 ,\z0_p[29]_i_4_n_0 ,Q[24],\z0_p[29]_i_5_n_0 }),
        .O(quad_correction_before_th0[27:24]),
        .S({\z0_p[29]_i_6_n_0 ,\z0_p[29]_i_7_n_0 ,\z0_p[29]_i_8_n_0 ,\z0_p[29]_i_9_n_0 }));
  FDCE \z0_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[2]),
        .Q(z0_p[2]));
  FDCE \z0_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[30]),
        .Q(z0_p[30]));
  FDCE \z0_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[31]),
        .Q(z0_p[31]));
  CARRY4 \z0_p_reg[31]_i_14 
       (.CI(\z0_p_reg[31]_i_22_n_0 ),
        .CO({\z0_p_reg[31]_i_14_n_0 ,\z0_p_reg[31]_i_14_n_1 ,\z0_p_reg[31]_i_14_n_2 ,\z0_p_reg[31]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\z0_p[31]_i_23_n_0 ,1'b0}),
        .O(\NLW_z0_p_reg[31]_i_14_O_UNCONNECTED [3:0]),
        .S({\z0_p[31]_i_24_n_0 ,\z0_p[31]_i_25_n_0 ,\z0_p[31]_i_26_n_0 ,\z0_p[31]_i_27_n_0 }));
  CARRY4 \z0_p_reg[31]_i_22 
       (.CI(1'b0),
        .CO({\z0_p_reg[31]_i_22_n_0 ,\z0_p_reg[31]_i_22_n_1 ,\z0_p_reg[31]_i_22_n_2 ,\z0_p_reg[31]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[7],Q[5],Q[3],\z0_p[31]_i_28_n_0 }),
        .O(\NLW_z0_p_reg[31]_i_22_O_UNCONNECTED [3:0]),
        .S({\z0_p[31]_i_29__0_n_0 ,\z0_p[31]_i_30__0_n_0 ,\z0_p[31]_i_31_n_0 ,\z0_p[31]_i_32__0_n_0 }));
  CARRY4 \z0_p_reg[31]_i_3 
       (.CI(\z0_p_reg[31]_i_5_n_0 ),
        .CO({\z0_p_reg[31]_i_3_n_0 ,\z0_p_reg[31]_i_3_n_1 ,\z0_p_reg[31]_i_3_n_2 ,\z0_p_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\z0_p[31]_i_6__0_n_0 ,Q[29],\z0_p[31]_i_7_n_0 ,Q[25]}),
        .O(\NLW_z0_p_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\z0_p[31]_i_8_n_0 ,\z0_p[31]_i_9_n_0 ,\z0_p[31]_i_10__0_n_0 ,\z0_p[31]_i_11_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[31]_i_4 
       (.CI(\z0_p_reg[29]_i_2_n_0 ),
        .CO({\NLW_z0_p_reg[31]_i_4_CO_UNCONNECTED [3:1],\z0_p_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[27]}),
        .O({\NLW_z0_p_reg[31]_i_4_O_UNCONNECTED [3:2],quad_correction_before_th0[29:28]}),
        .S({1'b0,1'b0,\z0_p[31]_i_12_n_0 ,\z0_p[31]_i_13_n_0 }));
  CARRY4 \z0_p_reg[31]_i_5 
       (.CI(\z0_p_reg[31]_i_14_n_0 ),
        .CO({\z0_p_reg[31]_i_5_n_0 ,\z0_p_reg[31]_i_5_n_1 ,\z0_p_reg[31]_i_5_n_2 ,\z0_p_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\z0_p[31]_i_15_n_0 ,\z0_p[31]_i_16_n_0 ,\z0_p[31]_i_17_n_0 ,Q[17]}),
        .O(\NLW_z0_p_reg[31]_i_5_O_UNCONNECTED [3:0]),
        .S({\z0_p[31]_i_18_n_0 ,\z0_p[31]_i_19__0_n_0 ,\z0_p[31]_i_20__0_n_0 ,\z0_p[31]_i_21__0_n_0 }));
  FDCE \z0_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[3]),
        .Q(z0_p[3]));
  CARRY4 \z0_p_reg[3]_i_2 
       (.CI(1'b0),
        .CO({CO,\z0_p_reg[3]_i_2_n_1 ,\z0_p_reg[3]_i_2_n_2 ,\z0_p_reg[3]_i_2_n_3 }),
        .CYINIT(Q[0]),
        .DI({Q[4],1'b0,Q[2:1]}),
        .O({quad_correction_before_sub_temp,quad_correction_before_th00_in}),
        .S({\z0_p[3]_i_3_n_0 ,Q[3],\z0_p[3]_i_4_n_0 ,\z0_p[3]_i_5_n_0 }));
  FDCE \z0_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[4]),
        .Q(z0_p[4]));
  FDCE \z0_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[5]),
        .Q(z0_p[5]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[5]_i_2__0 
       (.CI(1'b0),
        .CO({\z0_p_reg[5]_i_2__0_n_0 ,\z0_p_reg[5]_i_2__0_n_1 ,\z0_p_reg[5]_i_2__0_n_2 ,\z0_p_reg[5]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[3],1'b0,1'b0,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1 }),
        .O(quad_correction_before_th0[3:0]),
        .S({\z0_p[5]_i_3_n_0 ,Q[2:1],\z0_p[5]_i_4_n_0 }));
  FDCE \z0_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[6]),
        .Q(z0_p[6]));
  FDCE \z0_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[7]),
        .Q(z0_p[7]));
  FDCE \z0_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[8]),
        .Q(z0_p[8]));
  FDCE \z0_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[9]),
        .Q(z0_p[9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[9]_i_2__0 
       (.CI(\z0_p_reg[5]_i_2__0_n_0 ),
        .CO({\z0_p_reg[9]_i_2__0_n_0 ,\z0_p_reg[9]_i_2__0_n_1 ,\z0_p_reg[9]_i_2__0_n_2 ,\z0_p_reg[9]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(quad_correction_before_th0[7:4]),
        .S({\z0_p[9]_i_3_n_0 ,\z0_p[9]_i_4_n_0 ,\z0_p[9]_i_5_n_0 ,\z0_p[9]_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \z1_p[12]_i_2 
       (.I0(z0_p[31]),
        .O(\z1_p[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z1_p[12]_i_3 
       (.I0(z0_p[31]),
        .O(\z1_p[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[12]_i_4 
       (.I0(z0_p[31]),
        .I1(z0_p[12]),
        .O(\z1_p[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[12]_i_5 
       (.I0(z0_p[11]),
        .I1(z0_p[10]),
        .O(\z1_p[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[12]_i_6 
       (.I0(z0_p[31]),
        .I1(z0_p[10]),
        .O(\z1_p[12]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[12]_i_7 
       (.I0(z0_p[9]),
        .I1(z0_p[8]),
        .O(\z1_p[12]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[16]_i_2 
       (.I0(z0_p[15]),
        .I1(z0_p[16]),
        .O(\z1_p[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[16]_i_3 
       (.I0(z0_p[14]),
        .I1(z0_p[15]),
        .O(\z1_p[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[16]_i_4 
       (.I0(z0_p[13]),
        .I1(z0_p[14]),
        .O(\z1_p[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[16]_i_5 
       (.I0(z0_p[12]),
        .I1(z0_p[13]),
        .O(\z1_p[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z1_p[20]_i_2__0 
       (.I0(z0_p[31]),
        .O(\z1_p[20]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[20]_i_3 
       (.I0(z0_p[19]),
        .I1(z0_p[20]),
        .O(\z1_p[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[20]_i_4__0 
       (.I0(z0_p[31]),
        .I1(z0_p[19]),
        .O(\z1_p[20]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[20]_i_5 
       (.I0(z0_p[18]),
        .I1(z0_p[17]),
        .O(\z1_p[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[20]_i_6 
       (.I0(z0_p[16]),
        .I1(z0_p[17]),
        .O(\z1_p[20]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z1_p[24]_i_2 
       (.I0(z0_p[31]),
        .O(\z1_p[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[24]_i_3 
       (.I0(z0_p[23]),
        .I1(z0_p[24]),
        .O(\z1_p[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[24]_i_4 
       (.I0(z0_p[31]),
        .I1(z0_p[23]),
        .O(\z1_p[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[24]_i_5 
       (.I0(z0_p[22]),
        .I1(z0_p[21]),
        .O(\z1_p[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[24]_i_6 
       (.I0(z0_p[20]),
        .I1(z0_p[21]),
        .O(\z1_p[24]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z1_p[28]_i_2 
       (.I0(z0_p[31]),
        .O(\z1_p[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[28]_i_3 
       (.I0(z0_p[28]),
        .I1(z0_p[27]),
        .O(\z1_p[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[28]_i_4 
       (.I0(z0_p[26]),
        .I1(z0_p[27]),
        .O(\z1_p[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[28]_i_5 
       (.I0(z0_p[31]),
        .I1(z0_p[26]),
        .O(\z1_p[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[28]_i_6 
       (.I0(z0_p[25]),
        .I1(z0_p[24]),
        .O(\z1_p[28]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z1_p[31]_i_2 
       (.I0(z0_p[31]),
        .O(\z1_p[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[31]_i_3 
       (.I0(z0_p[30]),
        .I1(z0_p[29]),
        .O(\z1_p[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[31]_i_4 
       (.I0(z0_p[31]),
        .I1(z0_p[29]),
        .O(\z1_p[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z1_p[4]_i_2 
       (.I0(z0_p[31]),
        .O(\z1_p[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[4]_i_3 
       (.I0(z0_p[31]),
        .I1(z0_p[4]),
        .O(\z1_p[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[4]_i_4 
       (.I0(z0_p[3]),
        .I1(z0_p[2]),
        .O(\z1_p[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z1_p[4]_i_5 
       (.I0(z0_p[2]),
        .O(\z1_p[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z1_p[8]_i_2 
       (.I0(z0_p[31]),
        .O(\z1_p[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z1_p[8]_i_3 
       (.I0(z0_p[31]),
        .O(\z1_p[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[8]_i_4 
       (.I0(z0_p[31]),
        .I1(z0_p[8]),
        .O(\z1_p[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[8]_i_5 
       (.I0(z0_p[7]),
        .I1(z0_p[6]),
        .O(\z1_p[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[8]_i_6 
       (.I0(z0_p[31]),
        .I1(z0_p[6]),
        .O(\z1_p[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[8]_i_7 
       (.I0(z0_p[5]),
        .I1(z0_p[4]),
        .O(\z1_p[8]_i_7_n_0 ));
  FDCE \z1_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[12]_i_1_n_6 ),
        .Q(z1_p[10]));
  FDCE \z1_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[12]_i_1_n_5 ),
        .Q(z1_p[11]));
  FDCE \z1_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[12]_i_1_n_4 ),
        .Q(z1_p[12]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[12]_i_1 
       (.CI(\z1_p_reg[8]_i_1_n_0 ),
        .CO({\z1_p_reg[12]_i_1_n_0 ,\z1_p_reg[12]_i_1_n_1 ,\z1_p_reg[12]_i_1_n_2 ,\z1_p_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\z1_p[12]_i_2_n_0 ,z0_p[10],\z1_p[12]_i_3_n_0 ,z0_p[8]}),
        .O({\z1_p_reg[12]_i_1_n_4 ,\z1_p_reg[12]_i_1_n_5 ,\z1_p_reg[12]_i_1_n_6 ,\z1_p_reg[12]_i_1_n_7 }),
        .S({\z1_p[12]_i_4_n_0 ,\z1_p[12]_i_5_n_0 ,\z1_p[12]_i_6_n_0 ,\z1_p[12]_i_7_n_0 }));
  FDCE \z1_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[16]_i_1_n_7 ),
        .Q(z1_p[13]));
  FDCE \z1_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[16]_i_1_n_6 ),
        .Q(z1_p[14]));
  FDCE \z1_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[16]_i_1_n_5 ),
        .Q(z1_p[15]));
  FDCE \z1_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[16]_i_1_n_4 ),
        .Q(z1_p[16]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[16]_i_1 
       (.CI(\z1_p_reg[12]_i_1_n_0 ),
        .CO({\z1_p_reg[16]_i_1_n_0 ,\z1_p_reg[16]_i_1_n_1 ,\z1_p_reg[16]_i_1_n_2 ,\z1_p_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(z0_p[15:12]),
        .O({\z1_p_reg[16]_i_1_n_4 ,\z1_p_reg[16]_i_1_n_5 ,\z1_p_reg[16]_i_1_n_6 ,\z1_p_reg[16]_i_1_n_7 }),
        .S({\z1_p[16]_i_2_n_0 ,\z1_p[16]_i_3_n_0 ,\z1_p[16]_i_4_n_0 ,\z1_p[16]_i_5_n_0 }));
  FDCE \z1_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[20]_i_1__0_n_7 ),
        .Q(z1_p[17]));
  FDCE \z1_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[20]_i_1__0_n_6 ),
        .Q(z1_p[18]));
  FDCE \z1_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[20]_i_1__0_n_5 ),
        .Q(z1_p[19]));
  FDCE \z1_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[20]_i_1__0_n_4 ),
        .Q(z1_p[20]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[20]_i_1__0 
       (.CI(\z1_p_reg[16]_i_1_n_0 ),
        .CO({\z1_p_reg[20]_i_1__0_n_0 ,\z1_p_reg[20]_i_1__0_n_1 ,\z1_p_reg[20]_i_1__0_n_2 ,\z1_p_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({z0_p[19],\z1_p[20]_i_2__0_n_0 ,z0_p[17:16]}),
        .O({\z1_p_reg[20]_i_1__0_n_4 ,\z1_p_reg[20]_i_1__0_n_5 ,\z1_p_reg[20]_i_1__0_n_6 ,\z1_p_reg[20]_i_1__0_n_7 }),
        .S({\z1_p[20]_i_3_n_0 ,\z1_p[20]_i_4__0_n_0 ,\z1_p[20]_i_5_n_0 ,\z1_p[20]_i_6_n_0 }));
  FDCE \z1_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[24]_i_1_n_7 ),
        .Q(z1_p[21]));
  FDCE \z1_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[24]_i_1_n_6 ),
        .Q(z1_p[22]));
  FDCE \z1_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[24]_i_1_n_5 ),
        .Q(z1_p[23]));
  FDCE \z1_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[24]_i_1_n_4 ),
        .Q(z1_p[24]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[24]_i_1 
       (.CI(\z1_p_reg[20]_i_1__0_n_0 ),
        .CO({\z1_p_reg[24]_i_1_n_0 ,\z1_p_reg[24]_i_1_n_1 ,\z1_p_reg[24]_i_1_n_2 ,\z1_p_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({z0_p[23],\z1_p[24]_i_2_n_0 ,z0_p[21:20]}),
        .O({\z1_p_reg[24]_i_1_n_4 ,\z1_p_reg[24]_i_1_n_5 ,\z1_p_reg[24]_i_1_n_6 ,\z1_p_reg[24]_i_1_n_7 }),
        .S({\z1_p[24]_i_3_n_0 ,\z1_p[24]_i_4_n_0 ,\z1_p[24]_i_5_n_0 ,\z1_p[24]_i_6_n_0 }));
  FDCE \z1_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[28]_i_1_n_7 ),
        .Q(z1_p[25]));
  FDCE \z1_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[28]_i_1_n_6 ),
        .Q(z1_p[26]));
  FDCE \z1_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[28]_i_1_n_5 ),
        .Q(z1_p[27]));
  FDCE \z1_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[28]_i_1_n_4 ),
        .Q(z1_p[28]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[28]_i_1 
       (.CI(\z1_p_reg[24]_i_1_n_0 ),
        .CO({\z1_p_reg[28]_i_1_n_0 ,\z1_p_reg[28]_i_1_n_1 ,\z1_p_reg[28]_i_1_n_2 ,\z1_p_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({z0_p[27:26],\z1_p[28]_i_2_n_0 ,z0_p[24]}),
        .O({\z1_p_reg[28]_i_1_n_4 ,\z1_p_reg[28]_i_1_n_5 ,\z1_p_reg[28]_i_1_n_6 ,\z1_p_reg[28]_i_1_n_7 }),
        .S({\z1_p[28]_i_3_n_0 ,\z1_p[28]_i_4_n_0 ,\z1_p[28]_i_5_n_0 ,\z1_p[28]_i_6_n_0 }));
  FDCE \z1_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[31]_i_1_n_7 ),
        .Q(z1_p[29]));
  FDCE \z1_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[4]_i_1_n_6 ),
        .Q(z1_p[2]));
  FDCE \z1_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[31]_i_1_n_6 ),
        .Q(z1_p[30]));
  FDCE \z1_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[31]_i_1_n_5 ),
        .Q(z1_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[31]_i_1 
       (.CI(\z1_p_reg[28]_i_1_n_0 ),
        .CO({\NLW_z1_p_reg[31]_i_1_CO_UNCONNECTED [3:2],\z1_p_reg[31]_i_1_n_2 ,\z1_p_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,z0_p[29],\z1_p[31]_i_2_n_0 }),
        .O({\NLW_z1_p_reg[31]_i_1_O_UNCONNECTED [3],\z1_p_reg[31]_i_1_n_5 ,\z1_p_reg[31]_i_1_n_6 ,\z1_p_reg[31]_i_1_n_7 }),
        .S({1'b0,1'b1,\z1_p[31]_i_3_n_0 ,\z1_p[31]_i_4_n_0 }));
  FDCE \z1_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[4]_i_1_n_5 ),
        .Q(z1_p[3]));
  FDCE \z1_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[4]_i_1_n_4 ),
        .Q(z1_p[4]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\z1_p_reg[4]_i_1_n_0 ,\z1_p_reg[4]_i_1_n_1 ,\z1_p_reg[4]_i_1_n_2 ,\z1_p_reg[4]_i_1_n_3 }),
        .CYINIT(z0_p[31]),
        .DI({\z1_p[4]_i_2_n_0 ,z0_p[2],1'b0,1'b0}),
        .O({\z1_p_reg[4]_i_1_n_4 ,\z1_p_reg[4]_i_1_n_5 ,\z1_p_reg[4]_i_1_n_6 ,\NLW_z1_p_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\z1_p[4]_i_3_n_0 ,\z1_p[4]_i_4_n_0 ,\z1_p[4]_i_5_n_0 ,1'b1}));
  FDCE \z1_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[8]_i_1_n_7 ),
        .Q(z1_p[5]));
  FDCE \z1_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[8]_i_1_n_6 ),
        .Q(z1_p[6]));
  FDCE \z1_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[8]_i_1_n_5 ),
        .Q(z1_p[7]));
  FDCE \z1_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[8]_i_1_n_4 ),
        .Q(z1_p[8]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[8]_i_1 
       (.CI(\z1_p_reg[4]_i_1_n_0 ),
        .CO({\z1_p_reg[8]_i_1_n_0 ,\z1_p_reg[8]_i_1_n_1 ,\z1_p_reg[8]_i_1_n_2 ,\z1_p_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\z1_p[8]_i_2_n_0 ,z0_p[6],\z1_p[8]_i_3_n_0 ,z0_p[4]}),
        .O({\z1_p_reg[8]_i_1_n_4 ,\z1_p_reg[8]_i_1_n_5 ,\z1_p_reg[8]_i_1_n_6 ,\z1_p_reg[8]_i_1_n_7 }),
        .S({\z1_p[8]_i_4_n_0 ,\z1_p[8]_i_5_n_0 ,\z1_p[8]_i_6_n_0 ,\z1_p[8]_i_7_n_0 }));
  FDCE \z1_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z1_p_reg[12]_i_1_n_7 ),
        .Q(z1_p[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \z2_p[0]_i_1__0 
       (.I0(x1_p),
        .O(\z2_p[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z2_p[12]_i_2__0 
       (.I0(z1_p[31]),
        .O(\z2_p[12]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z2_p[12]_i_3__0 
       (.I0(z1_p[31]),
        .O(\z2_p[12]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[12]_i_4__0 
       (.I0(z1_p[31]),
        .I1(z1_p[12]),
        .O(\z2_p[12]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[12]_i_5__0 
       (.I0(z1_p[11]),
        .I1(z1_p[10]),
        .O(\z2_p[12]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[12]_i_6 
       (.I0(z1_p[9]),
        .I1(z1_p[10]),
        .O(\z2_p[12]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[12]_i_7__0 
       (.I0(z1_p[31]),
        .I1(z1_p[9]),
        .O(\z2_p[12]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z2_p[16]_i_2__0 
       (.I0(z1_p[31]),
        .O(\z2_p[16]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z2_p[16]_i_3 
       (.I0(z1_p[31]),
        .O(\z2_p[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[16]_i_4__0 
       (.I0(z1_p[31]),
        .I1(z1_p[16]),
        .O(\z2_p[16]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[16]_i_5__0 
       (.I0(z1_p[15]),
        .I1(z1_p[14]),
        .O(\z2_p[16]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[16]_i_6__0 
       (.I0(z1_p[31]),
        .I1(z1_p[14]),
        .O(\z2_p[16]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[16]_i_7 
       (.I0(z1_p[13]),
        .I1(z1_p[12]),
        .O(\z2_p[16]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z2_p[20]_i_2 
       (.I0(z1_p[31]),
        .O(\z2_p[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[20]_i_3__0 
       (.I0(z1_p[20]),
        .I1(z1_p[19]),
        .O(\z2_p[20]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[20]_i_4__0 
       (.I0(z1_p[31]),
        .I1(z1_p[19]),
        .O(\z2_p[20]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[20]_i_5__0 
       (.I0(z1_p[18]),
        .I1(z1_p[17]),
        .O(\z2_p[20]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[20]_i_6__0 
       (.I0(z1_p[16]),
        .I1(z1_p[17]),
        .O(\z2_p[20]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z2_p[24]_i_2 
       (.I0(z1_p[31]),
        .O(\z2_p[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z2_p[24]_i_3 
       (.I0(z1_p[31]),
        .O(\z2_p[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[24]_i_4 
       (.I0(z1_p[23]),
        .I1(z1_p[24]),
        .O(\z2_p[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[24]_i_5 
       (.I0(z1_p[31]),
        .I1(z1_p[23]),
        .O(\z2_p[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[24]_i_6 
       (.I0(z1_p[22]),
        .I1(z1_p[21]),
        .O(\z2_p[24]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[24]_i_7 
       (.I0(z1_p[31]),
        .I1(z1_p[21]),
        .O(\z2_p[24]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z2_p[28]_i_2 
       (.I0(z1_p[31]),
        .O(\z2_p[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[28]_i_3 
       (.I0(z1_p[27]),
        .I1(z1_p[28]),
        .O(\z2_p[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[28]_i_4 
       (.I0(z1_p[26]),
        .I1(z1_p[27]),
        .O(\z2_p[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[28]_i_5 
       (.I0(z1_p[31]),
        .I1(z1_p[26]),
        .O(\z2_p[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[28]_i_6 
       (.I0(z1_p[25]),
        .I1(z1_p[24]),
        .O(\z2_p[28]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z2_p[31]_i_2 
       (.I0(z1_p[31]),
        .O(\z2_p[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[31]_i_3 
       (.I0(z1_p[30]),
        .I1(z1_p[31]),
        .O(\z2_p[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[31]_i_4 
       (.I0(z1_p[31]),
        .I1(z1_p[30]),
        .O(\z2_p[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[31]_i_5 
       (.I0(z1_p[29]),
        .I1(z1_p[28]),
        .O(\z2_p[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z2_p[4]_i_2__0 
       (.I0(z1_p[31]),
        .O(\z2_p[4]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z2_p[4]_i_3__0 
       (.I0(z1_p[31]),
        .O(\z2_p[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[4]_i_4 
       (.I0(z1_p[3]),
        .I1(z1_p[4]),
        .O(\z2_p[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[4]_i_5__0 
       (.I0(z1_p[3]),
        .I1(z1_p[31]),
        .O(\z2_p[4]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[4]_i_6 
       (.I0(z1_p[31]),
        .I1(z1_p[2]),
        .O(\z2_p[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[4]_i_7__0 
       (.I0(z1_p[31]),
        .I1(y1_p[29]),
        .O(\z2_p[4]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[8]_i_2__0 
       (.I0(z1_p[8]),
        .I1(z1_p[7]),
        .O(\z2_p[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[8]_i_3__0 
       (.I0(z1_p[6]),
        .I1(z1_p[7]),
        .O(\z2_p[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[8]_i_4__0 
       (.I0(z1_p[5]),
        .I1(z1_p[6]),
        .O(\z2_p[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[8]_i_5__0 
       (.I0(z1_p[4]),
        .I1(z1_p[5]),
        .O(\z2_p[8]_i_5__0_n_0 ));
  FDCE \z2_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p[0]_i_1__0_n_0 ),
        .Q(z2_p[0]));
  FDCE \z2_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[12]_i_1__0_n_6 ),
        .Q(z2_p[10]));
  FDCE \z2_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[12]_i_1__0_n_5 ),
        .Q(z2_p[11]));
  FDCE \z2_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[12]_i_1__0_n_4 ),
        .Q(z2_p[12]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[12]_i_1__0 
       (.CI(\z2_p_reg[8]_i_1__0_n_0 ),
        .CO({\z2_p_reg[12]_i_1__0_n_0 ,\z2_p_reg[12]_i_1__0_n_1 ,\z2_p_reg[12]_i_1__0_n_2 ,\z2_p_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\z2_p[12]_i_2__0_n_0 ,z1_p[10:9],\z2_p[12]_i_3__0_n_0 }),
        .O({\z2_p_reg[12]_i_1__0_n_4 ,\z2_p_reg[12]_i_1__0_n_5 ,\z2_p_reg[12]_i_1__0_n_6 ,\z2_p_reg[12]_i_1__0_n_7 }),
        .S({\z2_p[12]_i_4__0_n_0 ,\z2_p[12]_i_5__0_n_0 ,\z2_p[12]_i_6_n_0 ,\z2_p[12]_i_7__0_n_0 }));
  FDCE \z2_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[16]_i_1__0_n_7 ),
        .Q(z2_p[13]));
  FDCE \z2_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[16]_i_1__0_n_6 ),
        .Q(z2_p[14]));
  FDCE \z2_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[16]_i_1__0_n_5 ),
        .Q(z2_p[15]));
  FDCE \z2_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[16]_i_1__0_n_4 ),
        .Q(z2_p[16]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[16]_i_1__0 
       (.CI(\z2_p_reg[12]_i_1__0_n_0 ),
        .CO({\z2_p_reg[16]_i_1__0_n_0 ,\z2_p_reg[16]_i_1__0_n_1 ,\z2_p_reg[16]_i_1__0_n_2 ,\z2_p_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\z2_p[16]_i_2__0_n_0 ,z1_p[14],\z2_p[16]_i_3_n_0 ,z1_p[12]}),
        .O({\z2_p_reg[16]_i_1__0_n_4 ,\z2_p_reg[16]_i_1__0_n_5 ,\z2_p_reg[16]_i_1__0_n_6 ,\z2_p_reg[16]_i_1__0_n_7 }),
        .S({\z2_p[16]_i_4__0_n_0 ,\z2_p[16]_i_5__0_n_0 ,\z2_p[16]_i_6__0_n_0 ,\z2_p[16]_i_7_n_0 }));
  FDCE \z2_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[20]_i_1__0_n_7 ),
        .Q(z2_p[17]));
  FDCE \z2_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[20]_i_1__0_n_6 ),
        .Q(z2_p[18]));
  FDCE \z2_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[20]_i_1__0_n_5 ),
        .Q(z2_p[19]));
  FDCE \z2_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[4]_i_1__0_n_7 ),
        .Q(z2_p[1]));
  FDCE \z2_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[20]_i_1__0_n_4 ),
        .Q(z2_p[20]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[20]_i_1__0 
       (.CI(\z2_p_reg[16]_i_1__0_n_0 ),
        .CO({\z2_p_reg[20]_i_1__0_n_0 ,\z2_p_reg[20]_i_1__0_n_1 ,\z2_p_reg[20]_i_1__0_n_2 ,\z2_p_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({z1_p[19],\z2_p[20]_i_2_n_0 ,z1_p[17:16]}),
        .O({\z2_p_reg[20]_i_1__0_n_4 ,\z2_p_reg[20]_i_1__0_n_5 ,\z2_p_reg[20]_i_1__0_n_6 ,\z2_p_reg[20]_i_1__0_n_7 }),
        .S({\z2_p[20]_i_3__0_n_0 ,\z2_p[20]_i_4__0_n_0 ,\z2_p[20]_i_5__0_n_0 ,\z2_p[20]_i_6__0_n_0 }));
  FDCE \z2_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[24]_i_1_n_7 ),
        .Q(z2_p[21]));
  FDCE \z2_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[24]_i_1_n_6 ),
        .Q(z2_p[22]));
  FDCE \z2_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[24]_i_1_n_5 ),
        .Q(z2_p[23]));
  FDCE \z2_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[24]_i_1_n_4 ),
        .Q(z2_p[24]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[24]_i_1 
       (.CI(\z2_p_reg[20]_i_1__0_n_0 ),
        .CO({\z2_p_reg[24]_i_1_n_0 ,\z2_p_reg[24]_i_1_n_1 ,\z2_p_reg[24]_i_1_n_2 ,\z2_p_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({z1_p[23],\z2_p[24]_i_2_n_0 ,z1_p[21],\z2_p[24]_i_3_n_0 }),
        .O({\z2_p_reg[24]_i_1_n_4 ,\z2_p_reg[24]_i_1_n_5 ,\z2_p_reg[24]_i_1_n_6 ,\z2_p_reg[24]_i_1_n_7 }),
        .S({\z2_p[24]_i_4_n_0 ,\z2_p[24]_i_5_n_0 ,\z2_p[24]_i_6_n_0 ,\z2_p[24]_i_7_n_0 }));
  FDCE \z2_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[28]_i_1_n_7 ),
        .Q(z2_p[25]));
  FDCE \z2_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[28]_i_1_n_6 ),
        .Q(z2_p[26]));
  FDCE \z2_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[28]_i_1_n_5 ),
        .Q(z2_p[27]));
  FDCE \z2_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[28]_i_1_n_4 ),
        .Q(z2_p[28]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[28]_i_1 
       (.CI(\z2_p_reg[24]_i_1_n_0 ),
        .CO({\z2_p_reg[28]_i_1_n_0 ,\z2_p_reg[28]_i_1_n_1 ,\z2_p_reg[28]_i_1_n_2 ,\z2_p_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({z1_p[27:26],\z2_p[28]_i_2_n_0 ,z1_p[24]}),
        .O({\z2_p_reg[28]_i_1_n_4 ,\z2_p_reg[28]_i_1_n_5 ,\z2_p_reg[28]_i_1_n_6 ,\z2_p_reg[28]_i_1_n_7 }),
        .S({\z2_p[28]_i_3_n_0 ,\z2_p[28]_i_4_n_0 ,\z2_p[28]_i_5_n_0 ,\z2_p[28]_i_6_n_0 }));
  FDCE \z2_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[31]_i_1_n_7 ),
        .Q(z2_p[29]));
  FDCE \z2_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[4]_i_1__0_n_6 ),
        .Q(z2_p[2]));
  FDCE \z2_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[31]_i_1_n_6 ),
        .Q(z2_p[30]));
  FDCE \z2_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[31]_i_1_n_5 ),
        .Q(z2_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[31]_i_1 
       (.CI(\z2_p_reg[28]_i_1_n_0 ),
        .CO({\NLW_z2_p_reg[31]_i_1_CO_UNCONNECTED [3:2],\z2_p_reg[31]_i_1_n_2 ,\z2_p_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\z2_p[31]_i_2_n_0 ,z1_p[28]}),
        .O({\NLW_z2_p_reg[31]_i_1_O_UNCONNECTED [3],\z2_p_reg[31]_i_1_n_5 ,\z2_p_reg[31]_i_1_n_6 ,\z2_p_reg[31]_i_1_n_7 }),
        .S({1'b0,\z2_p[31]_i_3_n_0 ,\z2_p[31]_i_4_n_0 ,\z2_p[31]_i_5_n_0 }));
  FDCE \z2_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[4]_i_1__0_n_5 ),
        .Q(z2_p[3]));
  FDCE \z2_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[4]_i_1__0_n_4 ),
        .Q(z2_p[4]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\z2_p_reg[4]_i_1__0_n_0 ,\z2_p_reg[4]_i_1__0_n_1 ,\z2_p_reg[4]_i_1__0_n_2 ,\z2_p_reg[4]_i_1__0_n_3 }),
        .CYINIT(x1_p),
        .DI({z1_p[3],\z2_p[4]_i_2__0_n_0 ,\z2_p[4]_i_3__0_n_0 ,y1_p[29]}),
        .O({\z2_p_reg[4]_i_1__0_n_4 ,\z2_p_reg[4]_i_1__0_n_5 ,\z2_p_reg[4]_i_1__0_n_6 ,\z2_p_reg[4]_i_1__0_n_7 }),
        .S({\z2_p[4]_i_4_n_0 ,\z2_p[4]_i_5__0_n_0 ,\z2_p[4]_i_6_n_0 ,\z2_p[4]_i_7__0_n_0 }));
  FDCE \z2_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[8]_i_1__0_n_7 ),
        .Q(z2_p[5]));
  FDCE \z2_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[8]_i_1__0_n_6 ),
        .Q(z2_p[6]));
  FDCE \z2_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[8]_i_1__0_n_5 ),
        .Q(z2_p[7]));
  FDCE \z2_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[8]_i_1__0_n_4 ),
        .Q(z2_p[8]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[8]_i_1__0 
       (.CI(\z2_p_reg[4]_i_1__0_n_0 ),
        .CO({\z2_p_reg[8]_i_1__0_n_0 ,\z2_p_reg[8]_i_1__0_n_1 ,\z2_p_reg[8]_i_1__0_n_2 ,\z2_p_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(z1_p[7:4]),
        .O({\z2_p_reg[8]_i_1__0_n_4 ,\z2_p_reg[8]_i_1__0_n_5 ,\z2_p_reg[8]_i_1__0_n_6 ,\z2_p_reg[8]_i_1__0_n_7 }),
        .S({\z2_p[8]_i_2__0_n_0 ,\z2_p[8]_i_3__0_n_0 ,\z2_p[8]_i_4__0_n_0 ,\z2_p[8]_i_5__0_n_0 }));
  FDCE \z2_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z2_p_reg[12]_i_1__0_n_7 ),
        .Q(z2_p[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[0]_i_1__0 
       (.I0(z2_p[0]),
        .O(\z3_p[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[12]_i_2__0 
       (.I0(z2_p[31]),
        .O(\z3_p[12]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[12]_i_3__0 
       (.I0(z2_p[31]),
        .O(\z3_p[12]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[12]_i_4 
       (.I0(z2_p[11]),
        .I1(z2_p[12]),
        .O(\z3_p[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[12]_i_5__0 
       (.I0(z2_p[31]),
        .I1(z2_p[11]),
        .O(\z3_p[12]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[12]_i_6__0 
       (.I0(z2_p[10]),
        .I1(z2_p[9]),
        .O(\z3_p[12]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[12]_i_7__0 
       (.I0(z2_p[31]),
        .I1(z2_p[9]),
        .O(\z3_p[12]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[16]_i_2 
       (.I0(z2_p[31]),
        .O(\z3_p[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[16]_i_3__0 
       (.I0(z2_p[15]),
        .I1(z2_p[16]),
        .O(\z3_p[16]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[16]_i_4__0 
       (.I0(z2_p[31]),
        .I1(z2_p[15]),
        .O(\z3_p[16]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[16]_i_5__0 
       (.I0(z2_p[14]),
        .I1(z2_p[13]),
        .O(\z3_p[16]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[16]_i_6 
       (.I0(z2_p[12]),
        .I1(z2_p[13]),
        .O(\z3_p[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[20]_i_2 
       (.I0(z2_p[31]),
        .O(\z3_p[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[20]_i_3__0 
       (.I0(z2_p[20]),
        .I1(z2_p[19]),
        .O(\z3_p[20]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[20]_i_4__0 
       (.I0(z2_p[18]),
        .I1(z2_p[19]),
        .O(\z3_p[20]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[20]_i_5__0 
       (.I0(z2_p[31]),
        .I1(z2_p[18]),
        .O(\z3_p[20]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[20]_i_6__0 
       (.I0(z2_p[17]),
        .I1(z2_p[16]),
        .O(\z3_p[20]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[24]_i_2 
       (.I0(z2_p[31]),
        .O(\z3_p[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[24]_i_3 
       (.I0(z2_p[31]),
        .O(\z3_p[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[24]_i_4 
       (.I0(z2_p[23]),
        .I1(z2_p[24]),
        .O(\z3_p[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[24]_i_5 
       (.I0(z2_p[31]),
        .I1(z2_p[23]),
        .O(\z3_p[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[24]_i_6 
       (.I0(z2_p[22]),
        .I1(z2_p[21]),
        .O(\z3_p[24]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[24]_i_7 
       (.I0(z2_p[31]),
        .I1(z2_p[21]),
        .O(\z3_p[24]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[28]_i_2 
       (.I0(z2_p[28]),
        .I1(z2_p[27]),
        .O(\z3_p[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[28]_i_3 
       (.I0(z2_p[26]),
        .I1(z2_p[27]),
        .O(\z3_p[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[28]_i_4 
       (.I0(z2_p[25]),
        .I1(z2_p[26]),
        .O(\z3_p[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[28]_i_5 
       (.I0(z2_p[24]),
        .I1(z2_p[25]),
        .O(\z3_p[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z3_p[31]_i_2 
       (.I0(z2_p[31]),
        .O(\z3_p[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[31]_i_3 
       (.I0(z2_p[30]),
        .I1(z2_p[31]),
        .O(\z3_p[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[31]_i_4 
       (.I0(z2_p[29]),
        .I1(z2_p[30]),
        .O(\z3_p[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[31]_i_5 
       (.I0(z2_p[31]),
        .I1(z2_p[29]),
        .O(\z3_p[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[4]_i_2__0 
       (.I0(z2_p[2]),
        .O(\z3_p[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[4]_i_3__0 
       (.I0(z2_p[3]),
        .I1(z2_p[4]),
        .O(\z3_p[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[4]_i_4 
       (.I0(z2_p[2]),
        .I1(z2_p[3]),
        .O(\z3_p[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[4]_i_5__0 
       (.I0(z2_p[2]),
        .I1(z2_p[31]),
        .O(\z3_p[4]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[4]_i_6__0 
       (.I0(z2_p[31]),
        .I1(z2_p[1]),
        .O(\z3_p[4]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[8]_i_2__0 
       (.I0(z2_p[8]),
        .I1(z2_p[7]),
        .O(\z3_p[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[8]_i_3__0 
       (.I0(z2_p[6]),
        .I1(z2_p[7]),
        .O(\z3_p[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[8]_i_4 
       (.I0(z2_p[5]),
        .I1(z2_p[6]),
        .O(\z3_p[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[8]_i_5 
       (.I0(z2_p[4]),
        .I1(z2_p[5]),
        .O(\z3_p[8]_i_5_n_0 ));
  FDCE \z3_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p[0]_i_1__0_n_0 ),
        .Q(z3_p[0]));
  FDCE \z3_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[12]_i_1__0_n_6 ),
        .Q(z3_p[10]));
  FDCE \z3_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[12]_i_1__0_n_5 ),
        .Q(z3_p[11]));
  FDCE \z3_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[12]_i_1__0_n_4 ),
        .Q(z3_p[12]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[12]_i_1__0 
       (.CI(\z3_p_reg[8]_i_1__0_n_0 ),
        .CO({\z3_p_reg[12]_i_1__0_n_0 ,\z3_p_reg[12]_i_1__0_n_1 ,\z3_p_reg[12]_i_1__0_n_2 ,\z3_p_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({z2_p[11],\z3_p[12]_i_2__0_n_0 ,z2_p[9],\z3_p[12]_i_3__0_n_0 }),
        .O({\z3_p_reg[12]_i_1__0_n_4 ,\z3_p_reg[12]_i_1__0_n_5 ,\z3_p_reg[12]_i_1__0_n_6 ,\z3_p_reg[12]_i_1__0_n_7 }),
        .S({\z3_p[12]_i_4_n_0 ,\z3_p[12]_i_5__0_n_0 ,\z3_p[12]_i_6__0_n_0 ,\z3_p[12]_i_7__0_n_0 }));
  FDCE \z3_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[16]_i_1__0_n_7 ),
        .Q(z3_p[13]));
  FDCE \z3_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[16]_i_1__0_n_6 ),
        .Q(z3_p[14]));
  FDCE \z3_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[16]_i_1__0_n_5 ),
        .Q(z3_p[15]));
  FDCE \z3_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[16]_i_1__0_n_4 ),
        .Q(z3_p[16]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[16]_i_1__0 
       (.CI(\z3_p_reg[12]_i_1__0_n_0 ),
        .CO({\z3_p_reg[16]_i_1__0_n_0 ,\z3_p_reg[16]_i_1__0_n_1 ,\z3_p_reg[16]_i_1__0_n_2 ,\z3_p_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({z2_p[15],\z3_p[16]_i_2_n_0 ,z2_p[13:12]}),
        .O({\z3_p_reg[16]_i_1__0_n_4 ,\z3_p_reg[16]_i_1__0_n_5 ,\z3_p_reg[16]_i_1__0_n_6 ,\z3_p_reg[16]_i_1__0_n_7 }),
        .S({\z3_p[16]_i_3__0_n_0 ,\z3_p[16]_i_4__0_n_0 ,\z3_p[16]_i_5__0_n_0 ,\z3_p[16]_i_6_n_0 }));
  FDCE \z3_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[20]_i_1__0_n_7 ),
        .Q(z3_p[17]));
  FDCE \z3_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[20]_i_1__0_n_6 ),
        .Q(z3_p[18]));
  FDCE \z3_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[20]_i_1__0_n_5 ),
        .Q(z3_p[19]));
  FDCE \z3_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[4]_i_1__0_n_7 ),
        .Q(z3_p[1]));
  FDCE \z3_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[20]_i_1__0_n_4 ),
        .Q(z3_p[20]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[20]_i_1__0 
       (.CI(\z3_p_reg[16]_i_1__0_n_0 ),
        .CO({\z3_p_reg[20]_i_1__0_n_0 ,\z3_p_reg[20]_i_1__0_n_1 ,\z3_p_reg[20]_i_1__0_n_2 ,\z3_p_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({z2_p[19:18],\z3_p[20]_i_2_n_0 ,z2_p[16]}),
        .O({\z3_p_reg[20]_i_1__0_n_4 ,\z3_p_reg[20]_i_1__0_n_5 ,\z3_p_reg[20]_i_1__0_n_6 ,\z3_p_reg[20]_i_1__0_n_7 }),
        .S({\z3_p[20]_i_3__0_n_0 ,\z3_p[20]_i_4__0_n_0 ,\z3_p[20]_i_5__0_n_0 ,\z3_p[20]_i_6__0_n_0 }));
  FDCE \z3_p_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[24]_i_1_n_7 ),
        .Q(z3_p[21]));
  FDCE \z3_p_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[24]_i_1_n_6 ),
        .Q(z3_p[22]));
  FDCE \z3_p_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[24]_i_1_n_5 ),
        .Q(z3_p[23]));
  FDCE \z3_p_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[24]_i_1_n_4 ),
        .Q(z3_p[24]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[24]_i_1 
       (.CI(\z3_p_reg[20]_i_1__0_n_0 ),
        .CO({\z3_p_reg[24]_i_1_n_0 ,\z3_p_reg[24]_i_1_n_1 ,\z3_p_reg[24]_i_1_n_2 ,\z3_p_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({z2_p[23],\z3_p[24]_i_2_n_0 ,z2_p[21],\z3_p[24]_i_3_n_0 }),
        .O({\z3_p_reg[24]_i_1_n_4 ,\z3_p_reg[24]_i_1_n_5 ,\z3_p_reg[24]_i_1_n_6 ,\z3_p_reg[24]_i_1_n_7 }),
        .S({\z3_p[24]_i_4_n_0 ,\z3_p[24]_i_5_n_0 ,\z3_p[24]_i_6_n_0 ,\z3_p[24]_i_7_n_0 }));
  FDCE \z3_p_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[28]_i_1_n_7 ),
        .Q(z3_p[25]));
  FDCE \z3_p_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[28]_i_1_n_6 ),
        .Q(z3_p[26]));
  FDCE \z3_p_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[28]_i_1_n_5 ),
        .Q(z3_p[27]));
  FDCE \z3_p_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[28]_i_1_n_4 ),
        .Q(z3_p[28]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[28]_i_1 
       (.CI(\z3_p_reg[24]_i_1_n_0 ),
        .CO({\z3_p_reg[28]_i_1_n_0 ,\z3_p_reg[28]_i_1_n_1 ,\z3_p_reg[28]_i_1_n_2 ,\z3_p_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(z2_p[27:24]),
        .O({\z3_p_reg[28]_i_1_n_4 ,\z3_p_reg[28]_i_1_n_5 ,\z3_p_reg[28]_i_1_n_6 ,\z3_p_reg[28]_i_1_n_7 }),
        .S({\z3_p[28]_i_2_n_0 ,\z3_p[28]_i_3_n_0 ,\z3_p[28]_i_4_n_0 ,\z3_p[28]_i_5_n_0 }));
  FDCE \z3_p_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[31]_i_1_n_7 ),
        .Q(z3_p[29]));
  FDCE \z3_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[4]_i_1__0_n_6 ),
        .Q(z3_p[2]));
  FDCE \z3_p_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[31]_i_1_n_6 ),
        .Q(z3_p[30]));
  FDCE \z3_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[31]_i_1_n_5 ),
        .Q(z3_p[31]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[31]_i_1 
       (.CI(\z3_p_reg[28]_i_1_n_0 ),
        .CO({\NLW_z3_p_reg[31]_i_1_CO_UNCONNECTED [3:2],\z3_p_reg[31]_i_1_n_2 ,\z3_p_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,z2_p[29],\z3_p[31]_i_2_n_0 }),
        .O({\NLW_z3_p_reg[31]_i_1_O_UNCONNECTED [3],\z3_p_reg[31]_i_1_n_5 ,\z3_p_reg[31]_i_1_n_6 ,\z3_p_reg[31]_i_1_n_7 }),
        .S({1'b0,\z3_p[31]_i_3_n_0 ,\z3_p[31]_i_4_n_0 ,\z3_p[31]_i_5_n_0 }));
  FDCE \z3_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[4]_i_1__0_n_5 ),
        .Q(z3_p[3]));
  FDCE \z3_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[4]_i_1__0_n_4 ),
        .Q(z3_p[4]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\z3_p_reg[4]_i_1__0_n_0 ,\z3_p_reg[4]_i_1__0_n_1 ,\z3_p_reg[4]_i_1__0_n_2 ,\z3_p_reg[4]_i_1__0_n_3 }),
        .CYINIT(z2_p[0]),
        .DI({z2_p[3:2],\z3_p[4]_i_2__0_n_0 ,z2_p[1]}),
        .O({\z3_p_reg[4]_i_1__0_n_4 ,\z3_p_reg[4]_i_1__0_n_5 ,\z3_p_reg[4]_i_1__0_n_6 ,\z3_p_reg[4]_i_1__0_n_7 }),
        .S({\z3_p[4]_i_3__0_n_0 ,\z3_p[4]_i_4_n_0 ,\z3_p[4]_i_5__0_n_0 ,\z3_p[4]_i_6__0_n_0 }));
  FDCE \z3_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[8]_i_1__0_n_7 ),
        .Q(z3_p[5]));
  FDCE \z3_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[8]_i_1__0_n_6 ),
        .Q(z3_p[6]));
  FDCE \z3_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[8]_i_1__0_n_5 ),
        .Q(z3_p[7]));
  FDCE \z3_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[8]_i_1__0_n_4 ),
        .Q(z3_p[8]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[8]_i_1__0 
       (.CI(\z3_p_reg[4]_i_1__0_n_0 ),
        .CO({\z3_p_reg[8]_i_1__0_n_0 ,\z3_p_reg[8]_i_1__0_n_1 ,\z3_p_reg[8]_i_1__0_n_2 ,\z3_p_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(z2_p[7:4]),
        .O({\z3_p_reg[8]_i_1__0_n_4 ,\z3_p_reg[8]_i_1__0_n_5 ,\z3_p_reg[8]_i_1__0_n_6 ,\z3_p_reg[8]_i_1__0_n_7 }),
        .S({\z3_p[8]_i_2__0_n_0 ,\z3_p[8]_i_3__0_n_0 ,\z3_p[8]_i_4_n_0 ,\z3_p[8]_i_5_n_0 }));
  FDCE \z3_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z3_p_reg[12]_i_1__0_n_7 ),
        .Q(z3_p[9]));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_10 
       (.I0(z3_p[25]),
        .I1(z3_p[26]),
        .O(\z4_p[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_11 
       (.I0(z3_p[24]),
        .I1(z3_p[25]),
        .O(\z4_p[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_13 
       (.I0(z3_p[23]),
        .I1(z3_p[24]),
        .O(\z4_p[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_14 
       (.I0(z3_p[22]),
        .I1(z3_p[23]),
        .O(\z4_p[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_15 
       (.I0(z3_p[21]),
        .I1(z3_p[22]),
        .O(\z4_p[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_16 
       (.I0(z3_p[20]),
        .I1(z3_p[21]),
        .O(\z4_p[31]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z4_p[31]_i_18 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z4_p[31]_i_19 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_20 
       (.I0(z3_p[31]),
        .I1(z3_p[20]),
        .O(\z4_p[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_21 
       (.I0(z3_p[19]),
        .I1(z3_p[18]),
        .O(\z4_p[31]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_22 
       (.I0(z3_p[31]),
        .I1(z3_p[18]),
        .O(\z4_p[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_23 
       (.I0(z3_p[17]),
        .I1(z3_p[16]),
        .O(\z4_p[31]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z4_p[31]_i_25 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z4_p[31]_i_26 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_27 
       (.I0(z3_p[31]),
        .I1(z3_p[16]),
        .O(\z4_p[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_28 
       (.I0(z3_p[15]),
        .I1(z3_p[14]),
        .O(\z4_p[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_29 
       (.I0(z3_p[13]),
        .I1(z3_p[14]),
        .O(\z4_p[31]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_3 
       (.I0(z3_p[30]),
        .I1(z3_p[31]),
        .O(\z4_p[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_30 
       (.I0(z3_p[31]),
        .I1(z3_p[13]),
        .O(\z4_p[31]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z4_p[31]_i_32 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_33 
       (.I0(z3_p[12]),
        .I1(z3_p[11]),
        .O(\z4_p[31]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_34 
       (.I0(z3_p[10]),
        .I1(z3_p[11]),
        .O(\z4_p[31]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_35 
       (.I0(z3_p[31]),
        .I1(z3_p[10]),
        .O(\z4_p[31]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_36 
       (.I0(z3_p[9]),
        .I1(z3_p[8]),
        .O(\z4_p[31]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z4_p[31]_i_38 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z4_p[31]_i_39 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_4 
       (.I0(z3_p[29]),
        .I1(z3_p[30]),
        .O(\z4_p[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_40 
       (.I0(z3_p[31]),
        .I1(z3_p[8]),
        .O(\z4_p[31]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_41 
       (.I0(z3_p[7]),
        .I1(z3_p[6]),
        .O(\z4_p[31]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_42 
       (.I0(z3_p[31]),
        .I1(z3_p[6]),
        .O(\z4_p[31]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_43 
       (.I0(z3_p[5]),
        .I1(z3_p[4]),
        .O(\z4_p[31]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z4_p[31]_i_44 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z4_p[31]_i_45 
       (.I0(z3_p[1]),
        .O(\z4_p[31]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_46 
       (.I0(z3_p[31]),
        .I1(z3_p[4]),
        .O(\z4_p[31]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_47 
       (.I0(z3_p[3]),
        .I1(z3_p[2]),
        .O(\z4_p[31]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_48 
       (.I0(z3_p[1]),
        .I1(z3_p[2]),
        .O(\z4_p[31]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_49 
       (.I0(z3_p[1]),
        .I1(z3_p[31]),
        .O(\z4_p[31]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_5 
       (.I0(z3_p[28]),
        .I1(z3_p[29]),
        .O(\z4_p[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z4_p[31]_i_7 
       (.I0(z3_p[31]),
        .O(\z4_p[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[31]_i_8 
       (.I0(z3_p[31]),
        .I1(z3_p[28]),
        .O(\z4_p[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[31]_i_9 
       (.I0(z3_p[27]),
        .I1(z3_p[26]),
        .O(\z4_p[31]_i_9_n_0 ));
  FDCE \z4_p_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\z4_p_reg[31]_i_1_n_5 ),
        .Q(z4_p));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[31]_i_1 
       (.CI(\z4_p_reg[31]_i_2_n_0 ),
        .CO({\NLW_z4_p_reg[31]_i_1_CO_UNCONNECTED [3:2],\z4_p_reg[31]_i_1_n_2 ,\z4_p_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,z3_p[29:28]}),
        .O({\NLW_z4_p_reg[31]_i_1_O_UNCONNECTED [3],\z4_p_reg[31]_i_1_n_5 ,\z4_p_reg[31]_i_1_n_6 ,\NLW_z4_p_reg[31]_i_1_O_UNCONNECTED [0]}),
        .S({1'b0,\z4_p[31]_i_3_n_0 ,\z4_p[31]_i_4_n_0 ,\z4_p[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[31]_i_12 
       (.CI(\z4_p_reg[31]_i_17_n_0 ),
        .CO({\z4_p_reg[31]_i_12_n_0 ,\z4_p_reg[31]_i_12_n_1 ,\z4_p_reg[31]_i_12_n_2 ,\z4_p_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\z4_p[31]_i_18_n_0 ,z3_p[18],\z4_p[31]_i_19_n_0 ,z3_p[16]}),
        .O(\NLW_z4_p_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\z4_p[31]_i_20_n_0 ,\z4_p[31]_i_21_n_0 ,\z4_p[31]_i_22_n_0 ,\z4_p[31]_i_23_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[31]_i_17 
       (.CI(\z4_p_reg[31]_i_24_n_0 ),
        .CO({\z4_p_reg[31]_i_17_n_0 ,\z4_p_reg[31]_i_17_n_1 ,\z4_p_reg[31]_i_17_n_2 ,\z4_p_reg[31]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({\z4_p[31]_i_25_n_0 ,z3_p[14:13],\z4_p[31]_i_26_n_0 }),
        .O(\NLW_z4_p_reg[31]_i_17_O_UNCONNECTED [3:0]),
        .S({\z4_p[31]_i_27_n_0 ,\z4_p[31]_i_28_n_0 ,\z4_p[31]_i_29_n_0 ,\z4_p[31]_i_30_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[31]_i_2 
       (.CI(\z4_p_reg[31]_i_6_n_0 ),
        .CO({\z4_p_reg[31]_i_2_n_0 ,\z4_p_reg[31]_i_2_n_1 ,\z4_p_reg[31]_i_2_n_2 ,\z4_p_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\z4_p[31]_i_7_n_0 ,z3_p[26:24]}),
        .O(\NLW_z4_p_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\z4_p[31]_i_8_n_0 ,\z4_p[31]_i_9_n_0 ,\z4_p[31]_i_10_n_0 ,\z4_p[31]_i_11_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[31]_i_24 
       (.CI(\z4_p_reg[31]_i_31_n_0 ),
        .CO({\z4_p_reg[31]_i_24_n_0 ,\z4_p_reg[31]_i_24_n_1 ,\z4_p_reg[31]_i_24_n_2 ,\z4_p_reg[31]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({z3_p[11:10],\z4_p[31]_i_32_n_0 ,z3_p[8]}),
        .O(\NLW_z4_p_reg[31]_i_24_O_UNCONNECTED [3:0]),
        .S({\z4_p[31]_i_33_n_0 ,\z4_p[31]_i_34_n_0 ,\z4_p[31]_i_35_n_0 ,\z4_p[31]_i_36_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[31]_i_31 
       (.CI(\z4_p_reg[31]_i_37_n_0 ),
        .CO({\z4_p_reg[31]_i_31_n_0 ,\z4_p_reg[31]_i_31_n_1 ,\z4_p_reg[31]_i_31_n_2 ,\z4_p_reg[31]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\z4_p[31]_i_38_n_0 ,z3_p[6],\z4_p[31]_i_39_n_0 ,z3_p[4]}),
        .O(\NLW_z4_p_reg[31]_i_31_O_UNCONNECTED [3:0]),
        .S({\z4_p[31]_i_40_n_0 ,\z4_p[31]_i_41_n_0 ,\z4_p[31]_i_42_n_0 ,\z4_p[31]_i_43_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[31]_i_37 
       (.CI(1'b0),
        .CO({\z4_p_reg[31]_i_37_n_0 ,\z4_p_reg[31]_i_37_n_1 ,\z4_p_reg[31]_i_37_n_2 ,\z4_p_reg[31]_i_37_n_3 }),
        .CYINIT(z3_p[0]),
        .DI({\z4_p[31]_i_44_n_0 ,z3_p[2:1],\z4_p[31]_i_45_n_0 }),
        .O(\NLW_z4_p_reg[31]_i_37_O_UNCONNECTED [3:0]),
        .S({\z4_p[31]_i_46_n_0 ,\z4_p[31]_i_47_n_0 ,\z4_p[31]_i_48_n_0 ,\z4_p[31]_i_49_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[31]_i_6 
       (.CI(\z4_p_reg[31]_i_12_n_0 ),
        .CO({\z4_p_reg[31]_i_6_n_0 ,\z4_p_reg[31]_i_6_n_1 ,\z4_p_reg[31]_i_6_n_2 ,\z4_p_reg[31]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(z3_p[23:20]),
        .O(\NLW_z4_p_reg[31]_i_6_O_UNCONNECTED [3:0]),
        .S({\z4_p[31]_i_13_n_0 ,\z4_p[31]_i_14_n_0 ,\z4_p[31]_i_15_n_0 ,\z4_p[31]_i_16_n_0 }));
endmodule

(* ORIG_REF_NAME = "Sin4" *) 
module design_1_audio_core_0_0_Sin4
   (\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0 ,
    CO,
    O,
    D,
    clk_enable,
    clk,
    reset,
    Q,
    S,
    DI,
    \HDL_Counter5_out1_reg[16] ,
    \HDL_Counter5_out1_reg[19] ,
    \HDL_Counter5_out1_reg[19]_0 ,
    HwModeRegister1_reg_reg_c_3,
    \HDL_Counter5_out1_reg[10] ,
    \HDL_Counter5_out1_reg[13] ,
    \HDL_Counter5_out1_reg[16]_0 ,
    kconst_1);
  output [14:0]\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0 ;
  output [0:0]CO;
  output [2:0]O;
  output [19:0]D;
  input clk_enable;
  input clk;
  input reset;
  input [20:0]Q;
  input [0:0]S;
  input [1:0]DI;
  input [3:0]\HDL_Counter5_out1_reg[16] ;
  input [0:0]\HDL_Counter5_out1_reg[19] ;
  input [2:0]\HDL_Counter5_out1_reg[19]_0 ;
  input HwModeRegister1_reg_reg_c_3;
  input [2:0]\HDL_Counter5_out1_reg[10] ;
  input [0:0]\HDL_Counter5_out1_reg[13] ;
  input [0:0]\HDL_Counter5_out1_reg[16]_0 ;
  input [0:0]kconst_1;

  wire B0;
  wire [0:0]CO;
  wire [19:0]D;
  wire [1:0]DI;
  wire [2:0]\HDL_Counter5_out1_reg[10] ;
  wire [0:0]\HDL_Counter5_out1_reg[13] ;
  wire [3:0]\HDL_Counter5_out1_reg[16] ;
  wire [0:0]\HDL_Counter5_out1_reg[16]_0 ;
  wire [0:0]\HDL_Counter5_out1_reg[19] ;
  wire [2:0]\HDL_Counter5_out1_reg[19]_0 ;
  wire HwModeRegister1_reg_reg_c_3;
  wire \Input_rsvd_1[11]_i_3_n_0 ;
  wire \Input_rsvd_1[11]_i_4_n_0 ;
  wire \Input_rsvd_1[11]_i_5_n_0 ;
  wire \Input_rsvd_1[11]_i_6_n_0 ;
  wire \Input_rsvd_1[15]_i_3_n_0 ;
  wire \Input_rsvd_1[15]_i_4_n_0 ;
  wire \Input_rsvd_1[15]_i_5_n_0 ;
  wire \Input_rsvd_1[15]_i_6_n_0 ;
  wire \Input_rsvd_1[19]_i_3_n_0 ;
  wire \Input_rsvd_1[19]_i_4_n_0 ;
  wire \Input_rsvd_1[19]_i_5_n_0 ;
  wire \Input_rsvd_1[19]_i_6_n_0 ;
  wire \Input_rsvd_1[3]_i_3_n_0 ;
  wire \Input_rsvd_1[3]_i_4_n_0 ;
  wire \Input_rsvd_1[3]_i_5_n_0 ;
  wire \Input_rsvd_1[3]_i_6_n_0 ;
  wire \Input_rsvd_1[3]_i_7_n_0 ;
  wire \Input_rsvd_1[7]_i_3_n_0 ;
  wire \Input_rsvd_1[7]_i_4_n_0 ;
  wire \Input_rsvd_1[7]_i_5_n_0 ;
  wire \Input_rsvd_1[7]_i_6_n_0 ;
  wire \Input_rsvd_1_reg[11]_i_2_n_0 ;
  wire \Input_rsvd_1_reg[11]_i_2_n_1 ;
  wire \Input_rsvd_1_reg[11]_i_2_n_2 ;
  wire \Input_rsvd_1_reg[11]_i_2_n_3 ;
  wire \Input_rsvd_1_reg[15]_i_2_n_0 ;
  wire \Input_rsvd_1_reg[15]_i_2_n_1 ;
  wire \Input_rsvd_1_reg[15]_i_2_n_2 ;
  wire \Input_rsvd_1_reg[15]_i_2_n_3 ;
  wire \Input_rsvd_1_reg[19]_i_2_n_1 ;
  wire \Input_rsvd_1_reg[19]_i_2_n_2 ;
  wire \Input_rsvd_1_reg[19]_i_2_n_3 ;
  wire \Input_rsvd_1_reg[3]_i_2_n_0 ;
  wire \Input_rsvd_1_reg[3]_i_2_n_1 ;
  wire \Input_rsvd_1_reg[3]_i_2_n_2 ;
  wire \Input_rsvd_1_reg[3]_i_2_n_3 ;
  wire \Input_rsvd_1_reg[7]_i_2_n_0 ;
  wire \Input_rsvd_1_reg[7]_i_2_n_1 ;
  wire \Input_rsvd_1_reg[7]_i_2_n_2 ;
  wire \Input_rsvd_1_reg[7]_i_2_n_3 ;
  wire [2:0]O;
  wire [20:0]Q;
  wire [0:0]S;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__2_n_0 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__3_n_2 ;
  wire \_inferred__0/i__carry__3_n_3 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire clk;
  wire clk_enable;
  wire i__carry__0_i_10_n_0;
  wire i__carry__0_i_11_n_0;
  wire i__carry__0_i_12_n_0;
  wire i__carry__0_i_13_n_0;
  wire i__carry__0_i_14_n_0;
  wire i__carry__0_i_1__3_n_0;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry__0_i_3__3_n_0;
  wire i__carry__0_i_4__3_n_0;
  wire i__carry__0_i_5__0_n_0;
  wire i__carry__0_i_7_n_0;
  wire i__carry__0_i_7_n_1;
  wire i__carry__0_i_7_n_2;
  wire i__carry__0_i_7_n_3;
  wire i__carry__0_i_8_n_0;
  wire i__carry__0_i_8_n_1;
  wire i__carry__0_i_8_n_2;
  wire i__carry__0_i_8_n_3;
  wire i__carry__0_i_9_n_0;
  wire i__carry__1_i_1__0_n_1;
  wire i__carry__1_i_1__0_n_2;
  wire i__carry__1_i_1__0_n_3;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2__3_n_0;
  wire i__carry__1_i_3__0_n_0;
  wire i__carry__1_i_4__3_n_0;
  wire i__carry__1_i_5__0_n_0;
  wire i__carry__1_i_6__0_n_0;
  wire i__carry__1_i_6_n_0;
  wire i__carry__1_i_7_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3_n_0;
  wire i__carry__2_i_4_n_0;
  wire i__carry__2_i_5_n_0;
  wire i__carry__2_i_6_n_0;
  wire i__carry__2_i_7_n_0;
  wire i__carry__3_i_1_n_0;
  wire i__carry__3_i_2_n_0;
  wire i__carry__3_i_3_n_0;
  wire i__carry__3_i_4__0_n_0;
  wire i__carry_i_10_n_0;
  wire i__carry_i_11_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3__3_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4__3_n_0;
  wire i__carry_i_5__0_n_0;
  wire i__carry_i_5_n_0;
  wire i__carry_i_6__0_n_0;
  wire i__carry_i_6_n_0;
  wire i__carry_i_7_n_0;
  wire i__carry_i_8_n_0;
  wire i__carry_i_8_n_1;
  wire i__carry_i_8_n_2;
  wire i__carry_i_8_n_3;
  wire i__carry_i_9_n_0;
  wire i__carry_i_9_n_1;
  wire i__carry_i_9_n_2;
  wire i__carry_i_9_n_3;
  wire [0:0]kconst_1;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ;
  wire [14:0]\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0 ;
  wire \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire negate_reg_reg_reg_gate_n_0;
  wire \negate_reg_reg_reg_n_0_[5] ;
  wire [5:5]p_4_out;
  wire [20:1]quad_correction_after_cast_3;
  wire [20:1]quad_correction_before_add_temp;
  wire [5:1]quad_correction_before_sub_temp;
  wire [18:0]quad_correction_before_th0;
  wire [18:0]quad_correction_before_th00_in;
  wire quad_correction_before_th1_carry__0_i_1_n_0;
  wire quad_correction_before_th1_carry__0_i_2_n_0;
  wire quad_correction_before_th1_carry__0_i_3_n_0;
  wire quad_correction_before_th1_carry__0_i_4_n_0;
  wire quad_correction_before_th1_carry__0_i_5_n_0;
  wire quad_correction_before_th1_carry__0_i_6_n_0;
  wire quad_correction_before_th1_carry__0_n_0;
  wire quad_correction_before_th1_carry__0_n_1;
  wire quad_correction_before_th1_carry__0_n_2;
  wire quad_correction_before_th1_carry__0_n_3;
  wire quad_correction_before_th1_carry_i_1_n_0;
  wire quad_correction_before_th1_carry_i_2_n_0;
  wire quad_correction_before_th1_carry_i_3_n_0;
  wire quad_correction_before_th1_carry_i_4_n_0;
  wire quad_correction_before_th1_carry_i_5_n_0;
  wire quad_correction_before_th1_carry_i_6_n_0;
  wire quad_correction_before_th1_carry_i_7_n_0;
  wire quad_correction_before_th1_carry_n_0;
  wire quad_correction_before_th1_carry_n_1;
  wire quad_correction_before_th1_carry_n_2;
  wire quad_correction_before_th1_carry_n_3;
  wire quad_correction_before_th2_carry__0_i_1_n_0;
  wire quad_correction_before_th2_carry__0_i_2_n_0;
  wire quad_correction_before_th2_carry__0_i_3_n_0;
  wire quad_correction_before_th2_carry__0_i_4_n_0;
  wire quad_correction_before_th2_carry__0_i_5_n_0;
  wire quad_correction_before_th2_carry__0_i_6_n_0;
  wire quad_correction_before_th2_carry__0_i_7_n_0;
  wire quad_correction_before_th2_carry__0_i_8_n_0;
  wire quad_correction_before_th2_carry__0_n_0;
  wire quad_correction_before_th2_carry__0_n_1;
  wire quad_correction_before_th2_carry__0_n_2;
  wire quad_correction_before_th2_carry__0_n_3;
  wire quad_correction_before_th2_carry__1_i_1_n_0;
  wire quad_correction_before_th2_carry__1_i_2_n_0;
  wire quad_correction_before_th2_carry__1_i_3_n_0;
  wire quad_correction_before_th2_carry__1_n_1;
  wire quad_correction_before_th2_carry__1_n_2;
  wire quad_correction_before_th2_carry__1_n_3;
  wire quad_correction_before_th2_carry_i_1_n_0;
  wire quad_correction_before_th2_carry_i_2_n_0;
  wire quad_correction_before_th2_carry_i_3_n_0;
  wire quad_correction_before_th2_carry_i_4_n_0;
  wire quad_correction_before_th2_carry_i_5_n_0;
  wire quad_correction_before_th2_carry_i_6_n_0;
  wire quad_correction_before_th2_carry_n_0;
  wire quad_correction_before_th2_carry_n_1;
  wire quad_correction_before_th2_carry_n_2;
  wire quad_correction_before_th2_carry_n_3;
  wire \quad_correction_before_th2_inferred__0/i__carry__0_n_0 ;
  wire \quad_correction_before_th2_inferred__0/i__carry__0_n_1 ;
  wire \quad_correction_before_th2_inferred__0/i__carry__0_n_2 ;
  wire \quad_correction_before_th2_inferred__0/i__carry__0_n_3 ;
  wire \quad_correction_before_th2_inferred__0/i__carry__1_n_1 ;
  wire \quad_correction_before_th2_inferred__0/i__carry__1_n_2 ;
  wire \quad_correction_before_th2_inferred__0/i__carry__1_n_3 ;
  wire \quad_correction_before_th2_inferred__0/i__carry_n_0 ;
  wire \quad_correction_before_th2_inferred__0/i__carry_n_1 ;
  wire \quad_correction_before_th2_inferred__0/i__carry_n_2 ;
  wire \quad_correction_before_th2_inferred__0/i__carry_n_3 ;
  wire quad_correction_before_th3_carry__0_i_1_n_0;
  wire quad_correction_before_th3_carry__0_i_1_n_1;
  wire quad_correction_before_th3_carry__0_i_1_n_2;
  wire quad_correction_before_th3_carry__0_i_1_n_3;
  wire quad_correction_before_th3_carry__0_i_2_n_0;
  wire quad_correction_before_th3_carry__0_i_3_n_0;
  wire quad_correction_before_th3_carry__0_i_4_n_0;
  wire quad_correction_before_th3_carry__0_i_5_n_0;
  wire quad_correction_before_th3_carry__0_i_6_n_0;
  wire quad_correction_before_th3_carry__0_i_7_n_0;
  wire quad_correction_before_th3_carry__0_i_7_n_1;
  wire quad_correction_before_th3_carry__0_i_7_n_2;
  wire quad_correction_before_th3_carry__0_i_7_n_3;
  wire quad_correction_before_th3_carry__0_i_8_n_0;
  wire quad_correction_before_th3_carry__0_i_9_n_0;
  wire quad_correction_before_th3_carry__0_n_0;
  wire quad_correction_before_th3_carry__0_n_1;
  wire quad_correction_before_th3_carry__0_n_2;
  wire quad_correction_before_th3_carry__0_n_3;
  wire quad_correction_before_th3_carry__1_i_1_n_0;
  wire quad_correction_before_th3_carry__1_i_2_n_0;
  wire quad_correction_before_th3_carry__1_i_3_n_1;
  wire quad_correction_before_th3_carry__1_i_3_n_2;
  wire quad_correction_before_th3_carry__1_i_3_n_3;
  wire quad_correction_before_th3_carry__1_i_4_n_0;
  wire quad_correction_before_th3_carry__1_i_5_n_0;
  wire quad_correction_before_th3_carry__1_i_6_n_0;
  wire quad_correction_before_th3_carry__1_i_7_n_0;
  wire quad_correction_before_th3_carry__1_n_1;
  wire quad_correction_before_th3_carry__1_n_2;
  wire quad_correction_before_th3_carry__1_n_3;
  wire quad_correction_before_th3_carry_i_10_n_0;
  wire quad_correction_before_th3_carry_i_11_n_0;
  wire quad_correction_before_th3_carry_i_12_n_0;
  wire quad_correction_before_th3_carry_i_13_n_0;
  wire quad_correction_before_th3_carry_i_14_n_0;
  wire quad_correction_before_th3_carry_i_15_n_0;
  wire quad_correction_before_th3_carry_i_16_n_0;
  wire quad_correction_before_th3_carry_i_1_n_0;
  wire quad_correction_before_th3_carry_i_2_n_0;
  wire quad_correction_before_th3_carry_i_3_n_1;
  wire quad_correction_before_th3_carry_i_3_n_2;
  wire quad_correction_before_th3_carry_i_3_n_3;
  wire quad_correction_before_th3_carry_i_4_n_0;
  wire quad_correction_before_th3_carry_i_5_n_0;
  wire quad_correction_before_th3_carry_i_6_n_0;
  wire quad_correction_before_th3_carry_i_7_n_0;
  wire quad_correction_before_th3_carry_i_8_n_0;
  wire quad_correction_before_th3_carry_i_8_n_1;
  wire quad_correction_before_th3_carry_i_8_n_2;
  wire quad_correction_before_th3_carry_i_8_n_3;
  wire quad_correction_before_th3_carry_i_9_n_0;
  wire quad_correction_before_th3_carry_i_9_n_1;
  wire quad_correction_before_th3_carry_i_9_n_2;
  wire quad_correction_before_th3_carry_i_9_n_3;
  wire quad_correction_before_th3_carry_n_0;
  wire quad_correction_before_th3_carry_n_1;
  wire quad_correction_before_th3_carry_n_2;
  wire quad_correction_before_th3_carry_n_3;
  wire reset;
  wire \x2_p[11]_i_2_n_0 ;
  wire \x2_p[11]_i_3_n_0 ;
  wire \x2_p[11]_i_4_n_0 ;
  wire \x2_p[11]_i_5__3_n_0 ;
  wire \x2_p[15]_i_2_n_0 ;
  wire \x2_p[15]_i_3_n_0 ;
  wire \x2_p[15]_i_4__3_n_0 ;
  wire \x2_p[15]_i_5_n_0 ;
  wire \x2_p[19]_i_2_n_0 ;
  wire \x2_p[19]_i_3_n_0 ;
  wire \x2_p[19]_i_4__3_n_0 ;
  wire \x2_p[19]_i_5__3_n_0 ;
  wire \x2_p[20]_i_2_n_0 ;
  wire \x2_p[3]_i_2_n_0 ;
  wire \x2_p[3]_i_3_n_0 ;
  wire \x2_p[3]_i_4_n_0 ;
  wire \x2_p[3]_i_5_n_0 ;
  wire \x2_p[3]_i_6_n_0 ;
  wire \x2_p[7]_i_2__3_n_0 ;
  wire \x2_p[7]_i_3_n_0 ;
  wire \x2_p[7]_i_4_n_0 ;
  wire \x2_p[7]_i_5_n_0 ;
  wire \x2_p_reg[11]_i_1_n_0 ;
  wire \x2_p_reg[11]_i_1_n_1 ;
  wire \x2_p_reg[11]_i_1_n_2 ;
  wire \x2_p_reg[11]_i_1_n_3 ;
  wire \x2_p_reg[11]_i_1_n_4 ;
  wire \x2_p_reg[11]_i_1_n_5 ;
  wire \x2_p_reg[11]_i_1_n_6 ;
  wire \x2_p_reg[11]_i_1_n_7 ;
  wire \x2_p_reg[15]_i_1_n_0 ;
  wire \x2_p_reg[15]_i_1_n_1 ;
  wire \x2_p_reg[15]_i_1_n_2 ;
  wire \x2_p_reg[15]_i_1_n_3 ;
  wire \x2_p_reg[15]_i_1_n_4 ;
  wire \x2_p_reg[15]_i_1_n_5 ;
  wire \x2_p_reg[15]_i_1_n_6 ;
  wire \x2_p_reg[15]_i_1_n_7 ;
  wire \x2_p_reg[19]_i_1_n_0 ;
  wire \x2_p_reg[19]_i_1_n_1 ;
  wire \x2_p_reg[19]_i_1_n_2 ;
  wire \x2_p_reg[19]_i_1_n_3 ;
  wire \x2_p_reg[19]_i_1_n_4 ;
  wire \x2_p_reg[19]_i_1_n_5 ;
  wire \x2_p_reg[19]_i_1_n_6 ;
  wire \x2_p_reg[19]_i_1_n_7 ;
  wire \x2_p_reg[20]_i_1_n_7 ;
  wire \x2_p_reg[3]_i_1_n_0 ;
  wire \x2_p_reg[3]_i_1_n_1 ;
  wire \x2_p_reg[3]_i_1_n_2 ;
  wire \x2_p_reg[3]_i_1_n_3 ;
  wire \x2_p_reg[3]_i_1_n_4 ;
  wire \x2_p_reg[3]_i_1_n_5 ;
  wire \x2_p_reg[3]_i_1_n_6 ;
  wire \x2_p_reg[3]_i_1_n_7 ;
  wire \x2_p_reg[7]_i_1_n_0 ;
  wire \x2_p_reg[7]_i_1_n_1 ;
  wire \x2_p_reg[7]_i_1_n_2 ;
  wire \x2_p_reg[7]_i_1_n_3 ;
  wire \x2_p_reg[7]_i_1_n_4 ;
  wire \x2_p_reg[7]_i_1_n_5 ;
  wire \x2_p_reg[7]_i_1_n_6 ;
  wire \x2_p_reg[7]_i_1_n_7 ;
  wire \x2_p_reg_n_0_[0] ;
  wire \x2_p_reg_n_0_[10] ;
  wire \x2_p_reg_n_0_[11] ;
  wire \x2_p_reg_n_0_[12] ;
  wire \x2_p_reg_n_0_[13] ;
  wire \x2_p_reg_n_0_[14] ;
  wire \x2_p_reg_n_0_[15] ;
  wire \x2_p_reg_n_0_[16] ;
  wire \x2_p_reg_n_0_[17] ;
  wire \x2_p_reg_n_0_[18] ;
  wire \x2_p_reg_n_0_[19] ;
  wire \x2_p_reg_n_0_[1] ;
  wire \x2_p_reg_n_0_[2] ;
  wire \x2_p_reg_n_0_[3] ;
  wire \x2_p_reg_n_0_[4] ;
  wire \x2_p_reg_n_0_[5] ;
  wire \x2_p_reg_n_0_[6] ;
  wire \x2_p_reg_n_0_[7] ;
  wire \x2_p_reg_n_0_[8] ;
  wire \x2_p_reg_n_0_[9] ;
  wire [20:0]x3_p;
  wire \x3_p[11]_i_2_n_0 ;
  wire \x3_p[11]_i_3_n_0 ;
  wire \x3_p[11]_i_4_n_0 ;
  wire \x3_p[11]_i_5_n_0 ;
  wire \x3_p[15]_i_2_n_0 ;
  wire \x3_p[15]_i_3_n_0 ;
  wire \x3_p[15]_i_4_n_0 ;
  wire \x3_p[15]_i_5_n_0 ;
  wire \x3_p[19]_i_2_n_0 ;
  wire \x3_p[19]_i_3_n_0 ;
  wire \x3_p[19]_i_4_n_0 ;
  wire \x3_p[19]_i_5_n_0 ;
  wire \x3_p[20]_i_2_n_0 ;
  wire \x3_p[3]_i_2_n_0 ;
  wire \x3_p[3]_i_3_n_0 ;
  wire \x3_p[3]_i_4_n_0 ;
  wire \x3_p[3]_i_5_n_0 ;
  wire \x3_p[3]_i_6_n_0 ;
  wire \x3_p[7]_i_2_n_0 ;
  wire \x3_p[7]_i_3_n_0 ;
  wire \x3_p[7]_i_4_n_0 ;
  wire \x3_p[7]_i_5_n_0 ;
  wire \x3_p_reg[11]_i_1_n_0 ;
  wire \x3_p_reg[11]_i_1_n_1 ;
  wire \x3_p_reg[11]_i_1_n_2 ;
  wire \x3_p_reg[11]_i_1_n_3 ;
  wire \x3_p_reg[11]_i_1_n_4 ;
  wire \x3_p_reg[11]_i_1_n_5 ;
  wire \x3_p_reg[11]_i_1_n_6 ;
  wire \x3_p_reg[11]_i_1_n_7 ;
  wire \x3_p_reg[15]_i_1_n_0 ;
  wire \x3_p_reg[15]_i_1_n_1 ;
  wire \x3_p_reg[15]_i_1_n_2 ;
  wire \x3_p_reg[15]_i_1_n_3 ;
  wire \x3_p_reg[15]_i_1_n_4 ;
  wire \x3_p_reg[15]_i_1_n_5 ;
  wire \x3_p_reg[15]_i_1_n_6 ;
  wire \x3_p_reg[15]_i_1_n_7 ;
  wire \x3_p_reg[19]_i_1_n_0 ;
  wire \x3_p_reg[19]_i_1_n_1 ;
  wire \x3_p_reg[19]_i_1_n_2 ;
  wire \x3_p_reg[19]_i_1_n_3 ;
  wire \x3_p_reg[19]_i_1_n_4 ;
  wire \x3_p_reg[19]_i_1_n_5 ;
  wire \x3_p_reg[19]_i_1_n_6 ;
  wire \x3_p_reg[19]_i_1_n_7 ;
  wire \x3_p_reg[20]_i_1_n_7 ;
  wire \x3_p_reg[3]_i_1_n_0 ;
  wire \x3_p_reg[3]_i_1_n_1 ;
  wire \x3_p_reg[3]_i_1_n_2 ;
  wire \x3_p_reg[3]_i_1_n_3 ;
  wire \x3_p_reg[3]_i_1_n_4 ;
  wire \x3_p_reg[3]_i_1_n_5 ;
  wire \x3_p_reg[3]_i_1_n_6 ;
  wire \x3_p_reg[3]_i_1_n_7 ;
  wire \x3_p_reg[7]_i_1_n_0 ;
  wire \x3_p_reg[7]_i_1_n_1 ;
  wire \x3_p_reg[7]_i_1_n_2 ;
  wire \x3_p_reg[7]_i_1_n_3 ;
  wire \x3_p_reg[7]_i_1_n_4 ;
  wire \x3_p_reg[7]_i_1_n_5 ;
  wire \x3_p_reg[7]_i_1_n_6 ;
  wire \x3_p_reg[7]_i_1_n_7 ;
  wire [20:4]x4_p;
  wire \x4_p[11]_i_2_n_0 ;
  wire \x4_p[11]_i_3_n_0 ;
  wire \x4_p[11]_i_4_n_0 ;
  wire \x4_p[11]_i_5_n_0 ;
  wire \x4_p[15]_i_2_n_0 ;
  wire \x4_p[15]_i_3_n_0 ;
  wire \x4_p[15]_i_4_n_0 ;
  wire \x4_p[15]_i_5_n_0 ;
  wire \x4_p[19]_i_2_n_0 ;
  wire \x4_p[19]_i_3_n_0 ;
  wire \x4_p[19]_i_4_n_0 ;
  wire \x4_p[19]_i_5_n_0 ;
  wire \x4_p[20]_i_2_n_0 ;
  wire \x4_p[7]_i_10_n_0 ;
  wire \x4_p[7]_i_11_n_0 ;
  wire \x4_p[7]_i_3_n_0 ;
  wire \x4_p[7]_i_4_n_0 ;
  wire \x4_p[7]_i_5_n_0 ;
  wire \x4_p[7]_i_6_n_0 ;
  wire \x4_p[7]_i_7_n_0 ;
  wire \x4_p[7]_i_8_n_0 ;
  wire \x4_p[7]_i_9_n_0 ;
  wire \x4_p_reg[11]_i_1_n_0 ;
  wire \x4_p_reg[11]_i_1_n_1 ;
  wire \x4_p_reg[11]_i_1_n_2 ;
  wire \x4_p_reg[11]_i_1_n_3 ;
  wire \x4_p_reg[11]_i_1_n_4 ;
  wire \x4_p_reg[11]_i_1_n_5 ;
  wire \x4_p_reg[11]_i_1_n_6 ;
  wire \x4_p_reg[11]_i_1_n_7 ;
  wire \x4_p_reg[15]_i_1_n_0 ;
  wire \x4_p_reg[15]_i_1_n_1 ;
  wire \x4_p_reg[15]_i_1_n_2 ;
  wire \x4_p_reg[15]_i_1_n_3 ;
  wire \x4_p_reg[15]_i_1_n_4 ;
  wire \x4_p_reg[15]_i_1_n_5 ;
  wire \x4_p_reg[15]_i_1_n_6 ;
  wire \x4_p_reg[15]_i_1_n_7 ;
  wire \x4_p_reg[19]_i_1_n_0 ;
  wire \x4_p_reg[19]_i_1_n_1 ;
  wire \x4_p_reg[19]_i_1_n_2 ;
  wire \x4_p_reg[19]_i_1_n_3 ;
  wire \x4_p_reg[19]_i_1_n_4 ;
  wire \x4_p_reg[19]_i_1_n_5 ;
  wire \x4_p_reg[19]_i_1_n_6 ;
  wire \x4_p_reg[19]_i_1_n_7 ;
  wire \x4_p_reg[20]_i_1_n_7 ;
  wire \x4_p_reg[7]_i_1_n_0 ;
  wire \x4_p_reg[7]_i_1_n_1 ;
  wire \x4_p_reg[7]_i_1_n_2 ;
  wire \x4_p_reg[7]_i_1_n_3 ;
  wire \x4_p_reg[7]_i_1_n_4 ;
  wire \x4_p_reg[7]_i_1_n_5 ;
  wire \x4_p_reg[7]_i_1_n_6 ;
  wire \x4_p_reg[7]_i_1_n_7 ;
  wire \x4_p_reg[7]_i_2_n_0 ;
  wire \x4_p_reg[7]_i_2_n_1 ;
  wire \x4_p_reg[7]_i_2_n_2 ;
  wire \x4_p_reg[7]_i_2_n_3 ;
  wire [20:18]y1_p;
  wire \y1_p[18]_i_1_n_0 ;
  wire [20:0]y2;
  wire [20:0]y2_p;
  wire \y2_p[11]_i_2_n_0 ;
  wire \y2_p[11]_i_3_n_0 ;
  wire \y2_p[11]_i_4_n_0 ;
  wire \y2_p[11]_i_5_n_0 ;
  wire \y2_p[15]_i_2_n_0 ;
  wire \y2_p[15]_i_3_n_0 ;
  wire \y2_p[15]_i_4_n_0 ;
  wire \y2_p[15]_i_5_n_0 ;
  wire \y2_p[19]_i_2_n_0 ;
  wire \y2_p[19]_i_3_n_0 ;
  wire \y2_p[19]_i_4_n_0 ;
  wire \y2_p[19]_i_5_n_0 ;
  wire \y2_p[20]_i_2_n_0 ;
  wire \y2_p[3]_i_2_n_0 ;
  wire \y2_p[3]_i_3_n_0 ;
  wire \y2_p[3]_i_4_n_0 ;
  wire \y2_p[3]_i_5_n_0 ;
  wire \y2_p[7]_i_2_n_0 ;
  wire \y2_p[7]_i_3_n_0 ;
  wire \y2_p[7]_i_4_n_0 ;
  wire \y2_p[7]_i_5_n_0 ;
  wire \y2_p_reg[11]_i_1_n_0 ;
  wire \y2_p_reg[11]_i_1_n_1 ;
  wire \y2_p_reg[11]_i_1_n_2 ;
  wire \y2_p_reg[11]_i_1_n_3 ;
  wire \y2_p_reg[15]_i_1_n_0 ;
  wire \y2_p_reg[15]_i_1_n_1 ;
  wire \y2_p_reg[15]_i_1_n_2 ;
  wire \y2_p_reg[15]_i_1_n_3 ;
  wire \y2_p_reg[19]_i_1_n_0 ;
  wire \y2_p_reg[19]_i_1_n_1 ;
  wire \y2_p_reg[19]_i_1_n_2 ;
  wire \y2_p_reg[19]_i_1_n_3 ;
  wire \y2_p_reg[3]_i_1_n_0 ;
  wire \y2_p_reg[3]_i_1_n_1 ;
  wire \y2_p_reg[3]_i_1_n_2 ;
  wire \y2_p_reg[3]_i_1_n_3 ;
  wire \y2_p_reg[7]_i_1_n_0 ;
  wire \y2_p_reg[7]_i_1_n_1 ;
  wire \y2_p_reg[7]_i_1_n_2 ;
  wire \y2_p_reg[7]_i_1_n_3 ;
  wire [20:0]y3;
  wire [20:0]y3_p;
  wire \y3_p[11]_i_2_n_0 ;
  wire \y3_p[11]_i_3_n_0 ;
  wire \y3_p[11]_i_4_n_0 ;
  wire \y3_p[11]_i_5_n_0 ;
  wire \y3_p[15]_i_2_n_0 ;
  wire \y3_p[15]_i_3_n_0 ;
  wire \y3_p[15]_i_4_n_0 ;
  wire \y3_p[15]_i_5_n_0 ;
  wire \y3_p[19]_i_2_n_0 ;
  wire \y3_p[19]_i_3_n_0 ;
  wire \y3_p[19]_i_4_n_0 ;
  wire \y3_p[19]_i_5_n_0 ;
  wire \y3_p[20]_i_2_n_0 ;
  wire \y3_p[3]_i_2_n_0 ;
  wire \y3_p[3]_i_3_n_0 ;
  wire \y3_p[3]_i_4_n_0 ;
  wire \y3_p[3]_i_5_n_0 ;
  wire \y3_p[7]_i_2_n_0 ;
  wire \y3_p[7]_i_3_n_0 ;
  wire \y3_p[7]_i_4_n_0 ;
  wire \y3_p[7]_i_5_n_0 ;
  wire \y3_p_reg[11]_i_1_n_0 ;
  wire \y3_p_reg[11]_i_1_n_1 ;
  wire \y3_p_reg[11]_i_1_n_2 ;
  wire \y3_p_reg[11]_i_1_n_3 ;
  wire \y3_p_reg[15]_i_1_n_0 ;
  wire \y3_p_reg[15]_i_1_n_1 ;
  wire \y3_p_reg[15]_i_1_n_2 ;
  wire \y3_p_reg[15]_i_1_n_3 ;
  wire \y3_p_reg[19]_i_1_n_0 ;
  wire \y3_p_reg[19]_i_1_n_1 ;
  wire \y3_p_reg[19]_i_1_n_2 ;
  wire \y3_p_reg[19]_i_1_n_3 ;
  wire \y3_p_reg[3]_i_1_n_0 ;
  wire \y3_p_reg[3]_i_1_n_1 ;
  wire \y3_p_reg[3]_i_1_n_2 ;
  wire \y3_p_reg[3]_i_1_n_3 ;
  wire \y3_p_reg[7]_i_1_n_0 ;
  wire \y3_p_reg[7]_i_1_n_1 ;
  wire \y3_p_reg[7]_i_1_n_2 ;
  wire \y3_p_reg[7]_i_1_n_3 ;
  wire [20:0]y4;
  wire [20:0]y4_p;
  wire \y4_p[11]_i_2_n_0 ;
  wire \y4_p[11]_i_3_n_0 ;
  wire \y4_p[11]_i_4_n_0 ;
  wire \y4_p[11]_i_5_n_0 ;
  wire \y4_p[15]_i_2_n_0 ;
  wire \y4_p[15]_i_3_n_0 ;
  wire \y4_p[15]_i_4_n_0 ;
  wire \y4_p[15]_i_5_n_0 ;
  wire \y4_p[19]_i_2_n_0 ;
  wire \y4_p[19]_i_3_n_0 ;
  wire \y4_p[19]_i_4_n_0 ;
  wire \y4_p[19]_i_5_n_0 ;
  wire \y4_p[20]_i_2_n_0 ;
  wire \y4_p[3]_i_2_n_0 ;
  wire \y4_p[3]_i_3_n_0 ;
  wire \y4_p[3]_i_4_n_0 ;
  wire \y4_p[3]_i_5_n_0 ;
  wire \y4_p[7]_i_2_n_0 ;
  wire \y4_p[7]_i_3_n_0 ;
  wire \y4_p[7]_i_4_n_0 ;
  wire \y4_p[7]_i_5_n_0 ;
  wire \y4_p_reg[11]_i_1_n_0 ;
  wire \y4_p_reg[11]_i_1_n_1 ;
  wire \y4_p_reg[11]_i_1_n_2 ;
  wire \y4_p_reg[11]_i_1_n_3 ;
  wire \y4_p_reg[15]_i_1_n_0 ;
  wire \y4_p_reg[15]_i_1_n_1 ;
  wire \y4_p_reg[15]_i_1_n_2 ;
  wire \y4_p_reg[15]_i_1_n_3 ;
  wire \y4_p_reg[19]_i_1_n_0 ;
  wire \y4_p_reg[19]_i_1_n_1 ;
  wire \y4_p_reg[19]_i_1_n_2 ;
  wire \y4_p_reg[19]_i_1_n_3 ;
  wire \y4_p_reg[3]_i_1_n_0 ;
  wire \y4_p_reg[3]_i_1_n_1 ;
  wire \y4_p_reg[3]_i_1_n_2 ;
  wire \y4_p_reg[3]_i_1_n_3 ;
  wire \y4_p_reg[7]_i_1_n_0 ;
  wire \y4_p_reg[7]_i_1_n_1 ;
  wire \y4_p_reg[7]_i_1_n_2 ;
  wire \y4_p_reg[7]_i_1_n_3 ;
  wire [20:0]y5;
  wire [20:0]y5_p;
  wire \y5_p[11]_i_2_n_0 ;
  wire \y5_p[11]_i_3_n_0 ;
  wire \y5_p[11]_i_4_n_0 ;
  wire \y5_p[11]_i_5_n_0 ;
  wire \y5_p[15]_i_2_n_0 ;
  wire \y5_p[15]_i_3_n_0 ;
  wire \y5_p[15]_i_4_n_0 ;
  wire \y5_p[15]_i_5_n_0 ;
  wire \y5_p[19]_i_2_n_0 ;
  wire \y5_p[19]_i_3_n_0 ;
  wire \y5_p[19]_i_4_n_0 ;
  wire \y5_p[19]_i_5_n_0 ;
  wire \y5_p[20]_i_2_n_0 ;
  wire \y5_p[3]_i_2_n_0 ;
  wire \y5_p[3]_i_3_n_0 ;
  wire \y5_p[3]_i_4_n_0 ;
  wire \y5_p[3]_i_5_n_0 ;
  wire \y5_p[7]_i_2_n_0 ;
  wire \y5_p[7]_i_3_n_0 ;
  wire \y5_p[7]_i_4_n_0 ;
  wire \y5_p[7]_i_5_n_0 ;
  wire \y5_p_reg[11]_i_1_n_0 ;
  wire \y5_p_reg[11]_i_1_n_1 ;
  wire \y5_p_reg[11]_i_1_n_2 ;
  wire \y5_p_reg[11]_i_1_n_3 ;
  wire \y5_p_reg[15]_i_1_n_0 ;
  wire \y5_p_reg[15]_i_1_n_1 ;
  wire \y5_p_reg[15]_i_1_n_2 ;
  wire \y5_p_reg[15]_i_1_n_3 ;
  wire \y5_p_reg[19]_i_1_n_0 ;
  wire \y5_p_reg[19]_i_1_n_1 ;
  wire \y5_p_reg[19]_i_1_n_2 ;
  wire \y5_p_reg[19]_i_1_n_3 ;
  wire \y5_p_reg[3]_i_1_n_0 ;
  wire \y5_p_reg[3]_i_1_n_1 ;
  wire \y5_p_reg[3]_i_1_n_2 ;
  wire \y5_p_reg[3]_i_1_n_3 ;
  wire \y5_p_reg[7]_i_1_n_0 ;
  wire \y5_p_reg[7]_i_1_n_1 ;
  wire \y5_p_reg[7]_i_1_n_2 ;
  wire \y5_p_reg[7]_i_1_n_3 ;
  wire [20:2]z0;
  wire [20:2]z0_p;
  wire \z0_p[13]_i_3__2_n_0 ;
  wire \z0_p[17]_i_3_n_0 ;
  wire \z0_p[17]_i_4_n_0 ;
  wire \z0_p[17]_i_6_n_0 ;
  wire \z0_p[20]_i_3__0_n_0 ;
  wire \z0_p[5]_i_3__2_n_0 ;
  wire \z0_p[5]_i_4_n_0 ;
  wire \z0_p[9]_i_3_n_0 ;
  wire \z0_p_reg[13]_i_2_n_0 ;
  wire \z0_p_reg[13]_i_2_n_1 ;
  wire \z0_p_reg[13]_i_2_n_2 ;
  wire \z0_p_reg[13]_i_2_n_3 ;
  wire \z0_p_reg[17]_i_2_n_0 ;
  wire \z0_p_reg[17]_i_2_n_1 ;
  wire \z0_p_reg[17]_i_2_n_2 ;
  wire \z0_p_reg[17]_i_2_n_3 ;
  wire \z0_p_reg[20]_i_2_n_2 ;
  wire \z0_p_reg[20]_i_2_n_3 ;
  wire \z0_p_reg[5]_i_2_n_0 ;
  wire \z0_p_reg[5]_i_2_n_1 ;
  wire \z0_p_reg[5]_i_2_n_2 ;
  wire \z0_p_reg[5]_i_2_n_3 ;
  wire \z0_p_reg[9]_i_2_n_0 ;
  wire \z0_p_reg[9]_i_2_n_1 ;
  wire \z0_p_reg[9]_i_2_n_2 ;
  wire \z0_p_reg[9]_i_2_n_3 ;
  wire [20:2]z1;
  wire [20:2]z1_p;
  wire \z1_p[13]_i_2_n_0 ;
  wire \z1_p[13]_i_3_n_0 ;
  wire \z1_p[13]_i_4_n_0 ;
  wire \z1_p[13]_i_5_n_0 ;
  wire \z1_p[13]_i_6_n_0 ;
  wire \z1_p[13]_i_7_n_0 ;
  wire \z1_p[13]_i_8_n_0 ;
  wire \z1_p[13]_i_9_n_0 ;
  wire \z1_p[17]_i_2_n_0 ;
  wire \z1_p[17]_i_3_n_0 ;
  wire \z1_p[17]_i_4_n_0 ;
  wire \z1_p[17]_i_5_n_0 ;
  wire \z1_p[17]_i_6_n_0 ;
  wire \z1_p[17]_i_7_n_0 ;
  wire \z1_p[17]_i_8_n_0 ;
  wire \z1_p[17]_i_9_n_0 ;
  wire \z1_p[20]_i_2_n_0 ;
  wire \z1_p[20]_i_3__3_n_0 ;
  wire \z1_p[20]_i_4_n_0 ;
  wire \z1_p[5]_i_2_n_0 ;
  wire \z1_p[5]_i_3_n_0 ;
  wire \z1_p[5]_i_4_n_0 ;
  wire \z1_p[5]_i_5_n_0 ;
  wire \z1_p[9]_i_2_n_0 ;
  wire \z1_p[9]_i_3_n_0 ;
  wire \z1_p[9]_i_4_n_0 ;
  wire \z1_p[9]_i_5_n_0 ;
  wire \z1_p[9]_i_6_n_0 ;
  wire \z1_p[9]_i_7_n_0 ;
  wire \z1_p[9]_i_8_n_0 ;
  wire \z1_p_reg[13]_i_1_n_0 ;
  wire \z1_p_reg[13]_i_1_n_1 ;
  wire \z1_p_reg[13]_i_1_n_2 ;
  wire \z1_p_reg[13]_i_1_n_3 ;
  wire \z1_p_reg[17]_i_1_n_0 ;
  wire \z1_p_reg[17]_i_1_n_1 ;
  wire \z1_p_reg[17]_i_1_n_2 ;
  wire \z1_p_reg[17]_i_1_n_3 ;
  wire \z1_p_reg[20]_i_1_n_2 ;
  wire \z1_p_reg[20]_i_1_n_3 ;
  wire \z1_p_reg[5]_i_1_n_0 ;
  wire \z1_p_reg[5]_i_1_n_1 ;
  wire \z1_p_reg[5]_i_1_n_2 ;
  wire \z1_p_reg[5]_i_1_n_3 ;
  wire \z1_p_reg[9]_i_1_n_0 ;
  wire \z1_p_reg[9]_i_1_n_1 ;
  wire \z1_p_reg[9]_i_1_n_2 ;
  wire \z1_p_reg[9]_i_1_n_3 ;
  wire [20:0]z2;
  wire [20:0]z2_p;
  wire \z2_p[12]_i_2_n_0 ;
  wire \z2_p[12]_i_3_n_0 ;
  wire \z2_p[12]_i_4_n_0 ;
  wire \z2_p[12]_i_5_n_0 ;
  wire \z2_p[12]_i_6__3_n_0 ;
  wire \z2_p[12]_i_7_n_0 ;
  wire \z2_p[16]_i_2_n_0 ;
  wire \z2_p[16]_i_3__3_n_0 ;
  wire \z2_p[16]_i_4_n_0 ;
  wire \z2_p[16]_i_5_n_0 ;
  wire \z2_p[16]_i_6_n_0 ;
  wire \z2_p[20]_i_2__3_n_0 ;
  wire \z2_p[20]_i_3_n_0 ;
  wire \z2_p[20]_i_4_n_0 ;
  wire \z2_p[20]_i_5_n_0 ;
  wire \z2_p[20]_i_6_n_0 ;
  wire \z2_p[4]_i_2_n_0 ;
  wire \z2_p[4]_i_3_n_0 ;
  wire \z2_p[4]_i_4__3_n_0 ;
  wire \z2_p[4]_i_5_n_0 ;
  wire \z2_p[4]_i_6__3_n_0 ;
  wire \z2_p[4]_i_7_n_0 ;
  wire \z2_p[8]_i_2_n_0 ;
  wire \z2_p[8]_i_3_n_0 ;
  wire \z2_p[8]_i_4_n_0 ;
  wire \z2_p[8]_i_5_n_0 ;
  wire \z2_p[8]_i_6_n_0 ;
  wire \z2_p[8]_i_7_n_0 ;
  wire \z2_p[8]_i_8_n_0 ;
  wire \z2_p[8]_i_9_n_0 ;
  wire \z2_p_reg[12]_i_1_n_0 ;
  wire \z2_p_reg[12]_i_1_n_1 ;
  wire \z2_p_reg[12]_i_1_n_2 ;
  wire \z2_p_reg[12]_i_1_n_3 ;
  wire \z2_p_reg[16]_i_1_n_0 ;
  wire \z2_p_reg[16]_i_1_n_1 ;
  wire \z2_p_reg[16]_i_1_n_2 ;
  wire \z2_p_reg[16]_i_1_n_3 ;
  wire \z2_p_reg[20]_i_1_n_1 ;
  wire \z2_p_reg[20]_i_1_n_2 ;
  wire \z2_p_reg[20]_i_1_n_3 ;
  wire \z2_p_reg[4]_i_1_n_0 ;
  wire \z2_p_reg[4]_i_1_n_1 ;
  wire \z2_p_reg[4]_i_1_n_2 ;
  wire \z2_p_reg[4]_i_1_n_3 ;
  wire \z2_p_reg[8]_i_1_n_0 ;
  wire \z2_p_reg[8]_i_1_n_1 ;
  wire \z2_p_reg[8]_i_1_n_2 ;
  wire \z2_p_reg[8]_i_1_n_3 ;
  wire [20:0]z3;
  wire [20:0]z3_p;
  wire \z3_p[12]_i_2_n_0 ;
  wire \z3_p[12]_i_3_n_0 ;
  wire \z3_p[12]_i_4__3_n_0 ;
  wire \z3_p[12]_i_5_n_0 ;
  wire \z3_p[12]_i_6_n_0 ;
  wire \z3_p[12]_i_7_n_0 ;
  wire \z3_p[16]_i_2__3_n_0 ;
  wire \z3_p[16]_i_3_n_0 ;
  wire \z3_p[16]_i_4_n_0 ;
  wire \z3_p[16]_i_5_n_0 ;
  wire \z3_p[20]_i_2__3_n_0 ;
  wire \z3_p[20]_i_3_n_0 ;
  wire \z3_p[20]_i_4_n_0 ;
  wire \z3_p[20]_i_5_n_0 ;
  wire \z3_p[20]_i_6_n_0 ;
  wire \z3_p[4]_i_2_n_0 ;
  wire \z3_p[4]_i_3_n_0 ;
  wire \z3_p[4]_i_4__3_n_0 ;
  wire \z3_p[4]_i_5_n_0 ;
  wire \z3_p[4]_i_6_n_0 ;
  wire \z3_p[4]_i_7_n_0 ;
  wire \z3_p[8]_i_2_n_0 ;
  wire \z3_p[8]_i_3_n_0 ;
  wire \z3_p[8]_i_4__3_n_0 ;
  wire \z3_p[8]_i_5__3_n_0 ;
  wire \z3_p[8]_i_6_n_0 ;
  wire \z3_p_reg[12]_i_1_n_0 ;
  wire \z3_p_reg[12]_i_1_n_1 ;
  wire \z3_p_reg[12]_i_1_n_2 ;
  wire \z3_p_reg[12]_i_1_n_3 ;
  wire \z3_p_reg[16]_i_1_n_0 ;
  wire \z3_p_reg[16]_i_1_n_1 ;
  wire \z3_p_reg[16]_i_1_n_2 ;
  wire \z3_p_reg[16]_i_1_n_3 ;
  wire \z3_p_reg[20]_i_1_n_1 ;
  wire \z3_p_reg[20]_i_1_n_2 ;
  wire \z3_p_reg[20]_i_1_n_3 ;
  wire \z3_p_reg[4]_i_1_n_0 ;
  wire \z3_p_reg[4]_i_1_n_1 ;
  wire \z3_p_reg[4]_i_1_n_2 ;
  wire \z3_p_reg[4]_i_1_n_3 ;
  wire \z3_p_reg[8]_i_1_n_0 ;
  wire \z3_p_reg[8]_i_1_n_1 ;
  wire \z3_p_reg[8]_i_1_n_2 ;
  wire \z3_p_reg[8]_i_1_n_3 ;
  wire [20:20]z4;
  wire [20:20]z4_p;
  wire \z4_p[20]_i_11_n_0 ;
  wire \z4_p[20]_i_12_n_0 ;
  wire \z4_p[20]_i_13_n_0 ;
  wire \z4_p[20]_i_14_n_0 ;
  wire \z4_p[20]_i_16_n_0 ;
  wire \z4_p[20]_i_17_n_0 ;
  wire \z4_p[20]_i_18_n_0 ;
  wire \z4_p[20]_i_19_n_0 ;
  wire \z4_p[20]_i_20_n_0 ;
  wire \z4_p[20]_i_22_n_0 ;
  wire \z4_p[20]_i_23_n_0 ;
  wire \z4_p[20]_i_24_n_0 ;
  wire \z4_p[20]_i_25_n_0 ;
  wire \z4_p[20]_i_26_n_0 ;
  wire \z4_p[20]_i_27_n_0 ;
  wire \z4_p[20]_i_28_n_0 ;
  wire \z4_p[20]_i_29_n_0 ;
  wire \z4_p[20]_i_30_n_0 ;
  wire \z4_p[20]_i_31_n_0 ;
  wire \z4_p[20]_i_3_n_0 ;
  wire \z4_p[20]_i_5_n_0 ;
  wire \z4_p[20]_i_6_n_0 ;
  wire \z4_p[20]_i_7_n_0 ;
  wire \z4_p[20]_i_8_n_0 ;
  wire \z4_p[20]_i_9_n_0 ;
  wire \z4_p_reg[20]_i_10_n_0 ;
  wire \z4_p_reg[20]_i_10_n_1 ;
  wire \z4_p_reg[20]_i_10_n_2 ;
  wire \z4_p_reg[20]_i_10_n_3 ;
  wire \z4_p_reg[20]_i_15_n_0 ;
  wire \z4_p_reg[20]_i_15_n_1 ;
  wire \z4_p_reg[20]_i_15_n_2 ;
  wire \z4_p_reg[20]_i_15_n_3 ;
  wire \z4_p_reg[20]_i_21_n_0 ;
  wire \z4_p_reg[20]_i_21_n_1 ;
  wire \z4_p_reg[20]_i_21_n_2 ;
  wire \z4_p_reg[20]_i_21_n_3 ;
  wire \z4_p_reg[20]_i_2_n_0 ;
  wire \z4_p_reg[20]_i_2_n_1 ;
  wire \z4_p_reg[20]_i_2_n_2 ;
  wire \z4_p_reg[20]_i_2_n_3 ;
  wire \z4_p_reg[20]_i_4_n_0 ;
  wire \z4_p_reg[20]_i_4_n_1 ;
  wire \z4_p_reg[20]_i_4_n_2 ;
  wire \z4_p_reg[20]_i_4_n_3 ;
  wire [3:3]\NLW_Input_rsvd_1_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW__inferred__0/i__carry__3_CO_UNCONNECTED ;
  wire [3:3]\NLW__inferred__0/i__carry__3_O_UNCONNECTED ;
  wire [3:3]NLW_i__carry__1_i_1__0_CO_UNCONNECTED;
  wire [3:0]NLW_quad_correction_before_th1_carry_O_UNCONNECTED;
  wire [3:0]NLW_quad_correction_before_th1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_quad_correction_before_th2_carry_O_UNCONNECTED;
  wire [3:0]NLW_quad_correction_before_th2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_quad_correction_before_th2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_quad_correction_before_th2_carry__1_O_UNCONNECTED;
  wire [3:0]\NLW_quad_correction_before_th2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_quad_correction_before_th2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_quad_correction_before_th2_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_quad_correction_before_th2_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:0]NLW_quad_correction_before_th3_carry_O_UNCONNECTED;
  wire [3:0]NLW_quad_correction_before_th3_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_quad_correction_before_th3_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_quad_correction_before_th3_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_quad_correction_before_th3_carry__1_i_3_CO_UNCONNECTED;
  wire [0:0]NLW_quad_correction_before_th3_carry_i_9_O_UNCONNECTED;
  wire [3:0]\NLW_x2_p_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_x2_p_reg[20]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_x3_p_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_x3_p_reg[20]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_x4_p_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_x4_p_reg[20]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_x4_p_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_y2_p_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_y2_p_reg[20]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_y3_p_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_y3_p_reg[20]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_y4_p_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_y4_p_reg[20]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_y5_p_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_y5_p_reg[20]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_z0_p_reg[20]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_z0_p_reg[20]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_z1_p_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_z1_p_reg[20]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_z2_p_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_z3_p_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_z4_p_reg[20]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[20]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[20]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[20]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[20]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_z4_p_reg[20]_i_4_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Input_rsvd_1[0]_i_1 
       (.I0(quad_correction_after_cast_3[1]),
        .I1(y5_p[1]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Input_rsvd_1[10]_i_1 
       (.I0(quad_correction_after_cast_3[11]),
        .I1(y5_p[11]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Input_rsvd_1[11]_i_1 
       (.I0(quad_correction_after_cast_3[12]),
        .I1(y5_p[12]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(D[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \Input_rsvd_1[11]_i_3 
       (.I0(y5_p[12]),
        .O(\Input_rsvd_1[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Input_rsvd_1[11]_i_4 
       (.I0(y5_p[11]),
        .O(\Input_rsvd_1[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Input_rsvd_1[11]_i_5 
       (.I0(y5_p[10]),
        .O(\Input_rsvd_1[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Input_rsvd_1[11]_i_6 
       (.I0(y5_p[9]),
        .O(\Input_rsvd_1[11]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Input_rsvd_1[12]_i_1 
       (.I0(quad_correction_after_cast_3[13]),
        .I1(y5_p[13]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Input_rsvd_1[13]_i_1 
       (.I0(quad_correction_after_cast_3[14]),
        .I1(y5_p[14]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Input_rsvd_1[14]_i_1 
       (.I0(quad_correction_after_cast_3[15]),
        .I1(y5_p[15]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Input_rsvd_1[15]_i_1 
       (.I0(quad_correction_after_cast_3[16]),
        .I1(y5_p[16]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(D[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \Input_rsvd_1[15]_i_3 
       (.I0(y5_p[16]),
        .O(\Input_rsvd_1[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Input_rsvd_1[15]_i_4 
       (.I0(y5_p[15]),
        .O(\Input_rsvd_1[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Input_rsvd_1[15]_i_5 
       (.I0(y5_p[14]),
        .O(\Input_rsvd_1[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Input_rsvd_1[15]_i_6 
       (.I0(y5_p[13]),
        .O(\Input_rsvd_1[15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Input_rsvd_1[16]_i_1 
       (.I0(quad_correction_after_cast_3[17]),
        .I1(y5_p[17]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Input_rsvd_1[17]_i_1 
       (.I0(quad_correction_after_cast_3[18]),
        .I1(y5_p[18]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Input_rsvd_1[18]_i_1 
       (.I0(quad_correction_after_cast_3[19]),
        .I1(y5_p[19]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Input_rsvd_1[19]_i_1 
       (.I0(quad_correction_after_cast_3[20]),
        .I1(y5_p[20]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(D[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \Input_rsvd_1[19]_i_3 
       (.I0(y5_p[20]),
        .O(\Input_rsvd_1[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Input_rsvd_1[19]_i_4 
       (.I0(y5_p[19]),
        .O(\Input_rsvd_1[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Input_rsvd_1[19]_i_5 
       (.I0(y5_p[18]),
        .O(\Input_rsvd_1[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Input_rsvd_1[19]_i_6 
       (.I0(y5_p[17]),
        .O(\Input_rsvd_1[19]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Input_rsvd_1[1]_i_1 
       (.I0(quad_correction_after_cast_3[2]),
        .I1(y5_p[2]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Input_rsvd_1[2]_i_1 
       (.I0(quad_correction_after_cast_3[3]),
        .I1(y5_p[3]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Input_rsvd_1[3]_i_1 
       (.I0(quad_correction_after_cast_3[4]),
        .I1(y5_p[4]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(D[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \Input_rsvd_1[3]_i_3 
       (.I0(y5_p[0]),
        .O(\Input_rsvd_1[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Input_rsvd_1[3]_i_4 
       (.I0(y5_p[4]),
        .O(\Input_rsvd_1[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Input_rsvd_1[3]_i_5 
       (.I0(y5_p[3]),
        .O(\Input_rsvd_1[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Input_rsvd_1[3]_i_6 
       (.I0(y5_p[2]),
        .O(\Input_rsvd_1[3]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Input_rsvd_1[3]_i_7 
       (.I0(y5_p[1]),
        .O(\Input_rsvd_1[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Input_rsvd_1[4]_i_1 
       (.I0(quad_correction_after_cast_3[5]),
        .I1(y5_p[5]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Input_rsvd_1[5]_i_1 
       (.I0(quad_correction_after_cast_3[6]),
        .I1(y5_p[6]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Input_rsvd_1[6]_i_1 
       (.I0(quad_correction_after_cast_3[7]),
        .I1(y5_p[7]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Input_rsvd_1[7]_i_1 
       (.I0(quad_correction_after_cast_3[8]),
        .I1(y5_p[8]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(D[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \Input_rsvd_1[7]_i_3 
       (.I0(y5_p[8]),
        .O(\Input_rsvd_1[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Input_rsvd_1[7]_i_4 
       (.I0(y5_p[7]),
        .O(\Input_rsvd_1[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Input_rsvd_1[7]_i_5 
       (.I0(y5_p[6]),
        .O(\Input_rsvd_1[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Input_rsvd_1[7]_i_6 
       (.I0(y5_p[5]),
        .O(\Input_rsvd_1[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Input_rsvd_1[8]_i_1 
       (.I0(quad_correction_after_cast_3[9]),
        .I1(y5_p[9]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \Input_rsvd_1[9]_i_1 
       (.I0(quad_correction_after_cast_3[10]),
        .I1(y5_p[10]),
        .I2(\negate_reg_reg_reg_n_0_[5] ),
        .O(D[9]));
  CARRY4 \Input_rsvd_1_reg[11]_i_2 
       (.CI(\Input_rsvd_1_reg[7]_i_2_n_0 ),
        .CO({\Input_rsvd_1_reg[11]_i_2_n_0 ,\Input_rsvd_1_reg[11]_i_2_n_1 ,\Input_rsvd_1_reg[11]_i_2_n_2 ,\Input_rsvd_1_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_after_cast_3[12:9]),
        .S({\Input_rsvd_1[11]_i_3_n_0 ,\Input_rsvd_1[11]_i_4_n_0 ,\Input_rsvd_1[11]_i_5_n_0 ,\Input_rsvd_1[11]_i_6_n_0 }));
  CARRY4 \Input_rsvd_1_reg[15]_i_2 
       (.CI(\Input_rsvd_1_reg[11]_i_2_n_0 ),
        .CO({\Input_rsvd_1_reg[15]_i_2_n_0 ,\Input_rsvd_1_reg[15]_i_2_n_1 ,\Input_rsvd_1_reg[15]_i_2_n_2 ,\Input_rsvd_1_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_after_cast_3[16:13]),
        .S({\Input_rsvd_1[15]_i_3_n_0 ,\Input_rsvd_1[15]_i_4_n_0 ,\Input_rsvd_1[15]_i_5_n_0 ,\Input_rsvd_1[15]_i_6_n_0 }));
  CARRY4 \Input_rsvd_1_reg[19]_i_2 
       (.CI(\Input_rsvd_1_reg[15]_i_2_n_0 ),
        .CO({\NLW_Input_rsvd_1_reg[19]_i_2_CO_UNCONNECTED [3],\Input_rsvd_1_reg[19]_i_2_n_1 ,\Input_rsvd_1_reg[19]_i_2_n_2 ,\Input_rsvd_1_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_after_cast_3[20:17]),
        .S({\Input_rsvd_1[19]_i_3_n_0 ,\Input_rsvd_1[19]_i_4_n_0 ,\Input_rsvd_1[19]_i_5_n_0 ,\Input_rsvd_1[19]_i_6_n_0 }));
  CARRY4 \Input_rsvd_1_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\Input_rsvd_1_reg[3]_i_2_n_0 ,\Input_rsvd_1_reg[3]_i_2_n_1 ,\Input_rsvd_1_reg[3]_i_2_n_2 ,\Input_rsvd_1_reg[3]_i_2_n_3 }),
        .CYINIT(\Input_rsvd_1[3]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_after_cast_3[4:1]),
        .S({\Input_rsvd_1[3]_i_4_n_0 ,\Input_rsvd_1[3]_i_5_n_0 ,\Input_rsvd_1[3]_i_6_n_0 ,\Input_rsvd_1[3]_i_7_n_0 }));
  CARRY4 \Input_rsvd_1_reg[7]_i_2 
       (.CI(\Input_rsvd_1_reg[3]_i_2_n_0 ),
        .CO({\Input_rsvd_1_reg[7]_i_2_n_0 ,\Input_rsvd_1_reg[7]_i_2_n_1 ,\Input_rsvd_1_reg[7]_i_2_n_2 ,\Input_rsvd_1_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_after_cast_3[8:5]),
        .S({\Input_rsvd_1[7]_i_3_n_0 ,\Input_rsvd_1[7]_i_4_n_0 ,\Input_rsvd_1[7]_i_5_n_0 ,\Input_rsvd_1[7]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[2:1],i__carry_i_1_n_0,i__carry_i_2_n_0}),
        .O(quad_correction_before_th0[3:0]),
        .S({i__carry_i_3__3_n_0,i__carry_i_4__3_n_0,i__carry_i_5__0_n_0,i__carry_i_6__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_1__3_n_0,Q[5:3]}),
        .O(quad_correction_before_th0[7:4]),
        .S({i__carry__0_i_2__0_n_0,i__carry__0_i_3__3_n_0,i__carry__0_i_4__3_n_0,i__carry__0_i_5__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[10:9],i__carry__1_i_1_n_0,i__carry__1_i_2__3_n_0}),
        .O(quad_correction_before_th0[11:8]),
        .S({i__carry__1_i_3__0_n_0,i__carry__1_i_4__3_n_0,i__carry__1_i_5__0_n_0,i__carry__1_i_6__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CO({\_inferred__0/i__carry__2_n_0 ,\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_1_n_0,Q[13],i__carry__2_i_2_n_0,i__carry__2_i_3_n_0}),
        .O(quad_correction_before_th0[15:12]),
        .S({i__carry__2_i_4_n_0,i__carry__2_i_5_n_0,i__carry__2_i_6_n_0,i__carry__2_i_7_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__3 
       (.CI(\_inferred__0/i__carry__2_n_0 ),
        .CO({\NLW__inferred__0/i__carry__3_CO_UNCONNECTED [3:2],\_inferred__0/i__carry__3_n_2 ,\_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[16],i__carry__3_i_1_n_0}),
        .O({\NLW__inferred__0/i__carry__3_O_UNCONNECTED [3],quad_correction_before_th0[18:16]}),
        .S({1'b0,i__carry__3_i_2_n_0,i__carry__3_i_3_n_0,i__carry__3_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_10
       (.I0(Q[15]),
        .O(i__carry__0_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_11
       (.I0(Q[13]),
        .O(i__carry__0_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_12
       (.I0(Q[12]),
        .O(i__carry__0_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_13
       (.I0(Q[10]),
        .O(i__carry__0_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_14
       (.I0(Q[9]),
        .O(i__carry__0_i_14_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    i__carry__0_i_1__3
       (.I0(Q[7]),
        .I1(quad_correction_before_th3_carry__1_n_1),
        .I2(quad_correction_before_th2_carry__1_n_1),
        .O(i__carry__0_i_1__3_n_0));
  LUT4 #(
    .INIT(16'h69C3)) 
    i__carry__0_i_2__0
       (.I0(quad_correction_before_th3_carry__1_n_1),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(quad_correction_before_th2_carry__1_n_1),
        .O(i__carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__3
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(i__carry__0_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__3
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(i__carry__0_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_5__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(i__carry__0_i_5__0_n_0));
  CARRY4 i__carry__0_i_7
       (.CI(i__carry__0_i_8_n_0),
        .CO({i__carry__0_i_7_n_0,i__carry__0_i_7_n_1,i__carry__0_i_7_n_2,i__carry__0_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({Q[16:15],1'b0,Q[13]}),
        .O(\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0 [10:7]),
        .S({i__carry__0_i_9_n_0,i__carry__0_i_10_n_0,Q[14],i__carry__0_i_11_n_0}));
  CARRY4 i__carry__0_i_8
       (.CI(i__carry_i_8_n_0),
        .CO({i__carry__0_i_8_n_0,i__carry__0_i_8_n_1,i__carry__0_i_8_n_2,i__carry__0_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({Q[12],1'b0,Q[10:9]}),
        .O(\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0 [6:3]),
        .S({i__carry__0_i_12_n_0,Q[11],i__carry__0_i_13_n_0,i__carry__0_i_14_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_9
       (.I0(Q[16]),
        .O(i__carry__0_i_9_n_0));
  LUT3 #(
    .INIT(8'hEA)) 
    i__carry__1_i_1
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(quad_correction_before_th2_carry__1_n_1),
        .O(i__carry__1_i_1_n_0));
  CARRY4 i__carry__1_i_1__0
       (.CI(i__carry__0_i_7_n_0),
        .CO({NLW_i__carry__1_i_1__0_CO_UNCONNECTED[3],i__carry__1_i_1__0_n_1,i__carry__1_i_1__0_n_2,i__carry__1_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[19],1'b0,1'b0}),
        .O(\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0 [14:11]),
        .S({i__carry__1_i_6_n_0,i__carry__1_i_7_n_0,Q[18:17]}));
  LUT3 #(
    .INIT(8'h95)) 
    i__carry__1_i_2__3
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(quad_correction_before_th2_carry__1_n_1),
        .O(i__carry__1_i_2__3_n_0));
  LUT4 #(
    .INIT(16'h7887)) 
    i__carry__1_i_3__0
       (.I0(quad_correction_before_th3_carry__1_n_1),
        .I1(quad_correction_before_th2_carry__1_n_1),
        .I2(Q[11]),
        .I3(Q[10]),
        .O(i__carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__3
       (.I0(Q[9]),
        .I1(Q[10]),
        .O(i__carry__1_i_4__3_n_0));
  LUT4 #(
    .INIT(16'hF807)) 
    i__carry__1_i_5__0
       (.I0(quad_correction_before_th2_carry__1_n_1),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(Q[9]),
        .O(i__carry__1_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_6
       (.I0(Q[20]),
        .O(i__carry__1_i_6_n_0));
  LUT5 #(
    .INIT(32'h6C6C9363)) 
    i__carry__1_i_6__0
       (.I0(Q[6]),
        .I1(Q[8]),
        .I2(quad_correction_before_th2_carry__1_n_1),
        .I3(quad_correction_before_th3_carry__1_n_1),
        .I4(Q[7]),
        .O(i__carry__1_i_6__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_7
       (.I0(Q[19]),
        .O(i__carry__1_i_7_n_0));
  LUT3 #(
    .INIT(8'hEA)) 
    i__carry__2_i_1
       (.I0(Q[14]),
        .I1(quad_correction_before_th2_carry__1_n_1),
        .I2(quad_correction_before_th3_carry__1_n_1),
        .O(i__carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    i__carry__2_i_2
       (.I0(Q[12]),
        .I1(quad_correction_before_th3_carry__1_n_1),
        .I2(quad_correction_before_th2_carry__1_n_1),
        .O(i__carry__2_i_2_n_0));
  LUT3 #(
    .INIT(8'hEA)) 
    i__carry__2_i_3
       (.I0(Q[11]),
        .I1(quad_correction_before_th2_carry__1_n_1),
        .I2(quad_correction_before_th3_carry__1_n_1),
        .O(i__carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'hE619)) 
    i__carry__2_i_4
       (.I0(Q[14]),
        .I1(quad_correction_before_th2_carry__1_n_1),
        .I2(quad_correction_before_th3_carry__1_n_1),
        .I3(Q[15]),
        .O(i__carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h7887)) 
    i__carry__2_i_5
       (.I0(quad_correction_before_th3_carry__1_n_1),
        .I1(quad_correction_before_th2_carry__1_n_1),
        .I2(Q[14]),
        .I3(Q[13]),
        .O(i__carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'hF20D)) 
    i__carry__2_i_6
       (.I0(quad_correction_before_th2_carry__1_n_1),
        .I1(quad_correction_before_th3_carry__1_n_1),
        .I2(Q[12]),
        .I3(Q[13]),
        .O(i__carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'hE619)) 
    i__carry__2_i_7
       (.I0(Q[11]),
        .I1(quad_correction_before_th2_carry__1_n_1),
        .I2(quad_correction_before_th3_carry__1_n_1),
        .I3(Q[12]),
        .O(i__carry__2_i_7_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    i__carry__3_i_1
       (.I0(Q[15]),
        .I1(quad_correction_before_th3_carry__1_n_1),
        .I2(quad_correction_before_th2_carry__1_n_1),
        .O(i__carry__3_i_1_n_0));
  LUT4 #(
    .INIT(16'h1EC3)) 
    i__carry__3_i_2
       (.I0(quad_correction_before_th3_carry__1_n_1),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(quad_correction_before_th2_carry__1_n_1),
        .O(i__carry__3_i_2_n_0));
  LUT4 #(
    .INIT(16'h7887)) 
    i__carry__3_i_3
       (.I0(quad_correction_before_th3_carry__1_n_1),
        .I1(quad_correction_before_th2_carry__1_n_1),
        .I2(Q[17]),
        .I3(Q[16]),
        .O(i__carry__3_i_3_n_0));
  LUT4 #(
    .INIT(16'hF20D)) 
    i__carry__3_i_4__0
       (.I0(quad_correction_before_th2_carry__1_n_1),
        .I1(quad_correction_before_th3_carry__1_n_1),
        .I2(Q[15]),
        .I3(Q[16]),
        .O(i__carry__3_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(Q[1]),
        .O(i__carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_10
       (.I0(Q[8]),
        .O(i__carry_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_11
       (.I0(Q[7]),
        .O(i__carry_i_11_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry_i_1__0
       (.I0(quad_correction_before_sub_temp[5]),
        .I1(quad_correction_before_sub_temp[4]),
        .O(i__carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_2
       (.I0(quad_correction_before_th3_carry__1_n_1),
        .I1(quad_correction_before_th2_carry__1_n_1),
        .O(i__carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry_i_2__0
       (.I0(quad_correction_before_sub_temp[3]),
        .I1(quad_correction_before_sub_temp[2]),
        .O(i__carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry_i_3
       (.I0(Q[0]),
        .I1(quad_correction_before_sub_temp[1]),
        .O(i__carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(i__carry_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__3
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(i__carry_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_5
       (.I0(quad_correction_before_sub_temp[4]),
        .I1(quad_correction_before_sub_temp[5]),
        .O(i__carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_5__0
       (.I0(Q[1]),
        .I1(quad_correction_before_th2_carry__1_n_1),
        .O(i__carry_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_6
       (.I0(quad_correction_before_sub_temp[2]),
        .I1(quad_correction_before_sub_temp[3]),
        .O(i__carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    i__carry_i_6__0
       (.I0(quad_correction_before_th2_carry__1_n_1),
        .I1(quad_correction_before_th3_carry__1_n_1),
        .I2(Q[0]),
        .O(i__carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_7
       (.I0(quad_correction_before_sub_temp[1]),
        .I1(Q[0]),
        .O(i__carry_i_7_n_0));
  CARRY4 i__carry_i_8
       (.CI(i__carry_i_9_n_0),
        .CO({i__carry_i_8_n_0,i__carry_i_8_n_1,i__carry_i_8_n_2,i__carry_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({Q[8:7],1'b0,1'b0}),
        .O({\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0 [2:0],quad_correction_before_sub_temp[5]}),
        .S({i__carry_i_10_n_0,i__carry_i_11_n_0,Q[6:5]}));
  CARRY4 i__carry_i_9
       (.CI(1'b0),
        .CO({i__carry_i_9_n_0,i__carry_i_9_n_1,i__carry_i_9_n_2,i__carry_i_9_n_3}),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_before_sub_temp[4:1]),
        .S(Q[4:1]));
  (* srl_bus_name = "inst/\u_Drum/u_370Hz_Sin/u_Sin4/negate_reg_reg_reg " *) 
  (* srl_name = "inst/\u_Drum/u_370Hz_Sin/u_Sin4/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2 " *) 
  SRL16E \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(p_4_out),
        .Q(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\quad_correction_before_th2_inferred__0/i__carry__1_n_1 ),
        .I1(quad_correction_before_th1_carry__0_n_0),
        .I2(quad_correction_before_th3_carry__1_n_1),
        .I3(quad_correction_before_th2_carry__1_n_1),
        .O(p_4_out));
  FDRE \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3 
       (.C(clk),
        .CE(clk_enable),
        .D(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_n_0 ),
        .Q(\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .R(1'b0));
  FDCE \negate_reg_reg_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(negate_reg_reg_reg_gate_n_0),
        .Q(\negate_reg_reg_reg_n_0_[5] ));
  LUT2 #(
    .INIT(4'h8)) 
    negate_reg_reg_reg_gate
       (.I0(\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_3),
        .O(negate_reg_reg_reg_gate_n_0));
  CARRY4 quad_correction_before_th1_carry
       (.CI(1'b0),
        .CO({quad_correction_before_th1_carry_n_0,quad_correction_before_th1_carry_n_1,quad_correction_before_th1_carry_n_2,quad_correction_before_th1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({quad_correction_before_th1_carry_i_1_n_0,Q[11],quad_correction_before_th1_carry_i_2_n_0,quad_correction_before_th1_carry_i_3_n_0}),
        .O(NLW_quad_correction_before_th1_carry_O_UNCONNECTED[3:0]),
        .S({quad_correction_before_th1_carry_i_4_n_0,quad_correction_before_th1_carry_i_5_n_0,quad_correction_before_th1_carry_i_6_n_0,quad_correction_before_th1_carry_i_7_n_0}));
  CARRY4 quad_correction_before_th1_carry__0
       (.CI(quad_correction_before_th1_carry_n_0),
        .CO({quad_correction_before_th1_carry__0_n_0,quad_correction_before_th1_carry__0_n_1,quad_correction_before_th1_carry__0_n_2,quad_correction_before_th1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,quad_correction_before_th1_carry__0_i_1_n_0,1'b0,quad_correction_before_th1_carry__0_i_2_n_0}),
        .O(NLW_quad_correction_before_th1_carry__0_O_UNCONNECTED[3:0]),
        .S({quad_correction_before_th1_carry__0_i_3_n_0,quad_correction_before_th1_carry__0_i_4_n_0,quad_correction_before_th1_carry__0_i_5_n_0,quad_correction_before_th1_carry__0_i_6_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    quad_correction_before_th1_carry__0_i_1
       (.I0(Q[19]),
        .I1(Q[18]),
        .O(quad_correction_before_th1_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    quad_correction_before_th1_carry__0_i_2
       (.I0(Q[15]),
        .I1(Q[14]),
        .O(quad_correction_before_th1_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    quad_correction_before_th1_carry__0_i_3
       (.I0(Q[20]),
        .O(quad_correction_before_th1_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    quad_correction_before_th1_carry__0_i_4
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(quad_correction_before_th1_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    quad_correction_before_th1_carry__0_i_5
       (.I0(Q[17]),
        .I1(Q[16]),
        .O(quad_correction_before_th1_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    quad_correction_before_th1_carry__0_i_6
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(quad_correction_before_th1_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    quad_correction_before_th1_carry_i_1
       (.I0(Q[13]),
        .I1(Q[12]),
        .O(quad_correction_before_th1_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    quad_correction_before_th1_carry_i_2
       (.I0(Q[9]),
        .I1(Q[8]),
        .O(quad_correction_before_th1_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    quad_correction_before_th1_carry_i_3
       (.I0(Q[7]),
        .I1(Q[6]),
        .O(quad_correction_before_th1_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    quad_correction_before_th1_carry_i_4
       (.I0(Q[13]),
        .I1(Q[12]),
        .O(quad_correction_before_th1_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    quad_correction_before_th1_carry_i_5
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(quad_correction_before_th1_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    quad_correction_before_th1_carry_i_6
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(quad_correction_before_th1_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    quad_correction_before_th1_carry_i_7
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(quad_correction_before_th1_carry_i_7_n_0));
  CARRY4 quad_correction_before_th2_carry
       (.CI(1'b0),
        .CO({quad_correction_before_th2_carry_n_0,quad_correction_before_th2_carry_n_1,quad_correction_before_th2_carry_n_2,quad_correction_before_th2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({quad_correction_before_th2_carry_i_1_n_0,1'b0,1'b0,quad_correction_before_th2_carry_i_2_n_0}),
        .O(NLW_quad_correction_before_th2_carry_O_UNCONNECTED[3:0]),
        .S({quad_correction_before_th2_carry_i_3_n_0,quad_correction_before_th2_carry_i_4_n_0,quad_correction_before_th2_carry_i_5_n_0,quad_correction_before_th2_carry_i_6_n_0}));
  CARRY4 quad_correction_before_th2_carry__0
       (.CI(quad_correction_before_th2_carry_n_0),
        .CO({quad_correction_before_th2_carry__0_n_0,quad_correction_before_th2_carry__0_n_1,quad_correction_before_th2_carry__0_n_2,quad_correction_before_th2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({quad_correction_before_th2_carry__0_i_1_n_0,quad_correction_before_th2_carry__0_i_2_n_0,quad_correction_before_th2_carry__0_i_3_n_0,quad_correction_before_th2_carry__0_i_4_n_0}),
        .O(NLW_quad_correction_before_th2_carry__0_O_UNCONNECTED[3:0]),
        .S({quad_correction_before_th2_carry__0_i_5_n_0,quad_correction_before_th2_carry__0_i_6_n_0,quad_correction_before_th2_carry__0_i_7_n_0,quad_correction_before_th2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h7)) 
    quad_correction_before_th2_carry__0_i_1
       (.I0(Q[15]),
        .I1(Q[14]),
        .O(quad_correction_before_th2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    quad_correction_before_th2_carry__0_i_2
       (.I0(Q[13]),
        .I1(Q[12]),
        .O(quad_correction_before_th2_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    quad_correction_before_th2_carry__0_i_3
       (.I0(Q[11]),
        .O(quad_correction_before_th2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    quad_correction_before_th2_carry__0_i_4
       (.I0(Q[9]),
        .I1(Q[8]),
        .O(quad_correction_before_th2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    quad_correction_before_th2_carry__0_i_5
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(quad_correction_before_th2_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    quad_correction_before_th2_carry__0_i_6
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(quad_correction_before_th2_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    quad_correction_before_th2_carry__0_i_7
       (.I0(Q[11]),
        .I1(Q[10]),
        .O(quad_correction_before_th2_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    quad_correction_before_th2_carry__0_i_8
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(quad_correction_before_th2_carry__0_i_8_n_0));
  CARRY4 quad_correction_before_th2_carry__1
       (.CI(quad_correction_before_th2_carry__0_n_0),
        .CO({NLW_quad_correction_before_th2_carry__1_CO_UNCONNECTED[3],quad_correction_before_th2_carry__1_n_1,quad_correction_before_th2_carry__1_n_2,quad_correction_before_th2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,quad_correction_before_th2_carry__1_i_1_n_0,1'b0}),
        .O(NLW_quad_correction_before_th2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,Q[20],quad_correction_before_th2_carry__1_i_2_n_0,quad_correction_before_th2_carry__1_i_3_n_0}));
  LUT2 #(
    .INIT(4'h7)) 
    quad_correction_before_th2_carry__1_i_1
       (.I0(Q[19]),
        .I1(Q[18]),
        .O(quad_correction_before_th2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    quad_correction_before_th2_carry__1_i_2
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(quad_correction_before_th2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    quad_correction_before_th2_carry__1_i_3
       (.I0(Q[17]),
        .I1(Q[16]),
        .O(quad_correction_before_th2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    quad_correction_before_th2_carry_i_1
       (.I0(Q[7]),
        .I1(Q[6]),
        .O(quad_correction_before_th2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    quad_correction_before_th2_carry_i_2
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(quad_correction_before_th2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    quad_correction_before_th2_carry_i_3
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(quad_correction_before_th2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    quad_correction_before_th2_carry_i_4
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(quad_correction_before_th2_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    quad_correction_before_th2_carry_i_5
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(quad_correction_before_th2_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    quad_correction_before_th2_carry_i_6
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(quad_correction_before_th2_carry_i_6_n_0));
  CARRY4 \quad_correction_before_th2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\quad_correction_before_th2_inferred__0/i__carry_n_0 ,\quad_correction_before_th2_inferred__0/i__carry_n_1 ,\quad_correction_before_th2_inferred__0/i__carry_n_2 ,\quad_correction_before_th2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,i__carry_i_1__0_n_0,i__carry_i_2__0_n_0,i__carry_i_3_n_0}),
        .O(\NLW_quad_correction_before_th2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({S,i__carry_i_5_n_0,i__carry_i_6_n_0,i__carry_i_7_n_0}));
  CARRY4 \quad_correction_before_th2_inferred__0/i__carry__0 
       (.CI(\quad_correction_before_th2_inferred__0/i__carry_n_0 ),
        .CO({\quad_correction_before_th2_inferred__0/i__carry__0_n_0 ,\quad_correction_before_th2_inferred__0/i__carry__0_n_1 ,\quad_correction_before_th2_inferred__0/i__carry__0_n_2 ,\quad_correction_before_th2_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,DI,1'b0}),
        .O(\NLW_quad_correction_before_th2_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S(\HDL_Counter5_out1_reg[16] ));
  CARRY4 \quad_correction_before_th2_inferred__0/i__carry__1 
       (.CI(\quad_correction_before_th2_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW_quad_correction_before_th2_inferred__0/i__carry__1_CO_UNCONNECTED [3],\quad_correction_before_th2_inferred__0/i__carry__1_n_1 ,\quad_correction_before_th2_inferred__0/i__carry__1_n_2 ,\quad_correction_before_th2_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0 [14],1'b0,\HDL_Counter5_out1_reg[19] }),
        .O(\NLW_quad_correction_before_th2_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,\HDL_Counter5_out1_reg[19]_0 }));
  CARRY4 quad_correction_before_th3_carry
       (.CI(1'b0),
        .CO({quad_correction_before_th3_carry_n_0,quad_correction_before_th3_carry_n_1,quad_correction_before_th3_carry_n_2,quad_correction_before_th3_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,quad_correction_before_th3_carry_i_1_n_0,quad_correction_before_th3_carry_i_2_n_0,quad_correction_before_add_temp[1]}),
        .O(NLW_quad_correction_before_th3_carry_O_UNCONNECTED[3:0]),
        .S({quad_correction_before_th3_carry_i_4_n_0,quad_correction_before_th3_carry_i_5_n_0,quad_correction_before_th3_carry_i_6_n_0,quad_correction_before_th3_carry_i_7_n_0}));
  CARRY4 quad_correction_before_th3_carry__0
       (.CI(quad_correction_before_th3_carry_n_0),
        .CO({quad_correction_before_th3_carry__0_n_0,quad_correction_before_th3_carry__0_n_1,quad_correction_before_th3_carry__0_n_2,quad_correction_before_th3_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,quad_correction_before_add_temp[13],quad_correction_before_th3_carry__0_i_2_n_0,1'b0}),
        .O(NLW_quad_correction_before_th3_carry__0_O_UNCONNECTED[3:0]),
        .S({quad_correction_before_th3_carry__0_i_3_n_0,quad_correction_before_th3_carry__0_i_4_n_0,quad_correction_before_th3_carry__0_i_5_n_0,quad_correction_before_th3_carry__0_i_6_n_0}));
  CARRY4 quad_correction_before_th3_carry__0_i_1
       (.CI(quad_correction_before_th3_carry__0_i_7_n_0),
        .CO({quad_correction_before_th3_carry__0_i_1_n_0,quad_correction_before_th3_carry__0_i_1_n_1,quad_correction_before_th3_carry__0_i_1_n_2,quad_correction_before_th3_carry__0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[14],1'b0}),
        .O(quad_correction_before_add_temp[16:13]),
        .S({Q[16:15],quad_correction_before_th3_carry__0_i_8_n_0,Q[13]}));
  LUT2 #(
    .INIT(4'h8)) 
    quad_correction_before_th3_carry__0_i_2
       (.I0(quad_correction_before_add_temp[11]),
        .I1(quad_correction_before_add_temp[10]),
        .O(quad_correction_before_th3_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    quad_correction_before_th3_carry__0_i_3
       (.I0(quad_correction_before_add_temp[15]),
        .I1(quad_correction_before_add_temp[14]),
        .O(quad_correction_before_th3_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    quad_correction_before_th3_carry__0_i_4
       (.I0(quad_correction_before_add_temp[12]),
        .I1(quad_correction_before_add_temp[13]),
        .O(quad_correction_before_th3_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    quad_correction_before_th3_carry__0_i_5
       (.I0(quad_correction_before_add_temp[11]),
        .I1(quad_correction_before_add_temp[10]),
        .O(quad_correction_before_th3_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    quad_correction_before_th3_carry__0_i_6
       (.I0(quad_correction_before_add_temp[9]),
        .I1(quad_correction_before_add_temp[8]),
        .O(quad_correction_before_th3_carry__0_i_6_n_0));
  CARRY4 quad_correction_before_th3_carry__0_i_7
       (.CI(quad_correction_before_th3_carry_i_8_n_0),
        .CO({quad_correction_before_th3_carry__0_i_7_n_0,quad_correction_before_th3_carry__0_i_7_n_1,quad_correction_before_th3_carry__0_i_7_n_2,quad_correction_before_th3_carry__0_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[11],1'b0,1'b0}),
        .O(quad_correction_before_add_temp[12:9]),
        .S({Q[12],quad_correction_before_th3_carry__0_i_9_n_0,Q[10:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    quad_correction_before_th3_carry__0_i_8
       (.I0(Q[14]),
        .O(quad_correction_before_th3_carry__0_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    quad_correction_before_th3_carry__0_i_9
       (.I0(Q[11]),
        .O(quad_correction_before_th3_carry__0_i_9_n_0));
  CARRY4 quad_correction_before_th3_carry__1
       (.CI(quad_correction_before_th3_carry__0_n_0),
        .CO({NLW_quad_correction_before_th3_carry__1_CO_UNCONNECTED[3],quad_correction_before_th3_carry__1_n_1,quad_correction_before_th3_carry__1_n_2,quad_correction_before_th3_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,quad_correction_before_th3_carry__1_i_1_n_0,1'b0,quad_correction_before_th3_carry__1_i_2_n_0}),
        .O(NLW_quad_correction_before_th3_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,quad_correction_before_add_temp[20],quad_correction_before_th3_carry__1_i_4_n_0,quad_correction_before_th3_carry__1_i_5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    quad_correction_before_th3_carry__1_i_1
       (.I0(quad_correction_before_add_temp[20]),
        .O(quad_correction_before_th3_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    quad_correction_before_th3_carry__1_i_2
       (.I0(quad_correction_before_add_temp[17]),
        .I1(quad_correction_before_add_temp[16]),
        .O(quad_correction_before_th3_carry__1_i_2_n_0));
  CARRY4 quad_correction_before_th3_carry__1_i_3
       (.CI(quad_correction_before_th3_carry__0_i_1_n_0),
        .CO({NLW_quad_correction_before_th3_carry__1_i_3_CO_UNCONNECTED[3],quad_correction_before_th3_carry__1_i_3_n_1,quad_correction_before_th3_carry__1_i_3_n_2,quad_correction_before_th3_carry__1_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[18:17]}),
        .O(quad_correction_before_add_temp[20:17]),
        .S({Q[20:19],quad_correction_before_th3_carry__1_i_6_n_0,quad_correction_before_th3_carry__1_i_7_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    quad_correction_before_th3_carry__1_i_4
       (.I0(quad_correction_before_add_temp[19]),
        .I1(quad_correction_before_add_temp[18]),
        .O(quad_correction_before_th3_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    quad_correction_before_th3_carry__1_i_5
       (.I0(quad_correction_before_add_temp[16]),
        .I1(quad_correction_before_add_temp[17]),
        .O(quad_correction_before_th3_carry__1_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    quad_correction_before_th3_carry__1_i_6
       (.I0(Q[18]),
        .O(quad_correction_before_th3_carry__1_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    quad_correction_before_th3_carry__1_i_7
       (.I0(Q[17]),
        .O(quad_correction_before_th3_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    quad_correction_before_th3_carry_i_1
       (.I0(quad_correction_before_add_temp[5]),
        .I1(quad_correction_before_add_temp[4]),
        .O(quad_correction_before_th3_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    quad_correction_before_th3_carry_i_10
       (.I0(Q[1]),
        .O(quad_correction_before_th3_carry_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    quad_correction_before_th3_carry_i_11
       (.I0(Q[6]),
        .O(quad_correction_before_th3_carry_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    quad_correction_before_th3_carry_i_12
       (.I0(Q[5]),
        .O(quad_correction_before_th3_carry_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    quad_correction_before_th3_carry_i_13
       (.I0(Q[4]),
        .O(quad_correction_before_th3_carry_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    quad_correction_before_th3_carry_i_14
       (.I0(Q[3]),
        .O(quad_correction_before_th3_carry_i_14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    quad_correction_before_th3_carry_i_15
       (.I0(Q[2]),
        .O(quad_correction_before_th3_carry_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    quad_correction_before_th3_carry_i_16
       (.I0(Q[1]),
        .O(quad_correction_before_th3_carry_i_16_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    quad_correction_before_th3_carry_i_2
       (.I0(quad_correction_before_add_temp[3]),
        .I1(quad_correction_before_add_temp[2]),
        .O(quad_correction_before_th3_carry_i_2_n_0));
  CARRY4 quad_correction_before_th3_carry_i_3
       (.CI(1'b0),
        .CO({CO,quad_correction_before_th3_carry_i_3_n_1,quad_correction_before_th3_carry_i_3_n_2,quad_correction_before_th3_carry_i_3_n_3}),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,Q[1]}),
        .O({O,quad_correction_before_add_temp[1]}),
        .S({Q[4:2],quad_correction_before_th3_carry_i_10_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    quad_correction_before_th3_carry_i_4
       (.I0(quad_correction_before_add_temp[7]),
        .I1(quad_correction_before_add_temp[6]),
        .O(quad_correction_before_th3_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    quad_correction_before_th3_carry_i_5
       (.I0(quad_correction_before_add_temp[4]),
        .I1(quad_correction_before_add_temp[5]),
        .O(quad_correction_before_th3_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    quad_correction_before_th3_carry_i_6
       (.I0(quad_correction_before_add_temp[2]),
        .I1(quad_correction_before_add_temp[3]),
        .O(quad_correction_before_th3_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    quad_correction_before_th3_carry_i_7
       (.I0(quad_correction_before_add_temp[1]),
        .I1(Q[0]),
        .O(quad_correction_before_th3_carry_i_7_n_0));
  CARRY4 quad_correction_before_th3_carry_i_8
       (.CI(quad_correction_before_th3_carry_i_9_n_0),
        .CO({quad_correction_before_th3_carry_i_8_n_0,quad_correction_before_th3_carry_i_8_n_1,quad_correction_before_th3_carry_i_8_n_2,quad_correction_before_th3_carry_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[6:5]}),
        .O(quad_correction_before_add_temp[8:5]),
        .S({Q[8:7],quad_correction_before_th3_carry_i_11_n_0,quad_correction_before_th3_carry_i_12_n_0}));
  CARRY4 quad_correction_before_th3_carry_i_9
       (.CI(1'b0),
        .CO({quad_correction_before_th3_carry_i_9_n_0,quad_correction_before_th3_carry_i_9_n_1,quad_correction_before_th3_carry_i_9_n_2,quad_correction_before_th3_carry_i_9_n_3}),
        .CYINIT(Q[0]),
        .DI(Q[4:1]),
        .O({quad_correction_before_add_temp[4:2],NLW_quad_correction_before_th3_carry_i_9_O_UNCONNECTED[0]}),
        .S({quad_correction_before_th3_carry_i_13_n_0,quad_correction_before_th3_carry_i_14_n_0,quad_correction_before_th3_carry_i_15_n_0,quad_correction_before_th3_carry_i_16_n_0}));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[11]_i_2 
       (.I0(kconst_1),
        .I1(y1_p[18]),
        .I2(z1_p[20]),
        .O(\x2_p[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[11]_i_3 
       (.I0(kconst_1),
        .I1(y1_p[18]),
        .I2(z1_p[20]),
        .O(\x2_p[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[11]_i_4 
       (.I0(z1_p[20]),
        .I1(y1_p[18]),
        .O(\x2_p[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[11]_i_5__3 
       (.I0(z1_p[20]),
        .I1(y1_p[20]),
        .O(\x2_p[11]_i_5__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[15]_i_2 
       (.I0(kconst_1),
        .I1(y1_p[20]),
        .I2(z1_p[20]),
        .O(\x2_p[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[15]_i_3 
       (.I0(kconst_1),
        .I1(y1_p[18]),
        .I2(z1_p[20]),
        .O(\x2_p[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[15]_i_4__3 
       (.I0(z1_p[20]),
        .I1(y1_p[18]),
        .O(\x2_p[15]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[15]_i_5 
       (.I0(kconst_1),
        .I1(y1_p[20]),
        .I2(z1_p[20]),
        .O(\x2_p[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[19]_i_2 
       (.I0(z1_p[20]),
        .I1(y1_p[20]),
        .O(\x2_p[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[19]_i_3 
       (.I0(kconst_1),
        .I1(y1_p[20]),
        .I2(z1_p[20]),
        .O(\x2_p[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[19]_i_4__3 
       (.I0(z1_p[20]),
        .I1(y1_p[18]),
        .O(\x2_p[19]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[19]_i_5__3 
       (.I0(z1_p[20]),
        .I1(y1_p[20]),
        .O(\x2_p[19]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[20]_i_2 
       (.I0(z1_p[20]),
        .I1(y1_p[20]),
        .O(\x2_p[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x2_p[3]_i_2 
       (.I0(z1_p[20]),
        .O(\x2_p[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[3]_i_3 
       (.I0(z1_p[20]),
        .I1(y1_p[18]),
        .O(\x2_p[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[3]_i_4 
       (.I0(kconst_1),
        .I1(y1_p[20]),
        .I2(z1_p[20]),
        .O(\x2_p[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[3]_i_5 
       (.I0(kconst_1),
        .I1(y1_p[18]),
        .I2(z1_p[20]),
        .O(\x2_p[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[3]_i_6 
       (.I0(kconst_1),
        .I1(y1_p[18]),
        .I2(z1_p[20]),
        .O(\x2_p[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x2_p[7]_i_2__3 
       (.I0(z1_p[20]),
        .I1(y1_p[20]),
        .O(\x2_p[7]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[7]_i_3 
       (.I0(kconst_1),
        .I1(y1_p[20]),
        .I2(z1_p[20]),
        .O(\x2_p[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[7]_i_4 
       (.I0(kconst_1),
        .I1(y1_p[18]),
        .I2(z1_p[20]),
        .O(\x2_p[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x2_p[7]_i_5 
       (.I0(kconst_1),
        .I1(y1_p[18]),
        .I2(z1_p[20]),
        .O(\x2_p[7]_i_5_n_0 ));
  FDCE \x2_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[3]_i_1_n_7 ),
        .Q(\x2_p_reg_n_0_[0] ));
  FDCE \x2_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[11]_i_1_n_5 ),
        .Q(\x2_p_reg_n_0_[10] ));
  FDCE \x2_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[11]_i_1_n_4 ),
        .Q(\x2_p_reg_n_0_[11] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[11]_i_1 
       (.CI(\x2_p_reg[7]_i_1_n_0 ),
        .CO({\x2_p_reg[11]_i_1_n_0 ,\x2_p_reg[11]_i_1_n_1 ,\x2_p_reg[11]_i_1_n_2 ,\x2_p_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({kconst_1,kconst_1,1'b0,1'b0}),
        .O({\x2_p_reg[11]_i_1_n_4 ,\x2_p_reg[11]_i_1_n_5 ,\x2_p_reg[11]_i_1_n_6 ,\x2_p_reg[11]_i_1_n_7 }),
        .S({\x2_p[11]_i_2_n_0 ,\x2_p[11]_i_3_n_0 ,\x2_p[11]_i_4_n_0 ,\x2_p[11]_i_5__3_n_0 }));
  FDCE \x2_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[15]_i_1_n_7 ),
        .Q(\x2_p_reg_n_0_[12] ));
  FDCE \x2_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[15]_i_1_n_6 ),
        .Q(\x2_p_reg_n_0_[13] ));
  FDCE \x2_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[15]_i_1_n_5 ),
        .Q(\x2_p_reg_n_0_[14] ));
  FDCE \x2_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[15]_i_1_n_4 ),
        .Q(\x2_p_reg_n_0_[15] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[15]_i_1 
       (.CI(\x2_p_reg[11]_i_1_n_0 ),
        .CO({\x2_p_reg[15]_i_1_n_0 ,\x2_p_reg[15]_i_1_n_1 ,\x2_p_reg[15]_i_1_n_2 ,\x2_p_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({kconst_1,kconst_1,1'b0,kconst_1}),
        .O({\x2_p_reg[15]_i_1_n_4 ,\x2_p_reg[15]_i_1_n_5 ,\x2_p_reg[15]_i_1_n_6 ,\x2_p_reg[15]_i_1_n_7 }),
        .S({\x2_p[15]_i_2_n_0 ,\x2_p[15]_i_3_n_0 ,\x2_p[15]_i_4__3_n_0 ,\x2_p[15]_i_5_n_0 }));
  FDCE \x2_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[19]_i_1_n_7 ),
        .Q(\x2_p_reg_n_0_[16] ));
  FDCE \x2_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[19]_i_1_n_6 ),
        .Q(\x2_p_reg_n_0_[17] ));
  FDCE \x2_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[19]_i_1_n_5 ),
        .Q(\x2_p_reg_n_0_[18] ));
  FDCE \x2_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[19]_i_1_n_4 ),
        .Q(\x2_p_reg_n_0_[19] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[19]_i_1 
       (.CI(\x2_p_reg[15]_i_1_n_0 ),
        .CO({\x2_p_reg[19]_i_1_n_0 ,\x2_p_reg[19]_i_1_n_1 ,\x2_p_reg[19]_i_1_n_2 ,\x2_p_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,kconst_1,1'b0,1'b0}),
        .O({\x2_p_reg[19]_i_1_n_4 ,\x2_p_reg[19]_i_1_n_5 ,\x2_p_reg[19]_i_1_n_6 ,\x2_p_reg[19]_i_1_n_7 }),
        .S({\x2_p[19]_i_2_n_0 ,\x2_p[19]_i_3_n_0 ,\x2_p[19]_i_4__3_n_0 ,\x2_p[19]_i_5__3_n_0 }));
  FDCE \x2_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[3]_i_1_n_6 ),
        .Q(\x2_p_reg_n_0_[1] ));
  FDCE \x2_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[20]_i_1_n_7 ),
        .Q(B0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[20]_i_1 
       (.CI(\x2_p_reg[19]_i_1_n_0 ),
        .CO(\NLW_x2_p_reg[20]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x2_p_reg[20]_i_1_O_UNCONNECTED [3:1],\x2_p_reg[20]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\x2_p[20]_i_2_n_0 }));
  FDCE \x2_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[3]_i_1_n_5 ),
        .Q(\x2_p_reg_n_0_[2] ));
  FDCE \x2_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[3]_i_1_n_4 ),
        .Q(\x2_p_reg_n_0_[3] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\x2_p_reg[3]_i_1_n_0 ,\x2_p_reg[3]_i_1_n_1 ,\x2_p_reg[3]_i_1_n_2 ,\x2_p_reg[3]_i_1_n_3 }),
        .CYINIT(\x2_p[3]_i_2_n_0 ),
        .DI({1'b0,kconst_1,kconst_1,kconst_1}),
        .O({\x2_p_reg[3]_i_1_n_4 ,\x2_p_reg[3]_i_1_n_5 ,\x2_p_reg[3]_i_1_n_6 ,\x2_p_reg[3]_i_1_n_7 }),
        .S({\x2_p[3]_i_3_n_0 ,\x2_p[3]_i_4_n_0 ,\x2_p[3]_i_5_n_0 ,\x2_p[3]_i_6_n_0 }));
  FDCE \x2_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[7]_i_1_n_7 ),
        .Q(\x2_p_reg_n_0_[4] ));
  FDCE \x2_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[7]_i_1_n_6 ),
        .Q(\x2_p_reg_n_0_[5] ));
  FDCE \x2_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[7]_i_1_n_5 ),
        .Q(\x2_p_reg_n_0_[6] ));
  FDCE \x2_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[7]_i_1_n_4 ),
        .Q(\x2_p_reg_n_0_[7] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x2_p_reg[7]_i_1 
       (.CI(\x2_p_reg[3]_i_1_n_0 ),
        .CO({\x2_p_reg[7]_i_1_n_0 ,\x2_p_reg[7]_i_1_n_1 ,\x2_p_reg[7]_i_1_n_2 ,\x2_p_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,kconst_1,kconst_1,kconst_1}),
        .O({\x2_p_reg[7]_i_1_n_4 ,\x2_p_reg[7]_i_1_n_5 ,\x2_p_reg[7]_i_1_n_6 ,\x2_p_reg[7]_i_1_n_7 }),
        .S({\x2_p[7]_i_2__3_n_0 ,\x2_p[7]_i_3_n_0 ,\x2_p[7]_i_4_n_0 ,\x2_p[7]_i_5_n_0 }));
  FDCE \x2_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[11]_i_1_n_7 ),
        .Q(\x2_p_reg_n_0_[8] ));
  FDCE \x2_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x2_p_reg[11]_i_1_n_6 ),
        .Q(\x2_p_reg_n_0_[9] ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[11]_i_2 
       (.I0(\x2_p_reg_n_0_[11] ),
        .I1(y2_p[13]),
        .I2(z2_p[20]),
        .O(\x3_p[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[11]_i_3 
       (.I0(\x2_p_reg_n_0_[10] ),
        .I1(y2_p[12]),
        .I2(z2_p[20]),
        .O(\x3_p[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[11]_i_4 
       (.I0(\x2_p_reg_n_0_[9] ),
        .I1(y2_p[11]),
        .I2(z2_p[20]),
        .O(\x3_p[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[11]_i_5 
       (.I0(\x2_p_reg_n_0_[8] ),
        .I1(y2_p[10]),
        .I2(z2_p[20]),
        .O(\x3_p[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[15]_i_2 
       (.I0(\x2_p_reg_n_0_[15] ),
        .I1(y2_p[17]),
        .I2(z2_p[20]),
        .O(\x3_p[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[15]_i_3 
       (.I0(\x2_p_reg_n_0_[14] ),
        .I1(y2_p[16]),
        .I2(z2_p[20]),
        .O(\x3_p[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[15]_i_4 
       (.I0(\x2_p_reg_n_0_[13] ),
        .I1(y2_p[15]),
        .I2(z2_p[20]),
        .O(\x3_p[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[15]_i_5 
       (.I0(\x2_p_reg_n_0_[12] ),
        .I1(y2_p[14]),
        .I2(z2_p[20]),
        .O(\x3_p[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[19]_i_2 
       (.I0(\x2_p_reg_n_0_[19] ),
        .I1(y2_p[20]),
        .I2(z2_p[20]),
        .O(\x3_p[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[19]_i_3 
       (.I0(\x2_p_reg_n_0_[18] ),
        .I1(y2_p[20]),
        .I2(z2_p[20]),
        .O(\x3_p[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[19]_i_4 
       (.I0(\x2_p_reg_n_0_[17] ),
        .I1(y2_p[19]),
        .I2(z2_p[20]),
        .O(\x3_p[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[19]_i_5 
       (.I0(\x2_p_reg_n_0_[16] ),
        .I1(y2_p[18]),
        .I2(z2_p[20]),
        .O(\x3_p[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[20]_i_2 
       (.I0(B0),
        .I1(y2_p[20]),
        .I2(z2_p[20]),
        .O(\x3_p[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x3_p[3]_i_2 
       (.I0(z2_p[20]),
        .O(\x3_p[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[3]_i_3 
       (.I0(\x2_p_reg_n_0_[3] ),
        .I1(y2_p[5]),
        .I2(z2_p[20]),
        .O(\x3_p[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[3]_i_4 
       (.I0(\x2_p_reg_n_0_[2] ),
        .I1(y2_p[4]),
        .I2(z2_p[20]),
        .O(\x3_p[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[3]_i_5 
       (.I0(\x2_p_reg_n_0_[1] ),
        .I1(y2_p[3]),
        .I2(z2_p[20]),
        .O(\x3_p[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[3]_i_6 
       (.I0(\x2_p_reg_n_0_[0] ),
        .I1(y2_p[2]),
        .I2(z2_p[20]),
        .O(\x3_p[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[7]_i_2 
       (.I0(\x2_p_reg_n_0_[7] ),
        .I1(y2_p[9]),
        .I2(z2_p[20]),
        .O(\x3_p[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[7]_i_3 
       (.I0(\x2_p_reg_n_0_[6] ),
        .I1(y2_p[8]),
        .I2(z2_p[20]),
        .O(\x3_p[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[7]_i_4 
       (.I0(\x2_p_reg_n_0_[5] ),
        .I1(y2_p[7]),
        .I2(z2_p[20]),
        .O(\x3_p[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x3_p[7]_i_5 
       (.I0(\x2_p_reg_n_0_[4] ),
        .I1(y2_p[6]),
        .I2(z2_p[20]),
        .O(\x3_p[7]_i_5_n_0 ));
  FDCE \x3_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[3]_i_1_n_7 ),
        .Q(x3_p[0]));
  FDCE \x3_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[11]_i_1_n_5 ),
        .Q(x3_p[10]));
  FDCE \x3_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[11]_i_1_n_4 ),
        .Q(x3_p[11]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[11]_i_1 
       (.CI(\x3_p_reg[7]_i_1_n_0 ),
        .CO({\x3_p_reg[11]_i_1_n_0 ,\x3_p_reg[11]_i_1_n_1 ,\x3_p_reg[11]_i_1_n_2 ,\x3_p_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\x2_p_reg_n_0_[11] ,\x2_p_reg_n_0_[10] ,\x2_p_reg_n_0_[9] ,\x2_p_reg_n_0_[8] }),
        .O({\x3_p_reg[11]_i_1_n_4 ,\x3_p_reg[11]_i_1_n_5 ,\x3_p_reg[11]_i_1_n_6 ,\x3_p_reg[11]_i_1_n_7 }),
        .S({\x3_p[11]_i_2_n_0 ,\x3_p[11]_i_3_n_0 ,\x3_p[11]_i_4_n_0 ,\x3_p[11]_i_5_n_0 }));
  FDCE \x3_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[15]_i_1_n_7 ),
        .Q(x3_p[12]));
  FDCE \x3_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[15]_i_1_n_6 ),
        .Q(x3_p[13]));
  FDCE \x3_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[15]_i_1_n_5 ),
        .Q(x3_p[14]));
  FDCE \x3_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[15]_i_1_n_4 ),
        .Q(x3_p[15]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[15]_i_1 
       (.CI(\x3_p_reg[11]_i_1_n_0 ),
        .CO({\x3_p_reg[15]_i_1_n_0 ,\x3_p_reg[15]_i_1_n_1 ,\x3_p_reg[15]_i_1_n_2 ,\x3_p_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\x2_p_reg_n_0_[15] ,\x2_p_reg_n_0_[14] ,\x2_p_reg_n_0_[13] ,\x2_p_reg_n_0_[12] }),
        .O({\x3_p_reg[15]_i_1_n_4 ,\x3_p_reg[15]_i_1_n_5 ,\x3_p_reg[15]_i_1_n_6 ,\x3_p_reg[15]_i_1_n_7 }),
        .S({\x3_p[15]_i_2_n_0 ,\x3_p[15]_i_3_n_0 ,\x3_p[15]_i_4_n_0 ,\x3_p[15]_i_5_n_0 }));
  FDCE \x3_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[19]_i_1_n_7 ),
        .Q(x3_p[16]));
  FDCE \x3_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[19]_i_1_n_6 ),
        .Q(x3_p[17]));
  FDCE \x3_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[19]_i_1_n_5 ),
        .Q(x3_p[18]));
  FDCE \x3_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[19]_i_1_n_4 ),
        .Q(x3_p[19]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[19]_i_1 
       (.CI(\x3_p_reg[15]_i_1_n_0 ),
        .CO({\x3_p_reg[19]_i_1_n_0 ,\x3_p_reg[19]_i_1_n_1 ,\x3_p_reg[19]_i_1_n_2 ,\x3_p_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\x2_p_reg_n_0_[19] ,\x2_p_reg_n_0_[18] ,\x2_p_reg_n_0_[17] ,\x2_p_reg_n_0_[16] }),
        .O({\x3_p_reg[19]_i_1_n_4 ,\x3_p_reg[19]_i_1_n_5 ,\x3_p_reg[19]_i_1_n_6 ,\x3_p_reg[19]_i_1_n_7 }),
        .S({\x3_p[19]_i_2_n_0 ,\x3_p[19]_i_3_n_0 ,\x3_p[19]_i_4_n_0 ,\x3_p[19]_i_5_n_0 }));
  FDCE \x3_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[3]_i_1_n_6 ),
        .Q(x3_p[1]));
  FDCE \x3_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[20]_i_1_n_7 ),
        .Q(x3_p[20]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[20]_i_1 
       (.CI(\x3_p_reg[19]_i_1_n_0 ),
        .CO(\NLW_x3_p_reg[20]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x3_p_reg[20]_i_1_O_UNCONNECTED [3:1],\x3_p_reg[20]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\x3_p[20]_i_2_n_0 }));
  FDCE \x3_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[3]_i_1_n_5 ),
        .Q(x3_p[2]));
  FDCE \x3_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[3]_i_1_n_4 ),
        .Q(x3_p[3]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\x3_p_reg[3]_i_1_n_0 ,\x3_p_reg[3]_i_1_n_1 ,\x3_p_reg[3]_i_1_n_2 ,\x3_p_reg[3]_i_1_n_3 }),
        .CYINIT(\x3_p[3]_i_2_n_0 ),
        .DI({\x2_p_reg_n_0_[3] ,\x2_p_reg_n_0_[2] ,\x2_p_reg_n_0_[1] ,\x2_p_reg_n_0_[0] }),
        .O({\x3_p_reg[3]_i_1_n_4 ,\x3_p_reg[3]_i_1_n_5 ,\x3_p_reg[3]_i_1_n_6 ,\x3_p_reg[3]_i_1_n_7 }),
        .S({\x3_p[3]_i_3_n_0 ,\x3_p[3]_i_4_n_0 ,\x3_p[3]_i_5_n_0 ,\x3_p[3]_i_6_n_0 }));
  FDCE \x3_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[7]_i_1_n_7 ),
        .Q(x3_p[4]));
  FDCE \x3_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[7]_i_1_n_6 ),
        .Q(x3_p[5]));
  FDCE \x3_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[7]_i_1_n_5 ),
        .Q(x3_p[6]));
  FDCE \x3_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[7]_i_1_n_4 ),
        .Q(x3_p[7]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x3_p_reg[7]_i_1 
       (.CI(\x3_p_reg[3]_i_1_n_0 ),
        .CO({\x3_p_reg[7]_i_1_n_0 ,\x3_p_reg[7]_i_1_n_1 ,\x3_p_reg[7]_i_1_n_2 ,\x3_p_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\x2_p_reg_n_0_[7] ,\x2_p_reg_n_0_[6] ,\x2_p_reg_n_0_[5] ,\x2_p_reg_n_0_[4] }),
        .O({\x3_p_reg[7]_i_1_n_4 ,\x3_p_reg[7]_i_1_n_5 ,\x3_p_reg[7]_i_1_n_6 ,\x3_p_reg[7]_i_1_n_7 }),
        .S({\x3_p[7]_i_2_n_0 ,\x3_p[7]_i_3_n_0 ,\x3_p[7]_i_4_n_0 ,\x3_p[7]_i_5_n_0 }));
  FDCE \x3_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[11]_i_1_n_7 ),
        .Q(x3_p[8]));
  FDCE \x3_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x3_p_reg[11]_i_1_n_6 ),
        .Q(x3_p[9]));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[11]_i_2 
       (.I0(x3_p[11]),
        .I1(y3_p[14]),
        .I2(z3_p[20]),
        .O(\x4_p[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[11]_i_3 
       (.I0(x3_p[10]),
        .I1(y3_p[13]),
        .I2(z3_p[20]),
        .O(\x4_p[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[11]_i_4 
       (.I0(x3_p[9]),
        .I1(y3_p[12]),
        .I2(z3_p[20]),
        .O(\x4_p[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[11]_i_5 
       (.I0(x3_p[8]),
        .I1(y3_p[11]),
        .I2(z3_p[20]),
        .O(\x4_p[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[15]_i_2 
       (.I0(x3_p[15]),
        .I1(y3_p[18]),
        .I2(z3_p[20]),
        .O(\x4_p[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[15]_i_3 
       (.I0(x3_p[14]),
        .I1(y3_p[17]),
        .I2(z3_p[20]),
        .O(\x4_p[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[15]_i_4 
       (.I0(x3_p[13]),
        .I1(y3_p[16]),
        .I2(z3_p[20]),
        .O(\x4_p[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[15]_i_5 
       (.I0(x3_p[12]),
        .I1(y3_p[15]),
        .I2(z3_p[20]),
        .O(\x4_p[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[19]_i_2 
       (.I0(x3_p[19]),
        .I1(y3_p[20]),
        .I2(z3_p[20]),
        .O(\x4_p[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[19]_i_3 
       (.I0(x3_p[18]),
        .I1(y3_p[20]),
        .I2(z3_p[20]),
        .O(\x4_p[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[19]_i_4 
       (.I0(x3_p[17]),
        .I1(y3_p[20]),
        .I2(z3_p[20]),
        .O(\x4_p[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[19]_i_5 
       (.I0(x3_p[16]),
        .I1(y3_p[19]),
        .I2(z3_p[20]),
        .O(\x4_p[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[20]_i_2 
       (.I0(x3_p[20]),
        .I1(y3_p[20]),
        .I2(z3_p[20]),
        .O(\x4_p[20]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_10 
       (.I0(x3_p[1]),
        .I1(y3_p[4]),
        .I2(z3_p[20]),
        .O(\x4_p[7]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_11 
       (.I0(x3_p[0]),
        .I1(y3_p[3]),
        .I2(z3_p[20]),
        .O(\x4_p[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_3 
       (.I0(x3_p[7]),
        .I1(y3_p[10]),
        .I2(z3_p[20]),
        .O(\x4_p[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_4 
       (.I0(x3_p[6]),
        .I1(y3_p[9]),
        .I2(z3_p[20]),
        .O(\x4_p[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_5 
       (.I0(x3_p[5]),
        .I1(y3_p[8]),
        .I2(z3_p[20]),
        .O(\x4_p[7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_6 
       (.I0(x3_p[4]),
        .I1(y3_p[7]),
        .I2(z3_p[20]),
        .O(\x4_p[7]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x4_p[7]_i_7 
       (.I0(z3_p[20]),
        .O(\x4_p[7]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_8 
       (.I0(x3_p[3]),
        .I1(y3_p[6]),
        .I2(z3_p[20]),
        .O(\x4_p[7]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x4_p[7]_i_9 
       (.I0(x3_p[2]),
        .I1(y3_p[5]),
        .I2(z3_p[20]),
        .O(\x4_p[7]_i_9_n_0 ));
  FDCE \x4_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[11]_i_1_n_5 ),
        .Q(x4_p[10]));
  FDCE \x4_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[11]_i_1_n_4 ),
        .Q(x4_p[11]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[11]_i_1 
       (.CI(\x4_p_reg[7]_i_1_n_0 ),
        .CO({\x4_p_reg[11]_i_1_n_0 ,\x4_p_reg[11]_i_1_n_1 ,\x4_p_reg[11]_i_1_n_2 ,\x4_p_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(x3_p[11:8]),
        .O({\x4_p_reg[11]_i_1_n_4 ,\x4_p_reg[11]_i_1_n_5 ,\x4_p_reg[11]_i_1_n_6 ,\x4_p_reg[11]_i_1_n_7 }),
        .S({\x4_p[11]_i_2_n_0 ,\x4_p[11]_i_3_n_0 ,\x4_p[11]_i_4_n_0 ,\x4_p[11]_i_5_n_0 }));
  FDCE \x4_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[15]_i_1_n_7 ),
        .Q(x4_p[12]));
  FDCE \x4_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[15]_i_1_n_6 ),
        .Q(x4_p[13]));
  FDCE \x4_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[15]_i_1_n_5 ),
        .Q(x4_p[14]));
  FDCE \x4_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[15]_i_1_n_4 ),
        .Q(x4_p[15]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[15]_i_1 
       (.CI(\x4_p_reg[11]_i_1_n_0 ),
        .CO({\x4_p_reg[15]_i_1_n_0 ,\x4_p_reg[15]_i_1_n_1 ,\x4_p_reg[15]_i_1_n_2 ,\x4_p_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(x3_p[15:12]),
        .O({\x4_p_reg[15]_i_1_n_4 ,\x4_p_reg[15]_i_1_n_5 ,\x4_p_reg[15]_i_1_n_6 ,\x4_p_reg[15]_i_1_n_7 }),
        .S({\x4_p[15]_i_2_n_0 ,\x4_p[15]_i_3_n_0 ,\x4_p[15]_i_4_n_0 ,\x4_p[15]_i_5_n_0 }));
  FDCE \x4_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[19]_i_1_n_7 ),
        .Q(x4_p[16]));
  FDCE \x4_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[19]_i_1_n_6 ),
        .Q(x4_p[17]));
  FDCE \x4_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[19]_i_1_n_5 ),
        .Q(x4_p[18]));
  FDCE \x4_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[19]_i_1_n_4 ),
        .Q(x4_p[19]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[19]_i_1 
       (.CI(\x4_p_reg[15]_i_1_n_0 ),
        .CO({\x4_p_reg[19]_i_1_n_0 ,\x4_p_reg[19]_i_1_n_1 ,\x4_p_reg[19]_i_1_n_2 ,\x4_p_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(x3_p[19:16]),
        .O({\x4_p_reg[19]_i_1_n_4 ,\x4_p_reg[19]_i_1_n_5 ,\x4_p_reg[19]_i_1_n_6 ,\x4_p_reg[19]_i_1_n_7 }),
        .S({\x4_p[19]_i_2_n_0 ,\x4_p[19]_i_3_n_0 ,\x4_p[19]_i_4_n_0 ,\x4_p[19]_i_5_n_0 }));
  FDCE \x4_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[20]_i_1_n_7 ),
        .Q(x4_p[20]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[20]_i_1 
       (.CI(\x4_p_reg[19]_i_1_n_0 ),
        .CO(\NLW_x4_p_reg[20]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x4_p_reg[20]_i_1_O_UNCONNECTED [3:1],\x4_p_reg[20]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\x4_p[20]_i_2_n_0 }));
  FDCE \x4_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[7]_i_1_n_7 ),
        .Q(x4_p[4]));
  FDCE \x4_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[7]_i_1_n_6 ),
        .Q(x4_p[5]));
  FDCE \x4_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[7]_i_1_n_5 ),
        .Q(x4_p[6]));
  FDCE \x4_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[7]_i_1_n_4 ),
        .Q(x4_p[7]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[7]_i_1 
       (.CI(\x4_p_reg[7]_i_2_n_0 ),
        .CO({\x4_p_reg[7]_i_1_n_0 ,\x4_p_reg[7]_i_1_n_1 ,\x4_p_reg[7]_i_1_n_2 ,\x4_p_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(x3_p[7:4]),
        .O({\x4_p_reg[7]_i_1_n_4 ,\x4_p_reg[7]_i_1_n_5 ,\x4_p_reg[7]_i_1_n_6 ,\x4_p_reg[7]_i_1_n_7 }),
        .S({\x4_p[7]_i_3_n_0 ,\x4_p[7]_i_4_n_0 ,\x4_p[7]_i_5_n_0 ,\x4_p[7]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x4_p_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\x4_p_reg[7]_i_2_n_0 ,\x4_p_reg[7]_i_2_n_1 ,\x4_p_reg[7]_i_2_n_2 ,\x4_p_reg[7]_i_2_n_3 }),
        .CYINIT(\x4_p[7]_i_7_n_0 ),
        .DI(x3_p[3:0]),
        .O(\NLW_x4_p_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({\x4_p[7]_i_8_n_0 ,\x4_p[7]_i_9_n_0 ,\x4_p[7]_i_10_n_0 ,\x4_p[7]_i_11_n_0 }));
  FDCE \x4_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[11]_i_1_n_7 ),
        .Q(x4_p[8]));
  FDCE \x4_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\x4_p_reg[11]_i_1_n_6 ),
        .Q(x4_p[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \y1_p[18]_i_1 
       (.I0(z0_p[20]),
        .O(\y1_p[18]_i_1_n_0 ));
  FDCE \y1_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\y1_p[18]_i_1_n_0 ),
        .Q(y1_p[18]));
  FDCE \y1_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0_p[20]),
        .Q(y1_p[20]));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[11]_i_2 
       (.I0(y1_p[18]),
        .I1(kconst_1),
        .I2(z1_p[20]),
        .O(\y2_p[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[11]_i_3 
       (.I0(y1_p[18]),
        .I1(kconst_1),
        .I2(z1_p[20]),
        .O(\y2_p[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[11]_i_4 
       (.I0(y1_p[20]),
        .I1(kconst_1),
        .I2(z1_p[20]),
        .O(\y2_p[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[11]_i_5 
       (.I0(y1_p[20]),
        .I1(z1_p[20]),
        .O(\y2_p[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[15]_i_2 
       (.I0(y1_p[18]),
        .I1(z1_p[20]),
        .O(\y2_p[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[15]_i_3 
       (.I0(y1_p[18]),
        .I1(kconst_1),
        .I2(z1_p[20]),
        .O(\y2_p[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[15]_i_4 
       (.I0(y1_p[20]),
        .I1(kconst_1),
        .I2(z1_p[20]),
        .O(\y2_p[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[15]_i_5 
       (.I0(y1_p[18]),
        .I1(z1_p[20]),
        .O(\y2_p[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[19]_i_2 
       (.I0(y1_p[20]),
        .I1(z1_p[20]),
        .O(\y2_p[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[19]_i_3 
       (.I0(y1_p[18]),
        .I1(z1_p[20]),
        .O(\y2_p[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[19]_i_4 
       (.I0(y1_p[20]),
        .I1(kconst_1),
        .I2(z1_p[20]),
        .O(\y2_p[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[19]_i_5 
       (.I0(y1_p[20]),
        .I1(z1_p[20]),
        .O(\y2_p[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[20]_i_2 
       (.I0(y1_p[20]),
        .I1(z1_p[20]),
        .O(\y2_p[20]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[3]_i_2 
       (.I0(y1_p[20]),
        .I1(kconst_1),
        .I2(z1_p[20]),
        .O(\y2_p[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[3]_i_3 
       (.I0(y1_p[18]),
        .I1(z1_p[20]),
        .O(\y2_p[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[3]_i_4 
       (.I0(y1_p[18]),
        .I1(kconst_1),
        .I2(z1_p[20]),
        .O(\y2_p[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \y2_p[3]_i_5 
       (.I0(z1_p[20]),
        .O(\y2_p[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[7]_i_2 
       (.I0(y1_p[20]),
        .I1(z1_p[20]),
        .O(\y2_p[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y2_p[7]_i_3 
       (.I0(y1_p[18]),
        .I1(z1_p[20]),
        .O(\y2_p[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[7]_i_4 
       (.I0(y1_p[18]),
        .I1(kconst_1),
        .I2(z1_p[20]),
        .O(\y2_p[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y2_p[7]_i_5 
       (.I0(y1_p[18]),
        .I1(kconst_1),
        .I2(z1_p[20]),
        .O(\y2_p[7]_i_5_n_0 ));
  FDCE \y2_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[0]),
        .Q(y2_p[0]));
  FDCE \y2_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[10]),
        .Q(y2_p[10]));
  FDCE \y2_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[11]),
        .Q(y2_p[11]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[11]_i_1 
       (.CI(\y2_p_reg[7]_i_1_n_0 ),
        .CO({\y2_p_reg[11]_i_1_n_0 ,\y2_p_reg[11]_i_1_n_1 ,\y2_p_reg[11]_i_1_n_2 ,\y2_p_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({y1_p[18],y1_p[18],y1_p[20],y1_p[20]}),
        .O(y2[11:8]),
        .S({\y2_p[11]_i_2_n_0 ,\y2_p[11]_i_3_n_0 ,\y2_p[11]_i_4_n_0 ,\y2_p[11]_i_5_n_0 }));
  FDCE \y2_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[12]),
        .Q(y2_p[12]));
  FDCE \y2_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[13]),
        .Q(y2_p[13]));
  FDCE \y2_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[14]),
        .Q(y2_p[14]));
  FDCE \y2_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[15]),
        .Q(y2_p[15]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[15]_i_1 
       (.CI(\y2_p_reg[11]_i_1_n_0 ),
        .CO({\y2_p_reg[15]_i_1_n_0 ,\y2_p_reg[15]_i_1_n_1 ,\y2_p_reg[15]_i_1_n_2 ,\y2_p_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({y1_p[18],y1_p[18],y1_p[20],y1_p[18]}),
        .O(y2[15:12]),
        .S({\y2_p[15]_i_2_n_0 ,\y2_p[15]_i_3_n_0 ,\y2_p[15]_i_4_n_0 ,\y2_p[15]_i_5_n_0 }));
  FDCE \y2_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[16]),
        .Q(y2_p[16]));
  FDCE \y2_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[17]),
        .Q(y2_p[17]));
  FDCE \y2_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[18]),
        .Q(y2_p[18]));
  FDCE \y2_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[19]),
        .Q(y2_p[19]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[19]_i_1 
       (.CI(\y2_p_reg[15]_i_1_n_0 ),
        .CO({\y2_p_reg[19]_i_1_n_0 ,\y2_p_reg[19]_i_1_n_1 ,\y2_p_reg[19]_i_1_n_2 ,\y2_p_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({y1_p[20],y1_p[18],y1_p[20],y1_p[20]}),
        .O(y2[19:16]),
        .S({\y2_p[19]_i_2_n_0 ,\y2_p[19]_i_3_n_0 ,\y2_p[19]_i_4_n_0 ,\y2_p[19]_i_5_n_0 }));
  FDCE \y2_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[1]),
        .Q(y2_p[1]));
  FDCE \y2_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[20]),
        .Q(y2_p[20]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[20]_i_1 
       (.CI(\y2_p_reg[19]_i_1_n_0 ),
        .CO(\NLW_y2_p_reg[20]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y2_p_reg[20]_i_1_O_UNCONNECTED [3:1],y2[20]}),
        .S({1'b0,1'b0,1'b0,\y2_p[20]_i_2_n_0 }));
  FDCE \y2_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[2]),
        .Q(y2_p[2]));
  FDCE \y2_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[3]),
        .Q(y2_p[3]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\y2_p_reg[3]_i_1_n_0 ,\y2_p_reg[3]_i_1_n_1 ,\y2_p_reg[3]_i_1_n_2 ,\y2_p_reg[3]_i_1_n_3 }),
        .CYINIT(z1_p[20]),
        .DI({y1_p[20],y1_p[18],y1_p[18],kconst_1}),
        .O(y2[3:0]),
        .S({\y2_p[3]_i_2_n_0 ,\y2_p[3]_i_3_n_0 ,\y2_p[3]_i_4_n_0 ,\y2_p[3]_i_5_n_0 }));
  FDCE \y2_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[4]),
        .Q(y2_p[4]));
  FDCE \y2_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[5]),
        .Q(y2_p[5]));
  FDCE \y2_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[6]),
        .Q(y2_p[6]));
  FDCE \y2_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[7]),
        .Q(y2_p[7]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y2_p_reg[7]_i_1 
       (.CI(\y2_p_reg[3]_i_1_n_0 ),
        .CO({\y2_p_reg[7]_i_1_n_0 ,\y2_p_reg[7]_i_1_n_1 ,\y2_p_reg[7]_i_1_n_2 ,\y2_p_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({y1_p[20],y1_p[18],y1_p[18],y1_p[18]}),
        .O(y2[7:4]),
        .S({\y2_p[7]_i_2_n_0 ,\y2_p[7]_i_3_n_0 ,\y2_p[7]_i_4_n_0 ,\y2_p[7]_i_5_n_0 }));
  FDCE \y2_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[8]),
        .Q(y2_p[8]));
  FDCE \y2_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y2[9]),
        .Q(y2_p[9]));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[11]_i_2 
       (.I0(y2_p[11]),
        .I1(\x2_p_reg_n_0_[13] ),
        .I2(z2_p[20]),
        .O(\y3_p[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[11]_i_3 
       (.I0(y2_p[10]),
        .I1(\x2_p_reg_n_0_[12] ),
        .I2(z2_p[20]),
        .O(\y3_p[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[11]_i_4 
       (.I0(y2_p[9]),
        .I1(\x2_p_reg_n_0_[11] ),
        .I2(z2_p[20]),
        .O(\y3_p[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[11]_i_5 
       (.I0(y2_p[8]),
        .I1(\x2_p_reg_n_0_[10] ),
        .I2(z2_p[20]),
        .O(\y3_p[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[15]_i_2 
       (.I0(y2_p[15]),
        .I1(\x2_p_reg_n_0_[17] ),
        .I2(z2_p[20]),
        .O(\y3_p[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[15]_i_3 
       (.I0(y2_p[14]),
        .I1(\x2_p_reg_n_0_[16] ),
        .I2(z2_p[20]),
        .O(\y3_p[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[15]_i_4 
       (.I0(y2_p[13]),
        .I1(\x2_p_reg_n_0_[15] ),
        .I2(z2_p[20]),
        .O(\y3_p[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[15]_i_5 
       (.I0(y2_p[12]),
        .I1(\x2_p_reg_n_0_[14] ),
        .I2(z2_p[20]),
        .O(\y3_p[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[19]_i_2 
       (.I0(y2_p[19]),
        .I1(B0),
        .I2(z2_p[20]),
        .O(\y3_p[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[19]_i_3 
       (.I0(y2_p[18]),
        .I1(B0),
        .I2(z2_p[20]),
        .O(\y3_p[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[19]_i_4 
       (.I0(y2_p[17]),
        .I1(\x2_p_reg_n_0_[19] ),
        .I2(z2_p[20]),
        .O(\y3_p[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[19]_i_5 
       (.I0(y2_p[16]),
        .I1(\x2_p_reg_n_0_[18] ),
        .I2(z2_p[20]),
        .O(\y3_p[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[20]_i_2 
       (.I0(y2_p[20]),
        .I1(B0),
        .I2(z2_p[20]),
        .O(\y3_p[20]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[3]_i_2 
       (.I0(y2_p[3]),
        .I1(\x2_p_reg_n_0_[5] ),
        .I2(z2_p[20]),
        .O(\y3_p[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[3]_i_3 
       (.I0(y2_p[2]),
        .I1(\x2_p_reg_n_0_[4] ),
        .I2(z2_p[20]),
        .O(\y3_p[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[3]_i_4 
       (.I0(y2_p[1]),
        .I1(\x2_p_reg_n_0_[3] ),
        .I2(z2_p[20]),
        .O(\y3_p[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[3]_i_5 
       (.I0(y2_p[0]),
        .I1(\x2_p_reg_n_0_[2] ),
        .I2(z2_p[20]),
        .O(\y3_p[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[7]_i_2 
       (.I0(y2_p[7]),
        .I1(\x2_p_reg_n_0_[9] ),
        .I2(z2_p[20]),
        .O(\y3_p[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[7]_i_3 
       (.I0(y2_p[6]),
        .I1(\x2_p_reg_n_0_[8] ),
        .I2(z2_p[20]),
        .O(\y3_p[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[7]_i_4 
       (.I0(y2_p[5]),
        .I1(\x2_p_reg_n_0_[7] ),
        .I2(z2_p[20]),
        .O(\y3_p[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y3_p[7]_i_5 
       (.I0(y2_p[4]),
        .I1(\x2_p_reg_n_0_[6] ),
        .I2(z2_p[20]),
        .O(\y3_p[7]_i_5_n_0 ));
  FDCE \y3_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[0]),
        .Q(y3_p[0]));
  FDCE \y3_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[10]),
        .Q(y3_p[10]));
  FDCE \y3_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[11]),
        .Q(y3_p[11]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[11]_i_1 
       (.CI(\y3_p_reg[7]_i_1_n_0 ),
        .CO({\y3_p_reg[11]_i_1_n_0 ,\y3_p_reg[11]_i_1_n_1 ,\y3_p_reg[11]_i_1_n_2 ,\y3_p_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(y2_p[11:8]),
        .O(y3[11:8]),
        .S({\y3_p[11]_i_2_n_0 ,\y3_p[11]_i_3_n_0 ,\y3_p[11]_i_4_n_0 ,\y3_p[11]_i_5_n_0 }));
  FDCE \y3_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[12]),
        .Q(y3_p[12]));
  FDCE \y3_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[13]),
        .Q(y3_p[13]));
  FDCE \y3_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[14]),
        .Q(y3_p[14]));
  FDCE \y3_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[15]),
        .Q(y3_p[15]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[15]_i_1 
       (.CI(\y3_p_reg[11]_i_1_n_0 ),
        .CO({\y3_p_reg[15]_i_1_n_0 ,\y3_p_reg[15]_i_1_n_1 ,\y3_p_reg[15]_i_1_n_2 ,\y3_p_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(y2_p[15:12]),
        .O(y3[15:12]),
        .S({\y3_p[15]_i_2_n_0 ,\y3_p[15]_i_3_n_0 ,\y3_p[15]_i_4_n_0 ,\y3_p[15]_i_5_n_0 }));
  FDCE \y3_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[16]),
        .Q(y3_p[16]));
  FDCE \y3_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[17]),
        .Q(y3_p[17]));
  FDCE \y3_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[18]),
        .Q(y3_p[18]));
  FDCE \y3_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[19]),
        .Q(y3_p[19]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[19]_i_1 
       (.CI(\y3_p_reg[15]_i_1_n_0 ),
        .CO({\y3_p_reg[19]_i_1_n_0 ,\y3_p_reg[19]_i_1_n_1 ,\y3_p_reg[19]_i_1_n_2 ,\y3_p_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(y2_p[19:16]),
        .O(y3[19:16]),
        .S({\y3_p[19]_i_2_n_0 ,\y3_p[19]_i_3_n_0 ,\y3_p[19]_i_4_n_0 ,\y3_p[19]_i_5_n_0 }));
  FDCE \y3_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[1]),
        .Q(y3_p[1]));
  FDCE \y3_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[20]),
        .Q(y3_p[20]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[20]_i_1 
       (.CI(\y3_p_reg[19]_i_1_n_0 ),
        .CO(\NLW_y3_p_reg[20]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y3_p_reg[20]_i_1_O_UNCONNECTED [3:1],y3[20]}),
        .S({1'b0,1'b0,1'b0,\y3_p[20]_i_2_n_0 }));
  FDCE \y3_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[2]),
        .Q(y3_p[2]));
  FDCE \y3_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[3]),
        .Q(y3_p[3]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\y3_p_reg[3]_i_1_n_0 ,\y3_p_reg[3]_i_1_n_1 ,\y3_p_reg[3]_i_1_n_2 ,\y3_p_reg[3]_i_1_n_3 }),
        .CYINIT(z2_p[20]),
        .DI(y2_p[3:0]),
        .O(y3[3:0]),
        .S({\y3_p[3]_i_2_n_0 ,\y3_p[3]_i_3_n_0 ,\y3_p[3]_i_4_n_0 ,\y3_p[3]_i_5_n_0 }));
  FDCE \y3_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[4]),
        .Q(y3_p[4]));
  FDCE \y3_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[5]),
        .Q(y3_p[5]));
  FDCE \y3_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[6]),
        .Q(y3_p[6]));
  FDCE \y3_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[7]),
        .Q(y3_p[7]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y3_p_reg[7]_i_1 
       (.CI(\y3_p_reg[3]_i_1_n_0 ),
        .CO({\y3_p_reg[7]_i_1_n_0 ,\y3_p_reg[7]_i_1_n_1 ,\y3_p_reg[7]_i_1_n_2 ,\y3_p_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(y2_p[7:4]),
        .O(y3[7:4]),
        .S({\y3_p[7]_i_2_n_0 ,\y3_p[7]_i_3_n_0 ,\y3_p[7]_i_4_n_0 ,\y3_p[7]_i_5_n_0 }));
  FDCE \y3_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[8]),
        .Q(y3_p[8]));
  FDCE \y3_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y3[9]),
        .Q(y3_p[9]));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[11]_i_2 
       (.I0(y3_p[11]),
        .I1(x3_p[14]),
        .I2(z3_p[20]),
        .O(\y4_p[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[11]_i_3 
       (.I0(y3_p[10]),
        .I1(x3_p[13]),
        .I2(z3_p[20]),
        .O(\y4_p[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[11]_i_4 
       (.I0(y3_p[9]),
        .I1(x3_p[12]),
        .I2(z3_p[20]),
        .O(\y4_p[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[11]_i_5 
       (.I0(y3_p[8]),
        .I1(x3_p[11]),
        .I2(z3_p[20]),
        .O(\y4_p[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[15]_i_2 
       (.I0(y3_p[15]),
        .I1(x3_p[18]),
        .I2(z3_p[20]),
        .O(\y4_p[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[15]_i_3 
       (.I0(y3_p[14]),
        .I1(x3_p[17]),
        .I2(z3_p[20]),
        .O(\y4_p[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[15]_i_4 
       (.I0(y3_p[13]),
        .I1(x3_p[16]),
        .I2(z3_p[20]),
        .O(\y4_p[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[15]_i_5 
       (.I0(y3_p[12]),
        .I1(x3_p[15]),
        .I2(z3_p[20]),
        .O(\y4_p[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[19]_i_2 
       (.I0(y3_p[19]),
        .I1(x3_p[20]),
        .I2(z3_p[20]),
        .O(\y4_p[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[19]_i_3 
       (.I0(y3_p[18]),
        .I1(x3_p[20]),
        .I2(z3_p[20]),
        .O(\y4_p[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[19]_i_4 
       (.I0(y3_p[17]),
        .I1(x3_p[20]),
        .I2(z3_p[20]),
        .O(\y4_p[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[19]_i_5 
       (.I0(y3_p[16]),
        .I1(x3_p[19]),
        .I2(z3_p[20]),
        .O(\y4_p[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[20]_i_2 
       (.I0(y3_p[20]),
        .I1(x3_p[20]),
        .I2(z3_p[20]),
        .O(\y4_p[20]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[3]_i_2 
       (.I0(y3_p[3]),
        .I1(x3_p[6]),
        .I2(z3_p[20]),
        .O(\y4_p[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[3]_i_3 
       (.I0(y3_p[2]),
        .I1(x3_p[5]),
        .I2(z3_p[20]),
        .O(\y4_p[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[3]_i_4 
       (.I0(y3_p[1]),
        .I1(x3_p[4]),
        .I2(z3_p[20]),
        .O(\y4_p[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[3]_i_5 
       (.I0(y3_p[0]),
        .I1(x3_p[3]),
        .I2(z3_p[20]),
        .O(\y4_p[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[7]_i_2 
       (.I0(y3_p[7]),
        .I1(x3_p[10]),
        .I2(z3_p[20]),
        .O(\y4_p[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[7]_i_3 
       (.I0(y3_p[6]),
        .I1(x3_p[9]),
        .I2(z3_p[20]),
        .O(\y4_p[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[7]_i_4 
       (.I0(y3_p[5]),
        .I1(x3_p[8]),
        .I2(z3_p[20]),
        .O(\y4_p[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y4_p[7]_i_5 
       (.I0(y3_p[4]),
        .I1(x3_p[7]),
        .I2(z3_p[20]),
        .O(\y4_p[7]_i_5_n_0 ));
  FDCE \y4_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[0]),
        .Q(y4_p[0]));
  FDCE \y4_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[10]),
        .Q(y4_p[10]));
  FDCE \y4_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[11]),
        .Q(y4_p[11]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[11]_i_1 
       (.CI(\y4_p_reg[7]_i_1_n_0 ),
        .CO({\y4_p_reg[11]_i_1_n_0 ,\y4_p_reg[11]_i_1_n_1 ,\y4_p_reg[11]_i_1_n_2 ,\y4_p_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(y3_p[11:8]),
        .O(y4[11:8]),
        .S({\y4_p[11]_i_2_n_0 ,\y4_p[11]_i_3_n_0 ,\y4_p[11]_i_4_n_0 ,\y4_p[11]_i_5_n_0 }));
  FDCE \y4_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[12]),
        .Q(y4_p[12]));
  FDCE \y4_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[13]),
        .Q(y4_p[13]));
  FDCE \y4_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[14]),
        .Q(y4_p[14]));
  FDCE \y4_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[15]),
        .Q(y4_p[15]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[15]_i_1 
       (.CI(\y4_p_reg[11]_i_1_n_0 ),
        .CO({\y4_p_reg[15]_i_1_n_0 ,\y4_p_reg[15]_i_1_n_1 ,\y4_p_reg[15]_i_1_n_2 ,\y4_p_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(y3_p[15:12]),
        .O(y4[15:12]),
        .S({\y4_p[15]_i_2_n_0 ,\y4_p[15]_i_3_n_0 ,\y4_p[15]_i_4_n_0 ,\y4_p[15]_i_5_n_0 }));
  FDCE \y4_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[16]),
        .Q(y4_p[16]));
  FDCE \y4_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[17]),
        .Q(y4_p[17]));
  FDCE \y4_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[18]),
        .Q(y4_p[18]));
  FDCE \y4_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[19]),
        .Q(y4_p[19]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[19]_i_1 
       (.CI(\y4_p_reg[15]_i_1_n_0 ),
        .CO({\y4_p_reg[19]_i_1_n_0 ,\y4_p_reg[19]_i_1_n_1 ,\y4_p_reg[19]_i_1_n_2 ,\y4_p_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(y3_p[19:16]),
        .O(y4[19:16]),
        .S({\y4_p[19]_i_2_n_0 ,\y4_p[19]_i_3_n_0 ,\y4_p[19]_i_4_n_0 ,\y4_p[19]_i_5_n_0 }));
  FDCE \y4_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[1]),
        .Q(y4_p[1]));
  FDCE \y4_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[20]),
        .Q(y4_p[20]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[20]_i_1 
       (.CI(\y4_p_reg[19]_i_1_n_0 ),
        .CO(\NLW_y4_p_reg[20]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y4_p_reg[20]_i_1_O_UNCONNECTED [3:1],y4[20]}),
        .S({1'b0,1'b0,1'b0,\y4_p[20]_i_2_n_0 }));
  FDCE \y4_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[2]),
        .Q(y4_p[2]));
  FDCE \y4_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[3]),
        .Q(y4_p[3]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\y4_p_reg[3]_i_1_n_0 ,\y4_p_reg[3]_i_1_n_1 ,\y4_p_reg[3]_i_1_n_2 ,\y4_p_reg[3]_i_1_n_3 }),
        .CYINIT(z3_p[20]),
        .DI(y3_p[3:0]),
        .O(y4[3:0]),
        .S({\y4_p[3]_i_2_n_0 ,\y4_p[3]_i_3_n_0 ,\y4_p[3]_i_4_n_0 ,\y4_p[3]_i_5_n_0 }));
  FDCE \y4_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[4]),
        .Q(y4_p[4]));
  FDCE \y4_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[5]),
        .Q(y4_p[5]));
  FDCE \y4_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[6]),
        .Q(y4_p[6]));
  FDCE \y4_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[7]),
        .Q(y4_p[7]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y4_p_reg[7]_i_1 
       (.CI(\y4_p_reg[3]_i_1_n_0 ),
        .CO({\y4_p_reg[7]_i_1_n_0 ,\y4_p_reg[7]_i_1_n_1 ,\y4_p_reg[7]_i_1_n_2 ,\y4_p_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(y3_p[7:4]),
        .O(y4[7:4]),
        .S({\y4_p[7]_i_2_n_0 ,\y4_p[7]_i_3_n_0 ,\y4_p[7]_i_4_n_0 ,\y4_p[7]_i_5_n_0 }));
  FDCE \y4_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[8]),
        .Q(y4_p[8]));
  FDCE \y4_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y4[9]),
        .Q(y4_p[9]));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[11]_i_2 
       (.I0(y4_p[11]),
        .I1(x4_p[15]),
        .I2(z4_p),
        .O(\y5_p[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[11]_i_3 
       (.I0(y4_p[10]),
        .I1(x4_p[14]),
        .I2(z4_p),
        .O(\y5_p[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[11]_i_4 
       (.I0(y4_p[9]),
        .I1(x4_p[13]),
        .I2(z4_p),
        .O(\y5_p[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[11]_i_5 
       (.I0(y4_p[8]),
        .I1(x4_p[12]),
        .I2(z4_p),
        .O(\y5_p[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[15]_i_2 
       (.I0(y4_p[15]),
        .I1(x4_p[19]),
        .I2(z4_p),
        .O(\y5_p[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[15]_i_3 
       (.I0(y4_p[14]),
        .I1(x4_p[18]),
        .I2(z4_p),
        .O(\y5_p[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[15]_i_4 
       (.I0(y4_p[13]),
        .I1(x4_p[17]),
        .I2(z4_p),
        .O(\y5_p[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[15]_i_5 
       (.I0(y4_p[12]),
        .I1(x4_p[16]),
        .I2(z4_p),
        .O(\y5_p[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[19]_i_2 
       (.I0(y4_p[19]),
        .I1(x4_p[20]),
        .I2(z4_p),
        .O(\y5_p[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[19]_i_3 
       (.I0(y4_p[18]),
        .I1(x4_p[20]),
        .I2(z4_p),
        .O(\y5_p[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[19]_i_4 
       (.I0(y4_p[17]),
        .I1(x4_p[20]),
        .I2(z4_p),
        .O(\y5_p[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[19]_i_5 
       (.I0(y4_p[16]),
        .I1(x4_p[20]),
        .I2(z4_p),
        .O(\y5_p[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[20]_i_2 
       (.I0(y4_p[20]),
        .I1(x4_p[20]),
        .I2(z4_p),
        .O(\y5_p[20]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[3]_i_2 
       (.I0(y4_p[3]),
        .I1(x4_p[7]),
        .I2(z4_p),
        .O(\y5_p[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[3]_i_3 
       (.I0(y4_p[2]),
        .I1(x4_p[6]),
        .I2(z4_p),
        .O(\y5_p[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[3]_i_4 
       (.I0(y4_p[1]),
        .I1(x4_p[5]),
        .I2(z4_p),
        .O(\y5_p[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[3]_i_5 
       (.I0(y4_p[0]),
        .I1(x4_p[4]),
        .I2(z4_p),
        .O(\y5_p[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[7]_i_2 
       (.I0(y4_p[7]),
        .I1(x4_p[11]),
        .I2(z4_p),
        .O(\y5_p[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[7]_i_3 
       (.I0(y4_p[6]),
        .I1(x4_p[10]),
        .I2(z4_p),
        .O(\y5_p[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[7]_i_4 
       (.I0(y4_p[5]),
        .I1(x4_p[9]),
        .I2(z4_p),
        .O(\y5_p[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y5_p[7]_i_5 
       (.I0(y4_p[4]),
        .I1(x4_p[8]),
        .I2(z4_p),
        .O(\y5_p[7]_i_5_n_0 ));
  FDCE \y5_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[0]),
        .Q(y5_p[0]));
  FDCE \y5_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[10]),
        .Q(y5_p[10]));
  FDCE \y5_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[11]),
        .Q(y5_p[11]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[11]_i_1 
       (.CI(\y5_p_reg[7]_i_1_n_0 ),
        .CO({\y5_p_reg[11]_i_1_n_0 ,\y5_p_reg[11]_i_1_n_1 ,\y5_p_reg[11]_i_1_n_2 ,\y5_p_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(y4_p[11:8]),
        .O(y5[11:8]),
        .S({\y5_p[11]_i_2_n_0 ,\y5_p[11]_i_3_n_0 ,\y5_p[11]_i_4_n_0 ,\y5_p[11]_i_5_n_0 }));
  FDCE \y5_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[12]),
        .Q(y5_p[12]));
  FDCE \y5_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[13]),
        .Q(y5_p[13]));
  FDCE \y5_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[14]),
        .Q(y5_p[14]));
  FDCE \y5_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[15]),
        .Q(y5_p[15]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[15]_i_1 
       (.CI(\y5_p_reg[11]_i_1_n_0 ),
        .CO({\y5_p_reg[15]_i_1_n_0 ,\y5_p_reg[15]_i_1_n_1 ,\y5_p_reg[15]_i_1_n_2 ,\y5_p_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(y4_p[15:12]),
        .O(y5[15:12]),
        .S({\y5_p[15]_i_2_n_0 ,\y5_p[15]_i_3_n_0 ,\y5_p[15]_i_4_n_0 ,\y5_p[15]_i_5_n_0 }));
  FDCE \y5_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[16]),
        .Q(y5_p[16]));
  FDCE \y5_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[17]),
        .Q(y5_p[17]));
  FDCE \y5_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[18]),
        .Q(y5_p[18]));
  FDCE \y5_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[19]),
        .Q(y5_p[19]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[19]_i_1 
       (.CI(\y5_p_reg[15]_i_1_n_0 ),
        .CO({\y5_p_reg[19]_i_1_n_0 ,\y5_p_reg[19]_i_1_n_1 ,\y5_p_reg[19]_i_1_n_2 ,\y5_p_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(y4_p[19:16]),
        .O(y5[19:16]),
        .S({\y5_p[19]_i_2_n_0 ,\y5_p[19]_i_3_n_0 ,\y5_p[19]_i_4_n_0 ,\y5_p[19]_i_5_n_0 }));
  FDCE \y5_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[1]),
        .Q(y5_p[1]));
  FDCE \y5_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[20]),
        .Q(y5_p[20]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[20]_i_1 
       (.CI(\y5_p_reg[19]_i_1_n_0 ),
        .CO(\NLW_y5_p_reg[20]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y5_p_reg[20]_i_1_O_UNCONNECTED [3:1],y5[20]}),
        .S({1'b0,1'b0,1'b0,\y5_p[20]_i_2_n_0 }));
  FDCE \y5_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[2]),
        .Q(y5_p[2]));
  FDCE \y5_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[3]),
        .Q(y5_p[3]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\y5_p_reg[3]_i_1_n_0 ,\y5_p_reg[3]_i_1_n_1 ,\y5_p_reg[3]_i_1_n_2 ,\y5_p_reg[3]_i_1_n_3 }),
        .CYINIT(z4_p),
        .DI(y4_p[3:0]),
        .O(y5[3:0]),
        .S({\y5_p[3]_i_2_n_0 ,\y5_p[3]_i_3_n_0 ,\y5_p[3]_i_4_n_0 ,\y5_p[3]_i_5_n_0 }));
  FDCE \y5_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[4]),
        .Q(y5_p[4]));
  FDCE \y5_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[5]),
        .Q(y5_p[5]));
  FDCE \y5_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[6]),
        .Q(y5_p[6]));
  FDCE \y5_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[7]),
        .Q(y5_p[7]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y5_p_reg[7]_i_1 
       (.CI(\y5_p_reg[3]_i_1_n_0 ),
        .CO({\y5_p_reg[7]_i_1_n_0 ,\y5_p_reg[7]_i_1_n_1 ,\y5_p_reg[7]_i_1_n_2 ,\y5_p_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(y4_p[7:4]),
        .O(y5[7:4]),
        .S({\y5_p[7]_i_2_n_0 ,\y5_p[7]_i_3_n_0 ,\y5_p[7]_i_4_n_0 ,\y5_p[7]_i_5_n_0 }));
  FDCE \y5_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[8]),
        .Q(y5_p[8]));
  FDCE \y5_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(y5[9]),
        .Q(y5_p[9]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[10]_i_1 
       (.I0(quad_correction_before_th00_in[8]),
        .I1(quad_correction_before_th1_carry__0_n_0),
        .I2(quad_correction_before_th0[8]),
        .O(z0[10]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[11]_i_1 
       (.I0(quad_correction_before_th00_in[9]),
        .I1(quad_correction_before_th1_carry__0_n_0),
        .I2(quad_correction_before_th0[9]),
        .O(z0[11]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[12]_i_1 
       (.I0(quad_correction_before_th00_in[10]),
        .I1(quad_correction_before_th1_carry__0_n_0),
        .I2(quad_correction_before_th0[10]),
        .O(z0[12]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[13]_i_1 
       (.I0(quad_correction_before_th00_in[11]),
        .I1(quad_correction_before_th1_carry__0_n_0),
        .I2(quad_correction_before_th0[11]),
        .O(z0[13]));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[13]_i_3__2 
       (.I0(\quad_correction_before_th2_inferred__0/i__carry__1_n_1 ),
        .I1(Q[11]),
        .O(\z0_p[13]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[14]_i_1 
       (.I0(quad_correction_before_th00_in[12]),
        .I1(quad_correction_before_th1_carry__0_n_0),
        .I2(quad_correction_before_th0[12]),
        .O(z0[14]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[15]_i_1 
       (.I0(quad_correction_before_th00_in[13]),
        .I1(quad_correction_before_th1_carry__0_n_0),
        .I2(quad_correction_before_th0[13]),
        .O(z0[15]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[16]_i_1 
       (.I0(quad_correction_before_th00_in[14]),
        .I1(quad_correction_before_th1_carry__0_n_0),
        .I2(quad_correction_before_th0[14]),
        .O(z0[16]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[17]_i_1 
       (.I0(quad_correction_before_th00_in[15]),
        .I1(quad_correction_before_th1_carry__0_n_0),
        .I2(quad_correction_before_th0[15]),
        .O(z0[17]));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[17]_i_3 
       (.I0(\quad_correction_before_th2_inferred__0/i__carry__1_n_1 ),
        .I1(Q[15]),
        .O(\z0_p[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[17]_i_4 
       (.I0(\quad_correction_before_th2_inferred__0/i__carry__1_n_1 ),
        .I1(Q[14]),
        .O(\z0_p[17]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[17]_i_6 
       (.I0(\quad_correction_before_th2_inferred__0/i__carry__1_n_1 ),
        .I1(Q[12]),
        .O(\z0_p[17]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[18]_i_1 
       (.I0(quad_correction_before_th00_in[16]),
        .I1(quad_correction_before_th1_carry__0_n_0),
        .I2(quad_correction_before_th0[16]),
        .O(z0[18]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[19]_i_1 
       (.I0(quad_correction_before_th00_in[17]),
        .I1(quad_correction_before_th1_carry__0_n_0),
        .I2(quad_correction_before_th0[17]),
        .O(z0[19]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[20]_i_1 
       (.I0(quad_correction_before_th00_in[18]),
        .I1(quad_correction_before_th1_carry__0_n_0),
        .I2(quad_correction_before_th0[18]),
        .O(z0[20]));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[20]_i_3__0 
       (.I0(\quad_correction_before_th2_inferred__0/i__carry__1_n_1 ),
        .I1(Q[17]),
        .O(\z0_p[20]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[2]_i_1 
       (.I0(quad_correction_before_th00_in[0]),
        .I1(quad_correction_before_th1_carry__0_n_0),
        .I2(quad_correction_before_th0[0]),
        .O(z0[2]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[3]_i_1 
       (.I0(quad_correction_before_th00_in[1]),
        .I1(quad_correction_before_th1_carry__0_n_0),
        .I2(quad_correction_before_th0[1]),
        .O(z0[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[4]_i_1 
       (.I0(quad_correction_before_th00_in[2]),
        .I1(quad_correction_before_th1_carry__0_n_0),
        .I2(quad_correction_before_th0[2]),
        .O(z0[4]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[5]_i_1 
       (.I0(quad_correction_before_th00_in[3]),
        .I1(quad_correction_before_th1_carry__0_n_0),
        .I2(quad_correction_before_th0[3]),
        .O(z0[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[5]_i_3__2 
       (.I0(\quad_correction_before_th2_inferred__0/i__carry__1_n_1 ),
        .I1(Q[1]),
        .O(\z0_p[5]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[5]_i_4 
       (.I0(\quad_correction_before_th2_inferred__0/i__carry__1_n_1 ),
        .I1(Q[0]),
        .O(\z0_p[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[6]_i_1 
       (.I0(quad_correction_before_th00_in[4]),
        .I1(quad_correction_before_th1_carry__0_n_0),
        .I2(quad_correction_before_th0[4]),
        .O(z0[6]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[7]_i_1 
       (.I0(quad_correction_before_th00_in[5]),
        .I1(quad_correction_before_th1_carry__0_n_0),
        .I2(quad_correction_before_th0[5]),
        .O(z0[7]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[8]_i_1 
       (.I0(quad_correction_before_th00_in[6]),
        .I1(quad_correction_before_th1_carry__0_n_0),
        .I2(quad_correction_before_th0[6]),
        .O(z0[8]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z0_p[9]_i_1 
       (.I0(quad_correction_before_th00_in[7]),
        .I1(quad_correction_before_th1_carry__0_n_0),
        .I2(quad_correction_before_th0[7]),
        .O(z0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[9]_i_3 
       (.I0(\quad_correction_before_th2_inferred__0/i__carry__1_n_1 ),
        .I1(Q[7]),
        .O(\z0_p[9]_i_3_n_0 ));
  FDCE \z0_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[10]),
        .Q(z0_p[10]));
  FDCE \z0_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[11]),
        .Q(z0_p[11]));
  FDCE \z0_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[12]),
        .Q(z0_p[12]));
  FDCE \z0_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[13]),
        .Q(z0_p[13]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[13]_i_2 
       (.CI(\z0_p_reg[9]_i_2_n_0 ),
        .CO({\z0_p_reg[13]_i_2_n_0 ,\z0_p_reg[13]_i_2_n_1 ,\z0_p_reg[13]_i_2_n_2 ,\z0_p_reg[13]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(quad_correction_before_th00_in[11:8]),
        .S({\z0_p[13]_i_3__2_n_0 ,\HDL_Counter5_out1_reg[10] }));
  FDCE \z0_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[14]),
        .Q(z0_p[14]));
  FDCE \z0_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[15]),
        .Q(z0_p[15]));
  FDCE \z0_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[16]),
        .Q(z0_p[16]));
  FDCE \z0_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[17]),
        .Q(z0_p[17]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[17]_i_2 
       (.CI(\z0_p_reg[13]_i_2_n_0 ),
        .CO({\z0_p_reg[17]_i_2_n_0 ,\z0_p_reg[17]_i_2_n_1 ,\z0_p_reg[17]_i_2_n_2 ,\z0_p_reg[17]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\quad_correction_before_th2_inferred__0/i__carry__1_n_1 ,Q[14:13],\quad_correction_before_th2_inferred__0/i__carry__1_n_1 }),
        .O(quad_correction_before_th00_in[15:12]),
        .S({\z0_p[17]_i_3_n_0 ,\z0_p[17]_i_4_n_0 ,\HDL_Counter5_out1_reg[13] ,\z0_p[17]_i_6_n_0 }));
  FDCE \z0_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[18]),
        .Q(z0_p[18]));
  FDCE \z0_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[19]),
        .Q(z0_p[19]));
  FDCE \z0_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[20]),
        .Q(z0_p[20]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[20]_i_2 
       (.CI(\z0_p_reg[17]_i_2_n_0 ),
        .CO({\NLW_z0_p_reg[20]_i_2_CO_UNCONNECTED [3:2],\z0_p_reg[20]_i_2_n_2 ,\z0_p_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[17:16]}),
        .O({\NLW_z0_p_reg[20]_i_2_O_UNCONNECTED [3],quad_correction_before_th00_in[18:16]}),
        .S({1'b0,Q[18],\z0_p[20]_i_3__0_n_0 ,\HDL_Counter5_out1_reg[16]_0 }));
  FDCE \z0_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[2]),
        .Q(z0_p[2]));
  FDCE \z0_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[3]),
        .Q(z0_p[3]));
  FDCE \z0_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[4]),
        .Q(z0_p[4]));
  FDCE \z0_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[5]),
        .Q(z0_p[5]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[5]_i_2 
       (.CI(1'b0),
        .CO({\z0_p_reg[5]_i_2_n_0 ,\z0_p_reg[5]_i_2_n_1 ,\z0_p_reg[5]_i_2_n_2 ,\z0_p_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[1],\quad_correction_before_th2_inferred__0/i__carry__1_n_1 }),
        .O(quad_correction_before_th00_in[3:0]),
        .S({Q[3:2],\z0_p[5]_i_3__2_n_0 ,\z0_p[5]_i_4_n_0 }));
  FDCE \z0_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[6]),
        .Q(z0_p[6]));
  FDCE \z0_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[7]),
        .Q(z0_p[7]));
  FDCE \z0_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[8]),
        .Q(z0_p[8]));
  FDCE \z0_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z0[9]),
        .Q(z0_p[9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[9]_i_2 
       (.CI(\z0_p_reg[5]_i_2_n_0 ),
        .CO({\z0_p_reg[9]_i_2_n_0 ,\z0_p_reg[9]_i_2_n_1 ,\z0_p_reg[9]_i_2_n_2 ,\z0_p_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\quad_correction_before_th2_inferred__0/i__carry__1_n_1 ,1'b0,1'b0,1'b0}),
        .O(quad_correction_before_th00_in[7:4]),
        .S({\z0_p[9]_i_3_n_0 ,Q[6:4]}));
  LUT3 #(
    .INIT(8'h38)) 
    \z1_p[13]_i_2 
       (.I0(z0_p[11]),
        .I1(z0_p[12]),
        .I2(z0_p[20]),
        .O(\z1_p[13]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h83)) 
    \z1_p[13]_i_3 
       (.I0(z0_p[10]),
        .I1(z0_p[11]),
        .I2(z0_p[20]),
        .O(\z1_p[13]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h2C)) 
    \z1_p[13]_i_4 
       (.I0(z0_p[9]),
        .I1(z0_p[10]),
        .I2(z0_p[20]),
        .O(\z1_p[13]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2C)) 
    \z1_p[13]_i_5 
       (.I0(z0_p[8]),
        .I1(z0_p[9]),
        .I2(z0_p[20]),
        .O(\z1_p[13]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hE1C3)) 
    \z1_p[13]_i_6 
       (.I0(z0_p[11]),
        .I1(z0_p[20]),
        .I2(z0_p[13]),
        .I3(z0_p[12]),
        .O(\z1_p[13]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4BC3)) 
    \z1_p[13]_i_7 
       (.I0(z0_p[10]),
        .I1(z0_p[20]),
        .I2(z0_p[12]),
        .I3(z0_p[11]),
        .O(\z1_p[13]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0F78)) 
    \z1_p[13]_i_8 
       (.I0(z0_p[9]),
        .I1(z0_p[20]),
        .I2(z0_p[11]),
        .I3(z0_p[10]),
        .O(\z1_p[13]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF087)) 
    \z1_p[13]_i_9 
       (.I0(z0_p[8]),
        .I1(z0_p[20]),
        .I2(z0_p[10]),
        .I3(z0_p[9]),
        .O(\z1_p[13]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h2C)) 
    \z1_p[17]_i_2 
       (.I0(z0_p[15]),
        .I1(z0_p[16]),
        .I2(z0_p[20]),
        .O(\z1_p[17]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h38)) 
    \z1_p[17]_i_3 
       (.I0(z0_p[14]),
        .I1(z0_p[15]),
        .I2(z0_p[20]),
        .O(\z1_p[17]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h83)) 
    \z1_p[17]_i_4 
       (.I0(z0_p[13]),
        .I1(z0_p[14]),
        .I2(z0_p[20]),
        .O(\z1_p[17]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2C)) 
    \z1_p[17]_i_5 
       (.I0(z0_p[12]),
        .I1(z0_p[13]),
        .I2(z0_p[20]),
        .O(\z1_p[17]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0F78)) 
    \z1_p[17]_i_6 
       (.I0(z0_p[15]),
        .I1(z0_p[20]),
        .I2(z0_p[17]),
        .I3(z0_p[16]),
        .O(\z1_p[17]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE1C3)) 
    \z1_p[17]_i_7 
       (.I0(z0_p[14]),
        .I1(z0_p[20]),
        .I2(z0_p[16]),
        .I3(z0_p[15]),
        .O(\z1_p[17]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4BC3)) 
    \z1_p[17]_i_8 
       (.I0(z0_p[13]),
        .I1(z0_p[20]),
        .I2(z0_p[15]),
        .I3(z0_p[14]),
        .O(\z1_p[17]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0F78)) 
    \z1_p[17]_i_9 
       (.I0(z0_p[12]),
        .I1(z0_p[20]),
        .I2(z0_p[14]),
        .I3(z0_p[13]),
        .O(\z1_p[17]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hD5)) 
    \z1_p[20]_i_2 
       (.I0(z0_p[20]),
        .I1(z0_p[17]),
        .I2(z0_p[16]),
        .O(\z1_p[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[20]_i_3__3 
       (.I0(z0_p[19]),
        .I1(z0_p[18]),
        .O(\z1_p[20]_i_3__3_n_0 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \z1_p[20]_i_4 
       (.I0(z0_p[16]),
        .I1(z0_p[17]),
        .I2(z0_p[20]),
        .I3(z0_p[18]),
        .O(\z1_p[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[5]_i_2 
       (.I0(z0_p[4]),
        .I1(z0_p[5]),
        .O(\z1_p[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[5]_i_3 
       (.I0(z0_p[3]),
        .I1(z0_p[4]),
        .O(\z1_p[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[5]_i_4 
       (.I0(z0_p[2]),
        .I1(z0_p[3]),
        .O(\z1_p[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z1_p[5]_i_5 
       (.I0(z0_p[2]),
        .O(\z1_p[5]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \z1_p[9]_i_2 
       (.I0(z0_p[6]),
        .I1(z0_p[8]),
        .I2(z0_p[20]),
        .O(\z1_p[9]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h9C)) 
    \z1_p[9]_i_3 
       (.I0(z0_p[6]),
        .I1(z0_p[8]),
        .I2(z0_p[20]),
        .O(\z1_p[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[9]_i_4 
       (.I0(z0_p[7]),
        .I1(z0_p[20]),
        .O(\z1_p[9]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hC387)) 
    \z1_p[9]_i_5 
       (.I0(z0_p[6]),
        .I1(z0_p[20]),
        .I2(z0_p[9]),
        .I3(z0_p[8]),
        .O(\z1_p[9]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6595)) 
    \z1_p[9]_i_6 
       (.I0(z0_p[8]),
        .I1(z0_p[6]),
        .I2(z0_p[20]),
        .I3(z0_p[7]),
        .O(\z1_p[9]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z1_p[9]_i_7 
       (.I0(z0_p[7]),
        .I1(z0_p[6]),
        .O(\z1_p[9]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z1_p[9]_i_8 
       (.I0(z0_p[5]),
        .I1(z0_p[6]),
        .O(\z1_p[9]_i_8_n_0 ));
  FDCE \z1_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z1[10]),
        .Q(z1_p[10]));
  FDCE \z1_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z1[11]),
        .Q(z1_p[11]));
  FDCE \z1_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z1[12]),
        .Q(z1_p[12]));
  FDCE \z1_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z1[13]),
        .Q(z1_p[13]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[13]_i_1 
       (.CI(\z1_p_reg[9]_i_1_n_0 ),
        .CO({\z1_p_reg[13]_i_1_n_0 ,\z1_p_reg[13]_i_1_n_1 ,\z1_p_reg[13]_i_1_n_2 ,\z1_p_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\z1_p[13]_i_2_n_0 ,\z1_p[13]_i_3_n_0 ,\z1_p[13]_i_4_n_0 ,\z1_p[13]_i_5_n_0 }),
        .O(z1[13:10]),
        .S({\z1_p[13]_i_6_n_0 ,\z1_p[13]_i_7_n_0 ,\z1_p[13]_i_8_n_0 ,\z1_p[13]_i_9_n_0 }));
  FDCE \z1_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z1[14]),
        .Q(z1_p[14]));
  FDCE \z1_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z1[15]),
        .Q(z1_p[15]));
  FDCE \z1_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z1[16]),
        .Q(z1_p[16]));
  FDCE \z1_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z1[17]),
        .Q(z1_p[17]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[17]_i_1 
       (.CI(\z1_p_reg[13]_i_1_n_0 ),
        .CO({\z1_p_reg[17]_i_1_n_0 ,\z1_p_reg[17]_i_1_n_1 ,\z1_p_reg[17]_i_1_n_2 ,\z1_p_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\z1_p[17]_i_2_n_0 ,\z1_p[17]_i_3_n_0 ,\z1_p[17]_i_4_n_0 ,\z1_p[17]_i_5_n_0 }),
        .O(z1[17:14]),
        .S({\z1_p[17]_i_6_n_0 ,\z1_p[17]_i_7_n_0 ,\z1_p[17]_i_8_n_0 ,\z1_p[17]_i_9_n_0 }));
  FDCE \z1_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z1[18]),
        .Q(z1_p[18]));
  FDCE \z1_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z1[19]),
        .Q(z1_p[19]));
  FDCE \z1_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z1[20]),
        .Q(z1_p[20]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[20]_i_1 
       (.CI(\z1_p_reg[17]_i_1_n_0 ),
        .CO({\NLW_z1_p_reg[20]_i_1_CO_UNCONNECTED [3:2],\z1_p_reg[20]_i_1_n_2 ,\z1_p_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,z0_p[18],\z1_p[20]_i_2_n_0 }),
        .O({\NLW_z1_p_reg[20]_i_1_O_UNCONNECTED [3],z1[20:18]}),
        .S({1'b0,1'b1,\z1_p[20]_i_3__3_n_0 ,\z1_p[20]_i_4_n_0 }));
  FDCE \z1_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z1[2]),
        .Q(z1_p[2]));
  FDCE \z1_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z1[3]),
        .Q(z1_p[3]));
  FDCE \z1_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z1[4]),
        .Q(z1_p[4]));
  FDCE \z1_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z1[5]),
        .Q(z1_p[5]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\z1_p_reg[5]_i_1_n_0 ,\z1_p_reg[5]_i_1_n_1 ,\z1_p_reg[5]_i_1_n_2 ,\z1_p_reg[5]_i_1_n_3 }),
        .CYINIT(\y1_p[18]_i_1_n_0 ),
        .DI({z0_p[4:2],1'b0}),
        .O(z1[5:2]),
        .S({\z1_p[5]_i_2_n_0 ,\z1_p[5]_i_3_n_0 ,\z1_p[5]_i_4_n_0 ,\z1_p[5]_i_5_n_0 }));
  FDCE \z1_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z1[6]),
        .Q(z1_p[6]));
  FDCE \z1_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z1[7]),
        .Q(z1_p[7]));
  FDCE \z1_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z1[8]),
        .Q(z1_p[8]));
  FDCE \z1_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z1[9]),
        .Q(z1_p[9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z1_p_reg[9]_i_1 
       (.CI(\z1_p_reg[5]_i_1_n_0 ),
        .CO({\z1_p_reg[9]_i_1_n_0 ,\z1_p_reg[9]_i_1_n_1 ,\z1_p_reg[9]_i_1_n_2 ,\z1_p_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\z1_p[9]_i_2_n_0 ,\z1_p[9]_i_3_n_0 ,\z1_p[9]_i_4_n_0 ,z0_p[5]}),
        .O(z1[9:6]),
        .S({\z1_p[9]_i_5_n_0 ,\z1_p[9]_i_6_n_0 ,\z1_p[9]_i_7_n_0 ,\z1_p[9]_i_8_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \z2_p[0]_i_1 
       (.I0(kconst_1),
        .O(z2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \z2_p[12]_i_2 
       (.I0(z1_p[20]),
        .O(\z2_p[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z2_p[12]_i_3 
       (.I0(z1_p[20]),
        .O(\z2_p[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[12]_i_4 
       (.I0(z1_p[20]),
        .I1(z1_p[12]),
        .O(\z2_p[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[12]_i_5 
       (.I0(z1_p[11]),
        .I1(z1_p[10]),
        .O(\z2_p[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[12]_i_6__3 
       (.I0(z1_p[20]),
        .I1(z1_p[10]),
        .O(\z2_p[12]_i_6__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[12]_i_7 
       (.I0(z1_p[9]),
        .I1(z1_p[8]),
        .O(\z2_p[12]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z2_p[16]_i_2 
       (.I0(z1_p[20]),
        .O(\z2_p[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[16]_i_3__3 
       (.I0(z1_p[15]),
        .I1(z1_p[16]),
        .O(\z2_p[16]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[16]_i_4 
       (.I0(z1_p[20]),
        .I1(z1_p[15]),
        .O(\z2_p[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[16]_i_5 
       (.I0(z1_p[14]),
        .I1(z1_p[13]),
        .O(\z2_p[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[16]_i_6 
       (.I0(z1_p[12]),
        .I1(z1_p[13]),
        .O(\z2_p[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z2_p[20]_i_2__3 
       (.I0(z1_p[20]),
        .O(\z2_p[20]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[20]_i_3 
       (.I0(z1_p[19]),
        .I1(z1_p[20]),
        .O(\z2_p[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[20]_i_4 
       (.I0(z1_p[20]),
        .I1(z1_p[19]),
        .O(\z2_p[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[20]_i_5 
       (.I0(z1_p[18]),
        .I1(z1_p[17]),
        .O(\z2_p[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[20]_i_6 
       (.I0(z1_p[16]),
        .I1(z1_p[17]),
        .O(\z2_p[20]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[4]_i_2 
       (.I0(z1_p[4]),
        .I1(z1_p[20]),
        .O(\z2_p[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z2_p[4]_i_3 
       (.I0(z1_p[2]),
        .O(\z2_p[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[4]_i_4__3 
       (.I0(z1_p[4]),
        .I1(z1_p[3]),
        .O(\z2_p[4]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[4]_i_5 
       (.I0(z1_p[2]),
        .I1(z1_p[3]),
        .O(\z2_p[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z2_p[4]_i_6__3 
       (.I0(z1_p[2]),
        .I1(z1_p[20]),
        .O(\z2_p[4]_i_6__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z2_p[4]_i_7 
       (.I0(z1_p[20]),
        .I1(y1_p[20]),
        .O(\z2_p[4]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hD5)) 
    \z2_p[8]_i_2 
       (.I0(z1_p[20]),
        .I1(z1_p[7]),
        .I2(z1_p[6]),
        .O(\z2_p[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h2C)) 
    \z2_p[8]_i_3 
       (.I0(z1_p[5]),
        .I1(z1_p[6]),
        .I2(z1_p[20]),
        .O(\z2_p[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \z2_p[8]_i_4 
       (.I0(z1_p[3]),
        .I1(z1_p[5]),
        .I2(z1_p[20]),
        .O(\z2_p[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h9C)) 
    \z2_p[8]_i_5 
       (.I0(z1_p[3]),
        .I1(z1_p[5]),
        .I2(z1_p[20]),
        .O(\z2_p[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \z2_p[8]_i_6 
       (.I0(z1_p[6]),
        .I1(z1_p[7]),
        .I2(z1_p[20]),
        .I3(z1_p[8]),
        .O(\z2_p[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0F78)) 
    \z2_p[8]_i_7 
       (.I0(z1_p[5]),
        .I1(z1_p[20]),
        .I2(z1_p[7]),
        .I3(z1_p[6]),
        .O(\z2_p[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hC387)) 
    \z2_p[8]_i_8 
       (.I0(z1_p[3]),
        .I1(z1_p[20]),
        .I2(z1_p[6]),
        .I3(z1_p[5]),
        .O(\z2_p[8]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6595)) 
    \z2_p[8]_i_9 
       (.I0(z1_p[5]),
        .I1(z1_p[3]),
        .I2(z1_p[20]),
        .I3(z1_p[4]),
        .O(\z2_p[8]_i_9_n_0 ));
  FDCE \z2_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z2[0]),
        .Q(z2_p[0]));
  FDCE \z2_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z2[10]),
        .Q(z2_p[10]));
  FDCE \z2_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z2[11]),
        .Q(z2_p[11]));
  FDCE \z2_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z2[12]),
        .Q(z2_p[12]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[12]_i_1 
       (.CI(\z2_p_reg[8]_i_1_n_0 ),
        .CO({\z2_p_reg[12]_i_1_n_0 ,\z2_p_reg[12]_i_1_n_1 ,\z2_p_reg[12]_i_1_n_2 ,\z2_p_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\z2_p[12]_i_2_n_0 ,z1_p[10],\z2_p[12]_i_3_n_0 ,z1_p[8]}),
        .O(z2[12:9]),
        .S({\z2_p[12]_i_4_n_0 ,\z2_p[12]_i_5_n_0 ,\z2_p[12]_i_6__3_n_0 ,\z2_p[12]_i_7_n_0 }));
  FDCE \z2_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z2[13]),
        .Q(z2_p[13]));
  FDCE \z2_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z2[14]),
        .Q(z2_p[14]));
  FDCE \z2_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z2[15]),
        .Q(z2_p[15]));
  FDCE \z2_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z2[16]),
        .Q(z2_p[16]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[16]_i_1 
       (.CI(\z2_p_reg[12]_i_1_n_0 ),
        .CO({\z2_p_reg[16]_i_1_n_0 ,\z2_p_reg[16]_i_1_n_1 ,\z2_p_reg[16]_i_1_n_2 ,\z2_p_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({z1_p[15],\z2_p[16]_i_2_n_0 ,z1_p[13:12]}),
        .O(z2[16:13]),
        .S({\z2_p[16]_i_3__3_n_0 ,\z2_p[16]_i_4_n_0 ,\z2_p[16]_i_5_n_0 ,\z2_p[16]_i_6_n_0 }));
  FDCE \z2_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z2[17]),
        .Q(z2_p[17]));
  FDCE \z2_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z2[18]),
        .Q(z2_p[18]));
  FDCE \z2_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z2[19]),
        .Q(z2_p[19]));
  FDCE \z2_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z2[1]),
        .Q(z2_p[1]));
  FDCE \z2_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z2[20]),
        .Q(z2_p[20]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[20]_i_1 
       (.CI(\z2_p_reg[16]_i_1_n_0 ),
        .CO({\NLW_z2_p_reg[20]_i_1_CO_UNCONNECTED [3],\z2_p_reg[20]_i_1_n_1 ,\z2_p_reg[20]_i_1_n_2 ,\z2_p_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\z2_p[20]_i_2__3_n_0 ,z1_p[17:16]}),
        .O(z2[20:17]),
        .S({\z2_p[20]_i_3_n_0 ,\z2_p[20]_i_4_n_0 ,\z2_p[20]_i_5_n_0 ,\z2_p[20]_i_6_n_0 }));
  FDCE \z2_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z2[2]),
        .Q(z2_p[2]));
  FDCE \z2_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z2[3]),
        .Q(z2_p[3]));
  FDCE \z2_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z2[4]),
        .Q(z2_p[4]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\z2_p_reg[4]_i_1_n_0 ,\z2_p_reg[4]_i_1_n_1 ,\z2_p_reg[4]_i_1_n_2 ,\z2_p_reg[4]_i_1_n_3 }),
        .CYINIT(kconst_1),
        .DI({\z2_p[4]_i_2_n_0 ,z1_p[2],\z2_p[4]_i_3_n_0 ,y1_p[20]}),
        .O(z2[4:1]),
        .S({\z2_p[4]_i_4__3_n_0 ,\z2_p[4]_i_5_n_0 ,\z2_p[4]_i_6__3_n_0 ,\z2_p[4]_i_7_n_0 }));
  FDCE \z2_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z2[5]),
        .Q(z2_p[5]));
  FDCE \z2_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z2[6]),
        .Q(z2_p[6]));
  FDCE \z2_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z2[7]),
        .Q(z2_p[7]));
  FDCE \z2_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z2[8]),
        .Q(z2_p[8]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z2_p_reg[8]_i_1 
       (.CI(\z2_p_reg[4]_i_1_n_0 ),
        .CO({\z2_p_reg[8]_i_1_n_0 ,\z2_p_reg[8]_i_1_n_1 ,\z2_p_reg[8]_i_1_n_2 ,\z2_p_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\z2_p[8]_i_2_n_0 ,\z2_p[8]_i_3_n_0 ,\z2_p[8]_i_4_n_0 ,\z2_p[8]_i_5_n_0 }),
        .O(z2[8:5]),
        .S({\z2_p[8]_i_6_n_0 ,\z2_p[8]_i_7_n_0 ,\z2_p[8]_i_8_n_0 ,\z2_p[8]_i_9_n_0 }));
  FDCE \z2_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z2[9]),
        .Q(z2_p[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[0]_i_1 
       (.I0(z2_p[0]),
        .O(z3[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[12]_i_2 
       (.I0(z2_p[20]),
        .O(\z3_p[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[12]_i_3 
       (.I0(z2_p[20]),
        .O(\z3_p[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[12]_i_4__3 
       (.I0(z2_p[20]),
        .I1(z2_p[12]),
        .O(\z3_p[12]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[12]_i_5 
       (.I0(z2_p[11]),
        .I1(z2_p[10]),
        .O(\z3_p[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[12]_i_6 
       (.I0(z2_p[20]),
        .I1(z2_p[10]),
        .O(\z3_p[12]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[12]_i_7 
       (.I0(z2_p[9]),
        .I1(z2_p[8]),
        .O(\z3_p[12]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[16]_i_2__3 
       (.I0(z2_p[15]),
        .I1(z2_p[16]),
        .O(\z3_p[16]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[16]_i_3 
       (.I0(z2_p[14]),
        .I1(z2_p[15]),
        .O(\z3_p[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[16]_i_4 
       (.I0(z2_p[13]),
        .I1(z2_p[14]),
        .O(\z3_p[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[16]_i_5 
       (.I0(z2_p[12]),
        .I1(z2_p[13]),
        .O(\z3_p[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z3_p[20]_i_2__3 
       (.I0(z2_p[20]),
        .O(\z3_p[20]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[20]_i_3 
       (.I0(z2_p[19]),
        .I1(z2_p[20]),
        .O(\z3_p[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[20]_i_4 
       (.I0(z2_p[18]),
        .I1(z2_p[19]),
        .O(\z3_p[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[20]_i_5 
       (.I0(z2_p[20]),
        .I1(z2_p[18]),
        .O(\z3_p[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[20]_i_6 
       (.I0(z2_p[17]),
        .I1(z2_p[16]),
        .O(\z3_p[20]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[4]_i_2 
       (.I0(z2_p[20]),
        .O(\z3_p[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[4]_i_3 
       (.I0(z2_p[1]),
        .O(\z3_p[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[4]_i_4__3 
       (.I0(z2_p[20]),
        .I1(z2_p[4]),
        .O(\z3_p[4]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[4]_i_5 
       (.I0(z2_p[3]),
        .I1(z2_p[2]),
        .O(\z3_p[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[4]_i_6 
       (.I0(z2_p[1]),
        .I1(z2_p[2]),
        .O(\z3_p[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[4]_i_7 
       (.I0(z2_p[1]),
        .I1(z2_p[20]),
        .O(\z3_p[4]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z3_p[8]_i_2 
       (.I0(z2_p[20]),
        .O(\z3_p[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[8]_i_3 
       (.I0(z2_p[7]),
        .I1(z2_p[8]),
        .O(\z3_p[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[8]_i_4__3 
       (.I0(z2_p[20]),
        .I1(z2_p[7]),
        .O(\z3_p[8]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z3_p[8]_i_5__3 
       (.I0(z2_p[6]),
        .I1(z2_p[5]),
        .O(\z3_p[8]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z3_p[8]_i_6 
       (.I0(z2_p[4]),
        .I1(z2_p[5]),
        .O(\z3_p[8]_i_6_n_0 ));
  FDCE \z3_p_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z3[0]),
        .Q(z3_p[0]));
  FDCE \z3_p_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z3[10]),
        .Q(z3_p[10]));
  FDCE \z3_p_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z3[11]),
        .Q(z3_p[11]));
  FDCE \z3_p_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z3[12]),
        .Q(z3_p[12]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[12]_i_1 
       (.CI(\z3_p_reg[8]_i_1_n_0 ),
        .CO({\z3_p_reg[12]_i_1_n_0 ,\z3_p_reg[12]_i_1_n_1 ,\z3_p_reg[12]_i_1_n_2 ,\z3_p_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\z3_p[12]_i_2_n_0 ,z2_p[10],\z3_p[12]_i_3_n_0 ,z2_p[8]}),
        .O(z3[12:9]),
        .S({\z3_p[12]_i_4__3_n_0 ,\z3_p[12]_i_5_n_0 ,\z3_p[12]_i_6_n_0 ,\z3_p[12]_i_7_n_0 }));
  FDCE \z3_p_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z3[13]),
        .Q(z3_p[13]));
  FDCE \z3_p_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z3[14]),
        .Q(z3_p[14]));
  FDCE \z3_p_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z3[15]),
        .Q(z3_p[15]));
  FDCE \z3_p_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z3[16]),
        .Q(z3_p[16]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[16]_i_1 
       (.CI(\z3_p_reg[12]_i_1_n_0 ),
        .CO({\z3_p_reg[16]_i_1_n_0 ,\z3_p_reg[16]_i_1_n_1 ,\z3_p_reg[16]_i_1_n_2 ,\z3_p_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(z2_p[15:12]),
        .O(z3[16:13]),
        .S({\z3_p[16]_i_2__3_n_0 ,\z3_p[16]_i_3_n_0 ,\z3_p[16]_i_4_n_0 ,\z3_p[16]_i_5_n_0 }));
  FDCE \z3_p_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z3[17]),
        .Q(z3_p[17]));
  FDCE \z3_p_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z3[18]),
        .Q(z3_p[18]));
  FDCE \z3_p_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z3[19]),
        .Q(z3_p[19]));
  FDCE \z3_p_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z3[1]),
        .Q(z3_p[1]));
  FDCE \z3_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z3[20]),
        .Q(z3_p[20]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[20]_i_1 
       (.CI(\z3_p_reg[16]_i_1_n_0 ),
        .CO({\NLW_z3_p_reg[20]_i_1_CO_UNCONNECTED [3],\z3_p_reg[20]_i_1_n_1 ,\z3_p_reg[20]_i_1_n_2 ,\z3_p_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,z2_p[18],\z3_p[20]_i_2__3_n_0 ,z2_p[16]}),
        .O(z3[20:17]),
        .S({\z3_p[20]_i_3_n_0 ,\z3_p[20]_i_4_n_0 ,\z3_p[20]_i_5_n_0 ,\z3_p[20]_i_6_n_0 }));
  FDCE \z3_p_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z3[2]),
        .Q(z3_p[2]));
  FDCE \z3_p_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z3[3]),
        .Q(z3_p[3]));
  FDCE \z3_p_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z3[4]),
        .Q(z3_p[4]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\z3_p_reg[4]_i_1_n_0 ,\z3_p_reg[4]_i_1_n_1 ,\z3_p_reg[4]_i_1_n_2 ,\z3_p_reg[4]_i_1_n_3 }),
        .CYINIT(z2_p[0]),
        .DI({\z3_p[4]_i_2_n_0 ,z2_p[2:1],\z3_p[4]_i_3_n_0 }),
        .O(z3[4:1]),
        .S({\z3_p[4]_i_4__3_n_0 ,\z3_p[4]_i_5_n_0 ,\z3_p[4]_i_6_n_0 ,\z3_p[4]_i_7_n_0 }));
  FDCE \z3_p_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z3[5]),
        .Q(z3_p[5]));
  FDCE \z3_p_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z3[6]),
        .Q(z3_p[6]));
  FDCE \z3_p_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z3[7]),
        .Q(z3_p[7]));
  FDCE \z3_p_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z3[8]),
        .Q(z3_p[8]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z3_p_reg[8]_i_1 
       (.CI(\z3_p_reg[4]_i_1_n_0 ),
        .CO({\z3_p_reg[8]_i_1_n_0 ,\z3_p_reg[8]_i_1_n_1 ,\z3_p_reg[8]_i_1_n_2 ,\z3_p_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({z2_p[7],\z3_p[8]_i_2_n_0 ,z2_p[5:4]}),
        .O(z3[8:5]),
        .S({\z3_p[8]_i_3_n_0 ,\z3_p[8]_i_4__3_n_0 ,\z3_p[8]_i_5__3_n_0 ,\z3_p[8]_i_6_n_0 }));
  FDCE \z3_p_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z3[9]),
        .Q(z3_p[9]));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[20]_i_11 
       (.I0(z3_p[14]),
        .I1(z3_p[15]),
        .O(\z4_p[20]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[20]_i_12 
       (.I0(z3_p[13]),
        .I1(z3_p[14]),
        .O(\z4_p[20]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[20]_i_13 
       (.I0(z3_p[12]),
        .I1(z3_p[13]),
        .O(\z4_p[20]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[20]_i_14 
       (.I0(z3_p[11]),
        .I1(z3_p[12]),
        .O(\z4_p[20]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z4_p[20]_i_16 
       (.I0(z3_p[20]),
        .O(\z4_p[20]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[20]_i_17 
       (.I0(z3_p[10]),
        .I1(z3_p[11]),
        .O(\z4_p[20]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[20]_i_18 
       (.I0(z3_p[9]),
        .I1(z3_p[10]),
        .O(\z4_p[20]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[20]_i_19 
       (.I0(z3_p[20]),
        .I1(z3_p[9]),
        .O(\z4_p[20]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[20]_i_20 
       (.I0(z3_p[8]),
        .I1(z3_p[7]),
        .O(\z4_p[20]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z4_p[20]_i_22 
       (.I0(z3_p[20]),
        .O(\z4_p[20]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z4_p[20]_i_23 
       (.I0(z3_p[20]),
        .O(\z4_p[20]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[20]_i_24 
       (.I0(z3_p[20]),
        .I1(z3_p[7]),
        .O(\z4_p[20]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[20]_i_25 
       (.I0(z3_p[6]),
        .I1(z3_p[5]),
        .O(\z4_p[20]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[20]_i_26 
       (.I0(z3_p[20]),
        .I1(z3_p[5]),
        .O(\z4_p[20]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[20]_i_27 
       (.I0(z3_p[4]),
        .I1(z3_p[3]),
        .O(\z4_p[20]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z4_p[20]_i_28 
       (.I0(z3_p[2]),
        .O(\z4_p[20]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[20]_i_29 
       (.I0(z3_p[2]),
        .I1(z3_p[3]),
        .O(\z4_p[20]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[20]_i_3 
       (.I0(z3_p[19]),
        .I1(z3_p[20]),
        .O(\z4_p[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[20]_i_30 
       (.I0(z3_p[2]),
        .I1(z3_p[20]),
        .O(\z4_p[20]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z4_p[20]_i_31 
       (.I0(z3_p[1]),
        .O(\z4_p[20]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \z4_p[20]_i_5 
       (.I0(z3_p[20]),
        .O(\z4_p[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[20]_i_6 
       (.I0(z3_p[18]),
        .I1(z3_p[19]),
        .O(\z4_p[20]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[20]_i_7 
       (.I0(z3_p[17]),
        .I1(z3_p[18]),
        .O(\z4_p[20]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z4_p[20]_i_8 
       (.I0(z3_p[20]),
        .I1(z3_p[17]),
        .O(\z4_p[20]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z4_p[20]_i_9 
       (.I0(z3_p[16]),
        .I1(z3_p[15]),
        .O(\z4_p[20]_i_9_n_0 ));
  FDCE \z4_p_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(z4),
        .Q(z4_p));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[20]_i_1 
       (.CI(\z4_p_reg[20]_i_2_n_0 ),
        .CO(\NLW_z4_p_reg[20]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_z4_p_reg[20]_i_1_O_UNCONNECTED [3:1],z4}),
        .S({1'b0,1'b0,1'b0,\z4_p[20]_i_3_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[20]_i_10 
       (.CI(\z4_p_reg[20]_i_15_n_0 ),
        .CO({\z4_p_reg[20]_i_10_n_0 ,\z4_p_reg[20]_i_10_n_1 ,\z4_p_reg[20]_i_10_n_2 ,\z4_p_reg[20]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({z3_p[10:9],\z4_p[20]_i_16_n_0 ,z3_p[7]}),
        .O(\NLW_z4_p_reg[20]_i_10_O_UNCONNECTED [3:0]),
        .S({\z4_p[20]_i_17_n_0 ,\z4_p[20]_i_18_n_0 ,\z4_p[20]_i_19_n_0 ,\z4_p[20]_i_20_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[20]_i_15 
       (.CI(\z4_p_reg[20]_i_21_n_0 ),
        .CO({\z4_p_reg[20]_i_15_n_0 ,\z4_p_reg[20]_i_15_n_1 ,\z4_p_reg[20]_i_15_n_2 ,\z4_p_reg[20]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\z4_p[20]_i_22_n_0 ,z3_p[5],\z4_p[20]_i_23_n_0 ,z3_p[3]}),
        .O(\NLW_z4_p_reg[20]_i_15_O_UNCONNECTED [3:0]),
        .S({\z4_p[20]_i_24_n_0 ,\z4_p[20]_i_25_n_0 ,\z4_p[20]_i_26_n_0 ,\z4_p[20]_i_27_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[20]_i_2 
       (.CI(\z4_p_reg[20]_i_4_n_0 ),
        .CO({\z4_p_reg[20]_i_2_n_0 ,\z4_p_reg[20]_i_2_n_1 ,\z4_p_reg[20]_i_2_n_2 ,\z4_p_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({z3_p[18:17],\z4_p[20]_i_5_n_0 ,z3_p[15]}),
        .O(\NLW_z4_p_reg[20]_i_2_O_UNCONNECTED [3:0]),
        .S({\z4_p[20]_i_6_n_0 ,\z4_p[20]_i_7_n_0 ,\z4_p[20]_i_8_n_0 ,\z4_p[20]_i_9_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[20]_i_21 
       (.CI(1'b0),
        .CO({\z4_p_reg[20]_i_21_n_0 ,\z4_p_reg[20]_i_21_n_1 ,\z4_p_reg[20]_i_21_n_2 ,\z4_p_reg[20]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({z3_p[2],\z4_p[20]_i_28_n_0 ,z3_p[1],1'b0}),
        .O(\NLW_z4_p_reg[20]_i_21_O_UNCONNECTED [3:0]),
        .S({\z4_p[20]_i_29_n_0 ,\z4_p[20]_i_30_n_0 ,\z4_p[20]_i_31_n_0 ,z3_p[0]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z4_p_reg[20]_i_4 
       (.CI(\z4_p_reg[20]_i_10_n_0 ),
        .CO({\z4_p_reg[20]_i_4_n_0 ,\z4_p_reg[20]_i_4_n_1 ,\z4_p_reg[20]_i_4_n_2 ,\z4_p_reg[20]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(z3_p[14:11]),
        .O(\NLW_z4_p_reg[20]_i_4_O_UNCONNECTED [3:0]),
        .S({\z4_p[20]_i_11_n_0 ,\z4_p[20]_i_12_n_0 ,\z4_p[20]_i_13_n_0 ,\z4_p[20]_i_14_n_0 }));
endmodule

(* ORIG_REF_NAME = "Trig1" *) 
module design_1_audio_core_0_0_Trig1
   (D,
    clk_enable,
    clk,
    reset,
    HDL_Counter6_out1_reg__0,
    HDL_Counter6_out1_reg);
  output [19:0]D;
  input clk_enable;
  input clk;
  input reset;
  input [17:0]HDL_Counter6_out1_reg__0;
  input [0:0]HDL_Counter6_out1_reg;

  wire Bias1_out1_carry__0_i_1__0_n_0;
  wire Bias1_out1_carry_i_4__0_n_0;
  wire Bias1_out1_carry_i_5_n_0;
  wire Bias1_out1_carry_i_6_n_0;
  wire Bias1_out1_carry_n_0;
  wire Bias1_out1_carry_n_1;
  wire Bias1_out1_carry_n_2;
  wire Bias1_out1_carry_n_3;
  wire [19:1]Bias_out1;
  wire [19:0]D;
  wire [19:1]Delay1_out1;
  wire \Delay1_out1[12]_i_2_n_0 ;
  wire \Delay1_out1[12]_i_3_n_0 ;
  wire \Delay1_out1[12]_i_4_n_0 ;
  wire \Delay1_out1[12]_i_5_n_0 ;
  wire \Delay1_out1[16]_i_2_n_0 ;
  wire \Delay1_out1[16]_i_3_n_0 ;
  wire \Delay1_out1[16]_i_4_n_0 ;
  wire \Delay1_out1[16]_i_5_n_0 ;
  wire \Delay1_out1[19]_i_2_n_0 ;
  wire \Delay1_out1[19]_i_3_n_0 ;
  wire \Delay1_out1[4]_i_2_n_0 ;
  wire \Delay1_out1[4]_i_3_n_0 ;
  wire \Delay1_out1[4]_i_4_n_0 ;
  wire \Delay1_out1[4]_i_5_n_0 ;
  wire \Delay1_out1[4]_i_6_n_0 ;
  wire \Delay1_out1[8]_i_2_n_0 ;
  wire \Delay1_out1[8]_i_3_n_0 ;
  wire \Delay1_out1[8]_i_4_n_0 ;
  wire \Delay1_out1[8]_i_5_n_0 ;
  wire \Delay1_out1_reg[12]_i_1_n_0 ;
  wire \Delay1_out1_reg[12]_i_1_n_1 ;
  wire \Delay1_out1_reg[12]_i_1_n_2 ;
  wire \Delay1_out1_reg[12]_i_1_n_3 ;
  wire \Delay1_out1_reg[16]_i_1_n_0 ;
  wire \Delay1_out1_reg[16]_i_1_n_1 ;
  wire \Delay1_out1_reg[16]_i_1_n_2 ;
  wire \Delay1_out1_reg[16]_i_1_n_3 ;
  wire \Delay1_out1_reg[19]_i_1_n_2 ;
  wire \Delay1_out1_reg[19]_i_1_n_3 ;
  wire \Delay1_out1_reg[4]_i_1_n_0 ;
  wire \Delay1_out1_reg[4]_i_1_n_1 ;
  wire \Delay1_out1_reg[4]_i_1_n_2 ;
  wire \Delay1_out1_reg[4]_i_1_n_3 ;
  wire \Delay1_out1_reg[8]_i_1_n_0 ;
  wire \Delay1_out1_reg[8]_i_1_n_1 ;
  wire \Delay1_out1_reg[8]_i_1_n_2 ;
  wire \Delay1_out1_reg[8]_i_1_n_3 ;
  wire [18:1]Delay2_out1;
  wire Delay_out1;
  wire Delay_out1_i_2_n_0;
  wire Delay_out1_i_3_n_0;
  wire Delay_out1_i_4_n_0;
  wire [0:0]HDL_Counter6_out1_reg;
  wire [17:0]HDL_Counter6_out1_reg__0;
  wire [19:16]Switch1_out1__0;
  wire XOR_out1;
  wire clk;
  wire clk_enable;
  wire reset;
  wire [3:0]NLW_Bias1_out1_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_Bias1_out1_carry__0_O_UNCONNECTED;
  wire [3:2]\NLW_Delay1_out1_reg[19]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Delay1_out1_reg[19]_i_1_O_UNCONNECTED ;

  CARRY4 Bias1_out1_carry
       (.CI(1'b0),
        .CO({Bias1_out1_carry_n_0,Bias1_out1_carry_n_1,Bias1_out1_carry_n_2,Bias1_out1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({Switch1_out1__0[19:17],1'b0}),
        .O(D[18:15]),
        .S({Bias1_out1_carry_i_4__0_n_0,Bias1_out1_carry_i_5_n_0,Bias1_out1_carry_i_6_n_0,Switch1_out1__0[16]}));
  CARRY4 Bias1_out1_carry__0
       (.CI(Bias1_out1_carry_n_0),
        .CO(NLW_Bias1_out1_carry__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_Bias1_out1_carry__0_O_UNCONNECTED[3:1],D[19]}),
        .S({1'b0,1'b0,1'b0,Bias1_out1_carry__0_i_1__0_n_0}));
  LUT2 #(
    .INIT(4'h7)) 
    Bias1_out1_carry__0_i_1__0
       (.I0(Delay_out1),
        .I1(Delay1_out1[19]),
        .O(Bias1_out1_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    Bias1_out1_carry_i_1
       (.I0(Delay1_out1[19]),
        .I1(Delay_out1),
        .O(Switch1_out1__0[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    Bias1_out1_carry_i_2
       (.I0(Delay1_out1[18]),
        .I1(Delay_out1),
        .I2(Delay2_out1[18]),
        .O(Switch1_out1__0[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    Bias1_out1_carry_i_3
       (.I0(Delay1_out1[17]),
        .I1(Delay_out1),
        .I2(Delay2_out1[17]),
        .O(Switch1_out1__0[17]));
  LUT2 #(
    .INIT(4'h7)) 
    Bias1_out1_carry_i_4__0
       (.I0(Delay_out1),
        .I1(Delay1_out1[19]),
        .O(Bias1_out1_carry_i_4__0_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    Bias1_out1_carry_i_5
       (.I0(Delay2_out1[18]),
        .I1(Delay_out1),
        .I2(Delay1_out1[18]),
        .O(Bias1_out1_carry_i_5_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    Bias1_out1_carry_i_6
       (.I0(Delay2_out1[17]),
        .I1(Delay_out1),
        .I2(Delay1_out1[17]),
        .O(Bias1_out1_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    Bias1_out1_carry_i_7
       (.I0(Delay1_out1[16]),
        .I1(Delay_out1),
        .I2(Delay2_out1[16]),
        .O(Switch1_out1__0[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[12]_i_2 
       (.I0(HDL_Counter6_out1_reg__0[11]),
        .O(\Delay1_out1[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[12]_i_3 
       (.I0(HDL_Counter6_out1_reg__0[10]),
        .O(\Delay1_out1[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[12]_i_4 
       (.I0(HDL_Counter6_out1_reg__0[9]),
        .O(\Delay1_out1[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[12]_i_5 
       (.I0(HDL_Counter6_out1_reg__0[8]),
        .O(\Delay1_out1[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[16]_i_2 
       (.I0(HDL_Counter6_out1_reg__0[15]),
        .O(\Delay1_out1[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[16]_i_3 
       (.I0(HDL_Counter6_out1_reg__0[14]),
        .O(\Delay1_out1[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[16]_i_4 
       (.I0(HDL_Counter6_out1_reg__0[13]),
        .O(\Delay1_out1[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[16]_i_5 
       (.I0(HDL_Counter6_out1_reg__0[12]),
        .O(\Delay1_out1[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[19]_i_2 
       (.I0(HDL_Counter6_out1_reg__0[17]),
        .O(\Delay1_out1[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[19]_i_3 
       (.I0(HDL_Counter6_out1_reg__0[16]),
        .O(\Delay1_out1[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[4]_i_2 
       (.I0(HDL_Counter6_out1_reg),
        .O(\Delay1_out1[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[4]_i_3 
       (.I0(HDL_Counter6_out1_reg__0[3]),
        .O(\Delay1_out1[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[4]_i_4 
       (.I0(HDL_Counter6_out1_reg__0[2]),
        .O(\Delay1_out1[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[4]_i_5 
       (.I0(HDL_Counter6_out1_reg__0[1]),
        .O(\Delay1_out1[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[4]_i_6 
       (.I0(HDL_Counter6_out1_reg__0[0]),
        .O(\Delay1_out1[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[8]_i_2 
       (.I0(HDL_Counter6_out1_reg__0[7]),
        .O(\Delay1_out1[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[8]_i_3 
       (.I0(HDL_Counter6_out1_reg__0[6]),
        .O(\Delay1_out1[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[8]_i_4 
       (.I0(HDL_Counter6_out1_reg__0[5]),
        .O(\Delay1_out1[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[8]_i_5 
       (.I0(HDL_Counter6_out1_reg__0[4]),
        .O(\Delay1_out1[8]_i_5_n_0 ));
  FDCE \Delay1_out1_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Bias_out1[10]),
        .Q(Delay1_out1[10]));
  FDCE \Delay1_out1_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Bias_out1[11]),
        .Q(Delay1_out1[11]));
  FDCE \Delay1_out1_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Bias_out1[12]),
        .Q(Delay1_out1[12]));
  CARRY4 \Delay1_out1_reg[12]_i_1 
       (.CI(\Delay1_out1_reg[8]_i_1_n_0 ),
        .CO({\Delay1_out1_reg[12]_i_1_n_0 ,\Delay1_out1_reg[12]_i_1_n_1 ,\Delay1_out1_reg[12]_i_1_n_2 ,\Delay1_out1_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Bias_out1[12:9]),
        .S({\Delay1_out1[12]_i_2_n_0 ,\Delay1_out1[12]_i_3_n_0 ,\Delay1_out1[12]_i_4_n_0 ,\Delay1_out1[12]_i_5_n_0 }));
  FDCE \Delay1_out1_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Bias_out1[13]),
        .Q(Delay1_out1[13]));
  FDCE \Delay1_out1_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Bias_out1[14]),
        .Q(Delay1_out1[14]));
  FDCE \Delay1_out1_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Bias_out1[15]),
        .Q(Delay1_out1[15]));
  FDCE \Delay1_out1_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Bias_out1[16]),
        .Q(Delay1_out1[16]));
  CARRY4 \Delay1_out1_reg[16]_i_1 
       (.CI(\Delay1_out1_reg[12]_i_1_n_0 ),
        .CO({\Delay1_out1_reg[16]_i_1_n_0 ,\Delay1_out1_reg[16]_i_1_n_1 ,\Delay1_out1_reg[16]_i_1_n_2 ,\Delay1_out1_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Bias_out1[16:13]),
        .S({\Delay1_out1[16]_i_2_n_0 ,\Delay1_out1[16]_i_3_n_0 ,\Delay1_out1[16]_i_4_n_0 ,\Delay1_out1[16]_i_5_n_0 }));
  FDCE \Delay1_out1_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Bias_out1[17]),
        .Q(Delay1_out1[17]));
  FDCE \Delay1_out1_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Bias_out1[18]),
        .Q(Delay1_out1[18]));
  FDCE \Delay1_out1_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Bias_out1[19]),
        .Q(Delay1_out1[19]));
  CARRY4 \Delay1_out1_reg[19]_i_1 
       (.CI(\Delay1_out1_reg[16]_i_1_n_0 ),
        .CO({\NLW_Delay1_out1_reg[19]_i_1_CO_UNCONNECTED [3:2],\Delay1_out1_reg[19]_i_1_n_2 ,\Delay1_out1_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\Delay1_out1[19]_i_2_n_0 ,1'b0}),
        .O({\NLW_Delay1_out1_reg[19]_i_1_O_UNCONNECTED [3],Bias_out1[19:17]}),
        .S({1'b0,1'b1,HDL_Counter6_out1_reg__0[17],\Delay1_out1[19]_i_3_n_0 }));
  FDCE \Delay1_out1_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Bias_out1[1]),
        .Q(Delay1_out1[1]));
  FDCE \Delay1_out1_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Bias_out1[2]),
        .Q(Delay1_out1[2]));
  FDCE \Delay1_out1_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Bias_out1[3]),
        .Q(Delay1_out1[3]));
  FDCE \Delay1_out1_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Bias_out1[4]),
        .Q(Delay1_out1[4]));
  CARRY4 \Delay1_out1_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\Delay1_out1_reg[4]_i_1_n_0 ,\Delay1_out1_reg[4]_i_1_n_1 ,\Delay1_out1_reg[4]_i_1_n_2 ,\Delay1_out1_reg[4]_i_1_n_3 }),
        .CYINIT(\Delay1_out1[4]_i_2_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Bias_out1[4:1]),
        .S({\Delay1_out1[4]_i_3_n_0 ,\Delay1_out1[4]_i_4_n_0 ,\Delay1_out1[4]_i_5_n_0 ,\Delay1_out1[4]_i_6_n_0 }));
  FDCE \Delay1_out1_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Bias_out1[5]),
        .Q(Delay1_out1[5]));
  FDCE \Delay1_out1_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Bias_out1[6]),
        .Q(Delay1_out1[6]));
  FDCE \Delay1_out1_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Bias_out1[7]),
        .Q(Delay1_out1[7]));
  FDCE \Delay1_out1_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Bias_out1[8]),
        .Q(Delay1_out1[8]));
  CARRY4 \Delay1_out1_reg[8]_i_1 
       (.CI(\Delay1_out1_reg[4]_i_1_n_0 ),
        .CO({\Delay1_out1_reg[8]_i_1_n_0 ,\Delay1_out1_reg[8]_i_1_n_1 ,\Delay1_out1_reg[8]_i_1_n_2 ,\Delay1_out1_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Bias_out1[8:5]),
        .S({\Delay1_out1[8]_i_2_n_0 ,\Delay1_out1[8]_i_3_n_0 ,\Delay1_out1[8]_i_4_n_0 ,\Delay1_out1[8]_i_5_n_0 }));
  FDCE \Delay1_out1_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Bias_out1[9]),
        .Q(Delay1_out1[9]));
  FDCE \Delay2_out1_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HDL_Counter6_out1_reg__0[9]),
        .Q(Delay2_out1[10]));
  FDCE \Delay2_out1_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HDL_Counter6_out1_reg__0[10]),
        .Q(Delay2_out1[11]));
  FDCE \Delay2_out1_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HDL_Counter6_out1_reg__0[11]),
        .Q(Delay2_out1[12]));
  FDCE \Delay2_out1_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HDL_Counter6_out1_reg__0[12]),
        .Q(Delay2_out1[13]));
  FDCE \Delay2_out1_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HDL_Counter6_out1_reg__0[13]),
        .Q(Delay2_out1[14]));
  FDCE \Delay2_out1_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HDL_Counter6_out1_reg__0[14]),
        .Q(Delay2_out1[15]));
  FDCE \Delay2_out1_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HDL_Counter6_out1_reg__0[15]),
        .Q(Delay2_out1[16]));
  FDCE \Delay2_out1_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HDL_Counter6_out1_reg__0[16]),
        .Q(Delay2_out1[17]));
  FDCE \Delay2_out1_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HDL_Counter6_out1_reg__0[17]),
        .Q(Delay2_out1[18]));
  FDCE \Delay2_out1_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HDL_Counter6_out1_reg__0[0]),
        .Q(Delay2_out1[1]));
  FDCE \Delay2_out1_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HDL_Counter6_out1_reg__0[1]),
        .Q(Delay2_out1[2]));
  FDCE \Delay2_out1_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HDL_Counter6_out1_reg__0[2]),
        .Q(Delay2_out1[3]));
  FDCE \Delay2_out1_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HDL_Counter6_out1_reg__0[3]),
        .Q(Delay2_out1[4]));
  FDCE \Delay2_out1_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HDL_Counter6_out1_reg__0[4]),
        .Q(Delay2_out1[5]));
  FDCE \Delay2_out1_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HDL_Counter6_out1_reg__0[5]),
        .Q(Delay2_out1[6]));
  FDCE \Delay2_out1_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HDL_Counter6_out1_reg__0[6]),
        .Q(Delay2_out1[7]));
  FDCE \Delay2_out1_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HDL_Counter6_out1_reg__0[7]),
        .Q(Delay2_out1[8]));
  FDCE \Delay2_out1_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HDL_Counter6_out1_reg__0[8]),
        .Q(Delay2_out1[9]));
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    Delay_out1_i_1
       (.I0(Delay_out1_i_2_n_0),
        .I1(HDL_Counter6_out1_reg__0[17]),
        .I2(Delay_out1_i_3_n_0),
        .I3(Delay_out1_i_4_n_0),
        .I4(Delay_out1),
        .O(XOR_out1));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    Delay_out1_i_2
       (.I0(HDL_Counter6_out1_reg__0[13]),
        .I1(HDL_Counter6_out1_reg__0[14]),
        .I2(HDL_Counter6_out1_reg__0[11]),
        .I3(HDL_Counter6_out1_reg__0[12]),
        .I4(HDL_Counter6_out1_reg__0[16]),
        .I5(HDL_Counter6_out1_reg__0[15]),
        .O(Delay_out1_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    Delay_out1_i_3
       (.I0(HDL_Counter6_out1_reg__0[1]),
        .I1(HDL_Counter6_out1_reg__0[2]),
        .I2(HDL_Counter6_out1_reg),
        .I3(HDL_Counter6_out1_reg__0[0]),
        .I4(HDL_Counter6_out1_reg__0[4]),
        .I5(HDL_Counter6_out1_reg__0[3]),
        .O(Delay_out1_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    Delay_out1_i_4
       (.I0(HDL_Counter6_out1_reg__0[7]),
        .I1(HDL_Counter6_out1_reg__0[8]),
        .I2(HDL_Counter6_out1_reg__0[5]),
        .I3(HDL_Counter6_out1_reg__0[6]),
        .I4(HDL_Counter6_out1_reg__0[10]),
        .I5(HDL_Counter6_out1_reg__0[9]),
        .O(Delay_out1_i_4_n_0));
  FDCE Delay_out1_reg
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(XOR_out1),
        .Q(Delay_out1));
  LUT3 #(
    .INIT(8'hB8)) 
    \Input_rsvd_1[0]_i_1 
       (.I0(Delay1_out1[1]),
        .I1(Delay_out1),
        .I2(Delay2_out1[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Input_rsvd_1[10]_i_1 
       (.I0(Delay1_out1[11]),
        .I1(Delay_out1),
        .I2(Delay2_out1[11]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Input_rsvd_1[11]_i_1 
       (.I0(Delay1_out1[12]),
        .I1(Delay_out1),
        .I2(Delay2_out1[12]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Input_rsvd_1[12]_i_1 
       (.I0(Delay1_out1[13]),
        .I1(Delay_out1),
        .I2(Delay2_out1[13]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Input_rsvd_1[13]_i_1 
       (.I0(Delay1_out1[14]),
        .I1(Delay_out1),
        .I2(Delay2_out1[14]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Input_rsvd_1[14]_i_1 
       (.I0(Delay1_out1[15]),
        .I1(Delay_out1),
        .I2(Delay2_out1[15]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Input_rsvd_1[1]_i_1 
       (.I0(Delay1_out1[2]),
        .I1(Delay_out1),
        .I2(Delay2_out1[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Input_rsvd_1[2]_i_1 
       (.I0(Delay1_out1[3]),
        .I1(Delay_out1),
        .I2(Delay2_out1[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Input_rsvd_1[3]_i_1 
       (.I0(Delay1_out1[4]),
        .I1(Delay_out1),
        .I2(Delay2_out1[4]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Input_rsvd_1[4]_i_1 
       (.I0(Delay1_out1[5]),
        .I1(Delay_out1),
        .I2(Delay2_out1[5]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Input_rsvd_1[5]_i_1 
       (.I0(Delay1_out1[6]),
        .I1(Delay_out1),
        .I2(Delay2_out1[6]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Input_rsvd_1[6]_i_1 
       (.I0(Delay1_out1[7]),
        .I1(Delay_out1),
        .I2(Delay2_out1[7]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Input_rsvd_1[7]_i_1 
       (.I0(Delay1_out1[8]),
        .I1(Delay_out1),
        .I2(Delay2_out1[8]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Input_rsvd_1[8]_i_1 
       (.I0(Delay1_out1[9]),
        .I1(Delay_out1),
        .I2(Delay2_out1[9]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Input_rsvd_1[9]_i_1 
       (.I0(Delay1_out1[10]),
        .I1(Delay_out1),
        .I2(Delay2_out1[10]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "Trig1_block" *) 
module design_1_audio_core_0_0_Trig1_block
   (D,
    Delay_out1_reg_0,
    clk_enable,
    clk,
    reset,
    Q);
  output [19:0]D;
  output Delay_out1_reg_0;
  input clk_enable;
  input clk;
  input reset;
  input [22:0]Q;

  wire Bias1_out1_carry__0_i_1_n_0;
  wire Bias1_out1_carry_i_1__0_n_0;
  wire Bias1_out1_carry_i_2__0_n_0;
  wire Bias1_out1_carry_i_3__0_n_0;
  wire Bias1_out1_carry_i_4_n_0;
  wire Bias1_out1_carry_i_5__0_n_0;
  wire Bias1_out1_carry_i_6__0_n_0;
  wire Bias1_out1_carry_i_7__0_n_0;
  wire Bias1_out1_carry_n_0;
  wire Bias1_out1_carry_n_1;
  wire Bias1_out1_carry_n_2;
  wire Bias1_out1_carry_n_3;
  wire [19:0]D;
  wire \Delay1_out1[12]_i_2__0_n_0 ;
  wire \Delay1_out1[12]_i_3__0_n_0 ;
  wire \Delay1_out1[12]_i_4__0_n_0 ;
  wire \Delay1_out1[12]_i_5__0_n_0 ;
  wire \Delay1_out1[16]_i_2__0_n_0 ;
  wire \Delay1_out1[16]_i_3__0_n_0 ;
  wire \Delay1_out1[16]_i_4__0_n_0 ;
  wire \Delay1_out1[16]_i_5__0_n_0 ;
  wire \Delay1_out1[20]_i_2_n_0 ;
  wire \Delay1_out1[20]_i_3_n_0 ;
  wire \Delay1_out1[20]_i_4_n_0 ;
  wire \Delay1_out1[20]_i_5_n_0 ;
  wire \Delay1_out1[21]_i_2_n_0 ;
  wire \Delay1_out1[4]_i_2__0_n_0 ;
  wire \Delay1_out1[4]_i_3__0_n_0 ;
  wire \Delay1_out1[4]_i_4__0_n_0 ;
  wire \Delay1_out1[4]_i_5__0_n_0 ;
  wire \Delay1_out1[4]_i_6__0_n_0 ;
  wire \Delay1_out1[8]_i_2__0_n_0 ;
  wire \Delay1_out1[8]_i_3__0_n_0 ;
  wire \Delay1_out1[8]_i_4__0_n_0 ;
  wire \Delay1_out1[8]_i_5__0_n_0 ;
  wire \Delay1_out1_reg[12]_i_1__0_n_0 ;
  wire \Delay1_out1_reg[12]_i_1__0_n_1 ;
  wire \Delay1_out1_reg[12]_i_1__0_n_2 ;
  wire \Delay1_out1_reg[12]_i_1__0_n_3 ;
  wire \Delay1_out1_reg[12]_i_1__0_n_4 ;
  wire \Delay1_out1_reg[12]_i_1__0_n_5 ;
  wire \Delay1_out1_reg[12]_i_1__0_n_6 ;
  wire \Delay1_out1_reg[12]_i_1__0_n_7 ;
  wire \Delay1_out1_reg[16]_i_1__0_n_0 ;
  wire \Delay1_out1_reg[16]_i_1__0_n_1 ;
  wire \Delay1_out1_reg[16]_i_1__0_n_2 ;
  wire \Delay1_out1_reg[16]_i_1__0_n_3 ;
  wire \Delay1_out1_reg[16]_i_1__0_n_4 ;
  wire \Delay1_out1_reg[16]_i_1__0_n_5 ;
  wire \Delay1_out1_reg[16]_i_1__0_n_6 ;
  wire \Delay1_out1_reg[16]_i_1__0_n_7 ;
  wire \Delay1_out1_reg[20]_i_1_n_0 ;
  wire \Delay1_out1_reg[20]_i_1_n_1 ;
  wire \Delay1_out1_reg[20]_i_1_n_2 ;
  wire \Delay1_out1_reg[20]_i_1_n_3 ;
  wire \Delay1_out1_reg[20]_i_1_n_4 ;
  wire \Delay1_out1_reg[20]_i_1_n_5 ;
  wire \Delay1_out1_reg[20]_i_1_n_6 ;
  wire \Delay1_out1_reg[20]_i_1_n_7 ;
  wire \Delay1_out1_reg[21]_i_1_n_7 ;
  wire \Delay1_out1_reg[4]_i_1__0_n_0 ;
  wire \Delay1_out1_reg[4]_i_1__0_n_1 ;
  wire \Delay1_out1_reg[4]_i_1__0_n_2 ;
  wire \Delay1_out1_reg[4]_i_1__0_n_3 ;
  wire \Delay1_out1_reg[4]_i_1__0_n_4 ;
  wire \Delay1_out1_reg[4]_i_1__0_n_5 ;
  wire \Delay1_out1_reg[4]_i_1__0_n_6 ;
  wire \Delay1_out1_reg[8]_i_1__0_n_0 ;
  wire \Delay1_out1_reg[8]_i_1__0_n_1 ;
  wire \Delay1_out1_reg[8]_i_1__0_n_2 ;
  wire \Delay1_out1_reg[8]_i_1__0_n_3 ;
  wire \Delay1_out1_reg[8]_i_1__0_n_4 ;
  wire \Delay1_out1_reg[8]_i_1__0_n_5 ;
  wire \Delay1_out1_reg[8]_i_1__0_n_6 ;
  wire \Delay1_out1_reg[8]_i_1__0_n_7 ;
  wire \Delay1_out1_reg_n_0_[10] ;
  wire \Delay1_out1_reg_n_0_[11] ;
  wire \Delay1_out1_reg_n_0_[12] ;
  wire \Delay1_out1_reg_n_0_[13] ;
  wire \Delay1_out1_reg_n_0_[14] ;
  wire \Delay1_out1_reg_n_0_[15] ;
  wire \Delay1_out1_reg_n_0_[16] ;
  wire \Delay1_out1_reg_n_0_[17] ;
  wire \Delay1_out1_reg_n_0_[18] ;
  wire \Delay1_out1_reg_n_0_[19] ;
  wire \Delay1_out1_reg_n_0_[20] ;
  wire \Delay1_out1_reg_n_0_[21] ;
  wire \Delay1_out1_reg_n_0_[2] ;
  wire \Delay1_out1_reg_n_0_[3] ;
  wire \Delay1_out1_reg_n_0_[4] ;
  wire \Delay1_out1_reg_n_0_[5] ;
  wire \Delay1_out1_reg_n_0_[6] ;
  wire \Delay1_out1_reg_n_0_[7] ;
  wire \Delay1_out1_reg_n_0_[8] ;
  wire \Delay1_out1_reg_n_0_[9] ;
  wire \Delay2_out1_reg_n_0_[10] ;
  wire \Delay2_out1_reg_n_0_[11] ;
  wire \Delay2_out1_reg_n_0_[12] ;
  wire \Delay2_out1_reg_n_0_[13] ;
  wire \Delay2_out1_reg_n_0_[14] ;
  wire \Delay2_out1_reg_n_0_[15] ;
  wire \Delay2_out1_reg_n_0_[16] ;
  wire \Delay2_out1_reg_n_0_[17] ;
  wire \Delay2_out1_reg_n_0_[18] ;
  wire \Delay2_out1_reg_n_0_[19] ;
  wire \Delay2_out1_reg_n_0_[20] ;
  wire \Delay2_out1_reg_n_0_[21] ;
  wire \Delay2_out1_reg_n_0_[2] ;
  wire \Delay2_out1_reg_n_0_[3] ;
  wire \Delay2_out1_reg_n_0_[4] ;
  wire \Delay2_out1_reg_n_0_[5] ;
  wire \Delay2_out1_reg_n_0_[6] ;
  wire \Delay2_out1_reg_n_0_[7] ;
  wire \Delay2_out1_reg_n_0_[8] ;
  wire \Delay2_out1_reg_n_0_[9] ;
  wire Delay_out1;
  wire Delay_out1_i_2__0_n_0;
  wire Delay_out1_i_3__0_n_0;
  wire Delay_out1_i_4__0_n_0;
  wire Delay_out1_i_5_n_0;
  wire Delay_out1_reg_0;
  wire [22:0]Q;
  wire XOR_out1;
  wire clk;
  wire clk_enable;
  wire reset;
  wire [3:0]NLW_Bias1_out1_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_Bias1_out1_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_Delay1_out1_reg[21]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_Delay1_out1_reg[21]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_Delay1_out1_reg[4]_i_1__0_O_UNCONNECTED ;

  CARRY4 Bias1_out1_carry
       (.CI(1'b0),
        .CO({Bias1_out1_carry_n_0,Bias1_out1_carry_n_1,Bias1_out1_carry_n_2,Bias1_out1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({Bias1_out1_carry_i_1__0_n_0,Bias1_out1_carry_i_2__0_n_0,Bias1_out1_carry_i_3__0_n_0,1'b0}),
        .O(D[18:15]),
        .S({Bias1_out1_carry_i_4_n_0,Bias1_out1_carry_i_5__0_n_0,Bias1_out1_carry_i_6__0_n_0,Bias1_out1_carry_i_7__0_n_0}));
  CARRY4 Bias1_out1_carry__0
       (.CI(Bias1_out1_carry_n_0),
        .CO(NLW_Bias1_out1_carry__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_Bias1_out1_carry__0_O_UNCONNECTED[3:1],D[19]}),
        .S({1'b0,1'b0,1'b0,Bias1_out1_carry__0_i_1_n_0}));
  LUT3 #(
    .INIT(8'h47)) 
    Bias1_out1_carry__0_i_1
       (.I0(\Delay1_out1_reg_n_0_[21] ),
        .I1(Delay_out1),
        .I2(\Delay2_out1_reg_n_0_[21] ),
        .O(Bias1_out1_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    Bias1_out1_carry_i_1__0
       (.I0(\Delay2_out1_reg_n_0_[20] ),
        .I1(Delay_out1),
        .I2(\Delay1_out1_reg_n_0_[20] ),
        .O(Bias1_out1_carry_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    Bias1_out1_carry_i_2__0
       (.I0(\Delay1_out1_reg_n_0_[19] ),
        .I1(Delay_out1),
        .I2(\Delay2_out1_reg_n_0_[19] ),
        .O(Bias1_out1_carry_i_2__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    Bias1_out1_carry_i_3__0
       (.I0(\Delay1_out1_reg_n_0_[18] ),
        .I1(Delay_out1),
        .I2(\Delay2_out1_reg_n_0_[18] ),
        .O(Bias1_out1_carry_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    Bias1_out1_carry_i_4
       (.I0(\Delay1_out1_reg_n_0_[20] ),
        .I1(Delay_out1),
        .I2(\Delay2_out1_reg_n_0_[20] ),
        .O(Bias1_out1_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    Bias1_out1_carry_i_5__0
       (.I0(\Delay2_out1_reg_n_0_[19] ),
        .I1(Delay_out1),
        .I2(\Delay1_out1_reg_n_0_[19] ),
        .O(Bias1_out1_carry_i_5__0_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    Bias1_out1_carry_i_6__0
       (.I0(\Delay2_out1_reg_n_0_[18] ),
        .I1(Delay_out1),
        .I2(\Delay1_out1_reg_n_0_[18] ),
        .O(Bias1_out1_carry_i_6__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    Bias1_out1_carry_i_7__0
       (.I0(\Delay1_out1_reg_n_0_[17] ),
        .I1(Delay_out1),
        .I2(\Delay2_out1_reg_n_0_[17] ),
        .O(Bias1_out1_carry_i_7__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[12]_i_2__0 
       (.I0(Q[12]),
        .O(\Delay1_out1[12]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[12]_i_3__0 
       (.I0(Q[11]),
        .O(\Delay1_out1[12]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[12]_i_4__0 
       (.I0(Q[10]),
        .O(\Delay1_out1[12]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[12]_i_5__0 
       (.I0(Q[9]),
        .O(\Delay1_out1[12]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[16]_i_2__0 
       (.I0(Q[16]),
        .O(\Delay1_out1[16]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[16]_i_3__0 
       (.I0(Q[15]),
        .O(\Delay1_out1[16]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[16]_i_4__0 
       (.I0(Q[14]),
        .O(\Delay1_out1[16]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[16]_i_5__0 
       (.I0(Q[13]),
        .O(\Delay1_out1[16]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[20]_i_2 
       (.I0(Q[19]),
        .O(\Delay1_out1[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[20]_i_3 
       (.I0(Q[20]),
        .O(\Delay1_out1[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[20]_i_4 
       (.I0(Q[18]),
        .O(\Delay1_out1[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[20]_i_5 
       (.I0(Q[17]),
        .O(\Delay1_out1[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[21]_i_2 
       (.I0(Q[21]),
        .O(\Delay1_out1[21]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[4]_i_2__0 
       (.I0(Q[0]),
        .O(\Delay1_out1[4]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[4]_i_3__0 
       (.I0(Q[4]),
        .O(\Delay1_out1[4]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[4]_i_4__0 
       (.I0(Q[3]),
        .O(\Delay1_out1[4]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[4]_i_5__0 
       (.I0(Q[2]),
        .O(\Delay1_out1[4]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[4]_i_6__0 
       (.I0(Q[1]),
        .O(\Delay1_out1[4]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[8]_i_2__0 
       (.I0(Q[8]),
        .O(\Delay1_out1[8]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[8]_i_3__0 
       (.I0(Q[7]),
        .O(\Delay1_out1[8]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[8]_i_4__0 
       (.I0(Q[6]),
        .O(\Delay1_out1[8]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Delay1_out1[8]_i_5__0 
       (.I0(Q[5]),
        .O(\Delay1_out1[8]_i_5__0_n_0 ));
  FDCE \Delay1_out1_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Delay1_out1_reg[12]_i_1__0_n_6 ),
        .Q(\Delay1_out1_reg_n_0_[10] ));
  FDCE \Delay1_out1_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Delay1_out1_reg[12]_i_1__0_n_5 ),
        .Q(\Delay1_out1_reg_n_0_[11] ));
  FDCE \Delay1_out1_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Delay1_out1_reg[12]_i_1__0_n_4 ),
        .Q(\Delay1_out1_reg_n_0_[12] ));
  CARRY4 \Delay1_out1_reg[12]_i_1__0 
       (.CI(\Delay1_out1_reg[8]_i_1__0_n_0 ),
        .CO({\Delay1_out1_reg[12]_i_1__0_n_0 ,\Delay1_out1_reg[12]_i_1__0_n_1 ,\Delay1_out1_reg[12]_i_1__0_n_2 ,\Delay1_out1_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Delay1_out1_reg[12]_i_1__0_n_4 ,\Delay1_out1_reg[12]_i_1__0_n_5 ,\Delay1_out1_reg[12]_i_1__0_n_6 ,\Delay1_out1_reg[12]_i_1__0_n_7 }),
        .S({\Delay1_out1[12]_i_2__0_n_0 ,\Delay1_out1[12]_i_3__0_n_0 ,\Delay1_out1[12]_i_4__0_n_0 ,\Delay1_out1[12]_i_5__0_n_0 }));
  FDCE \Delay1_out1_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Delay1_out1_reg[16]_i_1__0_n_7 ),
        .Q(\Delay1_out1_reg_n_0_[13] ));
  FDCE \Delay1_out1_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Delay1_out1_reg[16]_i_1__0_n_6 ),
        .Q(\Delay1_out1_reg_n_0_[14] ));
  FDCE \Delay1_out1_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Delay1_out1_reg[16]_i_1__0_n_5 ),
        .Q(\Delay1_out1_reg_n_0_[15] ));
  FDCE \Delay1_out1_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Delay1_out1_reg[16]_i_1__0_n_4 ),
        .Q(\Delay1_out1_reg_n_0_[16] ));
  CARRY4 \Delay1_out1_reg[16]_i_1__0 
       (.CI(\Delay1_out1_reg[12]_i_1__0_n_0 ),
        .CO({\Delay1_out1_reg[16]_i_1__0_n_0 ,\Delay1_out1_reg[16]_i_1__0_n_1 ,\Delay1_out1_reg[16]_i_1__0_n_2 ,\Delay1_out1_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Delay1_out1_reg[16]_i_1__0_n_4 ,\Delay1_out1_reg[16]_i_1__0_n_5 ,\Delay1_out1_reg[16]_i_1__0_n_6 ,\Delay1_out1_reg[16]_i_1__0_n_7 }),
        .S({\Delay1_out1[16]_i_2__0_n_0 ,\Delay1_out1[16]_i_3__0_n_0 ,\Delay1_out1[16]_i_4__0_n_0 ,\Delay1_out1[16]_i_5__0_n_0 }));
  FDCE \Delay1_out1_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Delay1_out1_reg[20]_i_1_n_7 ),
        .Q(\Delay1_out1_reg_n_0_[17] ));
  FDCE \Delay1_out1_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Delay1_out1_reg[20]_i_1_n_6 ),
        .Q(\Delay1_out1_reg_n_0_[18] ));
  FDCE \Delay1_out1_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Delay1_out1_reg[20]_i_1_n_5 ),
        .Q(\Delay1_out1_reg_n_0_[19] ));
  FDCE \Delay1_out1_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Delay1_out1_reg[20]_i_1_n_4 ),
        .Q(\Delay1_out1_reg_n_0_[20] ));
  CARRY4 \Delay1_out1_reg[20]_i_1 
       (.CI(\Delay1_out1_reg[16]_i_1__0_n_0 ),
        .CO({\Delay1_out1_reg[20]_i_1_n_0 ,\Delay1_out1_reg[20]_i_1_n_1 ,\Delay1_out1_reg[20]_i_1_n_2 ,\Delay1_out1_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\Delay1_out1[20]_i_2_n_0 ,1'b0,1'b0}),
        .O({\Delay1_out1_reg[20]_i_1_n_4 ,\Delay1_out1_reg[20]_i_1_n_5 ,\Delay1_out1_reg[20]_i_1_n_6 ,\Delay1_out1_reg[20]_i_1_n_7 }),
        .S({\Delay1_out1[20]_i_3_n_0 ,Q[19],\Delay1_out1[20]_i_4_n_0 ,\Delay1_out1[20]_i_5_n_0 }));
  FDCE \Delay1_out1_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Delay1_out1_reg[21]_i_1_n_7 ),
        .Q(\Delay1_out1_reg_n_0_[21] ));
  CARRY4 \Delay1_out1_reg[21]_i_1 
       (.CI(\Delay1_out1_reg[20]_i_1_n_0 ),
        .CO(\NLW_Delay1_out1_reg[21]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_Delay1_out1_reg[21]_i_1_O_UNCONNECTED [3:1],\Delay1_out1_reg[21]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\Delay1_out1[21]_i_2_n_0 }));
  FDCE \Delay1_out1_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Delay1_out1_reg[4]_i_1__0_n_6 ),
        .Q(\Delay1_out1_reg_n_0_[2] ));
  FDCE \Delay1_out1_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Delay1_out1_reg[4]_i_1__0_n_5 ),
        .Q(\Delay1_out1_reg_n_0_[3] ));
  FDCE \Delay1_out1_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Delay1_out1_reg[4]_i_1__0_n_4 ),
        .Q(\Delay1_out1_reg_n_0_[4] ));
  CARRY4 \Delay1_out1_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\Delay1_out1_reg[4]_i_1__0_n_0 ,\Delay1_out1_reg[4]_i_1__0_n_1 ,\Delay1_out1_reg[4]_i_1__0_n_2 ,\Delay1_out1_reg[4]_i_1__0_n_3 }),
        .CYINIT(\Delay1_out1[4]_i_2__0_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Delay1_out1_reg[4]_i_1__0_n_4 ,\Delay1_out1_reg[4]_i_1__0_n_5 ,\Delay1_out1_reg[4]_i_1__0_n_6 ,\NLW_Delay1_out1_reg[4]_i_1__0_O_UNCONNECTED [0]}),
        .S({\Delay1_out1[4]_i_3__0_n_0 ,\Delay1_out1[4]_i_4__0_n_0 ,\Delay1_out1[4]_i_5__0_n_0 ,\Delay1_out1[4]_i_6__0_n_0 }));
  FDCE \Delay1_out1_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Delay1_out1_reg[8]_i_1__0_n_7 ),
        .Q(\Delay1_out1_reg_n_0_[5] ));
  FDCE \Delay1_out1_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Delay1_out1_reg[8]_i_1__0_n_6 ),
        .Q(\Delay1_out1_reg_n_0_[6] ));
  FDCE \Delay1_out1_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Delay1_out1_reg[8]_i_1__0_n_5 ),
        .Q(\Delay1_out1_reg_n_0_[7] ));
  FDCE \Delay1_out1_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Delay1_out1_reg[8]_i_1__0_n_4 ),
        .Q(\Delay1_out1_reg_n_0_[8] ));
  CARRY4 \Delay1_out1_reg[8]_i_1__0 
       (.CI(\Delay1_out1_reg[4]_i_1__0_n_0 ),
        .CO({\Delay1_out1_reg[8]_i_1__0_n_0 ,\Delay1_out1_reg[8]_i_1__0_n_1 ,\Delay1_out1_reg[8]_i_1__0_n_2 ,\Delay1_out1_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Delay1_out1_reg[8]_i_1__0_n_4 ,\Delay1_out1_reg[8]_i_1__0_n_5 ,\Delay1_out1_reg[8]_i_1__0_n_6 ,\Delay1_out1_reg[8]_i_1__0_n_7 }),
        .S({\Delay1_out1[8]_i_2__0_n_0 ,\Delay1_out1[8]_i_3__0_n_0 ,\Delay1_out1[8]_i_4__0_n_0 ,\Delay1_out1[8]_i_5__0_n_0 }));
  FDCE \Delay1_out1_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Delay1_out1_reg[12]_i_1__0_n_7 ),
        .Q(\Delay1_out1_reg_n_0_[9] ));
  FDCE \Delay2_out1_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Q[10]),
        .Q(\Delay2_out1_reg_n_0_[10] ));
  FDCE \Delay2_out1_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Q[11]),
        .Q(\Delay2_out1_reg_n_0_[11] ));
  FDCE \Delay2_out1_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Q[12]),
        .Q(\Delay2_out1_reg_n_0_[12] ));
  FDCE \Delay2_out1_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Q[13]),
        .Q(\Delay2_out1_reg_n_0_[13] ));
  FDCE \Delay2_out1_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Q[14]),
        .Q(\Delay2_out1_reg_n_0_[14] ));
  FDCE \Delay2_out1_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Q[15]),
        .Q(\Delay2_out1_reg_n_0_[15] ));
  FDCE \Delay2_out1_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Q[16]),
        .Q(\Delay2_out1_reg_n_0_[16] ));
  FDCE \Delay2_out1_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Q[17]),
        .Q(\Delay2_out1_reg_n_0_[17] ));
  FDCE \Delay2_out1_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Q[18]),
        .Q(\Delay2_out1_reg_n_0_[18] ));
  FDCE \Delay2_out1_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Q[19]),
        .Q(\Delay2_out1_reg_n_0_[19] ));
  FDCE \Delay2_out1_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Q[20]),
        .Q(\Delay2_out1_reg_n_0_[20] ));
  FDCE \Delay2_out1_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Q[21]),
        .Q(\Delay2_out1_reg_n_0_[21] ));
  FDCE \Delay2_out1_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Q[2]),
        .Q(\Delay2_out1_reg_n_0_[2] ));
  FDCE \Delay2_out1_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Q[3]),
        .Q(\Delay2_out1_reg_n_0_[3] ));
  FDCE \Delay2_out1_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Q[4]),
        .Q(\Delay2_out1_reg_n_0_[4] ));
  FDCE \Delay2_out1_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Q[5]),
        .Q(\Delay2_out1_reg_n_0_[5] ));
  FDCE \Delay2_out1_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Q[6]),
        .Q(\Delay2_out1_reg_n_0_[6] ));
  FDCE \Delay2_out1_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Q[7]),
        .Q(\Delay2_out1_reg_n_0_[7] ));
  FDCE \Delay2_out1_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Q[8]),
        .Q(\Delay2_out1_reg_n_0_[8] ));
  FDCE \Delay2_out1_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Q[9]),
        .Q(\Delay2_out1_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    Delay_out1_i_1__0
       (.I0(Delay_out1_i_2__0_n_0),
        .I1(Delay_out1_reg_0),
        .I2(Delay_out1_i_3__0_n_0),
        .I3(Delay_out1_i_4__0_n_0),
        .I4(Delay_out1_i_5_n_0),
        .I5(Delay_out1),
        .O(XOR_out1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    Delay_out1_i_2__0
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(Q[5]),
        .O(Delay_out1_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    Delay_out1_i_3__0
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(Q[14]),
        .I3(Q[13]),
        .O(Delay_out1_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    Delay_out1_i_4__0
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[10]),
        .I3(Q[9]),
        .O(Delay_out1_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    Delay_out1_i_5
       (.I0(Q[17]),
        .I1(Q[18]),
        .I2(Q[15]),
        .I3(Q[16]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(Delay_out1_i_5_n_0));
  FDCE Delay_out1_reg
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(XOR_out1),
        .Q(Delay_out1));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \HDL_Counter6_out1[22]_i_6 
       (.I0(Q[21]),
        .I1(Q[22]),
        .I2(Q[19]),
        .I3(Q[20]),
        .I4(Q[0]),
        .O(Delay_out1_reg_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \Input_rsvd_1[0]_i_1__0 
       (.I0(\Delay1_out1_reg_n_0_[2] ),
        .I1(Delay_out1),
        .I2(\Delay2_out1_reg_n_0_[2] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Input_rsvd_1[10]_i_1__0 
       (.I0(\Delay1_out1_reg_n_0_[12] ),
        .I1(Delay_out1),
        .I2(\Delay2_out1_reg_n_0_[12] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Input_rsvd_1[11]_i_1__0 
       (.I0(\Delay1_out1_reg_n_0_[13] ),
        .I1(Delay_out1),
        .I2(\Delay2_out1_reg_n_0_[13] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Input_rsvd_1[12]_i_1__0 
       (.I0(\Delay1_out1_reg_n_0_[14] ),
        .I1(Delay_out1),
        .I2(\Delay2_out1_reg_n_0_[14] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Input_rsvd_1[13]_i_1__0 
       (.I0(\Delay1_out1_reg_n_0_[15] ),
        .I1(Delay_out1),
        .I2(\Delay2_out1_reg_n_0_[15] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Input_rsvd_1[14]_i_1__0 
       (.I0(\Delay1_out1_reg_n_0_[16] ),
        .I1(Delay_out1),
        .I2(\Delay2_out1_reg_n_0_[16] ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Input_rsvd_1[1]_i_1__0 
       (.I0(\Delay1_out1_reg_n_0_[3] ),
        .I1(Delay_out1),
        .I2(\Delay2_out1_reg_n_0_[3] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Input_rsvd_1[2]_i_1__0 
       (.I0(\Delay1_out1_reg_n_0_[4] ),
        .I1(Delay_out1),
        .I2(\Delay2_out1_reg_n_0_[4] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Input_rsvd_1[3]_i_1__0 
       (.I0(\Delay1_out1_reg_n_0_[5] ),
        .I1(Delay_out1),
        .I2(\Delay2_out1_reg_n_0_[5] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Input_rsvd_1[4]_i_1__0 
       (.I0(\Delay1_out1_reg_n_0_[6] ),
        .I1(Delay_out1),
        .I2(\Delay2_out1_reg_n_0_[6] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Input_rsvd_1[5]_i_1__0 
       (.I0(\Delay1_out1_reg_n_0_[7] ),
        .I1(Delay_out1),
        .I2(\Delay2_out1_reg_n_0_[7] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Input_rsvd_1[6]_i_1__0 
       (.I0(\Delay1_out1_reg_n_0_[8] ),
        .I1(Delay_out1),
        .I2(\Delay2_out1_reg_n_0_[8] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Input_rsvd_1[7]_i_1__0 
       (.I0(\Delay1_out1_reg_n_0_[9] ),
        .I1(Delay_out1),
        .I2(\Delay2_out1_reg_n_0_[9] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Input_rsvd_1[8]_i_1__0 
       (.I0(\Delay1_out1_reg_n_0_[10] ),
        .I1(Delay_out1),
        .I2(\Delay2_out1_reg_n_0_[10] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Input_rsvd_1[9]_i_1__0 
       (.I0(\Delay1_out1_reg_n_0_[11] ),
        .I1(Delay_out1),
        .I2(\Delay2_out1_reg_n_0_[11] ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "alpha190Hz_Trig" *) 
module design_1_audio_core_0_0_alpha190Hz_Trig
   (D,
    clk_enable,
    clk,
    reset,
    E);
  output [19:0]D;
  input clk_enable;
  input clk;
  input reset;
  input [0:0]E;

  wire [19:0]D;
  wire [0:0]E;
  wire \HDL_Counter6_out1[0]_i_2_n_0 ;
  wire \HDL_Counter6_out1[0]_i_3_n_0 ;
  wire \HDL_Counter6_out1[0]_i_4_n_0 ;
  wire \HDL_Counter6_out1[0]_i_5_n_0 ;
  wire \HDL_Counter6_out1[0]_i_6_n_0 ;
  wire \HDL_Counter6_out1[12]_i_2_n_0 ;
  wire \HDL_Counter6_out1[12]_i_3_n_0 ;
  wire \HDL_Counter6_out1[12]_i_4_n_0 ;
  wire \HDL_Counter6_out1[12]_i_5_n_0 ;
  wire \HDL_Counter6_out1[16]_i_2_n_0 ;
  wire \HDL_Counter6_out1[16]_i_3_n_0 ;
  wire \HDL_Counter6_out1[4]_i_2_n_0 ;
  wire \HDL_Counter6_out1[4]_i_3__0_n_0 ;
  wire \HDL_Counter6_out1[4]_i_4_n_0 ;
  wire \HDL_Counter6_out1[4]_i_5_n_0 ;
  wire \HDL_Counter6_out1[8]_i_2_n_0 ;
  wire \HDL_Counter6_out1[8]_i_3_n_0 ;
  wire \HDL_Counter6_out1[8]_i_4_n_0 ;
  wire \HDL_Counter6_out1[8]_i_5_n_0 ;
  wire [0:0]HDL_Counter6_out1_reg;
  wire \HDL_Counter6_out1_reg[0]_i_1_n_0 ;
  wire \HDL_Counter6_out1_reg[0]_i_1_n_1 ;
  wire \HDL_Counter6_out1_reg[0]_i_1_n_2 ;
  wire \HDL_Counter6_out1_reg[0]_i_1_n_3 ;
  wire \HDL_Counter6_out1_reg[0]_i_1_n_4 ;
  wire \HDL_Counter6_out1_reg[0]_i_1_n_5 ;
  wire \HDL_Counter6_out1_reg[0]_i_1_n_6 ;
  wire \HDL_Counter6_out1_reg[0]_i_1_n_7 ;
  wire \HDL_Counter6_out1_reg[12]_i_1_n_0 ;
  wire \HDL_Counter6_out1_reg[12]_i_1_n_1 ;
  wire \HDL_Counter6_out1_reg[12]_i_1_n_2 ;
  wire \HDL_Counter6_out1_reg[12]_i_1_n_3 ;
  wire \HDL_Counter6_out1_reg[12]_i_1_n_4 ;
  wire \HDL_Counter6_out1_reg[12]_i_1_n_5 ;
  wire \HDL_Counter6_out1_reg[12]_i_1_n_6 ;
  wire \HDL_Counter6_out1_reg[12]_i_1_n_7 ;
  wire \HDL_Counter6_out1_reg[16]_i_1_n_1 ;
  wire \HDL_Counter6_out1_reg[16]_i_1_n_3 ;
  wire \HDL_Counter6_out1_reg[16]_i_1_n_6 ;
  wire \HDL_Counter6_out1_reg[16]_i_1_n_7 ;
  wire \HDL_Counter6_out1_reg[4]_i_1_n_0 ;
  wire \HDL_Counter6_out1_reg[4]_i_1_n_1 ;
  wire \HDL_Counter6_out1_reg[4]_i_1_n_2 ;
  wire \HDL_Counter6_out1_reg[4]_i_1_n_3 ;
  wire \HDL_Counter6_out1_reg[4]_i_1_n_4 ;
  wire \HDL_Counter6_out1_reg[4]_i_1_n_5 ;
  wire \HDL_Counter6_out1_reg[4]_i_1_n_6 ;
  wire \HDL_Counter6_out1_reg[4]_i_1_n_7 ;
  wire \HDL_Counter6_out1_reg[8]_i_1_n_0 ;
  wire \HDL_Counter6_out1_reg[8]_i_1_n_1 ;
  wire \HDL_Counter6_out1_reg[8]_i_1_n_2 ;
  wire \HDL_Counter6_out1_reg[8]_i_1_n_3 ;
  wire \HDL_Counter6_out1_reg[8]_i_1_n_4 ;
  wire \HDL_Counter6_out1_reg[8]_i_1_n_5 ;
  wire \HDL_Counter6_out1_reg[8]_i_1_n_6 ;
  wire \HDL_Counter6_out1_reg[8]_i_1_n_7 ;
  wire [18:1]HDL_Counter6_out1_reg__0;
  wire clk;
  wire clk_enable;
  wire reset;
  wire [3:1]\NLW_HDL_Counter6_out1_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_HDL_Counter6_out1_reg[16]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \HDL_Counter6_out1[0]_i_2 
       (.I0(HDL_Counter6_out1_reg__0[18]),
        .O(\HDL_Counter6_out1[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter6_out1[0]_i_3 
       (.I0(HDL_Counter6_out1_reg__0[3]),
        .I1(HDL_Counter6_out1_reg__0[18]),
        .O(\HDL_Counter6_out1[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter6_out1[0]_i_4 
       (.I0(HDL_Counter6_out1_reg__0[2]),
        .I1(HDL_Counter6_out1_reg__0[18]),
        .O(\HDL_Counter6_out1[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter6_out1[0]_i_5 
       (.I0(HDL_Counter6_out1_reg__0[1]),
        .I1(HDL_Counter6_out1_reg__0[18]),
        .O(\HDL_Counter6_out1[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \HDL_Counter6_out1[0]_i_6 
       (.I0(HDL_Counter6_out1_reg),
        .I1(HDL_Counter6_out1_reg__0[18]),
        .O(\HDL_Counter6_out1[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter6_out1[12]_i_2 
       (.I0(HDL_Counter6_out1_reg__0[15]),
        .I1(HDL_Counter6_out1_reg__0[18]),
        .O(\HDL_Counter6_out1[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter6_out1[12]_i_3 
       (.I0(HDL_Counter6_out1_reg__0[14]),
        .I1(HDL_Counter6_out1_reg__0[18]),
        .O(\HDL_Counter6_out1[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter6_out1[12]_i_4 
       (.I0(HDL_Counter6_out1_reg__0[13]),
        .I1(HDL_Counter6_out1_reg__0[18]),
        .O(\HDL_Counter6_out1[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter6_out1[12]_i_5 
       (.I0(HDL_Counter6_out1_reg__0[12]),
        .I1(HDL_Counter6_out1_reg__0[18]),
        .O(\HDL_Counter6_out1[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter6_out1[16]_i_2 
       (.I0(HDL_Counter6_out1_reg__0[17]),
        .I1(HDL_Counter6_out1_reg__0[18]),
        .O(\HDL_Counter6_out1[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter6_out1[16]_i_3 
       (.I0(HDL_Counter6_out1_reg__0[16]),
        .I1(HDL_Counter6_out1_reg__0[18]),
        .O(\HDL_Counter6_out1[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter6_out1[4]_i_2 
       (.I0(HDL_Counter6_out1_reg__0[7]),
        .I1(HDL_Counter6_out1_reg__0[18]),
        .O(\HDL_Counter6_out1[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter6_out1[4]_i_3__0 
       (.I0(HDL_Counter6_out1_reg__0[6]),
        .I1(HDL_Counter6_out1_reg__0[18]),
        .O(\HDL_Counter6_out1[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter6_out1[4]_i_4 
       (.I0(HDL_Counter6_out1_reg__0[5]),
        .I1(HDL_Counter6_out1_reg__0[18]),
        .O(\HDL_Counter6_out1[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter6_out1[4]_i_5 
       (.I0(HDL_Counter6_out1_reg__0[4]),
        .I1(HDL_Counter6_out1_reg__0[18]),
        .O(\HDL_Counter6_out1[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter6_out1[8]_i_2 
       (.I0(HDL_Counter6_out1_reg__0[11]),
        .I1(HDL_Counter6_out1_reg__0[18]),
        .O(\HDL_Counter6_out1[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter6_out1[8]_i_3 
       (.I0(HDL_Counter6_out1_reg__0[10]),
        .I1(HDL_Counter6_out1_reg__0[18]),
        .O(\HDL_Counter6_out1[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter6_out1[8]_i_4 
       (.I0(HDL_Counter6_out1_reg__0[9]),
        .I1(HDL_Counter6_out1_reg__0[18]),
        .O(\HDL_Counter6_out1[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter6_out1[8]_i_5 
       (.I0(HDL_Counter6_out1_reg__0[8]),
        .I1(HDL_Counter6_out1_reg__0[18]),
        .O(\HDL_Counter6_out1[8]_i_5_n_0 ));
  FDCE \HDL_Counter6_out1_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\HDL_Counter6_out1_reg[0]_i_1_n_7 ),
        .Q(HDL_Counter6_out1_reg));
  CARRY4 \HDL_Counter6_out1_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\HDL_Counter6_out1_reg[0]_i_1_n_0 ,\HDL_Counter6_out1_reg[0]_i_1_n_1 ,\HDL_Counter6_out1_reg[0]_i_1_n_2 ,\HDL_Counter6_out1_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\HDL_Counter6_out1[0]_i_2_n_0 }),
        .O({\HDL_Counter6_out1_reg[0]_i_1_n_4 ,\HDL_Counter6_out1_reg[0]_i_1_n_5 ,\HDL_Counter6_out1_reg[0]_i_1_n_6 ,\HDL_Counter6_out1_reg[0]_i_1_n_7 }),
        .S({\HDL_Counter6_out1[0]_i_3_n_0 ,\HDL_Counter6_out1[0]_i_4_n_0 ,\HDL_Counter6_out1[0]_i_5_n_0 ,\HDL_Counter6_out1[0]_i_6_n_0 }));
  FDCE \HDL_Counter6_out1_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\HDL_Counter6_out1_reg[8]_i_1_n_5 ),
        .Q(HDL_Counter6_out1_reg__0[10]));
  FDCE \HDL_Counter6_out1_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\HDL_Counter6_out1_reg[8]_i_1_n_4 ),
        .Q(HDL_Counter6_out1_reg__0[11]));
  FDCE \HDL_Counter6_out1_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\HDL_Counter6_out1_reg[12]_i_1_n_7 ),
        .Q(HDL_Counter6_out1_reg__0[12]));
  CARRY4 \HDL_Counter6_out1_reg[12]_i_1 
       (.CI(\HDL_Counter6_out1_reg[8]_i_1_n_0 ),
        .CO({\HDL_Counter6_out1_reg[12]_i_1_n_0 ,\HDL_Counter6_out1_reg[12]_i_1_n_1 ,\HDL_Counter6_out1_reg[12]_i_1_n_2 ,\HDL_Counter6_out1_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\HDL_Counter6_out1_reg[12]_i_1_n_4 ,\HDL_Counter6_out1_reg[12]_i_1_n_5 ,\HDL_Counter6_out1_reg[12]_i_1_n_6 ,\HDL_Counter6_out1_reg[12]_i_1_n_7 }),
        .S({\HDL_Counter6_out1[12]_i_2_n_0 ,\HDL_Counter6_out1[12]_i_3_n_0 ,\HDL_Counter6_out1[12]_i_4_n_0 ,\HDL_Counter6_out1[12]_i_5_n_0 }));
  FDCE \HDL_Counter6_out1_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\HDL_Counter6_out1_reg[12]_i_1_n_6 ),
        .Q(HDL_Counter6_out1_reg__0[13]));
  FDCE \HDL_Counter6_out1_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\HDL_Counter6_out1_reg[12]_i_1_n_5 ),
        .Q(HDL_Counter6_out1_reg__0[14]));
  FDCE \HDL_Counter6_out1_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\HDL_Counter6_out1_reg[12]_i_1_n_4 ),
        .Q(HDL_Counter6_out1_reg__0[15]));
  FDCE \HDL_Counter6_out1_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\HDL_Counter6_out1_reg[16]_i_1_n_7 ),
        .Q(HDL_Counter6_out1_reg__0[16]));
  CARRY4 \HDL_Counter6_out1_reg[16]_i_1 
       (.CI(\HDL_Counter6_out1_reg[12]_i_1_n_0 ),
        .CO({\NLW_HDL_Counter6_out1_reg[16]_i_1_CO_UNCONNECTED [3],\HDL_Counter6_out1_reg[16]_i_1_n_1 ,\NLW_HDL_Counter6_out1_reg[16]_i_1_CO_UNCONNECTED [1],\HDL_Counter6_out1_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_HDL_Counter6_out1_reg[16]_i_1_O_UNCONNECTED [3:2],\HDL_Counter6_out1_reg[16]_i_1_n_6 ,\HDL_Counter6_out1_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b1,\HDL_Counter6_out1[16]_i_2_n_0 ,\HDL_Counter6_out1[16]_i_3_n_0 }));
  FDCE \HDL_Counter6_out1_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\HDL_Counter6_out1_reg[16]_i_1_n_6 ),
        .Q(HDL_Counter6_out1_reg__0[17]));
  FDCE \HDL_Counter6_out1_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\HDL_Counter6_out1_reg[16]_i_1_n_1 ),
        .Q(HDL_Counter6_out1_reg__0[18]));
  FDCE \HDL_Counter6_out1_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\HDL_Counter6_out1_reg[0]_i_1_n_6 ),
        .Q(HDL_Counter6_out1_reg__0[1]));
  FDCE \HDL_Counter6_out1_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\HDL_Counter6_out1_reg[0]_i_1_n_5 ),
        .Q(HDL_Counter6_out1_reg__0[2]));
  FDCE \HDL_Counter6_out1_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\HDL_Counter6_out1_reg[0]_i_1_n_4 ),
        .Q(HDL_Counter6_out1_reg__0[3]));
  FDCE \HDL_Counter6_out1_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\HDL_Counter6_out1_reg[4]_i_1_n_7 ),
        .Q(HDL_Counter6_out1_reg__0[4]));
  CARRY4 \HDL_Counter6_out1_reg[4]_i_1 
       (.CI(\HDL_Counter6_out1_reg[0]_i_1_n_0 ),
        .CO({\HDL_Counter6_out1_reg[4]_i_1_n_0 ,\HDL_Counter6_out1_reg[4]_i_1_n_1 ,\HDL_Counter6_out1_reg[4]_i_1_n_2 ,\HDL_Counter6_out1_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\HDL_Counter6_out1_reg[4]_i_1_n_4 ,\HDL_Counter6_out1_reg[4]_i_1_n_5 ,\HDL_Counter6_out1_reg[4]_i_1_n_6 ,\HDL_Counter6_out1_reg[4]_i_1_n_7 }),
        .S({\HDL_Counter6_out1[4]_i_2_n_0 ,\HDL_Counter6_out1[4]_i_3__0_n_0 ,\HDL_Counter6_out1[4]_i_4_n_0 ,\HDL_Counter6_out1[4]_i_5_n_0 }));
  FDCE \HDL_Counter6_out1_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\HDL_Counter6_out1_reg[4]_i_1_n_6 ),
        .Q(HDL_Counter6_out1_reg__0[5]));
  FDCE \HDL_Counter6_out1_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\HDL_Counter6_out1_reg[4]_i_1_n_5 ),
        .Q(HDL_Counter6_out1_reg__0[6]));
  FDCE \HDL_Counter6_out1_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\HDL_Counter6_out1_reg[4]_i_1_n_4 ),
        .Q(HDL_Counter6_out1_reg__0[7]));
  FDCE \HDL_Counter6_out1_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\HDL_Counter6_out1_reg[8]_i_1_n_7 ),
        .Q(HDL_Counter6_out1_reg__0[8]));
  CARRY4 \HDL_Counter6_out1_reg[8]_i_1 
       (.CI(\HDL_Counter6_out1_reg[4]_i_1_n_0 ),
        .CO({\HDL_Counter6_out1_reg[8]_i_1_n_0 ,\HDL_Counter6_out1_reg[8]_i_1_n_1 ,\HDL_Counter6_out1_reg[8]_i_1_n_2 ,\HDL_Counter6_out1_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\HDL_Counter6_out1_reg[8]_i_1_n_4 ,\HDL_Counter6_out1_reg[8]_i_1_n_5 ,\HDL_Counter6_out1_reg[8]_i_1_n_6 ,\HDL_Counter6_out1_reg[8]_i_1_n_7 }),
        .S({\HDL_Counter6_out1[8]_i_2_n_0 ,\HDL_Counter6_out1[8]_i_3_n_0 ,\HDL_Counter6_out1[8]_i_4_n_0 ,\HDL_Counter6_out1[8]_i_5_n_0 }));
  FDCE \HDL_Counter6_out1_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\HDL_Counter6_out1_reg[8]_i_1_n_6 ),
        .Q(HDL_Counter6_out1_reg__0[9]));
  design_1_audio_core_0_0_Trig1 u_Trig1
       (.D(D),
        .HDL_Counter6_out1_reg(HDL_Counter6_out1_reg),
        .HDL_Counter6_out1_reg__0(HDL_Counter6_out1_reg__0),
        .clk(clk),
        .clk_enable(clk_enable),
        .reset(reset));
endmodule

(* ORIG_REF_NAME = "alpha285Hz_Trig1" *) 
module design_1_audio_core_0_0_alpha285Hz_Trig1
   (E,
    D,
    clk_enable,
    clk,
    reset,
    run_drum);
  output [0:0]E;
  output [19:0]D;
  input clk_enable;
  input clk;
  input reset;
  input run_drum;

  wire [19:0]D;
  wire [0:0]E;
  wire [22:0]HDL_Counter6_out1;
  wire \HDL_Counter6_out1[0]_i_2__0_n_0 ;
  wire \HDL_Counter6_out1[22]_i_2_n_0 ;
  wire \HDL_Counter6_out1[22]_i_3_n_0 ;
  wire \HDL_Counter6_out1[22]_i_4_n_0 ;
  wire \HDL_Counter6_out1[22]_i_5_n_0 ;
  wire \HDL_Counter6_out1[4]_i_3_n_0 ;
  wire [22:0]HDL_Counter6_out1_0;
  wire \HDL_Counter6_out1_reg[12]_i_2_n_0 ;
  wire \HDL_Counter6_out1_reg[12]_i_2_n_1 ;
  wire \HDL_Counter6_out1_reg[12]_i_2_n_2 ;
  wire \HDL_Counter6_out1_reg[12]_i_2_n_3 ;
  wire \HDL_Counter6_out1_reg[12]_i_2_n_4 ;
  wire \HDL_Counter6_out1_reg[12]_i_2_n_5 ;
  wire \HDL_Counter6_out1_reg[12]_i_2_n_6 ;
  wire \HDL_Counter6_out1_reg[12]_i_2_n_7 ;
  wire \HDL_Counter6_out1_reg[16]_i_2_n_0 ;
  wire \HDL_Counter6_out1_reg[16]_i_2_n_1 ;
  wire \HDL_Counter6_out1_reg[16]_i_2_n_2 ;
  wire \HDL_Counter6_out1_reg[16]_i_2_n_3 ;
  wire \HDL_Counter6_out1_reg[16]_i_2_n_4 ;
  wire \HDL_Counter6_out1_reg[16]_i_2_n_5 ;
  wire \HDL_Counter6_out1_reg[16]_i_2_n_6 ;
  wire \HDL_Counter6_out1_reg[16]_i_2_n_7 ;
  wire \HDL_Counter6_out1_reg[20]_i_2_n_0 ;
  wire \HDL_Counter6_out1_reg[20]_i_2_n_1 ;
  wire \HDL_Counter6_out1_reg[20]_i_2_n_2 ;
  wire \HDL_Counter6_out1_reg[20]_i_2_n_3 ;
  wire \HDL_Counter6_out1_reg[20]_i_2_n_4 ;
  wire \HDL_Counter6_out1_reg[20]_i_2_n_5 ;
  wire \HDL_Counter6_out1_reg[20]_i_2_n_6 ;
  wire \HDL_Counter6_out1_reg[20]_i_2_n_7 ;
  wire \HDL_Counter6_out1_reg[22]_i_7_n_3 ;
  wire \HDL_Counter6_out1_reg[22]_i_7_n_6 ;
  wire \HDL_Counter6_out1_reg[22]_i_7_n_7 ;
  wire \HDL_Counter6_out1_reg[4]_i_2_n_0 ;
  wire \HDL_Counter6_out1_reg[4]_i_2_n_1 ;
  wire \HDL_Counter6_out1_reg[4]_i_2_n_2 ;
  wire \HDL_Counter6_out1_reg[4]_i_2_n_3 ;
  wire \HDL_Counter6_out1_reg[4]_i_2_n_4 ;
  wire \HDL_Counter6_out1_reg[4]_i_2_n_5 ;
  wire \HDL_Counter6_out1_reg[4]_i_2_n_6 ;
  wire \HDL_Counter6_out1_reg[4]_i_2_n_7 ;
  wire \HDL_Counter6_out1_reg[8]_i_2_n_0 ;
  wire \HDL_Counter6_out1_reg[8]_i_2_n_1 ;
  wire \HDL_Counter6_out1_reg[8]_i_2_n_2 ;
  wire \HDL_Counter6_out1_reg[8]_i_2_n_3 ;
  wire \HDL_Counter6_out1_reg[8]_i_2_n_4 ;
  wire \HDL_Counter6_out1_reg[8]_i_2_n_5 ;
  wire \HDL_Counter6_out1_reg[8]_i_2_n_6 ;
  wire \HDL_Counter6_out1_reg[8]_i_2_n_7 ;
  wire clk;
  wire clk_enable;
  wire reset;
  wire run_drum;
  wire u_Trig1_n_20;
  wire [3:1]\NLW_HDL_Counter6_out1_reg[22]_i_7_CO_UNCONNECTED ;
  wire [3:2]\NLW_HDL_Counter6_out1_reg[22]_i_7_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \HDL_Counter5_out1[20]_i_1 
       (.I0(clk_enable),
        .I1(run_drum),
        .O(E));
  LUT6 #(
    .INIT(64'h3333333333333332)) 
    \HDL_Counter6_out1[0]_i_1 
       (.I0(\HDL_Counter6_out1[0]_i_2__0_n_0 ),
        .I1(HDL_Counter6_out1[0]),
        .I2(HDL_Counter6_out1[20]),
        .I3(HDL_Counter6_out1[19]),
        .I4(HDL_Counter6_out1[22]),
        .I5(HDL_Counter6_out1[21]),
        .O(HDL_Counter6_out1_0[0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \HDL_Counter6_out1[0]_i_2__0 
       (.I0(\HDL_Counter6_out1[22]_i_5_n_0 ),
        .I1(\HDL_Counter6_out1[22]_i_4_n_0 ),
        .I2(\HDL_Counter6_out1[22]_i_3_n_0 ),
        .I3(\HDL_Counter6_out1[22]_i_2_n_0 ),
        .O(\HDL_Counter6_out1[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \HDL_Counter6_out1[10]_i_1 
       (.I0(\HDL_Counter6_out1[22]_i_2_n_0 ),
        .I1(\HDL_Counter6_out1[22]_i_3_n_0 ),
        .I2(\HDL_Counter6_out1[22]_i_4_n_0 ),
        .I3(\HDL_Counter6_out1[22]_i_5_n_0 ),
        .I4(u_Trig1_n_20),
        .I5(\HDL_Counter6_out1_reg[12]_i_2_n_6 ),
        .O(HDL_Counter6_out1_0[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \HDL_Counter6_out1[11]_i_1 
       (.I0(\HDL_Counter6_out1[22]_i_2_n_0 ),
        .I1(\HDL_Counter6_out1[22]_i_3_n_0 ),
        .I2(\HDL_Counter6_out1[22]_i_4_n_0 ),
        .I3(\HDL_Counter6_out1[22]_i_5_n_0 ),
        .I4(u_Trig1_n_20),
        .I5(\HDL_Counter6_out1_reg[12]_i_2_n_5 ),
        .O(HDL_Counter6_out1_0[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \HDL_Counter6_out1[12]_i_1 
       (.I0(\HDL_Counter6_out1[22]_i_2_n_0 ),
        .I1(\HDL_Counter6_out1[22]_i_3_n_0 ),
        .I2(\HDL_Counter6_out1[22]_i_4_n_0 ),
        .I3(\HDL_Counter6_out1[22]_i_5_n_0 ),
        .I4(u_Trig1_n_20),
        .I5(\HDL_Counter6_out1_reg[12]_i_2_n_4 ),
        .O(HDL_Counter6_out1_0[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \HDL_Counter6_out1[13]_i_1 
       (.I0(\HDL_Counter6_out1[22]_i_2_n_0 ),
        .I1(\HDL_Counter6_out1[22]_i_3_n_0 ),
        .I2(\HDL_Counter6_out1[22]_i_4_n_0 ),
        .I3(\HDL_Counter6_out1[22]_i_5_n_0 ),
        .I4(u_Trig1_n_20),
        .I5(\HDL_Counter6_out1_reg[16]_i_2_n_7 ),
        .O(HDL_Counter6_out1_0[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \HDL_Counter6_out1[14]_i_1 
       (.I0(\HDL_Counter6_out1[22]_i_2_n_0 ),
        .I1(\HDL_Counter6_out1[22]_i_3_n_0 ),
        .I2(\HDL_Counter6_out1[22]_i_4_n_0 ),
        .I3(\HDL_Counter6_out1[22]_i_5_n_0 ),
        .I4(u_Trig1_n_20),
        .I5(\HDL_Counter6_out1_reg[16]_i_2_n_6 ),
        .O(HDL_Counter6_out1_0[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \HDL_Counter6_out1[15]_i_1 
       (.I0(\HDL_Counter6_out1[22]_i_2_n_0 ),
        .I1(\HDL_Counter6_out1[22]_i_3_n_0 ),
        .I2(\HDL_Counter6_out1[22]_i_4_n_0 ),
        .I3(\HDL_Counter6_out1[22]_i_5_n_0 ),
        .I4(u_Trig1_n_20),
        .I5(\HDL_Counter6_out1_reg[16]_i_2_n_5 ),
        .O(HDL_Counter6_out1_0[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \HDL_Counter6_out1[16]_i_1 
       (.I0(\HDL_Counter6_out1[22]_i_2_n_0 ),
        .I1(\HDL_Counter6_out1[22]_i_3_n_0 ),
        .I2(\HDL_Counter6_out1[22]_i_4_n_0 ),
        .I3(\HDL_Counter6_out1[22]_i_5_n_0 ),
        .I4(u_Trig1_n_20),
        .I5(\HDL_Counter6_out1_reg[16]_i_2_n_4 ),
        .O(HDL_Counter6_out1_0[16]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \HDL_Counter6_out1[17]_i_1 
       (.I0(\HDL_Counter6_out1[22]_i_2_n_0 ),
        .I1(\HDL_Counter6_out1[22]_i_3_n_0 ),
        .I2(\HDL_Counter6_out1[22]_i_4_n_0 ),
        .I3(\HDL_Counter6_out1[22]_i_5_n_0 ),
        .I4(u_Trig1_n_20),
        .I5(\HDL_Counter6_out1_reg[20]_i_2_n_7 ),
        .O(HDL_Counter6_out1_0[17]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \HDL_Counter6_out1[18]_i_1 
       (.I0(\HDL_Counter6_out1[22]_i_2_n_0 ),
        .I1(\HDL_Counter6_out1[22]_i_3_n_0 ),
        .I2(\HDL_Counter6_out1[22]_i_4_n_0 ),
        .I3(\HDL_Counter6_out1[22]_i_5_n_0 ),
        .I4(u_Trig1_n_20),
        .I5(\HDL_Counter6_out1_reg[20]_i_2_n_6 ),
        .O(HDL_Counter6_out1_0[18]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \HDL_Counter6_out1[19]_i_1 
       (.I0(\HDL_Counter6_out1[22]_i_2_n_0 ),
        .I1(\HDL_Counter6_out1[22]_i_3_n_0 ),
        .I2(\HDL_Counter6_out1[22]_i_4_n_0 ),
        .I3(\HDL_Counter6_out1[22]_i_5_n_0 ),
        .I4(u_Trig1_n_20),
        .I5(\HDL_Counter6_out1_reg[20]_i_2_n_5 ),
        .O(HDL_Counter6_out1_0[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \HDL_Counter6_out1[1]_i_1 
       (.I0(\HDL_Counter6_out1[22]_i_2_n_0 ),
        .I1(\HDL_Counter6_out1[22]_i_3_n_0 ),
        .I2(\HDL_Counter6_out1[22]_i_4_n_0 ),
        .I3(\HDL_Counter6_out1[22]_i_5_n_0 ),
        .I4(u_Trig1_n_20),
        .I5(\HDL_Counter6_out1_reg[4]_i_2_n_7 ),
        .O(HDL_Counter6_out1_0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \HDL_Counter6_out1[20]_i_1 
       (.I0(\HDL_Counter6_out1[22]_i_2_n_0 ),
        .I1(\HDL_Counter6_out1[22]_i_3_n_0 ),
        .I2(\HDL_Counter6_out1[22]_i_4_n_0 ),
        .I3(\HDL_Counter6_out1[22]_i_5_n_0 ),
        .I4(u_Trig1_n_20),
        .I5(\HDL_Counter6_out1_reg[20]_i_2_n_4 ),
        .O(HDL_Counter6_out1_0[20]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \HDL_Counter6_out1[21]_i_1 
       (.I0(\HDL_Counter6_out1[22]_i_2_n_0 ),
        .I1(\HDL_Counter6_out1[22]_i_3_n_0 ),
        .I2(\HDL_Counter6_out1[22]_i_4_n_0 ),
        .I3(\HDL_Counter6_out1[22]_i_5_n_0 ),
        .I4(u_Trig1_n_20),
        .I5(\HDL_Counter6_out1_reg[22]_i_7_n_7 ),
        .O(HDL_Counter6_out1_0[21]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \HDL_Counter6_out1[22]_i_1 
       (.I0(\HDL_Counter6_out1[22]_i_2_n_0 ),
        .I1(\HDL_Counter6_out1[22]_i_3_n_0 ),
        .I2(\HDL_Counter6_out1[22]_i_4_n_0 ),
        .I3(\HDL_Counter6_out1[22]_i_5_n_0 ),
        .I4(u_Trig1_n_20),
        .I5(\HDL_Counter6_out1_reg[22]_i_7_n_6 ),
        .O(HDL_Counter6_out1_0[22]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \HDL_Counter6_out1[22]_i_2 
       (.I0(HDL_Counter6_out1[8]),
        .I1(HDL_Counter6_out1[7]),
        .I2(HDL_Counter6_out1[10]),
        .I3(HDL_Counter6_out1[9]),
        .O(\HDL_Counter6_out1[22]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \HDL_Counter6_out1[22]_i_3 
       (.I0(HDL_Counter6_out1[12]),
        .I1(HDL_Counter6_out1[11]),
        .I2(HDL_Counter6_out1[14]),
        .I3(HDL_Counter6_out1[13]),
        .O(\HDL_Counter6_out1[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \HDL_Counter6_out1[22]_i_4 
       (.I0(HDL_Counter6_out1[17]),
        .I1(HDL_Counter6_out1[18]),
        .I2(HDL_Counter6_out1[15]),
        .I3(HDL_Counter6_out1[16]),
        .I4(HDL_Counter6_out1[2]),
        .I5(HDL_Counter6_out1[1]),
        .O(\HDL_Counter6_out1[22]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \HDL_Counter6_out1[22]_i_5 
       (.I0(HDL_Counter6_out1[4]),
        .I1(HDL_Counter6_out1[3]),
        .I2(HDL_Counter6_out1[6]),
        .I3(HDL_Counter6_out1[5]),
        .O(\HDL_Counter6_out1[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \HDL_Counter6_out1[2]_i_1 
       (.I0(\HDL_Counter6_out1[22]_i_2_n_0 ),
        .I1(\HDL_Counter6_out1[22]_i_3_n_0 ),
        .I2(\HDL_Counter6_out1[22]_i_4_n_0 ),
        .I3(\HDL_Counter6_out1[22]_i_5_n_0 ),
        .I4(u_Trig1_n_20),
        .I5(\HDL_Counter6_out1_reg[4]_i_2_n_6 ),
        .O(HDL_Counter6_out1_0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \HDL_Counter6_out1[3]_i_1 
       (.I0(\HDL_Counter6_out1[22]_i_2_n_0 ),
        .I1(\HDL_Counter6_out1[22]_i_3_n_0 ),
        .I2(\HDL_Counter6_out1[22]_i_4_n_0 ),
        .I3(\HDL_Counter6_out1[22]_i_5_n_0 ),
        .I4(u_Trig1_n_20),
        .I5(\HDL_Counter6_out1_reg[4]_i_2_n_5 ),
        .O(HDL_Counter6_out1_0[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \HDL_Counter6_out1[4]_i_1 
       (.I0(\HDL_Counter6_out1[22]_i_2_n_0 ),
        .I1(\HDL_Counter6_out1[22]_i_3_n_0 ),
        .I2(\HDL_Counter6_out1[22]_i_4_n_0 ),
        .I3(\HDL_Counter6_out1[22]_i_5_n_0 ),
        .I4(u_Trig1_n_20),
        .I5(\HDL_Counter6_out1_reg[4]_i_2_n_4 ),
        .O(HDL_Counter6_out1_0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \HDL_Counter6_out1[4]_i_3 
       (.I0(HDL_Counter6_out1[1]),
        .O(\HDL_Counter6_out1[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \HDL_Counter6_out1[5]_i_1 
       (.I0(\HDL_Counter6_out1[22]_i_2_n_0 ),
        .I1(\HDL_Counter6_out1[22]_i_3_n_0 ),
        .I2(\HDL_Counter6_out1[22]_i_4_n_0 ),
        .I3(\HDL_Counter6_out1[22]_i_5_n_0 ),
        .I4(u_Trig1_n_20),
        .I5(\HDL_Counter6_out1_reg[8]_i_2_n_7 ),
        .O(HDL_Counter6_out1_0[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \HDL_Counter6_out1[6]_i_1 
       (.I0(\HDL_Counter6_out1[22]_i_2_n_0 ),
        .I1(\HDL_Counter6_out1[22]_i_3_n_0 ),
        .I2(\HDL_Counter6_out1[22]_i_4_n_0 ),
        .I3(\HDL_Counter6_out1[22]_i_5_n_0 ),
        .I4(u_Trig1_n_20),
        .I5(\HDL_Counter6_out1_reg[8]_i_2_n_6 ),
        .O(HDL_Counter6_out1_0[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \HDL_Counter6_out1[7]_i_1 
       (.I0(\HDL_Counter6_out1[22]_i_2_n_0 ),
        .I1(\HDL_Counter6_out1[22]_i_3_n_0 ),
        .I2(\HDL_Counter6_out1[22]_i_4_n_0 ),
        .I3(\HDL_Counter6_out1[22]_i_5_n_0 ),
        .I4(u_Trig1_n_20),
        .I5(\HDL_Counter6_out1_reg[8]_i_2_n_5 ),
        .O(HDL_Counter6_out1_0[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \HDL_Counter6_out1[8]_i_1 
       (.I0(\HDL_Counter6_out1[22]_i_2_n_0 ),
        .I1(\HDL_Counter6_out1[22]_i_3_n_0 ),
        .I2(\HDL_Counter6_out1[22]_i_4_n_0 ),
        .I3(\HDL_Counter6_out1[22]_i_5_n_0 ),
        .I4(u_Trig1_n_20),
        .I5(\HDL_Counter6_out1_reg[8]_i_2_n_4 ),
        .O(HDL_Counter6_out1_0[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \HDL_Counter6_out1[9]_i_1 
       (.I0(\HDL_Counter6_out1[22]_i_2_n_0 ),
        .I1(\HDL_Counter6_out1[22]_i_3_n_0 ),
        .I2(\HDL_Counter6_out1[22]_i_4_n_0 ),
        .I3(\HDL_Counter6_out1[22]_i_5_n_0 ),
        .I4(u_Trig1_n_20),
        .I5(\HDL_Counter6_out1_reg[12]_i_2_n_7 ),
        .O(HDL_Counter6_out1_0[9]));
  FDCE \HDL_Counter6_out1_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(HDL_Counter6_out1_0[0]),
        .Q(HDL_Counter6_out1[0]));
  FDCE \HDL_Counter6_out1_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(HDL_Counter6_out1_0[10]),
        .Q(HDL_Counter6_out1[10]));
  FDCE \HDL_Counter6_out1_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(HDL_Counter6_out1_0[11]),
        .Q(HDL_Counter6_out1[11]));
  FDCE \HDL_Counter6_out1_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(HDL_Counter6_out1_0[12]),
        .Q(HDL_Counter6_out1[12]));
  CARRY4 \HDL_Counter6_out1_reg[12]_i_2 
       (.CI(\HDL_Counter6_out1_reg[8]_i_2_n_0 ),
        .CO({\HDL_Counter6_out1_reg[12]_i_2_n_0 ,\HDL_Counter6_out1_reg[12]_i_2_n_1 ,\HDL_Counter6_out1_reg[12]_i_2_n_2 ,\HDL_Counter6_out1_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\HDL_Counter6_out1_reg[12]_i_2_n_4 ,\HDL_Counter6_out1_reg[12]_i_2_n_5 ,\HDL_Counter6_out1_reg[12]_i_2_n_6 ,\HDL_Counter6_out1_reg[12]_i_2_n_7 }),
        .S(HDL_Counter6_out1[12:9]));
  FDCE \HDL_Counter6_out1_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(HDL_Counter6_out1_0[13]),
        .Q(HDL_Counter6_out1[13]));
  FDCE \HDL_Counter6_out1_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(HDL_Counter6_out1_0[14]),
        .Q(HDL_Counter6_out1[14]));
  FDCE \HDL_Counter6_out1_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(HDL_Counter6_out1_0[15]),
        .Q(HDL_Counter6_out1[15]));
  FDCE \HDL_Counter6_out1_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(HDL_Counter6_out1_0[16]),
        .Q(HDL_Counter6_out1[16]));
  CARRY4 \HDL_Counter6_out1_reg[16]_i_2 
       (.CI(\HDL_Counter6_out1_reg[12]_i_2_n_0 ),
        .CO({\HDL_Counter6_out1_reg[16]_i_2_n_0 ,\HDL_Counter6_out1_reg[16]_i_2_n_1 ,\HDL_Counter6_out1_reg[16]_i_2_n_2 ,\HDL_Counter6_out1_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\HDL_Counter6_out1_reg[16]_i_2_n_4 ,\HDL_Counter6_out1_reg[16]_i_2_n_5 ,\HDL_Counter6_out1_reg[16]_i_2_n_6 ,\HDL_Counter6_out1_reg[16]_i_2_n_7 }),
        .S(HDL_Counter6_out1[16:13]));
  FDCE \HDL_Counter6_out1_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(HDL_Counter6_out1_0[17]),
        .Q(HDL_Counter6_out1[17]));
  FDCE \HDL_Counter6_out1_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(HDL_Counter6_out1_0[18]),
        .Q(HDL_Counter6_out1[18]));
  FDCE \HDL_Counter6_out1_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(HDL_Counter6_out1_0[19]),
        .Q(HDL_Counter6_out1[19]));
  FDCE \HDL_Counter6_out1_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(HDL_Counter6_out1_0[1]),
        .Q(HDL_Counter6_out1[1]));
  FDCE \HDL_Counter6_out1_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(HDL_Counter6_out1_0[20]),
        .Q(HDL_Counter6_out1[20]));
  CARRY4 \HDL_Counter6_out1_reg[20]_i_2 
       (.CI(\HDL_Counter6_out1_reg[16]_i_2_n_0 ),
        .CO({\HDL_Counter6_out1_reg[20]_i_2_n_0 ,\HDL_Counter6_out1_reg[20]_i_2_n_1 ,\HDL_Counter6_out1_reg[20]_i_2_n_2 ,\HDL_Counter6_out1_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\HDL_Counter6_out1_reg[20]_i_2_n_4 ,\HDL_Counter6_out1_reg[20]_i_2_n_5 ,\HDL_Counter6_out1_reg[20]_i_2_n_6 ,\HDL_Counter6_out1_reg[20]_i_2_n_7 }),
        .S(HDL_Counter6_out1[20:17]));
  FDCE \HDL_Counter6_out1_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(HDL_Counter6_out1_0[21]),
        .Q(HDL_Counter6_out1[21]));
  FDCE \HDL_Counter6_out1_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(HDL_Counter6_out1_0[22]),
        .Q(HDL_Counter6_out1[22]));
  CARRY4 \HDL_Counter6_out1_reg[22]_i_7 
       (.CI(\HDL_Counter6_out1_reg[20]_i_2_n_0 ),
        .CO({\NLW_HDL_Counter6_out1_reg[22]_i_7_CO_UNCONNECTED [3:1],\HDL_Counter6_out1_reg[22]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_HDL_Counter6_out1_reg[22]_i_7_O_UNCONNECTED [3:2],\HDL_Counter6_out1_reg[22]_i_7_n_6 ,\HDL_Counter6_out1_reg[22]_i_7_n_7 }),
        .S({1'b0,1'b0,HDL_Counter6_out1[22:21]}));
  FDCE \HDL_Counter6_out1_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(HDL_Counter6_out1_0[2]),
        .Q(HDL_Counter6_out1[2]));
  FDCE \HDL_Counter6_out1_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(HDL_Counter6_out1_0[3]),
        .Q(HDL_Counter6_out1[3]));
  FDCE \HDL_Counter6_out1_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(HDL_Counter6_out1_0[4]),
        .Q(HDL_Counter6_out1[4]));
  CARRY4 \HDL_Counter6_out1_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\HDL_Counter6_out1_reg[4]_i_2_n_0 ,\HDL_Counter6_out1_reg[4]_i_2_n_1 ,\HDL_Counter6_out1_reg[4]_i_2_n_2 ,\HDL_Counter6_out1_reg[4]_i_2_n_3 }),
        .CYINIT(HDL_Counter6_out1[0]),
        .DI({1'b0,1'b0,1'b0,HDL_Counter6_out1[1]}),
        .O({\HDL_Counter6_out1_reg[4]_i_2_n_4 ,\HDL_Counter6_out1_reg[4]_i_2_n_5 ,\HDL_Counter6_out1_reg[4]_i_2_n_6 ,\HDL_Counter6_out1_reg[4]_i_2_n_7 }),
        .S({HDL_Counter6_out1[4:2],\HDL_Counter6_out1[4]_i_3_n_0 }));
  FDCE \HDL_Counter6_out1_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(HDL_Counter6_out1_0[5]),
        .Q(HDL_Counter6_out1[5]));
  FDCE \HDL_Counter6_out1_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(HDL_Counter6_out1_0[6]),
        .Q(HDL_Counter6_out1[6]));
  FDCE \HDL_Counter6_out1_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(HDL_Counter6_out1_0[7]),
        .Q(HDL_Counter6_out1[7]));
  FDCE \HDL_Counter6_out1_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(HDL_Counter6_out1_0[8]),
        .Q(HDL_Counter6_out1[8]));
  CARRY4 \HDL_Counter6_out1_reg[8]_i_2 
       (.CI(\HDL_Counter6_out1_reg[4]_i_2_n_0 ),
        .CO({\HDL_Counter6_out1_reg[8]_i_2_n_0 ,\HDL_Counter6_out1_reg[8]_i_2_n_1 ,\HDL_Counter6_out1_reg[8]_i_2_n_2 ,\HDL_Counter6_out1_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\HDL_Counter6_out1_reg[8]_i_2_n_4 ,\HDL_Counter6_out1_reg[8]_i_2_n_5 ,\HDL_Counter6_out1_reg[8]_i_2_n_6 ,\HDL_Counter6_out1_reg[8]_i_2_n_7 }),
        .S(HDL_Counter6_out1[8:5]));
  FDCE \HDL_Counter6_out1_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(HDL_Counter6_out1_0[9]),
        .Q(HDL_Counter6_out1[9]));
  design_1_audio_core_0_0_Trig1_block u_Trig1
       (.D(D),
        .Delay_out1_reg_0(u_Trig1_n_20),
        .Q(HDL_Counter6_out1),
        .clk(clk),
        .clk_enable(clk_enable),
        .reset(reset));
endmodule

(* ORIG_REF_NAME = "alpha370Hz_Sin" *) 
module design_1_audio_core_0_0_alpha370Hz_Sin
   (\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3 ,
    D,
    clk_enable,
    clk,
    reset,
    S,
    DI,
    \HDL_Counter5_out1_reg[16]_0 ,
    \HDL_Counter5_out1_reg[19]_0 ,
    \HDL_Counter5_out1_reg[19]_1 ,
    HwModeRegister1_reg_reg_c_3,
    kconst_1,
    E);
  output [14:0]\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3 ;
  output [19:0]D;
  input clk_enable;
  input clk;
  input reset;
  input [0:0]S;
  input [1:0]DI;
  input [3:0]\HDL_Counter5_out1_reg[16]_0 ;
  input [0:0]\HDL_Counter5_out1_reg[19]_0 ;
  input [2:0]\HDL_Counter5_out1_reg[19]_1 ;
  input HwModeRegister1_reg_reg_c_3;
  input [0:0]kconst_1;
  input [0:0]E;

  wire [19:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [20:0]HDL_Counter5_out1;
  wire \HDL_Counter5_out1[20]_i_4_n_0 ;
  wire \HDL_Counter5_out1[20]_i_5_n_0 ;
  wire \HDL_Counter5_out1[20]_i_6_n_0 ;
  wire \HDL_Counter5_out1[20]_i_7_n_0 ;
  wire \HDL_Counter5_out1[20]_i_8_n_0 ;
  wire \HDL_Counter5_out1[20]_i_9_n_0 ;
  wire [20:0]HDL_Counter5_out1_0;
  wire \HDL_Counter5_out1_reg[12]_i_2_n_0 ;
  wire \HDL_Counter5_out1_reg[12]_i_2_n_1 ;
  wire \HDL_Counter5_out1_reg[12]_i_2_n_2 ;
  wire \HDL_Counter5_out1_reg[12]_i_2_n_3 ;
  wire [3:0]\HDL_Counter5_out1_reg[16]_0 ;
  wire \HDL_Counter5_out1_reg[16]_i_2_n_0 ;
  wire \HDL_Counter5_out1_reg[16]_i_2_n_1 ;
  wire \HDL_Counter5_out1_reg[16]_i_2_n_2 ;
  wire \HDL_Counter5_out1_reg[16]_i_2_n_3 ;
  wire [0:0]\HDL_Counter5_out1_reg[19]_0 ;
  wire [2:0]\HDL_Counter5_out1_reg[19]_1 ;
  wire \HDL_Counter5_out1_reg[20]_i_3_n_1 ;
  wire \HDL_Counter5_out1_reg[20]_i_3_n_2 ;
  wire \HDL_Counter5_out1_reg[20]_i_3_n_3 ;
  wire \HDL_Counter5_out1_reg[8]_i_2_n_0 ;
  wire \HDL_Counter5_out1_reg[8]_i_2_n_1 ;
  wire \HDL_Counter5_out1_reg[8]_i_2_n_2 ;
  wire \HDL_Counter5_out1_reg[8]_i_2_n_3 ;
  wire HwModeRegister1_reg_reg_c_3;
  wire [0:0]S;
  wire clk;
  wire clk_enable;
  wire [20:2]data0;
  wire [0:0]kconst_1;
  wire [14:0]\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3 ;
  wire reset;
  wire u_Sin4_n_15;
  wire \z0_p[13]_i_4_n_0 ;
  wire \z0_p[13]_i_5_n_0 ;
  wire \z0_p[13]_i_6_n_0 ;
  wire \z0_p[17]_i_5_n_0 ;
  wire \z0_p[20]_i_4_n_0 ;
  wire [3:3]\NLW_HDL_Counter5_out1_reg[20]_i_3_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \HDL_Counter5_out1[0]_i_1 
       (.I0(\HDL_Counter5_out1[20]_i_4_n_0 ),
        .I1(HDL_Counter5_out1[0]),
        .O(HDL_Counter5_out1_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \HDL_Counter5_out1[10]_i_1 
       (.I0(data0[10]),
        .I1(\HDL_Counter5_out1[20]_i_4_n_0 ),
        .O(HDL_Counter5_out1_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[11]_i_1 
       (.I0(data0[11]),
        .I1(\HDL_Counter5_out1[20]_i_4_n_0 ),
        .O(HDL_Counter5_out1_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \HDL_Counter5_out1[12]_i_1 
       (.I0(data0[12]),
        .I1(\HDL_Counter5_out1[20]_i_4_n_0 ),
        .O(HDL_Counter5_out1_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \HDL_Counter5_out1[13]_i_1 
       (.I0(data0[13]),
        .I1(\HDL_Counter5_out1[20]_i_4_n_0 ),
        .O(HDL_Counter5_out1_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[14]_i_1 
       (.I0(data0[14]),
        .I1(\HDL_Counter5_out1[20]_i_4_n_0 ),
        .O(HDL_Counter5_out1_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \HDL_Counter5_out1[15]_i_1 
       (.I0(data0[15]),
        .I1(\HDL_Counter5_out1[20]_i_4_n_0 ),
        .O(HDL_Counter5_out1_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \HDL_Counter5_out1[16]_i_1 
       (.I0(data0[16]),
        .I1(\HDL_Counter5_out1[20]_i_4_n_0 ),
        .O(HDL_Counter5_out1_0[16]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[17]_i_1 
       (.I0(data0[17]),
        .I1(\HDL_Counter5_out1[20]_i_4_n_0 ),
        .O(HDL_Counter5_out1_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[18]_i_1 
       (.I0(data0[18]),
        .I1(\HDL_Counter5_out1[20]_i_4_n_0 ),
        .O(HDL_Counter5_out1_0[18]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \HDL_Counter5_out1[19]_i_1 
       (.I0(data0[19]),
        .I1(\HDL_Counter5_out1[20]_i_4_n_0 ),
        .O(HDL_Counter5_out1_0[19]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h09)) 
    \HDL_Counter5_out1[1]_i_1 
       (.I0(HDL_Counter5_out1[1]),
        .I1(HDL_Counter5_out1[0]),
        .I2(\HDL_Counter5_out1[20]_i_4_n_0 ),
        .O(HDL_Counter5_out1_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \HDL_Counter5_out1[20]_i_2 
       (.I0(data0[20]),
        .I1(\HDL_Counter5_out1[20]_i_4_n_0 ),
        .O(HDL_Counter5_out1_0[20]));
  LUT5 #(
    .INIT(32'h00000010)) 
    \HDL_Counter5_out1[20]_i_4 
       (.I0(\HDL_Counter5_out1[20]_i_5_n_0 ),
        .I1(\HDL_Counter5_out1[20]_i_6_n_0 ),
        .I2(\HDL_Counter5_out1[20]_i_7_n_0 ),
        .I3(\HDL_Counter5_out1[20]_i_8_n_0 ),
        .I4(\HDL_Counter5_out1[20]_i_9_n_0 ),
        .O(\HDL_Counter5_out1[20]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \HDL_Counter5_out1[20]_i_5 
       (.I0(HDL_Counter5_out1[16]),
        .I1(HDL_Counter5_out1[15]),
        .I2(HDL_Counter5_out1[1]),
        .I3(HDL_Counter5_out1[20]),
        .O(\HDL_Counter5_out1[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \HDL_Counter5_out1[20]_i_6 
       (.I0(HDL_Counter5_out1[2]),
        .I1(HDL_Counter5_out1[17]),
        .I2(HDL_Counter5_out1[3]),
        .I3(HDL_Counter5_out1[4]),
        .O(\HDL_Counter5_out1[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \HDL_Counter5_out1[20]_i_7 
       (.I0(HDL_Counter5_out1[12]),
        .I1(HDL_Counter5_out1[13]),
        .I2(HDL_Counter5_out1[14]),
        .I3(HDL_Counter5_out1[18]),
        .I4(HDL_Counter5_out1[6]),
        .I5(HDL_Counter5_out1[5]),
        .O(\HDL_Counter5_out1[20]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \HDL_Counter5_out1[20]_i_8 
       (.I0(HDL_Counter5_out1[11]),
        .I1(HDL_Counter5_out1[10]),
        .I2(HDL_Counter5_out1[19]),
        .I3(HDL_Counter5_out1[7]),
        .O(\HDL_Counter5_out1[20]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \HDL_Counter5_out1[20]_i_9 
       (.I0(HDL_Counter5_out1[9]),
        .I1(HDL_Counter5_out1[0]),
        .I2(HDL_Counter5_out1[8]),
        .O(\HDL_Counter5_out1[20]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[2]_i_1 
       (.I0(data0[2]),
        .I1(\HDL_Counter5_out1[20]_i_4_n_0 ),
        .O(HDL_Counter5_out1_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[3]_i_1 
       (.I0(data0[3]),
        .I1(\HDL_Counter5_out1[20]_i_4_n_0 ),
        .O(HDL_Counter5_out1_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[4]_i_1 
       (.I0(data0[4]),
        .I1(\HDL_Counter5_out1[20]_i_4_n_0 ),
        .O(HDL_Counter5_out1_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[5]_i_1 
       (.I0(data0[5]),
        .I1(\HDL_Counter5_out1[20]_i_4_n_0 ),
        .O(HDL_Counter5_out1_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[6]_i_1 
       (.I0(data0[6]),
        .I1(\HDL_Counter5_out1[20]_i_4_n_0 ),
        .O(HDL_Counter5_out1_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \HDL_Counter5_out1[7]_i_1 
       (.I0(data0[7]),
        .I1(\HDL_Counter5_out1[20]_i_4_n_0 ),
        .O(HDL_Counter5_out1_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \HDL_Counter5_out1[8]_i_1 
       (.I0(data0[8]),
        .I1(\HDL_Counter5_out1[20]_i_4_n_0 ),
        .O(HDL_Counter5_out1_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \HDL_Counter5_out1[9]_i_1 
       (.I0(data0[9]),
        .I1(\HDL_Counter5_out1[20]_i_4_n_0 ),
        .O(HDL_Counter5_out1_0[9]));
  FDPE \HDL_Counter5_out1_reg[0] 
       (.C(clk),
        .CE(E),
        .D(HDL_Counter5_out1_0[0]),
        .PRE(reset),
        .Q(HDL_Counter5_out1[0]));
  FDPE \HDL_Counter5_out1_reg[10] 
       (.C(clk),
        .CE(E),
        .D(HDL_Counter5_out1_0[10]),
        .PRE(reset),
        .Q(HDL_Counter5_out1[10]));
  FDCE \HDL_Counter5_out1_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(HDL_Counter5_out1_0[11]),
        .Q(HDL_Counter5_out1[11]));
  FDPE \HDL_Counter5_out1_reg[12] 
       (.C(clk),
        .CE(E),
        .D(HDL_Counter5_out1_0[12]),
        .PRE(reset),
        .Q(HDL_Counter5_out1[12]));
  CARRY4 \HDL_Counter5_out1_reg[12]_i_2 
       (.CI(\HDL_Counter5_out1_reg[8]_i_2_n_0 ),
        .CO({\HDL_Counter5_out1_reg[12]_i_2_n_0 ,\HDL_Counter5_out1_reg[12]_i_2_n_1 ,\HDL_Counter5_out1_reg[12]_i_2_n_2 ,\HDL_Counter5_out1_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[12:9]),
        .S(HDL_Counter5_out1[12:9]));
  FDPE \HDL_Counter5_out1_reg[13] 
       (.C(clk),
        .CE(E),
        .D(HDL_Counter5_out1_0[13]),
        .PRE(reset),
        .Q(HDL_Counter5_out1[13]));
  FDCE \HDL_Counter5_out1_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(HDL_Counter5_out1_0[14]),
        .Q(HDL_Counter5_out1[14]));
  FDPE \HDL_Counter5_out1_reg[15] 
       (.C(clk),
        .CE(E),
        .D(HDL_Counter5_out1_0[15]),
        .PRE(reset),
        .Q(HDL_Counter5_out1[15]));
  FDPE \HDL_Counter5_out1_reg[16] 
       (.C(clk),
        .CE(E),
        .D(HDL_Counter5_out1_0[16]),
        .PRE(reset),
        .Q(HDL_Counter5_out1[16]));
  CARRY4 \HDL_Counter5_out1_reg[16]_i_2 
       (.CI(\HDL_Counter5_out1_reg[12]_i_2_n_0 ),
        .CO({\HDL_Counter5_out1_reg[16]_i_2_n_0 ,\HDL_Counter5_out1_reg[16]_i_2_n_1 ,\HDL_Counter5_out1_reg[16]_i_2_n_2 ,\HDL_Counter5_out1_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[16:13]),
        .S(HDL_Counter5_out1[16:13]));
  FDCE \HDL_Counter5_out1_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(HDL_Counter5_out1_0[17]),
        .Q(HDL_Counter5_out1[17]));
  FDCE \HDL_Counter5_out1_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(HDL_Counter5_out1_0[18]),
        .Q(HDL_Counter5_out1[18]));
  FDPE \HDL_Counter5_out1_reg[19] 
       (.C(clk),
        .CE(E),
        .D(HDL_Counter5_out1_0[19]),
        .PRE(reset),
        .Q(HDL_Counter5_out1[19]));
  FDCE \HDL_Counter5_out1_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(HDL_Counter5_out1_0[1]),
        .Q(HDL_Counter5_out1[1]));
  FDPE \HDL_Counter5_out1_reg[20] 
       (.C(clk),
        .CE(E),
        .D(HDL_Counter5_out1_0[20]),
        .PRE(reset),
        .Q(HDL_Counter5_out1[20]));
  CARRY4 \HDL_Counter5_out1_reg[20]_i_3 
       (.CI(\HDL_Counter5_out1_reg[16]_i_2_n_0 ),
        .CO({\NLW_HDL_Counter5_out1_reg[20]_i_3_CO_UNCONNECTED [3],\HDL_Counter5_out1_reg[20]_i_3_n_1 ,\HDL_Counter5_out1_reg[20]_i_3_n_2 ,\HDL_Counter5_out1_reg[20]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[20:17]),
        .S(HDL_Counter5_out1[20:17]));
  FDCE \HDL_Counter5_out1_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(HDL_Counter5_out1_0[2]),
        .Q(HDL_Counter5_out1[2]));
  FDCE \HDL_Counter5_out1_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(HDL_Counter5_out1_0[3]),
        .Q(HDL_Counter5_out1[3]));
  FDCE \HDL_Counter5_out1_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(HDL_Counter5_out1_0[4]),
        .Q(HDL_Counter5_out1[4]));
  FDCE \HDL_Counter5_out1_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(HDL_Counter5_out1_0[5]),
        .Q(HDL_Counter5_out1[5]));
  FDCE \HDL_Counter5_out1_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(HDL_Counter5_out1_0[6]),
        .Q(HDL_Counter5_out1[6]));
  FDPE \HDL_Counter5_out1_reg[7] 
       (.C(clk),
        .CE(E),
        .D(HDL_Counter5_out1_0[7]),
        .PRE(reset),
        .Q(HDL_Counter5_out1[7]));
  FDPE \HDL_Counter5_out1_reg[8] 
       (.C(clk),
        .CE(E),
        .D(HDL_Counter5_out1_0[8]),
        .PRE(reset),
        .Q(HDL_Counter5_out1[8]));
  CARRY4 \HDL_Counter5_out1_reg[8]_i_2 
       (.CI(u_Sin4_n_15),
        .CO({\HDL_Counter5_out1_reg[8]_i_2_n_0 ,\HDL_Counter5_out1_reg[8]_i_2_n_1 ,\HDL_Counter5_out1_reg[8]_i_2_n_2 ,\HDL_Counter5_out1_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S(HDL_Counter5_out1[8:5]));
  FDPE \HDL_Counter5_out1_reg[9] 
       (.C(clk),
        .CE(E),
        .D(HDL_Counter5_out1_0[9]),
        .PRE(reset),
        .Q(HDL_Counter5_out1[9]));
  design_1_audio_core_0_0_Sin4 u_Sin4
       (.CO(u_Sin4_n_15),
        .D(D),
        .DI(DI),
        .\HDL_Counter5_out1_reg[10] ({\z0_p[13]_i_4_n_0 ,\z0_p[13]_i_5_n_0 ,\z0_p[13]_i_6_n_0 }),
        .\HDL_Counter5_out1_reg[13] (\z0_p[17]_i_5_n_0 ),
        .\HDL_Counter5_out1_reg[16] (\HDL_Counter5_out1_reg[16]_0 ),
        .\HDL_Counter5_out1_reg[16]_0 (\z0_p[20]_i_4_n_0 ),
        .\HDL_Counter5_out1_reg[19] (\HDL_Counter5_out1_reg[19]_0 ),
        .\HDL_Counter5_out1_reg[19]_0 (\HDL_Counter5_out1_reg[19]_1 ),
        .HwModeRegister1_reg_reg_c_3(HwModeRegister1_reg_reg_c_3),
        .O(data0[4:2]),
        .Q(HDL_Counter5_out1),
        .S(S),
        .clk(clk),
        .clk_enable(clk_enable),
        .kconst_1(kconst_1),
        .\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0 (\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3 ),
        .reset(reset));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[13]_i_4 
       (.I0(HDL_Counter5_out1[10]),
        .O(\z0_p[13]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[13]_i_5 
       (.I0(HDL_Counter5_out1[9]),
        .O(\z0_p[13]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[13]_i_6 
       (.I0(HDL_Counter5_out1[8]),
        .O(\z0_p[13]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[17]_i_5 
       (.I0(HDL_Counter5_out1[13]),
        .O(\z0_p[17]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[20]_i_4 
       (.I0(HDL_Counter5_out1[16]),
        .O(\z0_p[20]_i_4_n_0 ));
endmodule

(* ORIG_REF_NAME = "audio_core" *) 
module design_1_audio_core_0_0_audio_core
   (clk,
    reset,
    clk_enable,
    note_c6,
    note_d6,
    note_e6,
    note_f6,
    run_drum,
    volume_ctrl,
    ce_out,
    out_PDM);
  input clk;
  input reset;
  input clk_enable;
  input note_c6;
  input note_d6;
  input note_e6;
  input note_f6;
  input run_drum;
  input [7:0]volume_ctrl;
  output ce_out;
  output out_PDM;

  wire \Discrete_Time_Integrator_x_reg[13]_i_10_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[13]_i_11_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[13]_i_12_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[13]_i_13_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[13]_i_14_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[13]_i_15_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[13]_i_16_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[13]_i_17_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[13]_i_18_n_0 ;
  wire \Discrete_Time_Integrator_x_reg[17]_i_9_n_0 ;
  wire \Discrete_Time_Integrator_x_reg_reg[13]_i_7_n_0 ;
  wire \Discrete_Time_Integrator_x_reg_reg[13]_i_7_n_1 ;
  wire \Discrete_Time_Integrator_x_reg_reg[13]_i_7_n_2 ;
  wire \Discrete_Time_Integrator_x_reg_reg[13]_i_7_n_3 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_24_n_0 ;
  wire \Discrete_Time_Integrator_x_reg_reg[1]_i_25_n_0 ;
  wire Gain_out1__0_n_100;
  wire Gain_out1__0_n_101;
  wire Gain_out1__0_n_102;
  wire Gain_out1__0_n_103;
  wire Gain_out1__0_n_104;
  wire Gain_out1__0_n_105;
  wire Gain_out1__0_n_58;
  wire Gain_out1__0_n_59;
  wire Gain_out1__0_n_60;
  wire Gain_out1__0_n_61;
  wire Gain_out1__0_n_62;
  wire Gain_out1__0_n_63;
  wire Gain_out1__0_n_64;
  wire Gain_out1__0_n_65;
  wire Gain_out1__0_n_66;
  wire Gain_out1__0_n_67;
  wire Gain_out1__0_n_68;
  wire Gain_out1__0_n_69;
  wire Gain_out1__0_n_70;
  wire Gain_out1__0_n_71;
  wire Gain_out1__0_n_72;
  wire Gain_out1__0_n_73;
  wire Gain_out1__0_n_74;
  wire Gain_out1__0_n_75;
  wire Gain_out1__0_n_76;
  wire Gain_out1__0_n_77;
  wire Gain_out1__0_n_78;
  wire Gain_out1__0_n_79;
  wire Gain_out1__0_n_80;
  wire Gain_out1__0_n_81;
  wire Gain_out1__0_n_82;
  wire Gain_out1__0_n_83;
  wire Gain_out1__0_n_84;
  wire Gain_out1__0_n_85;
  wire Gain_out1__0_n_86;
  wire Gain_out1__0_n_87;
  wire Gain_out1__0_n_88;
  wire Gain_out1__0_n_89;
  wire Gain_out1__0_n_90;
  wire Gain_out1__0_n_91;
  wire Gain_out1__0_n_92;
  wire Gain_out1__0_n_93;
  wire Gain_out1__0_n_94;
  wire Gain_out1__0_n_95;
  wire Gain_out1__0_n_96;
  wire Gain_out1__0_n_97;
  wire Gain_out1__0_n_98;
  wire Gain_out1__0_n_99;
  wire Gain_out1__1_n_100;
  wire Gain_out1__1_n_101;
  wire Gain_out1__1_n_102;
  wire Gain_out1__1_n_103;
  wire Gain_out1__1_n_104;
  wire Gain_out1__1_n_105;
  wire Gain_out1__1_n_106;
  wire Gain_out1__1_n_107;
  wire Gain_out1__1_n_108;
  wire Gain_out1__1_n_109;
  wire Gain_out1__1_n_110;
  wire Gain_out1__1_n_111;
  wire Gain_out1__1_n_112;
  wire Gain_out1__1_n_113;
  wire Gain_out1__1_n_114;
  wire Gain_out1__1_n_115;
  wire Gain_out1__1_n_116;
  wire Gain_out1__1_n_117;
  wire Gain_out1__1_n_118;
  wire Gain_out1__1_n_119;
  wire Gain_out1__1_n_120;
  wire Gain_out1__1_n_121;
  wire Gain_out1__1_n_122;
  wire Gain_out1__1_n_123;
  wire Gain_out1__1_n_124;
  wire Gain_out1__1_n_125;
  wire Gain_out1__1_n_126;
  wire Gain_out1__1_n_127;
  wire Gain_out1__1_n_128;
  wire Gain_out1__1_n_129;
  wire Gain_out1__1_n_130;
  wire Gain_out1__1_n_131;
  wire Gain_out1__1_n_132;
  wire Gain_out1__1_n_133;
  wire Gain_out1__1_n_134;
  wire Gain_out1__1_n_135;
  wire Gain_out1__1_n_136;
  wire Gain_out1__1_n_137;
  wire Gain_out1__1_n_138;
  wire Gain_out1__1_n_139;
  wire Gain_out1__1_n_140;
  wire Gain_out1__1_n_141;
  wire Gain_out1__1_n_142;
  wire Gain_out1__1_n_143;
  wire Gain_out1__1_n_144;
  wire Gain_out1__1_n_145;
  wire Gain_out1__1_n_146;
  wire Gain_out1__1_n_147;
  wire Gain_out1__1_n_148;
  wire Gain_out1__1_n_149;
  wire Gain_out1__1_n_150;
  wire Gain_out1__1_n_151;
  wire Gain_out1__1_n_152;
  wire Gain_out1__1_n_153;
  wire Gain_out1__1_n_24;
  wire Gain_out1__1_n_25;
  wire Gain_out1__1_n_26;
  wire Gain_out1__1_n_27;
  wire Gain_out1__1_n_28;
  wire Gain_out1__1_n_29;
  wire Gain_out1__1_n_30;
  wire Gain_out1__1_n_31;
  wire Gain_out1__1_n_32;
  wire Gain_out1__1_n_33;
  wire Gain_out1__1_n_34;
  wire Gain_out1__1_n_35;
  wire Gain_out1__1_n_36;
  wire Gain_out1__1_n_37;
  wire Gain_out1__1_n_38;
  wire Gain_out1__1_n_39;
  wire Gain_out1__1_n_40;
  wire Gain_out1__1_n_41;
  wire Gain_out1__1_n_42;
  wire Gain_out1__1_n_43;
  wire Gain_out1__1_n_44;
  wire Gain_out1__1_n_45;
  wire Gain_out1__1_n_46;
  wire Gain_out1__1_n_47;
  wire Gain_out1__1_n_48;
  wire Gain_out1__1_n_49;
  wire Gain_out1__1_n_50;
  wire Gain_out1__1_n_51;
  wire Gain_out1__1_n_52;
  wire Gain_out1__1_n_53;
  wire Gain_out1__1_n_58;
  wire Gain_out1__1_n_59;
  wire Gain_out1__1_n_60;
  wire Gain_out1__1_n_61;
  wire Gain_out1__1_n_62;
  wire Gain_out1__1_n_63;
  wire Gain_out1__1_n_64;
  wire Gain_out1__1_n_65;
  wire Gain_out1__1_n_66;
  wire Gain_out1__1_n_67;
  wire Gain_out1__1_n_68;
  wire Gain_out1__1_n_69;
  wire Gain_out1__1_n_70;
  wire Gain_out1__1_n_71;
  wire Gain_out1__1_n_72;
  wire Gain_out1__1_n_73;
  wire Gain_out1__1_n_74;
  wire Gain_out1__1_n_75;
  wire Gain_out1__1_n_76;
  wire Gain_out1__1_n_77;
  wire Gain_out1__1_n_78;
  wire Gain_out1__1_n_79;
  wire Gain_out1__1_n_80;
  wire Gain_out1__1_n_81;
  wire Gain_out1__1_n_82;
  wire Gain_out1__1_n_83;
  wire Gain_out1__1_n_84;
  wire Gain_out1__1_n_85;
  wire Gain_out1__1_n_86;
  wire Gain_out1__1_n_87;
  wire Gain_out1__1_n_88;
  wire Gain_out1__1_n_89;
  wire Gain_out1__1_n_90;
  wire Gain_out1__1_n_91;
  wire Gain_out1__1_n_92;
  wire Gain_out1__1_n_93;
  wire Gain_out1__1_n_94;
  wire Gain_out1__1_n_95;
  wire Gain_out1__1_n_96;
  wire Gain_out1__1_n_97;
  wire Gain_out1__1_n_98;
  wire Gain_out1__1_n_99;
  wire Gain_out1__2_n_100;
  wire Gain_out1__2_n_101;
  wire Gain_out1__2_n_102;
  wire Gain_out1__2_n_103;
  wire Gain_out1__2_n_104;
  wire Gain_out1__2_n_105;
  wire Gain_out1__2_n_58;
  wire Gain_out1__2_n_59;
  wire Gain_out1__2_n_60;
  wire Gain_out1__2_n_61;
  wire Gain_out1__2_n_62;
  wire Gain_out1__2_n_63;
  wire Gain_out1__2_n_64;
  wire Gain_out1__2_n_65;
  wire Gain_out1__2_n_66;
  wire Gain_out1__2_n_67;
  wire Gain_out1__2_n_68;
  wire Gain_out1__2_n_69;
  wire Gain_out1__2_n_70;
  wire Gain_out1__2_n_71;
  wire Gain_out1__2_n_72;
  wire Gain_out1__2_n_73;
  wire Gain_out1__2_n_74;
  wire Gain_out1__2_n_75;
  wire Gain_out1__2_n_76;
  wire Gain_out1__2_n_77;
  wire Gain_out1__2_n_78;
  wire Gain_out1__2_n_79;
  wire Gain_out1__2_n_80;
  wire Gain_out1__2_n_81;
  wire Gain_out1__2_n_82;
  wire Gain_out1__2_n_83;
  wire Gain_out1__2_n_84;
  wire Gain_out1__2_n_85;
  wire Gain_out1__2_n_86;
  wire Gain_out1__2_n_87;
  wire Gain_out1__2_n_88;
  wire Gain_out1__2_n_89;
  wire Gain_out1__2_n_90;
  wire Gain_out1__2_n_91;
  wire Gain_out1__2_n_92;
  wire Gain_out1__2_n_93;
  wire Gain_out1__2_n_94;
  wire Gain_out1__2_n_95;
  wire Gain_out1__2_n_96;
  wire Gain_out1__2_n_97;
  wire Gain_out1__2_n_98;
  wire Gain_out1__2_n_99;
  wire Gain_out1_n_100;
  wire Gain_out1_n_101;
  wire Gain_out1_n_102;
  wire Gain_out1_n_103;
  wire Gain_out1_n_104;
  wire Gain_out1_n_105;
  wire Gain_out1_n_106;
  wire Gain_out1_n_107;
  wire Gain_out1_n_108;
  wire Gain_out1_n_109;
  wire Gain_out1_n_110;
  wire Gain_out1_n_111;
  wire Gain_out1_n_112;
  wire Gain_out1_n_113;
  wire Gain_out1_n_114;
  wire Gain_out1_n_115;
  wire Gain_out1_n_116;
  wire Gain_out1_n_117;
  wire Gain_out1_n_118;
  wire Gain_out1_n_119;
  wire Gain_out1_n_120;
  wire Gain_out1_n_121;
  wire Gain_out1_n_122;
  wire Gain_out1_n_123;
  wire Gain_out1_n_124;
  wire Gain_out1_n_125;
  wire Gain_out1_n_126;
  wire Gain_out1_n_127;
  wire Gain_out1_n_128;
  wire Gain_out1_n_129;
  wire Gain_out1_n_130;
  wire Gain_out1_n_131;
  wire Gain_out1_n_132;
  wire Gain_out1_n_133;
  wire Gain_out1_n_134;
  wire Gain_out1_n_135;
  wire Gain_out1_n_136;
  wire Gain_out1_n_137;
  wire Gain_out1_n_138;
  wire Gain_out1_n_139;
  wire Gain_out1_n_140;
  wire Gain_out1_n_141;
  wire Gain_out1_n_142;
  wire Gain_out1_n_143;
  wire Gain_out1_n_144;
  wire Gain_out1_n_145;
  wire Gain_out1_n_146;
  wire Gain_out1_n_147;
  wire Gain_out1_n_148;
  wire Gain_out1_n_149;
  wire Gain_out1_n_150;
  wire Gain_out1_n_151;
  wire Gain_out1_n_152;
  wire Gain_out1_n_153;
  wire Gain_out1_n_24;
  wire Gain_out1_n_25;
  wire Gain_out1_n_26;
  wire Gain_out1_n_27;
  wire Gain_out1_n_28;
  wire Gain_out1_n_29;
  wire Gain_out1_n_30;
  wire Gain_out1_n_31;
  wire Gain_out1_n_32;
  wire Gain_out1_n_33;
  wire Gain_out1_n_34;
  wire Gain_out1_n_35;
  wire Gain_out1_n_36;
  wire Gain_out1_n_37;
  wire Gain_out1_n_38;
  wire Gain_out1_n_39;
  wire Gain_out1_n_40;
  wire Gain_out1_n_41;
  wire Gain_out1_n_42;
  wire Gain_out1_n_43;
  wire Gain_out1_n_44;
  wire Gain_out1_n_45;
  wire Gain_out1_n_46;
  wire Gain_out1_n_47;
  wire Gain_out1_n_48;
  wire Gain_out1_n_49;
  wire Gain_out1_n_50;
  wire Gain_out1_n_51;
  wire Gain_out1_n_52;
  wire Gain_out1_n_53;
  wire Gain_out1_n_58;
  wire Gain_out1_n_59;
  wire Gain_out1_n_60;
  wire Gain_out1_n_61;
  wire Gain_out1_n_62;
  wire Gain_out1_n_63;
  wire Gain_out1_n_64;
  wire Gain_out1_n_65;
  wire Gain_out1_n_66;
  wire Gain_out1_n_67;
  wire Gain_out1_n_68;
  wire Gain_out1_n_69;
  wire Gain_out1_n_70;
  wire Gain_out1_n_71;
  wire Gain_out1_n_72;
  wire Gain_out1_n_73;
  wire Gain_out1_n_74;
  wire Gain_out1_n_75;
  wire Gain_out1_n_76;
  wire Gain_out1_n_77;
  wire Gain_out1_n_78;
  wire Gain_out1_n_79;
  wire Gain_out1_n_80;
  wire Gain_out1_n_81;
  wire Gain_out1_n_82;
  wire Gain_out1_n_83;
  wire Gain_out1_n_84;
  wire Gain_out1_n_85;
  wire Gain_out1_n_86;
  wire Gain_out1_n_87;
  wire Gain_out1_n_88;
  wire Gain_out1_n_89;
  wire Gain_out1_n_90;
  wire Gain_out1_n_91;
  wire Gain_out1_n_92;
  wire Gain_out1_n_93;
  wire Gain_out1_n_94;
  wire Gain_out1_n_95;
  wire Gain_out1_n_96;
  wire Gain_out1_n_97;
  wire Gain_out1_n_98;
  wire Gain_out1_n_99;
  wire \HDL_Counter1_out1[10]_i_1_n_0 ;
  wire \HDL_Counter1_out1[11]_i_1_n_0 ;
  wire \HDL_Counter1_out1[12]_i_1_n_0 ;
  wire \HDL_Counter1_out1[12]_i_3_n_0 ;
  wire \HDL_Counter1_out1[12]_i_4_n_0 ;
  wire \HDL_Counter1_out1[13]_i_1_n_0 ;
  wire \HDL_Counter1_out1[14]_i_1_n_0 ;
  wire \HDL_Counter1_out1[15]_i_1_n_0 ;
  wire \HDL_Counter1_out1[16]_i_1_n_0 ;
  wire \HDL_Counter1_out1[16]_i_3_n_0 ;
  wire \HDL_Counter1_out1[17]_i_1_n_0 ;
  wire \HDL_Counter1_out1[18]_i_1_n_0 ;
  wire \HDL_Counter1_out1[19]_i_1_n_0 ;
  wire \HDL_Counter1_out1[1]_i_1_n_0 ;
  wire \HDL_Counter1_out1[20]_i_1_n_0 ;
  wire \HDL_Counter1_out1[21]_i_1_n_0 ;
  wire \HDL_Counter1_out1[22]_i_1_n_0 ;
  wire \HDL_Counter1_out1[23]_i_1_n_0 ;
  wire \HDL_Counter1_out1[24]_i_1_n_0 ;
  wire \HDL_Counter1_out1[25]_i_1_n_0 ;
  wire \HDL_Counter1_out1[26]_i_1_n_0 ;
  wire \HDL_Counter1_out1[27]_i_1_n_0 ;
  wire \HDL_Counter1_out1[28]_i_1_n_0 ;
  wire \HDL_Counter1_out1[29]_i_1_n_0 ;
  wire \HDL_Counter1_out1[2]_i_1_n_0 ;
  wire \HDL_Counter1_out1[30]_i_1_n_0 ;
  wire \HDL_Counter1_out1[31]_i_10_n_0 ;
  wire \HDL_Counter1_out1[31]_i_1_n_0 ;
  wire \HDL_Counter1_out1[31]_i_3_n_0 ;
  wire \HDL_Counter1_out1[31]_i_4_n_0 ;
  wire \HDL_Counter1_out1[31]_i_5_n_0 ;
  wire \HDL_Counter1_out1[31]_i_6_n_0 ;
  wire \HDL_Counter1_out1[31]_i_7_n_0 ;
  wire \HDL_Counter1_out1[31]_i_8_n_0 ;
  wire \HDL_Counter1_out1[31]_i_9_n_0 ;
  wire \HDL_Counter1_out1[3]_i_1_n_0 ;
  wire \HDL_Counter1_out1[4]_i_1_n_0 ;
  wire \HDL_Counter1_out1[4]_i_3_n_0 ;
  wire \HDL_Counter1_out1[5]_i_1_n_0 ;
  wire \HDL_Counter1_out1[6]_i_1_n_0 ;
  wire \HDL_Counter1_out1[7]_i_1_n_0 ;
  wire \HDL_Counter1_out1[8]_i_1_n_0 ;
  wire \HDL_Counter1_out1[8]_i_3_n_0 ;
  wire \HDL_Counter1_out1[8]_i_4_n_0 ;
  wire \HDL_Counter1_out1[8]_i_5_n_0 ;
  wire \HDL_Counter1_out1[9]_i_1_n_0 ;
  wire \HDL_Counter1_out1_reg[12]_i_2_n_0 ;
  wire \HDL_Counter1_out1_reg[12]_i_2_n_1 ;
  wire \HDL_Counter1_out1_reg[12]_i_2_n_2 ;
  wire \HDL_Counter1_out1_reg[12]_i_2_n_3 ;
  wire \HDL_Counter1_out1_reg[12]_i_2_n_4 ;
  wire \HDL_Counter1_out1_reg[12]_i_2_n_5 ;
  wire \HDL_Counter1_out1_reg[12]_i_2_n_6 ;
  wire \HDL_Counter1_out1_reg[12]_i_2_n_7 ;
  wire \HDL_Counter1_out1_reg[16]_i_2_n_0 ;
  wire \HDL_Counter1_out1_reg[16]_i_2_n_1 ;
  wire \HDL_Counter1_out1_reg[16]_i_2_n_2 ;
  wire \HDL_Counter1_out1_reg[16]_i_2_n_3 ;
  wire \HDL_Counter1_out1_reg[16]_i_2_n_4 ;
  wire \HDL_Counter1_out1_reg[16]_i_2_n_5 ;
  wire \HDL_Counter1_out1_reg[16]_i_2_n_6 ;
  wire \HDL_Counter1_out1_reg[16]_i_2_n_7 ;
  wire \HDL_Counter1_out1_reg[20]_i_2_n_0 ;
  wire \HDL_Counter1_out1_reg[20]_i_2_n_1 ;
  wire \HDL_Counter1_out1_reg[20]_i_2_n_2 ;
  wire \HDL_Counter1_out1_reg[20]_i_2_n_3 ;
  wire \HDL_Counter1_out1_reg[20]_i_2_n_4 ;
  wire \HDL_Counter1_out1_reg[20]_i_2_n_5 ;
  wire \HDL_Counter1_out1_reg[20]_i_2_n_6 ;
  wire \HDL_Counter1_out1_reg[20]_i_2_n_7 ;
  wire \HDL_Counter1_out1_reg[24]_i_2_n_0 ;
  wire \HDL_Counter1_out1_reg[24]_i_2_n_1 ;
  wire \HDL_Counter1_out1_reg[24]_i_2_n_2 ;
  wire \HDL_Counter1_out1_reg[24]_i_2_n_3 ;
  wire \HDL_Counter1_out1_reg[24]_i_2_n_4 ;
  wire \HDL_Counter1_out1_reg[24]_i_2_n_5 ;
  wire \HDL_Counter1_out1_reg[24]_i_2_n_6 ;
  wire \HDL_Counter1_out1_reg[24]_i_2_n_7 ;
  wire \HDL_Counter1_out1_reg[28]_i_2_n_0 ;
  wire \HDL_Counter1_out1_reg[28]_i_2_n_1 ;
  wire \HDL_Counter1_out1_reg[28]_i_2_n_2 ;
  wire \HDL_Counter1_out1_reg[28]_i_2_n_3 ;
  wire \HDL_Counter1_out1_reg[28]_i_2_n_4 ;
  wire \HDL_Counter1_out1_reg[28]_i_2_n_5 ;
  wire \HDL_Counter1_out1_reg[28]_i_2_n_6 ;
  wire \HDL_Counter1_out1_reg[28]_i_2_n_7 ;
  wire \HDL_Counter1_out1_reg[31]_i_2_n_2 ;
  wire \HDL_Counter1_out1_reg[31]_i_2_n_3 ;
  wire \HDL_Counter1_out1_reg[31]_i_2_n_5 ;
  wire \HDL_Counter1_out1_reg[31]_i_2_n_6 ;
  wire \HDL_Counter1_out1_reg[31]_i_2_n_7 ;
  wire \HDL_Counter1_out1_reg[4]_i_2_n_0 ;
  wire \HDL_Counter1_out1_reg[4]_i_2_n_1 ;
  wire \HDL_Counter1_out1_reg[4]_i_2_n_2 ;
  wire \HDL_Counter1_out1_reg[4]_i_2_n_3 ;
  wire \HDL_Counter1_out1_reg[4]_i_2_n_4 ;
  wire \HDL_Counter1_out1_reg[4]_i_2_n_5 ;
  wire \HDL_Counter1_out1_reg[4]_i_2_n_6 ;
  wire \HDL_Counter1_out1_reg[4]_i_2_n_7 ;
  wire \HDL_Counter1_out1_reg[8]_i_2_n_0 ;
  wire \HDL_Counter1_out1_reg[8]_i_2_n_1 ;
  wire \HDL_Counter1_out1_reg[8]_i_2_n_2 ;
  wire \HDL_Counter1_out1_reg[8]_i_2_n_3 ;
  wire \HDL_Counter1_out1_reg[8]_i_2_n_4 ;
  wire \HDL_Counter1_out1_reg[8]_i_2_n_5 ;
  wire \HDL_Counter1_out1_reg[8]_i_2_n_6 ;
  wire \HDL_Counter1_out1_reg[8]_i_2_n_7 ;
  wire \HDL_Counter1_out1_reg_n_0_[10] ;
  wire \HDL_Counter1_out1_reg_n_0_[11] ;
  wire \HDL_Counter1_out1_reg_n_0_[12] ;
  wire \HDL_Counter1_out1_reg_n_0_[13] ;
  wire \HDL_Counter1_out1_reg_n_0_[14] ;
  wire \HDL_Counter1_out1_reg_n_0_[15] ;
  wire \HDL_Counter1_out1_reg_n_0_[16] ;
  wire \HDL_Counter1_out1_reg_n_0_[17] ;
  wire \HDL_Counter1_out1_reg_n_0_[18] ;
  wire \HDL_Counter1_out1_reg_n_0_[19] ;
  wire \HDL_Counter1_out1_reg_n_0_[1] ;
  wire \HDL_Counter1_out1_reg_n_0_[20] ;
  wire \HDL_Counter1_out1_reg_n_0_[21] ;
  wire \HDL_Counter1_out1_reg_n_0_[22] ;
  wire \HDL_Counter1_out1_reg_n_0_[23] ;
  wire \HDL_Counter1_out1_reg_n_0_[24] ;
  wire \HDL_Counter1_out1_reg_n_0_[25] ;
  wire \HDL_Counter1_out1_reg_n_0_[26] ;
  wire \HDL_Counter1_out1_reg_n_0_[27] ;
  wire \HDL_Counter1_out1_reg_n_0_[28] ;
  wire \HDL_Counter1_out1_reg_n_0_[29] ;
  wire \HDL_Counter1_out1_reg_n_0_[2] ;
  wire \HDL_Counter1_out1_reg_n_0_[30] ;
  wire \HDL_Counter1_out1_reg_n_0_[31] ;
  wire \HDL_Counter1_out1_reg_n_0_[3] ;
  wire \HDL_Counter1_out1_reg_n_0_[4] ;
  wire \HDL_Counter1_out1_reg_n_0_[5] ;
  wire \HDL_Counter1_out1_reg_n_0_[6] ;
  wire \HDL_Counter1_out1_reg_n_0_[7] ;
  wire \HDL_Counter1_out1_reg_n_0_[8] ;
  wire \HDL_Counter1_out1_reg_n_0_[9] ;
  wire \HDL_Counter2_out1[0]_i_1_n_0 ;
  wire \HDL_Counter2_out1[10]_i_1_n_0 ;
  wire \HDL_Counter2_out1[11]_i_1_n_0 ;
  wire \HDL_Counter2_out1[11]_i_3_n_0 ;
  wire \HDL_Counter2_out1[11]_i_4_n_0 ;
  wire \HDL_Counter2_out1[12]_i_1_n_0 ;
  wire \HDL_Counter2_out1[13]_i_1_n_0 ;
  wire \HDL_Counter2_out1[14]_i_1_n_0 ;
  wire \HDL_Counter2_out1[15]_i_1_n_0 ;
  wire \HDL_Counter2_out1[15]_i_3_n_0 ;
  wire \HDL_Counter2_out1[15]_i_4_n_0 ;
  wire \HDL_Counter2_out1[16]_i_1_n_0 ;
  wire \HDL_Counter2_out1[17]_i_1_n_0 ;
  wire \HDL_Counter2_out1[18]_i_1_n_0 ;
  wire \HDL_Counter2_out1[19]_i_1_n_0 ;
  wire \HDL_Counter2_out1[1]_i_1_n_0 ;
  wire \HDL_Counter2_out1[20]_i_1_n_0 ;
  wire \HDL_Counter2_out1[21]_i_1_n_0 ;
  wire \HDL_Counter2_out1[22]_i_1_n_0 ;
  wire \HDL_Counter2_out1[23]_i_1_n_0 ;
  wire \HDL_Counter2_out1[24]_i_1_n_0 ;
  wire \HDL_Counter2_out1[25]_i_1_n_0 ;
  wire \HDL_Counter2_out1[26]_i_1_n_0 ;
  wire \HDL_Counter2_out1[27]_i_1_n_0 ;
  wire \HDL_Counter2_out1[28]_i_1_n_0 ;
  wire \HDL_Counter2_out1[29]_i_1_n_0 ;
  wire \HDL_Counter2_out1[2]_i_1_n_0 ;
  wire \HDL_Counter2_out1[30]_i_1_n_0 ;
  wire \HDL_Counter2_out1[31]_i_10_n_0 ;
  wire \HDL_Counter2_out1[31]_i_1_n_0 ;
  wire \HDL_Counter2_out1[31]_i_3_n_0 ;
  wire \HDL_Counter2_out1[31]_i_4_n_0 ;
  wire \HDL_Counter2_out1[31]_i_5_n_0 ;
  wire \HDL_Counter2_out1[31]_i_6_n_0 ;
  wire \HDL_Counter2_out1[31]_i_7_n_0 ;
  wire \HDL_Counter2_out1[31]_i_8_n_0 ;
  wire \HDL_Counter2_out1[31]_i_9_n_0 ;
  wire \HDL_Counter2_out1[3]_i_1_n_0 ;
  wire \HDL_Counter2_out1[3]_i_3_n_0 ;
  wire \HDL_Counter2_out1[3]_i_4_n_0 ;
  wire \HDL_Counter2_out1[3]_i_5_n_0 ;
  wire \HDL_Counter2_out1[4]_i_1_n_0 ;
  wire \HDL_Counter2_out1[5]_i_1_n_0 ;
  wire \HDL_Counter2_out1[6]_i_1_n_0 ;
  wire \HDL_Counter2_out1[7]_i_1_n_0 ;
  wire \HDL_Counter2_out1[7]_i_3_n_0 ;
  wire \HDL_Counter2_out1[7]_i_4_n_0 ;
  wire \HDL_Counter2_out1[7]_i_5_n_0 ;
  wire \HDL_Counter2_out1[8]_i_1_n_0 ;
  wire \HDL_Counter2_out1[9]_i_1_n_0 ;
  wire \HDL_Counter2_out1_reg[11]_i_2_n_0 ;
  wire \HDL_Counter2_out1_reg[11]_i_2_n_1 ;
  wire \HDL_Counter2_out1_reg[11]_i_2_n_2 ;
  wire \HDL_Counter2_out1_reg[11]_i_2_n_3 ;
  wire \HDL_Counter2_out1_reg[11]_i_2_n_4 ;
  wire \HDL_Counter2_out1_reg[11]_i_2_n_5 ;
  wire \HDL_Counter2_out1_reg[11]_i_2_n_6 ;
  wire \HDL_Counter2_out1_reg[11]_i_2_n_7 ;
  wire \HDL_Counter2_out1_reg[15]_i_2_n_0 ;
  wire \HDL_Counter2_out1_reg[15]_i_2_n_1 ;
  wire \HDL_Counter2_out1_reg[15]_i_2_n_2 ;
  wire \HDL_Counter2_out1_reg[15]_i_2_n_3 ;
  wire \HDL_Counter2_out1_reg[15]_i_2_n_4 ;
  wire \HDL_Counter2_out1_reg[15]_i_2_n_5 ;
  wire \HDL_Counter2_out1_reg[15]_i_2_n_6 ;
  wire \HDL_Counter2_out1_reg[15]_i_2_n_7 ;
  wire \HDL_Counter2_out1_reg[19]_i_2_n_0 ;
  wire \HDL_Counter2_out1_reg[19]_i_2_n_1 ;
  wire \HDL_Counter2_out1_reg[19]_i_2_n_2 ;
  wire \HDL_Counter2_out1_reg[19]_i_2_n_3 ;
  wire \HDL_Counter2_out1_reg[19]_i_2_n_4 ;
  wire \HDL_Counter2_out1_reg[19]_i_2_n_5 ;
  wire \HDL_Counter2_out1_reg[19]_i_2_n_6 ;
  wire \HDL_Counter2_out1_reg[19]_i_2_n_7 ;
  wire \HDL_Counter2_out1_reg[23]_i_2_n_0 ;
  wire \HDL_Counter2_out1_reg[23]_i_2_n_1 ;
  wire \HDL_Counter2_out1_reg[23]_i_2_n_2 ;
  wire \HDL_Counter2_out1_reg[23]_i_2_n_3 ;
  wire \HDL_Counter2_out1_reg[23]_i_2_n_4 ;
  wire \HDL_Counter2_out1_reg[23]_i_2_n_5 ;
  wire \HDL_Counter2_out1_reg[23]_i_2_n_6 ;
  wire \HDL_Counter2_out1_reg[23]_i_2_n_7 ;
  wire \HDL_Counter2_out1_reg[27]_i_2_n_0 ;
  wire \HDL_Counter2_out1_reg[27]_i_2_n_1 ;
  wire \HDL_Counter2_out1_reg[27]_i_2_n_2 ;
  wire \HDL_Counter2_out1_reg[27]_i_2_n_3 ;
  wire \HDL_Counter2_out1_reg[27]_i_2_n_4 ;
  wire \HDL_Counter2_out1_reg[27]_i_2_n_5 ;
  wire \HDL_Counter2_out1_reg[27]_i_2_n_6 ;
  wire \HDL_Counter2_out1_reg[27]_i_2_n_7 ;
  wire \HDL_Counter2_out1_reg[31]_i_2_n_1 ;
  wire \HDL_Counter2_out1_reg[31]_i_2_n_2 ;
  wire \HDL_Counter2_out1_reg[31]_i_2_n_3 ;
  wire \HDL_Counter2_out1_reg[31]_i_2_n_4 ;
  wire \HDL_Counter2_out1_reg[31]_i_2_n_5 ;
  wire \HDL_Counter2_out1_reg[31]_i_2_n_6 ;
  wire \HDL_Counter2_out1_reg[31]_i_2_n_7 ;
  wire \HDL_Counter2_out1_reg[3]_i_2_n_0 ;
  wire \HDL_Counter2_out1_reg[3]_i_2_n_1 ;
  wire \HDL_Counter2_out1_reg[3]_i_2_n_2 ;
  wire \HDL_Counter2_out1_reg[3]_i_2_n_3 ;
  wire \HDL_Counter2_out1_reg[3]_i_2_n_4 ;
  wire \HDL_Counter2_out1_reg[3]_i_2_n_5 ;
  wire \HDL_Counter2_out1_reg[3]_i_2_n_6 ;
  wire \HDL_Counter2_out1_reg[3]_i_2_n_7 ;
  wire \HDL_Counter2_out1_reg[7]_i_2_n_0 ;
  wire \HDL_Counter2_out1_reg[7]_i_2_n_1 ;
  wire \HDL_Counter2_out1_reg[7]_i_2_n_2 ;
  wire \HDL_Counter2_out1_reg[7]_i_2_n_3 ;
  wire \HDL_Counter2_out1_reg[7]_i_2_n_4 ;
  wire \HDL_Counter2_out1_reg[7]_i_2_n_5 ;
  wire \HDL_Counter2_out1_reg[7]_i_2_n_6 ;
  wire \HDL_Counter2_out1_reg[7]_i_2_n_7 ;
  wire \HDL_Counter2_out1_reg_n_0_[0] ;
  wire \HDL_Counter2_out1_reg_n_0_[10] ;
  wire \HDL_Counter2_out1_reg_n_0_[11] ;
  wire \HDL_Counter2_out1_reg_n_0_[12] ;
  wire \HDL_Counter2_out1_reg_n_0_[13] ;
  wire \HDL_Counter2_out1_reg_n_0_[14] ;
  wire \HDL_Counter2_out1_reg_n_0_[15] ;
  wire \HDL_Counter2_out1_reg_n_0_[16] ;
  wire \HDL_Counter2_out1_reg_n_0_[17] ;
  wire \HDL_Counter2_out1_reg_n_0_[18] ;
  wire \HDL_Counter2_out1_reg_n_0_[19] ;
  wire \HDL_Counter2_out1_reg_n_0_[1] ;
  wire \HDL_Counter2_out1_reg_n_0_[20] ;
  wire \HDL_Counter2_out1_reg_n_0_[21] ;
  wire \HDL_Counter2_out1_reg_n_0_[22] ;
  wire \HDL_Counter2_out1_reg_n_0_[23] ;
  wire \HDL_Counter2_out1_reg_n_0_[24] ;
  wire \HDL_Counter2_out1_reg_n_0_[25] ;
  wire \HDL_Counter2_out1_reg_n_0_[26] ;
  wire \HDL_Counter2_out1_reg_n_0_[27] ;
  wire \HDL_Counter2_out1_reg_n_0_[28] ;
  wire \HDL_Counter2_out1_reg_n_0_[29] ;
  wire \HDL_Counter2_out1_reg_n_0_[2] ;
  wire \HDL_Counter2_out1_reg_n_0_[30] ;
  wire \HDL_Counter2_out1_reg_n_0_[31] ;
  wire \HDL_Counter2_out1_reg_n_0_[3] ;
  wire \HDL_Counter2_out1_reg_n_0_[4] ;
  wire \HDL_Counter2_out1_reg_n_0_[5] ;
  wire \HDL_Counter2_out1_reg_n_0_[6] ;
  wire \HDL_Counter2_out1_reg_n_0_[7] ;
  wire \HDL_Counter2_out1_reg_n_0_[8] ;
  wire \HDL_Counter2_out1_reg_n_0_[9] ;
  wire \HDL_Counter3_out1[0]_i_1_n_0 ;
  wire \HDL_Counter3_out1[10]_i_1_n_0 ;
  wire \HDL_Counter3_out1[11]_i_1_n_0 ;
  wire \HDL_Counter3_out1[12]_i_1_n_0 ;
  wire \HDL_Counter3_out1[12]_i_3_n_0 ;
  wire \HDL_Counter3_out1[12]_i_4_n_0 ;
  wire \HDL_Counter3_out1[12]_i_5_n_0 ;
  wire \HDL_Counter3_out1[13]_i_1_n_0 ;
  wire \HDL_Counter3_out1[14]_i_1_n_0 ;
  wire \HDL_Counter3_out1[15]_i_1_n_0 ;
  wire \HDL_Counter3_out1[16]_i_1_n_0 ;
  wire \HDL_Counter3_out1[16]_i_3_n_0 ;
  wire \HDL_Counter3_out1[17]_i_1_n_0 ;
  wire \HDL_Counter3_out1[18]_i_1_n_0 ;
  wire \HDL_Counter3_out1[19]_i_1_n_0 ;
  wire \HDL_Counter3_out1[1]_i_1_n_0 ;
  wire \HDL_Counter3_out1[20]_i_1_n_0 ;
  wire \HDL_Counter3_out1[21]_i_1_n_0 ;
  wire \HDL_Counter3_out1[22]_i_1_n_0 ;
  wire \HDL_Counter3_out1[23]_i_1_n_0 ;
  wire \HDL_Counter3_out1[24]_i_1_n_0 ;
  wire \HDL_Counter3_out1[25]_i_1_n_0 ;
  wire \HDL_Counter3_out1[26]_i_1_n_0 ;
  wire \HDL_Counter3_out1[27]_i_1_n_0 ;
  wire \HDL_Counter3_out1[28]_i_1_n_0 ;
  wire \HDL_Counter3_out1[29]_i_1_n_0 ;
  wire \HDL_Counter3_out1[2]_i_1_n_0 ;
  wire \HDL_Counter3_out1[30]_i_1_n_0 ;
  wire \HDL_Counter3_out1[31]_i_10_n_0 ;
  wire \HDL_Counter3_out1[31]_i_1_n_0 ;
  wire \HDL_Counter3_out1[31]_i_3_n_0 ;
  wire \HDL_Counter3_out1[31]_i_4_n_0 ;
  wire \HDL_Counter3_out1[31]_i_5_n_0 ;
  wire \HDL_Counter3_out1[31]_i_6_n_0 ;
  wire \HDL_Counter3_out1[31]_i_7_n_0 ;
  wire \HDL_Counter3_out1[31]_i_8_n_0 ;
  wire \HDL_Counter3_out1[31]_i_9_n_0 ;
  wire \HDL_Counter3_out1[3]_i_1_n_0 ;
  wire \HDL_Counter3_out1[4]_i_1_n_0 ;
  wire \HDL_Counter3_out1[4]_i_3_n_0 ;
  wire \HDL_Counter3_out1[5]_i_1_n_0 ;
  wire \HDL_Counter3_out1[6]_i_1_n_0 ;
  wire \HDL_Counter3_out1[7]_i_1_n_0 ;
  wire \HDL_Counter3_out1[8]_i_1_n_0 ;
  wire \HDL_Counter3_out1[9]_i_1_n_0 ;
  wire \HDL_Counter3_out1_reg[12]_i_2_n_0 ;
  wire \HDL_Counter3_out1_reg[12]_i_2_n_1 ;
  wire \HDL_Counter3_out1_reg[12]_i_2_n_2 ;
  wire \HDL_Counter3_out1_reg[12]_i_2_n_3 ;
  wire \HDL_Counter3_out1_reg[12]_i_2_n_4 ;
  wire \HDL_Counter3_out1_reg[12]_i_2_n_5 ;
  wire \HDL_Counter3_out1_reg[12]_i_2_n_6 ;
  wire \HDL_Counter3_out1_reg[12]_i_2_n_7 ;
  wire \HDL_Counter3_out1_reg[16]_i_2_n_0 ;
  wire \HDL_Counter3_out1_reg[16]_i_2_n_1 ;
  wire \HDL_Counter3_out1_reg[16]_i_2_n_2 ;
  wire \HDL_Counter3_out1_reg[16]_i_2_n_3 ;
  wire \HDL_Counter3_out1_reg[16]_i_2_n_4 ;
  wire \HDL_Counter3_out1_reg[16]_i_2_n_5 ;
  wire \HDL_Counter3_out1_reg[16]_i_2_n_6 ;
  wire \HDL_Counter3_out1_reg[16]_i_2_n_7 ;
  wire \HDL_Counter3_out1_reg[20]_i_2_n_0 ;
  wire \HDL_Counter3_out1_reg[20]_i_2_n_1 ;
  wire \HDL_Counter3_out1_reg[20]_i_2_n_2 ;
  wire \HDL_Counter3_out1_reg[20]_i_2_n_3 ;
  wire \HDL_Counter3_out1_reg[20]_i_2_n_4 ;
  wire \HDL_Counter3_out1_reg[20]_i_2_n_5 ;
  wire \HDL_Counter3_out1_reg[20]_i_2_n_6 ;
  wire \HDL_Counter3_out1_reg[20]_i_2_n_7 ;
  wire \HDL_Counter3_out1_reg[24]_i_2_n_0 ;
  wire \HDL_Counter3_out1_reg[24]_i_2_n_1 ;
  wire \HDL_Counter3_out1_reg[24]_i_2_n_2 ;
  wire \HDL_Counter3_out1_reg[24]_i_2_n_3 ;
  wire \HDL_Counter3_out1_reg[24]_i_2_n_4 ;
  wire \HDL_Counter3_out1_reg[24]_i_2_n_5 ;
  wire \HDL_Counter3_out1_reg[24]_i_2_n_6 ;
  wire \HDL_Counter3_out1_reg[24]_i_2_n_7 ;
  wire \HDL_Counter3_out1_reg[28]_i_2_n_0 ;
  wire \HDL_Counter3_out1_reg[28]_i_2_n_1 ;
  wire \HDL_Counter3_out1_reg[28]_i_2_n_2 ;
  wire \HDL_Counter3_out1_reg[28]_i_2_n_3 ;
  wire \HDL_Counter3_out1_reg[28]_i_2_n_4 ;
  wire \HDL_Counter3_out1_reg[28]_i_2_n_5 ;
  wire \HDL_Counter3_out1_reg[28]_i_2_n_6 ;
  wire \HDL_Counter3_out1_reg[28]_i_2_n_7 ;
  wire \HDL_Counter3_out1_reg[31]_i_2_n_2 ;
  wire \HDL_Counter3_out1_reg[31]_i_2_n_3 ;
  wire \HDL_Counter3_out1_reg[31]_i_2_n_5 ;
  wire \HDL_Counter3_out1_reg[31]_i_2_n_6 ;
  wire \HDL_Counter3_out1_reg[31]_i_2_n_7 ;
  wire \HDL_Counter3_out1_reg[4]_i_2_n_0 ;
  wire \HDL_Counter3_out1_reg[4]_i_2_n_1 ;
  wire \HDL_Counter3_out1_reg[4]_i_2_n_2 ;
  wire \HDL_Counter3_out1_reg[4]_i_2_n_3 ;
  wire \HDL_Counter3_out1_reg[4]_i_2_n_4 ;
  wire \HDL_Counter3_out1_reg[4]_i_2_n_5 ;
  wire \HDL_Counter3_out1_reg[4]_i_2_n_6 ;
  wire \HDL_Counter3_out1_reg[4]_i_2_n_7 ;
  wire \HDL_Counter3_out1_reg[8]_i_2_n_0 ;
  wire \HDL_Counter3_out1_reg[8]_i_2_n_1 ;
  wire \HDL_Counter3_out1_reg[8]_i_2_n_2 ;
  wire \HDL_Counter3_out1_reg[8]_i_2_n_3 ;
  wire \HDL_Counter3_out1_reg[8]_i_2_n_4 ;
  wire \HDL_Counter3_out1_reg[8]_i_2_n_5 ;
  wire \HDL_Counter3_out1_reg[8]_i_2_n_6 ;
  wire \HDL_Counter3_out1_reg[8]_i_2_n_7 ;
  wire \HDL_Counter3_out1_reg_n_0_[0] ;
  wire \HDL_Counter3_out1_reg_n_0_[10] ;
  wire \HDL_Counter3_out1_reg_n_0_[11] ;
  wire \HDL_Counter3_out1_reg_n_0_[12] ;
  wire \HDL_Counter3_out1_reg_n_0_[13] ;
  wire \HDL_Counter3_out1_reg_n_0_[14] ;
  wire \HDL_Counter3_out1_reg_n_0_[15] ;
  wire \HDL_Counter3_out1_reg_n_0_[16] ;
  wire \HDL_Counter3_out1_reg_n_0_[17] ;
  wire \HDL_Counter3_out1_reg_n_0_[18] ;
  wire \HDL_Counter3_out1_reg_n_0_[19] ;
  wire \HDL_Counter3_out1_reg_n_0_[1] ;
  wire \HDL_Counter3_out1_reg_n_0_[20] ;
  wire \HDL_Counter3_out1_reg_n_0_[21] ;
  wire \HDL_Counter3_out1_reg_n_0_[22] ;
  wire \HDL_Counter3_out1_reg_n_0_[23] ;
  wire \HDL_Counter3_out1_reg_n_0_[24] ;
  wire \HDL_Counter3_out1_reg_n_0_[25] ;
  wire \HDL_Counter3_out1_reg_n_0_[26] ;
  wire \HDL_Counter3_out1_reg_n_0_[27] ;
  wire \HDL_Counter3_out1_reg_n_0_[28] ;
  wire \HDL_Counter3_out1_reg_n_0_[29] ;
  wire \HDL_Counter3_out1_reg_n_0_[2] ;
  wire \HDL_Counter3_out1_reg_n_0_[30] ;
  wire \HDL_Counter3_out1_reg_n_0_[31] ;
  wire \HDL_Counter3_out1_reg_n_0_[3] ;
  wire \HDL_Counter3_out1_reg_n_0_[4] ;
  wire \HDL_Counter3_out1_reg_n_0_[5] ;
  wire \HDL_Counter3_out1_reg_n_0_[6] ;
  wire \HDL_Counter3_out1_reg_n_0_[7] ;
  wire \HDL_Counter3_out1_reg_n_0_[8] ;
  wire \HDL_Counter3_out1_reg_n_0_[9] ;
  wire \HDL_Counter4_out1[0]_i_1_n_0 ;
  wire \HDL_Counter4_out1[10]_i_1_n_0 ;
  wire \HDL_Counter4_out1[11]_i_1_n_0 ;
  wire \HDL_Counter4_out1[12]_i_1_n_0 ;
  wire \HDL_Counter4_out1[12]_i_3_n_0 ;
  wire \HDL_Counter4_out1[13]_i_1_n_0 ;
  wire \HDL_Counter4_out1[14]_i_1_n_0 ;
  wire \HDL_Counter4_out1[15]_i_1_n_0 ;
  wire \HDL_Counter4_out1[16]_i_1_n_0 ;
  wire \HDL_Counter4_out1[16]_i_3_n_0 ;
  wire \HDL_Counter4_out1[17]_i_1_n_0 ;
  wire \HDL_Counter4_out1[18]_i_1_n_0 ;
  wire \HDL_Counter4_out1[19]_i_1_n_0 ;
  wire \HDL_Counter4_out1[1]_i_1_n_0 ;
  wire \HDL_Counter4_out1[20]_i_1_n_0 ;
  wire \HDL_Counter4_out1[21]_i_1_n_0 ;
  wire \HDL_Counter4_out1[22]_i_1_n_0 ;
  wire \HDL_Counter4_out1[23]_i_1_n_0 ;
  wire \HDL_Counter4_out1[24]_i_1_n_0 ;
  wire \HDL_Counter4_out1[25]_i_1_n_0 ;
  wire \HDL_Counter4_out1[26]_i_1_n_0 ;
  wire \HDL_Counter4_out1[27]_i_1_n_0 ;
  wire \HDL_Counter4_out1[28]_i_1_n_0 ;
  wire \HDL_Counter4_out1[29]_i_1_n_0 ;
  wire \HDL_Counter4_out1[2]_i_1_n_0 ;
  wire \HDL_Counter4_out1[30]_i_1_n_0 ;
  wire \HDL_Counter4_out1[31]_i_10_n_0 ;
  wire \HDL_Counter4_out1[31]_i_1_n_0 ;
  wire \HDL_Counter4_out1[31]_i_3_n_0 ;
  wire \HDL_Counter4_out1[31]_i_4_n_0 ;
  wire \HDL_Counter4_out1[31]_i_5_n_0 ;
  wire \HDL_Counter4_out1[31]_i_6_n_0 ;
  wire \HDL_Counter4_out1[31]_i_7_n_0 ;
  wire \HDL_Counter4_out1[31]_i_8_n_0 ;
  wire \HDL_Counter4_out1[31]_i_9_n_0 ;
  wire \HDL_Counter4_out1[3]_i_1_n_0 ;
  wire \HDL_Counter4_out1[4]_i_1_n_0 ;
  wire \HDL_Counter4_out1[4]_i_3_n_0 ;
  wire \HDL_Counter4_out1[4]_i_4_n_0 ;
  wire \HDL_Counter4_out1[5]_i_1_n_0 ;
  wire \HDL_Counter4_out1[6]_i_1_n_0 ;
  wire \HDL_Counter4_out1[7]_i_1_n_0 ;
  wire \HDL_Counter4_out1[8]_i_1_n_0 ;
  wire \HDL_Counter4_out1[8]_i_3_n_0 ;
  wire \HDL_Counter4_out1[8]_i_4_n_0 ;
  wire \HDL_Counter4_out1[8]_i_5_n_0 ;
  wire \HDL_Counter4_out1[9]_i_1_n_0 ;
  wire \HDL_Counter4_out1_reg[12]_i_2_n_0 ;
  wire \HDL_Counter4_out1_reg[12]_i_2_n_1 ;
  wire \HDL_Counter4_out1_reg[12]_i_2_n_2 ;
  wire \HDL_Counter4_out1_reg[12]_i_2_n_3 ;
  wire \HDL_Counter4_out1_reg[16]_i_2_n_0 ;
  wire \HDL_Counter4_out1_reg[16]_i_2_n_1 ;
  wire \HDL_Counter4_out1_reg[16]_i_2_n_2 ;
  wire \HDL_Counter4_out1_reg[16]_i_2_n_3 ;
  wire \HDL_Counter4_out1_reg[20]_i_2_n_0 ;
  wire \HDL_Counter4_out1_reg[20]_i_2_n_1 ;
  wire \HDL_Counter4_out1_reg[20]_i_2_n_2 ;
  wire \HDL_Counter4_out1_reg[20]_i_2_n_3 ;
  wire \HDL_Counter4_out1_reg[24]_i_2_n_0 ;
  wire \HDL_Counter4_out1_reg[24]_i_2_n_1 ;
  wire \HDL_Counter4_out1_reg[24]_i_2_n_2 ;
  wire \HDL_Counter4_out1_reg[24]_i_2_n_3 ;
  wire \HDL_Counter4_out1_reg[28]_i_2_n_0 ;
  wire \HDL_Counter4_out1_reg[28]_i_2_n_1 ;
  wire \HDL_Counter4_out1_reg[28]_i_2_n_2 ;
  wire \HDL_Counter4_out1_reg[28]_i_2_n_3 ;
  wire \HDL_Counter4_out1_reg[31]_i_2_n_2 ;
  wire \HDL_Counter4_out1_reg[31]_i_2_n_3 ;
  wire \HDL_Counter4_out1_reg[4]_i_2_n_0 ;
  wire \HDL_Counter4_out1_reg[4]_i_2_n_1 ;
  wire \HDL_Counter4_out1_reg[4]_i_2_n_2 ;
  wire \HDL_Counter4_out1_reg[4]_i_2_n_3 ;
  wire \HDL_Counter4_out1_reg[8]_i_2_n_0 ;
  wire \HDL_Counter4_out1_reg[8]_i_2_n_1 ;
  wire \HDL_Counter4_out1_reg[8]_i_2_n_2 ;
  wire \HDL_Counter4_out1_reg[8]_i_2_n_3 ;
  wire \HDL_Counter4_out1_reg_n_0_[0] ;
  wire \HDL_Counter4_out1_reg_n_0_[10] ;
  wire \HDL_Counter4_out1_reg_n_0_[11] ;
  wire \HDL_Counter4_out1_reg_n_0_[12] ;
  wire \HDL_Counter4_out1_reg_n_0_[13] ;
  wire \HDL_Counter4_out1_reg_n_0_[14] ;
  wire \HDL_Counter4_out1_reg_n_0_[15] ;
  wire \HDL_Counter4_out1_reg_n_0_[16] ;
  wire \HDL_Counter4_out1_reg_n_0_[17] ;
  wire \HDL_Counter4_out1_reg_n_0_[18] ;
  wire \HDL_Counter4_out1_reg_n_0_[19] ;
  wire \HDL_Counter4_out1_reg_n_0_[1] ;
  wire \HDL_Counter4_out1_reg_n_0_[20] ;
  wire \HDL_Counter4_out1_reg_n_0_[21] ;
  wire \HDL_Counter4_out1_reg_n_0_[22] ;
  wire \HDL_Counter4_out1_reg_n_0_[23] ;
  wire \HDL_Counter4_out1_reg_n_0_[24] ;
  wire \HDL_Counter4_out1_reg_n_0_[25] ;
  wire \HDL_Counter4_out1_reg_n_0_[26] ;
  wire \HDL_Counter4_out1_reg_n_0_[27] ;
  wire \HDL_Counter4_out1_reg_n_0_[28] ;
  wire \HDL_Counter4_out1_reg_n_0_[29] ;
  wire \HDL_Counter4_out1_reg_n_0_[2] ;
  wire \HDL_Counter4_out1_reg_n_0_[30] ;
  wire \HDL_Counter4_out1_reg_n_0_[31] ;
  wire \HDL_Counter4_out1_reg_n_0_[3] ;
  wire \HDL_Counter4_out1_reg_n_0_[4] ;
  wire \HDL_Counter4_out1_reg_n_0_[5] ;
  wire \HDL_Counter4_out1_reg_n_0_[6] ;
  wire \HDL_Counter4_out1_reg_n_0_[7] ;
  wire \HDL_Counter4_out1_reg_n_0_[8] ;
  wire \HDL_Counter4_out1_reg_n_0_[9] ;
  wire \HwModeRegister1_reg_reg[10][0]_srl11_HwModeRegister1_reg_reg_c_9_n_0 ;
  wire \HwModeRegister1_reg_reg[10][1]_srl11_HwModeRegister1_reg_reg_c_9_n_0 ;
  wire \HwModeRegister1_reg_reg[10][2]_srl11_HwModeRegister1_reg_reg_c_9_n_0 ;
  wire \HwModeRegister1_reg_reg[10][3]_srl11_HwModeRegister1_reg_reg_c_9_n_0 ;
  wire \HwModeRegister1_reg_reg[10][4]_srl11_HwModeRegister1_reg_reg_c_9_n_0 ;
  wire \HwModeRegister1_reg_reg[10][5]_srl11_HwModeRegister1_reg_reg_c_9_n_0 ;
  wire \HwModeRegister1_reg_reg[10][6]_srl11_HwModeRegister1_reg_reg_c_9_n_0 ;
  wire \HwModeRegister1_reg_reg[10][7]_srl11_HwModeRegister1_reg_reg_c_9_n_0 ;
  wire \HwModeRegister1_reg_reg[11][0]_HwModeRegister1_reg_reg_c_10_n_0 ;
  wire \HwModeRegister1_reg_reg[11][1]_HwModeRegister1_reg_reg_c_10_n_0 ;
  wire \HwModeRegister1_reg_reg[11][2]_HwModeRegister1_reg_reg_c_10_n_0 ;
  wire \HwModeRegister1_reg_reg[11][3]_HwModeRegister1_reg_reg_c_10_n_0 ;
  wire \HwModeRegister1_reg_reg[11][4]_HwModeRegister1_reg_reg_c_10_n_0 ;
  wire \HwModeRegister1_reg_reg[11][5]_HwModeRegister1_reg_reg_c_10_n_0 ;
  wire \HwModeRegister1_reg_reg[11][6]_HwModeRegister1_reg_reg_c_10_n_0 ;
  wire \HwModeRegister1_reg_reg[11][7]_HwModeRegister1_reg_reg_c_10_n_0 ;
  wire [7:0]\HwModeRegister1_reg_reg[12] ;
  wire HwModeRegister1_reg_reg_c_0_n_0;
  wire HwModeRegister1_reg_reg_c_10_n_0;
  wire HwModeRegister1_reg_reg_c_1_n_0;
  wire HwModeRegister1_reg_reg_c_2_n_0;
  wire HwModeRegister1_reg_reg_c_3_n_0;
  wire HwModeRegister1_reg_reg_c_4_n_0;
  wire HwModeRegister1_reg_reg_c_5_n_0;
  wire HwModeRegister1_reg_reg_c_6_n_0;
  wire HwModeRegister1_reg_reg_c_7_n_0;
  wire HwModeRegister1_reg_reg_c_8_n_0;
  wire HwModeRegister1_reg_reg_c_9_n_0;
  wire HwModeRegister1_reg_reg_c_n_0;
  wire HwModeRegister1_reg_reg_gate__0_n_0;
  wire HwModeRegister1_reg_reg_gate__1_n_0;
  wire HwModeRegister1_reg_reg_gate__2_n_0;
  wire HwModeRegister1_reg_reg_gate__3_n_0;
  wire HwModeRegister1_reg_reg_gate__4_n_0;
  wire HwModeRegister1_reg_reg_gate__5_n_0;
  wire HwModeRegister1_reg_reg_gate__6_n_0;
  wire HwModeRegister1_reg_reg_gate_n_0;
  wire \HwModeRegister_reg[1][19]_i_2_n_0 ;
  wire \HwModeRegister_reg[1][19]_i_3_n_0 ;
  wire \HwModeRegister_reg[1][19]_i_4_n_0 ;
  wire \HwModeRegister_reg[1][19]_i_5_n_0 ;
  wire \HwModeRegister_reg[1][19]_i_6_n_0 ;
  wire \HwModeRegister_reg[1][19]_i_7_n_0 ;
  wire \HwModeRegister_reg[1][23]_i_2_n_0 ;
  wire \HwModeRegister_reg[1][23]_i_3_n_0 ;
  wire \HwModeRegister_reg[1][23]_i_4_n_0 ;
  wire \HwModeRegister_reg[1][23]_i_5_n_0 ;
  wire \HwModeRegister_reg[1][23]_i_6_n_0 ;
  wire \HwModeRegister_reg[1][23]_i_7_n_0 ;
  wire \HwModeRegister_reg[1][23]_i_8_n_0 ;
  wire \HwModeRegister_reg[1][23]_i_9_n_0 ;
  wire \HwModeRegister_reg[1][27]_i_2_n_0 ;
  wire \HwModeRegister_reg[1][27]_i_3_n_0 ;
  wire \HwModeRegister_reg[1][27]_i_4_n_0 ;
  wire \HwModeRegister_reg[1][27]_i_5_n_0 ;
  wire \HwModeRegister_reg[1][27]_i_6_n_0 ;
  wire \HwModeRegister_reg[1][27]_i_7_n_0 ;
  wire \HwModeRegister_reg[1][27]_i_8_n_0 ;
  wire \HwModeRegister_reg[1][27]_i_9_n_0 ;
  wire \HwModeRegister_reg[1][31]_i_2_n_0 ;
  wire \HwModeRegister_reg[1][31]_i_3_n_0 ;
  wire \HwModeRegister_reg[1][31]_i_4_n_0 ;
  wire \HwModeRegister_reg[1][31]_i_5_n_0 ;
  wire \HwModeRegister_reg[1][31]_i_6_n_0 ;
  wire \HwModeRegister_reg[1][31]_i_7_n_0 ;
  wire \HwModeRegister_reg[1][31]_i_8_n_0 ;
  wire \HwModeRegister_reg[1][31]_i_9_n_0 ;
  wire \HwModeRegister_reg[1][35]_i_2_n_0 ;
  wire \HwModeRegister_reg[1][35]_i_3_n_0 ;
  wire \HwModeRegister_reg[1][35]_i_4_n_0 ;
  wire \HwModeRegister_reg[1][35]_i_5_n_0 ;
  wire \HwModeRegister_reg[1][35]_i_6_n_0 ;
  wire \HwModeRegister_reg[1][35]_i_7_n_0 ;
  wire \HwModeRegister_reg[1][35]_i_8_n_0 ;
  wire \HwModeRegister_reg[1][35]_i_9_n_0 ;
  wire \HwModeRegister_reg[1][39]_i_2_n_0 ;
  wire \HwModeRegister_reg[1][39]_i_3_n_0 ;
  wire \HwModeRegister_reg[1][39]_i_4_n_0 ;
  wire \HwModeRegister_reg[1][39]_i_5_n_0 ;
  wire \HwModeRegister_reg[1][39]_i_6_n_0 ;
  wire \HwModeRegister_reg[1][39]_i_7_n_0 ;
  wire \HwModeRegister_reg[1][39]_i_8_n_0 ;
  wire \HwModeRegister_reg[1][39]_i_9_n_0 ;
  wire \HwModeRegister_reg[1][43]_i_2_n_0 ;
  wire \HwModeRegister_reg[1][43]_i_3_n_0 ;
  wire \HwModeRegister_reg[1][43]_i_4_n_0 ;
  wire \HwModeRegister_reg[1][43]_i_5_n_0 ;
  wire \HwModeRegister_reg[1][43]_i_6_n_0 ;
  wire \HwModeRegister_reg[1][43]_i_7_n_0 ;
  wire \HwModeRegister_reg[1][43]_i_8_n_0 ;
  wire \HwModeRegister_reg[1][43]_i_9_n_0 ;
  wire \HwModeRegister_reg[1][47]_i_2_n_0 ;
  wire \HwModeRegister_reg[1][47]_i_3_n_0 ;
  wire \HwModeRegister_reg[1][47]_i_4_n_0 ;
  wire \HwModeRegister_reg[1][47]_i_5_n_0 ;
  wire \HwModeRegister_reg[1][47]_i_6_n_0 ;
  wire \HwModeRegister_reg[1][47]_i_7_n_0 ;
  wire \HwModeRegister_reg[1][47]_i_8_n_0 ;
  wire \HwModeRegister_reg[1][47]_i_9_n_0 ;
  wire \HwModeRegister_reg[1][51]_i_2_n_0 ;
  wire \HwModeRegister_reg[1][51]_i_3_n_0 ;
  wire \HwModeRegister_reg[1][51]_i_4_n_0 ;
  wire \HwModeRegister_reg[1][51]_i_5_n_0 ;
  wire \HwModeRegister_reg[1][51]_i_6_n_0 ;
  wire \HwModeRegister_reg[1][51]_i_7_n_0 ;
  wire \HwModeRegister_reg[1][51]_i_8_n_0 ;
  wire \HwModeRegister_reg[1][51]_i_9_n_0 ;
  wire \HwModeRegister_reg[1][55]_i_2_n_0 ;
  wire \HwModeRegister_reg[1][55]_i_3_n_0 ;
  wire \HwModeRegister_reg[1][55]_i_4_n_0 ;
  wire \HwModeRegister_reg[1][55]_i_5_n_0 ;
  wire \HwModeRegister_reg[1][55]_i_6_n_0 ;
  wire \HwModeRegister_reg[1][55]_i_7_n_0 ;
  wire \HwModeRegister_reg[1][55]_i_8_n_0 ;
  wire \HwModeRegister_reg[1][55]_i_9_n_0 ;
  wire \HwModeRegister_reg[1][59]_i_2_n_0 ;
  wire \HwModeRegister_reg[1][59]_i_3_n_0 ;
  wire \HwModeRegister_reg[1][59]_i_4_n_0 ;
  wire \HwModeRegister_reg[1][59]_i_5_n_0 ;
  wire \HwModeRegister_reg[1][59]_i_6_n_0 ;
  wire \HwModeRegister_reg[1][59]_i_7_n_0 ;
  wire \HwModeRegister_reg[1][59]_i_8_n_0 ;
  wire \HwModeRegister_reg[1][59]_i_9_n_0 ;
  wire \HwModeRegister_reg[1][63]_i_2_n_0 ;
  wire \HwModeRegister_reg[1][63]_i_3_n_0 ;
  wire \HwModeRegister_reg[1][63]_i_4_n_0 ;
  wire \HwModeRegister_reg[1][63]_i_5_n_0 ;
  wire \HwModeRegister_reg[1][63]_i_6_n_0 ;
  wire \HwModeRegister_reg[1][63]_i_7_n_0 ;
  wire \HwModeRegister_reg[1][63]_i_8_n_0 ;
  wire \HwModeRegister_reg[1][63]_i_9_n_0 ;
  wire \HwModeRegister_reg[1][67]_i_2_n_0 ;
  wire \HwModeRegister_reg[1][67]_i_3_n_0 ;
  wire \HwModeRegister_reg[1][67]_i_4_n_0 ;
  wire \HwModeRegister_reg[1][67]_i_5_n_0 ;
  wire \HwModeRegister_reg[1][67]_i_6_n_0 ;
  wire \HwModeRegister_reg[1][67]_i_7_n_0 ;
  wire \HwModeRegister_reg[1][67]_i_8_n_0 ;
  wire \HwModeRegister_reg[1][67]_i_9_n_0 ;
  wire \HwModeRegister_reg[1][69]_i_2_n_0 ;
  wire \HwModeRegister_reg[1][69]_i_3_n_0 ;
  wire \HwModeRegister_reg[1][69]_i_4_n_0 ;
  wire \HwModeRegister_reg_reg[0][0]__1_n_0 ;
  wire \HwModeRegister_reg_reg[0][10]__1_n_0 ;
  wire \HwModeRegister_reg_reg[0][11]__1_n_0 ;
  wire \HwModeRegister_reg_reg[0][12]__1_n_0 ;
  wire \HwModeRegister_reg_reg[0][13]__1_n_0 ;
  wire \HwModeRegister_reg_reg[0][14]__1_n_0 ;
  wire \HwModeRegister_reg_reg[0][15]__1_n_0 ;
  wire \HwModeRegister_reg_reg[0][16]__1_n_0 ;
  wire \HwModeRegister_reg_reg[0][1]__1_n_0 ;
  wire \HwModeRegister_reg_reg[0][2]__1_n_0 ;
  wire \HwModeRegister_reg_reg[0][3]__1_n_0 ;
  wire \HwModeRegister_reg_reg[0][4]__1_n_0 ;
  wire \HwModeRegister_reg_reg[0][5]__1_n_0 ;
  wire \HwModeRegister_reg_reg[0][6]__1_n_0 ;
  wire \HwModeRegister_reg_reg[0][7]__1_n_0 ;
  wire \HwModeRegister_reg_reg[0][8]__1_n_0 ;
  wire \HwModeRegister_reg_reg[0][9]__1_n_0 ;
  wire [69:16]\HwModeRegister_reg_reg[0]__0 ;
  wire \HwModeRegister_reg_reg[1][19]_i_1_n_0 ;
  wire \HwModeRegister_reg_reg[1][19]_i_1_n_1 ;
  wire \HwModeRegister_reg_reg[1][19]_i_1_n_2 ;
  wire \HwModeRegister_reg_reg[1][19]_i_1_n_3 ;
  wire \HwModeRegister_reg_reg[1][23]_i_1_n_0 ;
  wire \HwModeRegister_reg_reg[1][23]_i_1_n_1 ;
  wire \HwModeRegister_reg_reg[1][23]_i_1_n_2 ;
  wire \HwModeRegister_reg_reg[1][23]_i_1_n_3 ;
  wire \HwModeRegister_reg_reg[1][27]_i_1_n_0 ;
  wire \HwModeRegister_reg_reg[1][27]_i_1_n_1 ;
  wire \HwModeRegister_reg_reg[1][27]_i_1_n_2 ;
  wire \HwModeRegister_reg_reg[1][27]_i_1_n_3 ;
  wire \HwModeRegister_reg_reg[1][31]_i_1_n_0 ;
  wire \HwModeRegister_reg_reg[1][31]_i_1_n_1 ;
  wire \HwModeRegister_reg_reg[1][31]_i_1_n_2 ;
  wire \HwModeRegister_reg_reg[1][31]_i_1_n_3 ;
  wire \HwModeRegister_reg_reg[1][35]_i_1_n_0 ;
  wire \HwModeRegister_reg_reg[1][35]_i_1_n_1 ;
  wire \HwModeRegister_reg_reg[1][35]_i_1_n_2 ;
  wire \HwModeRegister_reg_reg[1][35]_i_1_n_3 ;
  wire \HwModeRegister_reg_reg[1][39]_i_1_n_0 ;
  wire \HwModeRegister_reg_reg[1][39]_i_1_n_1 ;
  wire \HwModeRegister_reg_reg[1][39]_i_1_n_2 ;
  wire \HwModeRegister_reg_reg[1][39]_i_1_n_3 ;
  wire \HwModeRegister_reg_reg[1][43]_i_1_n_0 ;
  wire \HwModeRegister_reg_reg[1][43]_i_1_n_1 ;
  wire \HwModeRegister_reg_reg[1][43]_i_1_n_2 ;
  wire \HwModeRegister_reg_reg[1][43]_i_1_n_3 ;
  wire \HwModeRegister_reg_reg[1][47]_i_1_n_0 ;
  wire \HwModeRegister_reg_reg[1][47]_i_1_n_1 ;
  wire \HwModeRegister_reg_reg[1][47]_i_1_n_2 ;
  wire \HwModeRegister_reg_reg[1][47]_i_1_n_3 ;
  wire \HwModeRegister_reg_reg[1][51]_i_1_n_0 ;
  wire \HwModeRegister_reg_reg[1][51]_i_1_n_1 ;
  wire \HwModeRegister_reg_reg[1][51]_i_1_n_2 ;
  wire \HwModeRegister_reg_reg[1][51]_i_1_n_3 ;
  wire \HwModeRegister_reg_reg[1][55]_i_1_n_0 ;
  wire \HwModeRegister_reg_reg[1][55]_i_1_n_1 ;
  wire \HwModeRegister_reg_reg[1][55]_i_1_n_2 ;
  wire \HwModeRegister_reg_reg[1][55]_i_1_n_3 ;
  wire \HwModeRegister_reg_reg[1][59]_i_1_n_0 ;
  wire \HwModeRegister_reg_reg[1][59]_i_1_n_1 ;
  wire \HwModeRegister_reg_reg[1][59]_i_1_n_2 ;
  wire \HwModeRegister_reg_reg[1][59]_i_1_n_3 ;
  wire \HwModeRegister_reg_reg[1][63]_i_1_n_0 ;
  wire \HwModeRegister_reg_reg[1][63]_i_1_n_1 ;
  wire \HwModeRegister_reg_reg[1][63]_i_1_n_2 ;
  wire \HwModeRegister_reg_reg[1][63]_i_1_n_3 ;
  wire \HwModeRegister_reg_reg[1][67]_i_10_n_0 ;
  wire \HwModeRegister_reg_reg[1][67]_i_1_n_0 ;
  wire \HwModeRegister_reg_reg[1][67]_i_1_n_1 ;
  wire \HwModeRegister_reg_reg[1][67]_i_1_n_2 ;
  wire \HwModeRegister_reg_reg[1][67]_i_1_n_3 ;
  wire \HwModeRegister_reg_reg[1][69]_i_1_n_3 ;
  wire \HwModeRegister_reg_reg[1][69]_i_5_n_0 ;
  wire [69:0]\HwModeRegister_reg_reg[1]__0 ;
  wire \HwModeRegister_reg_reg_n_0_[0][0] ;
  wire \HwModeRegister_reg_reg_n_0_[0][10] ;
  wire \HwModeRegister_reg_reg_n_0_[0][11] ;
  wire \HwModeRegister_reg_reg_n_0_[0][12] ;
  wire \HwModeRegister_reg_reg_n_0_[0][13] ;
  wire \HwModeRegister_reg_reg_n_0_[0][14] ;
  wire \HwModeRegister_reg_reg_n_0_[0][15] ;
  wire \HwModeRegister_reg_reg_n_0_[0][16] ;
  wire \HwModeRegister_reg_reg_n_0_[0][1] ;
  wire \HwModeRegister_reg_reg_n_0_[0][2] ;
  wire \HwModeRegister_reg_reg_n_0_[0][3] ;
  wire \HwModeRegister_reg_reg_n_0_[0][4] ;
  wire \HwModeRegister_reg_reg_n_0_[0][5] ;
  wire \HwModeRegister_reg_reg_n_0_[0][6] ;
  wire \HwModeRegister_reg_reg_n_0_[0][7] ;
  wire \HwModeRegister_reg_reg_n_0_[0][8] ;
  wire \HwModeRegister_reg_reg_n_0_[0][9] ;
  wire Product_mul_temp__0_n_100;
  wire Product_mul_temp__0_n_101;
  wire Product_mul_temp__0_n_102;
  wire Product_mul_temp__0_n_103;
  wire Product_mul_temp__0_n_104;
  wire Product_mul_temp__0_n_105;
  wire Product_mul_temp__0_n_58;
  wire Product_mul_temp__0_n_59;
  wire Product_mul_temp__0_n_60;
  wire Product_mul_temp__0_n_61;
  wire Product_mul_temp__0_n_62;
  wire Product_mul_temp__0_n_63;
  wire Product_mul_temp__0_n_64;
  wire Product_mul_temp__0_n_65;
  wire Product_mul_temp__0_n_66;
  wire Product_mul_temp__0_n_67;
  wire Product_mul_temp__0_n_68;
  wire Product_mul_temp__0_n_69;
  wire Product_mul_temp__0_n_70;
  wire Product_mul_temp__0_n_71;
  wire Product_mul_temp__0_n_72;
  wire Product_mul_temp__0_n_73;
  wire Product_mul_temp__0_n_74;
  wire Product_mul_temp__0_n_75;
  wire Product_mul_temp__0_n_76;
  wire Product_mul_temp__0_n_77;
  wire Product_mul_temp__0_n_78;
  wire Product_mul_temp__0_n_79;
  wire Product_mul_temp__0_n_80;
  wire Product_mul_temp__0_n_81;
  wire Product_mul_temp__0_n_82;
  wire Product_mul_temp__0_n_83;
  wire Product_mul_temp__0_n_84;
  wire Product_mul_temp__0_n_85;
  wire Product_mul_temp__0_n_86;
  wire Product_mul_temp__0_n_87;
  wire Product_mul_temp__0_n_88;
  wire Product_mul_temp__0_n_89;
  wire Product_mul_temp__0_n_90;
  wire Product_mul_temp__0_n_91;
  wire Product_mul_temp__0_n_92;
  wire Product_mul_temp__0_n_93;
  wire Product_mul_temp__0_n_94;
  wire Product_mul_temp__0_n_95;
  wire Product_mul_temp__0_n_96;
  wire Product_mul_temp__0_n_97;
  wire Product_mul_temp__0_n_98;
  wire Product_mul_temp__0_n_99;
  wire Product_mul_temp__1_n_100;
  wire Product_mul_temp__1_n_101;
  wire Product_mul_temp__1_n_102;
  wire Product_mul_temp__1_n_103;
  wire Product_mul_temp__1_n_104;
  wire Product_mul_temp__1_n_105;
  wire Product_mul_temp__1_n_106;
  wire Product_mul_temp__1_n_107;
  wire Product_mul_temp__1_n_108;
  wire Product_mul_temp__1_n_109;
  wire Product_mul_temp__1_n_110;
  wire Product_mul_temp__1_n_111;
  wire Product_mul_temp__1_n_112;
  wire Product_mul_temp__1_n_113;
  wire Product_mul_temp__1_n_114;
  wire Product_mul_temp__1_n_115;
  wire Product_mul_temp__1_n_116;
  wire Product_mul_temp__1_n_117;
  wire Product_mul_temp__1_n_118;
  wire Product_mul_temp__1_n_119;
  wire Product_mul_temp__1_n_120;
  wire Product_mul_temp__1_n_121;
  wire Product_mul_temp__1_n_122;
  wire Product_mul_temp__1_n_123;
  wire Product_mul_temp__1_n_124;
  wire Product_mul_temp__1_n_125;
  wire Product_mul_temp__1_n_126;
  wire Product_mul_temp__1_n_127;
  wire Product_mul_temp__1_n_128;
  wire Product_mul_temp__1_n_129;
  wire Product_mul_temp__1_n_130;
  wire Product_mul_temp__1_n_131;
  wire Product_mul_temp__1_n_132;
  wire Product_mul_temp__1_n_133;
  wire Product_mul_temp__1_n_134;
  wire Product_mul_temp__1_n_135;
  wire Product_mul_temp__1_n_136;
  wire Product_mul_temp__1_n_137;
  wire Product_mul_temp__1_n_138;
  wire Product_mul_temp__1_n_139;
  wire Product_mul_temp__1_n_140;
  wire Product_mul_temp__1_n_141;
  wire Product_mul_temp__1_n_142;
  wire Product_mul_temp__1_n_143;
  wire Product_mul_temp__1_n_144;
  wire Product_mul_temp__1_n_145;
  wire Product_mul_temp__1_n_146;
  wire Product_mul_temp__1_n_147;
  wire Product_mul_temp__1_n_148;
  wire Product_mul_temp__1_n_149;
  wire Product_mul_temp__1_n_150;
  wire Product_mul_temp__1_n_151;
  wire Product_mul_temp__1_n_152;
  wire Product_mul_temp__1_n_153;
  wire Product_mul_temp__1_n_58;
  wire Product_mul_temp__1_n_59;
  wire Product_mul_temp__1_n_60;
  wire Product_mul_temp__1_n_61;
  wire Product_mul_temp__1_n_62;
  wire Product_mul_temp__1_n_63;
  wire Product_mul_temp__1_n_64;
  wire Product_mul_temp__1_n_65;
  wire Product_mul_temp__1_n_66;
  wire Product_mul_temp__1_n_67;
  wire Product_mul_temp__1_n_68;
  wire Product_mul_temp__1_n_69;
  wire Product_mul_temp__1_n_70;
  wire Product_mul_temp__1_n_71;
  wire Product_mul_temp__1_n_72;
  wire Product_mul_temp__1_n_73;
  wire Product_mul_temp__1_n_74;
  wire Product_mul_temp__1_n_75;
  wire Product_mul_temp__1_n_76;
  wire Product_mul_temp__1_n_77;
  wire Product_mul_temp__1_n_78;
  wire Product_mul_temp__1_n_79;
  wire Product_mul_temp__1_n_80;
  wire Product_mul_temp__1_n_81;
  wire Product_mul_temp__1_n_82;
  wire Product_mul_temp__1_n_83;
  wire Product_mul_temp__1_n_84;
  wire Product_mul_temp__1_n_85;
  wire Product_mul_temp__1_n_86;
  wire Product_mul_temp__1_n_87;
  wire Product_mul_temp__1_n_88;
  wire Product_mul_temp__1_n_89;
  wire Product_mul_temp__1_n_90;
  wire Product_mul_temp__1_n_91;
  wire Product_mul_temp__1_n_92;
  wire Product_mul_temp__1_n_93;
  wire Product_mul_temp__1_n_94;
  wire Product_mul_temp__1_n_95;
  wire Product_mul_temp__1_n_96;
  wire Product_mul_temp__1_n_97;
  wire Product_mul_temp__1_n_98;
  wire Product_mul_temp__1_n_99;
  wire Product_mul_temp__2_n_100;
  wire Product_mul_temp__2_n_101;
  wire Product_mul_temp__2_n_102;
  wire Product_mul_temp__2_n_103;
  wire Product_mul_temp__2_n_104;
  wire Product_mul_temp__2_n_105;
  wire Product_mul_temp__2_n_58;
  wire Product_mul_temp__2_n_59;
  wire Product_mul_temp__2_n_60;
  wire Product_mul_temp__2_n_61;
  wire Product_mul_temp__2_n_62;
  wire Product_mul_temp__2_n_63;
  wire Product_mul_temp__2_n_64;
  wire Product_mul_temp__2_n_65;
  wire Product_mul_temp__2_n_66;
  wire Product_mul_temp__2_n_67;
  wire Product_mul_temp__2_n_68;
  wire Product_mul_temp__2_n_69;
  wire Product_mul_temp__2_n_70;
  wire Product_mul_temp__2_n_71;
  wire Product_mul_temp__2_n_72;
  wire Product_mul_temp__2_n_73;
  wire Product_mul_temp__2_n_74;
  wire Product_mul_temp__2_n_75;
  wire Product_mul_temp__2_n_76;
  wire Product_mul_temp__2_n_77;
  wire Product_mul_temp__2_n_78;
  wire Product_mul_temp__2_n_79;
  wire Product_mul_temp__2_n_80;
  wire Product_mul_temp__2_n_81;
  wire Product_mul_temp__2_n_82;
  wire Product_mul_temp__2_n_83;
  wire Product_mul_temp__2_n_84;
  wire Product_mul_temp__2_n_85;
  wire Product_mul_temp__2_n_86;
  wire Product_mul_temp__2_n_87;
  wire Product_mul_temp__2_n_88;
  wire Product_mul_temp__2_n_89;
  wire Product_mul_temp__2_n_90;
  wire Product_mul_temp__2_n_91;
  wire Product_mul_temp__2_n_92;
  wire Product_mul_temp__2_n_93;
  wire Product_mul_temp__2_n_94;
  wire Product_mul_temp__2_n_95;
  wire Product_mul_temp__2_n_96;
  wire Product_mul_temp__2_n_97;
  wire Product_mul_temp__2_n_98;
  wire Product_mul_temp__2_n_99;
  wire Product_mul_temp_n_100;
  wire Product_mul_temp_n_101;
  wire Product_mul_temp_n_102;
  wire Product_mul_temp_n_103;
  wire Product_mul_temp_n_104;
  wire Product_mul_temp_n_105;
  wire Product_mul_temp_n_106;
  wire Product_mul_temp_n_107;
  wire Product_mul_temp_n_108;
  wire Product_mul_temp_n_109;
  wire Product_mul_temp_n_110;
  wire Product_mul_temp_n_111;
  wire Product_mul_temp_n_112;
  wire Product_mul_temp_n_113;
  wire Product_mul_temp_n_114;
  wire Product_mul_temp_n_115;
  wire Product_mul_temp_n_116;
  wire Product_mul_temp_n_117;
  wire Product_mul_temp_n_118;
  wire Product_mul_temp_n_119;
  wire Product_mul_temp_n_120;
  wire Product_mul_temp_n_121;
  wire Product_mul_temp_n_122;
  wire Product_mul_temp_n_123;
  wire Product_mul_temp_n_124;
  wire Product_mul_temp_n_125;
  wire Product_mul_temp_n_126;
  wire Product_mul_temp_n_127;
  wire Product_mul_temp_n_128;
  wire Product_mul_temp_n_129;
  wire Product_mul_temp_n_130;
  wire Product_mul_temp_n_131;
  wire Product_mul_temp_n_132;
  wire Product_mul_temp_n_133;
  wire Product_mul_temp_n_134;
  wire Product_mul_temp_n_135;
  wire Product_mul_temp_n_136;
  wire Product_mul_temp_n_137;
  wire Product_mul_temp_n_138;
  wire Product_mul_temp_n_139;
  wire Product_mul_temp_n_140;
  wire Product_mul_temp_n_141;
  wire Product_mul_temp_n_142;
  wire Product_mul_temp_n_143;
  wire Product_mul_temp_n_144;
  wire Product_mul_temp_n_145;
  wire Product_mul_temp_n_146;
  wire Product_mul_temp_n_147;
  wire Product_mul_temp_n_148;
  wire Product_mul_temp_n_149;
  wire Product_mul_temp_n_150;
  wire Product_mul_temp_n_151;
  wire Product_mul_temp_n_152;
  wire Product_mul_temp_n_153;
  wire Product_mul_temp_n_58;
  wire Product_mul_temp_n_59;
  wire Product_mul_temp_n_60;
  wire Product_mul_temp_n_61;
  wire Product_mul_temp_n_62;
  wire Product_mul_temp_n_63;
  wire Product_mul_temp_n_64;
  wire Product_mul_temp_n_65;
  wire Product_mul_temp_n_66;
  wire Product_mul_temp_n_67;
  wire Product_mul_temp_n_68;
  wire Product_mul_temp_n_69;
  wire Product_mul_temp_n_70;
  wire Product_mul_temp_n_71;
  wire Product_mul_temp_n_72;
  wire Product_mul_temp_n_73;
  wire Product_mul_temp_n_74;
  wire Product_mul_temp_n_75;
  wire Product_mul_temp_n_76;
  wire Product_mul_temp_n_77;
  wire Product_mul_temp_n_78;
  wire Product_mul_temp_n_79;
  wire Product_mul_temp_n_80;
  wire Product_mul_temp_n_81;
  wire Product_mul_temp_n_82;
  wire Product_mul_temp_n_83;
  wire Product_mul_temp_n_84;
  wire Product_mul_temp_n_85;
  wire Product_mul_temp_n_86;
  wire Product_mul_temp_n_87;
  wire Product_mul_temp_n_88;
  wire Product_mul_temp_n_89;
  wire Product_mul_temp_n_90;
  wire Product_mul_temp_n_91;
  wire Product_mul_temp_n_92;
  wire Product_mul_temp_n_93;
  wire Product_mul_temp_n_94;
  wire Product_mul_temp_n_95;
  wire Product_mul_temp_n_96;
  wire Product_mul_temp_n_97;
  wire Product_mul_temp_n_98;
  wire Product_mul_temp_n_99;
  wire [77:73]Product_out1_1;
  wire \Product_out1_1_reg_n_0_[0] ;
  wire \Product_out1_1_reg_n_0_[10] ;
  wire \Product_out1_1_reg_n_0_[11] ;
  wire \Product_out1_1_reg_n_0_[12] ;
  wire \Product_out1_1_reg_n_0_[13] ;
  wire \Product_out1_1_reg_n_0_[14] ;
  wire \Product_out1_1_reg_n_0_[15] ;
  wire \Product_out1_1_reg_n_0_[16] ;
  wire \Product_out1_1_reg_n_0_[1] ;
  wire \Product_out1_1_reg_n_0_[2] ;
  wire \Product_out1_1_reg_n_0_[3] ;
  wire \Product_out1_1_reg_n_0_[4] ;
  wire \Product_out1_1_reg_n_0_[5] ;
  wire \Product_out1_1_reg_n_0_[6] ;
  wire \Product_out1_1_reg_n_0_[7] ;
  wire \Product_out1_1_reg_n_0_[8] ;
  wire \Product_out1_1_reg_n_0_[9] ;
  wire [31:1]Sin1_out1;
  wire [31:1]Sin2_out1;
  wire [31:1]Sin3_out1;
  wire [31:1]Sin_out1;
  wire [34:0]Sum_out1;
  wire [34:0]Sum_out1_1;
  wire \Sum_out1_1[11]_i_2_n_0 ;
  wire \Sum_out1_1[11]_i_3_n_0 ;
  wire \Sum_out1_1[11]_i_4_n_0 ;
  wire \Sum_out1_1[11]_i_5_n_0 ;
  wire \Sum_out1_1[11]_i_6_n_0 ;
  wire \Sum_out1_1[11]_i_7_n_0 ;
  wire \Sum_out1_1[11]_i_8_n_0 ;
  wire \Sum_out1_1[11]_i_9_n_0 ;
  wire \Sum_out1_1[15]_i_2_n_0 ;
  wire \Sum_out1_1[15]_i_3_n_0 ;
  wire \Sum_out1_1[15]_i_4_n_0 ;
  wire \Sum_out1_1[15]_i_5_n_0 ;
  wire \Sum_out1_1[15]_i_6_n_0 ;
  wire \Sum_out1_1[15]_i_7_n_0 ;
  wire \Sum_out1_1[15]_i_8_n_0 ;
  wire \Sum_out1_1[15]_i_9_n_0 ;
  wire \Sum_out1_1[19]_i_2_n_0 ;
  wire \Sum_out1_1[19]_i_3_n_0 ;
  wire \Sum_out1_1[19]_i_4_n_0 ;
  wire \Sum_out1_1[19]_i_5_n_0 ;
  wire \Sum_out1_1[19]_i_6_n_0 ;
  wire \Sum_out1_1[19]_i_7_n_0 ;
  wire \Sum_out1_1[19]_i_8_n_0 ;
  wire \Sum_out1_1[19]_i_9_n_0 ;
  wire \Sum_out1_1[23]_i_2_n_0 ;
  wire \Sum_out1_1[23]_i_3_n_0 ;
  wire \Sum_out1_1[23]_i_4_n_0 ;
  wire \Sum_out1_1[23]_i_5_n_0 ;
  wire \Sum_out1_1[23]_i_6_n_0 ;
  wire \Sum_out1_1[23]_i_7_n_0 ;
  wire \Sum_out1_1[23]_i_8_n_0 ;
  wire \Sum_out1_1[23]_i_9_n_0 ;
  wire \Sum_out1_1[27]_i_2_n_0 ;
  wire \Sum_out1_1[27]_i_3_n_0 ;
  wire \Sum_out1_1[27]_i_4_n_0 ;
  wire \Sum_out1_1[27]_i_5_n_0 ;
  wire \Sum_out1_1[27]_i_6_n_0 ;
  wire \Sum_out1_1[27]_i_7_n_0 ;
  wire \Sum_out1_1[27]_i_8_n_0 ;
  wire \Sum_out1_1[27]_i_9_n_0 ;
  wire \Sum_out1_1[31]_i_2_n_0 ;
  wire \Sum_out1_1[31]_i_3_n_0 ;
  wire \Sum_out1_1[31]_i_4_n_0 ;
  wire \Sum_out1_1[31]_i_5_n_0 ;
  wire \Sum_out1_1[31]_i_6_n_0 ;
  wire \Sum_out1_1[31]_i_7_n_0 ;
  wire \Sum_out1_1[31]_i_8_n_0 ;
  wire \Sum_out1_1[31]_i_9_n_0 ;
  wire \Sum_out1_1[34]_i_3_n_0 ;
  wire \Sum_out1_1[34]_i_4_n_0 ;
  wire \Sum_out1_1[34]_i_5_n_0 ;
  wire \Sum_out1_1[3]_i_2_n_0 ;
  wire \Sum_out1_1[3]_i_3_n_0 ;
  wire \Sum_out1_1[3]_i_4_n_0 ;
  wire \Sum_out1_1[3]_i_5_n_0 ;
  wire \Sum_out1_1[3]_i_6_n_0 ;
  wire \Sum_out1_1[3]_i_7_n_0 ;
  wire \Sum_out1_1[3]_i_8_n_0 ;
  wire \Sum_out1_1[7]_i_2_n_0 ;
  wire \Sum_out1_1[7]_i_3_n_0 ;
  wire \Sum_out1_1[7]_i_4_n_0 ;
  wire \Sum_out1_1[7]_i_5_n_0 ;
  wire \Sum_out1_1[7]_i_6_n_0 ;
  wire \Sum_out1_1[7]_i_7_n_0 ;
  wire \Sum_out1_1[7]_i_8_n_0 ;
  wire \Sum_out1_1[7]_i_9_n_0 ;
  wire \Sum_out1_1_reg[11]_i_1_n_0 ;
  wire \Sum_out1_1_reg[11]_i_1_n_1 ;
  wire \Sum_out1_1_reg[11]_i_1_n_2 ;
  wire \Sum_out1_1_reg[11]_i_1_n_3 ;
  wire \Sum_out1_1_reg[15]_i_1_n_0 ;
  wire \Sum_out1_1_reg[15]_i_1_n_1 ;
  wire \Sum_out1_1_reg[15]_i_1_n_2 ;
  wire \Sum_out1_1_reg[15]_i_1_n_3 ;
  wire \Sum_out1_1_reg[19]_i_1_n_0 ;
  wire \Sum_out1_1_reg[19]_i_1_n_1 ;
  wire \Sum_out1_1_reg[19]_i_1_n_2 ;
  wire \Sum_out1_1_reg[19]_i_1_n_3 ;
  wire \Sum_out1_1_reg[23]_i_1_n_0 ;
  wire \Sum_out1_1_reg[23]_i_1_n_1 ;
  wire \Sum_out1_1_reg[23]_i_1_n_2 ;
  wire \Sum_out1_1_reg[23]_i_1_n_3 ;
  wire \Sum_out1_1_reg[27]_i_1_n_0 ;
  wire \Sum_out1_1_reg[27]_i_1_n_1 ;
  wire \Sum_out1_1_reg[27]_i_1_n_2 ;
  wire \Sum_out1_1_reg[27]_i_1_n_3 ;
  wire \Sum_out1_1_reg[31]_i_1_n_0 ;
  wire \Sum_out1_1_reg[31]_i_1_n_1 ;
  wire \Sum_out1_1_reg[31]_i_1_n_2 ;
  wire \Sum_out1_1_reg[31]_i_1_n_3 ;
  wire \Sum_out1_1_reg[34]_i_1_n_2 ;
  wire \Sum_out1_1_reg[34]_i_1_n_3 ;
  wire \Sum_out1_1_reg[3]_i_1_n_0 ;
  wire \Sum_out1_1_reg[3]_i_1_n_1 ;
  wire \Sum_out1_1_reg[3]_i_1_n_2 ;
  wire \Sum_out1_1_reg[3]_i_1_n_3 ;
  wire \Sum_out1_1_reg[7]_i_1_n_0 ;
  wire \Sum_out1_1_reg[7]_i_1_n_1 ;
  wire \Sum_out1_1_reg[7]_i_1_n_2 ;
  wire \Sum_out1_1_reg[7]_i_1_n_3 ;
  wire clk;
  wire clk_enable;
  wire [31:1]data0;
  wire \delayMatch1_reg_reg[1][0]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch1_reg_reg[1][11]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch1_reg_reg[1][13]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch1_reg_reg[1][15]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch1_reg_reg[1][17]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch1_reg_reg[1][19]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch1_reg_reg[1][1]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch1_reg_reg[1][21]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch1_reg_reg[1][23]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch1_reg_reg[1][25]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch1_reg_reg[1][27]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch1_reg_reg[1][29]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch1_reg_reg[1][3]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch1_reg_reg[1][5]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch1_reg_reg[1][7]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch1_reg_reg[1][9]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch1_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch1_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch1_reg_reg[2][11]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch1_reg_reg[2][12]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch1_reg_reg[2][13]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch1_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch1_reg_reg[2][15]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch1_reg_reg[2][16]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch1_reg_reg[2][17]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch1_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch1_reg_reg[2][19]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch1_reg_reg[2][1]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch1_reg_reg[2][20]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch1_reg_reg[2][21]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch1_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch1_reg_reg[2][23]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch1_reg_reg[2][24]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch1_reg_reg[2][25]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch1_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch1_reg_reg[2][27]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch1_reg_reg[2][28]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch1_reg_reg[2][29]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch1_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch1_reg_reg[2][3]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch1_reg_reg[2][4]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch1_reg_reg[2][5]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch1_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch1_reg_reg[2][7]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch1_reg_reg[2][8]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch1_reg_reg[2][9]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire [31:0]\delayMatch1_reg_reg[3] ;
  wire delayMatch1_reg_reg_gate__0_n_0;
  wire delayMatch1_reg_reg_gate__10_n_0;
  wire delayMatch1_reg_reg_gate__11_n_0;
  wire delayMatch1_reg_reg_gate__12_n_0;
  wire delayMatch1_reg_reg_gate__13_n_0;
  wire delayMatch1_reg_reg_gate__14_n_0;
  wire delayMatch1_reg_reg_gate__15_n_0;
  wire delayMatch1_reg_reg_gate__16_n_0;
  wire delayMatch1_reg_reg_gate__17_n_0;
  wire delayMatch1_reg_reg_gate__18_n_0;
  wire delayMatch1_reg_reg_gate__19_n_0;
  wire delayMatch1_reg_reg_gate__1_n_0;
  wire delayMatch1_reg_reg_gate__20_n_0;
  wire delayMatch1_reg_reg_gate__21_n_0;
  wire delayMatch1_reg_reg_gate__22_n_0;
  wire delayMatch1_reg_reg_gate__23_n_0;
  wire delayMatch1_reg_reg_gate__24_n_0;
  wire delayMatch1_reg_reg_gate__25_n_0;
  wire delayMatch1_reg_reg_gate__26_n_0;
  wire delayMatch1_reg_reg_gate__27_n_0;
  wire delayMatch1_reg_reg_gate__28_n_0;
  wire delayMatch1_reg_reg_gate__29_n_0;
  wire delayMatch1_reg_reg_gate__2_n_0;
  wire delayMatch1_reg_reg_gate__30_n_0;
  wire delayMatch1_reg_reg_gate__3_n_0;
  wire delayMatch1_reg_reg_gate__4_n_0;
  wire delayMatch1_reg_reg_gate__5_n_0;
  wire delayMatch1_reg_reg_gate__6_n_0;
  wire delayMatch1_reg_reg_gate__7_n_0;
  wire delayMatch1_reg_reg_gate__8_n_0;
  wire delayMatch1_reg_reg_gate__9_n_0;
  wire delayMatch1_reg_reg_gate_n_0;
  wire \delayMatch2_reg_reg[1][0]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch2_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch2_reg_reg[1][11]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch2_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch2_reg_reg[1][13]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch2_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch2_reg_reg[1][15]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch2_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch2_reg_reg[1][17]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch2_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch2_reg_reg[1][19]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch2_reg_reg[1][1]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch2_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch2_reg_reg[1][21]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch2_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch2_reg_reg[1][23]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch2_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch2_reg_reg[1][25]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch2_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch2_reg_reg[1][27]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch2_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch2_reg_reg[1][29]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch2_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch2_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch2_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch2_reg_reg[1][3]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch2_reg_reg[1][5]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch2_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch2_reg_reg[1][7]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch2_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch2_reg_reg[1][9]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch2_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch2_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch2_reg_reg[2][11]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch2_reg_reg[2][12]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch2_reg_reg[2][13]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch2_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch2_reg_reg[2][15]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch2_reg_reg[2][16]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch2_reg_reg[2][17]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch2_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch2_reg_reg[2][19]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch2_reg_reg[2][1]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch2_reg_reg[2][20]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch2_reg_reg[2][21]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch2_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch2_reg_reg[2][23]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch2_reg_reg[2][24]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch2_reg_reg[2][25]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch2_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch2_reg_reg[2][27]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch2_reg_reg[2][28]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch2_reg_reg[2][29]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch2_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch2_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch2_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch2_reg_reg[2][3]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch2_reg_reg[2][4]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch2_reg_reg[2][5]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch2_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch2_reg_reg[2][7]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch2_reg_reg[2][8]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch2_reg_reg[2][9]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire [31:0]\delayMatch2_reg_reg[3] ;
  wire delayMatch2_reg_reg_gate__0_n_0;
  wire delayMatch2_reg_reg_gate__10_n_0;
  wire delayMatch2_reg_reg_gate__11_n_0;
  wire delayMatch2_reg_reg_gate__12_n_0;
  wire delayMatch2_reg_reg_gate__13_n_0;
  wire delayMatch2_reg_reg_gate__14_n_0;
  wire delayMatch2_reg_reg_gate__15_n_0;
  wire delayMatch2_reg_reg_gate__16_n_0;
  wire delayMatch2_reg_reg_gate__17_n_0;
  wire delayMatch2_reg_reg_gate__18_n_0;
  wire delayMatch2_reg_reg_gate__19_n_0;
  wire delayMatch2_reg_reg_gate__1_n_0;
  wire delayMatch2_reg_reg_gate__20_n_0;
  wire delayMatch2_reg_reg_gate__21_n_0;
  wire delayMatch2_reg_reg_gate__22_n_0;
  wire delayMatch2_reg_reg_gate__23_n_0;
  wire delayMatch2_reg_reg_gate__24_n_0;
  wire delayMatch2_reg_reg_gate__25_n_0;
  wire delayMatch2_reg_reg_gate__26_n_0;
  wire delayMatch2_reg_reg_gate__27_n_0;
  wire delayMatch2_reg_reg_gate__28_n_0;
  wire delayMatch2_reg_reg_gate__29_n_0;
  wire delayMatch2_reg_reg_gate__2_n_0;
  wire delayMatch2_reg_reg_gate__30_n_0;
  wire delayMatch2_reg_reg_gate__3_n_0;
  wire delayMatch2_reg_reg_gate__4_n_0;
  wire delayMatch2_reg_reg_gate__5_n_0;
  wire delayMatch2_reg_reg_gate__6_n_0;
  wire delayMatch2_reg_reg_gate__7_n_0;
  wire delayMatch2_reg_reg_gate__8_n_0;
  wire delayMatch2_reg_reg_gate__9_n_0;
  wire delayMatch2_reg_reg_gate_n_0;
  wire \delayMatch3_reg_reg[1][0]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch3_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch3_reg_reg[1][11]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch3_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch3_reg_reg[1][13]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch3_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch3_reg_reg[1][15]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch3_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch3_reg_reg[1][17]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch3_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch3_reg_reg[1][19]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch3_reg_reg[1][1]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch3_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch3_reg_reg[1][21]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch3_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch3_reg_reg[1][23]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch3_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch3_reg_reg[1][25]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch3_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch3_reg_reg[1][27]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch3_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch3_reg_reg[1][29]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch3_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch3_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch3_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch3_reg_reg[1][3]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch3_reg_reg[1][5]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch3_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch3_reg_reg[1][7]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch3_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch3_reg_reg[1][9]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch3_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch3_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch3_reg_reg[2][11]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch3_reg_reg[2][12]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch3_reg_reg[2][13]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch3_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch3_reg_reg[2][15]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch3_reg_reg[2][16]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch3_reg_reg[2][17]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch3_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch3_reg_reg[2][19]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch3_reg_reg[2][1]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch3_reg_reg[2][20]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch3_reg_reg[2][21]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch3_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch3_reg_reg[2][23]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch3_reg_reg[2][24]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch3_reg_reg[2][25]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch3_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch3_reg_reg[2][27]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch3_reg_reg[2][28]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch3_reg_reg[2][29]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch3_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch3_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch3_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch3_reg_reg[2][3]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch3_reg_reg[2][4]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch3_reg_reg[2][5]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch3_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch3_reg_reg[2][7]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch3_reg_reg[2][8]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch3_reg_reg[2][9]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire [31:0]\delayMatch3_reg_reg[3] ;
  wire delayMatch3_reg_reg_gate__0_n_0;
  wire delayMatch3_reg_reg_gate__10_n_0;
  wire delayMatch3_reg_reg_gate__11_n_0;
  wire delayMatch3_reg_reg_gate__12_n_0;
  wire delayMatch3_reg_reg_gate__13_n_0;
  wire delayMatch3_reg_reg_gate__14_n_0;
  wire delayMatch3_reg_reg_gate__15_n_0;
  wire delayMatch3_reg_reg_gate__16_n_0;
  wire delayMatch3_reg_reg_gate__17_n_0;
  wire delayMatch3_reg_reg_gate__18_n_0;
  wire delayMatch3_reg_reg_gate__19_n_0;
  wire delayMatch3_reg_reg_gate__1_n_0;
  wire delayMatch3_reg_reg_gate__20_n_0;
  wire delayMatch3_reg_reg_gate__21_n_0;
  wire delayMatch3_reg_reg_gate__22_n_0;
  wire delayMatch3_reg_reg_gate__23_n_0;
  wire delayMatch3_reg_reg_gate__24_n_0;
  wire delayMatch3_reg_reg_gate__25_n_0;
  wire delayMatch3_reg_reg_gate__26_n_0;
  wire delayMatch3_reg_reg_gate__27_n_0;
  wire delayMatch3_reg_reg_gate__28_n_0;
  wire delayMatch3_reg_reg_gate__29_n_0;
  wire delayMatch3_reg_reg_gate__2_n_0;
  wire delayMatch3_reg_reg_gate__30_n_0;
  wire delayMatch3_reg_reg_gate__3_n_0;
  wire delayMatch3_reg_reg_gate__4_n_0;
  wire delayMatch3_reg_reg_gate__5_n_0;
  wire delayMatch3_reg_reg_gate__6_n_0;
  wire delayMatch3_reg_reg_gate__7_n_0;
  wire delayMatch3_reg_reg_gate__8_n_0;
  wire delayMatch3_reg_reg_gate__9_n_0;
  wire delayMatch3_reg_reg_gate_n_0;
  wire \delayMatch4_reg_reg[1][0]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch4_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch4_reg_reg[1][11]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch4_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch4_reg_reg[1][13]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch4_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch4_reg_reg[1][15]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch4_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch4_reg_reg[1][17]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch4_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch4_reg_reg[1][19]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch4_reg_reg[1][1]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch4_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch4_reg_reg[1][21]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch4_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch4_reg_reg[1][23]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch4_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch4_reg_reg[1][25]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch4_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch4_reg_reg[1][27]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch4_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch4_reg_reg[1][29]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch4_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch4_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch4_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch4_reg_reg[1][3]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch4_reg_reg[1][5]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch4_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch4_reg_reg[1][7]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch4_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch4_reg_reg[1][9]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ;
  wire \delayMatch4_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch4_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch4_reg_reg[2][11]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch4_reg_reg[2][12]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch4_reg_reg[2][13]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch4_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch4_reg_reg[2][15]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch4_reg_reg[2][16]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch4_reg_reg[2][17]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch4_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch4_reg_reg[2][19]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch4_reg_reg[2][1]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch4_reg_reg[2][20]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch4_reg_reg[2][21]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch4_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch4_reg_reg[2][23]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch4_reg_reg[2][24]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch4_reg_reg[2][25]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch4_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch4_reg_reg[2][27]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch4_reg_reg[2][28]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch4_reg_reg[2][29]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch4_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch4_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch4_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch4_reg_reg[2][3]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch4_reg_reg[2][4]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch4_reg_reg[2][5]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch4_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch4_reg_reg[2][7]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch4_reg_reg[2][8]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire \delayMatch4_reg_reg[2][9]_HwModeRegister1_reg_reg_c_1_n_0 ;
  wire [31:0]\delayMatch4_reg_reg[3] ;
  wire delayMatch4_reg_reg_gate__0_n_0;
  wire delayMatch4_reg_reg_gate__10_n_0;
  wire delayMatch4_reg_reg_gate__11_n_0;
  wire delayMatch4_reg_reg_gate__12_n_0;
  wire delayMatch4_reg_reg_gate__13_n_0;
  wire delayMatch4_reg_reg_gate__14_n_0;
  wire delayMatch4_reg_reg_gate__15_n_0;
  wire delayMatch4_reg_reg_gate__16_n_0;
  wire delayMatch4_reg_reg_gate__17_n_0;
  wire delayMatch4_reg_reg_gate__18_n_0;
  wire delayMatch4_reg_reg_gate__19_n_0;
  wire delayMatch4_reg_reg_gate__1_n_0;
  wire delayMatch4_reg_reg_gate__20_n_0;
  wire delayMatch4_reg_reg_gate__21_n_0;
  wire delayMatch4_reg_reg_gate__22_n_0;
  wire delayMatch4_reg_reg_gate__23_n_0;
  wire delayMatch4_reg_reg_gate__24_n_0;
  wire delayMatch4_reg_reg_gate__25_n_0;
  wire delayMatch4_reg_reg_gate__26_n_0;
  wire delayMatch4_reg_reg_gate__27_n_0;
  wire delayMatch4_reg_reg_gate__28_n_0;
  wire delayMatch4_reg_reg_gate__29_n_0;
  wire delayMatch4_reg_reg_gate__2_n_0;
  wire delayMatch4_reg_reg_gate__30_n_0;
  wire delayMatch4_reg_reg_gate__3_n_0;
  wire delayMatch4_reg_reg_gate__4_n_0;
  wire delayMatch4_reg_reg_gate__5_n_0;
  wire delayMatch4_reg_reg_gate__6_n_0;
  wire delayMatch4_reg_reg_gate__7_n_0;
  wire delayMatch4_reg_reg_gate__8_n_0;
  wire delayMatch4_reg_reg_gate__9_n_0;
  wire delayMatch4_reg_reg_gate_n_0;
  wire [9:9]delayMatch_reg;
  wire \delayMatch_reg_reg[7]_srl8_HwModeRegister1_reg_reg_c_6_n_0 ;
  wire \delayMatch_reg_reg[8]_HwModeRegister1_reg_reg_c_7_n_0 ;
  wire delayMatch_reg_reg_gate_n_0;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__0_i_5_n_0;
  wire i__carry__0_i_6_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__1_i_5_n_0;
  wire i__carry_i_4_n_0;
  wire [33:0]kconst_1;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__0_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__0_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__0_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__1_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__1_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__1_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__0_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__0_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__0_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__1_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__1_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__1_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_105__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_105__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_105_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_106__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_106__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_106_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_107__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_107__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_107_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_11__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__0_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__0_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__0_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__1_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__1_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__1_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_123__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_123__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_123_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_124__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_124__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_124_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_125__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_125__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_125_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_126__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_126__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_126_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_127__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_127__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_127_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_128__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_128__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_128_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_129__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_129__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_129_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_130__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_130__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_130_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_131__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_131__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_131_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_132__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_132__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_132_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_133__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_133__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_133_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__0_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__0_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__0_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__1_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__1_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__1_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_135__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_135__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_135_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_136__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_136__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_136_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_137__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_137__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_137_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_13__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_16__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_18__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_22__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_23__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__1_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__1_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__1_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__2_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__2_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__2_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_25__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_27_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_28__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__0_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__0_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__0_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_31__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_32_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_33__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_34__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_35__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_36__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__1_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__1_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__1_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__2_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__2_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__2_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_38__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_38__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_38__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_38_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_39__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_39__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_39__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_39_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__0_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__0_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__0_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__1_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__1_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__1_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__0_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__0_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__0_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42__0_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42__0_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42__0_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_43_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_46_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_47__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_48_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49__0_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49__0_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49__0_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__0_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__0_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__0_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__1_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__1_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__1_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__2_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__2_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__2_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_52__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_53__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_54_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_55__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__0_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__0_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__1_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__1_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_58__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_58__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_58_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_59__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_59__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_59_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__0_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__0_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__0_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__1_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__1_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__1_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__1_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__1_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__2_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__2_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__0_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__0_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__0_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__1_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__1_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__1_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_71__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_71__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_71_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_72__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_72__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_72_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_73__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_73__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_73_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_74__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_74__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_74_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_75__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_75__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_75_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_7__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__0_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__0_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__0_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__1_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__1_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__1_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_8__2_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__0_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__0_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__0_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__1_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__1_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__1_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_93__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_93__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_93_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__0_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__0_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__0_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__1_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__1_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__1_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94_n_1 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94_n_2 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94_n_3 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_95__0_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_95__1_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_95_n_0 ;
  wire \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_9__0_n_0 ;
  wire note_c6;
  wire note_d6;
  wire note_e6;
  wire note_f6;
  wire out_PDM;
  wire [31:1]quad_correction_before_add_temp;
  wire [31:4]quad_correction_before_add_temp_0;
  wire [31:1]quad_correction_before_add_temp_3;
  wire [31:1]quad_correction_before_add_temp_6;
  wire [31:5]quad_correction_before_sub_temp;
  wire [31:2]quad_correction_before_sub_temp_1;
  wire [31:5]quad_correction_before_sub_temp_4;
  wire [31:5]quad_correction_before_sub_temp_7;
  wire [20:6]quad_correction_before_sub_temp_9;
  wire [29:2]quad_correction_before_th00_in;
  wire [29:3]quad_correction_before_th00_in_2;
  wire [29:2]quad_correction_before_th00_in_5;
  wire [29:2]quad_correction_before_th00_in_8;
  wire reset;
  wire run_drum;
  wire u_DeltaSigma_n_1;
  wire u_Drum_n_15;
  wire u_Drum_n_16;
  wire u_Drum_n_17;
  wire u_Drum_n_18;
  wire u_Drum_n_19;
  wire u_Drum_n_20;
  wire u_Drum_n_21;
  wire u_Drum_n_22;
  wire u_Drum_n_23;
  wire u_Drum_n_24;
  wire u_Drum_n_25;
  wire u_Drum_n_26;
  wire u_Drum_n_27;
  wire u_Drum_n_28;
  wire u_Drum_n_29;
  wire u_Drum_n_30;
  wire u_Drum_n_31;
  wire u_Drum_n_32;
  wire u_Drum_n_33;
  wire u_Drum_n_34;
  wire u_Drum_n_35;
  wire u_Drum_n_36;
  wire u_Drum_n_37;
  wire u_Drum_n_38;
  wire u_Drum_n_39;
  wire u_Drum_n_40;
  wire u_Drum_n_41;
  wire u_Drum_n_42;
  wire u_Drum_n_43;
  wire u_Drum_n_44;
  wire u_Drum_n_45;
  wire u_Drum_n_46;
  wire u_Drum_n_47;
  wire u_Drum_n_48;
  wire u_Sin1_n_0;
  wire u_Sin1_n_1;
  wire u_Sin3_n_0;
  wire u_Sin3_n_1;
  wire u_Sin_n_0;
  wire u_Sin_n_1;
  wire [7:0]volume_ctrl;
  wire [0:0]y5_p;
  wire [0:0]y5_p_10;
  wire [0:0]y5_p_11;
  wire [0:0]y5_p_12;
  wire \z0_p[10]_i_3__0_n_0 ;
  wire \z0_p[10]_i_3__1_n_0 ;
  wire \z0_p[10]_i_3_n_0 ;
  wire \z0_p[10]_i_4__0_n_0 ;
  wire \z0_p[10]_i_4__1_n_0 ;
  wire \z0_p[10]_i_4_n_0 ;
  wire \z0_p[10]_i_5__0_n_0 ;
  wire \z0_p[10]_i_5__1_n_0 ;
  wire \z0_p[10]_i_5_n_0 ;
  wire \z0_p[10]_i_6__0_n_0 ;
  wire \z0_p[10]_i_6__1_n_0 ;
  wire \z0_p[10]_i_6_n_0 ;
  wire \z0_p[11]_i_3_n_0 ;
  wire \z0_p[11]_i_4_n_0 ;
  wire \z0_p[11]_i_5_n_0 ;
  wire \z0_p[11]_i_6_n_0 ;
  wire \z0_p[14]_i_3__0_n_0 ;
  wire \z0_p[14]_i_3__1_n_0 ;
  wire \z0_p[14]_i_3_n_0 ;
  wire \z0_p[14]_i_4__0_n_0 ;
  wire \z0_p[14]_i_4__1_n_0 ;
  wire \z0_p[14]_i_4_n_0 ;
  wire \z0_p[14]_i_5__0_n_0 ;
  wire \z0_p[14]_i_5__1_n_0 ;
  wire \z0_p[14]_i_5_n_0 ;
  wire \z0_p[15]_i_3_n_0 ;
  wire \z0_p[15]_i_4_n_0 ;
  wire \z0_p[22]_i_3__0_n_0 ;
  wire \z0_p[22]_i_3__1_n_0 ;
  wire \z0_p[22]_i_3_n_0 ;
  wire \z0_p[22]_i_4__0_n_0 ;
  wire \z0_p[22]_i_4__1_n_0 ;
  wire \z0_p[22]_i_4_n_0 ;
  wire \z0_p[22]_i_5__0_n_0 ;
  wire \z0_p[22]_i_5__1_n_0 ;
  wire \z0_p[22]_i_5_n_0 ;
  wire \z0_p[23]_i_3_n_0 ;
  wire \z0_p[23]_i_4_n_0 ;
  wire \z0_p[23]_i_5_n_0 ;
  wire \z0_p[23]_i_6_n_0 ;
  wire \z0_p[26]_i_3__0_n_0 ;
  wire \z0_p[26]_i_3__1_n_0 ;
  wire \z0_p[26]_i_3_n_0 ;
  wire \z0_p[26]_i_4__0_n_0 ;
  wire \z0_p[26]_i_4__1_n_0 ;
  wire \z0_p[26]_i_4_n_0 ;
  wire \z0_p[26]_i_5__0_n_0 ;
  wire \z0_p[26]_i_5__1_n_0 ;
  wire \z0_p[26]_i_5_n_0 ;
  wire \z0_p[26]_i_6__0_n_0 ;
  wire \z0_p[26]_i_6__1_n_0 ;
  wire \z0_p[26]_i_6_n_0 ;
  wire \z0_p[27]_i_3_n_0 ;
  wire \z0_p[27]_i_4_n_0 ;
  wire \z0_p[27]_i_5_n_0 ;
  wire \z0_p[27]_i_6_n_0 ;
  wire \z0_p[30]_i_3__0_n_0 ;
  wire \z0_p[30]_i_3__1_n_0 ;
  wire \z0_p[30]_i_3_n_0 ;
  wire \z0_p[30]_i_4__0_n_0 ;
  wire \z0_p[30]_i_4__1_n_0 ;
  wire \z0_p[30]_i_4_n_0 ;
  wire \z0_p[30]_i_5__0_n_0 ;
  wire \z0_p[30]_i_5__1_n_0 ;
  wire \z0_p[30]_i_5_n_0 ;
  wire \z0_p[30]_i_6__0_n_0 ;
  wire \z0_p[30]_i_6__1_n_0 ;
  wire \z0_p[30]_i_6_n_0 ;
  wire \z0_p[31]_i_5_n_0 ;
  wire \z0_p[31]_i_6_n_0 ;
  wire \z0_p[31]_i_7__0_n_0 ;
  wire \z0_p[5]_i_35_n_0 ;
  wire \z0_p[5]_i_53_n_0 ;
  wire \z0_p[5]_i_54_n_0 ;
  wire \z0_p[5]_i_55_n_0 ;
  wire \z0_p[5]_i_72_n_0 ;
  wire \z0_p[5]_i_73_n_0 ;
  wire \z0_p[5]_i_74_n_0 ;
  wire \z0_p[5]_i_75_n_0 ;
  wire \z0_p[5]_i_76_n_0 ;
  wire \z0_p[5]_i_77_n_0 ;
  wire \z0_p[5]_i_78_n_0 ;
  wire \z0_p[5]_i_79_n_0 ;
  wire \z0_p[5]_i_80_n_0 ;
  wire \z0_p[5]_i_81_n_0 ;
  wire \z0_p[6]_i_3__0_n_0 ;
  wire \z0_p[6]_i_3__1_n_0 ;
  wire \z0_p[6]_i_3_n_0 ;
  wire \z0_p[6]_i_4__0_n_0 ;
  wire \z0_p[6]_i_4__1_n_0 ;
  wire \z0_p[6]_i_4_n_0 ;
  wire \z0_p[6]_i_5__0_n_0 ;
  wire \z0_p[6]_i_5__1_n_0 ;
  wire \z0_p[6]_i_5_n_0 ;
  wire \z0_p[6]_i_6__0_n_0 ;
  wire \z0_p[6]_i_6__1_n_0 ;
  wire \z0_p[6]_i_6_n_0 ;
  wire \z0_p[7]_i_3_n_0 ;
  wire \z0_p[7]_i_4_n_0 ;
  wire \z0_p[7]_i_5_n_0 ;
  wire \z0_p[7]_i_6_n_0 ;
  wire \z0_p_reg[10]_i_2__0_n_0 ;
  wire \z0_p_reg[10]_i_2__0_n_1 ;
  wire \z0_p_reg[10]_i_2__0_n_2 ;
  wire \z0_p_reg[10]_i_2__0_n_3 ;
  wire \z0_p_reg[10]_i_2__1_n_0 ;
  wire \z0_p_reg[10]_i_2__1_n_1 ;
  wire \z0_p_reg[10]_i_2__1_n_2 ;
  wire \z0_p_reg[10]_i_2__1_n_3 ;
  wire \z0_p_reg[10]_i_2_n_0 ;
  wire \z0_p_reg[10]_i_2_n_1 ;
  wire \z0_p_reg[10]_i_2_n_2 ;
  wire \z0_p_reg[10]_i_2_n_3 ;
  wire \z0_p_reg[11]_i_2_n_0 ;
  wire \z0_p_reg[11]_i_2_n_1 ;
  wire \z0_p_reg[11]_i_2_n_2 ;
  wire \z0_p_reg[11]_i_2_n_3 ;
  wire \z0_p_reg[14]_i_2__0_n_0 ;
  wire \z0_p_reg[14]_i_2__0_n_1 ;
  wire \z0_p_reg[14]_i_2__0_n_2 ;
  wire \z0_p_reg[14]_i_2__0_n_3 ;
  wire \z0_p_reg[14]_i_2__1_n_0 ;
  wire \z0_p_reg[14]_i_2__1_n_1 ;
  wire \z0_p_reg[14]_i_2__1_n_2 ;
  wire \z0_p_reg[14]_i_2__1_n_3 ;
  wire \z0_p_reg[14]_i_2_n_0 ;
  wire \z0_p_reg[14]_i_2_n_1 ;
  wire \z0_p_reg[14]_i_2_n_2 ;
  wire \z0_p_reg[14]_i_2_n_3 ;
  wire \z0_p_reg[15]_i_2_n_0 ;
  wire \z0_p_reg[15]_i_2_n_1 ;
  wire \z0_p_reg[15]_i_2_n_2 ;
  wire \z0_p_reg[15]_i_2_n_3 ;
  wire \z0_p_reg[18]_i_2__0_n_0 ;
  wire \z0_p_reg[18]_i_2__0_n_1 ;
  wire \z0_p_reg[18]_i_2__0_n_2 ;
  wire \z0_p_reg[18]_i_2__0_n_3 ;
  wire \z0_p_reg[18]_i_2__1_n_0 ;
  wire \z0_p_reg[18]_i_2__1_n_1 ;
  wire \z0_p_reg[18]_i_2__1_n_2 ;
  wire \z0_p_reg[18]_i_2__1_n_3 ;
  wire \z0_p_reg[18]_i_2_n_0 ;
  wire \z0_p_reg[18]_i_2_n_1 ;
  wire \z0_p_reg[18]_i_2_n_2 ;
  wire \z0_p_reg[18]_i_2_n_3 ;
  wire \z0_p_reg[19]_i_2_n_0 ;
  wire \z0_p_reg[19]_i_2_n_1 ;
  wire \z0_p_reg[19]_i_2_n_2 ;
  wire \z0_p_reg[19]_i_2_n_3 ;
  wire \z0_p_reg[22]_i_2__0_n_0 ;
  wire \z0_p_reg[22]_i_2__0_n_1 ;
  wire \z0_p_reg[22]_i_2__0_n_2 ;
  wire \z0_p_reg[22]_i_2__0_n_3 ;
  wire \z0_p_reg[22]_i_2__1_n_0 ;
  wire \z0_p_reg[22]_i_2__1_n_1 ;
  wire \z0_p_reg[22]_i_2__1_n_2 ;
  wire \z0_p_reg[22]_i_2__1_n_3 ;
  wire \z0_p_reg[22]_i_2_n_0 ;
  wire \z0_p_reg[22]_i_2_n_1 ;
  wire \z0_p_reg[22]_i_2_n_2 ;
  wire \z0_p_reg[22]_i_2_n_3 ;
  wire \z0_p_reg[23]_i_2_n_0 ;
  wire \z0_p_reg[23]_i_2_n_1 ;
  wire \z0_p_reg[23]_i_2_n_2 ;
  wire \z0_p_reg[23]_i_2_n_3 ;
  wire \z0_p_reg[26]_i_2__0_n_0 ;
  wire \z0_p_reg[26]_i_2__0_n_1 ;
  wire \z0_p_reg[26]_i_2__0_n_2 ;
  wire \z0_p_reg[26]_i_2__0_n_3 ;
  wire \z0_p_reg[26]_i_2__1_n_0 ;
  wire \z0_p_reg[26]_i_2__1_n_1 ;
  wire \z0_p_reg[26]_i_2__1_n_2 ;
  wire \z0_p_reg[26]_i_2__1_n_3 ;
  wire \z0_p_reg[26]_i_2_n_0 ;
  wire \z0_p_reg[26]_i_2_n_1 ;
  wire \z0_p_reg[26]_i_2_n_2 ;
  wire \z0_p_reg[26]_i_2_n_3 ;
  wire \z0_p_reg[27]_i_2_n_0 ;
  wire \z0_p_reg[27]_i_2_n_1 ;
  wire \z0_p_reg[27]_i_2_n_2 ;
  wire \z0_p_reg[27]_i_2_n_3 ;
  wire \z0_p_reg[30]_i_2__0_n_0 ;
  wire \z0_p_reg[30]_i_2__0_n_1 ;
  wire \z0_p_reg[30]_i_2__0_n_2 ;
  wire \z0_p_reg[30]_i_2__0_n_3 ;
  wire \z0_p_reg[30]_i_2__1_n_0 ;
  wire \z0_p_reg[30]_i_2__1_n_1 ;
  wire \z0_p_reg[30]_i_2__1_n_2 ;
  wire \z0_p_reg[30]_i_2__1_n_3 ;
  wire \z0_p_reg[30]_i_2_n_0 ;
  wire \z0_p_reg[30]_i_2_n_1 ;
  wire \z0_p_reg[30]_i_2_n_2 ;
  wire \z0_p_reg[30]_i_2_n_3 ;
  wire \z0_p_reg[31]_i_2__0_n_1 ;
  wire \z0_p_reg[31]_i_2__0_n_2 ;
  wire \z0_p_reg[31]_i_2__0_n_3 ;
  wire \z0_p_reg[5]_i_14_n_0 ;
  wire \z0_p_reg[5]_i_14_n_1 ;
  wire \z0_p_reg[5]_i_14_n_2 ;
  wire \z0_p_reg[5]_i_14_n_3 ;
  wire \z0_p_reg[5]_i_29_n_0 ;
  wire \z0_p_reg[5]_i_29_n_1 ;
  wire \z0_p_reg[5]_i_29_n_2 ;
  wire \z0_p_reg[5]_i_29_n_3 ;
  wire \z0_p_reg[5]_i_34_n_1 ;
  wire \z0_p_reg[5]_i_34_n_2 ;
  wire \z0_p_reg[5]_i_34_n_3 ;
  wire \z0_p_reg[5]_i_47_n_0 ;
  wire \z0_p_reg[5]_i_47_n_1 ;
  wire \z0_p_reg[5]_i_47_n_2 ;
  wire \z0_p_reg[5]_i_47_n_3 ;
  wire \z0_p_reg[5]_i_52_n_0 ;
  wire \z0_p_reg[5]_i_52_n_1 ;
  wire \z0_p_reg[5]_i_52_n_2 ;
  wire \z0_p_reg[5]_i_52_n_3 ;
  wire \z0_p_reg[5]_i_70_n_0 ;
  wire \z0_p_reg[5]_i_70_n_1 ;
  wire \z0_p_reg[5]_i_70_n_2 ;
  wire \z0_p_reg[5]_i_70_n_3 ;
  wire \z0_p_reg[5]_i_71_n_0 ;
  wire \z0_p_reg[5]_i_71_n_1 ;
  wire \z0_p_reg[5]_i_71_n_2 ;
  wire \z0_p_reg[5]_i_71_n_3 ;
  wire \z0_p_reg[6]_i_2__0_n_0 ;
  wire \z0_p_reg[6]_i_2__0_n_1 ;
  wire \z0_p_reg[6]_i_2__0_n_2 ;
  wire \z0_p_reg[6]_i_2__0_n_3 ;
  wire \z0_p_reg[6]_i_2__1_n_0 ;
  wire \z0_p_reg[6]_i_2__1_n_1 ;
  wire \z0_p_reg[6]_i_2__1_n_2 ;
  wire \z0_p_reg[6]_i_2__1_n_3 ;
  wire \z0_p_reg[6]_i_2_n_0 ;
  wire \z0_p_reg[6]_i_2_n_1 ;
  wire \z0_p_reg[6]_i_2_n_2 ;
  wire \z0_p_reg[6]_i_2_n_3 ;
  wire \z0_p_reg[7]_i_2_n_0 ;
  wire \z0_p_reg[7]_i_2_n_1 ;
  wire \z0_p_reg[7]_i_2_n_2 ;
  wire \z0_p_reg[7]_i_2_n_3 ;
  wire [3:0]\NLW_Discrete_Time_Integrator_x_reg_reg[17]_i_8_CO_UNCONNECTED ;
  wire [3:1]\NLW_Discrete_Time_Integrator_x_reg_reg[17]_i_8_O_UNCONNECTED ;
  wire NLW_Gain_out1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Gain_out1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Gain_out1_OVERFLOW_UNCONNECTED;
  wire NLW_Gain_out1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Gain_out1_PATTERNDETECT_UNCONNECTED;
  wire NLW_Gain_out1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_Gain_out1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Gain_out1_CARRYOUT_UNCONNECTED;
  wire NLW_Gain_out1__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Gain_out1__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Gain_out1__0_OVERFLOW_UNCONNECTED;
  wire NLW_Gain_out1__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Gain_out1__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_Gain_out1__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Gain_out1__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Gain_out1__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Gain_out1__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_Gain_out1__0_PCOUT_UNCONNECTED;
  wire NLW_Gain_out1__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Gain_out1__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Gain_out1__1_OVERFLOW_UNCONNECTED;
  wire NLW_Gain_out1__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Gain_out1__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_Gain_out1__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_Gain_out1__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Gain_out1__1_CARRYOUT_UNCONNECTED;
  wire NLW_Gain_out1__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Gain_out1__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Gain_out1__2_OVERFLOW_UNCONNECTED;
  wire NLW_Gain_out1__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Gain_out1__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_Gain_out1__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Gain_out1__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Gain_out1__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Gain_out1__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_Gain_out1__2_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_HDL_Counter1_out1_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_HDL_Counter1_out1_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_HDL_Counter2_out1_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_HDL_Counter3_out1_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_HDL_Counter3_out1_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_HDL_Counter4_out1_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_HDL_Counter4_out1_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_HwModeRegister_reg_reg[1][69]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_HwModeRegister_reg_reg[1][69]_i_1_O_UNCONNECTED ;
  wire NLW_Product_mul_temp_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Product_mul_temp_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Product_mul_temp_OVERFLOW_UNCONNECTED;
  wire NLW_Product_mul_temp_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Product_mul_temp_PATTERNDETECT_UNCONNECTED;
  wire NLW_Product_mul_temp_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Product_mul_temp_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Product_mul_temp_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Product_mul_temp_CARRYOUT_UNCONNECTED;
  wire NLW_Product_mul_temp__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Product_mul_temp__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Product_mul_temp__0_OVERFLOW_UNCONNECTED;
  wire NLW_Product_mul_temp__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Product_mul_temp__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_Product_mul_temp__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Product_mul_temp__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Product_mul_temp__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Product_mul_temp__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_Product_mul_temp__0_PCOUT_UNCONNECTED;
  wire NLW_Product_mul_temp__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Product_mul_temp__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Product_mul_temp__1_OVERFLOW_UNCONNECTED;
  wire NLW_Product_mul_temp__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Product_mul_temp__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_Product_mul_temp__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Product_mul_temp__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Product_mul_temp__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Product_mul_temp__1_CARRYOUT_UNCONNECTED;
  wire NLW_Product_mul_temp__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Product_mul_temp__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Product_mul_temp__2_OVERFLOW_UNCONNECTED;
  wire NLW_Product_mul_temp__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Product_mul_temp__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_Product_mul_temp__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Product_mul_temp__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Product_mul_temp__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Product_mul_temp__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_Product_mul_temp__2_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_Sum_out1_1_reg[34]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Sum_out1_1_reg[34]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20_O_UNCONNECTED ;
  wire [3:3]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_O_UNCONNECTED ;
  wire [3:1]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_O_UNCONNECTED ;
  wire [3:2]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57_CO_UNCONNECTED ;
  wire [3:3]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57_O_UNCONNECTED ;
  wire [3:2]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__0_O_UNCONNECTED ;
  wire [3:2]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__1_O_UNCONNECTED ;
  wire [3:2]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6_O_UNCONNECTED ;
  wire [3:2]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__1_O_UNCONNECTED ;
  wire [3:2]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__2_O_UNCONNECTED ;
  wire [3:0]\NLW_z0_p_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_z0_p_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_z0_p_reg[31]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_z0_p_reg[31]_i_2__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_z0_p_reg[31]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_z0_p_reg[31]_i_2__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_z0_p_reg[31]_i_2__2_O_UNCONNECTED ;
  wire [3:3]\NLW_z0_p_reg[5]_i_34_CO_UNCONNECTED ;
  wire [0:0]\NLW_z0_p_reg[6]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_z0_p_reg[6]_i_2__0_O_UNCONNECTED ;
  wire [0:0]\NLW_z0_p_reg[6]_i_2__1_O_UNCONNECTED ;
  wire [0:0]\NLW_z0_p_reg[7]_i_2_O_UNCONNECTED ;

  assign ce_out = clk_enable;
  LUT1 #(
    .INIT(2'h1)) 
    \Discrete_Time_Integrator_x_reg[13]_i_10 
       (.I0(Product_out1_1[74]),
        .O(\Discrete_Time_Integrator_x_reg[13]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[13]_i_11 
       (.I0(Product_mul_temp__0_n_81),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_24_n_0 ),
        .O(\Discrete_Time_Integrator_x_reg[13]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[13]_i_12 
       (.I0(Product_mul_temp__0_n_82),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_24_n_0 ),
        .O(\Discrete_Time_Integrator_x_reg[13]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[13]_i_13 
       (.I0(Product_mul_temp__0_n_83),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_24_n_0 ),
        .O(\Discrete_Time_Integrator_x_reg[13]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Discrete_Time_Integrator_x_reg[13]_i_14 
       (.I0(Product_mul_temp__0_n_84),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_24_n_0 ),
        .O(\Discrete_Time_Integrator_x_reg[13]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hB7)) 
    \Discrete_Time_Integrator_x_reg[13]_i_15 
       (.I0(Product_mul_temp__0_n_81),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_24_n_0 ),
        .I2(Product_mul_temp__0_n_80),
        .O(\Discrete_Time_Integrator_x_reg[13]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hB7)) 
    \Discrete_Time_Integrator_x_reg[13]_i_16 
       (.I0(Product_mul_temp__0_n_82),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_24_n_0 ),
        .I2(Product_mul_temp__0_n_81),
        .O(\Discrete_Time_Integrator_x_reg[13]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hB7)) 
    \Discrete_Time_Integrator_x_reg[13]_i_17 
       (.I0(Product_mul_temp__0_n_83),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_24_n_0 ),
        .I2(Product_mul_temp__0_n_82),
        .O(\Discrete_Time_Integrator_x_reg[13]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'hB7)) 
    \Discrete_Time_Integrator_x_reg[13]_i_18 
       (.I0(Product_mul_temp__0_n_84),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_24_n_0 ),
        .I2(Product_mul_temp__0_n_83),
        .O(\Discrete_Time_Integrator_x_reg[13]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'hB7)) 
    \Discrete_Time_Integrator_x_reg[17]_i_9 
       (.I0(Product_mul_temp__0_n_80),
        .I1(\Discrete_Time_Integrator_x_reg_reg[1]_i_24_n_0 ),
        .I2(Product_mul_temp__0_n_79),
        .O(\Discrete_Time_Integrator_x_reg[17]_i_9_n_0 ));
  CARRY4 \Discrete_Time_Integrator_x_reg_reg[13]_i_7 
       (.CI(u_DeltaSigma_n_1),
        .CO({\Discrete_Time_Integrator_x_reg_reg[13]_i_7_n_0 ,\Discrete_Time_Integrator_x_reg_reg[13]_i_7_n_1 ,\Discrete_Time_Integrator_x_reg_reg[13]_i_7_n_2 ,\Discrete_Time_Integrator_x_reg_reg[13]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\Discrete_Time_Integrator_x_reg[13]_i_11_n_0 ,\Discrete_Time_Integrator_x_reg[13]_i_12_n_0 ,\Discrete_Time_Integrator_x_reg[13]_i_13_n_0 ,\Discrete_Time_Integrator_x_reg[13]_i_14_n_0 }),
        .O(Product_out1_1[76:73]),
        .S({\Discrete_Time_Integrator_x_reg[13]_i_15_n_0 ,\Discrete_Time_Integrator_x_reg[13]_i_16_n_0 ,\Discrete_Time_Integrator_x_reg[13]_i_17_n_0 ,\Discrete_Time_Integrator_x_reg[13]_i_18_n_0 }));
  CARRY4 \Discrete_Time_Integrator_x_reg_reg[17]_i_8 
       (.CI(\Discrete_Time_Integrator_x_reg_reg[13]_i_7_n_0 ),
        .CO(\NLW_Discrete_Time_Integrator_x_reg_reg[17]_i_8_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_Discrete_Time_Integrator_x_reg_reg[17]_i_8_O_UNCONNECTED [3:1],Product_out1_1[77]}),
        .S({1'b0,1'b0,1'b0,\Discrete_Time_Integrator_x_reg[17]_i_9_n_0 }));
  FDCE \Discrete_Time_Integrator_x_reg_reg[1]_i_24 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(\Discrete_Time_Integrator_x_reg_reg[1]_i_24_n_0 ));
  FDCE \Discrete_Time_Integrator_x_reg_reg[1]_i_25 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(\Discrete_Time_Integrator_x_reg_reg[1]_i_25_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Gain_out1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,kconst_1[33:32],1'b0,1'b0,kconst_1[29:28],1'b0,1'b0,kconst_1[25:24],1'b0,1'b0,kconst_1[21:20],1'b0,1'b0,kconst_1[17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({Gain_out1_n_24,Gain_out1_n_25,Gain_out1_n_26,Gain_out1_n_27,Gain_out1_n_28,Gain_out1_n_29,Gain_out1_n_30,Gain_out1_n_31,Gain_out1_n_32,Gain_out1_n_33,Gain_out1_n_34,Gain_out1_n_35,Gain_out1_n_36,Gain_out1_n_37,Gain_out1_n_38,Gain_out1_n_39,Gain_out1_n_40,Gain_out1_n_41,Gain_out1_n_42,Gain_out1_n_43,Gain_out1_n_44,Gain_out1_n_45,Gain_out1_n_46,Gain_out1_n_47,Gain_out1_n_48,Gain_out1_n_49,Gain_out1_n_50,Gain_out1_n_51,Gain_out1_n_52,Gain_out1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Sum_out1_1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Gain_out1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Gain_out1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Gain_out1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Gain_out1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Gain_out1_OVERFLOW_UNCONNECTED),
        .P({Gain_out1_n_58,Gain_out1_n_59,Gain_out1_n_60,Gain_out1_n_61,Gain_out1_n_62,Gain_out1_n_63,Gain_out1_n_64,Gain_out1_n_65,Gain_out1_n_66,Gain_out1_n_67,Gain_out1_n_68,Gain_out1_n_69,Gain_out1_n_70,Gain_out1_n_71,Gain_out1_n_72,Gain_out1_n_73,Gain_out1_n_74,Gain_out1_n_75,Gain_out1_n_76,Gain_out1_n_77,Gain_out1_n_78,Gain_out1_n_79,Gain_out1_n_80,Gain_out1_n_81,Gain_out1_n_82,Gain_out1_n_83,Gain_out1_n_84,Gain_out1_n_85,Gain_out1_n_86,Gain_out1_n_87,Gain_out1_n_88,Gain_out1_n_89,Gain_out1_n_90,Gain_out1_n_91,Gain_out1_n_92,Gain_out1_n_93,Gain_out1_n_94,Gain_out1_n_95,Gain_out1_n_96,Gain_out1_n_97,Gain_out1_n_98,Gain_out1_n_99,Gain_out1_n_100,Gain_out1_n_101,Gain_out1_n_102,Gain_out1_n_103,Gain_out1_n_104,Gain_out1_n_105}),
        .PATTERNBDETECT(NLW_Gain_out1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Gain_out1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({Gain_out1_n_106,Gain_out1_n_107,Gain_out1_n_108,Gain_out1_n_109,Gain_out1_n_110,Gain_out1_n_111,Gain_out1_n_112,Gain_out1_n_113,Gain_out1_n_114,Gain_out1_n_115,Gain_out1_n_116,Gain_out1_n_117,Gain_out1_n_118,Gain_out1_n_119,Gain_out1_n_120,Gain_out1_n_121,Gain_out1_n_122,Gain_out1_n_123,Gain_out1_n_124,Gain_out1_n_125,Gain_out1_n_126,Gain_out1_n_127,Gain_out1_n_128,Gain_out1_n_129,Gain_out1_n_130,Gain_out1_n_131,Gain_out1_n_132,Gain_out1_n_133,Gain_out1_n_134,Gain_out1_n_135,Gain_out1_n_136,Gain_out1_n_137,Gain_out1_n_138,Gain_out1_n_139,Gain_out1_n_140,Gain_out1_n_141,Gain_out1_n_142,Gain_out1_n_143,Gain_out1_n_144,Gain_out1_n_145,Gain_out1_n_146,Gain_out1_n_147,Gain_out1_n_148,Gain_out1_n_149,Gain_out1_n_150,Gain_out1_n_151,Gain_out1_n_152,Gain_out1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Gain_out1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Gain_out1__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({Gain_out1_n_24,Gain_out1_n_25,Gain_out1_n_26,Gain_out1_n_27,Gain_out1_n_28,Gain_out1_n_29,Gain_out1_n_30,Gain_out1_n_31,Gain_out1_n_32,Gain_out1_n_33,Gain_out1_n_34,Gain_out1_n_35,Gain_out1_n_36,Gain_out1_n_37,Gain_out1_n_38,Gain_out1_n_39,Gain_out1_n_40,Gain_out1_n_41,Gain_out1_n_42,Gain_out1_n_43,Gain_out1_n_44,Gain_out1_n_45,Gain_out1_n_46,Gain_out1_n_47,Gain_out1_n_48,Gain_out1_n_49,Gain_out1_n_50,Gain_out1_n_51,Gain_out1_n_52,Gain_out1_n_53}),
        .ACOUT(NLW_Gain_out1__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(Sum_out1_1[34:17]),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Gain_out1__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Gain_out1__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Gain_out1__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(clk_enable),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Gain_out1__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Gain_out1__0_OVERFLOW_UNCONNECTED),
        .P({Gain_out1__0_n_58,Gain_out1__0_n_59,Gain_out1__0_n_60,Gain_out1__0_n_61,Gain_out1__0_n_62,Gain_out1__0_n_63,Gain_out1__0_n_64,Gain_out1__0_n_65,Gain_out1__0_n_66,Gain_out1__0_n_67,Gain_out1__0_n_68,Gain_out1__0_n_69,Gain_out1__0_n_70,Gain_out1__0_n_71,Gain_out1__0_n_72,Gain_out1__0_n_73,Gain_out1__0_n_74,Gain_out1__0_n_75,Gain_out1__0_n_76,Gain_out1__0_n_77,Gain_out1__0_n_78,Gain_out1__0_n_79,Gain_out1__0_n_80,Gain_out1__0_n_81,Gain_out1__0_n_82,Gain_out1__0_n_83,Gain_out1__0_n_84,Gain_out1__0_n_85,Gain_out1__0_n_86,Gain_out1__0_n_87,Gain_out1__0_n_88,Gain_out1__0_n_89,Gain_out1__0_n_90,Gain_out1__0_n_91,Gain_out1__0_n_92,Gain_out1__0_n_93,Gain_out1__0_n_94,Gain_out1__0_n_95,Gain_out1__0_n_96,Gain_out1__0_n_97,Gain_out1__0_n_98,Gain_out1__0_n_99,Gain_out1__0_n_100,Gain_out1__0_n_101,Gain_out1__0_n_102,Gain_out1__0_n_103,Gain_out1__0_n_104,Gain_out1__0_n_105}),
        .PATTERNBDETECT(NLW_Gain_out1__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Gain_out1__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({Gain_out1_n_106,Gain_out1_n_107,Gain_out1_n_108,Gain_out1_n_109,Gain_out1_n_110,Gain_out1_n_111,Gain_out1_n_112,Gain_out1_n_113,Gain_out1_n_114,Gain_out1_n_115,Gain_out1_n_116,Gain_out1_n_117,Gain_out1_n_118,Gain_out1_n_119,Gain_out1_n_120,Gain_out1_n_121,Gain_out1_n_122,Gain_out1_n_123,Gain_out1_n_124,Gain_out1_n_125,Gain_out1_n_126,Gain_out1_n_127,Gain_out1_n_128,Gain_out1_n_129,Gain_out1_n_130,Gain_out1_n_131,Gain_out1_n_132,Gain_out1_n_133,Gain_out1_n_134,Gain_out1_n_135,Gain_out1_n_136,Gain_out1_n_137,Gain_out1_n_138,Gain_out1_n_139,Gain_out1_n_140,Gain_out1_n_141,Gain_out1_n_142,Gain_out1_n_143,Gain_out1_n_144,Gain_out1_n_145,Gain_out1_n_146,Gain_out1_n_147,Gain_out1_n_148,Gain_out1_n_149,Gain_out1_n_150,Gain_out1_n_151,Gain_out1_n_152,Gain_out1_n_153}),
        .PCOUT(NLW_Gain_out1__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Gain_out1__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Gain_out1__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,kconst_1[16],1'b0,1'b0,kconst_1[13:12],1'b0,1'b0,kconst_1[9:8],1'b0,1'b0,kconst_1[5:4],1'b0,1'b0,kconst_1[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({Gain_out1__1_n_24,Gain_out1__1_n_25,Gain_out1__1_n_26,Gain_out1__1_n_27,Gain_out1__1_n_28,Gain_out1__1_n_29,Gain_out1__1_n_30,Gain_out1__1_n_31,Gain_out1__1_n_32,Gain_out1__1_n_33,Gain_out1__1_n_34,Gain_out1__1_n_35,Gain_out1__1_n_36,Gain_out1__1_n_37,Gain_out1__1_n_38,Gain_out1__1_n_39,Gain_out1__1_n_40,Gain_out1__1_n_41,Gain_out1__1_n_42,Gain_out1__1_n_43,Gain_out1__1_n_44,Gain_out1__1_n_45,Gain_out1__1_n_46,Gain_out1__1_n_47,Gain_out1__1_n_48,Gain_out1__1_n_49,Gain_out1__1_n_50,Gain_out1__1_n_51,Gain_out1__1_n_52,Gain_out1__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Sum_out1_1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Gain_out1__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Gain_out1__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Gain_out1__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Gain_out1__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Gain_out1__1_OVERFLOW_UNCONNECTED),
        .P({Gain_out1__1_n_58,Gain_out1__1_n_59,Gain_out1__1_n_60,Gain_out1__1_n_61,Gain_out1__1_n_62,Gain_out1__1_n_63,Gain_out1__1_n_64,Gain_out1__1_n_65,Gain_out1__1_n_66,Gain_out1__1_n_67,Gain_out1__1_n_68,Gain_out1__1_n_69,Gain_out1__1_n_70,Gain_out1__1_n_71,Gain_out1__1_n_72,Gain_out1__1_n_73,Gain_out1__1_n_74,Gain_out1__1_n_75,Gain_out1__1_n_76,Gain_out1__1_n_77,Gain_out1__1_n_78,Gain_out1__1_n_79,Gain_out1__1_n_80,Gain_out1__1_n_81,Gain_out1__1_n_82,Gain_out1__1_n_83,Gain_out1__1_n_84,Gain_out1__1_n_85,Gain_out1__1_n_86,Gain_out1__1_n_87,Gain_out1__1_n_88,Gain_out1__1_n_89,Gain_out1__1_n_90,Gain_out1__1_n_91,Gain_out1__1_n_92,Gain_out1__1_n_93,Gain_out1__1_n_94,Gain_out1__1_n_95,Gain_out1__1_n_96,Gain_out1__1_n_97,Gain_out1__1_n_98,Gain_out1__1_n_99,Gain_out1__1_n_100,Gain_out1__1_n_101,Gain_out1__1_n_102,Gain_out1__1_n_103,Gain_out1__1_n_104,Gain_out1__1_n_105}),
        .PATTERNBDETECT(NLW_Gain_out1__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Gain_out1__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({Gain_out1__1_n_106,Gain_out1__1_n_107,Gain_out1__1_n_108,Gain_out1__1_n_109,Gain_out1__1_n_110,Gain_out1__1_n_111,Gain_out1__1_n_112,Gain_out1__1_n_113,Gain_out1__1_n_114,Gain_out1__1_n_115,Gain_out1__1_n_116,Gain_out1__1_n_117,Gain_out1__1_n_118,Gain_out1__1_n_119,Gain_out1__1_n_120,Gain_out1__1_n_121,Gain_out1__1_n_122,Gain_out1__1_n_123,Gain_out1__1_n_124,Gain_out1__1_n_125,Gain_out1__1_n_126,Gain_out1__1_n_127,Gain_out1__1_n_128,Gain_out1__1_n_129,Gain_out1__1_n_130,Gain_out1__1_n_131,Gain_out1__1_n_132,Gain_out1__1_n_133,Gain_out1__1_n_134,Gain_out1__1_n_135,Gain_out1__1_n_136,Gain_out1__1_n_137,Gain_out1__1_n_138,Gain_out1__1_n_139,Gain_out1__1_n_140,Gain_out1__1_n_141,Gain_out1__1_n_142,Gain_out1__1_n_143,Gain_out1__1_n_144,Gain_out1__1_n_145,Gain_out1__1_n_146,Gain_out1__1_n_147,Gain_out1__1_n_148,Gain_out1__1_n_149,Gain_out1__1_n_150,Gain_out1__1_n_151,Gain_out1__1_n_152,Gain_out1__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Gain_out1__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Gain_out1__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({Gain_out1__1_n_24,Gain_out1__1_n_25,Gain_out1__1_n_26,Gain_out1__1_n_27,Gain_out1__1_n_28,Gain_out1__1_n_29,Gain_out1__1_n_30,Gain_out1__1_n_31,Gain_out1__1_n_32,Gain_out1__1_n_33,Gain_out1__1_n_34,Gain_out1__1_n_35,Gain_out1__1_n_36,Gain_out1__1_n_37,Gain_out1__1_n_38,Gain_out1__1_n_39,Gain_out1__1_n_40,Gain_out1__1_n_41,Gain_out1__1_n_42,Gain_out1__1_n_43,Gain_out1__1_n_44,Gain_out1__1_n_45,Gain_out1__1_n_46,Gain_out1__1_n_47,Gain_out1__1_n_48,Gain_out1__1_n_49,Gain_out1__1_n_50,Gain_out1__1_n_51,Gain_out1__1_n_52,Gain_out1__1_n_53}),
        .ACOUT(NLW_Gain_out1__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(Sum_out1_1[34:17]),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Gain_out1__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Gain_out1__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Gain_out1__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(clk_enable),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Gain_out1__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Gain_out1__2_OVERFLOW_UNCONNECTED),
        .P({Gain_out1__2_n_58,Gain_out1__2_n_59,Gain_out1__2_n_60,Gain_out1__2_n_61,Gain_out1__2_n_62,Gain_out1__2_n_63,Gain_out1__2_n_64,Gain_out1__2_n_65,Gain_out1__2_n_66,Gain_out1__2_n_67,Gain_out1__2_n_68,Gain_out1__2_n_69,Gain_out1__2_n_70,Gain_out1__2_n_71,Gain_out1__2_n_72,Gain_out1__2_n_73,Gain_out1__2_n_74,Gain_out1__2_n_75,Gain_out1__2_n_76,Gain_out1__2_n_77,Gain_out1__2_n_78,Gain_out1__2_n_79,Gain_out1__2_n_80,Gain_out1__2_n_81,Gain_out1__2_n_82,Gain_out1__2_n_83,Gain_out1__2_n_84,Gain_out1__2_n_85,Gain_out1__2_n_86,Gain_out1__2_n_87,Gain_out1__2_n_88,Gain_out1__2_n_89,Gain_out1__2_n_90,Gain_out1__2_n_91,Gain_out1__2_n_92,Gain_out1__2_n_93,Gain_out1__2_n_94,Gain_out1__2_n_95,Gain_out1__2_n_96,Gain_out1__2_n_97,Gain_out1__2_n_98,Gain_out1__2_n_99,Gain_out1__2_n_100,Gain_out1__2_n_101,Gain_out1__2_n_102,Gain_out1__2_n_103,Gain_out1__2_n_104,Gain_out1__2_n_105}),
        .PATTERNBDETECT(NLW_Gain_out1__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Gain_out1__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({Gain_out1__1_n_106,Gain_out1__1_n_107,Gain_out1__1_n_108,Gain_out1__1_n_109,Gain_out1__1_n_110,Gain_out1__1_n_111,Gain_out1__1_n_112,Gain_out1__1_n_113,Gain_out1__1_n_114,Gain_out1__1_n_115,Gain_out1__1_n_116,Gain_out1__1_n_117,Gain_out1__1_n_118,Gain_out1__1_n_119,Gain_out1__1_n_120,Gain_out1__1_n_121,Gain_out1__1_n_122,Gain_out1__1_n_123,Gain_out1__1_n_124,Gain_out1__1_n_125,Gain_out1__1_n_126,Gain_out1__1_n_127,Gain_out1__1_n_128,Gain_out1__1_n_129,Gain_out1__1_n_130,Gain_out1__1_n_131,Gain_out1__1_n_132,Gain_out1__1_n_133,Gain_out1__1_n_134,Gain_out1__1_n_135,Gain_out1__1_n_136,Gain_out1__1_n_137,Gain_out1__1_n_138,Gain_out1__1_n_139,Gain_out1__1_n_140,Gain_out1__1_n_141,Gain_out1__1_n_142,Gain_out1__1_n_143,Gain_out1__1_n_144,Gain_out1__1_n_145,Gain_out1__1_n_146,Gain_out1__1_n_147,Gain_out1__1_n_148,Gain_out1__1_n_149,Gain_out1__1_n_150,Gain_out1__1_n_151,Gain_out1__1_n_152,Gain_out1__1_n_153}),
        .PCOUT(NLW_Gain_out1__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Gain_out1__2_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFFFF10FF)) 
    \HDL_Counter1_out1[10]_i_1 
       (.I0(\HDL_Counter1_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter1_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter1_out1[31]_i_5_n_0 ),
        .I3(note_d6),
        .I4(\HDL_Counter1_out1_reg[12]_i_2_n_6 ),
        .O(\HDL_Counter1_out1[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEF000000)) 
    \HDL_Counter1_out1[11]_i_1 
       (.I0(\HDL_Counter1_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter1_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter1_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter1_out1_reg[12]_i_2_n_5 ),
        .I4(note_d6),
        .O(\HDL_Counter1_out1[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEF000000)) 
    \HDL_Counter1_out1[12]_i_1 
       (.I0(\HDL_Counter1_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter1_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter1_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter1_out1_reg[12]_i_2_n_4 ),
        .I4(note_d6),
        .O(\HDL_Counter1_out1[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HDL_Counter1_out1[12]_i_3 
       (.I0(\HDL_Counter1_out1_reg_n_0_[11] ),
        .O(\HDL_Counter1_out1[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HDL_Counter1_out1[12]_i_4 
       (.I0(\HDL_Counter1_out1_reg_n_0_[10] ),
        .O(\HDL_Counter1_out1[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF10FF)) 
    \HDL_Counter1_out1[13]_i_1 
       (.I0(\HDL_Counter1_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter1_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter1_out1[31]_i_5_n_0 ),
        .I3(note_d6),
        .I4(\HDL_Counter1_out1_reg[16]_i_2_n_7 ),
        .O(\HDL_Counter1_out1[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEF000000)) 
    \HDL_Counter1_out1[14]_i_1 
       (.I0(\HDL_Counter1_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter1_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter1_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter1_out1_reg[16]_i_2_n_6 ),
        .I4(note_d6),
        .O(\HDL_Counter1_out1[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEF000000)) 
    \HDL_Counter1_out1[15]_i_1 
       (.I0(\HDL_Counter1_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter1_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter1_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter1_out1_reg[16]_i_2_n_5 ),
        .I4(note_d6),
        .O(\HDL_Counter1_out1[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEF000000)) 
    \HDL_Counter1_out1[16]_i_1 
       (.I0(\HDL_Counter1_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter1_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter1_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter1_out1_reg[16]_i_2_n_4 ),
        .I4(note_d6),
        .O(\HDL_Counter1_out1[16]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HDL_Counter1_out1[16]_i_3 
       (.I0(\HDL_Counter1_out1_reg_n_0_[14] ),
        .O(\HDL_Counter1_out1[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEF000000)) 
    \HDL_Counter1_out1[17]_i_1 
       (.I0(\HDL_Counter1_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter1_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter1_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter1_out1_reg[20]_i_2_n_7 ),
        .I4(note_d6),
        .O(\HDL_Counter1_out1[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF10FF)) 
    \HDL_Counter1_out1[18]_i_1 
       (.I0(\HDL_Counter1_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter1_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter1_out1[31]_i_5_n_0 ),
        .I3(note_d6),
        .I4(\HDL_Counter1_out1_reg[20]_i_2_n_6 ),
        .O(\HDL_Counter1_out1[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF10FF)) 
    \HDL_Counter1_out1[19]_i_1 
       (.I0(\HDL_Counter1_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter1_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter1_out1[31]_i_5_n_0 ),
        .I3(note_d6),
        .I4(\HDL_Counter1_out1_reg[20]_i_2_n_5 ),
        .O(\HDL_Counter1_out1[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF10FF)) 
    \HDL_Counter1_out1[1]_i_1 
       (.I0(\HDL_Counter1_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter1_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter1_out1[31]_i_5_n_0 ),
        .I3(note_d6),
        .I4(\HDL_Counter1_out1_reg[4]_i_2_n_7 ),
        .O(\HDL_Counter1_out1[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF10FF)) 
    \HDL_Counter1_out1[20]_i_1 
       (.I0(\HDL_Counter1_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter1_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter1_out1[31]_i_5_n_0 ),
        .I3(note_d6),
        .I4(\HDL_Counter1_out1_reg[20]_i_2_n_4 ),
        .O(\HDL_Counter1_out1[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF10FF)) 
    \HDL_Counter1_out1[21]_i_1 
       (.I0(\HDL_Counter1_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter1_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter1_out1[31]_i_5_n_0 ),
        .I3(note_d6),
        .I4(\HDL_Counter1_out1_reg[24]_i_2_n_7 ),
        .O(\HDL_Counter1_out1[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEF000000)) 
    \HDL_Counter1_out1[22]_i_1 
       (.I0(\HDL_Counter1_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter1_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter1_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter1_out1_reg[24]_i_2_n_6 ),
        .I4(note_d6),
        .O(\HDL_Counter1_out1[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF10FF)) 
    \HDL_Counter1_out1[23]_i_1 
       (.I0(\HDL_Counter1_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter1_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter1_out1[31]_i_5_n_0 ),
        .I3(note_d6),
        .I4(\HDL_Counter1_out1_reg[24]_i_2_n_5 ),
        .O(\HDL_Counter1_out1[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF10FF)) 
    \HDL_Counter1_out1[24]_i_1 
       (.I0(\HDL_Counter1_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter1_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter1_out1[31]_i_5_n_0 ),
        .I3(note_d6),
        .I4(\HDL_Counter1_out1_reg[24]_i_2_n_4 ),
        .O(\HDL_Counter1_out1[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEF000000)) 
    \HDL_Counter1_out1[25]_i_1 
       (.I0(\HDL_Counter1_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter1_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter1_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter1_out1_reg[28]_i_2_n_7 ),
        .I4(note_d6),
        .O(\HDL_Counter1_out1[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF10FF)) 
    \HDL_Counter1_out1[26]_i_1 
       (.I0(\HDL_Counter1_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter1_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter1_out1[31]_i_5_n_0 ),
        .I3(note_d6),
        .I4(\HDL_Counter1_out1_reg[28]_i_2_n_6 ),
        .O(\HDL_Counter1_out1[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF10FF)) 
    \HDL_Counter1_out1[27]_i_1 
       (.I0(\HDL_Counter1_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter1_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter1_out1[31]_i_5_n_0 ),
        .I3(note_d6),
        .I4(\HDL_Counter1_out1_reg[28]_i_2_n_5 ),
        .O(\HDL_Counter1_out1[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEF000000)) 
    \HDL_Counter1_out1[28]_i_1 
       (.I0(\HDL_Counter1_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter1_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter1_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter1_out1_reg[28]_i_2_n_4 ),
        .I4(note_d6),
        .O(\HDL_Counter1_out1[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEF000000)) 
    \HDL_Counter1_out1[29]_i_1 
       (.I0(\HDL_Counter1_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter1_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter1_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter1_out1_reg[31]_i_2_n_7 ),
        .I4(note_d6),
        .O(\HDL_Counter1_out1[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEF000000)) 
    \HDL_Counter1_out1[2]_i_1 
       (.I0(\HDL_Counter1_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter1_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter1_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter1_out1_reg[4]_i_2_n_6 ),
        .I4(note_d6),
        .O(\HDL_Counter1_out1[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF10FF)) 
    \HDL_Counter1_out1[30]_i_1 
       (.I0(\HDL_Counter1_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter1_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter1_out1[31]_i_5_n_0 ),
        .I3(note_d6),
        .I4(\HDL_Counter1_out1_reg[31]_i_2_n_6 ),
        .O(\HDL_Counter1_out1[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDDDFDDDD)) 
    \HDL_Counter1_out1[31]_i_1 
       (.I0(note_d6),
        .I1(\HDL_Counter1_out1_reg[31]_i_2_n_5 ),
        .I2(\HDL_Counter1_out1[31]_i_3_n_0 ),
        .I3(\HDL_Counter1_out1[31]_i_4_n_0 ),
        .I4(\HDL_Counter1_out1[31]_i_5_n_0 ),
        .O(\HDL_Counter1_out1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \HDL_Counter1_out1[31]_i_10 
       (.I0(\HDL_Counter1_out1_reg_n_0_[28] ),
        .I1(\HDL_Counter1_out1_reg_n_0_[24] ),
        .I2(\HDL_Counter1_out1_reg_n_0_[7] ),
        .I3(\HDL_Counter1_out1_reg_n_0_[20] ),
        .O(\HDL_Counter1_out1[31]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \HDL_Counter1_out1[31]_i_3 
       (.I0(\HDL_Counter1_out1_reg_n_0_[26] ),
        .I1(\HDL_Counter1_out1_reg_n_0_[17] ),
        .I2(\HDL_Counter1_out1_reg_n_0_[4] ),
        .I3(\HDL_Counter1_out1_reg_n_0_[29] ),
        .I4(\HDL_Counter1_out1[31]_i_6_n_0 ),
        .O(\HDL_Counter1_out1[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \HDL_Counter1_out1[31]_i_4 
       (.I0(\HDL_Counter1_out1_reg_n_0_[3] ),
        .I1(\HDL_Counter1_out1_reg_n_0_[21] ),
        .I2(\HDL_Counter1_out1_reg_n_0_[14] ),
        .I3(\HDL_Counter1_out1_reg_n_0_[1] ),
        .I4(\HDL_Counter1_out1[31]_i_7_n_0 ),
        .O(\HDL_Counter1_out1[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \HDL_Counter1_out1[31]_i_5 
       (.I0(\HDL_Counter1_out1[31]_i_8_n_0 ),
        .I1(\HDL_Counter1_out1[31]_i_9_n_0 ),
        .I2(\HDL_Counter1_out1[31]_i_10_n_0 ),
        .I3(\HDL_Counter1_out1_reg_n_0_[10] ),
        .I4(\HDL_Counter1_out1_reg_n_0_[12] ),
        .I5(\HDL_Counter1_out1_reg_n_0_[8] ),
        .O(\HDL_Counter1_out1[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \HDL_Counter1_out1[31]_i_6 
       (.I0(\HDL_Counter1_out1_reg_n_0_[5] ),
        .I1(\HDL_Counter1_out1_reg_n_0_[27] ),
        .I2(\HDL_Counter1_out1_reg_n_0_[11] ),
        .I3(\HDL_Counter1_out1_reg_n_0_[6] ),
        .O(\HDL_Counter1_out1[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \HDL_Counter1_out1[31]_i_7 
       (.I0(\HDL_Counter1_out1_reg_n_0_[13] ),
        .I1(\HDL_Counter1_out1_reg_n_0_[23] ),
        .I2(\HDL_Counter1_out1_reg_n_0_[25] ),
        .I3(\HDL_Counter1_out1_reg_n_0_[19] ),
        .O(\HDL_Counter1_out1[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \HDL_Counter1_out1[31]_i_8 
       (.I0(\HDL_Counter1_out1_reg_n_0_[15] ),
        .I1(\HDL_Counter1_out1_reg_n_0_[22] ),
        .I2(\HDL_Counter1_out1_reg_n_0_[9] ),
        .I3(\HDL_Counter1_out1_reg_n_0_[31] ),
        .O(\HDL_Counter1_out1[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \HDL_Counter1_out1[31]_i_9 
       (.I0(\HDL_Counter1_out1_reg_n_0_[30] ),
        .I1(\HDL_Counter1_out1_reg_n_0_[18] ),
        .I2(\HDL_Counter1_out1_reg_n_0_[16] ),
        .I3(\HDL_Counter1_out1_reg_n_0_[2] ),
        .O(\HDL_Counter1_out1[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF10FF)) 
    \HDL_Counter1_out1[3]_i_1 
       (.I0(\HDL_Counter1_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter1_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter1_out1[31]_i_5_n_0 ),
        .I3(note_d6),
        .I4(\HDL_Counter1_out1_reg[4]_i_2_n_5 ),
        .O(\HDL_Counter1_out1[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF10FF)) 
    \HDL_Counter1_out1[4]_i_1 
       (.I0(\HDL_Counter1_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter1_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter1_out1[31]_i_5_n_0 ),
        .I3(note_d6),
        .I4(\HDL_Counter1_out1_reg[4]_i_2_n_4 ),
        .O(\HDL_Counter1_out1[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HDL_Counter1_out1[4]_i_3 
       (.I0(\HDL_Counter1_out1_reg_n_0_[2] ),
        .O(\HDL_Counter1_out1[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEF000000)) 
    \HDL_Counter1_out1[5]_i_1 
       (.I0(\HDL_Counter1_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter1_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter1_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter1_out1_reg[8]_i_2_n_7 ),
        .I4(note_d6),
        .O(\HDL_Counter1_out1[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF10FF)) 
    \HDL_Counter1_out1[6]_i_1 
       (.I0(\HDL_Counter1_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter1_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter1_out1[31]_i_5_n_0 ),
        .I3(note_d6),
        .I4(\HDL_Counter1_out1_reg[8]_i_2_n_6 ),
        .O(\HDL_Counter1_out1[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEF000000)) 
    \HDL_Counter1_out1[7]_i_1 
       (.I0(\HDL_Counter1_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter1_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter1_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter1_out1_reg[8]_i_2_n_5 ),
        .I4(note_d6),
        .O(\HDL_Counter1_out1[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF10FF)) 
    \HDL_Counter1_out1[8]_i_1 
       (.I0(\HDL_Counter1_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter1_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter1_out1[31]_i_5_n_0 ),
        .I3(note_d6),
        .I4(\HDL_Counter1_out1_reg[8]_i_2_n_4 ),
        .O(\HDL_Counter1_out1[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HDL_Counter1_out1[8]_i_3 
       (.I0(\HDL_Counter1_out1_reg_n_0_[8] ),
        .O(\HDL_Counter1_out1[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HDL_Counter1_out1[8]_i_4 
       (.I0(\HDL_Counter1_out1_reg_n_0_[6] ),
        .O(\HDL_Counter1_out1[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HDL_Counter1_out1[8]_i_5 
       (.I0(\HDL_Counter1_out1_reg_n_0_[5] ),
        .O(\HDL_Counter1_out1[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEF000000)) 
    \HDL_Counter1_out1[9]_i_1 
       (.I0(\HDL_Counter1_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter1_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter1_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter1_out1_reg[12]_i_2_n_7 ),
        .I4(note_d6),
        .O(\HDL_Counter1_out1[9]_i_1_n_0 ));
  FDPE \HDL_Counter1_out1_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter1_out1[10]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter1_out1_reg_n_0_[10] ));
  FDCE \HDL_Counter1_out1_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter1_out1[11]_i_1_n_0 ),
        .Q(\HDL_Counter1_out1_reg_n_0_[11] ));
  FDCE \HDL_Counter1_out1_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter1_out1[12]_i_1_n_0 ),
        .Q(\HDL_Counter1_out1_reg_n_0_[12] ));
  CARRY4 \HDL_Counter1_out1_reg[12]_i_2 
       (.CI(\HDL_Counter1_out1_reg[8]_i_2_n_0 ),
        .CO({\HDL_Counter1_out1_reg[12]_i_2_n_0 ,\HDL_Counter1_out1_reg[12]_i_2_n_1 ,\HDL_Counter1_out1_reg[12]_i_2_n_2 ,\HDL_Counter1_out1_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\HDL_Counter1_out1_reg_n_0_[11] ,\HDL_Counter1_out1_reg_n_0_[10] ,1'b0}),
        .O({\HDL_Counter1_out1_reg[12]_i_2_n_4 ,\HDL_Counter1_out1_reg[12]_i_2_n_5 ,\HDL_Counter1_out1_reg[12]_i_2_n_6 ,\HDL_Counter1_out1_reg[12]_i_2_n_7 }),
        .S({\HDL_Counter1_out1_reg_n_0_[12] ,\HDL_Counter1_out1[12]_i_3_n_0 ,\HDL_Counter1_out1[12]_i_4_n_0 ,\HDL_Counter1_out1_reg_n_0_[9] }));
  FDPE \HDL_Counter1_out1_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter1_out1[13]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter1_out1_reg_n_0_[13] ));
  FDCE \HDL_Counter1_out1_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter1_out1[14]_i_1_n_0 ),
        .Q(\HDL_Counter1_out1_reg_n_0_[14] ));
  FDCE \HDL_Counter1_out1_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter1_out1[15]_i_1_n_0 ),
        .Q(\HDL_Counter1_out1_reg_n_0_[15] ));
  FDCE \HDL_Counter1_out1_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter1_out1[16]_i_1_n_0 ),
        .Q(\HDL_Counter1_out1_reg_n_0_[16] ));
  CARRY4 \HDL_Counter1_out1_reg[16]_i_2 
       (.CI(\HDL_Counter1_out1_reg[12]_i_2_n_0 ),
        .CO({\HDL_Counter1_out1_reg[16]_i_2_n_0 ,\HDL_Counter1_out1_reg[16]_i_2_n_1 ,\HDL_Counter1_out1_reg[16]_i_2_n_2 ,\HDL_Counter1_out1_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\HDL_Counter1_out1_reg_n_0_[14] ,1'b0}),
        .O({\HDL_Counter1_out1_reg[16]_i_2_n_4 ,\HDL_Counter1_out1_reg[16]_i_2_n_5 ,\HDL_Counter1_out1_reg[16]_i_2_n_6 ,\HDL_Counter1_out1_reg[16]_i_2_n_7 }),
        .S({\HDL_Counter1_out1_reg_n_0_[16] ,\HDL_Counter1_out1_reg_n_0_[15] ,\HDL_Counter1_out1[16]_i_3_n_0 ,\HDL_Counter1_out1_reg_n_0_[13] }));
  FDCE \HDL_Counter1_out1_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter1_out1[17]_i_1_n_0 ),
        .Q(\HDL_Counter1_out1_reg_n_0_[17] ));
  FDPE \HDL_Counter1_out1_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter1_out1[18]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter1_out1_reg_n_0_[18] ));
  FDPE \HDL_Counter1_out1_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter1_out1[19]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter1_out1_reg_n_0_[19] ));
  FDPE \HDL_Counter1_out1_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter1_out1[1]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter1_out1_reg_n_0_[1] ));
  FDPE \HDL_Counter1_out1_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter1_out1[20]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter1_out1_reg_n_0_[20] ));
  CARRY4 \HDL_Counter1_out1_reg[20]_i_2 
       (.CI(\HDL_Counter1_out1_reg[16]_i_2_n_0 ),
        .CO({\HDL_Counter1_out1_reg[20]_i_2_n_0 ,\HDL_Counter1_out1_reg[20]_i_2_n_1 ,\HDL_Counter1_out1_reg[20]_i_2_n_2 ,\HDL_Counter1_out1_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\HDL_Counter1_out1_reg[20]_i_2_n_4 ,\HDL_Counter1_out1_reg[20]_i_2_n_5 ,\HDL_Counter1_out1_reg[20]_i_2_n_6 ,\HDL_Counter1_out1_reg[20]_i_2_n_7 }),
        .S({\HDL_Counter1_out1_reg_n_0_[20] ,\HDL_Counter1_out1_reg_n_0_[19] ,\HDL_Counter1_out1_reg_n_0_[18] ,\HDL_Counter1_out1_reg_n_0_[17] }));
  FDPE \HDL_Counter1_out1_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter1_out1[21]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter1_out1_reg_n_0_[21] ));
  FDCE \HDL_Counter1_out1_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter1_out1[22]_i_1_n_0 ),
        .Q(\HDL_Counter1_out1_reg_n_0_[22] ));
  FDPE \HDL_Counter1_out1_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter1_out1[23]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter1_out1_reg_n_0_[23] ));
  FDPE \HDL_Counter1_out1_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter1_out1[24]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter1_out1_reg_n_0_[24] ));
  CARRY4 \HDL_Counter1_out1_reg[24]_i_2 
       (.CI(\HDL_Counter1_out1_reg[20]_i_2_n_0 ),
        .CO({\HDL_Counter1_out1_reg[24]_i_2_n_0 ,\HDL_Counter1_out1_reg[24]_i_2_n_1 ,\HDL_Counter1_out1_reg[24]_i_2_n_2 ,\HDL_Counter1_out1_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\HDL_Counter1_out1_reg[24]_i_2_n_4 ,\HDL_Counter1_out1_reg[24]_i_2_n_5 ,\HDL_Counter1_out1_reg[24]_i_2_n_6 ,\HDL_Counter1_out1_reg[24]_i_2_n_7 }),
        .S({\HDL_Counter1_out1_reg_n_0_[24] ,\HDL_Counter1_out1_reg_n_0_[23] ,\HDL_Counter1_out1_reg_n_0_[22] ,\HDL_Counter1_out1_reg_n_0_[21] }));
  FDCE \HDL_Counter1_out1_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter1_out1[25]_i_1_n_0 ),
        .Q(\HDL_Counter1_out1_reg_n_0_[25] ));
  FDPE \HDL_Counter1_out1_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter1_out1[26]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter1_out1_reg_n_0_[26] ));
  FDPE \HDL_Counter1_out1_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter1_out1[27]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter1_out1_reg_n_0_[27] ));
  FDCE \HDL_Counter1_out1_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter1_out1[28]_i_1_n_0 ),
        .Q(\HDL_Counter1_out1_reg_n_0_[28] ));
  CARRY4 \HDL_Counter1_out1_reg[28]_i_2 
       (.CI(\HDL_Counter1_out1_reg[24]_i_2_n_0 ),
        .CO({\HDL_Counter1_out1_reg[28]_i_2_n_0 ,\HDL_Counter1_out1_reg[28]_i_2_n_1 ,\HDL_Counter1_out1_reg[28]_i_2_n_2 ,\HDL_Counter1_out1_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\HDL_Counter1_out1_reg[28]_i_2_n_4 ,\HDL_Counter1_out1_reg[28]_i_2_n_5 ,\HDL_Counter1_out1_reg[28]_i_2_n_6 ,\HDL_Counter1_out1_reg[28]_i_2_n_7 }),
        .S({\HDL_Counter1_out1_reg_n_0_[28] ,\HDL_Counter1_out1_reg_n_0_[27] ,\HDL_Counter1_out1_reg_n_0_[26] ,\HDL_Counter1_out1_reg_n_0_[25] }));
  FDCE \HDL_Counter1_out1_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter1_out1[29]_i_1_n_0 ),
        .Q(\HDL_Counter1_out1_reg_n_0_[29] ));
  FDCE \HDL_Counter1_out1_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter1_out1[2]_i_1_n_0 ),
        .Q(\HDL_Counter1_out1_reg_n_0_[2] ));
  FDPE \HDL_Counter1_out1_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter1_out1[30]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter1_out1_reg_n_0_[30] ));
  FDPE \HDL_Counter1_out1_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter1_out1[31]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter1_out1_reg_n_0_[31] ));
  CARRY4 \HDL_Counter1_out1_reg[31]_i_2 
       (.CI(\HDL_Counter1_out1_reg[28]_i_2_n_0 ),
        .CO({\NLW_HDL_Counter1_out1_reg[31]_i_2_CO_UNCONNECTED [3:2],\HDL_Counter1_out1_reg[31]_i_2_n_2 ,\HDL_Counter1_out1_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_HDL_Counter1_out1_reg[31]_i_2_O_UNCONNECTED [3],\HDL_Counter1_out1_reg[31]_i_2_n_5 ,\HDL_Counter1_out1_reg[31]_i_2_n_6 ,\HDL_Counter1_out1_reg[31]_i_2_n_7 }),
        .S({1'b0,\HDL_Counter1_out1_reg_n_0_[31] ,\HDL_Counter1_out1_reg_n_0_[30] ,\HDL_Counter1_out1_reg_n_0_[29] }));
  FDPE \HDL_Counter1_out1_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter1_out1[3]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter1_out1_reg_n_0_[3] ));
  FDPE \HDL_Counter1_out1_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter1_out1[4]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter1_out1_reg_n_0_[4] ));
  CARRY4 \HDL_Counter1_out1_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\HDL_Counter1_out1_reg[4]_i_2_n_0 ,\HDL_Counter1_out1_reg[4]_i_2_n_1 ,\HDL_Counter1_out1_reg[4]_i_2_n_2 ,\HDL_Counter1_out1_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\HDL_Counter1_out1_reg_n_0_[2] ,1'b0}),
        .O({\HDL_Counter1_out1_reg[4]_i_2_n_4 ,\HDL_Counter1_out1_reg[4]_i_2_n_5 ,\HDL_Counter1_out1_reg[4]_i_2_n_6 ,\HDL_Counter1_out1_reg[4]_i_2_n_7 }),
        .S({\HDL_Counter1_out1_reg_n_0_[4] ,\HDL_Counter1_out1_reg_n_0_[3] ,\HDL_Counter1_out1[4]_i_3_n_0 ,\HDL_Counter1_out1_reg_n_0_[1] }));
  FDCE \HDL_Counter1_out1_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter1_out1[5]_i_1_n_0 ),
        .Q(\HDL_Counter1_out1_reg_n_0_[5] ));
  FDPE \HDL_Counter1_out1_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter1_out1[6]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter1_out1_reg_n_0_[6] ));
  FDCE \HDL_Counter1_out1_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter1_out1[7]_i_1_n_0 ),
        .Q(\HDL_Counter1_out1_reg_n_0_[7] ));
  FDPE \HDL_Counter1_out1_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter1_out1[8]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter1_out1_reg_n_0_[8] ));
  CARRY4 \HDL_Counter1_out1_reg[8]_i_2 
       (.CI(\HDL_Counter1_out1_reg[4]_i_2_n_0 ),
        .CO({\HDL_Counter1_out1_reg[8]_i_2_n_0 ,\HDL_Counter1_out1_reg[8]_i_2_n_1 ,\HDL_Counter1_out1_reg[8]_i_2_n_2 ,\HDL_Counter1_out1_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter1_out1_reg_n_0_[8] ,1'b0,\HDL_Counter1_out1_reg_n_0_[6] ,\HDL_Counter1_out1_reg_n_0_[5] }),
        .O({\HDL_Counter1_out1_reg[8]_i_2_n_4 ,\HDL_Counter1_out1_reg[8]_i_2_n_5 ,\HDL_Counter1_out1_reg[8]_i_2_n_6 ,\HDL_Counter1_out1_reg[8]_i_2_n_7 }),
        .S({\HDL_Counter1_out1[8]_i_3_n_0 ,\HDL_Counter1_out1_reg_n_0_[7] ,\HDL_Counter1_out1[8]_i_4_n_0 ,\HDL_Counter1_out1[8]_i_5_n_0 }));
  FDCE \HDL_Counter1_out1_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter1_out1[9]_i_1_n_0 ),
        .Q(\HDL_Counter1_out1_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter2_out1[0]_i_1 
       (.I0(\HDL_Counter2_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter2_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter2_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter2_out1[31]_i_6_n_0 ),
        .I4(\HDL_Counter2_out1_reg[3]_i_2_n_7 ),
        .I5(note_e6),
        .O(\HDL_Counter2_out1[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter2_out1[10]_i_1 
       (.I0(\HDL_Counter2_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter2_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter2_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter2_out1[31]_i_6_n_0 ),
        .I4(note_e6),
        .I5(\HDL_Counter2_out1_reg[11]_i_2_n_5 ),
        .O(\HDL_Counter2_out1[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter2_out1[11]_i_1 
       (.I0(\HDL_Counter2_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter2_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter2_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter2_out1[31]_i_6_n_0 ),
        .I4(note_e6),
        .I5(\HDL_Counter2_out1_reg[11]_i_2_n_4 ),
        .O(\HDL_Counter2_out1[11]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HDL_Counter2_out1[11]_i_3 
       (.I0(\HDL_Counter2_out1_reg_n_0_[10] ),
        .O(\HDL_Counter2_out1[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HDL_Counter2_out1[11]_i_4 
       (.I0(\HDL_Counter2_out1_reg_n_0_[9] ),
        .O(\HDL_Counter2_out1[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter2_out1[12]_i_1 
       (.I0(\HDL_Counter2_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter2_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter2_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter2_out1[31]_i_6_n_0 ),
        .I4(note_e6),
        .I5(\HDL_Counter2_out1_reg[15]_i_2_n_7 ),
        .O(\HDL_Counter2_out1[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter2_out1[13]_i_1 
       (.I0(\HDL_Counter2_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter2_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter2_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter2_out1[31]_i_6_n_0 ),
        .I4(\HDL_Counter2_out1_reg[15]_i_2_n_6 ),
        .I5(note_e6),
        .O(\HDL_Counter2_out1[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter2_out1[14]_i_1 
       (.I0(\HDL_Counter2_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter2_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter2_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter2_out1[31]_i_6_n_0 ),
        .I4(\HDL_Counter2_out1_reg[15]_i_2_n_5 ),
        .I5(note_e6),
        .O(\HDL_Counter2_out1[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter2_out1[15]_i_1 
       (.I0(\HDL_Counter2_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter2_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter2_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter2_out1[31]_i_6_n_0 ),
        .I4(\HDL_Counter2_out1_reg[15]_i_2_n_4 ),
        .I5(note_e6),
        .O(\HDL_Counter2_out1[15]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HDL_Counter2_out1[15]_i_3 
       (.I0(\HDL_Counter2_out1_reg_n_0_[14] ),
        .O(\HDL_Counter2_out1[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HDL_Counter2_out1[15]_i_4 
       (.I0(\HDL_Counter2_out1_reg_n_0_[12] ),
        .O(\HDL_Counter2_out1[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter2_out1[16]_i_1 
       (.I0(\HDL_Counter2_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter2_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter2_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter2_out1[31]_i_6_n_0 ),
        .I4(\HDL_Counter2_out1_reg[19]_i_2_n_7 ),
        .I5(note_e6),
        .O(\HDL_Counter2_out1[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter2_out1[17]_i_1 
       (.I0(\HDL_Counter2_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter2_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter2_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter2_out1[31]_i_6_n_0 ),
        .I4(\HDL_Counter2_out1_reg[19]_i_2_n_6 ),
        .I5(note_e6),
        .O(\HDL_Counter2_out1[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter2_out1[18]_i_1 
       (.I0(\HDL_Counter2_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter2_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter2_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter2_out1[31]_i_6_n_0 ),
        .I4(note_e6),
        .I5(\HDL_Counter2_out1_reg[19]_i_2_n_5 ),
        .O(\HDL_Counter2_out1[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter2_out1[19]_i_1 
       (.I0(\HDL_Counter2_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter2_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter2_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter2_out1[31]_i_6_n_0 ),
        .I4(note_e6),
        .I5(\HDL_Counter2_out1_reg[19]_i_2_n_4 ),
        .O(\HDL_Counter2_out1[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter2_out1[1]_i_1 
       (.I0(\HDL_Counter2_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter2_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter2_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter2_out1[31]_i_6_n_0 ),
        .I4(\HDL_Counter2_out1_reg[3]_i_2_n_6 ),
        .I5(note_e6),
        .O(\HDL_Counter2_out1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter2_out1[20]_i_1 
       (.I0(\HDL_Counter2_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter2_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter2_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter2_out1[31]_i_6_n_0 ),
        .I4(note_e6),
        .I5(\HDL_Counter2_out1_reg[23]_i_2_n_7 ),
        .O(\HDL_Counter2_out1[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter2_out1[21]_i_1 
       (.I0(\HDL_Counter2_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter2_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter2_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter2_out1[31]_i_6_n_0 ),
        .I4(note_e6),
        .I5(\HDL_Counter2_out1_reg[23]_i_2_n_6 ),
        .O(\HDL_Counter2_out1[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter2_out1[22]_i_1 
       (.I0(\HDL_Counter2_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter2_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter2_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter2_out1[31]_i_6_n_0 ),
        .I4(\HDL_Counter2_out1_reg[23]_i_2_n_5 ),
        .I5(note_e6),
        .O(\HDL_Counter2_out1[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter2_out1[23]_i_1 
       (.I0(\HDL_Counter2_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter2_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter2_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter2_out1[31]_i_6_n_0 ),
        .I4(note_e6),
        .I5(\HDL_Counter2_out1_reg[23]_i_2_n_4 ),
        .O(\HDL_Counter2_out1[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter2_out1[24]_i_1 
       (.I0(\HDL_Counter2_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter2_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter2_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter2_out1[31]_i_6_n_0 ),
        .I4(note_e6),
        .I5(\HDL_Counter2_out1_reg[27]_i_2_n_7 ),
        .O(\HDL_Counter2_out1[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter2_out1[25]_i_1 
       (.I0(\HDL_Counter2_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter2_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter2_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter2_out1[31]_i_6_n_0 ),
        .I4(\HDL_Counter2_out1_reg[27]_i_2_n_6 ),
        .I5(note_e6),
        .O(\HDL_Counter2_out1[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter2_out1[26]_i_1 
       (.I0(\HDL_Counter2_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter2_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter2_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter2_out1[31]_i_6_n_0 ),
        .I4(note_e6),
        .I5(\HDL_Counter2_out1_reg[27]_i_2_n_5 ),
        .O(\HDL_Counter2_out1[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter2_out1[27]_i_1 
       (.I0(\HDL_Counter2_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter2_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter2_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter2_out1[31]_i_6_n_0 ),
        .I4(note_e6),
        .I5(\HDL_Counter2_out1_reg[27]_i_2_n_4 ),
        .O(\HDL_Counter2_out1[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter2_out1[28]_i_1 
       (.I0(\HDL_Counter2_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter2_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter2_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter2_out1[31]_i_6_n_0 ),
        .I4(\HDL_Counter2_out1_reg[31]_i_2_n_7 ),
        .I5(note_e6),
        .O(\HDL_Counter2_out1[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter2_out1[29]_i_1 
       (.I0(\HDL_Counter2_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter2_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter2_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter2_out1[31]_i_6_n_0 ),
        .I4(\HDL_Counter2_out1_reg[31]_i_2_n_6 ),
        .I5(note_e6),
        .O(\HDL_Counter2_out1[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter2_out1[2]_i_1 
       (.I0(\HDL_Counter2_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter2_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter2_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter2_out1[31]_i_6_n_0 ),
        .I4(note_e6),
        .I5(\HDL_Counter2_out1_reg[3]_i_2_n_5 ),
        .O(\HDL_Counter2_out1[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter2_out1[30]_i_1 
       (.I0(\HDL_Counter2_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter2_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter2_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter2_out1[31]_i_6_n_0 ),
        .I4(note_e6),
        .I5(\HDL_Counter2_out1_reg[31]_i_2_n_5 ),
        .O(\HDL_Counter2_out1[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDFDDDD)) 
    \HDL_Counter2_out1[31]_i_1 
       (.I0(note_e6),
        .I1(\HDL_Counter2_out1_reg[31]_i_2_n_4 ),
        .I2(\HDL_Counter2_out1[31]_i_3_n_0 ),
        .I3(\HDL_Counter2_out1[31]_i_4_n_0 ),
        .I4(\HDL_Counter2_out1[31]_i_5_n_0 ),
        .I5(\HDL_Counter2_out1[31]_i_6_n_0 ),
        .O(\HDL_Counter2_out1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \HDL_Counter2_out1[31]_i_10 
       (.I0(\HDL_Counter2_out1_reg_n_0_[14] ),
        .I1(\HDL_Counter2_out1_reg_n_0_[18] ),
        .I2(\HDL_Counter2_out1_reg_n_0_[20] ),
        .I3(\HDL_Counter2_out1_reg_n_0_[7] ),
        .O(\HDL_Counter2_out1[31]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \HDL_Counter2_out1[31]_i_3 
       (.I0(\HDL_Counter2_out1_reg_n_0_[0] ),
        .I1(\HDL_Counter2_out1_reg_n_0_[22] ),
        .I2(\HDL_Counter2_out1_reg_n_0_[10] ),
        .I3(\HDL_Counter2_out1_reg_n_0_[29] ),
        .I4(\HDL_Counter2_out1[31]_i_7_n_0 ),
        .O(\HDL_Counter2_out1[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \HDL_Counter2_out1[31]_i_4 
       (.I0(\HDL_Counter2_out1_reg_n_0_[1] ),
        .I1(\HDL_Counter2_out1_reg_n_0_[24] ),
        .I2(\HDL_Counter2_out1_reg_n_0_[9] ),
        .I3(\HDL_Counter2_out1_reg_n_0_[19] ),
        .I4(\HDL_Counter2_out1[31]_i_8_n_0 ),
        .O(\HDL_Counter2_out1[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \HDL_Counter2_out1[31]_i_5 
       (.I0(\HDL_Counter2_out1_reg_n_0_[31] ),
        .I1(\HDL_Counter2_out1_reg_n_0_[11] ),
        .I2(\HDL_Counter2_out1_reg_n_0_[25] ),
        .I3(\HDL_Counter2_out1_reg_n_0_[27] ),
        .I4(\HDL_Counter2_out1[31]_i_9_n_0 ),
        .O(\HDL_Counter2_out1[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \HDL_Counter2_out1[31]_i_6 
       (.I0(\HDL_Counter2_out1_reg_n_0_[23] ),
        .I1(\HDL_Counter2_out1_reg_n_0_[30] ),
        .I2(\HDL_Counter2_out1_reg_n_0_[4] ),
        .I3(\HDL_Counter2_out1_reg_n_0_[6] ),
        .I4(\HDL_Counter2_out1[31]_i_10_n_0 ),
        .O(\HDL_Counter2_out1[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \HDL_Counter2_out1[31]_i_7 
       (.I0(\HDL_Counter2_out1_reg_n_0_[3] ),
        .I1(\HDL_Counter2_out1_reg_n_0_[2] ),
        .I2(\HDL_Counter2_out1_reg_n_0_[16] ),
        .I3(\HDL_Counter2_out1_reg_n_0_[12] ),
        .O(\HDL_Counter2_out1[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \HDL_Counter2_out1[31]_i_8 
       (.I0(\HDL_Counter2_out1_reg_n_0_[8] ),
        .I1(\HDL_Counter2_out1_reg_n_0_[26] ),
        .I2(\HDL_Counter2_out1_reg_n_0_[13] ),
        .I3(\HDL_Counter2_out1_reg_n_0_[5] ),
        .O(\HDL_Counter2_out1[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \HDL_Counter2_out1[31]_i_9 
       (.I0(\HDL_Counter2_out1_reg_n_0_[17] ),
        .I1(\HDL_Counter2_out1_reg_n_0_[15] ),
        .I2(\HDL_Counter2_out1_reg_n_0_[28] ),
        .I3(\HDL_Counter2_out1_reg_n_0_[21] ),
        .O(\HDL_Counter2_out1[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter2_out1[3]_i_1 
       (.I0(\HDL_Counter2_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter2_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter2_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter2_out1[31]_i_6_n_0 ),
        .I4(\HDL_Counter2_out1_reg[3]_i_2_n_4 ),
        .I5(note_e6),
        .O(\HDL_Counter2_out1[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HDL_Counter2_out1[3]_i_3 
       (.I0(\HDL_Counter2_out1_reg_n_0_[3] ),
        .O(\HDL_Counter2_out1[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HDL_Counter2_out1[3]_i_4 
       (.I0(\HDL_Counter2_out1_reg_n_0_[2] ),
        .O(\HDL_Counter2_out1[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HDL_Counter2_out1[3]_i_5 
       (.I0(\HDL_Counter2_out1_reg_n_0_[1] ),
        .O(\HDL_Counter2_out1[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter2_out1[4]_i_1 
       (.I0(\HDL_Counter2_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter2_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter2_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter2_out1[31]_i_6_n_0 ),
        .I4(\HDL_Counter2_out1_reg[7]_i_2_n_7 ),
        .I5(note_e6),
        .O(\HDL_Counter2_out1[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter2_out1[5]_i_1 
       (.I0(\HDL_Counter2_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter2_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter2_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter2_out1[31]_i_6_n_0 ),
        .I4(\HDL_Counter2_out1_reg[7]_i_2_n_6 ),
        .I5(note_e6),
        .O(\HDL_Counter2_out1[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter2_out1[6]_i_1 
       (.I0(\HDL_Counter2_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter2_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter2_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter2_out1[31]_i_6_n_0 ),
        .I4(\HDL_Counter2_out1_reg[7]_i_2_n_5 ),
        .I5(note_e6),
        .O(\HDL_Counter2_out1[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter2_out1[7]_i_1 
       (.I0(\HDL_Counter2_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter2_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter2_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter2_out1[31]_i_6_n_0 ),
        .I4(note_e6),
        .I5(\HDL_Counter2_out1_reg[7]_i_2_n_4 ),
        .O(\HDL_Counter2_out1[7]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HDL_Counter2_out1[7]_i_3 
       (.I0(\HDL_Counter2_out1_reg_n_0_[7] ),
        .O(\HDL_Counter2_out1[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HDL_Counter2_out1[7]_i_4 
       (.I0(\HDL_Counter2_out1_reg_n_0_[6] ),
        .O(\HDL_Counter2_out1[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HDL_Counter2_out1[7]_i_5 
       (.I0(\HDL_Counter2_out1_reg_n_0_[4] ),
        .O(\HDL_Counter2_out1[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter2_out1[8]_i_1 
       (.I0(\HDL_Counter2_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter2_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter2_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter2_out1[31]_i_6_n_0 ),
        .I4(\HDL_Counter2_out1_reg[11]_i_2_n_7 ),
        .I5(note_e6),
        .O(\HDL_Counter2_out1[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter2_out1[9]_i_1 
       (.I0(\HDL_Counter2_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter2_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter2_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter2_out1[31]_i_6_n_0 ),
        .I4(note_e6),
        .I5(\HDL_Counter2_out1_reg[11]_i_2_n_6 ),
        .O(\HDL_Counter2_out1[9]_i_1_n_0 ));
  FDCE \HDL_Counter2_out1_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter2_out1[0]_i_1_n_0 ),
        .Q(\HDL_Counter2_out1_reg_n_0_[0] ));
  FDPE \HDL_Counter2_out1_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter2_out1[10]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter2_out1_reg_n_0_[10] ));
  FDPE \HDL_Counter2_out1_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter2_out1[11]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter2_out1_reg_n_0_[11] ));
  CARRY4 \HDL_Counter2_out1_reg[11]_i_2 
       (.CI(\HDL_Counter2_out1_reg[7]_i_2_n_0 ),
        .CO({\HDL_Counter2_out1_reg[11]_i_2_n_0 ,\HDL_Counter2_out1_reg[11]_i_2_n_1 ,\HDL_Counter2_out1_reg[11]_i_2_n_2 ,\HDL_Counter2_out1_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\HDL_Counter2_out1_reg_n_0_[10] ,\HDL_Counter2_out1_reg_n_0_[9] ,1'b0}),
        .O({\HDL_Counter2_out1_reg[11]_i_2_n_4 ,\HDL_Counter2_out1_reg[11]_i_2_n_5 ,\HDL_Counter2_out1_reg[11]_i_2_n_6 ,\HDL_Counter2_out1_reg[11]_i_2_n_7 }),
        .S({\HDL_Counter2_out1_reg_n_0_[11] ,\HDL_Counter2_out1[11]_i_3_n_0 ,\HDL_Counter2_out1[11]_i_4_n_0 ,\HDL_Counter2_out1_reg_n_0_[8] }));
  FDPE \HDL_Counter2_out1_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter2_out1[12]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter2_out1_reg_n_0_[12] ));
  FDCE \HDL_Counter2_out1_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter2_out1[13]_i_1_n_0 ),
        .Q(\HDL_Counter2_out1_reg_n_0_[13] ));
  FDCE \HDL_Counter2_out1_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter2_out1[14]_i_1_n_0 ),
        .Q(\HDL_Counter2_out1_reg_n_0_[14] ));
  FDCE \HDL_Counter2_out1_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter2_out1[15]_i_1_n_0 ),
        .Q(\HDL_Counter2_out1_reg_n_0_[15] ));
  CARRY4 \HDL_Counter2_out1_reg[15]_i_2 
       (.CI(\HDL_Counter2_out1_reg[11]_i_2_n_0 ),
        .CO({\HDL_Counter2_out1_reg[15]_i_2_n_0 ,\HDL_Counter2_out1_reg[15]_i_2_n_1 ,\HDL_Counter2_out1_reg[15]_i_2_n_2 ,\HDL_Counter2_out1_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\HDL_Counter2_out1_reg_n_0_[14] ,1'b0,\HDL_Counter2_out1_reg_n_0_[12] }),
        .O({\HDL_Counter2_out1_reg[15]_i_2_n_4 ,\HDL_Counter2_out1_reg[15]_i_2_n_5 ,\HDL_Counter2_out1_reg[15]_i_2_n_6 ,\HDL_Counter2_out1_reg[15]_i_2_n_7 }),
        .S({\HDL_Counter2_out1_reg_n_0_[15] ,\HDL_Counter2_out1[15]_i_3_n_0 ,\HDL_Counter2_out1_reg_n_0_[13] ,\HDL_Counter2_out1[15]_i_4_n_0 }));
  FDCE \HDL_Counter2_out1_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter2_out1[16]_i_1_n_0 ),
        .Q(\HDL_Counter2_out1_reg_n_0_[16] ));
  FDCE \HDL_Counter2_out1_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter2_out1[17]_i_1_n_0 ),
        .Q(\HDL_Counter2_out1_reg_n_0_[17] ));
  FDPE \HDL_Counter2_out1_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter2_out1[18]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter2_out1_reg_n_0_[18] ));
  FDPE \HDL_Counter2_out1_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter2_out1[19]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter2_out1_reg_n_0_[19] ));
  CARRY4 \HDL_Counter2_out1_reg[19]_i_2 
       (.CI(\HDL_Counter2_out1_reg[15]_i_2_n_0 ),
        .CO({\HDL_Counter2_out1_reg[19]_i_2_n_0 ,\HDL_Counter2_out1_reg[19]_i_2_n_1 ,\HDL_Counter2_out1_reg[19]_i_2_n_2 ,\HDL_Counter2_out1_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\HDL_Counter2_out1_reg[19]_i_2_n_4 ,\HDL_Counter2_out1_reg[19]_i_2_n_5 ,\HDL_Counter2_out1_reg[19]_i_2_n_6 ,\HDL_Counter2_out1_reg[19]_i_2_n_7 }),
        .S({\HDL_Counter2_out1_reg_n_0_[19] ,\HDL_Counter2_out1_reg_n_0_[18] ,\HDL_Counter2_out1_reg_n_0_[17] ,\HDL_Counter2_out1_reg_n_0_[16] }));
  FDCE \HDL_Counter2_out1_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter2_out1[1]_i_1_n_0 ),
        .Q(\HDL_Counter2_out1_reg_n_0_[1] ));
  FDPE \HDL_Counter2_out1_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter2_out1[20]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter2_out1_reg_n_0_[20] ));
  FDPE \HDL_Counter2_out1_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter2_out1[21]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter2_out1_reg_n_0_[21] ));
  FDCE \HDL_Counter2_out1_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter2_out1[22]_i_1_n_0 ),
        .Q(\HDL_Counter2_out1_reg_n_0_[22] ));
  FDPE \HDL_Counter2_out1_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter2_out1[23]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter2_out1_reg_n_0_[23] ));
  CARRY4 \HDL_Counter2_out1_reg[23]_i_2 
       (.CI(\HDL_Counter2_out1_reg[19]_i_2_n_0 ),
        .CO({\HDL_Counter2_out1_reg[23]_i_2_n_0 ,\HDL_Counter2_out1_reg[23]_i_2_n_1 ,\HDL_Counter2_out1_reg[23]_i_2_n_2 ,\HDL_Counter2_out1_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\HDL_Counter2_out1_reg[23]_i_2_n_4 ,\HDL_Counter2_out1_reg[23]_i_2_n_5 ,\HDL_Counter2_out1_reg[23]_i_2_n_6 ,\HDL_Counter2_out1_reg[23]_i_2_n_7 }),
        .S({\HDL_Counter2_out1_reg_n_0_[23] ,\HDL_Counter2_out1_reg_n_0_[22] ,\HDL_Counter2_out1_reg_n_0_[21] ,\HDL_Counter2_out1_reg_n_0_[20] }));
  FDPE \HDL_Counter2_out1_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter2_out1[24]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter2_out1_reg_n_0_[24] ));
  FDCE \HDL_Counter2_out1_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter2_out1[25]_i_1_n_0 ),
        .Q(\HDL_Counter2_out1_reg_n_0_[25] ));
  FDPE \HDL_Counter2_out1_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter2_out1[26]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter2_out1_reg_n_0_[26] ));
  FDPE \HDL_Counter2_out1_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter2_out1[27]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter2_out1_reg_n_0_[27] ));
  CARRY4 \HDL_Counter2_out1_reg[27]_i_2 
       (.CI(\HDL_Counter2_out1_reg[23]_i_2_n_0 ),
        .CO({\HDL_Counter2_out1_reg[27]_i_2_n_0 ,\HDL_Counter2_out1_reg[27]_i_2_n_1 ,\HDL_Counter2_out1_reg[27]_i_2_n_2 ,\HDL_Counter2_out1_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\HDL_Counter2_out1_reg[27]_i_2_n_4 ,\HDL_Counter2_out1_reg[27]_i_2_n_5 ,\HDL_Counter2_out1_reg[27]_i_2_n_6 ,\HDL_Counter2_out1_reg[27]_i_2_n_7 }),
        .S({\HDL_Counter2_out1_reg_n_0_[27] ,\HDL_Counter2_out1_reg_n_0_[26] ,\HDL_Counter2_out1_reg_n_0_[25] ,\HDL_Counter2_out1_reg_n_0_[24] }));
  FDCE \HDL_Counter2_out1_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter2_out1[28]_i_1_n_0 ),
        .Q(\HDL_Counter2_out1_reg_n_0_[28] ));
  FDCE \HDL_Counter2_out1_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter2_out1[29]_i_1_n_0 ),
        .Q(\HDL_Counter2_out1_reg_n_0_[29] ));
  FDPE \HDL_Counter2_out1_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter2_out1[2]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter2_out1_reg_n_0_[2] ));
  FDPE \HDL_Counter2_out1_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter2_out1[30]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter2_out1_reg_n_0_[30] ));
  FDPE \HDL_Counter2_out1_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter2_out1[31]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter2_out1_reg_n_0_[31] ));
  CARRY4 \HDL_Counter2_out1_reg[31]_i_2 
       (.CI(\HDL_Counter2_out1_reg[27]_i_2_n_0 ),
        .CO({\NLW_HDL_Counter2_out1_reg[31]_i_2_CO_UNCONNECTED [3],\HDL_Counter2_out1_reg[31]_i_2_n_1 ,\HDL_Counter2_out1_reg[31]_i_2_n_2 ,\HDL_Counter2_out1_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\HDL_Counter2_out1_reg[31]_i_2_n_4 ,\HDL_Counter2_out1_reg[31]_i_2_n_5 ,\HDL_Counter2_out1_reg[31]_i_2_n_6 ,\HDL_Counter2_out1_reg[31]_i_2_n_7 }),
        .S({\HDL_Counter2_out1_reg_n_0_[31] ,\HDL_Counter2_out1_reg_n_0_[30] ,\HDL_Counter2_out1_reg_n_0_[29] ,\HDL_Counter2_out1_reg_n_0_[28] }));
  FDCE \HDL_Counter2_out1_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter2_out1[3]_i_1_n_0 ),
        .Q(\HDL_Counter2_out1_reg_n_0_[3] ));
  CARRY4 \HDL_Counter2_out1_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\HDL_Counter2_out1_reg[3]_i_2_n_0 ,\HDL_Counter2_out1_reg[3]_i_2_n_1 ,\HDL_Counter2_out1_reg[3]_i_2_n_2 ,\HDL_Counter2_out1_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter2_out1_reg_n_0_[3] ,\HDL_Counter2_out1_reg_n_0_[2] ,\HDL_Counter2_out1_reg_n_0_[1] ,1'b0}),
        .O({\HDL_Counter2_out1_reg[3]_i_2_n_4 ,\HDL_Counter2_out1_reg[3]_i_2_n_5 ,\HDL_Counter2_out1_reg[3]_i_2_n_6 ,\HDL_Counter2_out1_reg[3]_i_2_n_7 }),
        .S({\HDL_Counter2_out1[3]_i_3_n_0 ,\HDL_Counter2_out1[3]_i_4_n_0 ,\HDL_Counter2_out1[3]_i_5_n_0 ,\HDL_Counter2_out1_reg_n_0_[0] }));
  FDCE \HDL_Counter2_out1_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter2_out1[4]_i_1_n_0 ),
        .Q(\HDL_Counter2_out1_reg_n_0_[4] ));
  FDCE \HDL_Counter2_out1_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter2_out1[5]_i_1_n_0 ),
        .Q(\HDL_Counter2_out1_reg_n_0_[5] ));
  FDCE \HDL_Counter2_out1_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter2_out1[6]_i_1_n_0 ),
        .Q(\HDL_Counter2_out1_reg_n_0_[6] ));
  FDPE \HDL_Counter2_out1_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter2_out1[7]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter2_out1_reg_n_0_[7] ));
  CARRY4 \HDL_Counter2_out1_reg[7]_i_2 
       (.CI(\HDL_Counter2_out1_reg[3]_i_2_n_0 ),
        .CO({\HDL_Counter2_out1_reg[7]_i_2_n_0 ,\HDL_Counter2_out1_reg[7]_i_2_n_1 ,\HDL_Counter2_out1_reg[7]_i_2_n_2 ,\HDL_Counter2_out1_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter2_out1_reg_n_0_[7] ,\HDL_Counter2_out1_reg_n_0_[6] ,1'b0,\HDL_Counter2_out1_reg_n_0_[4] }),
        .O({\HDL_Counter2_out1_reg[7]_i_2_n_4 ,\HDL_Counter2_out1_reg[7]_i_2_n_5 ,\HDL_Counter2_out1_reg[7]_i_2_n_6 ,\HDL_Counter2_out1_reg[7]_i_2_n_7 }),
        .S({\HDL_Counter2_out1[7]_i_3_n_0 ,\HDL_Counter2_out1[7]_i_4_n_0 ,\HDL_Counter2_out1_reg_n_0_[5] ,\HDL_Counter2_out1[7]_i_5_n_0 }));
  FDCE \HDL_Counter2_out1_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter2_out1[8]_i_1_n_0 ),
        .Q(\HDL_Counter2_out1_reg_n_0_[8] ));
  FDPE \HDL_Counter2_out1_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter2_out1[9]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter2_out1_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter3_out1[0]_i_1 
       (.I0(note_f6),
        .I1(\HDL_Counter3_out1_reg_n_0_[0] ),
        .O(\HDL_Counter3_out1[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter3_out1[10]_i_1 
       (.I0(\HDL_Counter3_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter3_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter3_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter3_out1[31]_i_6_n_0 ),
        .I4(note_f6),
        .I5(\HDL_Counter3_out1_reg[12]_i_2_n_6 ),
        .O(\HDL_Counter3_out1[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter3_out1[11]_i_1 
       (.I0(\HDL_Counter3_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter3_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter3_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter3_out1[31]_i_6_n_0 ),
        .I4(\HDL_Counter3_out1_reg[12]_i_2_n_5 ),
        .I5(note_f6),
        .O(\HDL_Counter3_out1[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter3_out1[12]_i_1 
       (.I0(\HDL_Counter3_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter3_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter3_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter3_out1[31]_i_6_n_0 ),
        .I4(\HDL_Counter3_out1_reg[12]_i_2_n_4 ),
        .I5(note_f6),
        .O(\HDL_Counter3_out1[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HDL_Counter3_out1[12]_i_3 
       (.I0(\HDL_Counter3_out1_reg_n_0_[12] ),
        .O(\HDL_Counter3_out1[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HDL_Counter3_out1[12]_i_4 
       (.I0(\HDL_Counter3_out1_reg_n_0_[11] ),
        .O(\HDL_Counter3_out1[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HDL_Counter3_out1[12]_i_5 
       (.I0(\HDL_Counter3_out1_reg_n_0_[10] ),
        .O(\HDL_Counter3_out1[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter3_out1[13]_i_1 
       (.I0(\HDL_Counter3_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter3_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter3_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter3_out1[31]_i_6_n_0 ),
        .I4(note_f6),
        .I5(\HDL_Counter3_out1_reg[16]_i_2_n_7 ),
        .O(\HDL_Counter3_out1[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter3_out1[14]_i_1 
       (.I0(\HDL_Counter3_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter3_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter3_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter3_out1[31]_i_6_n_0 ),
        .I4(\HDL_Counter3_out1_reg[16]_i_2_n_6 ),
        .I5(note_f6),
        .O(\HDL_Counter3_out1[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter3_out1[15]_i_1 
       (.I0(\HDL_Counter3_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter3_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter3_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter3_out1[31]_i_6_n_0 ),
        .I4(\HDL_Counter3_out1_reg[16]_i_2_n_5 ),
        .I5(note_f6),
        .O(\HDL_Counter3_out1[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter3_out1[16]_i_1 
       (.I0(\HDL_Counter3_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter3_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter3_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter3_out1[31]_i_6_n_0 ),
        .I4(\HDL_Counter3_out1_reg[16]_i_2_n_4 ),
        .I5(note_f6),
        .O(\HDL_Counter3_out1[16]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HDL_Counter3_out1[16]_i_3 
       (.I0(\HDL_Counter3_out1_reg_n_0_[14] ),
        .O(\HDL_Counter3_out1[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter3_out1[17]_i_1 
       (.I0(\HDL_Counter3_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter3_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter3_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter3_out1[31]_i_6_n_0 ),
        .I4(\HDL_Counter3_out1_reg[20]_i_2_n_7 ),
        .I5(note_f6),
        .O(\HDL_Counter3_out1[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter3_out1[18]_i_1 
       (.I0(\HDL_Counter3_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter3_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter3_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter3_out1[31]_i_6_n_0 ),
        .I4(note_f6),
        .I5(\HDL_Counter3_out1_reg[20]_i_2_n_6 ),
        .O(\HDL_Counter3_out1[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter3_out1[19]_i_1 
       (.I0(\HDL_Counter3_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter3_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter3_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter3_out1[31]_i_6_n_0 ),
        .I4(note_f6),
        .I5(\HDL_Counter3_out1_reg[20]_i_2_n_5 ),
        .O(\HDL_Counter3_out1[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter3_out1[1]_i_1 
       (.I0(\HDL_Counter3_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter3_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter3_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter3_out1[31]_i_6_n_0 ),
        .I4(\HDL_Counter3_out1_reg[4]_i_2_n_7 ),
        .I5(note_f6),
        .O(\HDL_Counter3_out1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter3_out1[20]_i_1 
       (.I0(\HDL_Counter3_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter3_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter3_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter3_out1[31]_i_6_n_0 ),
        .I4(note_f6),
        .I5(\HDL_Counter3_out1_reg[20]_i_2_n_4 ),
        .O(\HDL_Counter3_out1[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter3_out1[21]_i_1 
       (.I0(\HDL_Counter3_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter3_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter3_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter3_out1[31]_i_6_n_0 ),
        .I4(note_f6),
        .I5(\HDL_Counter3_out1_reg[24]_i_2_n_7 ),
        .O(\HDL_Counter3_out1[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter3_out1[22]_i_1 
       (.I0(\HDL_Counter3_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter3_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter3_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter3_out1[31]_i_6_n_0 ),
        .I4(\HDL_Counter3_out1_reg[24]_i_2_n_6 ),
        .I5(note_f6),
        .O(\HDL_Counter3_out1[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter3_out1[23]_i_1 
       (.I0(\HDL_Counter3_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter3_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter3_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter3_out1[31]_i_6_n_0 ),
        .I4(note_f6),
        .I5(\HDL_Counter3_out1_reg[24]_i_2_n_5 ),
        .O(\HDL_Counter3_out1[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter3_out1[24]_i_1 
       (.I0(\HDL_Counter3_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter3_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter3_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter3_out1[31]_i_6_n_0 ),
        .I4(note_f6),
        .I5(\HDL_Counter3_out1_reg[24]_i_2_n_4 ),
        .O(\HDL_Counter3_out1[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter3_out1[25]_i_1 
       (.I0(\HDL_Counter3_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter3_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter3_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter3_out1[31]_i_6_n_0 ),
        .I4(\HDL_Counter3_out1_reg[28]_i_2_n_7 ),
        .I5(note_f6),
        .O(\HDL_Counter3_out1[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter3_out1[26]_i_1 
       (.I0(\HDL_Counter3_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter3_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter3_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter3_out1[31]_i_6_n_0 ),
        .I4(note_f6),
        .I5(\HDL_Counter3_out1_reg[28]_i_2_n_6 ),
        .O(\HDL_Counter3_out1[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter3_out1[27]_i_1 
       (.I0(\HDL_Counter3_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter3_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter3_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter3_out1[31]_i_6_n_0 ),
        .I4(note_f6),
        .I5(\HDL_Counter3_out1_reg[28]_i_2_n_5 ),
        .O(\HDL_Counter3_out1[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter3_out1[28]_i_1 
       (.I0(\HDL_Counter3_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter3_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter3_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter3_out1[31]_i_6_n_0 ),
        .I4(\HDL_Counter3_out1_reg[28]_i_2_n_4 ),
        .I5(note_f6),
        .O(\HDL_Counter3_out1[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter3_out1[29]_i_1 
       (.I0(\HDL_Counter3_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter3_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter3_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter3_out1[31]_i_6_n_0 ),
        .I4(\HDL_Counter3_out1_reg[31]_i_2_n_7 ),
        .I5(note_f6),
        .O(\HDL_Counter3_out1[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter3_out1[2]_i_1 
       (.I0(\HDL_Counter3_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter3_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter3_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter3_out1[31]_i_6_n_0 ),
        .I4(note_f6),
        .I5(\HDL_Counter3_out1_reg[4]_i_2_n_6 ),
        .O(\HDL_Counter3_out1[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter3_out1[30]_i_1 
       (.I0(\HDL_Counter3_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter3_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter3_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter3_out1[31]_i_6_n_0 ),
        .I4(note_f6),
        .I5(\HDL_Counter3_out1_reg[31]_i_2_n_6 ),
        .O(\HDL_Counter3_out1[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDFDDDD)) 
    \HDL_Counter3_out1[31]_i_1 
       (.I0(note_f6),
        .I1(\HDL_Counter3_out1_reg[31]_i_2_n_5 ),
        .I2(\HDL_Counter3_out1[31]_i_3_n_0 ),
        .I3(\HDL_Counter3_out1[31]_i_4_n_0 ),
        .I4(\HDL_Counter3_out1[31]_i_5_n_0 ),
        .I5(\HDL_Counter3_out1[31]_i_6_n_0 ),
        .O(\HDL_Counter3_out1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \HDL_Counter3_out1[31]_i_10 
       (.I0(\HDL_Counter3_out1_reg_n_0_[2] ),
        .I1(\HDL_Counter3_out1_reg_n_0_[12] ),
        .I2(\HDL_Counter3_out1_reg_n_0_[7] ),
        .I3(\HDL_Counter3_out1_reg_n_0_[24] ),
        .O(\HDL_Counter3_out1[31]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \HDL_Counter3_out1[31]_i_3 
       (.I0(\HDL_Counter3_out1_reg_n_0_[26] ),
        .I1(\HDL_Counter3_out1_reg_n_0_[5] ),
        .I2(\HDL_Counter3_out1_reg_n_0_[31] ),
        .I3(\HDL_Counter3_out1_reg_n_0_[16] ),
        .I4(\HDL_Counter3_out1[31]_i_7_n_0 ),
        .O(\HDL_Counter3_out1[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \HDL_Counter3_out1[31]_i_4 
       (.I0(\HDL_Counter3_out1_reg_n_0_[3] ),
        .I1(\HDL_Counter3_out1_reg_n_0_[11] ),
        .I2(\HDL_Counter3_out1_reg_n_0_[14] ),
        .I3(\HDL_Counter3_out1_reg_n_0_[6] ),
        .I4(\HDL_Counter3_out1[31]_i_8_n_0 ),
        .O(\HDL_Counter3_out1[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    \HDL_Counter3_out1[31]_i_5 
       (.I0(\HDL_Counter3_out1_reg_n_0_[9] ),
        .I1(\HDL_Counter3_out1_reg_n_0_[19] ),
        .I2(\HDL_Counter3_out1_reg_n_0_[22] ),
        .I3(\HDL_Counter3_out1_reg_n_0_[15] ),
        .I4(\HDL_Counter3_out1[31]_i_9_n_0 ),
        .O(\HDL_Counter3_out1[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \HDL_Counter3_out1[31]_i_6 
       (.I0(\HDL_Counter3_out1_reg_n_0_[18] ),
        .I1(\HDL_Counter3_out1_reg_n_0_[30] ),
        .I2(\HDL_Counter3_out1_reg_n_0_[21] ),
        .I3(\HDL_Counter3_out1_reg_n_0_[4] ),
        .I4(\HDL_Counter3_out1[31]_i_10_n_0 ),
        .O(\HDL_Counter3_out1[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \HDL_Counter3_out1[31]_i_7 
       (.I0(\HDL_Counter3_out1_reg_n_0_[0] ),
        .I1(\HDL_Counter3_out1_reg_n_0_[17] ),
        .I2(\HDL_Counter3_out1_reg_n_0_[13] ),
        .I3(\HDL_Counter3_out1_reg_n_0_[23] ),
        .O(\HDL_Counter3_out1[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \HDL_Counter3_out1[31]_i_8 
       (.I0(\HDL_Counter3_out1_reg_n_0_[25] ),
        .I1(\HDL_Counter3_out1_reg_n_0_[27] ),
        .I2(\HDL_Counter3_out1_reg_n_0_[8] ),
        .I3(\HDL_Counter3_out1_reg_n_0_[10] ),
        .O(\HDL_Counter3_out1[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \HDL_Counter3_out1[31]_i_9 
       (.I0(\HDL_Counter3_out1_reg_n_0_[28] ),
        .I1(\HDL_Counter3_out1_reg_n_0_[1] ),
        .I2(\HDL_Counter3_out1_reg_n_0_[29] ),
        .I3(\HDL_Counter3_out1_reg_n_0_[20] ),
        .O(\HDL_Counter3_out1[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter3_out1[3]_i_1 
       (.I0(\HDL_Counter3_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter3_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter3_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter3_out1[31]_i_6_n_0 ),
        .I4(note_f6),
        .I5(\HDL_Counter3_out1_reg[4]_i_2_n_5 ),
        .O(\HDL_Counter3_out1[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter3_out1[4]_i_1 
       (.I0(\HDL_Counter3_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter3_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter3_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter3_out1[31]_i_6_n_0 ),
        .I4(\HDL_Counter3_out1_reg[4]_i_2_n_4 ),
        .I5(note_f6),
        .O(\HDL_Counter3_out1[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HDL_Counter3_out1[4]_i_3 
       (.I0(\HDL_Counter3_out1_reg_n_0_[3] ),
        .O(\HDL_Counter3_out1[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter3_out1[5]_i_1 
       (.I0(\HDL_Counter3_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter3_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter3_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter3_out1[31]_i_6_n_0 ),
        .I4(note_f6),
        .I5(\HDL_Counter3_out1_reg[8]_i_2_n_7 ),
        .O(\HDL_Counter3_out1[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter3_out1[6]_i_1 
       (.I0(\HDL_Counter3_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter3_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter3_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter3_out1[31]_i_6_n_0 ),
        .I4(\HDL_Counter3_out1_reg[8]_i_2_n_6 ),
        .I5(note_f6),
        .O(\HDL_Counter3_out1[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter3_out1[7]_i_1 
       (.I0(\HDL_Counter3_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter3_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter3_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter3_out1[31]_i_6_n_0 ),
        .I4(note_f6),
        .I5(\HDL_Counter3_out1_reg[8]_i_2_n_5 ),
        .O(\HDL_Counter3_out1[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter3_out1[8]_i_1 
       (.I0(\HDL_Counter3_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter3_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter3_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter3_out1[31]_i_6_n_0 ),
        .I4(note_f6),
        .I5(\HDL_Counter3_out1_reg[8]_i_2_n_4 ),
        .O(\HDL_Counter3_out1[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter3_out1[9]_i_1 
       (.I0(\HDL_Counter3_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter3_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter3_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter3_out1[31]_i_6_n_0 ),
        .I4(note_f6),
        .I5(\HDL_Counter3_out1_reg[12]_i_2_n_7 ),
        .O(\HDL_Counter3_out1[9]_i_1_n_0 ));
  FDCE \HDL_Counter3_out1_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter3_out1[0]_i_1_n_0 ),
        .Q(\HDL_Counter3_out1_reg_n_0_[0] ));
  FDPE \HDL_Counter3_out1_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter3_out1[10]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter3_out1_reg_n_0_[10] ));
  FDCE \HDL_Counter3_out1_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter3_out1[11]_i_1_n_0 ),
        .Q(\HDL_Counter3_out1_reg_n_0_[11] ));
  FDCE \HDL_Counter3_out1_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter3_out1[12]_i_1_n_0 ),
        .Q(\HDL_Counter3_out1_reg_n_0_[12] ));
  CARRY4 \HDL_Counter3_out1_reg[12]_i_2 
       (.CI(\HDL_Counter3_out1_reg[8]_i_2_n_0 ),
        .CO({\HDL_Counter3_out1_reg[12]_i_2_n_0 ,\HDL_Counter3_out1_reg[12]_i_2_n_1 ,\HDL_Counter3_out1_reg[12]_i_2_n_2 ,\HDL_Counter3_out1_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter3_out1_reg_n_0_[12] ,\HDL_Counter3_out1_reg_n_0_[11] ,\HDL_Counter3_out1_reg_n_0_[10] ,1'b0}),
        .O({\HDL_Counter3_out1_reg[12]_i_2_n_4 ,\HDL_Counter3_out1_reg[12]_i_2_n_5 ,\HDL_Counter3_out1_reg[12]_i_2_n_6 ,\HDL_Counter3_out1_reg[12]_i_2_n_7 }),
        .S({\HDL_Counter3_out1[12]_i_3_n_0 ,\HDL_Counter3_out1[12]_i_4_n_0 ,\HDL_Counter3_out1[12]_i_5_n_0 ,\HDL_Counter3_out1_reg_n_0_[9] }));
  FDPE \HDL_Counter3_out1_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter3_out1[13]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter3_out1_reg_n_0_[13] ));
  FDCE \HDL_Counter3_out1_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter3_out1[14]_i_1_n_0 ),
        .Q(\HDL_Counter3_out1_reg_n_0_[14] ));
  FDCE \HDL_Counter3_out1_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter3_out1[15]_i_1_n_0 ),
        .Q(\HDL_Counter3_out1_reg_n_0_[15] ));
  FDCE \HDL_Counter3_out1_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter3_out1[16]_i_1_n_0 ),
        .Q(\HDL_Counter3_out1_reg_n_0_[16] ));
  CARRY4 \HDL_Counter3_out1_reg[16]_i_2 
       (.CI(\HDL_Counter3_out1_reg[12]_i_2_n_0 ),
        .CO({\HDL_Counter3_out1_reg[16]_i_2_n_0 ,\HDL_Counter3_out1_reg[16]_i_2_n_1 ,\HDL_Counter3_out1_reg[16]_i_2_n_2 ,\HDL_Counter3_out1_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\HDL_Counter3_out1_reg_n_0_[14] ,1'b0}),
        .O({\HDL_Counter3_out1_reg[16]_i_2_n_4 ,\HDL_Counter3_out1_reg[16]_i_2_n_5 ,\HDL_Counter3_out1_reg[16]_i_2_n_6 ,\HDL_Counter3_out1_reg[16]_i_2_n_7 }),
        .S({\HDL_Counter3_out1_reg_n_0_[16] ,\HDL_Counter3_out1_reg_n_0_[15] ,\HDL_Counter3_out1[16]_i_3_n_0 ,\HDL_Counter3_out1_reg_n_0_[13] }));
  FDCE \HDL_Counter3_out1_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter3_out1[17]_i_1_n_0 ),
        .Q(\HDL_Counter3_out1_reg_n_0_[17] ));
  FDPE \HDL_Counter3_out1_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter3_out1[18]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter3_out1_reg_n_0_[18] ));
  FDPE \HDL_Counter3_out1_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter3_out1[19]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter3_out1_reg_n_0_[19] ));
  FDCE \HDL_Counter3_out1_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter3_out1[1]_i_1_n_0 ),
        .Q(\HDL_Counter3_out1_reg_n_0_[1] ));
  FDPE \HDL_Counter3_out1_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter3_out1[20]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter3_out1_reg_n_0_[20] ));
  CARRY4 \HDL_Counter3_out1_reg[20]_i_2 
       (.CI(\HDL_Counter3_out1_reg[16]_i_2_n_0 ),
        .CO({\HDL_Counter3_out1_reg[20]_i_2_n_0 ,\HDL_Counter3_out1_reg[20]_i_2_n_1 ,\HDL_Counter3_out1_reg[20]_i_2_n_2 ,\HDL_Counter3_out1_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\HDL_Counter3_out1_reg[20]_i_2_n_4 ,\HDL_Counter3_out1_reg[20]_i_2_n_5 ,\HDL_Counter3_out1_reg[20]_i_2_n_6 ,\HDL_Counter3_out1_reg[20]_i_2_n_7 }),
        .S({\HDL_Counter3_out1_reg_n_0_[20] ,\HDL_Counter3_out1_reg_n_0_[19] ,\HDL_Counter3_out1_reg_n_0_[18] ,\HDL_Counter3_out1_reg_n_0_[17] }));
  FDPE \HDL_Counter3_out1_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter3_out1[21]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter3_out1_reg_n_0_[21] ));
  FDCE \HDL_Counter3_out1_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter3_out1[22]_i_1_n_0 ),
        .Q(\HDL_Counter3_out1_reg_n_0_[22] ));
  FDPE \HDL_Counter3_out1_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter3_out1[23]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter3_out1_reg_n_0_[23] ));
  FDPE \HDL_Counter3_out1_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter3_out1[24]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter3_out1_reg_n_0_[24] ));
  CARRY4 \HDL_Counter3_out1_reg[24]_i_2 
       (.CI(\HDL_Counter3_out1_reg[20]_i_2_n_0 ),
        .CO({\HDL_Counter3_out1_reg[24]_i_2_n_0 ,\HDL_Counter3_out1_reg[24]_i_2_n_1 ,\HDL_Counter3_out1_reg[24]_i_2_n_2 ,\HDL_Counter3_out1_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\HDL_Counter3_out1_reg[24]_i_2_n_4 ,\HDL_Counter3_out1_reg[24]_i_2_n_5 ,\HDL_Counter3_out1_reg[24]_i_2_n_6 ,\HDL_Counter3_out1_reg[24]_i_2_n_7 }),
        .S({\HDL_Counter3_out1_reg_n_0_[24] ,\HDL_Counter3_out1_reg_n_0_[23] ,\HDL_Counter3_out1_reg_n_0_[22] ,\HDL_Counter3_out1_reg_n_0_[21] }));
  FDCE \HDL_Counter3_out1_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter3_out1[25]_i_1_n_0 ),
        .Q(\HDL_Counter3_out1_reg_n_0_[25] ));
  FDPE \HDL_Counter3_out1_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter3_out1[26]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter3_out1_reg_n_0_[26] ));
  FDPE \HDL_Counter3_out1_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter3_out1[27]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter3_out1_reg_n_0_[27] ));
  FDCE \HDL_Counter3_out1_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter3_out1[28]_i_1_n_0 ),
        .Q(\HDL_Counter3_out1_reg_n_0_[28] ));
  CARRY4 \HDL_Counter3_out1_reg[28]_i_2 
       (.CI(\HDL_Counter3_out1_reg[24]_i_2_n_0 ),
        .CO({\HDL_Counter3_out1_reg[28]_i_2_n_0 ,\HDL_Counter3_out1_reg[28]_i_2_n_1 ,\HDL_Counter3_out1_reg[28]_i_2_n_2 ,\HDL_Counter3_out1_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\HDL_Counter3_out1_reg[28]_i_2_n_4 ,\HDL_Counter3_out1_reg[28]_i_2_n_5 ,\HDL_Counter3_out1_reg[28]_i_2_n_6 ,\HDL_Counter3_out1_reg[28]_i_2_n_7 }),
        .S({\HDL_Counter3_out1_reg_n_0_[28] ,\HDL_Counter3_out1_reg_n_0_[27] ,\HDL_Counter3_out1_reg_n_0_[26] ,\HDL_Counter3_out1_reg_n_0_[25] }));
  FDCE \HDL_Counter3_out1_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter3_out1[29]_i_1_n_0 ),
        .Q(\HDL_Counter3_out1_reg_n_0_[29] ));
  FDPE \HDL_Counter3_out1_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter3_out1[2]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter3_out1_reg_n_0_[2] ));
  FDPE \HDL_Counter3_out1_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter3_out1[30]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter3_out1_reg_n_0_[30] ));
  FDPE \HDL_Counter3_out1_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter3_out1[31]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter3_out1_reg_n_0_[31] ));
  CARRY4 \HDL_Counter3_out1_reg[31]_i_2 
       (.CI(\HDL_Counter3_out1_reg[28]_i_2_n_0 ),
        .CO({\NLW_HDL_Counter3_out1_reg[31]_i_2_CO_UNCONNECTED [3:2],\HDL_Counter3_out1_reg[31]_i_2_n_2 ,\HDL_Counter3_out1_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_HDL_Counter3_out1_reg[31]_i_2_O_UNCONNECTED [3],\HDL_Counter3_out1_reg[31]_i_2_n_5 ,\HDL_Counter3_out1_reg[31]_i_2_n_6 ,\HDL_Counter3_out1_reg[31]_i_2_n_7 }),
        .S({1'b0,\HDL_Counter3_out1_reg_n_0_[31] ,\HDL_Counter3_out1_reg_n_0_[30] ,\HDL_Counter3_out1_reg_n_0_[29] }));
  FDPE \HDL_Counter3_out1_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter3_out1[3]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter3_out1_reg_n_0_[3] ));
  FDCE \HDL_Counter3_out1_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter3_out1[4]_i_1_n_0 ),
        .Q(\HDL_Counter3_out1_reg_n_0_[4] ));
  CARRY4 \HDL_Counter3_out1_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\HDL_Counter3_out1_reg[4]_i_2_n_0 ,\HDL_Counter3_out1_reg[4]_i_2_n_1 ,\HDL_Counter3_out1_reg[4]_i_2_n_2 ,\HDL_Counter3_out1_reg[4]_i_2_n_3 }),
        .CYINIT(\HDL_Counter3_out1_reg_n_0_[0] ),
        .DI({1'b0,\HDL_Counter3_out1_reg_n_0_[3] ,1'b0,1'b0}),
        .O({\HDL_Counter3_out1_reg[4]_i_2_n_4 ,\HDL_Counter3_out1_reg[4]_i_2_n_5 ,\HDL_Counter3_out1_reg[4]_i_2_n_6 ,\HDL_Counter3_out1_reg[4]_i_2_n_7 }),
        .S({\HDL_Counter3_out1_reg_n_0_[4] ,\HDL_Counter3_out1[4]_i_3_n_0 ,\HDL_Counter3_out1_reg_n_0_[2] ,\HDL_Counter3_out1_reg_n_0_[1] }));
  FDPE \HDL_Counter3_out1_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter3_out1[5]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter3_out1_reg_n_0_[5] ));
  FDCE \HDL_Counter3_out1_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter3_out1[6]_i_1_n_0 ),
        .Q(\HDL_Counter3_out1_reg_n_0_[6] ));
  FDPE \HDL_Counter3_out1_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter3_out1[7]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter3_out1_reg_n_0_[7] ));
  FDPE \HDL_Counter3_out1_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter3_out1[8]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter3_out1_reg_n_0_[8] ));
  CARRY4 \HDL_Counter3_out1_reg[8]_i_2 
       (.CI(\HDL_Counter3_out1_reg[4]_i_2_n_0 ),
        .CO({\HDL_Counter3_out1_reg[8]_i_2_n_0 ,\HDL_Counter3_out1_reg[8]_i_2_n_1 ,\HDL_Counter3_out1_reg[8]_i_2_n_2 ,\HDL_Counter3_out1_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\HDL_Counter3_out1_reg[8]_i_2_n_4 ,\HDL_Counter3_out1_reg[8]_i_2_n_5 ,\HDL_Counter3_out1_reg[8]_i_2_n_6 ,\HDL_Counter3_out1_reg[8]_i_2_n_7 }),
        .S({\HDL_Counter3_out1_reg_n_0_[8] ,\HDL_Counter3_out1_reg_n_0_[7] ,\HDL_Counter3_out1_reg_n_0_[6] ,\HDL_Counter3_out1_reg_n_0_[5] }));
  FDPE \HDL_Counter3_out1_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter3_out1[9]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter3_out1_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0010FFFFFFFFFFFF)) 
    \HDL_Counter4_out1[0]_i_1 
       (.I0(\HDL_Counter4_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter4_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter4_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter4_out1[31]_i_6_n_0 ),
        .I4(\HDL_Counter4_out1_reg_n_0_[0] ),
        .I5(note_c6),
        .O(\HDL_Counter4_out1[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter4_out1[10]_i_1 
       (.I0(\HDL_Counter4_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter4_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter4_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter4_out1[31]_i_6_n_0 ),
        .I4(note_c6),
        .I5(data0[10]),
        .O(\HDL_Counter4_out1[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter4_out1[11]_i_1 
       (.I0(\HDL_Counter4_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter4_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter4_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter4_out1[31]_i_6_n_0 ),
        .I4(data0[11]),
        .I5(note_c6),
        .O(\HDL_Counter4_out1[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter4_out1[12]_i_1 
       (.I0(\HDL_Counter4_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter4_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter4_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter4_out1[31]_i_6_n_0 ),
        .I4(note_c6),
        .I5(data0[12]),
        .O(\HDL_Counter4_out1[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HDL_Counter4_out1[12]_i_3 
       (.I0(\HDL_Counter4_out1_reg_n_0_[10] ),
        .O(\HDL_Counter4_out1[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter4_out1[13]_i_1 
       (.I0(\HDL_Counter4_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter4_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter4_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter4_out1[31]_i_6_n_0 ),
        .I4(data0[13]),
        .I5(note_c6),
        .O(\HDL_Counter4_out1[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter4_out1[14]_i_1 
       (.I0(\HDL_Counter4_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter4_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter4_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter4_out1[31]_i_6_n_0 ),
        .I4(data0[14]),
        .I5(note_c6),
        .O(\HDL_Counter4_out1[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter4_out1[15]_i_1 
       (.I0(\HDL_Counter4_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter4_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter4_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter4_out1[31]_i_6_n_0 ),
        .I4(data0[15]),
        .I5(note_c6),
        .O(\HDL_Counter4_out1[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter4_out1[16]_i_1 
       (.I0(\HDL_Counter4_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter4_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter4_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter4_out1[31]_i_6_n_0 ),
        .I4(data0[16]),
        .I5(note_c6),
        .O(\HDL_Counter4_out1[16]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HDL_Counter4_out1[16]_i_3 
       (.I0(\HDL_Counter4_out1_reg_n_0_[14] ),
        .O(\HDL_Counter4_out1[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter4_out1[17]_i_1 
       (.I0(\HDL_Counter4_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter4_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter4_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter4_out1[31]_i_6_n_0 ),
        .I4(data0[17]),
        .I5(note_c6),
        .O(\HDL_Counter4_out1[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter4_out1[18]_i_1 
       (.I0(\HDL_Counter4_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter4_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter4_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter4_out1[31]_i_6_n_0 ),
        .I4(note_c6),
        .I5(data0[18]),
        .O(\HDL_Counter4_out1[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter4_out1[19]_i_1 
       (.I0(\HDL_Counter4_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter4_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter4_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter4_out1[31]_i_6_n_0 ),
        .I4(note_c6),
        .I5(data0[19]),
        .O(\HDL_Counter4_out1[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter4_out1[1]_i_1 
       (.I0(\HDL_Counter4_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter4_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter4_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter4_out1[31]_i_6_n_0 ),
        .I4(data0[1]),
        .I5(note_c6),
        .O(\HDL_Counter4_out1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter4_out1[20]_i_1 
       (.I0(\HDL_Counter4_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter4_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter4_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter4_out1[31]_i_6_n_0 ),
        .I4(note_c6),
        .I5(data0[20]),
        .O(\HDL_Counter4_out1[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter4_out1[21]_i_1 
       (.I0(\HDL_Counter4_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter4_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter4_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter4_out1[31]_i_6_n_0 ),
        .I4(note_c6),
        .I5(data0[21]),
        .O(\HDL_Counter4_out1[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter4_out1[22]_i_1 
       (.I0(\HDL_Counter4_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter4_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter4_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter4_out1[31]_i_6_n_0 ),
        .I4(data0[22]),
        .I5(note_c6),
        .O(\HDL_Counter4_out1[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter4_out1[23]_i_1 
       (.I0(\HDL_Counter4_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter4_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter4_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter4_out1[31]_i_6_n_0 ),
        .I4(note_c6),
        .I5(data0[23]),
        .O(\HDL_Counter4_out1[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter4_out1[24]_i_1 
       (.I0(\HDL_Counter4_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter4_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter4_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter4_out1[31]_i_6_n_0 ),
        .I4(note_c6),
        .I5(data0[24]),
        .O(\HDL_Counter4_out1[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter4_out1[25]_i_1 
       (.I0(\HDL_Counter4_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter4_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter4_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter4_out1[31]_i_6_n_0 ),
        .I4(data0[25]),
        .I5(note_c6),
        .O(\HDL_Counter4_out1[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter4_out1[26]_i_1 
       (.I0(\HDL_Counter4_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter4_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter4_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter4_out1[31]_i_6_n_0 ),
        .I4(note_c6),
        .I5(data0[26]),
        .O(\HDL_Counter4_out1[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter4_out1[27]_i_1 
       (.I0(\HDL_Counter4_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter4_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter4_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter4_out1[31]_i_6_n_0 ),
        .I4(note_c6),
        .I5(data0[27]),
        .O(\HDL_Counter4_out1[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter4_out1[28]_i_1 
       (.I0(\HDL_Counter4_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter4_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter4_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter4_out1[31]_i_6_n_0 ),
        .I4(data0[28]),
        .I5(note_c6),
        .O(\HDL_Counter4_out1[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter4_out1[29]_i_1 
       (.I0(\HDL_Counter4_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter4_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter4_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter4_out1[31]_i_6_n_0 ),
        .I4(data0[29]),
        .I5(note_c6),
        .O(\HDL_Counter4_out1[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter4_out1[2]_i_1 
       (.I0(\HDL_Counter4_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter4_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter4_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter4_out1[31]_i_6_n_0 ),
        .I4(note_c6),
        .I5(data0[2]),
        .O(\HDL_Counter4_out1[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter4_out1[30]_i_1 
       (.I0(\HDL_Counter4_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter4_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter4_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter4_out1[31]_i_6_n_0 ),
        .I4(note_c6),
        .I5(data0[30]),
        .O(\HDL_Counter4_out1[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDFDDDD)) 
    \HDL_Counter4_out1[31]_i_1 
       (.I0(note_c6),
        .I1(data0[31]),
        .I2(\HDL_Counter4_out1[31]_i_3_n_0 ),
        .I3(\HDL_Counter4_out1[31]_i_4_n_0 ),
        .I4(\HDL_Counter4_out1[31]_i_5_n_0 ),
        .I5(\HDL_Counter4_out1[31]_i_6_n_0 ),
        .O(\HDL_Counter4_out1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \HDL_Counter4_out1[31]_i_10 
       (.I0(\HDL_Counter4_out1_reg_n_0_[13] ),
        .I1(\HDL_Counter4_out1_reg_n_0_[25] ),
        .I2(\HDL_Counter4_out1_reg_n_0_[6] ),
        .I3(\HDL_Counter4_out1_reg_n_0_[5] ),
        .O(\HDL_Counter4_out1[31]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \HDL_Counter4_out1[31]_i_3 
       (.I0(\HDL_Counter4_out1_reg_n_0_[2] ),
        .I1(\HDL_Counter4_out1_reg_n_0_[21] ),
        .I2(\HDL_Counter4_out1_reg_n_0_[20] ),
        .I3(\HDL_Counter4_out1_reg_n_0_[29] ),
        .I4(\HDL_Counter4_out1[31]_i_7_n_0 ),
        .O(\HDL_Counter4_out1[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \HDL_Counter4_out1[31]_i_4 
       (.I0(\HDL_Counter4_out1_reg_n_0_[31] ),
        .I1(\HDL_Counter4_out1_reg_n_0_[9] ),
        .I2(\HDL_Counter4_out1_reg_n_0_[0] ),
        .I3(\HDL_Counter4_out1_reg_n_0_[16] ),
        .I4(\HDL_Counter4_out1[31]_i_8_n_0 ),
        .O(\HDL_Counter4_out1[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    \HDL_Counter4_out1[31]_i_5 
       (.I0(\HDL_Counter4_out1_reg_n_0_[10] ),
        .I1(\HDL_Counter4_out1_reg_n_0_[3] ),
        .I2(\HDL_Counter4_out1_reg_n_0_[1] ),
        .I3(\HDL_Counter4_out1_reg_n_0_[17] ),
        .I4(\HDL_Counter4_out1[31]_i_9_n_0 ),
        .O(\HDL_Counter4_out1[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \HDL_Counter4_out1[31]_i_6 
       (.I0(\HDL_Counter4_out1_reg_n_0_[15] ),
        .I1(\HDL_Counter4_out1_reg_n_0_[11] ),
        .I2(\HDL_Counter4_out1_reg_n_0_[24] ),
        .I3(\HDL_Counter4_out1_reg_n_0_[18] ),
        .I4(\HDL_Counter4_out1[31]_i_10_n_0 ),
        .O(\HDL_Counter4_out1[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \HDL_Counter4_out1[31]_i_7 
       (.I0(\HDL_Counter4_out1_reg_n_0_[28] ),
        .I1(\HDL_Counter4_out1_reg_n_0_[14] ),
        .I2(\HDL_Counter4_out1_reg_n_0_[22] ),
        .I3(\HDL_Counter4_out1_reg_n_0_[12] ),
        .O(\HDL_Counter4_out1[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \HDL_Counter4_out1[31]_i_8 
       (.I0(\HDL_Counter4_out1_reg_n_0_[19] ),
        .I1(\HDL_Counter4_out1_reg_n_0_[26] ),
        .I2(\HDL_Counter4_out1_reg_n_0_[4] ),
        .I3(\HDL_Counter4_out1_reg_n_0_[30] ),
        .O(\HDL_Counter4_out1[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \HDL_Counter4_out1[31]_i_9 
       (.I0(\HDL_Counter4_out1_reg_n_0_[8] ),
        .I1(\HDL_Counter4_out1_reg_n_0_[27] ),
        .I2(\HDL_Counter4_out1_reg_n_0_[7] ),
        .I3(\HDL_Counter4_out1_reg_n_0_[23] ),
        .O(\HDL_Counter4_out1[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter4_out1[3]_i_1 
       (.I0(\HDL_Counter4_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter4_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter4_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter4_out1[31]_i_6_n_0 ),
        .I4(note_c6),
        .I5(data0[3]),
        .O(\HDL_Counter4_out1[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter4_out1[4]_i_1 
       (.I0(\HDL_Counter4_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter4_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter4_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter4_out1[31]_i_6_n_0 ),
        .I4(data0[4]),
        .I5(note_c6),
        .O(\HDL_Counter4_out1[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HDL_Counter4_out1[4]_i_3 
       (.I0(\HDL_Counter4_out1_reg_n_0_[4] ),
        .O(\HDL_Counter4_out1[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HDL_Counter4_out1[4]_i_4 
       (.I0(\HDL_Counter4_out1_reg_n_0_[1] ),
        .O(\HDL_Counter4_out1[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter4_out1[5]_i_1 
       (.I0(\HDL_Counter4_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter4_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter4_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter4_out1[31]_i_6_n_0 ),
        .I4(note_c6),
        .I5(data0[5]),
        .O(\HDL_Counter4_out1[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter4_out1[6]_i_1 
       (.I0(\HDL_Counter4_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter4_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter4_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter4_out1[31]_i_6_n_0 ),
        .I4(data0[6]),
        .I5(note_c6),
        .O(\HDL_Counter4_out1[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter4_out1[7]_i_1 
       (.I0(\HDL_Counter4_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter4_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter4_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter4_out1[31]_i_6_n_0 ),
        .I4(data0[7]),
        .I5(note_c6),
        .O(\HDL_Counter4_out1[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \HDL_Counter4_out1[8]_i_1 
       (.I0(\HDL_Counter4_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter4_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter4_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter4_out1[31]_i_6_n_0 ),
        .I4(note_c6),
        .I5(data0[8]),
        .O(\HDL_Counter4_out1[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HDL_Counter4_out1[8]_i_3 
       (.I0(\HDL_Counter4_out1_reg_n_0_[7] ),
        .O(\HDL_Counter4_out1[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HDL_Counter4_out1[8]_i_4 
       (.I0(\HDL_Counter4_out1_reg_n_0_[6] ),
        .O(\HDL_Counter4_out1[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \HDL_Counter4_out1[8]_i_5 
       (.I0(\HDL_Counter4_out1_reg_n_0_[5] ),
        .O(\HDL_Counter4_out1[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF000000000000)) 
    \HDL_Counter4_out1[9]_i_1 
       (.I0(\HDL_Counter4_out1[31]_i_3_n_0 ),
        .I1(\HDL_Counter4_out1[31]_i_4_n_0 ),
        .I2(\HDL_Counter4_out1[31]_i_5_n_0 ),
        .I3(\HDL_Counter4_out1[31]_i_6_n_0 ),
        .I4(data0[9]),
        .I5(note_c6),
        .O(\HDL_Counter4_out1[9]_i_1_n_0 ));
  FDPE \HDL_Counter4_out1_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter4_out1[0]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter4_out1_reg_n_0_[0] ));
  FDPE \HDL_Counter4_out1_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter4_out1[10]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter4_out1_reg_n_0_[10] ));
  FDCE \HDL_Counter4_out1_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter4_out1[11]_i_1_n_0 ),
        .Q(\HDL_Counter4_out1_reg_n_0_[11] ));
  FDPE \HDL_Counter4_out1_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter4_out1[12]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter4_out1_reg_n_0_[12] ));
  CARRY4 \HDL_Counter4_out1_reg[12]_i_2 
       (.CI(\HDL_Counter4_out1_reg[8]_i_2_n_0 ),
        .CO({\HDL_Counter4_out1_reg[12]_i_2_n_0 ,\HDL_Counter4_out1_reg[12]_i_2_n_1 ,\HDL_Counter4_out1_reg[12]_i_2_n_2 ,\HDL_Counter4_out1_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\HDL_Counter4_out1_reg_n_0_[10] ,1'b0}),
        .O(data0[12:9]),
        .S({\HDL_Counter4_out1_reg_n_0_[12] ,\HDL_Counter4_out1_reg_n_0_[11] ,\HDL_Counter4_out1[12]_i_3_n_0 ,\HDL_Counter4_out1_reg_n_0_[9] }));
  FDCE \HDL_Counter4_out1_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter4_out1[13]_i_1_n_0 ),
        .Q(\HDL_Counter4_out1_reg_n_0_[13] ));
  FDCE \HDL_Counter4_out1_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter4_out1[14]_i_1_n_0 ),
        .Q(\HDL_Counter4_out1_reg_n_0_[14] ));
  FDCE \HDL_Counter4_out1_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter4_out1[15]_i_1_n_0 ),
        .Q(\HDL_Counter4_out1_reg_n_0_[15] ));
  FDCE \HDL_Counter4_out1_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter4_out1[16]_i_1_n_0 ),
        .Q(\HDL_Counter4_out1_reg_n_0_[16] ));
  CARRY4 \HDL_Counter4_out1_reg[16]_i_2 
       (.CI(\HDL_Counter4_out1_reg[12]_i_2_n_0 ),
        .CO({\HDL_Counter4_out1_reg[16]_i_2_n_0 ,\HDL_Counter4_out1_reg[16]_i_2_n_1 ,\HDL_Counter4_out1_reg[16]_i_2_n_2 ,\HDL_Counter4_out1_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\HDL_Counter4_out1_reg_n_0_[14] ,1'b0}),
        .O(data0[16:13]),
        .S({\HDL_Counter4_out1_reg_n_0_[16] ,\HDL_Counter4_out1_reg_n_0_[15] ,\HDL_Counter4_out1[16]_i_3_n_0 ,\HDL_Counter4_out1_reg_n_0_[13] }));
  FDCE \HDL_Counter4_out1_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter4_out1[17]_i_1_n_0 ),
        .Q(\HDL_Counter4_out1_reg_n_0_[17] ));
  FDPE \HDL_Counter4_out1_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter4_out1[18]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter4_out1_reg_n_0_[18] ));
  FDPE \HDL_Counter4_out1_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter4_out1[19]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter4_out1_reg_n_0_[19] ));
  FDCE \HDL_Counter4_out1_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter4_out1[1]_i_1_n_0 ),
        .Q(\HDL_Counter4_out1_reg_n_0_[1] ));
  FDPE \HDL_Counter4_out1_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter4_out1[20]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter4_out1_reg_n_0_[20] ));
  CARRY4 \HDL_Counter4_out1_reg[20]_i_2 
       (.CI(\HDL_Counter4_out1_reg[16]_i_2_n_0 ),
        .CO({\HDL_Counter4_out1_reg[20]_i_2_n_0 ,\HDL_Counter4_out1_reg[20]_i_2_n_1 ,\HDL_Counter4_out1_reg[20]_i_2_n_2 ,\HDL_Counter4_out1_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[20:17]),
        .S({\HDL_Counter4_out1_reg_n_0_[20] ,\HDL_Counter4_out1_reg_n_0_[19] ,\HDL_Counter4_out1_reg_n_0_[18] ,\HDL_Counter4_out1_reg_n_0_[17] }));
  FDPE \HDL_Counter4_out1_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter4_out1[21]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter4_out1_reg_n_0_[21] ));
  FDCE \HDL_Counter4_out1_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter4_out1[22]_i_1_n_0 ),
        .Q(\HDL_Counter4_out1_reg_n_0_[22] ));
  FDPE \HDL_Counter4_out1_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter4_out1[23]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter4_out1_reg_n_0_[23] ));
  FDPE \HDL_Counter4_out1_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter4_out1[24]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter4_out1_reg_n_0_[24] ));
  CARRY4 \HDL_Counter4_out1_reg[24]_i_2 
       (.CI(\HDL_Counter4_out1_reg[20]_i_2_n_0 ),
        .CO({\HDL_Counter4_out1_reg[24]_i_2_n_0 ,\HDL_Counter4_out1_reg[24]_i_2_n_1 ,\HDL_Counter4_out1_reg[24]_i_2_n_2 ,\HDL_Counter4_out1_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[24:21]),
        .S({\HDL_Counter4_out1_reg_n_0_[24] ,\HDL_Counter4_out1_reg_n_0_[23] ,\HDL_Counter4_out1_reg_n_0_[22] ,\HDL_Counter4_out1_reg_n_0_[21] }));
  FDCE \HDL_Counter4_out1_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter4_out1[25]_i_1_n_0 ),
        .Q(\HDL_Counter4_out1_reg_n_0_[25] ));
  FDPE \HDL_Counter4_out1_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter4_out1[26]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter4_out1_reg_n_0_[26] ));
  FDPE \HDL_Counter4_out1_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter4_out1[27]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter4_out1_reg_n_0_[27] ));
  FDCE \HDL_Counter4_out1_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter4_out1[28]_i_1_n_0 ),
        .Q(\HDL_Counter4_out1_reg_n_0_[28] ));
  CARRY4 \HDL_Counter4_out1_reg[28]_i_2 
       (.CI(\HDL_Counter4_out1_reg[24]_i_2_n_0 ),
        .CO({\HDL_Counter4_out1_reg[28]_i_2_n_0 ,\HDL_Counter4_out1_reg[28]_i_2_n_1 ,\HDL_Counter4_out1_reg[28]_i_2_n_2 ,\HDL_Counter4_out1_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[28:25]),
        .S({\HDL_Counter4_out1_reg_n_0_[28] ,\HDL_Counter4_out1_reg_n_0_[27] ,\HDL_Counter4_out1_reg_n_0_[26] ,\HDL_Counter4_out1_reg_n_0_[25] }));
  FDCE \HDL_Counter4_out1_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter4_out1[29]_i_1_n_0 ),
        .Q(\HDL_Counter4_out1_reg_n_0_[29] ));
  FDPE \HDL_Counter4_out1_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter4_out1[2]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter4_out1_reg_n_0_[2] ));
  FDPE \HDL_Counter4_out1_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter4_out1[30]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter4_out1_reg_n_0_[30] ));
  FDPE \HDL_Counter4_out1_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter4_out1[31]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter4_out1_reg_n_0_[31] ));
  CARRY4 \HDL_Counter4_out1_reg[31]_i_2 
       (.CI(\HDL_Counter4_out1_reg[28]_i_2_n_0 ),
        .CO({\NLW_HDL_Counter4_out1_reg[31]_i_2_CO_UNCONNECTED [3:2],\HDL_Counter4_out1_reg[31]_i_2_n_2 ,\HDL_Counter4_out1_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_HDL_Counter4_out1_reg[31]_i_2_O_UNCONNECTED [3],data0[31:29]}),
        .S({1'b0,\HDL_Counter4_out1_reg_n_0_[31] ,\HDL_Counter4_out1_reg_n_0_[30] ,\HDL_Counter4_out1_reg_n_0_[29] }));
  FDPE \HDL_Counter4_out1_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter4_out1[3]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter4_out1_reg_n_0_[3] ));
  FDCE \HDL_Counter4_out1_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter4_out1[4]_i_1_n_0 ),
        .Q(\HDL_Counter4_out1_reg_n_0_[4] ));
  CARRY4 \HDL_Counter4_out1_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\HDL_Counter4_out1_reg[4]_i_2_n_0 ,\HDL_Counter4_out1_reg[4]_i_2_n_1 ,\HDL_Counter4_out1_reg[4]_i_2_n_2 ,\HDL_Counter4_out1_reg[4]_i_2_n_3 }),
        .CYINIT(\HDL_Counter4_out1_reg_n_0_[0] ),
        .DI({\HDL_Counter4_out1_reg_n_0_[4] ,1'b0,1'b0,\HDL_Counter4_out1_reg_n_0_[1] }),
        .O(data0[4:1]),
        .S({\HDL_Counter4_out1[4]_i_3_n_0 ,\HDL_Counter4_out1_reg_n_0_[3] ,\HDL_Counter4_out1_reg_n_0_[2] ,\HDL_Counter4_out1[4]_i_4_n_0 }));
  FDPE \HDL_Counter4_out1_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter4_out1[5]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter4_out1_reg_n_0_[5] ));
  FDCE \HDL_Counter4_out1_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter4_out1[6]_i_1_n_0 ),
        .Q(\HDL_Counter4_out1_reg_n_0_[6] ));
  FDCE \HDL_Counter4_out1_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter4_out1[7]_i_1_n_0 ),
        .Q(\HDL_Counter4_out1_reg_n_0_[7] ));
  FDPE \HDL_Counter4_out1_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .D(\HDL_Counter4_out1[8]_i_1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter4_out1_reg_n_0_[8] ));
  CARRY4 \HDL_Counter4_out1_reg[8]_i_2 
       (.CI(\HDL_Counter4_out1_reg[4]_i_2_n_0 ),
        .CO({\HDL_Counter4_out1_reg[8]_i_2_n_0 ,\HDL_Counter4_out1_reg[8]_i_2_n_1 ,\HDL_Counter4_out1_reg[8]_i_2_n_2 ,\HDL_Counter4_out1_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\HDL_Counter4_out1_reg_n_0_[7] ,\HDL_Counter4_out1_reg_n_0_[6] ,\HDL_Counter4_out1_reg_n_0_[5] }),
        .O(data0[8:5]),
        .S({\HDL_Counter4_out1_reg_n_0_[8] ,\HDL_Counter4_out1[8]_i_3_n_0 ,\HDL_Counter4_out1[8]_i_4_n_0 ,\HDL_Counter4_out1[8]_i_5_n_0 }));
  FDCE \HDL_Counter4_out1_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HDL_Counter4_out1[9]_i_1_n_0 ),
        .Q(\HDL_Counter4_out1_reg_n_0_[9] ));
  (* srl_bus_name = "inst/\HwModeRegister1_reg_reg[10] " *) 
  (* srl_name = "inst/\HwModeRegister1_reg_reg[10][0]_srl11_HwModeRegister1_reg_reg_c_9 " *) 
  SRL16E \HwModeRegister1_reg_reg[10][0]_srl11_HwModeRegister1_reg_reg_c_9 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(clk_enable),
        .CLK(clk),
        .D(volume_ctrl[0]),
        .Q(\HwModeRegister1_reg_reg[10][0]_srl11_HwModeRegister1_reg_reg_c_9_n_0 ));
  (* srl_bus_name = "inst/\HwModeRegister1_reg_reg[10] " *) 
  (* srl_name = "inst/\HwModeRegister1_reg_reg[10][1]_srl11_HwModeRegister1_reg_reg_c_9 " *) 
  SRL16E \HwModeRegister1_reg_reg[10][1]_srl11_HwModeRegister1_reg_reg_c_9 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(clk_enable),
        .CLK(clk),
        .D(volume_ctrl[1]),
        .Q(\HwModeRegister1_reg_reg[10][1]_srl11_HwModeRegister1_reg_reg_c_9_n_0 ));
  (* srl_bus_name = "inst/\HwModeRegister1_reg_reg[10] " *) 
  (* srl_name = "inst/\HwModeRegister1_reg_reg[10][2]_srl11_HwModeRegister1_reg_reg_c_9 " *) 
  SRL16E \HwModeRegister1_reg_reg[10][2]_srl11_HwModeRegister1_reg_reg_c_9 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(clk_enable),
        .CLK(clk),
        .D(volume_ctrl[2]),
        .Q(\HwModeRegister1_reg_reg[10][2]_srl11_HwModeRegister1_reg_reg_c_9_n_0 ));
  (* srl_bus_name = "inst/\HwModeRegister1_reg_reg[10] " *) 
  (* srl_name = "inst/\HwModeRegister1_reg_reg[10][3]_srl11_HwModeRegister1_reg_reg_c_9 " *) 
  SRL16E \HwModeRegister1_reg_reg[10][3]_srl11_HwModeRegister1_reg_reg_c_9 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(clk_enable),
        .CLK(clk),
        .D(volume_ctrl[3]),
        .Q(\HwModeRegister1_reg_reg[10][3]_srl11_HwModeRegister1_reg_reg_c_9_n_0 ));
  (* srl_bus_name = "inst/\HwModeRegister1_reg_reg[10] " *) 
  (* srl_name = "inst/\HwModeRegister1_reg_reg[10][4]_srl11_HwModeRegister1_reg_reg_c_9 " *) 
  SRL16E \HwModeRegister1_reg_reg[10][4]_srl11_HwModeRegister1_reg_reg_c_9 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(clk_enable),
        .CLK(clk),
        .D(volume_ctrl[4]),
        .Q(\HwModeRegister1_reg_reg[10][4]_srl11_HwModeRegister1_reg_reg_c_9_n_0 ));
  (* srl_bus_name = "inst/\HwModeRegister1_reg_reg[10] " *) 
  (* srl_name = "inst/\HwModeRegister1_reg_reg[10][5]_srl11_HwModeRegister1_reg_reg_c_9 " *) 
  SRL16E \HwModeRegister1_reg_reg[10][5]_srl11_HwModeRegister1_reg_reg_c_9 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(clk_enable),
        .CLK(clk),
        .D(volume_ctrl[5]),
        .Q(\HwModeRegister1_reg_reg[10][5]_srl11_HwModeRegister1_reg_reg_c_9_n_0 ));
  (* srl_bus_name = "inst/\HwModeRegister1_reg_reg[10] " *) 
  (* srl_name = "inst/\HwModeRegister1_reg_reg[10][6]_srl11_HwModeRegister1_reg_reg_c_9 " *) 
  SRL16E \HwModeRegister1_reg_reg[10][6]_srl11_HwModeRegister1_reg_reg_c_9 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(clk_enable),
        .CLK(clk),
        .D(volume_ctrl[6]),
        .Q(\HwModeRegister1_reg_reg[10][6]_srl11_HwModeRegister1_reg_reg_c_9_n_0 ));
  (* srl_bus_name = "inst/\HwModeRegister1_reg_reg[10] " *) 
  (* srl_name = "inst/\HwModeRegister1_reg_reg[10][7]_srl11_HwModeRegister1_reg_reg_c_9 " *) 
  SRL16E \HwModeRegister1_reg_reg[10][7]_srl11_HwModeRegister1_reg_reg_c_9 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(clk_enable),
        .CLK(clk),
        .D(volume_ctrl[7]),
        .Q(\HwModeRegister1_reg_reg[10][7]_srl11_HwModeRegister1_reg_reg_c_9_n_0 ));
  FDRE \HwModeRegister1_reg_reg[11][0]_HwModeRegister1_reg_reg_c_10 
       (.C(clk),
        .CE(clk_enable),
        .D(\HwModeRegister1_reg_reg[10][0]_srl11_HwModeRegister1_reg_reg_c_9_n_0 ),
        .Q(\HwModeRegister1_reg_reg[11][0]_HwModeRegister1_reg_reg_c_10_n_0 ),
        .R(1'b0));
  FDRE \HwModeRegister1_reg_reg[11][1]_HwModeRegister1_reg_reg_c_10 
       (.C(clk),
        .CE(clk_enable),
        .D(\HwModeRegister1_reg_reg[10][1]_srl11_HwModeRegister1_reg_reg_c_9_n_0 ),
        .Q(\HwModeRegister1_reg_reg[11][1]_HwModeRegister1_reg_reg_c_10_n_0 ),
        .R(1'b0));
  FDRE \HwModeRegister1_reg_reg[11][2]_HwModeRegister1_reg_reg_c_10 
       (.C(clk),
        .CE(clk_enable),
        .D(\HwModeRegister1_reg_reg[10][2]_srl11_HwModeRegister1_reg_reg_c_9_n_0 ),
        .Q(\HwModeRegister1_reg_reg[11][2]_HwModeRegister1_reg_reg_c_10_n_0 ),
        .R(1'b0));
  FDRE \HwModeRegister1_reg_reg[11][3]_HwModeRegister1_reg_reg_c_10 
       (.C(clk),
        .CE(clk_enable),
        .D(\HwModeRegister1_reg_reg[10][3]_srl11_HwModeRegister1_reg_reg_c_9_n_0 ),
        .Q(\HwModeRegister1_reg_reg[11][3]_HwModeRegister1_reg_reg_c_10_n_0 ),
        .R(1'b0));
  FDRE \HwModeRegister1_reg_reg[11][4]_HwModeRegister1_reg_reg_c_10 
       (.C(clk),
        .CE(clk_enable),
        .D(\HwModeRegister1_reg_reg[10][4]_srl11_HwModeRegister1_reg_reg_c_9_n_0 ),
        .Q(\HwModeRegister1_reg_reg[11][4]_HwModeRegister1_reg_reg_c_10_n_0 ),
        .R(1'b0));
  FDRE \HwModeRegister1_reg_reg[11][5]_HwModeRegister1_reg_reg_c_10 
       (.C(clk),
        .CE(clk_enable),
        .D(\HwModeRegister1_reg_reg[10][5]_srl11_HwModeRegister1_reg_reg_c_9_n_0 ),
        .Q(\HwModeRegister1_reg_reg[11][5]_HwModeRegister1_reg_reg_c_10_n_0 ),
        .R(1'b0));
  FDRE \HwModeRegister1_reg_reg[11][6]_HwModeRegister1_reg_reg_c_10 
       (.C(clk),
        .CE(clk_enable),
        .D(\HwModeRegister1_reg_reg[10][6]_srl11_HwModeRegister1_reg_reg_c_9_n_0 ),
        .Q(\HwModeRegister1_reg_reg[11][6]_HwModeRegister1_reg_reg_c_10_n_0 ),
        .R(1'b0));
  FDRE \HwModeRegister1_reg_reg[11][7]_HwModeRegister1_reg_reg_c_10 
       (.C(clk),
        .CE(clk_enable),
        .D(\HwModeRegister1_reg_reg[10][7]_srl11_HwModeRegister1_reg_reg_c_9_n_0 ),
        .Q(\HwModeRegister1_reg_reg[11][7]_HwModeRegister1_reg_reg_c_10_n_0 ),
        .R(1'b0));
  FDCE \HwModeRegister1_reg_reg[12][0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_gate__6_n_0),
        .Q(\HwModeRegister1_reg_reg[12] [0]));
  FDCE \HwModeRegister1_reg_reg[12][1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_gate__5_n_0),
        .Q(\HwModeRegister1_reg_reg[12] [1]));
  FDCE \HwModeRegister1_reg_reg[12][2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_gate__4_n_0),
        .Q(\HwModeRegister1_reg_reg[12] [2]));
  FDCE \HwModeRegister1_reg_reg[12][3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_gate__3_n_0),
        .Q(\HwModeRegister1_reg_reg[12] [3]));
  FDCE \HwModeRegister1_reg_reg[12][4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_gate__2_n_0),
        .Q(\HwModeRegister1_reg_reg[12] [4]));
  FDCE \HwModeRegister1_reg_reg[12][5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_gate__1_n_0),
        .Q(\HwModeRegister1_reg_reg[12] [5]));
  FDCE \HwModeRegister1_reg_reg[12][6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_gate__0_n_0),
        .Q(\HwModeRegister1_reg_reg[12] [6]));
  FDCE \HwModeRegister1_reg_reg[12][7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_gate_n_0),
        .Q(\HwModeRegister1_reg_reg[12] [7]));
  FDCE HwModeRegister1_reg_reg_c
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(HwModeRegister1_reg_reg_c_n_0));
  FDCE HwModeRegister1_reg_reg_c_0
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_c_n_0),
        .Q(HwModeRegister1_reg_reg_c_0_n_0));
  FDCE HwModeRegister1_reg_reg_c_1
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_c_0_n_0),
        .Q(HwModeRegister1_reg_reg_c_1_n_0));
  FDCE HwModeRegister1_reg_reg_c_10
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_c_9_n_0),
        .Q(HwModeRegister1_reg_reg_c_10_n_0));
  FDCE HwModeRegister1_reg_reg_c_2
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_c_1_n_0),
        .Q(HwModeRegister1_reg_reg_c_2_n_0));
  FDCE HwModeRegister1_reg_reg_c_3
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_c_2_n_0),
        .Q(HwModeRegister1_reg_reg_c_3_n_0));
  FDCE HwModeRegister1_reg_reg_c_4
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_c_3_n_0),
        .Q(HwModeRegister1_reg_reg_c_4_n_0));
  FDCE HwModeRegister1_reg_reg_c_5
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_c_4_n_0),
        .Q(HwModeRegister1_reg_reg_c_5_n_0));
  FDCE HwModeRegister1_reg_reg_c_6
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_c_5_n_0),
        .Q(HwModeRegister1_reg_reg_c_6_n_0));
  FDCE HwModeRegister1_reg_reg_c_7
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_c_6_n_0),
        .Q(HwModeRegister1_reg_reg_c_7_n_0));
  FDCE HwModeRegister1_reg_reg_c_8
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_c_7_n_0),
        .Q(HwModeRegister1_reg_reg_c_8_n_0));
  FDCE HwModeRegister1_reg_reg_c_9
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_c_8_n_0),
        .Q(HwModeRegister1_reg_reg_c_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h8)) 
    HwModeRegister1_reg_reg_gate
       (.I0(\HwModeRegister1_reg_reg[11][7]_HwModeRegister1_reg_reg_c_10_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_10_n_0),
        .O(HwModeRegister1_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h8)) 
    HwModeRegister1_reg_reg_gate__0
       (.I0(\HwModeRegister1_reg_reg[11][6]_HwModeRegister1_reg_reg_c_10_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_10_n_0),
        .O(HwModeRegister1_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h8)) 
    HwModeRegister1_reg_reg_gate__1
       (.I0(\HwModeRegister1_reg_reg[11][5]_HwModeRegister1_reg_reg_c_10_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_10_n_0),
        .O(HwModeRegister1_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h8)) 
    HwModeRegister1_reg_reg_gate__2
       (.I0(\HwModeRegister1_reg_reg[11][4]_HwModeRegister1_reg_reg_c_10_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_10_n_0),
        .O(HwModeRegister1_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h8)) 
    HwModeRegister1_reg_reg_gate__3
       (.I0(\HwModeRegister1_reg_reg[11][3]_HwModeRegister1_reg_reg_c_10_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_10_n_0),
        .O(HwModeRegister1_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h8)) 
    HwModeRegister1_reg_reg_gate__4
       (.I0(\HwModeRegister1_reg_reg[11][2]_HwModeRegister1_reg_reg_c_10_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_10_n_0),
        .O(HwModeRegister1_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h8)) 
    HwModeRegister1_reg_reg_gate__5
       (.I0(\HwModeRegister1_reg_reg[11][1]_HwModeRegister1_reg_reg_c_10_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_10_n_0),
        .O(HwModeRegister1_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h8)) 
    HwModeRegister1_reg_reg_gate__6
       (.I0(\HwModeRegister1_reg_reg[11][0]_HwModeRegister1_reg_reg_c_10_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_10_n_0),
        .O(HwModeRegister1_reg_reg_gate__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][19]_i_2 
       (.I0(Gain_out1__2_n_103),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][19]_i_3 
       (.I0(Gain_out1__2_n_104),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][19]_i_4 
       (.I0(Gain_out1__2_n_105),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \HwModeRegister_reg[1][19]_i_5 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_103),
        .I2(\HwModeRegister_reg_reg_n_0_[0][2] ),
        .O(\HwModeRegister_reg[1][19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \HwModeRegister_reg[1][19]_i_6 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_104),
        .I2(\HwModeRegister_reg_reg_n_0_[0][1] ),
        .O(\HwModeRegister_reg[1][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \HwModeRegister_reg[1][19]_i_7 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_105),
        .I2(\HwModeRegister_reg_reg_n_0_[0][0] ),
        .O(\HwModeRegister_reg[1][19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][23]_i_2 
       (.I0(Gain_out1__2_n_99),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][23]_i_3 
       (.I0(Gain_out1__2_n_100),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][23]_i_4 
       (.I0(Gain_out1__2_n_101),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][23]_i_5 
       (.I0(Gain_out1__2_n_102),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \HwModeRegister_reg[1][23]_i_6 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_99),
        .I2(\HwModeRegister_reg_reg_n_0_[0][6] ),
        .O(\HwModeRegister_reg[1][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \HwModeRegister_reg[1][23]_i_7 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_100),
        .I2(\HwModeRegister_reg_reg_n_0_[0][5] ),
        .O(\HwModeRegister_reg[1][23]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \HwModeRegister_reg[1][23]_i_8 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_101),
        .I2(\HwModeRegister_reg_reg_n_0_[0][4] ),
        .O(\HwModeRegister_reg[1][23]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \HwModeRegister_reg[1][23]_i_9 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_102),
        .I2(\HwModeRegister_reg_reg_n_0_[0][3] ),
        .O(\HwModeRegister_reg[1][23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][27]_i_2 
       (.I0(Gain_out1__2_n_95),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][27]_i_3 
       (.I0(Gain_out1__2_n_96),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][27]_i_4 
       (.I0(Gain_out1__2_n_97),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][27]_i_5 
       (.I0(Gain_out1__2_n_98),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \HwModeRegister_reg[1][27]_i_6 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_95),
        .I2(\HwModeRegister_reg_reg_n_0_[0][10] ),
        .O(\HwModeRegister_reg[1][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \HwModeRegister_reg[1][27]_i_7 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_96),
        .I2(\HwModeRegister_reg_reg_n_0_[0][9] ),
        .O(\HwModeRegister_reg[1][27]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \HwModeRegister_reg[1][27]_i_8 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_97),
        .I2(\HwModeRegister_reg_reg_n_0_[0][8] ),
        .O(\HwModeRegister_reg[1][27]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \HwModeRegister_reg[1][27]_i_9 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_98),
        .I2(\HwModeRegister_reg_reg_n_0_[0][7] ),
        .O(\HwModeRegister_reg[1][27]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][31]_i_2 
       (.I0(Gain_out1__2_n_91),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][31]_i_3 
       (.I0(Gain_out1__2_n_92),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][31]_i_4 
       (.I0(Gain_out1__2_n_93),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][31]_i_5 
       (.I0(Gain_out1__2_n_94),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \HwModeRegister_reg[1][31]_i_6 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_91),
        .I2(\HwModeRegister_reg_reg_n_0_[0][14] ),
        .O(\HwModeRegister_reg[1][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \HwModeRegister_reg[1][31]_i_7 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_92),
        .I2(\HwModeRegister_reg_reg_n_0_[0][13] ),
        .O(\HwModeRegister_reg[1][31]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \HwModeRegister_reg[1][31]_i_8 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_93),
        .I2(\HwModeRegister_reg_reg_n_0_[0][12] ),
        .O(\HwModeRegister_reg[1][31]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \HwModeRegister_reg[1][31]_i_9 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_94),
        .I2(\HwModeRegister_reg_reg_n_0_[0][11] ),
        .O(\HwModeRegister_reg[1][31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][35]_i_2 
       (.I0(Gain_out1__2_n_87),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][35]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][35]_i_3 
       (.I0(Gain_out1__2_n_88),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][35]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][35]_i_4 
       (.I0(Gain_out1__2_n_89),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][35]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][35]_i_5 
       (.I0(Gain_out1__2_n_90),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][35]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \HwModeRegister_reg[1][35]_i_6 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_87),
        .I2(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I3(Gain_out1__0_n_104),
        .O(\HwModeRegister_reg[1][35]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \HwModeRegister_reg[1][35]_i_7 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_88),
        .I2(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I3(Gain_out1__0_n_105),
        .O(\HwModeRegister_reg[1][35]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \HwModeRegister_reg[1][35]_i_8 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_89),
        .I2(\HwModeRegister_reg_reg_n_0_[0][16] ),
        .O(\HwModeRegister_reg[1][35]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \HwModeRegister_reg[1][35]_i_9 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_90),
        .I2(\HwModeRegister_reg_reg_n_0_[0][15] ),
        .O(\HwModeRegister_reg[1][35]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][39]_i_2 
       (.I0(Gain_out1__2_n_83),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][39]_i_3 
       (.I0(Gain_out1__2_n_84),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][39]_i_4 
       (.I0(Gain_out1__2_n_85),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][39]_i_5 
       (.I0(Gain_out1__2_n_86),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][39]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \HwModeRegister_reg[1][39]_i_6 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_83),
        .I2(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I3(Gain_out1__0_n_100),
        .O(\HwModeRegister_reg[1][39]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \HwModeRegister_reg[1][39]_i_7 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_84),
        .I2(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I3(Gain_out1__0_n_101),
        .O(\HwModeRegister_reg[1][39]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \HwModeRegister_reg[1][39]_i_8 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_85),
        .I2(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I3(Gain_out1__0_n_102),
        .O(\HwModeRegister_reg[1][39]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \HwModeRegister_reg[1][39]_i_9 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_86),
        .I2(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I3(Gain_out1__0_n_103),
        .O(\HwModeRegister_reg[1][39]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][43]_i_2 
       (.I0(Gain_out1__2_n_79),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][43]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][43]_i_3 
       (.I0(Gain_out1__2_n_80),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][43]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][43]_i_4 
       (.I0(Gain_out1__2_n_81),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][43]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][43]_i_5 
       (.I0(Gain_out1__2_n_82),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][43]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \HwModeRegister_reg[1][43]_i_6 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_79),
        .I2(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I3(Gain_out1__0_n_96),
        .O(\HwModeRegister_reg[1][43]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \HwModeRegister_reg[1][43]_i_7 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_80),
        .I2(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I3(Gain_out1__0_n_97),
        .O(\HwModeRegister_reg[1][43]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \HwModeRegister_reg[1][43]_i_8 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_81),
        .I2(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I3(Gain_out1__0_n_98),
        .O(\HwModeRegister_reg[1][43]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \HwModeRegister_reg[1][43]_i_9 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_82),
        .I2(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I3(Gain_out1__0_n_99),
        .O(\HwModeRegister_reg[1][43]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][47]_i_2 
       (.I0(Gain_out1__2_n_75),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][47]_i_3 
       (.I0(Gain_out1__2_n_76),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][47]_i_4 
       (.I0(Gain_out1__2_n_77),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][47]_i_5 
       (.I0(Gain_out1__2_n_78),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][47]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \HwModeRegister_reg[1][47]_i_6 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_75),
        .I2(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I3(Gain_out1__0_n_92),
        .O(\HwModeRegister_reg[1][47]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \HwModeRegister_reg[1][47]_i_7 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_76),
        .I2(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I3(Gain_out1__0_n_93),
        .O(\HwModeRegister_reg[1][47]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \HwModeRegister_reg[1][47]_i_8 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_77),
        .I2(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I3(Gain_out1__0_n_94),
        .O(\HwModeRegister_reg[1][47]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \HwModeRegister_reg[1][47]_i_9 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_78),
        .I2(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I3(Gain_out1__0_n_95),
        .O(\HwModeRegister_reg[1][47]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][51]_i_2 
       (.I0(Gain_out1__2_n_71),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][51]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][51]_i_3 
       (.I0(Gain_out1__2_n_72),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][51]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][51]_i_4 
       (.I0(Gain_out1__2_n_73),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][51]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][51]_i_5 
       (.I0(Gain_out1__2_n_74),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][51]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \HwModeRegister_reg[1][51]_i_6 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_71),
        .I2(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I3(Gain_out1__0_n_88),
        .O(\HwModeRegister_reg[1][51]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \HwModeRegister_reg[1][51]_i_7 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_72),
        .I2(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I3(Gain_out1__0_n_89),
        .O(\HwModeRegister_reg[1][51]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \HwModeRegister_reg[1][51]_i_8 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_73),
        .I2(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I3(Gain_out1__0_n_90),
        .O(\HwModeRegister_reg[1][51]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \HwModeRegister_reg[1][51]_i_9 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_74),
        .I2(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I3(Gain_out1__0_n_91),
        .O(\HwModeRegister_reg[1][51]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][55]_i_2 
       (.I0(Gain_out1__2_n_67),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][55]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][55]_i_3 
       (.I0(Gain_out1__2_n_68),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][55]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][55]_i_4 
       (.I0(Gain_out1__2_n_69),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][55]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][55]_i_5 
       (.I0(Gain_out1__2_n_70),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][55]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \HwModeRegister_reg[1][55]_i_6 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_67),
        .I2(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I3(Gain_out1__0_n_84),
        .O(\HwModeRegister_reg[1][55]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \HwModeRegister_reg[1][55]_i_7 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_68),
        .I2(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I3(Gain_out1__0_n_85),
        .O(\HwModeRegister_reg[1][55]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \HwModeRegister_reg[1][55]_i_8 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_69),
        .I2(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I3(Gain_out1__0_n_86),
        .O(\HwModeRegister_reg[1][55]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \HwModeRegister_reg[1][55]_i_9 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_70),
        .I2(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I3(Gain_out1__0_n_87),
        .O(\HwModeRegister_reg[1][55]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][59]_i_2 
       (.I0(Gain_out1__2_n_63),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][59]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][59]_i_3 
       (.I0(Gain_out1__2_n_64),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][59]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][59]_i_4 
       (.I0(Gain_out1__2_n_65),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][59]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][59]_i_5 
       (.I0(Gain_out1__2_n_66),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][59]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \HwModeRegister_reg[1][59]_i_6 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_63),
        .I2(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I3(Gain_out1__0_n_80),
        .O(\HwModeRegister_reg[1][59]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \HwModeRegister_reg[1][59]_i_7 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_64),
        .I2(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I3(Gain_out1__0_n_81),
        .O(\HwModeRegister_reg[1][59]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \HwModeRegister_reg[1][59]_i_8 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_65),
        .I2(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I3(Gain_out1__0_n_82),
        .O(\HwModeRegister_reg[1][59]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \HwModeRegister_reg[1][59]_i_9 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_66),
        .I2(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I3(Gain_out1__0_n_83),
        .O(\HwModeRegister_reg[1][59]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][63]_i_2 
       (.I0(Gain_out1__2_n_59),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][63]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][63]_i_3 
       (.I0(Gain_out1__2_n_60),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][63]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][63]_i_4 
       (.I0(Gain_out1__2_n_61),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][63]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][63]_i_5 
       (.I0(Gain_out1__2_n_62),
        .I1(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .O(\HwModeRegister_reg[1][63]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \HwModeRegister_reg[1][63]_i_6 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_59),
        .I2(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I3(Gain_out1__0_n_76),
        .O(\HwModeRegister_reg[1][63]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \HwModeRegister_reg[1][63]_i_7 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_60),
        .I2(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I3(Gain_out1__0_n_77),
        .O(\HwModeRegister_reg[1][63]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \HwModeRegister_reg[1][63]_i_8 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_61),
        .I2(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I3(Gain_out1__0_n_78),
        .O(\HwModeRegister_reg[1][63]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \HwModeRegister_reg[1][63]_i_9 
       (.I0(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I1(Gain_out1__2_n_62),
        .I2(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I3(Gain_out1__0_n_79),
        .O(\HwModeRegister_reg[1][63]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][67]_i_2 
       (.I0(Gain_out1__0_n_73),
        .I1(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .O(\HwModeRegister_reg[1][67]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][67]_i_3 
       (.I0(Gain_out1__0_n_74),
        .I1(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .O(\HwModeRegister_reg[1][67]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][67]_i_4 
       (.I0(Gain_out1__0_n_75),
        .I1(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .O(\HwModeRegister_reg[1][67]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \HwModeRegister_reg[1][67]_i_5 
       (.I0(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I1(Gain_out1__0_n_75),
        .O(\HwModeRegister_reg[1][67]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB7)) 
    \HwModeRegister_reg[1][67]_i_6 
       (.I0(Gain_out1__0_n_73),
        .I1(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I2(Gain_out1__0_n_72),
        .O(\HwModeRegister_reg[1][67]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB7)) 
    \HwModeRegister_reg[1][67]_i_7 
       (.I0(Gain_out1__0_n_74),
        .I1(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I2(Gain_out1__0_n_73),
        .O(\HwModeRegister_reg[1][67]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB7)) 
    \HwModeRegister_reg[1][67]_i_8 
       (.I0(Gain_out1__0_n_75),
        .I1(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I2(Gain_out1__0_n_74),
        .O(\HwModeRegister_reg[1][67]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \HwModeRegister_reg[1][67]_i_9 
       (.I0(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I1(Gain_out1__0_n_75),
        .I2(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ),
        .I3(Gain_out1__2_n_58),
        .O(\HwModeRegister_reg[1][67]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \HwModeRegister_reg[1][69]_i_2 
       (.I0(Gain_out1__0_n_72),
        .I1(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .O(\HwModeRegister_reg[1][69]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB7)) 
    \HwModeRegister_reg[1][69]_i_3 
       (.I0(Gain_out1__0_n_71),
        .I1(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I2(Gain_out1__0_n_70),
        .O(\HwModeRegister_reg[1][69]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB7)) 
    \HwModeRegister_reg[1][69]_i_4 
       (.I0(Gain_out1__0_n_72),
        .I1(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ),
        .I2(Gain_out1__0_n_71),
        .O(\HwModeRegister_reg[1][69]_i_4_n_0 ));
  FDCE \HwModeRegister_reg_reg[0][0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain_out1_n_105),
        .Q(\HwModeRegister_reg_reg_n_0_[0][0] ));
  FDCE \HwModeRegister_reg_reg[0][0]__1 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain_out1__1_n_105),
        .Q(\HwModeRegister_reg_reg[0][0]__1_n_0 ));
  FDCE \HwModeRegister_reg_reg[0][10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain_out1_n_95),
        .Q(\HwModeRegister_reg_reg_n_0_[0][10] ));
  FDCE \HwModeRegister_reg_reg[0][10]__1 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain_out1__1_n_95),
        .Q(\HwModeRegister_reg_reg[0][10]__1_n_0 ));
  FDCE \HwModeRegister_reg_reg[0][11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain_out1_n_94),
        .Q(\HwModeRegister_reg_reg_n_0_[0][11] ));
  FDCE \HwModeRegister_reg_reg[0][11]__1 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain_out1__1_n_94),
        .Q(\HwModeRegister_reg_reg[0][11]__1_n_0 ));
  FDCE \HwModeRegister_reg_reg[0][12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain_out1_n_93),
        .Q(\HwModeRegister_reg_reg_n_0_[0][12] ));
  FDCE \HwModeRegister_reg_reg[0][12]__1 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain_out1__1_n_93),
        .Q(\HwModeRegister_reg_reg[0][12]__1_n_0 ));
  FDCE \HwModeRegister_reg_reg[0][13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain_out1_n_92),
        .Q(\HwModeRegister_reg_reg_n_0_[0][13] ));
  FDCE \HwModeRegister_reg_reg[0][13]__1 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain_out1__1_n_92),
        .Q(\HwModeRegister_reg_reg[0][13]__1_n_0 ));
  FDCE \HwModeRegister_reg_reg[0][14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain_out1_n_91),
        .Q(\HwModeRegister_reg_reg_n_0_[0][14] ));
  FDCE \HwModeRegister_reg_reg[0][14]__1 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain_out1__1_n_91),
        .Q(\HwModeRegister_reg_reg[0][14]__1_n_0 ));
  FDCE \HwModeRegister_reg_reg[0][15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain_out1_n_90),
        .Q(\HwModeRegister_reg_reg_n_0_[0][15] ));
  FDCE \HwModeRegister_reg_reg[0][15]__1 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain_out1__1_n_90),
        .Q(\HwModeRegister_reg_reg[0][15]__1_n_0 ));
  FDCE \HwModeRegister_reg_reg[0][16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain_out1_n_89),
        .Q(\HwModeRegister_reg_reg_n_0_[0][16] ));
  FDCE \HwModeRegister_reg_reg[0][16]__1 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain_out1__1_n_89),
        .Q(\HwModeRegister_reg_reg[0][16]__1_n_0 ));
  FDCE \HwModeRegister_reg_reg[0][1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain_out1_n_104),
        .Q(\HwModeRegister_reg_reg_n_0_[0][1] ));
  FDCE \HwModeRegister_reg_reg[0][1]__1 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain_out1__1_n_104),
        .Q(\HwModeRegister_reg_reg[0][1]__1_n_0 ));
  FDCE \HwModeRegister_reg_reg[0][2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain_out1_n_103),
        .Q(\HwModeRegister_reg_reg_n_0_[0][2] ));
  FDCE \HwModeRegister_reg_reg[0][2]__1 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain_out1__1_n_103),
        .Q(\HwModeRegister_reg_reg[0][2]__1_n_0 ));
  FDCE \HwModeRegister_reg_reg[0][3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain_out1_n_102),
        .Q(\HwModeRegister_reg_reg_n_0_[0][3] ));
  FDCE \HwModeRegister_reg_reg[0][3]__1 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain_out1__1_n_102),
        .Q(\HwModeRegister_reg_reg[0][3]__1_n_0 ));
  FDCE \HwModeRegister_reg_reg[0][4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain_out1_n_101),
        .Q(\HwModeRegister_reg_reg_n_0_[0][4] ));
  FDCE \HwModeRegister_reg_reg[0][4]__1 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain_out1__1_n_101),
        .Q(\HwModeRegister_reg_reg[0][4]__1_n_0 ));
  FDCE \HwModeRegister_reg_reg[0][5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain_out1_n_100),
        .Q(\HwModeRegister_reg_reg_n_0_[0][5] ));
  FDCE \HwModeRegister_reg_reg[0][5]__1 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain_out1__1_n_100),
        .Q(\HwModeRegister_reg_reg[0][5]__1_n_0 ));
  FDCE \HwModeRegister_reg_reg[0][6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain_out1_n_99),
        .Q(\HwModeRegister_reg_reg_n_0_[0][6] ));
  FDCE \HwModeRegister_reg_reg[0][6]__1 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain_out1__1_n_99),
        .Q(\HwModeRegister_reg_reg[0][6]__1_n_0 ));
  FDCE \HwModeRegister_reg_reg[0][7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain_out1_n_98),
        .Q(\HwModeRegister_reg_reg_n_0_[0][7] ));
  FDCE \HwModeRegister_reg_reg[0][7]__1 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain_out1__1_n_98),
        .Q(\HwModeRegister_reg_reg[0][7]__1_n_0 ));
  FDCE \HwModeRegister_reg_reg[0][8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain_out1_n_97),
        .Q(\HwModeRegister_reg_reg_n_0_[0][8] ));
  FDCE \HwModeRegister_reg_reg[0][8]__1 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain_out1__1_n_97),
        .Q(\HwModeRegister_reg_reg[0][8]__1_n_0 ));
  FDCE \HwModeRegister_reg_reg[0][9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain_out1_n_96),
        .Q(\HwModeRegister_reg_reg_n_0_[0][9] ));
  FDCE \HwModeRegister_reg_reg[0][9]__1 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Gain_out1__1_n_96),
        .Q(\HwModeRegister_reg_reg[0][9]__1_n_0 ));
  FDCE \HwModeRegister_reg_reg[1][0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0][0]__1_n_0 ),
        .Q(\HwModeRegister_reg_reg[1]__0 [0]));
  FDCE \HwModeRegister_reg_reg[1][10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0][10]__1_n_0 ),
        .Q(\HwModeRegister_reg_reg[1]__0 [10]));
  FDCE \HwModeRegister_reg_reg[1][11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0][11]__1_n_0 ),
        .Q(\HwModeRegister_reg_reg[1]__0 [11]));
  FDCE \HwModeRegister_reg_reg[1][12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0][12]__1_n_0 ),
        .Q(\HwModeRegister_reg_reg[1]__0 [12]));
  FDCE \HwModeRegister_reg_reg[1][13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0][13]__1_n_0 ),
        .Q(\HwModeRegister_reg_reg[1]__0 [13]));
  FDCE \HwModeRegister_reg_reg[1][14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0][14]__1_n_0 ),
        .Q(\HwModeRegister_reg_reg[1]__0 [14]));
  FDCE \HwModeRegister_reg_reg[1][15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0][15]__1_n_0 ),
        .Q(\HwModeRegister_reg_reg[1]__0 [15]));
  FDCE \HwModeRegister_reg_reg[1][16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [16]),
        .Q(\HwModeRegister_reg_reg[1]__0 [16]));
  FDCE \HwModeRegister_reg_reg[1][17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [17]),
        .Q(\HwModeRegister_reg_reg[1]__0 [17]));
  FDCE \HwModeRegister_reg_reg[1][18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [18]),
        .Q(\HwModeRegister_reg_reg[1]__0 [18]));
  FDCE \HwModeRegister_reg_reg[1][19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [19]),
        .Q(\HwModeRegister_reg_reg[1]__0 [19]));
  CARRY4 \HwModeRegister_reg_reg[1][19]_i_1 
       (.CI(1'b0),
        .CO({\HwModeRegister_reg_reg[1][19]_i_1_n_0 ,\HwModeRegister_reg_reg[1][19]_i_1_n_1 ,\HwModeRegister_reg_reg[1][19]_i_1_n_2 ,\HwModeRegister_reg_reg[1][19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\HwModeRegister_reg[1][19]_i_2_n_0 ,\HwModeRegister_reg[1][19]_i_3_n_0 ,\HwModeRegister_reg[1][19]_i_4_n_0 ,1'b0}),
        .O(\HwModeRegister_reg_reg[0]__0 [19:16]),
        .S({\HwModeRegister_reg[1][19]_i_5_n_0 ,\HwModeRegister_reg[1][19]_i_6_n_0 ,\HwModeRegister_reg[1][19]_i_7_n_0 ,\HwModeRegister_reg_reg[0][16]__1_n_0 }));
  FDCE \HwModeRegister_reg_reg[1][1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0][1]__1_n_0 ),
        .Q(\HwModeRegister_reg_reg[1]__0 [1]));
  FDCE \HwModeRegister_reg_reg[1][20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [20]),
        .Q(\HwModeRegister_reg_reg[1]__0 [20]));
  FDCE \HwModeRegister_reg_reg[1][21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [21]),
        .Q(\HwModeRegister_reg_reg[1]__0 [21]));
  FDCE \HwModeRegister_reg_reg[1][22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [22]),
        .Q(\HwModeRegister_reg_reg[1]__0 [22]));
  FDCE \HwModeRegister_reg_reg[1][23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [23]),
        .Q(\HwModeRegister_reg_reg[1]__0 [23]));
  CARRY4 \HwModeRegister_reg_reg[1][23]_i_1 
       (.CI(\HwModeRegister_reg_reg[1][19]_i_1_n_0 ),
        .CO({\HwModeRegister_reg_reg[1][23]_i_1_n_0 ,\HwModeRegister_reg_reg[1][23]_i_1_n_1 ,\HwModeRegister_reg_reg[1][23]_i_1_n_2 ,\HwModeRegister_reg_reg[1][23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\HwModeRegister_reg[1][23]_i_2_n_0 ,\HwModeRegister_reg[1][23]_i_3_n_0 ,\HwModeRegister_reg[1][23]_i_4_n_0 ,\HwModeRegister_reg[1][23]_i_5_n_0 }),
        .O(\HwModeRegister_reg_reg[0]__0 [23:20]),
        .S({\HwModeRegister_reg[1][23]_i_6_n_0 ,\HwModeRegister_reg[1][23]_i_7_n_0 ,\HwModeRegister_reg[1][23]_i_8_n_0 ,\HwModeRegister_reg[1][23]_i_9_n_0 }));
  FDCE \HwModeRegister_reg_reg[1][24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [24]),
        .Q(\HwModeRegister_reg_reg[1]__0 [24]));
  FDCE \HwModeRegister_reg_reg[1][25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [25]),
        .Q(\HwModeRegister_reg_reg[1]__0 [25]));
  FDCE \HwModeRegister_reg_reg[1][26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [26]),
        .Q(\HwModeRegister_reg_reg[1]__0 [26]));
  FDCE \HwModeRegister_reg_reg[1][27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [27]),
        .Q(\HwModeRegister_reg_reg[1]__0 [27]));
  CARRY4 \HwModeRegister_reg_reg[1][27]_i_1 
       (.CI(\HwModeRegister_reg_reg[1][23]_i_1_n_0 ),
        .CO({\HwModeRegister_reg_reg[1][27]_i_1_n_0 ,\HwModeRegister_reg_reg[1][27]_i_1_n_1 ,\HwModeRegister_reg_reg[1][27]_i_1_n_2 ,\HwModeRegister_reg_reg[1][27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\HwModeRegister_reg[1][27]_i_2_n_0 ,\HwModeRegister_reg[1][27]_i_3_n_0 ,\HwModeRegister_reg[1][27]_i_4_n_0 ,\HwModeRegister_reg[1][27]_i_5_n_0 }),
        .O(\HwModeRegister_reg_reg[0]__0 [27:24]),
        .S({\HwModeRegister_reg[1][27]_i_6_n_0 ,\HwModeRegister_reg[1][27]_i_7_n_0 ,\HwModeRegister_reg[1][27]_i_8_n_0 ,\HwModeRegister_reg[1][27]_i_9_n_0 }));
  FDCE \HwModeRegister_reg_reg[1][28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [28]),
        .Q(\HwModeRegister_reg_reg[1]__0 [28]));
  FDCE \HwModeRegister_reg_reg[1][29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [29]),
        .Q(\HwModeRegister_reg_reg[1]__0 [29]));
  FDCE \HwModeRegister_reg_reg[1][2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0][2]__1_n_0 ),
        .Q(\HwModeRegister_reg_reg[1]__0 [2]));
  FDCE \HwModeRegister_reg_reg[1][30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [30]),
        .Q(\HwModeRegister_reg_reg[1]__0 [30]));
  FDCE \HwModeRegister_reg_reg[1][31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [31]),
        .Q(\HwModeRegister_reg_reg[1]__0 [31]));
  CARRY4 \HwModeRegister_reg_reg[1][31]_i_1 
       (.CI(\HwModeRegister_reg_reg[1][27]_i_1_n_0 ),
        .CO({\HwModeRegister_reg_reg[1][31]_i_1_n_0 ,\HwModeRegister_reg_reg[1][31]_i_1_n_1 ,\HwModeRegister_reg_reg[1][31]_i_1_n_2 ,\HwModeRegister_reg_reg[1][31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\HwModeRegister_reg[1][31]_i_2_n_0 ,\HwModeRegister_reg[1][31]_i_3_n_0 ,\HwModeRegister_reg[1][31]_i_4_n_0 ,\HwModeRegister_reg[1][31]_i_5_n_0 }),
        .O(\HwModeRegister_reg_reg[0]__0 [31:28]),
        .S({\HwModeRegister_reg[1][31]_i_6_n_0 ,\HwModeRegister_reg[1][31]_i_7_n_0 ,\HwModeRegister_reg[1][31]_i_8_n_0 ,\HwModeRegister_reg[1][31]_i_9_n_0 }));
  FDCE \HwModeRegister_reg_reg[1][32] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [32]),
        .Q(\HwModeRegister_reg_reg[1]__0 [32]));
  FDCE \HwModeRegister_reg_reg[1][33] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [33]),
        .Q(\HwModeRegister_reg_reg[1]__0 [33]));
  FDCE \HwModeRegister_reg_reg[1][34] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [34]),
        .Q(\HwModeRegister_reg_reg[1]__0 [34]));
  FDCE \HwModeRegister_reg_reg[1][35] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [35]),
        .Q(\HwModeRegister_reg_reg[1]__0 [35]));
  CARRY4 \HwModeRegister_reg_reg[1][35]_i_1 
       (.CI(\HwModeRegister_reg_reg[1][31]_i_1_n_0 ),
        .CO({\HwModeRegister_reg_reg[1][35]_i_1_n_0 ,\HwModeRegister_reg_reg[1][35]_i_1_n_1 ,\HwModeRegister_reg_reg[1][35]_i_1_n_2 ,\HwModeRegister_reg_reg[1][35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\HwModeRegister_reg[1][35]_i_2_n_0 ,\HwModeRegister_reg[1][35]_i_3_n_0 ,\HwModeRegister_reg[1][35]_i_4_n_0 ,\HwModeRegister_reg[1][35]_i_5_n_0 }),
        .O(\HwModeRegister_reg_reg[0]__0 [35:32]),
        .S({\HwModeRegister_reg[1][35]_i_6_n_0 ,\HwModeRegister_reg[1][35]_i_7_n_0 ,\HwModeRegister_reg[1][35]_i_8_n_0 ,\HwModeRegister_reg[1][35]_i_9_n_0 }));
  FDCE \HwModeRegister_reg_reg[1][36] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [36]),
        .Q(\HwModeRegister_reg_reg[1]__0 [36]));
  FDCE \HwModeRegister_reg_reg[1][37] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [37]),
        .Q(\HwModeRegister_reg_reg[1]__0 [37]));
  FDCE \HwModeRegister_reg_reg[1][38] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [38]),
        .Q(\HwModeRegister_reg_reg[1]__0 [38]));
  FDCE \HwModeRegister_reg_reg[1][39] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [39]),
        .Q(\HwModeRegister_reg_reg[1]__0 [39]));
  CARRY4 \HwModeRegister_reg_reg[1][39]_i_1 
       (.CI(\HwModeRegister_reg_reg[1][35]_i_1_n_0 ),
        .CO({\HwModeRegister_reg_reg[1][39]_i_1_n_0 ,\HwModeRegister_reg_reg[1][39]_i_1_n_1 ,\HwModeRegister_reg_reg[1][39]_i_1_n_2 ,\HwModeRegister_reg_reg[1][39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\HwModeRegister_reg[1][39]_i_2_n_0 ,\HwModeRegister_reg[1][39]_i_3_n_0 ,\HwModeRegister_reg[1][39]_i_4_n_0 ,\HwModeRegister_reg[1][39]_i_5_n_0 }),
        .O(\HwModeRegister_reg_reg[0]__0 [39:36]),
        .S({\HwModeRegister_reg[1][39]_i_6_n_0 ,\HwModeRegister_reg[1][39]_i_7_n_0 ,\HwModeRegister_reg[1][39]_i_8_n_0 ,\HwModeRegister_reg[1][39]_i_9_n_0 }));
  FDCE \HwModeRegister_reg_reg[1][3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0][3]__1_n_0 ),
        .Q(\HwModeRegister_reg_reg[1]__0 [3]));
  FDCE \HwModeRegister_reg_reg[1][40] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [40]),
        .Q(\HwModeRegister_reg_reg[1]__0 [40]));
  FDCE \HwModeRegister_reg_reg[1][41] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [41]),
        .Q(\HwModeRegister_reg_reg[1]__0 [41]));
  FDCE \HwModeRegister_reg_reg[1][42] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [42]),
        .Q(\HwModeRegister_reg_reg[1]__0 [42]));
  FDCE \HwModeRegister_reg_reg[1][43] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [43]),
        .Q(\HwModeRegister_reg_reg[1]__0 [43]));
  CARRY4 \HwModeRegister_reg_reg[1][43]_i_1 
       (.CI(\HwModeRegister_reg_reg[1][39]_i_1_n_0 ),
        .CO({\HwModeRegister_reg_reg[1][43]_i_1_n_0 ,\HwModeRegister_reg_reg[1][43]_i_1_n_1 ,\HwModeRegister_reg_reg[1][43]_i_1_n_2 ,\HwModeRegister_reg_reg[1][43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\HwModeRegister_reg[1][43]_i_2_n_0 ,\HwModeRegister_reg[1][43]_i_3_n_0 ,\HwModeRegister_reg[1][43]_i_4_n_0 ,\HwModeRegister_reg[1][43]_i_5_n_0 }),
        .O(\HwModeRegister_reg_reg[0]__0 [43:40]),
        .S({\HwModeRegister_reg[1][43]_i_6_n_0 ,\HwModeRegister_reg[1][43]_i_7_n_0 ,\HwModeRegister_reg[1][43]_i_8_n_0 ,\HwModeRegister_reg[1][43]_i_9_n_0 }));
  FDCE \HwModeRegister_reg_reg[1][44] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [44]),
        .Q(\HwModeRegister_reg_reg[1]__0 [44]));
  FDCE \HwModeRegister_reg_reg[1][45] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [45]),
        .Q(\HwModeRegister_reg_reg[1]__0 [45]));
  FDCE \HwModeRegister_reg_reg[1][46] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [46]),
        .Q(\HwModeRegister_reg_reg[1]__0 [46]));
  FDCE \HwModeRegister_reg_reg[1][47] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [47]),
        .Q(\HwModeRegister_reg_reg[1]__0 [47]));
  CARRY4 \HwModeRegister_reg_reg[1][47]_i_1 
       (.CI(\HwModeRegister_reg_reg[1][43]_i_1_n_0 ),
        .CO({\HwModeRegister_reg_reg[1][47]_i_1_n_0 ,\HwModeRegister_reg_reg[1][47]_i_1_n_1 ,\HwModeRegister_reg_reg[1][47]_i_1_n_2 ,\HwModeRegister_reg_reg[1][47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\HwModeRegister_reg[1][47]_i_2_n_0 ,\HwModeRegister_reg[1][47]_i_3_n_0 ,\HwModeRegister_reg[1][47]_i_4_n_0 ,\HwModeRegister_reg[1][47]_i_5_n_0 }),
        .O(\HwModeRegister_reg_reg[0]__0 [47:44]),
        .S({\HwModeRegister_reg[1][47]_i_6_n_0 ,\HwModeRegister_reg[1][47]_i_7_n_0 ,\HwModeRegister_reg[1][47]_i_8_n_0 ,\HwModeRegister_reg[1][47]_i_9_n_0 }));
  FDCE \HwModeRegister_reg_reg[1][48] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [48]),
        .Q(\HwModeRegister_reg_reg[1]__0 [48]));
  FDCE \HwModeRegister_reg_reg[1][49] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [49]),
        .Q(\HwModeRegister_reg_reg[1]__0 [49]));
  FDCE \HwModeRegister_reg_reg[1][4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0][4]__1_n_0 ),
        .Q(\HwModeRegister_reg_reg[1]__0 [4]));
  FDCE \HwModeRegister_reg_reg[1][50] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [50]),
        .Q(\HwModeRegister_reg_reg[1]__0 [50]));
  FDCE \HwModeRegister_reg_reg[1][51] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [51]),
        .Q(\HwModeRegister_reg_reg[1]__0 [51]));
  CARRY4 \HwModeRegister_reg_reg[1][51]_i_1 
       (.CI(\HwModeRegister_reg_reg[1][47]_i_1_n_0 ),
        .CO({\HwModeRegister_reg_reg[1][51]_i_1_n_0 ,\HwModeRegister_reg_reg[1][51]_i_1_n_1 ,\HwModeRegister_reg_reg[1][51]_i_1_n_2 ,\HwModeRegister_reg_reg[1][51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\HwModeRegister_reg[1][51]_i_2_n_0 ,\HwModeRegister_reg[1][51]_i_3_n_0 ,\HwModeRegister_reg[1][51]_i_4_n_0 ,\HwModeRegister_reg[1][51]_i_5_n_0 }),
        .O(\HwModeRegister_reg_reg[0]__0 [51:48]),
        .S({\HwModeRegister_reg[1][51]_i_6_n_0 ,\HwModeRegister_reg[1][51]_i_7_n_0 ,\HwModeRegister_reg[1][51]_i_8_n_0 ,\HwModeRegister_reg[1][51]_i_9_n_0 }));
  FDCE \HwModeRegister_reg_reg[1][52] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [52]),
        .Q(\HwModeRegister_reg_reg[1]__0 [52]));
  FDCE \HwModeRegister_reg_reg[1][53] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [53]),
        .Q(\HwModeRegister_reg_reg[1]__0 [53]));
  FDCE \HwModeRegister_reg_reg[1][54] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [54]),
        .Q(\HwModeRegister_reg_reg[1]__0 [54]));
  FDCE \HwModeRegister_reg_reg[1][55] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [55]),
        .Q(\HwModeRegister_reg_reg[1]__0 [55]));
  CARRY4 \HwModeRegister_reg_reg[1][55]_i_1 
       (.CI(\HwModeRegister_reg_reg[1][51]_i_1_n_0 ),
        .CO({\HwModeRegister_reg_reg[1][55]_i_1_n_0 ,\HwModeRegister_reg_reg[1][55]_i_1_n_1 ,\HwModeRegister_reg_reg[1][55]_i_1_n_2 ,\HwModeRegister_reg_reg[1][55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\HwModeRegister_reg[1][55]_i_2_n_0 ,\HwModeRegister_reg[1][55]_i_3_n_0 ,\HwModeRegister_reg[1][55]_i_4_n_0 ,\HwModeRegister_reg[1][55]_i_5_n_0 }),
        .O(\HwModeRegister_reg_reg[0]__0 [55:52]),
        .S({\HwModeRegister_reg[1][55]_i_6_n_0 ,\HwModeRegister_reg[1][55]_i_7_n_0 ,\HwModeRegister_reg[1][55]_i_8_n_0 ,\HwModeRegister_reg[1][55]_i_9_n_0 }));
  FDCE \HwModeRegister_reg_reg[1][56] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [56]),
        .Q(\HwModeRegister_reg_reg[1]__0 [56]));
  FDCE \HwModeRegister_reg_reg[1][57] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [57]),
        .Q(\HwModeRegister_reg_reg[1]__0 [57]));
  FDCE \HwModeRegister_reg_reg[1][58] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [58]),
        .Q(\HwModeRegister_reg_reg[1]__0 [58]));
  FDCE \HwModeRegister_reg_reg[1][59] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [59]),
        .Q(\HwModeRegister_reg_reg[1]__0 [59]));
  CARRY4 \HwModeRegister_reg_reg[1][59]_i_1 
       (.CI(\HwModeRegister_reg_reg[1][55]_i_1_n_0 ),
        .CO({\HwModeRegister_reg_reg[1][59]_i_1_n_0 ,\HwModeRegister_reg_reg[1][59]_i_1_n_1 ,\HwModeRegister_reg_reg[1][59]_i_1_n_2 ,\HwModeRegister_reg_reg[1][59]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\HwModeRegister_reg[1][59]_i_2_n_0 ,\HwModeRegister_reg[1][59]_i_3_n_0 ,\HwModeRegister_reg[1][59]_i_4_n_0 ,\HwModeRegister_reg[1][59]_i_5_n_0 }),
        .O(\HwModeRegister_reg_reg[0]__0 [59:56]),
        .S({\HwModeRegister_reg[1][59]_i_6_n_0 ,\HwModeRegister_reg[1][59]_i_7_n_0 ,\HwModeRegister_reg[1][59]_i_8_n_0 ,\HwModeRegister_reg[1][59]_i_9_n_0 }));
  FDCE \HwModeRegister_reg_reg[1][5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0][5]__1_n_0 ),
        .Q(\HwModeRegister_reg_reg[1]__0 [5]));
  FDCE \HwModeRegister_reg_reg[1][60] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [60]),
        .Q(\HwModeRegister_reg_reg[1]__0 [60]));
  FDCE \HwModeRegister_reg_reg[1][61] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [61]),
        .Q(\HwModeRegister_reg_reg[1]__0 [61]));
  FDCE \HwModeRegister_reg_reg[1][62] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [62]),
        .Q(\HwModeRegister_reg_reg[1]__0 [62]));
  FDCE \HwModeRegister_reg_reg[1][63] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [63]),
        .Q(\HwModeRegister_reg_reg[1]__0 [63]));
  CARRY4 \HwModeRegister_reg_reg[1][63]_i_1 
       (.CI(\HwModeRegister_reg_reg[1][59]_i_1_n_0 ),
        .CO({\HwModeRegister_reg_reg[1][63]_i_1_n_0 ,\HwModeRegister_reg_reg[1][63]_i_1_n_1 ,\HwModeRegister_reg_reg[1][63]_i_1_n_2 ,\HwModeRegister_reg_reg[1][63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\HwModeRegister_reg[1][63]_i_2_n_0 ,\HwModeRegister_reg[1][63]_i_3_n_0 ,\HwModeRegister_reg[1][63]_i_4_n_0 ,\HwModeRegister_reg[1][63]_i_5_n_0 }),
        .O(\HwModeRegister_reg_reg[0]__0 [63:60]),
        .S({\HwModeRegister_reg[1][63]_i_6_n_0 ,\HwModeRegister_reg[1][63]_i_7_n_0 ,\HwModeRegister_reg[1][63]_i_8_n_0 ,\HwModeRegister_reg[1][63]_i_9_n_0 }));
  FDCE \HwModeRegister_reg_reg[1][64] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [64]),
        .Q(\HwModeRegister_reg_reg[1]__0 [64]));
  FDCE \HwModeRegister_reg_reg[1][65] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [65]),
        .Q(\HwModeRegister_reg_reg[1]__0 [65]));
  FDCE \HwModeRegister_reg_reg[1][66] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [66]),
        .Q(\HwModeRegister_reg_reg[1]__0 [66]));
  FDCE \HwModeRegister_reg_reg[1][67] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [67]),
        .Q(\HwModeRegister_reg_reg[1]__0 [67]));
  CARRY4 \HwModeRegister_reg_reg[1][67]_i_1 
       (.CI(\HwModeRegister_reg_reg[1][63]_i_1_n_0 ),
        .CO({\HwModeRegister_reg_reg[1][67]_i_1_n_0 ,\HwModeRegister_reg_reg[1][67]_i_1_n_1 ,\HwModeRegister_reg_reg[1][67]_i_1_n_2 ,\HwModeRegister_reg_reg[1][67]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\HwModeRegister_reg[1][67]_i_2_n_0 ,\HwModeRegister_reg[1][67]_i_3_n_0 ,\HwModeRegister_reg[1][67]_i_4_n_0 ,\HwModeRegister_reg[1][67]_i_5_n_0 }),
        .O(\HwModeRegister_reg_reg[0]__0 [67:64]),
        .S({\HwModeRegister_reg[1][67]_i_6_n_0 ,\HwModeRegister_reg[1][67]_i_7_n_0 ,\HwModeRegister_reg[1][67]_i_8_n_0 ,\HwModeRegister_reg[1][67]_i_9_n_0 }));
  FDCE \HwModeRegister_reg_reg[1][67]_i_10 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(\HwModeRegister_reg_reg[1][67]_i_10_n_0 ));
  FDCE \HwModeRegister_reg_reg[1][68] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [68]),
        .Q(\HwModeRegister_reg_reg[1]__0 [68]));
  FDCE \HwModeRegister_reg_reg[1][69] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0]__0 [69]),
        .Q(\HwModeRegister_reg_reg[1]__0 [69]));
  CARRY4 \HwModeRegister_reg_reg[1][69]_i_1 
       (.CI(\HwModeRegister_reg_reg[1][67]_i_1_n_0 ),
        .CO({\NLW_HwModeRegister_reg_reg[1][69]_i_1_CO_UNCONNECTED [3:1],\HwModeRegister_reg_reg[1][69]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\HwModeRegister_reg[1][69]_i_2_n_0 }),
        .O({\NLW_HwModeRegister_reg_reg[1][69]_i_1_O_UNCONNECTED [3:2],\HwModeRegister_reg_reg[0]__0 [69:68]}),
        .S({1'b0,1'b0,\HwModeRegister_reg[1][69]_i_3_n_0 ,\HwModeRegister_reg[1][69]_i_4_n_0 }));
  FDCE \HwModeRegister_reg_reg[1][69]_i_5 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(\HwModeRegister_reg_reg[1][69]_i_5_n_0 ));
  FDCE \HwModeRegister_reg_reg[1][6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0][6]__1_n_0 ),
        .Q(\HwModeRegister_reg_reg[1]__0 [6]));
  FDCE \HwModeRegister_reg_reg[1][7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0][7]__1_n_0 ),
        .Q(\HwModeRegister_reg_reg[1]__0 [7]));
  FDCE \HwModeRegister_reg_reg[1][8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0][8]__1_n_0 ),
        .Q(\HwModeRegister_reg_reg[1]__0 [8]));
  FDCE \HwModeRegister_reg_reg[1][9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\HwModeRegister_reg_reg[0][9]__1_n_0 ),
        .Q(\HwModeRegister_reg_reg[1]__0 [9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x9 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Product_mul_temp
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\HwModeRegister_reg_reg[1]__0 [50:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Product_mul_temp_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\HwModeRegister1_reg_reg[12] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Product_mul_temp_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Product_mul_temp_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Product_mul_temp_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Product_mul_temp_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Product_mul_temp_OVERFLOW_UNCONNECTED),
        .P({Product_mul_temp_n_58,Product_mul_temp_n_59,Product_mul_temp_n_60,Product_mul_temp_n_61,Product_mul_temp_n_62,Product_mul_temp_n_63,Product_mul_temp_n_64,Product_mul_temp_n_65,Product_mul_temp_n_66,Product_mul_temp_n_67,Product_mul_temp_n_68,Product_mul_temp_n_69,Product_mul_temp_n_70,Product_mul_temp_n_71,Product_mul_temp_n_72,Product_mul_temp_n_73,Product_mul_temp_n_74,Product_mul_temp_n_75,Product_mul_temp_n_76,Product_mul_temp_n_77,Product_mul_temp_n_78,Product_mul_temp_n_79,Product_mul_temp_n_80,Product_mul_temp_n_81,Product_mul_temp_n_82,Product_mul_temp_n_83,Product_mul_temp_n_84,Product_mul_temp_n_85,Product_mul_temp_n_86,Product_mul_temp_n_87,Product_mul_temp_n_88,Product_mul_temp_n_89,Product_mul_temp_n_90,Product_mul_temp_n_91,Product_mul_temp_n_92,Product_mul_temp_n_93,Product_mul_temp_n_94,Product_mul_temp_n_95,Product_mul_temp_n_96,Product_mul_temp_n_97,Product_mul_temp_n_98,Product_mul_temp_n_99,Product_mul_temp_n_100,Product_mul_temp_n_101,Product_mul_temp_n_102,Product_mul_temp_n_103,Product_mul_temp_n_104,Product_mul_temp_n_105}),
        .PATTERNBDETECT(NLW_Product_mul_temp_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Product_mul_temp_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({Product_mul_temp_n_106,Product_mul_temp_n_107,Product_mul_temp_n_108,Product_mul_temp_n_109,Product_mul_temp_n_110,Product_mul_temp_n_111,Product_mul_temp_n_112,Product_mul_temp_n_113,Product_mul_temp_n_114,Product_mul_temp_n_115,Product_mul_temp_n_116,Product_mul_temp_n_117,Product_mul_temp_n_118,Product_mul_temp_n_119,Product_mul_temp_n_120,Product_mul_temp_n_121,Product_mul_temp_n_122,Product_mul_temp_n_123,Product_mul_temp_n_124,Product_mul_temp_n_125,Product_mul_temp_n_126,Product_mul_temp_n_127,Product_mul_temp_n_128,Product_mul_temp_n_129,Product_mul_temp_n_130,Product_mul_temp_n_131,Product_mul_temp_n_132,Product_mul_temp_n_133,Product_mul_temp_n_134,Product_mul_temp_n_135,Product_mul_temp_n_136,Product_mul_temp_n_137,Product_mul_temp_n_138,Product_mul_temp_n_139,Product_mul_temp_n_140,Product_mul_temp_n_141,Product_mul_temp_n_142,Product_mul_temp_n_143,Product_mul_temp_n_144,Product_mul_temp_n_145,Product_mul_temp_n_146,Product_mul_temp_n_147,Product_mul_temp_n_148,Product_mul_temp_n_149,Product_mul_temp_n_150,Product_mul_temp_n_151,Product_mul_temp_n_152,Product_mul_temp_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Product_mul_temp_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 19x9 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Product_mul_temp__0
       (.A({\HwModeRegister_reg_reg[1]__0 [69],\HwModeRegister_reg_reg[1]__0 [69],\HwModeRegister_reg_reg[1]__0 [69],\HwModeRegister_reg_reg[1]__0 [69],\HwModeRegister_reg_reg[1]__0 [69],\HwModeRegister_reg_reg[1]__0 [69],\HwModeRegister_reg_reg[1]__0 [69],\HwModeRegister_reg_reg[1]__0 [69],\HwModeRegister_reg_reg[1]__0 [69],\HwModeRegister_reg_reg[1]__0 [69],\HwModeRegister_reg_reg[1]__0 [69],\HwModeRegister_reg_reg[1]__0 [69:51]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Product_mul_temp__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\HwModeRegister1_reg_reg[12] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Product_mul_temp__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Product_mul_temp__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Product_mul_temp__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(clk_enable),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Product_mul_temp__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Product_mul_temp__0_OVERFLOW_UNCONNECTED),
        .P({Product_mul_temp__0_n_58,Product_mul_temp__0_n_59,Product_mul_temp__0_n_60,Product_mul_temp__0_n_61,Product_mul_temp__0_n_62,Product_mul_temp__0_n_63,Product_mul_temp__0_n_64,Product_mul_temp__0_n_65,Product_mul_temp__0_n_66,Product_mul_temp__0_n_67,Product_mul_temp__0_n_68,Product_mul_temp__0_n_69,Product_mul_temp__0_n_70,Product_mul_temp__0_n_71,Product_mul_temp__0_n_72,Product_mul_temp__0_n_73,Product_mul_temp__0_n_74,Product_mul_temp__0_n_75,Product_mul_temp__0_n_76,Product_mul_temp__0_n_77,Product_mul_temp__0_n_78,Product_mul_temp__0_n_79,Product_mul_temp__0_n_80,Product_mul_temp__0_n_81,Product_mul_temp__0_n_82,Product_mul_temp__0_n_83,Product_mul_temp__0_n_84,Product_mul_temp__0_n_85,Product_mul_temp__0_n_86,Product_mul_temp__0_n_87,Product_mul_temp__0_n_88,Product_mul_temp__0_n_89,Product_mul_temp__0_n_90,Product_mul_temp__0_n_91,Product_mul_temp__0_n_92,Product_mul_temp__0_n_93,Product_mul_temp__0_n_94,Product_mul_temp__0_n_95,Product_mul_temp__0_n_96,Product_mul_temp__0_n_97,Product_mul_temp__0_n_98,Product_mul_temp__0_n_99,Product_mul_temp__0_n_100,Product_mul_temp__0_n_101,Product_mul_temp__0_n_102,Product_mul_temp__0_n_103,Product_mul_temp__0_n_104,Product_mul_temp__0_n_105}),
        .PATTERNBDETECT(NLW_Product_mul_temp__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Product_mul_temp__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({Product_mul_temp_n_106,Product_mul_temp_n_107,Product_mul_temp_n_108,Product_mul_temp_n_109,Product_mul_temp_n_110,Product_mul_temp_n_111,Product_mul_temp_n_112,Product_mul_temp_n_113,Product_mul_temp_n_114,Product_mul_temp_n_115,Product_mul_temp_n_116,Product_mul_temp_n_117,Product_mul_temp_n_118,Product_mul_temp_n_119,Product_mul_temp_n_120,Product_mul_temp_n_121,Product_mul_temp_n_122,Product_mul_temp_n_123,Product_mul_temp_n_124,Product_mul_temp_n_125,Product_mul_temp_n_126,Product_mul_temp_n_127,Product_mul_temp_n_128,Product_mul_temp_n_129,Product_mul_temp_n_130,Product_mul_temp_n_131,Product_mul_temp_n_132,Product_mul_temp_n_133,Product_mul_temp_n_134,Product_mul_temp_n_135,Product_mul_temp_n_136,Product_mul_temp_n_137,Product_mul_temp_n_138,Product_mul_temp_n_139,Product_mul_temp_n_140,Product_mul_temp_n_141,Product_mul_temp_n_142,Product_mul_temp_n_143,Product_mul_temp_n_144,Product_mul_temp_n_145,Product_mul_temp_n_146,Product_mul_temp_n_147,Product_mul_temp_n_148,Product_mul_temp_n_149,Product_mul_temp_n_150,Product_mul_temp_n_151,Product_mul_temp_n_152,Product_mul_temp_n_153}),
        .PCOUT(NLW_Product_mul_temp__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Product_mul_temp__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x9 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Product_mul_temp__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\HwModeRegister_reg_reg[1]__0 [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Product_mul_temp__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\HwModeRegister1_reg_reg[12] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Product_mul_temp__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Product_mul_temp__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Product_mul_temp__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Product_mul_temp__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Product_mul_temp__1_OVERFLOW_UNCONNECTED),
        .P({Product_mul_temp__1_n_58,Product_mul_temp__1_n_59,Product_mul_temp__1_n_60,Product_mul_temp__1_n_61,Product_mul_temp__1_n_62,Product_mul_temp__1_n_63,Product_mul_temp__1_n_64,Product_mul_temp__1_n_65,Product_mul_temp__1_n_66,Product_mul_temp__1_n_67,Product_mul_temp__1_n_68,Product_mul_temp__1_n_69,Product_mul_temp__1_n_70,Product_mul_temp__1_n_71,Product_mul_temp__1_n_72,Product_mul_temp__1_n_73,Product_mul_temp__1_n_74,Product_mul_temp__1_n_75,Product_mul_temp__1_n_76,Product_mul_temp__1_n_77,Product_mul_temp__1_n_78,Product_mul_temp__1_n_79,Product_mul_temp__1_n_80,Product_mul_temp__1_n_81,Product_mul_temp__1_n_82,Product_mul_temp__1_n_83,Product_mul_temp__1_n_84,Product_mul_temp__1_n_85,Product_mul_temp__1_n_86,Product_mul_temp__1_n_87,Product_mul_temp__1_n_88,Product_mul_temp__1_n_89,Product_mul_temp__1_n_90,Product_mul_temp__1_n_91,Product_mul_temp__1_n_92,Product_mul_temp__1_n_93,Product_mul_temp__1_n_94,Product_mul_temp__1_n_95,Product_mul_temp__1_n_96,Product_mul_temp__1_n_97,Product_mul_temp__1_n_98,Product_mul_temp__1_n_99,Product_mul_temp__1_n_100,Product_mul_temp__1_n_101,Product_mul_temp__1_n_102,Product_mul_temp__1_n_103,Product_mul_temp__1_n_104,Product_mul_temp__1_n_105}),
        .PATTERNBDETECT(NLW_Product_mul_temp__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Product_mul_temp__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({Product_mul_temp__1_n_106,Product_mul_temp__1_n_107,Product_mul_temp__1_n_108,Product_mul_temp__1_n_109,Product_mul_temp__1_n_110,Product_mul_temp__1_n_111,Product_mul_temp__1_n_112,Product_mul_temp__1_n_113,Product_mul_temp__1_n_114,Product_mul_temp__1_n_115,Product_mul_temp__1_n_116,Product_mul_temp__1_n_117,Product_mul_temp__1_n_118,Product_mul_temp__1_n_119,Product_mul_temp__1_n_120,Product_mul_temp__1_n_121,Product_mul_temp__1_n_122,Product_mul_temp__1_n_123,Product_mul_temp__1_n_124,Product_mul_temp__1_n_125,Product_mul_temp__1_n_126,Product_mul_temp__1_n_127,Product_mul_temp__1_n_128,Product_mul_temp__1_n_129,Product_mul_temp__1_n_130,Product_mul_temp__1_n_131,Product_mul_temp__1_n_132,Product_mul_temp__1_n_133,Product_mul_temp__1_n_134,Product_mul_temp__1_n_135,Product_mul_temp__1_n_136,Product_mul_temp__1_n_137,Product_mul_temp__1_n_138,Product_mul_temp__1_n_139,Product_mul_temp__1_n_140,Product_mul_temp__1_n_141,Product_mul_temp__1_n_142,Product_mul_temp__1_n_143,Product_mul_temp__1_n_144,Product_mul_temp__1_n_145,Product_mul_temp__1_n_146,Product_mul_temp__1_n_147,Product_mul_temp__1_n_148,Product_mul_temp__1_n_149,Product_mul_temp__1_n_150,Product_mul_temp__1_n_151,Product_mul_temp__1_n_152,Product_mul_temp__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Product_mul_temp__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x9 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Product_mul_temp__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\HwModeRegister_reg_reg[1]__0 [33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Product_mul_temp__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\HwModeRegister1_reg_reg[12] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Product_mul_temp__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Product_mul_temp__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Product_mul_temp__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(clk_enable),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Product_mul_temp__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Product_mul_temp__2_OVERFLOW_UNCONNECTED),
        .P({Product_mul_temp__2_n_58,Product_mul_temp__2_n_59,Product_mul_temp__2_n_60,Product_mul_temp__2_n_61,Product_mul_temp__2_n_62,Product_mul_temp__2_n_63,Product_mul_temp__2_n_64,Product_mul_temp__2_n_65,Product_mul_temp__2_n_66,Product_mul_temp__2_n_67,Product_mul_temp__2_n_68,Product_mul_temp__2_n_69,Product_mul_temp__2_n_70,Product_mul_temp__2_n_71,Product_mul_temp__2_n_72,Product_mul_temp__2_n_73,Product_mul_temp__2_n_74,Product_mul_temp__2_n_75,Product_mul_temp__2_n_76,Product_mul_temp__2_n_77,Product_mul_temp__2_n_78,Product_mul_temp__2_n_79,Product_mul_temp__2_n_80,Product_mul_temp__2_n_81,Product_mul_temp__2_n_82,Product_mul_temp__2_n_83,Product_mul_temp__2_n_84,Product_mul_temp__2_n_85,Product_mul_temp__2_n_86,Product_mul_temp__2_n_87,Product_mul_temp__2_n_88,Product_mul_temp__2_n_89,Product_mul_temp__2_n_90,Product_mul_temp__2_n_91,Product_mul_temp__2_n_92,Product_mul_temp__2_n_93,Product_mul_temp__2_n_94,Product_mul_temp__2_n_95,Product_mul_temp__2_n_96,Product_mul_temp__2_n_97,Product_mul_temp__2_n_98,Product_mul_temp__2_n_99,Product_mul_temp__2_n_100,Product_mul_temp__2_n_101,Product_mul_temp__2_n_102,Product_mul_temp__2_n_103,Product_mul_temp__2_n_104,Product_mul_temp__2_n_105}),
        .PATTERNBDETECT(NLW_Product_mul_temp__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Product_mul_temp__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({Product_mul_temp__1_n_106,Product_mul_temp__1_n_107,Product_mul_temp__1_n_108,Product_mul_temp__1_n_109,Product_mul_temp__1_n_110,Product_mul_temp__1_n_111,Product_mul_temp__1_n_112,Product_mul_temp__1_n_113,Product_mul_temp__1_n_114,Product_mul_temp__1_n_115,Product_mul_temp__1_n_116,Product_mul_temp__1_n_117,Product_mul_temp__1_n_118,Product_mul_temp__1_n_119,Product_mul_temp__1_n_120,Product_mul_temp__1_n_121,Product_mul_temp__1_n_122,Product_mul_temp__1_n_123,Product_mul_temp__1_n_124,Product_mul_temp__1_n_125,Product_mul_temp__1_n_126,Product_mul_temp__1_n_127,Product_mul_temp__1_n_128,Product_mul_temp__1_n_129,Product_mul_temp__1_n_130,Product_mul_temp__1_n_131,Product_mul_temp__1_n_132,Product_mul_temp__1_n_133,Product_mul_temp__1_n_134,Product_mul_temp__1_n_135,Product_mul_temp__1_n_136,Product_mul_temp__1_n_137,Product_mul_temp__1_n_138,Product_mul_temp__1_n_139,Product_mul_temp__1_n_140,Product_mul_temp__1_n_141,Product_mul_temp__1_n_142,Product_mul_temp__1_n_143,Product_mul_temp__1_n_144,Product_mul_temp__1_n_145,Product_mul_temp__1_n_146,Product_mul_temp__1_n_147,Product_mul_temp__1_n_148,Product_mul_temp__1_n_149,Product_mul_temp__1_n_150,Product_mul_temp__1_n_151,Product_mul_temp__1_n_152,Product_mul_temp__1_n_153}),
        .PCOUT(NLW_Product_mul_temp__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Product_mul_temp__2_UNDERFLOW_UNCONNECTED));
  FDCE \Product_out1_1_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product_mul_temp_n_105),
        .Q(\Product_out1_1_reg_n_0_[0] ));
  FDCE \Product_out1_1_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product_mul_temp_n_95),
        .Q(\Product_out1_1_reg_n_0_[10] ));
  FDCE \Product_out1_1_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product_mul_temp_n_94),
        .Q(\Product_out1_1_reg_n_0_[11] ));
  FDCE \Product_out1_1_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product_mul_temp_n_93),
        .Q(\Product_out1_1_reg_n_0_[12] ));
  FDCE \Product_out1_1_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product_mul_temp_n_92),
        .Q(\Product_out1_1_reg_n_0_[13] ));
  FDCE \Product_out1_1_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product_mul_temp_n_91),
        .Q(\Product_out1_1_reg_n_0_[14] ));
  FDCE \Product_out1_1_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product_mul_temp_n_90),
        .Q(\Product_out1_1_reg_n_0_[15] ));
  FDCE \Product_out1_1_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product_mul_temp_n_89),
        .Q(\Product_out1_1_reg_n_0_[16] ));
  FDCE \Product_out1_1_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product_mul_temp_n_104),
        .Q(\Product_out1_1_reg_n_0_[1] ));
  FDCE \Product_out1_1_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product_mul_temp_n_103),
        .Q(\Product_out1_1_reg_n_0_[2] ));
  FDCE \Product_out1_1_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product_mul_temp_n_102),
        .Q(\Product_out1_1_reg_n_0_[3] ));
  FDCE \Product_out1_1_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product_mul_temp_n_101),
        .Q(\Product_out1_1_reg_n_0_[4] ));
  FDCE \Product_out1_1_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product_mul_temp_n_100),
        .Q(\Product_out1_1_reg_n_0_[5] ));
  FDCE \Product_out1_1_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product_mul_temp_n_99),
        .Q(\Product_out1_1_reg_n_0_[6] ));
  FDCE \Product_out1_1_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product_mul_temp_n_98),
        .Q(\Product_out1_1_reg_n_0_[7] ));
  FDCE \Product_out1_1_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product_mul_temp_n_97),
        .Q(\Product_out1_1_reg_n_0_[8] ));
  FDCE \Product_out1_1_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product_mul_temp_n_96),
        .Q(\Product_out1_1_reg_n_0_[9] ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Sum_out1_1[11]_i_2 
       (.I0(u_Drum_n_24),
        .I1(\delayMatch1_reg_reg[3] [10]),
        .I2(\delayMatch2_reg_reg[3] [10]),
        .O(\Sum_out1_1[11]_i_2_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Sum_out1_1[11]_i_3 
       (.I0(u_Drum_n_25),
        .I1(\delayMatch1_reg_reg[3] [9]),
        .I2(\delayMatch2_reg_reg[3] [9]),
        .O(\Sum_out1_1[11]_i_3_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Sum_out1_1[11]_i_4 
       (.I0(u_Drum_n_26),
        .I1(\delayMatch1_reg_reg[3] [8]),
        .I2(\delayMatch2_reg_reg[3] [8]),
        .O(\Sum_out1_1[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Sum_out1_1[11]_i_5 
       (.I0(u_Drum_n_19),
        .I1(\delayMatch1_reg_reg[3] [7]),
        .I2(\delayMatch2_reg_reg[3] [7]),
        .O(\Sum_out1_1[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Sum_out1_1[11]_i_6 
       (.I0(u_Drum_n_23),
        .I1(\delayMatch1_reg_reg[3] [11]),
        .I2(\delayMatch2_reg_reg[3] [11]),
        .I3(\Sum_out1_1[11]_i_2_n_0 ),
        .O(\Sum_out1_1[11]_i_6_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Sum_out1_1[11]_i_7 
       (.I0(u_Drum_n_24),
        .I1(\delayMatch1_reg_reg[3] [10]),
        .I2(\delayMatch2_reg_reg[3] [10]),
        .I3(\Sum_out1_1[11]_i_3_n_0 ),
        .O(\Sum_out1_1[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Sum_out1_1[11]_i_8 
       (.I0(u_Drum_n_25),
        .I1(\delayMatch1_reg_reg[3] [9]),
        .I2(\delayMatch2_reg_reg[3] [9]),
        .I3(\Sum_out1_1[11]_i_4_n_0 ),
        .O(\Sum_out1_1[11]_i_8_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Sum_out1_1[11]_i_9 
       (.I0(u_Drum_n_26),
        .I1(\delayMatch1_reg_reg[3] [8]),
        .I2(\delayMatch2_reg_reg[3] [8]),
        .I3(\Sum_out1_1[11]_i_5_n_0 ),
        .O(\Sum_out1_1[11]_i_9_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Sum_out1_1[15]_i_2 
       (.I0(u_Drum_n_28),
        .I1(\delayMatch1_reg_reg[3] [14]),
        .I2(\delayMatch2_reg_reg[3] [14]),
        .O(\Sum_out1_1[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Sum_out1_1[15]_i_3 
       (.I0(u_Drum_n_29),
        .I1(\delayMatch1_reg_reg[3] [13]),
        .I2(\delayMatch2_reg_reg[3] [13]),
        .O(\Sum_out1_1[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Sum_out1_1[15]_i_4 
       (.I0(u_Drum_n_30),
        .I1(\delayMatch1_reg_reg[3] [12]),
        .I2(\delayMatch2_reg_reg[3] [12]),
        .O(\Sum_out1_1[15]_i_4_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Sum_out1_1[15]_i_5 
       (.I0(u_Drum_n_23),
        .I1(\delayMatch1_reg_reg[3] [11]),
        .I2(\delayMatch2_reg_reg[3] [11]),
        .O(\Sum_out1_1[15]_i_5_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Sum_out1_1[15]_i_6 
       (.I0(u_Drum_n_27),
        .I1(\delayMatch1_reg_reg[3] [15]),
        .I2(\delayMatch2_reg_reg[3] [15]),
        .I3(\Sum_out1_1[15]_i_2_n_0 ),
        .O(\Sum_out1_1[15]_i_6_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Sum_out1_1[15]_i_7 
       (.I0(u_Drum_n_28),
        .I1(\delayMatch1_reg_reg[3] [14]),
        .I2(\delayMatch2_reg_reg[3] [14]),
        .I3(\Sum_out1_1[15]_i_3_n_0 ),
        .O(\Sum_out1_1[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Sum_out1_1[15]_i_8 
       (.I0(u_Drum_n_29),
        .I1(\delayMatch1_reg_reg[3] [13]),
        .I2(\delayMatch2_reg_reg[3] [13]),
        .I3(\Sum_out1_1[15]_i_4_n_0 ),
        .O(\Sum_out1_1[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Sum_out1_1[15]_i_9 
       (.I0(u_Drum_n_30),
        .I1(\delayMatch1_reg_reg[3] [12]),
        .I2(\delayMatch2_reg_reg[3] [12]),
        .I3(\Sum_out1_1[15]_i_5_n_0 ),
        .O(\Sum_out1_1[15]_i_9_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Sum_out1_1[19]_i_2 
       (.I0(u_Drum_n_32),
        .I1(\delayMatch1_reg_reg[3] [18]),
        .I2(\delayMatch2_reg_reg[3] [18]),
        .O(\Sum_out1_1[19]_i_2_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Sum_out1_1[19]_i_3 
       (.I0(u_Drum_n_33),
        .I1(\delayMatch1_reg_reg[3] [17]),
        .I2(\delayMatch2_reg_reg[3] [17]),
        .O(\Sum_out1_1[19]_i_3_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Sum_out1_1[19]_i_4 
       (.I0(u_Drum_n_34),
        .I1(\delayMatch1_reg_reg[3] [16]),
        .I2(\delayMatch2_reg_reg[3] [16]),
        .O(\Sum_out1_1[19]_i_4_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Sum_out1_1[19]_i_5 
       (.I0(u_Drum_n_27),
        .I1(\delayMatch1_reg_reg[3] [15]),
        .I2(\delayMatch2_reg_reg[3] [15]),
        .O(\Sum_out1_1[19]_i_5_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Sum_out1_1[19]_i_6 
       (.I0(u_Drum_n_31),
        .I1(\delayMatch1_reg_reg[3] [19]),
        .I2(\delayMatch2_reg_reg[3] [19]),
        .I3(\Sum_out1_1[19]_i_2_n_0 ),
        .O(\Sum_out1_1[19]_i_6_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Sum_out1_1[19]_i_7 
       (.I0(u_Drum_n_32),
        .I1(\delayMatch1_reg_reg[3] [18]),
        .I2(\delayMatch2_reg_reg[3] [18]),
        .I3(\Sum_out1_1[19]_i_3_n_0 ),
        .O(\Sum_out1_1[19]_i_7_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Sum_out1_1[19]_i_8 
       (.I0(u_Drum_n_33),
        .I1(\delayMatch1_reg_reg[3] [17]),
        .I2(\delayMatch2_reg_reg[3] [17]),
        .I3(\Sum_out1_1[19]_i_4_n_0 ),
        .O(\Sum_out1_1[19]_i_8_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Sum_out1_1[19]_i_9 
       (.I0(u_Drum_n_34),
        .I1(\delayMatch1_reg_reg[3] [16]),
        .I2(\delayMatch2_reg_reg[3] [16]),
        .I3(\Sum_out1_1[19]_i_5_n_0 ),
        .O(\Sum_out1_1[19]_i_9_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Sum_out1_1[23]_i_2 
       (.I0(u_Drum_n_36),
        .I1(\delayMatch1_reg_reg[3] [22]),
        .I2(\delayMatch2_reg_reg[3] [22]),
        .O(\Sum_out1_1[23]_i_2_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Sum_out1_1[23]_i_3 
       (.I0(u_Drum_n_37),
        .I1(\delayMatch1_reg_reg[3] [21]),
        .I2(\delayMatch2_reg_reg[3] [21]),
        .O(\Sum_out1_1[23]_i_3_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Sum_out1_1[23]_i_4 
       (.I0(u_Drum_n_38),
        .I1(\delayMatch1_reg_reg[3] [20]),
        .I2(\delayMatch2_reg_reg[3] [20]),
        .O(\Sum_out1_1[23]_i_4_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Sum_out1_1[23]_i_5 
       (.I0(u_Drum_n_31),
        .I1(\delayMatch1_reg_reg[3] [19]),
        .I2(\delayMatch2_reg_reg[3] [19]),
        .O(\Sum_out1_1[23]_i_5_n_0 ));
  (* HLUTNM = "lutpair71" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Sum_out1_1[23]_i_6 
       (.I0(u_Drum_n_35),
        .I1(\delayMatch1_reg_reg[3] [23]),
        .I2(\delayMatch2_reg_reg[3] [23]),
        .I3(\Sum_out1_1[23]_i_2_n_0 ),
        .O(\Sum_out1_1[23]_i_6_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Sum_out1_1[23]_i_7 
       (.I0(u_Drum_n_36),
        .I1(\delayMatch1_reg_reg[3] [22]),
        .I2(\delayMatch2_reg_reg[3] [22]),
        .I3(\Sum_out1_1[23]_i_3_n_0 ),
        .O(\Sum_out1_1[23]_i_7_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Sum_out1_1[23]_i_8 
       (.I0(u_Drum_n_37),
        .I1(\delayMatch1_reg_reg[3] [21]),
        .I2(\delayMatch2_reg_reg[3] [21]),
        .I3(\Sum_out1_1[23]_i_4_n_0 ),
        .O(\Sum_out1_1[23]_i_8_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Sum_out1_1[23]_i_9 
       (.I0(u_Drum_n_38),
        .I1(\delayMatch1_reg_reg[3] [20]),
        .I2(\delayMatch2_reg_reg[3] [20]),
        .I3(\Sum_out1_1[23]_i_5_n_0 ),
        .O(\Sum_out1_1[23]_i_9_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Sum_out1_1[27]_i_2 
       (.I0(u_Drum_n_40),
        .I1(\delayMatch1_reg_reg[3] [26]),
        .I2(\delayMatch2_reg_reg[3] [26]),
        .O(\Sum_out1_1[27]_i_2_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Sum_out1_1[27]_i_3 
       (.I0(u_Drum_n_41),
        .I1(\delayMatch1_reg_reg[3] [25]),
        .I2(\delayMatch2_reg_reg[3] [25]),
        .O(\Sum_out1_1[27]_i_3_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Sum_out1_1[27]_i_4 
       (.I0(u_Drum_n_42),
        .I1(\delayMatch1_reg_reg[3] [24]),
        .I2(\delayMatch2_reg_reg[3] [24]),
        .O(\Sum_out1_1[27]_i_4_n_0 ));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Sum_out1_1[27]_i_5 
       (.I0(u_Drum_n_35),
        .I1(\delayMatch1_reg_reg[3] [23]),
        .I2(\delayMatch2_reg_reg[3] [23]),
        .O(\Sum_out1_1[27]_i_5_n_0 ));
  (* HLUTNM = "lutpair75" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Sum_out1_1[27]_i_6 
       (.I0(u_Drum_n_39),
        .I1(\delayMatch1_reg_reg[3] [27]),
        .I2(\delayMatch2_reg_reg[3] [27]),
        .I3(\Sum_out1_1[27]_i_2_n_0 ),
        .O(\Sum_out1_1[27]_i_6_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Sum_out1_1[27]_i_7 
       (.I0(u_Drum_n_40),
        .I1(\delayMatch1_reg_reg[3] [26]),
        .I2(\delayMatch2_reg_reg[3] [26]),
        .I3(\Sum_out1_1[27]_i_3_n_0 ),
        .O(\Sum_out1_1[27]_i_7_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Sum_out1_1[27]_i_8 
       (.I0(u_Drum_n_41),
        .I1(\delayMatch1_reg_reg[3] [25]),
        .I2(\delayMatch2_reg_reg[3] [25]),
        .I3(\Sum_out1_1[27]_i_4_n_0 ),
        .O(\Sum_out1_1[27]_i_8_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Sum_out1_1[27]_i_9 
       (.I0(u_Drum_n_42),
        .I1(\delayMatch1_reg_reg[3] [24]),
        .I2(\delayMatch2_reg_reg[3] [24]),
        .I3(\Sum_out1_1[27]_i_5_n_0 ),
        .O(\Sum_out1_1[27]_i_9_n_0 ));
  (* HLUTNM = "lutpair78" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Sum_out1_1[31]_i_2 
       (.I0(u_Drum_n_44),
        .I1(\delayMatch1_reg_reg[3] [30]),
        .I2(\delayMatch2_reg_reg[3] [30]),
        .O(\Sum_out1_1[31]_i_2_n_0 ));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Sum_out1_1[31]_i_3 
       (.I0(u_Drum_n_45),
        .I1(\delayMatch1_reg_reg[3] [29]),
        .I2(\delayMatch2_reg_reg[3] [29]),
        .O(\Sum_out1_1[31]_i_3_n_0 ));
  (* HLUTNM = "lutpair76" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Sum_out1_1[31]_i_4 
       (.I0(u_Drum_n_46),
        .I1(\delayMatch1_reg_reg[3] [28]),
        .I2(\delayMatch2_reg_reg[3] [28]),
        .O(\Sum_out1_1[31]_i_4_n_0 ));
  (* HLUTNM = "lutpair75" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Sum_out1_1[31]_i_5 
       (.I0(u_Drum_n_39),
        .I1(\delayMatch1_reg_reg[3] [27]),
        .I2(\delayMatch2_reg_reg[3] [27]),
        .O(\Sum_out1_1[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \Sum_out1_1[31]_i_6 
       (.I0(\Sum_out1_1[31]_i_2_n_0 ),
        .I1(\delayMatch1_reg_reg[3] [31]),
        .I2(u_Drum_n_43),
        .I3(\delayMatch2_reg_reg[3] [31]),
        .O(\Sum_out1_1[31]_i_6_n_0 ));
  (* HLUTNM = "lutpair78" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Sum_out1_1[31]_i_7 
       (.I0(u_Drum_n_44),
        .I1(\delayMatch1_reg_reg[3] [30]),
        .I2(\delayMatch2_reg_reg[3] [30]),
        .I3(\Sum_out1_1[31]_i_3_n_0 ),
        .O(\Sum_out1_1[31]_i_7_n_0 ));
  (* HLUTNM = "lutpair77" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Sum_out1_1[31]_i_8 
       (.I0(u_Drum_n_45),
        .I1(\delayMatch1_reg_reg[3] [29]),
        .I2(\delayMatch2_reg_reg[3] [29]),
        .I3(\Sum_out1_1[31]_i_4_n_0 ),
        .O(\Sum_out1_1[31]_i_8_n_0 ));
  (* HLUTNM = "lutpair76" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Sum_out1_1[31]_i_9 
       (.I0(u_Drum_n_46),
        .I1(\delayMatch1_reg_reg[3] [28]),
        .I2(\delayMatch2_reg_reg[3] [28]),
        .I3(\Sum_out1_1[31]_i_5_n_0 ),
        .O(\Sum_out1_1[31]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h4D)) 
    \Sum_out1_1[34]_i_3 
       (.I0(\delayMatch1_reg_reg[3] [31]),
        .I1(u_Drum_n_43),
        .I2(\delayMatch2_reg_reg[3] [31]),
        .O(\Sum_out1_1[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Sum_out1_1[34]_i_4 
       (.I0(u_Drum_n_48),
        .I1(u_Drum_n_47),
        .O(\Sum_out1_1[34]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h4DB2)) 
    \Sum_out1_1[34]_i_5 
       (.I0(\delayMatch2_reg_reg[3] [31]),
        .I1(u_Drum_n_43),
        .I2(\delayMatch1_reg_reg[3] [31]),
        .I3(u_Drum_n_48),
        .O(\Sum_out1_1[34]_i_5_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Sum_out1_1[3]_i_2 
       (.I0(u_Drum_n_16),
        .I1(\delayMatch1_reg_reg[3] [2]),
        .I2(\delayMatch2_reg_reg[3] [2]),
        .O(\Sum_out1_1[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Sum_out1_1[3]_i_3 
       (.I0(u_Drum_n_17),
        .I1(\delayMatch1_reg_reg[3] [1]),
        .I2(\delayMatch2_reg_reg[3] [1]),
        .O(\Sum_out1_1[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Sum_out1_1[3]_i_4 
       (.I0(u_Drum_n_18),
        .I1(\delayMatch1_reg_reg[3] [0]),
        .I2(\delayMatch2_reg_reg[3] [0]),
        .O(\Sum_out1_1[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Sum_out1_1[3]_i_5 
       (.I0(u_Drum_n_15),
        .I1(\delayMatch1_reg_reg[3] [3]),
        .I2(\delayMatch2_reg_reg[3] [3]),
        .I3(\Sum_out1_1[3]_i_2_n_0 ),
        .O(\Sum_out1_1[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Sum_out1_1[3]_i_6 
       (.I0(u_Drum_n_16),
        .I1(\delayMatch1_reg_reg[3] [2]),
        .I2(\delayMatch2_reg_reg[3] [2]),
        .I3(\Sum_out1_1[3]_i_3_n_0 ),
        .O(\Sum_out1_1[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Sum_out1_1[3]_i_7 
       (.I0(u_Drum_n_17),
        .I1(\delayMatch1_reg_reg[3] [1]),
        .I2(\delayMatch2_reg_reg[3] [1]),
        .I3(\Sum_out1_1[3]_i_4_n_0 ),
        .O(\Sum_out1_1[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \Sum_out1_1[3]_i_8 
       (.I0(u_Drum_n_18),
        .I1(\delayMatch1_reg_reg[3] [0]),
        .I2(\delayMatch2_reg_reg[3] [0]),
        .O(\Sum_out1_1[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Sum_out1_1[7]_i_2 
       (.I0(u_Drum_n_20),
        .I1(\delayMatch1_reg_reg[3] [6]),
        .I2(\delayMatch2_reg_reg[3] [6]),
        .O(\Sum_out1_1[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Sum_out1_1[7]_i_3 
       (.I0(u_Drum_n_21),
        .I1(\delayMatch1_reg_reg[3] [5]),
        .I2(\delayMatch2_reg_reg[3] [5]),
        .O(\Sum_out1_1[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Sum_out1_1[7]_i_4 
       (.I0(u_Drum_n_22),
        .I1(\delayMatch1_reg_reg[3] [4]),
        .I2(\delayMatch2_reg_reg[3] [4]),
        .O(\Sum_out1_1[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Sum_out1_1[7]_i_5 
       (.I0(u_Drum_n_15),
        .I1(\delayMatch1_reg_reg[3] [3]),
        .I2(\delayMatch2_reg_reg[3] [3]),
        .O(\Sum_out1_1[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Sum_out1_1[7]_i_6 
       (.I0(u_Drum_n_19),
        .I1(\delayMatch1_reg_reg[3] [7]),
        .I2(\delayMatch2_reg_reg[3] [7]),
        .I3(\Sum_out1_1[7]_i_2_n_0 ),
        .O(\Sum_out1_1[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Sum_out1_1[7]_i_7 
       (.I0(u_Drum_n_20),
        .I1(\delayMatch1_reg_reg[3] [6]),
        .I2(\delayMatch2_reg_reg[3] [6]),
        .I3(\Sum_out1_1[7]_i_3_n_0 ),
        .O(\Sum_out1_1[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Sum_out1_1[7]_i_8 
       (.I0(u_Drum_n_21),
        .I1(\delayMatch1_reg_reg[3] [5]),
        .I2(\delayMatch2_reg_reg[3] [5]),
        .I3(\Sum_out1_1[7]_i_4_n_0 ),
        .O(\Sum_out1_1[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Sum_out1_1[7]_i_9 
       (.I0(u_Drum_n_22),
        .I1(\delayMatch1_reg_reg[3] [4]),
        .I2(\delayMatch2_reg_reg[3] [4]),
        .I3(\Sum_out1_1[7]_i_5_n_0 ),
        .O(\Sum_out1_1[7]_i_9_n_0 ));
  FDCE \Sum_out1_1_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum_out1[0]),
        .Q(Sum_out1_1[0]));
  FDCE \Sum_out1_1_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum_out1[10]),
        .Q(Sum_out1_1[10]));
  FDCE \Sum_out1_1_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum_out1[11]),
        .Q(Sum_out1_1[11]));
  CARRY4 \Sum_out1_1_reg[11]_i_1 
       (.CI(\Sum_out1_1_reg[7]_i_1_n_0 ),
        .CO({\Sum_out1_1_reg[11]_i_1_n_0 ,\Sum_out1_1_reg[11]_i_1_n_1 ,\Sum_out1_1_reg[11]_i_1_n_2 ,\Sum_out1_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Sum_out1_1[11]_i_2_n_0 ,\Sum_out1_1[11]_i_3_n_0 ,\Sum_out1_1[11]_i_4_n_0 ,\Sum_out1_1[11]_i_5_n_0 }),
        .O(Sum_out1[11:8]),
        .S({\Sum_out1_1[11]_i_6_n_0 ,\Sum_out1_1[11]_i_7_n_0 ,\Sum_out1_1[11]_i_8_n_0 ,\Sum_out1_1[11]_i_9_n_0 }));
  FDCE \Sum_out1_1_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum_out1[12]),
        .Q(Sum_out1_1[12]));
  FDCE \Sum_out1_1_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum_out1[13]),
        .Q(Sum_out1_1[13]));
  FDCE \Sum_out1_1_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum_out1[14]),
        .Q(Sum_out1_1[14]));
  FDCE \Sum_out1_1_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum_out1[15]),
        .Q(Sum_out1_1[15]));
  CARRY4 \Sum_out1_1_reg[15]_i_1 
       (.CI(\Sum_out1_1_reg[11]_i_1_n_0 ),
        .CO({\Sum_out1_1_reg[15]_i_1_n_0 ,\Sum_out1_1_reg[15]_i_1_n_1 ,\Sum_out1_1_reg[15]_i_1_n_2 ,\Sum_out1_1_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Sum_out1_1[15]_i_2_n_0 ,\Sum_out1_1[15]_i_3_n_0 ,\Sum_out1_1[15]_i_4_n_0 ,\Sum_out1_1[15]_i_5_n_0 }),
        .O(Sum_out1[15:12]),
        .S({\Sum_out1_1[15]_i_6_n_0 ,\Sum_out1_1[15]_i_7_n_0 ,\Sum_out1_1[15]_i_8_n_0 ,\Sum_out1_1[15]_i_9_n_0 }));
  FDCE \Sum_out1_1_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum_out1[16]),
        .Q(Sum_out1_1[16]));
  FDCE \Sum_out1_1_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum_out1[17]),
        .Q(Sum_out1_1[17]));
  FDCE \Sum_out1_1_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum_out1[18]),
        .Q(Sum_out1_1[18]));
  FDCE \Sum_out1_1_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum_out1[19]),
        .Q(Sum_out1_1[19]));
  CARRY4 \Sum_out1_1_reg[19]_i_1 
       (.CI(\Sum_out1_1_reg[15]_i_1_n_0 ),
        .CO({\Sum_out1_1_reg[19]_i_1_n_0 ,\Sum_out1_1_reg[19]_i_1_n_1 ,\Sum_out1_1_reg[19]_i_1_n_2 ,\Sum_out1_1_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Sum_out1_1[19]_i_2_n_0 ,\Sum_out1_1[19]_i_3_n_0 ,\Sum_out1_1[19]_i_4_n_0 ,\Sum_out1_1[19]_i_5_n_0 }),
        .O(Sum_out1[19:16]),
        .S({\Sum_out1_1[19]_i_6_n_0 ,\Sum_out1_1[19]_i_7_n_0 ,\Sum_out1_1[19]_i_8_n_0 ,\Sum_out1_1[19]_i_9_n_0 }));
  FDCE \Sum_out1_1_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum_out1[1]),
        .Q(Sum_out1_1[1]));
  FDCE \Sum_out1_1_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum_out1[20]),
        .Q(Sum_out1_1[20]));
  FDCE \Sum_out1_1_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum_out1[21]),
        .Q(Sum_out1_1[21]));
  FDCE \Sum_out1_1_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum_out1[22]),
        .Q(Sum_out1_1[22]));
  FDCE \Sum_out1_1_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum_out1[23]),
        .Q(Sum_out1_1[23]));
  CARRY4 \Sum_out1_1_reg[23]_i_1 
       (.CI(\Sum_out1_1_reg[19]_i_1_n_0 ),
        .CO({\Sum_out1_1_reg[23]_i_1_n_0 ,\Sum_out1_1_reg[23]_i_1_n_1 ,\Sum_out1_1_reg[23]_i_1_n_2 ,\Sum_out1_1_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Sum_out1_1[23]_i_2_n_0 ,\Sum_out1_1[23]_i_3_n_0 ,\Sum_out1_1[23]_i_4_n_0 ,\Sum_out1_1[23]_i_5_n_0 }),
        .O(Sum_out1[23:20]),
        .S({\Sum_out1_1[23]_i_6_n_0 ,\Sum_out1_1[23]_i_7_n_0 ,\Sum_out1_1[23]_i_8_n_0 ,\Sum_out1_1[23]_i_9_n_0 }));
  FDCE \Sum_out1_1_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum_out1[24]),
        .Q(Sum_out1_1[24]));
  FDCE \Sum_out1_1_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum_out1[25]),
        .Q(Sum_out1_1[25]));
  FDCE \Sum_out1_1_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum_out1[26]),
        .Q(Sum_out1_1[26]));
  FDCE \Sum_out1_1_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum_out1[27]),
        .Q(Sum_out1_1[27]));
  CARRY4 \Sum_out1_1_reg[27]_i_1 
       (.CI(\Sum_out1_1_reg[23]_i_1_n_0 ),
        .CO({\Sum_out1_1_reg[27]_i_1_n_0 ,\Sum_out1_1_reg[27]_i_1_n_1 ,\Sum_out1_1_reg[27]_i_1_n_2 ,\Sum_out1_1_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Sum_out1_1[27]_i_2_n_0 ,\Sum_out1_1[27]_i_3_n_0 ,\Sum_out1_1[27]_i_4_n_0 ,\Sum_out1_1[27]_i_5_n_0 }),
        .O(Sum_out1[27:24]),
        .S({\Sum_out1_1[27]_i_6_n_0 ,\Sum_out1_1[27]_i_7_n_0 ,\Sum_out1_1[27]_i_8_n_0 ,\Sum_out1_1[27]_i_9_n_0 }));
  FDCE \Sum_out1_1_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum_out1[28]),
        .Q(Sum_out1_1[28]));
  FDCE \Sum_out1_1_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum_out1[29]),
        .Q(Sum_out1_1[29]));
  FDCE \Sum_out1_1_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum_out1[2]),
        .Q(Sum_out1_1[2]));
  FDCE \Sum_out1_1_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum_out1[30]),
        .Q(Sum_out1_1[30]));
  FDCE \Sum_out1_1_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum_out1[31]),
        .Q(Sum_out1_1[31]));
  CARRY4 \Sum_out1_1_reg[31]_i_1 
       (.CI(\Sum_out1_1_reg[27]_i_1_n_0 ),
        .CO({\Sum_out1_1_reg[31]_i_1_n_0 ,\Sum_out1_1_reg[31]_i_1_n_1 ,\Sum_out1_1_reg[31]_i_1_n_2 ,\Sum_out1_1_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Sum_out1_1[31]_i_2_n_0 ,\Sum_out1_1[31]_i_3_n_0 ,\Sum_out1_1[31]_i_4_n_0 ,\Sum_out1_1[31]_i_5_n_0 }),
        .O(Sum_out1[31:28]),
        .S({\Sum_out1_1[31]_i_6_n_0 ,\Sum_out1_1[31]_i_7_n_0 ,\Sum_out1_1[31]_i_8_n_0 ,\Sum_out1_1[31]_i_9_n_0 }));
  FDCE \Sum_out1_1_reg[32] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum_out1[32]),
        .Q(Sum_out1_1[32]));
  FDCE \Sum_out1_1_reg[33] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum_out1[33]),
        .Q(Sum_out1_1[33]));
  FDCE \Sum_out1_1_reg[34] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum_out1[34]),
        .Q(Sum_out1_1[34]));
  CARRY4 \Sum_out1_1_reg[34]_i_1 
       (.CI(\Sum_out1_1_reg[31]_i_1_n_0 ),
        .CO({\NLW_Sum_out1_1_reg[34]_i_1_CO_UNCONNECTED [3:2],\Sum_out1_1_reg[34]_i_1_n_2 ,\Sum_out1_1_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,u_Drum_n_48,\Sum_out1_1[34]_i_3_n_0 }),
        .O({\NLW_Sum_out1_1_reg[34]_i_1_O_UNCONNECTED [3],Sum_out1[34:32]}),
        .S({1'b0,1'b1,\Sum_out1_1[34]_i_4_n_0 ,\Sum_out1_1[34]_i_5_n_0 }));
  FDCE \Sum_out1_1_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum_out1[3]),
        .Q(Sum_out1_1[3]));
  CARRY4 \Sum_out1_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Sum_out1_1_reg[3]_i_1_n_0 ,\Sum_out1_1_reg[3]_i_1_n_1 ,\Sum_out1_1_reg[3]_i_1_n_2 ,\Sum_out1_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Sum_out1_1[3]_i_2_n_0 ,\Sum_out1_1[3]_i_3_n_0 ,\Sum_out1_1[3]_i_4_n_0 ,1'b0}),
        .O(Sum_out1[3:0]),
        .S({\Sum_out1_1[3]_i_5_n_0 ,\Sum_out1_1[3]_i_6_n_0 ,\Sum_out1_1[3]_i_7_n_0 ,\Sum_out1_1[3]_i_8_n_0 }));
  FDCE \Sum_out1_1_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum_out1[4]),
        .Q(Sum_out1_1[4]));
  FDCE \Sum_out1_1_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum_out1[5]),
        .Q(Sum_out1_1[5]));
  FDCE \Sum_out1_1_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum_out1[6]),
        .Q(Sum_out1_1[6]));
  FDCE \Sum_out1_1_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum_out1[7]),
        .Q(Sum_out1_1[7]));
  CARRY4 \Sum_out1_1_reg[7]_i_1 
       (.CI(\Sum_out1_1_reg[3]_i_1_n_0 ),
        .CO({\Sum_out1_1_reg[7]_i_1_n_0 ,\Sum_out1_1_reg[7]_i_1_n_1 ,\Sum_out1_1_reg[7]_i_1_n_2 ,\Sum_out1_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Sum_out1_1[7]_i_2_n_0 ,\Sum_out1_1[7]_i_3_n_0 ,\Sum_out1_1[7]_i_4_n_0 ,\Sum_out1_1[7]_i_5_n_0 }),
        .O(Sum_out1[7:4]),
        .S({\Sum_out1_1[7]_i_6_n_0 ,\Sum_out1_1[7]_i_7_n_0 ,\Sum_out1_1[7]_i_8_n_0 ,\Sum_out1_1[7]_i_9_n_0 }));
  FDCE \Sum_out1_1_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum_out1[8]),
        .Q(Sum_out1_1[8]));
  FDCE \Sum_out1_1_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Sum_out1[9]),
        .Q(Sum_out1_1[9]));
  (* srl_bus_name = "inst/\delayMatch1_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch1_reg_reg[1][0]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch1_reg_reg[1][0]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(y5_p_12),
        .Q(\delayMatch1_reg_reg[1][0]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch1_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin3_out1[10]),
        .Q(\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch1_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch1_reg_reg[1][11]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch1_reg_reg[1][11]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin3_out1[11]),
        .Q(\delayMatch1_reg_reg[1][11]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch1_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin3_out1[12]),
        .Q(\delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch1_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch1_reg_reg[1][13]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch1_reg_reg[1][13]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin3_out1[13]),
        .Q(\delayMatch1_reg_reg[1][13]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch1_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin3_out1[14]),
        .Q(\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch1_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch1_reg_reg[1][15]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch1_reg_reg[1][15]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin3_out1[15]),
        .Q(\delayMatch1_reg_reg[1][15]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch1_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin3_out1[16]),
        .Q(\delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch1_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch1_reg_reg[1][17]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch1_reg_reg[1][17]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin3_out1[17]),
        .Q(\delayMatch1_reg_reg[1][17]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch1_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin3_out1[18]),
        .Q(\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch1_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch1_reg_reg[1][19]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch1_reg_reg[1][19]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin3_out1[19]),
        .Q(\delayMatch1_reg_reg[1][19]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch1_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch1_reg_reg[1][1]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch1_reg_reg[1][1]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin3_out1[1]),
        .Q(\delayMatch1_reg_reg[1][1]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch1_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin3_out1[20]),
        .Q(\delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch1_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch1_reg_reg[1][21]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch1_reg_reg[1][21]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin3_out1[21]),
        .Q(\delayMatch1_reg_reg[1][21]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch1_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin3_out1[22]),
        .Q(\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch1_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch1_reg_reg[1][23]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch1_reg_reg[1][23]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin3_out1[23]),
        .Q(\delayMatch1_reg_reg[1][23]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch1_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin3_out1[24]),
        .Q(\delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch1_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch1_reg_reg[1][25]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch1_reg_reg[1][25]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin3_out1[25]),
        .Q(\delayMatch1_reg_reg[1][25]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch1_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin3_out1[26]),
        .Q(\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch1_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch1_reg_reg[1][27]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch1_reg_reg[1][27]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin3_out1[27]),
        .Q(\delayMatch1_reg_reg[1][27]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch1_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin3_out1[28]),
        .Q(\delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch1_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch1_reg_reg[1][29]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch1_reg_reg[1][29]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin3_out1[29]),
        .Q(\delayMatch1_reg_reg[1][29]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch1_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin3_out1[2]),
        .Q(\delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch1_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin3_out1[30]),
        .Q(\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch1_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin3_out1[31]),
        .Q(\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch1_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch1_reg_reg[1][3]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch1_reg_reg[1][3]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin3_out1[3]),
        .Q(\delayMatch1_reg_reg[1][3]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch1_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin3_out1[4]),
        .Q(\delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch1_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch1_reg_reg[1][5]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch1_reg_reg[1][5]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin3_out1[5]),
        .Q(\delayMatch1_reg_reg[1][5]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch1_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin3_out1[6]),
        .Q(\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch1_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch1_reg_reg[1][7]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch1_reg_reg[1][7]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin3_out1[7]),
        .Q(\delayMatch1_reg_reg[1][7]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch1_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin3_out1[8]),
        .Q(\delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch1_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch1_reg_reg[1][9]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch1_reg_reg[1][9]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin3_out1[9]),
        .Q(\delayMatch1_reg_reg[1][9]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  FDRE \delayMatch1_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[1][0]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch1_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch1_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[2][11]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[1][11]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch1_reg_reg[2][11]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[2][12]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch1_reg_reg[2][12]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[2][13]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[1][13]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch1_reg_reg[2][13]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch1_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[2][15]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[1][15]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch1_reg_reg[2][15]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[2][16]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch1_reg_reg[2][16]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[2][17]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[1][17]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch1_reg_reg[2][17]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch1_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[2][19]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[1][19]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch1_reg_reg[2][19]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[2][1]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[1][1]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch1_reg_reg[2][1]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[2][20]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch1_reg_reg[2][20]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[2][21]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[1][21]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch1_reg_reg[2][21]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch1_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[2][23]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[1][23]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch1_reg_reg[2][23]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[2][24]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch1_reg_reg[2][24]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[2][25]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[1][25]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch1_reg_reg[2][25]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch1_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[2][27]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[1][27]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch1_reg_reg[2][27]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[2][28]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch1_reg_reg[2][28]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[2][29]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[1][29]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch1_reg_reg[2][29]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch1_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[2][3]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[1][3]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch1_reg_reg[2][3]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[2][4]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch1_reg_reg[2][4]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[2][5]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[1][5]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch1_reg_reg[2][5]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch1_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[2][7]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[1][7]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch1_reg_reg[2][7]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[2][8]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch1_reg_reg[2][8]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch1_reg_reg[2][9]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[1][9]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch1_reg_reg[2][9]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDCE \delayMatch1_reg_reg[3][0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__30_n_0),
        .Q(\delayMatch1_reg_reg[3] [0]));
  FDCE \delayMatch1_reg_reg[3][10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__20_n_0),
        .Q(\delayMatch1_reg_reg[3] [10]));
  FDCE \delayMatch1_reg_reg[3][11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__19_n_0),
        .Q(\delayMatch1_reg_reg[3] [11]));
  FDCE \delayMatch1_reg_reg[3][12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__18_n_0),
        .Q(\delayMatch1_reg_reg[3] [12]));
  FDCE \delayMatch1_reg_reg[3][13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__17_n_0),
        .Q(\delayMatch1_reg_reg[3] [13]));
  FDCE \delayMatch1_reg_reg[3][14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__16_n_0),
        .Q(\delayMatch1_reg_reg[3] [14]));
  FDCE \delayMatch1_reg_reg[3][15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__15_n_0),
        .Q(\delayMatch1_reg_reg[3] [15]));
  FDCE \delayMatch1_reg_reg[3][16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__14_n_0),
        .Q(\delayMatch1_reg_reg[3] [16]));
  FDCE \delayMatch1_reg_reg[3][17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__13_n_0),
        .Q(\delayMatch1_reg_reg[3] [17]));
  FDCE \delayMatch1_reg_reg[3][18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__12_n_0),
        .Q(\delayMatch1_reg_reg[3] [18]));
  FDCE \delayMatch1_reg_reg[3][19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__11_n_0),
        .Q(\delayMatch1_reg_reg[3] [19]));
  FDCE \delayMatch1_reg_reg[3][1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__29_n_0),
        .Q(\delayMatch1_reg_reg[3] [1]));
  FDCE \delayMatch1_reg_reg[3][20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__10_n_0),
        .Q(\delayMatch1_reg_reg[3] [20]));
  FDCE \delayMatch1_reg_reg[3][21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__9_n_0),
        .Q(\delayMatch1_reg_reg[3] [21]));
  FDCE \delayMatch1_reg_reg[3][22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__8_n_0),
        .Q(\delayMatch1_reg_reg[3] [22]));
  FDCE \delayMatch1_reg_reg[3][23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__7_n_0),
        .Q(\delayMatch1_reg_reg[3] [23]));
  FDCE \delayMatch1_reg_reg[3][24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__6_n_0),
        .Q(\delayMatch1_reg_reg[3] [24]));
  FDCE \delayMatch1_reg_reg[3][25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__5_n_0),
        .Q(\delayMatch1_reg_reg[3] [25]));
  FDCE \delayMatch1_reg_reg[3][26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__4_n_0),
        .Q(\delayMatch1_reg_reg[3] [26]));
  FDCE \delayMatch1_reg_reg[3][27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__3_n_0),
        .Q(\delayMatch1_reg_reg[3] [27]));
  FDCE \delayMatch1_reg_reg[3][28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__2_n_0),
        .Q(\delayMatch1_reg_reg[3] [28]));
  FDCE \delayMatch1_reg_reg[3][29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__1_n_0),
        .Q(\delayMatch1_reg_reg[3] [29]));
  FDCE \delayMatch1_reg_reg[3][2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__28_n_0),
        .Q(\delayMatch1_reg_reg[3] [2]));
  FDCE \delayMatch1_reg_reg[3][30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__0_n_0),
        .Q(\delayMatch1_reg_reg[3] [30]));
  FDCE \delayMatch1_reg_reg[3][31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate_n_0),
        .Q(\delayMatch1_reg_reg[3] [31]));
  FDCE \delayMatch1_reg_reg[3][3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__27_n_0),
        .Q(\delayMatch1_reg_reg[3] [3]));
  FDCE \delayMatch1_reg_reg[3][4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__26_n_0),
        .Q(\delayMatch1_reg_reg[3] [4]));
  FDCE \delayMatch1_reg_reg[3][5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__25_n_0),
        .Q(\delayMatch1_reg_reg[3] [5]));
  FDCE \delayMatch1_reg_reg[3][6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__24_n_0),
        .Q(\delayMatch1_reg_reg[3] [6]));
  FDCE \delayMatch1_reg_reg[3][7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__23_n_0),
        .Q(\delayMatch1_reg_reg[3] [7]));
  FDCE \delayMatch1_reg_reg[3][8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__22_n_0),
        .Q(\delayMatch1_reg_reg[3] [8]));
  FDCE \delayMatch1_reg_reg[3][9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate__21_n_0),
        .Q(\delayMatch1_reg_reg[3] [9]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate
       (.I0(\delayMatch1_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch1_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__0
       (.I0(\delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch1_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__1
       (.I0(\delayMatch1_reg_reg[2][29]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch1_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__10
       (.I0(\delayMatch1_reg_reg[2][20]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch1_reg_reg_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__11
       (.I0(\delayMatch1_reg_reg[2][19]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch1_reg_reg_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__12
       (.I0(\delayMatch1_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch1_reg_reg_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__13
       (.I0(\delayMatch1_reg_reg[2][17]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch1_reg_reg_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__14
       (.I0(\delayMatch1_reg_reg[2][16]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch1_reg_reg_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__15
       (.I0(\delayMatch1_reg_reg[2][15]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch1_reg_reg_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__16
       (.I0(\delayMatch1_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch1_reg_reg_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__17
       (.I0(\delayMatch1_reg_reg[2][13]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch1_reg_reg_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__18
       (.I0(\delayMatch1_reg_reg[2][12]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch1_reg_reg_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__19
       (.I0(\delayMatch1_reg_reg[2][11]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch1_reg_reg_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__2
       (.I0(\delayMatch1_reg_reg[2][28]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch1_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__20
       (.I0(\delayMatch1_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch1_reg_reg_gate__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__21
       (.I0(\delayMatch1_reg_reg[2][9]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch1_reg_reg_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__22
       (.I0(\delayMatch1_reg_reg[2][8]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch1_reg_reg_gate__22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__23
       (.I0(\delayMatch1_reg_reg[2][7]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch1_reg_reg_gate__23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__24
       (.I0(\delayMatch1_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch1_reg_reg_gate__24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__25
       (.I0(\delayMatch1_reg_reg[2][5]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch1_reg_reg_gate__25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__26
       (.I0(\delayMatch1_reg_reg[2][4]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch1_reg_reg_gate__26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__27
       (.I0(\delayMatch1_reg_reg[2][3]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch1_reg_reg_gate__27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__28
       (.I0(\delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch1_reg_reg_gate__28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__29
       (.I0(\delayMatch1_reg_reg[2][1]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch1_reg_reg_gate__29_n_0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__3
       (.I0(\delayMatch1_reg_reg[2][27]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch1_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__30
       (.I0(\delayMatch1_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch1_reg_reg_gate__30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__4
       (.I0(\delayMatch1_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch1_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__5
       (.I0(\delayMatch1_reg_reg[2][25]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch1_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__6
       (.I0(\delayMatch1_reg_reg[2][24]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch1_reg_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__7
       (.I0(\delayMatch1_reg_reg[2][23]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch1_reg_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__8
       (.I0(\delayMatch1_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch1_reg_reg_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate__9
       (.I0(\delayMatch1_reg_reg[2][21]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch1_reg_reg_gate__9_n_0));
  (* srl_bus_name = "inst/\delayMatch2_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch2_reg_reg[1][0]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch2_reg_reg[1][0]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(y5_p_11),
        .Q(\delayMatch2_reg_reg[1][0]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch2_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch2_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch2_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin2_out1[10]),
        .Q(\delayMatch2_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch2_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch2_reg_reg[1][11]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch2_reg_reg[1][11]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin2_out1[11]),
        .Q(\delayMatch2_reg_reg[1][11]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch2_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch2_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch2_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin2_out1[12]),
        .Q(\delayMatch2_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch2_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch2_reg_reg[1][13]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch2_reg_reg[1][13]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin2_out1[13]),
        .Q(\delayMatch2_reg_reg[1][13]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch2_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch2_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch2_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin2_out1[14]),
        .Q(\delayMatch2_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch2_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch2_reg_reg[1][15]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch2_reg_reg[1][15]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin2_out1[15]),
        .Q(\delayMatch2_reg_reg[1][15]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch2_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch2_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch2_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin2_out1[16]),
        .Q(\delayMatch2_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch2_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch2_reg_reg[1][17]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch2_reg_reg[1][17]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin2_out1[17]),
        .Q(\delayMatch2_reg_reg[1][17]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch2_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch2_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch2_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin2_out1[18]),
        .Q(\delayMatch2_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch2_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch2_reg_reg[1][19]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch2_reg_reg[1][19]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin2_out1[19]),
        .Q(\delayMatch2_reg_reg[1][19]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch2_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch2_reg_reg[1][1]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch2_reg_reg[1][1]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin2_out1[1]),
        .Q(\delayMatch2_reg_reg[1][1]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch2_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch2_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch2_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin2_out1[20]),
        .Q(\delayMatch2_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch2_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch2_reg_reg[1][21]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch2_reg_reg[1][21]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin2_out1[21]),
        .Q(\delayMatch2_reg_reg[1][21]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch2_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch2_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch2_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin2_out1[22]),
        .Q(\delayMatch2_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch2_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch2_reg_reg[1][23]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch2_reg_reg[1][23]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin2_out1[23]),
        .Q(\delayMatch2_reg_reg[1][23]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch2_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch2_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch2_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin2_out1[24]),
        .Q(\delayMatch2_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch2_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch2_reg_reg[1][25]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch2_reg_reg[1][25]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin2_out1[25]),
        .Q(\delayMatch2_reg_reg[1][25]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch2_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch2_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch2_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin2_out1[26]),
        .Q(\delayMatch2_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch2_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch2_reg_reg[1][27]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch2_reg_reg[1][27]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin2_out1[27]),
        .Q(\delayMatch2_reg_reg[1][27]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch2_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch2_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch2_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin2_out1[28]),
        .Q(\delayMatch2_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch2_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch2_reg_reg[1][29]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch2_reg_reg[1][29]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin2_out1[29]),
        .Q(\delayMatch2_reg_reg[1][29]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch2_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch2_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch2_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin2_out1[2]),
        .Q(\delayMatch2_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch2_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch2_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch2_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin2_out1[30]),
        .Q(\delayMatch2_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch2_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch2_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch2_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin2_out1[31]),
        .Q(\delayMatch2_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch2_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch2_reg_reg[1][3]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch2_reg_reg[1][3]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin2_out1[3]),
        .Q(\delayMatch2_reg_reg[1][3]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch2_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin2_out1[4]),
        .Q(\delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch2_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch2_reg_reg[1][5]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch2_reg_reg[1][5]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin2_out1[5]),
        .Q(\delayMatch2_reg_reg[1][5]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch2_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch2_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch2_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin2_out1[6]),
        .Q(\delayMatch2_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch2_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch2_reg_reg[1][7]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch2_reg_reg[1][7]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin2_out1[7]),
        .Q(\delayMatch2_reg_reg[1][7]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch2_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch2_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch2_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin2_out1[8]),
        .Q(\delayMatch2_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch2_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch2_reg_reg[1][9]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch2_reg_reg[1][9]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin2_out1[9]),
        .Q(\delayMatch2_reg_reg[1][9]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  FDRE \delayMatch2_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch2_reg_reg[1][0]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch2_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch2_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch2_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch2_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch2_reg_reg[2][11]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch2_reg_reg[1][11]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch2_reg_reg[2][11]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch2_reg_reg[2][12]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch2_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch2_reg_reg[2][12]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch2_reg_reg[2][13]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch2_reg_reg[1][13]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch2_reg_reg[2][13]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch2_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch2_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch2_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch2_reg_reg[2][15]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch2_reg_reg[1][15]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch2_reg_reg[2][15]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch2_reg_reg[2][16]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch2_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch2_reg_reg[2][16]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch2_reg_reg[2][17]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch2_reg_reg[1][17]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch2_reg_reg[2][17]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch2_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch2_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch2_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch2_reg_reg[2][19]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch2_reg_reg[1][19]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch2_reg_reg[2][19]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch2_reg_reg[2][1]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch2_reg_reg[1][1]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch2_reg_reg[2][1]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch2_reg_reg[2][20]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch2_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch2_reg_reg[2][20]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch2_reg_reg[2][21]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch2_reg_reg[1][21]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch2_reg_reg[2][21]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch2_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch2_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch2_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch2_reg_reg[2][23]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch2_reg_reg[1][23]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch2_reg_reg[2][23]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch2_reg_reg[2][24]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch2_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch2_reg_reg[2][24]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch2_reg_reg[2][25]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch2_reg_reg[1][25]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch2_reg_reg[2][25]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch2_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch2_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch2_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch2_reg_reg[2][27]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch2_reg_reg[1][27]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch2_reg_reg[2][27]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch2_reg_reg[2][28]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch2_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch2_reg_reg[2][28]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch2_reg_reg[2][29]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch2_reg_reg[1][29]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch2_reg_reg[2][29]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch2_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch2_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch2_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch2_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch2_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch2_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch2_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch2_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch2_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch2_reg_reg[2][3]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch2_reg_reg[1][3]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch2_reg_reg[2][3]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch2_reg_reg[2][4]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch2_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch2_reg_reg[2][4]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch2_reg_reg[2][5]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch2_reg_reg[1][5]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch2_reg_reg[2][5]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch2_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch2_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch2_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch2_reg_reg[2][7]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch2_reg_reg[1][7]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch2_reg_reg[2][7]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch2_reg_reg[2][8]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch2_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch2_reg_reg[2][8]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch2_reg_reg[2][9]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch2_reg_reg[1][9]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch2_reg_reg[2][9]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDCE \delayMatch2_reg_reg[3][0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch2_reg_reg_gate__30_n_0),
        .Q(\delayMatch2_reg_reg[3] [0]));
  FDCE \delayMatch2_reg_reg[3][10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch2_reg_reg_gate__20_n_0),
        .Q(\delayMatch2_reg_reg[3] [10]));
  FDCE \delayMatch2_reg_reg[3][11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch2_reg_reg_gate__19_n_0),
        .Q(\delayMatch2_reg_reg[3] [11]));
  FDCE \delayMatch2_reg_reg[3][12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch2_reg_reg_gate__18_n_0),
        .Q(\delayMatch2_reg_reg[3] [12]));
  FDCE \delayMatch2_reg_reg[3][13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch2_reg_reg_gate__17_n_0),
        .Q(\delayMatch2_reg_reg[3] [13]));
  FDCE \delayMatch2_reg_reg[3][14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch2_reg_reg_gate__16_n_0),
        .Q(\delayMatch2_reg_reg[3] [14]));
  FDCE \delayMatch2_reg_reg[3][15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch2_reg_reg_gate__15_n_0),
        .Q(\delayMatch2_reg_reg[3] [15]));
  FDCE \delayMatch2_reg_reg[3][16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch2_reg_reg_gate__14_n_0),
        .Q(\delayMatch2_reg_reg[3] [16]));
  FDCE \delayMatch2_reg_reg[3][17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch2_reg_reg_gate__13_n_0),
        .Q(\delayMatch2_reg_reg[3] [17]));
  FDCE \delayMatch2_reg_reg[3][18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch2_reg_reg_gate__12_n_0),
        .Q(\delayMatch2_reg_reg[3] [18]));
  FDCE \delayMatch2_reg_reg[3][19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch2_reg_reg_gate__11_n_0),
        .Q(\delayMatch2_reg_reg[3] [19]));
  FDCE \delayMatch2_reg_reg[3][1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch2_reg_reg_gate__29_n_0),
        .Q(\delayMatch2_reg_reg[3] [1]));
  FDCE \delayMatch2_reg_reg[3][20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch2_reg_reg_gate__10_n_0),
        .Q(\delayMatch2_reg_reg[3] [20]));
  FDCE \delayMatch2_reg_reg[3][21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch2_reg_reg_gate__9_n_0),
        .Q(\delayMatch2_reg_reg[3] [21]));
  FDCE \delayMatch2_reg_reg[3][22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch2_reg_reg_gate__8_n_0),
        .Q(\delayMatch2_reg_reg[3] [22]));
  FDCE \delayMatch2_reg_reg[3][23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch2_reg_reg_gate__7_n_0),
        .Q(\delayMatch2_reg_reg[3] [23]));
  FDCE \delayMatch2_reg_reg[3][24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch2_reg_reg_gate__6_n_0),
        .Q(\delayMatch2_reg_reg[3] [24]));
  FDCE \delayMatch2_reg_reg[3][25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch2_reg_reg_gate__5_n_0),
        .Q(\delayMatch2_reg_reg[3] [25]));
  FDCE \delayMatch2_reg_reg[3][26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch2_reg_reg_gate__4_n_0),
        .Q(\delayMatch2_reg_reg[3] [26]));
  FDCE \delayMatch2_reg_reg[3][27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch2_reg_reg_gate__3_n_0),
        .Q(\delayMatch2_reg_reg[3] [27]));
  FDCE \delayMatch2_reg_reg[3][28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch2_reg_reg_gate__2_n_0),
        .Q(\delayMatch2_reg_reg[3] [28]));
  FDCE \delayMatch2_reg_reg[3][29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch2_reg_reg_gate__1_n_0),
        .Q(\delayMatch2_reg_reg[3] [29]));
  FDCE \delayMatch2_reg_reg[3][2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch2_reg_reg_gate__28_n_0),
        .Q(\delayMatch2_reg_reg[3] [2]));
  FDCE \delayMatch2_reg_reg[3][30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch2_reg_reg_gate__0_n_0),
        .Q(\delayMatch2_reg_reg[3] [30]));
  FDCE \delayMatch2_reg_reg[3][31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch2_reg_reg_gate_n_0),
        .Q(\delayMatch2_reg_reg[3] [31]));
  FDCE \delayMatch2_reg_reg[3][3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch2_reg_reg_gate__27_n_0),
        .Q(\delayMatch2_reg_reg[3] [3]));
  FDCE \delayMatch2_reg_reg[3][4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch2_reg_reg_gate__26_n_0),
        .Q(\delayMatch2_reg_reg[3] [4]));
  FDCE \delayMatch2_reg_reg[3][5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch2_reg_reg_gate__25_n_0),
        .Q(\delayMatch2_reg_reg[3] [5]));
  FDCE \delayMatch2_reg_reg[3][6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch2_reg_reg_gate__24_n_0),
        .Q(\delayMatch2_reg_reg[3] [6]));
  FDCE \delayMatch2_reg_reg[3][7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch2_reg_reg_gate__23_n_0),
        .Q(\delayMatch2_reg_reg[3] [7]));
  FDCE \delayMatch2_reg_reg[3][8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch2_reg_reg_gate__22_n_0),
        .Q(\delayMatch2_reg_reg[3] [8]));
  FDCE \delayMatch2_reg_reg[3][9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch2_reg_reg_gate__21_n_0),
        .Q(\delayMatch2_reg_reg[3] [9]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch2_reg_reg_gate
       (.I0(\delayMatch2_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch2_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch2_reg_reg_gate__0
       (.I0(\delayMatch2_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch2_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch2_reg_reg_gate__1
       (.I0(\delayMatch2_reg_reg[2][29]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch2_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch2_reg_reg_gate__10
       (.I0(\delayMatch2_reg_reg[2][20]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch2_reg_reg_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch2_reg_reg_gate__11
       (.I0(\delayMatch2_reg_reg[2][19]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch2_reg_reg_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch2_reg_reg_gate__12
       (.I0(\delayMatch2_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch2_reg_reg_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch2_reg_reg_gate__13
       (.I0(\delayMatch2_reg_reg[2][17]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch2_reg_reg_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch2_reg_reg_gate__14
       (.I0(\delayMatch2_reg_reg[2][16]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch2_reg_reg_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch2_reg_reg_gate__15
       (.I0(\delayMatch2_reg_reg[2][15]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch2_reg_reg_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch2_reg_reg_gate__16
       (.I0(\delayMatch2_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch2_reg_reg_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch2_reg_reg_gate__17
       (.I0(\delayMatch2_reg_reg[2][13]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch2_reg_reg_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch2_reg_reg_gate__18
       (.I0(\delayMatch2_reg_reg[2][12]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch2_reg_reg_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch2_reg_reg_gate__19
       (.I0(\delayMatch2_reg_reg[2][11]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch2_reg_reg_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch2_reg_reg_gate__2
       (.I0(\delayMatch2_reg_reg[2][28]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch2_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch2_reg_reg_gate__20
       (.I0(\delayMatch2_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch2_reg_reg_gate__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch2_reg_reg_gate__21
       (.I0(\delayMatch2_reg_reg[2][9]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch2_reg_reg_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch2_reg_reg_gate__22
       (.I0(\delayMatch2_reg_reg[2][8]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch2_reg_reg_gate__22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch2_reg_reg_gate__23
       (.I0(\delayMatch2_reg_reg[2][7]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch2_reg_reg_gate__23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch2_reg_reg_gate__24
       (.I0(\delayMatch2_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch2_reg_reg_gate__24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch2_reg_reg_gate__25
       (.I0(\delayMatch2_reg_reg[2][5]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch2_reg_reg_gate__25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch2_reg_reg_gate__26
       (.I0(\delayMatch2_reg_reg[2][4]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch2_reg_reg_gate__26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch2_reg_reg_gate__27
       (.I0(\delayMatch2_reg_reg[2][3]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch2_reg_reg_gate__27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch2_reg_reg_gate__28
       (.I0(\delayMatch2_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch2_reg_reg_gate__28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch2_reg_reg_gate__29
       (.I0(\delayMatch2_reg_reg[2][1]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch2_reg_reg_gate__29_n_0));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch2_reg_reg_gate__3
       (.I0(\delayMatch2_reg_reg[2][27]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch2_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch2_reg_reg_gate__30
       (.I0(\delayMatch2_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch2_reg_reg_gate__30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch2_reg_reg_gate__4
       (.I0(\delayMatch2_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch2_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch2_reg_reg_gate__5
       (.I0(\delayMatch2_reg_reg[2][25]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch2_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch2_reg_reg_gate__6
       (.I0(\delayMatch2_reg_reg[2][24]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch2_reg_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch2_reg_reg_gate__7
       (.I0(\delayMatch2_reg_reg[2][23]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch2_reg_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch2_reg_reg_gate__8
       (.I0(\delayMatch2_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch2_reg_reg_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch2_reg_reg_gate__9
       (.I0(\delayMatch2_reg_reg[2][21]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch2_reg_reg_gate__9_n_0));
  (* srl_bus_name = "inst/\delayMatch3_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch3_reg_reg[1][0]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch3_reg_reg[1][0]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(y5_p_10),
        .Q(\delayMatch3_reg_reg[1][0]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch3_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch3_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch3_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin1_out1[10]),
        .Q(\delayMatch3_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch3_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch3_reg_reg[1][11]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch3_reg_reg[1][11]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin1_out1[11]),
        .Q(\delayMatch3_reg_reg[1][11]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch3_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch3_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch3_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin1_out1[12]),
        .Q(\delayMatch3_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch3_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch3_reg_reg[1][13]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch3_reg_reg[1][13]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin1_out1[13]),
        .Q(\delayMatch3_reg_reg[1][13]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch3_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch3_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch3_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin1_out1[14]),
        .Q(\delayMatch3_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch3_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch3_reg_reg[1][15]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch3_reg_reg[1][15]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin1_out1[15]),
        .Q(\delayMatch3_reg_reg[1][15]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch3_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch3_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch3_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin1_out1[16]),
        .Q(\delayMatch3_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch3_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch3_reg_reg[1][17]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch3_reg_reg[1][17]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin1_out1[17]),
        .Q(\delayMatch3_reg_reg[1][17]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch3_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch3_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch3_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin1_out1[18]),
        .Q(\delayMatch3_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch3_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch3_reg_reg[1][19]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch3_reg_reg[1][19]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin1_out1[19]),
        .Q(\delayMatch3_reg_reg[1][19]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch3_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch3_reg_reg[1][1]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch3_reg_reg[1][1]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin1_out1[1]),
        .Q(\delayMatch3_reg_reg[1][1]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch3_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch3_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch3_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin1_out1[20]),
        .Q(\delayMatch3_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch3_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch3_reg_reg[1][21]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch3_reg_reg[1][21]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin1_out1[21]),
        .Q(\delayMatch3_reg_reg[1][21]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch3_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch3_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch3_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin1_out1[22]),
        .Q(\delayMatch3_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch3_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch3_reg_reg[1][23]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch3_reg_reg[1][23]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin1_out1[23]),
        .Q(\delayMatch3_reg_reg[1][23]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch3_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch3_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch3_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin1_out1[24]),
        .Q(\delayMatch3_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch3_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch3_reg_reg[1][25]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch3_reg_reg[1][25]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin1_out1[25]),
        .Q(\delayMatch3_reg_reg[1][25]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch3_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch3_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch3_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin1_out1[26]),
        .Q(\delayMatch3_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch3_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch3_reg_reg[1][27]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch3_reg_reg[1][27]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin1_out1[27]),
        .Q(\delayMatch3_reg_reg[1][27]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch3_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch3_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch3_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin1_out1[28]),
        .Q(\delayMatch3_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch3_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch3_reg_reg[1][29]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch3_reg_reg[1][29]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin1_out1[29]),
        .Q(\delayMatch3_reg_reg[1][29]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch3_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch3_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch3_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin1_out1[2]),
        .Q(\delayMatch3_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch3_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch3_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch3_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin1_out1[30]),
        .Q(\delayMatch3_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch3_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch3_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch3_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin1_out1[31]),
        .Q(\delayMatch3_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch3_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch3_reg_reg[1][3]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch3_reg_reg[1][3]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin1_out1[3]),
        .Q(\delayMatch3_reg_reg[1][3]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch3_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin1_out1[4]),
        .Q(\delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch3_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch3_reg_reg[1][5]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch3_reg_reg[1][5]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin1_out1[5]),
        .Q(\delayMatch3_reg_reg[1][5]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch3_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch3_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch3_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin1_out1[6]),
        .Q(\delayMatch3_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch3_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch3_reg_reg[1][7]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch3_reg_reg[1][7]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin1_out1[7]),
        .Q(\delayMatch3_reg_reg[1][7]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch3_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch3_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch3_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin1_out1[8]),
        .Q(\delayMatch3_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch3_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch3_reg_reg[1][9]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch3_reg_reg[1][9]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin1_out1[9]),
        .Q(\delayMatch3_reg_reg[1][9]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  FDRE \delayMatch3_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch3_reg_reg[1][0]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch3_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch3_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch3_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch3_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch3_reg_reg[2][11]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch3_reg_reg[1][11]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch3_reg_reg[2][11]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch3_reg_reg[2][12]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch3_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch3_reg_reg[2][12]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch3_reg_reg[2][13]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch3_reg_reg[1][13]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch3_reg_reg[2][13]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch3_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch3_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch3_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch3_reg_reg[2][15]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch3_reg_reg[1][15]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch3_reg_reg[2][15]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch3_reg_reg[2][16]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch3_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch3_reg_reg[2][16]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch3_reg_reg[2][17]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch3_reg_reg[1][17]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch3_reg_reg[2][17]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch3_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch3_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch3_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch3_reg_reg[2][19]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch3_reg_reg[1][19]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch3_reg_reg[2][19]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch3_reg_reg[2][1]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch3_reg_reg[1][1]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch3_reg_reg[2][1]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch3_reg_reg[2][20]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch3_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch3_reg_reg[2][20]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch3_reg_reg[2][21]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch3_reg_reg[1][21]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch3_reg_reg[2][21]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch3_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch3_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch3_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch3_reg_reg[2][23]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch3_reg_reg[1][23]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch3_reg_reg[2][23]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch3_reg_reg[2][24]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch3_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch3_reg_reg[2][24]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch3_reg_reg[2][25]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch3_reg_reg[1][25]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch3_reg_reg[2][25]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch3_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch3_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch3_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch3_reg_reg[2][27]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch3_reg_reg[1][27]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch3_reg_reg[2][27]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch3_reg_reg[2][28]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch3_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch3_reg_reg[2][28]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch3_reg_reg[2][29]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch3_reg_reg[1][29]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch3_reg_reg[2][29]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch3_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch3_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch3_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch3_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch3_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch3_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch3_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch3_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch3_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch3_reg_reg[2][3]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch3_reg_reg[1][3]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch3_reg_reg[2][3]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch3_reg_reg[2][4]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch3_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch3_reg_reg[2][4]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch3_reg_reg[2][5]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch3_reg_reg[1][5]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch3_reg_reg[2][5]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch3_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch3_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch3_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch3_reg_reg[2][7]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch3_reg_reg[1][7]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch3_reg_reg[2][7]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch3_reg_reg[2][8]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch3_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch3_reg_reg[2][8]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch3_reg_reg[2][9]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch3_reg_reg[1][9]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch3_reg_reg[2][9]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDCE \delayMatch3_reg_reg[3][0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch3_reg_reg_gate__30_n_0),
        .Q(\delayMatch3_reg_reg[3] [0]));
  FDCE \delayMatch3_reg_reg[3][10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch3_reg_reg_gate__20_n_0),
        .Q(\delayMatch3_reg_reg[3] [10]));
  FDCE \delayMatch3_reg_reg[3][11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch3_reg_reg_gate__19_n_0),
        .Q(\delayMatch3_reg_reg[3] [11]));
  FDCE \delayMatch3_reg_reg[3][12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch3_reg_reg_gate__18_n_0),
        .Q(\delayMatch3_reg_reg[3] [12]));
  FDCE \delayMatch3_reg_reg[3][13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch3_reg_reg_gate__17_n_0),
        .Q(\delayMatch3_reg_reg[3] [13]));
  FDCE \delayMatch3_reg_reg[3][14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch3_reg_reg_gate__16_n_0),
        .Q(\delayMatch3_reg_reg[3] [14]));
  FDCE \delayMatch3_reg_reg[3][15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch3_reg_reg_gate__15_n_0),
        .Q(\delayMatch3_reg_reg[3] [15]));
  FDCE \delayMatch3_reg_reg[3][16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch3_reg_reg_gate__14_n_0),
        .Q(\delayMatch3_reg_reg[3] [16]));
  FDCE \delayMatch3_reg_reg[3][17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch3_reg_reg_gate__13_n_0),
        .Q(\delayMatch3_reg_reg[3] [17]));
  FDCE \delayMatch3_reg_reg[3][18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch3_reg_reg_gate__12_n_0),
        .Q(\delayMatch3_reg_reg[3] [18]));
  FDCE \delayMatch3_reg_reg[3][19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch3_reg_reg_gate__11_n_0),
        .Q(\delayMatch3_reg_reg[3] [19]));
  FDCE \delayMatch3_reg_reg[3][1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch3_reg_reg_gate__29_n_0),
        .Q(\delayMatch3_reg_reg[3] [1]));
  FDCE \delayMatch3_reg_reg[3][20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch3_reg_reg_gate__10_n_0),
        .Q(\delayMatch3_reg_reg[3] [20]));
  FDCE \delayMatch3_reg_reg[3][21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch3_reg_reg_gate__9_n_0),
        .Q(\delayMatch3_reg_reg[3] [21]));
  FDCE \delayMatch3_reg_reg[3][22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch3_reg_reg_gate__8_n_0),
        .Q(\delayMatch3_reg_reg[3] [22]));
  FDCE \delayMatch3_reg_reg[3][23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch3_reg_reg_gate__7_n_0),
        .Q(\delayMatch3_reg_reg[3] [23]));
  FDCE \delayMatch3_reg_reg[3][24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch3_reg_reg_gate__6_n_0),
        .Q(\delayMatch3_reg_reg[3] [24]));
  FDCE \delayMatch3_reg_reg[3][25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch3_reg_reg_gate__5_n_0),
        .Q(\delayMatch3_reg_reg[3] [25]));
  FDCE \delayMatch3_reg_reg[3][26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch3_reg_reg_gate__4_n_0),
        .Q(\delayMatch3_reg_reg[3] [26]));
  FDCE \delayMatch3_reg_reg[3][27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch3_reg_reg_gate__3_n_0),
        .Q(\delayMatch3_reg_reg[3] [27]));
  FDCE \delayMatch3_reg_reg[3][28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch3_reg_reg_gate__2_n_0),
        .Q(\delayMatch3_reg_reg[3] [28]));
  FDCE \delayMatch3_reg_reg[3][29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch3_reg_reg_gate__1_n_0),
        .Q(\delayMatch3_reg_reg[3] [29]));
  FDCE \delayMatch3_reg_reg[3][2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch3_reg_reg_gate__28_n_0),
        .Q(\delayMatch3_reg_reg[3] [2]));
  FDCE \delayMatch3_reg_reg[3][30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch3_reg_reg_gate__0_n_0),
        .Q(\delayMatch3_reg_reg[3] [30]));
  FDCE \delayMatch3_reg_reg[3][31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch3_reg_reg_gate_n_0),
        .Q(\delayMatch3_reg_reg[3] [31]));
  FDCE \delayMatch3_reg_reg[3][3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch3_reg_reg_gate__27_n_0),
        .Q(\delayMatch3_reg_reg[3] [3]));
  FDCE \delayMatch3_reg_reg[3][4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch3_reg_reg_gate__26_n_0),
        .Q(\delayMatch3_reg_reg[3] [4]));
  FDCE \delayMatch3_reg_reg[3][5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch3_reg_reg_gate__25_n_0),
        .Q(\delayMatch3_reg_reg[3] [5]));
  FDCE \delayMatch3_reg_reg[3][6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch3_reg_reg_gate__24_n_0),
        .Q(\delayMatch3_reg_reg[3] [6]));
  FDCE \delayMatch3_reg_reg[3][7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch3_reg_reg_gate__23_n_0),
        .Q(\delayMatch3_reg_reg[3] [7]));
  FDCE \delayMatch3_reg_reg[3][8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch3_reg_reg_gate__22_n_0),
        .Q(\delayMatch3_reg_reg[3] [8]));
  FDCE \delayMatch3_reg_reg[3][9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch3_reg_reg_gate__21_n_0),
        .Q(\delayMatch3_reg_reg[3] [9]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch3_reg_reg_gate
       (.I0(\delayMatch3_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch3_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch3_reg_reg_gate__0
       (.I0(\delayMatch3_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch3_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch3_reg_reg_gate__1
       (.I0(\delayMatch3_reg_reg[2][29]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch3_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch3_reg_reg_gate__10
       (.I0(\delayMatch3_reg_reg[2][20]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch3_reg_reg_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch3_reg_reg_gate__11
       (.I0(\delayMatch3_reg_reg[2][19]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch3_reg_reg_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch3_reg_reg_gate__12
       (.I0(\delayMatch3_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch3_reg_reg_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch3_reg_reg_gate__13
       (.I0(\delayMatch3_reg_reg[2][17]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch3_reg_reg_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch3_reg_reg_gate__14
       (.I0(\delayMatch3_reg_reg[2][16]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch3_reg_reg_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch3_reg_reg_gate__15
       (.I0(\delayMatch3_reg_reg[2][15]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch3_reg_reg_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch3_reg_reg_gate__16
       (.I0(\delayMatch3_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch3_reg_reg_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch3_reg_reg_gate__17
       (.I0(\delayMatch3_reg_reg[2][13]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch3_reg_reg_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch3_reg_reg_gate__18
       (.I0(\delayMatch3_reg_reg[2][12]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch3_reg_reg_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch3_reg_reg_gate__19
       (.I0(\delayMatch3_reg_reg[2][11]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch3_reg_reg_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch3_reg_reg_gate__2
       (.I0(\delayMatch3_reg_reg[2][28]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch3_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch3_reg_reg_gate__20
       (.I0(\delayMatch3_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch3_reg_reg_gate__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch3_reg_reg_gate__21
       (.I0(\delayMatch3_reg_reg[2][9]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch3_reg_reg_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch3_reg_reg_gate__22
       (.I0(\delayMatch3_reg_reg[2][8]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch3_reg_reg_gate__22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch3_reg_reg_gate__23
       (.I0(\delayMatch3_reg_reg[2][7]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch3_reg_reg_gate__23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch3_reg_reg_gate__24
       (.I0(\delayMatch3_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch3_reg_reg_gate__24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch3_reg_reg_gate__25
       (.I0(\delayMatch3_reg_reg[2][5]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch3_reg_reg_gate__25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch3_reg_reg_gate__26
       (.I0(\delayMatch3_reg_reg[2][4]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch3_reg_reg_gate__26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch3_reg_reg_gate__27
       (.I0(\delayMatch3_reg_reg[2][3]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch3_reg_reg_gate__27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch3_reg_reg_gate__28
       (.I0(\delayMatch3_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch3_reg_reg_gate__28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch3_reg_reg_gate__29
       (.I0(\delayMatch3_reg_reg[2][1]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch3_reg_reg_gate__29_n_0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch3_reg_reg_gate__3
       (.I0(\delayMatch3_reg_reg[2][27]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch3_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch3_reg_reg_gate__30
       (.I0(\delayMatch3_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch3_reg_reg_gate__30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch3_reg_reg_gate__4
       (.I0(\delayMatch3_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch3_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch3_reg_reg_gate__5
       (.I0(\delayMatch3_reg_reg[2][25]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch3_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch3_reg_reg_gate__6
       (.I0(\delayMatch3_reg_reg[2][24]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch3_reg_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch3_reg_reg_gate__7
       (.I0(\delayMatch3_reg_reg[2][23]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch3_reg_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch3_reg_reg_gate__8
       (.I0(\delayMatch3_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch3_reg_reg_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch3_reg_reg_gate__9
       (.I0(\delayMatch3_reg_reg[2][21]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch3_reg_reg_gate__9_n_0));
  (* srl_bus_name = "inst/\delayMatch4_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch4_reg_reg[1][0]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch4_reg_reg[1][0]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(y5_p),
        .Q(\delayMatch4_reg_reg[1][0]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch4_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch4_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch4_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin_out1[10]),
        .Q(\delayMatch4_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch4_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch4_reg_reg[1][11]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch4_reg_reg[1][11]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin_out1[11]),
        .Q(\delayMatch4_reg_reg[1][11]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch4_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch4_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch4_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin_out1[12]),
        .Q(\delayMatch4_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch4_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch4_reg_reg[1][13]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch4_reg_reg[1][13]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin_out1[13]),
        .Q(\delayMatch4_reg_reg[1][13]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch4_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch4_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch4_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin_out1[14]),
        .Q(\delayMatch4_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch4_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch4_reg_reg[1][15]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch4_reg_reg[1][15]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin_out1[15]),
        .Q(\delayMatch4_reg_reg[1][15]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch4_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch4_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch4_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin_out1[16]),
        .Q(\delayMatch4_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch4_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch4_reg_reg[1][17]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch4_reg_reg[1][17]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin_out1[17]),
        .Q(\delayMatch4_reg_reg[1][17]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch4_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch4_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch4_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin_out1[18]),
        .Q(\delayMatch4_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch4_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch4_reg_reg[1][19]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch4_reg_reg[1][19]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin_out1[19]),
        .Q(\delayMatch4_reg_reg[1][19]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch4_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch4_reg_reg[1][1]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch4_reg_reg[1][1]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin_out1[1]),
        .Q(\delayMatch4_reg_reg[1][1]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch4_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch4_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch4_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin_out1[20]),
        .Q(\delayMatch4_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch4_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch4_reg_reg[1][21]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch4_reg_reg[1][21]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin_out1[21]),
        .Q(\delayMatch4_reg_reg[1][21]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch4_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch4_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch4_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin_out1[22]),
        .Q(\delayMatch4_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch4_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch4_reg_reg[1][23]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch4_reg_reg[1][23]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin_out1[23]),
        .Q(\delayMatch4_reg_reg[1][23]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch4_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch4_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch4_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin_out1[24]),
        .Q(\delayMatch4_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch4_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch4_reg_reg[1][25]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch4_reg_reg[1][25]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin_out1[25]),
        .Q(\delayMatch4_reg_reg[1][25]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch4_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch4_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch4_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin_out1[26]),
        .Q(\delayMatch4_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch4_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch4_reg_reg[1][27]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch4_reg_reg[1][27]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin_out1[27]),
        .Q(\delayMatch4_reg_reg[1][27]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch4_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch4_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch4_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin_out1[28]),
        .Q(\delayMatch4_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch4_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch4_reg_reg[1][29]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch4_reg_reg[1][29]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin_out1[29]),
        .Q(\delayMatch4_reg_reg[1][29]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch4_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch4_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch4_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin_out1[2]),
        .Q(\delayMatch4_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch4_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch4_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch4_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin_out1[30]),
        .Q(\delayMatch4_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch4_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch4_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch4_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin_out1[31]),
        .Q(\delayMatch4_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch4_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch4_reg_reg[1][3]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch4_reg_reg[1][3]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin_out1[3]),
        .Q(\delayMatch4_reg_reg[1][3]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch4_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin_out1[4]),
        .Q(\delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch4_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch4_reg_reg[1][5]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch4_reg_reg[1][5]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin_out1[5]),
        .Q(\delayMatch4_reg_reg[1][5]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch4_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch4_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch4_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin_out1[6]),
        .Q(\delayMatch4_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch4_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch4_reg_reg[1][7]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch4_reg_reg[1][7]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin_out1[7]),
        .Q(\delayMatch4_reg_reg[1][7]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch4_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch4_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch4_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin_out1[8]),
        .Q(\delayMatch4_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "inst/\delayMatch4_reg_reg[1] " *) 
  (* srl_name = "inst/\delayMatch4_reg_reg[1][9]_srl2_HwModeRegister1_reg_reg_c_0 " *) 
  SRL16E \delayMatch4_reg_reg[1][9]_srl2_HwModeRegister1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Sin_out1[9]),
        .Q(\delayMatch4_reg_reg[1][9]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ));
  FDRE \delayMatch4_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch4_reg_reg[1][0]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch4_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch4_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch4_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch4_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch4_reg_reg[2][11]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch4_reg_reg[1][11]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch4_reg_reg[2][11]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch4_reg_reg[2][12]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch4_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch4_reg_reg[2][12]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch4_reg_reg[2][13]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch4_reg_reg[1][13]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch4_reg_reg[2][13]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch4_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch4_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch4_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch4_reg_reg[2][15]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch4_reg_reg[1][15]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch4_reg_reg[2][15]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch4_reg_reg[2][16]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch4_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch4_reg_reg[2][16]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch4_reg_reg[2][17]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch4_reg_reg[1][17]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch4_reg_reg[2][17]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch4_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch4_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch4_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch4_reg_reg[2][19]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch4_reg_reg[1][19]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch4_reg_reg[2][19]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch4_reg_reg[2][1]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch4_reg_reg[1][1]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch4_reg_reg[2][1]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch4_reg_reg[2][20]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch4_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch4_reg_reg[2][20]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch4_reg_reg[2][21]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch4_reg_reg[1][21]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch4_reg_reg[2][21]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch4_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch4_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch4_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch4_reg_reg[2][23]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch4_reg_reg[1][23]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch4_reg_reg[2][23]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch4_reg_reg[2][24]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch4_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch4_reg_reg[2][24]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch4_reg_reg[2][25]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch4_reg_reg[1][25]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch4_reg_reg[2][25]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch4_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch4_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch4_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch4_reg_reg[2][27]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch4_reg_reg[1][27]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch4_reg_reg[2][27]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch4_reg_reg[2][28]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch4_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch4_reg_reg[2][28]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch4_reg_reg[2][29]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch4_reg_reg[1][29]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch4_reg_reg[2][29]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch4_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch4_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch4_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch4_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch4_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch4_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch4_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch4_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch4_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch4_reg_reg[2][3]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch4_reg_reg[1][3]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch4_reg_reg[2][3]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch4_reg_reg[2][4]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch4_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch4_reg_reg[2][4]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch4_reg_reg[2][5]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch4_reg_reg[1][5]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch4_reg_reg[2][5]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch4_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch4_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch4_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch4_reg_reg[2][7]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch4_reg_reg[1][7]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch4_reg_reg[2][7]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch4_reg_reg[2][8]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch4_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch4_reg_reg[2][8]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \delayMatch4_reg_reg[2][9]_HwModeRegister1_reg_reg_c_1 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch4_reg_reg[1][9]_srl2_HwModeRegister1_reg_reg_c_0_n_0 ),
        .Q(\delayMatch4_reg_reg[2][9]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDCE \delayMatch4_reg_reg[3][0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch4_reg_reg_gate__30_n_0),
        .Q(\delayMatch4_reg_reg[3] [0]));
  FDCE \delayMatch4_reg_reg[3][10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch4_reg_reg_gate__20_n_0),
        .Q(\delayMatch4_reg_reg[3] [10]));
  FDCE \delayMatch4_reg_reg[3][11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch4_reg_reg_gate__19_n_0),
        .Q(\delayMatch4_reg_reg[3] [11]));
  FDCE \delayMatch4_reg_reg[3][12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch4_reg_reg_gate__18_n_0),
        .Q(\delayMatch4_reg_reg[3] [12]));
  FDCE \delayMatch4_reg_reg[3][13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch4_reg_reg_gate__17_n_0),
        .Q(\delayMatch4_reg_reg[3] [13]));
  FDCE \delayMatch4_reg_reg[3][14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch4_reg_reg_gate__16_n_0),
        .Q(\delayMatch4_reg_reg[3] [14]));
  FDCE \delayMatch4_reg_reg[3][15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch4_reg_reg_gate__15_n_0),
        .Q(\delayMatch4_reg_reg[3] [15]));
  FDCE \delayMatch4_reg_reg[3][16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch4_reg_reg_gate__14_n_0),
        .Q(\delayMatch4_reg_reg[3] [16]));
  FDCE \delayMatch4_reg_reg[3][17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch4_reg_reg_gate__13_n_0),
        .Q(\delayMatch4_reg_reg[3] [17]));
  FDCE \delayMatch4_reg_reg[3][18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch4_reg_reg_gate__12_n_0),
        .Q(\delayMatch4_reg_reg[3] [18]));
  FDCE \delayMatch4_reg_reg[3][19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch4_reg_reg_gate__11_n_0),
        .Q(\delayMatch4_reg_reg[3] [19]));
  FDCE \delayMatch4_reg_reg[3][1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch4_reg_reg_gate__29_n_0),
        .Q(\delayMatch4_reg_reg[3] [1]));
  FDCE \delayMatch4_reg_reg[3][20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch4_reg_reg_gate__10_n_0),
        .Q(\delayMatch4_reg_reg[3] [20]));
  FDCE \delayMatch4_reg_reg[3][21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch4_reg_reg_gate__9_n_0),
        .Q(\delayMatch4_reg_reg[3] [21]));
  FDCE \delayMatch4_reg_reg[3][22] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch4_reg_reg_gate__8_n_0),
        .Q(\delayMatch4_reg_reg[3] [22]));
  FDCE \delayMatch4_reg_reg[3][23] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch4_reg_reg_gate__7_n_0),
        .Q(\delayMatch4_reg_reg[3] [23]));
  FDCE \delayMatch4_reg_reg[3][24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch4_reg_reg_gate__6_n_0),
        .Q(\delayMatch4_reg_reg[3] [24]));
  FDCE \delayMatch4_reg_reg[3][25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch4_reg_reg_gate__5_n_0),
        .Q(\delayMatch4_reg_reg[3] [25]));
  FDCE \delayMatch4_reg_reg[3][26] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch4_reg_reg_gate__4_n_0),
        .Q(\delayMatch4_reg_reg[3] [26]));
  FDCE \delayMatch4_reg_reg[3][27] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch4_reg_reg_gate__3_n_0),
        .Q(\delayMatch4_reg_reg[3] [27]));
  FDCE \delayMatch4_reg_reg[3][28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch4_reg_reg_gate__2_n_0),
        .Q(\delayMatch4_reg_reg[3] [28]));
  FDCE \delayMatch4_reg_reg[3][29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch4_reg_reg_gate__1_n_0),
        .Q(\delayMatch4_reg_reg[3] [29]));
  FDCE \delayMatch4_reg_reg[3][2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch4_reg_reg_gate__28_n_0),
        .Q(\delayMatch4_reg_reg[3] [2]));
  FDCE \delayMatch4_reg_reg[3][30] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch4_reg_reg_gate__0_n_0),
        .Q(\delayMatch4_reg_reg[3] [30]));
  FDCE \delayMatch4_reg_reg[3][31] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch4_reg_reg_gate_n_0),
        .Q(\delayMatch4_reg_reg[3] [31]));
  FDCE \delayMatch4_reg_reg[3][3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch4_reg_reg_gate__27_n_0),
        .Q(\delayMatch4_reg_reg[3] [3]));
  FDCE \delayMatch4_reg_reg[3][4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch4_reg_reg_gate__26_n_0),
        .Q(\delayMatch4_reg_reg[3] [4]));
  FDCE \delayMatch4_reg_reg[3][5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch4_reg_reg_gate__25_n_0),
        .Q(\delayMatch4_reg_reg[3] [5]));
  FDCE \delayMatch4_reg_reg[3][6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch4_reg_reg_gate__24_n_0),
        .Q(\delayMatch4_reg_reg[3] [6]));
  FDCE \delayMatch4_reg_reg[3][7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch4_reg_reg_gate__23_n_0),
        .Q(\delayMatch4_reg_reg[3] [7]));
  FDCE \delayMatch4_reg_reg[3][8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch4_reg_reg_gate__22_n_0),
        .Q(\delayMatch4_reg_reg[3] [8]));
  FDCE \delayMatch4_reg_reg[3][9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch4_reg_reg_gate__21_n_0),
        .Q(\delayMatch4_reg_reg[3] [9]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch4_reg_reg_gate
       (.I0(\delayMatch4_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch4_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch4_reg_reg_gate__0
       (.I0(\delayMatch4_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch4_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch4_reg_reg_gate__1
       (.I0(\delayMatch4_reg_reg[2][29]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch4_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch4_reg_reg_gate__10
       (.I0(\delayMatch4_reg_reg[2][20]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch4_reg_reg_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch4_reg_reg_gate__11
       (.I0(\delayMatch4_reg_reg[2][19]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch4_reg_reg_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch4_reg_reg_gate__12
       (.I0(\delayMatch4_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch4_reg_reg_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch4_reg_reg_gate__13
       (.I0(\delayMatch4_reg_reg[2][17]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch4_reg_reg_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch4_reg_reg_gate__14
       (.I0(\delayMatch4_reg_reg[2][16]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch4_reg_reg_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch4_reg_reg_gate__15
       (.I0(\delayMatch4_reg_reg[2][15]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch4_reg_reg_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch4_reg_reg_gate__16
       (.I0(\delayMatch4_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch4_reg_reg_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch4_reg_reg_gate__17
       (.I0(\delayMatch4_reg_reg[2][13]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch4_reg_reg_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch4_reg_reg_gate__18
       (.I0(\delayMatch4_reg_reg[2][12]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch4_reg_reg_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch4_reg_reg_gate__19
       (.I0(\delayMatch4_reg_reg[2][11]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch4_reg_reg_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch4_reg_reg_gate__2
       (.I0(\delayMatch4_reg_reg[2][28]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch4_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch4_reg_reg_gate__20
       (.I0(\delayMatch4_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch4_reg_reg_gate__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch4_reg_reg_gate__21
       (.I0(\delayMatch4_reg_reg[2][9]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch4_reg_reg_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch4_reg_reg_gate__22
       (.I0(\delayMatch4_reg_reg[2][8]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch4_reg_reg_gate__22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch4_reg_reg_gate__23
       (.I0(\delayMatch4_reg_reg[2][7]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch4_reg_reg_gate__23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch4_reg_reg_gate__24
       (.I0(\delayMatch4_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch4_reg_reg_gate__24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch4_reg_reg_gate__25
       (.I0(\delayMatch4_reg_reg[2][5]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch4_reg_reg_gate__25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch4_reg_reg_gate__26
       (.I0(\delayMatch4_reg_reg[2][4]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch4_reg_reg_gate__26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch4_reg_reg_gate__27
       (.I0(\delayMatch4_reg_reg[2][3]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch4_reg_reg_gate__27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch4_reg_reg_gate__28
       (.I0(\delayMatch4_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch4_reg_reg_gate__28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch4_reg_reg_gate__29
       (.I0(\delayMatch4_reg_reg[2][1]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch4_reg_reg_gate__29_n_0));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch4_reg_reg_gate__3
       (.I0(\delayMatch4_reg_reg[2][27]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch4_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch4_reg_reg_gate__30
       (.I0(\delayMatch4_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch4_reg_reg_gate__30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch4_reg_reg_gate__4
       (.I0(\delayMatch4_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch4_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch4_reg_reg_gate__5
       (.I0(\delayMatch4_reg_reg[2][25]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch4_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch4_reg_reg_gate__6
       (.I0(\delayMatch4_reg_reg[2][24]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch4_reg_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch4_reg_reg_gate__7
       (.I0(\delayMatch4_reg_reg[2][23]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch4_reg_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch4_reg_reg_gate__8
       (.I0(\delayMatch4_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch4_reg_reg_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch4_reg_reg_gate__9
       (.I0(\delayMatch4_reg_reg[2][21]_HwModeRegister1_reg_reg_c_1_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_1_n_0),
        .O(delayMatch4_reg_reg_gate__9_n_0));
  (* srl_bus_name = "inst/\delayMatch_reg_reg " *) 
  (* srl_name = "inst/\delayMatch_reg_reg[7]_srl8_HwModeRegister1_reg_reg_c_6 " *) 
  SRL16E \delayMatch_reg_reg[7]_srl8_HwModeRegister1_reg_reg_c_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(run_drum),
        .Q(\delayMatch_reg_reg[7]_srl8_HwModeRegister1_reg_reg_c_6_n_0 ));
  FDRE \delayMatch_reg_reg[8]_HwModeRegister1_reg_reg_c_7 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch_reg_reg[7]_srl8_HwModeRegister1_reg_reg_c_6_n_0 ),
        .Q(\delayMatch_reg_reg[8]_HwModeRegister1_reg_reg_c_7_n_0 ),
        .R(1'b0));
  FDCE \delayMatch_reg_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch_reg_reg_gate_n_0),
        .Q(delayMatch_reg));
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch_reg_reg_gate
       (.I0(\delayMatch_reg_reg[8]_HwModeRegister1_reg_reg_c_7_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_7_n_0),
        .O(delayMatch_reg_reg_gate_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(quad_correction_before_sub_temp_9[13]),
        .O(i__carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_2
       (.I0(quad_correction_before_sub_temp_9[10]),
        .I1(quad_correction_before_sub_temp_9[11]),
        .O(i__carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_3
       (.I0(quad_correction_before_sub_temp_9[15]),
        .I1(quad_correction_before_sub_temp_9[14]),
        .O(i__carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__0_i_4
       (.I0(quad_correction_before_sub_temp_9[13]),
        .I1(quad_correction_before_sub_temp_9[12]),
        .O(i__carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__0_i_5
       (.I0(quad_correction_before_sub_temp_9[10]),
        .I1(quad_correction_before_sub_temp_9[11]),
        .O(i__carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_6
       (.I0(quad_correction_before_sub_temp_9[9]),
        .I1(quad_correction_before_sub_temp_9[8]),
        .O(i__carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry__1_i_2
       (.I0(quad_correction_before_sub_temp_9[17]),
        .I1(quad_correction_before_sub_temp_9[16]),
        .O(i__carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3
       (.I0(quad_correction_before_sub_temp_9[20]),
        .O(i__carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_4
       (.I0(quad_correction_before_sub_temp_9[19]),
        .I1(quad_correction_before_sub_temp_9[18]),
        .O(i__carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_5
       (.I0(quad_correction_before_sub_temp_9[16]),
        .I1(quad_correction_before_sub_temp_9[17]),
        .O(i__carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_4
       (.I0(quad_correction_before_sub_temp_9[7]),
        .I1(quad_correction_before_sub_temp_9[6]),
        .O(i__carry_i_4_n_0));
  FDCE \kconst_1_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(kconst_1[0]));
  FDCE \kconst_1_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(kconst_1[12]));
  FDCE \kconst_1_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(kconst_1[13]));
  FDCE \kconst_1_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(kconst_1[16]));
  FDCE \kconst_1_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(kconst_1[17]));
  FDCE \kconst_1_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(kconst_1[1]));
  FDCE \kconst_1_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(kconst_1[20]));
  FDCE \kconst_1_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(kconst_1[21]));
  FDCE \kconst_1_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(kconst_1[24]));
  FDCE \kconst_1_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(kconst_1[25]));
  FDCE \kconst_1_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(kconst_1[28]));
  FDCE \kconst_1_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(kconst_1[29]));
  FDCE \kconst_1_reg[32] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(kconst_1[32]));
  FDCE \kconst_1_reg[33] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(kconst_1[33]));
  FDCE \kconst_1_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(kconst_1[4]));
  FDCE \kconst_1_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(kconst_1[5]));
  FDCE \kconst_1_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(kconst_1[8]));
  FDCE \kconst_1_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(kconst_1[9]));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_22__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_23__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__0_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_25__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_27_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_28__0_n_0 }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\HDL_Counter4_out1_reg_n_0_[11] ,1'b0,1'b0}),
        .O(quad_correction_before_sub_temp[12:9]),
        .S({\HDL_Counter4_out1_reg_n_0_[12] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_131_n_0 ,\HDL_Counter4_out1_reg_n_0_[10] ,\HDL_Counter4_out1_reg_n_0_[9] }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__0 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__0_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__0_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__0_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\HDL_Counter2_out1_reg_n_0_[11] ,1'b0,1'b0}),
        .O(quad_correction_before_sub_temp_4[12:9]),
        .S({\HDL_Counter2_out1_reg_n_0_[12] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_131__0_n_0 ,\HDL_Counter2_out1_reg_n_0_[10] ,\HDL_Counter2_out1_reg_n_0_[9] }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__1 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__1_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__1_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__1_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\HDL_Counter3_out1_reg_n_0_[11] ,1'b0,1'b0}),
        .O(quad_correction_before_sub_temp_7[12:9]),
        .S({\HDL_Counter3_out1_reg_n_0_[12] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_131__1_n_0 ,\HDL_Counter3_out1_reg_n_0_[10] ,\HDL_Counter3_out1_reg_n_0_[9] }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104 
       (.CI(u_Sin3_n_0),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter4_out1_reg_n_0_[8] ,1'b0,\HDL_Counter4_out1_reg_n_0_[6] ,1'b0}),
        .O(quad_correction_before_sub_temp[8:5]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_132_n_0 ,\HDL_Counter4_out1_reg_n_0_[7] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_133_n_0 ,\HDL_Counter4_out1_reg_n_0_[5] }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__0 
       (.CI(u_Sin1_n_0),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__0_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__0_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter2_out1_reg_n_0_[8] ,1'b0,\HDL_Counter2_out1_reg_n_0_[6] ,1'b0}),
        .O(quad_correction_before_sub_temp_4[8:5]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_132__0_n_0 ,\HDL_Counter2_out1_reg_n_0_[7] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_133__0_n_0 ,\HDL_Counter2_out1_reg_n_0_[5] }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__1 
       (.CI(u_Sin_n_0),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__1_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__1_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter3_out1_reg_n_0_[8] ,1'b0,\HDL_Counter3_out1_reg_n_0_[6] ,1'b0}),
        .O(quad_correction_before_sub_temp_7[8:5]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_132__1_n_0 ,\HDL_Counter3_out1_reg_n_0_[7] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_133__1_n_0 ,\HDL_Counter3_out1_reg_n_0_[5] }));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_105 
       (.I0(\HDL_Counter4_out1_reg_n_0_[20] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_105_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_105__0 
       (.I0(\HDL_Counter2_out1_reg_n_0_[20] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_105__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_105__1 
       (.I0(\HDL_Counter3_out1_reg_n_0_[20] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_105__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_106 
       (.I0(\HDL_Counter4_out1_reg_n_0_[19] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_106_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_106__0 
       (.I0(\HDL_Counter2_out1_reg_n_0_[19] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_106__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_106__1 
       (.I0(\HDL_Counter3_out1_reg_n_0_[19] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_106__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_107 
       (.I0(\HDL_Counter4_out1_reg_n_0_[18] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_107_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_107__0 
       (.I0(\HDL_Counter2_out1_reg_n_0_[18] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_107__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_107__1 
       (.I0(\HDL_Counter3_out1_reg_n_0_[18] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_107__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_11__0 
       (.I0(quad_correction_before_sub_temp_1[24]),
        .I1(quad_correction_before_sub_temp_1[25]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_11__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12 
       (.I0(quad_correction_before_sub_temp_1[21]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\HDL_Counter4_out1_reg_n_0_[7] ,1'b0,\HDL_Counter4_out1_reg_n_0_[5] }),
        .O(quad_correction_before_add_temp[8:5]),
        .S({\HDL_Counter4_out1_reg_n_0_[8] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_135_n_0 ,\HDL_Counter4_out1_reg_n_0_[6] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_136_n_0 }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__0 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__0_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__0_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__0_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\HDL_Counter2_out1_reg_n_0_[7] ,1'b0,\HDL_Counter2_out1_reg_n_0_[5] }),
        .O(quad_correction_before_add_temp_3[8:5]),
        .S({\HDL_Counter2_out1_reg_n_0_[8] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_135__0_n_0 ,\HDL_Counter2_out1_reg_n_0_[6] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_136__0_n_0 }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__1 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__1_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__1_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__1_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\HDL_Counter3_out1_reg_n_0_[7] ,1'b0,\HDL_Counter3_out1_reg_n_0_[5] }),
        .O(quad_correction_before_add_temp_6[8:5]),
        .S({\HDL_Counter3_out1_reg_n_0_[8] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_135__1_n_0 ,\HDL_Counter3_out1_reg_n_0_[6] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_136__1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_123 
       (.I0(\HDL_Counter4_out1_reg_n_0_[12] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_123_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_123__0 
       (.I0(\HDL_Counter2_out1_reg_n_0_[12] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_123__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_123__1 
       (.I0(\HDL_Counter3_out1_reg_n_0_[12] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_123__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_124 
       (.I0(\HDL_Counter4_out1_reg_n_0_[10] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_124_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_124__0 
       (.I0(\HDL_Counter2_out1_reg_n_0_[10] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_124__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_124__1 
       (.I0(\HDL_Counter3_out1_reg_n_0_[10] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_124__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_125 
       (.I0(\HDL_Counter4_out1_reg_n_0_[9] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_125_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_125__0 
       (.I0(\HDL_Counter2_out1_reg_n_0_[9] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_125__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_125__1 
       (.I0(\HDL_Counter3_out1_reg_n_0_[9] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_125__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_126 
       (.I0(\HDL_Counter4_out1_reg_n_0_[17] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_126_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_126__0 
       (.I0(\HDL_Counter2_out1_reg_n_0_[17] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_126__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_126__1 
       (.I0(\HDL_Counter3_out1_reg_n_0_[17] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_126__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_127 
       (.I0(\HDL_Counter4_out1_reg_n_0_[16] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_127_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_127__0 
       (.I0(\HDL_Counter2_out1_reg_n_0_[16] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_127__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_127__1 
       (.I0(\HDL_Counter3_out1_reg_n_0_[16] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_127__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_128 
       (.I0(\HDL_Counter4_out1_reg_n_0_[15] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_128_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_128__0 
       (.I0(\HDL_Counter2_out1_reg_n_0_[15] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_128__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_128__1 
       (.I0(\HDL_Counter3_out1_reg_n_0_[15] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_128__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_129 
       (.I0(\HDL_Counter4_out1_reg_n_0_[14] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_129_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_129__0 
       (.I0(\HDL_Counter2_out1_reg_n_0_[14] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_129__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_129__1 
       (.I0(\HDL_Counter3_out1_reg_n_0_[14] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_129__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_130 
       (.I0(\HDL_Counter4_out1_reg_n_0_[13] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_130_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_130__0 
       (.I0(\HDL_Counter2_out1_reg_n_0_[13] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_130__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_130__1 
       (.I0(\HDL_Counter3_out1_reg_n_0_[13] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_130__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_131 
       (.I0(\HDL_Counter4_out1_reg_n_0_[11] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_131_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_131__0 
       (.I0(\HDL_Counter2_out1_reg_n_0_[11] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_131__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_131__1 
       (.I0(\HDL_Counter3_out1_reg_n_0_[11] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_131__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_132 
       (.I0(\HDL_Counter4_out1_reg_n_0_[8] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_132_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_132__0 
       (.I0(\HDL_Counter2_out1_reg_n_0_[8] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_132__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_132__1 
       (.I0(\HDL_Counter3_out1_reg_n_0_[8] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_132__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_133 
       (.I0(\HDL_Counter4_out1_reg_n_0_[6] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_133_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_133__0 
       (.I0(\HDL_Counter2_out1_reg_n_0_[6] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_133__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_133__1 
       (.I0(\HDL_Counter3_out1_reg_n_0_[6] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_133__1_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134 
       (.CI(1'b0),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134_n_3 }),
        .CYINIT(\HDL_Counter4_out1_reg_n_0_[0] ),
        .DI({1'b0,\HDL_Counter4_out1_reg_n_0_[3] ,1'b0,1'b0}),
        .O(quad_correction_before_add_temp[4:1]),
        .S({\HDL_Counter4_out1_reg_n_0_[4] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_137_n_0 ,\HDL_Counter4_out1_reg_n_0_[2] ,\HDL_Counter4_out1_reg_n_0_[1] }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__0 
       (.CI(1'b0),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__0_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__0_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__0_n_3 }),
        .CYINIT(\HDL_Counter2_out1_reg_n_0_[0] ),
        .DI({1'b0,\HDL_Counter2_out1_reg_n_0_[3] ,1'b0,1'b0}),
        .O(quad_correction_before_add_temp_3[4:1]),
        .S({\HDL_Counter2_out1_reg_n_0_[4] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_137__0_n_0 ,\HDL_Counter2_out1_reg_n_0_[2] ,\HDL_Counter2_out1_reg_n_0_[1] }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__1 
       (.CI(1'b0),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__1_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__1_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__1_n_3 }),
        .CYINIT(\HDL_Counter3_out1_reg_n_0_[0] ),
        .DI({1'b0,\HDL_Counter3_out1_reg_n_0_[3] ,1'b0,1'b0}),
        .O(quad_correction_before_add_temp_6[4:1]),
        .S({\HDL_Counter3_out1_reg_n_0_[4] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_137__1_n_0 ,\HDL_Counter3_out1_reg_n_0_[2] ,\HDL_Counter3_out1_reg_n_0_[1] }));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_135 
       (.I0(\HDL_Counter4_out1_reg_n_0_[7] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_135_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_135__0 
       (.I0(\HDL_Counter2_out1_reg_n_0_[7] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_135__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_135__1 
       (.I0(\HDL_Counter3_out1_reg_n_0_[7] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_135__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_136 
       (.I0(\HDL_Counter4_out1_reg_n_0_[5] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_136_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_136__0 
       (.I0(\HDL_Counter2_out1_reg_n_0_[5] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_136__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_136__1 
       (.I0(\HDL_Counter3_out1_reg_n_0_[5] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_136__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_137 
       (.I0(\HDL_Counter4_out1_reg_n_0_[3] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_137_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_137__0 
       (.I0(\HDL_Counter2_out1_reg_n_0_[3] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_137__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_137__1 
       (.I0(\HDL_Counter3_out1_reg_n_0_[3] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_137__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_13__0 
       (.I0(quad_correction_before_sub_temp_1[24]),
        .I1(quad_correction_before_sub_temp_1[25]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__2 
       (.I0(quad_correction_before_sub_temp_1[22]),
        .I1(quad_correction_before_sub_temp_1[23]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15__0 
       (.I0(quad_correction_before_sub_temp_1[21]),
        .I1(quad_correction_before_sub_temp_1[20]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_16__2 
       (.I0(quad_correction_before_sub_temp_1[18]),
        .I1(quad_correction_before_sub_temp_1[19]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_16__2_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\HDL_Counter1_out1_reg_n_0_[27] ,\HDL_Counter1_out1_reg_n_0_[26] }),
        .O(quad_correction_before_sub_temp_1[29:26]),
        .S({\HDL_Counter1_out1_reg_n_0_[29] ,\HDL_Counter1_out1_reg_n_0_[28] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_31__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_32_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_18__0 
       (.I0(\HDL_Counter1_out1_reg_n_0_[31] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_18__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19 
       (.I0(\HDL_Counter1_out1_reg_n_0_[30] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20 
       (.CI(1'b0),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_33__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_34__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_35__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_36__0_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_38__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_39__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__2_n_0 }));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__2 
       (.I0(quad_correction_before_sub_temp_1[16]),
        .I1(quad_correction_before_sub_temp_1[17]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_22__2 
       (.I0(quad_correction_before_sub_temp_1[14]),
        .I1(quad_correction_before_sub_temp_1[15]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_22__2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_23__2 
       (.I0(quad_correction_before_sub_temp_1[12]),
        .I1(quad_correction_before_sub_temp_1[13]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_23__2_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter4_out1_reg_n_0_[28] ,1'b0,1'b0,\HDL_Counter4_out1_reg_n_0_[25] }),
        .O(quad_correction_before_add_temp[28:25]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_58_n_0 ,\HDL_Counter4_out1_reg_n_0_[27] ,\HDL_Counter4_out1_reg_n_0_[26] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_59_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__0 
       (.I0(quad_correction_before_sub_temp_1[11]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__0_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__1 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__1_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__1_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__1_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter2_out1_reg_n_0_[28] ,1'b0,1'b0,\HDL_Counter2_out1_reg_n_0_[25] }),
        .O(quad_correction_before_add_temp_3[28:25]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_58__0_n_0 ,\HDL_Counter2_out1_reg_n_0_[27] ,\HDL_Counter2_out1_reg_n_0_[26] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_59__0_n_0 }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__2 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__2_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__2_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__2_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter3_out1_reg_n_0_[28] ,1'b0,1'b0,\HDL_Counter3_out1_reg_n_0_[25] }),
        .O(quad_correction_before_add_temp_6[28:25]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_58__1_n_0 ,\HDL_Counter3_out1_reg_n_0_[27] ,\HDL_Counter3_out1_reg_n_0_[26] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_59__1_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_25__2 
       (.I0(quad_correction_before_sub_temp_1[16]),
        .I1(quad_correction_before_sub_temp_1[17]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_25__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__0 
       (.I0(quad_correction_before_sub_temp_1[14]),
        .I1(quad_correction_before_sub_temp_1[15]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_27 
       (.I0(quad_correction_before_sub_temp_1[12]),
        .I1(quad_correction_before_sub_temp_1[13]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_28__0 
       (.I0(quad_correction_before_sub_temp_1[11]),
        .I1(quad_correction_before_sub_temp_1[10]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_28__0_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__0_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\HDL_Counter1_out1_reg_n_0_[24] ,\HDL_Counter1_out1_reg_n_0_[23] ,1'b0}),
        .O(quad_correction_before_sub_temp_1[25:22]),
        .S({\HDL_Counter1_out1_reg_n_0_[25] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_43_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44_n_0 ,\HDL_Counter1_out1_reg_n_0_[22] }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_0 ),
        .CO({\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_CO_UNCONNECTED [3],\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,quad_correction_before_sub_temp_1[31],\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__0_n_0 }),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_O_UNCONNECTED [3:0]),
        .S({1'b0,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_7__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_8__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_9__0_n_0 }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__0 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__0_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__0_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__0_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter1_out1_reg_n_0_[21] ,\HDL_Counter1_out1_reg_n_0_[20] ,\HDL_Counter1_out1_reg_n_0_[19] ,\HDL_Counter1_out1_reg_n_0_[18] }),
        .O(quad_correction_before_sub_temp_1[21:18]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_46_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_47__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_48_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_31__0 
       (.I0(\HDL_Counter1_out1_reg_n_0_[27] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_31__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_32 
       (.I0(\HDL_Counter1_out1_reg_n_0_[26] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_33__0 
       (.I0(quad_correction_before_sub_temp_1[8]),
        .I1(quad_correction_before_sub_temp_1[9]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_33__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_34__0 
       (.I0(quad_correction_before_sub_temp_1[6]),
        .I1(quad_correction_before_sub_temp_1[7]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_34__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_35__0 
       (.I0(quad_correction_before_sub_temp_1[4]),
        .I1(quad_correction_before_sub_temp_1[5]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_35__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_36__0 
       (.I0(quad_correction_before_sub_temp_1[2]),
        .I1(quad_correction_before_sub_temp_1[3]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_36__0_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\HDL_Counter4_out1_reg_n_0_[27] ,\HDL_Counter4_out1_reg_n_0_[26] ,1'b0}),
        .O(quad_correction_before_sub_temp[28:25]),
        .S({\HDL_Counter4_out1_reg_n_0_[28] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_71_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_72_n_0 ,\HDL_Counter4_out1_reg_n_0_[25] }));
  LUT2 #(
    .INIT(4'h8)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__0 
       (.I0(quad_correction_before_sub_temp_1[8]),
        .I1(quad_correction_before_sub_temp_1[9]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__0_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__1 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__0_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__1_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__1_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\HDL_Counter2_out1_reg_n_0_[27] ,\HDL_Counter2_out1_reg_n_0_[26] ,1'b0}),
        .O(quad_correction_before_sub_temp_4[28:25]),
        .S({\HDL_Counter2_out1_reg_n_0_[28] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_71__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_72__0_n_0 ,\HDL_Counter2_out1_reg_n_0_[25] }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__2 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__1_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__2_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__2_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\HDL_Counter3_out1_reg_n_0_[27] ,\HDL_Counter3_out1_reg_n_0_[26] ,1'b0}),
        .O(quad_correction_before_sub_temp_7[28:25]),
        .S({\HDL_Counter3_out1_reg_n_0_[28] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_71__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_72__1_n_0 ,\HDL_Counter3_out1_reg_n_0_[25] }));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_38 
       (.I0(\HDL_Counter4_out1_reg_n_0_[31] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_38__0 
       (.I0(\HDL_Counter2_out1_reg_n_0_[31] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_38__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_38__1 
       (.I0(\HDL_Counter3_out1_reg_n_0_[31] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_38__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_38__2 
       (.I0(quad_correction_before_sub_temp_1[6]),
        .I1(quad_correction_before_sub_temp_1[7]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_38__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_39 
       (.I0(\HDL_Counter4_out1_reg_n_0_[30] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_39__0 
       (.I0(\HDL_Counter2_out1_reg_n_0_[30] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_39__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_39__1 
       (.I0(\HDL_Counter3_out1_reg_n_0_[30] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_39__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_39__2 
       (.I0(quad_correction_before_sub_temp_1[4]),
        .I1(quad_correction_before_sub_temp_1[5]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_39__2_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_11__0_n_0 ,1'b0,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12_n_0 ,1'b0}),
        .O(\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_O_UNCONNECTED [3:0]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_13__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_16__2_n_0 }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter4_out1_reg_n_0_[24] ,\HDL_Counter4_out1_reg_n_0_[23] ,1'b0,\HDL_Counter4_out1_reg_n_0_[21] }),
        .O(quad_correction_before_sub_temp[24:21]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_73_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_74_n_0 ,\HDL_Counter4_out1_reg_n_0_[22] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_75_n_0 }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__0 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__0_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__0_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__0_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter2_out1_reg_n_0_[24] ,\HDL_Counter2_out1_reg_n_0_[23] ,1'b0,\HDL_Counter2_out1_reg_n_0_[21] }),
        .O(quad_correction_before_sub_temp_4[24:21]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_73__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_74__0_n_0 ,\HDL_Counter2_out1_reg_n_0_[22] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_75__0_n_0 }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__1 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__1_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__1_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__1_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter3_out1_reg_n_0_[24] ,\HDL_Counter3_out1_reg_n_0_[23] ,1'b0,\HDL_Counter3_out1_reg_n_0_[21] }),
        .O(quad_correction_before_sub_temp_7[24:21]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_73__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_74__1_n_0 ,\HDL_Counter3_out1_reg_n_0_[22] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_75__1_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__2 
       (.I0(quad_correction_before_sub_temp_1[2]),
        .I1(quad_correction_before_sub_temp_1[3]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__2_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__0 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42__0_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__0_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__0_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_before_sub_temp_1[17:14]),
        .S({\HDL_Counter1_out1_reg_n_0_[17] ,\HDL_Counter1_out1_reg_n_0_[16] ,\HDL_Counter1_out1_reg_n_0_[15] ,\HDL_Counter1_out1_reg_n_0_[14] }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42__0 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49__0_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42__0_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42__0_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\HDL_Counter1_out1_reg_n_0_[11] ,1'b0}),
        .O(quad_correction_before_sub_temp_1[13:10]),
        .S({\HDL_Counter1_out1_reg_n_0_[13] ,\HDL_Counter1_out1_reg_n_0_[12] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__0_n_0 ,\HDL_Counter1_out1_reg_n_0_[10] }));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_43 
       (.I0(\HDL_Counter1_out1_reg_n_0_[24] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44 
       (.I0(\HDL_Counter1_out1_reg_n_0_[23] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45 
       (.I0(\HDL_Counter1_out1_reg_n_0_[21] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_46 
       (.I0(\HDL_Counter1_out1_reg_n_0_[20] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_46_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_47__0 
       (.I0(\HDL_Counter1_out1_reg_n_0_[19] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_47__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_48 
       (.I0(\HDL_Counter1_out1_reg_n_0_[18] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_48_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49__0 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__0_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49__0_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49__0_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\HDL_Counter1_out1_reg_n_0_[8] ,1'b0,\HDL_Counter1_out1_reg_n_0_[6] }),
        .O(quad_correction_before_sub_temp_1[9:6]),
        .S({\HDL_Counter1_out1_reg_n_0_[9] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_52__0_n_0 ,\HDL_Counter1_out1_reg_n_0_[7] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_53__0_n_0 }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17_n_0 ),
        .CO({\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_CO_UNCONNECTED [3:1],\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\HDL_Counter1_out1_reg_n_0_[30] }),
        .O({\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_O_UNCONNECTED [3:2],quad_correction_before_sub_temp_1[31:30]}),
        .S({1'b0,1'b0,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_18__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19_n_0 }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__0 
       (.CI(1'b0),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__0_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__0_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__0_n_3 }),
        .CYINIT(\HDL_Counter1_out1_reg_n_0_[1] ),
        .DI({1'b0,\HDL_Counter1_out1_reg_n_0_[4] ,1'b0,\HDL_Counter1_out1_reg_n_0_[2] }),
        .O(quad_correction_before_sub_temp_1[5:2]),
        .S({\HDL_Counter1_out1_reg_n_0_[5] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_54_n_0 ,\HDL_Counter1_out1_reg_n_0_[3] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_55__0_n_0 }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\HDL_Counter4_out1_reg_n_0_[22] ,1'b0}),
        .O(quad_correction_before_add_temp[24:21]),
        .S({\HDL_Counter4_out1_reg_n_0_[24] ,\HDL_Counter4_out1_reg_n_0_[23] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_93_n_0 ,\HDL_Counter4_out1_reg_n_0_[21] }));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__0 
       (.I0(\HDL_Counter1_out1_reg_n_0_[11] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__0_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__1 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__0_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__1_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__1_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\HDL_Counter2_out1_reg_n_0_[22] ,1'b0}),
        .O(quad_correction_before_add_temp_3[24:21]),
        .S({\HDL_Counter2_out1_reg_n_0_[24] ,\HDL_Counter2_out1_reg_n_0_[23] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_93__0_n_0 ,\HDL_Counter2_out1_reg_n_0_[21] }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__2 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__1_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__2_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__2_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__2_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\HDL_Counter3_out1_reg_n_0_[22] ,1'b0}),
        .O(quad_correction_before_add_temp_6[24:21]),
        .S({\HDL_Counter3_out1_reg_n_0_[24] ,\HDL_Counter3_out1_reg_n_0_[23] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_93__1_n_0 ,\HDL_Counter3_out1_reg_n_0_[21] }));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_52__0 
       (.I0(\HDL_Counter1_out1_reg_n_0_[8] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_52__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_53__0 
       (.I0(\HDL_Counter1_out1_reg_n_0_[6] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_53__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_54 
       (.I0(\HDL_Counter1_out1_reg_n_0_[4] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_54_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_55__0 
       (.I0(\HDL_Counter1_out1_reg_n_0_[2] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_55__0_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24_n_0 ),
        .CO({\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57_CO_UNCONNECTED [3:2],\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\HDL_Counter4_out1_reg_n_0_[29] }),
        .O({\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57_O_UNCONNECTED [3],quad_correction_before_add_temp[31:29]}),
        .S({1'b0,\HDL_Counter4_out1_reg_n_0_[31] ,\HDL_Counter4_out1_reg_n_0_[30] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_95_n_0 }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__0 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__1_n_0 ),
        .CO({\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__0_CO_UNCONNECTED [3:2],\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__0_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\HDL_Counter2_out1_reg_n_0_[29] }),
        .O({\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__0_O_UNCONNECTED [3],quad_correction_before_add_temp_3[31:29]}),
        .S({1'b0,\HDL_Counter2_out1_reg_n_0_[31] ,\HDL_Counter2_out1_reg_n_0_[30] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_95__0_n_0 }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__1 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__2_n_0 ),
        .CO({\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__1_CO_UNCONNECTED [3:2],\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__1_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\HDL_Counter3_out1_reg_n_0_[29] }),
        .O({\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__1_O_UNCONNECTED [3],quad_correction_before_add_temp_6[31:29]}),
        .S({1'b0,\HDL_Counter3_out1_reg_n_0_[31] ,\HDL_Counter3_out1_reg_n_0_[30] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_95__1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_58 
       (.I0(\HDL_Counter4_out1_reg_n_0_[28] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_58_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_58__0 
       (.I0(\HDL_Counter2_out1_reg_n_0_[28] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_58__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_58__1 
       (.I0(\HDL_Counter3_out1_reg_n_0_[28] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_58__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_59 
       (.I0(\HDL_Counter4_out1_reg_n_0_[25] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_59_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_59__0 
       (.I0(\HDL_Counter2_out1_reg_n_0_[25] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_59__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_59__1 
       (.I0(\HDL_Counter3_out1_reg_n_0_[25] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_59__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__2 
       (.I0(quad_correction_before_sub_temp_1[28]),
        .I1(quad_correction_before_sub_temp_1[29]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__2_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37_n_0 ),
        .CO({\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6_CO_UNCONNECTED [3:2],\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\HDL_Counter4_out1_reg_n_0_[30] ,1'b0}),
        .O({\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6_O_UNCONNECTED [3],quad_correction_before_sub_temp[31:29]}),
        .S({1'b0,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_38_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_39_n_0 ,\HDL_Counter4_out1_reg_n_0_[29] }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_before_sub_temp[16:13]),
        .S({\HDL_Counter4_out1_reg_n_0_[16] ,\HDL_Counter4_out1_reg_n_0_[15] ,\HDL_Counter4_out1_reg_n_0_[14] ,\HDL_Counter4_out1_reg_n_0_[13] }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__0 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__0_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__0_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__0_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_before_sub_temp_4[16:13]),
        .S({\HDL_Counter2_out1_reg_n_0_[16] ,\HDL_Counter2_out1_reg_n_0_[15] ,\HDL_Counter2_out1_reg_n_0_[14] ,\HDL_Counter2_out1_reg_n_0_[13] }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__1 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__1_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__1_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__1_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_before_sub_temp_7[16:13]),
        .S({\HDL_Counter3_out1_reg_n_0_[16] ,\HDL_Counter3_out1_reg_n_0_[15] ,\HDL_Counter3_out1_reg_n_0_[14] ,\HDL_Counter3_out1_reg_n_0_[13] }));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__0 
       (.I0(quad_correction_before_sub_temp_1[27]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__0_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__1 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__1_n_0 ),
        .CO({\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__1_CO_UNCONNECTED [3:2],\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__1_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\HDL_Counter2_out1_reg_n_0_[30] ,1'b0}),
        .O({\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__1_O_UNCONNECTED [3],quad_correction_before_sub_temp_4[31:29]}),
        .S({1'b0,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_38__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_39__0_n_0 ,\HDL_Counter2_out1_reg_n_0_[29] }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__2 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__2_n_0 ),
        .CO({\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__2_CO_UNCONNECTED [3:2],\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__2_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\HDL_Counter3_out1_reg_n_0_[30] ,1'b0}),
        .O({\NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__2_O_UNCONNECTED [3],quad_correction_before_sub_temp_7[31:29]}),
        .S({1'b0,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_38__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_39__1_n_0 ,\HDL_Counter3_out1_reg_n_0_[29] }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter4_out1_reg_n_0_[20] ,\HDL_Counter4_out1_reg_n_0_[19] ,\HDL_Counter4_out1_reg_n_0_[18] ,1'b0}),
        .O(quad_correction_before_sub_temp[20:17]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_105_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_106_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_107_n_0 ,\HDL_Counter4_out1_reg_n_0_[17] }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__0 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__0_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__0_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__0_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter2_out1_reg_n_0_[20] ,\HDL_Counter2_out1_reg_n_0_[19] ,\HDL_Counter2_out1_reg_n_0_[18] ,1'b0}),
        .O(quad_correction_before_sub_temp_4[20:17]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_105__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_106__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_107__0_n_0 ,\HDL_Counter2_out1_reg_n_0_[17] }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__1 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__1_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__1_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__1_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter3_out1_reg_n_0_[20] ,\HDL_Counter3_out1_reg_n_0_[19] ,\HDL_Counter3_out1_reg_n_0_[18] ,1'b0}),
        .O(quad_correction_before_sub_temp_7[20:17]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_105__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_106__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_107__1_n_0 ,\HDL_Counter3_out1_reg_n_0_[17] }));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_71 
       (.I0(\HDL_Counter4_out1_reg_n_0_[27] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_71_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_71__0 
       (.I0(\HDL_Counter2_out1_reg_n_0_[27] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_71__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_71__1 
       (.I0(\HDL_Counter3_out1_reg_n_0_[27] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_71__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_72 
       (.I0(\HDL_Counter4_out1_reg_n_0_[26] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_72_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_72__0 
       (.I0(\HDL_Counter2_out1_reg_n_0_[26] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_72__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_72__1 
       (.I0(\HDL_Counter3_out1_reg_n_0_[26] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_72__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_73 
       (.I0(\HDL_Counter4_out1_reg_n_0_[24] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_73_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_73__0 
       (.I0(\HDL_Counter2_out1_reg_n_0_[24] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_73__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_73__1 
       (.I0(\HDL_Counter3_out1_reg_n_0_[24] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_73__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_74 
       (.I0(\HDL_Counter4_out1_reg_n_0_[23] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_74_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_74__0 
       (.I0(\HDL_Counter2_out1_reg_n_0_[23] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_74__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_74__1 
       (.I0(\HDL_Counter3_out1_reg_n_0_[23] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_74__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_75 
       (.I0(\HDL_Counter4_out1_reg_n_0_[21] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_75_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_75__0 
       (.I0(\HDL_Counter2_out1_reg_n_0_[21] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_75__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_75__1 
       (.I0(\HDL_Counter3_out1_reg_n_0_[21] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_75__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_7__0 
       (.I0(quad_correction_before_sub_temp_1[30]),
        .I1(quad_correction_before_sub_temp_1[31]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_7__0_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter4_out1_reg_n_0_[12] ,1'b0,\HDL_Counter4_out1_reg_n_0_[10] ,\HDL_Counter4_out1_reg_n_0_[9] }),
        .O(quad_correction_before_add_temp[12:9]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_123_n_0 ,\HDL_Counter4_out1_reg_n_0_[11] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_124_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_125_n_0 }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__0 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__0_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__0_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__0_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter2_out1_reg_n_0_[12] ,1'b0,\HDL_Counter2_out1_reg_n_0_[10] ,\HDL_Counter2_out1_reg_n_0_[9] }),
        .O(quad_correction_before_add_temp_3[12:9]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_123__0_n_0 ,\HDL_Counter2_out1_reg_n_0_[11] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_124__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_125__0_n_0 }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__1 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__1_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__1_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__1_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter3_out1_reg_n_0_[12] ,1'b0,\HDL_Counter3_out1_reg_n_0_[10] ,\HDL_Counter3_out1_reg_n_0_[9] }),
        .O(quad_correction_before_add_temp_6[12:9]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_123__1_n_0 ,\HDL_Counter3_out1_reg_n_0_[11] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_124__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_125__1_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_8__2 
       (.I0(quad_correction_before_sub_temp_1[28]),
        .I1(quad_correction_before_sub_temp_1[29]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_8__2_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\HDL_Counter4_out1_reg_n_0_[17] }),
        .O(quad_correction_before_add_temp[20:17]),
        .S({\HDL_Counter4_out1_reg_n_0_[20] ,\HDL_Counter4_out1_reg_n_0_[19] ,\HDL_Counter4_out1_reg_n_0_[18] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_126_n_0 }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__0 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__0_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__0_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__0_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\HDL_Counter2_out1_reg_n_0_[17] }),
        .O(quad_correction_before_add_temp_3[20:17]),
        .S({\HDL_Counter2_out1_reg_n_0_[20] ,\HDL_Counter2_out1_reg_n_0_[19] ,\HDL_Counter2_out1_reg_n_0_[18] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_126__0_n_0 }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__1 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__1_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__1_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__1_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\HDL_Counter3_out1_reg_n_0_[17] }),
        .O(quad_correction_before_add_temp_6[20:17]),
        .S({\HDL_Counter3_out1_reg_n_0_[20] ,\HDL_Counter3_out1_reg_n_0_[19] ,\HDL_Counter3_out1_reg_n_0_[18] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_126__1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_93 
       (.I0(\HDL_Counter4_out1_reg_n_0_[22] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_93_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_93__0 
       (.I0(\HDL_Counter2_out1_reg_n_0_[22] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_93__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_93__1 
       (.I0(\HDL_Counter3_out1_reg_n_0_[22] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_93__1_n_0 ));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter4_out1_reg_n_0_[16] ,\HDL_Counter4_out1_reg_n_0_[15] ,\HDL_Counter4_out1_reg_n_0_[14] ,\HDL_Counter4_out1_reg_n_0_[13] }),
        .O(quad_correction_before_add_temp[16:13]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_127_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_128_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_129_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_130_n_0 }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__0 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__0_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__0_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__0_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter2_out1_reg_n_0_[16] ,\HDL_Counter2_out1_reg_n_0_[15] ,\HDL_Counter2_out1_reg_n_0_[14] ,\HDL_Counter2_out1_reg_n_0_[13] }),
        .O(quad_correction_before_add_temp_3[16:13]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_127__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_128__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_129__0_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_130__0_n_0 }));
  CARRY4 \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__1 
       (.CI(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__1_n_0 ),
        .CO({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__1_n_1 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__1_n_2 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter3_out1_reg_n_0_[16] ,\HDL_Counter3_out1_reg_n_0_[15] ,\HDL_Counter3_out1_reg_n_0_[14] ,\HDL_Counter3_out1_reg_n_0_[13] }),
        .O(quad_correction_before_add_temp_6[16:13]),
        .S({\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_127__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_128__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_129__1_n_0 ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_130__1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_95 
       (.I0(\HDL_Counter4_out1_reg_n_0_[29] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_95_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_95__0 
       (.I0(\HDL_Counter2_out1_reg_n_0_[29] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_95__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_95__1 
       (.I0(\HDL_Counter3_out1_reg_n_0_[29] ),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_95__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_9__0 
       (.I0(quad_correction_before_sub_temp_1[27]),
        .I1(quad_correction_before_sub_temp_1[26]),
        .O(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_9__0_n_0 ));
  design_1_audio_core_0_0_DeltaSigma u_DeltaSigma
       (.CO(out_PDM),
        .\Discrete_Time_Integrator_x_reg_reg[16]_0 (u_DeltaSigma_n_1),
        .\Discrete_Time_Integrator_x_reg_reg[1]_i_24 (\Discrete_Time_Integrator_x_reg_reg[1]_i_24_n_0 ),
        .\Discrete_Time_Integrator_x_reg_reg[1]_i_25 (\Discrete_Time_Integrator_x_reg_reg[1]_i_25_n_0 ),
        .P({Product_mul_temp__2_n_58,Product_mul_temp__2_n_59,Product_mul_temp__2_n_60,Product_mul_temp__2_n_61,Product_mul_temp__2_n_62,Product_mul_temp__2_n_63,Product_mul_temp__2_n_64,Product_mul_temp__2_n_65,Product_mul_temp__2_n_66,Product_mul_temp__2_n_67,Product_mul_temp__2_n_68,Product_mul_temp__2_n_69,Product_mul_temp__2_n_70,Product_mul_temp__2_n_71,Product_mul_temp__2_n_72,Product_mul_temp__2_n_73,Product_mul_temp__2_n_74,Product_mul_temp__2_n_75,Product_mul_temp__2_n_76,Product_mul_temp__2_n_77,Product_mul_temp__2_n_78,Product_mul_temp__2_n_79,Product_mul_temp__2_n_80,Product_mul_temp__2_n_81,Product_mul_temp__2_n_82,Product_mul_temp__2_n_83,Product_mul_temp__2_n_84,Product_mul_temp__2_n_85,Product_mul_temp__2_n_86,Product_mul_temp__2_n_87,Product_mul_temp__2_n_88,Product_mul_temp__2_n_89}),
        .Product_mul_temp__0(Product_out1_1),
        .Product_mul_temp__0_0({Product_mul_temp__0_n_84,Product_mul_temp__0_n_85,Product_mul_temp__0_n_86,Product_mul_temp__0_n_87,Product_mul_temp__0_n_88,Product_mul_temp__0_n_89,Product_mul_temp__0_n_90,Product_mul_temp__0_n_91,Product_mul_temp__0_n_92,Product_mul_temp__0_n_93,Product_mul_temp__0_n_94,Product_mul_temp__0_n_95,Product_mul_temp__0_n_96,Product_mul_temp__0_n_97,Product_mul_temp__0_n_98,Product_mul_temp__0_n_99,Product_mul_temp__0_n_100,Product_mul_temp__0_n_101,Product_mul_temp__0_n_102,Product_mul_temp__0_n_103,Product_mul_temp__0_n_104,Product_mul_temp__0_n_105}),
        .Q({\Product_out1_1_reg_n_0_[16] ,\Product_out1_1_reg_n_0_[15] ,\Product_out1_1_reg_n_0_[14] ,\Product_out1_1_reg_n_0_[13] ,\Product_out1_1_reg_n_0_[12] ,\Product_out1_1_reg_n_0_[11] ,\Product_out1_1_reg_n_0_[10] ,\Product_out1_1_reg_n_0_[9] ,\Product_out1_1_reg_n_0_[8] ,\Product_out1_1_reg_n_0_[7] ,\Product_out1_1_reg_n_0_[6] ,\Product_out1_1_reg_n_0_[5] ,\Product_out1_1_reg_n_0_[4] ,\Product_out1_1_reg_n_0_[3] ,\Product_out1_1_reg_n_0_[2] ,\Product_out1_1_reg_n_0_[1] ,\Product_out1_1_reg_n_0_[0] }),
        .S(\Discrete_Time_Integrator_x_reg[13]_i_10_n_0 ),
        .clk(clk),
        .clk_enable(clk_enable),
        .reset(reset));
  design_1_audio_core_0_0_Drum u_Drum
       (.CO(u_Drum_n_47),
        .DI({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0}),
        .\HDL_Counter5_out1_reg[16] ({i__carry__0_i_3_n_0,i__carry__0_i_4_n_0,i__carry__0_i_5_n_0,i__carry__0_i_6_n_0}),
        .\HDL_Counter5_out1_reg[19] (i__carry__1_i_2_n_0),
        .\HDL_Counter5_out1_reg[19]_0 ({i__carry__1_i_3_n_0,i__carry__1_i_4_n_0,i__carry__1_i_5_n_0}),
        .HwModeRegister1_reg_reg_c_3(HwModeRegister1_reg_reg_c_3_n_0),
        .HwModeRegister1_reg_reg_c_4(HwModeRegister1_reg_reg_c_4_n_0),
        .HwModeRegister1_reg_reg_c_5(HwModeRegister1_reg_reg_c_5_n_0),
        .O({u_Drum_n_15,u_Drum_n_16,u_Drum_n_17,u_Drum_n_18}),
        .S(i__carry_i_4_n_0),
        .\Sum_out1_1_reg[11] ({u_Drum_n_23,u_Drum_n_24,u_Drum_n_25,u_Drum_n_26}),
        .\Sum_out1_1_reg[15] ({u_Drum_n_27,u_Drum_n_28,u_Drum_n_29,u_Drum_n_30}),
        .\Sum_out1_1_reg[19] ({u_Drum_n_31,u_Drum_n_32,u_Drum_n_33,u_Drum_n_34}),
        .\Sum_out1_1_reg[23] ({u_Drum_n_35,u_Drum_n_36,u_Drum_n_37,u_Drum_n_38}),
        .\Sum_out1_1_reg[27] ({u_Drum_n_39,u_Drum_n_40,u_Drum_n_41,u_Drum_n_42}),
        .\Sum_out1_1_reg[34] ({u_Drum_n_43,u_Drum_n_44,u_Drum_n_45,u_Drum_n_46}),
        .\Sum_out1_1_reg[34]_0 (u_Drum_n_48),
        .\Sum_out1_1_reg[7] ({u_Drum_n_19,u_Drum_n_20,u_Drum_n_21,u_Drum_n_22}),
        .clk(clk),
        .clk_enable(clk_enable),
        .\delayMatch3_reg_reg[3] (\delayMatch3_reg_reg[3] ),
        .\delayMatch4_reg_reg[3] (\delayMatch4_reg_reg[3] ),
        .delayMatch_reg(delayMatch_reg),
        .\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3 (quad_correction_before_sub_temp_9),
        .reset(reset),
        .run_drum(run_drum));
  design_1_audio_core_0_0_Sin u_Sin
       (.CO(u_Sin_n_0),
        .\HDL_Counter3_out1_reg[29] (quad_correction_before_th00_in_8),
        .\HDL_Counter3_out1_reg[30] (quad_correction_before_sub_temp_7),
        .HwModeRegister1_reg_reg_c_3(HwModeRegister1_reg_reg_c_3_n_0),
        .Q({\HDL_Counter3_out1_reg_n_0_[31] ,\HDL_Counter3_out1_reg_n_0_[30] ,\HDL_Counter3_out1_reg_n_0_[29] ,\HDL_Counter3_out1_reg_n_0_[28] ,\HDL_Counter3_out1_reg_n_0_[27] ,\HDL_Counter3_out1_reg_n_0_[26] ,\HDL_Counter3_out1_reg_n_0_[25] ,\HDL_Counter3_out1_reg_n_0_[24] ,\HDL_Counter3_out1_reg_n_0_[23] ,\HDL_Counter3_out1_reg_n_0_[22] ,\HDL_Counter3_out1_reg_n_0_[21] ,\HDL_Counter3_out1_reg_n_0_[20] ,\HDL_Counter3_out1_reg_n_0_[19] ,\HDL_Counter3_out1_reg_n_0_[18] ,\HDL_Counter3_out1_reg_n_0_[17] ,\HDL_Counter3_out1_reg_n_0_[16] ,\HDL_Counter3_out1_reg_n_0_[15] ,\HDL_Counter3_out1_reg_n_0_[14] ,\HDL_Counter3_out1_reg_n_0_[13] ,\HDL_Counter3_out1_reg_n_0_[12] ,\HDL_Counter3_out1_reg_n_0_[11] ,\HDL_Counter3_out1_reg_n_0_[10] ,\HDL_Counter3_out1_reg_n_0_[9] ,\HDL_Counter3_out1_reg_n_0_[8] ,\HDL_Counter3_out1_reg_n_0_[7] ,\HDL_Counter3_out1_reg_n_0_[6] ,\HDL_Counter3_out1_reg_n_0_[5] ,\HDL_Counter3_out1_reg_n_0_[4] ,\HDL_Counter3_out1_reg_n_0_[3] ,\HDL_Counter3_out1_reg_n_0_[2] ,\HDL_Counter3_out1_reg_n_0_[1] ,\HDL_Counter3_out1_reg_n_0_[0] }),
        .Sin_out1(Sin_out1),
        .clk(clk),
        .clk_enable(clk_enable),
        .\delayMatch4_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1 (y5_p),
        .\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0 (u_Sin_n_1),
        .quad_correction_before_add_temp(quad_correction_before_add_temp_6),
        .reset(reset));
  design_1_audio_core_0_0_Sin1 u_Sin1
       (.CO(u_Sin1_n_0),
        .\HDL_Counter2_out1_reg[29] (quad_correction_before_th00_in_5),
        .\HDL_Counter2_out1_reg[30] (quad_correction_before_sub_temp_4),
        .HwModeRegister1_reg_reg_c_3(HwModeRegister1_reg_reg_c_3_n_0),
        .Q({\HDL_Counter2_out1_reg_n_0_[31] ,\HDL_Counter2_out1_reg_n_0_[30] ,\HDL_Counter2_out1_reg_n_0_[29] ,\HDL_Counter2_out1_reg_n_0_[28] ,\HDL_Counter2_out1_reg_n_0_[27] ,\HDL_Counter2_out1_reg_n_0_[26] ,\HDL_Counter2_out1_reg_n_0_[25] ,\HDL_Counter2_out1_reg_n_0_[24] ,\HDL_Counter2_out1_reg_n_0_[23] ,\HDL_Counter2_out1_reg_n_0_[22] ,\HDL_Counter2_out1_reg_n_0_[21] ,\HDL_Counter2_out1_reg_n_0_[20] ,\HDL_Counter2_out1_reg_n_0_[19] ,\HDL_Counter2_out1_reg_n_0_[18] ,\HDL_Counter2_out1_reg_n_0_[17] ,\HDL_Counter2_out1_reg_n_0_[16] ,\HDL_Counter2_out1_reg_n_0_[15] ,\HDL_Counter2_out1_reg_n_0_[14] ,\HDL_Counter2_out1_reg_n_0_[13] ,\HDL_Counter2_out1_reg_n_0_[12] ,\HDL_Counter2_out1_reg_n_0_[11] ,\HDL_Counter2_out1_reg_n_0_[10] ,\HDL_Counter2_out1_reg_n_0_[9] ,\HDL_Counter2_out1_reg_n_0_[8] ,\HDL_Counter2_out1_reg_n_0_[7] ,\HDL_Counter2_out1_reg_n_0_[6] ,\HDL_Counter2_out1_reg_n_0_[5] ,\HDL_Counter2_out1_reg_n_0_[4] ,\HDL_Counter2_out1_reg_n_0_[3] ,\HDL_Counter2_out1_reg_n_0_[2] ,\HDL_Counter2_out1_reg_n_0_[1] ,\HDL_Counter2_out1_reg_n_0_[0] }),
        .Sin1_out1(Sin1_out1),
        .clk(clk),
        .clk_enable(clk_enable),
        .\delayMatch3_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1 (y5_p_10),
        .\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0 (u_Sin1_n_1),
        .quad_correction_before_add_temp(quad_correction_before_add_temp_3),
        .reset(reset));
  design_1_audio_core_0_0_Sin2 u_Sin2
       (.CO(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_1 ),
        .HwModeRegister1_reg_reg_c_3(HwModeRegister1_reg_reg_c_3_n_0),
        .Q({\HDL_Counter1_out1_reg_n_0_[31] ,\HDL_Counter1_out1_reg_n_0_[30] ,\HDL_Counter1_out1_reg_n_0_[29] ,\HDL_Counter1_out1_reg_n_0_[28] ,\HDL_Counter1_out1_reg_n_0_[27] ,\HDL_Counter1_out1_reg_n_0_[26] ,\HDL_Counter1_out1_reg_n_0_[25] ,\HDL_Counter1_out1_reg_n_0_[24] ,\HDL_Counter1_out1_reg_n_0_[23] ,\HDL_Counter1_out1_reg_n_0_[22] ,\HDL_Counter1_out1_reg_n_0_[21] ,\HDL_Counter1_out1_reg_n_0_[20] ,\HDL_Counter1_out1_reg_n_0_[19] ,\HDL_Counter1_out1_reg_n_0_[18] ,\HDL_Counter1_out1_reg_n_0_[17] ,\HDL_Counter1_out1_reg_n_0_[16] ,\HDL_Counter1_out1_reg_n_0_[15] ,\HDL_Counter1_out1_reg_n_0_[14] ,\HDL_Counter1_out1_reg_n_0_[13] ,\HDL_Counter1_out1_reg_n_0_[12] ,\HDL_Counter1_out1_reg_n_0_[11] ,\HDL_Counter1_out1_reg_n_0_[10] ,\HDL_Counter1_out1_reg_n_0_[9] ,\HDL_Counter1_out1_reg_n_0_[8] ,\HDL_Counter1_out1_reg_n_0_[7] ,\HDL_Counter1_out1_reg_n_0_[6] ,\HDL_Counter1_out1_reg_n_0_[5] ,\HDL_Counter1_out1_reg_n_0_[4] ,\HDL_Counter1_out1_reg_n_0_[3] ,\HDL_Counter1_out1_reg_n_0_[2] ,\HDL_Counter1_out1_reg_n_0_[1] }),
        .Sin2_out1(Sin2_out1),
        .clk(clk),
        .clk_enable(clk_enable),
        .\delayMatch2_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1 (y5_p_11),
        .quad_correction_before_add_temp(quad_correction_before_add_temp_0),
        .quad_correction_before_th00_in(quad_correction_before_th00_in_2),
        .reset(reset));
  design_1_audio_core_0_0_Sin3 u_Sin3
       (.CO(u_Sin3_n_0),
        .\HDL_Counter4_out1_reg[29] (quad_correction_before_th00_in),
        .\HDL_Counter4_out1_reg[30] (quad_correction_before_sub_temp),
        .HwModeRegister1_reg_reg_c_3(HwModeRegister1_reg_reg_c_3_n_0),
        .Q({\HDL_Counter4_out1_reg_n_0_[31] ,\HDL_Counter4_out1_reg_n_0_[30] ,\HDL_Counter4_out1_reg_n_0_[29] ,\HDL_Counter4_out1_reg_n_0_[28] ,\HDL_Counter4_out1_reg_n_0_[27] ,\HDL_Counter4_out1_reg_n_0_[26] ,\HDL_Counter4_out1_reg_n_0_[25] ,\HDL_Counter4_out1_reg_n_0_[24] ,\HDL_Counter4_out1_reg_n_0_[23] ,\HDL_Counter4_out1_reg_n_0_[22] ,\HDL_Counter4_out1_reg_n_0_[21] ,\HDL_Counter4_out1_reg_n_0_[20] ,\HDL_Counter4_out1_reg_n_0_[19] ,\HDL_Counter4_out1_reg_n_0_[18] ,\HDL_Counter4_out1_reg_n_0_[17] ,\HDL_Counter4_out1_reg_n_0_[16] ,\HDL_Counter4_out1_reg_n_0_[15] ,\HDL_Counter4_out1_reg_n_0_[14] ,\HDL_Counter4_out1_reg_n_0_[13] ,\HDL_Counter4_out1_reg_n_0_[12] ,\HDL_Counter4_out1_reg_n_0_[11] ,\HDL_Counter4_out1_reg_n_0_[10] ,\HDL_Counter4_out1_reg_n_0_[9] ,\HDL_Counter4_out1_reg_n_0_[8] ,\HDL_Counter4_out1_reg_n_0_[7] ,\HDL_Counter4_out1_reg_n_0_[6] ,\HDL_Counter4_out1_reg_n_0_[5] ,\HDL_Counter4_out1_reg_n_0_[4] ,\HDL_Counter4_out1_reg_n_0_[3] ,\HDL_Counter4_out1_reg_n_0_[2] ,\HDL_Counter4_out1_reg_n_0_[1] ,\HDL_Counter4_out1_reg_n_0_[0] }),
        .Sin3_out1(Sin3_out1),
        .clk(clk),
        .clk_enable(clk_enable),
        .\delayMatch1_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1 (y5_p_12),
        .\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0 (u_Sin3_n_1),
        .quad_correction_before_add_temp(quad_correction_before_add_temp),
        .reset(reset));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[10]_i_3 
       (.I0(u_Sin3_n_1),
        .I1(\HDL_Counter4_out1_reg_n_0_[8] ),
        .O(\z0_p[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[10]_i_3__0 
       (.I0(u_Sin1_n_1),
        .I1(\HDL_Counter2_out1_reg_n_0_[8] ),
        .O(\z0_p[10]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[10]_i_3__1 
       (.I0(u_Sin_n_1),
        .I1(\HDL_Counter3_out1_reg_n_0_[8] ),
        .O(\z0_p[10]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[10]_i_4 
       (.I0(u_Sin3_n_1),
        .I1(\HDL_Counter4_out1_reg_n_0_[7] ),
        .O(\z0_p[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[10]_i_4__0 
       (.I0(u_Sin1_n_1),
        .I1(\HDL_Counter2_out1_reg_n_0_[7] ),
        .O(\z0_p[10]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[10]_i_4__1 
       (.I0(u_Sin_n_1),
        .I1(\HDL_Counter3_out1_reg_n_0_[7] ),
        .O(\z0_p[10]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[10]_i_5 
       (.I0(u_Sin3_n_1),
        .I1(\HDL_Counter4_out1_reg_n_0_[6] ),
        .O(\z0_p[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[10]_i_5__0 
       (.I0(u_Sin1_n_1),
        .I1(\HDL_Counter2_out1_reg_n_0_[6] ),
        .O(\z0_p[10]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[10]_i_5__1 
       (.I0(u_Sin_n_1),
        .I1(\HDL_Counter3_out1_reg_n_0_[6] ),
        .O(\z0_p[10]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[10]_i_6 
       (.I0(u_Sin3_n_1),
        .I1(\HDL_Counter4_out1_reg_n_0_[5] ),
        .O(\z0_p[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[10]_i_6__0 
       (.I0(u_Sin1_n_1),
        .I1(\HDL_Counter2_out1_reg_n_0_[5] ),
        .O(\z0_p[10]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[10]_i_6__1 
       (.I0(u_Sin_n_1),
        .I1(\HDL_Counter3_out1_reg_n_0_[5] ),
        .O(\z0_p[10]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[11]_i_3 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_1 ),
        .I1(\HDL_Counter1_out1_reg_n_0_[9] ),
        .O(\z0_p[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[11]_i_4 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_1 ),
        .I1(\HDL_Counter1_out1_reg_n_0_[8] ),
        .O(\z0_p[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[11]_i_5 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_1 ),
        .I1(\HDL_Counter1_out1_reg_n_0_[7] ),
        .O(\z0_p[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[11]_i_6 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_1 ),
        .I1(\HDL_Counter1_out1_reg_n_0_[6] ),
        .O(\z0_p[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[14]_i_3 
       (.I0(u_Sin3_n_1),
        .I1(\HDL_Counter4_out1_reg_n_0_[12] ),
        .O(\z0_p[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[14]_i_3__0 
       (.I0(u_Sin1_n_1),
        .I1(\HDL_Counter2_out1_reg_n_0_[12] ),
        .O(\z0_p[14]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[14]_i_3__1 
       (.I0(u_Sin_n_1),
        .I1(\HDL_Counter3_out1_reg_n_0_[12] ),
        .O(\z0_p[14]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[14]_i_4 
       (.I0(u_Sin3_n_1),
        .I1(\HDL_Counter4_out1_reg_n_0_[11] ),
        .O(\z0_p[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[14]_i_4__0 
       (.I0(u_Sin1_n_1),
        .I1(\HDL_Counter2_out1_reg_n_0_[11] ),
        .O(\z0_p[14]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[14]_i_4__1 
       (.I0(u_Sin_n_1),
        .I1(\HDL_Counter3_out1_reg_n_0_[11] ),
        .O(\z0_p[14]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[14]_i_5 
       (.I0(u_Sin3_n_1),
        .I1(\HDL_Counter4_out1_reg_n_0_[9] ),
        .O(\z0_p[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[14]_i_5__0 
       (.I0(u_Sin1_n_1),
        .I1(\HDL_Counter2_out1_reg_n_0_[9] ),
        .O(\z0_p[14]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[14]_i_5__1 
       (.I0(u_Sin_n_1),
        .I1(\HDL_Counter3_out1_reg_n_0_[9] ),
        .O(\z0_p[14]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[15]_i_3 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_1 ),
        .I1(\HDL_Counter1_out1_reg_n_0_[12] ),
        .O(\z0_p[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[15]_i_4 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_1 ),
        .I1(\HDL_Counter1_out1_reg_n_0_[11] ),
        .O(\z0_p[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[22]_i_3 
       (.I0(\HDL_Counter4_out1_reg_n_0_[20] ),
        .O(\z0_p[22]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[22]_i_3__0 
       (.I0(\HDL_Counter2_out1_reg_n_0_[20] ),
        .O(\z0_p[22]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[22]_i_3__1 
       (.I0(\HDL_Counter3_out1_reg_n_0_[20] ),
        .O(\z0_p[22]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[22]_i_4 
       (.I0(\HDL_Counter4_out1_reg_n_0_[19] ),
        .O(\z0_p[22]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[22]_i_4__0 
       (.I0(\HDL_Counter2_out1_reg_n_0_[19] ),
        .O(\z0_p[22]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[22]_i_4__1 
       (.I0(\HDL_Counter3_out1_reg_n_0_[19] ),
        .O(\z0_p[22]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[22]_i_5 
       (.I0(u_Sin3_n_1),
        .I1(\HDL_Counter4_out1_reg_n_0_[18] ),
        .O(\z0_p[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[22]_i_5__0 
       (.I0(u_Sin1_n_1),
        .I1(\HDL_Counter2_out1_reg_n_0_[18] ),
        .O(\z0_p[22]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[22]_i_5__1 
       (.I0(u_Sin_n_1),
        .I1(\HDL_Counter3_out1_reg_n_0_[18] ),
        .O(\z0_p[22]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[23]_i_3 
       (.I0(\HDL_Counter1_out1_reg_n_0_[21] ),
        .O(\z0_p[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[23]_i_4 
       (.I0(\HDL_Counter1_out1_reg_n_0_[20] ),
        .O(\z0_p[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[23]_i_5 
       (.I0(\HDL_Counter1_out1_reg_n_0_[19] ),
        .O(\z0_p[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[23]_i_6 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_1 ),
        .I1(\HDL_Counter1_out1_reg_n_0_[18] ),
        .O(\z0_p[23]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[26]_i_3 
       (.I0(\HDL_Counter4_out1_reg_n_0_[24] ),
        .O(\z0_p[26]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[26]_i_3__0 
       (.I0(\HDL_Counter2_out1_reg_n_0_[24] ),
        .O(\z0_p[26]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[26]_i_3__1 
       (.I0(\HDL_Counter3_out1_reg_n_0_[24] ),
        .O(\z0_p[26]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[26]_i_4 
       (.I0(u_Sin3_n_1),
        .I1(\HDL_Counter4_out1_reg_n_0_[23] ),
        .O(\z0_p[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[26]_i_4__0 
       (.I0(u_Sin1_n_1),
        .I1(\HDL_Counter2_out1_reg_n_0_[23] ),
        .O(\z0_p[26]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[26]_i_4__1 
       (.I0(u_Sin_n_1),
        .I1(\HDL_Counter3_out1_reg_n_0_[23] ),
        .O(\z0_p[26]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[26]_i_5 
       (.I0(u_Sin3_n_1),
        .I1(\HDL_Counter4_out1_reg_n_0_[22] ),
        .O(\z0_p[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[26]_i_5__0 
       (.I0(u_Sin1_n_1),
        .I1(\HDL_Counter2_out1_reg_n_0_[22] ),
        .O(\z0_p[26]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[26]_i_5__1 
       (.I0(u_Sin_n_1),
        .I1(\HDL_Counter3_out1_reg_n_0_[22] ),
        .O(\z0_p[26]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[26]_i_6 
       (.I0(\HDL_Counter4_out1_reg_n_0_[21] ),
        .O(\z0_p[26]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[26]_i_6__0 
       (.I0(\HDL_Counter2_out1_reg_n_0_[21] ),
        .O(\z0_p[26]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[26]_i_6__1 
       (.I0(\HDL_Counter3_out1_reg_n_0_[21] ),
        .O(\z0_p[26]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[27]_i_3 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_1 ),
        .I1(\HDL_Counter1_out1_reg_n_0_[25] ),
        .O(\z0_p[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[27]_i_4 
       (.I0(\HDL_Counter1_out1_reg_n_0_[24] ),
        .O(\z0_p[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[27]_i_5 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_1 ),
        .I1(\HDL_Counter1_out1_reg_n_0_[23] ),
        .O(\z0_p[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[27]_i_6 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_1 ),
        .I1(\HDL_Counter1_out1_reg_n_0_[22] ),
        .O(\z0_p[27]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[30]_i_3 
       (.I0(u_Sin3_n_1),
        .I1(\HDL_Counter4_out1_reg_n_0_[28] ),
        .O(\z0_p[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[30]_i_3__0 
       (.I0(u_Sin1_n_1),
        .I1(\HDL_Counter2_out1_reg_n_0_[28] ),
        .O(\z0_p[30]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[30]_i_3__1 
       (.I0(u_Sin_n_1),
        .I1(\HDL_Counter3_out1_reg_n_0_[28] ),
        .O(\z0_p[30]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[30]_i_4 
       (.I0(\HDL_Counter4_out1_reg_n_0_[27] ),
        .O(\z0_p[30]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[30]_i_4__0 
       (.I0(\HDL_Counter2_out1_reg_n_0_[27] ),
        .O(\z0_p[30]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[30]_i_4__1 
       (.I0(\HDL_Counter3_out1_reg_n_0_[27] ),
        .O(\z0_p[30]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[30]_i_5 
       (.I0(u_Sin3_n_1),
        .I1(\HDL_Counter4_out1_reg_n_0_[26] ),
        .O(\z0_p[30]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[30]_i_5__0 
       (.I0(u_Sin1_n_1),
        .I1(\HDL_Counter2_out1_reg_n_0_[26] ),
        .O(\z0_p[30]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[30]_i_5__1 
       (.I0(u_Sin_n_1),
        .I1(\HDL_Counter3_out1_reg_n_0_[26] ),
        .O(\z0_p[30]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[30]_i_6 
       (.I0(u_Sin3_n_1),
        .I1(\HDL_Counter4_out1_reg_n_0_[25] ),
        .O(\z0_p[30]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[30]_i_6__0 
       (.I0(u_Sin1_n_1),
        .I1(\HDL_Counter2_out1_reg_n_0_[25] ),
        .O(\z0_p[30]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[30]_i_6__1 
       (.I0(u_Sin_n_1),
        .I1(\HDL_Counter3_out1_reg_n_0_[25] ),
        .O(\z0_p[30]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[31]_i_5 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_1 ),
        .I1(\HDL_Counter1_out1_reg_n_0_[28] ),
        .O(\z0_p[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[31]_i_6 
       (.I0(\HDL_Counter1_out1_reg_n_0_[27] ),
        .O(\z0_p[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[31]_i_7__0 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_1 ),
        .I1(\HDL_Counter1_out1_reg_n_0_[26] ),
        .O(\z0_p[31]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[5]_i_35 
       (.I0(\HDL_Counter1_out1_reg_n_0_[25] ),
        .O(\z0_p[5]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[5]_i_53 
       (.I0(\HDL_Counter1_out1_reg_n_0_[22] ),
        .O(\z0_p[5]_i_53_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[5]_i_54 
       (.I0(\HDL_Counter1_out1_reg_n_0_[29] ),
        .O(\z0_p[5]_i_54_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[5]_i_55 
       (.I0(\HDL_Counter1_out1_reg_n_0_[28] ),
        .O(\z0_p[5]_i_55_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[5]_i_72 
       (.I0(\HDL_Counter1_out1_reg_n_0_[10] ),
        .O(\z0_p[5]_i_72_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[5]_i_73 
       (.I0(\HDL_Counter1_out1_reg_n_0_[9] ),
        .O(\z0_p[5]_i_73_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[5]_i_74 
       (.I0(\HDL_Counter1_out1_reg_n_0_[17] ),
        .O(\z0_p[5]_i_74_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[5]_i_75 
       (.I0(\HDL_Counter1_out1_reg_n_0_[16] ),
        .O(\z0_p[5]_i_75_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[5]_i_76 
       (.I0(\HDL_Counter1_out1_reg_n_0_[15] ),
        .O(\z0_p[5]_i_76_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[5]_i_77 
       (.I0(\HDL_Counter1_out1_reg_n_0_[14] ),
        .O(\z0_p[5]_i_77_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[5]_i_78 
       (.I0(\HDL_Counter1_out1_reg_n_0_[13] ),
        .O(\z0_p[5]_i_78_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[5]_i_79 
       (.I0(\HDL_Counter1_out1_reg_n_0_[12] ),
        .O(\z0_p[5]_i_79_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[5]_i_80 
       (.I0(\HDL_Counter1_out1_reg_n_0_[7] ),
        .O(\z0_p[5]_i_80_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[5]_i_81 
       (.I0(\HDL_Counter1_out1_reg_n_0_[5] ),
        .O(\z0_p[5]_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[6]_i_3 
       (.I0(u_Sin3_n_1),
        .I1(\HDL_Counter4_out1_reg_n_0_[4] ),
        .O(\z0_p[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[6]_i_3__0 
       (.I0(u_Sin1_n_1),
        .I1(\HDL_Counter2_out1_reg_n_0_[4] ),
        .O(\z0_p[6]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[6]_i_3__1 
       (.I0(u_Sin_n_1),
        .I1(\HDL_Counter3_out1_reg_n_0_[4] ),
        .O(\z0_p[6]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[6]_i_4 
       (.I0(u_Sin3_n_1),
        .I1(\HDL_Counter4_out1_reg_n_0_[3] ),
        .O(\z0_p[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[6]_i_4__0 
       (.I0(u_Sin1_n_1),
        .I1(\HDL_Counter2_out1_reg_n_0_[3] ),
        .O(\z0_p[6]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[6]_i_4__1 
       (.I0(u_Sin_n_1),
        .I1(\HDL_Counter3_out1_reg_n_0_[3] ),
        .O(\z0_p[6]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[6]_i_5 
       (.I0(\HDL_Counter4_out1_reg_n_0_[2] ),
        .O(\z0_p[6]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[6]_i_5__0 
       (.I0(\HDL_Counter2_out1_reg_n_0_[2] ),
        .O(\z0_p[6]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[6]_i_5__1 
       (.I0(\HDL_Counter3_out1_reg_n_0_[2] ),
        .O(\z0_p[6]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[6]_i_6 
       (.I0(\HDL_Counter4_out1_reg_n_0_[1] ),
        .O(\z0_p[6]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[6]_i_6__0 
       (.I0(\HDL_Counter2_out1_reg_n_0_[1] ),
        .O(\z0_p[6]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[6]_i_6__1 
       (.I0(\HDL_Counter3_out1_reg_n_0_[1] ),
        .O(\z0_p[6]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[7]_i_3 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_1 ),
        .I1(\HDL_Counter1_out1_reg_n_0_[5] ),
        .O(\z0_p[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z0_p[7]_i_4 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_1 ),
        .I1(\HDL_Counter1_out1_reg_n_0_[4] ),
        .O(\z0_p[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z0_p[7]_i_5 
       (.I0(\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_1 ),
        .I1(\HDL_Counter1_out1_reg_n_0_[3] ),
        .O(\z0_p[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z0_p[7]_i_6 
       (.I0(\HDL_Counter1_out1_reg_n_0_[2] ),
        .O(\z0_p[7]_i_6_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[10]_i_2 
       (.CI(\z0_p_reg[6]_i_2_n_0 ),
        .CO({\z0_p_reg[10]_i_2_n_0 ,\z0_p_reg[10]_i_2_n_1 ,\z0_p_reg[10]_i_2_n_2 ,\z0_p_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({u_Sin3_n_1,\HDL_Counter4_out1_reg_n_0_[7] ,u_Sin3_n_1,\HDL_Counter4_out1_reg_n_0_[5] }),
        .O(quad_correction_before_th00_in[8:5]),
        .S({\z0_p[10]_i_3_n_0 ,\z0_p[10]_i_4_n_0 ,\z0_p[10]_i_5_n_0 ,\z0_p[10]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[10]_i_2__0 
       (.CI(\z0_p_reg[6]_i_2__0_n_0 ),
        .CO({\z0_p_reg[10]_i_2__0_n_0 ,\z0_p_reg[10]_i_2__0_n_1 ,\z0_p_reg[10]_i_2__0_n_2 ,\z0_p_reg[10]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({u_Sin1_n_1,\HDL_Counter2_out1_reg_n_0_[7] ,u_Sin1_n_1,\HDL_Counter2_out1_reg_n_0_[5] }),
        .O(quad_correction_before_th00_in_5[8:5]),
        .S({\z0_p[10]_i_3__0_n_0 ,\z0_p[10]_i_4__0_n_0 ,\z0_p[10]_i_5__0_n_0 ,\z0_p[10]_i_6__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[10]_i_2__1 
       (.CI(\z0_p_reg[6]_i_2__1_n_0 ),
        .CO({\z0_p_reg[10]_i_2__1_n_0 ,\z0_p_reg[10]_i_2__1_n_1 ,\z0_p_reg[10]_i_2__1_n_2 ,\z0_p_reg[10]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({u_Sin_n_1,\HDL_Counter3_out1_reg_n_0_[7] ,u_Sin_n_1,\HDL_Counter3_out1_reg_n_0_[5] }),
        .O(quad_correction_before_th00_in_8[8:5]),
        .S({\z0_p[10]_i_3__1_n_0 ,\z0_p[10]_i_4__1_n_0 ,\z0_p[10]_i_5__1_n_0 ,\z0_p[10]_i_6__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[11]_i_2 
       (.CI(\z0_p_reg[7]_i_2_n_0 ),
        .CO({\z0_p_reg[11]_i_2_n_0 ,\z0_p_reg[11]_i_2_n_1 ,\z0_p_reg[11]_i_2_n_2 ,\z0_p_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter1_out1_reg_n_0_[9] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_1 ,\HDL_Counter1_out1_reg_n_0_[7] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_1 }),
        .O(quad_correction_before_th00_in_2[9:6]),
        .S({\z0_p[11]_i_3_n_0 ,\z0_p[11]_i_4_n_0 ,\z0_p[11]_i_5_n_0 ,\z0_p[11]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[14]_i_2 
       (.CI(\z0_p_reg[10]_i_2_n_0 ),
        .CO({\z0_p_reg[14]_i_2_n_0 ,\z0_p_reg[14]_i_2_n_1 ,\z0_p_reg[14]_i_2_n_2 ,\z0_p_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter4_out1_reg_n_0_[12] ,u_Sin3_n_1,1'b0,\HDL_Counter4_out1_reg_n_0_[9] }),
        .O(quad_correction_before_th00_in[12:9]),
        .S({\z0_p[14]_i_3_n_0 ,\z0_p[14]_i_4_n_0 ,\HDL_Counter4_out1_reg_n_0_[10] ,\z0_p[14]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[14]_i_2__0 
       (.CI(\z0_p_reg[10]_i_2__0_n_0 ),
        .CO({\z0_p_reg[14]_i_2__0_n_0 ,\z0_p_reg[14]_i_2__0_n_1 ,\z0_p_reg[14]_i_2__0_n_2 ,\z0_p_reg[14]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter2_out1_reg_n_0_[12] ,u_Sin1_n_1,1'b0,\HDL_Counter2_out1_reg_n_0_[9] }),
        .O(quad_correction_before_th00_in_5[12:9]),
        .S({\z0_p[14]_i_3__0_n_0 ,\z0_p[14]_i_4__0_n_0 ,\HDL_Counter2_out1_reg_n_0_[10] ,\z0_p[14]_i_5__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[14]_i_2__1 
       (.CI(\z0_p_reg[10]_i_2__1_n_0 ),
        .CO({\z0_p_reg[14]_i_2__1_n_0 ,\z0_p_reg[14]_i_2__1_n_1 ,\z0_p_reg[14]_i_2__1_n_2 ,\z0_p_reg[14]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter3_out1_reg_n_0_[12] ,u_Sin_n_1,1'b0,\HDL_Counter3_out1_reg_n_0_[9] }),
        .O(quad_correction_before_th00_in_8[12:9]),
        .S({\z0_p[14]_i_3__1_n_0 ,\z0_p[14]_i_4__1_n_0 ,\HDL_Counter3_out1_reg_n_0_[10] ,\z0_p[14]_i_5__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[15]_i_2 
       (.CI(\z0_p_reg[11]_i_2_n_0 ),
        .CO({\z0_p_reg[15]_i_2_n_0 ,\z0_p_reg[15]_i_2_n_1 ,\z0_p_reg[15]_i_2_n_2 ,\z0_p_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\HDL_Counter1_out1_reg_n_0_[12] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_1 ,1'b0}),
        .O(quad_correction_before_th00_in_2[13:10]),
        .S({\HDL_Counter1_out1_reg_n_0_[13] ,\z0_p[15]_i_3_n_0 ,\z0_p[15]_i_4_n_0 ,\HDL_Counter1_out1_reg_n_0_[10] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[18]_i_2 
       (.CI(\z0_p_reg[14]_i_2_n_0 ),
        .CO({\z0_p_reg[18]_i_2_n_0 ,\z0_p_reg[18]_i_2_n_1 ,\z0_p_reg[18]_i_2_n_2 ,\z0_p_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_before_th00_in[16:13]),
        .S({\HDL_Counter4_out1_reg_n_0_[16] ,\HDL_Counter4_out1_reg_n_0_[15] ,\HDL_Counter4_out1_reg_n_0_[14] ,\HDL_Counter4_out1_reg_n_0_[13] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[18]_i_2__0 
       (.CI(\z0_p_reg[14]_i_2__0_n_0 ),
        .CO({\z0_p_reg[18]_i_2__0_n_0 ,\z0_p_reg[18]_i_2__0_n_1 ,\z0_p_reg[18]_i_2__0_n_2 ,\z0_p_reg[18]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_before_th00_in_5[16:13]),
        .S({\HDL_Counter2_out1_reg_n_0_[16] ,\HDL_Counter2_out1_reg_n_0_[15] ,\HDL_Counter2_out1_reg_n_0_[14] ,\HDL_Counter2_out1_reg_n_0_[13] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[18]_i_2__1 
       (.CI(\z0_p_reg[14]_i_2__1_n_0 ),
        .CO({\z0_p_reg[18]_i_2__1_n_0 ,\z0_p_reg[18]_i_2__1_n_1 ,\z0_p_reg[18]_i_2__1_n_2 ,\z0_p_reg[18]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_before_th00_in_8[16:13]),
        .S({\HDL_Counter3_out1_reg_n_0_[16] ,\HDL_Counter3_out1_reg_n_0_[15] ,\HDL_Counter3_out1_reg_n_0_[14] ,\HDL_Counter3_out1_reg_n_0_[13] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[19]_i_2 
       (.CI(\z0_p_reg[15]_i_2_n_0 ),
        .CO({\z0_p_reg[19]_i_2_n_0 ,\z0_p_reg[19]_i_2_n_1 ,\z0_p_reg[19]_i_2_n_2 ,\z0_p_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(quad_correction_before_th00_in_2[17:14]),
        .S({\HDL_Counter1_out1_reg_n_0_[17] ,\HDL_Counter1_out1_reg_n_0_[16] ,\HDL_Counter1_out1_reg_n_0_[15] ,\HDL_Counter1_out1_reg_n_0_[14] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[22]_i_2 
       (.CI(\z0_p_reg[18]_i_2_n_0 ),
        .CO({\z0_p_reg[22]_i_2_n_0 ,\z0_p_reg[22]_i_2_n_1 ,\z0_p_reg[22]_i_2_n_2 ,\z0_p_reg[22]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter4_out1_reg_n_0_[20] ,\HDL_Counter4_out1_reg_n_0_[19] ,u_Sin3_n_1,1'b0}),
        .O(quad_correction_before_th00_in[20:17]),
        .S({\z0_p[22]_i_3_n_0 ,\z0_p[22]_i_4_n_0 ,\z0_p[22]_i_5_n_0 ,\HDL_Counter4_out1_reg_n_0_[17] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[22]_i_2__0 
       (.CI(\z0_p_reg[18]_i_2__0_n_0 ),
        .CO({\z0_p_reg[22]_i_2__0_n_0 ,\z0_p_reg[22]_i_2__0_n_1 ,\z0_p_reg[22]_i_2__0_n_2 ,\z0_p_reg[22]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter2_out1_reg_n_0_[20] ,\HDL_Counter2_out1_reg_n_0_[19] ,u_Sin1_n_1,1'b0}),
        .O(quad_correction_before_th00_in_5[20:17]),
        .S({\z0_p[22]_i_3__0_n_0 ,\z0_p[22]_i_4__0_n_0 ,\z0_p[22]_i_5__0_n_0 ,\HDL_Counter2_out1_reg_n_0_[17] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[22]_i_2__1 
       (.CI(\z0_p_reg[18]_i_2__1_n_0 ),
        .CO({\z0_p_reg[22]_i_2__1_n_0 ,\z0_p_reg[22]_i_2__1_n_1 ,\z0_p_reg[22]_i_2__1_n_2 ,\z0_p_reg[22]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter3_out1_reg_n_0_[20] ,\HDL_Counter3_out1_reg_n_0_[19] ,u_Sin_n_1,1'b0}),
        .O(quad_correction_before_th00_in_8[20:17]),
        .S({\z0_p[22]_i_3__1_n_0 ,\z0_p[22]_i_4__1_n_0 ,\z0_p[22]_i_5__1_n_0 ,\HDL_Counter3_out1_reg_n_0_[17] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[23]_i_2 
       (.CI(\z0_p_reg[19]_i_2_n_0 ),
        .CO({\z0_p_reg[23]_i_2_n_0 ,\z0_p_reg[23]_i_2_n_1 ,\z0_p_reg[23]_i_2_n_2 ,\z0_p_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter1_out1_reg_n_0_[21] ,\HDL_Counter1_out1_reg_n_0_[20] ,\HDL_Counter1_out1_reg_n_0_[19] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_1 }),
        .O(quad_correction_before_th00_in_2[21:18]),
        .S({\z0_p[23]_i_3_n_0 ,\z0_p[23]_i_4_n_0 ,\z0_p[23]_i_5_n_0 ,\z0_p[23]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[26]_i_2 
       (.CI(\z0_p_reg[22]_i_2_n_0 ),
        .CO({\z0_p_reg[26]_i_2_n_0 ,\z0_p_reg[26]_i_2_n_1 ,\z0_p_reg[26]_i_2_n_2 ,\z0_p_reg[26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter4_out1_reg_n_0_[24] ,u_Sin3_n_1,\HDL_Counter4_out1_reg_n_0_[22] ,\HDL_Counter4_out1_reg_n_0_[21] }),
        .O(quad_correction_before_th00_in[24:21]),
        .S({\z0_p[26]_i_3_n_0 ,\z0_p[26]_i_4_n_0 ,\z0_p[26]_i_5_n_0 ,\z0_p[26]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[26]_i_2__0 
       (.CI(\z0_p_reg[22]_i_2__0_n_0 ),
        .CO({\z0_p_reg[26]_i_2__0_n_0 ,\z0_p_reg[26]_i_2__0_n_1 ,\z0_p_reg[26]_i_2__0_n_2 ,\z0_p_reg[26]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter2_out1_reg_n_0_[24] ,u_Sin1_n_1,\HDL_Counter2_out1_reg_n_0_[22] ,\HDL_Counter2_out1_reg_n_0_[21] }),
        .O(quad_correction_before_th00_in_5[24:21]),
        .S({\z0_p[26]_i_3__0_n_0 ,\z0_p[26]_i_4__0_n_0 ,\z0_p[26]_i_5__0_n_0 ,\z0_p[26]_i_6__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[26]_i_2__1 
       (.CI(\z0_p_reg[22]_i_2__1_n_0 ),
        .CO({\z0_p_reg[26]_i_2__1_n_0 ,\z0_p_reg[26]_i_2__1_n_1 ,\z0_p_reg[26]_i_2__1_n_2 ,\z0_p_reg[26]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter3_out1_reg_n_0_[24] ,u_Sin_n_1,\HDL_Counter3_out1_reg_n_0_[22] ,\HDL_Counter3_out1_reg_n_0_[21] }),
        .O(quad_correction_before_th00_in_8[24:21]),
        .S({\z0_p[26]_i_3__1_n_0 ,\z0_p[26]_i_4__1_n_0 ,\z0_p[26]_i_5__1_n_0 ,\z0_p[26]_i_6__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[27]_i_2 
       (.CI(\z0_p_reg[23]_i_2_n_0 ),
        .CO({\z0_p_reg[27]_i_2_n_0 ,\z0_p_reg[27]_i_2_n_1 ,\z0_p_reg[27]_i_2_n_2 ,\z0_p_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter1_out1_reg_n_0_[25] ,\HDL_Counter1_out1_reg_n_0_[24] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_1 ,\HDL_Counter1_out1_reg_n_0_[22] }),
        .O(quad_correction_before_th00_in_2[25:22]),
        .S({\z0_p[27]_i_3_n_0 ,\z0_p[27]_i_4_n_0 ,\z0_p[27]_i_5_n_0 ,\z0_p[27]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[30]_i_2 
       (.CI(\z0_p_reg[26]_i_2_n_0 ),
        .CO({\z0_p_reg[30]_i_2_n_0 ,\z0_p_reg[30]_i_2_n_1 ,\z0_p_reg[30]_i_2_n_2 ,\z0_p_reg[30]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter4_out1_reg_n_0_[28] ,\HDL_Counter4_out1_reg_n_0_[27] ,u_Sin3_n_1,\HDL_Counter4_out1_reg_n_0_[25] }),
        .O(quad_correction_before_th00_in[28:25]),
        .S({\z0_p[30]_i_3_n_0 ,\z0_p[30]_i_4_n_0 ,\z0_p[30]_i_5_n_0 ,\z0_p[30]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[30]_i_2__0 
       (.CI(\z0_p_reg[26]_i_2__0_n_0 ),
        .CO({\z0_p_reg[30]_i_2__0_n_0 ,\z0_p_reg[30]_i_2__0_n_1 ,\z0_p_reg[30]_i_2__0_n_2 ,\z0_p_reg[30]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter2_out1_reg_n_0_[28] ,\HDL_Counter2_out1_reg_n_0_[27] ,u_Sin1_n_1,\HDL_Counter2_out1_reg_n_0_[25] }),
        .O(quad_correction_before_th00_in_5[28:25]),
        .S({\z0_p[30]_i_3__0_n_0 ,\z0_p[30]_i_4__0_n_0 ,\z0_p[30]_i_5__0_n_0 ,\z0_p[30]_i_6__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[30]_i_2__1 
       (.CI(\z0_p_reg[26]_i_2__1_n_0 ),
        .CO({\z0_p_reg[30]_i_2__1_n_0 ,\z0_p_reg[30]_i_2__1_n_1 ,\z0_p_reg[30]_i_2__1_n_2 ,\z0_p_reg[30]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter3_out1_reg_n_0_[28] ,\HDL_Counter3_out1_reg_n_0_[27] ,u_Sin_n_1,\HDL_Counter3_out1_reg_n_0_[25] }),
        .O(quad_correction_before_th00_in_8[28:25]),
        .S({\z0_p[30]_i_3__1_n_0 ,\z0_p[30]_i_4__1_n_0 ,\z0_p[30]_i_5__1_n_0 ,\z0_p[30]_i_6__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[31]_i_2 
       (.CI(\z0_p_reg[30]_i_2_n_0 ),
        .CO(\NLW_z0_p_reg[31]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_z0_p_reg[31]_i_2_O_UNCONNECTED [3:1],quad_correction_before_th00_in[29]}),
        .S({1'b0,1'b0,1'b0,\HDL_Counter4_out1_reg_n_0_[29] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[31]_i_2__0 
       (.CI(\z0_p_reg[27]_i_2_n_0 ),
        .CO({\NLW_z0_p_reg[31]_i_2__0_CO_UNCONNECTED [3],\z0_p_reg[31]_i_2__0_n_1 ,\z0_p_reg[31]_i_2__0_n_2 ,\z0_p_reg[31]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\HDL_Counter1_out1_reg_n_0_[28] ,\HDL_Counter1_out1_reg_n_0_[27] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_1 }),
        .O(quad_correction_before_th00_in_2[29:26]),
        .S({\HDL_Counter1_out1_reg_n_0_[29] ,\z0_p[31]_i_5_n_0 ,\z0_p[31]_i_6_n_0 ,\z0_p[31]_i_7__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[31]_i_2__1 
       (.CI(\z0_p_reg[30]_i_2__0_n_0 ),
        .CO(\NLW_z0_p_reg[31]_i_2__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_z0_p_reg[31]_i_2__1_O_UNCONNECTED [3:1],quad_correction_before_th00_in_5[29]}),
        .S({1'b0,1'b0,1'b0,\HDL_Counter2_out1_reg_n_0_[29] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[31]_i_2__2 
       (.CI(\z0_p_reg[30]_i_2__1_n_0 ),
        .CO(\NLW_z0_p_reg[31]_i_2__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_z0_p_reg[31]_i_2__2_O_UNCONNECTED [3:1],quad_correction_before_th00_in_8[29]}),
        .S({1'b0,1'b0,1'b0,\HDL_Counter3_out1_reg_n_0_[29] }));
  CARRY4 \z0_p_reg[5]_i_14 
       (.CI(\z0_p_reg[5]_i_29_n_0 ),
        .CO({\z0_p_reg[5]_i_14_n_0 ,\z0_p_reg[5]_i_14_n_1 ,\z0_p_reg[5]_i_14_n_2 ,\z0_p_reg[5]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\HDL_Counter1_out1_reg_n_0_[25] ,1'b0}),
        .O(quad_correction_before_add_temp_0[27:24]),
        .S({\HDL_Counter1_out1_reg_n_0_[27] ,\HDL_Counter1_out1_reg_n_0_[26] ,\z0_p[5]_i_35_n_0 ,\HDL_Counter1_out1_reg_n_0_[24] }));
  CARRY4 \z0_p_reg[5]_i_29 
       (.CI(\z0_p_reg[5]_i_52_n_0 ),
        .CO({\z0_p_reg[5]_i_29_n_0 ,\z0_p_reg[5]_i_29_n_1 ,\z0_p_reg[5]_i_29_n_2 ,\z0_p_reg[5]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\HDL_Counter1_out1_reg_n_0_[22] ,1'b0,1'b0}),
        .O(quad_correction_before_add_temp_0[23:20]),
        .S({\HDL_Counter1_out1_reg_n_0_[23] ,\z0_p[5]_i_53_n_0 ,\HDL_Counter1_out1_reg_n_0_[21] ,\HDL_Counter1_out1_reg_n_0_[20] }));
  CARRY4 \z0_p_reg[5]_i_34 
       (.CI(\z0_p_reg[5]_i_14_n_0 ),
        .CO({\NLW_z0_p_reg[5]_i_34_CO_UNCONNECTED [3],\z0_p_reg[5]_i_34_n_1 ,\z0_p_reg[5]_i_34_n_2 ,\z0_p_reg[5]_i_34_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\HDL_Counter1_out1_reg_n_0_[29] ,\HDL_Counter1_out1_reg_n_0_[28] }),
        .O(quad_correction_before_add_temp_0[31:28]),
        .S({\HDL_Counter1_out1_reg_n_0_[31] ,\HDL_Counter1_out1_reg_n_0_[30] ,\z0_p[5]_i_54_n_0 ,\z0_p[5]_i_55_n_0 }));
  CARRY4 \z0_p_reg[5]_i_47 
       (.CI(\z0_p_reg[5]_i_71_n_0 ),
        .CO({\z0_p_reg[5]_i_47_n_0 ,\z0_p_reg[5]_i_47_n_1 ,\z0_p_reg[5]_i_47_n_2 ,\z0_p_reg[5]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\HDL_Counter1_out1_reg_n_0_[10] ,\HDL_Counter1_out1_reg_n_0_[9] ,1'b0}),
        .O(quad_correction_before_add_temp_0[11:8]),
        .S({\HDL_Counter1_out1_reg_n_0_[11] ,\z0_p[5]_i_72_n_0 ,\z0_p[5]_i_73_n_0 ,\HDL_Counter1_out1_reg_n_0_[8] }));
  CARRY4 \z0_p_reg[5]_i_52 
       (.CI(\z0_p_reg[5]_i_70_n_0 ),
        .CO({\z0_p_reg[5]_i_52_n_0 ,\z0_p_reg[5]_i_52_n_1 ,\z0_p_reg[5]_i_52_n_2 ,\z0_p_reg[5]_i_52_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\HDL_Counter1_out1_reg_n_0_[17] ,\HDL_Counter1_out1_reg_n_0_[16] }),
        .O(quad_correction_before_add_temp_0[19:16]),
        .S({\HDL_Counter1_out1_reg_n_0_[19] ,\HDL_Counter1_out1_reg_n_0_[18] ,\z0_p[5]_i_74_n_0 ,\z0_p[5]_i_75_n_0 }));
  CARRY4 \z0_p_reg[5]_i_70 
       (.CI(\z0_p_reg[5]_i_47_n_0 ),
        .CO({\z0_p_reg[5]_i_70_n_0 ,\z0_p_reg[5]_i_70_n_1 ,\z0_p_reg[5]_i_70_n_2 ,\z0_p_reg[5]_i_70_n_3 }),
        .CYINIT(1'b0),
        .DI({\HDL_Counter1_out1_reg_n_0_[15] ,\HDL_Counter1_out1_reg_n_0_[14] ,\HDL_Counter1_out1_reg_n_0_[13] ,\HDL_Counter1_out1_reg_n_0_[12] }),
        .O(quad_correction_before_add_temp_0[15:12]),
        .S({\z0_p[5]_i_76_n_0 ,\z0_p[5]_i_77_n_0 ,\z0_p[5]_i_78_n_0 ,\z0_p[5]_i_79_n_0 }));
  CARRY4 \z0_p_reg[5]_i_71 
       (.CI(1'b0),
        .CO({\z0_p_reg[5]_i_71_n_0 ,\z0_p_reg[5]_i_71_n_1 ,\z0_p_reg[5]_i_71_n_2 ,\z0_p_reg[5]_i_71_n_3 }),
        .CYINIT(\HDL_Counter1_out1_reg_n_0_[3] ),
        .DI({\HDL_Counter1_out1_reg_n_0_[7] ,1'b0,\HDL_Counter1_out1_reg_n_0_[5] ,1'b0}),
        .O(quad_correction_before_add_temp_0[7:4]),
        .S({\z0_p[5]_i_80_n_0 ,\HDL_Counter1_out1_reg_n_0_[6] ,\z0_p[5]_i_81_n_0 ,\HDL_Counter1_out1_reg_n_0_[4] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\z0_p_reg[6]_i_2_n_0 ,\z0_p_reg[6]_i_2_n_1 ,\z0_p_reg[6]_i_2_n_2 ,\z0_p_reg[6]_i_2_n_3 }),
        .CYINIT(\HDL_Counter4_out1_reg_n_0_[0] ),
        .DI({u_Sin3_n_1,\HDL_Counter4_out1_reg_n_0_[3] ,\HDL_Counter4_out1_reg_n_0_[2] ,\HDL_Counter4_out1_reg_n_0_[1] }),
        .O({quad_correction_before_th00_in[4:2],\NLW_z0_p_reg[6]_i_2_O_UNCONNECTED [0]}),
        .S({\z0_p[6]_i_3_n_0 ,\z0_p[6]_i_4_n_0 ,\z0_p[6]_i_5_n_0 ,\z0_p[6]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[6]_i_2__0 
       (.CI(1'b0),
        .CO({\z0_p_reg[6]_i_2__0_n_0 ,\z0_p_reg[6]_i_2__0_n_1 ,\z0_p_reg[6]_i_2__0_n_2 ,\z0_p_reg[6]_i_2__0_n_3 }),
        .CYINIT(\HDL_Counter2_out1_reg_n_0_[0] ),
        .DI({u_Sin1_n_1,\HDL_Counter2_out1_reg_n_0_[3] ,\HDL_Counter2_out1_reg_n_0_[2] ,\HDL_Counter2_out1_reg_n_0_[1] }),
        .O({quad_correction_before_th00_in_5[4:2],\NLW_z0_p_reg[6]_i_2__0_O_UNCONNECTED [0]}),
        .S({\z0_p[6]_i_3__0_n_0 ,\z0_p[6]_i_4__0_n_0 ,\z0_p[6]_i_5__0_n_0 ,\z0_p[6]_i_6__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[6]_i_2__1 
       (.CI(1'b0),
        .CO({\z0_p_reg[6]_i_2__1_n_0 ,\z0_p_reg[6]_i_2__1_n_1 ,\z0_p_reg[6]_i_2__1_n_2 ,\z0_p_reg[6]_i_2__1_n_3 }),
        .CYINIT(\HDL_Counter3_out1_reg_n_0_[0] ),
        .DI({u_Sin_n_1,\HDL_Counter3_out1_reg_n_0_[3] ,\HDL_Counter3_out1_reg_n_0_[2] ,\HDL_Counter3_out1_reg_n_0_[1] }),
        .O({quad_correction_before_th00_in_8[4:2],\NLW_z0_p_reg[6]_i_2__1_O_UNCONNECTED [0]}),
        .S({\z0_p[6]_i_3__1_n_0 ,\z0_p[6]_i_4__1_n_0 ,\z0_p[6]_i_5__1_n_0 ,\z0_p[6]_i_6__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z0_p_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\z0_p_reg[7]_i_2_n_0 ,\z0_p_reg[7]_i_2_n_1 ,\z0_p_reg[7]_i_2_n_2 ,\z0_p_reg[7]_i_2_n_3 }),
        .CYINIT(\HDL_Counter1_out1_reg_n_0_[1] ),
        .DI({\HDL_Counter1_out1_reg_n_0_[5] ,\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_1 ,\HDL_Counter1_out1_reg_n_0_[3] ,\HDL_Counter1_out1_reg_n_0_[2] }),
        .O({quad_correction_before_th00_in_2[5:3],\NLW_z0_p_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({\z0_p[7]_i_3_n_0 ,\z0_p[7]_i_4_n_0 ,\z0_p[7]_i_5_n_0 ,\z0_p[7]_i_6_n_0 }));
endmodule

(* ORIG_REF_NAME = "fader_1_0_16ms" *) 
module design_1_audio_core_0_0_fader_1_0_16ms
   (\Sum1_out1_1_reg[21] ,
    clk_enable,
    clk,
    HwModeRegister1_reg_reg_c_4,
    reset,
    HwModeRegister1_reg_reg_c_5,
    run_drum,
    \delayMatch1_reg_reg[5]_1 ,
    \delayMatch_reg_reg[5]_0 ,
    D);
  output [21:0]\Sum1_out1_1_reg[21] ;
  input clk_enable;
  input clk;
  input HwModeRegister1_reg_reg_c_4;
  input reset;
  input HwModeRegister1_reg_reg_c_5;
  input run_drum;
  input [19:0]\delayMatch1_reg_reg[5]_1 ;
  input [19:0]\delayMatch_reg_reg[5]_0 ;
  input [19:0]D;

  wire Compare_To_Zero_out1;
  wire Compare_To_Zero_out1_carry__0_i_1_n_0;
  wire Compare_To_Zero_out1_carry__0_i_2_n_0;
  wire Compare_To_Zero_out1_carry__0_i_3_n_0;
  wire Compare_To_Zero_out1_carry__0_n_2;
  wire Compare_To_Zero_out1_carry__0_n_3;
  wire Compare_To_Zero_out1_carry_i_1_n_0;
  wire Compare_To_Zero_out1_carry_i_2_n_0;
  wire Compare_To_Zero_out1_carry_i_3_n_0;
  wire Compare_To_Zero_out1_carry_i_4_n_0;
  wire Compare_To_Zero_out1_carry_n_0;
  wire Compare_To_Zero_out1_carry_n_1;
  wire Compare_To_Zero_out1_carry_n_2;
  wire Compare_To_Zero_out1_carry_n_3;
  wire [19:0]D;
  wire [19:0]Data_Type_Conversion6_out1;
  wire HDL_Counter5_out10_carry__0_i_1_n_0;
  wire HDL_Counter5_out10_carry__0_i_2_n_0;
  wire HDL_Counter5_out10_carry__0_i_3_n_0;
  wire HDL_Counter5_out10_carry__0_i_4_n_0;
  wire HDL_Counter5_out10_carry__0_n_0;
  wire HDL_Counter5_out10_carry__0_n_1;
  wire HDL_Counter5_out10_carry__0_n_2;
  wire HDL_Counter5_out10_carry__0_n_3;
  wire HDL_Counter5_out10_carry__0_n_4;
  wire HDL_Counter5_out10_carry__0_n_5;
  wire HDL_Counter5_out10_carry__0_n_6;
  wire HDL_Counter5_out10_carry__0_n_7;
  wire HDL_Counter5_out10_carry__1_i_1_n_0;
  wire HDL_Counter5_out10_carry__1_i_2_n_0;
  wire HDL_Counter5_out10_carry__1_i_3_n_0;
  wire HDL_Counter5_out10_carry__1_i_4_n_0;
  wire HDL_Counter5_out10_carry__1_n_0;
  wire HDL_Counter5_out10_carry__1_n_1;
  wire HDL_Counter5_out10_carry__1_n_2;
  wire HDL_Counter5_out10_carry__1_n_3;
  wire HDL_Counter5_out10_carry__1_n_4;
  wire HDL_Counter5_out10_carry__1_n_5;
  wire HDL_Counter5_out10_carry__1_n_6;
  wire HDL_Counter5_out10_carry__1_n_7;
  wire HDL_Counter5_out10_carry__2_i_1_n_0;
  wire HDL_Counter5_out10_carry__2_i_2_n_0;
  wire HDL_Counter5_out10_carry__2_i_3_n_0;
  wire HDL_Counter5_out10_carry__2_i_4_n_0;
  wire HDL_Counter5_out10_carry__2_n_0;
  wire HDL_Counter5_out10_carry__2_n_1;
  wire HDL_Counter5_out10_carry__2_n_2;
  wire HDL_Counter5_out10_carry__2_n_3;
  wire HDL_Counter5_out10_carry__2_n_4;
  wire HDL_Counter5_out10_carry__2_n_5;
  wire HDL_Counter5_out10_carry__2_n_6;
  wire HDL_Counter5_out10_carry__2_n_7;
  wire HDL_Counter5_out10_carry__3_i_1_n_0;
  wire HDL_Counter5_out10_carry__3_i_2_n_0;
  wire HDL_Counter5_out10_carry__3_i_3_n_0;
  wire HDL_Counter5_out10_carry__3_i_4_n_0;
  wire HDL_Counter5_out10_carry__3_n_0;
  wire HDL_Counter5_out10_carry__3_n_1;
  wire HDL_Counter5_out10_carry__3_n_2;
  wire HDL_Counter5_out10_carry__3_n_3;
  wire HDL_Counter5_out10_carry__3_n_4;
  wire HDL_Counter5_out10_carry__3_n_5;
  wire HDL_Counter5_out10_carry__3_n_6;
  wire HDL_Counter5_out10_carry__3_n_7;
  wire HDL_Counter5_out10_carry__4_i_1_n_0;
  wire HDL_Counter5_out10_carry__4_i_2_n_0;
  wire HDL_Counter5_out10_carry__4_i_3_n_0;
  wire HDL_Counter5_out10_carry__4_i_4_n_0;
  wire HDL_Counter5_out10_carry__4_n_0;
  wire HDL_Counter5_out10_carry__4_n_1;
  wire HDL_Counter5_out10_carry__4_n_2;
  wire HDL_Counter5_out10_carry__4_n_3;
  wire HDL_Counter5_out10_carry__4_n_4;
  wire HDL_Counter5_out10_carry__4_n_5;
  wire HDL_Counter5_out10_carry__4_n_6;
  wire HDL_Counter5_out10_carry__4_n_7;
  wire HDL_Counter5_out10_carry__5_i_1_n_0;
  wire HDL_Counter5_out10_carry__5_i_2_n_0;
  wire HDL_Counter5_out10_carry__5_i_3_n_0;
  wire HDL_Counter5_out10_carry__5_n_2;
  wire HDL_Counter5_out10_carry__5_n_3;
  wire HDL_Counter5_out10_carry__5_n_5;
  wire HDL_Counter5_out10_carry__5_n_6;
  wire HDL_Counter5_out10_carry__5_n_7;
  wire HDL_Counter5_out10_carry_i_1_n_0;
  wire HDL_Counter5_out10_carry_i_2_n_0;
  wire HDL_Counter5_out10_carry_i_3_n_0;
  wire HDL_Counter5_out10_carry_n_0;
  wire HDL_Counter5_out10_carry_n_1;
  wire HDL_Counter5_out10_carry_n_2;
  wire HDL_Counter5_out10_carry_n_3;
  wire HDL_Counter5_out10_carry_n_4;
  wire HDL_Counter5_out10_carry_n_5;
  wire HDL_Counter5_out10_carry_n_6;
  wire HDL_Counter5_out10_carry_n_7;
  wire \HDL_Counter5_out1[10]_i_1__0_n_0 ;
  wire \HDL_Counter5_out1[11]_i_1__0_n_0 ;
  wire \HDL_Counter5_out1[12]_i_1__0_n_0 ;
  wire \HDL_Counter5_out1[13]_i_1__0_n_0 ;
  wire \HDL_Counter5_out1[14]_i_1__0_n_0 ;
  wire \HDL_Counter5_out1[15]_i_1__0_n_0 ;
  wire \HDL_Counter5_out1[16]_i_1__0_n_0 ;
  wire \HDL_Counter5_out1[17]_i_1__0_n_0 ;
  wire \HDL_Counter5_out1[18]_i_1__0_n_0 ;
  wire \HDL_Counter5_out1[19]_i_1__0_n_0 ;
  wire \HDL_Counter5_out1[20]_i_1__0_n_0 ;
  wire \HDL_Counter5_out1[21]_i_1_n_0 ;
  wire \HDL_Counter5_out1[22]_i_1_n_0 ;
  wire \HDL_Counter5_out1[23]_i_1_n_0 ;
  wire \HDL_Counter5_out1[24]_i_1_n_0 ;
  wire \HDL_Counter5_out1[25]_i_1_n_0 ;
  wire \HDL_Counter5_out1[26]_i_1_n_0 ;
  wire \HDL_Counter5_out1[27]_i_1_n_0 ;
  wire \HDL_Counter5_out1[28]_i_1_n_0 ;
  wire \HDL_Counter5_out1[28]_i_2_n_0 ;
  wire \HDL_Counter5_out1[28]_i_3_n_0 ;
  wire \HDL_Counter5_out1[28]_i_4_n_0 ;
  wire \HDL_Counter5_out1[28]_i_5_n_0 ;
  wire \HDL_Counter5_out1[28]_i_6_n_0 ;
  wire \HDL_Counter5_out1[28]_i_7_n_0 ;
  wire \HDL_Counter5_out1[28]_i_8_n_0 ;
  wire \HDL_Counter5_out1[2]_i_1__0_n_0 ;
  wire \HDL_Counter5_out1[3]_i_1__0_n_0 ;
  wire \HDL_Counter5_out1[4]_i_1__0_n_0 ;
  wire \HDL_Counter5_out1[5]_i_1__0_n_0 ;
  wire \HDL_Counter5_out1[6]_i_1__0_n_0 ;
  wire \HDL_Counter5_out1[7]_i_1__0_n_0 ;
  wire \HDL_Counter5_out1[8]_i_1__0_n_0 ;
  wire \HDL_Counter5_out1[9]_i_1__0_n_0 ;
  wire \HDL_Counter5_out1_reg_n_0_[2] ;
  wire \HDL_Counter5_out1_reg_n_0_[3] ;
  wire \HDL_Counter5_out1_reg_n_0_[4] ;
  wire \HDL_Counter5_out1_reg_n_0_[5] ;
  wire \HDL_Counter5_out1_reg_n_0_[6] ;
  wire \HDL_Counter5_out1_reg_n_0_[7] ;
  wire \HDL_Counter5_out1_reg_n_0_[8] ;
  wire [19:0]\HwModeRegister1_reg_next[0]_6 ;
  wire \HwModeRegister1_reg_reg[4][0]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \HwModeRegister1_reg_reg[4][10]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \HwModeRegister1_reg_reg[4][11]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \HwModeRegister1_reg_reg[4][12]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \HwModeRegister1_reg_reg[4][13]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \HwModeRegister1_reg_reg[4][14]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \HwModeRegister1_reg_reg[4][15]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \HwModeRegister1_reg_reg[4][16]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \HwModeRegister1_reg_reg[4][17]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \HwModeRegister1_reg_reg[4][18]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \HwModeRegister1_reg_reg[4][19]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \HwModeRegister1_reg_reg[4][1]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \HwModeRegister1_reg_reg[4][2]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \HwModeRegister1_reg_reg[4][3]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \HwModeRegister1_reg_reg[4][4]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \HwModeRegister1_reg_reg[4][5]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \HwModeRegister1_reg_reg[4][6]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \HwModeRegister1_reg_reg[4][7]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \HwModeRegister1_reg_reg[4][8]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \HwModeRegister1_reg_reg[4][9]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ;
  wire \HwModeRegister1_reg_reg[5][0]_HwModeRegister1_reg_reg_c_4_n_0 ;
  wire \HwModeRegister1_reg_reg[5][10]_HwModeRegister1_reg_reg_c_4_n_0 ;
  wire \HwModeRegister1_reg_reg[5][11]_HwModeRegister1_reg_reg_c_4_n_0 ;
  wire \HwModeRegister1_reg_reg[5][12]_HwModeRegister1_reg_reg_c_4_n_0 ;
  wire \HwModeRegister1_reg_reg[5][13]_HwModeRegister1_reg_reg_c_4_n_0 ;
  wire \HwModeRegister1_reg_reg[5][14]_HwModeRegister1_reg_reg_c_4_n_0 ;
  wire \HwModeRegister1_reg_reg[5][15]_HwModeRegister1_reg_reg_c_4_n_0 ;
  wire \HwModeRegister1_reg_reg[5][16]_HwModeRegister1_reg_reg_c_4_n_0 ;
  wire \HwModeRegister1_reg_reg[5][17]_HwModeRegister1_reg_reg_c_4_n_0 ;
  wire \HwModeRegister1_reg_reg[5][18]_HwModeRegister1_reg_reg_c_4_n_0 ;
  wire \HwModeRegister1_reg_reg[5][19]_HwModeRegister1_reg_reg_c_4_n_0 ;
  wire \HwModeRegister1_reg_reg[5][1]_HwModeRegister1_reg_reg_c_4_n_0 ;
  wire \HwModeRegister1_reg_reg[5][2]_HwModeRegister1_reg_reg_c_4_n_0 ;
  wire \HwModeRegister1_reg_reg[5][3]_HwModeRegister1_reg_reg_c_4_n_0 ;
  wire \HwModeRegister1_reg_reg[5][4]_HwModeRegister1_reg_reg_c_4_n_0 ;
  wire \HwModeRegister1_reg_reg[5][5]_HwModeRegister1_reg_reg_c_4_n_0 ;
  wire \HwModeRegister1_reg_reg[5][6]_HwModeRegister1_reg_reg_c_4_n_0 ;
  wire \HwModeRegister1_reg_reg[5][7]_HwModeRegister1_reg_reg_c_4_n_0 ;
  wire \HwModeRegister1_reg_reg[5][8]_HwModeRegister1_reg_reg_c_4_n_0 ;
  wire \HwModeRegister1_reg_reg[5][9]_HwModeRegister1_reg_reg_c_4_n_0 ;
  wire [19:0]\HwModeRegister1_reg_reg[6]_2 ;
  wire HwModeRegister1_reg_reg_c_4;
  wire HwModeRegister1_reg_reg_c_5;
  wire HwModeRegister1_reg_reg_gate__0_n_0;
  wire HwModeRegister1_reg_reg_gate__10_n_0;
  wire HwModeRegister1_reg_reg_gate__11_n_0;
  wire HwModeRegister1_reg_reg_gate__12_n_0;
  wire HwModeRegister1_reg_reg_gate__13_n_0;
  wire HwModeRegister1_reg_reg_gate__14_n_0;
  wire HwModeRegister1_reg_reg_gate__15_n_0;
  wire HwModeRegister1_reg_reg_gate__16_n_0;
  wire HwModeRegister1_reg_reg_gate__17_n_0;
  wire HwModeRegister1_reg_reg_gate__18_n_0;
  wire HwModeRegister1_reg_reg_gate__1_n_0;
  wire HwModeRegister1_reg_reg_gate__2_n_0;
  wire HwModeRegister1_reg_reg_gate__3_n_0;
  wire HwModeRegister1_reg_reg_gate__4_n_0;
  wire HwModeRegister1_reg_reg_gate__5_n_0;
  wire HwModeRegister1_reg_reg_gate__6_n_0;
  wire HwModeRegister1_reg_reg_gate__7_n_0;
  wire HwModeRegister1_reg_reg_gate__8_n_0;
  wire HwModeRegister1_reg_reg_gate__9_n_0;
  wire HwModeRegister1_reg_reg_gate_n_0;
  wire [19:0]Input_rsvd_1;
  wire [20:1]Product1_out10_out;
  wire [20:1]Product1_out1_1_reg;
  wire [20:0]Product1_out1__0;
  wire Product1_out1__1_carry__0_i_10_n_0;
  wire Product1_out1__1_carry__0_i_11_n_0;
  wire Product1_out1__1_carry__0_i_12_n_0;
  wire Product1_out1__1_carry__0_i_1_n_0;
  wire Product1_out1__1_carry__0_i_2_n_0;
  wire Product1_out1__1_carry__0_i_3_n_0;
  wire Product1_out1__1_carry__0_i_4_n_0;
  wire Product1_out1__1_carry__0_i_5_n_0;
  wire Product1_out1__1_carry__0_i_6_n_0;
  wire Product1_out1__1_carry__0_i_7_n_0;
  wire Product1_out1__1_carry__0_i_8_n_0;
  wire Product1_out1__1_carry__0_i_9_n_0;
  wire Product1_out1__1_carry__0_n_0;
  wire Product1_out1__1_carry__0_n_1;
  wire Product1_out1__1_carry__0_n_2;
  wire Product1_out1__1_carry__0_n_3;
  wire Product1_out1__1_carry__1_i_10_n_0;
  wire Product1_out1__1_carry__1_i_11_n_0;
  wire Product1_out1__1_carry__1_i_12_n_0;
  wire Product1_out1__1_carry__1_i_1_n_0;
  wire Product1_out1__1_carry__1_i_2_n_0;
  wire Product1_out1__1_carry__1_i_3_n_0;
  wire Product1_out1__1_carry__1_i_4_n_0;
  wire Product1_out1__1_carry__1_i_5_n_0;
  wire Product1_out1__1_carry__1_i_6_n_0;
  wire Product1_out1__1_carry__1_i_7_n_0;
  wire Product1_out1__1_carry__1_i_8_n_0;
  wire Product1_out1__1_carry__1_i_9_n_0;
  wire Product1_out1__1_carry__1_n_0;
  wire Product1_out1__1_carry__1_n_1;
  wire Product1_out1__1_carry__1_n_2;
  wire Product1_out1__1_carry__1_n_3;
  wire Product1_out1__1_carry__2_i_10_n_0;
  wire Product1_out1__1_carry__2_i_11_n_0;
  wire Product1_out1__1_carry__2_i_12_n_0;
  wire Product1_out1__1_carry__2_i_1_n_0;
  wire Product1_out1__1_carry__2_i_2_n_0;
  wire Product1_out1__1_carry__2_i_3_n_0;
  wire Product1_out1__1_carry__2_i_4_n_0;
  wire Product1_out1__1_carry__2_i_5_n_0;
  wire Product1_out1__1_carry__2_i_6_n_0;
  wire Product1_out1__1_carry__2_i_7_n_0;
  wire Product1_out1__1_carry__2_i_8_n_0;
  wire Product1_out1__1_carry__2_i_9_n_0;
  wire Product1_out1__1_carry__2_n_0;
  wire Product1_out1__1_carry__2_n_1;
  wire Product1_out1__1_carry__2_n_2;
  wire Product1_out1__1_carry__2_n_3;
  wire Product1_out1__1_carry__3_i_10_n_0;
  wire Product1_out1__1_carry__3_i_11_n_0;
  wire Product1_out1__1_carry__3_i_12_n_0;
  wire Product1_out1__1_carry__3_i_1_n_0;
  wire Product1_out1__1_carry__3_i_2_n_0;
  wire Product1_out1__1_carry__3_i_3_n_0;
  wire Product1_out1__1_carry__3_i_4_n_0;
  wire Product1_out1__1_carry__3_i_5_n_0;
  wire Product1_out1__1_carry__3_i_6_n_0;
  wire Product1_out1__1_carry__3_i_7_n_0;
  wire Product1_out1__1_carry__3_i_8_n_0;
  wire Product1_out1__1_carry__3_i_9_n_0;
  wire Product1_out1__1_carry__3_n_0;
  wire Product1_out1__1_carry__3_n_1;
  wire Product1_out1__1_carry__3_n_2;
  wire Product1_out1__1_carry__3_n_3;
  wire Product1_out1__1_carry__4_i_1_n_0;
  wire Product1_out1__1_carry_i_1_n_0;
  wire Product1_out1__1_carry_i_2_n_0;
  wire Product1_out1__1_carry_i_3_n_0;
  wire Product1_out1__1_carry_i_4_n_0;
  wire Product1_out1__1_carry_i_5_n_0;
  wire Product1_out1__1_carry_i_6_n_0;
  wire Product1_out1__1_carry_i_7_n_0;
  wire Product1_out1__1_carry_i_8_n_0;
  wire Product1_out1__1_carry_n_0;
  wire Product1_out1__1_carry_n_1;
  wire Product1_out1__1_carry_n_2;
  wire Product1_out1__1_carry_n_3;
  wire \Product1_out1_inferred__0/i__carry__0_n_0 ;
  wire \Product1_out1_inferred__0/i__carry__0_n_1 ;
  wire \Product1_out1_inferred__0/i__carry__0_n_2 ;
  wire \Product1_out1_inferred__0/i__carry__0_n_3 ;
  wire \Product1_out1_inferred__0/i__carry__1_n_0 ;
  wire \Product1_out1_inferred__0/i__carry__1_n_1 ;
  wire \Product1_out1_inferred__0/i__carry__1_n_2 ;
  wire \Product1_out1_inferred__0/i__carry__1_n_3 ;
  wire \Product1_out1_inferred__0/i__carry__2_n_0 ;
  wire \Product1_out1_inferred__0/i__carry__2_n_1 ;
  wire \Product1_out1_inferred__0/i__carry__2_n_2 ;
  wire \Product1_out1_inferred__0/i__carry__2_n_3 ;
  wire \Product1_out1_inferred__0/i__carry__3_n_0 ;
  wire \Product1_out1_inferred__0/i__carry__3_n_1 ;
  wire \Product1_out1_inferred__0/i__carry__3_n_2 ;
  wire \Product1_out1_inferred__0/i__carry__3_n_3 ;
  wire \Product1_out1_inferred__0/i__carry_n_0 ;
  wire \Product1_out1_inferred__0/i__carry_n_1 ;
  wire \Product1_out1_inferred__0/i__carry_n_2 ;
  wire \Product1_out1_inferred__0/i__carry_n_3 ;
  wire Product1_out1_n_100;
  wire Product1_out1_n_101;
  wire Product1_out1_n_102;
  wire Product1_out1_n_103;
  wire Product1_out1_n_104;
  wire Product1_out1_n_105;
  wire Product1_out1_n_58;
  wire Product1_out1_n_59;
  wire Product1_out1_n_60;
  wire Product1_out1_n_61;
  wire Product1_out1_n_62;
  wire Product1_out1_n_63;
  wire Product1_out1_n_64;
  wire Product1_out1_n_65;
  wire Product1_out1_n_66;
  wire Product1_out1_n_67;
  wire Product1_out1_n_68;
  wire Product1_out1_n_69;
  wire Product1_out1_n_70;
  wire Product1_out1_n_71;
  wire Product1_out1_n_72;
  wire Product1_out1_n_73;
  wire Product1_out1_n_74;
  wire Product1_out1_n_75;
  wire Product1_out1_n_76;
  wire Product1_out1_n_77;
  wire Product1_out1_n_78;
  wire Product1_out1_n_79;
  wire Product1_out1_n_80;
  wire Product1_out1_n_81;
  wire Product1_out1_n_82;
  wire Product1_out1_n_83;
  wire Product1_out1_n_84;
  wire Product1_out1_n_85;
  wire Product1_out1_n_86;
  wire Product1_out1_n_87;
  wire Product1_out1_n_88;
  wire Product1_out1_n_89;
  wire Product1_out1_n_90;
  wire Product1_out1_n_91;
  wire Product1_out1_n_92;
  wire Product1_out1_n_93;
  wire Product1_out1_n_94;
  wire Product1_out1_n_95;
  wire Product1_out1_n_96;
  wire Product1_out1_n_97;
  wire Product1_out1_n_98;
  wire Product1_out1_n_99;
  wire \Sum1_out1_1[11]_i_2_n_0 ;
  wire \Sum1_out1_1[11]_i_3_n_0 ;
  wire \Sum1_out1_1[11]_i_4_n_0 ;
  wire \Sum1_out1_1[11]_i_5_n_0 ;
  wire \Sum1_out1_1[11]_i_6_n_0 ;
  wire \Sum1_out1_1[11]_i_7_n_0 ;
  wire \Sum1_out1_1[11]_i_8_n_0 ;
  wire \Sum1_out1_1[11]_i_9_n_0 ;
  wire \Sum1_out1_1[15]_i_2_n_0 ;
  wire \Sum1_out1_1[15]_i_3_n_0 ;
  wire \Sum1_out1_1[15]_i_4_n_0 ;
  wire \Sum1_out1_1[15]_i_5_n_0 ;
  wire \Sum1_out1_1[15]_i_6_n_0 ;
  wire \Sum1_out1_1[15]_i_7_n_0 ;
  wire \Sum1_out1_1[15]_i_8_n_0 ;
  wire \Sum1_out1_1[15]_i_9_n_0 ;
  wire \Sum1_out1_1[19]_i_10_n_0 ;
  wire \Sum1_out1_1[19]_i_2_n_0 ;
  wire \Sum1_out1_1[19]_i_3_n_0 ;
  wire \Sum1_out1_1[19]_i_4_n_0 ;
  wire \Sum1_out1_1[19]_i_5_n_0 ;
  wire \Sum1_out1_1[19]_i_6_n_0 ;
  wire \Sum1_out1_1[19]_i_7_n_0 ;
  wire \Sum1_out1_1[19]_i_8_n_0 ;
  wire \Sum1_out1_1[19]_i_9_n_0 ;
  wire \Sum1_out1_1[21]_i_2_n_0 ;
  wire \Sum1_out1_1[21]_i_3_n_0 ;
  wire \Sum1_out1_1[3]_i_2_n_0 ;
  wire \Sum1_out1_1[3]_i_3_n_0 ;
  wire \Sum1_out1_1[3]_i_4_n_0 ;
  wire \Sum1_out1_1[3]_i_5_n_0 ;
  wire \Sum1_out1_1[3]_i_6_n_0 ;
  wire \Sum1_out1_1[3]_i_7_n_0 ;
  wire \Sum1_out1_1[3]_i_8_n_0 ;
  wire \Sum1_out1_1[7]_i_2_n_0 ;
  wire \Sum1_out1_1[7]_i_3_n_0 ;
  wire \Sum1_out1_1[7]_i_4_n_0 ;
  wire \Sum1_out1_1[7]_i_5_n_0 ;
  wire \Sum1_out1_1[7]_i_6_n_0 ;
  wire \Sum1_out1_1[7]_i_7_n_0 ;
  wire \Sum1_out1_1[7]_i_8_n_0 ;
  wire \Sum1_out1_1[7]_i_9_n_0 ;
  wire \Sum1_out1_1_reg[11]_i_1_n_0 ;
  wire \Sum1_out1_1_reg[11]_i_1_n_1 ;
  wire \Sum1_out1_1_reg[11]_i_1_n_2 ;
  wire \Sum1_out1_1_reg[11]_i_1_n_3 ;
  wire \Sum1_out1_1_reg[15]_i_1_n_0 ;
  wire \Sum1_out1_1_reg[15]_i_1_n_1 ;
  wire \Sum1_out1_1_reg[15]_i_1_n_2 ;
  wire \Sum1_out1_1_reg[15]_i_1_n_3 ;
  wire \Sum1_out1_1_reg[19]_i_1_n_0 ;
  wire \Sum1_out1_1_reg[19]_i_1_n_1 ;
  wire \Sum1_out1_1_reg[19]_i_1_n_2 ;
  wire \Sum1_out1_1_reg[19]_i_1_n_3 ;
  wire [21:0]\Sum1_out1_1_reg[21] ;
  wire \Sum1_out1_1_reg[21]_i_1_n_3 ;
  wire \Sum1_out1_1_reg[3]_i_1_n_0 ;
  wire \Sum1_out1_1_reg[3]_i_1_n_1 ;
  wire \Sum1_out1_1_reg[3]_i_1_n_2 ;
  wire \Sum1_out1_1_reg[3]_i_1_n_3 ;
  wire \Sum1_out1_1_reg[7]_i_1_n_0 ;
  wire \Sum1_out1_1_reg[7]_i_1_n_1 ;
  wire \Sum1_out1_1_reg[7]_i_1_n_2 ;
  wire \Sum1_out1_1_reg[7]_i_1_n_3 ;
  wire clk;
  wire clk_enable;
  wire [7:7]delayMatch1_reg;
  wire [19:0]\delayMatch1_reg_reg[5]_1 ;
  wire \delayMatch1_reg_reg[5]_srl6_HwModeRegister1_reg_reg_c_4_n_0 ;
  wire \delayMatch1_reg_reg[6]_HwModeRegister1_reg_reg_c_5_n_0 ;
  wire delayMatch1_reg_reg_gate_n_0;
  wire [19:0]\delayMatch_reg_reg[5]_0 ;
  wire i__carry__0_i_1__2_n_0;
  wire i__carry__0_i_2__3_n_0;
  wire i__carry__0_i_3__2_n_0;
  wire i__carry__0_i_4__2_n_0;
  wire i__carry__1_i_1__3_n_0;
  wire i__carry__1_i_2__2_n_0;
  wire i__carry__1_i_3__3_n_0;
  wire i__carry__1_i_4__2_n_0;
  wire i__carry__2_i_1__2_n_0;
  wire i__carry__2_i_2__2_n_0;
  wire i__carry__2_i_3__2_n_0;
  wire i__carry__2_i_4__2_n_0;
  wire i__carry__3_i_1__2_n_0;
  wire i__carry__3_i_2__2_n_0;
  wire i__carry__3_i_3__2_n_0;
  wire i__carry__3_i_4_n_0;
  wire i__carry__4_i_1_n_0;
  wire i__carry_i_1__3_n_0;
  wire i__carry_i_2__3_n_0;
  wire i__carry_i_3__2_n_0;
  wire i__carry_i_4__2_n_0;
  wire reset;
  wire run_drum;
  wire [3:0]NLW_Compare_To_Zero_out1_carry_O_UNCONNECTED;
  wire [3:3]NLW_Compare_To_Zero_out1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_Compare_To_Zero_out1_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_HDL_Counter5_out10_carry__5_CO_UNCONNECTED;
  wire [3:3]NLW_HDL_Counter5_out10_carry__5_O_UNCONNECTED;
  wire NLW_Product1_out1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Product1_out1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Product1_out1_OVERFLOW_UNCONNECTED;
  wire NLW_Product1_out1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Product1_out1_PATTERNDETECT_UNCONNECTED;
  wire NLW_Product1_out1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Product1_out1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Product1_out1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Product1_out1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_Product1_out1_PCOUT_UNCONNECTED;
  wire [3:0]NLW_Product1_out1__1_carry__4_CO_UNCONNECTED;
  wire [3:1]NLW_Product1_out1__1_carry__4_O_UNCONNECTED;
  wire [0:0]\NLW_Product1_out1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_Product1_out1_inferred__0/i__carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW_Product1_out1_inferred__0/i__carry__4_O_UNCONNECTED ;
  wire [3:1]\NLW_Sum1_out1_1_reg[21]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_Sum1_out1_1_reg[21]_i_1_O_UNCONNECTED ;

  CARRY4 Compare_To_Zero_out1_carry
       (.CI(1'b0),
        .CO({Compare_To_Zero_out1_carry_n_0,Compare_To_Zero_out1_carry_n_1,Compare_To_Zero_out1_carry_n_2,Compare_To_Zero_out1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_Compare_To_Zero_out1_carry_O_UNCONNECTED[3:0]),
        .S({Compare_To_Zero_out1_carry_i_1_n_0,Compare_To_Zero_out1_carry_i_2_n_0,Compare_To_Zero_out1_carry_i_3_n_0,Compare_To_Zero_out1_carry_i_4_n_0}));
  CARRY4 Compare_To_Zero_out1_carry__0
       (.CI(Compare_To_Zero_out1_carry_n_0),
        .CO({NLW_Compare_To_Zero_out1_carry__0_CO_UNCONNECTED[3],Compare_To_Zero_out1,Compare_To_Zero_out1_carry__0_n_2,Compare_To_Zero_out1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_Compare_To_Zero_out1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,Compare_To_Zero_out1_carry__0_i_1_n_0,Compare_To_Zero_out1_carry__0_i_2_n_0,Compare_To_Zero_out1_carry__0_i_3_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    Compare_To_Zero_out1_carry__0_i_1
       (.I0(Data_Type_Conversion6_out1[19]),
        .I1(Data_Type_Conversion6_out1[18]),
        .O(Compare_To_Zero_out1_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    Compare_To_Zero_out1_carry__0_i_2
       (.I0(Data_Type_Conversion6_out1[15]),
        .I1(Data_Type_Conversion6_out1[16]),
        .I2(Data_Type_Conversion6_out1[17]),
        .O(Compare_To_Zero_out1_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    Compare_To_Zero_out1_carry__0_i_3
       (.I0(Data_Type_Conversion6_out1[12]),
        .I1(Data_Type_Conversion6_out1[13]),
        .I2(Data_Type_Conversion6_out1[14]),
        .O(Compare_To_Zero_out1_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    Compare_To_Zero_out1_carry_i_1
       (.I0(Data_Type_Conversion6_out1[9]),
        .I1(Data_Type_Conversion6_out1[10]),
        .I2(Data_Type_Conversion6_out1[11]),
        .O(Compare_To_Zero_out1_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    Compare_To_Zero_out1_carry_i_2
       (.I0(Data_Type_Conversion6_out1[6]),
        .I1(Data_Type_Conversion6_out1[7]),
        .I2(Data_Type_Conversion6_out1[8]),
        .O(Compare_To_Zero_out1_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    Compare_To_Zero_out1_carry_i_3
       (.I0(Data_Type_Conversion6_out1[3]),
        .I1(Data_Type_Conversion6_out1[4]),
        .I2(Data_Type_Conversion6_out1[5]),
        .O(Compare_To_Zero_out1_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    Compare_To_Zero_out1_carry_i_4
       (.I0(Data_Type_Conversion6_out1[0]),
        .I1(Data_Type_Conversion6_out1[1]),
        .I2(Data_Type_Conversion6_out1[2]),
        .O(Compare_To_Zero_out1_carry_i_4_n_0));
  CARRY4 HDL_Counter5_out10_carry
       (.CI(1'b0),
        .CO({HDL_Counter5_out10_carry_n_0,HDL_Counter5_out10_carry_n_1,HDL_Counter5_out10_carry_n_2,HDL_Counter5_out10_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\HDL_Counter5_out1_reg_n_0_[5] ,\HDL_Counter5_out1_reg_n_0_[4] ,\HDL_Counter5_out1_reg_n_0_[3] ,1'b0}),
        .O({HDL_Counter5_out10_carry_n_4,HDL_Counter5_out10_carry_n_5,HDL_Counter5_out10_carry_n_6,HDL_Counter5_out10_carry_n_7}),
        .S({HDL_Counter5_out10_carry_i_1_n_0,HDL_Counter5_out10_carry_i_2_n_0,HDL_Counter5_out10_carry_i_3_n_0,\HDL_Counter5_out1_reg_n_0_[2] }));
  CARRY4 HDL_Counter5_out10_carry__0
       (.CI(HDL_Counter5_out10_carry_n_0),
        .CO({HDL_Counter5_out10_carry__0_n_0,HDL_Counter5_out10_carry__0_n_1,HDL_Counter5_out10_carry__0_n_2,HDL_Counter5_out10_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({Data_Type_Conversion6_out1[0],\HDL_Counter5_out1_reg_n_0_[8] ,\HDL_Counter5_out1_reg_n_0_[7] ,\HDL_Counter5_out1_reg_n_0_[6] }),
        .O({HDL_Counter5_out10_carry__0_n_4,HDL_Counter5_out10_carry__0_n_5,HDL_Counter5_out10_carry__0_n_6,HDL_Counter5_out10_carry__0_n_7}),
        .S({HDL_Counter5_out10_carry__0_i_1_n_0,HDL_Counter5_out10_carry__0_i_2_n_0,HDL_Counter5_out10_carry__0_i_3_n_0,HDL_Counter5_out10_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__0_i_1
       (.I0(Data_Type_Conversion6_out1[0]),
        .O(HDL_Counter5_out10_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__0_i_2
       (.I0(\HDL_Counter5_out1_reg_n_0_[8] ),
        .O(HDL_Counter5_out10_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__0_i_3
       (.I0(\HDL_Counter5_out1_reg_n_0_[7] ),
        .O(HDL_Counter5_out10_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__0_i_4
       (.I0(\HDL_Counter5_out1_reg_n_0_[6] ),
        .O(HDL_Counter5_out10_carry__0_i_4_n_0));
  CARRY4 HDL_Counter5_out10_carry__1
       (.CI(HDL_Counter5_out10_carry__0_n_0),
        .CO({HDL_Counter5_out10_carry__1_n_0,HDL_Counter5_out10_carry__1_n_1,HDL_Counter5_out10_carry__1_n_2,HDL_Counter5_out10_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Data_Type_Conversion6_out1[4:1]),
        .O({HDL_Counter5_out10_carry__1_n_4,HDL_Counter5_out10_carry__1_n_5,HDL_Counter5_out10_carry__1_n_6,HDL_Counter5_out10_carry__1_n_7}),
        .S({HDL_Counter5_out10_carry__1_i_1_n_0,HDL_Counter5_out10_carry__1_i_2_n_0,HDL_Counter5_out10_carry__1_i_3_n_0,HDL_Counter5_out10_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__1_i_1
       (.I0(Data_Type_Conversion6_out1[4]),
        .O(HDL_Counter5_out10_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__1_i_2
       (.I0(Data_Type_Conversion6_out1[3]),
        .O(HDL_Counter5_out10_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__1_i_3
       (.I0(Data_Type_Conversion6_out1[2]),
        .O(HDL_Counter5_out10_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__1_i_4
       (.I0(Data_Type_Conversion6_out1[1]),
        .O(HDL_Counter5_out10_carry__1_i_4_n_0));
  CARRY4 HDL_Counter5_out10_carry__2
       (.CI(HDL_Counter5_out10_carry__1_n_0),
        .CO({HDL_Counter5_out10_carry__2_n_0,HDL_Counter5_out10_carry__2_n_1,HDL_Counter5_out10_carry__2_n_2,HDL_Counter5_out10_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Data_Type_Conversion6_out1[8:5]),
        .O({HDL_Counter5_out10_carry__2_n_4,HDL_Counter5_out10_carry__2_n_5,HDL_Counter5_out10_carry__2_n_6,HDL_Counter5_out10_carry__2_n_7}),
        .S({HDL_Counter5_out10_carry__2_i_1_n_0,HDL_Counter5_out10_carry__2_i_2_n_0,HDL_Counter5_out10_carry__2_i_3_n_0,HDL_Counter5_out10_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__2_i_1
       (.I0(Data_Type_Conversion6_out1[8]),
        .O(HDL_Counter5_out10_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__2_i_2
       (.I0(Data_Type_Conversion6_out1[7]),
        .O(HDL_Counter5_out10_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__2_i_3
       (.I0(Data_Type_Conversion6_out1[6]),
        .O(HDL_Counter5_out10_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__2_i_4
       (.I0(Data_Type_Conversion6_out1[5]),
        .O(HDL_Counter5_out10_carry__2_i_4_n_0));
  CARRY4 HDL_Counter5_out10_carry__3
       (.CI(HDL_Counter5_out10_carry__2_n_0),
        .CO({HDL_Counter5_out10_carry__3_n_0,HDL_Counter5_out10_carry__3_n_1,HDL_Counter5_out10_carry__3_n_2,HDL_Counter5_out10_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Data_Type_Conversion6_out1[12:9]),
        .O({HDL_Counter5_out10_carry__3_n_4,HDL_Counter5_out10_carry__3_n_5,HDL_Counter5_out10_carry__3_n_6,HDL_Counter5_out10_carry__3_n_7}),
        .S({HDL_Counter5_out10_carry__3_i_1_n_0,HDL_Counter5_out10_carry__3_i_2_n_0,HDL_Counter5_out10_carry__3_i_3_n_0,HDL_Counter5_out10_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__3_i_1
       (.I0(Data_Type_Conversion6_out1[12]),
        .O(HDL_Counter5_out10_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__3_i_2
       (.I0(Data_Type_Conversion6_out1[11]),
        .O(HDL_Counter5_out10_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__3_i_3
       (.I0(Data_Type_Conversion6_out1[10]),
        .O(HDL_Counter5_out10_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__3_i_4
       (.I0(Data_Type_Conversion6_out1[9]),
        .O(HDL_Counter5_out10_carry__3_i_4_n_0));
  CARRY4 HDL_Counter5_out10_carry__4
       (.CI(HDL_Counter5_out10_carry__3_n_0),
        .CO({HDL_Counter5_out10_carry__4_n_0,HDL_Counter5_out10_carry__4_n_1,HDL_Counter5_out10_carry__4_n_2,HDL_Counter5_out10_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(Data_Type_Conversion6_out1[16:13]),
        .O({HDL_Counter5_out10_carry__4_n_4,HDL_Counter5_out10_carry__4_n_5,HDL_Counter5_out10_carry__4_n_6,HDL_Counter5_out10_carry__4_n_7}),
        .S({HDL_Counter5_out10_carry__4_i_1_n_0,HDL_Counter5_out10_carry__4_i_2_n_0,HDL_Counter5_out10_carry__4_i_3_n_0,HDL_Counter5_out10_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__4_i_1
       (.I0(Data_Type_Conversion6_out1[16]),
        .O(HDL_Counter5_out10_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__4_i_2
       (.I0(Data_Type_Conversion6_out1[15]),
        .O(HDL_Counter5_out10_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__4_i_3
       (.I0(Data_Type_Conversion6_out1[14]),
        .O(HDL_Counter5_out10_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__4_i_4
       (.I0(Data_Type_Conversion6_out1[13]),
        .O(HDL_Counter5_out10_carry__4_i_4_n_0));
  CARRY4 HDL_Counter5_out10_carry__5
       (.CI(HDL_Counter5_out10_carry__4_n_0),
        .CO({NLW_HDL_Counter5_out10_carry__5_CO_UNCONNECTED[3:2],HDL_Counter5_out10_carry__5_n_2,HDL_Counter5_out10_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Data_Type_Conversion6_out1[18:17]}),
        .O({NLW_HDL_Counter5_out10_carry__5_O_UNCONNECTED[3],HDL_Counter5_out10_carry__5_n_5,HDL_Counter5_out10_carry__5_n_6,HDL_Counter5_out10_carry__5_n_7}),
        .S({1'b0,HDL_Counter5_out10_carry__5_i_1_n_0,HDL_Counter5_out10_carry__5_i_2_n_0,HDL_Counter5_out10_carry__5_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__5_i_1
       (.I0(Data_Type_Conversion6_out1[19]),
        .O(HDL_Counter5_out10_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__5_i_2
       (.I0(Data_Type_Conversion6_out1[18]),
        .O(HDL_Counter5_out10_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__5_i_3
       (.I0(Data_Type_Conversion6_out1[17]),
        .O(HDL_Counter5_out10_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry_i_1
       (.I0(\HDL_Counter5_out1_reg_n_0_[5] ),
        .O(HDL_Counter5_out10_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry_i_2
       (.I0(\HDL_Counter5_out1_reg_n_0_[4] ),
        .O(HDL_Counter5_out10_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry_i_3
       (.I0(\HDL_Counter5_out1_reg_n_0_[3] ),
        .O(HDL_Counter5_out10_carry_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[10]_i_1__0 
       (.I0(HDL_Counter5_out10_carry__1_n_7),
        .I1(\HDL_Counter5_out1[28]_i_3_n_0 ),
        .O(\HDL_Counter5_out1[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[11]_i_1__0 
       (.I0(HDL_Counter5_out10_carry__1_n_6),
        .I1(\HDL_Counter5_out1[28]_i_3_n_0 ),
        .O(\HDL_Counter5_out1[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[12]_i_1__0 
       (.I0(HDL_Counter5_out10_carry__1_n_5),
        .I1(\HDL_Counter5_out1[28]_i_3_n_0 ),
        .O(\HDL_Counter5_out1[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[13]_i_1__0 
       (.I0(HDL_Counter5_out10_carry__1_n_4),
        .I1(\HDL_Counter5_out1[28]_i_3_n_0 ),
        .O(\HDL_Counter5_out1[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[14]_i_1__0 
       (.I0(HDL_Counter5_out10_carry__2_n_7),
        .I1(\HDL_Counter5_out1[28]_i_3_n_0 ),
        .O(\HDL_Counter5_out1[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[15]_i_1__0 
       (.I0(HDL_Counter5_out10_carry__2_n_6),
        .I1(\HDL_Counter5_out1[28]_i_3_n_0 ),
        .O(\HDL_Counter5_out1[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[16]_i_1__0 
       (.I0(HDL_Counter5_out10_carry__2_n_5),
        .I1(\HDL_Counter5_out1[28]_i_3_n_0 ),
        .O(\HDL_Counter5_out1[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[17]_i_1__0 
       (.I0(HDL_Counter5_out10_carry__2_n_4),
        .I1(\HDL_Counter5_out1[28]_i_3_n_0 ),
        .O(\HDL_Counter5_out1[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[18]_i_1__0 
       (.I0(HDL_Counter5_out10_carry__3_n_7),
        .I1(\HDL_Counter5_out1[28]_i_3_n_0 ),
        .O(\HDL_Counter5_out1[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[19]_i_1__0 
       (.I0(HDL_Counter5_out10_carry__3_n_6),
        .I1(\HDL_Counter5_out1[28]_i_3_n_0 ),
        .O(\HDL_Counter5_out1[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[20]_i_1__0 
       (.I0(HDL_Counter5_out10_carry__3_n_5),
        .I1(\HDL_Counter5_out1[28]_i_3_n_0 ),
        .O(\HDL_Counter5_out1[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[21]_i_1 
       (.I0(HDL_Counter5_out10_carry__3_n_4),
        .I1(\HDL_Counter5_out1[28]_i_3_n_0 ),
        .O(\HDL_Counter5_out1[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[22]_i_1 
       (.I0(HDL_Counter5_out10_carry__4_n_7),
        .I1(\HDL_Counter5_out1[28]_i_3_n_0 ),
        .O(\HDL_Counter5_out1[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[23]_i_1 
       (.I0(HDL_Counter5_out10_carry__4_n_6),
        .I1(\HDL_Counter5_out1[28]_i_3_n_0 ),
        .O(\HDL_Counter5_out1[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[24]_i_1 
       (.I0(HDL_Counter5_out10_carry__4_n_5),
        .I1(\HDL_Counter5_out1[28]_i_3_n_0 ),
        .O(\HDL_Counter5_out1[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[25]_i_1 
       (.I0(HDL_Counter5_out10_carry__4_n_4),
        .I1(\HDL_Counter5_out1[28]_i_3_n_0 ),
        .O(\HDL_Counter5_out1[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[26]_i_1 
       (.I0(HDL_Counter5_out10_carry__5_n_7),
        .I1(\HDL_Counter5_out1[28]_i_3_n_0 ),
        .O(\HDL_Counter5_out1[26]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \HDL_Counter5_out1[27]_i_1 
       (.I0(\HDL_Counter5_out1[28]_i_3_n_0 ),
        .I1(HDL_Counter5_out10_carry__5_n_6),
        .O(\HDL_Counter5_out1[27]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h4C)) 
    \HDL_Counter5_out1[28]_i_1 
       (.I0(Compare_To_Zero_out1),
        .I1(clk_enable),
        .I2(run_drum),
        .O(\HDL_Counter5_out1[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[28]_i_2 
       (.I0(HDL_Counter5_out10_carry__5_n_5),
        .I1(\HDL_Counter5_out1[28]_i_3_n_0 ),
        .O(\HDL_Counter5_out1[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    \HDL_Counter5_out1[28]_i_3 
       (.I0(\HDL_Counter5_out1[28]_i_4_n_0 ),
        .I1(\HDL_Counter5_out1[28]_i_5_n_0 ),
        .I2(\HDL_Counter5_out1[28]_i_6_n_0 ),
        .I3(\HDL_Counter5_out1[28]_i_7_n_0 ),
        .I4(\HDL_Counter5_out1[28]_i_8_n_0 ),
        .I5(run_drum),
        .O(\HDL_Counter5_out1[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \HDL_Counter5_out1[28]_i_4 
       (.I0(Data_Type_Conversion6_out1[0]),
        .I1(Data_Type_Conversion6_out1[1]),
        .I2(Data_Type_Conversion6_out1[2]),
        .I3(Data_Type_Conversion6_out1[3]),
        .I4(Data_Type_Conversion6_out1[4]),
        .I5(Data_Type_Conversion6_out1[5]),
        .O(\HDL_Counter5_out1[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \HDL_Counter5_out1[28]_i_5 
       (.I0(Data_Type_Conversion6_out1[6]),
        .I1(Data_Type_Conversion6_out1[7]),
        .I2(Data_Type_Conversion6_out1[8]),
        .I3(Data_Type_Conversion6_out1[9]),
        .I4(Data_Type_Conversion6_out1[10]),
        .I5(Data_Type_Conversion6_out1[11]),
        .O(\HDL_Counter5_out1[28]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \HDL_Counter5_out1[28]_i_6 
       (.I0(\HDL_Counter5_out1_reg_n_0_[6] ),
        .I1(\HDL_Counter5_out1_reg_n_0_[5] ),
        .I2(\HDL_Counter5_out1_reg_n_0_[8] ),
        .I3(\HDL_Counter5_out1_reg_n_0_[7] ),
        .O(\HDL_Counter5_out1[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \HDL_Counter5_out1[28]_i_7 
       (.I0(Data_Type_Conversion6_out1[12]),
        .I1(Data_Type_Conversion6_out1[13]),
        .I2(Data_Type_Conversion6_out1[14]),
        .I3(Data_Type_Conversion6_out1[15]),
        .I4(Data_Type_Conversion6_out1[16]),
        .I5(Data_Type_Conversion6_out1[17]),
        .O(\HDL_Counter5_out1[28]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \HDL_Counter5_out1[28]_i_8 
       (.I0(\HDL_Counter5_out1_reg_n_0_[2] ),
        .I1(Data_Type_Conversion6_out1[18]),
        .I2(Data_Type_Conversion6_out1[19]),
        .I3(\HDL_Counter5_out1_reg_n_0_[4] ),
        .I4(\HDL_Counter5_out1_reg_n_0_[3] ),
        .O(\HDL_Counter5_out1[28]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[2]_i_1__0 
       (.I0(HDL_Counter5_out10_carry_n_7),
        .I1(\HDL_Counter5_out1[28]_i_3_n_0 ),
        .O(\HDL_Counter5_out1[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[3]_i_1__0 
       (.I0(HDL_Counter5_out10_carry_n_6),
        .I1(\HDL_Counter5_out1[28]_i_3_n_0 ),
        .O(\HDL_Counter5_out1[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[4]_i_1__0 
       (.I0(HDL_Counter5_out10_carry_n_5),
        .I1(\HDL_Counter5_out1[28]_i_3_n_0 ),
        .O(\HDL_Counter5_out1[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[5]_i_1__0 
       (.I0(HDL_Counter5_out10_carry_n_4),
        .I1(\HDL_Counter5_out1[28]_i_3_n_0 ),
        .O(\HDL_Counter5_out1[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[6]_i_1__0 
       (.I0(HDL_Counter5_out10_carry__0_n_7),
        .I1(\HDL_Counter5_out1[28]_i_3_n_0 ),
        .O(\HDL_Counter5_out1[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[7]_i_1__0 
       (.I0(HDL_Counter5_out10_carry__0_n_6),
        .I1(\HDL_Counter5_out1[28]_i_3_n_0 ),
        .O(\HDL_Counter5_out1[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[8]_i_1__0 
       (.I0(HDL_Counter5_out10_carry__0_n_5),
        .I1(\HDL_Counter5_out1[28]_i_3_n_0 ),
        .O(\HDL_Counter5_out1[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[9]_i_1__0 
       (.I0(HDL_Counter5_out10_carry__0_n_4),
        .I1(\HDL_Counter5_out1[28]_i_3_n_0 ),
        .O(\HDL_Counter5_out1[9]_i_1__0_n_0 ));
  FDCE \HDL_Counter5_out1_reg[10] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[10]_i_1__0_n_0 ),
        .Q(Data_Type_Conversion6_out1[1]));
  FDCE \HDL_Counter5_out1_reg[11] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[11]_i_1__0_n_0 ),
        .Q(Data_Type_Conversion6_out1[2]));
  FDCE \HDL_Counter5_out1_reg[12] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[12]_i_1__0_n_0 ),
        .Q(Data_Type_Conversion6_out1[3]));
  FDCE \HDL_Counter5_out1_reg[13] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[13]_i_1__0_n_0 ),
        .Q(Data_Type_Conversion6_out1[4]));
  FDCE \HDL_Counter5_out1_reg[14] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[14]_i_1__0_n_0 ),
        .Q(Data_Type_Conversion6_out1[5]));
  FDCE \HDL_Counter5_out1_reg[15] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[15]_i_1__0_n_0 ),
        .Q(Data_Type_Conversion6_out1[6]));
  FDCE \HDL_Counter5_out1_reg[16] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[16]_i_1__0_n_0 ),
        .Q(Data_Type_Conversion6_out1[7]));
  FDCE \HDL_Counter5_out1_reg[17] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[17]_i_1__0_n_0 ),
        .Q(Data_Type_Conversion6_out1[8]));
  FDCE \HDL_Counter5_out1_reg[18] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[18]_i_1__0_n_0 ),
        .Q(Data_Type_Conversion6_out1[9]));
  FDCE \HDL_Counter5_out1_reg[19] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[19]_i_1__0_n_0 ),
        .Q(Data_Type_Conversion6_out1[10]));
  FDCE \HDL_Counter5_out1_reg[20] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[20]_i_1__0_n_0 ),
        .Q(Data_Type_Conversion6_out1[11]));
  FDCE \HDL_Counter5_out1_reg[21] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[21]_i_1_n_0 ),
        .Q(Data_Type_Conversion6_out1[12]));
  FDCE \HDL_Counter5_out1_reg[22] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[22]_i_1_n_0 ),
        .Q(Data_Type_Conversion6_out1[13]));
  FDCE \HDL_Counter5_out1_reg[23] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[23]_i_1_n_0 ),
        .Q(Data_Type_Conversion6_out1[14]));
  FDCE \HDL_Counter5_out1_reg[24] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[24]_i_1_n_0 ),
        .Q(Data_Type_Conversion6_out1[15]));
  FDCE \HDL_Counter5_out1_reg[25] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[25]_i_1_n_0 ),
        .Q(Data_Type_Conversion6_out1[16]));
  FDCE \HDL_Counter5_out1_reg[26] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[26]_i_1_n_0 ),
        .Q(Data_Type_Conversion6_out1[17]));
  FDPE \HDL_Counter5_out1_reg[27] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1_n_0 ),
        .D(\HDL_Counter5_out1[27]_i_1_n_0 ),
        .PRE(reset),
        .Q(Data_Type_Conversion6_out1[18]));
  FDCE \HDL_Counter5_out1_reg[28] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[28]_i_2_n_0 ),
        .Q(Data_Type_Conversion6_out1[19]));
  FDCE \HDL_Counter5_out1_reg[2] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[2]_i_1__0_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[2] ));
  FDCE \HDL_Counter5_out1_reg[3] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[3]_i_1__0_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[3] ));
  FDCE \HDL_Counter5_out1_reg[4] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[4]_i_1__0_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[4] ));
  FDCE \HDL_Counter5_out1_reg[5] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[5]_i_1__0_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[5] ));
  FDCE \HDL_Counter5_out1_reg[6] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[6]_i_1__0_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[6] ));
  FDCE \HDL_Counter5_out1_reg[7] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[7]_i_1__0_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[7] ));
  FDCE \HDL_Counter5_out1_reg[8] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[8]_i_1__0_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[8] ));
  FDCE \HDL_Counter5_out1_reg[9] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[9]_i_1__0_n_0 ),
        .Q(Data_Type_Conversion6_out1[0]));
  (* srl_bus_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] " *) 
  (* srl_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][0]_srl5_HwModeRegister1_reg_reg_c_3 " *) 
  SRL16E \HwModeRegister1_reg_reg[4][0]_srl5_HwModeRegister1_reg_reg_c_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\HwModeRegister1_reg_next[0]_6 [0]),
        .Q(\HwModeRegister1_reg_reg[4][0]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HwModeRegister1_reg_reg[4][0]_srl5_HwModeRegister1_reg_reg_c_3_i_1 
       (.I0(Data_Type_Conversion6_out1[0]),
        .I1(Compare_To_Zero_out1),
        .O(\HwModeRegister1_reg_next[0]_6 [0]));
  (* srl_bus_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] " *) 
  (* srl_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][10]_srl5_HwModeRegister1_reg_reg_c_3 " *) 
  SRL16E \HwModeRegister1_reg_reg[4][10]_srl5_HwModeRegister1_reg_reg_c_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\HwModeRegister1_reg_next[0]_6 [10]),
        .Q(\HwModeRegister1_reg_reg[4][10]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HwModeRegister1_reg_reg[4][10]_srl5_HwModeRegister1_reg_reg_c_3_i_1 
       (.I0(Data_Type_Conversion6_out1[10]),
        .I1(Compare_To_Zero_out1),
        .O(\HwModeRegister1_reg_next[0]_6 [10]));
  (* srl_bus_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] " *) 
  (* srl_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][11]_srl5_HwModeRegister1_reg_reg_c_3 " *) 
  SRL16E \HwModeRegister1_reg_reg[4][11]_srl5_HwModeRegister1_reg_reg_c_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\HwModeRegister1_reg_next[0]_6 [11]),
        .Q(\HwModeRegister1_reg_reg[4][11]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HwModeRegister1_reg_reg[4][11]_srl5_HwModeRegister1_reg_reg_c_3_i_1 
       (.I0(Data_Type_Conversion6_out1[11]),
        .I1(Compare_To_Zero_out1),
        .O(\HwModeRegister1_reg_next[0]_6 [11]));
  (* srl_bus_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] " *) 
  (* srl_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][12]_srl5_HwModeRegister1_reg_reg_c_3 " *) 
  SRL16E \HwModeRegister1_reg_reg[4][12]_srl5_HwModeRegister1_reg_reg_c_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\HwModeRegister1_reg_next[0]_6 [12]),
        .Q(\HwModeRegister1_reg_reg[4][12]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HwModeRegister1_reg_reg[4][12]_srl5_HwModeRegister1_reg_reg_c_3_i_1 
       (.I0(Data_Type_Conversion6_out1[12]),
        .I1(Compare_To_Zero_out1),
        .O(\HwModeRegister1_reg_next[0]_6 [12]));
  (* srl_bus_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] " *) 
  (* srl_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][13]_srl5_HwModeRegister1_reg_reg_c_3 " *) 
  SRL16E \HwModeRegister1_reg_reg[4][13]_srl5_HwModeRegister1_reg_reg_c_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\HwModeRegister1_reg_next[0]_6 [13]),
        .Q(\HwModeRegister1_reg_reg[4][13]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HwModeRegister1_reg_reg[4][13]_srl5_HwModeRegister1_reg_reg_c_3_i_1 
       (.I0(Data_Type_Conversion6_out1[13]),
        .I1(Compare_To_Zero_out1),
        .O(\HwModeRegister1_reg_next[0]_6 [13]));
  (* srl_bus_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] " *) 
  (* srl_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][14]_srl5_HwModeRegister1_reg_reg_c_3 " *) 
  SRL16E \HwModeRegister1_reg_reg[4][14]_srl5_HwModeRegister1_reg_reg_c_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\HwModeRegister1_reg_next[0]_6 [14]),
        .Q(\HwModeRegister1_reg_reg[4][14]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HwModeRegister1_reg_reg[4][14]_srl5_HwModeRegister1_reg_reg_c_3_i_1 
       (.I0(Data_Type_Conversion6_out1[14]),
        .I1(Compare_To_Zero_out1),
        .O(\HwModeRegister1_reg_next[0]_6 [14]));
  (* srl_bus_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] " *) 
  (* srl_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][15]_srl5_HwModeRegister1_reg_reg_c_3 " *) 
  SRL16E \HwModeRegister1_reg_reg[4][15]_srl5_HwModeRegister1_reg_reg_c_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\HwModeRegister1_reg_next[0]_6 [15]),
        .Q(\HwModeRegister1_reg_reg[4][15]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HwModeRegister1_reg_reg[4][15]_srl5_HwModeRegister1_reg_reg_c_3_i_1 
       (.I0(Data_Type_Conversion6_out1[15]),
        .I1(Compare_To_Zero_out1),
        .O(\HwModeRegister1_reg_next[0]_6 [15]));
  (* srl_bus_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] " *) 
  (* srl_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][16]_srl5_HwModeRegister1_reg_reg_c_3 " *) 
  SRL16E \HwModeRegister1_reg_reg[4][16]_srl5_HwModeRegister1_reg_reg_c_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\HwModeRegister1_reg_next[0]_6 [16]),
        .Q(\HwModeRegister1_reg_reg[4][16]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HwModeRegister1_reg_reg[4][16]_srl5_HwModeRegister1_reg_reg_c_3_i_1 
       (.I0(Data_Type_Conversion6_out1[16]),
        .I1(Compare_To_Zero_out1),
        .O(\HwModeRegister1_reg_next[0]_6 [16]));
  (* srl_bus_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] " *) 
  (* srl_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][17]_srl5_HwModeRegister1_reg_reg_c_3 " *) 
  SRL16E \HwModeRegister1_reg_reg[4][17]_srl5_HwModeRegister1_reg_reg_c_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\HwModeRegister1_reg_next[0]_6 [17]),
        .Q(\HwModeRegister1_reg_reg[4][17]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HwModeRegister1_reg_reg[4][17]_srl5_HwModeRegister1_reg_reg_c_3_i_1 
       (.I0(Data_Type_Conversion6_out1[17]),
        .I1(Compare_To_Zero_out1),
        .O(\HwModeRegister1_reg_next[0]_6 [17]));
  (* srl_bus_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] " *) 
  (* srl_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][18]_srl5_HwModeRegister1_reg_reg_c_3 " *) 
  SRL16E \HwModeRegister1_reg_reg[4][18]_srl5_HwModeRegister1_reg_reg_c_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\HwModeRegister1_reg_next[0]_6 [18]),
        .Q(\HwModeRegister1_reg_reg[4][18]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HwModeRegister1_reg_reg[4][18]_srl5_HwModeRegister1_reg_reg_c_3_i_1 
       (.I0(Data_Type_Conversion6_out1[18]),
        .I1(Compare_To_Zero_out1),
        .O(\HwModeRegister1_reg_next[0]_6 [18]));
  (* srl_bus_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] " *) 
  (* srl_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][19]_srl5_HwModeRegister1_reg_reg_c_3 " *) 
  SRL16E \HwModeRegister1_reg_reg[4][19]_srl5_HwModeRegister1_reg_reg_c_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\HwModeRegister1_reg_next[0]_6 [19]),
        .Q(\HwModeRegister1_reg_reg[4][19]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HwModeRegister1_reg_reg[4][19]_srl5_HwModeRegister1_reg_reg_c_3_i_1 
       (.I0(Data_Type_Conversion6_out1[19]),
        .I1(Compare_To_Zero_out1),
        .O(\HwModeRegister1_reg_next[0]_6 [19]));
  (* srl_bus_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] " *) 
  (* srl_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][1]_srl5_HwModeRegister1_reg_reg_c_3 " *) 
  SRL16E \HwModeRegister1_reg_reg[4][1]_srl5_HwModeRegister1_reg_reg_c_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\HwModeRegister1_reg_next[0]_6 [1]),
        .Q(\HwModeRegister1_reg_reg[4][1]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HwModeRegister1_reg_reg[4][1]_srl5_HwModeRegister1_reg_reg_c_3_i_1 
       (.I0(Data_Type_Conversion6_out1[1]),
        .I1(Compare_To_Zero_out1),
        .O(\HwModeRegister1_reg_next[0]_6 [1]));
  (* srl_bus_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] " *) 
  (* srl_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][2]_srl5_HwModeRegister1_reg_reg_c_3 " *) 
  SRL16E \HwModeRegister1_reg_reg[4][2]_srl5_HwModeRegister1_reg_reg_c_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\HwModeRegister1_reg_next[0]_6 [2]),
        .Q(\HwModeRegister1_reg_reg[4][2]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HwModeRegister1_reg_reg[4][2]_srl5_HwModeRegister1_reg_reg_c_3_i_1 
       (.I0(Data_Type_Conversion6_out1[2]),
        .I1(Compare_To_Zero_out1),
        .O(\HwModeRegister1_reg_next[0]_6 [2]));
  (* srl_bus_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] " *) 
  (* srl_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][3]_srl5_HwModeRegister1_reg_reg_c_3 " *) 
  SRL16E \HwModeRegister1_reg_reg[4][3]_srl5_HwModeRegister1_reg_reg_c_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\HwModeRegister1_reg_next[0]_6 [3]),
        .Q(\HwModeRegister1_reg_reg[4][3]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HwModeRegister1_reg_reg[4][3]_srl5_HwModeRegister1_reg_reg_c_3_i_1 
       (.I0(Data_Type_Conversion6_out1[3]),
        .I1(Compare_To_Zero_out1),
        .O(\HwModeRegister1_reg_next[0]_6 [3]));
  (* srl_bus_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] " *) 
  (* srl_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][4]_srl5_HwModeRegister1_reg_reg_c_3 " *) 
  SRL16E \HwModeRegister1_reg_reg[4][4]_srl5_HwModeRegister1_reg_reg_c_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\HwModeRegister1_reg_next[0]_6 [4]),
        .Q(\HwModeRegister1_reg_reg[4][4]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HwModeRegister1_reg_reg[4][4]_srl5_HwModeRegister1_reg_reg_c_3_i_1 
       (.I0(Data_Type_Conversion6_out1[4]),
        .I1(Compare_To_Zero_out1),
        .O(\HwModeRegister1_reg_next[0]_6 [4]));
  (* srl_bus_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] " *) 
  (* srl_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][5]_srl5_HwModeRegister1_reg_reg_c_3 " *) 
  SRL16E \HwModeRegister1_reg_reg[4][5]_srl5_HwModeRegister1_reg_reg_c_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\HwModeRegister1_reg_next[0]_6 [5]),
        .Q(\HwModeRegister1_reg_reg[4][5]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HwModeRegister1_reg_reg[4][5]_srl5_HwModeRegister1_reg_reg_c_3_i_1 
       (.I0(Data_Type_Conversion6_out1[5]),
        .I1(Compare_To_Zero_out1),
        .O(\HwModeRegister1_reg_next[0]_6 [5]));
  (* srl_bus_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] " *) 
  (* srl_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][6]_srl5_HwModeRegister1_reg_reg_c_3 " *) 
  SRL16E \HwModeRegister1_reg_reg[4][6]_srl5_HwModeRegister1_reg_reg_c_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\HwModeRegister1_reg_next[0]_6 [6]),
        .Q(\HwModeRegister1_reg_reg[4][6]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HwModeRegister1_reg_reg[4][6]_srl5_HwModeRegister1_reg_reg_c_3_i_1 
       (.I0(Data_Type_Conversion6_out1[6]),
        .I1(Compare_To_Zero_out1),
        .O(\HwModeRegister1_reg_next[0]_6 [6]));
  (* srl_bus_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] " *) 
  (* srl_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][7]_srl5_HwModeRegister1_reg_reg_c_3 " *) 
  SRL16E \HwModeRegister1_reg_reg[4][7]_srl5_HwModeRegister1_reg_reg_c_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\HwModeRegister1_reg_next[0]_6 [7]),
        .Q(\HwModeRegister1_reg_reg[4][7]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HwModeRegister1_reg_reg[4][7]_srl5_HwModeRegister1_reg_reg_c_3_i_1 
       (.I0(Data_Type_Conversion6_out1[7]),
        .I1(Compare_To_Zero_out1),
        .O(\HwModeRegister1_reg_next[0]_6 [7]));
  (* srl_bus_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] " *) 
  (* srl_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][8]_srl5_HwModeRegister1_reg_reg_c_3 " *) 
  SRL16E \HwModeRegister1_reg_reg[4][8]_srl5_HwModeRegister1_reg_reg_c_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\HwModeRegister1_reg_next[0]_6 [8]),
        .Q(\HwModeRegister1_reg_reg[4][8]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HwModeRegister1_reg_reg[4][8]_srl5_HwModeRegister1_reg_reg_c_3_i_1 
       (.I0(Data_Type_Conversion6_out1[8]),
        .I1(Compare_To_Zero_out1),
        .O(\HwModeRegister1_reg_next[0]_6 [8]));
  (* srl_bus_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] " *) 
  (* srl_name = "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][9]_srl5_HwModeRegister1_reg_reg_c_3 " *) 
  SRL16E \HwModeRegister1_reg_reg[4][9]_srl5_HwModeRegister1_reg_reg_c_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(\HwModeRegister1_reg_next[0]_6 [9]),
        .Q(\HwModeRegister1_reg_reg[4][9]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HwModeRegister1_reg_reg[4][9]_srl5_HwModeRegister1_reg_reg_c_3_i_1 
       (.I0(Data_Type_Conversion6_out1[9]),
        .I1(Compare_To_Zero_out1),
        .O(\HwModeRegister1_reg_next[0]_6 [9]));
  FDRE \HwModeRegister1_reg_reg[5][0]_HwModeRegister1_reg_reg_c_4 
       (.C(clk),
        .CE(clk_enable),
        .D(\HwModeRegister1_reg_reg[4][0]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ),
        .Q(\HwModeRegister1_reg_reg[5][0]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .R(1'b0));
  FDRE \HwModeRegister1_reg_reg[5][10]_HwModeRegister1_reg_reg_c_4 
       (.C(clk),
        .CE(clk_enable),
        .D(\HwModeRegister1_reg_reg[4][10]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ),
        .Q(\HwModeRegister1_reg_reg[5][10]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .R(1'b0));
  FDRE \HwModeRegister1_reg_reg[5][11]_HwModeRegister1_reg_reg_c_4 
       (.C(clk),
        .CE(clk_enable),
        .D(\HwModeRegister1_reg_reg[4][11]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ),
        .Q(\HwModeRegister1_reg_reg[5][11]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .R(1'b0));
  FDRE \HwModeRegister1_reg_reg[5][12]_HwModeRegister1_reg_reg_c_4 
       (.C(clk),
        .CE(clk_enable),
        .D(\HwModeRegister1_reg_reg[4][12]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ),
        .Q(\HwModeRegister1_reg_reg[5][12]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .R(1'b0));
  FDRE \HwModeRegister1_reg_reg[5][13]_HwModeRegister1_reg_reg_c_4 
       (.C(clk),
        .CE(clk_enable),
        .D(\HwModeRegister1_reg_reg[4][13]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ),
        .Q(\HwModeRegister1_reg_reg[5][13]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .R(1'b0));
  FDRE \HwModeRegister1_reg_reg[5][14]_HwModeRegister1_reg_reg_c_4 
       (.C(clk),
        .CE(clk_enable),
        .D(\HwModeRegister1_reg_reg[4][14]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ),
        .Q(\HwModeRegister1_reg_reg[5][14]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .R(1'b0));
  FDRE \HwModeRegister1_reg_reg[5][15]_HwModeRegister1_reg_reg_c_4 
       (.C(clk),
        .CE(clk_enable),
        .D(\HwModeRegister1_reg_reg[4][15]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ),
        .Q(\HwModeRegister1_reg_reg[5][15]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .R(1'b0));
  FDRE \HwModeRegister1_reg_reg[5][16]_HwModeRegister1_reg_reg_c_4 
       (.C(clk),
        .CE(clk_enable),
        .D(\HwModeRegister1_reg_reg[4][16]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ),
        .Q(\HwModeRegister1_reg_reg[5][16]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .R(1'b0));
  FDRE \HwModeRegister1_reg_reg[5][17]_HwModeRegister1_reg_reg_c_4 
       (.C(clk),
        .CE(clk_enable),
        .D(\HwModeRegister1_reg_reg[4][17]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ),
        .Q(\HwModeRegister1_reg_reg[5][17]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .R(1'b0));
  FDRE \HwModeRegister1_reg_reg[5][18]_HwModeRegister1_reg_reg_c_4 
       (.C(clk),
        .CE(clk_enable),
        .D(\HwModeRegister1_reg_reg[4][18]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ),
        .Q(\HwModeRegister1_reg_reg[5][18]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .R(1'b0));
  FDRE \HwModeRegister1_reg_reg[5][19]_HwModeRegister1_reg_reg_c_4 
       (.C(clk),
        .CE(clk_enable),
        .D(\HwModeRegister1_reg_reg[4][19]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ),
        .Q(\HwModeRegister1_reg_reg[5][19]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .R(1'b0));
  FDRE \HwModeRegister1_reg_reg[5][1]_HwModeRegister1_reg_reg_c_4 
       (.C(clk),
        .CE(clk_enable),
        .D(\HwModeRegister1_reg_reg[4][1]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ),
        .Q(\HwModeRegister1_reg_reg[5][1]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .R(1'b0));
  FDRE \HwModeRegister1_reg_reg[5][2]_HwModeRegister1_reg_reg_c_4 
       (.C(clk),
        .CE(clk_enable),
        .D(\HwModeRegister1_reg_reg[4][2]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ),
        .Q(\HwModeRegister1_reg_reg[5][2]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .R(1'b0));
  FDRE \HwModeRegister1_reg_reg[5][3]_HwModeRegister1_reg_reg_c_4 
       (.C(clk),
        .CE(clk_enable),
        .D(\HwModeRegister1_reg_reg[4][3]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ),
        .Q(\HwModeRegister1_reg_reg[5][3]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .R(1'b0));
  FDRE \HwModeRegister1_reg_reg[5][4]_HwModeRegister1_reg_reg_c_4 
       (.C(clk),
        .CE(clk_enable),
        .D(\HwModeRegister1_reg_reg[4][4]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ),
        .Q(\HwModeRegister1_reg_reg[5][4]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .R(1'b0));
  FDRE \HwModeRegister1_reg_reg[5][5]_HwModeRegister1_reg_reg_c_4 
       (.C(clk),
        .CE(clk_enable),
        .D(\HwModeRegister1_reg_reg[4][5]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ),
        .Q(\HwModeRegister1_reg_reg[5][5]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .R(1'b0));
  FDRE \HwModeRegister1_reg_reg[5][6]_HwModeRegister1_reg_reg_c_4 
       (.C(clk),
        .CE(clk_enable),
        .D(\HwModeRegister1_reg_reg[4][6]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ),
        .Q(\HwModeRegister1_reg_reg[5][6]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .R(1'b0));
  FDRE \HwModeRegister1_reg_reg[5][7]_HwModeRegister1_reg_reg_c_4 
       (.C(clk),
        .CE(clk_enable),
        .D(\HwModeRegister1_reg_reg[4][7]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ),
        .Q(\HwModeRegister1_reg_reg[5][7]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .R(1'b0));
  FDRE \HwModeRegister1_reg_reg[5][8]_HwModeRegister1_reg_reg_c_4 
       (.C(clk),
        .CE(clk_enable),
        .D(\HwModeRegister1_reg_reg[4][8]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ),
        .Q(\HwModeRegister1_reg_reg[5][8]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .R(1'b0));
  FDRE \HwModeRegister1_reg_reg[5][9]_HwModeRegister1_reg_reg_c_4 
       (.C(clk),
        .CE(clk_enable),
        .D(\HwModeRegister1_reg_reg[4][9]_srl5_HwModeRegister1_reg_reg_c_3_n_0 ),
        .Q(\HwModeRegister1_reg_reg[5][9]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .R(1'b0));
  FDCE \HwModeRegister1_reg_reg[6][0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_gate__18_n_0),
        .Q(\HwModeRegister1_reg_reg[6]_2 [0]));
  FDCE \HwModeRegister1_reg_reg[6][10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_gate__8_n_0),
        .Q(\HwModeRegister1_reg_reg[6]_2 [10]));
  FDCE \HwModeRegister1_reg_reg[6][11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_gate__7_n_0),
        .Q(\HwModeRegister1_reg_reg[6]_2 [11]));
  FDCE \HwModeRegister1_reg_reg[6][12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_gate__6_n_0),
        .Q(\HwModeRegister1_reg_reg[6]_2 [12]));
  FDCE \HwModeRegister1_reg_reg[6][13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_gate__5_n_0),
        .Q(\HwModeRegister1_reg_reg[6]_2 [13]));
  FDCE \HwModeRegister1_reg_reg[6][14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_gate__4_n_0),
        .Q(\HwModeRegister1_reg_reg[6]_2 [14]));
  FDCE \HwModeRegister1_reg_reg[6][15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_gate__3_n_0),
        .Q(\HwModeRegister1_reg_reg[6]_2 [15]));
  FDCE \HwModeRegister1_reg_reg[6][16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_gate__2_n_0),
        .Q(\HwModeRegister1_reg_reg[6]_2 [16]));
  FDCE \HwModeRegister1_reg_reg[6][17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_gate__1_n_0),
        .Q(\HwModeRegister1_reg_reg[6]_2 [17]));
  FDCE \HwModeRegister1_reg_reg[6][18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_gate__0_n_0),
        .Q(\HwModeRegister1_reg_reg[6]_2 [18]));
  FDCE \HwModeRegister1_reg_reg[6][19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_gate_n_0),
        .Q(\HwModeRegister1_reg_reg[6]_2 [19]));
  FDCE \HwModeRegister1_reg_reg[6][1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_gate__17_n_0),
        .Q(\HwModeRegister1_reg_reg[6]_2 [1]));
  FDCE \HwModeRegister1_reg_reg[6][2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_gate__16_n_0),
        .Q(\HwModeRegister1_reg_reg[6]_2 [2]));
  FDCE \HwModeRegister1_reg_reg[6][3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_gate__15_n_0),
        .Q(\HwModeRegister1_reg_reg[6]_2 [3]));
  FDCE \HwModeRegister1_reg_reg[6][4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_gate__14_n_0),
        .Q(\HwModeRegister1_reg_reg[6]_2 [4]));
  FDCE \HwModeRegister1_reg_reg[6][5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_gate__13_n_0),
        .Q(\HwModeRegister1_reg_reg[6]_2 [5]));
  FDCE \HwModeRegister1_reg_reg[6][6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_gate__12_n_0),
        .Q(\HwModeRegister1_reg_reg[6]_2 [6]));
  FDCE \HwModeRegister1_reg_reg[6][7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_gate__11_n_0),
        .Q(\HwModeRegister1_reg_reg[6]_2 [7]));
  FDCE \HwModeRegister1_reg_reg[6][8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_gate__10_n_0),
        .Q(\HwModeRegister1_reg_reg[6]_2 [8]));
  FDCE \HwModeRegister1_reg_reg[6][9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(HwModeRegister1_reg_reg_gate__9_n_0),
        .Q(\HwModeRegister1_reg_reg[6]_2 [9]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    HwModeRegister1_reg_reg_gate
       (.I0(\HwModeRegister1_reg_reg[5][19]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_4),
        .O(HwModeRegister1_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    HwModeRegister1_reg_reg_gate__0
       (.I0(\HwModeRegister1_reg_reg[5][18]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_4),
        .O(HwModeRegister1_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    HwModeRegister1_reg_reg_gate__1
       (.I0(\HwModeRegister1_reg_reg[5][17]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_4),
        .O(HwModeRegister1_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    HwModeRegister1_reg_reg_gate__10
       (.I0(\HwModeRegister1_reg_reg[5][8]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_4),
        .O(HwModeRegister1_reg_reg_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    HwModeRegister1_reg_reg_gate__11
       (.I0(\HwModeRegister1_reg_reg[5][7]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_4),
        .O(HwModeRegister1_reg_reg_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    HwModeRegister1_reg_reg_gate__12
       (.I0(\HwModeRegister1_reg_reg[5][6]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_4),
        .O(HwModeRegister1_reg_reg_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    HwModeRegister1_reg_reg_gate__13
       (.I0(\HwModeRegister1_reg_reg[5][5]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_4),
        .O(HwModeRegister1_reg_reg_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    HwModeRegister1_reg_reg_gate__14
       (.I0(\HwModeRegister1_reg_reg[5][4]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_4),
        .O(HwModeRegister1_reg_reg_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    HwModeRegister1_reg_reg_gate__15
       (.I0(\HwModeRegister1_reg_reg[5][3]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_4),
        .O(HwModeRegister1_reg_reg_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    HwModeRegister1_reg_reg_gate__16
       (.I0(\HwModeRegister1_reg_reg[5][2]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_4),
        .O(HwModeRegister1_reg_reg_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    HwModeRegister1_reg_reg_gate__17
       (.I0(\HwModeRegister1_reg_reg[5][1]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_4),
        .O(HwModeRegister1_reg_reg_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    HwModeRegister1_reg_reg_gate__18
       (.I0(\HwModeRegister1_reg_reg[5][0]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_4),
        .O(HwModeRegister1_reg_reg_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    HwModeRegister1_reg_reg_gate__2
       (.I0(\HwModeRegister1_reg_reg[5][16]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_4),
        .O(HwModeRegister1_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    HwModeRegister1_reg_reg_gate__3
       (.I0(\HwModeRegister1_reg_reg[5][15]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_4),
        .O(HwModeRegister1_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    HwModeRegister1_reg_reg_gate__4
       (.I0(\HwModeRegister1_reg_reg[5][14]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_4),
        .O(HwModeRegister1_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    HwModeRegister1_reg_reg_gate__5
       (.I0(\HwModeRegister1_reg_reg[5][13]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_4),
        .O(HwModeRegister1_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    HwModeRegister1_reg_reg_gate__6
       (.I0(\HwModeRegister1_reg_reg[5][12]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_4),
        .O(HwModeRegister1_reg_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    HwModeRegister1_reg_reg_gate__7
       (.I0(\HwModeRegister1_reg_reg[5][11]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_4),
        .O(HwModeRegister1_reg_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    HwModeRegister1_reg_reg_gate__8
       (.I0(\HwModeRegister1_reg_reg[5][10]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_4),
        .O(HwModeRegister1_reg_reg_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    HwModeRegister1_reg_reg_gate__9
       (.I0(\HwModeRegister1_reg_reg[5][9]_HwModeRegister1_reg_reg_c_4_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_4),
        .O(HwModeRegister1_reg_reg_gate__9_n_0));
  FDCE \Input_rsvd_1_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[0]),
        .Q(Input_rsvd_1[0]));
  FDCE \Input_rsvd_1_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[10]),
        .Q(Input_rsvd_1[10]));
  FDCE \Input_rsvd_1_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[11]),
        .Q(Input_rsvd_1[11]));
  FDCE \Input_rsvd_1_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[12]),
        .Q(Input_rsvd_1[12]));
  FDCE \Input_rsvd_1_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[13]),
        .Q(Input_rsvd_1[13]));
  FDCE \Input_rsvd_1_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[14]),
        .Q(Input_rsvd_1[14]));
  FDCE \Input_rsvd_1_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[15]),
        .Q(Input_rsvd_1[15]));
  FDCE \Input_rsvd_1_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[16]),
        .Q(Input_rsvd_1[16]));
  FDCE \Input_rsvd_1_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[17]),
        .Q(Input_rsvd_1[17]));
  FDCE \Input_rsvd_1_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[18]),
        .Q(Input_rsvd_1[18]));
  FDCE \Input_rsvd_1_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[19]),
        .Q(Input_rsvd_1[19]));
  FDCE \Input_rsvd_1_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[1]),
        .Q(Input_rsvd_1[1]));
  FDCE \Input_rsvd_1_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[2]),
        .Q(Input_rsvd_1[2]));
  FDCE \Input_rsvd_1_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[3]),
        .Q(Input_rsvd_1[3]));
  FDCE \Input_rsvd_1_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[4]),
        .Q(Input_rsvd_1[4]));
  FDCE \Input_rsvd_1_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[5]),
        .Q(Input_rsvd_1[5]));
  FDCE \Input_rsvd_1_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[6]),
        .Q(Input_rsvd_1[6]));
  FDCE \Input_rsvd_1_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[7]),
        .Q(Input_rsvd_1[7]));
  FDCE \Input_rsvd_1_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[8]),
        .Q(Input_rsvd_1[8]));
  FDCE \Input_rsvd_1_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[9]),
        .Q(Input_rsvd_1[9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Product1_out1
       (.A({\HwModeRegister1_reg_reg[6]_2 [19],\HwModeRegister1_reg_reg[6]_2 [19],\HwModeRegister1_reg_reg[6]_2 [19],\HwModeRegister1_reg_reg[6]_2 [19],\HwModeRegister1_reg_reg[6]_2 [19],\HwModeRegister1_reg_reg[6]_2 [19],\HwModeRegister1_reg_reg[6]_2 [19],\HwModeRegister1_reg_reg[6]_2 [19],\HwModeRegister1_reg_reg[6]_2 [19],\HwModeRegister1_reg_reg[6]_2 [19],\HwModeRegister1_reg_reg[6]_2 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Product1_out1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Input_rsvd_1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Product1_out1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Product1_out1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Product1_out1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Product1_out1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Product1_out1_OVERFLOW_UNCONNECTED),
        .P({Product1_out1_n_58,Product1_out1_n_59,Product1_out1_n_60,Product1_out1_n_61,Product1_out1_n_62,Product1_out1_n_63,Product1_out1_n_64,Product1_out1_n_65,Product1_out1_n_66,Product1_out1_n_67,Product1_out1_n_68,Product1_out1_n_69,Product1_out1_n_70,Product1_out1_n_71,Product1_out1_n_72,Product1_out1_n_73,Product1_out1_n_74,Product1_out1_n_75,Product1_out1_n_76,Product1_out1_n_77,Product1_out1_n_78,Product1_out1_n_79,Product1_out1_n_80,Product1_out1_n_81,Product1_out1_n_82,Product1_out1_n_83,Product1_out1_n_84,Product1_out1_n_85,Product1_out1_n_86,Product1_out1_n_87,Product1_out1_n_88,Product1_out1_n_89,Product1_out1_n_90,Product1_out1_n_91,Product1_out1_n_92,Product1_out1_n_93,Product1_out1_n_94,Product1_out1_n_95,Product1_out1_n_96,Product1_out1_n_97,Product1_out1_n_98,Product1_out1_n_99,Product1_out1_n_100,Product1_out1_n_101,Product1_out1_n_102,Product1_out1_n_103,Product1_out1_n_104,Product1_out1_n_105}),
        .PATTERNBDETECT(NLW_Product1_out1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Product1_out1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_Product1_out1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Product1_out1_UNDERFLOW_UNCONNECTED));
  FDCE \Product1_out1_1_reg[10]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product1_out10_out[10]),
        .Q(Product1_out1_1_reg[10]));
  FDCE \Product1_out1_1_reg[11]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product1_out10_out[11]),
        .Q(Product1_out1_1_reg[11]));
  FDCE \Product1_out1_1_reg[12]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product1_out10_out[12]),
        .Q(Product1_out1_1_reg[12]));
  FDCE \Product1_out1_1_reg[13]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product1_out10_out[13]),
        .Q(Product1_out1_1_reg[13]));
  FDCE \Product1_out1_1_reg[14]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product1_out10_out[14]),
        .Q(Product1_out1_1_reg[14]));
  FDCE \Product1_out1_1_reg[15]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product1_out10_out[15]),
        .Q(Product1_out1_1_reg[15]));
  FDCE \Product1_out1_1_reg[16]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product1_out10_out[16]),
        .Q(Product1_out1_1_reg[16]));
  FDCE \Product1_out1_1_reg[17]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product1_out10_out[17]),
        .Q(Product1_out1_1_reg[17]));
  FDCE \Product1_out1_1_reg[18]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product1_out10_out[18]),
        .Q(Product1_out1_1_reg[18]));
  FDCE \Product1_out1_1_reg[19]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product1_out10_out[19]),
        .Q(Product1_out1_1_reg[19]));
  FDCE \Product1_out1_1_reg[1]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product1_out10_out[1]),
        .Q(Product1_out1_1_reg[1]));
  FDCE \Product1_out1_1_reg[20]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product1_out10_out[20]),
        .Q(Product1_out1_1_reg[20]));
  FDCE \Product1_out1_1_reg[2]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product1_out10_out[2]),
        .Q(Product1_out1_1_reg[2]));
  FDCE \Product1_out1_1_reg[3]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product1_out10_out[3]),
        .Q(Product1_out1_1_reg[3]));
  FDCE \Product1_out1_1_reg[4]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product1_out10_out[4]),
        .Q(Product1_out1_1_reg[4]));
  FDCE \Product1_out1_1_reg[5]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product1_out10_out[5]),
        .Q(Product1_out1_1_reg[5]));
  FDCE \Product1_out1_1_reg[6]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product1_out10_out[6]),
        .Q(Product1_out1_1_reg[6]));
  FDCE \Product1_out1_1_reg[7]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product1_out10_out[7]),
        .Q(Product1_out1_1_reg[7]));
  FDCE \Product1_out1_1_reg[8]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product1_out10_out[8]),
        .Q(Product1_out1_1_reg[8]));
  FDCE \Product1_out1_1_reg[9]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product1_out10_out[9]),
        .Q(Product1_out1_1_reg[9]));
  CARRY4 Product1_out1__1_carry
       (.CI(1'b0),
        .CO({Product1_out1__1_carry_n_0,Product1_out1__1_carry_n_1,Product1_out1__1_carry_n_2,Product1_out1__1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({Product1_out1__1_carry_i_1_n_0,Product1_out1__1_carry_i_2_n_0,Product1_out1__1_carry_i_3_n_0,1'b0}),
        .O(Product1_out1__0[3:0]),
        .S({Product1_out1__1_carry_i_4_n_0,Product1_out1__1_carry_i_5_n_0,Product1_out1__1_carry_i_6_n_0,Product1_out1__1_carry_i_7_n_0}));
  CARRY4 Product1_out1__1_carry__0
       (.CI(Product1_out1__1_carry_n_0),
        .CO({Product1_out1__1_carry__0_n_0,Product1_out1__1_carry__0_n_1,Product1_out1__1_carry__0_n_2,Product1_out1__1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({Product1_out1__1_carry__0_i_1_n_0,Product1_out1__1_carry__0_i_2_n_0,Product1_out1__1_carry__0_i_3_n_0,Product1_out1__1_carry__0_i_4_n_0}),
        .O(Product1_out1__0[7:4]),
        .S({Product1_out1__1_carry__0_i_5_n_0,Product1_out1__1_carry__0_i_6_n_0,Product1_out1__1_carry__0_i_7_n_0,Product1_out1__1_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    Product1_out1__1_carry__0_i_1
       (.I0(Input_rsvd_1[18]),
        .I1(\HwModeRegister1_reg_reg[6]_2 [5]),
        .I2(Input_rsvd_1[19]),
        .I3(\HwModeRegister1_reg_reg[6]_2 [4]),
        .I4(Input_rsvd_1[17]),
        .I5(\HwModeRegister1_reg_reg[6]_2 [6]),
        .O(Product1_out1__1_carry__0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h7)) 
    Product1_out1__1_carry__0_i_10
       (.I0(\HwModeRegister1_reg_reg[6]_2 [4]),
        .I1(Input_rsvd_1[19]),
        .O(Product1_out1__1_carry__0_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h7)) 
    Product1_out1__1_carry__0_i_11
       (.I0(\HwModeRegister1_reg_reg[6]_2 [3]),
        .I1(Input_rsvd_1[19]),
        .O(Product1_out1__1_carry__0_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h7)) 
    Product1_out1__1_carry__0_i_12
       (.I0(\HwModeRegister1_reg_reg[6]_2 [2]),
        .I1(Input_rsvd_1[19]),
        .O(Product1_out1__1_carry__0_i_12_n_0));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    Product1_out1__1_carry__0_i_2
       (.I0(Input_rsvd_1[18]),
        .I1(\HwModeRegister1_reg_reg[6]_2 [4]),
        .I2(Input_rsvd_1[19]),
        .I3(\HwModeRegister1_reg_reg[6]_2 [3]),
        .I4(Input_rsvd_1[17]),
        .I5(\HwModeRegister1_reg_reg[6]_2 [5]),
        .O(Product1_out1__1_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    Product1_out1__1_carry__0_i_3
       (.I0(Input_rsvd_1[18]),
        .I1(\HwModeRegister1_reg_reg[6]_2 [3]),
        .I2(Input_rsvd_1[19]),
        .I3(\HwModeRegister1_reg_reg[6]_2 [2]),
        .I4(Input_rsvd_1[17]),
        .I5(\HwModeRegister1_reg_reg[6]_2 [4]),
        .O(Product1_out1__1_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    Product1_out1__1_carry__0_i_4
       (.I0(Input_rsvd_1[18]),
        .I1(\HwModeRegister1_reg_reg[6]_2 [2]),
        .I2(Input_rsvd_1[19]),
        .I3(\HwModeRegister1_reg_reg[6]_2 [1]),
        .I4(Input_rsvd_1[17]),
        .I5(\HwModeRegister1_reg_reg[6]_2 [3]),
        .O(Product1_out1__1_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    Product1_out1__1_carry__0_i_5
       (.I0(Product1_out1__1_carry__0_i_1_n_0),
        .I1(Input_rsvd_1[18]),
        .I2(\HwModeRegister1_reg_reg[6]_2 [6]),
        .I3(Product1_out1__1_carry__0_i_9_n_0),
        .I4(\HwModeRegister1_reg_reg[6]_2 [7]),
        .I5(Input_rsvd_1[17]),
        .O(Product1_out1__1_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    Product1_out1__1_carry__0_i_6
       (.I0(Product1_out1__1_carry__0_i_2_n_0),
        .I1(Input_rsvd_1[18]),
        .I2(\HwModeRegister1_reg_reg[6]_2 [5]),
        .I3(Product1_out1__1_carry__0_i_10_n_0),
        .I4(\HwModeRegister1_reg_reg[6]_2 [6]),
        .I5(Input_rsvd_1[17]),
        .O(Product1_out1__1_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    Product1_out1__1_carry__0_i_7
       (.I0(Product1_out1__1_carry__0_i_3_n_0),
        .I1(Input_rsvd_1[18]),
        .I2(\HwModeRegister1_reg_reg[6]_2 [4]),
        .I3(Product1_out1__1_carry__0_i_11_n_0),
        .I4(\HwModeRegister1_reg_reg[6]_2 [5]),
        .I5(Input_rsvd_1[17]),
        .O(Product1_out1__1_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    Product1_out1__1_carry__0_i_8
       (.I0(Product1_out1__1_carry__0_i_4_n_0),
        .I1(Input_rsvd_1[18]),
        .I2(\HwModeRegister1_reg_reg[6]_2 [3]),
        .I3(Product1_out1__1_carry__0_i_12_n_0),
        .I4(\HwModeRegister1_reg_reg[6]_2 [4]),
        .I5(Input_rsvd_1[17]),
        .O(Product1_out1__1_carry__0_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h7)) 
    Product1_out1__1_carry__0_i_9
       (.I0(\HwModeRegister1_reg_reg[6]_2 [5]),
        .I1(Input_rsvd_1[19]),
        .O(Product1_out1__1_carry__0_i_9_n_0));
  CARRY4 Product1_out1__1_carry__1
       (.CI(Product1_out1__1_carry__0_n_0),
        .CO({Product1_out1__1_carry__1_n_0,Product1_out1__1_carry__1_n_1,Product1_out1__1_carry__1_n_2,Product1_out1__1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({Product1_out1__1_carry__1_i_1_n_0,Product1_out1__1_carry__1_i_2_n_0,Product1_out1__1_carry__1_i_3_n_0,Product1_out1__1_carry__1_i_4_n_0}),
        .O(Product1_out1__0[11:8]),
        .S({Product1_out1__1_carry__1_i_5_n_0,Product1_out1__1_carry__1_i_6_n_0,Product1_out1__1_carry__1_i_7_n_0,Product1_out1__1_carry__1_i_8_n_0}));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    Product1_out1__1_carry__1_i_1
       (.I0(Input_rsvd_1[18]),
        .I1(\HwModeRegister1_reg_reg[6]_2 [9]),
        .I2(Input_rsvd_1[19]),
        .I3(\HwModeRegister1_reg_reg[6]_2 [8]),
        .I4(Input_rsvd_1[17]),
        .I5(\HwModeRegister1_reg_reg[6]_2 [10]),
        .O(Product1_out1__1_carry__1_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h7)) 
    Product1_out1__1_carry__1_i_10
       (.I0(\HwModeRegister1_reg_reg[6]_2 [8]),
        .I1(Input_rsvd_1[19]),
        .O(Product1_out1__1_carry__1_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h7)) 
    Product1_out1__1_carry__1_i_11
       (.I0(\HwModeRegister1_reg_reg[6]_2 [7]),
        .I1(Input_rsvd_1[19]),
        .O(Product1_out1__1_carry__1_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h7)) 
    Product1_out1__1_carry__1_i_12
       (.I0(\HwModeRegister1_reg_reg[6]_2 [6]),
        .I1(Input_rsvd_1[19]),
        .O(Product1_out1__1_carry__1_i_12_n_0));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    Product1_out1__1_carry__1_i_2
       (.I0(Input_rsvd_1[18]),
        .I1(\HwModeRegister1_reg_reg[6]_2 [8]),
        .I2(Input_rsvd_1[19]),
        .I3(\HwModeRegister1_reg_reg[6]_2 [7]),
        .I4(Input_rsvd_1[17]),
        .I5(\HwModeRegister1_reg_reg[6]_2 [9]),
        .O(Product1_out1__1_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    Product1_out1__1_carry__1_i_3
       (.I0(Input_rsvd_1[18]),
        .I1(\HwModeRegister1_reg_reg[6]_2 [7]),
        .I2(Input_rsvd_1[19]),
        .I3(\HwModeRegister1_reg_reg[6]_2 [6]),
        .I4(Input_rsvd_1[17]),
        .I5(\HwModeRegister1_reg_reg[6]_2 [8]),
        .O(Product1_out1__1_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    Product1_out1__1_carry__1_i_4
       (.I0(Input_rsvd_1[18]),
        .I1(\HwModeRegister1_reg_reg[6]_2 [6]),
        .I2(Input_rsvd_1[19]),
        .I3(\HwModeRegister1_reg_reg[6]_2 [5]),
        .I4(Input_rsvd_1[17]),
        .I5(\HwModeRegister1_reg_reg[6]_2 [7]),
        .O(Product1_out1__1_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    Product1_out1__1_carry__1_i_5
       (.I0(Product1_out1__1_carry__1_i_1_n_0),
        .I1(Input_rsvd_1[18]),
        .I2(\HwModeRegister1_reg_reg[6]_2 [10]),
        .I3(Product1_out1__1_carry__1_i_9_n_0),
        .I4(\HwModeRegister1_reg_reg[6]_2 [11]),
        .I5(Input_rsvd_1[17]),
        .O(Product1_out1__1_carry__1_i_5_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    Product1_out1__1_carry__1_i_6
       (.I0(Product1_out1__1_carry__1_i_2_n_0),
        .I1(Input_rsvd_1[18]),
        .I2(\HwModeRegister1_reg_reg[6]_2 [9]),
        .I3(Product1_out1__1_carry__1_i_10_n_0),
        .I4(\HwModeRegister1_reg_reg[6]_2 [10]),
        .I5(Input_rsvd_1[17]),
        .O(Product1_out1__1_carry__1_i_6_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    Product1_out1__1_carry__1_i_7
       (.I0(Product1_out1__1_carry__1_i_3_n_0),
        .I1(Input_rsvd_1[18]),
        .I2(\HwModeRegister1_reg_reg[6]_2 [8]),
        .I3(Product1_out1__1_carry__1_i_11_n_0),
        .I4(\HwModeRegister1_reg_reg[6]_2 [9]),
        .I5(Input_rsvd_1[17]),
        .O(Product1_out1__1_carry__1_i_7_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    Product1_out1__1_carry__1_i_8
       (.I0(Product1_out1__1_carry__1_i_4_n_0),
        .I1(Input_rsvd_1[18]),
        .I2(\HwModeRegister1_reg_reg[6]_2 [7]),
        .I3(Product1_out1__1_carry__1_i_12_n_0),
        .I4(\HwModeRegister1_reg_reg[6]_2 [8]),
        .I5(Input_rsvd_1[17]),
        .O(Product1_out1__1_carry__1_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h7)) 
    Product1_out1__1_carry__1_i_9
       (.I0(\HwModeRegister1_reg_reg[6]_2 [9]),
        .I1(Input_rsvd_1[19]),
        .O(Product1_out1__1_carry__1_i_9_n_0));
  CARRY4 Product1_out1__1_carry__2
       (.CI(Product1_out1__1_carry__1_n_0),
        .CO({Product1_out1__1_carry__2_n_0,Product1_out1__1_carry__2_n_1,Product1_out1__1_carry__2_n_2,Product1_out1__1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({Product1_out1__1_carry__2_i_1_n_0,Product1_out1__1_carry__2_i_2_n_0,Product1_out1__1_carry__2_i_3_n_0,Product1_out1__1_carry__2_i_4_n_0}),
        .O(Product1_out1__0[15:12]),
        .S({Product1_out1__1_carry__2_i_5_n_0,Product1_out1__1_carry__2_i_6_n_0,Product1_out1__1_carry__2_i_7_n_0,Product1_out1__1_carry__2_i_8_n_0}));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    Product1_out1__1_carry__2_i_1
       (.I0(Input_rsvd_1[18]),
        .I1(\HwModeRegister1_reg_reg[6]_2 [13]),
        .I2(Input_rsvd_1[19]),
        .I3(\HwModeRegister1_reg_reg[6]_2 [12]),
        .I4(Input_rsvd_1[17]),
        .I5(\HwModeRegister1_reg_reg[6]_2 [14]),
        .O(Product1_out1__1_carry__2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h7)) 
    Product1_out1__1_carry__2_i_10
       (.I0(\HwModeRegister1_reg_reg[6]_2 [12]),
        .I1(Input_rsvd_1[19]),
        .O(Product1_out1__1_carry__2_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h7)) 
    Product1_out1__1_carry__2_i_11
       (.I0(\HwModeRegister1_reg_reg[6]_2 [11]),
        .I1(Input_rsvd_1[19]),
        .O(Product1_out1__1_carry__2_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h7)) 
    Product1_out1__1_carry__2_i_12
       (.I0(\HwModeRegister1_reg_reg[6]_2 [10]),
        .I1(Input_rsvd_1[19]),
        .O(Product1_out1__1_carry__2_i_12_n_0));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    Product1_out1__1_carry__2_i_2
       (.I0(Input_rsvd_1[18]),
        .I1(\HwModeRegister1_reg_reg[6]_2 [12]),
        .I2(Input_rsvd_1[19]),
        .I3(\HwModeRegister1_reg_reg[6]_2 [11]),
        .I4(Input_rsvd_1[17]),
        .I5(\HwModeRegister1_reg_reg[6]_2 [13]),
        .O(Product1_out1__1_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    Product1_out1__1_carry__2_i_3
       (.I0(Input_rsvd_1[18]),
        .I1(\HwModeRegister1_reg_reg[6]_2 [11]),
        .I2(Input_rsvd_1[19]),
        .I3(\HwModeRegister1_reg_reg[6]_2 [10]),
        .I4(Input_rsvd_1[17]),
        .I5(\HwModeRegister1_reg_reg[6]_2 [12]),
        .O(Product1_out1__1_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    Product1_out1__1_carry__2_i_4
       (.I0(Input_rsvd_1[18]),
        .I1(\HwModeRegister1_reg_reg[6]_2 [10]),
        .I2(Input_rsvd_1[19]),
        .I3(\HwModeRegister1_reg_reg[6]_2 [9]),
        .I4(Input_rsvd_1[17]),
        .I5(\HwModeRegister1_reg_reg[6]_2 [11]),
        .O(Product1_out1__1_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    Product1_out1__1_carry__2_i_5
       (.I0(Product1_out1__1_carry__2_i_1_n_0),
        .I1(Input_rsvd_1[18]),
        .I2(\HwModeRegister1_reg_reg[6]_2 [14]),
        .I3(Product1_out1__1_carry__2_i_9_n_0),
        .I4(\HwModeRegister1_reg_reg[6]_2 [15]),
        .I5(Input_rsvd_1[17]),
        .O(Product1_out1__1_carry__2_i_5_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    Product1_out1__1_carry__2_i_6
       (.I0(Product1_out1__1_carry__2_i_2_n_0),
        .I1(Input_rsvd_1[18]),
        .I2(\HwModeRegister1_reg_reg[6]_2 [13]),
        .I3(Product1_out1__1_carry__2_i_10_n_0),
        .I4(\HwModeRegister1_reg_reg[6]_2 [14]),
        .I5(Input_rsvd_1[17]),
        .O(Product1_out1__1_carry__2_i_6_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    Product1_out1__1_carry__2_i_7
       (.I0(Product1_out1__1_carry__2_i_3_n_0),
        .I1(Input_rsvd_1[18]),
        .I2(\HwModeRegister1_reg_reg[6]_2 [12]),
        .I3(Product1_out1__1_carry__2_i_11_n_0),
        .I4(\HwModeRegister1_reg_reg[6]_2 [13]),
        .I5(Input_rsvd_1[17]),
        .O(Product1_out1__1_carry__2_i_7_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    Product1_out1__1_carry__2_i_8
       (.I0(Product1_out1__1_carry__2_i_4_n_0),
        .I1(Input_rsvd_1[18]),
        .I2(\HwModeRegister1_reg_reg[6]_2 [11]),
        .I3(Product1_out1__1_carry__2_i_12_n_0),
        .I4(\HwModeRegister1_reg_reg[6]_2 [12]),
        .I5(Input_rsvd_1[17]),
        .O(Product1_out1__1_carry__2_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h7)) 
    Product1_out1__1_carry__2_i_9
       (.I0(\HwModeRegister1_reg_reg[6]_2 [13]),
        .I1(Input_rsvd_1[19]),
        .O(Product1_out1__1_carry__2_i_9_n_0));
  CARRY4 Product1_out1__1_carry__3
       (.CI(Product1_out1__1_carry__2_n_0),
        .CO({Product1_out1__1_carry__3_n_0,Product1_out1__1_carry__3_n_1,Product1_out1__1_carry__3_n_2,Product1_out1__1_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({Product1_out1__1_carry__3_i_1_n_0,Product1_out1__1_carry__3_i_2_n_0,Product1_out1__1_carry__3_i_3_n_0,Product1_out1__1_carry__3_i_4_n_0}),
        .O(Product1_out1__0[19:16]),
        .S({Product1_out1__1_carry__3_i_5_n_0,Product1_out1__1_carry__3_i_6_n_0,Product1_out1__1_carry__3_i_7_n_0,Product1_out1__1_carry__3_i_8_n_0}));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    Product1_out1__1_carry__3_i_1
       (.I0(\HwModeRegister1_reg_reg[6]_2 [17]),
        .I1(Input_rsvd_1[19]),
        .I2(\HwModeRegister1_reg_reg[6]_2 [18]),
        .I3(Input_rsvd_1[18]),
        .I4(Input_rsvd_1[17]),
        .I5(\HwModeRegister1_reg_reg[6]_2 [19]),
        .O(Product1_out1__1_carry__3_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h7)) 
    Product1_out1__1_carry__3_i_10
       (.I0(\HwModeRegister1_reg_reg[6]_2 [16]),
        .I1(Input_rsvd_1[19]),
        .O(Product1_out1__1_carry__3_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h7)) 
    Product1_out1__1_carry__3_i_11
       (.I0(\HwModeRegister1_reg_reg[6]_2 [15]),
        .I1(Input_rsvd_1[19]),
        .O(Product1_out1__1_carry__3_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h7)) 
    Product1_out1__1_carry__3_i_12
       (.I0(\HwModeRegister1_reg_reg[6]_2 [14]),
        .I1(Input_rsvd_1[19]),
        .O(Product1_out1__1_carry__3_i_12_n_0));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    Product1_out1__1_carry__3_i_2
       (.I0(Input_rsvd_1[18]),
        .I1(\HwModeRegister1_reg_reg[6]_2 [16]),
        .I2(Input_rsvd_1[19]),
        .I3(\HwModeRegister1_reg_reg[6]_2 [15]),
        .I4(Input_rsvd_1[17]),
        .I5(\HwModeRegister1_reg_reg[6]_2 [17]),
        .O(Product1_out1__1_carry__3_i_2_n_0));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    Product1_out1__1_carry__3_i_3
       (.I0(Input_rsvd_1[18]),
        .I1(\HwModeRegister1_reg_reg[6]_2 [15]),
        .I2(Input_rsvd_1[19]),
        .I3(\HwModeRegister1_reg_reg[6]_2 [14]),
        .I4(Input_rsvd_1[17]),
        .I5(\HwModeRegister1_reg_reg[6]_2 [16]),
        .O(Product1_out1__1_carry__3_i_3_n_0));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    Product1_out1__1_carry__3_i_4
       (.I0(Input_rsvd_1[18]),
        .I1(\HwModeRegister1_reg_reg[6]_2 [14]),
        .I2(Input_rsvd_1[19]),
        .I3(\HwModeRegister1_reg_reg[6]_2 [13]),
        .I4(Input_rsvd_1[17]),
        .I5(\HwModeRegister1_reg_reg[6]_2 [15]),
        .O(Product1_out1__1_carry__3_i_4_n_0));
  LUT6 #(
    .INIT(64'hAA6A6A6A6A555555)) 
    Product1_out1__1_carry__3_i_5
       (.I0(Product1_out1__1_carry__3_i_1_n_0),
        .I1(\HwModeRegister1_reg_reg[6]_2 [18]),
        .I2(Input_rsvd_1[17]),
        .I3(\HwModeRegister1_reg_reg[6]_2 [16]),
        .I4(Input_rsvd_1[19]),
        .I5(Product1_out1__1_carry__3_i_9_n_0),
        .O(Product1_out1__1_carry__3_i_5_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    Product1_out1__1_carry__3_i_6
       (.I0(Product1_out1__1_carry__3_i_2_n_0),
        .I1(Input_rsvd_1[18]),
        .I2(\HwModeRegister1_reg_reg[6]_2 [17]),
        .I3(Product1_out1__1_carry__3_i_10_n_0),
        .I4(\HwModeRegister1_reg_reg[6]_2 [18]),
        .I5(Input_rsvd_1[17]),
        .O(Product1_out1__1_carry__3_i_6_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    Product1_out1__1_carry__3_i_7
       (.I0(Product1_out1__1_carry__3_i_3_n_0),
        .I1(Input_rsvd_1[18]),
        .I2(\HwModeRegister1_reg_reg[6]_2 [16]),
        .I3(Product1_out1__1_carry__3_i_11_n_0),
        .I4(\HwModeRegister1_reg_reg[6]_2 [17]),
        .I5(Input_rsvd_1[17]),
        .O(Product1_out1__1_carry__3_i_7_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    Product1_out1__1_carry__3_i_8
       (.I0(Product1_out1__1_carry__3_i_4_n_0),
        .I1(Input_rsvd_1[18]),
        .I2(\HwModeRegister1_reg_reg[6]_2 [15]),
        .I3(Product1_out1__1_carry__3_i_12_n_0),
        .I4(\HwModeRegister1_reg_reg[6]_2 [16]),
        .I5(Input_rsvd_1[17]),
        .O(Product1_out1__1_carry__3_i_8_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    Product1_out1__1_carry__3_i_9
       (.I0(\HwModeRegister1_reg_reg[6]_2 [17]),
        .I1(Input_rsvd_1[18]),
        .O(Product1_out1__1_carry__3_i_9_n_0));
  CARRY4 Product1_out1__1_carry__4
       (.CI(Product1_out1__1_carry__3_n_0),
        .CO(NLW_Product1_out1__1_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_Product1_out1__1_carry__4_O_UNCONNECTED[3:1],Product1_out1__0[20]}),
        .S({1'b0,1'b0,1'b0,Product1_out1__1_carry__4_i_1_n_0}));
  LUT6 #(
    .INIT(64'hE0739F3F8C733F3F)) 
    Product1_out1__1_carry__4_i_1
       (.I0(Input_rsvd_1[17]),
        .I1(Input_rsvd_1[18]),
        .I2(\HwModeRegister1_reg_reg[6]_2 [19]),
        .I3(Input_rsvd_1[19]),
        .I4(\HwModeRegister1_reg_reg[6]_2 [18]),
        .I5(\HwModeRegister1_reg_reg[6]_2 [17]),
        .O(Product1_out1__1_carry__4_i_1_n_0));
  LUT4 #(
    .INIT(16'hF777)) 
    Product1_out1__1_carry_i_1
       (.I0(Input_rsvd_1[19]),
        .I1(\HwModeRegister1_reg_reg[6]_2 [0]),
        .I2(Input_rsvd_1[18]),
        .I3(\HwModeRegister1_reg_reg[6]_2 [1]),
        .O(Product1_out1__1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    Product1_out1__1_carry_i_2
       (.I0(Input_rsvd_1[18]),
        .I1(\HwModeRegister1_reg_reg[6]_2 [1]),
        .I2(Input_rsvd_1[19]),
        .I3(\HwModeRegister1_reg_reg[6]_2 [0]),
        .O(Product1_out1__1_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    Product1_out1__1_carry_i_3
       (.I0(Input_rsvd_1[17]),
        .I1(\HwModeRegister1_reg_reg[6]_2 [1]),
        .O(Product1_out1__1_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    Product1_out1__1_carry_i_4
       (.I0(Product1_out1__1_carry_i_1_n_0),
        .I1(Input_rsvd_1[18]),
        .I2(\HwModeRegister1_reg_reg[6]_2 [2]),
        .I3(Product1_out1__1_carry_i_8_n_0),
        .I4(\HwModeRegister1_reg_reg[6]_2 [3]),
        .I5(Input_rsvd_1[17]),
        .O(Product1_out1__1_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    Product1_out1__1_carry_i_5
       (.I0(\HwModeRegister1_reg_reg[6]_2 [0]),
        .I1(Input_rsvd_1[19]),
        .I2(\HwModeRegister1_reg_reg[6]_2 [1]),
        .I3(Input_rsvd_1[18]),
        .I4(Input_rsvd_1[17]),
        .I5(\HwModeRegister1_reg_reg[6]_2 [2]),
        .O(Product1_out1__1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    Product1_out1__1_carry_i_6
       (.I0(Input_rsvd_1[17]),
        .I1(\HwModeRegister1_reg_reg[6]_2 [1]),
        .I2(Input_rsvd_1[18]),
        .I3(\HwModeRegister1_reg_reg[6]_2 [0]),
        .O(Product1_out1__1_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    Product1_out1__1_carry_i_7
       (.I0(\HwModeRegister1_reg_reg[6]_2 [0]),
        .I1(Input_rsvd_1[17]),
        .O(Product1_out1__1_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h7)) 
    Product1_out1__1_carry_i_8
       (.I0(\HwModeRegister1_reg_reg[6]_2 [1]),
        .I1(Input_rsvd_1[19]),
        .O(Product1_out1__1_carry_i_8_n_0));
  CARRY4 \Product1_out1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\Product1_out1_inferred__0/i__carry_n_0 ,\Product1_out1_inferred__0/i__carry_n_1 ,\Product1_out1_inferred__0/i__carry_n_2 ,\Product1_out1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({Product1_out1_n_85,Product1_out1_n_86,Product1_out1_n_87,Product1_out1_n_88}),
        .O({Product1_out10_out[3:1],\NLW_Product1_out1_inferred__0/i__carry_O_UNCONNECTED [0]}),
        .S({i__carry_i_1__3_n_0,i__carry_i_2__3_n_0,i__carry_i_3__2_n_0,i__carry_i_4__2_n_0}));
  CARRY4 \Product1_out1_inferred__0/i__carry__0 
       (.CI(\Product1_out1_inferred__0/i__carry_n_0 ),
        .CO({\Product1_out1_inferred__0/i__carry__0_n_0 ,\Product1_out1_inferred__0/i__carry__0_n_1 ,\Product1_out1_inferred__0/i__carry__0_n_2 ,\Product1_out1_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({Product1_out1_n_81,Product1_out1_n_82,Product1_out1_n_83,Product1_out1_n_84}),
        .O(Product1_out10_out[7:4]),
        .S({i__carry__0_i_1__2_n_0,i__carry__0_i_2__3_n_0,i__carry__0_i_3__2_n_0,i__carry__0_i_4__2_n_0}));
  CARRY4 \Product1_out1_inferred__0/i__carry__1 
       (.CI(\Product1_out1_inferred__0/i__carry__0_n_0 ),
        .CO({\Product1_out1_inferred__0/i__carry__1_n_0 ,\Product1_out1_inferred__0/i__carry__1_n_1 ,\Product1_out1_inferred__0/i__carry__1_n_2 ,\Product1_out1_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({Product1_out1_n_77,Product1_out1_n_78,Product1_out1_n_79,Product1_out1_n_80}),
        .O(Product1_out10_out[11:8]),
        .S({i__carry__1_i_1__3_n_0,i__carry__1_i_2__2_n_0,i__carry__1_i_3__3_n_0,i__carry__1_i_4__2_n_0}));
  CARRY4 \Product1_out1_inferred__0/i__carry__2 
       (.CI(\Product1_out1_inferred__0/i__carry__1_n_0 ),
        .CO({\Product1_out1_inferred__0/i__carry__2_n_0 ,\Product1_out1_inferred__0/i__carry__2_n_1 ,\Product1_out1_inferred__0/i__carry__2_n_2 ,\Product1_out1_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({Product1_out1_n_73,Product1_out1_n_74,Product1_out1_n_75,Product1_out1_n_76}),
        .O(Product1_out10_out[15:12]),
        .S({i__carry__2_i_1__2_n_0,i__carry__2_i_2__2_n_0,i__carry__2_i_3__2_n_0,i__carry__2_i_4__2_n_0}));
  CARRY4 \Product1_out1_inferred__0/i__carry__3 
       (.CI(\Product1_out1_inferred__0/i__carry__2_n_0 ),
        .CO({\Product1_out1_inferred__0/i__carry__3_n_0 ,\Product1_out1_inferred__0/i__carry__3_n_1 ,\Product1_out1_inferred__0/i__carry__3_n_2 ,\Product1_out1_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({Product1_out1_n_69,Product1_out1_n_70,Product1_out1_n_71,Product1_out1_n_72}),
        .O(Product1_out10_out[19:16]),
        .S({i__carry__3_i_1__2_n_0,i__carry__3_i_2__2_n_0,i__carry__3_i_3__2_n_0,i__carry__3_i_4_n_0}));
  CARRY4 \Product1_out1_inferred__0/i__carry__4 
       (.CI(\Product1_out1_inferred__0/i__carry__3_n_0 ),
        .CO(\NLW_Product1_out1_inferred__0/i__carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_Product1_out1_inferred__0/i__carry__4_O_UNCONNECTED [3:1],Product1_out10_out[20]}),
        .S({1'b0,1'b0,1'b0,i__carry__4_i_1_n_0}));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h8E88)) 
    \Sum1_out1_1[11]_i_2 
       (.I0(\delayMatch_reg_reg[5]_0 [10]),
        .I1(\delayMatch1_reg_reg[5]_1 [10]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[11]),
        .O(\Sum1_out1_1[11]_i_2_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h8E88)) 
    \Sum1_out1_1[11]_i_3 
       (.I0(\delayMatch_reg_reg[5]_0 [9]),
        .I1(\delayMatch1_reg_reg[5]_1 [9]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[10]),
        .O(\Sum1_out1_1[11]_i_3_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h8E88)) 
    \Sum1_out1_1[11]_i_4 
       (.I0(\delayMatch_reg_reg[5]_0 [8]),
        .I1(\delayMatch1_reg_reg[5]_1 [8]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[9]),
        .O(\Sum1_out1_1[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h8E88)) 
    \Sum1_out1_1[11]_i_5 
       (.I0(\delayMatch_reg_reg[5]_0 [7]),
        .I1(\delayMatch1_reg_reg[5]_1 [7]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[8]),
        .O(\Sum1_out1_1[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT5 #(
    .INIT(32'h96996966)) 
    \Sum1_out1_1[11]_i_6 
       (.I0(\delayMatch_reg_reg[5]_0 [11]),
        .I1(\delayMatch1_reg_reg[5]_1 [11]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[12]),
        .I4(\Sum1_out1_1[11]_i_2_n_0 ),
        .O(\Sum1_out1_1[11]_i_6_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT5 #(
    .INIT(32'h96996966)) 
    \Sum1_out1_1[11]_i_7 
       (.I0(\delayMatch_reg_reg[5]_0 [10]),
        .I1(\delayMatch1_reg_reg[5]_1 [10]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[11]),
        .I4(\Sum1_out1_1[11]_i_3_n_0 ),
        .O(\Sum1_out1_1[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT5 #(
    .INIT(32'h96996966)) 
    \Sum1_out1_1[11]_i_8 
       (.I0(\delayMatch_reg_reg[5]_0 [9]),
        .I1(\delayMatch1_reg_reg[5]_1 [9]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[10]),
        .I4(\Sum1_out1_1[11]_i_4_n_0 ),
        .O(\Sum1_out1_1[11]_i_8_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT5 #(
    .INIT(32'h96996966)) 
    \Sum1_out1_1[11]_i_9 
       (.I0(\delayMatch_reg_reg[5]_0 [8]),
        .I1(\delayMatch1_reg_reg[5]_1 [8]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[9]),
        .I4(\Sum1_out1_1[11]_i_5_n_0 ),
        .O(\Sum1_out1_1[11]_i_9_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h8E88)) 
    \Sum1_out1_1[15]_i_2 
       (.I0(\delayMatch_reg_reg[5]_0 [14]),
        .I1(\delayMatch1_reg_reg[5]_1 [14]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[15]),
        .O(\Sum1_out1_1[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h8E88)) 
    \Sum1_out1_1[15]_i_3 
       (.I0(\delayMatch_reg_reg[5]_0 [13]),
        .I1(\delayMatch1_reg_reg[5]_1 [13]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[14]),
        .O(\Sum1_out1_1[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h8E88)) 
    \Sum1_out1_1[15]_i_4 
       (.I0(\delayMatch_reg_reg[5]_0 [12]),
        .I1(\delayMatch1_reg_reg[5]_1 [12]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[13]),
        .O(\Sum1_out1_1[15]_i_4_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h8E88)) 
    \Sum1_out1_1[15]_i_5 
       (.I0(\delayMatch_reg_reg[5]_0 [11]),
        .I1(\delayMatch1_reg_reg[5]_1 [11]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[12]),
        .O(\Sum1_out1_1[15]_i_5_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT5 #(
    .INIT(32'h96996966)) 
    \Sum1_out1_1[15]_i_6 
       (.I0(\delayMatch_reg_reg[5]_0 [15]),
        .I1(\delayMatch1_reg_reg[5]_1 [15]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[16]),
        .I4(\Sum1_out1_1[15]_i_2_n_0 ),
        .O(\Sum1_out1_1[15]_i_6_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT5 #(
    .INIT(32'h96996966)) 
    \Sum1_out1_1[15]_i_7 
       (.I0(\delayMatch_reg_reg[5]_0 [14]),
        .I1(\delayMatch1_reg_reg[5]_1 [14]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[15]),
        .I4(\Sum1_out1_1[15]_i_3_n_0 ),
        .O(\Sum1_out1_1[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT5 #(
    .INIT(32'h96996966)) 
    \Sum1_out1_1[15]_i_8 
       (.I0(\delayMatch_reg_reg[5]_0 [13]),
        .I1(\delayMatch1_reg_reg[5]_1 [13]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[14]),
        .I4(\Sum1_out1_1[15]_i_4_n_0 ),
        .O(\Sum1_out1_1[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT5 #(
    .INIT(32'h96996966)) 
    \Sum1_out1_1[15]_i_9 
       (.I0(\delayMatch_reg_reg[5]_0 [12]),
        .I1(\delayMatch1_reg_reg[5]_1 [12]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[13]),
        .I4(\Sum1_out1_1[15]_i_5_n_0 ),
        .O(\Sum1_out1_1[15]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h9699)) 
    \Sum1_out1_1[19]_i_10 
       (.I0(\delayMatch_reg_reg[5]_0 [19]),
        .I1(\delayMatch1_reg_reg[5]_1 [19]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[20]),
        .O(\Sum1_out1_1[19]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \Sum1_out1_1[19]_i_2 
       (.I0(Product1_out1_1_reg[20]),
        .I1(delayMatch1_reg),
        .I2(\delayMatch1_reg_reg[5]_1 [19]),
        .I3(\delayMatch_reg_reg[5]_0 [19]),
        .O(\Sum1_out1_1[19]_i_2_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h8E88)) 
    \Sum1_out1_1[19]_i_3 
       (.I0(\delayMatch_reg_reg[5]_0 [17]),
        .I1(\delayMatch1_reg_reg[5]_1 [17]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[18]),
        .O(\Sum1_out1_1[19]_i_3_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h8E88)) 
    \Sum1_out1_1[19]_i_4 
       (.I0(\delayMatch_reg_reg[5]_0 [16]),
        .I1(\delayMatch1_reg_reg[5]_1 [16]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[17]),
        .O(\Sum1_out1_1[19]_i_4_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h8E88)) 
    \Sum1_out1_1[19]_i_5 
       (.I0(\delayMatch_reg_reg[5]_0 [15]),
        .I1(\delayMatch1_reg_reg[5]_1 [15]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[16]),
        .O(\Sum1_out1_1[19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAA595955)) 
    \Sum1_out1_1[19]_i_6 
       (.I0(\Sum1_out1_1[19]_i_10_n_0 ),
        .I1(Product1_out1_1_reg[19]),
        .I2(delayMatch1_reg),
        .I3(\delayMatch1_reg_reg[5]_1 [18]),
        .I4(\delayMatch_reg_reg[5]_0 [18]),
        .O(\Sum1_out1_1[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96966996)) 
    \Sum1_out1_1[19]_i_7 
       (.I0(\Sum1_out1_1[19]_i_3_n_0 ),
        .I1(\delayMatch1_reg_reg[5]_1 [18]),
        .I2(\delayMatch_reg_reg[5]_0 [18]),
        .I3(Product1_out1_1_reg[19]),
        .I4(delayMatch1_reg),
        .O(\Sum1_out1_1[19]_i_7_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT5 #(
    .INIT(32'h96996966)) 
    \Sum1_out1_1[19]_i_8 
       (.I0(\delayMatch_reg_reg[5]_0 [17]),
        .I1(\delayMatch1_reg_reg[5]_1 [17]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[18]),
        .I4(\Sum1_out1_1[19]_i_4_n_0 ),
        .O(\Sum1_out1_1[19]_i_8_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT5 #(
    .INIT(32'h96996966)) 
    \Sum1_out1_1[19]_i_9 
       (.I0(\delayMatch_reg_reg[5]_0 [16]),
        .I1(\delayMatch1_reg_reg[5]_1 [16]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[17]),
        .I4(\Sum1_out1_1[19]_i_5_n_0 ),
        .O(\Sum1_out1_1[19]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h9099)) 
    \Sum1_out1_1[21]_i_2 
       (.I0(\delayMatch_reg_reg[5]_0 [19]),
        .I1(\delayMatch1_reg_reg[5]_1 [19]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[20]),
        .O(\Sum1_out1_1[21]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hDFF2)) 
    \Sum1_out1_1[21]_i_3 
       (.I0(Product1_out1_1_reg[20]),
        .I1(delayMatch1_reg),
        .I2(\delayMatch_reg_reg[5]_0 [19]),
        .I3(\delayMatch1_reg_reg[5]_1 [19]),
        .O(\Sum1_out1_1[21]_i_3_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h8E88)) 
    \Sum1_out1_1[3]_i_2 
       (.I0(\delayMatch_reg_reg[5]_0 [2]),
        .I1(\delayMatch1_reg_reg[5]_1 [2]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[3]),
        .O(\Sum1_out1_1[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h8E88)) 
    \Sum1_out1_1[3]_i_3 
       (.I0(\delayMatch_reg_reg[5]_0 [1]),
        .I1(\delayMatch1_reg_reg[5]_1 [1]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[2]),
        .O(\Sum1_out1_1[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h8E88)) 
    \Sum1_out1_1[3]_i_4 
       (.I0(\delayMatch_reg_reg[5]_0 [0]),
        .I1(\delayMatch1_reg_reg[5]_1 [0]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[1]),
        .O(\Sum1_out1_1[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT5 #(
    .INIT(32'h96996966)) 
    \Sum1_out1_1[3]_i_5 
       (.I0(\delayMatch_reg_reg[5]_0 [3]),
        .I1(\delayMatch1_reg_reg[5]_1 [3]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[4]),
        .I4(\Sum1_out1_1[3]_i_2_n_0 ),
        .O(\Sum1_out1_1[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT5 #(
    .INIT(32'h96996966)) 
    \Sum1_out1_1[3]_i_6 
       (.I0(\delayMatch_reg_reg[5]_0 [2]),
        .I1(\delayMatch1_reg_reg[5]_1 [2]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[3]),
        .I4(\Sum1_out1_1[3]_i_3_n_0 ),
        .O(\Sum1_out1_1[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT5 #(
    .INIT(32'h96996966)) 
    \Sum1_out1_1[3]_i_7 
       (.I0(\delayMatch_reg_reg[5]_0 [1]),
        .I1(\delayMatch1_reg_reg[5]_1 [1]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[2]),
        .I4(\Sum1_out1_1[3]_i_4_n_0 ),
        .O(\Sum1_out1_1[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h6966)) 
    \Sum1_out1_1[3]_i_8 
       (.I0(\delayMatch_reg_reg[5]_0 [0]),
        .I1(\delayMatch1_reg_reg[5]_1 [0]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[1]),
        .O(\Sum1_out1_1[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h8E88)) 
    \Sum1_out1_1[7]_i_2 
       (.I0(\delayMatch_reg_reg[5]_0 [6]),
        .I1(\delayMatch1_reg_reg[5]_1 [6]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[7]),
        .O(\Sum1_out1_1[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h8E88)) 
    \Sum1_out1_1[7]_i_3 
       (.I0(\delayMatch_reg_reg[5]_0 [5]),
        .I1(\delayMatch1_reg_reg[5]_1 [5]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[6]),
        .O(\Sum1_out1_1[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h8E88)) 
    \Sum1_out1_1[7]_i_4 
       (.I0(\delayMatch_reg_reg[5]_0 [4]),
        .I1(\delayMatch1_reg_reg[5]_1 [4]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[5]),
        .O(\Sum1_out1_1[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h8E88)) 
    \Sum1_out1_1[7]_i_5 
       (.I0(\delayMatch_reg_reg[5]_0 [3]),
        .I1(\delayMatch1_reg_reg[5]_1 [3]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[4]),
        .O(\Sum1_out1_1[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT5 #(
    .INIT(32'h96996966)) 
    \Sum1_out1_1[7]_i_6 
       (.I0(\delayMatch_reg_reg[5]_0 [7]),
        .I1(\delayMatch1_reg_reg[5]_1 [7]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[8]),
        .I4(\Sum1_out1_1[7]_i_2_n_0 ),
        .O(\Sum1_out1_1[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT5 #(
    .INIT(32'h96996966)) 
    \Sum1_out1_1[7]_i_7 
       (.I0(\delayMatch_reg_reg[5]_0 [6]),
        .I1(\delayMatch1_reg_reg[5]_1 [6]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[7]),
        .I4(\Sum1_out1_1[7]_i_3_n_0 ),
        .O(\Sum1_out1_1[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT5 #(
    .INIT(32'h96996966)) 
    \Sum1_out1_1[7]_i_8 
       (.I0(\delayMatch_reg_reg[5]_0 [5]),
        .I1(\delayMatch1_reg_reg[5]_1 [5]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[6]),
        .I4(\Sum1_out1_1[7]_i_4_n_0 ),
        .O(\Sum1_out1_1[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT5 #(
    .INIT(32'h96996966)) 
    \Sum1_out1_1[7]_i_9 
       (.I0(\delayMatch_reg_reg[5]_0 [4]),
        .I1(\delayMatch1_reg_reg[5]_1 [4]),
        .I2(delayMatch1_reg),
        .I3(Product1_out1_1_reg[5]),
        .I4(\Sum1_out1_1[7]_i_5_n_0 ),
        .O(\Sum1_out1_1[7]_i_9_n_0 ));
  CARRY4 \Sum1_out1_1_reg[11]_i_1 
       (.CI(\Sum1_out1_1_reg[7]_i_1_n_0 ),
        .CO({\Sum1_out1_1_reg[11]_i_1_n_0 ,\Sum1_out1_1_reg[11]_i_1_n_1 ,\Sum1_out1_1_reg[11]_i_1_n_2 ,\Sum1_out1_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Sum1_out1_1[11]_i_2_n_0 ,\Sum1_out1_1[11]_i_3_n_0 ,\Sum1_out1_1[11]_i_4_n_0 ,\Sum1_out1_1[11]_i_5_n_0 }),
        .O(\Sum1_out1_1_reg[21] [11:8]),
        .S({\Sum1_out1_1[11]_i_6_n_0 ,\Sum1_out1_1[11]_i_7_n_0 ,\Sum1_out1_1[11]_i_8_n_0 ,\Sum1_out1_1[11]_i_9_n_0 }));
  CARRY4 \Sum1_out1_1_reg[15]_i_1 
       (.CI(\Sum1_out1_1_reg[11]_i_1_n_0 ),
        .CO({\Sum1_out1_1_reg[15]_i_1_n_0 ,\Sum1_out1_1_reg[15]_i_1_n_1 ,\Sum1_out1_1_reg[15]_i_1_n_2 ,\Sum1_out1_1_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Sum1_out1_1[15]_i_2_n_0 ,\Sum1_out1_1[15]_i_3_n_0 ,\Sum1_out1_1[15]_i_4_n_0 ,\Sum1_out1_1[15]_i_5_n_0 }),
        .O(\Sum1_out1_1_reg[21] [15:12]),
        .S({\Sum1_out1_1[15]_i_6_n_0 ,\Sum1_out1_1[15]_i_7_n_0 ,\Sum1_out1_1[15]_i_8_n_0 ,\Sum1_out1_1[15]_i_9_n_0 }));
  CARRY4 \Sum1_out1_1_reg[19]_i_1 
       (.CI(\Sum1_out1_1_reg[15]_i_1_n_0 ),
        .CO({\Sum1_out1_1_reg[19]_i_1_n_0 ,\Sum1_out1_1_reg[19]_i_1_n_1 ,\Sum1_out1_1_reg[19]_i_1_n_2 ,\Sum1_out1_1_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Sum1_out1_1[19]_i_2_n_0 ,\Sum1_out1_1[19]_i_3_n_0 ,\Sum1_out1_1[19]_i_4_n_0 ,\Sum1_out1_1[19]_i_5_n_0 }),
        .O(\Sum1_out1_1_reg[21] [19:16]),
        .S({\Sum1_out1_1[19]_i_6_n_0 ,\Sum1_out1_1[19]_i_7_n_0 ,\Sum1_out1_1[19]_i_8_n_0 ,\Sum1_out1_1[19]_i_9_n_0 }));
  CARRY4 \Sum1_out1_1_reg[21]_i_1 
       (.CI(\Sum1_out1_1_reg[19]_i_1_n_0 ),
        .CO({\NLW_Sum1_out1_1_reg[21]_i_1_CO_UNCONNECTED [3:1],\Sum1_out1_1_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\Sum1_out1_1[21]_i_2_n_0 }),
        .O({\NLW_Sum1_out1_1_reg[21]_i_1_O_UNCONNECTED [3:2],\Sum1_out1_1_reg[21] [21:20]}),
        .S({1'b0,1'b0,1'b1,\Sum1_out1_1[21]_i_3_n_0 }));
  CARRY4 \Sum1_out1_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Sum1_out1_1_reg[3]_i_1_n_0 ,\Sum1_out1_1_reg[3]_i_1_n_1 ,\Sum1_out1_1_reg[3]_i_1_n_2 ,\Sum1_out1_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Sum1_out1_1[3]_i_2_n_0 ,\Sum1_out1_1[3]_i_3_n_0 ,\Sum1_out1_1[3]_i_4_n_0 ,1'b0}),
        .O(\Sum1_out1_1_reg[21] [3:0]),
        .S({\Sum1_out1_1[3]_i_5_n_0 ,\Sum1_out1_1[3]_i_6_n_0 ,\Sum1_out1_1[3]_i_7_n_0 ,\Sum1_out1_1[3]_i_8_n_0 }));
  CARRY4 \Sum1_out1_1_reg[7]_i_1 
       (.CI(\Sum1_out1_1_reg[3]_i_1_n_0 ),
        .CO({\Sum1_out1_1_reg[7]_i_1_n_0 ,\Sum1_out1_1_reg[7]_i_1_n_1 ,\Sum1_out1_1_reg[7]_i_1_n_2 ,\Sum1_out1_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Sum1_out1_1[7]_i_2_n_0 ,\Sum1_out1_1[7]_i_3_n_0 ,\Sum1_out1_1[7]_i_4_n_0 ,\Sum1_out1_1[7]_i_5_n_0 }),
        .O(\Sum1_out1_1_reg[21] [7:4]),
        .S({\Sum1_out1_1[7]_i_6_n_0 ,\Sum1_out1_1[7]_i_7_n_0 ,\Sum1_out1_1[7]_i_8_n_0 ,\Sum1_out1_1[7]_i_9_n_0 }));
  (* srl_bus_name = "inst/\u_Drum/u_fader_1_0_16ms/delayMatch1_reg_reg " *) 
  (* srl_name = "inst/\u_Drum/u_fader_1_0_16ms/delayMatch1_reg_reg[5]_srl6_HwModeRegister1_reg_reg_c_4 " *) 
  SRL16E \delayMatch1_reg_reg[5]_srl6_HwModeRegister1_reg_reg_c_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(clk_enable),
        .CLK(clk),
        .D(Compare_To_Zero_out1),
        .Q(\delayMatch1_reg_reg[5]_srl6_HwModeRegister1_reg_reg_c_4_n_0 ));
  FDRE \delayMatch1_reg_reg[6]_HwModeRegister1_reg_reg_c_5 
       (.C(clk),
        .CE(clk_enable),
        .D(\delayMatch1_reg_reg[5]_srl6_HwModeRegister1_reg_reg_c_4_n_0 ),
        .Q(\delayMatch1_reg_reg[6]_HwModeRegister1_reg_reg_c_5_n_0 ),
        .R(1'b0));
  FDCE \delayMatch1_reg_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch1_reg_reg_gate_n_0),
        .Q(delayMatch1_reg));
  LUT2 #(
    .INIT(4'h8)) 
    delayMatch1_reg_reg_gate
       (.I0(\delayMatch1_reg_reg[6]_HwModeRegister1_reg_reg_c_5_n_0 ),
        .I1(HwModeRegister1_reg_reg_c_5),
        .O(delayMatch1_reg_reg_gate_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_1__2
       (.I0(Product1_out1_n_81),
        .I1(Product1_out1__0[7]),
        .O(i__carry__0_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2__3
       (.I0(Product1_out1_n_82),
        .I1(Product1_out1__0[6]),
        .O(i__carry__0_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3__2
       (.I0(Product1_out1_n_83),
        .I1(Product1_out1__0[5]),
        .O(i__carry__0_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_4__2
       (.I0(Product1_out1_n_84),
        .I1(Product1_out1__0[4]),
        .O(i__carry__0_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_1__3
       (.I0(Product1_out1_n_77),
        .I1(Product1_out1__0[11]),
        .O(i__carry__1_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_2__2
       (.I0(Product1_out1_n_78),
        .I1(Product1_out1__0[10]),
        .O(i__carry__1_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_3__3
       (.I0(Product1_out1_n_79),
        .I1(Product1_out1__0[9]),
        .O(i__carry__1_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_4__2
       (.I0(Product1_out1_n_80),
        .I1(Product1_out1__0[8]),
        .O(i__carry__1_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_1__2
       (.I0(Product1_out1_n_73),
        .I1(Product1_out1__0[15]),
        .O(i__carry__2_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_2__2
       (.I0(Product1_out1_n_74),
        .I1(Product1_out1__0[14]),
        .O(i__carry__2_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_3__2
       (.I0(Product1_out1_n_75),
        .I1(Product1_out1__0[13]),
        .O(i__carry__2_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_4__2
       (.I0(Product1_out1_n_76),
        .I1(Product1_out1__0[12]),
        .O(i__carry__2_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__3_i_1__2
       (.I0(Product1_out1_n_69),
        .I1(Product1_out1__0[19]),
        .O(i__carry__3_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__3_i_2__2
       (.I0(Product1_out1_n_70),
        .I1(Product1_out1__0[18]),
        .O(i__carry__3_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__3_i_3__2
       (.I0(Product1_out1_n_71),
        .I1(Product1_out1__0[17]),
        .O(i__carry__3_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__3_i_4
       (.I0(Product1_out1_n_72),
        .I1(Product1_out1__0[16]),
        .O(i__carry__3_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__4_i_1
       (.I0(Product1_out1_n_68),
        .I1(Product1_out1__0[20]),
        .O(i__carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1__3
       (.I0(Product1_out1_n_85),
        .I1(Product1_out1__0[3]),
        .O(i__carry_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2__3
       (.I0(Product1_out1_n_86),
        .I1(Product1_out1__0[2]),
        .O(i__carry_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3__2
       (.I0(Product1_out1_n_87),
        .I1(Product1_out1__0[1]),
        .O(i__carry_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__2
       (.I0(Product1_out1_n_88),
        .I1(Product1_out1__0[0]),
        .O(i__carry_i_4__2_n_0));
endmodule

(* ORIG_REF_NAME = "fader_2_0_16ms" *) 
module design_1_audio_core_0_0_fader_2_0_16ms
   (\delayMatch_reg_next[0]_4 ,
    clk_enable,
    clk,
    reset,
    run_drum,
    D);
  output [19:0]\delayMatch_reg_next[0]_4 ;
  input clk_enable;
  input clk;
  input reset;
  input run_drum;
  input [19:0]D;

  wire Compare_To_Zero_out1;
  wire Compare_To_Zero_out1_carry__0_i_1__0_n_0;
  wire Compare_To_Zero_out1_carry__0_i_2__0_n_0;
  wire Compare_To_Zero_out1_carry__0_i_3__0_n_0;
  wire Compare_To_Zero_out1_carry__0_n_2;
  wire Compare_To_Zero_out1_carry__0_n_3;
  wire Compare_To_Zero_out1_carry_i_1__0_n_0;
  wire Compare_To_Zero_out1_carry_i_2__0_n_0;
  wire Compare_To_Zero_out1_carry_i_3__0_n_0;
  wire Compare_To_Zero_out1_carry_i_4__0_n_0;
  wire Compare_To_Zero_out1_carry_n_0;
  wire Compare_To_Zero_out1_carry_n_1;
  wire Compare_To_Zero_out1_carry_n_2;
  wire Compare_To_Zero_out1_carry_n_3;
  wire [19:0]D;
  wire HDL_Counter5_out10_carry__0_i_1__0_n_0;
  wire HDL_Counter5_out10_carry__0_i_2__0_n_0;
  wire HDL_Counter5_out10_carry__0_i_3__0_n_0;
  wire HDL_Counter5_out10_carry__0_i_4__0_n_0;
  wire HDL_Counter5_out10_carry__0_n_0;
  wire HDL_Counter5_out10_carry__0_n_1;
  wire HDL_Counter5_out10_carry__0_n_2;
  wire HDL_Counter5_out10_carry__0_n_3;
  wire HDL_Counter5_out10_carry__0_n_4;
  wire HDL_Counter5_out10_carry__0_n_5;
  wire HDL_Counter5_out10_carry__0_n_6;
  wire HDL_Counter5_out10_carry__0_n_7;
  wire HDL_Counter5_out10_carry__1_i_1__0_n_0;
  wire HDL_Counter5_out10_carry__1_i_2__0_n_0;
  wire HDL_Counter5_out10_carry__1_i_3__0_n_0;
  wire HDL_Counter5_out10_carry__1_i_4__0_n_0;
  wire HDL_Counter5_out10_carry__1_n_0;
  wire HDL_Counter5_out10_carry__1_n_1;
  wire HDL_Counter5_out10_carry__1_n_2;
  wire HDL_Counter5_out10_carry__1_n_3;
  wire HDL_Counter5_out10_carry__1_n_4;
  wire HDL_Counter5_out10_carry__1_n_5;
  wire HDL_Counter5_out10_carry__1_n_6;
  wire HDL_Counter5_out10_carry__1_n_7;
  wire HDL_Counter5_out10_carry__2_i_1__0_n_0;
  wire HDL_Counter5_out10_carry__2_i_2__0_n_0;
  wire HDL_Counter5_out10_carry__2_i_3__0_n_0;
  wire HDL_Counter5_out10_carry__2_i_4__0_n_0;
  wire HDL_Counter5_out10_carry__2_n_0;
  wire HDL_Counter5_out10_carry__2_n_1;
  wire HDL_Counter5_out10_carry__2_n_2;
  wire HDL_Counter5_out10_carry__2_n_3;
  wire HDL_Counter5_out10_carry__2_n_4;
  wire HDL_Counter5_out10_carry__2_n_5;
  wire HDL_Counter5_out10_carry__2_n_6;
  wire HDL_Counter5_out10_carry__2_n_7;
  wire HDL_Counter5_out10_carry__3_i_1__0_n_0;
  wire HDL_Counter5_out10_carry__3_i_2__0_n_0;
  wire HDL_Counter5_out10_carry__3_i_3__0_n_0;
  wire HDL_Counter5_out10_carry__3_i_4__0_n_0;
  wire HDL_Counter5_out10_carry__3_n_0;
  wire HDL_Counter5_out10_carry__3_n_1;
  wire HDL_Counter5_out10_carry__3_n_2;
  wire HDL_Counter5_out10_carry__3_n_3;
  wire HDL_Counter5_out10_carry__3_n_4;
  wire HDL_Counter5_out10_carry__3_n_5;
  wire HDL_Counter5_out10_carry__3_n_6;
  wire HDL_Counter5_out10_carry__3_n_7;
  wire HDL_Counter5_out10_carry__4_i_1__0_n_0;
  wire HDL_Counter5_out10_carry__4_i_2__0_n_0;
  wire HDL_Counter5_out10_carry__4_i_3__0_n_0;
  wire HDL_Counter5_out10_carry__4_i_4__0_n_0;
  wire HDL_Counter5_out10_carry__4_n_0;
  wire HDL_Counter5_out10_carry__4_n_1;
  wire HDL_Counter5_out10_carry__4_n_2;
  wire HDL_Counter5_out10_carry__4_n_3;
  wire HDL_Counter5_out10_carry__4_n_4;
  wire HDL_Counter5_out10_carry__4_n_5;
  wire HDL_Counter5_out10_carry__4_n_6;
  wire HDL_Counter5_out10_carry__4_n_7;
  wire HDL_Counter5_out10_carry__5_i_1__0_n_0;
  wire HDL_Counter5_out10_carry__5_i_2__0_n_0;
  wire HDL_Counter5_out10_carry__5_i_3__0_n_0;
  wire HDL_Counter5_out10_carry__5_n_2;
  wire HDL_Counter5_out10_carry__5_n_3;
  wire HDL_Counter5_out10_carry__5_n_5;
  wire HDL_Counter5_out10_carry__5_n_6;
  wire HDL_Counter5_out10_carry__5_n_7;
  wire HDL_Counter5_out10_carry_i_1__0_n_0;
  wire HDL_Counter5_out10_carry_i_2__0_n_0;
  wire HDL_Counter5_out10_carry_i_3__0_n_0;
  wire HDL_Counter5_out10_carry_n_0;
  wire HDL_Counter5_out10_carry_n_1;
  wire HDL_Counter5_out10_carry_n_2;
  wire HDL_Counter5_out10_carry_n_3;
  wire HDL_Counter5_out10_carry_n_4;
  wire HDL_Counter5_out10_carry_n_5;
  wire HDL_Counter5_out10_carry_n_6;
  wire HDL_Counter5_out10_carry_n_7;
  wire \HDL_Counter5_out1[10]_i_1__1_n_0 ;
  wire \HDL_Counter5_out1[11]_i_1__1_n_0 ;
  wire \HDL_Counter5_out1[12]_i_1__1_n_0 ;
  wire \HDL_Counter5_out1[13]_i_1__1_n_0 ;
  wire \HDL_Counter5_out1[14]_i_1__1_n_0 ;
  wire \HDL_Counter5_out1[15]_i_1__1_n_0 ;
  wire \HDL_Counter5_out1[16]_i_1__1_n_0 ;
  wire \HDL_Counter5_out1[17]_i_1__1_n_0 ;
  wire \HDL_Counter5_out1[18]_i_1__1_n_0 ;
  wire \HDL_Counter5_out1[19]_i_1__1_n_0 ;
  wire \HDL_Counter5_out1[20]_i_1__1_n_0 ;
  wire \HDL_Counter5_out1[21]_i_1__0_n_0 ;
  wire \HDL_Counter5_out1[22]_i_1__0_n_0 ;
  wire \HDL_Counter5_out1[23]_i_1__0_n_0 ;
  wire \HDL_Counter5_out1[24]_i_1__0_n_0 ;
  wire \HDL_Counter5_out1[25]_i_1__0_n_0 ;
  wire \HDL_Counter5_out1[26]_i_1__0_n_0 ;
  wire \HDL_Counter5_out1[27]_i_1__0_n_0 ;
  wire \HDL_Counter5_out1[28]_i_1__0_n_0 ;
  wire \HDL_Counter5_out1[28]_i_2__0_n_0 ;
  wire \HDL_Counter5_out1[28]_i_3__0_n_0 ;
  wire \HDL_Counter5_out1[28]_i_4__0_n_0 ;
  wire \HDL_Counter5_out1[28]_i_5__0_n_0 ;
  wire \HDL_Counter5_out1[28]_i_6__0_n_0 ;
  wire \HDL_Counter5_out1[28]_i_7__0_n_0 ;
  wire \HDL_Counter5_out1[28]_i_8__0_n_0 ;
  wire \HDL_Counter5_out1[2]_i_1__1_n_0 ;
  wire \HDL_Counter5_out1[3]_i_1__1_n_0 ;
  wire \HDL_Counter5_out1[4]_i_1__1_n_0 ;
  wire \HDL_Counter5_out1[5]_i_1__1_n_0 ;
  wire \HDL_Counter5_out1[6]_i_1__1_n_0 ;
  wire \HDL_Counter5_out1[7]_i_1__1_n_0 ;
  wire \HDL_Counter5_out1[8]_i_1__1_n_0 ;
  wire \HDL_Counter5_out1[9]_i_1__1_n_0 ;
  wire \HDL_Counter5_out1_reg_n_0_[10] ;
  wire \HDL_Counter5_out1_reg_n_0_[11] ;
  wire \HDL_Counter5_out1_reg_n_0_[12] ;
  wire \HDL_Counter5_out1_reg_n_0_[13] ;
  wire \HDL_Counter5_out1_reg_n_0_[14] ;
  wire \HDL_Counter5_out1_reg_n_0_[15] ;
  wire \HDL_Counter5_out1_reg_n_0_[16] ;
  wire \HDL_Counter5_out1_reg_n_0_[17] ;
  wire \HDL_Counter5_out1_reg_n_0_[18] ;
  wire \HDL_Counter5_out1_reg_n_0_[19] ;
  wire \HDL_Counter5_out1_reg_n_0_[20] ;
  wire \HDL_Counter5_out1_reg_n_0_[21] ;
  wire \HDL_Counter5_out1_reg_n_0_[22] ;
  wire \HDL_Counter5_out1_reg_n_0_[23] ;
  wire \HDL_Counter5_out1_reg_n_0_[24] ;
  wire \HDL_Counter5_out1_reg_n_0_[25] ;
  wire \HDL_Counter5_out1_reg_n_0_[26] ;
  wire \HDL_Counter5_out1_reg_n_0_[27] ;
  wire \HDL_Counter5_out1_reg_n_0_[28] ;
  wire \HDL_Counter5_out1_reg_n_0_[2] ;
  wire \HDL_Counter5_out1_reg_n_0_[3] ;
  wire \HDL_Counter5_out1_reg_n_0_[4] ;
  wire \HDL_Counter5_out1_reg_n_0_[5] ;
  wire \HDL_Counter5_out1_reg_n_0_[6] ;
  wire \HDL_Counter5_out1_reg_n_0_[7] ;
  wire \HDL_Counter5_out1_reg_n_0_[8] ;
  wire \HDL_Counter5_out1_reg_n_0_[9] ;
  wire \Input_rsvd_1_reg_n_0_[0] ;
  wire \Input_rsvd_1_reg_n_0_[10] ;
  wire \Input_rsvd_1_reg_n_0_[11] ;
  wire \Input_rsvd_1_reg_n_0_[12] ;
  wire \Input_rsvd_1_reg_n_0_[13] ;
  wire \Input_rsvd_1_reg_n_0_[14] ;
  wire \Input_rsvd_1_reg_n_0_[15] ;
  wire \Input_rsvd_1_reg_n_0_[16] ;
  wire \Input_rsvd_1_reg_n_0_[17] ;
  wire \Input_rsvd_1_reg_n_0_[18] ;
  wire \Input_rsvd_1_reg_n_0_[19] ;
  wire \Input_rsvd_1_reg_n_0_[1] ;
  wire \Input_rsvd_1_reg_n_0_[2] ;
  wire \Input_rsvd_1_reg_n_0_[3] ;
  wire \Input_rsvd_1_reg_n_0_[4] ;
  wire \Input_rsvd_1_reg_n_0_[5] ;
  wire \Input_rsvd_1_reg_n_0_[6] ;
  wire \Input_rsvd_1_reg_n_0_[7] ;
  wire \Input_rsvd_1_reg_n_0_[8] ;
  wire \Input_rsvd_1_reg_n_0_[9] ;
  wire \Product1_out1_1_reg[0]__0_n_0 ;
  wire \Product1_out1_1_reg[10]__0_n_0 ;
  wire \Product1_out1_1_reg[11]__0_n_0 ;
  wire \Product1_out1_1_reg[12]__0_n_0 ;
  wire \Product1_out1_1_reg[13]__0_n_0 ;
  wire \Product1_out1_1_reg[14]__0_n_0 ;
  wire \Product1_out1_1_reg[15]__0_n_0 ;
  wire \Product1_out1_1_reg[16]__0_n_0 ;
  wire \Product1_out1_1_reg[17]__0_n_0 ;
  wire \Product1_out1_1_reg[18]__0_n_0 ;
  wire \Product1_out1_1_reg[1]__0_n_0 ;
  wire \Product1_out1_1_reg[2]__0_n_0 ;
  wire \Product1_out1_1_reg[3]__0_n_0 ;
  wire \Product1_out1_1_reg[4]__0_n_0 ;
  wire \Product1_out1_1_reg[5]__0_n_0 ;
  wire \Product1_out1_1_reg[6]__0_n_0 ;
  wire \Product1_out1_1_reg[7]__0_n_0 ;
  wire \Product1_out1_1_reg[8]__0_n_0 ;
  wire \Product1_out1_1_reg[9]__0_n_0 ;
  wire \Product1_out1_1_reg_n_0_[16] ;
  wire Product1_out1__0_carry__0_i_10_n_0;
  wire Product1_out1__0_carry__0_i_11_n_0;
  wire Product1_out1__0_carry__0_i_12_n_0;
  wire Product1_out1__0_carry__0_i_1_n_0;
  wire Product1_out1__0_carry__0_i_2_n_0;
  wire Product1_out1__0_carry__0_i_3_n_0;
  wire Product1_out1__0_carry__0_i_4_n_0;
  wire Product1_out1__0_carry__0_i_5_n_0;
  wire Product1_out1__0_carry__0_i_6_n_0;
  wire Product1_out1__0_carry__0_i_7_n_0;
  wire Product1_out1__0_carry__0_i_8_n_0;
  wire Product1_out1__0_carry__0_i_9_n_0;
  wire Product1_out1__0_carry__0_n_0;
  wire Product1_out1__0_carry__0_n_1;
  wire Product1_out1__0_carry__0_n_2;
  wire Product1_out1__0_carry__0_n_3;
  wire Product1_out1__0_carry__0_n_4;
  wire Product1_out1__0_carry__0_n_5;
  wire Product1_out1__0_carry__0_n_6;
  wire Product1_out1__0_carry__0_n_7;
  wire Product1_out1__0_carry__1_i_10_n_0;
  wire Product1_out1__0_carry__1_i_11_n_0;
  wire Product1_out1__0_carry__1_i_12_n_0;
  wire Product1_out1__0_carry__1_i_1_n_0;
  wire Product1_out1__0_carry__1_i_2_n_0;
  wire Product1_out1__0_carry__1_i_3_n_0;
  wire Product1_out1__0_carry__1_i_4_n_0;
  wire Product1_out1__0_carry__1_i_5_n_0;
  wire Product1_out1__0_carry__1_i_6_n_0;
  wire Product1_out1__0_carry__1_i_7_n_0;
  wire Product1_out1__0_carry__1_i_8_n_0;
  wire Product1_out1__0_carry__1_i_9_n_0;
  wire Product1_out1__0_carry__1_n_0;
  wire Product1_out1__0_carry__1_n_1;
  wire Product1_out1__0_carry__1_n_2;
  wire Product1_out1__0_carry__1_n_3;
  wire Product1_out1__0_carry__1_n_4;
  wire Product1_out1__0_carry__1_n_5;
  wire Product1_out1__0_carry__1_n_6;
  wire Product1_out1__0_carry__1_n_7;
  wire Product1_out1__0_carry__2_i_10_n_0;
  wire Product1_out1__0_carry__2_i_11_n_0;
  wire Product1_out1__0_carry__2_i_12_n_0;
  wire Product1_out1__0_carry__2_i_1_n_0;
  wire Product1_out1__0_carry__2_i_2_n_0;
  wire Product1_out1__0_carry__2_i_3_n_0;
  wire Product1_out1__0_carry__2_i_4_n_0;
  wire Product1_out1__0_carry__2_i_5_n_0;
  wire Product1_out1__0_carry__2_i_6_n_0;
  wire Product1_out1__0_carry__2_i_7_n_0;
  wire Product1_out1__0_carry__2_i_8_n_0;
  wire Product1_out1__0_carry__2_i_9_n_0;
  wire Product1_out1__0_carry__2_n_0;
  wire Product1_out1__0_carry__2_n_1;
  wire Product1_out1__0_carry__2_n_2;
  wire Product1_out1__0_carry__2_n_3;
  wire Product1_out1__0_carry__2_n_4;
  wire Product1_out1__0_carry__2_n_5;
  wire Product1_out1__0_carry__2_n_6;
  wire Product1_out1__0_carry__2_n_7;
  wire Product1_out1__0_carry__3_i_1_n_0;
  wire Product1_out1__0_carry__3_i_2_n_0;
  wire Product1_out1__0_carry__3_i_3_n_0;
  wire Product1_out1__0_carry__3_i_4_n_0;
  wire Product1_out1__0_carry__3_i_5_n_0;
  wire Product1_out1__0_carry__3_i_6_n_0;
  wire Product1_out1__0_carry__3_i_7_n_0;
  wire Product1_out1__0_carry__3_i_8_n_0;
  wire Product1_out1__0_carry__3_i_9_n_0;
  wire Product1_out1__0_carry__3_n_2;
  wire Product1_out1__0_carry__3_n_3;
  wire Product1_out1__0_carry__3_n_5;
  wire Product1_out1__0_carry__3_n_6;
  wire Product1_out1__0_carry__3_n_7;
  wire Product1_out1__0_carry_i_1_n_0;
  wire Product1_out1__0_carry_i_2_n_0;
  wire Product1_out1__0_carry_i_3_n_0;
  wire Product1_out1__0_carry_i_4_n_0;
  wire Product1_out1__0_carry_i_5_n_0;
  wire Product1_out1__0_carry_i_6_n_0;
  wire Product1_out1__0_carry_i_7_n_0;
  wire Product1_out1__0_carry_i_8_n_0;
  wire Product1_out1__0_carry_n_0;
  wire Product1_out1__0_carry_n_1;
  wire Product1_out1__0_carry_n_2;
  wire Product1_out1__0_carry_n_3;
  wire Product1_out1__0_carry_n_4;
  wire Product1_out1__0_carry_n_5;
  wire Product1_out1__0_carry_n_6;
  wire Product1_out1__0_carry_n_7;
  wire \Product1_out1_inferred__0/i__carry__0_n_0 ;
  wire \Product1_out1_inferred__0/i__carry__0_n_1 ;
  wire \Product1_out1_inferred__0/i__carry__0_n_2 ;
  wire \Product1_out1_inferred__0/i__carry__0_n_3 ;
  wire \Product1_out1_inferred__0/i__carry__0_n_4 ;
  wire \Product1_out1_inferred__0/i__carry__0_n_5 ;
  wire \Product1_out1_inferred__0/i__carry__0_n_6 ;
  wire \Product1_out1_inferred__0/i__carry__0_n_7 ;
  wire \Product1_out1_inferred__0/i__carry__1_n_0 ;
  wire \Product1_out1_inferred__0/i__carry__1_n_1 ;
  wire \Product1_out1_inferred__0/i__carry__1_n_2 ;
  wire \Product1_out1_inferred__0/i__carry__1_n_3 ;
  wire \Product1_out1_inferred__0/i__carry__1_n_4 ;
  wire \Product1_out1_inferred__0/i__carry__1_n_5 ;
  wire \Product1_out1_inferred__0/i__carry__1_n_6 ;
  wire \Product1_out1_inferred__0/i__carry__1_n_7 ;
  wire \Product1_out1_inferred__0/i__carry__2_n_0 ;
  wire \Product1_out1_inferred__0/i__carry__2_n_1 ;
  wire \Product1_out1_inferred__0/i__carry__2_n_2 ;
  wire \Product1_out1_inferred__0/i__carry__2_n_3 ;
  wire \Product1_out1_inferred__0/i__carry__2_n_4 ;
  wire \Product1_out1_inferred__0/i__carry__2_n_5 ;
  wire \Product1_out1_inferred__0/i__carry__2_n_6 ;
  wire \Product1_out1_inferred__0/i__carry__2_n_7 ;
  wire \Product1_out1_inferred__0/i__carry__3_n_2 ;
  wire \Product1_out1_inferred__0/i__carry__3_n_3 ;
  wire \Product1_out1_inferred__0/i__carry__3_n_5 ;
  wire \Product1_out1_inferred__0/i__carry__3_n_6 ;
  wire \Product1_out1_inferred__0/i__carry__3_n_7 ;
  wire \Product1_out1_inferred__0/i__carry_n_0 ;
  wire \Product1_out1_inferred__0/i__carry_n_1 ;
  wire \Product1_out1_inferred__0/i__carry_n_2 ;
  wire \Product1_out1_inferred__0/i__carry_n_3 ;
  wire \Product1_out1_inferred__0/i__carry_n_4 ;
  wire \Product1_out1_inferred__0/i__carry_n_5 ;
  wire \Product1_out1_inferred__0/i__carry_n_6 ;
  wire \Product1_out1_inferred__0/i__carry_n_7 ;
  wire Product1_out1_n_100;
  wire Product1_out1_n_101;
  wire Product1_out1_n_102;
  wire Product1_out1_n_103;
  wire Product1_out1_n_104;
  wire Product1_out1_n_105;
  wire Product1_out1_n_58;
  wire Product1_out1_n_59;
  wire Product1_out1_n_60;
  wire Product1_out1_n_61;
  wire Product1_out1_n_62;
  wire Product1_out1_n_63;
  wire Product1_out1_n_64;
  wire Product1_out1_n_65;
  wire Product1_out1_n_66;
  wire Product1_out1_n_67;
  wire Product1_out1_n_68;
  wire Product1_out1_n_69;
  wire Product1_out1_n_70;
  wire Product1_out1_n_71;
  wire Product1_out1_n_72;
  wire Product1_out1_n_73;
  wire Product1_out1_n_74;
  wire Product1_out1_n_75;
  wire Product1_out1_n_76;
  wire Product1_out1_n_77;
  wire Product1_out1_n_78;
  wire Product1_out1_n_79;
  wire Product1_out1_n_80;
  wire Product1_out1_n_81;
  wire Product1_out1_n_82;
  wire Product1_out1_n_83;
  wire Product1_out1_n_84;
  wire Product1_out1_n_85;
  wire Product1_out1_n_86;
  wire Product1_out1_n_87;
  wire Product1_out1_n_88;
  wire Product1_out1_n_89;
  wire Product1_out1_n_90;
  wire Product1_out1_n_91;
  wire Product1_out1_n_92;
  wire Product1_out1_n_93;
  wire Product1_out1_n_94;
  wire Product1_out1_n_95;
  wire Product1_out1_n_96;
  wire Product1_out1_n_97;
  wire Product1_out1_n_98;
  wire Product1_out1_n_99;
  wire [19:0]Switch_out1;
  wire [19:0]Switch_out1_1;
  wire clk;
  wire clk_enable;
  wire [0:1]delayMatch_reg_3;
  wire [19:0]\delayMatch_reg_next[0]_4 ;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_2__1_n_0;
  wire i__carry__0_i_3__0_n_0;
  wire i__carry__0_i_4__0_n_0;
  wire i__carry__1_i_1__1_n_0;
  wire i__carry__1_i_2__0_n_0;
  wire i__carry__1_i_3__1_n_0;
  wire i__carry__1_i_4__0_n_0;
  wire i__carry__2_i_1__0_n_0;
  wire i__carry__2_i_2__0_n_0;
  wire i__carry__2_i_3__0_n_0;
  wire i__carry__2_i_4__0_n_0;
  wire i__carry__3_i_1__0_n_0;
  wire i__carry__3_i_2__0_n_0;
  wire i__carry__3_i_3__0_n_0;
  wire i__carry_i_1__1_n_0;
  wire i__carry_i_2__1_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_4__0_n_0;
  wire reset;
  wire run_drum;
  wire [3:0]NLW_Compare_To_Zero_out1_carry_O_UNCONNECTED;
  wire [3:3]NLW_Compare_To_Zero_out1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_Compare_To_Zero_out1_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_HDL_Counter5_out10_carry__5_CO_UNCONNECTED;
  wire [3:3]NLW_HDL_Counter5_out10_carry__5_O_UNCONNECTED;
  wire NLW_Product1_out1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Product1_out1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Product1_out1_OVERFLOW_UNCONNECTED;
  wire NLW_Product1_out1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Product1_out1_PATTERNDETECT_UNCONNECTED;
  wire NLW_Product1_out1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Product1_out1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Product1_out1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Product1_out1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_Product1_out1_PCOUT_UNCONNECTED;
  wire [3:2]NLW_Product1_out1__0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_Product1_out1__0_carry__3_O_UNCONNECTED;
  wire [3:2]\NLW_Product1_out1_inferred__0/i__carry__3_CO_UNCONNECTED ;
  wire [3:3]\NLW_Product1_out1_inferred__0/i__carry__3_O_UNCONNECTED ;

  CARRY4 Compare_To_Zero_out1_carry
       (.CI(1'b0),
        .CO({Compare_To_Zero_out1_carry_n_0,Compare_To_Zero_out1_carry_n_1,Compare_To_Zero_out1_carry_n_2,Compare_To_Zero_out1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_Compare_To_Zero_out1_carry_O_UNCONNECTED[3:0]),
        .S({Compare_To_Zero_out1_carry_i_1__0_n_0,Compare_To_Zero_out1_carry_i_2__0_n_0,Compare_To_Zero_out1_carry_i_3__0_n_0,Compare_To_Zero_out1_carry_i_4__0_n_0}));
  CARRY4 Compare_To_Zero_out1_carry__0
       (.CI(Compare_To_Zero_out1_carry_n_0),
        .CO({NLW_Compare_To_Zero_out1_carry__0_CO_UNCONNECTED[3],Compare_To_Zero_out1,Compare_To_Zero_out1_carry__0_n_2,Compare_To_Zero_out1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_Compare_To_Zero_out1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,Compare_To_Zero_out1_carry__0_i_1__0_n_0,Compare_To_Zero_out1_carry__0_i_2__0_n_0,Compare_To_Zero_out1_carry__0_i_3__0_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    Compare_To_Zero_out1_carry__0_i_1__0
       (.I0(\HDL_Counter5_out1_reg_n_0_[28] ),
        .I1(\HDL_Counter5_out1_reg_n_0_[27] ),
        .O(Compare_To_Zero_out1_carry__0_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    Compare_To_Zero_out1_carry__0_i_2__0
       (.I0(\HDL_Counter5_out1_reg_n_0_[24] ),
        .I1(\HDL_Counter5_out1_reg_n_0_[25] ),
        .I2(\HDL_Counter5_out1_reg_n_0_[26] ),
        .O(Compare_To_Zero_out1_carry__0_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    Compare_To_Zero_out1_carry__0_i_3__0
       (.I0(\HDL_Counter5_out1_reg_n_0_[21] ),
        .I1(\HDL_Counter5_out1_reg_n_0_[22] ),
        .I2(\HDL_Counter5_out1_reg_n_0_[23] ),
        .O(Compare_To_Zero_out1_carry__0_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    Compare_To_Zero_out1_carry_i_1__0
       (.I0(\HDL_Counter5_out1_reg_n_0_[18] ),
        .I1(\HDL_Counter5_out1_reg_n_0_[19] ),
        .I2(\HDL_Counter5_out1_reg_n_0_[20] ),
        .O(Compare_To_Zero_out1_carry_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    Compare_To_Zero_out1_carry_i_2__0
       (.I0(\HDL_Counter5_out1_reg_n_0_[15] ),
        .I1(\HDL_Counter5_out1_reg_n_0_[16] ),
        .I2(\HDL_Counter5_out1_reg_n_0_[17] ),
        .O(Compare_To_Zero_out1_carry_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    Compare_To_Zero_out1_carry_i_3__0
       (.I0(\HDL_Counter5_out1_reg_n_0_[12] ),
        .I1(\HDL_Counter5_out1_reg_n_0_[13] ),
        .I2(\HDL_Counter5_out1_reg_n_0_[14] ),
        .O(Compare_To_Zero_out1_carry_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    Compare_To_Zero_out1_carry_i_4__0
       (.I0(\HDL_Counter5_out1_reg_n_0_[9] ),
        .I1(\HDL_Counter5_out1_reg_n_0_[10] ),
        .I2(\HDL_Counter5_out1_reg_n_0_[11] ),
        .O(Compare_To_Zero_out1_carry_i_4__0_n_0));
  CARRY4 HDL_Counter5_out10_carry
       (.CI(1'b0),
        .CO({HDL_Counter5_out10_carry_n_0,HDL_Counter5_out10_carry_n_1,HDL_Counter5_out10_carry_n_2,HDL_Counter5_out10_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\HDL_Counter5_out1_reg_n_0_[5] ,\HDL_Counter5_out1_reg_n_0_[4] ,\HDL_Counter5_out1_reg_n_0_[3] ,1'b0}),
        .O({HDL_Counter5_out10_carry_n_4,HDL_Counter5_out10_carry_n_5,HDL_Counter5_out10_carry_n_6,HDL_Counter5_out10_carry_n_7}),
        .S({HDL_Counter5_out10_carry_i_1__0_n_0,HDL_Counter5_out10_carry_i_2__0_n_0,HDL_Counter5_out10_carry_i_3__0_n_0,\HDL_Counter5_out1_reg_n_0_[2] }));
  CARRY4 HDL_Counter5_out10_carry__0
       (.CI(HDL_Counter5_out10_carry_n_0),
        .CO({HDL_Counter5_out10_carry__0_n_0,HDL_Counter5_out10_carry__0_n_1,HDL_Counter5_out10_carry__0_n_2,HDL_Counter5_out10_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\HDL_Counter5_out1_reg_n_0_[9] ,\HDL_Counter5_out1_reg_n_0_[8] ,\HDL_Counter5_out1_reg_n_0_[7] ,\HDL_Counter5_out1_reg_n_0_[6] }),
        .O({HDL_Counter5_out10_carry__0_n_4,HDL_Counter5_out10_carry__0_n_5,HDL_Counter5_out10_carry__0_n_6,HDL_Counter5_out10_carry__0_n_7}),
        .S({HDL_Counter5_out10_carry__0_i_1__0_n_0,HDL_Counter5_out10_carry__0_i_2__0_n_0,HDL_Counter5_out10_carry__0_i_3__0_n_0,HDL_Counter5_out10_carry__0_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__0_i_1__0
       (.I0(\HDL_Counter5_out1_reg_n_0_[9] ),
        .O(HDL_Counter5_out10_carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__0_i_2__0
       (.I0(\HDL_Counter5_out1_reg_n_0_[8] ),
        .O(HDL_Counter5_out10_carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__0_i_3__0
       (.I0(\HDL_Counter5_out1_reg_n_0_[7] ),
        .O(HDL_Counter5_out10_carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__0_i_4__0
       (.I0(\HDL_Counter5_out1_reg_n_0_[6] ),
        .O(HDL_Counter5_out10_carry__0_i_4__0_n_0));
  CARRY4 HDL_Counter5_out10_carry__1
       (.CI(HDL_Counter5_out10_carry__0_n_0),
        .CO({HDL_Counter5_out10_carry__1_n_0,HDL_Counter5_out10_carry__1_n_1,HDL_Counter5_out10_carry__1_n_2,HDL_Counter5_out10_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\HDL_Counter5_out1_reg_n_0_[13] ,\HDL_Counter5_out1_reg_n_0_[12] ,\HDL_Counter5_out1_reg_n_0_[11] ,\HDL_Counter5_out1_reg_n_0_[10] }),
        .O({HDL_Counter5_out10_carry__1_n_4,HDL_Counter5_out10_carry__1_n_5,HDL_Counter5_out10_carry__1_n_6,HDL_Counter5_out10_carry__1_n_7}),
        .S({HDL_Counter5_out10_carry__1_i_1__0_n_0,HDL_Counter5_out10_carry__1_i_2__0_n_0,HDL_Counter5_out10_carry__1_i_3__0_n_0,HDL_Counter5_out10_carry__1_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__1_i_1__0
       (.I0(\HDL_Counter5_out1_reg_n_0_[13] ),
        .O(HDL_Counter5_out10_carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__1_i_2__0
       (.I0(\HDL_Counter5_out1_reg_n_0_[12] ),
        .O(HDL_Counter5_out10_carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__1_i_3__0
       (.I0(\HDL_Counter5_out1_reg_n_0_[11] ),
        .O(HDL_Counter5_out10_carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__1_i_4__0
       (.I0(\HDL_Counter5_out1_reg_n_0_[10] ),
        .O(HDL_Counter5_out10_carry__1_i_4__0_n_0));
  CARRY4 HDL_Counter5_out10_carry__2
       (.CI(HDL_Counter5_out10_carry__1_n_0),
        .CO({HDL_Counter5_out10_carry__2_n_0,HDL_Counter5_out10_carry__2_n_1,HDL_Counter5_out10_carry__2_n_2,HDL_Counter5_out10_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\HDL_Counter5_out1_reg_n_0_[17] ,\HDL_Counter5_out1_reg_n_0_[16] ,\HDL_Counter5_out1_reg_n_0_[15] ,\HDL_Counter5_out1_reg_n_0_[14] }),
        .O({HDL_Counter5_out10_carry__2_n_4,HDL_Counter5_out10_carry__2_n_5,HDL_Counter5_out10_carry__2_n_6,HDL_Counter5_out10_carry__2_n_7}),
        .S({HDL_Counter5_out10_carry__2_i_1__0_n_0,HDL_Counter5_out10_carry__2_i_2__0_n_0,HDL_Counter5_out10_carry__2_i_3__0_n_0,HDL_Counter5_out10_carry__2_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__2_i_1__0
       (.I0(\HDL_Counter5_out1_reg_n_0_[17] ),
        .O(HDL_Counter5_out10_carry__2_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__2_i_2__0
       (.I0(\HDL_Counter5_out1_reg_n_0_[16] ),
        .O(HDL_Counter5_out10_carry__2_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__2_i_3__0
       (.I0(\HDL_Counter5_out1_reg_n_0_[15] ),
        .O(HDL_Counter5_out10_carry__2_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__2_i_4__0
       (.I0(\HDL_Counter5_out1_reg_n_0_[14] ),
        .O(HDL_Counter5_out10_carry__2_i_4__0_n_0));
  CARRY4 HDL_Counter5_out10_carry__3
       (.CI(HDL_Counter5_out10_carry__2_n_0),
        .CO({HDL_Counter5_out10_carry__3_n_0,HDL_Counter5_out10_carry__3_n_1,HDL_Counter5_out10_carry__3_n_2,HDL_Counter5_out10_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\HDL_Counter5_out1_reg_n_0_[21] ,\HDL_Counter5_out1_reg_n_0_[20] ,\HDL_Counter5_out1_reg_n_0_[19] ,\HDL_Counter5_out1_reg_n_0_[18] }),
        .O({HDL_Counter5_out10_carry__3_n_4,HDL_Counter5_out10_carry__3_n_5,HDL_Counter5_out10_carry__3_n_6,HDL_Counter5_out10_carry__3_n_7}),
        .S({HDL_Counter5_out10_carry__3_i_1__0_n_0,HDL_Counter5_out10_carry__3_i_2__0_n_0,HDL_Counter5_out10_carry__3_i_3__0_n_0,HDL_Counter5_out10_carry__3_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__3_i_1__0
       (.I0(\HDL_Counter5_out1_reg_n_0_[21] ),
        .O(HDL_Counter5_out10_carry__3_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__3_i_2__0
       (.I0(\HDL_Counter5_out1_reg_n_0_[20] ),
        .O(HDL_Counter5_out10_carry__3_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__3_i_3__0
       (.I0(\HDL_Counter5_out1_reg_n_0_[19] ),
        .O(HDL_Counter5_out10_carry__3_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__3_i_4__0
       (.I0(\HDL_Counter5_out1_reg_n_0_[18] ),
        .O(HDL_Counter5_out10_carry__3_i_4__0_n_0));
  CARRY4 HDL_Counter5_out10_carry__4
       (.CI(HDL_Counter5_out10_carry__3_n_0),
        .CO({HDL_Counter5_out10_carry__4_n_0,HDL_Counter5_out10_carry__4_n_1,HDL_Counter5_out10_carry__4_n_2,HDL_Counter5_out10_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\HDL_Counter5_out1_reg_n_0_[25] ,\HDL_Counter5_out1_reg_n_0_[24] ,\HDL_Counter5_out1_reg_n_0_[23] ,\HDL_Counter5_out1_reg_n_0_[22] }),
        .O({HDL_Counter5_out10_carry__4_n_4,HDL_Counter5_out10_carry__4_n_5,HDL_Counter5_out10_carry__4_n_6,HDL_Counter5_out10_carry__4_n_7}),
        .S({HDL_Counter5_out10_carry__4_i_1__0_n_0,HDL_Counter5_out10_carry__4_i_2__0_n_0,HDL_Counter5_out10_carry__4_i_3__0_n_0,HDL_Counter5_out10_carry__4_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__4_i_1__0
       (.I0(\HDL_Counter5_out1_reg_n_0_[25] ),
        .O(HDL_Counter5_out10_carry__4_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__4_i_2__0
       (.I0(\HDL_Counter5_out1_reg_n_0_[24] ),
        .O(HDL_Counter5_out10_carry__4_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__4_i_3__0
       (.I0(\HDL_Counter5_out1_reg_n_0_[23] ),
        .O(HDL_Counter5_out10_carry__4_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__4_i_4__0
       (.I0(\HDL_Counter5_out1_reg_n_0_[22] ),
        .O(HDL_Counter5_out10_carry__4_i_4__0_n_0));
  CARRY4 HDL_Counter5_out10_carry__5
       (.CI(HDL_Counter5_out10_carry__4_n_0),
        .CO({NLW_HDL_Counter5_out10_carry__5_CO_UNCONNECTED[3:2],HDL_Counter5_out10_carry__5_n_2,HDL_Counter5_out10_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\HDL_Counter5_out1_reg_n_0_[27] ,\HDL_Counter5_out1_reg_n_0_[26] }),
        .O({NLW_HDL_Counter5_out10_carry__5_O_UNCONNECTED[3],HDL_Counter5_out10_carry__5_n_5,HDL_Counter5_out10_carry__5_n_6,HDL_Counter5_out10_carry__5_n_7}),
        .S({1'b0,HDL_Counter5_out10_carry__5_i_1__0_n_0,HDL_Counter5_out10_carry__5_i_2__0_n_0,HDL_Counter5_out10_carry__5_i_3__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__5_i_1__0
       (.I0(\HDL_Counter5_out1_reg_n_0_[28] ),
        .O(HDL_Counter5_out10_carry__5_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__5_i_2__0
       (.I0(\HDL_Counter5_out1_reg_n_0_[27] ),
        .O(HDL_Counter5_out10_carry__5_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__5_i_3__0
       (.I0(\HDL_Counter5_out1_reg_n_0_[26] ),
        .O(HDL_Counter5_out10_carry__5_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry_i_1__0
       (.I0(\HDL_Counter5_out1_reg_n_0_[5] ),
        .O(HDL_Counter5_out10_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry_i_2__0
       (.I0(\HDL_Counter5_out1_reg_n_0_[4] ),
        .O(HDL_Counter5_out10_carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry_i_3__0
       (.I0(\HDL_Counter5_out1_reg_n_0_[3] ),
        .O(HDL_Counter5_out10_carry_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[10]_i_1__1 
       (.I0(HDL_Counter5_out10_carry__1_n_7),
        .I1(\HDL_Counter5_out1[28]_i_3__0_n_0 ),
        .O(\HDL_Counter5_out1[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[11]_i_1__1 
       (.I0(HDL_Counter5_out10_carry__1_n_6),
        .I1(\HDL_Counter5_out1[28]_i_3__0_n_0 ),
        .O(\HDL_Counter5_out1[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[12]_i_1__1 
       (.I0(HDL_Counter5_out10_carry__1_n_5),
        .I1(\HDL_Counter5_out1[28]_i_3__0_n_0 ),
        .O(\HDL_Counter5_out1[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[13]_i_1__1 
       (.I0(HDL_Counter5_out10_carry__1_n_4),
        .I1(\HDL_Counter5_out1[28]_i_3__0_n_0 ),
        .O(\HDL_Counter5_out1[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[14]_i_1__1 
       (.I0(HDL_Counter5_out10_carry__2_n_7),
        .I1(\HDL_Counter5_out1[28]_i_3__0_n_0 ),
        .O(\HDL_Counter5_out1[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[15]_i_1__1 
       (.I0(HDL_Counter5_out10_carry__2_n_6),
        .I1(\HDL_Counter5_out1[28]_i_3__0_n_0 ),
        .O(\HDL_Counter5_out1[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[16]_i_1__1 
       (.I0(HDL_Counter5_out10_carry__2_n_5),
        .I1(\HDL_Counter5_out1[28]_i_3__0_n_0 ),
        .O(\HDL_Counter5_out1[16]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[17]_i_1__1 
       (.I0(HDL_Counter5_out10_carry__2_n_4),
        .I1(\HDL_Counter5_out1[28]_i_3__0_n_0 ),
        .O(\HDL_Counter5_out1[17]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[18]_i_1__1 
       (.I0(HDL_Counter5_out10_carry__3_n_7),
        .I1(\HDL_Counter5_out1[28]_i_3__0_n_0 ),
        .O(\HDL_Counter5_out1[18]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[19]_i_1__1 
       (.I0(HDL_Counter5_out10_carry__3_n_6),
        .I1(\HDL_Counter5_out1[28]_i_3__0_n_0 ),
        .O(\HDL_Counter5_out1[19]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[20]_i_1__1 
       (.I0(HDL_Counter5_out10_carry__3_n_5),
        .I1(\HDL_Counter5_out1[28]_i_3__0_n_0 ),
        .O(\HDL_Counter5_out1[20]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[21]_i_1__0 
       (.I0(HDL_Counter5_out10_carry__3_n_4),
        .I1(\HDL_Counter5_out1[28]_i_3__0_n_0 ),
        .O(\HDL_Counter5_out1[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[22]_i_1__0 
       (.I0(HDL_Counter5_out10_carry__4_n_7),
        .I1(\HDL_Counter5_out1[28]_i_3__0_n_0 ),
        .O(\HDL_Counter5_out1[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[23]_i_1__0 
       (.I0(HDL_Counter5_out10_carry__4_n_6),
        .I1(\HDL_Counter5_out1[28]_i_3__0_n_0 ),
        .O(\HDL_Counter5_out1[23]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[24]_i_1__0 
       (.I0(HDL_Counter5_out10_carry__4_n_5),
        .I1(\HDL_Counter5_out1[28]_i_3__0_n_0 ),
        .O(\HDL_Counter5_out1[24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[25]_i_1__0 
       (.I0(HDL_Counter5_out10_carry__4_n_4),
        .I1(\HDL_Counter5_out1[28]_i_3__0_n_0 ),
        .O(\HDL_Counter5_out1[25]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[26]_i_1__0 
       (.I0(HDL_Counter5_out10_carry__5_n_7),
        .I1(\HDL_Counter5_out1[28]_i_3__0_n_0 ),
        .O(\HDL_Counter5_out1[26]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \HDL_Counter5_out1[27]_i_1__0 
       (.I0(\HDL_Counter5_out1[28]_i_3__0_n_0 ),
        .I1(HDL_Counter5_out10_carry__5_n_6),
        .O(\HDL_Counter5_out1[27]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h4C)) 
    \HDL_Counter5_out1[28]_i_1__0 
       (.I0(Compare_To_Zero_out1),
        .I1(clk_enable),
        .I2(run_drum),
        .O(\HDL_Counter5_out1[28]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[28]_i_2__0 
       (.I0(HDL_Counter5_out10_carry__5_n_5),
        .I1(\HDL_Counter5_out1[28]_i_3__0_n_0 ),
        .O(\HDL_Counter5_out1[28]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    \HDL_Counter5_out1[28]_i_3__0 
       (.I0(\HDL_Counter5_out1[28]_i_4__0_n_0 ),
        .I1(\HDL_Counter5_out1[28]_i_5__0_n_0 ),
        .I2(\HDL_Counter5_out1[28]_i_6__0_n_0 ),
        .I3(\HDL_Counter5_out1[28]_i_7__0_n_0 ),
        .I4(\HDL_Counter5_out1[28]_i_8__0_n_0 ),
        .I5(run_drum),
        .O(\HDL_Counter5_out1[28]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \HDL_Counter5_out1[28]_i_4__0 
       (.I0(\HDL_Counter5_out1_reg_n_0_[9] ),
        .I1(\HDL_Counter5_out1_reg_n_0_[10] ),
        .I2(\HDL_Counter5_out1_reg_n_0_[11] ),
        .I3(\HDL_Counter5_out1_reg_n_0_[12] ),
        .I4(\HDL_Counter5_out1_reg_n_0_[13] ),
        .I5(\HDL_Counter5_out1_reg_n_0_[14] ),
        .O(\HDL_Counter5_out1[28]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \HDL_Counter5_out1[28]_i_5__0 
       (.I0(\HDL_Counter5_out1_reg_n_0_[15] ),
        .I1(\HDL_Counter5_out1_reg_n_0_[16] ),
        .I2(\HDL_Counter5_out1_reg_n_0_[17] ),
        .I3(\HDL_Counter5_out1_reg_n_0_[18] ),
        .I4(\HDL_Counter5_out1_reg_n_0_[19] ),
        .I5(\HDL_Counter5_out1_reg_n_0_[20] ),
        .O(\HDL_Counter5_out1[28]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \HDL_Counter5_out1[28]_i_6__0 
       (.I0(\HDL_Counter5_out1_reg_n_0_[6] ),
        .I1(\HDL_Counter5_out1_reg_n_0_[5] ),
        .I2(\HDL_Counter5_out1_reg_n_0_[8] ),
        .I3(\HDL_Counter5_out1_reg_n_0_[7] ),
        .O(\HDL_Counter5_out1[28]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \HDL_Counter5_out1[28]_i_7__0 
       (.I0(\HDL_Counter5_out1_reg_n_0_[21] ),
        .I1(\HDL_Counter5_out1_reg_n_0_[22] ),
        .I2(\HDL_Counter5_out1_reg_n_0_[23] ),
        .I3(\HDL_Counter5_out1_reg_n_0_[24] ),
        .I4(\HDL_Counter5_out1_reg_n_0_[25] ),
        .I5(\HDL_Counter5_out1_reg_n_0_[26] ),
        .O(\HDL_Counter5_out1[28]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \HDL_Counter5_out1[28]_i_8__0 
       (.I0(\HDL_Counter5_out1_reg_n_0_[2] ),
        .I1(\HDL_Counter5_out1_reg_n_0_[27] ),
        .I2(\HDL_Counter5_out1_reg_n_0_[28] ),
        .I3(\HDL_Counter5_out1_reg_n_0_[4] ),
        .I4(\HDL_Counter5_out1_reg_n_0_[3] ),
        .O(\HDL_Counter5_out1[28]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[2]_i_1__1 
       (.I0(HDL_Counter5_out10_carry_n_7),
        .I1(\HDL_Counter5_out1[28]_i_3__0_n_0 ),
        .O(\HDL_Counter5_out1[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[3]_i_1__1 
       (.I0(HDL_Counter5_out10_carry_n_6),
        .I1(\HDL_Counter5_out1[28]_i_3__0_n_0 ),
        .O(\HDL_Counter5_out1[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[4]_i_1__1 
       (.I0(HDL_Counter5_out10_carry_n_5),
        .I1(\HDL_Counter5_out1[28]_i_3__0_n_0 ),
        .O(\HDL_Counter5_out1[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[5]_i_1__1 
       (.I0(HDL_Counter5_out10_carry_n_4),
        .I1(\HDL_Counter5_out1[28]_i_3__0_n_0 ),
        .O(\HDL_Counter5_out1[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[6]_i_1__1 
       (.I0(HDL_Counter5_out10_carry__0_n_7),
        .I1(\HDL_Counter5_out1[28]_i_3__0_n_0 ),
        .O(\HDL_Counter5_out1[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[7]_i_1__1 
       (.I0(HDL_Counter5_out10_carry__0_n_6),
        .I1(\HDL_Counter5_out1[28]_i_3__0_n_0 ),
        .O(\HDL_Counter5_out1[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[8]_i_1__1 
       (.I0(HDL_Counter5_out10_carry__0_n_5),
        .I1(\HDL_Counter5_out1[28]_i_3__0_n_0 ),
        .O(\HDL_Counter5_out1[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[9]_i_1__1 
       (.I0(HDL_Counter5_out10_carry__0_n_4),
        .I1(\HDL_Counter5_out1[28]_i_3__0_n_0 ),
        .O(\HDL_Counter5_out1[9]_i_1__1_n_0 ));
  FDCE \HDL_Counter5_out1_reg[10] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[10]_i_1__1_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[10] ));
  FDCE \HDL_Counter5_out1_reg[11] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[11]_i_1__1_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[11] ));
  FDCE \HDL_Counter5_out1_reg[12] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[12]_i_1__1_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[12] ));
  FDCE \HDL_Counter5_out1_reg[13] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[13]_i_1__1_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[13] ));
  FDCE \HDL_Counter5_out1_reg[14] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[14]_i_1__1_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[14] ));
  FDCE \HDL_Counter5_out1_reg[15] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[15]_i_1__1_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[15] ));
  FDCE \HDL_Counter5_out1_reg[16] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[16]_i_1__1_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[16] ));
  FDCE \HDL_Counter5_out1_reg[17] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[17]_i_1__1_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[17] ));
  FDCE \HDL_Counter5_out1_reg[18] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[18]_i_1__1_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[18] ));
  FDCE \HDL_Counter5_out1_reg[19] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[19]_i_1__1_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[19] ));
  FDCE \HDL_Counter5_out1_reg[20] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[20]_i_1__1_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[20] ));
  FDCE \HDL_Counter5_out1_reg[21] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[21]_i_1__0_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[21] ));
  FDCE \HDL_Counter5_out1_reg[22] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[22]_i_1__0_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[22] ));
  FDCE \HDL_Counter5_out1_reg[23] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[23]_i_1__0_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[23] ));
  FDCE \HDL_Counter5_out1_reg[24] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[24]_i_1__0_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[24] ));
  FDCE \HDL_Counter5_out1_reg[25] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[25]_i_1__0_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[25] ));
  FDCE \HDL_Counter5_out1_reg[26] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[26]_i_1__0_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[26] ));
  FDPE \HDL_Counter5_out1_reg[27] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__0_n_0 ),
        .D(\HDL_Counter5_out1[27]_i_1__0_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter5_out1_reg_n_0_[27] ));
  FDCE \HDL_Counter5_out1_reg[28] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[28]_i_2__0_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[28] ));
  FDCE \HDL_Counter5_out1_reg[2] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[2]_i_1__1_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[2] ));
  FDCE \HDL_Counter5_out1_reg[3] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[3]_i_1__1_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[3] ));
  FDCE \HDL_Counter5_out1_reg[4] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[4]_i_1__1_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[4] ));
  FDCE \HDL_Counter5_out1_reg[5] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[5]_i_1__1_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[5] ));
  FDCE \HDL_Counter5_out1_reg[6] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[6]_i_1__1_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[6] ));
  FDCE \HDL_Counter5_out1_reg[7] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[7]_i_1__1_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[7] ));
  FDCE \HDL_Counter5_out1_reg[8] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[8]_i_1__1_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[8] ));
  FDCE \HDL_Counter5_out1_reg[9] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[9]_i_1__1_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[9] ));
  FDCE \Input_rsvd_1_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[0]),
        .Q(\Input_rsvd_1_reg_n_0_[0] ));
  FDCE \Input_rsvd_1_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[10]),
        .Q(\Input_rsvd_1_reg_n_0_[10] ));
  FDCE \Input_rsvd_1_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[11]),
        .Q(\Input_rsvd_1_reg_n_0_[11] ));
  FDCE \Input_rsvd_1_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[12]),
        .Q(\Input_rsvd_1_reg_n_0_[12] ));
  FDCE \Input_rsvd_1_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[13]),
        .Q(\Input_rsvd_1_reg_n_0_[13] ));
  FDCE \Input_rsvd_1_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[14]),
        .Q(\Input_rsvd_1_reg_n_0_[14] ));
  FDCE \Input_rsvd_1_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[15]),
        .Q(\Input_rsvd_1_reg_n_0_[15] ));
  FDCE \Input_rsvd_1_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[16]),
        .Q(\Input_rsvd_1_reg_n_0_[16] ));
  FDCE \Input_rsvd_1_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[17]),
        .Q(\Input_rsvd_1_reg_n_0_[17] ));
  FDCE \Input_rsvd_1_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[18]),
        .Q(\Input_rsvd_1_reg_n_0_[18] ));
  FDCE \Input_rsvd_1_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[19]),
        .Q(\Input_rsvd_1_reg_n_0_[19] ));
  FDCE \Input_rsvd_1_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[1]),
        .Q(\Input_rsvd_1_reg_n_0_[1] ));
  FDCE \Input_rsvd_1_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[2]),
        .Q(\Input_rsvd_1_reg_n_0_[2] ));
  FDCE \Input_rsvd_1_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[3]),
        .Q(\Input_rsvd_1_reg_n_0_[3] ));
  FDCE \Input_rsvd_1_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[4]),
        .Q(\Input_rsvd_1_reg_n_0_[4] ));
  FDCE \Input_rsvd_1_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[5]),
        .Q(\Input_rsvd_1_reg_n_0_[5] ));
  FDCE \Input_rsvd_1_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[6]),
        .Q(\Input_rsvd_1_reg_n_0_[6] ));
  FDCE \Input_rsvd_1_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[7]),
        .Q(\Input_rsvd_1_reg_n_0_[7] ));
  FDCE \Input_rsvd_1_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[8]),
        .Q(\Input_rsvd_1_reg_n_0_[8] ));
  FDCE \Input_rsvd_1_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[9]),
        .Q(\Input_rsvd_1_reg_n_0_[9] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Product1_out1
       (.A({Switch_out1_1[19],Switch_out1_1[19],Switch_out1_1[19],Switch_out1_1[19],Switch_out1_1[19],Switch_out1_1[19],Switch_out1_1[19],Switch_out1_1[19],Switch_out1_1[19],Switch_out1_1[19],Switch_out1_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Product1_out1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\Input_rsvd_1_reg_n_0_[16] ,\Input_rsvd_1_reg_n_0_[15] ,\Input_rsvd_1_reg_n_0_[14] ,\Input_rsvd_1_reg_n_0_[13] ,\Input_rsvd_1_reg_n_0_[12] ,\Input_rsvd_1_reg_n_0_[11] ,\Input_rsvd_1_reg_n_0_[10] ,\Input_rsvd_1_reg_n_0_[9] ,\Input_rsvd_1_reg_n_0_[8] ,\Input_rsvd_1_reg_n_0_[7] ,\Input_rsvd_1_reg_n_0_[6] ,\Input_rsvd_1_reg_n_0_[5] ,\Input_rsvd_1_reg_n_0_[4] ,\Input_rsvd_1_reg_n_0_[3] ,\Input_rsvd_1_reg_n_0_[2] ,\Input_rsvd_1_reg_n_0_[1] ,\Input_rsvd_1_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Product1_out1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Product1_out1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Product1_out1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Product1_out1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Product1_out1_OVERFLOW_UNCONNECTED),
        .P({Product1_out1_n_58,Product1_out1_n_59,Product1_out1_n_60,Product1_out1_n_61,Product1_out1_n_62,Product1_out1_n_63,Product1_out1_n_64,Product1_out1_n_65,Product1_out1_n_66,Product1_out1_n_67,Product1_out1_n_68,Product1_out1_n_69,Product1_out1_n_70,Product1_out1_n_71,Product1_out1_n_72,Product1_out1_n_73,Product1_out1_n_74,Product1_out1_n_75,Product1_out1_n_76,Product1_out1_n_77,Product1_out1_n_78,Product1_out1_n_79,Product1_out1_n_80,Product1_out1_n_81,Product1_out1_n_82,Product1_out1_n_83,Product1_out1_n_84,Product1_out1_n_85,Product1_out1_n_86,Product1_out1_n_87,Product1_out1_n_88,Product1_out1_n_89,Product1_out1_n_90,Product1_out1_n_91,Product1_out1_n_92,Product1_out1_n_93,Product1_out1_n_94,Product1_out1_n_95,Product1_out1_n_96,Product1_out1_n_97,Product1_out1_n_98,Product1_out1_n_99,Product1_out1_n_100,Product1_out1_n_101,Product1_out1_n_102,Product1_out1_n_103,Product1_out1_n_104,Product1_out1_n_105}),
        .PATTERNBDETECT(NLW_Product1_out1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Product1_out1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_Product1_out1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Product1_out1_UNDERFLOW_UNCONNECTED));
  FDCE \Product1_out1_1_reg[0]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry_n_7 ),
        .Q(\Product1_out1_1_reg[0]__0_n_0 ));
  FDCE \Product1_out1_1_reg[10]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry__1_n_5 ),
        .Q(\Product1_out1_1_reg[10]__0_n_0 ));
  FDCE \Product1_out1_1_reg[11]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry__1_n_4 ),
        .Q(\Product1_out1_1_reg[11]__0_n_0 ));
  FDCE \Product1_out1_1_reg[12]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry__2_n_7 ),
        .Q(\Product1_out1_1_reg[12]__0_n_0 ));
  FDCE \Product1_out1_1_reg[13]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry__2_n_6 ),
        .Q(\Product1_out1_1_reg[13]__0_n_0 ));
  FDCE \Product1_out1_1_reg[14]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry__2_n_5 ),
        .Q(\Product1_out1_1_reg[14]__0_n_0 ));
  FDCE \Product1_out1_1_reg[15]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry__2_n_4 ),
        .Q(\Product1_out1_1_reg[15]__0_n_0 ));
  FDCE \Product1_out1_1_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product1_out1_n_89),
        .Q(\Product1_out1_1_reg_n_0_[16] ));
  FDCE \Product1_out1_1_reg[16]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry__3_n_7 ),
        .Q(\Product1_out1_1_reg[16]__0_n_0 ));
  FDCE \Product1_out1_1_reg[17]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry__3_n_6 ),
        .Q(\Product1_out1_1_reg[17]__0_n_0 ));
  FDCE \Product1_out1_1_reg[18]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry__3_n_5 ),
        .Q(\Product1_out1_1_reg[18]__0_n_0 ));
  FDCE \Product1_out1_1_reg[1]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry_n_6 ),
        .Q(\Product1_out1_1_reg[1]__0_n_0 ));
  FDCE \Product1_out1_1_reg[2]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry_n_5 ),
        .Q(\Product1_out1_1_reg[2]__0_n_0 ));
  FDCE \Product1_out1_1_reg[3]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry_n_4 ),
        .Q(\Product1_out1_1_reg[3]__0_n_0 ));
  FDCE \Product1_out1_1_reg[4]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry__0_n_7 ),
        .Q(\Product1_out1_1_reg[4]__0_n_0 ));
  FDCE \Product1_out1_1_reg[5]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry__0_n_6 ),
        .Q(\Product1_out1_1_reg[5]__0_n_0 ));
  FDCE \Product1_out1_1_reg[6]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry__0_n_5 ),
        .Q(\Product1_out1_1_reg[6]__0_n_0 ));
  FDCE \Product1_out1_1_reg[7]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry__0_n_4 ),
        .Q(\Product1_out1_1_reg[7]__0_n_0 ));
  FDCE \Product1_out1_1_reg[8]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry__1_n_7 ),
        .Q(\Product1_out1_1_reg[8]__0_n_0 ));
  FDCE \Product1_out1_1_reg[9]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry__1_n_6 ),
        .Q(\Product1_out1_1_reg[9]__0_n_0 ));
  CARRY4 Product1_out1__0_carry
       (.CI(1'b0),
        .CO({Product1_out1__0_carry_n_0,Product1_out1__0_carry_n_1,Product1_out1__0_carry_n_2,Product1_out1__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({Product1_out1__0_carry_i_1_n_0,Product1_out1__0_carry_i_2_n_0,Product1_out1__0_carry_i_3_n_0,1'b0}),
        .O({Product1_out1__0_carry_n_4,Product1_out1__0_carry_n_5,Product1_out1__0_carry_n_6,Product1_out1__0_carry_n_7}),
        .S({Product1_out1__0_carry_i_4_n_0,Product1_out1__0_carry_i_5_n_0,Product1_out1__0_carry_i_6_n_0,Product1_out1__0_carry_i_7_n_0}));
  CARRY4 Product1_out1__0_carry__0
       (.CI(Product1_out1__0_carry_n_0),
        .CO({Product1_out1__0_carry__0_n_0,Product1_out1__0_carry__0_n_1,Product1_out1__0_carry__0_n_2,Product1_out1__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({Product1_out1__0_carry__0_i_1_n_0,Product1_out1__0_carry__0_i_2_n_0,Product1_out1__0_carry__0_i_3_n_0,Product1_out1__0_carry__0_i_4_n_0}),
        .O({Product1_out1__0_carry__0_n_4,Product1_out1__0_carry__0_n_5,Product1_out1__0_carry__0_n_6,Product1_out1__0_carry__0_n_7}),
        .S({Product1_out1__0_carry__0_i_5_n_0,Product1_out1__0_carry__0_i_6_n_0,Product1_out1__0_carry__0_i_7_n_0,Product1_out1__0_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'h80F8F8F800888888)) 
    Product1_out1__0_carry__0_i_1
       (.I0(Switch_out1_1[6]),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(Switch_out1_1[4]),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(Switch_out1_1[5]),
        .O(Product1_out1__0_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    Product1_out1__0_carry__0_i_10
       (.I0(Switch_out1_1[6]),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(Switch_out1_1[5]),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(Switch_out1_1[4]),
        .O(Product1_out1__0_carry__0_i_10_n_0));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    Product1_out1__0_carry__0_i_11
       (.I0(Switch_out1_1[5]),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(Switch_out1_1[4]),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(Switch_out1_1[3]),
        .O(Product1_out1__0_carry__0_i_11_n_0));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    Product1_out1__0_carry__0_i_12
       (.I0(Switch_out1_1[4]),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(Switch_out1_1[3]),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(Switch_out1_1[2]),
        .O(Product1_out1__0_carry__0_i_12_n_0));
  LUT6 #(
    .INIT(64'h80F8F8F800888888)) 
    Product1_out1__0_carry__0_i_2
       (.I0(Switch_out1_1[5]),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(Switch_out1_1[3]),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(Switch_out1_1[4]),
        .O(Product1_out1__0_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h80F8F8F800888888)) 
    Product1_out1__0_carry__0_i_3
       (.I0(Switch_out1_1[4]),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(Switch_out1_1[2]),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(Switch_out1_1[3]),
        .O(Product1_out1__0_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    Product1_out1__0_carry__0_i_4
       (.I0(Switch_out1_1[3]),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[19] ),
        .I3(Switch_out1_1[1]),
        .I4(\Input_rsvd_1_reg_n_0_[18] ),
        .I5(Switch_out1_1[2]),
        .O(Product1_out1__0_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Product1_out1__0_carry__0_i_5
       (.I0(Product1_out1__0_carry__0_i_1_n_0),
        .I1(Product1_out1__0_carry__0_i_9_n_0),
        .O(Product1_out1__0_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Product1_out1__0_carry__0_i_6
       (.I0(Product1_out1__0_carry__0_i_2_n_0),
        .I1(Product1_out1__0_carry__0_i_10_n_0),
        .O(Product1_out1__0_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Product1_out1__0_carry__0_i_7
       (.I0(Product1_out1__0_carry__0_i_3_n_0),
        .I1(Product1_out1__0_carry__0_i_11_n_0),
        .O(Product1_out1__0_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Product1_out1__0_carry__0_i_8
       (.I0(Product1_out1__0_carry__0_i_4_n_0),
        .I1(Product1_out1__0_carry__0_i_12_n_0),
        .O(Product1_out1__0_carry__0_i_8_n_0));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    Product1_out1__0_carry__0_i_9
       (.I0(Switch_out1_1[7]),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(Switch_out1_1[6]),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(Switch_out1_1[5]),
        .O(Product1_out1__0_carry__0_i_9_n_0));
  CARRY4 Product1_out1__0_carry__1
       (.CI(Product1_out1__0_carry__0_n_0),
        .CO({Product1_out1__0_carry__1_n_0,Product1_out1__0_carry__1_n_1,Product1_out1__0_carry__1_n_2,Product1_out1__0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({Product1_out1__0_carry__1_i_1_n_0,Product1_out1__0_carry__1_i_2_n_0,Product1_out1__0_carry__1_i_3_n_0,Product1_out1__0_carry__1_i_4_n_0}),
        .O({Product1_out1__0_carry__1_n_4,Product1_out1__0_carry__1_n_5,Product1_out1__0_carry__1_n_6,Product1_out1__0_carry__1_n_7}),
        .S({Product1_out1__0_carry__1_i_5_n_0,Product1_out1__0_carry__1_i_6_n_0,Product1_out1__0_carry__1_i_7_n_0,Product1_out1__0_carry__1_i_8_n_0}));
  LUT6 #(
    .INIT(64'h80F8F8F800888888)) 
    Product1_out1__0_carry__1_i_1
       (.I0(Switch_out1_1[10]),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(Switch_out1_1[8]),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(Switch_out1_1[9]),
        .O(Product1_out1__0_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    Product1_out1__0_carry__1_i_10
       (.I0(Switch_out1_1[10]),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(Switch_out1_1[9]),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(Switch_out1_1[8]),
        .O(Product1_out1__0_carry__1_i_10_n_0));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    Product1_out1__0_carry__1_i_11
       (.I0(Switch_out1_1[9]),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(Switch_out1_1[8]),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(Switch_out1_1[7]),
        .O(Product1_out1__0_carry__1_i_11_n_0));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    Product1_out1__0_carry__1_i_12
       (.I0(Switch_out1_1[8]),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(Switch_out1_1[7]),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(Switch_out1_1[6]),
        .O(Product1_out1__0_carry__1_i_12_n_0));
  LUT6 #(
    .INIT(64'h80F8F8F800888888)) 
    Product1_out1__0_carry__1_i_2
       (.I0(Switch_out1_1[9]),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(Switch_out1_1[7]),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(Switch_out1_1[8]),
        .O(Product1_out1__0_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h80F8F8F800888888)) 
    Product1_out1__0_carry__1_i_3
       (.I0(Switch_out1_1[8]),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(Switch_out1_1[6]),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(Switch_out1_1[7]),
        .O(Product1_out1__0_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h80F8F8F800888888)) 
    Product1_out1__0_carry__1_i_4
       (.I0(Switch_out1_1[7]),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(Switch_out1_1[5]),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(Switch_out1_1[6]),
        .O(Product1_out1__0_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Product1_out1__0_carry__1_i_5
       (.I0(Product1_out1__0_carry__1_i_1_n_0),
        .I1(Product1_out1__0_carry__1_i_9_n_0),
        .O(Product1_out1__0_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Product1_out1__0_carry__1_i_6
       (.I0(Product1_out1__0_carry__1_i_2_n_0),
        .I1(Product1_out1__0_carry__1_i_10_n_0),
        .O(Product1_out1__0_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Product1_out1__0_carry__1_i_7
       (.I0(Product1_out1__0_carry__1_i_3_n_0),
        .I1(Product1_out1__0_carry__1_i_11_n_0),
        .O(Product1_out1__0_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Product1_out1__0_carry__1_i_8
       (.I0(Product1_out1__0_carry__1_i_4_n_0),
        .I1(Product1_out1__0_carry__1_i_12_n_0),
        .O(Product1_out1__0_carry__1_i_8_n_0));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    Product1_out1__0_carry__1_i_9
       (.I0(Switch_out1_1[11]),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(Switch_out1_1[10]),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(Switch_out1_1[9]),
        .O(Product1_out1__0_carry__1_i_9_n_0));
  CARRY4 Product1_out1__0_carry__2
       (.CI(Product1_out1__0_carry__1_n_0),
        .CO({Product1_out1__0_carry__2_n_0,Product1_out1__0_carry__2_n_1,Product1_out1__0_carry__2_n_2,Product1_out1__0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({Product1_out1__0_carry__2_i_1_n_0,Product1_out1__0_carry__2_i_2_n_0,Product1_out1__0_carry__2_i_3_n_0,Product1_out1__0_carry__2_i_4_n_0}),
        .O({Product1_out1__0_carry__2_n_4,Product1_out1__0_carry__2_n_5,Product1_out1__0_carry__2_n_6,Product1_out1__0_carry__2_n_7}),
        .S({Product1_out1__0_carry__2_i_5_n_0,Product1_out1__0_carry__2_i_6_n_0,Product1_out1__0_carry__2_i_7_n_0,Product1_out1__0_carry__2_i_8_n_0}));
  LUT6 #(
    .INIT(64'h80F8F8F800888888)) 
    Product1_out1__0_carry__2_i_1
       (.I0(Switch_out1_1[14]),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(Switch_out1_1[12]),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(Switch_out1_1[13]),
        .O(Product1_out1__0_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    Product1_out1__0_carry__2_i_10
       (.I0(Switch_out1_1[14]),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(Switch_out1_1[13]),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(Switch_out1_1[12]),
        .O(Product1_out1__0_carry__2_i_10_n_0));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    Product1_out1__0_carry__2_i_11
       (.I0(Switch_out1_1[13]),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(Switch_out1_1[12]),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(Switch_out1_1[11]),
        .O(Product1_out1__0_carry__2_i_11_n_0));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    Product1_out1__0_carry__2_i_12
       (.I0(Switch_out1_1[12]),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(Switch_out1_1[11]),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(Switch_out1_1[10]),
        .O(Product1_out1__0_carry__2_i_12_n_0));
  LUT6 #(
    .INIT(64'h80F8F8F800888888)) 
    Product1_out1__0_carry__2_i_2
       (.I0(Switch_out1_1[13]),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(Switch_out1_1[11]),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(Switch_out1_1[12]),
        .O(Product1_out1__0_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h80F8F8F800888888)) 
    Product1_out1__0_carry__2_i_3
       (.I0(Switch_out1_1[12]),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(Switch_out1_1[10]),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(Switch_out1_1[11]),
        .O(Product1_out1__0_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h80F8F8F800888888)) 
    Product1_out1__0_carry__2_i_4
       (.I0(Switch_out1_1[11]),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(Switch_out1_1[9]),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(Switch_out1_1[10]),
        .O(Product1_out1__0_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Product1_out1__0_carry__2_i_5
       (.I0(Product1_out1__0_carry__2_i_1_n_0),
        .I1(Product1_out1__0_carry__2_i_9_n_0),
        .O(Product1_out1__0_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Product1_out1__0_carry__2_i_6
       (.I0(Product1_out1__0_carry__2_i_2_n_0),
        .I1(Product1_out1__0_carry__2_i_10_n_0),
        .O(Product1_out1__0_carry__2_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Product1_out1__0_carry__2_i_7
       (.I0(Product1_out1__0_carry__2_i_3_n_0),
        .I1(Product1_out1__0_carry__2_i_11_n_0),
        .O(Product1_out1__0_carry__2_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Product1_out1__0_carry__2_i_8
       (.I0(Product1_out1__0_carry__2_i_4_n_0),
        .I1(Product1_out1__0_carry__2_i_12_n_0),
        .O(Product1_out1__0_carry__2_i_8_n_0));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    Product1_out1__0_carry__2_i_9
       (.I0(Switch_out1_1[15]),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(Switch_out1_1[14]),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(Switch_out1_1[13]),
        .O(Product1_out1__0_carry__2_i_9_n_0));
  CARRY4 Product1_out1__0_carry__3
       (.CI(Product1_out1__0_carry__2_n_0),
        .CO({NLW_Product1_out1__0_carry__3_CO_UNCONNECTED[3:2],Product1_out1__0_carry__3_n_2,Product1_out1__0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Product1_out1__0_carry__3_i_1_n_0,Product1_out1__0_carry__3_i_2_n_0}),
        .O({NLW_Product1_out1__0_carry__3_O_UNCONNECTED[3],Product1_out1__0_carry__3_n_5,Product1_out1__0_carry__3_n_6,Product1_out1__0_carry__3_n_7}),
        .S({1'b0,Product1_out1__0_carry__3_i_3_n_0,Product1_out1__0_carry__3_i_4_n_0,Product1_out1__0_carry__3_i_5_n_0}));
  LUT6 #(
    .INIT(64'h80F8F8F800888888)) 
    Product1_out1__0_carry__3_i_1
       (.I0(Switch_out1_1[16]),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(Switch_out1_1[14]),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(Switch_out1_1[15]),
        .O(Product1_out1__0_carry__3_i_1_n_0));
  LUT6 #(
    .INIT(64'h80F8F8F800888888)) 
    Product1_out1__0_carry__3_i_2
       (.I0(Switch_out1_1[15]),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(Switch_out1_1[13]),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(Switch_out1_1[14]),
        .O(Product1_out1__0_carry__3_i_2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    Product1_out1__0_carry__3_i_3
       (.I0(Product1_out1__0_carry__3_i_6_n_0),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(Product1_out1__0_carry__3_i_7_n_0),
        .O(Product1_out1__0_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Product1_out1__0_carry__3_i_4
       (.I0(Product1_out1__0_carry__3_i_1_n_0),
        .I1(Product1_out1__0_carry__3_i_8_n_0),
        .O(Product1_out1__0_carry__3_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Product1_out1__0_carry__3_i_5
       (.I0(Product1_out1__0_carry__3_i_2_n_0),
        .I1(Product1_out1__0_carry__3_i_9_n_0),
        .O(Product1_out1__0_carry__3_i_5_n_0));
  LUT6 #(
    .INIT(64'hA6A9966995595599)) 
    Product1_out1__0_carry__3_i_6
       (.I0(Switch_out1_1[18]),
        .I1(Switch_out1_1[17]),
        .I2(\Input_rsvd_1_reg_n_0_[19] ),
        .I3(\Input_rsvd_1_reg_n_0_[18] ),
        .I4(Switch_out1_1[15]),
        .I5(Switch_out1_1[16]),
        .O(Product1_out1__0_carry__3_i_6_n_0));
  LUT5 #(
    .INIT(32'hA3635F5F)) 
    Product1_out1__0_carry__3_i_7
       (.I0(Switch_out1_1[17]),
        .I1(\Input_rsvd_1_reg_n_0_[19] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(Switch_out1_1[15]),
        .I4(Switch_out1_1[16]),
        .O(Product1_out1__0_carry__3_i_7_n_0));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    Product1_out1__0_carry__3_i_8
       (.I0(Switch_out1_1[17]),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(Switch_out1_1[16]),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(Switch_out1_1[15]),
        .O(Product1_out1__0_carry__3_i_8_n_0));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    Product1_out1__0_carry__3_i_9
       (.I0(Switch_out1_1[16]),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(Switch_out1_1[15]),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(Switch_out1_1[14]),
        .O(Product1_out1__0_carry__3_i_9_n_0));
  LUT4 #(
    .INIT(16'hD5FF)) 
    Product1_out1__0_carry_i_1
       (.I0(\Input_rsvd_1_reg_n_0_[19] ),
        .I1(Switch_out1_1[1]),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(Switch_out1_1[0]),
        .O(Product1_out1__0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    Product1_out1__0_carry_i_2
       (.I0(Switch_out1_1[1]),
        .I1(\Input_rsvd_1_reg_n_0_[18] ),
        .I2(Switch_out1_1[0]),
        .I3(\Input_rsvd_1_reg_n_0_[19] ),
        .O(Product1_out1__0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    Product1_out1__0_carry_i_3
       (.I0(Switch_out1_1[1]),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .O(Product1_out1__0_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'h2A00D5FF)) 
    Product1_out1__0_carry_i_4
       (.I0(Switch_out1_1[0]),
        .I1(\Input_rsvd_1_reg_n_0_[18] ),
        .I2(Switch_out1_1[1]),
        .I3(\Input_rsvd_1_reg_n_0_[19] ),
        .I4(Product1_out1__0_carry_i_8_n_0),
        .O(Product1_out1__0_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    Product1_out1__0_carry_i_5
       (.I0(\Input_rsvd_1_reg_n_0_[19] ),
        .I1(Switch_out1_1[0]),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(Switch_out1_1[1]),
        .I4(\Input_rsvd_1_reg_n_0_[17] ),
        .I5(Switch_out1_1[2]),
        .O(Product1_out1__0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    Product1_out1__0_carry_i_6
       (.I0(\Input_rsvd_1_reg_n_0_[17] ),
        .I1(Switch_out1_1[1]),
        .I2(Switch_out1_1[0]),
        .I3(\Input_rsvd_1_reg_n_0_[18] ),
        .O(Product1_out1__0_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    Product1_out1__0_carry_i_7
       (.I0(\Input_rsvd_1_reg_n_0_[17] ),
        .I1(Switch_out1_1[0]),
        .O(Product1_out1__0_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    Product1_out1__0_carry_i_8
       (.I0(Switch_out1_1[3]),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[19] ),
        .I3(Switch_out1_1[1]),
        .I4(Switch_out1_1[2]),
        .I5(\Input_rsvd_1_reg_n_0_[18] ),
        .O(Product1_out1__0_carry_i_8_n_0));
  CARRY4 \Product1_out1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\Product1_out1_inferred__0/i__carry_n_0 ,\Product1_out1_inferred__0/i__carry_n_1 ,\Product1_out1_inferred__0/i__carry_n_2 ,\Product1_out1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({Product1_out1_n_85,Product1_out1_n_86,Product1_out1_n_87,Product1_out1_n_88}),
        .O({\Product1_out1_inferred__0/i__carry_n_4 ,\Product1_out1_inferred__0/i__carry_n_5 ,\Product1_out1_inferred__0/i__carry_n_6 ,\Product1_out1_inferred__0/i__carry_n_7 }),
        .S({i__carry_i_1__1_n_0,i__carry_i_2__1_n_0,i__carry_i_3__0_n_0,i__carry_i_4__0_n_0}));
  CARRY4 \Product1_out1_inferred__0/i__carry__0 
       (.CI(\Product1_out1_inferred__0/i__carry_n_0 ),
        .CO({\Product1_out1_inferred__0/i__carry__0_n_0 ,\Product1_out1_inferred__0/i__carry__0_n_1 ,\Product1_out1_inferred__0/i__carry__0_n_2 ,\Product1_out1_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({Product1_out1_n_81,Product1_out1_n_82,Product1_out1_n_83,Product1_out1_n_84}),
        .O({\Product1_out1_inferred__0/i__carry__0_n_4 ,\Product1_out1_inferred__0/i__carry__0_n_5 ,\Product1_out1_inferred__0/i__carry__0_n_6 ,\Product1_out1_inferred__0/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__0_n_0,i__carry__0_i_2__1_n_0,i__carry__0_i_3__0_n_0,i__carry__0_i_4__0_n_0}));
  CARRY4 \Product1_out1_inferred__0/i__carry__1 
       (.CI(\Product1_out1_inferred__0/i__carry__0_n_0 ),
        .CO({\Product1_out1_inferred__0/i__carry__1_n_0 ,\Product1_out1_inferred__0/i__carry__1_n_1 ,\Product1_out1_inferred__0/i__carry__1_n_2 ,\Product1_out1_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({Product1_out1_n_77,Product1_out1_n_78,Product1_out1_n_79,Product1_out1_n_80}),
        .O({\Product1_out1_inferred__0/i__carry__1_n_4 ,\Product1_out1_inferred__0/i__carry__1_n_5 ,\Product1_out1_inferred__0/i__carry__1_n_6 ,\Product1_out1_inferred__0/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__1_n_0,i__carry__1_i_2__0_n_0,i__carry__1_i_3__1_n_0,i__carry__1_i_4__0_n_0}));
  CARRY4 \Product1_out1_inferred__0/i__carry__2 
       (.CI(\Product1_out1_inferred__0/i__carry__1_n_0 ),
        .CO({\Product1_out1_inferred__0/i__carry__2_n_0 ,\Product1_out1_inferred__0/i__carry__2_n_1 ,\Product1_out1_inferred__0/i__carry__2_n_2 ,\Product1_out1_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({Product1_out1_n_73,Product1_out1_n_74,Product1_out1_n_75,Product1_out1_n_76}),
        .O({\Product1_out1_inferred__0/i__carry__2_n_4 ,\Product1_out1_inferred__0/i__carry__2_n_5 ,\Product1_out1_inferred__0/i__carry__2_n_6 ,\Product1_out1_inferred__0/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__0_n_0,i__carry__2_i_2__0_n_0,i__carry__2_i_3__0_n_0,i__carry__2_i_4__0_n_0}));
  CARRY4 \Product1_out1_inferred__0/i__carry__3 
       (.CI(\Product1_out1_inferred__0/i__carry__2_n_0 ),
        .CO({\NLW_Product1_out1_inferred__0/i__carry__3_CO_UNCONNECTED [3:2],\Product1_out1_inferred__0/i__carry__3_n_2 ,\Product1_out1_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Product1_out1_n_71,Product1_out1_n_72}),
        .O({\NLW_Product1_out1_inferred__0/i__carry__3_O_UNCONNECTED [3],\Product1_out1_inferred__0/i__carry__3_n_5 ,\Product1_out1_inferred__0/i__carry__3_n_6 ,\Product1_out1_inferred__0/i__carry__3_n_7 }),
        .S({1'b0,i__carry__3_i_1__0_n_0,i__carry__3_i_2__0_n_0,i__carry__3_i_3__0_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[0]_i_1 
       (.I0(\HDL_Counter5_out1_reg_n_0_[9] ),
        .I1(Compare_To_Zero_out1),
        .O(Switch_out1[0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[10]_i_1 
       (.I0(\HDL_Counter5_out1_reg_n_0_[19] ),
        .I1(Compare_To_Zero_out1),
        .O(Switch_out1[10]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[11]_i_1 
       (.I0(\HDL_Counter5_out1_reg_n_0_[20] ),
        .I1(Compare_To_Zero_out1),
        .O(Switch_out1[11]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[12]_i_1 
       (.I0(\HDL_Counter5_out1_reg_n_0_[21] ),
        .I1(Compare_To_Zero_out1),
        .O(Switch_out1[12]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[13]_i_1 
       (.I0(\HDL_Counter5_out1_reg_n_0_[22] ),
        .I1(Compare_To_Zero_out1),
        .O(Switch_out1[13]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[14]_i_1 
       (.I0(\HDL_Counter5_out1_reg_n_0_[23] ),
        .I1(Compare_To_Zero_out1),
        .O(Switch_out1[14]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[15]_i_1 
       (.I0(\HDL_Counter5_out1_reg_n_0_[24] ),
        .I1(Compare_To_Zero_out1),
        .O(Switch_out1[15]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[16]_i_1 
       (.I0(\HDL_Counter5_out1_reg_n_0_[25] ),
        .I1(Compare_To_Zero_out1),
        .O(Switch_out1[16]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[17]_i_1 
       (.I0(\HDL_Counter5_out1_reg_n_0_[26] ),
        .I1(Compare_To_Zero_out1),
        .O(Switch_out1[17]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[18]_i_1 
       (.I0(\HDL_Counter5_out1_reg_n_0_[27] ),
        .I1(Compare_To_Zero_out1),
        .O(Switch_out1[18]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[19]_i_1 
       (.I0(\HDL_Counter5_out1_reg_n_0_[28] ),
        .I1(Compare_To_Zero_out1),
        .O(Switch_out1[19]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[1]_i_1 
       (.I0(\HDL_Counter5_out1_reg_n_0_[10] ),
        .I1(Compare_To_Zero_out1),
        .O(Switch_out1[1]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[2]_i_1 
       (.I0(\HDL_Counter5_out1_reg_n_0_[11] ),
        .I1(Compare_To_Zero_out1),
        .O(Switch_out1[2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[3]_i_1 
       (.I0(\HDL_Counter5_out1_reg_n_0_[12] ),
        .I1(Compare_To_Zero_out1),
        .O(Switch_out1[3]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[4]_i_1 
       (.I0(\HDL_Counter5_out1_reg_n_0_[13] ),
        .I1(Compare_To_Zero_out1),
        .O(Switch_out1[4]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[5]_i_1 
       (.I0(\HDL_Counter5_out1_reg_n_0_[14] ),
        .I1(Compare_To_Zero_out1),
        .O(Switch_out1[5]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[6]_i_1 
       (.I0(\HDL_Counter5_out1_reg_n_0_[15] ),
        .I1(Compare_To_Zero_out1),
        .O(Switch_out1[6]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[7]_i_1 
       (.I0(\HDL_Counter5_out1_reg_n_0_[16] ),
        .I1(Compare_To_Zero_out1),
        .O(Switch_out1[7]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[8]_i_1 
       (.I0(\HDL_Counter5_out1_reg_n_0_[17] ),
        .I1(Compare_To_Zero_out1),
        .O(Switch_out1[8]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[9]_i_1 
       (.I0(\HDL_Counter5_out1_reg_n_0_[18] ),
        .I1(Compare_To_Zero_out1),
        .O(Switch_out1[9]));
  FDCE \Switch_out1_1_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Switch_out1[0]),
        .Q(Switch_out1_1[0]));
  FDCE \Switch_out1_1_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Switch_out1[10]),
        .Q(Switch_out1_1[10]));
  FDCE \Switch_out1_1_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Switch_out1[11]),
        .Q(Switch_out1_1[11]));
  FDCE \Switch_out1_1_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Switch_out1[12]),
        .Q(Switch_out1_1[12]));
  FDCE \Switch_out1_1_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Switch_out1[13]),
        .Q(Switch_out1_1[13]));
  FDCE \Switch_out1_1_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Switch_out1[14]),
        .Q(Switch_out1_1[14]));
  FDCE \Switch_out1_1_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Switch_out1[15]),
        .Q(Switch_out1_1[15]));
  FDCE \Switch_out1_1_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Switch_out1[16]),
        .Q(Switch_out1_1[16]));
  FDCE \Switch_out1_1_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Switch_out1[17]),
        .Q(Switch_out1_1[17]));
  FDCE \Switch_out1_1_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Switch_out1[18]),
        .Q(Switch_out1_1[18]));
  FDCE \Switch_out1_1_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Switch_out1[19]),
        .Q(Switch_out1_1[19]));
  FDCE \Switch_out1_1_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Switch_out1[1]),
        .Q(Switch_out1_1[1]));
  FDCE \Switch_out1_1_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Switch_out1[2]),
        .Q(Switch_out1_1[2]));
  FDCE \Switch_out1_1_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Switch_out1[3]),
        .Q(Switch_out1_1[3]));
  FDCE \Switch_out1_1_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Switch_out1[4]),
        .Q(Switch_out1_1[4]));
  FDCE \Switch_out1_1_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Switch_out1[5]),
        .Q(Switch_out1_1[5]));
  FDCE \Switch_out1_1_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Switch_out1[6]),
        .Q(Switch_out1_1[6]));
  FDCE \Switch_out1_1_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Switch_out1[7]),
        .Q(Switch_out1_1[7]));
  FDCE \Switch_out1_1_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Switch_out1[8]),
        .Q(Switch_out1_1[8]));
  FDCE \Switch_out1_1_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Switch_out1[9]),
        .Q(Switch_out1_1[9]));
  FDCE \delayMatch_reg_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Compare_To_Zero_out1),
        .Q(delayMatch_reg_3[0]));
  FDCE \delayMatch_reg_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(delayMatch_reg_3[0]),
        .Q(delayMatch_reg_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch_reg_reg[3][0]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg_n_0_[16] ),
        .I1(delayMatch_reg_3[1]),
        .O(\delayMatch_reg_next[0]_4 [0]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch_reg_reg[3][10]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[9]__0_n_0 ),
        .I1(delayMatch_reg_3[1]),
        .O(\delayMatch_reg_next[0]_4 [10]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch_reg_reg[3][11]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[10]__0_n_0 ),
        .I1(delayMatch_reg_3[1]),
        .O(\delayMatch_reg_next[0]_4 [11]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch_reg_reg[3][12]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[11]__0_n_0 ),
        .I1(delayMatch_reg_3[1]),
        .O(\delayMatch_reg_next[0]_4 [12]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch_reg_reg[3][13]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[12]__0_n_0 ),
        .I1(delayMatch_reg_3[1]),
        .O(\delayMatch_reg_next[0]_4 [13]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch_reg_reg[3][14]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[13]__0_n_0 ),
        .I1(delayMatch_reg_3[1]),
        .O(\delayMatch_reg_next[0]_4 [14]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch_reg_reg[3][15]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[14]__0_n_0 ),
        .I1(delayMatch_reg_3[1]),
        .O(\delayMatch_reg_next[0]_4 [15]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch_reg_reg[3][16]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[15]__0_n_0 ),
        .I1(delayMatch_reg_3[1]),
        .O(\delayMatch_reg_next[0]_4 [16]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch_reg_reg[3][17]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[16]__0_n_0 ),
        .I1(delayMatch_reg_3[1]),
        .O(\delayMatch_reg_next[0]_4 [17]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch_reg_reg[3][18]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[17]__0_n_0 ),
        .I1(delayMatch_reg_3[1]),
        .O(\delayMatch_reg_next[0]_4 [18]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch_reg_reg[3][19]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[18]__0_n_0 ),
        .I1(delayMatch_reg_3[1]),
        .O(\delayMatch_reg_next[0]_4 [19]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch_reg_reg[3][1]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[0]__0_n_0 ),
        .I1(delayMatch_reg_3[1]),
        .O(\delayMatch_reg_next[0]_4 [1]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch_reg_reg[3][2]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[1]__0_n_0 ),
        .I1(delayMatch_reg_3[1]),
        .O(\delayMatch_reg_next[0]_4 [2]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch_reg_reg[3][3]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[2]__0_n_0 ),
        .I1(delayMatch_reg_3[1]),
        .O(\delayMatch_reg_next[0]_4 [3]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch_reg_reg[3][4]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[3]__0_n_0 ),
        .I1(delayMatch_reg_3[1]),
        .O(\delayMatch_reg_next[0]_4 [4]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch_reg_reg[3][5]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[4]__0_n_0 ),
        .I1(delayMatch_reg_3[1]),
        .O(\delayMatch_reg_next[0]_4 [5]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch_reg_reg[3][6]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[5]__0_n_0 ),
        .I1(delayMatch_reg_3[1]),
        .O(\delayMatch_reg_next[0]_4 [6]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch_reg_reg[3][7]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[6]__0_n_0 ),
        .I1(delayMatch_reg_3[1]),
        .O(\delayMatch_reg_next[0]_4 [7]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch_reg_reg[3][8]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[7]__0_n_0 ),
        .I1(delayMatch_reg_3[1]),
        .O(\delayMatch_reg_next[0]_4 [8]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch_reg_reg[3][9]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[8]__0_n_0 ),
        .I1(delayMatch_reg_3[1]),
        .O(\delayMatch_reg_next[0]_4 [9]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_1__0
       (.I0(Product1_out1_n_81),
        .I1(Product1_out1__0_carry__0_n_4),
        .O(i__carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2__1
       (.I0(Product1_out1_n_82),
        .I1(Product1_out1__0_carry__0_n_5),
        .O(i__carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3__0
       (.I0(Product1_out1_n_83),
        .I1(Product1_out1__0_carry__0_n_6),
        .O(i__carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_4__0
       (.I0(Product1_out1_n_84),
        .I1(Product1_out1__0_carry__0_n_7),
        .O(i__carry__0_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_1__1
       (.I0(Product1_out1_n_77),
        .I1(Product1_out1__0_carry__1_n_4),
        .O(i__carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_2__0
       (.I0(Product1_out1_n_78),
        .I1(Product1_out1__0_carry__1_n_5),
        .O(i__carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_3__1
       (.I0(Product1_out1_n_79),
        .I1(Product1_out1__0_carry__1_n_6),
        .O(i__carry__1_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_4__0
       (.I0(Product1_out1_n_80),
        .I1(Product1_out1__0_carry__1_n_7),
        .O(i__carry__1_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_1__0
       (.I0(Product1_out1_n_73),
        .I1(Product1_out1__0_carry__2_n_4),
        .O(i__carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_2__0
       (.I0(Product1_out1_n_74),
        .I1(Product1_out1__0_carry__2_n_5),
        .O(i__carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_3__0
       (.I0(Product1_out1_n_75),
        .I1(Product1_out1__0_carry__2_n_6),
        .O(i__carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_4__0
       (.I0(Product1_out1_n_76),
        .I1(Product1_out1__0_carry__2_n_7),
        .O(i__carry__2_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__3_i_1__0
       (.I0(Product1_out1_n_70),
        .I1(Product1_out1__0_carry__3_n_5),
        .O(i__carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__3_i_2__0
       (.I0(Product1_out1_n_71),
        .I1(Product1_out1__0_carry__3_n_6),
        .O(i__carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__3_i_3__0
       (.I0(Product1_out1_n_72),
        .I1(Product1_out1__0_carry__3_n_7),
        .O(i__carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1__1
       (.I0(Product1_out1_n_85),
        .I1(Product1_out1__0_carry_n_4),
        .O(i__carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2__1
       (.I0(Product1_out1_n_86),
        .I1(Product1_out1__0_carry_n_5),
        .O(i__carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3__0
       (.I0(Product1_out1_n_87),
        .I1(Product1_out1__0_carry_n_6),
        .O(i__carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__0
       (.I0(Product1_out1_n_88),
        .I1(Product1_out1__0_carry_n_7),
        .O(i__carry_i_4__0_n_0));
endmodule

(* ORIG_REF_NAME = "fader_3_0_16ms" *) 
module design_1_audio_core_0_0_fader_3_0_16ms
   (\delayMatch1_reg_next[0]_5 ,
    clk_enable,
    clk,
    reset,
    run_drum,
    D);
  output [19:0]\delayMatch1_reg_next[0]_5 ;
  input clk_enable;
  input clk;
  input reset;
  input run_drum;
  input [19:0]D;

  wire Compare_To_Zero_out1;
  wire Compare_To_Zero_out1_carry__0_i_1__1_n_0;
  wire Compare_To_Zero_out1_carry__0_i_2__1_n_0;
  wire Compare_To_Zero_out1_carry__0_i_3__1_n_0;
  wire Compare_To_Zero_out1_carry__0_n_2;
  wire Compare_To_Zero_out1_carry__0_n_3;
  wire Compare_To_Zero_out1_carry_i_1__1_n_0;
  wire Compare_To_Zero_out1_carry_i_2__1_n_0;
  wire Compare_To_Zero_out1_carry_i_3__1_n_0;
  wire Compare_To_Zero_out1_carry_i_4__1_n_0;
  wire Compare_To_Zero_out1_carry_n_0;
  wire Compare_To_Zero_out1_carry_n_1;
  wire Compare_To_Zero_out1_carry_n_2;
  wire Compare_To_Zero_out1_carry_n_3;
  wire [19:0]D;
  wire HDL_Counter5_out10_carry__0_i_1__1_n_0;
  wire HDL_Counter5_out10_carry__0_i_2__1_n_0;
  wire HDL_Counter5_out10_carry__0_i_3__1_n_0;
  wire HDL_Counter5_out10_carry__0_i_4__1_n_0;
  wire HDL_Counter5_out10_carry__0_n_0;
  wire HDL_Counter5_out10_carry__0_n_1;
  wire HDL_Counter5_out10_carry__0_n_2;
  wire HDL_Counter5_out10_carry__0_n_3;
  wire HDL_Counter5_out10_carry__0_n_4;
  wire HDL_Counter5_out10_carry__0_n_5;
  wire HDL_Counter5_out10_carry__0_n_6;
  wire HDL_Counter5_out10_carry__0_n_7;
  wire HDL_Counter5_out10_carry__1_i_1__1_n_0;
  wire HDL_Counter5_out10_carry__1_i_2__1_n_0;
  wire HDL_Counter5_out10_carry__1_i_3__1_n_0;
  wire HDL_Counter5_out10_carry__1_i_4__1_n_0;
  wire HDL_Counter5_out10_carry__1_n_0;
  wire HDL_Counter5_out10_carry__1_n_1;
  wire HDL_Counter5_out10_carry__1_n_2;
  wire HDL_Counter5_out10_carry__1_n_3;
  wire HDL_Counter5_out10_carry__1_n_4;
  wire HDL_Counter5_out10_carry__1_n_5;
  wire HDL_Counter5_out10_carry__1_n_6;
  wire HDL_Counter5_out10_carry__1_n_7;
  wire HDL_Counter5_out10_carry__2_i_1__1_n_0;
  wire HDL_Counter5_out10_carry__2_i_2__1_n_0;
  wire HDL_Counter5_out10_carry__2_i_3__1_n_0;
  wire HDL_Counter5_out10_carry__2_i_4__1_n_0;
  wire HDL_Counter5_out10_carry__2_n_0;
  wire HDL_Counter5_out10_carry__2_n_1;
  wire HDL_Counter5_out10_carry__2_n_2;
  wire HDL_Counter5_out10_carry__2_n_3;
  wire HDL_Counter5_out10_carry__2_n_4;
  wire HDL_Counter5_out10_carry__2_n_5;
  wire HDL_Counter5_out10_carry__2_n_6;
  wire HDL_Counter5_out10_carry__2_n_7;
  wire HDL_Counter5_out10_carry__3_i_1__1_n_0;
  wire HDL_Counter5_out10_carry__3_i_2__1_n_0;
  wire HDL_Counter5_out10_carry__3_i_3__1_n_0;
  wire HDL_Counter5_out10_carry__3_i_4__1_n_0;
  wire HDL_Counter5_out10_carry__3_n_0;
  wire HDL_Counter5_out10_carry__3_n_1;
  wire HDL_Counter5_out10_carry__3_n_2;
  wire HDL_Counter5_out10_carry__3_n_3;
  wire HDL_Counter5_out10_carry__3_n_4;
  wire HDL_Counter5_out10_carry__3_n_5;
  wire HDL_Counter5_out10_carry__3_n_6;
  wire HDL_Counter5_out10_carry__3_n_7;
  wire HDL_Counter5_out10_carry__4_i_1__1_n_0;
  wire HDL_Counter5_out10_carry__4_i_2__1_n_0;
  wire HDL_Counter5_out10_carry__4_i_3__1_n_0;
  wire HDL_Counter5_out10_carry__4_i_4__1_n_0;
  wire HDL_Counter5_out10_carry__4_n_0;
  wire HDL_Counter5_out10_carry__4_n_1;
  wire HDL_Counter5_out10_carry__4_n_2;
  wire HDL_Counter5_out10_carry__4_n_3;
  wire HDL_Counter5_out10_carry__4_n_4;
  wire HDL_Counter5_out10_carry__4_n_5;
  wire HDL_Counter5_out10_carry__4_n_6;
  wire HDL_Counter5_out10_carry__4_n_7;
  wire HDL_Counter5_out10_carry__5_i_1__1_n_0;
  wire HDL_Counter5_out10_carry__5_i_2__1_n_0;
  wire HDL_Counter5_out10_carry__5_i_3__1_n_0;
  wire HDL_Counter5_out10_carry__5_n_2;
  wire HDL_Counter5_out10_carry__5_n_3;
  wire HDL_Counter5_out10_carry__5_n_5;
  wire HDL_Counter5_out10_carry__5_n_6;
  wire HDL_Counter5_out10_carry__5_n_7;
  wire HDL_Counter5_out10_carry_i_1__1_n_0;
  wire HDL_Counter5_out10_carry_i_2__1_n_0;
  wire HDL_Counter5_out10_carry_i_3__1_n_0;
  wire HDL_Counter5_out10_carry_n_0;
  wire HDL_Counter5_out10_carry_n_1;
  wire HDL_Counter5_out10_carry_n_2;
  wire HDL_Counter5_out10_carry_n_3;
  wire HDL_Counter5_out10_carry_n_4;
  wire HDL_Counter5_out10_carry_n_5;
  wire HDL_Counter5_out10_carry_n_6;
  wire HDL_Counter5_out10_carry_n_7;
  wire \HDL_Counter5_out1[10]_i_1__2_n_0 ;
  wire \HDL_Counter5_out1[11]_i_1__2_n_0 ;
  wire \HDL_Counter5_out1[12]_i_1__2_n_0 ;
  wire \HDL_Counter5_out1[13]_i_1__2_n_0 ;
  wire \HDL_Counter5_out1[14]_i_1__2_n_0 ;
  wire \HDL_Counter5_out1[15]_i_1__2_n_0 ;
  wire \HDL_Counter5_out1[16]_i_1__2_n_0 ;
  wire \HDL_Counter5_out1[17]_i_1__2_n_0 ;
  wire \HDL_Counter5_out1[18]_i_1__2_n_0 ;
  wire \HDL_Counter5_out1[19]_i_1__2_n_0 ;
  wire \HDL_Counter5_out1[20]_i_1__2_n_0 ;
  wire \HDL_Counter5_out1[21]_i_1__1_n_0 ;
  wire \HDL_Counter5_out1[22]_i_1__1_n_0 ;
  wire \HDL_Counter5_out1[23]_i_1__1_n_0 ;
  wire \HDL_Counter5_out1[24]_i_1__1_n_0 ;
  wire \HDL_Counter5_out1[25]_i_1__1_n_0 ;
  wire \HDL_Counter5_out1[26]_i_1__1_n_0 ;
  wire \HDL_Counter5_out1[27]_i_1__1_n_0 ;
  wire \HDL_Counter5_out1[28]_i_1__1_n_0 ;
  wire \HDL_Counter5_out1[28]_i_2__1_n_0 ;
  wire \HDL_Counter5_out1[28]_i_3__1_n_0 ;
  wire \HDL_Counter5_out1[28]_i_4__1_n_0 ;
  wire \HDL_Counter5_out1[28]_i_5__1_n_0 ;
  wire \HDL_Counter5_out1[28]_i_6__1_n_0 ;
  wire \HDL_Counter5_out1[28]_i_7__1_n_0 ;
  wire \HDL_Counter5_out1[28]_i_8__1_n_0 ;
  wire \HDL_Counter5_out1[2]_i_1__2_n_0 ;
  wire \HDL_Counter5_out1[3]_i_1__2_n_0 ;
  wire \HDL_Counter5_out1[4]_i_1__2_n_0 ;
  wire \HDL_Counter5_out1[5]_i_1__2_n_0 ;
  wire \HDL_Counter5_out1[6]_i_1__2_n_0 ;
  wire \HDL_Counter5_out1[7]_i_1__2_n_0 ;
  wire \HDL_Counter5_out1[8]_i_1__2_n_0 ;
  wire \HDL_Counter5_out1[9]_i_1__2_n_0 ;
  wire \HDL_Counter5_out1_reg_n_0_[10] ;
  wire \HDL_Counter5_out1_reg_n_0_[11] ;
  wire \HDL_Counter5_out1_reg_n_0_[12] ;
  wire \HDL_Counter5_out1_reg_n_0_[13] ;
  wire \HDL_Counter5_out1_reg_n_0_[14] ;
  wire \HDL_Counter5_out1_reg_n_0_[15] ;
  wire \HDL_Counter5_out1_reg_n_0_[16] ;
  wire \HDL_Counter5_out1_reg_n_0_[17] ;
  wire \HDL_Counter5_out1_reg_n_0_[18] ;
  wire \HDL_Counter5_out1_reg_n_0_[19] ;
  wire \HDL_Counter5_out1_reg_n_0_[20] ;
  wire \HDL_Counter5_out1_reg_n_0_[21] ;
  wire \HDL_Counter5_out1_reg_n_0_[22] ;
  wire \HDL_Counter5_out1_reg_n_0_[23] ;
  wire \HDL_Counter5_out1_reg_n_0_[24] ;
  wire \HDL_Counter5_out1_reg_n_0_[25] ;
  wire \HDL_Counter5_out1_reg_n_0_[26] ;
  wire \HDL_Counter5_out1_reg_n_0_[27] ;
  wire \HDL_Counter5_out1_reg_n_0_[28] ;
  wire \HDL_Counter5_out1_reg_n_0_[2] ;
  wire \HDL_Counter5_out1_reg_n_0_[3] ;
  wire \HDL_Counter5_out1_reg_n_0_[4] ;
  wire \HDL_Counter5_out1_reg_n_0_[5] ;
  wire \HDL_Counter5_out1_reg_n_0_[6] ;
  wire \HDL_Counter5_out1_reg_n_0_[7] ;
  wire \HDL_Counter5_out1_reg_n_0_[8] ;
  wire \HDL_Counter5_out1_reg_n_0_[9] ;
  wire \Input_rsvd_1_reg_n_0_[0] ;
  wire \Input_rsvd_1_reg_n_0_[10] ;
  wire \Input_rsvd_1_reg_n_0_[11] ;
  wire \Input_rsvd_1_reg_n_0_[12] ;
  wire \Input_rsvd_1_reg_n_0_[13] ;
  wire \Input_rsvd_1_reg_n_0_[14] ;
  wire \Input_rsvd_1_reg_n_0_[15] ;
  wire \Input_rsvd_1_reg_n_0_[16] ;
  wire \Input_rsvd_1_reg_n_0_[17] ;
  wire \Input_rsvd_1_reg_n_0_[18] ;
  wire \Input_rsvd_1_reg_n_0_[19] ;
  wire \Input_rsvd_1_reg_n_0_[1] ;
  wire \Input_rsvd_1_reg_n_0_[2] ;
  wire \Input_rsvd_1_reg_n_0_[3] ;
  wire \Input_rsvd_1_reg_n_0_[4] ;
  wire \Input_rsvd_1_reg_n_0_[5] ;
  wire \Input_rsvd_1_reg_n_0_[6] ;
  wire \Input_rsvd_1_reg_n_0_[7] ;
  wire \Input_rsvd_1_reg_n_0_[8] ;
  wire \Input_rsvd_1_reg_n_0_[9] ;
  wire \Product1_out1_1_reg[0]__0_n_0 ;
  wire \Product1_out1_1_reg[10]__0_n_0 ;
  wire \Product1_out1_1_reg[11]__0_n_0 ;
  wire \Product1_out1_1_reg[12]__0_n_0 ;
  wire \Product1_out1_1_reg[13]__0_n_0 ;
  wire \Product1_out1_1_reg[14]__0_n_0 ;
  wire \Product1_out1_1_reg[15]__0_n_0 ;
  wire \Product1_out1_1_reg[16]__0_n_0 ;
  wire \Product1_out1_1_reg[17]__0_n_0 ;
  wire \Product1_out1_1_reg[18]__0_n_0 ;
  wire \Product1_out1_1_reg[1]__0_n_0 ;
  wire \Product1_out1_1_reg[2]__0_n_0 ;
  wire \Product1_out1_1_reg[3]__0_n_0 ;
  wire \Product1_out1_1_reg[4]__0_n_0 ;
  wire \Product1_out1_1_reg[5]__0_n_0 ;
  wire \Product1_out1_1_reg[6]__0_n_0 ;
  wire \Product1_out1_1_reg[7]__0_n_0 ;
  wire \Product1_out1_1_reg[8]__0_n_0 ;
  wire \Product1_out1_1_reg[9]__0_n_0 ;
  wire \Product1_out1_1_reg_n_0_[16] ;
  wire Product1_out1__0_carry__0_i_10__0_n_0;
  wire Product1_out1__0_carry__0_i_11__0_n_0;
  wire Product1_out1__0_carry__0_i_12__0_n_0;
  wire Product1_out1__0_carry__0_i_1__0_n_0;
  wire Product1_out1__0_carry__0_i_2__0_n_0;
  wire Product1_out1__0_carry__0_i_3__0_n_0;
  wire Product1_out1__0_carry__0_i_4__0_n_0;
  wire Product1_out1__0_carry__0_i_5__0_n_0;
  wire Product1_out1__0_carry__0_i_6__0_n_0;
  wire Product1_out1__0_carry__0_i_7__0_n_0;
  wire Product1_out1__0_carry__0_i_8__0_n_0;
  wire Product1_out1__0_carry__0_i_9__0_n_0;
  wire Product1_out1__0_carry__0_n_0;
  wire Product1_out1__0_carry__0_n_1;
  wire Product1_out1__0_carry__0_n_2;
  wire Product1_out1__0_carry__0_n_3;
  wire Product1_out1__0_carry__0_n_4;
  wire Product1_out1__0_carry__0_n_5;
  wire Product1_out1__0_carry__0_n_6;
  wire Product1_out1__0_carry__0_n_7;
  wire Product1_out1__0_carry__1_i_10__0_n_0;
  wire Product1_out1__0_carry__1_i_11__0_n_0;
  wire Product1_out1__0_carry__1_i_12__0_n_0;
  wire Product1_out1__0_carry__1_i_1__0_n_0;
  wire Product1_out1__0_carry__1_i_2__0_n_0;
  wire Product1_out1__0_carry__1_i_3__0_n_0;
  wire Product1_out1__0_carry__1_i_4__0_n_0;
  wire Product1_out1__0_carry__1_i_5__0_n_0;
  wire Product1_out1__0_carry__1_i_6__0_n_0;
  wire Product1_out1__0_carry__1_i_7__0_n_0;
  wire Product1_out1__0_carry__1_i_8__0_n_0;
  wire Product1_out1__0_carry__1_i_9__0_n_0;
  wire Product1_out1__0_carry__1_n_0;
  wire Product1_out1__0_carry__1_n_1;
  wire Product1_out1__0_carry__1_n_2;
  wire Product1_out1__0_carry__1_n_3;
  wire Product1_out1__0_carry__1_n_4;
  wire Product1_out1__0_carry__1_n_5;
  wire Product1_out1__0_carry__1_n_6;
  wire Product1_out1__0_carry__1_n_7;
  wire Product1_out1__0_carry__2_i_10__0_n_0;
  wire Product1_out1__0_carry__2_i_11__0_n_0;
  wire Product1_out1__0_carry__2_i_12__0_n_0;
  wire Product1_out1__0_carry__2_i_1__0_n_0;
  wire Product1_out1__0_carry__2_i_2__0_n_0;
  wire Product1_out1__0_carry__2_i_3__0_n_0;
  wire Product1_out1__0_carry__2_i_4__0_n_0;
  wire Product1_out1__0_carry__2_i_5__0_n_0;
  wire Product1_out1__0_carry__2_i_6__0_n_0;
  wire Product1_out1__0_carry__2_i_7__0_n_0;
  wire Product1_out1__0_carry__2_i_8__0_n_0;
  wire Product1_out1__0_carry__2_i_9__0_n_0;
  wire Product1_out1__0_carry__2_n_0;
  wire Product1_out1__0_carry__2_n_1;
  wire Product1_out1__0_carry__2_n_2;
  wire Product1_out1__0_carry__2_n_3;
  wire Product1_out1__0_carry__2_n_4;
  wire Product1_out1__0_carry__2_n_5;
  wire Product1_out1__0_carry__2_n_6;
  wire Product1_out1__0_carry__2_n_7;
  wire Product1_out1__0_carry__3_i_1__0_n_0;
  wire Product1_out1__0_carry__3_i_2__0_n_0;
  wire Product1_out1__0_carry__3_i_3__0_n_0;
  wire Product1_out1__0_carry__3_i_4__0_n_0;
  wire Product1_out1__0_carry__3_i_5__0_n_0;
  wire Product1_out1__0_carry__3_i_6__0_n_0;
  wire Product1_out1__0_carry__3_i_7__0_n_0;
  wire Product1_out1__0_carry__3_i_8__0_n_0;
  wire Product1_out1__0_carry__3_i_9__0_n_0;
  wire Product1_out1__0_carry__3_n_2;
  wire Product1_out1__0_carry__3_n_3;
  wire Product1_out1__0_carry__3_n_5;
  wire Product1_out1__0_carry__3_n_6;
  wire Product1_out1__0_carry__3_n_7;
  wire Product1_out1__0_carry_i_1__0_n_0;
  wire Product1_out1__0_carry_i_2__0_n_0;
  wire Product1_out1__0_carry_i_3__0_n_0;
  wire Product1_out1__0_carry_i_4__0_n_0;
  wire Product1_out1__0_carry_i_5__0_n_0;
  wire Product1_out1__0_carry_i_6__0_n_0;
  wire Product1_out1__0_carry_i_7__0_n_0;
  wire Product1_out1__0_carry_i_8__0_n_0;
  wire Product1_out1__0_carry_n_0;
  wire Product1_out1__0_carry_n_1;
  wire Product1_out1__0_carry_n_2;
  wire Product1_out1__0_carry_n_3;
  wire Product1_out1__0_carry_n_4;
  wire Product1_out1__0_carry_n_5;
  wire Product1_out1__0_carry_n_6;
  wire Product1_out1__0_carry_n_7;
  wire \Product1_out1_inferred__0/i__carry__0_n_0 ;
  wire \Product1_out1_inferred__0/i__carry__0_n_1 ;
  wire \Product1_out1_inferred__0/i__carry__0_n_2 ;
  wire \Product1_out1_inferred__0/i__carry__0_n_3 ;
  wire \Product1_out1_inferred__0/i__carry__0_n_4 ;
  wire \Product1_out1_inferred__0/i__carry__0_n_5 ;
  wire \Product1_out1_inferred__0/i__carry__0_n_6 ;
  wire \Product1_out1_inferred__0/i__carry__0_n_7 ;
  wire \Product1_out1_inferred__0/i__carry__1_n_0 ;
  wire \Product1_out1_inferred__0/i__carry__1_n_1 ;
  wire \Product1_out1_inferred__0/i__carry__1_n_2 ;
  wire \Product1_out1_inferred__0/i__carry__1_n_3 ;
  wire \Product1_out1_inferred__0/i__carry__1_n_4 ;
  wire \Product1_out1_inferred__0/i__carry__1_n_5 ;
  wire \Product1_out1_inferred__0/i__carry__1_n_6 ;
  wire \Product1_out1_inferred__0/i__carry__1_n_7 ;
  wire \Product1_out1_inferred__0/i__carry__2_n_0 ;
  wire \Product1_out1_inferred__0/i__carry__2_n_1 ;
  wire \Product1_out1_inferred__0/i__carry__2_n_2 ;
  wire \Product1_out1_inferred__0/i__carry__2_n_3 ;
  wire \Product1_out1_inferred__0/i__carry__2_n_4 ;
  wire \Product1_out1_inferred__0/i__carry__2_n_5 ;
  wire \Product1_out1_inferred__0/i__carry__2_n_6 ;
  wire \Product1_out1_inferred__0/i__carry__2_n_7 ;
  wire \Product1_out1_inferred__0/i__carry__3_n_2 ;
  wire \Product1_out1_inferred__0/i__carry__3_n_3 ;
  wire \Product1_out1_inferred__0/i__carry__3_n_5 ;
  wire \Product1_out1_inferred__0/i__carry__3_n_6 ;
  wire \Product1_out1_inferred__0/i__carry__3_n_7 ;
  wire \Product1_out1_inferred__0/i__carry_n_0 ;
  wire \Product1_out1_inferred__0/i__carry_n_1 ;
  wire \Product1_out1_inferred__0/i__carry_n_2 ;
  wire \Product1_out1_inferred__0/i__carry_n_3 ;
  wire \Product1_out1_inferred__0/i__carry_n_4 ;
  wire \Product1_out1_inferred__0/i__carry_n_5 ;
  wire \Product1_out1_inferred__0/i__carry_n_6 ;
  wire \Product1_out1_inferred__0/i__carry_n_7 ;
  wire Product1_out1_n_100;
  wire Product1_out1_n_101;
  wire Product1_out1_n_102;
  wire Product1_out1_n_103;
  wire Product1_out1_n_104;
  wire Product1_out1_n_105;
  wire Product1_out1_n_58;
  wire Product1_out1_n_59;
  wire Product1_out1_n_60;
  wire Product1_out1_n_61;
  wire Product1_out1_n_62;
  wire Product1_out1_n_63;
  wire Product1_out1_n_64;
  wire Product1_out1_n_65;
  wire Product1_out1_n_66;
  wire Product1_out1_n_67;
  wire Product1_out1_n_68;
  wire Product1_out1_n_69;
  wire Product1_out1_n_70;
  wire Product1_out1_n_71;
  wire Product1_out1_n_72;
  wire Product1_out1_n_73;
  wire Product1_out1_n_74;
  wire Product1_out1_n_75;
  wire Product1_out1_n_76;
  wire Product1_out1_n_77;
  wire Product1_out1_n_78;
  wire Product1_out1_n_79;
  wire Product1_out1_n_80;
  wire Product1_out1_n_81;
  wire Product1_out1_n_82;
  wire Product1_out1_n_83;
  wire Product1_out1_n_84;
  wire Product1_out1_n_85;
  wire Product1_out1_n_86;
  wire Product1_out1_n_87;
  wire Product1_out1_n_88;
  wire Product1_out1_n_89;
  wire Product1_out1_n_90;
  wire Product1_out1_n_91;
  wire Product1_out1_n_92;
  wire Product1_out1_n_93;
  wire Product1_out1_n_94;
  wire Product1_out1_n_95;
  wire Product1_out1_n_96;
  wire Product1_out1_n_97;
  wire Product1_out1_n_98;
  wire Product1_out1_n_99;
  wire \Switch_out1_1[0]_i_1__0_n_0 ;
  wire \Switch_out1_1[10]_i_1__0_n_0 ;
  wire \Switch_out1_1[11]_i_1__0_n_0 ;
  wire \Switch_out1_1[12]_i_1__0_n_0 ;
  wire \Switch_out1_1[13]_i_1__0_n_0 ;
  wire \Switch_out1_1[14]_i_1__0_n_0 ;
  wire \Switch_out1_1[15]_i_1__0_n_0 ;
  wire \Switch_out1_1[16]_i_1__0_n_0 ;
  wire \Switch_out1_1[17]_i_1__0_n_0 ;
  wire \Switch_out1_1[18]_i_1__0_n_0 ;
  wire \Switch_out1_1[19]_i_1__0_n_0 ;
  wire \Switch_out1_1[1]_i_1__0_n_0 ;
  wire \Switch_out1_1[2]_i_1__0_n_0 ;
  wire \Switch_out1_1[3]_i_1__0_n_0 ;
  wire \Switch_out1_1[4]_i_1__0_n_0 ;
  wire \Switch_out1_1[5]_i_1__0_n_0 ;
  wire \Switch_out1_1[6]_i_1__0_n_0 ;
  wire \Switch_out1_1[7]_i_1__0_n_0 ;
  wire \Switch_out1_1[8]_i_1__0_n_0 ;
  wire \Switch_out1_1[9]_i_1__0_n_0 ;
  wire \Switch_out1_1_reg_n_0_[0] ;
  wire \Switch_out1_1_reg_n_0_[10] ;
  wire \Switch_out1_1_reg_n_0_[11] ;
  wire \Switch_out1_1_reg_n_0_[12] ;
  wire \Switch_out1_1_reg_n_0_[13] ;
  wire \Switch_out1_1_reg_n_0_[14] ;
  wire \Switch_out1_1_reg_n_0_[15] ;
  wire \Switch_out1_1_reg_n_0_[16] ;
  wire \Switch_out1_1_reg_n_0_[17] ;
  wire \Switch_out1_1_reg_n_0_[18] ;
  wire \Switch_out1_1_reg_n_0_[19] ;
  wire \Switch_out1_1_reg_n_0_[1] ;
  wire \Switch_out1_1_reg_n_0_[2] ;
  wire \Switch_out1_1_reg_n_0_[3] ;
  wire \Switch_out1_1_reg_n_0_[4] ;
  wire \Switch_out1_1_reg_n_0_[5] ;
  wire \Switch_out1_1_reg_n_0_[6] ;
  wire \Switch_out1_1_reg_n_0_[7] ;
  wire \Switch_out1_1_reg_n_0_[8] ;
  wire \Switch_out1_1_reg_n_0_[9] ;
  wire clk;
  wire clk_enable;
  wire [19:0]\delayMatch1_reg_next[0]_5 ;
  wire \delayMatch_reg_reg_n_0_[0] ;
  wire \delayMatch_reg_reg_n_0_[1] ;
  wire i__carry__0_i_1__1_n_0;
  wire i__carry__0_i_2__2_n_0;
  wire i__carry__0_i_3__1_n_0;
  wire i__carry__0_i_4__1_n_0;
  wire i__carry__1_i_1__2_n_0;
  wire i__carry__1_i_2__1_n_0;
  wire i__carry__1_i_3__2_n_0;
  wire i__carry__1_i_4__1_n_0;
  wire i__carry__2_i_1__1_n_0;
  wire i__carry__2_i_2__1_n_0;
  wire i__carry__2_i_3__1_n_0;
  wire i__carry__2_i_4__1_n_0;
  wire i__carry__3_i_1__1_n_0;
  wire i__carry__3_i_2__1_n_0;
  wire i__carry__3_i_3__1_n_0;
  wire i__carry_i_1__2_n_0;
  wire i__carry_i_2__2_n_0;
  wire i__carry_i_3__1_n_0;
  wire i__carry_i_4__1_n_0;
  wire reset;
  wire run_drum;
  wire [3:0]NLW_Compare_To_Zero_out1_carry_O_UNCONNECTED;
  wire [3:3]NLW_Compare_To_Zero_out1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_Compare_To_Zero_out1_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_HDL_Counter5_out10_carry__5_CO_UNCONNECTED;
  wire [3:3]NLW_HDL_Counter5_out10_carry__5_O_UNCONNECTED;
  wire NLW_Product1_out1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Product1_out1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Product1_out1_OVERFLOW_UNCONNECTED;
  wire NLW_Product1_out1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Product1_out1_PATTERNDETECT_UNCONNECTED;
  wire NLW_Product1_out1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Product1_out1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Product1_out1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Product1_out1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_Product1_out1_PCOUT_UNCONNECTED;
  wire [3:2]NLW_Product1_out1__0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_Product1_out1__0_carry__3_O_UNCONNECTED;
  wire [3:2]\NLW_Product1_out1_inferred__0/i__carry__3_CO_UNCONNECTED ;
  wire [3:3]\NLW_Product1_out1_inferred__0/i__carry__3_O_UNCONNECTED ;

  CARRY4 Compare_To_Zero_out1_carry
       (.CI(1'b0),
        .CO({Compare_To_Zero_out1_carry_n_0,Compare_To_Zero_out1_carry_n_1,Compare_To_Zero_out1_carry_n_2,Compare_To_Zero_out1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_Compare_To_Zero_out1_carry_O_UNCONNECTED[3:0]),
        .S({Compare_To_Zero_out1_carry_i_1__1_n_0,Compare_To_Zero_out1_carry_i_2__1_n_0,Compare_To_Zero_out1_carry_i_3__1_n_0,Compare_To_Zero_out1_carry_i_4__1_n_0}));
  CARRY4 Compare_To_Zero_out1_carry__0
       (.CI(Compare_To_Zero_out1_carry_n_0),
        .CO({NLW_Compare_To_Zero_out1_carry__0_CO_UNCONNECTED[3],Compare_To_Zero_out1,Compare_To_Zero_out1_carry__0_n_2,Compare_To_Zero_out1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_Compare_To_Zero_out1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,Compare_To_Zero_out1_carry__0_i_1__1_n_0,Compare_To_Zero_out1_carry__0_i_2__1_n_0,Compare_To_Zero_out1_carry__0_i_3__1_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    Compare_To_Zero_out1_carry__0_i_1__1
       (.I0(\HDL_Counter5_out1_reg_n_0_[28] ),
        .I1(\HDL_Counter5_out1_reg_n_0_[27] ),
        .O(Compare_To_Zero_out1_carry__0_i_1__1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    Compare_To_Zero_out1_carry__0_i_2__1
       (.I0(\HDL_Counter5_out1_reg_n_0_[24] ),
        .I1(\HDL_Counter5_out1_reg_n_0_[25] ),
        .I2(\HDL_Counter5_out1_reg_n_0_[26] ),
        .O(Compare_To_Zero_out1_carry__0_i_2__1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    Compare_To_Zero_out1_carry__0_i_3__1
       (.I0(\HDL_Counter5_out1_reg_n_0_[21] ),
        .I1(\HDL_Counter5_out1_reg_n_0_[22] ),
        .I2(\HDL_Counter5_out1_reg_n_0_[23] ),
        .O(Compare_To_Zero_out1_carry__0_i_3__1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    Compare_To_Zero_out1_carry_i_1__1
       (.I0(\HDL_Counter5_out1_reg_n_0_[18] ),
        .I1(\HDL_Counter5_out1_reg_n_0_[19] ),
        .I2(\HDL_Counter5_out1_reg_n_0_[20] ),
        .O(Compare_To_Zero_out1_carry_i_1__1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    Compare_To_Zero_out1_carry_i_2__1
       (.I0(\HDL_Counter5_out1_reg_n_0_[15] ),
        .I1(\HDL_Counter5_out1_reg_n_0_[16] ),
        .I2(\HDL_Counter5_out1_reg_n_0_[17] ),
        .O(Compare_To_Zero_out1_carry_i_2__1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    Compare_To_Zero_out1_carry_i_3__1
       (.I0(\HDL_Counter5_out1_reg_n_0_[12] ),
        .I1(\HDL_Counter5_out1_reg_n_0_[13] ),
        .I2(\HDL_Counter5_out1_reg_n_0_[14] ),
        .O(Compare_To_Zero_out1_carry_i_3__1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    Compare_To_Zero_out1_carry_i_4__1
       (.I0(\HDL_Counter5_out1_reg_n_0_[9] ),
        .I1(\HDL_Counter5_out1_reg_n_0_[10] ),
        .I2(\HDL_Counter5_out1_reg_n_0_[11] ),
        .O(Compare_To_Zero_out1_carry_i_4__1_n_0));
  CARRY4 HDL_Counter5_out10_carry
       (.CI(1'b0),
        .CO({HDL_Counter5_out10_carry_n_0,HDL_Counter5_out10_carry_n_1,HDL_Counter5_out10_carry_n_2,HDL_Counter5_out10_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\HDL_Counter5_out1_reg_n_0_[5] ,\HDL_Counter5_out1_reg_n_0_[4] ,\HDL_Counter5_out1_reg_n_0_[3] ,1'b0}),
        .O({HDL_Counter5_out10_carry_n_4,HDL_Counter5_out10_carry_n_5,HDL_Counter5_out10_carry_n_6,HDL_Counter5_out10_carry_n_7}),
        .S({HDL_Counter5_out10_carry_i_1__1_n_0,HDL_Counter5_out10_carry_i_2__1_n_0,HDL_Counter5_out10_carry_i_3__1_n_0,\HDL_Counter5_out1_reg_n_0_[2] }));
  CARRY4 HDL_Counter5_out10_carry__0
       (.CI(HDL_Counter5_out10_carry_n_0),
        .CO({HDL_Counter5_out10_carry__0_n_0,HDL_Counter5_out10_carry__0_n_1,HDL_Counter5_out10_carry__0_n_2,HDL_Counter5_out10_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\HDL_Counter5_out1_reg_n_0_[9] ,\HDL_Counter5_out1_reg_n_0_[8] ,\HDL_Counter5_out1_reg_n_0_[7] ,\HDL_Counter5_out1_reg_n_0_[6] }),
        .O({HDL_Counter5_out10_carry__0_n_4,HDL_Counter5_out10_carry__0_n_5,HDL_Counter5_out10_carry__0_n_6,HDL_Counter5_out10_carry__0_n_7}),
        .S({HDL_Counter5_out10_carry__0_i_1__1_n_0,HDL_Counter5_out10_carry__0_i_2__1_n_0,HDL_Counter5_out10_carry__0_i_3__1_n_0,HDL_Counter5_out10_carry__0_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__0_i_1__1
       (.I0(\HDL_Counter5_out1_reg_n_0_[9] ),
        .O(HDL_Counter5_out10_carry__0_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__0_i_2__1
       (.I0(\HDL_Counter5_out1_reg_n_0_[8] ),
        .O(HDL_Counter5_out10_carry__0_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__0_i_3__1
       (.I0(\HDL_Counter5_out1_reg_n_0_[7] ),
        .O(HDL_Counter5_out10_carry__0_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__0_i_4__1
       (.I0(\HDL_Counter5_out1_reg_n_0_[6] ),
        .O(HDL_Counter5_out10_carry__0_i_4__1_n_0));
  CARRY4 HDL_Counter5_out10_carry__1
       (.CI(HDL_Counter5_out10_carry__0_n_0),
        .CO({HDL_Counter5_out10_carry__1_n_0,HDL_Counter5_out10_carry__1_n_1,HDL_Counter5_out10_carry__1_n_2,HDL_Counter5_out10_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\HDL_Counter5_out1_reg_n_0_[13] ,\HDL_Counter5_out1_reg_n_0_[12] ,\HDL_Counter5_out1_reg_n_0_[11] ,\HDL_Counter5_out1_reg_n_0_[10] }),
        .O({HDL_Counter5_out10_carry__1_n_4,HDL_Counter5_out10_carry__1_n_5,HDL_Counter5_out10_carry__1_n_6,HDL_Counter5_out10_carry__1_n_7}),
        .S({HDL_Counter5_out10_carry__1_i_1__1_n_0,HDL_Counter5_out10_carry__1_i_2__1_n_0,HDL_Counter5_out10_carry__1_i_3__1_n_0,HDL_Counter5_out10_carry__1_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__1_i_1__1
       (.I0(\HDL_Counter5_out1_reg_n_0_[13] ),
        .O(HDL_Counter5_out10_carry__1_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__1_i_2__1
       (.I0(\HDL_Counter5_out1_reg_n_0_[12] ),
        .O(HDL_Counter5_out10_carry__1_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__1_i_3__1
       (.I0(\HDL_Counter5_out1_reg_n_0_[11] ),
        .O(HDL_Counter5_out10_carry__1_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__1_i_4__1
       (.I0(\HDL_Counter5_out1_reg_n_0_[10] ),
        .O(HDL_Counter5_out10_carry__1_i_4__1_n_0));
  CARRY4 HDL_Counter5_out10_carry__2
       (.CI(HDL_Counter5_out10_carry__1_n_0),
        .CO({HDL_Counter5_out10_carry__2_n_0,HDL_Counter5_out10_carry__2_n_1,HDL_Counter5_out10_carry__2_n_2,HDL_Counter5_out10_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\HDL_Counter5_out1_reg_n_0_[17] ,\HDL_Counter5_out1_reg_n_0_[16] ,\HDL_Counter5_out1_reg_n_0_[15] ,\HDL_Counter5_out1_reg_n_0_[14] }),
        .O({HDL_Counter5_out10_carry__2_n_4,HDL_Counter5_out10_carry__2_n_5,HDL_Counter5_out10_carry__2_n_6,HDL_Counter5_out10_carry__2_n_7}),
        .S({HDL_Counter5_out10_carry__2_i_1__1_n_0,HDL_Counter5_out10_carry__2_i_2__1_n_0,HDL_Counter5_out10_carry__2_i_3__1_n_0,HDL_Counter5_out10_carry__2_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__2_i_1__1
       (.I0(\HDL_Counter5_out1_reg_n_0_[17] ),
        .O(HDL_Counter5_out10_carry__2_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__2_i_2__1
       (.I0(\HDL_Counter5_out1_reg_n_0_[16] ),
        .O(HDL_Counter5_out10_carry__2_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__2_i_3__1
       (.I0(\HDL_Counter5_out1_reg_n_0_[15] ),
        .O(HDL_Counter5_out10_carry__2_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__2_i_4__1
       (.I0(\HDL_Counter5_out1_reg_n_0_[14] ),
        .O(HDL_Counter5_out10_carry__2_i_4__1_n_0));
  CARRY4 HDL_Counter5_out10_carry__3
       (.CI(HDL_Counter5_out10_carry__2_n_0),
        .CO({HDL_Counter5_out10_carry__3_n_0,HDL_Counter5_out10_carry__3_n_1,HDL_Counter5_out10_carry__3_n_2,HDL_Counter5_out10_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\HDL_Counter5_out1_reg_n_0_[21] ,\HDL_Counter5_out1_reg_n_0_[20] ,\HDL_Counter5_out1_reg_n_0_[19] ,\HDL_Counter5_out1_reg_n_0_[18] }),
        .O({HDL_Counter5_out10_carry__3_n_4,HDL_Counter5_out10_carry__3_n_5,HDL_Counter5_out10_carry__3_n_6,HDL_Counter5_out10_carry__3_n_7}),
        .S({HDL_Counter5_out10_carry__3_i_1__1_n_0,HDL_Counter5_out10_carry__3_i_2__1_n_0,HDL_Counter5_out10_carry__3_i_3__1_n_0,HDL_Counter5_out10_carry__3_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__3_i_1__1
       (.I0(\HDL_Counter5_out1_reg_n_0_[21] ),
        .O(HDL_Counter5_out10_carry__3_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__3_i_2__1
       (.I0(\HDL_Counter5_out1_reg_n_0_[20] ),
        .O(HDL_Counter5_out10_carry__3_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__3_i_3__1
       (.I0(\HDL_Counter5_out1_reg_n_0_[19] ),
        .O(HDL_Counter5_out10_carry__3_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__3_i_4__1
       (.I0(\HDL_Counter5_out1_reg_n_0_[18] ),
        .O(HDL_Counter5_out10_carry__3_i_4__1_n_0));
  CARRY4 HDL_Counter5_out10_carry__4
       (.CI(HDL_Counter5_out10_carry__3_n_0),
        .CO({HDL_Counter5_out10_carry__4_n_0,HDL_Counter5_out10_carry__4_n_1,HDL_Counter5_out10_carry__4_n_2,HDL_Counter5_out10_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\HDL_Counter5_out1_reg_n_0_[25] ,\HDL_Counter5_out1_reg_n_0_[24] ,\HDL_Counter5_out1_reg_n_0_[23] ,\HDL_Counter5_out1_reg_n_0_[22] }),
        .O({HDL_Counter5_out10_carry__4_n_4,HDL_Counter5_out10_carry__4_n_5,HDL_Counter5_out10_carry__4_n_6,HDL_Counter5_out10_carry__4_n_7}),
        .S({HDL_Counter5_out10_carry__4_i_1__1_n_0,HDL_Counter5_out10_carry__4_i_2__1_n_0,HDL_Counter5_out10_carry__4_i_3__1_n_0,HDL_Counter5_out10_carry__4_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__4_i_1__1
       (.I0(\HDL_Counter5_out1_reg_n_0_[25] ),
        .O(HDL_Counter5_out10_carry__4_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__4_i_2__1
       (.I0(\HDL_Counter5_out1_reg_n_0_[24] ),
        .O(HDL_Counter5_out10_carry__4_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__4_i_3__1
       (.I0(\HDL_Counter5_out1_reg_n_0_[23] ),
        .O(HDL_Counter5_out10_carry__4_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__4_i_4__1
       (.I0(\HDL_Counter5_out1_reg_n_0_[22] ),
        .O(HDL_Counter5_out10_carry__4_i_4__1_n_0));
  CARRY4 HDL_Counter5_out10_carry__5
       (.CI(HDL_Counter5_out10_carry__4_n_0),
        .CO({NLW_HDL_Counter5_out10_carry__5_CO_UNCONNECTED[3:2],HDL_Counter5_out10_carry__5_n_2,HDL_Counter5_out10_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\HDL_Counter5_out1_reg_n_0_[27] ,\HDL_Counter5_out1_reg_n_0_[26] }),
        .O({NLW_HDL_Counter5_out10_carry__5_O_UNCONNECTED[3],HDL_Counter5_out10_carry__5_n_5,HDL_Counter5_out10_carry__5_n_6,HDL_Counter5_out10_carry__5_n_7}),
        .S({1'b0,HDL_Counter5_out10_carry__5_i_1__1_n_0,HDL_Counter5_out10_carry__5_i_2__1_n_0,HDL_Counter5_out10_carry__5_i_3__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__5_i_1__1
       (.I0(\HDL_Counter5_out1_reg_n_0_[28] ),
        .O(HDL_Counter5_out10_carry__5_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__5_i_2__1
       (.I0(\HDL_Counter5_out1_reg_n_0_[27] ),
        .O(HDL_Counter5_out10_carry__5_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry__5_i_3__1
       (.I0(\HDL_Counter5_out1_reg_n_0_[26] ),
        .O(HDL_Counter5_out10_carry__5_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry_i_1__1
       (.I0(\HDL_Counter5_out1_reg_n_0_[5] ),
        .O(HDL_Counter5_out10_carry_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry_i_2__1
       (.I0(\HDL_Counter5_out1_reg_n_0_[4] ),
        .O(HDL_Counter5_out10_carry_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    HDL_Counter5_out10_carry_i_3__1
       (.I0(\HDL_Counter5_out1_reg_n_0_[3] ),
        .O(HDL_Counter5_out10_carry_i_3__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[10]_i_1__2 
       (.I0(HDL_Counter5_out10_carry__1_n_7),
        .I1(\HDL_Counter5_out1[28]_i_3__1_n_0 ),
        .O(\HDL_Counter5_out1[10]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[11]_i_1__2 
       (.I0(HDL_Counter5_out10_carry__1_n_6),
        .I1(\HDL_Counter5_out1[28]_i_3__1_n_0 ),
        .O(\HDL_Counter5_out1[11]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[12]_i_1__2 
       (.I0(HDL_Counter5_out10_carry__1_n_5),
        .I1(\HDL_Counter5_out1[28]_i_3__1_n_0 ),
        .O(\HDL_Counter5_out1[12]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[13]_i_1__2 
       (.I0(HDL_Counter5_out10_carry__1_n_4),
        .I1(\HDL_Counter5_out1[28]_i_3__1_n_0 ),
        .O(\HDL_Counter5_out1[13]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[14]_i_1__2 
       (.I0(HDL_Counter5_out10_carry__2_n_7),
        .I1(\HDL_Counter5_out1[28]_i_3__1_n_0 ),
        .O(\HDL_Counter5_out1[14]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[15]_i_1__2 
       (.I0(HDL_Counter5_out10_carry__2_n_6),
        .I1(\HDL_Counter5_out1[28]_i_3__1_n_0 ),
        .O(\HDL_Counter5_out1[15]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[16]_i_1__2 
       (.I0(HDL_Counter5_out10_carry__2_n_5),
        .I1(\HDL_Counter5_out1[28]_i_3__1_n_0 ),
        .O(\HDL_Counter5_out1[16]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[17]_i_1__2 
       (.I0(HDL_Counter5_out10_carry__2_n_4),
        .I1(\HDL_Counter5_out1[28]_i_3__1_n_0 ),
        .O(\HDL_Counter5_out1[17]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[18]_i_1__2 
       (.I0(HDL_Counter5_out10_carry__3_n_7),
        .I1(\HDL_Counter5_out1[28]_i_3__1_n_0 ),
        .O(\HDL_Counter5_out1[18]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[19]_i_1__2 
       (.I0(HDL_Counter5_out10_carry__3_n_6),
        .I1(\HDL_Counter5_out1[28]_i_3__1_n_0 ),
        .O(\HDL_Counter5_out1[19]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[20]_i_1__2 
       (.I0(HDL_Counter5_out10_carry__3_n_5),
        .I1(\HDL_Counter5_out1[28]_i_3__1_n_0 ),
        .O(\HDL_Counter5_out1[20]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[21]_i_1__1 
       (.I0(HDL_Counter5_out10_carry__3_n_4),
        .I1(\HDL_Counter5_out1[28]_i_3__1_n_0 ),
        .O(\HDL_Counter5_out1[21]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[22]_i_1__1 
       (.I0(HDL_Counter5_out10_carry__4_n_7),
        .I1(\HDL_Counter5_out1[28]_i_3__1_n_0 ),
        .O(\HDL_Counter5_out1[22]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[23]_i_1__1 
       (.I0(HDL_Counter5_out10_carry__4_n_6),
        .I1(\HDL_Counter5_out1[28]_i_3__1_n_0 ),
        .O(\HDL_Counter5_out1[23]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[24]_i_1__1 
       (.I0(HDL_Counter5_out10_carry__4_n_5),
        .I1(\HDL_Counter5_out1[28]_i_3__1_n_0 ),
        .O(\HDL_Counter5_out1[24]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[25]_i_1__1 
       (.I0(HDL_Counter5_out10_carry__4_n_4),
        .I1(\HDL_Counter5_out1[28]_i_3__1_n_0 ),
        .O(\HDL_Counter5_out1[25]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[26]_i_1__1 
       (.I0(HDL_Counter5_out10_carry__5_n_7),
        .I1(\HDL_Counter5_out1[28]_i_3__1_n_0 ),
        .O(\HDL_Counter5_out1[26]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \HDL_Counter5_out1[27]_i_1__1 
       (.I0(\HDL_Counter5_out1[28]_i_3__1_n_0 ),
        .I1(HDL_Counter5_out10_carry__5_n_6),
        .O(\HDL_Counter5_out1[27]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h4C)) 
    \HDL_Counter5_out1[28]_i_1__1 
       (.I0(Compare_To_Zero_out1),
        .I1(clk_enable),
        .I2(run_drum),
        .O(\HDL_Counter5_out1[28]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[28]_i_2__1 
       (.I0(HDL_Counter5_out10_carry__5_n_5),
        .I1(\HDL_Counter5_out1[28]_i_3__1_n_0 ),
        .O(\HDL_Counter5_out1[28]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    \HDL_Counter5_out1[28]_i_3__1 
       (.I0(\HDL_Counter5_out1[28]_i_4__1_n_0 ),
        .I1(\HDL_Counter5_out1[28]_i_5__1_n_0 ),
        .I2(\HDL_Counter5_out1[28]_i_6__1_n_0 ),
        .I3(\HDL_Counter5_out1[28]_i_7__1_n_0 ),
        .I4(\HDL_Counter5_out1[28]_i_8__1_n_0 ),
        .I5(run_drum),
        .O(\HDL_Counter5_out1[28]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \HDL_Counter5_out1[28]_i_4__1 
       (.I0(\HDL_Counter5_out1_reg_n_0_[9] ),
        .I1(\HDL_Counter5_out1_reg_n_0_[10] ),
        .I2(\HDL_Counter5_out1_reg_n_0_[11] ),
        .I3(\HDL_Counter5_out1_reg_n_0_[12] ),
        .I4(\HDL_Counter5_out1_reg_n_0_[13] ),
        .I5(\HDL_Counter5_out1_reg_n_0_[14] ),
        .O(\HDL_Counter5_out1[28]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \HDL_Counter5_out1[28]_i_5__1 
       (.I0(\HDL_Counter5_out1_reg_n_0_[15] ),
        .I1(\HDL_Counter5_out1_reg_n_0_[16] ),
        .I2(\HDL_Counter5_out1_reg_n_0_[17] ),
        .I3(\HDL_Counter5_out1_reg_n_0_[18] ),
        .I4(\HDL_Counter5_out1_reg_n_0_[19] ),
        .I5(\HDL_Counter5_out1_reg_n_0_[20] ),
        .O(\HDL_Counter5_out1[28]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \HDL_Counter5_out1[28]_i_6__1 
       (.I0(\HDL_Counter5_out1_reg_n_0_[6] ),
        .I1(\HDL_Counter5_out1_reg_n_0_[5] ),
        .I2(\HDL_Counter5_out1_reg_n_0_[8] ),
        .I3(\HDL_Counter5_out1_reg_n_0_[7] ),
        .O(\HDL_Counter5_out1[28]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \HDL_Counter5_out1[28]_i_7__1 
       (.I0(\HDL_Counter5_out1_reg_n_0_[21] ),
        .I1(\HDL_Counter5_out1_reg_n_0_[22] ),
        .I2(\HDL_Counter5_out1_reg_n_0_[23] ),
        .I3(\HDL_Counter5_out1_reg_n_0_[24] ),
        .I4(\HDL_Counter5_out1_reg_n_0_[25] ),
        .I5(\HDL_Counter5_out1_reg_n_0_[26] ),
        .O(\HDL_Counter5_out1[28]_i_7__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \HDL_Counter5_out1[28]_i_8__1 
       (.I0(\HDL_Counter5_out1_reg_n_0_[2] ),
        .I1(\HDL_Counter5_out1_reg_n_0_[27] ),
        .I2(\HDL_Counter5_out1_reg_n_0_[28] ),
        .I3(\HDL_Counter5_out1_reg_n_0_[4] ),
        .I4(\HDL_Counter5_out1_reg_n_0_[3] ),
        .O(\HDL_Counter5_out1[28]_i_8__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[2]_i_1__2 
       (.I0(HDL_Counter5_out10_carry_n_7),
        .I1(\HDL_Counter5_out1[28]_i_3__1_n_0 ),
        .O(\HDL_Counter5_out1[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[3]_i_1__2 
       (.I0(HDL_Counter5_out10_carry_n_6),
        .I1(\HDL_Counter5_out1[28]_i_3__1_n_0 ),
        .O(\HDL_Counter5_out1[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[4]_i_1__2 
       (.I0(HDL_Counter5_out10_carry_n_5),
        .I1(\HDL_Counter5_out1[28]_i_3__1_n_0 ),
        .O(\HDL_Counter5_out1[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[5]_i_1__2 
       (.I0(HDL_Counter5_out10_carry_n_4),
        .I1(\HDL_Counter5_out1[28]_i_3__1_n_0 ),
        .O(\HDL_Counter5_out1[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[6]_i_1__2 
       (.I0(HDL_Counter5_out10_carry__0_n_7),
        .I1(\HDL_Counter5_out1[28]_i_3__1_n_0 ),
        .O(\HDL_Counter5_out1[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[7]_i_1__2 
       (.I0(HDL_Counter5_out10_carry__0_n_6),
        .I1(\HDL_Counter5_out1[28]_i_3__1_n_0 ),
        .O(\HDL_Counter5_out1[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[8]_i_1__2 
       (.I0(HDL_Counter5_out10_carry__0_n_5),
        .I1(\HDL_Counter5_out1[28]_i_3__1_n_0 ),
        .O(\HDL_Counter5_out1[8]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HDL_Counter5_out1[9]_i_1__2 
       (.I0(HDL_Counter5_out10_carry__0_n_4),
        .I1(\HDL_Counter5_out1[28]_i_3__1_n_0 ),
        .O(\HDL_Counter5_out1[9]_i_1__2_n_0 ));
  FDCE \HDL_Counter5_out1_reg[10] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[10]_i_1__2_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[10] ));
  FDCE \HDL_Counter5_out1_reg[11] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[11]_i_1__2_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[11] ));
  FDCE \HDL_Counter5_out1_reg[12] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[12]_i_1__2_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[12] ));
  FDCE \HDL_Counter5_out1_reg[13] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[13]_i_1__2_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[13] ));
  FDCE \HDL_Counter5_out1_reg[14] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[14]_i_1__2_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[14] ));
  FDCE \HDL_Counter5_out1_reg[15] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[15]_i_1__2_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[15] ));
  FDCE \HDL_Counter5_out1_reg[16] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[16]_i_1__2_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[16] ));
  FDCE \HDL_Counter5_out1_reg[17] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[17]_i_1__2_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[17] ));
  FDCE \HDL_Counter5_out1_reg[18] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[18]_i_1__2_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[18] ));
  FDCE \HDL_Counter5_out1_reg[19] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[19]_i_1__2_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[19] ));
  FDCE \HDL_Counter5_out1_reg[20] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[20]_i_1__2_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[20] ));
  FDCE \HDL_Counter5_out1_reg[21] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[21]_i_1__1_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[21] ));
  FDCE \HDL_Counter5_out1_reg[22] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[22]_i_1__1_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[22] ));
  FDCE \HDL_Counter5_out1_reg[23] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[23]_i_1__1_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[23] ));
  FDCE \HDL_Counter5_out1_reg[24] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[24]_i_1__1_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[24] ));
  FDCE \HDL_Counter5_out1_reg[25] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[25]_i_1__1_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[25] ));
  FDCE \HDL_Counter5_out1_reg[26] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[26]_i_1__1_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[26] ));
  FDPE \HDL_Counter5_out1_reg[27] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__1_n_0 ),
        .D(\HDL_Counter5_out1[27]_i_1__1_n_0 ),
        .PRE(reset),
        .Q(\HDL_Counter5_out1_reg_n_0_[27] ));
  FDCE \HDL_Counter5_out1_reg[28] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[28]_i_2__1_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[28] ));
  FDCE \HDL_Counter5_out1_reg[2] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[2]_i_1__2_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[2] ));
  FDCE \HDL_Counter5_out1_reg[3] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[3]_i_1__2_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[3] ));
  FDCE \HDL_Counter5_out1_reg[4] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[4]_i_1__2_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[4] ));
  FDCE \HDL_Counter5_out1_reg[5] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[5]_i_1__2_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[5] ));
  FDCE \HDL_Counter5_out1_reg[6] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[6]_i_1__2_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[6] ));
  FDCE \HDL_Counter5_out1_reg[7] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[7]_i_1__2_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[7] ));
  FDCE \HDL_Counter5_out1_reg[8] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[8]_i_1__2_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[8] ));
  FDCE \HDL_Counter5_out1_reg[9] 
       (.C(clk),
        .CE(\HDL_Counter5_out1[28]_i_1__1_n_0 ),
        .CLR(reset),
        .D(\HDL_Counter5_out1[9]_i_1__2_n_0 ),
        .Q(\HDL_Counter5_out1_reg_n_0_[9] ));
  FDCE \Input_rsvd_1_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[0]),
        .Q(\Input_rsvd_1_reg_n_0_[0] ));
  FDCE \Input_rsvd_1_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[10]),
        .Q(\Input_rsvd_1_reg_n_0_[10] ));
  FDCE \Input_rsvd_1_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[11]),
        .Q(\Input_rsvd_1_reg_n_0_[11] ));
  FDCE \Input_rsvd_1_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[12]),
        .Q(\Input_rsvd_1_reg_n_0_[12] ));
  FDCE \Input_rsvd_1_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[13]),
        .Q(\Input_rsvd_1_reg_n_0_[13] ));
  FDCE \Input_rsvd_1_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[14]),
        .Q(\Input_rsvd_1_reg_n_0_[14] ));
  FDCE \Input_rsvd_1_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[15]),
        .Q(\Input_rsvd_1_reg_n_0_[15] ));
  FDCE \Input_rsvd_1_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[16]),
        .Q(\Input_rsvd_1_reg_n_0_[16] ));
  FDCE \Input_rsvd_1_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[17]),
        .Q(\Input_rsvd_1_reg_n_0_[17] ));
  FDCE \Input_rsvd_1_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[18]),
        .Q(\Input_rsvd_1_reg_n_0_[18] ));
  FDCE \Input_rsvd_1_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[19]),
        .Q(\Input_rsvd_1_reg_n_0_[19] ));
  FDCE \Input_rsvd_1_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[1]),
        .Q(\Input_rsvd_1_reg_n_0_[1] ));
  FDCE \Input_rsvd_1_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[2]),
        .Q(\Input_rsvd_1_reg_n_0_[2] ));
  FDCE \Input_rsvd_1_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[3]),
        .Q(\Input_rsvd_1_reg_n_0_[3] ));
  FDCE \Input_rsvd_1_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[4]),
        .Q(\Input_rsvd_1_reg_n_0_[4] ));
  FDCE \Input_rsvd_1_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[5]),
        .Q(\Input_rsvd_1_reg_n_0_[5] ));
  FDCE \Input_rsvd_1_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[6]),
        .Q(\Input_rsvd_1_reg_n_0_[6] ));
  FDCE \Input_rsvd_1_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[7]),
        .Q(\Input_rsvd_1_reg_n_0_[7] ));
  FDCE \Input_rsvd_1_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[8]),
        .Q(\Input_rsvd_1_reg_n_0_[8] ));
  FDCE \Input_rsvd_1_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(D[9]),
        .Q(\Input_rsvd_1_reg_n_0_[9] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Product1_out1
       (.A({\Switch_out1_1_reg_n_0_[19] ,\Switch_out1_1_reg_n_0_[19] ,\Switch_out1_1_reg_n_0_[19] ,\Switch_out1_1_reg_n_0_[19] ,\Switch_out1_1_reg_n_0_[19] ,\Switch_out1_1_reg_n_0_[19] ,\Switch_out1_1_reg_n_0_[19] ,\Switch_out1_1_reg_n_0_[19] ,\Switch_out1_1_reg_n_0_[19] ,\Switch_out1_1_reg_n_0_[19] ,\Switch_out1_1_reg_n_0_[19] ,\Switch_out1_1_reg_n_0_[18] ,\Switch_out1_1_reg_n_0_[17] ,\Switch_out1_1_reg_n_0_[16] ,\Switch_out1_1_reg_n_0_[15] ,\Switch_out1_1_reg_n_0_[14] ,\Switch_out1_1_reg_n_0_[13] ,\Switch_out1_1_reg_n_0_[12] ,\Switch_out1_1_reg_n_0_[11] ,\Switch_out1_1_reg_n_0_[10] ,\Switch_out1_1_reg_n_0_[9] ,\Switch_out1_1_reg_n_0_[8] ,\Switch_out1_1_reg_n_0_[7] ,\Switch_out1_1_reg_n_0_[6] ,\Switch_out1_1_reg_n_0_[5] ,\Switch_out1_1_reg_n_0_[4] ,\Switch_out1_1_reg_n_0_[3] ,\Switch_out1_1_reg_n_0_[2] ,\Switch_out1_1_reg_n_0_[1] ,\Switch_out1_1_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Product1_out1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\Input_rsvd_1_reg_n_0_[16] ,\Input_rsvd_1_reg_n_0_[15] ,\Input_rsvd_1_reg_n_0_[14] ,\Input_rsvd_1_reg_n_0_[13] ,\Input_rsvd_1_reg_n_0_[12] ,\Input_rsvd_1_reg_n_0_[11] ,\Input_rsvd_1_reg_n_0_[10] ,\Input_rsvd_1_reg_n_0_[9] ,\Input_rsvd_1_reg_n_0_[8] ,\Input_rsvd_1_reg_n_0_[7] ,\Input_rsvd_1_reg_n_0_[6] ,\Input_rsvd_1_reg_n_0_[5] ,\Input_rsvd_1_reg_n_0_[4] ,\Input_rsvd_1_reg_n_0_[3] ,\Input_rsvd_1_reg_n_0_[2] ,\Input_rsvd_1_reg_n_0_[1] ,\Input_rsvd_1_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Product1_out1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Product1_out1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Product1_out1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Product1_out1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Product1_out1_OVERFLOW_UNCONNECTED),
        .P({Product1_out1_n_58,Product1_out1_n_59,Product1_out1_n_60,Product1_out1_n_61,Product1_out1_n_62,Product1_out1_n_63,Product1_out1_n_64,Product1_out1_n_65,Product1_out1_n_66,Product1_out1_n_67,Product1_out1_n_68,Product1_out1_n_69,Product1_out1_n_70,Product1_out1_n_71,Product1_out1_n_72,Product1_out1_n_73,Product1_out1_n_74,Product1_out1_n_75,Product1_out1_n_76,Product1_out1_n_77,Product1_out1_n_78,Product1_out1_n_79,Product1_out1_n_80,Product1_out1_n_81,Product1_out1_n_82,Product1_out1_n_83,Product1_out1_n_84,Product1_out1_n_85,Product1_out1_n_86,Product1_out1_n_87,Product1_out1_n_88,Product1_out1_n_89,Product1_out1_n_90,Product1_out1_n_91,Product1_out1_n_92,Product1_out1_n_93,Product1_out1_n_94,Product1_out1_n_95,Product1_out1_n_96,Product1_out1_n_97,Product1_out1_n_98,Product1_out1_n_99,Product1_out1_n_100,Product1_out1_n_101,Product1_out1_n_102,Product1_out1_n_103,Product1_out1_n_104,Product1_out1_n_105}),
        .PATTERNBDETECT(NLW_Product1_out1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Product1_out1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_Product1_out1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Product1_out1_UNDERFLOW_UNCONNECTED));
  FDCE \Product1_out1_1_reg[0]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry_n_7 ),
        .Q(\Product1_out1_1_reg[0]__0_n_0 ));
  FDCE \Product1_out1_1_reg[10]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry__1_n_5 ),
        .Q(\Product1_out1_1_reg[10]__0_n_0 ));
  FDCE \Product1_out1_1_reg[11]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry__1_n_4 ),
        .Q(\Product1_out1_1_reg[11]__0_n_0 ));
  FDCE \Product1_out1_1_reg[12]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry__2_n_7 ),
        .Q(\Product1_out1_1_reg[12]__0_n_0 ));
  FDCE \Product1_out1_1_reg[13]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry__2_n_6 ),
        .Q(\Product1_out1_1_reg[13]__0_n_0 ));
  FDCE \Product1_out1_1_reg[14]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry__2_n_5 ),
        .Q(\Product1_out1_1_reg[14]__0_n_0 ));
  FDCE \Product1_out1_1_reg[15]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry__2_n_4 ),
        .Q(\Product1_out1_1_reg[15]__0_n_0 ));
  FDCE \Product1_out1_1_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Product1_out1_n_89),
        .Q(\Product1_out1_1_reg_n_0_[16] ));
  FDCE \Product1_out1_1_reg[16]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry__3_n_7 ),
        .Q(\Product1_out1_1_reg[16]__0_n_0 ));
  FDCE \Product1_out1_1_reg[17]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry__3_n_6 ),
        .Q(\Product1_out1_1_reg[17]__0_n_0 ));
  FDCE \Product1_out1_1_reg[18]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry__3_n_5 ),
        .Q(\Product1_out1_1_reg[18]__0_n_0 ));
  FDCE \Product1_out1_1_reg[1]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry_n_6 ),
        .Q(\Product1_out1_1_reg[1]__0_n_0 ));
  FDCE \Product1_out1_1_reg[2]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry_n_5 ),
        .Q(\Product1_out1_1_reg[2]__0_n_0 ));
  FDCE \Product1_out1_1_reg[3]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry_n_4 ),
        .Q(\Product1_out1_1_reg[3]__0_n_0 ));
  FDCE \Product1_out1_1_reg[4]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry__0_n_7 ),
        .Q(\Product1_out1_1_reg[4]__0_n_0 ));
  FDCE \Product1_out1_1_reg[5]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry__0_n_6 ),
        .Q(\Product1_out1_1_reg[5]__0_n_0 ));
  FDCE \Product1_out1_1_reg[6]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry__0_n_5 ),
        .Q(\Product1_out1_1_reg[6]__0_n_0 ));
  FDCE \Product1_out1_1_reg[7]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry__0_n_4 ),
        .Q(\Product1_out1_1_reg[7]__0_n_0 ));
  FDCE \Product1_out1_1_reg[8]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry__1_n_7 ),
        .Q(\Product1_out1_1_reg[8]__0_n_0 ));
  FDCE \Product1_out1_1_reg[9]__0 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Product1_out1_inferred__0/i__carry__1_n_6 ),
        .Q(\Product1_out1_1_reg[9]__0_n_0 ));
  CARRY4 Product1_out1__0_carry
       (.CI(1'b0),
        .CO({Product1_out1__0_carry_n_0,Product1_out1__0_carry_n_1,Product1_out1__0_carry_n_2,Product1_out1__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({Product1_out1__0_carry_i_1__0_n_0,Product1_out1__0_carry_i_2__0_n_0,Product1_out1__0_carry_i_3__0_n_0,1'b0}),
        .O({Product1_out1__0_carry_n_4,Product1_out1__0_carry_n_5,Product1_out1__0_carry_n_6,Product1_out1__0_carry_n_7}),
        .S({Product1_out1__0_carry_i_4__0_n_0,Product1_out1__0_carry_i_5__0_n_0,Product1_out1__0_carry_i_6__0_n_0,Product1_out1__0_carry_i_7__0_n_0}));
  CARRY4 Product1_out1__0_carry__0
       (.CI(Product1_out1__0_carry_n_0),
        .CO({Product1_out1__0_carry__0_n_0,Product1_out1__0_carry__0_n_1,Product1_out1__0_carry__0_n_2,Product1_out1__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({Product1_out1__0_carry__0_i_1__0_n_0,Product1_out1__0_carry__0_i_2__0_n_0,Product1_out1__0_carry__0_i_3__0_n_0,Product1_out1__0_carry__0_i_4__0_n_0}),
        .O({Product1_out1__0_carry__0_n_4,Product1_out1__0_carry__0_n_5,Product1_out1__0_carry__0_n_6,Product1_out1__0_carry__0_n_7}),
        .S({Product1_out1__0_carry__0_i_5__0_n_0,Product1_out1__0_carry__0_i_6__0_n_0,Product1_out1__0_carry__0_i_7__0_n_0,Product1_out1__0_carry__0_i_8__0_n_0}));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    Product1_out1__0_carry__0_i_10__0
       (.I0(\Switch_out1_1_reg_n_0_[6] ),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(\Switch_out1_1_reg_n_0_[5] ),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(\Switch_out1_1_reg_n_0_[4] ),
        .O(Product1_out1__0_carry__0_i_10__0_n_0));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    Product1_out1__0_carry__0_i_11__0
       (.I0(\Switch_out1_1_reg_n_0_[5] ),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(\Switch_out1_1_reg_n_0_[4] ),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(\Switch_out1_1_reg_n_0_[3] ),
        .O(Product1_out1__0_carry__0_i_11__0_n_0));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    Product1_out1__0_carry__0_i_12__0
       (.I0(\Switch_out1_1_reg_n_0_[4] ),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(\Switch_out1_1_reg_n_0_[3] ),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(\Switch_out1_1_reg_n_0_[2] ),
        .O(Product1_out1__0_carry__0_i_12__0_n_0));
  LUT6 #(
    .INIT(64'h80F8F8F800888888)) 
    Product1_out1__0_carry__0_i_1__0
       (.I0(\Switch_out1_1_reg_n_0_[6] ),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(\Switch_out1_1_reg_n_0_[4] ),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(\Switch_out1_1_reg_n_0_[5] ),
        .O(Product1_out1__0_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h80F8F8F800888888)) 
    Product1_out1__0_carry__0_i_2__0
       (.I0(\Switch_out1_1_reg_n_0_[5] ),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(\Switch_out1_1_reg_n_0_[3] ),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(\Switch_out1_1_reg_n_0_[4] ),
        .O(Product1_out1__0_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h80F8F8F800888888)) 
    Product1_out1__0_carry__0_i_3__0
       (.I0(\Switch_out1_1_reg_n_0_[4] ),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(\Switch_out1_1_reg_n_0_[2] ),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(\Switch_out1_1_reg_n_0_[3] ),
        .O(Product1_out1__0_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    Product1_out1__0_carry__0_i_4__0
       (.I0(\Switch_out1_1_reg_n_0_[3] ),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[19] ),
        .I3(\Switch_out1_1_reg_n_0_[1] ),
        .I4(\Input_rsvd_1_reg_n_0_[18] ),
        .I5(\Switch_out1_1_reg_n_0_[2] ),
        .O(Product1_out1__0_carry__0_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Product1_out1__0_carry__0_i_5__0
       (.I0(Product1_out1__0_carry__0_i_1__0_n_0),
        .I1(Product1_out1__0_carry__0_i_9__0_n_0),
        .O(Product1_out1__0_carry__0_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Product1_out1__0_carry__0_i_6__0
       (.I0(Product1_out1__0_carry__0_i_2__0_n_0),
        .I1(Product1_out1__0_carry__0_i_10__0_n_0),
        .O(Product1_out1__0_carry__0_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Product1_out1__0_carry__0_i_7__0
       (.I0(Product1_out1__0_carry__0_i_3__0_n_0),
        .I1(Product1_out1__0_carry__0_i_11__0_n_0),
        .O(Product1_out1__0_carry__0_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Product1_out1__0_carry__0_i_8__0
       (.I0(Product1_out1__0_carry__0_i_4__0_n_0),
        .I1(Product1_out1__0_carry__0_i_12__0_n_0),
        .O(Product1_out1__0_carry__0_i_8__0_n_0));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    Product1_out1__0_carry__0_i_9__0
       (.I0(\Switch_out1_1_reg_n_0_[7] ),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(\Switch_out1_1_reg_n_0_[6] ),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(\Switch_out1_1_reg_n_0_[5] ),
        .O(Product1_out1__0_carry__0_i_9__0_n_0));
  CARRY4 Product1_out1__0_carry__1
       (.CI(Product1_out1__0_carry__0_n_0),
        .CO({Product1_out1__0_carry__1_n_0,Product1_out1__0_carry__1_n_1,Product1_out1__0_carry__1_n_2,Product1_out1__0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({Product1_out1__0_carry__1_i_1__0_n_0,Product1_out1__0_carry__1_i_2__0_n_0,Product1_out1__0_carry__1_i_3__0_n_0,Product1_out1__0_carry__1_i_4__0_n_0}),
        .O({Product1_out1__0_carry__1_n_4,Product1_out1__0_carry__1_n_5,Product1_out1__0_carry__1_n_6,Product1_out1__0_carry__1_n_7}),
        .S({Product1_out1__0_carry__1_i_5__0_n_0,Product1_out1__0_carry__1_i_6__0_n_0,Product1_out1__0_carry__1_i_7__0_n_0,Product1_out1__0_carry__1_i_8__0_n_0}));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    Product1_out1__0_carry__1_i_10__0
       (.I0(\Switch_out1_1_reg_n_0_[10] ),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(\Switch_out1_1_reg_n_0_[9] ),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(\Switch_out1_1_reg_n_0_[8] ),
        .O(Product1_out1__0_carry__1_i_10__0_n_0));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    Product1_out1__0_carry__1_i_11__0
       (.I0(\Switch_out1_1_reg_n_0_[9] ),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(\Switch_out1_1_reg_n_0_[8] ),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(\Switch_out1_1_reg_n_0_[7] ),
        .O(Product1_out1__0_carry__1_i_11__0_n_0));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    Product1_out1__0_carry__1_i_12__0
       (.I0(\Switch_out1_1_reg_n_0_[8] ),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(\Switch_out1_1_reg_n_0_[7] ),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(\Switch_out1_1_reg_n_0_[6] ),
        .O(Product1_out1__0_carry__1_i_12__0_n_0));
  LUT6 #(
    .INIT(64'h80F8F8F800888888)) 
    Product1_out1__0_carry__1_i_1__0
       (.I0(\Switch_out1_1_reg_n_0_[10] ),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(\Switch_out1_1_reg_n_0_[8] ),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(\Switch_out1_1_reg_n_0_[9] ),
        .O(Product1_out1__0_carry__1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h80F8F8F800888888)) 
    Product1_out1__0_carry__1_i_2__0
       (.I0(\Switch_out1_1_reg_n_0_[9] ),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(\Switch_out1_1_reg_n_0_[7] ),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(\Switch_out1_1_reg_n_0_[8] ),
        .O(Product1_out1__0_carry__1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h80F8F8F800888888)) 
    Product1_out1__0_carry__1_i_3__0
       (.I0(\Switch_out1_1_reg_n_0_[8] ),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(\Switch_out1_1_reg_n_0_[6] ),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(\Switch_out1_1_reg_n_0_[7] ),
        .O(Product1_out1__0_carry__1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h80F8F8F800888888)) 
    Product1_out1__0_carry__1_i_4__0
       (.I0(\Switch_out1_1_reg_n_0_[7] ),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(\Switch_out1_1_reg_n_0_[5] ),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(\Switch_out1_1_reg_n_0_[6] ),
        .O(Product1_out1__0_carry__1_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Product1_out1__0_carry__1_i_5__0
       (.I0(Product1_out1__0_carry__1_i_1__0_n_0),
        .I1(Product1_out1__0_carry__1_i_9__0_n_0),
        .O(Product1_out1__0_carry__1_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Product1_out1__0_carry__1_i_6__0
       (.I0(Product1_out1__0_carry__1_i_2__0_n_0),
        .I1(Product1_out1__0_carry__1_i_10__0_n_0),
        .O(Product1_out1__0_carry__1_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Product1_out1__0_carry__1_i_7__0
       (.I0(Product1_out1__0_carry__1_i_3__0_n_0),
        .I1(Product1_out1__0_carry__1_i_11__0_n_0),
        .O(Product1_out1__0_carry__1_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Product1_out1__0_carry__1_i_8__0
       (.I0(Product1_out1__0_carry__1_i_4__0_n_0),
        .I1(Product1_out1__0_carry__1_i_12__0_n_0),
        .O(Product1_out1__0_carry__1_i_8__0_n_0));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    Product1_out1__0_carry__1_i_9__0
       (.I0(\Switch_out1_1_reg_n_0_[11] ),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(\Switch_out1_1_reg_n_0_[10] ),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(\Switch_out1_1_reg_n_0_[9] ),
        .O(Product1_out1__0_carry__1_i_9__0_n_0));
  CARRY4 Product1_out1__0_carry__2
       (.CI(Product1_out1__0_carry__1_n_0),
        .CO({Product1_out1__0_carry__2_n_0,Product1_out1__0_carry__2_n_1,Product1_out1__0_carry__2_n_2,Product1_out1__0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({Product1_out1__0_carry__2_i_1__0_n_0,Product1_out1__0_carry__2_i_2__0_n_0,Product1_out1__0_carry__2_i_3__0_n_0,Product1_out1__0_carry__2_i_4__0_n_0}),
        .O({Product1_out1__0_carry__2_n_4,Product1_out1__0_carry__2_n_5,Product1_out1__0_carry__2_n_6,Product1_out1__0_carry__2_n_7}),
        .S({Product1_out1__0_carry__2_i_5__0_n_0,Product1_out1__0_carry__2_i_6__0_n_0,Product1_out1__0_carry__2_i_7__0_n_0,Product1_out1__0_carry__2_i_8__0_n_0}));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    Product1_out1__0_carry__2_i_10__0
       (.I0(\Switch_out1_1_reg_n_0_[14] ),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(\Switch_out1_1_reg_n_0_[13] ),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(\Switch_out1_1_reg_n_0_[12] ),
        .O(Product1_out1__0_carry__2_i_10__0_n_0));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    Product1_out1__0_carry__2_i_11__0
       (.I0(\Switch_out1_1_reg_n_0_[13] ),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(\Switch_out1_1_reg_n_0_[12] ),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(\Switch_out1_1_reg_n_0_[11] ),
        .O(Product1_out1__0_carry__2_i_11__0_n_0));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    Product1_out1__0_carry__2_i_12__0
       (.I0(\Switch_out1_1_reg_n_0_[12] ),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(\Switch_out1_1_reg_n_0_[11] ),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(\Switch_out1_1_reg_n_0_[10] ),
        .O(Product1_out1__0_carry__2_i_12__0_n_0));
  LUT6 #(
    .INIT(64'h80F8F8F800888888)) 
    Product1_out1__0_carry__2_i_1__0
       (.I0(\Switch_out1_1_reg_n_0_[14] ),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(\Switch_out1_1_reg_n_0_[12] ),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(\Switch_out1_1_reg_n_0_[13] ),
        .O(Product1_out1__0_carry__2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h80F8F8F800888888)) 
    Product1_out1__0_carry__2_i_2__0
       (.I0(\Switch_out1_1_reg_n_0_[13] ),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(\Switch_out1_1_reg_n_0_[11] ),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(\Switch_out1_1_reg_n_0_[12] ),
        .O(Product1_out1__0_carry__2_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h80F8F8F800888888)) 
    Product1_out1__0_carry__2_i_3__0
       (.I0(\Switch_out1_1_reg_n_0_[12] ),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(\Switch_out1_1_reg_n_0_[10] ),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(\Switch_out1_1_reg_n_0_[11] ),
        .O(Product1_out1__0_carry__2_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h80F8F8F800888888)) 
    Product1_out1__0_carry__2_i_4__0
       (.I0(\Switch_out1_1_reg_n_0_[11] ),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(\Switch_out1_1_reg_n_0_[9] ),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(\Switch_out1_1_reg_n_0_[10] ),
        .O(Product1_out1__0_carry__2_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Product1_out1__0_carry__2_i_5__0
       (.I0(Product1_out1__0_carry__2_i_1__0_n_0),
        .I1(Product1_out1__0_carry__2_i_9__0_n_0),
        .O(Product1_out1__0_carry__2_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Product1_out1__0_carry__2_i_6__0
       (.I0(Product1_out1__0_carry__2_i_2__0_n_0),
        .I1(Product1_out1__0_carry__2_i_10__0_n_0),
        .O(Product1_out1__0_carry__2_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Product1_out1__0_carry__2_i_7__0
       (.I0(Product1_out1__0_carry__2_i_3__0_n_0),
        .I1(Product1_out1__0_carry__2_i_11__0_n_0),
        .O(Product1_out1__0_carry__2_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Product1_out1__0_carry__2_i_8__0
       (.I0(Product1_out1__0_carry__2_i_4__0_n_0),
        .I1(Product1_out1__0_carry__2_i_12__0_n_0),
        .O(Product1_out1__0_carry__2_i_8__0_n_0));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    Product1_out1__0_carry__2_i_9__0
       (.I0(\Switch_out1_1_reg_n_0_[15] ),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(\Switch_out1_1_reg_n_0_[14] ),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(\Switch_out1_1_reg_n_0_[13] ),
        .O(Product1_out1__0_carry__2_i_9__0_n_0));
  CARRY4 Product1_out1__0_carry__3
       (.CI(Product1_out1__0_carry__2_n_0),
        .CO({NLW_Product1_out1__0_carry__3_CO_UNCONNECTED[3:2],Product1_out1__0_carry__3_n_2,Product1_out1__0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Product1_out1__0_carry__3_i_1__0_n_0,Product1_out1__0_carry__3_i_2__0_n_0}),
        .O({NLW_Product1_out1__0_carry__3_O_UNCONNECTED[3],Product1_out1__0_carry__3_n_5,Product1_out1__0_carry__3_n_6,Product1_out1__0_carry__3_n_7}),
        .S({1'b0,Product1_out1__0_carry__3_i_3__0_n_0,Product1_out1__0_carry__3_i_4__0_n_0,Product1_out1__0_carry__3_i_5__0_n_0}));
  LUT6 #(
    .INIT(64'h80F8F8F800888888)) 
    Product1_out1__0_carry__3_i_1__0
       (.I0(\Switch_out1_1_reg_n_0_[16] ),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(\Switch_out1_1_reg_n_0_[14] ),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(\Switch_out1_1_reg_n_0_[15] ),
        .O(Product1_out1__0_carry__3_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h80F8F8F800888888)) 
    Product1_out1__0_carry__3_i_2__0
       (.I0(\Switch_out1_1_reg_n_0_[15] ),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(\Switch_out1_1_reg_n_0_[13] ),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(\Switch_out1_1_reg_n_0_[14] ),
        .O(Product1_out1__0_carry__3_i_2__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    Product1_out1__0_carry__3_i_3__0
       (.I0(Product1_out1__0_carry__3_i_6__0_n_0),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(Product1_out1__0_carry__3_i_7__0_n_0),
        .O(Product1_out1__0_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Product1_out1__0_carry__3_i_4__0
       (.I0(Product1_out1__0_carry__3_i_1__0_n_0),
        .I1(Product1_out1__0_carry__3_i_8__0_n_0),
        .O(Product1_out1__0_carry__3_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Product1_out1__0_carry__3_i_5__0
       (.I0(Product1_out1__0_carry__3_i_2__0_n_0),
        .I1(Product1_out1__0_carry__3_i_9__0_n_0),
        .O(Product1_out1__0_carry__3_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hA6A9966995595599)) 
    Product1_out1__0_carry__3_i_6__0
       (.I0(\Switch_out1_1_reg_n_0_[18] ),
        .I1(\Switch_out1_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[19] ),
        .I3(\Input_rsvd_1_reg_n_0_[18] ),
        .I4(\Switch_out1_1_reg_n_0_[15] ),
        .I5(\Switch_out1_1_reg_n_0_[16] ),
        .O(Product1_out1__0_carry__3_i_6__0_n_0));
  LUT5 #(
    .INIT(32'hA3635F5F)) 
    Product1_out1__0_carry__3_i_7__0
       (.I0(\Switch_out1_1_reg_n_0_[17] ),
        .I1(\Input_rsvd_1_reg_n_0_[19] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(\Switch_out1_1_reg_n_0_[15] ),
        .I4(\Switch_out1_1_reg_n_0_[16] ),
        .O(Product1_out1__0_carry__3_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    Product1_out1__0_carry__3_i_8__0
       (.I0(\Switch_out1_1_reg_n_0_[17] ),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(\Switch_out1_1_reg_n_0_[16] ),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(\Switch_out1_1_reg_n_0_[15] ),
        .O(Product1_out1__0_carry__3_i_8__0_n_0));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    Product1_out1__0_carry__3_i_9__0
       (.I0(\Switch_out1_1_reg_n_0_[16] ),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(\Switch_out1_1_reg_n_0_[15] ),
        .I4(\Input_rsvd_1_reg_n_0_[19] ),
        .I5(\Switch_out1_1_reg_n_0_[14] ),
        .O(Product1_out1__0_carry__3_i_9__0_n_0));
  LUT4 #(
    .INIT(16'hD5FF)) 
    Product1_out1__0_carry_i_1__0
       (.I0(\Input_rsvd_1_reg_n_0_[19] ),
        .I1(\Switch_out1_1_reg_n_0_[1] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(\Switch_out1_1_reg_n_0_[0] ),
        .O(Product1_out1__0_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    Product1_out1__0_carry_i_2__0
       (.I0(\Switch_out1_1_reg_n_0_[1] ),
        .I1(\Input_rsvd_1_reg_n_0_[18] ),
        .I2(\Switch_out1_1_reg_n_0_[0] ),
        .I3(\Input_rsvd_1_reg_n_0_[19] ),
        .O(Product1_out1__0_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    Product1_out1__0_carry_i_3__0
       (.I0(\Switch_out1_1_reg_n_0_[1] ),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .O(Product1_out1__0_carry_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h2A00D5FF)) 
    Product1_out1__0_carry_i_4__0
       (.I0(\Switch_out1_1_reg_n_0_[0] ),
        .I1(\Input_rsvd_1_reg_n_0_[18] ),
        .I2(\Switch_out1_1_reg_n_0_[1] ),
        .I3(\Input_rsvd_1_reg_n_0_[19] ),
        .I4(Product1_out1__0_carry_i_8__0_n_0),
        .O(Product1_out1__0_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    Product1_out1__0_carry_i_5__0
       (.I0(\Input_rsvd_1_reg_n_0_[19] ),
        .I1(\Switch_out1_1_reg_n_0_[0] ),
        .I2(\Input_rsvd_1_reg_n_0_[18] ),
        .I3(\Switch_out1_1_reg_n_0_[1] ),
        .I4(\Input_rsvd_1_reg_n_0_[17] ),
        .I5(\Switch_out1_1_reg_n_0_[2] ),
        .O(Product1_out1__0_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    Product1_out1__0_carry_i_6__0
       (.I0(\Input_rsvd_1_reg_n_0_[17] ),
        .I1(\Switch_out1_1_reg_n_0_[1] ),
        .I2(\Switch_out1_1_reg_n_0_[0] ),
        .I3(\Input_rsvd_1_reg_n_0_[18] ),
        .O(Product1_out1__0_carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    Product1_out1__0_carry_i_7__0
       (.I0(\Input_rsvd_1_reg_n_0_[17] ),
        .I1(\Switch_out1_1_reg_n_0_[0] ),
        .O(Product1_out1__0_carry_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    Product1_out1__0_carry_i_8__0
       (.I0(\Switch_out1_1_reg_n_0_[3] ),
        .I1(\Input_rsvd_1_reg_n_0_[17] ),
        .I2(\Input_rsvd_1_reg_n_0_[19] ),
        .I3(\Switch_out1_1_reg_n_0_[1] ),
        .I4(\Switch_out1_1_reg_n_0_[2] ),
        .I5(\Input_rsvd_1_reg_n_0_[18] ),
        .O(Product1_out1__0_carry_i_8__0_n_0));
  CARRY4 \Product1_out1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\Product1_out1_inferred__0/i__carry_n_0 ,\Product1_out1_inferred__0/i__carry_n_1 ,\Product1_out1_inferred__0/i__carry_n_2 ,\Product1_out1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({Product1_out1_n_85,Product1_out1_n_86,Product1_out1_n_87,Product1_out1_n_88}),
        .O({\Product1_out1_inferred__0/i__carry_n_4 ,\Product1_out1_inferred__0/i__carry_n_5 ,\Product1_out1_inferred__0/i__carry_n_6 ,\Product1_out1_inferred__0/i__carry_n_7 }),
        .S({i__carry_i_1__2_n_0,i__carry_i_2__2_n_0,i__carry_i_3__1_n_0,i__carry_i_4__1_n_0}));
  CARRY4 \Product1_out1_inferred__0/i__carry__0 
       (.CI(\Product1_out1_inferred__0/i__carry_n_0 ),
        .CO({\Product1_out1_inferred__0/i__carry__0_n_0 ,\Product1_out1_inferred__0/i__carry__0_n_1 ,\Product1_out1_inferred__0/i__carry__0_n_2 ,\Product1_out1_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({Product1_out1_n_81,Product1_out1_n_82,Product1_out1_n_83,Product1_out1_n_84}),
        .O({\Product1_out1_inferred__0/i__carry__0_n_4 ,\Product1_out1_inferred__0/i__carry__0_n_5 ,\Product1_out1_inferred__0/i__carry__0_n_6 ,\Product1_out1_inferred__0/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__1_n_0,i__carry__0_i_2__2_n_0,i__carry__0_i_3__1_n_0,i__carry__0_i_4__1_n_0}));
  CARRY4 \Product1_out1_inferred__0/i__carry__1 
       (.CI(\Product1_out1_inferred__0/i__carry__0_n_0 ),
        .CO({\Product1_out1_inferred__0/i__carry__1_n_0 ,\Product1_out1_inferred__0/i__carry__1_n_1 ,\Product1_out1_inferred__0/i__carry__1_n_2 ,\Product1_out1_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({Product1_out1_n_77,Product1_out1_n_78,Product1_out1_n_79,Product1_out1_n_80}),
        .O({\Product1_out1_inferred__0/i__carry__1_n_4 ,\Product1_out1_inferred__0/i__carry__1_n_5 ,\Product1_out1_inferred__0/i__carry__1_n_6 ,\Product1_out1_inferred__0/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__2_n_0,i__carry__1_i_2__1_n_0,i__carry__1_i_3__2_n_0,i__carry__1_i_4__1_n_0}));
  CARRY4 \Product1_out1_inferred__0/i__carry__2 
       (.CI(\Product1_out1_inferred__0/i__carry__1_n_0 ),
        .CO({\Product1_out1_inferred__0/i__carry__2_n_0 ,\Product1_out1_inferred__0/i__carry__2_n_1 ,\Product1_out1_inferred__0/i__carry__2_n_2 ,\Product1_out1_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({Product1_out1_n_73,Product1_out1_n_74,Product1_out1_n_75,Product1_out1_n_76}),
        .O({\Product1_out1_inferred__0/i__carry__2_n_4 ,\Product1_out1_inferred__0/i__carry__2_n_5 ,\Product1_out1_inferred__0/i__carry__2_n_6 ,\Product1_out1_inferred__0/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__1_n_0,i__carry__2_i_2__1_n_0,i__carry__2_i_3__1_n_0,i__carry__2_i_4__1_n_0}));
  CARRY4 \Product1_out1_inferred__0/i__carry__3 
       (.CI(\Product1_out1_inferred__0/i__carry__2_n_0 ),
        .CO({\NLW_Product1_out1_inferred__0/i__carry__3_CO_UNCONNECTED [3:2],\Product1_out1_inferred__0/i__carry__3_n_2 ,\Product1_out1_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Product1_out1_n_71,Product1_out1_n_72}),
        .O({\NLW_Product1_out1_inferred__0/i__carry__3_O_UNCONNECTED [3],\Product1_out1_inferred__0/i__carry__3_n_5 ,\Product1_out1_inferred__0/i__carry__3_n_6 ,\Product1_out1_inferred__0/i__carry__3_n_7 }),
        .S({1'b0,i__carry__3_i_1__1_n_0,i__carry__3_i_2__1_n_0,i__carry__3_i_3__1_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[0]_i_1__0 
       (.I0(\HDL_Counter5_out1_reg_n_0_[9] ),
        .I1(Compare_To_Zero_out1),
        .O(\Switch_out1_1[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[10]_i_1__0 
       (.I0(\HDL_Counter5_out1_reg_n_0_[19] ),
        .I1(Compare_To_Zero_out1),
        .O(\Switch_out1_1[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[11]_i_1__0 
       (.I0(\HDL_Counter5_out1_reg_n_0_[20] ),
        .I1(Compare_To_Zero_out1),
        .O(\Switch_out1_1[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[12]_i_1__0 
       (.I0(\HDL_Counter5_out1_reg_n_0_[21] ),
        .I1(Compare_To_Zero_out1),
        .O(\Switch_out1_1[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[13]_i_1__0 
       (.I0(\HDL_Counter5_out1_reg_n_0_[22] ),
        .I1(Compare_To_Zero_out1),
        .O(\Switch_out1_1[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[14]_i_1__0 
       (.I0(\HDL_Counter5_out1_reg_n_0_[23] ),
        .I1(Compare_To_Zero_out1),
        .O(\Switch_out1_1[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[15]_i_1__0 
       (.I0(\HDL_Counter5_out1_reg_n_0_[24] ),
        .I1(Compare_To_Zero_out1),
        .O(\Switch_out1_1[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[16]_i_1__0 
       (.I0(\HDL_Counter5_out1_reg_n_0_[25] ),
        .I1(Compare_To_Zero_out1),
        .O(\Switch_out1_1[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[17]_i_1__0 
       (.I0(\HDL_Counter5_out1_reg_n_0_[26] ),
        .I1(Compare_To_Zero_out1),
        .O(\Switch_out1_1[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[18]_i_1__0 
       (.I0(\HDL_Counter5_out1_reg_n_0_[27] ),
        .I1(Compare_To_Zero_out1),
        .O(\Switch_out1_1[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[19]_i_1__0 
       (.I0(\HDL_Counter5_out1_reg_n_0_[28] ),
        .I1(Compare_To_Zero_out1),
        .O(\Switch_out1_1[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[1]_i_1__0 
       (.I0(\HDL_Counter5_out1_reg_n_0_[10] ),
        .I1(Compare_To_Zero_out1),
        .O(\Switch_out1_1[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[2]_i_1__0 
       (.I0(\HDL_Counter5_out1_reg_n_0_[11] ),
        .I1(Compare_To_Zero_out1),
        .O(\Switch_out1_1[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[3]_i_1__0 
       (.I0(\HDL_Counter5_out1_reg_n_0_[12] ),
        .I1(Compare_To_Zero_out1),
        .O(\Switch_out1_1[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[4]_i_1__0 
       (.I0(\HDL_Counter5_out1_reg_n_0_[13] ),
        .I1(Compare_To_Zero_out1),
        .O(\Switch_out1_1[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[5]_i_1__0 
       (.I0(\HDL_Counter5_out1_reg_n_0_[14] ),
        .I1(Compare_To_Zero_out1),
        .O(\Switch_out1_1[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[6]_i_1__0 
       (.I0(\HDL_Counter5_out1_reg_n_0_[15] ),
        .I1(Compare_To_Zero_out1),
        .O(\Switch_out1_1[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[7]_i_1__0 
       (.I0(\HDL_Counter5_out1_reg_n_0_[16] ),
        .I1(Compare_To_Zero_out1),
        .O(\Switch_out1_1[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[8]_i_1__0 
       (.I0(\HDL_Counter5_out1_reg_n_0_[17] ),
        .I1(Compare_To_Zero_out1),
        .O(\Switch_out1_1[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Switch_out1_1[9]_i_1__0 
       (.I0(\HDL_Counter5_out1_reg_n_0_[18] ),
        .I1(Compare_To_Zero_out1),
        .O(\Switch_out1_1[9]_i_1__0_n_0 ));
  FDCE \Switch_out1_1_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Switch_out1_1[0]_i_1__0_n_0 ),
        .Q(\Switch_out1_1_reg_n_0_[0] ));
  FDCE \Switch_out1_1_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Switch_out1_1[10]_i_1__0_n_0 ),
        .Q(\Switch_out1_1_reg_n_0_[10] ));
  FDCE \Switch_out1_1_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Switch_out1_1[11]_i_1__0_n_0 ),
        .Q(\Switch_out1_1_reg_n_0_[11] ));
  FDCE \Switch_out1_1_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Switch_out1_1[12]_i_1__0_n_0 ),
        .Q(\Switch_out1_1_reg_n_0_[12] ));
  FDCE \Switch_out1_1_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Switch_out1_1[13]_i_1__0_n_0 ),
        .Q(\Switch_out1_1_reg_n_0_[13] ));
  FDCE \Switch_out1_1_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Switch_out1_1[14]_i_1__0_n_0 ),
        .Q(\Switch_out1_1_reg_n_0_[14] ));
  FDCE \Switch_out1_1_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Switch_out1_1[15]_i_1__0_n_0 ),
        .Q(\Switch_out1_1_reg_n_0_[15] ));
  FDCE \Switch_out1_1_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Switch_out1_1[16]_i_1__0_n_0 ),
        .Q(\Switch_out1_1_reg_n_0_[16] ));
  FDCE \Switch_out1_1_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Switch_out1_1[17]_i_1__0_n_0 ),
        .Q(\Switch_out1_1_reg_n_0_[17] ));
  FDCE \Switch_out1_1_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Switch_out1_1[18]_i_1__0_n_0 ),
        .Q(\Switch_out1_1_reg_n_0_[18] ));
  FDCE \Switch_out1_1_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Switch_out1_1[19]_i_1__0_n_0 ),
        .Q(\Switch_out1_1_reg_n_0_[19] ));
  FDCE \Switch_out1_1_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Switch_out1_1[1]_i_1__0_n_0 ),
        .Q(\Switch_out1_1_reg_n_0_[1] ));
  FDCE \Switch_out1_1_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Switch_out1_1[2]_i_1__0_n_0 ),
        .Q(\Switch_out1_1_reg_n_0_[2] ));
  FDCE \Switch_out1_1_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Switch_out1_1[3]_i_1__0_n_0 ),
        .Q(\Switch_out1_1_reg_n_0_[3] ));
  FDCE \Switch_out1_1_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Switch_out1_1[4]_i_1__0_n_0 ),
        .Q(\Switch_out1_1_reg_n_0_[4] ));
  FDCE \Switch_out1_1_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Switch_out1_1[5]_i_1__0_n_0 ),
        .Q(\Switch_out1_1_reg_n_0_[5] ));
  FDCE \Switch_out1_1_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Switch_out1_1[6]_i_1__0_n_0 ),
        .Q(\Switch_out1_1_reg_n_0_[6] ));
  FDCE \Switch_out1_1_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Switch_out1_1[7]_i_1__0_n_0 ),
        .Q(\Switch_out1_1_reg_n_0_[7] ));
  FDCE \Switch_out1_1_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Switch_out1_1[8]_i_1__0_n_0 ),
        .Q(\Switch_out1_1_reg_n_0_[8] ));
  FDCE \Switch_out1_1_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\Switch_out1_1[9]_i_1__0_n_0 ),
        .Q(\Switch_out1_1_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch1_reg_reg[3][0]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg_n_0_[16] ),
        .I1(\delayMatch_reg_reg_n_0_[1] ),
        .O(\delayMatch1_reg_next[0]_5 [0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch1_reg_reg[3][10]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[9]__0_n_0 ),
        .I1(\delayMatch_reg_reg_n_0_[1] ),
        .O(\delayMatch1_reg_next[0]_5 [10]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch1_reg_reg[3][11]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[10]__0_n_0 ),
        .I1(\delayMatch_reg_reg_n_0_[1] ),
        .O(\delayMatch1_reg_next[0]_5 [11]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch1_reg_reg[3][12]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[11]__0_n_0 ),
        .I1(\delayMatch_reg_reg_n_0_[1] ),
        .O(\delayMatch1_reg_next[0]_5 [12]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch1_reg_reg[3][13]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[12]__0_n_0 ),
        .I1(\delayMatch_reg_reg_n_0_[1] ),
        .O(\delayMatch1_reg_next[0]_5 [13]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch1_reg_reg[3][14]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[13]__0_n_0 ),
        .I1(\delayMatch_reg_reg_n_0_[1] ),
        .O(\delayMatch1_reg_next[0]_5 [14]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch1_reg_reg[3][15]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[14]__0_n_0 ),
        .I1(\delayMatch_reg_reg_n_0_[1] ),
        .O(\delayMatch1_reg_next[0]_5 [15]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch1_reg_reg[3][16]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[15]__0_n_0 ),
        .I1(\delayMatch_reg_reg_n_0_[1] ),
        .O(\delayMatch1_reg_next[0]_5 [16]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch1_reg_reg[3][17]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[16]__0_n_0 ),
        .I1(\delayMatch_reg_reg_n_0_[1] ),
        .O(\delayMatch1_reg_next[0]_5 [17]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch1_reg_reg[3][18]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[17]__0_n_0 ),
        .I1(\delayMatch_reg_reg_n_0_[1] ),
        .O(\delayMatch1_reg_next[0]_5 [18]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch1_reg_reg[3][19]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[18]__0_n_0 ),
        .I1(\delayMatch_reg_reg_n_0_[1] ),
        .O(\delayMatch1_reg_next[0]_5 [19]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch1_reg_reg[3][1]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[0]__0_n_0 ),
        .I1(\delayMatch_reg_reg_n_0_[1] ),
        .O(\delayMatch1_reg_next[0]_5 [1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch1_reg_reg[3][2]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[1]__0_n_0 ),
        .I1(\delayMatch_reg_reg_n_0_[1] ),
        .O(\delayMatch1_reg_next[0]_5 [2]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch1_reg_reg[3][3]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[2]__0_n_0 ),
        .I1(\delayMatch_reg_reg_n_0_[1] ),
        .O(\delayMatch1_reg_next[0]_5 [3]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch1_reg_reg[3][4]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[3]__0_n_0 ),
        .I1(\delayMatch_reg_reg_n_0_[1] ),
        .O(\delayMatch1_reg_next[0]_5 [4]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch1_reg_reg[3][5]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[4]__0_n_0 ),
        .I1(\delayMatch_reg_reg_n_0_[1] ),
        .O(\delayMatch1_reg_next[0]_5 [5]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch1_reg_reg[3][6]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[5]__0_n_0 ),
        .I1(\delayMatch_reg_reg_n_0_[1] ),
        .O(\delayMatch1_reg_next[0]_5 [6]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch1_reg_reg[3][7]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[6]__0_n_0 ),
        .I1(\delayMatch_reg_reg_n_0_[1] ),
        .O(\delayMatch1_reg_next[0]_5 [7]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch1_reg_reg[3][8]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[7]__0_n_0 ),
        .I1(\delayMatch_reg_reg_n_0_[1] ),
        .O(\delayMatch1_reg_next[0]_5 [8]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delayMatch1_reg_reg[3][9]_srl4_HwModeRegister1_reg_reg_c_2_i_1 
       (.I0(\Product1_out1_1_reg[8]__0_n_0 ),
        .I1(\delayMatch_reg_reg_n_0_[1] ),
        .O(\delayMatch1_reg_next[0]_5 [9]));
  FDCE \delayMatch_reg_reg[0] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(Compare_To_Zero_out1),
        .Q(\delayMatch_reg_reg_n_0_[0] ));
  FDCE \delayMatch_reg_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .CLR(reset),
        .D(\delayMatch_reg_reg_n_0_[0] ),
        .Q(\delayMatch_reg_reg_n_0_[1] ));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_1__1
       (.I0(Product1_out1_n_81),
        .I1(Product1_out1__0_carry__0_n_4),
        .O(i__carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2__2
       (.I0(Product1_out1_n_82),
        .I1(Product1_out1__0_carry__0_n_5),
        .O(i__carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3__1
       (.I0(Product1_out1_n_83),
        .I1(Product1_out1__0_carry__0_n_6),
        .O(i__carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_4__1
       (.I0(Product1_out1_n_84),
        .I1(Product1_out1__0_carry__0_n_7),
        .O(i__carry__0_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_1__2
       (.I0(Product1_out1_n_77),
        .I1(Product1_out1__0_carry__1_n_4),
        .O(i__carry__1_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_2__1
       (.I0(Product1_out1_n_78),
        .I1(Product1_out1__0_carry__1_n_5),
        .O(i__carry__1_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_3__2
       (.I0(Product1_out1_n_79),
        .I1(Product1_out1__0_carry__1_n_6),
        .O(i__carry__1_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_4__1
       (.I0(Product1_out1_n_80),
        .I1(Product1_out1__0_carry__1_n_7),
        .O(i__carry__1_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_1__1
       (.I0(Product1_out1_n_73),
        .I1(Product1_out1__0_carry__2_n_4),
        .O(i__carry__2_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_2__1
       (.I0(Product1_out1_n_74),
        .I1(Product1_out1__0_carry__2_n_5),
        .O(i__carry__2_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_3__1
       (.I0(Product1_out1_n_75),
        .I1(Product1_out1__0_carry__2_n_6),
        .O(i__carry__2_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_4__1
       (.I0(Product1_out1_n_76),
        .I1(Product1_out1__0_carry__2_n_7),
        .O(i__carry__2_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__3_i_1__1
       (.I0(Product1_out1_n_70),
        .I1(Product1_out1__0_carry__3_n_5),
        .O(i__carry__3_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__3_i_2__1
       (.I0(Product1_out1_n_71),
        .I1(Product1_out1__0_carry__3_n_6),
        .O(i__carry__3_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__3_i_3__1
       (.I0(Product1_out1_n_72),
        .I1(Product1_out1__0_carry__3_n_7),
        .O(i__carry__3_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1__2
       (.I0(Product1_out1_n_85),
        .I1(Product1_out1__0_carry_n_4),
        .O(i__carry_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2__2
       (.I0(Product1_out1_n_86),
        .I1(Product1_out1__0_carry_n_5),
        .O(i__carry_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3__1
       (.I0(Product1_out1_n_87),
        .I1(Product1_out1__0_carry_n_6),
        .O(i__carry_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__1
       (.I0(Product1_out1_n_88),
        .I1(Product1_out1__0_carry_n_7),
        .O(i__carry_i_4__1_n_0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
