// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in0_V_TVALID,
        weights_V_TVALID,
        out_V_TREADY,
        in0_V_TDATA,
        in0_V_TREADY,
        out_V_TDATA,
        out_V_TVALID,
        weights_V_TDATA,
        weights_V_TREADY
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter2_fsm_state3 = 2'd2;
parameter    ap_ST_iter3_fsm_state4 = 2'd2;
parameter    ap_ST_iter4_fsm_state5 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;
parameter    ap_ST_iter2_fsm_state0 = 2'd1;
parameter    ap_ST_iter3_fsm_state0 = 2'd1;
parameter    ap_ST_iter4_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   in0_V_TVALID;
input   weights_V_TVALID;
input   out_V_TREADY;
input  [15:0] in0_V_TDATA;
output   in0_V_TREADY;
output  [7:0] out_V_TDATA;
output   out_V_TVALID;
input  [31:0] weights_V_TDATA;
output   weights_V_TREADY;

reg ap_idle;
reg in0_V_TREADY;
reg out_V_TVALID;
reg weights_V_TREADY;

reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg   [1:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state0;
reg   [1:0] ap_CS_iter3_fsm;
wire    ap_CS_iter3_fsm_state0;
reg   [1:0] ap_CS_iter4_fsm;
wire    ap_CS_iter4_fsm_state0;
wire   [0:0] icmp_ln248_fu_760_p2;
wire   [0:0] icmp_ln252_fu_775_p2;
reg    ap_predicate_op65_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_CS_iter1_fsm_state2;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_CS_iter2_fsm_state3;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_CS_iter3_fsm_state4;
reg   [0:0] icmp_ln248_reg_2328;
reg   [0:0] icmp_ln248_reg_2328_pp0_iter3_reg;
reg   [0:0] icmp_ln289_reg_2411;
reg   [0:0] icmp_ln289_reg_2411_pp0_iter3_reg;
reg    ap_predicate_op463_write_state5;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_state5_io;
wire    ap_CS_iter4_fsm_state5;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [5:0] p_ZL7threshs_0_0_address0;
reg    p_ZL7threshs_0_0_ce0;
wire   [10:0] p_ZL7threshs_0_0_q0;
wire   [5:0] p_ZL7threshs_0_1_address0;
reg    p_ZL7threshs_0_1_ce0;
wire   [10:0] p_ZL7threshs_0_1_q0;
wire   [5:0] p_ZL7threshs_0_2_address0;
reg    p_ZL7threshs_0_2_ce0;
wire   [10:0] p_ZL7threshs_0_2_q0;
wire   [5:0] p_ZL7threshs_0_3_address0;
reg    p_ZL7threshs_0_3_ce0;
wire   [10:0] p_ZL7threshs_0_3_q0;
wire   [5:0] p_ZL7threshs_0_4_address0;
reg    p_ZL7threshs_0_4_ce0;
wire   [9:0] p_ZL7threshs_0_4_q0;
wire   [5:0] p_ZL7threshs_0_5_address0;
reg    p_ZL7threshs_0_5_ce0;
wire   [9:0] p_ZL7threshs_0_5_q0;
wire   [5:0] p_ZL7threshs_0_6_address0;
reg    p_ZL7threshs_0_6_ce0;
wire   [8:0] p_ZL7threshs_0_6_q0;
wire   [5:0] p_ZL7threshs_0_7_address0;
reg    p_ZL7threshs_0_7_ce0;
wire   [6:0] p_ZL7threshs_0_7_q0;
wire   [5:0] p_ZL7threshs_0_8_address0;
reg    p_ZL7threshs_0_8_ce0;
wire   [6:0] p_ZL7threshs_0_8_q0;
wire   [5:0] p_ZL7threshs_0_9_address0;
reg    p_ZL7threshs_0_9_ce0;
wire   [7:0] p_ZL7threshs_0_9_q0;
wire   [5:0] p_ZL7threshs_0_10_address0;
reg    p_ZL7threshs_0_10_ce0;
wire   [8:0] p_ZL7threshs_0_10_q0;
wire   [5:0] p_ZL7threshs_0_11_address0;
reg    p_ZL7threshs_0_11_ce0;
wire   [7:0] p_ZL7threshs_0_11_q0;
wire   [5:0] p_ZL7threshs_0_12_address0;
reg    p_ZL7threshs_0_12_ce0;
wire   [9:0] p_ZL7threshs_0_12_q0;
wire   [5:0] p_ZL7threshs_0_13_address0;
reg    p_ZL7threshs_0_13_ce0;
wire   [9:0] p_ZL7threshs_0_13_q0;
wire   [5:0] p_ZL7threshs_0_14_address0;
reg    p_ZL7threshs_0_14_ce0;
wire   [8:0] p_ZL7threshs_0_14_q0;
wire   [5:0] p_ZL7threshs_1_0_address0;
reg    p_ZL7threshs_1_0_ce0;
wire   [10:0] p_ZL7threshs_1_0_q0;
wire   [5:0] p_ZL7threshs_1_1_address0;
reg    p_ZL7threshs_1_1_ce0;
wire   [10:0] p_ZL7threshs_1_1_q0;
wire   [5:0] p_ZL7threshs_1_2_address0;
reg    p_ZL7threshs_1_2_ce0;
wire   [10:0] p_ZL7threshs_1_2_q0;
wire   [5:0] p_ZL7threshs_1_3_address0;
reg    p_ZL7threshs_1_3_ce0;
wire   [10:0] p_ZL7threshs_1_3_q0;
wire   [5:0] p_ZL7threshs_1_4_address0;
reg    p_ZL7threshs_1_4_ce0;
wire   [9:0] p_ZL7threshs_1_4_q0;
wire   [5:0] p_ZL7threshs_1_5_address0;
reg    p_ZL7threshs_1_5_ce0;
wire   [9:0] p_ZL7threshs_1_5_q0;
wire   [5:0] p_ZL7threshs_1_6_address0;
reg    p_ZL7threshs_1_6_ce0;
wire   [8:0] p_ZL7threshs_1_6_q0;
wire   [5:0] p_ZL7threshs_1_7_address0;
reg    p_ZL7threshs_1_7_ce0;
wire   [6:0] p_ZL7threshs_1_7_q0;
wire   [5:0] p_ZL7threshs_1_8_address0;
reg    p_ZL7threshs_1_8_ce0;
wire   [6:0] p_ZL7threshs_1_8_q0;
wire   [5:0] p_ZL7threshs_1_9_address0;
reg    p_ZL7threshs_1_9_ce0;
wire   [7:0] p_ZL7threshs_1_9_q0;
wire   [5:0] p_ZL7threshs_1_10_address0;
reg    p_ZL7threshs_1_10_ce0;
wire   [8:0] p_ZL7threshs_1_10_q0;
wire   [5:0] p_ZL7threshs_1_11_address0;
reg    p_ZL7threshs_1_11_ce0;
wire   [7:0] p_ZL7threshs_1_11_q0;
wire   [5:0] p_ZL7threshs_1_12_address0;
reg    p_ZL7threshs_1_12_ce0;
wire   [9:0] p_ZL7threshs_1_12_q0;
wire   [5:0] p_ZL7threshs_1_13_address0;
reg    p_ZL7threshs_1_13_ce0;
wire   [9:0] p_ZL7threshs_1_13_q0;
wire   [5:0] p_ZL7threshs_1_14_address0;
reg    p_ZL7threshs_1_14_ce0;
wire   [8:0] p_ZL7threshs_1_14_q0;
reg    in0_V_TDATA_blk_n;
reg    out_V_TDATA_blk_n;
reg    weights_V_TDATA_blk_n;
wire   [0:0] icmp_ln248_reg_2328_pp0_iter0_reg;
reg   [0:0] icmp_ln248_reg_2328_pp0_iter1_reg;
reg   [0:0] icmp_ln248_reg_2328_pp0_iter2_reg;
wire   [15:0] tmp_fu_832_p18;
wire   [3:0] trunc_ln256_fu_870_p1;
wire   [0:0] icmp_ln271_fu_957_p2;
reg   [0:0] icmp_ln271_reg_2365;
reg   [0:0] icmp_ln271_reg_2365_pp0_iter1_reg;
wire   [3:0] local_temp_V_fu_963_p1;
reg  signed [3:0] local_temp_V_reg_2371;
reg  signed [3:0] local_temp_V_1_reg_2376;
reg  signed [3:0] local_temp_V_2_reg_2381;
reg  signed [3:0] local_temp_V_3_reg_2386;
reg  signed [3:0] local_temp_V_4_reg_2391;
reg  signed [3:0] local_temp_V_5_reg_2396;
reg  signed [3:0] local_temp_V_6_reg_2401;
reg  signed [3:0] local_temp_V_7_reg_2406;
wire   [0:0] icmp_ln289_fu_1043_p2;
reg   [0:0] icmp_ln289_reg_2411_pp0_iter1_reg;
reg   [0:0] icmp_ln289_reg_2411_pp0_iter2_reg;
reg   [31:0] nf_1_load_reg_2415;
reg   [31:0] nf_1_load_reg_2415_pp0_iter1_reg;
wire  signed [7:0] ret_V_1_fu_1130_p2;
reg  signed [7:0] ret_V_1_reg_2420;
wire  signed [7:0] ret_V_2_fu_1153_p2;
reg  signed [7:0] ret_V_2_reg_2425;
wire   [8:0] add_ln886_1_fu_1186_p2;
reg   [8:0] add_ln886_1_reg_2430;
wire  signed [7:0] ret_V_5_fu_1208_p2;
reg  signed [7:0] ret_V_5_reg_2435;
wire  signed [7:0] ret_V_6_fu_1217_p2;
reg  signed [7:0] ret_V_6_reg_2440;
wire   [8:0] add_ln886_5_fu_1236_p2;
reg   [8:0] add_ln886_5_reg_2445;
wire   [13:0] accu_V_fu_1287_p2;
reg   [13:0] accu_V_reg_2450;
wire   [13:0] accu_V_4_fu_1318_p2;
reg   [13:0] accu_V_4_reg_2469;
wire   [0:0] icmp_ln1085_fu_1371_p2;
reg   [0:0] icmp_ln1085_reg_2638;
wire   [0:0] icmp_ln1085_1_fu_1380_p2;
reg   [0:0] icmp_ln1085_1_reg_2643;
wire   [0:0] icmp_ln1085_2_fu_1389_p2;
reg   [0:0] icmp_ln1085_2_reg_2648;
wire   [0:0] icmp_ln1085_3_fu_1398_p2;
reg   [0:0] icmp_ln1085_3_reg_2653;
wire   [0:0] icmp_ln1085_4_fu_1407_p2;
reg   [0:0] icmp_ln1085_4_reg_2658;
wire   [0:0] icmp_ln1085_5_fu_1416_p2;
reg   [0:0] icmp_ln1085_5_reg_2663;
wire   [0:0] icmp_ln1085_6_fu_1425_p2;
reg   [0:0] icmp_ln1085_6_reg_2668;
wire   [1:0] add_ln886_14_fu_1590_p2;
reg   [1:0] add_ln886_14_reg_2673;
wire   [1:0] add_ln886_15_fu_1596_p2;
reg   [1:0] add_ln886_15_reg_2678;
wire   [1:0] add_ln886_17_fu_1602_p2;
reg   [1:0] add_ln886_17_reg_2683;
wire   [1:0] add_ln886_18_fu_1608_p2;
reg   [1:0] add_ln886_18_reg_2688;
wire   [0:0] icmp_ln1085_15_fu_1618_p2;
reg   [0:0] icmp_ln1085_15_reg_2693;
wire   [0:0] icmp_ln1085_16_fu_1627_p2;
reg   [0:0] icmp_ln1085_16_reg_2698;
wire   [0:0] icmp_ln1085_17_fu_1636_p2;
reg   [0:0] icmp_ln1085_17_reg_2703;
wire   [0:0] icmp_ln1085_18_fu_1645_p2;
reg   [0:0] icmp_ln1085_18_reg_2708;
wire   [0:0] icmp_ln1085_19_fu_1654_p2;
reg   [0:0] icmp_ln1085_19_reg_2713;
wire   [0:0] icmp_ln1085_20_fu_1663_p2;
reg   [0:0] icmp_ln1085_20_reg_2718;
wire   [0:0] icmp_ln1085_21_fu_1672_p2;
reg   [0:0] icmp_ln1085_21_reg_2723;
wire   [1:0] add_ln886_28_fu_1837_p2;
reg   [1:0] add_ln886_28_reg_2728;
wire   [1:0] add_ln886_29_fu_1843_p2;
reg   [1:0] add_ln886_29_reg_2733;
wire   [1:0] add_ln886_31_fu_1849_p2;
reg   [1:0] add_ln886_31_reg_2738;
wire   [1:0] add_ln886_32_fu_1855_p2;
reg   [1:0] add_ln886_32_reg_2743;
wire   [15:0] ap_phi_reg_pp0_iter0_inElem_reg_703;
reg   [15:0] ap_phi_reg_pp0_iter1_inElem_reg_703;
wire   [63:0] idxprom2_i_fu_1324_p1;
reg   [31:0] sf_fu_210;
wire   [31:0] sf_1_fu_1037_p2;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_sf_load;
reg   [31:0] ap_sig_allocacmp_sf_load_1;
reg   [16:0] i_fu_214;
wire   [16:0] i_2_fu_766_p2;
reg   [16:0] ap_sig_allocacmp_i_1;
reg   [13:0] accu_V_2_fu_218;
reg   [13:0] accu_V_3_fu_222;
reg   [15:0] inputBuf_V_fu_226;
reg   [15:0] inputBuf_V_1_fu_230;
reg   [15:0] inputBuf_V_2_fu_234;
reg   [15:0] inputBuf_V_3_fu_238;
reg   [15:0] inputBuf_V_4_fu_242;
reg   [15:0] inputBuf_V_5_fu_246;
reg   [15:0] inputBuf_V_6_fu_250;
reg   [15:0] inputBuf_V_7_fu_254;
reg   [15:0] inputBuf_V_8_fu_258;
reg   [15:0] inputBuf_V_9_fu_262;
reg   [15:0] inputBuf_V_10_fu_266;
reg   [15:0] inputBuf_V_11_fu_270;
reg   [15:0] inputBuf_V_12_fu_274;
reg   [15:0] inputBuf_V_13_fu_278;
reg   [15:0] inputBuf_V_14_fu_282;
reg   [15:0] inputBuf_V_15_fu_286;
reg   [31:0] nf_1_fu_290;
wire   [31:0] nf_2_fu_1069_p3;
reg   [31:0] ap_sig_allocacmp_nf_1_load_1;
reg   [31:0] ap_sig_allocacmp_nf_1_load;
wire   [31:0] nf_fu_1057_p2;
wire   [0:0] icmp_ln301_fu_1063_p2;
wire   [3:0] r_V_fu_1092_p1;
wire   [3:0] ret_V_fu_1103_p0;
wire   [7:0] zext_ln1540_fu_1099_p1;
wire  signed [7:0] ret_V_fu_1103_p2;
wire   [3:0] r_V_1_fu_1113_p4;
wire   [3:0] ret_V_1_fu_1130_p0;
wire   [7:0] zext_ln1540_1_fu_1126_p1;
wire   [3:0] r_V_2_fu_1136_p4;
wire   [3:0] ret_V_2_fu_1153_p0;
wire   [7:0] zext_ln1540_2_fu_1149_p1;
wire   [3:0] r_V_3_fu_1159_p4;
wire   [3:0] ret_V_3_fu_1176_p0;
wire   [7:0] zext_ln1540_3_fu_1172_p1;
wire  signed [7:0] ret_V_3_fu_1176_p2;
wire  signed [8:0] sext_ln674_fu_1109_p1;
wire  signed [8:0] sext_ln886_1_fu_1182_p1;
wire   [3:0] ret_V_4_fu_1195_p1;
wire  signed [7:0] ret_V_4_fu_1195_p2;
wire   [3:0] ret_V_5_fu_1208_p1;
wire   [3:0] ret_V_6_fu_1217_p1;
wire   [3:0] ret_V_7_fu_1226_p1;
wire  signed [7:0] ret_V_7_fu_1226_p2;
wire  signed [8:0] sext_ln115_fu_1201_p1;
wire  signed [8:0] sext_ln886_5_fu_1232_p1;
wire   [13:0] select_ln271_1_fu_1255_p3;
wire  signed [13:0] sext_ln886_fu_1262_p1;
wire  signed [9:0] sext_ln886_2_fu_1274_p1;
wire  signed [9:0] sext_ln674_1_fu_1265_p1;
wire   [9:0] add_ln886_2_fu_1277_p2;
wire  signed [13:0] sext_ln886_3_fu_1283_p1;
wire   [13:0] add_ln886_fu_1268_p2;
wire   [13:0] select_ln271_fu_1248_p3;
wire  signed [13:0] sext_ln886_4_fu_1293_p1;
wire  signed [9:0] sext_ln886_6_fu_1305_p1;
wire  signed [9:0] sext_ln115_1_fu_1296_p1;
wire   [9:0] add_ln886_6_fu_1308_p2;
wire  signed [13:0] sext_ln886_7_fu_1314_p1;
wire   [13:0] add_ln886_4_fu_1299_p2;
wire  signed [13:0] sext_ln1085_fu_1367_p1;
wire  signed [13:0] sext_ln1085_1_fu_1376_p1;
wire  signed [13:0] sext_ln1085_2_fu_1385_p1;
wire  signed [13:0] sext_ln1085_3_fu_1394_p1;
wire  signed [13:0] sext_ln1085_4_fu_1403_p1;
wire  signed [13:0] sext_ln1085_5_fu_1412_p1;
wire  signed [13:0] sext_ln1085_6_fu_1421_p1;
wire  signed [13:0] sext_ln1085_7_fu_1430_p1;
wire   [0:0] icmp_ln1085_7_fu_1434_p2;
wire   [0:0] xor_ln1085_7_fu_1439_p2;
wire   [13:0] zext_ln1085_fu_1449_p1;
wire   [0:0] icmp_ln1085_8_fu_1453_p2;
wire   [0:0] xor_ln1085_8_fu_1458_p2;
wire   [13:0] zext_ln1085_1_fu_1468_p1;
wire   [0:0] icmp_ln1085_9_fu_1472_p2;
wire   [0:0] xor_ln1085_9_fu_1477_p2;
wire   [13:0] zext_ln1085_2_fu_1487_p1;
wire   [0:0] icmp_ln1085_10_fu_1491_p2;
wire   [0:0] xor_ln1085_10_fu_1496_p2;
wire  signed [8:0] sext_ln1085_8_fu_1506_p1;
wire   [13:0] zext_ln1085_3_fu_1510_p1;
wire   [0:0] icmp_ln1085_11_fu_1514_p2;
wire   [0:0] xor_ln1085_11_fu_1519_p2;
wire   [13:0] zext_ln1085_4_fu_1529_p1;
wire   [0:0] icmp_ln1085_12_fu_1533_p2;
wire   [0:0] xor_ln1085_12_fu_1538_p2;
wire   [13:0] zext_ln1085_5_fu_1548_p1;
wire   [0:0] icmp_ln1085_13_fu_1552_p2;
wire   [0:0] xor_ln1085_13_fu_1557_p2;
wire  signed [9:0] sext_ln1085_9_fu_1567_p1;
wire   [13:0] zext_ln1085_6_fu_1571_p1;
wire   [0:0] icmp_ln1085_14_fu_1575_p2;
wire   [0:0] xor_ln1085_14_fu_1580_p2;
wire   [1:0] zext_ln218_6_fu_1445_p1;
wire   [1:0] zext_ln218_7_fu_1464_p1;
wire   [1:0] zext_ln218_8_fu_1483_p1;
wire   [1:0] zext_ln218_9_fu_1502_p1;
wire   [1:0] zext_ln218_10_fu_1525_p1;
wire   [1:0] zext_ln218_11_fu_1544_p1;
wire   [1:0] zext_ln218_12_fu_1563_p1;
wire   [1:0] zext_ln886_fu_1586_p1;
wire  signed [13:0] sext_ln1085_10_fu_1614_p1;
wire  signed [13:0] sext_ln1085_11_fu_1623_p1;
wire  signed [13:0] sext_ln1085_12_fu_1632_p1;
wire  signed [13:0] sext_ln1085_13_fu_1641_p1;
wire  signed [13:0] sext_ln1085_14_fu_1650_p1;
wire  signed [13:0] sext_ln1085_15_fu_1659_p1;
wire  signed [13:0] sext_ln1085_16_fu_1668_p1;
wire  signed [13:0] sext_ln1085_17_fu_1677_p1;
wire   [0:0] icmp_ln1085_22_fu_1681_p2;
wire   [0:0] xor_ln1085_22_fu_1686_p2;
wire   [13:0] zext_ln1085_7_fu_1696_p1;
wire   [0:0] icmp_ln1085_23_fu_1700_p2;
wire   [0:0] xor_ln1085_23_fu_1705_p2;
wire   [13:0] zext_ln1085_8_fu_1715_p1;
wire   [0:0] icmp_ln1085_24_fu_1719_p2;
wire   [0:0] xor_ln1085_24_fu_1724_p2;
wire   [13:0] zext_ln1085_9_fu_1734_p1;
wire   [0:0] icmp_ln1085_25_fu_1738_p2;
wire   [0:0] xor_ln1085_25_fu_1743_p2;
wire  signed [8:0] sext_ln1085_18_fu_1753_p1;
wire   [13:0] zext_ln1085_10_fu_1757_p1;
wire   [0:0] icmp_ln1085_26_fu_1761_p2;
wire   [0:0] xor_ln1085_26_fu_1766_p2;
wire   [13:0] zext_ln1085_11_fu_1776_p1;
wire   [0:0] icmp_ln1085_27_fu_1780_p2;
wire   [0:0] xor_ln1085_27_fu_1785_p2;
wire   [13:0] zext_ln1085_12_fu_1795_p1;
wire   [0:0] icmp_ln1085_28_fu_1799_p2;
wire   [0:0] xor_ln1085_28_fu_1804_p2;
wire  signed [9:0] sext_ln1085_19_fu_1814_p1;
wire   [13:0] zext_ln1085_13_fu_1818_p1;
wire   [0:0] icmp_ln1085_29_fu_1822_p2;
wire   [0:0] xor_ln1085_29_fu_1827_p2;
wire   [1:0] zext_ln218_19_fu_1692_p1;
wire   [1:0] zext_ln218_20_fu_1711_p1;
wire   [1:0] zext_ln218_21_fu_1730_p1;
wire   [1:0] zext_ln218_22_fu_1749_p1;
wire   [1:0] zext_ln218_23_fu_1772_p1;
wire   [1:0] zext_ln218_24_fu_1791_p1;
wire   [1:0] zext_ln218_25_fu_1810_p1;
wire   [1:0] zext_ln886_11_fu_1833_p1;
wire   [0:0] xor_ln1085_fu_1861_p2;
wire   [0:0] xor_ln1085_1_fu_1874_p2;
wire   [0:0] xor_ln1085_2_fu_1883_p2;
wire   [0:0] xor_ln1085_3_fu_1892_p2;
wire   [0:0] xor_ln1085_4_fu_1901_p2;
wire   [0:0] xor_ln1085_5_fu_1910_p2;
wire   [0:0] xor_ln1085_6_fu_1919_p2;
wire   [1:0] zext_ln218_fu_1879_p1;
wire   [1:0] zext_ln218_1_fu_1888_p1;
wire   [1:0] add_ln886_8_fu_1928_p2;
wire   [3:0] zext_ln886_1_fu_1934_p1;
wire   [3:0] result_V_fu_1866_p3;
wire   [1:0] zext_ln218_2_fu_1897_p1;
wire   [1:0] zext_ln218_3_fu_1906_p1;
wire   [1:0] add_ln886_10_fu_1944_p2;
wire   [1:0] zext_ln218_4_fu_1915_p1;
wire   [1:0] zext_ln218_5_fu_1924_p1;
wire   [1:0] add_ln886_11_fu_1954_p2;
wire   [2:0] zext_ln886_3_fu_1960_p1;
wire   [2:0] zext_ln886_2_fu_1950_p1;
wire   [2:0] add_ln886_12_fu_1964_p2;
wire   [3:0] zext_ln886_4_fu_1970_p1;
wire   [3:0] add_ln886_9_fu_1938_p2;
wire   [2:0] zext_ln886_6_fu_1983_p1;
wire   [2:0] zext_ln886_5_fu_1980_p1;
wire   [2:0] add_ln886_16_fu_1986_p2;
wire   [2:0] zext_ln886_9_fu_1999_p1;
wire   [2:0] zext_ln886_8_fu_1996_p1;
wire   [2:0] add_ln886_19_fu_2002_p2;
wire   [3:0] zext_ln886_10_fu_2008_p1;
wire   [3:0] zext_ln886_7_fu_1992_p1;
wire   [3:0] add_ln886_20_fu_2012_p2;
wire   [3:0] add_ln886_13_fu_1974_p2;
wire   [0:0] xor_ln1085_15_fu_2024_p2;
wire   [0:0] xor_ln1085_16_fu_2037_p2;
wire   [0:0] xor_ln1085_17_fu_2046_p2;
wire   [0:0] xor_ln1085_18_fu_2055_p2;
wire   [0:0] xor_ln1085_19_fu_2064_p2;
wire   [0:0] xor_ln1085_20_fu_2073_p2;
wire   [0:0] xor_ln1085_21_fu_2082_p2;
wire   [1:0] zext_ln218_13_fu_2042_p1;
wire   [1:0] zext_ln218_14_fu_2051_p1;
wire   [1:0] add_ln886_22_fu_2091_p2;
wire   [3:0] zext_ln886_12_fu_2097_p1;
wire   [3:0] result_V_2_fu_2029_p3;
wire   [1:0] zext_ln218_15_fu_2060_p1;
wire   [1:0] zext_ln218_16_fu_2069_p1;
wire   [1:0] add_ln886_24_fu_2107_p2;
wire   [1:0] zext_ln218_17_fu_2078_p1;
wire   [1:0] zext_ln218_18_fu_2087_p1;
wire   [1:0] add_ln886_25_fu_2117_p2;
wire   [2:0] zext_ln886_14_fu_2123_p1;
wire   [2:0] zext_ln886_13_fu_2113_p1;
wire   [2:0] add_ln886_26_fu_2127_p2;
wire   [3:0] zext_ln886_15_fu_2133_p1;
wire   [3:0] add_ln886_23_fu_2101_p2;
wire   [2:0] zext_ln886_17_fu_2146_p1;
wire   [2:0] zext_ln886_16_fu_2143_p1;
wire   [2:0] add_ln886_30_fu_2149_p2;
wire   [2:0] zext_ln886_20_fu_2162_p1;
wire   [2:0] zext_ln886_19_fu_2159_p1;
wire   [2:0] add_ln886_33_fu_2165_p2;
wire   [3:0] zext_ln886_21_fu_2171_p1;
wire   [3:0] zext_ln886_18_fu_2155_p1;
wire   [3:0] add_ln886_34_fu_2175_p2;
wire   [3:0] add_ln886_27_fu_2137_p2;
wire   [3:0] result_V_3_fu_2181_p2;
wire   [3:0] result_V_1_fu_2018_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg   [1:0] ap_NS_iter2_fsm;
reg   [1:0] ap_NS_iter3_fsm;
reg   [1:0] ap_NS_iter4_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
wire    ap_ST_iter1_fsm_state2_blk;
wire    ap_ST_iter2_fsm_state3_blk;
wire    ap_ST_iter3_fsm_state4_blk;
reg    ap_ST_iter4_fsm_state5_blk;
wire    ap_start_int;
reg    ap_condition_1779;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 ap_CS_iter2_fsm = 2'd1;
#0 ap_CS_iter3_fsm = 2'd1;
#0 ap_CS_iter4_fsm = 2'd1;
#0 ap_done_reg = 1'b0;
end

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_0_address0),
    .ce0(p_ZL7threshs_0_0_ce0),
    .q0(p_ZL7threshs_0_0_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_1_address0),
    .ce0(p_ZL7threshs_0_1_ce0),
    .q0(p_ZL7threshs_0_1_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_2_address0),
    .ce0(p_ZL7threshs_0_2_ce0),
    .q0(p_ZL7threshs_0_2_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_3_address0),
    .ce0(p_ZL7threshs_0_3_ce0),
    .q0(p_ZL7threshs_0_3_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_4_address0),
    .ce0(p_ZL7threshs_0_4_ce0),
    .q0(p_ZL7threshs_0_4_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_5_address0),
    .ce0(p_ZL7threshs_0_5_ce0),
    .q0(p_ZL7threshs_0_5_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_0_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_6_address0),
    .ce0(p_ZL7threshs_0_6_ce0),
    .q0(p_ZL7threshs_0_6_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_7_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_0_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_7_address0),
    .ce0(p_ZL7threshs_0_7_ce0),
    .q0(p_ZL7threshs_0_7_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_8_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_0_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_8_address0),
    .ce0(p_ZL7threshs_0_8_ce0),
    .q0(p_ZL7threshs_0_8_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_9_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_0_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_9_address0),
    .ce0(p_ZL7threshs_0_9_ce0),
    .q0(p_ZL7threshs_0_9_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_10_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_0_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_10_address0),
    .ce0(p_ZL7threshs_0_10_ce0),
    .q0(p_ZL7threshs_0_10_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_11_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_0_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_11_address0),
    .ce0(p_ZL7threshs_0_11_ce0),
    .q0(p_ZL7threshs_0_11_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_12_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_0_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_12_address0),
    .ce0(p_ZL7threshs_0_12_ce0),
    .q0(p_ZL7threshs_0_12_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_13_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_0_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_13_address0),
    .ce0(p_ZL7threshs_0_13_ce0),
    .q0(p_ZL7threshs_0_13_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_14_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_0_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_14_address0),
    .ce0(p_ZL7threshs_0_14_ce0),
    .q0(p_ZL7threshs_0_14_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_0_address0),
    .ce0(p_ZL7threshs_1_0_ce0),
    .q0(p_ZL7threshs_1_0_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_1_address0),
    .ce0(p_ZL7threshs_1_1_ce0),
    .q0(p_ZL7threshs_1_1_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_2_address0),
    .ce0(p_ZL7threshs_1_2_ce0),
    .q0(p_ZL7threshs_1_2_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_3_address0),
    .ce0(p_ZL7threshs_1_3_ce0),
    .q0(p_ZL7threshs_1_3_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_4_address0),
    .ce0(p_ZL7threshs_1_4_ce0),
    .q0(p_ZL7threshs_1_4_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_5_address0),
    .ce0(p_ZL7threshs_1_5_ce0),
    .q0(p_ZL7threshs_1_5_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_1_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_6_address0),
    .ce0(p_ZL7threshs_1_6_ce0),
    .q0(p_ZL7threshs_1_6_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_7_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_1_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_7_address0),
    .ce0(p_ZL7threshs_1_7_ce0),
    .q0(p_ZL7threshs_1_7_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_8_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_1_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_8_address0),
    .ce0(p_ZL7threshs_1_8_ce0),
    .q0(p_ZL7threshs_1_8_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_9_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_1_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_9_address0),
    .ce0(p_ZL7threshs_1_9_ce0),
    .q0(p_ZL7threshs_1_9_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_10_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_1_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_10_address0),
    .ce0(p_ZL7threshs_1_10_ce0),
    .q0(p_ZL7threshs_1_10_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_11_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_1_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_11_address0),
    .ce0(p_ZL7threshs_1_11_ce0),
    .q0(p_ZL7threshs_1_11_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_12_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_1_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_12_address0),
    .ce0(p_ZL7threshs_1_12_ce0),
    .q0(p_ZL7threshs_1_12_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_13_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_1_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_13_address0),
    .ce0(p_ZL7threshs_1_13_ce0),
    .q0(p_ZL7threshs_1_13_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_14_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_1_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_14_address0),
    .ce0(p_ZL7threshs_1_14_ce0),
    .q0(p_ZL7threshs_1_14_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_mux_1632_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 32 ),
    .dout_WIDTH( 16 ))
mux_1632_16_1_1_U1(
    .din0(inputBuf_V_fu_226),
    .din1(inputBuf_V_1_fu_230),
    .din2(inputBuf_V_2_fu_234),
    .din3(inputBuf_V_3_fu_238),
    .din4(inputBuf_V_4_fu_242),
    .din5(inputBuf_V_5_fu_246),
    .din6(inputBuf_V_6_fu_250),
    .din7(inputBuf_V_7_fu_254),
    .din8(inputBuf_V_8_fu_258),
    .din9(inputBuf_V_9_fu_262),
    .din10(inputBuf_V_10_fu_266),
    .din11(inputBuf_V_11_fu_270),
    .din12(inputBuf_V_12_fu_274),
    .din13(inputBuf_V_13_fu_278),
    .din14(inputBuf_V_14_fu_282),
    .din15(inputBuf_V_15_fu_286),
    .din16(ap_sig_allocacmp_sf_load),
    .dout(tmp_fu_832_p18)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_mul_4ns_4s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
mul_4ns_4s_8_1_1_U2(
    .din0(ret_V_fu_1103_p0),
    .din1(local_temp_V_reg_2371),
    .dout(ret_V_fu_1103_p2)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_mul_4ns_4s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
mul_4ns_4s_8_1_1_U3(
    .din0(ret_V_1_fu_1130_p0),
    .din1(local_temp_V_1_reg_2376),
    .dout(ret_V_1_fu_1130_p2)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_mul_4ns_4s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
mul_4ns_4s_8_1_1_U4(
    .din0(ret_V_2_fu_1153_p0),
    .din1(local_temp_V_2_reg_2381),
    .dout(ret_V_2_fu_1153_p2)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_mul_4ns_4s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
mul_4ns_4s_8_1_1_U5(
    .din0(ret_V_3_fu_1176_p0),
    .din1(local_temp_V_3_reg_2386),
    .dout(ret_V_3_fu_1176_p2)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_mul_4s_4ns_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
mul_4s_4ns_8_1_1_U6(
    .din0(local_temp_V_4_reg_2391),
    .din1(ret_V_4_fu_1195_p1),
    .dout(ret_V_4_fu_1195_p2)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_mul_4s_4ns_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
mul_4s_4ns_8_1_1_U7(
    .din0(local_temp_V_5_reg_2396),
    .din1(ret_V_5_fu_1208_p1),
    .dout(ret_V_5_fu_1208_p2)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_mul_4s_4ns_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
mul_4s_4ns_8_1_1_U8(
    .din0(local_temp_V_6_reg_2401),
    .din1(ret_V_6_fu_1217_p1),
    .dout(ret_V_6_fu_1217_p2)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_mul_4s_4ns_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
mul_4s_4ns_8_1_1_U9(
    .din0(local_temp_V_7_reg_2406),
    .din1(ret_V_7_fu_1226_p1),
    .dout(ret_V_7_fu_1226_p2)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
    end else begin
        ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter4_fsm <= ap_ST_iter4_fsm_state0;
    end else begin
        ap_CS_iter4_fsm <= ap_NS_iter4_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (icmp_ln252_fu_775_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_inElem_reg_703 <= tmp_fu_832_p18;
    end else if (((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (icmp_ln252_fu_775_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0) & (trunc_ln256_fu_870_p1 == 4'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (icmp_ln252_fu_775_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0) & (trunc_ln256_fu_870_p1 == 4'd1)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (icmp_ln252_fu_775_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0) & (trunc_ln256_fu_870_p1 == 4'd2)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (icmp_ln252_fu_775_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0) & (trunc_ln256_fu_870_p1 == 4'd3)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (icmp_ln252_fu_775_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0) & (trunc_ln256_fu_870_p1 == 4'd4)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (icmp_ln252_fu_775_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0) & (trunc_ln256_fu_870_p1 == 4'd5)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (icmp_ln252_fu_775_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0) & (trunc_ln256_fu_870_p1 == 4'd6)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (icmp_ln252_fu_775_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0) & (trunc_ln256_fu_870_p1 == 4'd7)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (icmp_ln252_fu_775_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0) & (trunc_ln256_fu_870_p1 == 4'd8)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (icmp_ln252_fu_775_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0) & (trunc_ln256_fu_870_p1 == 4'd9)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (icmp_ln252_fu_775_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0) & (trunc_ln256_fu_870_p1 == 4'd10)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (icmp_ln252_fu_775_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0) & (trunc_ln256_fu_870_p1 == 4'd11)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (icmp_ln252_fu_775_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0) & (trunc_ln256_fu_870_p1 == 4'd12)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (icmp_ln252_fu_775_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0) & (trunc_ln256_fu_870_p1 == 4'd13)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (icmp_ln252_fu_775_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0) & (trunc_ln256_fu_870_p1 == 4'd14)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (icmp_ln252_fu_775_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0) & (trunc_ln256_fu_870_p1 == 4'd15)))) begin
        ap_phi_reg_pp0_iter1_inElem_reg_703 <= in0_V_TDATA;
    end else if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_phi_reg_pp0_iter1_inElem_reg_703 <= ap_phi_reg_pp0_iter0_inElem_reg_703;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1779)) begin
        if ((icmp_ln248_fu_760_p2 == 1'd0)) begin
            i_fu_214 <= i_2_fu_766_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_214 <= 17'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1779)) begin
        if (((icmp_ln248_fu_760_p2 == 1'd0) & (icmp_ln289_fu_1043_p2 == 1'd1))) begin
            nf_1_fu_290 <= nf_2_fu_1069_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            nf_1_fu_290 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1779)) begin
        if (((icmp_ln248_fu_760_p2 == 1'd0) & (icmp_ln289_fu_1043_p2 == 1'd1))) begin
            sf_fu_210 <= 32'd0;
        end else if (((icmp_ln248_fu_760_p2 == 1'd0) & (icmp_ln289_fu_1043_p2 == 1'd0))) begin
            sf_fu_210 <= sf_1_fu_1037_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            sf_fu_210 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (icmp_ln248_reg_2328_pp0_iter1_reg == 1'd0))) begin
        accu_V_2_fu_218 <= accu_V_fu_1287_p2;
        accu_V_3_fu_222 <= accu_V_4_fu_1318_p2;
        accu_V_4_reg_2469 <= accu_V_4_fu_1318_p2;
        accu_V_reg_2450 <= accu_V_fu_1287_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter3_fsm_state4) & (icmp_ln289_reg_2411_pp0_iter2_reg == 1'd1) & (icmp_ln248_reg_2328_pp0_iter2_reg == 1'd0))) begin
        add_ln886_14_reg_2673 <= add_ln886_14_fu_1590_p2;
        add_ln886_15_reg_2678 <= add_ln886_15_fu_1596_p2;
        add_ln886_17_reg_2683 <= add_ln886_17_fu_1602_p2;
        add_ln886_18_reg_2688 <= add_ln886_18_fu_1608_p2;
        add_ln886_28_reg_2728 <= add_ln886_28_fu_1837_p2;
        add_ln886_29_reg_2733 <= add_ln886_29_fu_1843_p2;
        add_ln886_31_reg_2738 <= add_ln886_31_fu_1849_p2;
        add_ln886_32_reg_2743 <= add_ln886_32_fu_1855_p2;
        icmp_ln1085_15_reg_2693 <= icmp_ln1085_15_fu_1618_p2;
        icmp_ln1085_16_reg_2698 <= icmp_ln1085_16_fu_1627_p2;
        icmp_ln1085_17_reg_2703 <= icmp_ln1085_17_fu_1636_p2;
        icmp_ln1085_18_reg_2708 <= icmp_ln1085_18_fu_1645_p2;
        icmp_ln1085_19_reg_2713 <= icmp_ln1085_19_fu_1654_p2;
        icmp_ln1085_1_reg_2643 <= icmp_ln1085_1_fu_1380_p2;
        icmp_ln1085_20_reg_2718 <= icmp_ln1085_20_fu_1663_p2;
        icmp_ln1085_21_reg_2723 <= icmp_ln1085_21_fu_1672_p2;
        icmp_ln1085_2_reg_2648 <= icmp_ln1085_2_fu_1389_p2;
        icmp_ln1085_3_reg_2653 <= icmp_ln1085_3_fu_1398_p2;
        icmp_ln1085_4_reg_2658 <= icmp_ln1085_4_fu_1407_p2;
        icmp_ln1085_5_reg_2663 <= icmp_ln1085_5_fu_1416_p2;
        icmp_ln1085_6_reg_2668 <= icmp_ln1085_6_fu_1425_p2;
        icmp_ln1085_reg_2638 <= icmp_ln1085_fu_1371_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (icmp_ln248_reg_2328_pp0_iter0_reg == 1'd0))) begin
        add_ln886_1_reg_2430 <= add_ln886_1_fu_1186_p2;
        add_ln886_5_reg_2445 <= add_ln886_5_fu_1236_p2;
        ret_V_1_reg_2420 <= ret_V_1_fu_1130_p2;
        ret_V_2_reg_2425 <= ret_V_2_fu_1153_p2;
        ret_V_5_reg_2435 <= ret_V_5_fu_1208_p2;
        ret_V_6_reg_2440 <= ret_V_6_fu_1217_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln248_reg_2328 <= icmp_ln248_fu_760_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln248_reg_2328_pp0_iter1_reg <= icmp_ln248_reg_2328;
        icmp_ln271_reg_2365_pp0_iter1_reg <= icmp_ln271_reg_2365;
        icmp_ln289_reg_2411_pp0_iter1_reg <= icmp_ln289_reg_2411;
        nf_1_load_reg_2415_pp0_iter1_reg <= nf_1_load_reg_2415;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        icmp_ln248_reg_2328_pp0_iter2_reg <= icmp_ln248_reg_2328_pp0_iter1_reg;
        icmp_ln289_reg_2411_pp0_iter2_reg <= icmp_ln289_reg_2411_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        icmp_ln248_reg_2328_pp0_iter3_reg <= icmp_ln248_reg_2328_pp0_iter2_reg;
        icmp_ln289_reg_2411_pp0_iter3_reg <= icmp_ln289_reg_2411_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0))) begin
        icmp_ln271_reg_2365 <= icmp_ln271_fu_957_p2;
        icmp_ln289_reg_2411 <= icmp_ln289_fu_1043_p2;
        local_temp_V_1_reg_2376 <= {{weights_V_TDATA[7:4]}};
        local_temp_V_2_reg_2381 <= {{weights_V_TDATA[11:8]}};
        local_temp_V_3_reg_2386 <= {{weights_V_TDATA[15:12]}};
        local_temp_V_4_reg_2391 <= {{weights_V_TDATA[19:16]}};
        local_temp_V_5_reg_2396 <= {{weights_V_TDATA[23:20]}};
        local_temp_V_6_reg_2401 <= {{weights_V_TDATA[27:24]}};
        local_temp_V_7_reg_2406 <= {{weights_V_TDATA[31:28]}};
        local_temp_V_reg_2371 <= local_temp_V_fu_963_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (icmp_ln252_fu_775_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0) & (trunc_ln256_fu_870_p1 == 4'd10))) begin
        inputBuf_V_10_fu_266 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (icmp_ln252_fu_775_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0) & (trunc_ln256_fu_870_p1 == 4'd11))) begin
        inputBuf_V_11_fu_270 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (icmp_ln252_fu_775_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0) & (trunc_ln256_fu_870_p1 == 4'd12))) begin
        inputBuf_V_12_fu_274 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (icmp_ln252_fu_775_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0) & (trunc_ln256_fu_870_p1 == 4'd13))) begin
        inputBuf_V_13_fu_278 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (icmp_ln252_fu_775_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0) & (trunc_ln256_fu_870_p1 == 4'd14))) begin
        inputBuf_V_14_fu_282 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (icmp_ln252_fu_775_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0) & (trunc_ln256_fu_870_p1 == 4'd15))) begin
        inputBuf_V_15_fu_286 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (icmp_ln252_fu_775_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0) & (trunc_ln256_fu_870_p1 == 4'd1))) begin
        inputBuf_V_1_fu_230 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (icmp_ln252_fu_775_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0) & (trunc_ln256_fu_870_p1 == 4'd2))) begin
        inputBuf_V_2_fu_234 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (icmp_ln252_fu_775_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0) & (trunc_ln256_fu_870_p1 == 4'd3))) begin
        inputBuf_V_3_fu_238 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (icmp_ln252_fu_775_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0) & (trunc_ln256_fu_870_p1 == 4'd4))) begin
        inputBuf_V_4_fu_242 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (icmp_ln252_fu_775_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0) & (trunc_ln256_fu_870_p1 == 4'd5))) begin
        inputBuf_V_5_fu_246 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (icmp_ln252_fu_775_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0) & (trunc_ln256_fu_870_p1 == 4'd6))) begin
        inputBuf_V_6_fu_250 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (icmp_ln252_fu_775_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0) & (trunc_ln256_fu_870_p1 == 4'd7))) begin
        inputBuf_V_7_fu_254 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (icmp_ln252_fu_775_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0) & (trunc_ln256_fu_870_p1 == 4'd8))) begin
        inputBuf_V_8_fu_258 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (icmp_ln252_fu_775_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0) & (trunc_ln256_fu_870_p1 == 4'd9))) begin
        inputBuf_V_9_fu_262 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (icmp_ln252_fu_775_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0) & (trunc_ln256_fu_870_p1 == 4'd0))) begin
        inputBuf_V_fu_226 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0) & (icmp_ln289_fu_1043_p2 == 1'd1))) begin
        nf_1_load_reg_2415 <= ap_sig_allocacmp_nf_1_load;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)))) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_iter1_fsm_state2_blk = 1'b0;

assign ap_ST_iter2_fsm_state3_blk = 1'b0;

assign ap_ST_iter3_fsm_state4_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) begin
        ap_ST_iter4_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_iter4_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state0) & (1'b1 == ap_CS_iter3_fsm_state0) & (1'b1 == ap_CS_iter2_fsm_state0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_sig_allocacmp_i_1 = 17'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_214;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_sig_allocacmp_nf_1_load = 32'd0;
    end else begin
        ap_sig_allocacmp_nf_1_load = nf_1_fu_290;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_sig_allocacmp_nf_1_load_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_nf_1_load_1 = nf_1_fu_290;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_sig_allocacmp_sf_load = 32'd0;
    end else begin
        ap_sig_allocacmp_sf_load = sf_fu_210;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_sig_allocacmp_sf_load_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_sf_load_1 = sf_fu_210;
    end
end

always @ (*) begin
    if (((ap_predicate_op65_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b1))) begin
        in0_V_TDATA_blk_n = in0_V_TVALID;
    end else begin
        in0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (ap_predicate_op65_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        in0_V_TREADY = 1'b1;
    end else begin
        in0_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state5) & (ap_predicate_op463_write_state5 == 1'b1))) begin
        out_V_TDATA_blk_n = out_V_TREADY;
    end else begin
        out_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_predicate_op463_write_state5 == 1'b1))) begin
        out_V_TVALID = 1'b1;
    end else begin
        out_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        p_ZL7threshs_0_0_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        p_ZL7threshs_0_10_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        p_ZL7threshs_0_11_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        p_ZL7threshs_0_12_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        p_ZL7threshs_0_13_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        p_ZL7threshs_0_14_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        p_ZL7threshs_0_1_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        p_ZL7threshs_0_2_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        p_ZL7threshs_0_3_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        p_ZL7threshs_0_4_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        p_ZL7threshs_0_5_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        p_ZL7threshs_0_6_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        p_ZL7threshs_0_7_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        p_ZL7threshs_0_8_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        p_ZL7threshs_0_9_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        p_ZL7threshs_1_0_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        p_ZL7threshs_1_10_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        p_ZL7threshs_1_11_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        p_ZL7threshs_1_12_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        p_ZL7threshs_1_13_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        p_ZL7threshs_1_14_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        p_ZL7threshs_1_1_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        p_ZL7threshs_1_2_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        p_ZL7threshs_1_3_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        p_ZL7threshs_1_4_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        p_ZL7threshs_1_5_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        p_ZL7threshs_1_6_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        p_ZL7threshs_1_7_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        p_ZL7threshs_1_8_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        p_ZL7threshs_1_9_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
        weights_V_TDATA_blk_n = weights_V_TVALID;
    end else begin
        weights_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_760_p2 == 1'd0))) begin
        weights_V_TREADY = 1'b1;
    end else begin
        weights_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & ~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state3 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b0 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter3_fsm)
        ap_ST_iter3_fsm_state4 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b0 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end
        end
        ap_ST_iter3_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter3_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter4_fsm)
        ap_ST_iter4_fsm_state5 : begin
            if ((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))) & (1'b0 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end else if (((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))) & (icmp_ln248_reg_2328_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end
        end
        ap_ST_iter4_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter4_fsm = 'bx;
        end
    endcase
end

assign accu_V_4_fu_1318_p2 = ($signed(sext_ln886_7_fu_1314_p1) + $signed(add_ln886_4_fu_1299_p2));

assign accu_V_fu_1287_p2 = ($signed(sext_ln886_3_fu_1283_p1) + $signed(add_ln886_fu_1268_p2));

assign add_ln886_10_fu_1944_p2 = (zext_ln218_2_fu_1897_p1 + zext_ln218_3_fu_1906_p1);

assign add_ln886_11_fu_1954_p2 = (zext_ln218_4_fu_1915_p1 + zext_ln218_5_fu_1924_p1);

assign add_ln886_12_fu_1964_p2 = (zext_ln886_3_fu_1960_p1 + zext_ln886_2_fu_1950_p1);

assign add_ln886_13_fu_1974_p2 = (zext_ln886_4_fu_1970_p1 + add_ln886_9_fu_1938_p2);

assign add_ln886_14_fu_1590_p2 = (zext_ln218_6_fu_1445_p1 + zext_ln218_7_fu_1464_p1);

assign add_ln886_15_fu_1596_p2 = (zext_ln218_8_fu_1483_p1 + zext_ln218_9_fu_1502_p1);

assign add_ln886_16_fu_1986_p2 = (zext_ln886_6_fu_1983_p1 + zext_ln886_5_fu_1980_p1);

assign add_ln886_17_fu_1602_p2 = (zext_ln218_10_fu_1525_p1 + zext_ln218_11_fu_1544_p1);

assign add_ln886_18_fu_1608_p2 = (zext_ln218_12_fu_1563_p1 + zext_ln886_fu_1586_p1);

assign add_ln886_19_fu_2002_p2 = (zext_ln886_9_fu_1999_p1 + zext_ln886_8_fu_1996_p1);

assign add_ln886_1_fu_1186_p2 = ($signed(sext_ln674_fu_1109_p1) + $signed(sext_ln886_1_fu_1182_p1));

assign add_ln886_20_fu_2012_p2 = (zext_ln886_10_fu_2008_p1 + zext_ln886_7_fu_1992_p1);

assign add_ln886_22_fu_2091_p2 = (zext_ln218_13_fu_2042_p1 + zext_ln218_14_fu_2051_p1);

assign add_ln886_23_fu_2101_p2 = (zext_ln886_12_fu_2097_p1 + result_V_2_fu_2029_p3);

assign add_ln886_24_fu_2107_p2 = (zext_ln218_15_fu_2060_p1 + zext_ln218_16_fu_2069_p1);

assign add_ln886_25_fu_2117_p2 = (zext_ln218_17_fu_2078_p1 + zext_ln218_18_fu_2087_p1);

assign add_ln886_26_fu_2127_p2 = (zext_ln886_14_fu_2123_p1 + zext_ln886_13_fu_2113_p1);

assign add_ln886_27_fu_2137_p2 = (zext_ln886_15_fu_2133_p1 + add_ln886_23_fu_2101_p2);

assign add_ln886_28_fu_1837_p2 = (zext_ln218_19_fu_1692_p1 + zext_ln218_20_fu_1711_p1);

assign add_ln886_29_fu_1843_p2 = (zext_ln218_21_fu_1730_p1 + zext_ln218_22_fu_1749_p1);

assign add_ln886_2_fu_1277_p2 = ($signed(sext_ln886_2_fu_1274_p1) + $signed(sext_ln674_1_fu_1265_p1));

assign add_ln886_30_fu_2149_p2 = (zext_ln886_17_fu_2146_p1 + zext_ln886_16_fu_2143_p1);

assign add_ln886_31_fu_1849_p2 = (zext_ln218_23_fu_1772_p1 + zext_ln218_24_fu_1791_p1);

assign add_ln886_32_fu_1855_p2 = (zext_ln218_25_fu_1810_p1 + zext_ln886_11_fu_1833_p1);

assign add_ln886_33_fu_2165_p2 = (zext_ln886_20_fu_2162_p1 + zext_ln886_19_fu_2159_p1);

assign add_ln886_34_fu_2175_p2 = (zext_ln886_21_fu_2171_p1 + zext_ln886_18_fu_2155_p1);

assign add_ln886_4_fu_1299_p2 = ($signed(select_ln271_fu_1248_p3) + $signed(sext_ln886_4_fu_1293_p1));

assign add_ln886_5_fu_1236_p2 = ($signed(sext_ln115_fu_1201_p1) + $signed(sext_ln886_5_fu_1232_p1));

assign add_ln886_6_fu_1308_p2 = ($signed(sext_ln886_6_fu_1305_p1) + $signed(sext_ln115_1_fu_1296_p1));

assign add_ln886_8_fu_1928_p2 = (zext_ln218_fu_1879_p1 + zext_ln218_1_fu_1888_p1);

assign add_ln886_9_fu_1938_p2 = (zext_ln886_1_fu_1934_p1 + result_V_fu_1866_p3);

assign add_ln886_fu_1268_p2 = ($signed(select_ln271_1_fu_1255_p3) + $signed(sext_ln886_fu_1262_p1));

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter2_fsm_state0 = ap_CS_iter2_fsm[32'd0];

assign ap_CS_iter2_fsm_state3 = ap_CS_iter2_fsm[32'd1];

assign ap_CS_iter3_fsm_state0 = ap_CS_iter3_fsm[32'd0];

assign ap_CS_iter3_fsm_state4 = ap_CS_iter3_fsm[32'd1];

assign ap_CS_iter4_fsm_state0 = ap_CS_iter4_fsm[32'd0];

assign ap_CS_iter4_fsm_state5 = ap_CS_iter4_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_io = ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1));
end

always @ (*) begin
    ap_condition_1779 = (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_760_p2 == 1'd0)) | ((ap_predicate_op65_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op463_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_inElem_reg_703 = 'bx;

always @ (*) begin
    ap_predicate_op463_write_state5 = ((icmp_ln289_reg_2411_pp0_iter3_reg == 1'd1) & (icmp_ln248_reg_2328_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op65_read_state1 = ((icmp_ln252_fu_775_p2 == 1'd1) & (icmp_ln248_fu_760_p2 == 1'd0));
end

assign i_2_fu_766_p2 = (ap_sig_allocacmp_i_1 + 17'd1);

assign icmp_ln1085_10_fu_1491_p2 = (($signed(accu_V_reg_2450) < $signed(zext_ln1085_2_fu_1487_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_11_fu_1514_p2 = (($signed(accu_V_reg_2450) < $signed(zext_ln1085_3_fu_1510_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_12_fu_1533_p2 = (($signed(accu_V_reg_2450) < $signed(zext_ln1085_4_fu_1529_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_13_fu_1552_p2 = (($signed(accu_V_reg_2450) < $signed(zext_ln1085_5_fu_1548_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_14_fu_1575_p2 = (($signed(accu_V_reg_2450) < $signed(zext_ln1085_6_fu_1571_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_15_fu_1618_p2 = (($signed(accu_V_4_reg_2469) < $signed(sext_ln1085_10_fu_1614_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_16_fu_1627_p2 = (($signed(accu_V_4_reg_2469) < $signed(sext_ln1085_11_fu_1623_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_17_fu_1636_p2 = (($signed(accu_V_4_reg_2469) < $signed(sext_ln1085_12_fu_1632_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_18_fu_1645_p2 = (($signed(accu_V_4_reg_2469) < $signed(sext_ln1085_13_fu_1641_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_19_fu_1654_p2 = (($signed(accu_V_4_reg_2469) < $signed(sext_ln1085_14_fu_1650_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_1_fu_1380_p2 = (($signed(accu_V_reg_2450) < $signed(sext_ln1085_1_fu_1376_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_20_fu_1663_p2 = (($signed(accu_V_4_reg_2469) < $signed(sext_ln1085_15_fu_1659_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_21_fu_1672_p2 = (($signed(accu_V_4_reg_2469) < $signed(sext_ln1085_16_fu_1668_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_22_fu_1681_p2 = (($signed(accu_V_4_reg_2469) < $signed(sext_ln1085_17_fu_1677_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_23_fu_1700_p2 = (($signed(accu_V_4_reg_2469) < $signed(zext_ln1085_7_fu_1696_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_24_fu_1719_p2 = (($signed(accu_V_4_reg_2469) < $signed(zext_ln1085_8_fu_1715_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_25_fu_1738_p2 = (($signed(accu_V_4_reg_2469) < $signed(zext_ln1085_9_fu_1734_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_26_fu_1761_p2 = (($signed(accu_V_4_reg_2469) < $signed(zext_ln1085_10_fu_1757_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_27_fu_1780_p2 = (($signed(accu_V_4_reg_2469) < $signed(zext_ln1085_11_fu_1776_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_28_fu_1799_p2 = (($signed(accu_V_4_reg_2469) < $signed(zext_ln1085_12_fu_1795_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_29_fu_1822_p2 = (($signed(accu_V_4_reg_2469) < $signed(zext_ln1085_13_fu_1818_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_2_fu_1389_p2 = (($signed(accu_V_reg_2450) < $signed(sext_ln1085_2_fu_1385_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_3_fu_1398_p2 = (($signed(accu_V_reg_2450) < $signed(sext_ln1085_3_fu_1394_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_4_fu_1407_p2 = (($signed(accu_V_reg_2450) < $signed(sext_ln1085_4_fu_1403_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_5_fu_1416_p2 = (($signed(accu_V_reg_2450) < $signed(sext_ln1085_5_fu_1412_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_6_fu_1425_p2 = (($signed(accu_V_reg_2450) < $signed(sext_ln1085_6_fu_1421_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_7_fu_1434_p2 = (($signed(accu_V_reg_2450) < $signed(sext_ln1085_7_fu_1430_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_8_fu_1453_p2 = (($signed(accu_V_reg_2450) < $signed(zext_ln1085_fu_1449_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_9_fu_1472_p2 = (($signed(accu_V_reg_2450) < $signed(zext_ln1085_1_fu_1468_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_fu_1371_p2 = (($signed(accu_V_reg_2450) < $signed(sext_ln1085_fu_1367_p1)) ? 1'b1 : 1'b0);

assign icmp_ln248_fu_760_p2 = ((ap_sig_allocacmp_i_1 == 17'd65536) ? 1'b1 : 1'b0);

assign icmp_ln248_reg_2328_pp0_iter0_reg = icmp_ln248_reg_2328;

assign icmp_ln252_fu_775_p2 = ((ap_sig_allocacmp_nf_1_load_1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln271_fu_957_p2 = ((ap_sig_allocacmp_sf_load_1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_1043_p2 = ((sf_1_fu_1037_p2 == 32'd16) ? 1'b1 : 1'b0);

assign icmp_ln301_fu_1063_p2 = ((nf_fu_1057_p2 == 32'd64) ? 1'b1 : 1'b0);

assign idxprom2_i_fu_1324_p1 = nf_1_load_reg_2415_pp0_iter1_reg;

assign local_temp_V_fu_963_p1 = weights_V_TDATA[3:0];

assign nf_2_fu_1069_p3 = ((icmp_ln301_fu_1063_p2[0:0] == 1'b1) ? 32'd0 : nf_fu_1057_p2);

assign nf_fu_1057_p2 = (ap_sig_allocacmp_nf_1_load + 32'd1);

assign out_V_TDATA = {{result_V_3_fu_2181_p2}, {result_V_1_fu_2018_p2}};

assign p_ZL7threshs_0_0_address0 = idxprom2_i_fu_1324_p1;

assign p_ZL7threshs_0_10_address0 = idxprom2_i_fu_1324_p1;

assign p_ZL7threshs_0_11_address0 = idxprom2_i_fu_1324_p1;

assign p_ZL7threshs_0_12_address0 = idxprom2_i_fu_1324_p1;

assign p_ZL7threshs_0_13_address0 = idxprom2_i_fu_1324_p1;

assign p_ZL7threshs_0_14_address0 = idxprom2_i_fu_1324_p1;

assign p_ZL7threshs_0_1_address0 = idxprom2_i_fu_1324_p1;

assign p_ZL7threshs_0_2_address0 = idxprom2_i_fu_1324_p1;

assign p_ZL7threshs_0_3_address0 = idxprom2_i_fu_1324_p1;

assign p_ZL7threshs_0_4_address0 = idxprom2_i_fu_1324_p1;

assign p_ZL7threshs_0_5_address0 = idxprom2_i_fu_1324_p1;

assign p_ZL7threshs_0_6_address0 = idxprom2_i_fu_1324_p1;

assign p_ZL7threshs_0_7_address0 = idxprom2_i_fu_1324_p1;

assign p_ZL7threshs_0_8_address0 = idxprom2_i_fu_1324_p1;

assign p_ZL7threshs_0_9_address0 = idxprom2_i_fu_1324_p1;

assign p_ZL7threshs_1_0_address0 = idxprom2_i_fu_1324_p1;

assign p_ZL7threshs_1_10_address0 = idxprom2_i_fu_1324_p1;

assign p_ZL7threshs_1_11_address0 = idxprom2_i_fu_1324_p1;

assign p_ZL7threshs_1_12_address0 = idxprom2_i_fu_1324_p1;

assign p_ZL7threshs_1_13_address0 = idxprom2_i_fu_1324_p1;

assign p_ZL7threshs_1_14_address0 = idxprom2_i_fu_1324_p1;

assign p_ZL7threshs_1_1_address0 = idxprom2_i_fu_1324_p1;

assign p_ZL7threshs_1_2_address0 = idxprom2_i_fu_1324_p1;

assign p_ZL7threshs_1_3_address0 = idxprom2_i_fu_1324_p1;

assign p_ZL7threshs_1_4_address0 = idxprom2_i_fu_1324_p1;

assign p_ZL7threshs_1_5_address0 = idxprom2_i_fu_1324_p1;

assign p_ZL7threshs_1_6_address0 = idxprom2_i_fu_1324_p1;

assign p_ZL7threshs_1_7_address0 = idxprom2_i_fu_1324_p1;

assign p_ZL7threshs_1_8_address0 = idxprom2_i_fu_1324_p1;

assign p_ZL7threshs_1_9_address0 = idxprom2_i_fu_1324_p1;

assign r_V_1_fu_1113_p4 = {{ap_phi_reg_pp0_iter1_inElem_reg_703[7:4]}};

assign r_V_2_fu_1136_p4 = {{ap_phi_reg_pp0_iter1_inElem_reg_703[11:8]}};

assign r_V_3_fu_1159_p4 = {{ap_phi_reg_pp0_iter1_inElem_reg_703[15:12]}};

assign r_V_fu_1092_p1 = ap_phi_reg_pp0_iter1_inElem_reg_703[3:0];

assign result_V_1_fu_2018_p2 = (add_ln886_20_fu_2012_p2 + add_ln886_13_fu_1974_p2);

assign result_V_2_fu_2029_p3 = {{3'd4}, {xor_ln1085_15_fu_2024_p2}};

assign result_V_3_fu_2181_p2 = (add_ln886_34_fu_2175_p2 + add_ln886_27_fu_2137_p2);

assign result_V_fu_1866_p3 = {{3'd4}, {xor_ln1085_fu_1861_p2}};

assign ret_V_1_fu_1130_p0 = zext_ln1540_1_fu_1126_p1;

assign ret_V_2_fu_1153_p0 = zext_ln1540_2_fu_1149_p1;

assign ret_V_3_fu_1176_p0 = zext_ln1540_3_fu_1172_p1;

assign ret_V_4_fu_1195_p1 = zext_ln1540_fu_1099_p1;

assign ret_V_5_fu_1208_p1 = zext_ln1540_1_fu_1126_p1;

assign ret_V_6_fu_1217_p1 = zext_ln1540_2_fu_1149_p1;

assign ret_V_7_fu_1226_p1 = zext_ln1540_3_fu_1172_p1;

assign ret_V_fu_1103_p0 = zext_ln1540_fu_1099_p1;

assign select_ln271_1_fu_1255_p3 = ((icmp_ln271_reg_2365_pp0_iter1_reg[0:0] == 1'b1) ? 14'd0 : accu_V_2_fu_218);

assign select_ln271_fu_1248_p3 = ((icmp_ln271_reg_2365_pp0_iter1_reg[0:0] == 1'b1) ? 14'd0 : accu_V_3_fu_222);

assign sext_ln1085_10_fu_1614_p1 = $signed(p_ZL7threshs_1_0_q0);

assign sext_ln1085_11_fu_1623_p1 = $signed(p_ZL7threshs_1_1_q0);

assign sext_ln1085_12_fu_1632_p1 = $signed(p_ZL7threshs_1_2_q0);

assign sext_ln1085_13_fu_1641_p1 = $signed(p_ZL7threshs_1_3_q0);

assign sext_ln1085_14_fu_1650_p1 = $signed(p_ZL7threshs_1_4_q0);

assign sext_ln1085_15_fu_1659_p1 = $signed(p_ZL7threshs_1_5_q0);

assign sext_ln1085_16_fu_1668_p1 = $signed(p_ZL7threshs_1_6_q0);

assign sext_ln1085_17_fu_1677_p1 = $signed(p_ZL7threshs_1_7_q0);

assign sext_ln1085_18_fu_1753_p1 = $signed(p_ZL7threshs_1_11_q0);

assign sext_ln1085_19_fu_1814_p1 = $signed(p_ZL7threshs_1_14_q0);

assign sext_ln1085_1_fu_1376_p1 = $signed(p_ZL7threshs_0_1_q0);

assign sext_ln1085_2_fu_1385_p1 = $signed(p_ZL7threshs_0_2_q0);

assign sext_ln1085_3_fu_1394_p1 = $signed(p_ZL7threshs_0_3_q0);

assign sext_ln1085_4_fu_1403_p1 = $signed(p_ZL7threshs_0_4_q0);

assign sext_ln1085_5_fu_1412_p1 = $signed(p_ZL7threshs_0_5_q0);

assign sext_ln1085_6_fu_1421_p1 = $signed(p_ZL7threshs_0_6_q0);

assign sext_ln1085_7_fu_1430_p1 = $signed(p_ZL7threshs_0_7_q0);

assign sext_ln1085_8_fu_1506_p1 = $signed(p_ZL7threshs_0_11_q0);

assign sext_ln1085_9_fu_1567_p1 = $signed(p_ZL7threshs_0_14_q0);

assign sext_ln1085_fu_1367_p1 = $signed(p_ZL7threshs_0_0_q0);

assign sext_ln115_1_fu_1296_p1 = ret_V_6_reg_2440;

assign sext_ln115_fu_1201_p1 = ret_V_4_fu_1195_p2;

assign sext_ln674_1_fu_1265_p1 = ret_V_2_reg_2425;

assign sext_ln674_fu_1109_p1 = ret_V_fu_1103_p2;

assign sext_ln886_1_fu_1182_p1 = ret_V_3_fu_1176_p2;

assign sext_ln886_2_fu_1274_p1 = $signed(add_ln886_1_reg_2430);

assign sext_ln886_3_fu_1283_p1 = $signed(add_ln886_2_fu_1277_p2);

assign sext_ln886_4_fu_1293_p1 = ret_V_5_reg_2435;

assign sext_ln886_5_fu_1232_p1 = ret_V_7_fu_1226_p2;

assign sext_ln886_6_fu_1305_p1 = $signed(add_ln886_5_reg_2445);

assign sext_ln886_7_fu_1314_p1 = $signed(add_ln886_6_fu_1308_p2);

assign sext_ln886_fu_1262_p1 = ret_V_1_reg_2420;

assign sf_1_fu_1037_p2 = (ap_sig_allocacmp_sf_load_1 + 32'd1);

assign trunc_ln256_fu_870_p1 = ap_sig_allocacmp_sf_load[3:0];

assign xor_ln1085_10_fu_1496_p2 = (icmp_ln1085_10_fu_1491_p2 ^ 1'd1);

assign xor_ln1085_11_fu_1519_p2 = (icmp_ln1085_11_fu_1514_p2 ^ 1'd1);

assign xor_ln1085_12_fu_1538_p2 = (icmp_ln1085_12_fu_1533_p2 ^ 1'd1);

assign xor_ln1085_13_fu_1557_p2 = (icmp_ln1085_13_fu_1552_p2 ^ 1'd1);

assign xor_ln1085_14_fu_1580_p2 = (icmp_ln1085_14_fu_1575_p2 ^ 1'd1);

assign xor_ln1085_15_fu_2024_p2 = (icmp_ln1085_15_reg_2693 ^ 1'd1);

assign xor_ln1085_16_fu_2037_p2 = (icmp_ln1085_16_reg_2698 ^ 1'd1);

assign xor_ln1085_17_fu_2046_p2 = (icmp_ln1085_17_reg_2703 ^ 1'd1);

assign xor_ln1085_18_fu_2055_p2 = (icmp_ln1085_18_reg_2708 ^ 1'd1);

assign xor_ln1085_19_fu_2064_p2 = (icmp_ln1085_19_reg_2713 ^ 1'd1);

assign xor_ln1085_1_fu_1874_p2 = (icmp_ln1085_1_reg_2643 ^ 1'd1);

assign xor_ln1085_20_fu_2073_p2 = (icmp_ln1085_20_reg_2718 ^ 1'd1);

assign xor_ln1085_21_fu_2082_p2 = (icmp_ln1085_21_reg_2723 ^ 1'd1);

assign xor_ln1085_22_fu_1686_p2 = (icmp_ln1085_22_fu_1681_p2 ^ 1'd1);

assign xor_ln1085_23_fu_1705_p2 = (icmp_ln1085_23_fu_1700_p2 ^ 1'd1);

assign xor_ln1085_24_fu_1724_p2 = (icmp_ln1085_24_fu_1719_p2 ^ 1'd1);

assign xor_ln1085_25_fu_1743_p2 = (icmp_ln1085_25_fu_1738_p2 ^ 1'd1);

assign xor_ln1085_26_fu_1766_p2 = (icmp_ln1085_26_fu_1761_p2 ^ 1'd1);

assign xor_ln1085_27_fu_1785_p2 = (icmp_ln1085_27_fu_1780_p2 ^ 1'd1);

assign xor_ln1085_28_fu_1804_p2 = (icmp_ln1085_28_fu_1799_p2 ^ 1'd1);

assign xor_ln1085_29_fu_1827_p2 = (icmp_ln1085_29_fu_1822_p2 ^ 1'd1);

assign xor_ln1085_2_fu_1883_p2 = (icmp_ln1085_2_reg_2648 ^ 1'd1);

assign xor_ln1085_3_fu_1892_p2 = (icmp_ln1085_3_reg_2653 ^ 1'd1);

assign xor_ln1085_4_fu_1901_p2 = (icmp_ln1085_4_reg_2658 ^ 1'd1);

assign xor_ln1085_5_fu_1910_p2 = (icmp_ln1085_5_reg_2663 ^ 1'd1);

assign xor_ln1085_6_fu_1919_p2 = (icmp_ln1085_6_reg_2668 ^ 1'd1);

assign xor_ln1085_7_fu_1439_p2 = (icmp_ln1085_7_fu_1434_p2 ^ 1'd1);

assign xor_ln1085_8_fu_1458_p2 = (icmp_ln1085_8_fu_1453_p2 ^ 1'd1);

assign xor_ln1085_9_fu_1477_p2 = (icmp_ln1085_9_fu_1472_p2 ^ 1'd1);

assign xor_ln1085_fu_1861_p2 = (icmp_ln1085_reg_2638 ^ 1'd1);

assign zext_ln1085_10_fu_1757_p1 = $unsigned(sext_ln1085_18_fu_1753_p1);

assign zext_ln1085_11_fu_1776_p1 = p_ZL7threshs_1_12_q0;

assign zext_ln1085_12_fu_1795_p1 = p_ZL7threshs_1_13_q0;

assign zext_ln1085_13_fu_1818_p1 = $unsigned(sext_ln1085_19_fu_1814_p1);

assign zext_ln1085_1_fu_1468_p1 = p_ZL7threshs_0_9_q0;

assign zext_ln1085_2_fu_1487_p1 = p_ZL7threshs_0_10_q0;

assign zext_ln1085_3_fu_1510_p1 = $unsigned(sext_ln1085_8_fu_1506_p1);

assign zext_ln1085_4_fu_1529_p1 = p_ZL7threshs_0_12_q0;

assign zext_ln1085_5_fu_1548_p1 = p_ZL7threshs_0_13_q0;

assign zext_ln1085_6_fu_1571_p1 = $unsigned(sext_ln1085_9_fu_1567_p1);

assign zext_ln1085_7_fu_1696_p1 = p_ZL7threshs_1_8_q0;

assign zext_ln1085_8_fu_1715_p1 = p_ZL7threshs_1_9_q0;

assign zext_ln1085_9_fu_1734_p1 = p_ZL7threshs_1_10_q0;

assign zext_ln1085_fu_1449_p1 = p_ZL7threshs_0_8_q0;

assign zext_ln1540_1_fu_1126_p1 = r_V_1_fu_1113_p4;

assign zext_ln1540_2_fu_1149_p1 = r_V_2_fu_1136_p4;

assign zext_ln1540_3_fu_1172_p1 = r_V_3_fu_1159_p4;

assign zext_ln1540_fu_1099_p1 = r_V_fu_1092_p1;

assign zext_ln218_10_fu_1525_p1 = xor_ln1085_11_fu_1519_p2;

assign zext_ln218_11_fu_1544_p1 = xor_ln1085_12_fu_1538_p2;

assign zext_ln218_12_fu_1563_p1 = xor_ln1085_13_fu_1557_p2;

assign zext_ln218_13_fu_2042_p1 = xor_ln1085_16_fu_2037_p2;

assign zext_ln218_14_fu_2051_p1 = xor_ln1085_17_fu_2046_p2;

assign zext_ln218_15_fu_2060_p1 = xor_ln1085_18_fu_2055_p2;

assign zext_ln218_16_fu_2069_p1 = xor_ln1085_19_fu_2064_p2;

assign zext_ln218_17_fu_2078_p1 = xor_ln1085_20_fu_2073_p2;

assign zext_ln218_18_fu_2087_p1 = xor_ln1085_21_fu_2082_p2;

assign zext_ln218_19_fu_1692_p1 = xor_ln1085_22_fu_1686_p2;

assign zext_ln218_1_fu_1888_p1 = xor_ln1085_2_fu_1883_p2;

assign zext_ln218_20_fu_1711_p1 = xor_ln1085_23_fu_1705_p2;

assign zext_ln218_21_fu_1730_p1 = xor_ln1085_24_fu_1724_p2;

assign zext_ln218_22_fu_1749_p1 = xor_ln1085_25_fu_1743_p2;

assign zext_ln218_23_fu_1772_p1 = xor_ln1085_26_fu_1766_p2;

assign zext_ln218_24_fu_1791_p1 = xor_ln1085_27_fu_1785_p2;

assign zext_ln218_25_fu_1810_p1 = xor_ln1085_28_fu_1804_p2;

assign zext_ln218_2_fu_1897_p1 = xor_ln1085_3_fu_1892_p2;

assign zext_ln218_3_fu_1906_p1 = xor_ln1085_4_fu_1901_p2;

assign zext_ln218_4_fu_1915_p1 = xor_ln1085_5_fu_1910_p2;

assign zext_ln218_5_fu_1924_p1 = xor_ln1085_6_fu_1919_p2;

assign zext_ln218_6_fu_1445_p1 = xor_ln1085_7_fu_1439_p2;

assign zext_ln218_7_fu_1464_p1 = xor_ln1085_8_fu_1458_p2;

assign zext_ln218_8_fu_1483_p1 = xor_ln1085_9_fu_1477_p2;

assign zext_ln218_9_fu_1502_p1 = xor_ln1085_10_fu_1496_p2;

assign zext_ln218_fu_1879_p1 = xor_ln1085_1_fu_1874_p2;

assign zext_ln886_10_fu_2008_p1 = add_ln886_19_fu_2002_p2;

assign zext_ln886_11_fu_1833_p1 = xor_ln1085_29_fu_1827_p2;

assign zext_ln886_12_fu_2097_p1 = add_ln886_22_fu_2091_p2;

assign zext_ln886_13_fu_2113_p1 = add_ln886_24_fu_2107_p2;

assign zext_ln886_14_fu_2123_p1 = add_ln886_25_fu_2117_p2;

assign zext_ln886_15_fu_2133_p1 = add_ln886_26_fu_2127_p2;

assign zext_ln886_16_fu_2143_p1 = add_ln886_28_reg_2728;

assign zext_ln886_17_fu_2146_p1 = add_ln886_29_reg_2733;

assign zext_ln886_18_fu_2155_p1 = add_ln886_30_fu_2149_p2;

assign zext_ln886_19_fu_2159_p1 = add_ln886_31_reg_2738;

assign zext_ln886_1_fu_1934_p1 = add_ln886_8_fu_1928_p2;

assign zext_ln886_20_fu_2162_p1 = add_ln886_32_reg_2743;

assign zext_ln886_21_fu_2171_p1 = add_ln886_33_fu_2165_p2;

assign zext_ln886_2_fu_1950_p1 = add_ln886_10_fu_1944_p2;

assign zext_ln886_3_fu_1960_p1 = add_ln886_11_fu_1954_p2;

assign zext_ln886_4_fu_1970_p1 = add_ln886_12_fu_1964_p2;

assign zext_ln886_5_fu_1980_p1 = add_ln886_14_reg_2673;

assign zext_ln886_6_fu_1983_p1 = add_ln886_15_reg_2678;

assign zext_ln886_7_fu_1992_p1 = add_ln886_16_fu_1986_p2;

assign zext_ln886_8_fu_1996_p1 = add_ln886_17_reg_2683;

assign zext_ln886_9_fu_1999_p1 = add_ln886_18_reg_2688;

assign zext_ln886_fu_1586_p1 = xor_ln1085_14_fu_1580_p2;

endmodule //StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch
