// SPDX-License-Identifier: GPL-2.0-only
/*
 * PCIe host controller driver for the Google gs201 (Tensor G2) SoC
 *
 * The controller is a Synopsys DesignWare core (IP version 0x984500) in a
 * Samsung wrapper ("ELBI" sub-control registers, a link-training helper
 * called I/A, and a sysreg for cache coherency). The sequence follows the
 * driver Google builds for gs201, google-modules/soc/gs/drivers/pci/
 * controller/dwc-whi/pcie-exynos-rc.c (exynos_pcie_rc_resumed_phydown(),
 * exynos_pcie_rc_poweron() and exynos_pcie_rc_establish_link()).
 *
 * Only legacy INTx interrupts are supported, which is what the Pixel 7 Wi-Fi
 * uses on stock firmware too.
 *
 * Bring-up runs in numbered stages, each touching one more part of the
 * hardware. The stop_after parameter ends probe after a given stage, and
 * trace=1 logs every hardware step before it happens, so that a bus hang
 * can be pinned to one register access.
 *
 * Copyright (C) 2020 Samsung Electronics Co., Ltd.
 */

#include <linux/bitfield.h>
#include <linux/bits.h>
#include <linux/clk.h>
#include <linux/delay.h>
#include <linux/gpio/consumer.h>
#include <linux/interrupt.h>
#include <linux/irq.h>
#include <linux/irqchip/chained_irq.h>
#include <linux/irqdomain.h>
#include <linux/iopoll.h>
#include <linux/mfd/syscon.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/of_address.h>
#include <linux/pci.h>
#include <linux/pci-pwrctrl.h>
#include <linux/phy/phy.h>
#include <linux/platform_device.h>
#include <linux/regmap.h>

#include "pcie-designware.h"

/* ELBI (sub-control) registers */
#define GS201_ELBI_IRQ0			0x000
#define GS201_ELBI_IRQ0_INTA		BIT(14)
#define GS201_ELBI_IRQ0_INTB		BIT(16)
#define GS201_ELBI_IRQ0_INTC		BIT(18)
#define GS201_ELBI_IRQ0_INTD		BIT(20)
#define GS201_ELBI_IRQ1			0x004
#define GS201_ELBI_IRQ1_LINK_DOWN	BIT(10)
#define GS201_ELBI_IRQ2			0x008
#define GS201_ELBI_IRQ2_CPL_TIMEOUT	BIT(24)
#define GS201_ELBI_IRQ0_EN		0x010
#define GS201_ELBI_IRQ1_EN		0x014
#define GS201_ELBI_IRQ2_EN		0x018
#define GS201_ELBI_LTSSM_EN		0x054
#define GS201_ELBI_DEVICE_TYPE		0x080
#define GS201_ELBI_DEVICE_TYPE_RC	0x4
#define GS201_ELBI_LTSSM_STATE		0x2c8
#define GS201_ELBI_LTSSM_STATE_MASK	GENMASK(5, 0)
#define GS201_ELBI_PM_DSTATE		0x2e8
#define GS201_ELBI_PM_DSTATE_MASK	GENMASK(1, 0)
#define GS201_ELBI_IA_IRQ_SEL		0x388
#define GS201_ELBI_IA_IRQ_LINK_UP	BIT(10)
#define GS201_ELBI_LINKDOWN_RST_SEL	0x3a0
#define GS201_ELBI_LINKDOWN_RST_MANUAL	BIT(1)
#define GS201_ELBI_SOFT_RESET		0x3a4
#define GS201_ELBI_SOFT_PWR_RESET	BIT(1)
#define GS201_ELBI_SOFT_NON_STICKY_RESET BIT(3)
#define GS201_ELBI_QCH_SEL		0x3a8
#define GS201_ELBI_QCH_GATING_MASK	GENMASK(11, 0)
#define GS201_ELBI_REQ_EXIT_L1_MODE	0x3bc
#define GS201_ELBI_APP_REQ_EXIT_L1_MODE	BIT(0)
#define GS201_ELBI_L1_REQ_NAK_MASTER	BIT(4)
#define GS201_ELBI_MSTR_PEND_SEL_NAK	0x474
#define GS201_ELBI_HISTORY_CTRL		0xc00
#define GS201_ELBI_HISTORY_ENABLE	GENMASK(1, 0)
#define GS201_ELBI_HISTORY_COND_SEL	BIT(2)
#define GS201_ELBI_STATE_POWER_S	0xc04
#define GS201_ELBI_STATE_POWER_M	0xc08
#define GS201_ELBI_HISTORY(n)		(0xc0c + 4 * (n))
#define GS201_ELBI_HISTORY_NUM		32
#define GS201_HISTORY_LTSSM		GENMASK(21, 16)
#define GS201_HISTORY_DSTATE		GENMASK(10, 8)
#define GS201_HISTORY_L1SUB		GENMASK(2, 0)
#define GS201_ELBI_DBI_L1_EXIT_DISABLE	0x1078

/* INTA..INTD are every other bit from 14 (the bits in between: deassert) */
#define GS201_ELBI_IRQ0_INTX_BIT(n)	BIT(14 + 2 * (n))

/* DBI port logic registers used by Samsung's setup */
#define GS201_DBI_AUX_CLK_FREQ		0xb40
#define GS201_DBI_AUX_CLK_FREQ_26MHZ	26

/* SYSREG_HSI2 shareability control for this controller */
#define GS201_SYSREG_SHARABLE_MASK	GENMASK(1, 0)
#define GS201_SYSREG_SHARABLE_ENABLE	0x3

/* CMU_HSI2 registers, for the optional automatic clock gating switch */
#define GS201_CMU_OPTION		0x0800
#define GS201_CMU_OPTION_AUTO_GATING	BIT(28)
#define GS201_CMU_GATE_FIRST		0x2000
#define GS201_CMU_GATE_LAST		0x20f8
#define GS201_CMU_QCH_PCIE_FIRST	0x3040
#define GS201_CMU_QCH_PCIE_LAST		0x3064

/* Samsung's root port IDs */
#define GS201_PCIE_VENDOR_ID		PCI_VENDOR_ID_SAMSUNG
#define GS201_PCIE_DEVICE_ID		0xeced

/* Google waits 20 ms after releasing PERST# before link training */
#define GS201_PERST_DELAY_US		20000

/* Google polls 4800 x 10 us for L0, then retries the whole sequence */
#define GS201_LINK_POLL_US		10
#define GS201_LINK_TIMEOUT_US		48000
#define GS201_LINK_TRIES		3

/*
 * Bring-up stages. Each one adds hardware accesses to the previous ones;
 * stop_after=N ends probe after stage N, with no host bridge registered.
 */
enum gs201_stage {
	GS201_STAGE_NONE,	/* 0: resources only, no hardware access */
	GS201_STAGE_CLOCKS,	/* 1: clock references (+ optional CMU switch) */
	GS201_STAGE_WAKE,	/* 2: PHY out of isolation, first PHY and ELBI accesses */
	GS201_STAGE_PHY,	/* 3: PHY configuration, lock checks, I/A */
	GS201_STAGE_CTRL,	/* 4: soft resets, ELBI and DBI setup */
	GS201_STAGE_LINK,	/* 5: WL_REG_ON, PERST#, training, enumeration */
};

static const char * const gs201_stage_names[] = {
	[GS201_STAGE_NONE]	= "resources",
	[GS201_STAGE_CLOCKS]	= "clocks",
	[GS201_STAGE_WAKE]	= "PHY isolation off, first PHY/ELBI access",
	[GS201_STAGE_PHY]	= "PHY configuration",
	[GS201_STAGE_CTRL]	= "controller setup",
	[GS201_STAGE_LINK]	= "link",
};

static unsigned int stop_after = GS201_STAGE_LINK;
module_param(stop_after, uint, 0444);
MODULE_PARM_DESC(stop_after,
		 "End probe after this bring-up stage: 0 resources, 1 clocks, 2 PHY isolation off + first register access, 3 PHY config, 4 controller setup, 5 link (default)");

static bool trace;
module_param(trace, bool, 0644);
MODULE_PARM_DESC(trace, "Log every hardware step before doing it (bring-up)");

static unsigned int trace_delay_ms = 20;
module_param(trace_delay_ms, uint, 0644);
MODULE_PARM_DESC(trace_delay_ms, "Sleep after each trace line, in ms (default 20)");

static bool use_ia = true;
module_param(use_ia, bool, 0444);
MODULE_PARM_DESC(use_ia,
		 "Program the I/A CDR-lock sequencer, as stock does (default: true)");

static bool cmu_acg_off;
module_param(cmu_acg_off, bool, 0444);
MODULE_PARM_DESC(cmu_acg_off,
		 "Clear CMU_HSI2 automatic clock gating in stage 1, as Google's gs201 driver does (default: false)");

struct gs201_pcie {
	struct dw_pcie pci;
	void __iomem *elbi;
	void __iomem *ia;
	void __iomem *cmu;
	resource_size_t elbi_phys;
	resource_size_t ia_phys;
	resource_size_t pma_phys;
	struct regmap *sysreg;
	u32 sysreg_offset;
	struct clk_bulk_data *clks;
	int num_clks;
	int clks_on;
	struct phy *phy;
	struct gpio_desc *perst;
	bool coherent;
	bool phy_inited;
	bool phy_on;
	int irq;
	struct irq_domain *intx_domain;
	raw_spinlock_t lock;
};

#define to_gs201_pcie(x)	dev_get_drvdata((x)->dev)

/*
 * Log a step before it touches the hardware, then give the log reader time
 * to pick it up: if the next access hangs the bus, this line is the last
 * one that leaves the phone.
 */
static __printf(2, 3) void gs201_trace(struct gs201_pcie *gp,
				       const char *fmt, ...)
{
	struct va_format vaf;
	va_list args;

	if (!trace)
		return;

	va_start(args, fmt);
	vaf.fmt = fmt;
	vaf.va = &args;
	dev_info(gp->pci.dev, "trace: %pV\n", &vaf);
	va_end(args);

	if (trace_delay_ms)
		msleep(trace_delay_ms);
}

static u32 gs201_elbi_readl(struct gs201_pcie *gp, u32 reg)
{
	return readl(gp->elbi + reg);
}

static void gs201_elbi_writel(struct gs201_pcie *gp, u32 reg, u32 val)
{
	writel(val, gp->elbi + reg);
}

static void gs201_elbi_rmw(struct gs201_pcie *gp, u32 reg, u32 clr, u32 set)
{
	gs201_elbi_writel(gp, reg, (gs201_elbi_readl(gp, reg) & ~clr) | set);
}

/*
 * I/A: a small sequencer next to the controller that re-locks the PHY's CDR
 * when the link leaves L1.2. Stock programs it on every link up
 * (exynos_pcie_rc_use_ia()). The words are Samsung's microcode; the first
 * three entries are the physical bases of the ELBI, the PMA and the I/A.
 */
static const struct { u16 off; u32 val; } gs201_ia_seq[] = {
	{ 0x040, 0x00023000 },	/* loop interval, 0x3000 bus clocks */
	{ 0x100, 0x50000004 }, { 0x104, 0x00000100 },	/* SQ0 data mask */
	{ 0x108, 0x20420008 }, { 0x10c, 0x00000100 },	/* SQ1 check CDR done */
	{ 0x110, 0x50000004 }, { 0x114, 0x00000400 },	/* SQ2 data mask */
	{ 0x118, 0x10000008 }, { 0x11c, 0x00000000 },	/* SQ3 loop */
	{ 0x120, 0x40020008 }, { 0x124, 0x00000100 },	/* SQ4 CDR_EN 0 */
	{ 0x128, 0x50000004 }, { 0x12c, 0x000000f0 },	/* SQ5 AFC toggle */
	{ 0x130, 0x20d10fc0 }, { 0x134, 0x000000f0 },	/* SQ6 check CDR done */
	{ 0x138, 0x40010a48 }, { 0x13c, 0x00000020 },	/* SQ7 CDR_EN 0x20 */
	{ 0x140, 0x40010a48 }, { 0x144, 0x00000030 },	/* SQ8 CDR_EN 0x30 */
	{ 0x148, 0x40010a48 }, { 0x14c, 0x00000000 },	/* SQ9 CDR_EN 0 */
	{ 0x150, 0x40010bf4 }, { 0x154, 0x00000005 },	/* SQ10 AFC toggle */
	{ 0x158, 0x40010bf4 }, { 0x15c, 0x00000004 },	/* SQ11 AFC toggle */
	{ 0x160, 0x30010fc0 }, { 0x164, 0x000000f0 },	/* SQ12 check CDR done */
	{ 0x168, 0x40010bf4 }, { 0x16c, 0x00000005 },	/* SQ13 AFC toggle */
	{ 0x170, 0x40000008 }, { 0x174, 0x00000400 },	/* SQ14 clear IRQ */
	{ 0x178, 0x80000000 }, { 0x17c, 0x00000000 },	/* SQ15 back to idle */
};

#define GS201_IA_EN			0x000
#define GS201_IA_ELBI_BASE		0x030
#define GS201_IA_PMA_BASE		0x034
#define GS201_IA_IA_BASE		0x038

#define GS201_IA_EN			0x000
#define GS201_IA_ELBI_BASE		0x030
#define GS201_IA_PMA_BASE		0x034
#define GS201_IA_IA_BASE		0x038

static void gs201_pcie_ia_program(struct gs201_pcie *gp)
{
	unsigned int i;

	if (!gp->ia || !use_ia)
		return;

	gs201_trace(gp, "about to program the I/A sequencer (ELBI 0x388, I/A 0x000-0x17c) and start it");
	gs201_elbi_writel(gp, GS201_ELBI_IA_IRQ_SEL, GS201_ELBI_IA_IRQ_LINK_UP);

	writel(lower_32_bits(gp->elbi_phys), gp->ia + GS201_IA_ELBI_BASE);
	writel(lower_32_bits(gp->pma_phys), gp->ia + GS201_IA_PMA_BASE);
	writel(lower_32_bits(gp->ia_phys), gp->ia + GS201_IA_IA_BASE);

	for (i = 0; i < ARRAY_SIZE(gs201_ia_seq); i++)
		writel(gs201_ia_seq[i].val, gp->ia + gs201_ia_seq[i].off);

	writel(1, gp->ia + GS201_IA_EN);
}

static void gs201_pcie_ia_disable(struct gs201_pcie *gp)
{
	if (!gp->ia || !use_ia)
		return;

	gs201_trace(gp, "about to stop the I/A sequencer");
	writel(0, gp->ia + GS201_IA_EN);
}

static void gs201_pcie_set_iocc(struct gs201_pcie *gp, bool enable)
{
	struct dw_pcie *pci = &gp->pci;

	if (!gp->sysreg)
		return;

	gs201_trace(gp, "about to %s IOCC (DBI 0x8e8, SYSREG_HSI2 %#x)",
		    enable ? "enable" : "disable", gp->sysreg_offset);

	/* AxCACHE[1] = 1 for every master port */
	dw_pcie_writel_dbi(pci, COHERENCY_CONTROL_3_OFF,
			   enable ? 0x10101010 : 0);

	regmap_update_bits(gp->sysreg, gp->sysreg_offset,
			   GS201_SYSREG_SHARABLE_MASK,
			   enable ? GS201_SYSREG_SHARABLE_ENABLE : 0);
}

/*
 * Google's driver programs the coherency once after the root port setup and
 * again once the endpoint is enumerated (exynos_pcie_rc_establish_link() and
 * the end of exynos_pcie_rc_probe()). Do the same, and print what the
 * registers hold, since a device that is marked dma-coherent but is not
 * snooped sees stale ring memory.
 */
static void gs201_pcie_check_iocc(struct gs201_pcie *gp, const char *when)
{
	struct dw_pcie *pci = &gp->pci;
	u32 shr = 0;

	if (!gp->sysreg || !gp->coherent)
		return;

	gs201_pcie_set_iocc(gp, true);
	regmap_read(gp->sysreg, gp->sysreg_offset, &shr);
	dev_info(pci->dev, "IOCC %s: AxCACHE 0x%08x, shareability 0x%x\n", when,
		 dw_pcie_readl_dbi(pci, COHERENCY_CONTROL_3_OFF), shr);
}

static void gs201_pcie_setup_elbi(struct gs201_pcie *gp)
{
	gs201_trace(gp, "about to set up ELBI 0x3bc 0x3a0 0x3a8 0x474 0x1078 and the LTSSM history");
	gs201_elbi_rmw(gp, GS201_ELBI_REQ_EXIT_L1_MODE, 0,
		       GS201_ELBI_APP_REQ_EXIT_L1_MODE |
		       GS201_ELBI_L1_REQ_NAK_MASTER);
	gs201_elbi_writel(gp, GS201_ELBI_LINKDOWN_RST_SEL,
			  GS201_ELBI_LINKDOWN_RST_MANUAL);
	/* Q-channel: no clock gating requests from the controller */
	gs201_elbi_rmw(gp, GS201_ELBI_QCH_SEL, GS201_ELBI_QCH_GATING_MASK, 0);
	/* NAK slave requests while AXI is pending */
	gs201_elbi_writel(gp, GS201_ELBI_MSTR_PEND_SEL_NAK, 1);
	/* Keep DBI accesses from forcing an L1 exit (aux clock in L1.2) */
	gs201_elbi_writel(gp, GS201_ELBI_DBI_L1_EXIT_DISABLE, 1);

	/* LTSSM history buffer, for debugging failed training */
	gs201_elbi_rmw(gp, GS201_ELBI_HISTORY_CTRL,
		       GS201_ELBI_HISTORY_COND_SEL, 0);
	gs201_elbi_writel(gp, GS201_ELBI_STATE_POWER_S, 0xffffffff);
	gs201_elbi_writel(gp, GS201_ELBI_STATE_POWER_M, 0xffffffff);
	gs201_elbi_rmw(gp, GS201_ELBI_HISTORY_CTRL, 0,
		       GS201_ELBI_HISTORY_ENABLE);
}

static void gs201_pcie_setup_dbi(struct gs201_pcie *gp)
{
	struct dw_pcie *pci = &gp->pci;
	u8 cap;
	u32 val;

	gs201_trace(gp, "about to read DBI 0x000 and 0x8f8 (first DBI read)");
	dev_info(pci->dev, "DBI ID %#010x, DWC version %#010x\n",
		 dw_pcie_readl_dbi(pci, PCI_VENDOR_ID),
		 dw_pcie_readl_dbi(pci, PCIE_VERSION_NUMBER));

	gs201_trace(gp, "about to walk the DBI capability list and write the root port setup");
	cap = dw_pcie_find_capability(pci, PCI_CAP_ID_EXP);

	dw_pcie_dbi_ro_wr_en(pci);

	dw_pcie_writew_dbi(pci, PCI_VENDOR_ID, GS201_PCIE_VENDOR_ID);
	dw_pcie_writew_dbi(pci, PCI_DEVICE_ID, GS201_PCIE_DEVICE_ID);

	/* Gen3 equalization off: the link is Gen2 at most on this board */
	dw_pcie_writel_dbi(pci, GEN3_RELATED_OFF,
			   GEN3_RELATED_OFF_GEN3_EQ_DISABLE |
			   GEN3_RELATED_OFF_RXEQ_RGRDLESS_RXTS);

	dw_pcie_writel_dbi(pci, GS201_DBI_AUX_CLK_FREQ,
			   GS201_DBI_AUX_CLK_FREQ_26MHZ);

	if (cap) {
		/* L1 exit latency 64 us or more, as stock */
		val = dw_pcie_readl_dbi(pci, cap + PCI_EXP_LNKCAP);
		val &= ~PCI_EXP_LNKCAP_L1EL;
		val |= FIELD_PREP(PCI_EXP_LNKCAP_L1EL, 7);
		dw_pcie_writel_dbi(pci, cap + PCI_EXP_LNKCAP, val);

		/* Completion timeout range B (16-55 ms), as stock */
		val = dw_pcie_readl_dbi(pci, cap + PCI_EXP_DEVCTL2);
		val &= ~PCI_EXP_DEVCTL2_COMP_TIMEOUT;
		val |= 0x5;
		dw_pcie_writel_dbi(pci, cap + PCI_EXP_DEVCTL2, val);
	} else {
		dev_warn(pci->dev, "no PCIe capability in DBI\n");
	}

	dw_pcie_dbi_ro_wr_dis(pci);
}

static enum dw_pcie_ltssm gs201_pcie_get_ltssm(struct dw_pcie *pci)
{
	struct gs201_pcie *gp = to_gs201_pcie(pci);

	return FIELD_GET(GS201_ELBI_LTSSM_STATE_MASK,
			 gs201_elbi_readl(gp, GS201_ELBI_LTSSM_STATE));
}

static bool gs201_pcie_link_up(struct dw_pcie *pci)
{
	enum dw_pcie_ltssm ltssm = gs201_pcie_get_ltssm(pci);

	/* Same window as Google's exynos_pcie_rc_link_up() */
	return ltssm >= DW_PCIE_LTSSM_RCVRY_LOCK &&
	       ltssm <= DW_PCIE_LTSSM_L1_IDLE;
}

static void gs201_pcie_enable_irqs(struct gs201_pcie *gp)
{
	gs201_trace(gp, "about to clear ELBI IRQ0-2 and enable link-down and completion-timeout interrupts");

	/* Clear anything latched during training */
	gs201_elbi_writel(gp, GS201_ELBI_IRQ0,
			  gs201_elbi_readl(gp, GS201_ELBI_IRQ0));
	gs201_elbi_writel(gp, GS201_ELBI_IRQ1,
			  gs201_elbi_readl(gp, GS201_ELBI_IRQ1));
	gs201_elbi_writel(gp, GS201_ELBI_IRQ2,
			  gs201_elbi_readl(gp, GS201_ELBI_IRQ2));

	gs201_elbi_rmw(gp, GS201_ELBI_IRQ1_EN, 0, GS201_ELBI_IRQ1_LINK_DOWN);
	gs201_elbi_rmw(gp, GS201_ELBI_IRQ2_EN, 0, GS201_ELBI_IRQ2_CPL_TIMEOUT);
}

static void gs201_pcie_disable_irqs(struct gs201_pcie *gp)
{
	gs201_elbi_writel(gp, GS201_ELBI_IRQ0_EN, 0);
	gs201_elbi_writel(gp, GS201_ELBI_IRQ1_EN, 0);
	gs201_elbi_writel(gp, GS201_ELBI_IRQ2_EN, 0);
}

/* Print the LTSSM history buffer, oldest entry first */
static void gs201_pcie_dump_history(struct gs201_pcie *gp)
{
	struct device *dev = gp->pci.dev;
	int i;

	for (i = GS201_ELBI_HISTORY_NUM - 1; i >= 0; i--) {
		u32 h = gs201_elbi_readl(gp, GS201_ELBI_HISTORY(i));

		dev_info(dev, "history: LTSSM %#04lx L1sub %lu D%lu\n",
			 FIELD_GET(GS201_HISTORY_LTSSM, h),
			 FIELD_GET(GS201_HISTORY_L1SUB, h),
			 FIELD_GET(GS201_HISTORY_DSTATE, h));
	}
}

/* ---- Bring-up stages ------------------------------------------------- */

static void gs201_pcie_dump_cmu(struct gs201_pcie *gp, u32 first, u32 last)
{
	struct device *dev = gp->pci.dev;
	u32 off;

	for (off = first; off <= last; off += 0x20) {
		u32 v[8] = { };
		int i;

		for (i = 0; i < 8 && off + 4 * i <= last; i++)
			v[i] = readl(gp->cmu + off + 4 * i);

		dev_info(dev, "CMU_HSI2 %#06x: %08x %08x %08x %08x %08x %08x %08x %08x\n",
			 off, v[0], v[1], v[2], v[3], v[4], v[5], v[6], v[7]);
	}
}

/*
 * Stage 1. The CMU_HSI2 gates run on automatic (Q-channel) gating, so the
 * clock references below are bookkeeping and do not switch anything.
 * Google's gs201 driver also clears the CMU's global automatic clock gating
 * before using this controller; that is opt-in here (cmu_acg_off=1),
 * because UFS lives in the same CMU.
 */
static int gs201_pcie_stage_clocks(struct gs201_pcie *gp)
{
	struct device *dev = gp->pci.dev;
	u32 opt;
	int ret;

	if (gp->cmu) {
		gs201_trace(gp, "about to read CMU_HSI2 CONTROLLER_OPTION (0x14400800)");
		opt = readl(gp->cmu + GS201_CMU_OPTION);
		dev_info(dev, "CMU_HSI2 option %#010x (automatic gating %s)\n",
			 opt, opt & GS201_CMU_OPTION_AUTO_GATING ? "on" : "off");

		if (trace) {
			gs201_trace(gp, "about to read the CMU_HSI2 gate and PCIe Q-channel registers");
			gs201_pcie_dump_cmu(gp, GS201_CMU_GATE_FIRST,
					    GS201_CMU_GATE_LAST);
			gs201_pcie_dump_cmu(gp, GS201_CMU_QCH_PCIE_FIRST,
					    GS201_CMU_QCH_PCIE_LAST);
		}

		if (cmu_acg_off && (opt & GS201_CMU_OPTION_AUTO_GATING)) {
			gs201_trace(gp, "about to clear CMU_HSI2 option bit 28 (automatic clock gating; UFS shares this CMU)");
			writel(opt & ~GS201_CMU_OPTION_AUTO_GATING,
			       gp->cmu + GS201_CMU_OPTION);
			dev_info(dev, "CMU_HSI2 automatic clock gating off (%#010x)\n",
				 readl(gp->cmu + GS201_CMU_OPTION));
		}
	} else if (cmu_acg_off) {
		dev_warn(dev, "cmu_acg_off needs samsung,cmu in the DT; skipped\n");
	}

	for (; gp->clks_on < gp->num_clks; gp->clks_on++) {
		gs201_trace(gp, "enable clk %pC", gp->clks[gp->clks_on].clk);
		ret = clk_prepare_enable(gp->clks[gp->clks_on].clk);
		if (ret)
			return ret;
	}

	return 0;
}

static void gs201_pcie_clocks_off(struct gs201_pcie *gp)
{
	while (gp->clks_on > 0)
		clk_disable_unprepare(gp->clks[--gp->clks_on].clk);
}

/*
 * Stage 2. The bootloader leaves the PHY isolated in the PMU, and while it
 * is isolated an ELBI access hangs the SoC (this is what hung the phone at
 * W1.2 and W1.3). So the PHY driver releases isolation first (secure PMU
 * write through the SMC), powers the PHY down as Google's probe does, and
 * only then is the controller's ELBI touched.
 */
static int gs201_pcie_stage_wake(struct gs201_pcie *gp)
{
	struct dw_pcie *pci = &gp->pci;
	int ret;

	if (!gp->phy_inited) {
		gs201_trace(gp, "phy_init: PMU isolation off (SMC), then PHY power-down");
		phy_set_bus_width(gp->phy, pci->num_lanes ?: 1);
		ret = phy_init(gp->phy);
		if (ret) {
			dev_err(pci->dev, "PHY init failed: %d\n", ret);
			return ret;
		}
		gp->phy_inited = true;
	}

	gs201_trace(gp, "about to write ELBI 0x010-0x018 (first ELBI access: interrupt enables off)");
	gs201_pcie_disable_irqs(gp);

	gs201_trace(gp, "about to write ELBI 0x054 (LTSSM off)");
	gs201_elbi_writel(gp, GS201_ELBI_LTSSM_EN, 0);

	gs201_trace(gp, "about to read ELBI 0x3a8 0x3a4 0x080 (first ELBI reads)");
	dev_info(pci->dev, "ELBI QCH_SEL %#x SOFT_RESET %#x DEVICE_TYPE %#x\n",
		 gs201_elbi_readl(gp, GS201_ELBI_QCH_SEL),
		 gs201_elbi_readl(gp, GS201_ELBI_SOFT_RESET),
		 gs201_elbi_readl(gp, GS201_ELBI_DEVICE_TYPE));

	return 0;
}

/* Stage 3: Google's PHY configuration, then the I/A sequencer */
static int gs201_pcie_stage_phy(struct gs201_pcie *gp)
{
	int ret;

	gs201_trace(gp, "phy_power_on: power-down clear, CAL table, lock checks");
	ret = phy_power_on(gp->phy);
	if (ret)
		return ret;

	gp->phy_on = true;
	gs201_pcie_ia_program(gp);

	return 0;
}

static void gs201_pcie_phy_off(struct gs201_pcie *gp)
{
	if (!gp->phy_on)
		return;

	gs201_pcie_ia_disable(gp);
	gs201_trace(gp, "phy_power_off: PHY power-down");
	phy_power_off(gp->phy);
	gp->phy_on = false;
}

/*
 * Stage 4: the controller's soft resets and RC mode (Google's
 * establish_link), then the ELBI and DBI setup and cache coherency. In the
 * full bring-up PERST# is released between the resets and the setup, as
 * Google does.
 */
static void gs201_pcie_stage_ctrl(struct gs201_pcie *gp, bool release_perst)
{
	struct device *dev = gp->pci.dev;
	u32 val;

	gs201_trace(gp, "about to pulse the soft power reset (ELBI 0x3a4 bit 1)");
	val = gs201_elbi_readl(gp, GS201_ELBI_SOFT_RESET);
	gs201_elbi_writel(gp, GS201_ELBI_SOFT_RESET,
			  val & ~GS201_ELBI_SOFT_PWR_RESET);
	mdelay(1);
	gs201_elbi_writel(gp, GS201_ELBI_SOFT_RESET,
			  val | GS201_ELBI_SOFT_PWR_RESET);

	phy_calibrate(gp->phy);

	gs201_trace(gp, "about to write ELBI 0x080 = 4 (root complex)");
	gs201_elbi_writel(gp, GS201_ELBI_DEVICE_TYPE, GS201_ELBI_DEVICE_TYPE_RC);

	gs201_trace(gp, "about to pulse the non-sticky reset (ELBI 0x3a4 bit 3)");
	val = gs201_elbi_readl(gp, GS201_ELBI_SOFT_RESET);
	gs201_elbi_writel(gp, GS201_ELBI_SOFT_RESET,
			  val | GS201_ELBI_SOFT_NON_STICKY_RESET);
	usleep_range(10, 12);
	gs201_elbi_writel(gp, GS201_ELBI_SOFT_RESET,
			  val & ~GS201_ELBI_SOFT_NON_STICKY_RESET);
	mdelay(1);
	gs201_elbi_writel(gp, GS201_ELBI_SOFT_RESET,
			  val | GS201_ELBI_SOFT_NON_STICKY_RESET);

	if (release_perst) {
		gs201_trace(gp, "about to release PERST# (gph2-0) and wait 20 ms");
		gpiod_set_value_cansleep(gp->perst, 0);
		fsleep(GS201_PERST_DELAY_US);
	}

	gs201_pcie_setup_elbi(gp);
	gs201_pcie_setup_dbi(gp);
	gs201_pcie_set_iocc(gp, gp->coherent);

	gs201_trace(gp, "about to read ELBI 0x2e8 and 0x2c8 (D-state, LTSSM)");
	dev_info(dev, "D-state %lu, LTSSM %#lx\n",
		 FIELD_GET(GS201_ELBI_PM_DSTATE_MASK,
			   gs201_elbi_readl(gp, GS201_ELBI_PM_DSTATE)),
		 FIELD_GET(GS201_ELBI_LTSSM_STATE_MASK,
			   gs201_elbi_readl(gp, GS201_ELBI_LTSSM_STATE)));
}

/* Stages 1 to @last (at most 4), each one announced */
static int gs201_pcie_bringup(struct gs201_pcie *gp, unsigned int last,
			      bool release_perst)
{
	struct device *dev = gp->pci.dev;
	unsigned int stage;
	int ret = 0;

	for (stage = GS201_STAGE_CLOCKS;
	     stage <= min_t(unsigned int, last, GS201_STAGE_CTRL); stage++) {
		dev_info(dev, "stage %u/%u: %s\n", stage, GS201_STAGE_LINK,
			 gs201_stage_names[stage]);
		/* Give the log reader the stage line before the hardware */
		if (trace && trace_delay_ms)
			msleep(trace_delay_ms);

		switch (stage) {
		case GS201_STAGE_CLOCKS:
			ret = gs201_pcie_stage_clocks(gp);
			break;
		case GS201_STAGE_WAKE:
			ret = gs201_pcie_stage_wake(gp);
			break;
		case GS201_STAGE_PHY:
			ret = gs201_pcie_stage_phy(gp);
			break;
		case GS201_STAGE_CTRL:
			gs201_pcie_stage_ctrl(gp, release_perst);
			break;
		}
		if (ret) {
			dev_err(dev, "stage %u failed: %d\n", stage, ret);
			return ret;
		}
		dev_info(dev, "stage %u done\n", stage);
	}

	return 0;
}

/* Undo what the stages did, in reverse; the PHY stays out of isolation */
static void gs201_pcie_bringdown(struct gs201_pcie *gp)
{
	gs201_pcie_phy_off(gp);
	if (gp->phy_inited) {
		gs201_trace(gp, "phy_exit");
		phy_exit(gp->phy);
		gp->phy_inited = false;
	}
	gs201_pcie_clocks_off(gp);
}

static int gs201_pcie_start_link(struct dw_pcie *pci)
{
	struct gs201_pcie *gp = to_gs201_pcie(pci);
	struct device *dev = pci->dev;
	unsigned int try;
	u32 val;
	int ret;

	for (try = 1; try <= GS201_LINK_TRIES; try++) {
		gs201_trace(gp, "link try %u: about to write ELBI 0x054 = 1 and poll 0x2c8 for L0 (48 ms)",
			    try);
		gs201_elbi_writel(gp, GS201_ELBI_LTSSM_EN, 1);

		ret = readl_poll_timeout(gp->elbi + GS201_ELBI_LTSSM_STATE, val,
					 FIELD_GET(GS201_ELBI_LTSSM_STATE_MASK,
						   val) == DW_PCIE_LTSSM_L0,
					 GS201_LINK_POLL_US,
					 GS201_LINK_TIMEOUT_US);
		if (!ret)
			break;

		dev_warn(dev, "link training failed (try %u), LTSSM %#lx\n",
			 try, FIELD_GET(GS201_ELBI_LTSSM_STATE_MASK, val));

		if (try == GS201_LINK_TRIES) {
			gs201_pcie_dump_history(gp);
			break;
		}

		/*
		 * As Google: PERST# low, LTSSM off, then the whole PHY and
		 * controller sequence again (the soft resets clear the
		 * root port setup, so the DWC part is redone too).
		 */
		gs201_trace(gp, "retry: PERST# low, LTSSM off, PHY and controller again");
		gpiod_set_value_cansleep(gp->perst, 1);
		gs201_elbi_writel(gp, GS201_ELBI_LTSSM_EN, 0);
		gs201_pcie_phy_off(gp);
		ret = gs201_pcie_stage_phy(gp);
		if (ret)
			return ret;
		gs201_pcie_stage_ctrl(gp, true);
		ret = dw_pcie_setup_rc(&pci->pp);
		if (ret)
			return ret;
	}

	/*
	 * Leave the LTSSM running even on failure: dw_pcie_wait_for_link()
	 * reports the final state, and a card that shows up late can still
	 * train.
	 */
	if (!ret) {
		dev_info(dev, "link up on try %u\n", try);
		gs201_pcie_enable_irqs(gp);
		gs201_pcie_check_iocc(gp, "after link up");
	}

	dev_dbg(dev, "D-state %lu, LTSSM %#x\n",
		FIELD_GET(GS201_ELBI_PM_DSTATE_MASK,
			  gs201_elbi_readl(gp, GS201_ELBI_PM_DSTATE)),
		gs201_elbi_readl(gp, GS201_ELBI_LTSSM_STATE));

	return 0;
}

static void gs201_pcie_stop_link(struct dw_pcie *pci)
{
	struct gs201_pcie *gp = to_gs201_pcie(pci);

	gs201_pcie_disable_irqs(gp);
	gs201_elbi_writel(gp, GS201_ELBI_LTSSM_EN, 0);
}

static const struct dw_pcie_ops gs201_pcie_dw_ops = {
	.link_up	= gs201_pcie_link_up,
	.get_ltssm	= gs201_pcie_get_ltssm,
	.start_link	= gs201_pcie_start_link,
	.stop_link	= gs201_pcie_stop_link,
};

static void gs201_pcie_irq_handler(struct irq_desc *desc);

/*
 * Stage 5 entry, from dw_pcie_host_init(): stages 1-2, the endpoint power
 * (WL_REG_ON, 200 ms), stages 3-4 with PERST# released, then the DWC core
 * sets up the root port and calls start_link. This is the order of
 * Google's resumed_phydown(), poweron() and establish_link().
 */
static int gs201_pcie_host_init(struct dw_pcie_rp *pp)
{
	struct dw_pcie *pci = to_dw_pcie_from_pp(pp);
	struct gs201_pcie *gp = to_gs201_pcie(pci);
	struct device *dev = pci->dev;
	int ret;

	gpiod_set_value_cansleep(gp->perst, 1);

	ret = gs201_pcie_bringup(gp, GS201_STAGE_WAKE, false);
	if (ret)
		goto err_bringdown;

	/* ELBI is reachable and its interrupt enables are off */
	irq_set_chained_handler_and_data(gp->irq, gs201_pcie_irq_handler, gp);

	dev_info(dev, "stage %u/%u: %s\n", GS201_STAGE_LINK, GS201_STAGE_LINK,
		 gs201_stage_names[GS201_STAGE_LINK]);

	/* Endpoint power (WL_REG_ON) through pwrctrl, before the PHY config */
	if (!pci->suspended) {
		gs201_trace(gp, "about to create the pwrctrl device for the root port");
		ret = pci_pwrctrl_create_devices(dev);
		if (ret)
			goto err_unchain;
	}

	if (!pp->skip_pwrctrl_off) {
		gs201_trace(gp, "about to power the endpoint (WL_REG_ON, gph2-4, 200 ms)");
		ret = pci_pwrctrl_power_on_devices(dev);
		if (ret)
			goto err_pwrctrl_destroy;
	}

	ret = gs201_pcie_stage_phy(gp);
	if (ret)
		goto err_pwrctrl_off;

	gs201_pcie_stage_ctrl(gp, true);

	gs201_trace(gp, "handing over to the DWC core (version, iATU, root port setup)");

	return 0;

err_pwrctrl_off:
	if (!pp->skip_pwrctrl_off)
		pci_pwrctrl_power_off_devices(dev);
err_pwrctrl_destroy:
	if (ret != -EPROBE_DEFER && !pci->suspended)
		pci_pwrctrl_destroy_devices(dev);
err_unchain:
	irq_set_chained_handler_and_data(gp->irq, NULL, NULL);
err_bringdown:
	gpiod_set_value_cansleep(gp->perst, 1);
	gs201_pcie_bringdown(gp);
	return ret;
}

static void gs201_pcie_host_deinit(struct dw_pcie_rp *pp)
{
	struct dw_pcie *pci = to_dw_pcie_from_pp(pp);
	struct gs201_pcie *gp = to_gs201_pcie(pci);

	gs201_trace(gp, "deinit: PERST# low, IOCC off, PHY off, endpoint off");
	gpiod_set_value_cansleep(gp->perst, 1);
	gs201_pcie_disable_irqs(gp);
	irq_set_chained_handler_and_data(gp->irq, NULL, NULL);
	gs201_pcie_set_iocc(gp, false);
	gs201_pcie_bringdown(gp);

	if (!pp->skip_pwrctrl_off)
		pci_pwrctrl_power_off_devices(pci->dev);
	if (!pci->suspended)
		pci_pwrctrl_destroy_devices(pci->dev);
}

/*
 * The Samsung wrapper raises MSIs on the shared line or on separate SPIs and
 * needs its own glue; nothing on this board uses MSI. Claim MSI init so the
 * DWC core does not take over the shared interrupt for iMSI-RX. Devices fall
 * back to INTx.
 */
static int gs201_pcie_msi_init(struct dw_pcie_rp *pp)
{
	return 0;
}

static const struct dw_pcie_host_ops gs201_pcie_host_ops = {
	.init		= gs201_pcie_host_init,
	.deinit		= gs201_pcie_host_deinit,
	.msi_init	= gs201_pcie_msi_init,
};

static void gs201_pcie_intx_mask(struct irq_data *d)
{
	struct gs201_pcie *gp = irq_data_get_irq_chip_data(d);
	unsigned long flags;

	raw_spin_lock_irqsave(&gp->lock, flags);
	gs201_elbi_rmw(gp, GS201_ELBI_IRQ0_EN,
		       GS201_ELBI_IRQ0_INTX_BIT(irqd_to_hwirq(d)), 0);
	raw_spin_unlock_irqrestore(&gp->lock, flags);
}

static void gs201_pcie_intx_unmask(struct irq_data *d)
{
	struct gs201_pcie *gp = irq_data_get_irq_chip_data(d);
	unsigned long flags;

	raw_spin_lock_irqsave(&gp->lock, flags);
	gs201_elbi_rmw(gp, GS201_ELBI_IRQ0_EN, 0,
		       GS201_ELBI_IRQ0_INTX_BIT(irqd_to_hwirq(d)));
	raw_spin_unlock_irqrestore(&gp->lock, flags);
}

static struct irq_chip gs201_pcie_intx_chip = {
	.name		= "gs201-pcie-intx",
	.irq_mask	= gs201_pcie_intx_mask,
	.irq_unmask	= gs201_pcie_intx_unmask,
};

static int gs201_pcie_intx_map(struct irq_domain *domain, unsigned int irq,
			       irq_hw_number_t hwirq)
{
	irq_set_chip_and_handler(irq, &gs201_pcie_intx_chip, handle_level_irq);
	irq_set_chip_data(irq, domain->host_data);

	return 0;
}

static const struct irq_domain_ops gs201_pcie_intx_domain_ops = {
	.map	= gs201_pcie_intx_map,
	.xlate	= pci_irqd_intx_xlate,
};

static void gs201_pcie_irq_handler(struct irq_desc *desc)
{
	struct gs201_pcie *gp = irq_desc_get_handler_data(desc);
	struct irq_chip *chip = irq_desc_get_chip(desc);
	struct device *dev = gp->pci.dev;
	unsigned long intx;
	u32 irq0, irq1, irq2;
	int bit;

	chained_irq_enter(chip, desc);

	/* The status bits are write-one-to-clear events */
	irq0 = gs201_elbi_readl(gp, GS201_ELBI_IRQ0);
	gs201_elbi_writel(gp, GS201_ELBI_IRQ0, irq0);
	irq1 = gs201_elbi_readl(gp, GS201_ELBI_IRQ1);
	gs201_elbi_writel(gp, GS201_ELBI_IRQ1, irq1);
	irq2 = gs201_elbi_readl(gp, GS201_ELBI_IRQ2);
	gs201_elbi_writel(gp, GS201_ELBI_IRQ2, irq2);

	if (irq1 & GS201_ELBI_IRQ1_LINK_DOWN)
		dev_err_ratelimited(dev, "link down (LTSSM %#x)\n",
				    gs201_elbi_readl(gp, GS201_ELBI_LTSSM_STATE));
	if (irq2 & GS201_ELBI_IRQ2_CPL_TIMEOUT)
		dev_err_ratelimited(dev, "completion timeout\n");

	intx = 0;
	for (bit = 0; bit < PCI_NUM_INTX; bit++)
		if (irq0 & GS201_ELBI_IRQ0_INTX_BIT(bit))
			intx |= BIT(bit);

	for_each_set_bit(bit, &intx, PCI_NUM_INTX)
		generic_handle_domain_irq(gp->intx_domain, bit);

	chained_irq_exit(chip, desc);
}

/*
 * Only the INTx domain is created here; the chained handler is installed by
 * host_init once the PHY is out of isolation and the ELBI interrupt enables
 * are off, because the handler reads ELBI.
 */
static int gs201_pcie_init_irq(struct gs201_pcie *gp,
			       struct platform_device *pdev)
{
	struct device *dev = &pdev->dev;
	struct device_node *intc;

	gp->irq = platform_get_irq(pdev, 0);
	if (gp->irq < 0)
		return gp->irq;

	intc = of_get_child_by_name(dev->of_node, "legacy-interrupt-controller");
	if (!intc)
		return dev_err_probe(dev, -ENODEV,
				     "missing legacy-interrupt-controller\n");

	gp->intx_domain = irq_domain_create_linear(of_fwnode_handle(intc),
						   PCI_NUM_INTX,
						   &gs201_pcie_intx_domain_ops,
						   gp);
	of_node_put(intc);
	if (!gp->intx_domain)
		return -ENOMEM;

	return 0;
}

static void gs201_pcie_remove_irq(struct gs201_pcie *gp)
{
	irq_set_chained_handler_and_data(gp->irq, NULL, NULL);
	irq_domain_remove(gp->intx_domain);
}

/* The I/A sequencer needs the PMA's physical address from the PHY node */
static int gs201_pcie_get_ia(struct gs201_pcie *gp,
			     struct platform_device *pdev)
{
	struct device *dev = &pdev->dev;
	struct device_node *phy_np;
	struct resource *res, pma;
	int idx, ret;

	res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "ia");
	if (!res)
		return 0;

	phy_np = of_parse_phandle(dev->of_node, "phys", 0);
	if (!phy_np)
		return -ENODEV;

	idx = of_property_match_string(phy_np, "reg-names", "pma");
	ret = idx < 0 ? idx : of_address_to_resource(phy_np, idx, &pma);
	of_node_put(phy_np);
	if (ret)
		return dev_err_probe(dev, ret, "no PMA address for I/A\n");

	gp->ia = devm_ioremap_resource(dev, res);
	if (IS_ERR(gp->ia))
		return PTR_ERR(gp->ia);

	gp->ia_phys = res->start;
	gp->pma_phys = pma.start;

	return 0;
}

/*
 * Optional: CMU_HSI2, for the automatic clock gating switch and the gate
 * dump. The clock driver owns (and has requested) that region, so it is
 * mapped without a request.
 */
static int gs201_pcie_get_cmu(struct gs201_pcie *gp)
{
	struct device *dev = gp->pci.dev;
	struct device_node *cmu_np;
	struct resource res;
	int ret;

	cmu_np = of_parse_phandle(dev->of_node, "samsung,cmu", 0);
	if (!cmu_np)
		return 0;

	ret = of_address_to_resource(cmu_np, 0, &res);
	of_node_put(cmu_np);
	if (ret)
		return dev_err_probe(dev, ret, "bad samsung,cmu\n");

	if (resource_size(&res) <= GS201_CMU_QCH_PCIE_LAST)
		return dev_err_probe(dev, -EINVAL, "samsung,cmu region too small\n");

	gp->cmu = devm_ioremap(dev, res.start, resource_size(&res));
	if (!gp->cmu)
		return -ENOMEM;

	return 0;
}

/* stop_after < 5: run the stages, report, undo, and do not bind */
static int gs201_pcie_staged_probe(struct gs201_pcie *gp)
{
	struct device *dev = gp->pci.dev;
	struct platform_device *pdev = to_platform_device(dev);
	int ret;

	/* dw_pcie_host_init() is not called, so map the DBI for stage 4 */
	if (stop_after >= GS201_STAGE_CTRL) {
		gp->pci.dbi_base = devm_platform_ioremap_resource_byname(pdev, "dbi");
		if (IS_ERR(gp->pci.dbi_base))
			return PTR_ERR(gp->pci.dbi_base);
	}

	ret = gs201_pcie_bringup(gp, stop_after, false);
	gs201_pcie_bringdown(gp);
	if (ret)
		return ret;

	dev_info(dev, "stopped after stage %u as asked (stop_after=%u); not binding\n",
		 stop_after, stop_after);

	return -ENODEV;
}

static int gs201_pcie_probe(struct platform_device *pdev)
{
	struct device *dev = &pdev->dev;
	struct device_node *np = dev->of_node;
	struct gs201_pcie *gp;
	struct dw_pcie *pci;
	struct resource *res;
	int ret;

	gp = devm_kzalloc(dev, sizeof(*gp), GFP_KERNEL);
	if (!gp)
		return -ENOMEM;

	raw_spin_lock_init(&gp->lock);

	pci = &gp->pci;
	pci->dev = dev;
	pci->ops = &gs201_pcie_dw_ops;
	pci->pp.ops = &gs201_pcie_host_ops;

	dev_info(dev, "stage 0/%u: %s (stop_after=%u, trace=%d, use_ia=%d, cmu_acg_off=%d)\n",
		 GS201_STAGE_LINK, gs201_stage_names[GS201_STAGE_NONE],
		 stop_after, trace, use_ia, cmu_acg_off);

	/* Mappings only: nothing below touches the hardware */
	res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "elbi");
	gp->elbi = devm_ioremap_resource(dev, res);
	if (IS_ERR(gp->elbi))
		return PTR_ERR(gp->elbi);
	gp->elbi_phys = res->start;
	/* Hand it to the DWC core, which would otherwise request it again. */
	pci->elbi_base = gp->elbi;

	ret = gs201_pcie_get_ia(gp, pdev);
	if (ret)
		return ret;

	ret = gs201_pcie_get_cmu(gp);
	if (ret)
		return ret;

	gp->coherent = of_dma_is_coherent(np);
	if (gp->coherent) {
		gp->sysreg = syscon_regmap_lookup_by_phandle_args(np,
								  "samsung,sysreg",
								  1,
								  &gp->sysreg_offset);
		if (IS_ERR(gp->sysreg))
			return dev_err_probe(dev, PTR_ERR(gp->sysreg),
					     "dma-coherent needs samsung,sysreg\n");
	}

	gp->num_clks = devm_clk_bulk_get_all(dev, &gp->clks);
	if (gp->num_clks < 0)
		return dev_err_probe(dev, gp->num_clks, "failed to get clocks\n");

	gp->phy = devm_phy_get(dev, "pcie");
	if (IS_ERR(gp->phy))
		return dev_err_probe(dev, PTR_ERR(gp->phy), "failed to get PHY\n");

	/* PERST# asserted (a GPIO, not the controller) until stage 5 */
	gp->perst = devm_gpiod_get(dev, "reset", GPIOD_OUT_HIGH);
	if (IS_ERR(gp->perst))
		return dev_err_probe(dev, PTR_ERR(gp->perst),
				     "failed to get PERST# GPIO\n");

	/* The DWC core reads num-lanes in host_init; stages need it earlier */
	if (of_property_read_u32(np, "num-lanes", &pci->num_lanes))
		pci->num_lanes = 1;

	platform_set_drvdata(pdev, gp);

	if (stop_after < GS201_STAGE_LINK)
		return gs201_pcie_staged_probe(gp);

	ret = gs201_pcie_init_irq(gp, pdev);
	if (ret)
		return ret;

	ret = dw_pcie_host_init(&pci->pp);
	if (ret) {
		dev_err_probe(dev, ret, "failed to initialize host\n");
		gs201_pcie_remove_irq(gp);
		return ret;
	}

	gs201_pcie_check_iocc(gp, "after enumeration");

	return 0;
}

static void gs201_pcie_remove(struct platform_device *pdev)
{
	struct gs201_pcie *gp = platform_get_drvdata(pdev);

	dw_pcie_host_deinit(&gp->pci.pp);
	gs201_pcie_remove_irq(gp);
}

static const struct of_device_id gs201_pcie_of_match[] = {
	{ .compatible = "google,gs201-pcie" },
	{ }
};
MODULE_DEVICE_TABLE(of, gs201_pcie_of_match);

static struct platform_driver gs201_pcie_driver = {
	.probe	= gs201_pcie_probe,
	.remove	= gs201_pcie_remove,
	.driver = {
		.name		= "gs201-pcie",
		.of_match_table	= gs201_pcie_of_match,
	},
};
module_platform_driver(gs201_pcie_driver);

MODULE_DESCRIPTION("Google gs201 PCIe host controller driver");
MODULE_LICENSE("GPL");
