
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.125893                       # Number of seconds simulated
sim_ticks                                125893071500                       # Number of ticks simulated
final_tick                               125893071500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1098114                       # Simulator instruction rate (inst/s)
host_op_rate                                  1167412                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3164823471                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669856                       # Number of bytes of host memory used
host_seconds                                    39.78                       # Real time elapsed on the host
sim_insts                                    43681711                       # Number of instructions simulated
sim_ops                                      46438296                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 125893071500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         148448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        5795648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5944096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       148448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        148448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       443072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          443072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            4639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          181114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              185753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        13846                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              13846                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1179159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          46036275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              47215434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1179159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1179159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3519431                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3519431                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3519431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1179159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         46036275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             50734865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     11347.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      4639.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    176070.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009377042500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          644                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          644                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              398672                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              10846                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      185753                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      13846                       # Number of write requests accepted
system.mem_ctrls.readBursts                    185753                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    13846                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               11565376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  322816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  724736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5944096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               443072                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   5044                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2499                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             33995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            31395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            32776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              202                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  125892993500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                185753                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                13846                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  180703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        30204                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    406.867435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   248.547961                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   348.033476                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8957     29.66%     29.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5071     16.79%     46.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2540      8.41%     54.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1926      6.38%     61.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2405      7.96%     69.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1869      6.19%     75.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2850      9.44%     84.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1251      4.14%     88.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3335     11.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        30204                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     280.169255                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    182.908880                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    250.305700                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            132     20.50%     20.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           94     14.60%     35.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           55      8.54%     43.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           65     10.09%     53.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           69     10.71%     64.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           59      9.16%     73.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           50      7.76%     81.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           27      4.19%     85.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           25      3.88%     89.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           18      2.80%     92.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           15      2.33%     94.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            9      1.40%     95.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            6      0.93%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            2      0.31%     97.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            3      0.47%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            3      0.47%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            3      0.47%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            2      0.31%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            2      0.31%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            2      0.31%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            2      0.31%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           644                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.583851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.563369                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.831413                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              136     21.12%     21.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.47%     21.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              499     77.48%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.78%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           644                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       148448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      5634240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       362368                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1179159.410690841731                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 44754170.605806529522                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2878379.212473182008                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         4639                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       181114                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        13846                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    167533500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7949945250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2998705887250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36114.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43894.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 216575609.36                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   4729185000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              8117478750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  903545000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     26170.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44920.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        91.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     47.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.73                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   151648                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   10176                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.68                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     630729.58                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                132525540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 70427610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               703761240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               55180620                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         7978027200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3228494250                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            412675200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     28168831140                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     12215726400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       7157397660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            60127174440                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            477.605111                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         117728414500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    747269500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3374800000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  24143650250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  31811700750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    4041820750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  61773830250                       # Time in different power states
system.mem_ctrls_1.actEnergy                 83166720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 44196570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               586501020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3930660                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         6563125920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2354562840                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            373518720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     22793044860                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     10622556480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      11414463960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            54845293500                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            435.649817                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         119742714250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    710121000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2776280000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  42095329750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  27662964500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2663914500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  49984461750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 125893071500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 125893071500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 125893071500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 125893071500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 125893071500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    125893071500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        251786143                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681711                       # Number of instructions committed
system.cpu.committedOps                      46438296                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36551152                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756863                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36551152                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405820                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331323                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328399                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215580                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199997                       # number of memory refs
system.cpu.num_load_insts                     9180679                       # Number of load instructions
system.cpu.num_store_insts                    5019318                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  251786143                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612420                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367985     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180679     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019302     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587450                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 125893071500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            30.999224                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            14101898                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2963246                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.758936                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            258500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    30.999224                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.968726                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.968726                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          59370838                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         59370838                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 125893071500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      6268741                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6268741                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      4679451                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4679451                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     10948192                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10948192                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     10948192                       # number of overall hits
system.cpu.dcache.overall_hits::total        10948192                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2780298                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2780298                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       182948                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       182948                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data      2963246                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2963246                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2963246                       # number of overall misses
system.cpu.dcache.overall_misses::total       2963246                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  50583959000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  50583959000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3164151000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3164151000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  53748110000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  53748110000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  53748110000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  53748110000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      9049039                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9049039                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      4862399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     13911438                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13911438                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     13911438                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13911438                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.307248                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.307248                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.037625                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037625                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.213008                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.213008                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.213008                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.213008                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 18193.718443                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18193.718443                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 17295.357151                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17295.357151                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 18138.254468                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18138.254468                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 18138.254468                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18138.254468                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2028427                       # number of writebacks
system.cpu.dcache.writebacks::total           2028427                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2780298                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2780298                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       182948                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       182948                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data      2963246                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2963246                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2963246                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2963246                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  47803661000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  47803661000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2981203000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2981203000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  50784864000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  50784864000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  50784864000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  50784864000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.307248                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.307248                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.037625                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037625                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.213008                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.213008                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.213008                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.213008                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17193.718443                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17193.718443                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 16295.357151                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16295.357151                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 17138.254468                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17138.254468                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 17138.254468                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17138.254468                       # average overall mshr miss latency
system.cpu.dcache.replacements                2963215                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 125893071500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.994639                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            43814015                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1404486                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             31.195765                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.994639                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999916                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999916                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45218501                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45218501                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 125893071500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     42409529                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42409529                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     42409529                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42409529                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     42409529                       # number of overall hits
system.cpu.icache.overall_hits::total        42409529                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1404486                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1404486                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst      1404486                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1404486                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1404486                       # number of overall misses
system.cpu.icache.overall_misses::total       1404486                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  18628018500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  18628018500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst  18628018500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  18628018500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  18628018500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  18628018500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     43814015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     43814015                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814015                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     43814015                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814015                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.032056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.032056                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.032056                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.032056                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.032056                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.032056                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13263.228327                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13263.228327                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13263.228327                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13263.228327                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13263.228327                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13263.228327                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1404422                       # number of writebacks
system.cpu.icache.writebacks::total           1404422                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1404486                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1404486                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst      1404486                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1404486                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1404486                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1404486                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  17223532500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  17223532500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  17223532500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  17223532500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  17223532500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  17223532500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.032056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.032056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.032056                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.032056                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.032056                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.032056                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12263.228327                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12263.228327                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12263.228327                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12263.228327                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12263.228327                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12263.228327                       # average overall mshr miss latency
system.cpu.icache.replacements                1404422                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 125893071500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   511.896109                       # Cycle average of tags in use
system.l2.tags.total_refs                     8699760                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    187255                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     46.459427                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.374128                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        55.687872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       438.834109                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.033934                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.108765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.857098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999797                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          309                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 139383607                       # Number of tag accesses
system.l2.tags.data_accesses                139383607                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 125893071500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks      2028427                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2028427                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks      1391484                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1391484                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data            179953                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                179953                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst        1399847                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1399847                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data       2602179                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2602179                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst              1399847                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              2782132                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4181979                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1399847                       # number of overall hits
system.l2.overall_hits::.cpu.data             2782132                       # number of overall hits
system.l2.overall_hits::total                 4181979                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data            2995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2995                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         4639                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4639                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data       178119                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          178119                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               4639                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             181114                       # number of demand (read+write) misses
system.l2.demand_misses::total                 185753                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              4639                       # number of overall misses
system.l2.overall_misses::.cpu.data            181114                       # number of overall misses
system.l2.overall_misses::total                185753                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data    817274500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     817274500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    403363000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    403363000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data  16289773000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  16289773000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    403363000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17107047500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17510410500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    403363000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17107047500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17510410500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks      2028427                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2028427                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks      1391484                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1391484                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data        182948                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            182948                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst      1404486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1404486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data      2780298                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2780298                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst          1404486                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2963246                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4367732                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1404486                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2963246                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4367732                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.016371                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.016371                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.003303                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003303                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.064065                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.064065                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.003303                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.061120                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.042528                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.003303                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.061120                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.042528                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 272879.632721                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 272879.632721                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86950.420349                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86950.420349                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 91454.437764                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91454.437764                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 86950.420349                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 94454.583853                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94267.174689                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86950.420349                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 94454.583853                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94267.174689                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               13846                       # number of writebacks
system.l2.writebacks::total                     13846                       # number of writebacks
system.l2.CleanEvict_mshr_misses::.writebacks           12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            12                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data         2995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2995                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         4639                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4639                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       178119                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       178119                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          4639                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        181114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            185753                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         4639                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       181114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           185753                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    787324500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    787324500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    356973000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    356973000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  14508583000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  14508583000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    356973000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15295907500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15652880500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    356973000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15295907500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15652880500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.016371                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.016371                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.003303                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003303                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.064065                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.064065                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.003303                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.061120                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.042528                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.003303                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.061120                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.042528                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 262879.632721                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 262879.632721                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76950.420349                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76950.420349                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81454.437764                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81454.437764                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76950.420349                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84454.583853                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84267.174689                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76950.420349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84454.583853                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84267.174689                       # average overall mshr miss latency
system.l2.replacements                         186743                       # number of replacements
system.membus.snoop_filter.tot_requests        370990                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       185237                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 125893071500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             182758                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        13846                       # Transaction distribution
system.membus.trans_dist::CleanEvict           171391                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2995                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2995                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        182758                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       556743                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 556743                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6387168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6387168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            185753                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  185753    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              185753                       # Request fanout histogram
system.membus.reqLayer0.occupancy           410758500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          608005250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      8735369                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4367637                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        35597                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1518                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1518                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 125893071500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4184784                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2042273                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1404422                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1107685                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           182948                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          182948                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1404486                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2780298                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4213394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8889707                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13103101                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     89885056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    159733536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              249618592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          186743                       # Total snoops (count)
system.tol2bus.snoopTraffic                    443072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4554475                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008149                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.089904                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4517360     99.19%     99.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  37115      0.81%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4554475                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6084109000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1404486000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2963246000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
