set a(0-7969) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(2,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-16 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-8527 {}}} SUCCS {{258 0 0 0-7967 {}} {256 0 0 0-8527 {}}} CYCLES {}}
set a(0-7970) {AREA_SCORE {} NAME asn(x(3))#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-17 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-7967 {}}} SUCCS {{258 0 0 0-7967 {}}} CYCLES {}}
set a(0-7971) {AREA_SCORE {} NAME asn(y(3))#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-18 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-7967 {}}} SUCCS {{258 0 0 0-7967 {}}} CYCLES {}}
set a(0-7972) {AREA_SCORE {} NAME s:asn(s(13:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-19 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-7967 {}}} SUCCS {{258 0 0 0-7967 {}}} CYCLES {}}
set a(0-7973) {AREA_SCORE {} NAME shift:asn(shift(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-20 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-7967 {}}} SUCCS {{258 0 0 0-7967 {}}} CYCLES {}}
set a(0-7974) {AREA_SCORE {} NAME nn:asn(nn(7)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-21 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-7967 {}}} SUCCS {{258 0 0 0-7967 {}}} CYCLES {}}
set a(0-7975) {AREA_SCORE {} NAME nn:asn(nn(8)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-22 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-7967 {}}} SUCCS {{258 0 0 0-7967 {}}} CYCLES {}}
set a(0-7976) {AREA_SCORE {} NAME nn:asn(nn(6)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-23 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-7967 {}}} SUCCS {{258 0 0 0-7967 {}}} CYCLES {}}
set a(0-7977) {AREA_SCORE {} NAME nn:asn(nn(9)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-24 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-7967 {}}} SUCCS {{258 0 0 0-7967 {}}} CYCLES {}}
set a(0-7978) {AREA_SCORE {} NAME nn:asn(nn(5)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-25 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-7967 {}}} SUCCS {{258 0 0 0-7967 {}}} CYCLES {}}
set a(0-7979) {AREA_SCORE {} NAME nn:asn(nn(10)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-26 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-7967 {}}} SUCCS {{258 0 0 0-7967 {}}} CYCLES {}}
set a(0-7980) {AREA_SCORE {} NAME nn:asn(nn(4)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-27 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-7967 {}}} SUCCS {{258 0 0 0-7967 {}}} CYCLES {}}
set a(0-7981) {AREA_SCORE {} NAME nn:asn(nn(11)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-28 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-7967 {}}} SUCCS {{258 0 0 0-7967 {}}} CYCLES {}}
set a(0-7982) {AREA_SCORE {} NAME nn:asn(nn(3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-29 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-7967 {}}} SUCCS {{258 0 0 0-7967 {}}} CYCLES {}}
set a(0-7983) {AREA_SCORE {} NAME nn:asn(nn(12)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-30 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-7967 {}}} SUCCS {{258 0 0 0-7967 {}}} CYCLES {}}
set a(0-7984) {AREA_SCORE {} NAME nn:asn(nn(2)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-31 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-7967 {}}} SUCCS {{258 0 0 0-7967 {}}} CYCLES {}}
set a(0-7985) {AREA_SCORE {} NAME nn:asn(nn(13)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-32 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-7967 {}}} SUCCS {{258 0 0 0-7967 {}}} CYCLES {}}
set a(0-7986) {AREA_SCORE {} NAME nn:asn(nn(1)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-33 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-7967 {}}} SUCCS {{258 0 0 0-7967 {}}} CYCLES {}}
set a(0-7987) {AREA_SCORE {} NAME nn:asn(nn(14)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-34 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-7967 {}}} SUCCS {{258 0 0 0-7967 {}}} CYCLES {}}
set a(0-7988) {AREA_SCORE {} NAME for:asn(idx(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-35 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-7967 {}}} SUCCS {{259 0 0 0-7967 {}}} CYCLES {}}
set a(0-7989) {AREA_SCORE {} NAME for:for:t:asn(for:for:t(13:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-36 LOC {0 1.0 0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0 0-7968 {}}} SUCCS {{259 0 0 0-7968 {}}} CYCLES {}}
set a(0-7990) {AREA_SCORE {} NAME for:for:asn(exit:for:for) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-37 LOC {0 1.0 1 1.0 1 1.0 1 1.0 6 1.0} PREDS {{132 0 0 0-8472 {}} {260 0 0 0-8471 {}} {260 0 0 0-8468 {}} {260 0 0 0-8467 {}}} SUCCS {{256 0 0 0-8467 {}}} CYCLES {}}
set a(0-7991) {AREA_SCORE {} NAME modulo_sub:qelse:asn(modulo_sub:_qr.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-38 LOC {0 1.0 8 0.0 8 0.0 8 0.0 8 0.9057217165149545} PREDS {} SUCCS {{258 0 0 0-8421 {}}} CYCLES {}}
set a(0-7992) {AREA_SCORE {} NAME modulo_sub:qelse:asn(modulo_sub:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-39 LOC {0 1.0 8 0.9057217165149545 8 0.9057217165149545 8 0.9057217165149545 8 0.9057217165149545} PREDS {} SUCCS {{258 0 0 0-8424 {}}} CYCLES {}}
set a(0-7993) {AREA_SCORE {} NAME modulo_add:qelse:asn(modulo_add:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-40 LOC {0 1.0 8 0.9057217165149545 8 0.9057217165149545 8 0.9057217165149545 8 0.9057217165149545} PREDS {} SUCCS {{258 0 0 0-8354 {}}} CYCLES {}}
set a(0-7994) {AREA_SCORE {} NAME mult:res:asn(mult:res.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-41 LOC {0 1.0 6 0.9869960988296489 6 0.9869960988296489 6 0.9869960988296489 8 0.22464239271781533} PREDS {} SUCCS {{258 0 0 0-8344 {}}} CYCLES {}}
set a(0-7995) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-42 LOC {0 1.0 2 0.39011703511053314 2 0.39011703511053314 2 0.39011703511053314 4 0.7561768530559168} PREDS {} SUCCS {{258 0 0 0-8328 {}}} CYCLES {}}
set a(0-7996) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-43 LOC {0 1.0 2 0.39011703511053314 2 0.39011703511053314 2 0.39011703511053314 4 0.7561768530559168} PREDS {} SUCCS {{258 0 0 0-8328 {}}} CYCLES {}}
set a(0-7997) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-44 LOC {0 1.0 2 0.39011703511053314 2 0.39011703511053314 2 0.39011703511053314 4 0.7561768530559168} PREDS {} SUCCS {{258 0 0 0-8328 {}}} CYCLES {}}
set a(0-7998) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-45 LOC {0 1.0 2 0.39011703511053314 2 0.39011703511053314 2 0.39011703511053314 4 0.7561768530559168} PREDS {} SUCCS {{258 0 0 0-8328 {}}} CYCLES {}}
set a(0-7999) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-46 LOC {0 1.0 2 0.39011703511053314 2 0.39011703511053314 2 0.39011703511053314 4 0.7561768530559168} PREDS {} SUCCS {{258 0 0 0-8328 {}}} CYCLES {}}
set a(0-8000) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-47 LOC {0 1.0 2 0.39011703511053314 2 0.39011703511053314 2 0.39011703511053314 4 0.7561768530559168} PREDS {} SUCCS {{258 0 0 0-8328 {}}} CYCLES {}}
set a(0-8001) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-48 LOC {0 1.0 2 0.39011703511053314 2 0.39011703511053314 2 0.39011703511053314 4 0.7561768530559168} PREDS {} SUCCS {{258 0 0 0-8328 {}}} CYCLES {}}
set a(0-8002) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-49 LOC {0 1.0 2 0.39011703511053314 2 0.39011703511053314 2 0.39011703511053314 4 0.7561768530559168} PREDS {} SUCCS {{258 0 0 0-8328 {}}} CYCLES {}}
set a(0-8003) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-50 LOC {0 1.0 2 0.39011703511053314 2 0.39011703511053314 2 0.39011703511053314 4 0.7561768530559168} PREDS {} SUCCS {{258 0 0 0-8328 {}}} CYCLES {}}
set a(0-8004) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-51 LOC {0 1.0 2 0.39011703511053314 2 0.39011703511053314 2 0.39011703511053314 4 0.7561768530559168} PREDS {} SUCCS {{258 0 0 0-8328 {}}} CYCLES {}}
set a(0-8005) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-52 LOC {0 1.0 2 0.39011703511053314 2 0.39011703511053314 2 0.39011703511053314 4 0.7561768530559168} PREDS {} SUCCS {{258 0 0 0-8328 {}}} CYCLES {}}
set a(0-8006) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-53 LOC {0 1.0 2 0.39011703511053314 2 0.39011703511053314 2 0.39011703511053314 4 0.7561768530559168} PREDS {} SUCCS {{258 0 0 0-8328 {}}} CYCLES {}}
set a(0-8007) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-54 LOC {0 1.0 2 0.39011703511053314 2 0.39011703511053314 2 0.39011703511053314 4 0.7561768530559168} PREDS {} SUCCS {{258 0 0 0-8328 {}}} CYCLES {}}
set a(0-8008) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-55 LOC {0 1.0 2 0.39011703511053314 2 0.39011703511053314 2 0.39011703511053314 4 0.7561768530559168} PREDS {} SUCCS {{258 0 0 0-8328 {}}} CYCLES {}}
set a(0-8009) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-56 LOC {0 1.0 2 0.39011703511053314 2 0.39011703511053314 2 0.39011703511053314 4 0.7561768530559168} PREDS {} SUCCS {{258 0 0 0-8328 {}}} CYCLES {}}
set a(0-8010) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-57 LOC {0 1.0 2 0.39011703511053314 2 0.39011703511053314 2 0.39011703511053314 4 0.7561768530559168} PREDS {} SUCCS {{258 0 0 0-8328 {}}} CYCLES {}}
set a(0-8011) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-58 LOC {0 1.0 2 0.39011703511053314 2 0.39011703511053314 2 0.39011703511053314 7 0.7561768530559168} PREDS {} SUCCS {{258 0 0 0-8185 {}}} CYCLES {}}
set a(0-8012) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-59 LOC {0 1.0 2 0.39011703511053314 2 0.39011703511053314 2 0.39011703511053314 7 0.7561768530559168} PREDS {} SUCCS {{258 0 0 0-8185 {}}} CYCLES {}}
set a(0-8013) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-60 LOC {0 1.0 2 0.39011703511053314 2 0.39011703511053314 2 0.39011703511053314 7 0.7561768530559168} PREDS {} SUCCS {{258 0 0 0-8185 {}}} CYCLES {}}
set a(0-8014) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-61 LOC {0 1.0 2 0.39011703511053314 2 0.39011703511053314 2 0.39011703511053314 7 0.7561768530559168} PREDS {} SUCCS {{258 0 0 0-8185 {}}} CYCLES {}}
set a(0-8015) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-62 LOC {0 1.0 2 0.39011703511053314 2 0.39011703511053314 2 0.39011703511053314 7 0.7561768530559168} PREDS {} SUCCS {{258 0 0 0-8185 {}}} CYCLES {}}
set a(0-8016) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-63 LOC {0 1.0 2 0.39011703511053314 2 0.39011703511053314 2 0.39011703511053314 7 0.7561768530559168} PREDS {} SUCCS {{258 0 0 0-8185 {}}} CYCLES {}}
set a(0-8017) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-64 LOC {0 1.0 2 0.39011703511053314 2 0.39011703511053314 2 0.39011703511053314 7 0.7561768530559168} PREDS {} SUCCS {{258 0 0 0-8185 {}}} CYCLES {}}
set a(0-8018) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-65 LOC {0 1.0 2 0.39011703511053314 2 0.39011703511053314 2 0.39011703511053314 7 0.7561768530559168} PREDS {} SUCCS {{258 0 0 0-8185 {}}} CYCLES {}}
set a(0-8019) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-66 LOC {0 1.0 2 0.39011703511053314 2 0.39011703511053314 2 0.39011703511053314 7 0.7561768530559168} PREDS {} SUCCS {{258 0 0 0-8185 {}}} CYCLES {}}
set a(0-8020) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-67 LOC {0 1.0 2 0.39011703511053314 2 0.39011703511053314 2 0.39011703511053314 7 0.7561768530559168} PREDS {} SUCCS {{258 0 0 0-8185 {}}} CYCLES {}}
set a(0-8021) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-68 LOC {0 1.0 2 0.39011703511053314 2 0.39011703511053314 2 0.39011703511053314 7 0.7561768530559168} PREDS {} SUCCS {{258 0 0 0-8185 {}}} CYCLES {}}
set a(0-8022) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-69 LOC {0 1.0 2 0.39011703511053314 2 0.39011703511053314 2 0.39011703511053314 7 0.7561768530559168} PREDS {} SUCCS {{258 0 0 0-8185 {}}} CYCLES {}}
set a(0-8023) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-70 LOC {0 1.0 2 0.39011703511053314 2 0.39011703511053314 2 0.39011703511053314 7 0.7561768530559168} PREDS {} SUCCS {{258 0 0 0-8185 {}}} CYCLES {}}
set a(0-8024) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-71 LOC {0 1.0 2 0.39011703511053314 2 0.39011703511053314 2 0.39011703511053314 7 0.7561768530559168} PREDS {} SUCCS {{258 0 0 0-8185 {}}} CYCLES {}}
set a(0-8025) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-72 LOC {0 1.0 2 0.39011703511053314 2 0.39011703511053314 2 0.39011703511053314 7 0.7561768530559168} PREDS {} SUCCS {{258 0 0 0-8185 {}}} CYCLES {}}
set a(0-8026) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-73 LOC {0 1.0 7 0.39011703511053314 7 0.39011703511053314 7 0.39011703511053314 7 0.7561768530559168} PREDS {} SUCCS {{258 0 0 0-8185 {}}} CYCLES {}}
set a(0-8027) {AREA_SCORE {} NAME operator-<32,false>:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-74 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.16612490247074121} PREDS {} SUCCS {{259 0 0 0-8028 {}}} CYCLES {}}
set a(0-8028) {AREA_SCORE {} NAME operator-<32,false>:slc(s(13:0))(12-0) TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-75 LOC {0 1.0 1 0.0 1 0.0 3 0.16612490247074121} PREDS {{259 0 0 0-8027 {}}} SUCCS {{259 0 0 0-8029 {}}} CYCLES {}}
set a(0-8029) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,1,1,13) QUANTITY 1 NAME operator-<32,false>:acc TYPE ACCU DELAY {1.08 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-76 LOC {1 0.0 1 0.16612490247074121 1 0.16612490247074121 1 0.34167740572171645 3 0.34167740572171645} PREDS {{259 0 0 0-8028 {}}} SUCCS {{259 0 0 0-8030 {}} {258 0 0 0-8040 {}}} CYCLES {}}
set a(0-8030) {AREA_SCORE {} NAME for:for:upper:not TYPE NOT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-77 LOC {1 0.17555260078023407 1 0.3416775032509753 1 0.3416775032509753 3 0.3416775032509753} PREDS {{259 0 0 0-8029 {}}} SUCCS {{258 0 0 0-8033 {}}} CYCLES {}}
set a(0-8031) {AREA_SCORE {} NAME for:for:t:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-78 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.3416775032509753} PREDS {{262 0 0 0-8470 {}}} SUCCS {{259 0 0 0-8032 {}} {256 0 0 0-8470 {}}} CYCLES {}}
set a(0-8032) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(13:0))(12-0)#1 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-79 LOC {0 1.0 1 0.0 1 0.0 3 0.3416775032509753} PREDS {{259 0 0 0-8031 {}}} SUCCS {{259 0 0 0-8033 {}}} CYCLES {}}
set a(0-8033) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_and(13,2) QUANTITY 2 NAME operator&<34,true>:and TYPE AND DELAY {0.55 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-80 LOC {1 0.17555260078023407 1 0.3416775032509753 1 0.3416775032509753 1 0.43107916124837453 3 0.43107916124837453} PREDS {{259 0 0 0-8032 {}} {258 0 0 0-8030 {}}} SUCCS {{258 0 0 0-8035 {}} {258 0 0 0-8042 {}} {258 0 0 0-8188 {}} {258 0 0 0-8345 {}} {258 0 0 0-8393 {}}} CYCLES {}}
set a(0-8034) {AREA_SCORE {} NAME for:for:w:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-81 LOC {0 1.0 1 0.4310793237971391 1 0.4310793237971391 1 0.4310793237971391 3 0.4310793237971391} PREDS {} SUCCS {{259 0 0 0-8035 {}}} CYCLES {}}
set a(0-8035) {AREA_SCORE 26.28 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_r(13,0,4,13) QUANTITY 1 NAME for:for:w:rshift TYPE SHIFTRIGHT DELAY {1.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-82 LOC {1 0.2649544213263979 1 0.4310793237971391 1 0.4310793237971391 1 0.6749023081924577 3 0.6749023081924577} PREDS {{259 0 0 0-8034 {}} {258 0 0 0-8033 {}}} SUCCS {{258 0 0 0-8037 {}}} CYCLES {}}
set a(0-8036) {AREA_SCORE {} NAME for:for:w:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-83 LOC {0 1.0 1 0.6749024707412223 1 0.6749024707412223 1 0.6749024707412223 3 0.6749024707412223} PREDS {} SUCCS {{259 0 0 0-8037 {}}} CYCLES {}}
set a(0-8037) {AREA_SCORE 26.20 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(13,0,4,14) QUANTITY 1 NAME for:for:w:lshift TYPE SHIFTLEFT DELAY {1.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-84 LOC {1 0.508777568270481 1 0.6749024707412223 1 0.6749024707412223 1 0.9187254551365409 3 0.9187254551365409} PREDS {{259 0 0 0-8036 {}} {258 0 0 0-8035 {}}} SUCCS {{258 0 0 0-8329 {}} {258 0 0 0-8331 {}}} CYCLES {}}
set a(0-8038) {AREA_SCORE {} NAME for:for:t:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-85 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.4733420026007802} PREDS {{262 0 0 0-8470 {}}} SUCCS {{259 0 0 0-8039 {}} {256 0 0 0-8470 {}}} CYCLES {}}
set a(0-8039) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(13:0))(12-0)#2 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-86 LOC {0 1.0 1 0.0 1 0.0 3 0.4733420026007802} PREDS {{259 0 0 0-8038 {}}} SUCCS {{259 0 0 0-8040 {}}} CYCLES {}}
set a(0-8040) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_and(13,2) QUANTITY 2 NAME operator&<34,true>#1:and TYPE AND DELAY {0.55 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-87 LOC {1 0.17555260078023407 1 0.4733420026007802 1 0.4733420026007802 1 0.5627436605981794 3 0.5627436605981794} PREDS {{259 0 0 0-8039 {}} {258 0 0 0-8029 {}}} SUCCS {{259 0 0 0-8041 {}} {258 0 0 0-8046 {}} {258 0 0 0-8066 {}} {258 0 0 0-8087 {}} {258 0 0 0-8090 {}} {258 0 0 0-8099 {}} {258 0 0 0-8105 {}} {258 0 0 0-8113 {}} {258 0 0 0-8119 {}} {258 0 0 0-8127 {}} {258 0 0 0-8134 {}} {258 0 0 0-8140 {}} {258 0 0 0-8144 {}} {258 0 0 0-8152 {}} {258 0 0 0-8157 {}} {258 0 0 0-8164 {}} {258 0 0 0-8169 {}} {258 0 0 0-8176 {}} {258 0 0 0-8182 {}} {258 0 0 0-8187 {}} {258 0 0 0-8345 {}} {258 0 0 0-8393 {}}} CYCLES {}}
set a(0-8041) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(12-1) TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-88 LOC {1 0.2649544213263979 1 0.562743823146944 1 0.562743823146944 6 0.7431730169050714} PREDS {{259 0 0 0-8040 {}}} SUCCS {{259 0 0 0-8042 {}}} CYCLES {}}
set a(0-8042) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 1 NAME for:for:a:acc TYPE ACCU DELAY {1.08 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-89 LOC {1 0.2649544213263979 1 0.7431730169050714 1 0.7431730169050714 1 0.9187255201560467 6 0.9187255201560467} PREDS {{259 0 0 0-8041 {}} {258 0 0 0-8033 {}}} SUCCS {{258 0 0 0-8045 {}} {258 0 0 0-8049 {}} {258 0 0 0-8051 {}} {258 0 0 0-8053 {}} {258 0 0 0-8055 {}} {258 0 0 0-8057 {}} {258 0 0 0-8059 {}} {258 0 0 0-8061 {}} {258 0 0 0-8063 {}} {258 0 0 0-8065 {}} {258 0 0 0-8069 {}} {258 0 0 0-8071 {}} {258 0 0 0-8073 {}} {258 0 0 0-8075 {}} {258 0 0 0-8077 {}} {258 0 0 0-8079 {}} {258 0 0 0-8081 {}} {258 0 0 0-8083 {}} {258 0 0 0-8085 {}} {258 0 0 0-8086 {}} {258 0 0 0-8091 {}} {258 0 0 0-8092 {}} {258 0 0 0-8097 {}} {258 0 0 0-8098 {}} {258 0 0 0-8104 {}} {258 0 0 0-8106 {}} {258 0 0 0-8111 {}} {258 0 0 0-8112 {}} {258 0 0 0-8118 {}} {258 0 0 0-8120 {}} {258 0 0 0-8125 {}} {258 0 0 0-8126 {}} {258 0 0 0-8132 {}} {258 0 0 0-8133 {}} {258 0 0 0-8138 {}} {258 0 0 0-8139 {}} {258 0 0 0-8145 {}} {258 0 0 0-8146 {}} {258 0 0 0-8150 {}} {258 0 0 0-8151 {}} {258 0 0 0-8156 {}} {258 0 0 0-8158 {}} {258 0 0 0-8162 {}} {258 0 0 0-8163 {}} {258 0 0 0-8168 {}} {258 0 0 0-8170 {}} {258 0 0 0-8174 {}} {258 0 0 0-8175 {}} {258 0 0 0-8180 {}} {258 0 0 0-8181 {}}} CYCLES {}}
set a(0-8043) {AREA_SCORE {} NAME for:for:a:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-90 LOC {0 1.0 0 1.0 0 1.0 0 1.0 6 0.9187256176853056} PREDS {} SUCCS {{259 0 0 0-8044 {}}} CYCLES {}}
set a(0-8044) {AREA_SCORE {} NAME for:for:a:drf(y) TYPE SELECT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-91 LOC {0 1.0 0 1.0 0 1.0 6 0.9187256176853056} PREDS {{259 0 0 0-8043 {}}} SUCCS {{146 0 0 0-8045 {}} {146 0 0 0-8046 {}} {146 0 0 0-8047 {}} {130 0 0 0-8048 {}} {146 0 0 0-8065 {}} {146 0 0 0-8066 {}} {146 0 0 0-8067 {}} {130 0 0 0-8068 {}}} CYCLES {}}
set a(0-8045) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0) TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-92 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 6 0.9187256176853056} PREDS {{146 0 0 0-8044 {}} {258 0 0 0-8042 {}}} SUCCS {{258 0 0 0-8047 {}}} CYCLES {}}
set a(0-8046) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0) TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-93 LOC {1 0.2649544213263979 1 0.562743823146944 1 0.562743823146944 6 0.9187256176853056} PREDS {{146 0 0 0-8044 {}} {258 0 0 0-8040 {}}} SUCCS {{259 0 0 0-8047 {}}} CYCLES {}}
set a(0-8047) {AREA_SCORE {} NAME for:for:a:conc#2 TYPE CONCATENATE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-94 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 6 0.9187256176853056} PREDS {{259 0 0 0-8046 {}} {258 0 0 0-8045 {}} {146 0 0 0-8044 {}}} SUCCS {{259 0 0 0-8048 {}}} CYCLES {}}
set a(0-8048) {AREA_SCORE {} NAME for:for:a:switch#1 TYPE SELECT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-95 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 6 0.9187256176853056} PREDS {{259 0 0 0-8047 {}} {130 0 0 0-8044 {}}} SUCCS {{146 0 0 0-8049 {}} {130 0 0 0-8050 {}} {146 0 0 0-8051 {}} {130 0 0 0-8052 {}} {146 0 0 0-8053 {}} {130 0 0 0-8054 {}} {146 0 0 0-8055 {}} {130 0 0 0-8056 {}} {146 0 0 0-8057 {}} {130 0 0 0-8058 {}} {146 0 0 0-8059 {}} {130 0 0 0-8060 {}} {146 0 0 0-8061 {}} {130 0 0 0-8062 {}} {146 0 0 0-8063 {}} {130 0 0 0-8064 {}}} CYCLES {}}
set a(0-8049) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#2 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-96 LOC {1 0.44050702210663195 6 0.0 6 0.0 6 0.9187256176853056} PREDS {{146 0 0 0-8048 {}} {258 0 0 0-8042 {}}} SUCCS {{259 0 0 0-8050 {}}} CYCLES {}}
set a(0-8050) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-97 LOC {4 1.0 6 0.9349804941482445 6 1.0 7 0.3901168725617685 7 0.3901168725617685} PREDS {{259 0 0 0-8049 {}} {130 0 0 0-8048 {}} {132 0 0 0-8472 {}} {592 -2 0 0-8444 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8432 {}} {262 0 0 0-8430 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8362 {}} {262 0 0 0-8360 {}} {592 -2 0 0-8360 {}} {592 -2 0 0-8209 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8052 {}}} SUCCS {{592 -2 0 0-8052 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8064 {}} {258 0 0 0-8185 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8209 {}} {256 0 0 0-8360 {}} {80 -2 0 0-8360 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8374 {}} {256 0 0 0-8430 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8444 {}}} CYCLES {}}
set a(0-8051) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#3 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-98 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 6 0.9187256176853056} PREDS {{146 0 0 0-8048 {}} {258 0 0 0-8042 {}}} SUCCS {{259 0 0 0-8052 {}}} CYCLES {}}
set a(0-8052) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-99 LOC {1 1.0 1 0.9349804941482445 1 1.0 2 0.3901168725617685 7 0.3901168725617685} PREDS {{259 0 0 0-8051 {}} {592 -2 0 0-8050 {}} {130 0 0 0-8048 {}} {132 0 0 0-8472 {}} {592 -2 0 0-8444 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8360 {}} {592 -2 0 0-8209 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8054 {}}} SUCCS {{592 -2 0 0-8050 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8064 {}} {258 0 0 0-8185 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8209 {}} {80 -2 0 0-8360 {}} {256 0 0 0-8362 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8430 {}} {256 0 0 0-8432 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8444 {}}} CYCLES {}}
set a(0-8053) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#4 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-100 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 6 0.9187256176853056} PREDS {{146 0 0 0-8048 {}} {258 0 0 0-8042 {}}} SUCCS {{259 0 0 0-8054 {}}} CYCLES {}}
set a(0-8054) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-101 LOC {1 1.0 1 0.9349804941482445 1 1.0 2 0.3901168725617685 7 0.3901168725617685} PREDS {{259 0 0 0-8053 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8050 {}} {130 0 0 0-8048 {}} {132 0 0 0-8472 {}} {592 -2 0 0-8444 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8360 {}} {592 -2 0 0-8209 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8056 {}}} SUCCS {{592 -2 0 0-8050 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8064 {}} {258 0 0 0-8185 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8209 {}} {80 -2 0 0-8360 {}} {592 -2 0 0-8362 {}} {256 0 0 0-8364 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8432 {}} {256 0 0 0-8434 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8444 {}}} CYCLES {}}
set a(0-8055) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#5 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-102 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 6 0.9187256176853056} PREDS {{146 0 0 0-8048 {}} {258 0 0 0-8042 {}}} SUCCS {{259 0 0 0-8056 {}}} CYCLES {}}
set a(0-8056) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-103 LOC {1 1.0 1 0.9349804941482445 1 1.0 2 0.3901168725617685 7 0.3901168725617685} PREDS {{259 0 0 0-8055 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8050 {}} {130 0 0 0-8048 {}} {132 0 0 0-8472 {}} {592 -2 0 0-8444 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8360 {}} {592 -2 0 0-8209 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8058 {}}} SUCCS {{592 -2 0 0-8050 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8064 {}} {258 0 0 0-8185 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8209 {}} {80 -2 0 0-8360 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8364 {}} {256 0 0 0-8366 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8434 {}} {256 0 0 0-8436 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8444 {}}} CYCLES {}}
set a(0-8057) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#6 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-104 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 6 0.9187256176853056} PREDS {{146 0 0 0-8048 {}} {258 0 0 0-8042 {}}} SUCCS {{259 0 0 0-8058 {}}} CYCLES {}}
set a(0-8058) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-105 LOC {1 1.0 1 0.9349804941482445 1 1.0 2 0.3901168725617685 7 0.3901168725617685} PREDS {{259 0 0 0-8057 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8050 {}} {130 0 0 0-8048 {}} {132 0 0 0-8472 {}} {592 -2 0 0-8444 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8360 {}} {592 -2 0 0-8209 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8060 {}}} SUCCS {{592 -2 0 0-8050 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8064 {}} {258 0 0 0-8185 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8209 {}} {80 -2 0 0-8360 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8366 {}} {256 0 0 0-8368 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8436 {}} {256 0 0 0-8438 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8444 {}}} CYCLES {}}
set a(0-8059) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#7 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-106 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 6 0.9187256176853056} PREDS {{146 0 0 0-8048 {}} {258 0 0 0-8042 {}}} SUCCS {{259 0 0 0-8060 {}}} CYCLES {}}
set a(0-8060) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-107 LOC {1 1.0 1 0.9349804941482445 1 1.0 2 0.3901168725617685 7 0.3901168725617685} PREDS {{259 0 0 0-8059 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8050 {}} {130 0 0 0-8048 {}} {132 0 0 0-8472 {}} {592 -2 0 0-8444 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8360 {}} {592 -2 0 0-8209 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8062 {}}} SUCCS {{592 -2 0 0-8050 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8064 {}} {258 0 0 0-8185 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8209 {}} {80 -2 0 0-8360 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8368 {}} {256 0 0 0-8370 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8438 {}} {256 0 0 0-8440 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8444 {}}} CYCLES {}}
set a(0-8061) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#8 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-108 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 6 0.9187256176853056} PREDS {{146 0 0 0-8048 {}} {258 0 0 0-8042 {}}} SUCCS {{259 0 0 0-8062 {}}} CYCLES {}}
set a(0-8062) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-109 LOC {1 1.0 1 0.9349804941482445 1 1.0 2 0.3901168725617685 7 0.3901168725617685} PREDS {{259 0 0 0-8061 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8050 {}} {130 0 0 0-8048 {}} {132 0 0 0-8472 {}} {592 -2 0 0-8444 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8360 {}} {592 -2 0 0-8209 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8064 {}}} SUCCS {{592 -2 0 0-8050 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8064 {}} {258 0 0 0-8185 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8209 {}} {80 -2 0 0-8360 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8370 {}} {256 0 0 0-8372 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8440 {}} {256 0 0 0-8442 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8444 {}}} CYCLES {}}
set a(0-8063) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2) TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-110 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 6 0.9187256176853056} PREDS {{146 0 0 0-8048 {}} {258 0 0 0-8042 {}}} SUCCS {{259 0 0 0-8064 {}}} CYCLES {}}
set a(0-8064) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-111 LOC {1 1.0 1 0.9349804941482445 1 1.0 2 0.3901168725617685 7 0.3901168725617685} PREDS {{259 0 0 0-8063 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8050 {}} {130 0 0 0-8048 {}} {132 0 0 0-8472 {}} {592 -2 0 0-8444 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8360 {}} {592 -2 0 0-8209 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8195 {}}} SUCCS {{592 -2 0 0-8050 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8062 {}} {258 0 0 0-8185 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8209 {}} {80 -2 0 0-8360 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8372 {}} {256 0 0 0-8374 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8442 {}} {256 0 0 0-8444 {}} {592 -2 0 0-8444 {}}} CYCLES {}}
set a(0-8065) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0) TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-112 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 6 0.9187256176853056} PREDS {{146 0 0 0-8044 {}} {258 0 0 0-8042 {}}} SUCCS {{258 0 0 0-8067 {}}} CYCLES {}}
set a(0-8066) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#1 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-113 LOC {1 0.2649544213263979 1 0.562743823146944 1 0.562743823146944 6 0.9187256176853056} PREDS {{146 0 0 0-8044 {}} {258 0 0 0-8040 {}}} SUCCS {{259 0 0 0-8067 {}}} CYCLES {}}
set a(0-8067) {AREA_SCORE {} NAME for:for:a:conc#1 TYPE CONCATENATE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-114 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 6 0.9187256176853056} PREDS {{259 0 0 0-8066 {}} {258 0 0 0-8065 {}} {146 0 0 0-8044 {}}} SUCCS {{259 0 0 0-8068 {}}} CYCLES {}}
set a(0-8068) {AREA_SCORE {} NAME for:for:a:switch TYPE SELECT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-115 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 6 0.9187256176853056} PREDS {{259 0 0 0-8067 {}} {130 0 0 0-8044 {}}} SUCCS {{146 0 0 0-8069 {}} {130 0 0 0-8070 {}} {146 0 0 0-8071 {}} {130 0 0 0-8072 {}} {146 0 0 0-8073 {}} {130 0 0 0-8074 {}} {146 0 0 0-8075 {}} {130 0 0 0-8076 {}} {146 0 0 0-8077 {}} {130 0 0 0-8078 {}} {146 0 0 0-8079 {}} {130 0 0 0-8080 {}} {146 0 0 0-8081 {}} {130 0 0 0-8082 {}} {146 0 0 0-8083 {}} {130 0 0 0-8084 {}}} CYCLES {}}
set a(0-8069) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#9 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-116 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 6 0.9187256176853056} PREDS {{146 0 0 0-8068 {}} {258 0 0 0-8042 {}}} SUCCS {{259 0 0 0-8070 {}}} CYCLES {}}
set a(0-8070) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-117 LOC {1 1.0 1 0.9349804941482445 1 1.0 2 0.3901168725617685 7 0.3901168725617685} PREDS {{259 0 0 0-8069 {}} {130 0 0 0-8068 {}} {132 0 0 0-8472 {}}} SUCCS {{258 0 0 0-8185 {}} {256 0 0 0-8378 {}} {256 0 0 0-8448 {}}} CYCLES {}}
set a(0-8071) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#10 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-118 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 6 0.9187256176853056} PREDS {{146 0 0 0-8068 {}} {258 0 0 0-8042 {}}} SUCCS {{259 0 0 0-8072 {}}} CYCLES {}}
set a(0-8072) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-119 LOC {1 1.0 1 0.9349804941482445 1 1.0 2 0.3901168725617685 7 0.3901168725617685} PREDS {{259 0 0 0-8071 {}} {130 0 0 0-8068 {}} {132 0 0 0-8472 {}}} SUCCS {{258 0 0 0-8185 {}} {256 0 0 0-8380 {}} {256 0 0 0-8450 {}}} CYCLES {}}
set a(0-8073) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#11 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-120 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 6 0.9187256176853056} PREDS {{146 0 0 0-8068 {}} {258 0 0 0-8042 {}}} SUCCS {{259 0 0 0-8074 {}}} CYCLES {}}
set a(0-8074) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-121 LOC {1 1.0 1 0.9349804941482445 1 1.0 2 0.3901168725617685 7 0.3901168725617685} PREDS {{259 0 0 0-8073 {}} {130 0 0 0-8068 {}} {132 0 0 0-8472 {}}} SUCCS {{258 0 0 0-8185 {}} {256 0 0 0-8382 {}} {256 0 0 0-8452 {}}} CYCLES {}}
set a(0-8075) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#12 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-122 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 6 0.9187256176853056} PREDS {{146 0 0 0-8068 {}} {258 0 0 0-8042 {}}} SUCCS {{259 0 0 0-8076 {}}} CYCLES {}}
set a(0-8076) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-123 LOC {1 1.0 1 0.9349804941482445 1 1.0 2 0.3901168725617685 7 0.3901168725617685} PREDS {{259 0 0 0-8075 {}} {130 0 0 0-8068 {}} {132 0 0 0-8472 {}}} SUCCS {{258 0 0 0-8185 {}} {256 0 0 0-8384 {}} {256 0 0 0-8454 {}}} CYCLES {}}
set a(0-8077) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#13 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-124 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 6 0.9187256176853056} PREDS {{146 0 0 0-8068 {}} {258 0 0 0-8042 {}}} SUCCS {{259 0 0 0-8078 {}}} CYCLES {}}
set a(0-8078) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-125 LOC {1 1.0 1 0.9349804941482445 1 1.0 2 0.3901168725617685 7 0.3901168725617685} PREDS {{259 0 0 0-8077 {}} {130 0 0 0-8068 {}} {132 0 0 0-8472 {}}} SUCCS {{258 0 0 0-8185 {}} {256 0 0 0-8386 {}} {256 0 0 0-8456 {}}} CYCLES {}}
set a(0-8079) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#14 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-126 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 6 0.9187256176853056} PREDS {{146 0 0 0-8068 {}} {258 0 0 0-8042 {}}} SUCCS {{259 0 0 0-8080 {}}} CYCLES {}}
set a(0-8080) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-127 LOC {1 1.0 1 0.9349804941482445 1 1.0 2 0.3901168725617685 7 0.3901168725617685} PREDS {{259 0 0 0-8079 {}} {130 0 0 0-8068 {}} {132 0 0 0-8472 {}}} SUCCS {{258 0 0 0-8185 {}} {256 0 0 0-8388 {}} {256 0 0 0-8458 {}}} CYCLES {}}
set a(0-8081) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#15 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-128 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 6 0.9187256176853056} PREDS {{146 0 0 0-8068 {}} {258 0 0 0-8042 {}}} SUCCS {{259 0 0 0-8082 {}}} CYCLES {}}
set a(0-8082) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-129 LOC {1 1.0 1 0.9349804941482445 1 1.0 2 0.3901168725617685 7 0.3901168725617685} PREDS {{259 0 0 0-8081 {}} {130 0 0 0-8068 {}} {132 0 0 0-8472 {}}} SUCCS {{258 0 0 0-8185 {}} {256 0 0 0-8390 {}} {256 0 0 0-8460 {}}} CYCLES {}}
set a(0-8083) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#1 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-130 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 6 0.9187256176853056} PREDS {{146 0 0 0-8068 {}} {258 0 0 0-8042 {}}} SUCCS {{259 0 0 0-8084 {}}} CYCLES {}}
set a(0-8084) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-131 LOC {1 1.0 1 0.9349804941482445 1 1.0 2 0.3901168725617685 7 0.3901168725617685} PREDS {{259 0 0 0-8083 {}} {130 0 0 0-8068 {}} {132 0 0 0-8472 {}}} SUCCS {{258 0 0 0-8185 {}} {256 0 0 0-8392 {}} {256 0 0 0-8462 {}}} CYCLES {}}
set a(0-8085) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#2 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-132 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{258 0 0 0-8042 {}}} SUCCS {{258 0 0 0-8089 {}}} CYCLES {}}
set a(0-8086) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#3 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-133 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{258 0 0 0-8042 {}}} SUCCS {{258 0 0 0-8089 {}}} CYCLES {}}
set a(0-8087) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#4 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-134 LOC {1 0.2649544213263979 1 0.562743823146944 1 0.562743823146944 7 0.7561768530559168} PREDS {{258 0 0 0-8040 {}}} SUCCS {{258 0 0 0-8089 {}}} CYCLES {}}
set a(0-8088) {AREA_SCORE {} NAME for:for:a:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-135 LOC {0 1.0 1 0.9187256176853056 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {} SUCCS {{259 0 0 0-8089 {}}} CYCLES {}}
set a(0-8089) {AREA_SCORE {} NAME for:for:a:for:for:a:nor TYPE NOR PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-136 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{259 0 0 0-8088 {}} {258 0 0 0-8087 {}} {258 0 0 0-8086 {}} {258 0 0 0-8085 {}}} SUCCS {{258 0 0 0-8185 {}}} CYCLES {}}
set a(0-8090) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#5 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-137 LOC {1 0.2649544213263979 1 0.562743823146944 1 0.562743823146944 7 0.7561768530559168} PREDS {{258 0 0 0-8040 {}}} SUCCS {{258 0 0 0-8096 {}}} CYCLES {}}
set a(0-8091) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#6 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-138 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{258 0 0 0-8042 {}}} SUCCS {{258 0 0 0-8093 {}}} CYCLES {}}
set a(0-8092) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#7 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-139 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{258 0 0 0-8042 {}}} SUCCS {{259 0 0 0-8093 {}}} CYCLES {}}
set a(0-8093) {AREA_SCORE {} NAME for:for:a:nor TYPE NOR PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-140 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{259 0 0 0-8092 {}} {258 0 0 0-8091 {}}} SUCCS {{258 0 0 0-8096 {}}} CYCLES {}}
set a(0-8094) {AREA_SCORE {} NAME y:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-141 LOC {0 1.0 1 0.9187256176853056 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {} SUCCS {{259 0 0 0-8095 {}}} CYCLES {}}
set a(0-8095) {AREA_SCORE {} NAME y:not#4 TYPE NOT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-142 LOC {1 0.0 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{259 0 0 0-8094 {}}} SUCCS {{259 0 0 0-8096 {}}} CYCLES {}}
set a(0-8096) {AREA_SCORE {} NAME for:for:a:for:for:a:and TYPE AND PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-143 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{259 0 0 0-8095 {}} {258 0 0 0-8093 {}} {258 0 0 0-8090 {}}} SUCCS {{258 0 0 0-8185 {}}} CYCLES {}}
set a(0-8097) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#8 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-144 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{258 0 0 0-8042 {}}} SUCCS {{258 0 0 0-8103 {}}} CYCLES {}}
set a(0-8098) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#9 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-145 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{258 0 0 0-8042 {}}} SUCCS {{258 0 0 0-8100 {}}} CYCLES {}}
set a(0-8099) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#10 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-146 LOC {1 0.2649544213263979 1 0.562743823146944 1 0.562743823146944 7 0.7561768530559168} PREDS {{258 0 0 0-8040 {}}} SUCCS {{259 0 0 0-8100 {}}} CYCLES {}}
set a(0-8100) {AREA_SCORE {} NAME for:for:a:nor#1 TYPE NOR PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-147 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{259 0 0 0-8099 {}} {258 0 0 0-8098 {}}} SUCCS {{258 0 0 0-8103 {}}} CYCLES {}}
set a(0-8101) {AREA_SCORE {} NAME y:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-148 LOC {0 1.0 1 0.9187256176853056 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {} SUCCS {{259 0 0 0-8102 {}}} CYCLES {}}
set a(0-8102) {AREA_SCORE {} NAME y:not#5 TYPE NOT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-149 LOC {1 0.0 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{259 0 0 0-8101 {}}} SUCCS {{259 0 0 0-8103 {}}} CYCLES {}}
set a(0-8103) {AREA_SCORE {} NAME for:for:a:for:for:a:and#1 TYPE AND PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-150 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{259 0 0 0-8102 {}} {258 0 0 0-8100 {}} {258 0 0 0-8097 {}}} SUCCS {{258 0 0 0-8185 {}}} CYCLES {}}
set a(0-8104) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#11 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-151 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{258 0 0 0-8042 {}}} SUCCS {{258 0 0 0-8110 {}}} CYCLES {}}
set a(0-8105) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#12 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-152 LOC {1 0.2649544213263979 1 0.562743823146944 1 0.562743823146944 7 0.7561768530559168} PREDS {{258 0 0 0-8040 {}}} SUCCS {{258 0 0 0-8110 {}}} CYCLES {}}
set a(0-8106) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#13 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-153 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{258 0 0 0-8042 {}}} SUCCS {{259 0 0 0-8107 {}}} CYCLES {}}
set a(0-8107) {AREA_SCORE {} NAME for:for:a:not TYPE NOT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-154 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{259 0 0 0-8106 {}}} SUCCS {{258 0 0 0-8110 {}}} CYCLES {}}
set a(0-8108) {AREA_SCORE {} NAME y:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-155 LOC {0 1.0 1 0.9187256176853056 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {} SUCCS {{259 0 0 0-8109 {}}} CYCLES {}}
set a(0-8109) {AREA_SCORE {} NAME y:not#6 TYPE NOT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-156 LOC {1 0.0 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{259 0 0 0-8108 {}}} SUCCS {{259 0 0 0-8110 {}}} CYCLES {}}
set a(0-8110) {AREA_SCORE {} NAME for:for:a:for:for:a:and#2 TYPE AND PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-157 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{259 0 0 0-8109 {}} {258 0 0 0-8107 {}} {258 0 0 0-8105 {}} {258 0 0 0-8104 {}}} SUCCS {{258 0 0 0-8185 {}}} CYCLES {}}
set a(0-8111) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#14 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-158 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{258 0 0 0-8042 {}}} SUCCS {{258 0 0 0-8117 {}}} CYCLES {}}
set a(0-8112) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#15 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-159 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{258 0 0 0-8042 {}}} SUCCS {{258 0 0 0-8114 {}}} CYCLES {}}
set a(0-8113) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#16 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-160 LOC {1 0.2649544213263979 1 0.562743823146944 1 0.562743823146944 7 0.7561768530559168} PREDS {{258 0 0 0-8040 {}}} SUCCS {{259 0 0 0-8114 {}}} CYCLES {}}
set a(0-8114) {AREA_SCORE {} NAME for:for:a:nor#2 TYPE NOR PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-161 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{259 0 0 0-8113 {}} {258 0 0 0-8112 {}}} SUCCS {{258 0 0 0-8117 {}}} CYCLES {}}
set a(0-8115) {AREA_SCORE {} NAME y:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-162 LOC {0 1.0 1 0.9187256176853056 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {} SUCCS {{259 0 0 0-8116 {}}} CYCLES {}}
set a(0-8116) {AREA_SCORE {} NAME y:not#7 TYPE NOT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-163 LOC {1 0.0 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{259 0 0 0-8115 {}}} SUCCS {{259 0 0 0-8117 {}}} CYCLES {}}
set a(0-8117) {AREA_SCORE {} NAME for:for:a:for:for:a:and#3 TYPE AND PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-164 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{259 0 0 0-8116 {}} {258 0 0 0-8114 {}} {258 0 0 0-8111 {}}} SUCCS {{258 0 0 0-8185 {}}} CYCLES {}}
set a(0-8118) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#17 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-165 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{258 0 0 0-8042 {}}} SUCCS {{258 0 0 0-8124 {}}} CYCLES {}}
set a(0-8119) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#18 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-166 LOC {1 0.2649544213263979 1 0.562743823146944 1 0.562743823146944 7 0.7561768530559168} PREDS {{258 0 0 0-8040 {}}} SUCCS {{258 0 0 0-8124 {}}} CYCLES {}}
set a(0-8120) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#19 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-167 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{258 0 0 0-8042 {}}} SUCCS {{259 0 0 0-8121 {}}} CYCLES {}}
set a(0-8121) {AREA_SCORE {} NAME for:for:a:not#2 TYPE NOT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-168 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{259 0 0 0-8120 {}}} SUCCS {{258 0 0 0-8124 {}}} CYCLES {}}
set a(0-8122) {AREA_SCORE {} NAME y:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-169 LOC {0 1.0 1 0.9187256176853056 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {} SUCCS {{259 0 0 0-8123 {}}} CYCLES {}}
set a(0-8123) {AREA_SCORE {} NAME y:not#8 TYPE NOT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-170 LOC {1 0.0 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{259 0 0 0-8122 {}}} SUCCS {{259 0 0 0-8124 {}}} CYCLES {}}
set a(0-8124) {AREA_SCORE {} NAME for:for:a:for:for:a:and#4 TYPE AND PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-171 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{259 0 0 0-8123 {}} {258 0 0 0-8121 {}} {258 0 0 0-8119 {}} {258 0 0 0-8118 {}}} SUCCS {{258 0 0 0-8185 {}}} CYCLES {}}
set a(0-8125) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#20 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-172 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{258 0 0 0-8042 {}}} SUCCS {{258 0 0 0-8131 {}}} CYCLES {}}
set a(0-8126) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#21 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-173 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{258 0 0 0-8042 {}}} SUCCS {{258 0 0 0-8131 {}}} CYCLES {}}
set a(0-8127) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#22 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-174 LOC {1 0.2649544213263979 1 0.562743823146944 1 0.562743823146944 7 0.7561768530559168} PREDS {{258 0 0 0-8040 {}}} SUCCS {{259 0 0 0-8128 {}}} CYCLES {}}
set a(0-8128) {AREA_SCORE {} NAME for:for:a:not#3 TYPE NOT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-175 LOC {1 0.2649544213263979 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{259 0 0 0-8127 {}}} SUCCS {{258 0 0 0-8131 {}}} CYCLES {}}
set a(0-8129) {AREA_SCORE {} NAME y:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-176 LOC {0 1.0 1 0.9187256176853056 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {} SUCCS {{259 0 0 0-8130 {}}} CYCLES {}}
set a(0-8130) {AREA_SCORE {} NAME y:not#9 TYPE NOT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-177 LOC {1 0.0 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{259 0 0 0-8129 {}}} SUCCS {{259 0 0 0-8131 {}}} CYCLES {}}
set a(0-8131) {AREA_SCORE {} NAME for:for:a:for:for:a:and#5 TYPE AND PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-178 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{259 0 0 0-8130 {}} {258 0 0 0-8128 {}} {258 0 0 0-8126 {}} {258 0 0 0-8125 {}}} SUCCS {{258 0 0 0-8185 {}}} CYCLES {}}
set a(0-8132) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#23 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-179 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{258 0 0 0-8042 {}}} SUCCS {{258 0 0 0-8137 {}}} CYCLES {}}
set a(0-8133) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#24 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-180 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{258 0 0 0-8042 {}}} SUCCS {{258 0 0 0-8137 {}}} CYCLES {}}
set a(0-8134) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#25 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-181 LOC {1 0.2649544213263979 1 0.562743823146944 1 0.562743823146944 7 0.7561768530559168} PREDS {{258 0 0 0-8040 {}}} SUCCS {{258 0 0 0-8137 {}}} CYCLES {}}
set a(0-8135) {AREA_SCORE {} NAME y:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-182 LOC {0 1.0 1 0.9187256176853056 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {} SUCCS {{259 0 0 0-8136 {}}} CYCLES {}}
set a(0-8136) {AREA_SCORE {} NAME y:not TYPE NOT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-183 LOC {1 0.0 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{259 0 0 0-8135 {}}} SUCCS {{259 0 0 0-8137 {}}} CYCLES {}}
set a(0-8137) {AREA_SCORE {} NAME for:for:a:for:for:a:and#6 TYPE AND PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-184 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{259 0 0 0-8136 {}} {258 0 0 0-8134 {}} {258 0 0 0-8133 {}} {258 0 0 0-8132 {}}} SUCCS {{258 0 0 0-8185 {}}} CYCLES {}}
set a(0-8138) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#2 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-185 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{258 0 0 0-8042 {}}} SUCCS {{258 0 0 0-8141 {}}} CYCLES {}}
set a(0-8139) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#3 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-186 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{258 0 0 0-8042 {}}} SUCCS {{258 0 0 0-8141 {}}} CYCLES {}}
set a(0-8140) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#28 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-187 LOC {1 0.2649544213263979 1 0.562743823146944 1 0.562743823146944 7 0.7561768530559168} PREDS {{258 0 0 0-8040 {}}} SUCCS {{259 0 0 0-8141 {}}} CYCLES {}}
set a(0-8141) {AREA_SCORE {} NAME for:for:a:for:for:a:nor#1 TYPE NOR PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-188 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{259 0 0 0-8140 {}} {258 0 0 0-8139 {}} {258 0 0 0-8138 {}}} SUCCS {{258 0 0 0-8143 {}}} CYCLES {}}
set a(0-8142) {AREA_SCORE {} NAME for:for:a:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-189 LOC {0 1.0 7 0.0 7 0.0 7 0.0 7 0.7561768530559168} PREDS {} SUCCS {{259 0 0 0-8143 {}}} CYCLES {}}
set a(0-8143) {AREA_SCORE {} NAME for:for:a:and#1 TYPE AND PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-190 LOC {1 0.44050702210663195 7 0.0 7 0.0 7 0.7561768530559168} PREDS {{259 0 0 0-8142 {}} {258 0 0 0-8141 {}}} SUCCS {{258 0 0 0-8185 {}}} CYCLES {}}
set a(0-8144) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#29 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-191 LOC {1 0.2649544213263979 1 0.562743823146944 1 0.562743823146944 7 0.7561768530559168} PREDS {{258 0 0 0-8040 {}}} SUCCS {{258 0 0 0-8149 {}}} CYCLES {}}
set a(0-8145) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#6 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-192 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{258 0 0 0-8042 {}}} SUCCS {{258 0 0 0-8147 {}}} CYCLES {}}
set a(0-8146) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#7 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-193 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{258 0 0 0-8042 {}}} SUCCS {{259 0 0 0-8147 {}}} CYCLES {}}
set a(0-8147) {AREA_SCORE {} NAME for:for:a:nor#3 TYPE NOR PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-194 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{259 0 0 0-8146 {}} {258 0 0 0-8145 {}}} SUCCS {{258 0 0 0-8149 {}}} CYCLES {}}
set a(0-8148) {AREA_SCORE {} NAME for:for:a:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-195 LOC {0 1.0 1 0.9187256176853056 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {} SUCCS {{259 0 0 0-8149 {}}} CYCLES {}}
set a(0-8149) {AREA_SCORE {} NAME for:for:a:for:for:a:and#7 TYPE AND PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-196 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{259 0 0 0-8148 {}} {258 0 0 0-8147 {}} {258 0 0 0-8144 {}}} SUCCS {{258 0 0 0-8185 {}}} CYCLES {}}
set a(0-8150) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#8 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-197 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{258 0 0 0-8042 {}}} SUCCS {{258 0 0 0-8155 {}}} CYCLES {}}
set a(0-8151) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#9 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-198 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{258 0 0 0-8042 {}}} SUCCS {{258 0 0 0-8153 {}}} CYCLES {}}
set a(0-8152) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#34 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-199 LOC {1 0.2649544213263979 1 0.562743823146944 1 0.562743823146944 7 0.7561768530559168} PREDS {{258 0 0 0-8040 {}}} SUCCS {{259 0 0 0-8153 {}}} CYCLES {}}
set a(0-8153) {AREA_SCORE {} NAME for:for:a:nor#4 TYPE NOR PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-200 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{259 0 0 0-8152 {}} {258 0 0 0-8151 {}}} SUCCS {{258 0 0 0-8155 {}}} CYCLES {}}
set a(0-8154) {AREA_SCORE {} NAME for:for:a:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-201 LOC {0 1.0 1 0.9187256176853056 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {} SUCCS {{259 0 0 0-8155 {}}} CYCLES {}}
set a(0-8155) {AREA_SCORE {} NAME for:for:a:for:for:a:and#8 TYPE AND PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-202 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{259 0 0 0-8154 {}} {258 0 0 0-8153 {}} {258 0 0 0-8150 {}}} SUCCS {{258 0 0 0-8185 {}}} CYCLES {}}
set a(0-8156) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#11 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-203 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{258 0 0 0-8042 {}}} SUCCS {{258 0 0 0-8161 {}}} CYCLES {}}
set a(0-8157) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#36 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-204 LOC {1 0.2649544213263979 1 0.562743823146944 1 0.562743823146944 7 0.7561768530559168} PREDS {{258 0 0 0-8040 {}}} SUCCS {{258 0 0 0-8161 {}}} CYCLES {}}
set a(0-8158) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#13 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-205 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{258 0 0 0-8042 {}}} SUCCS {{259 0 0 0-8159 {}}} CYCLES {}}
set a(0-8159) {AREA_SCORE {} NAME for:for:a:not#4 TYPE NOT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-206 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{259 0 0 0-8158 {}}} SUCCS {{258 0 0 0-8161 {}}} CYCLES {}}
set a(0-8160) {AREA_SCORE {} NAME for:for:a:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-207 LOC {0 1.0 1 0.9187256176853056 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {} SUCCS {{259 0 0 0-8161 {}}} CYCLES {}}
set a(0-8161) {AREA_SCORE {} NAME for:for:a:for:for:a:and#9 TYPE AND PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-208 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{259 0 0 0-8160 {}} {258 0 0 0-8159 {}} {258 0 0 0-8157 {}} {258 0 0 0-8156 {}}} SUCCS {{258 0 0 0-8185 {}}} CYCLES {}}
set a(0-8162) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#14 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-209 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{258 0 0 0-8042 {}}} SUCCS {{258 0 0 0-8167 {}}} CYCLES {}}
set a(0-8163) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#15 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-210 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{258 0 0 0-8042 {}}} SUCCS {{258 0 0 0-8165 {}}} CYCLES {}}
set a(0-8164) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#40 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-211 LOC {1 0.2649544213263979 1 0.562743823146944 1 0.562743823146944 7 0.7561768530559168} PREDS {{258 0 0 0-8040 {}}} SUCCS {{259 0 0 0-8165 {}}} CYCLES {}}
set a(0-8165) {AREA_SCORE {} NAME for:for:a:nor#5 TYPE NOR PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-212 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{259 0 0 0-8164 {}} {258 0 0 0-8163 {}}} SUCCS {{258 0 0 0-8167 {}}} CYCLES {}}
set a(0-8166) {AREA_SCORE {} NAME for:for:a:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-213 LOC {0 1.0 1 0.9187256176853056 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {} SUCCS {{259 0 0 0-8167 {}}} CYCLES {}}
set a(0-8167) {AREA_SCORE {} NAME for:for:a:for:for:a:and#10 TYPE AND PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-214 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{259 0 0 0-8166 {}} {258 0 0 0-8165 {}} {258 0 0 0-8162 {}}} SUCCS {{258 0 0 0-8185 {}}} CYCLES {}}
set a(0-8168) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#17 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-215 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{258 0 0 0-8042 {}}} SUCCS {{258 0 0 0-8173 {}}} CYCLES {}}
set a(0-8169) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#42 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-216 LOC {1 0.2649544213263979 1 0.562743823146944 1 0.562743823146944 7 0.7561768530559168} PREDS {{258 0 0 0-8040 {}}} SUCCS {{258 0 0 0-8173 {}}} CYCLES {}}
set a(0-8170) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#19 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-217 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{258 0 0 0-8042 {}}} SUCCS {{259 0 0 0-8171 {}}} CYCLES {}}
set a(0-8171) {AREA_SCORE {} NAME for:for:a:not#5 TYPE NOT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-218 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{259 0 0 0-8170 {}}} SUCCS {{258 0 0 0-8173 {}}} CYCLES {}}
set a(0-8172) {AREA_SCORE {} NAME for:for:a:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-219 LOC {0 1.0 1 0.9187256176853056 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {} SUCCS {{259 0 0 0-8173 {}}} CYCLES {}}
set a(0-8173) {AREA_SCORE {} NAME for:for:a:for:for:a:and#11 TYPE AND PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-220 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{259 0 0 0-8172 {}} {258 0 0 0-8171 {}} {258 0 0 0-8169 {}} {258 0 0 0-8168 {}}} SUCCS {{258 0 0 0-8185 {}}} CYCLES {}}
set a(0-8174) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#20 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-221 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{258 0 0 0-8042 {}}} SUCCS {{258 0 0 0-8179 {}}} CYCLES {}}
set a(0-8175) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#21 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-222 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{258 0 0 0-8042 {}}} SUCCS {{258 0 0 0-8179 {}}} CYCLES {}}
set a(0-8176) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#46 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-223 LOC {1 0.2649544213263979 1 0.562743823146944 1 0.562743823146944 7 0.7561768530559168} PREDS {{258 0 0 0-8040 {}}} SUCCS {{259 0 0 0-8177 {}}} CYCLES {}}
set a(0-8177) {AREA_SCORE {} NAME for:for:a:not#6 TYPE NOT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-224 LOC {1 0.2649544213263979 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{259 0 0 0-8176 {}}} SUCCS {{258 0 0 0-8179 {}}} CYCLES {}}
set a(0-8178) {AREA_SCORE {} NAME for:for:a:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-225 LOC {0 1.0 1 0.9187256176853056 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {} SUCCS {{259 0 0 0-8179 {}}} CYCLES {}}
set a(0-8179) {AREA_SCORE {} NAME for:for:a:for:for:a:and#12 TYPE AND PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-226 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{259 0 0 0-8178 {}} {258 0 0 0-8177 {}} {258 0 0 0-8175 {}} {258 0 0 0-8174 {}}} SUCCS {{258 0 0 0-8185 {}}} CYCLES {}}
set a(0-8180) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#23 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-227 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{258 0 0 0-8042 {}}} SUCCS {{258 0 0 0-8184 {}}} CYCLES {}}
set a(0-8181) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#24 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-228 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{258 0 0 0-8042 {}}} SUCCS {{258 0 0 0-8184 {}}} CYCLES {}}
set a(0-8182) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#49 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-229 LOC {1 0.2649544213263979 1 0.562743823146944 1 0.562743823146944 7 0.7561768530559168} PREDS {{258 0 0 0-8040 {}}} SUCCS {{258 0 0 0-8184 {}}} CYCLES {}}
set a(0-8183) {AREA_SCORE {} NAME for:for:a:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-230 LOC {0 1.0 1 0.9187256176853056 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {} SUCCS {{259 0 0 0-8184 {}}} CYCLES {}}
set a(0-8184) {AREA_SCORE {} NAME for:for:a:for:for:a:and#13 TYPE AND PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-231 LOC {1 0.44050702210663195 1 0.9187256176853056 1 0.9187256176853056 7 0.7561768530559168} PREDS {{259 0 0 0-8183 {}} {258 0 0 0-8182 {}} {258 0 0 0-8181 {}} {258 0 0 0-8180 {}}} SUCCS {{259 0 0 0-8185 {}}} CYCLES {}}
set a(0-8185) {AREA_SCORE 206.04 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(32,16) QUANTITY 2 NAME for:for:a:for:for:a:mux1h TYPE MUX1HOT DELAY {1.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-232 LOC {5 0.39011703511053314 7 0.534297789336801 7 0.534297789336801 7 0.7781207737321196 7 0.9999998374512353} PREDS {{259 0 0 0-8184 {}} {258 0 0 0-8179 {}} {258 0 0 0-8173 {}} {258 0 0 0-8167 {}} {258 0 0 0-8161 {}} {258 0 0 0-8155 {}} {258 0 0 0-8149 {}} {258 0 0 0-8143 {}} {258 0 0 0-8137 {}} {258 0 0 0-8131 {}} {258 0 0 0-8124 {}} {258 0 0 0-8117 {}} {258 0 0 0-8110 {}} {258 0 0 0-8103 {}} {258 0 0 0-8096 {}} {258 0 0 0-8089 {}} {258 0 0 0-8084 {}} {258 0 0 0-8082 {}} {258 0 0 0-8080 {}} {258 0 0 0-8078 {}} {258 0 0 0-8076 {}} {258 0 0 0-8074 {}} {258 0 0 0-8072 {}} {258 0 0 0-8070 {}} {258 0 0 0-8064 {}} {258 0 0 0-8062 {}} {258 0 0 0-8060 {}} {258 0 0 0-8058 {}} {258 0 0 0-8056 {}} {258 0 0 0-8054 {}} {258 0 0 0-8052 {}} {258 0 0 0-8050 {}} {258 0 0 0-8026 {}} {258 0 0 0-8025 {}} {258 0 0 0-8024 {}} {258 0 0 0-8023 {}} {258 0 0 0-8022 {}} {258 0 0 0-8021 {}} {258 0 0 0-8020 {}} {258 0 0 0-8019 {}} {258 0 0 0-8018 {}} {258 0 0 0-8017 {}} {258 0 0 0-8016 {}} {258 0 0 0-8015 {}} {258 0 0 0-8014 {}} {258 0 0 0-8013 {}} {258 0 0 0-8012 {}} {258 0 0 0-8011 {}}} SUCCS {{258 0 0 0-8346 {}} {258 0 0 0-8413 {}}} CYCLES {}}
set a(0-8186) {AREA_SCORE {} NAME for:for:b:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-233 LOC {0 1.0 1 0.562743823146944 1 0.562743823146944 1 0.562743823146944 3 0.562743823146944} PREDS {} SUCCS {{259 0 0 0-8187 {}}} CYCLES {}}
set a(0-8187) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME for:for:b:acc TYPE ACCU DELAY {1.09 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-234 LOC {1 0.2649544213263979 1 0.562743823146944 1 0.562743823146944 1 0.7407345578673602 3 0.7407345578673602} PREDS {{259 0 0 0-8186 {}} {258 0 0 0-8040 {}}} SUCCS {{258 0 0 0-8189 {}}} CYCLES {}}
set a(0-8188) {AREA_SCORE {} NAME for:for:b:conc#1 TYPE CONCATENATE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-235 LOC {1 0.2649544213263979 1 0.7407347204161248 1 0.7407347204161248 3 0.7407347204161248} PREDS {{258 0 0 0-8033 {}}} SUCCS {{259 0 0 0-8189 {}}} CYCLES {}}
set a(0-8189) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME for:for:b:for:for:b:acc TYPE ACCU DELAY {1.09 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-236 LOC {1 0.4429453185955786 1 0.7407347204161248 1 0.7407347204161248 1 0.9187254551365409 3 0.9187254551365409} PREDS {{259 0 0 0-8188 {}} {258 0 0 0-8187 {}}} SUCCS {{258 0 0 0-8192 {}} {258 0 0 0-8194 {}} {258 0 0 0-8196 {}} {258 0 0 0-8198 {}} {258 0 0 0-8200 {}} {258 0 0 0-8202 {}} {258 0 0 0-8204 {}} {258 0 0 0-8206 {}} {258 0 0 0-8208 {}} {258 0 0 0-8210 {}} {258 0 0 0-8212 {}} {258 0 0 0-8214 {}} {258 0 0 0-8216 {}} {258 0 0 0-8218 {}} {258 0 0 0-8220 {}} {258 0 0 0-8222 {}} {258 0 0 0-8224 {}} {258 0 0 0-8226 {}} {258 0 0 0-8228 {}} {258 0 0 0-8229 {}} {258 0 0 0-8230 {}} {258 0 0 0-8233 {}} {258 0 0 0-8234 {}} {258 0 0 0-8235 {}} {258 0 0 0-8240 {}} {258 0 0 0-8241 {}} {258 0 0 0-8242 {}} {258 0 0 0-8247 {}} {258 0 0 0-8248 {}} {258 0 0 0-8249 {}} {258 0 0 0-8254 {}} {258 0 0 0-8255 {}} {258 0 0 0-8256 {}} {258 0 0 0-8261 {}} {258 0 0 0-8262 {}} {258 0 0 0-8263 {}} {258 0 0 0-8268 {}} {258 0 0 0-8269 {}} {258 0 0 0-8270 {}} {258 0 0 0-8275 {}} {258 0 0 0-8276 {}} {258 0 0 0-8277 {}} {258 0 0 0-8281 {}} {258 0 0 0-8282 {}} {258 0 0 0-8283 {}} {258 0 0 0-8287 {}} {258 0 0 0-8288 {}} {258 0 0 0-8289 {}} {258 0 0 0-8293 {}} {258 0 0 0-8294 {}} {258 0 0 0-8295 {}} {258 0 0 0-8299 {}} {258 0 0 0-8300 {}} {258 0 0 0-8301 {}} {258 0 0 0-8305 {}} {258 0 0 0-8306 {}} {258 0 0 0-8307 {}} {258 0 0 0-8311 {}} {258 0 0 0-8312 {}} {258 0 0 0-8313 {}} {258 0 0 0-8317 {}} {258 0 0 0-8318 {}} {258 0 0 0-8319 {}} {258 0 0 0-8323 {}} {258 0 0 0-8324 {}} {258 0 0 0-8325 {}}} CYCLES {}}
set a(0-8190) {AREA_SCORE {} NAME for:for:b:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-237 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 0.9187256176853056} PREDS {} SUCCS {{259 0 0 0-8191 {}}} CYCLES {}}
set a(0-8191) {AREA_SCORE {} NAME mult:drf(y) TYPE SELECT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-238 LOC {0 1.0 0 1.0 0 1.0 3 0.9187256176853056} PREDS {{259 0 0 0-8190 {}}} SUCCS {{146 0 0 0-8192 {}} {130 0 0 0-8193 {}} {146 0 0 0-8210 {}} {130 0 0 0-8211 {}}} CYCLES {}}
set a(0-8192) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#1 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-239 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 3 0.9187256176853056} PREDS {{146 0 0 0-8191 {}} {258 0 0 0-8189 {}}} SUCCS {{259 0 0 0-8193 {}}} CYCLES {}}
set a(0-8193) {AREA_SCORE {} NAME for:for:b:switch#1 TYPE SELECT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-240 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 3 0.9187256176853056} PREDS {{259 0 0 0-8192 {}} {130 0 0 0-8191 {}}} SUCCS {{146 0 0 0-8194 {}} {130 0 0 0-8195 {}} {146 0 0 0-8196 {}} {130 0 0 0-8197 {}} {146 0 0 0-8198 {}} {130 0 0 0-8199 {}} {146 0 0 0-8200 {}} {130 0 0 0-8201 {}} {146 0 0 0-8202 {}} {130 0 0 0-8203 {}} {146 0 0 0-8204 {}} {130 0 0 0-8205 {}} {146 0 0 0-8206 {}} {130 0 0 0-8207 {}} {146 0 0 0-8208 {}} {130 0 0 0-8209 {}}} CYCLES {}}
set a(0-8194) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#2 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-241 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 3 0.9187256176853056} PREDS {{146 0 0 0-8193 {}} {258 0 0 0-8189 {}}} SUCCS {{259 0 0 0-8195 {}}} CYCLES {}}
set a(0-8195) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-242 LOC {1 1.0 1 0.9349804941482445 1 1.0 2 0.3901168725617685 4 0.3901168725617685} PREDS {{259 0 0 0-8194 {}} {130 0 0 0-8193 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8050 {}} {132 0 0 0-8472 {}} {592 -2 0 0-8444 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8360 {}} {592 -2 0 0-8209 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8197 {}}} SUCCS {{592 -2 0 0-8050 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8209 {}} {258 0 0 0-8328 {}} {256 0 0 0-8360 {}} {80 -2 0 0-8360 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8374 {}} {256 0 0 0-8430 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8444 {}}} CYCLES {}}
set a(0-8196) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#3 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-243 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 3 0.9187256176853056} PREDS {{146 0 0 0-8193 {}} {258 0 0 0-8189 {}}} SUCCS {{259 0 0 0-8197 {}}} CYCLES {}}
set a(0-8197) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-244 LOC {1 1.0 1 0.9349804941482445 1 1.0 2 0.3901168725617685 4 0.3901168725617685} PREDS {{259 0 0 0-8196 {}} {592 -2 0 0-8195 {}} {130 0 0 0-8193 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8050 {}} {132 0 0 0-8472 {}} {592 -2 0 0-8444 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8360 {}} {592 -2 0 0-8209 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8199 {}}} SUCCS {{592 -2 0 0-8050 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8209 {}} {258 0 0 0-8328 {}} {80 -2 0 0-8360 {}} {256 0 0 0-8362 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8430 {}} {256 0 0 0-8432 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8444 {}}} CYCLES {}}
set a(0-8198) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#4 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-245 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 3 0.9187256176853056} PREDS {{146 0 0 0-8193 {}} {258 0 0 0-8189 {}}} SUCCS {{259 0 0 0-8199 {}}} CYCLES {}}
set a(0-8199) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-246 LOC {1 1.0 1 0.9349804941482445 1 1.0 2 0.3901168725617685 4 0.3901168725617685} PREDS {{259 0 0 0-8198 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8195 {}} {130 0 0 0-8193 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8050 {}} {132 0 0 0-8472 {}} {592 -2 0 0-8444 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8360 {}} {592 -2 0 0-8209 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8201 {}}} SUCCS {{592 -2 0 0-8050 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8209 {}} {258 0 0 0-8328 {}} {80 -2 0 0-8360 {}} {592 -2 0 0-8362 {}} {256 0 0 0-8364 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8432 {}} {256 0 0 0-8434 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8444 {}}} CYCLES {}}
set a(0-8200) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#5 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-247 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 3 0.9187256176853056} PREDS {{146 0 0 0-8193 {}} {258 0 0 0-8189 {}}} SUCCS {{259 0 0 0-8201 {}}} CYCLES {}}
set a(0-8201) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-248 LOC {1 1.0 1 0.9349804941482445 1 1.0 2 0.3901168725617685 4 0.3901168725617685} PREDS {{259 0 0 0-8200 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8195 {}} {130 0 0 0-8193 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8050 {}} {132 0 0 0-8472 {}} {592 -2 0 0-8444 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8360 {}} {592 -2 0 0-8209 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8203 {}}} SUCCS {{592 -2 0 0-8050 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8209 {}} {258 0 0 0-8328 {}} {80 -2 0 0-8360 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8364 {}} {256 0 0 0-8366 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8434 {}} {256 0 0 0-8436 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8444 {}}} CYCLES {}}
set a(0-8202) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#6 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-249 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 3 0.9187256176853056} PREDS {{146 0 0 0-8193 {}} {258 0 0 0-8189 {}}} SUCCS {{259 0 0 0-8203 {}}} CYCLES {}}
set a(0-8203) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-250 LOC {1 1.0 1 0.9349804941482445 1 1.0 2 0.3901168725617685 4 0.3901168725617685} PREDS {{259 0 0 0-8202 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8195 {}} {130 0 0 0-8193 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8050 {}} {132 0 0 0-8472 {}} {592 -2 0 0-8444 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8360 {}} {592 -2 0 0-8209 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8205 {}}} SUCCS {{592 -2 0 0-8050 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8209 {}} {258 0 0 0-8328 {}} {80 -2 0 0-8360 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8366 {}} {256 0 0 0-8368 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8436 {}} {256 0 0 0-8438 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8444 {}}} CYCLES {}}
set a(0-8204) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#7 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-251 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 3 0.9187256176853056} PREDS {{146 0 0 0-8193 {}} {258 0 0 0-8189 {}}} SUCCS {{259 0 0 0-8205 {}}} CYCLES {}}
set a(0-8205) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-252 LOC {1 1.0 1 0.9349804941482445 1 1.0 2 0.3901168725617685 4 0.3901168725617685} PREDS {{259 0 0 0-8204 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8195 {}} {130 0 0 0-8193 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8050 {}} {132 0 0 0-8472 {}} {592 -2 0 0-8444 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8360 {}} {592 -2 0 0-8209 {}} {592 -2 0 0-8207 {}}} SUCCS {{592 -2 0 0-8050 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8209 {}} {258 0 0 0-8328 {}} {80 -2 0 0-8360 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8368 {}} {256 0 0 0-8370 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8438 {}} {256 0 0 0-8440 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8444 {}}} CYCLES {}}
set a(0-8206) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#8 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-253 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 3 0.9187256176853056} PREDS {{146 0 0 0-8193 {}} {258 0 0 0-8189 {}}} SUCCS {{259 0 0 0-8207 {}}} CYCLES {}}
set a(0-8207) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-254 LOC {1 1.0 1 0.9349804941482445 1 1.0 2 0.3901168725617685 4 0.3901168725617685} PREDS {{259 0 0 0-8206 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8195 {}} {130 0 0 0-8193 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8050 {}} {132 0 0 0-8472 {}} {592 -2 0 0-8444 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8360 {}} {592 -2 0 0-8209 {}}} SUCCS {{592 -2 0 0-8050 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8209 {}} {258 0 0 0-8328 {}} {80 -2 0 0-8360 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8370 {}} {256 0 0 0-8372 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8440 {}} {256 0 0 0-8442 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8444 {}}} CYCLES {}}
set a(0-8208) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3) TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-255 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 3 0.9187256176853056} PREDS {{146 0 0 0-8193 {}} {258 0 0 0-8189 {}}} SUCCS {{259 0 0 0-8209 {}}} CYCLES {}}
set a(0-8209) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-256 LOC {1 1.0 1 0.9349804941482445 1 1.0 2 0.3901168725617685 4 0.3901168725617685} PREDS {{259 0 0 0-8208 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8195 {}} {130 0 0 0-8193 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8050 {}} {132 0 0 0-8472 {}} {592 -2 0 0-8444 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8360 {}}} SUCCS {{592 -2 0 0-8050 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8207 {}} {258 0 0 0-8328 {}} {80 -2 0 0-8360 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8372 {}} {256 0 0 0-8374 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8442 {}} {256 0 0 0-8444 {}} {592 -2 0 0-8444 {}}} CYCLES {}}
set a(0-8210) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0) TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-257 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 3 0.9187256176853056} PREDS {{146 0 0 0-8191 {}} {258 0 0 0-8189 {}}} SUCCS {{259 0 0 0-8211 {}}} CYCLES {}}
set a(0-8211) {AREA_SCORE {} NAME for:for:b:switch TYPE SELECT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-258 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 3 0.9187256176853056} PREDS {{259 0 0 0-8210 {}} {130 0 0 0-8191 {}}} SUCCS {{146 0 0 0-8212 {}} {130 0 0 0-8213 {}} {146 0 0 0-8214 {}} {130 0 0 0-8215 {}} {146 0 0 0-8216 {}} {130 0 0 0-8217 {}} {146 0 0 0-8218 {}} {130 0 0 0-8219 {}} {146 0 0 0-8220 {}} {130 0 0 0-8221 {}} {146 0 0 0-8222 {}} {130 0 0 0-8223 {}} {146 0 0 0-8224 {}} {130 0 0 0-8225 {}} {146 0 0 0-8226 {}} {130 0 0 0-8227 {}}} CYCLES {}}
set a(0-8212) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#9 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-259 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 3 0.9187256176853056} PREDS {{146 0 0 0-8211 {}} {258 0 0 0-8189 {}}} SUCCS {{259 0 0 0-8213 {}}} CYCLES {}}
set a(0-8213) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-260 LOC {1 1.0 1 0.9349804941482445 1 1.0 2 0.3901168725617685 4 0.3901168725617685} PREDS {{259 0 0 0-8212 {}} {130 0 0 0-8211 {}} {132 0 0 0-8472 {}}} SUCCS {{258 0 0 0-8328 {}} {256 0 0 0-8378 {}} {256 0 0 0-8448 {}}} CYCLES {}}
set a(0-8214) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#10 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-261 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 3 0.9187256176853056} PREDS {{146 0 0 0-8211 {}} {258 0 0 0-8189 {}}} SUCCS {{259 0 0 0-8215 {}}} CYCLES {}}
set a(0-8215) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-262 LOC {1 1.0 1 0.9349804941482445 1 1.0 2 0.3901168725617685 4 0.3901168725617685} PREDS {{259 0 0 0-8214 {}} {130 0 0 0-8211 {}} {132 0 0 0-8472 {}}} SUCCS {{258 0 0 0-8328 {}} {256 0 0 0-8380 {}} {256 0 0 0-8450 {}}} CYCLES {}}
set a(0-8216) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#11 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-263 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 3 0.9187256176853056} PREDS {{146 0 0 0-8211 {}} {258 0 0 0-8189 {}}} SUCCS {{259 0 0 0-8217 {}}} CYCLES {}}
set a(0-8217) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-264 LOC {1 1.0 1 0.9349804941482445 1 1.0 2 0.3901168725617685 4 0.3901168725617685} PREDS {{259 0 0 0-8216 {}} {130 0 0 0-8211 {}} {132 0 0 0-8472 {}}} SUCCS {{258 0 0 0-8328 {}} {256 0 0 0-8382 {}} {256 0 0 0-8452 {}}} CYCLES {}}
set a(0-8218) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#12 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-265 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 3 0.9187256176853056} PREDS {{146 0 0 0-8211 {}} {258 0 0 0-8189 {}}} SUCCS {{259 0 0 0-8219 {}}} CYCLES {}}
set a(0-8219) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-266 LOC {1 1.0 1 0.9349804941482445 1 1.0 2 0.3901168725617685 4 0.3901168725617685} PREDS {{259 0 0 0-8218 {}} {130 0 0 0-8211 {}} {132 0 0 0-8472 {}}} SUCCS {{258 0 0 0-8328 {}} {256 0 0 0-8384 {}} {256 0 0 0-8454 {}}} CYCLES {}}
set a(0-8220) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#13 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-267 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 3 0.9187256176853056} PREDS {{146 0 0 0-8211 {}} {258 0 0 0-8189 {}}} SUCCS {{259 0 0 0-8221 {}}} CYCLES {}}
set a(0-8221) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-268 LOC {1 1.0 1 0.9349804941482445 1 1.0 2 0.3901168725617685 4 0.3901168725617685} PREDS {{259 0 0 0-8220 {}} {130 0 0 0-8211 {}} {132 0 0 0-8472 {}}} SUCCS {{258 0 0 0-8328 {}} {256 0 0 0-8386 {}} {256 0 0 0-8456 {}}} CYCLES {}}
set a(0-8222) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#14 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-269 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 3 0.9187256176853056} PREDS {{146 0 0 0-8211 {}} {258 0 0 0-8189 {}}} SUCCS {{259 0 0 0-8223 {}}} CYCLES {}}
set a(0-8223) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-270 LOC {1 1.0 1 0.9349804941482445 1 1.0 2 0.3901168725617685 4 0.3901168725617685} PREDS {{259 0 0 0-8222 {}} {130 0 0 0-8211 {}} {132 0 0 0-8472 {}}} SUCCS {{258 0 0 0-8328 {}} {256 0 0 0-8388 {}} {256 0 0 0-8458 {}}} CYCLES {}}
set a(0-8224) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#15 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-271 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 3 0.9187256176853056} PREDS {{146 0 0 0-8211 {}} {258 0 0 0-8189 {}}} SUCCS {{259 0 0 0-8225 {}}} CYCLES {}}
set a(0-8225) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-272 LOC {1 1.0 1 0.9349804941482445 1 1.0 2 0.3901168725617685 4 0.3901168725617685} PREDS {{259 0 0 0-8224 {}} {130 0 0 0-8211 {}} {132 0 0 0-8472 {}}} SUCCS {{258 0 0 0-8328 {}} {256 0 0 0-8390 {}} {256 0 0 0-8460 {}}} CYCLES {}}
set a(0-8226) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#1 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-273 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 3 0.9187256176853056} PREDS {{146 0 0 0-8211 {}} {258 0 0 0-8189 {}}} SUCCS {{259 0 0 0-8227 {}}} CYCLES {}}
set a(0-8227) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-274 LOC {1 1.0 1 0.9349804941482445 1 1.0 2 0.3901168725617685 4 0.3901168725617685} PREDS {{259 0 0 0-8226 {}} {130 0 0 0-8211 {}} {132 0 0 0-8472 {}}} SUCCS {{258 0 0 0-8328 {}} {256 0 0 0-8392 {}} {256 0 0 0-8462 {}}} CYCLES {}}
set a(0-8228) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#4 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-275 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{258 0 0 0-8232 {}}} CYCLES {}}
set a(0-8229) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#5 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-276 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{258 0 0 0-8232 {}}} CYCLES {}}
set a(0-8230) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#6 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-277 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{258 0 0 0-8232 {}}} CYCLES {}}
set a(0-8231) {AREA_SCORE {} NAME for:for:b:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-278 LOC {0 1.0 1 0.9187256176853056 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {} SUCCS {{259 0 0 0-8232 {}}} CYCLES {}}
set a(0-8232) {AREA_SCORE {} NAME for:for:b:for:for:b:nor TYPE NOR PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-279 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{259 0 0 0-8231 {}} {258 0 0 0-8230 {}} {258 0 0 0-8229 {}} {258 0 0 0-8228 {}}} SUCCS {{258 0 0 0-8328 {}}} CYCLES {}}
set a(0-8233) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#7 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-280 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{258 0 0 0-8239 {}}} CYCLES {}}
set a(0-8234) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#8 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-281 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{258 0 0 0-8236 {}}} CYCLES {}}
set a(0-8235) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#9 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-282 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{259 0 0 0-8236 {}}} CYCLES {}}
set a(0-8236) {AREA_SCORE {} NAME for:for:b:nor TYPE NOR PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-283 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{259 0 0 0-8235 {}} {258 0 0 0-8234 {}}} SUCCS {{258 0 0 0-8239 {}}} CYCLES {}}
set a(0-8237) {AREA_SCORE {} NAME y:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-284 LOC {0 1.0 1 0.9187256176853056 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {} SUCCS {{259 0 0 0-8238 {}}} CYCLES {}}
set a(0-8238) {AREA_SCORE {} NAME y:not#11 TYPE NOT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-285 LOC {1 0.0 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{259 0 0 0-8237 {}}} SUCCS {{259 0 0 0-8239 {}}} CYCLES {}}
set a(0-8239) {AREA_SCORE {} NAME for:for:b:for:for:b:and TYPE AND PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-286 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{259 0 0 0-8238 {}} {258 0 0 0-8236 {}} {258 0 0 0-8233 {}}} SUCCS {{258 0 0 0-8328 {}}} CYCLES {}}
set a(0-8240) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#10 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-287 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{258 0 0 0-8246 {}}} CYCLES {}}
set a(0-8241) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#11 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-288 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{258 0 0 0-8243 {}}} CYCLES {}}
set a(0-8242) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#12 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-289 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{259 0 0 0-8243 {}}} CYCLES {}}
set a(0-8243) {AREA_SCORE {} NAME for:for:b:nor#1 TYPE NOR PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-290 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{259 0 0 0-8242 {}} {258 0 0 0-8241 {}}} SUCCS {{258 0 0 0-8246 {}}} CYCLES {}}
set a(0-8244) {AREA_SCORE {} NAME y:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-291 LOC {0 1.0 1 0.9187256176853056 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {} SUCCS {{259 0 0 0-8245 {}}} CYCLES {}}
set a(0-8245) {AREA_SCORE {} NAME y:not#12 TYPE NOT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-292 LOC {1 0.0 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{259 0 0 0-8244 {}}} SUCCS {{259 0 0 0-8246 {}}} CYCLES {}}
set a(0-8246) {AREA_SCORE {} NAME for:for:b:for:for:b:and#1 TYPE AND PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-293 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{259 0 0 0-8245 {}} {258 0 0 0-8243 {}} {258 0 0 0-8240 {}}} SUCCS {{258 0 0 0-8328 {}}} CYCLES {}}
set a(0-8247) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#13 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-294 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{258 0 0 0-8253 {}}} CYCLES {}}
set a(0-8248) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#14 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-295 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{258 0 0 0-8253 {}}} CYCLES {}}
set a(0-8249) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#15 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-296 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{259 0 0 0-8250 {}}} CYCLES {}}
set a(0-8250) {AREA_SCORE {} NAME for:for:b:not#5 TYPE NOT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-297 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{259 0 0 0-8249 {}}} SUCCS {{258 0 0 0-8253 {}}} CYCLES {}}
set a(0-8251) {AREA_SCORE {} NAME y:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-298 LOC {0 1.0 1 0.9187256176853056 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {} SUCCS {{259 0 0 0-8252 {}}} CYCLES {}}
set a(0-8252) {AREA_SCORE {} NAME y:not#13 TYPE NOT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-299 LOC {1 0.0 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{259 0 0 0-8251 {}}} SUCCS {{259 0 0 0-8253 {}}} CYCLES {}}
set a(0-8253) {AREA_SCORE {} NAME for:for:b:for:for:b:and#2 TYPE AND PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-300 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{259 0 0 0-8252 {}} {258 0 0 0-8250 {}} {258 0 0 0-8248 {}} {258 0 0 0-8247 {}}} SUCCS {{258 0 0 0-8328 {}}} CYCLES {}}
set a(0-8254) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#16 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-301 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{258 0 0 0-8260 {}}} CYCLES {}}
set a(0-8255) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#17 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-302 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{258 0 0 0-8257 {}}} CYCLES {}}
set a(0-8256) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#18 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-303 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{259 0 0 0-8257 {}}} CYCLES {}}
set a(0-8257) {AREA_SCORE {} NAME for:for:b:nor#2 TYPE NOR PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-304 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{259 0 0 0-8256 {}} {258 0 0 0-8255 {}}} SUCCS {{258 0 0 0-8260 {}}} CYCLES {}}
set a(0-8258) {AREA_SCORE {} NAME y:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-305 LOC {0 1.0 1 0.9187256176853056 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {} SUCCS {{259 0 0 0-8259 {}}} CYCLES {}}
set a(0-8259) {AREA_SCORE {} NAME y:not#14 TYPE NOT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-306 LOC {1 0.0 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{259 0 0 0-8258 {}}} SUCCS {{259 0 0 0-8260 {}}} CYCLES {}}
set a(0-8260) {AREA_SCORE {} NAME for:for:b:for:for:b:and#3 TYPE AND PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-307 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{259 0 0 0-8259 {}} {258 0 0 0-8257 {}} {258 0 0 0-8254 {}}} SUCCS {{258 0 0 0-8328 {}}} CYCLES {}}
set a(0-8261) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#19 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-308 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{258 0 0 0-8267 {}}} CYCLES {}}
set a(0-8262) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#20 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-309 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{258 0 0 0-8267 {}}} CYCLES {}}
set a(0-8263) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#21 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-310 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{259 0 0 0-8264 {}}} CYCLES {}}
set a(0-8264) {AREA_SCORE {} NAME for:for:b:not#6 TYPE NOT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-311 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{259 0 0 0-8263 {}}} SUCCS {{258 0 0 0-8267 {}}} CYCLES {}}
set a(0-8265) {AREA_SCORE {} NAME y:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-312 LOC {0 1.0 1 0.9187256176853056 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {} SUCCS {{259 0 0 0-8266 {}}} CYCLES {}}
set a(0-8266) {AREA_SCORE {} NAME y:not#15 TYPE NOT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-313 LOC {1 0.0 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{259 0 0 0-8265 {}}} SUCCS {{259 0 0 0-8267 {}}} CYCLES {}}
set a(0-8267) {AREA_SCORE {} NAME for:for:b:for:for:b:and#4 TYPE AND PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-314 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{259 0 0 0-8266 {}} {258 0 0 0-8264 {}} {258 0 0 0-8262 {}} {258 0 0 0-8261 {}}} SUCCS {{258 0 0 0-8328 {}}} CYCLES {}}
set a(0-8268) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#22 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-315 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{258 0 0 0-8274 {}}} CYCLES {}}
set a(0-8269) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#23 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-316 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{258 0 0 0-8274 {}}} CYCLES {}}
set a(0-8270) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#24 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-317 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{259 0 0 0-8271 {}}} CYCLES {}}
set a(0-8271) {AREA_SCORE {} NAME for:for:b:not#7 TYPE NOT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-318 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{259 0 0 0-8270 {}}} SUCCS {{258 0 0 0-8274 {}}} CYCLES {}}
set a(0-8272) {AREA_SCORE {} NAME y:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-319 LOC {0 1.0 1 0.9187256176853056 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {} SUCCS {{259 0 0 0-8273 {}}} CYCLES {}}
set a(0-8273) {AREA_SCORE {} NAME y:not#16 TYPE NOT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-320 LOC {1 0.0 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{259 0 0 0-8272 {}}} SUCCS {{259 0 0 0-8274 {}}} CYCLES {}}
set a(0-8274) {AREA_SCORE {} NAME for:for:b:for:for:b:and#5 TYPE AND PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-321 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{259 0 0 0-8273 {}} {258 0 0 0-8271 {}} {258 0 0 0-8269 {}} {258 0 0 0-8268 {}}} SUCCS {{258 0 0 0-8328 {}}} CYCLES {}}
set a(0-8275) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#25 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-322 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{258 0 0 0-8280 {}}} CYCLES {}}
set a(0-8276) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#26 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-323 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{258 0 0 0-8280 {}}} CYCLES {}}
set a(0-8277) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#27 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-324 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{258 0 0 0-8280 {}}} CYCLES {}}
set a(0-8278) {AREA_SCORE {} NAME y:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-325 LOC {0 1.0 1 0.9187256176853056 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {} SUCCS {{259 0 0 0-8279 {}}} CYCLES {}}
set a(0-8279) {AREA_SCORE {} NAME y:not#2 TYPE NOT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-326 LOC {1 0.0 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{259 0 0 0-8278 {}}} SUCCS {{259 0 0 0-8280 {}}} CYCLES {}}
set a(0-8280) {AREA_SCORE {} NAME for:for:b:for:for:b:and#6 TYPE AND PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-327 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{259 0 0 0-8279 {}} {258 0 0 0-8277 {}} {258 0 0 0-8276 {}} {258 0 0 0-8275 {}}} SUCCS {{258 0 0 0-8328 {}}} CYCLES {}}
set a(0-8281) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#28 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-328 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{258 0 0 0-8284 {}}} CYCLES {}}
set a(0-8282) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#29 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-329 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{258 0 0 0-8284 {}}} CYCLES {}}
set a(0-8283) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#30 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-330 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{259 0 0 0-8284 {}}} CYCLES {}}
set a(0-8284) {AREA_SCORE {} NAME for:for:b:for:for:b:nor#1 TYPE NOR PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-331 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{259 0 0 0-8283 {}} {258 0 0 0-8282 {}} {258 0 0 0-8281 {}}} SUCCS {{258 0 0 0-8286 {}}} CYCLES {}}
set a(0-8285) {AREA_SCORE {} NAME for:for:b:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-332 LOC {0 1.0 2 0.0 2 0.0 2 0.0 4 0.7561768530559168} PREDS {} SUCCS {{259 0 0 0-8286 {}}} CYCLES {}}
set a(0-8286) {AREA_SCORE {} NAME for:for:b:and#1 TYPE AND PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-333 LOC {1 0.6209362158647593 2 0.0 2 0.0 4 0.7561768530559168} PREDS {{259 0 0 0-8285 {}} {258 0 0 0-8284 {}}} SUCCS {{258 0 0 0-8328 {}}} CYCLES {}}
set a(0-8287) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#31 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-334 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{258 0 0 0-8292 {}}} CYCLES {}}
set a(0-8288) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#32 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-335 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{258 0 0 0-8290 {}}} CYCLES {}}
set a(0-8289) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#33 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-336 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{259 0 0 0-8290 {}}} CYCLES {}}
set a(0-8290) {AREA_SCORE {} NAME for:for:b:nor#3 TYPE NOR PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-337 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{259 0 0 0-8289 {}} {258 0 0 0-8288 {}}} SUCCS {{258 0 0 0-8292 {}}} CYCLES {}}
set a(0-8291) {AREA_SCORE {} NAME for:for:b:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-338 LOC {0 1.0 1 0.9187256176853056 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {} SUCCS {{259 0 0 0-8292 {}}} CYCLES {}}
set a(0-8292) {AREA_SCORE {} NAME for:for:b:for:for:b:and#7 TYPE AND PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-339 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{259 0 0 0-8291 {}} {258 0 0 0-8290 {}} {258 0 0 0-8287 {}}} SUCCS {{258 0 0 0-8328 {}}} CYCLES {}}
set a(0-8293) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#34 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-340 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{258 0 0 0-8298 {}}} CYCLES {}}
set a(0-8294) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#35 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-341 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{258 0 0 0-8296 {}}} CYCLES {}}
set a(0-8295) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#36 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-342 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{259 0 0 0-8296 {}}} CYCLES {}}
set a(0-8296) {AREA_SCORE {} NAME for:for:b:nor#4 TYPE NOR PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-343 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{259 0 0 0-8295 {}} {258 0 0 0-8294 {}}} SUCCS {{258 0 0 0-8298 {}}} CYCLES {}}
set a(0-8297) {AREA_SCORE {} NAME for:for:b:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-344 LOC {0 1.0 1 0.9187256176853056 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {} SUCCS {{259 0 0 0-8298 {}}} CYCLES {}}
set a(0-8298) {AREA_SCORE {} NAME for:for:b:for:for:b:and#8 TYPE AND PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-345 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{259 0 0 0-8297 {}} {258 0 0 0-8296 {}} {258 0 0 0-8293 {}}} SUCCS {{258 0 0 0-8328 {}}} CYCLES {}}
set a(0-8299) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#37 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-346 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{258 0 0 0-8304 {}}} CYCLES {}}
set a(0-8300) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#38 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-347 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{258 0 0 0-8304 {}}} CYCLES {}}
set a(0-8301) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#39 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-348 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{259 0 0 0-8302 {}}} CYCLES {}}
set a(0-8302) {AREA_SCORE {} NAME for:for:b:not#8 TYPE NOT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-349 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{259 0 0 0-8301 {}}} SUCCS {{258 0 0 0-8304 {}}} CYCLES {}}
set a(0-8303) {AREA_SCORE {} NAME for:for:b:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-350 LOC {0 1.0 1 0.9187256176853056 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {} SUCCS {{259 0 0 0-8304 {}}} CYCLES {}}
set a(0-8304) {AREA_SCORE {} NAME for:for:b:for:for:b:and#9 TYPE AND PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-351 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{259 0 0 0-8303 {}} {258 0 0 0-8302 {}} {258 0 0 0-8300 {}} {258 0 0 0-8299 {}}} SUCCS {{258 0 0 0-8328 {}}} CYCLES {}}
set a(0-8305) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#40 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-352 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{258 0 0 0-8310 {}}} CYCLES {}}
set a(0-8306) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#41 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-353 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{258 0 0 0-8308 {}}} CYCLES {}}
set a(0-8307) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#42 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-354 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{259 0 0 0-8308 {}}} CYCLES {}}
set a(0-8308) {AREA_SCORE {} NAME for:for:b:nor#5 TYPE NOR PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-355 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{259 0 0 0-8307 {}} {258 0 0 0-8306 {}}} SUCCS {{258 0 0 0-8310 {}}} CYCLES {}}
set a(0-8309) {AREA_SCORE {} NAME for:for:b:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-356 LOC {0 1.0 1 0.9187256176853056 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {} SUCCS {{259 0 0 0-8310 {}}} CYCLES {}}
set a(0-8310) {AREA_SCORE {} NAME for:for:b:for:for:b:and#10 TYPE AND PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-357 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{259 0 0 0-8309 {}} {258 0 0 0-8308 {}} {258 0 0 0-8305 {}}} SUCCS {{258 0 0 0-8328 {}}} CYCLES {}}
set a(0-8311) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#43 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-358 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{258 0 0 0-8316 {}}} CYCLES {}}
set a(0-8312) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#44 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-359 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{258 0 0 0-8316 {}}} CYCLES {}}
set a(0-8313) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#45 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-360 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{259 0 0 0-8314 {}}} CYCLES {}}
set a(0-8314) {AREA_SCORE {} NAME for:for:b:not#9 TYPE NOT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-361 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{259 0 0 0-8313 {}}} SUCCS {{258 0 0 0-8316 {}}} CYCLES {}}
set a(0-8315) {AREA_SCORE {} NAME for:for:b:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-362 LOC {0 1.0 1 0.9187256176853056 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {} SUCCS {{259 0 0 0-8316 {}}} CYCLES {}}
set a(0-8316) {AREA_SCORE {} NAME for:for:b:for:for:b:and#11 TYPE AND PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-363 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{259 0 0 0-8315 {}} {258 0 0 0-8314 {}} {258 0 0 0-8312 {}} {258 0 0 0-8311 {}}} SUCCS {{258 0 0 0-8328 {}}} CYCLES {}}
set a(0-8317) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#46 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-364 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{258 0 0 0-8322 {}}} CYCLES {}}
set a(0-8318) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#47 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-365 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{258 0 0 0-8322 {}}} CYCLES {}}
set a(0-8319) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#48 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-366 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{259 0 0 0-8320 {}}} CYCLES {}}
set a(0-8320) {AREA_SCORE {} NAME for:for:b:not#10 TYPE NOT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-367 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{259 0 0 0-8319 {}}} SUCCS {{258 0 0 0-8322 {}}} CYCLES {}}
set a(0-8321) {AREA_SCORE {} NAME for:for:b:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-368 LOC {0 1.0 1 0.9187256176853056 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {} SUCCS {{259 0 0 0-8322 {}}} CYCLES {}}
set a(0-8322) {AREA_SCORE {} NAME for:for:b:for:for:b:and#12 TYPE AND PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-369 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{259 0 0 0-8321 {}} {258 0 0 0-8320 {}} {258 0 0 0-8318 {}} {258 0 0 0-8317 {}}} SUCCS {{258 0 0 0-8328 {}}} CYCLES {}}
set a(0-8323) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#49 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-370 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{258 0 0 0-8327 {}}} CYCLES {}}
set a(0-8324) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#50 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-371 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{258 0 0 0-8327 {}}} CYCLES {}}
set a(0-8325) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#51 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-372 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{258 0 0 0-8189 {}}} SUCCS {{258 0 0 0-8327 {}}} CYCLES {}}
set a(0-8326) {AREA_SCORE {} NAME for:for:b:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-373 LOC {0 1.0 1 0.9187256176853056 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {} SUCCS {{259 0 0 0-8327 {}}} CYCLES {}}
set a(0-8327) {AREA_SCORE {} NAME for:for:b:for:for:b:and#13 TYPE AND PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-374 LOC {1 0.6209362158647593 1 0.9187256176853056 1 0.9187256176853056 4 0.7561768530559168} PREDS {{259 0 0 0-8326 {}} {258 0 0 0-8325 {}} {258 0 0 0-8324 {}} {258 0 0 0-8323 {}}} SUCCS {{259 0 0 0-8328 {}}} CYCLES {}}
set a(0-8328) {AREA_SCORE 206.04 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(32,16) QUANTITY 2 NAME for:for:b:for:for:b:mux1h TYPE MUX1HOT DELAY {1.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-375 LOC {2 0.39011703511053314 2 0.7561768530559168 2 0.7561768530559168 2 0.9999998374512353 4 0.9999998374512353} PREDS {{259 0 0 0-8327 {}} {258 0 0 0-8322 {}} {258 0 0 0-8316 {}} {258 0 0 0-8310 {}} {258 0 0 0-8304 {}} {258 0 0 0-8298 {}} {258 0 0 0-8292 {}} {258 0 0 0-8286 {}} {258 0 0 0-8280 {}} {258 0 0 0-8274 {}} {258 0 0 0-8267 {}} {258 0 0 0-8260 {}} {258 0 0 0-8253 {}} {258 0 0 0-8246 {}} {258 0 0 0-8239 {}} {258 0 0 0-8232 {}} {258 0 0 0-8227 {}} {258 0 0 0-8225 {}} {258 0 0 0-8223 {}} {258 0 0 0-8221 {}} {258 0 0 0-8219 {}} {258 0 0 0-8217 {}} {258 0 0 0-8215 {}} {258 0 0 0-8213 {}} {258 0 0 0-8209 {}} {258 0 0 0-8207 {}} {258 0 0 0-8205 {}} {258 0 0 0-8203 {}} {258 0 0 0-8201 {}} {258 0 0 0-8199 {}} {258 0 0 0-8197 {}} {258 0 0 0-8195 {}} {258 0 0 0-8010 {}} {258 0 0 0-8009 {}} {258 0 0 0-8008 {}} {258 0 0 0-8007 {}} {258 0 0 0-8006 {}} {258 0 0 0-8005 {}} {258 0 0 0-8004 {}} {258 0 0 0-8003 {}} {258 0 0 0-8002 {}} {258 0 0 0-8001 {}} {258 0 0 0-8000 {}} {258 0 0 0-7999 {}} {258 0 0 0-7998 {}} {258 0 0 0-7997 {}} {258 0 0 0-7996 {}} {258 0 0 0-7995 {}}} SUCCS {{258 0 0 0-8330 {}} {258 0 0 0-8332 {}}} CYCLES {}}
set a(0-8329) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(3,14,32,16384,16384,32,1) QUANTITY 1 NAME for:for:w:read_mem(twiddle:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-376 LOC {1 1.0 1 0.9349804941482445 1 1.0 2 0.3901168725617685 5 0.3901168725617685} PREDS {{258 0 0 0-8037 {}} {80 -2 0 0-8331 {}}} SUCCS {{259 0 0 0-8330 {}} {80 -2 0 0-8331 {}}} CYCLES {}}
set a(0-8330) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME mult:z:mul TYPE MUL DELAY {6.10 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-377 LOC {3 0.0 4 0.009158517555266579 4 0.009158517555266579 4 0.9999998738621585 6 0.9999998738621585} PREDS {{259 0 0 0-8329 {}} {258 0 0 0-8328 {}}} SUCCS {{258 0 0 0-8336 {}}} CYCLES {}}
set a(0-8331) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(4,14,32,16384,16384,32,1) QUANTITY 1 NAME for:for:wh:read_mem(twiddle_h:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-378 LOC {1 1.0 1 0.9349804941482445 1 1.0 2 0.3901168725617685 4 0.3901168725617685} PREDS {{80 -2 0 0-8329 {}} {258 0 0 0-8037 {}}} SUCCS {{80 -2 0 0-8329 {}} {259 0 0 0-8332 {}}} CYCLES {}}
set a(0-8332) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME mult:t:mul TYPE MUL DELAY {6.10 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-379 LOC {3 0.0 3 0.009158517555266579 3 0.009158517555266579 3 0.9999998738621585 5 0.9999998738621585} PREDS {{259 0 0 0-8331 {}} {258 0 0 0-8328 {}}} SUCCS {{259 0 0 0-8333 {}}} CYCLES {}}
set a(0-8333) {AREA_SCORE {} NAME operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-380 LOC {3 0.9908414824447334 3 1.0 3 1.0 6 0.009158517555266579} PREDS {{259 0 0 0-8332 {}}} SUCCS {{259 0 0 0-8334 {}}} CYCLES {}}
set a(0-8334) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME mult:z_:mul TYPE MUL DELAY {6.10 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-381 LOC {4 0.0 5 0.009158517555266579 5 0.009158517555266579 5 0.9999998738621585 6 0.9999998738621585} PREDS {{259 0 0 0-8333 {}}} SUCCS {{259 0 0 0-8335 {}}} CYCLES {}}
set a(0-8335) {AREA_SCORE {} NAME mult:z_:not TYPE NOT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-382 LOC {4 0.9908414824447334 6 0.31892067620286085 6 0.31892067620286085 7 0.5538036410923277} PREDS {{259 0 0 0-8334 {}}} SUCCS {{259 0 0 0-8336 {}}} CYCLES {}}
set a(0-8336) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-383 LOC {5 0.0 6 0.31892067620286085 6 0.31892067620286085 6 0.5407995773732119 7 0.7756825422626789} PREDS {{259 0 0 0-8335 {}} {258 0 0 0-8330 {}}} SUCCS {{259 0 0 0-8337 {}} {258 0 0 0-8343 {}} {258 0 0 0-8344 {}}} CYCLES {}}
set a(0-8337) {AREA_SCORE {} NAME mult:if:conc TYPE CONCATENATE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-384 LOC {5 0.22187906371911573 6 0.5407997399219766 6 0.5407997399219766 7 0.7756827048114433} PREDS {{259 0 0 0-8336 {}}} SUCCS {{258 0 0 0-8339 {}}} CYCLES {}}
set a(0-8338) {AREA_SCORE {} NAME for:for:b:not TYPE NOT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-385 LOC {0 1.0 6 0.5407997399219766 6 0.5407997399219766 7 0.7756827048114433} PREDS {} SUCCS {{259 0 0 0-8339 {}}} CYCLES {}}
set a(0-8339) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 2 NAME mult:if:acc#1 TYPE ACCU DELAY {1.38 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-386 LOC {5 0.22187906371911573 6 0.5407997399219766 6 0.5407997399219766 6 0.7651168725617685 7 0.9999998374512353} PREDS {{259 0 0 0-8338 {}} {258 0 0 0-8337 {}}} SUCCS {{259 0 0 0-8340 {}}} CYCLES {}}
set a(0-8340) {AREA_SCORE {} NAME mult:slc()(32) TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-387 LOC {5 0.44619635890767223 6 0.7651170351105331 6 0.7651170351105331 8 0.0027633289986996093} PREDS {{259 0 0 0-8339 {}}} SUCCS {{259 0 0 0-8341 {}} {258 0 0 0-8344 {}}} CYCLES {}}
set a(0-8341) {AREA_SCORE {} NAME mult:sel TYPE SELECT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-388 LOC {5 0.44619635890767223 6 0.7651170351105331 6 0.7651170351105331 8 0.0027633289986996093} PREDS {{259 0 0 0-8340 {}}} SUCCS {{146 0 0 0-8342 {}} {146 0 0 0-8343 {}}} CYCLES {}}
set a(0-8342) {AREA_SCORE {} NAME for:for:b:not#1 TYPE NOT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-389 LOC {5 0.44619635890767223 6 0.7651170351105331 6 0.7651170351105331 8 0.0027633289986996093} PREDS {{146 0 0 0-8341 {}}} SUCCS {{259 0 0 0-8343 {}}} CYCLES {}}
set a(0-8343) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-390 LOC {5 0.44619635890767223 6 0.7651170351105331 6 0.7651170351105331 6 0.9869959362808842 8 0.22464223016905072} PREDS {{259 0 0 0-8342 {}} {146 0 0 0-8341 {}} {258 0 0 0-8336 {}}} SUCCS {{259 0 0 0-8344 {}}} CYCLES {}}
set a(0-8344) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 3 NAME mult:mux TYPE MUX DELAY {0.08 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-391 LOC {5 0.668075422626788 6 0.9869960988296489 6 0.9869960988296489 6 0.9999998374512353 8 0.23764613133940182} PREDS {{259 0 0 0-8343 {}} {258 0 0 0-8340 {}} {258 0 0 0-8336 {}} {258 0 0 0-7994 {}}} SUCCS {{258 0 0 0-8346 {}} {258 0 0 0-8412 {}}} CYCLES {}}
set a(0-8345) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,14) QUANTITY 2 NAME for:for:for:for:acc TYPE ACCU DELAY {1.08 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-392 LOC {1 0.2649544213263979 1 0.8244473992197658 1 0.8244473992197658 1 0.9999999024707411 8 0.9187255201560467} PREDS {{258 0 0 0-8040 {}} {258 0 0 0-8033 {}}} SUCCS {{258 0 0 0-8357 {}} {258 0 0 0-8359 {}} {258 0 0 0-8361 {}} {258 0 0 0-8363 {}} {258 0 0 0-8365 {}} {258 0 0 0-8367 {}} {258 0 0 0-8369 {}} {258 0 0 0-8371 {}} {258 0 0 0-8373 {}} {258 0 0 0-8375 {}} {258 0 0 0-8377 {}} {258 0 0 0-8379 {}} {258 0 0 0-8381 {}} {258 0 0 0-8383 {}} {258 0 0 0-8385 {}} {258 0 0 0-8387 {}} {258 0 0 0-8389 {}} {258 0 0 0-8391 {}}} CYCLES {}}
set a(0-8346) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME for:for:acc#2 TYPE ACCU DELAY {1.36 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-393 LOC {5 0.6810793237971391 7 0.7781209362808842 7 0.7781209362808842 7 0.9999998374512353 8 0.4595251950585175} PREDS {{258 0 0 0-8344 {}} {258 0 0 0-8185 {}}} SUCCS {{258 0 0 0-8348 {}} {258 0 0 0-8353 {}} {258 0 0 0-8354 {}}} CYCLES {}}
set a(0-8347) {AREA_SCORE {} NAME modulo_add:conc TYPE CONCATENATE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-394 LOC {0 1.0 8 0.4595253576072822 8 0.4595253576072822 8 0.4595253576072822} PREDS {} SUCCS {{258 0 0 0-8349 {}}} CYCLES {}}
set a(0-8348) {AREA_SCORE {} NAME for:for:not#1 TYPE NOT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-395 LOC {5 0.9029583875162548 8 0.4595253576072822 8 0.4595253576072822 8 0.4595253576072822} PREDS {{258 0 0 0-8346 {}}} SUCCS {{259 0 0 0-8349 {}}} CYCLES {}}
set a(0-8349) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 2 NAME modulo_add:acc#1 TYPE ACCU DELAY {1.38 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-396 LOC {6 0.0 8 0.4595253576072822 8 0.4595253576072822 8 0.6838424902470741 8 0.6838424902470741} PREDS {{259 0 0 0-8348 {}} {258 0 0 0-8347 {}}} SUCCS {{259 0 0 0-8350 {}}} CYCLES {}}
set a(0-8350) {AREA_SCORE {} NAME modulo_add:slc()(32) TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-397 LOC {6 0.22431729518855653 8 0.6838426527958387 8 0.6838426527958387 8 0.6838426527958387} PREDS {{259 0 0 0-8349 {}}} SUCCS {{259 0 0 0-8351 {}} {258 0 0 0-8354 {}}} CYCLES {}}
set a(0-8351) {AREA_SCORE {} NAME modulo_add:qsel TYPE SELECT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-398 LOC {6 0.22431729518855653 8 0.6838426527958387 8 0.6838426527958387 8 0.6838426527958387} PREDS {{259 0 0 0-8350 {}}} SUCCS {{146 0 0 0-8352 {}} {146 0 0 0-8353 {}}} CYCLES {}}
set a(0-8352) {AREA_SCORE {} NAME for:for:not#2 TYPE NOT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-399 LOC {6 0.22431729518855653 8 0.6838426527958387 8 0.6838426527958387 8 0.6838426527958387} PREDS {{146 0 0 0-8351 {}}} SUCCS {{259 0 0 0-8353 {}}} CYCLES {}}
set a(0-8353) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME modulo_add:qif:acc TYPE ACCU DELAY {1.36 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-400 LOC {6 0.22431729518855653 8 0.6838426527958387 8 0.6838426527958387 8 0.9057215539661898 8 0.9057215539661898} PREDS {{259 0 0 0-8352 {}} {146 0 0 0-8351 {}} {258 0 0 0-8346 {}}} SUCCS {{259 0 0 0-8354 {}}} CYCLES {}}
set a(0-8354) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 3 NAME modulo_add:mux TYPE MUX DELAY {0.08 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-401 LOC {6 0.44619635890767223 8 0.9057217165149545 8 0.9057217165149545 8 0.9187254551365409 8 0.9187254551365409} PREDS {{259 0 0 0-8353 {}} {258 0 0 0-8350 {}} {258 0 0 0-8346 {}} {258 0 0 0-7993 {}}} SUCCS {{258 0 0 0-8360 {}} {258 0 0 0-8362 {}} {258 0 0 0-8364 {}} {258 0 0 0-8366 {}} {258 0 0 0-8368 {}} {258 0 0 0-8370 {}} {258 0 0 0-8372 {}} {258 0 0 0-8374 {}} {258 0 0 0-8378 {}} {258 0 0 0-8380 {}} {258 0 0 0-8382 {}} {258 0 0 0-8384 {}} {258 0 0 0-8386 {}} {258 0 0 0-8388 {}} {258 0 0 0-8390 {}} {258 0 0 0-8392 {}}} CYCLES {}}
set a(0-8355) {AREA_SCORE {} NAME for:for:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-402 LOC {0 1.0 0 1.0 0 1.0 0 1.0 8 0.9187256176853056} PREDS {} SUCCS {{259 0 0 0-8356 {}}} CYCLES {}}
set a(0-8356) {AREA_SCORE {} NAME for:for:drf(x) TYPE SELECT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-403 LOC {0 1.0 0 1.0 0 1.0 8 0.9187256176853056} PREDS {{259 0 0 0-8355 {}}} SUCCS {{146 0 0 0-8357 {}} {130 0 0 0-8358 {}} {146 0 0 0-8375 {}} {130 0 0 0-8376 {}}} CYCLES {}}
set a(0-8357) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx(13:0))(2-0)#1 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-404 LOC {1 0.44050702210663195 1 1.0 1 1.0 8 0.9187256176853056} PREDS {{146 0 0 0-8356 {}} {258 0 0 0-8345 {}}} SUCCS {{259 0 0 0-8358 {}}} CYCLES {}}
set a(0-8358) {AREA_SCORE {} NAME for:for:switch#2 TYPE SELECT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-405 LOC {1 0.44050702210663195 1 1.0 1 1.0 8 0.9187256176853056} PREDS {{259 0 0 0-8357 {}} {130 0 0 0-8356 {}}} SUCCS {{146 0 0 0-8359 {}} {130 0 0 0-8360 {}} {146 0 0 0-8361 {}} {130 0 0 0-8362 {}} {146 0 0 0-8363 {}} {130 0 0 0-8364 {}} {146 0 0 0-8365 {}} {130 0 0 0-8366 {}} {146 0 0 0-8367 {}} {130 0 0 0-8368 {}} {146 0 0 0-8369 {}} {130 0 0 0-8370 {}} {146 0 0 0-8371 {}} {130 0 0 0-8372 {}} {146 0 0 0-8373 {}} {130 0 0 0-8374 {}}} CYCLES {}}
set a(0-8359) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#2 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-406 LOC {1 0.44050702210663195 8 0.0 8 0.0 8 0.9187256176853056} PREDS {{146 0 0 0-8358 {}} {258 0 0 0-8345 {}}} SUCCS {{259 0 0 0-8360 {}}} CYCLES {}}
set a(0-8360) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-407 LOC {6 1.0 8 0.9349804941482445 8 1.0 9 0.016254713914174213 9 0.016254713914174213} PREDS {{262 0 0 0-8360 {}} {259 0 0 0-8359 {}} {130 0 0 0-8358 {}} {258 0 0 0-8354 {}} {80 -2 0 0-8209 {}} {80 -2 0 0-8207 {}} {80 -2 0 0-8205 {}} {80 -2 0 0-8203 {}} {80 -2 0 0-8201 {}} {80 -2 0 0-8199 {}} {80 -2 0 0-8197 {}} {256 0 0 0-8195 {}} {80 -2 0 0-8195 {}} {80 -2 0 0-8064 {}} {80 -2 0 0-8062 {}} {80 -2 0 0-8060 {}} {80 -2 0 0-8058 {}} {80 -2 0 0-8056 {}} {80 -2 0 0-8054 {}} {80 -2 0 0-8052 {}} {256 0 0 0-8050 {}} {80 -2 0 0-8050 {}} {132 0 0 0-8472 {}} {80 -2 0 0-8444 {}} {80 -2 0 0-8442 {}} {80 -2 0 0-8440 {}} {80 -2 0 0-8438 {}} {80 -2 0 0-8436 {}} {80 -2 0 0-8434 {}} {80 -2 0 0-8432 {}} {80 -2 0 0-8430 {}} {80 -2 0 0-8374 {}} {80 -2 0 0-8372 {}} {80 -2 0 0-8370 {}} {80 -2 0 0-8368 {}} {80 -2 0 0-8366 {}} {80 -2 0 0-8364 {}} {80 -2 0 0-8362 {}}} SUCCS {{262 0 0 0-8050 {}} {592 -2 0 0-8050 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8209 {}} {262 0 0 0-8360 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8444 {}}} CYCLES {}}
set a(0-8361) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#3 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-408 LOC {1 0.44050702210663195 8 0.0 8 0.0 8 0.9187256176853056} PREDS {{146 0 0 0-8358 {}} {258 0 0 0-8345 {}}} SUCCS {{259 0 0 0-8362 {}}} CYCLES {}}
set a(0-8362) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(1).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-409 LOC {6 1.0 8 0.9349804941482445 8 1.0 9 0.016254713914174213 9 0.016254713914174213} PREDS {{262 0 0 0-8362 {}} {259 0 0 0-8361 {}} {592 -2 0 0-8360 {}} {130 0 0 0-8358 {}} {258 0 0 0-8354 {}} {592 -2 0 0-8209 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8199 {}} {256 0 0 0-8197 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8054 {}} {256 0 0 0-8052 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8050 {}} {132 0 0 0-8472 {}} {592 -2 0 0-8444 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8364 {}}} SUCCS {{592 -2 0 0-8050 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8209 {}} {80 -2 0 0-8360 {}} {262 0 0 0-8362 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8444 {}}} CYCLES {}}
set a(0-8363) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#4 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-410 LOC {1 0.44050702210663195 8 0.0 8 0.0 8 0.9187256176853056} PREDS {{146 0 0 0-8358 {}} {258 0 0 0-8345 {}}} SUCCS {{259 0 0 0-8364 {}}} CYCLES {}}
set a(0-8364) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(2).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-411 LOC {6 1.0 8 0.9349804941482445 8 1.0 9 0.016254713914174213 9 0.016254713914174213} PREDS {{262 0 0 0-8364 {}} {259 0 0 0-8363 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8360 {}} {130 0 0 0-8358 {}} {258 0 0 0-8354 {}} {592 -2 0 0-8209 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8201 {}} {256 0 0 0-8199 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8056 {}} {256 0 0 0-8054 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8050 {}} {132 0 0 0-8472 {}} {592 -2 0 0-8444 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8366 {}}} SUCCS {{592 -2 0 0-8050 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8209 {}} {80 -2 0 0-8360 {}} {592 -2 0 0-8362 {}} {262 0 0 0-8364 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8444 {}}} CYCLES {}}
set a(0-8365) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#5 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-412 LOC {1 0.44050702210663195 8 0.0 8 0.0 8 0.9187256176853056} PREDS {{146 0 0 0-8358 {}} {258 0 0 0-8345 {}}} SUCCS {{259 0 0 0-8366 {}}} CYCLES {}}
set a(0-8366) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(3).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-413 LOC {6 1.0 8 0.9349804941482445 8 1.0 9 0.016254713914174213 9 0.016254713914174213} PREDS {{262 0 0 0-8366 {}} {259 0 0 0-8365 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8360 {}} {130 0 0 0-8358 {}} {258 0 0 0-8354 {}} {592 -2 0 0-8209 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8203 {}} {256 0 0 0-8201 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8058 {}} {256 0 0 0-8056 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8050 {}} {132 0 0 0-8472 {}} {592 -2 0 0-8444 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8368 {}}} SUCCS {{592 -2 0 0-8050 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8209 {}} {80 -2 0 0-8360 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8364 {}} {262 0 0 0-8366 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8444 {}}} CYCLES {}}
set a(0-8367) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#6 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-414 LOC {1 0.44050702210663195 8 0.0 8 0.0 8 0.9187256176853056} PREDS {{146 0 0 0-8358 {}} {258 0 0 0-8345 {}}} SUCCS {{259 0 0 0-8368 {}}} CYCLES {}}
set a(0-8368) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(4).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-415 LOC {6 1.0 8 0.9349804941482445 8 1.0 9 0.016254713914174213 9 0.016254713914174213} PREDS {{262 0 0 0-8368 {}} {259 0 0 0-8367 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8360 {}} {130 0 0 0-8358 {}} {258 0 0 0-8354 {}} {592 -2 0 0-8209 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8205 {}} {256 0 0 0-8203 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8060 {}} {256 0 0 0-8058 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8050 {}} {132 0 0 0-8472 {}} {592 -2 0 0-8444 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8370 {}}} SUCCS {{592 -2 0 0-8050 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8209 {}} {80 -2 0 0-8360 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8366 {}} {262 0 0 0-8368 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8444 {}}} CYCLES {}}
set a(0-8369) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#7 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-416 LOC {1 0.44050702210663195 8 0.0 8 0.0 8 0.9187256176853056} PREDS {{146 0 0 0-8358 {}} {258 0 0 0-8345 {}}} SUCCS {{259 0 0 0-8370 {}}} CYCLES {}}
set a(0-8370) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(5).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-417 LOC {6 1.0 8 0.9349804941482445 8 1.0 9 0.016254713914174213 9 0.016254713914174213} PREDS {{262 0 0 0-8370 {}} {259 0 0 0-8369 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8360 {}} {130 0 0 0-8358 {}} {258 0 0 0-8354 {}} {592 -2 0 0-8209 {}} {592 -2 0 0-8207 {}} {256 0 0 0-8205 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8062 {}} {256 0 0 0-8060 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8050 {}} {132 0 0 0-8472 {}} {592 -2 0 0-8444 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8372 {}}} SUCCS {{592 -2 0 0-8050 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8209 {}} {80 -2 0 0-8360 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8368 {}} {262 0 0 0-8370 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8444 {}}} CYCLES {}}
set a(0-8371) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#8 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-418 LOC {1 0.44050702210663195 8 0.0 8 0.0 8 0.9187256176853056} PREDS {{146 0 0 0-8358 {}} {258 0 0 0-8345 {}}} SUCCS {{259 0 0 0-8372 {}}} CYCLES {}}
set a(0-8372) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(6).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-419 LOC {6 1.0 8 0.9349804941482445 8 1.0 9 0.016254713914174213 9 0.016254713914174213} PREDS {{262 0 0 0-8372 {}} {259 0 0 0-8371 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8360 {}} {130 0 0 0-8358 {}} {258 0 0 0-8354 {}} {592 -2 0 0-8209 {}} {256 0 0 0-8207 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8064 {}} {256 0 0 0-8062 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8050 {}} {132 0 0 0-8472 {}} {592 -2 0 0-8444 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8374 {}}} SUCCS {{592 -2 0 0-8050 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8209 {}} {80 -2 0 0-8360 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8370 {}} {262 0 0 0-8372 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8444 {}}} CYCLES {}}
set a(0-8373) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3) TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-420 LOC {1 0.44050702210663195 8 0.0 8 0.0 8 0.9187256176853056} PREDS {{146 0 0 0-8358 {}} {258 0 0 0-8345 {}}} SUCCS {{259 0 0 0-8374 {}}} CYCLES {}}
set a(0-8374) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(7).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-421 LOC {6 1.0 8 0.9349804941482445 8 1.0 9 0.016254713914174213 9 0.016254713914174213} PREDS {{262 0 0 0-8374 {}} {259 0 0 0-8373 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8360 {}} {130 0 0 0-8358 {}} {258 0 0 0-8354 {}} {256 0 0 0-8209 {}} {592 -2 0 0-8209 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8195 {}} {256 0 0 0-8064 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8050 {}} {132 0 0 0-8472 {}} {592 -2 0 0-8444 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8430 {}}} SUCCS {{592 -2 0 0-8050 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8209 {}} {80 -2 0 0-8360 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8372 {}} {262 0 0 0-8374 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8444 {}}} CYCLES {}}
set a(0-8375) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx(13:0))(2-0) TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-422 LOC {1 0.44050702210663195 1 1.0 1 1.0 8 0.9187256176853056} PREDS {{146 0 0 0-8356 {}} {258 0 0 0-8345 {}}} SUCCS {{259 0 0 0-8376 {}}} CYCLES {}}
set a(0-8376) {AREA_SCORE {} NAME for:for:switch TYPE SELECT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-423 LOC {1 0.44050702210663195 1 1.0 1 1.0 8 0.9187256176853056} PREDS {{259 0 0 0-8375 {}} {130 0 0 0-8356 {}}} SUCCS {{146 0 0 0-8377 {}} {130 0 0 0-8378 {}} {146 0 0 0-8379 {}} {130 0 0 0-8380 {}} {146 0 0 0-8381 {}} {130 0 0 0-8382 {}} {146 0 0 0-8383 {}} {130 0 0 0-8384 {}} {146 0 0 0-8385 {}} {130 0 0 0-8386 {}} {146 0 0 0-8387 {}} {130 0 0 0-8388 {}} {146 0 0 0-8389 {}} {130 0 0 0-8390 {}} {146 0 0 0-8391 {}} {130 0 0 0-8392 {}}} CYCLES {}}
set a(0-8377) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#9 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-424 LOC {1 0.44050702210663195 8 0.0 8 0.0 8 0.9187256176853056} PREDS {{146 0 0 0-8376 {}} {258 0 0 0-8345 {}}} SUCCS {{259 0 0 0-8378 {}}} CYCLES {}}
set a(0-8378) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-425 LOC {6 1.0 8 0.9349804941482445 8 1.0 9 0.016254713914174213 9 0.016254713914174213} PREDS {{262 0 0 0-8378 {}} {259 0 0 0-8377 {}} {130 0 0 0-8376 {}} {258 0 0 0-8354 {}} {256 0 0 0-8213 {}} {256 0 0 0-8070 {}} {132 0 0 0-8472 {}}} SUCCS {{262 0 0 0-8378 {}}} CYCLES {}}
set a(0-8379) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#10 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-426 LOC {1 0.44050702210663195 8 0.0 8 0.0 8 0.9187256176853056} PREDS {{146 0 0 0-8376 {}} {258 0 0 0-8345 {}}} SUCCS {{259 0 0 0-8380 {}}} CYCLES {}}
set a(0-8380) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(1).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-427 LOC {6 1.0 8 0.9349804941482445 8 1.0 9 0.016254713914174213 9 0.016254713914174213} PREDS {{262 0 0 0-8380 {}} {259 0 0 0-8379 {}} {130 0 0 0-8376 {}} {258 0 0 0-8354 {}} {256 0 0 0-8215 {}} {256 0 0 0-8072 {}} {132 0 0 0-8472 {}}} SUCCS {{262 0 0 0-8380 {}}} CYCLES {}}
set a(0-8381) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#11 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-428 LOC {1 0.44050702210663195 8 0.0 8 0.0 8 0.9187256176853056} PREDS {{146 0 0 0-8376 {}} {258 0 0 0-8345 {}}} SUCCS {{259 0 0 0-8382 {}}} CYCLES {}}
set a(0-8382) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(2).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-429 LOC {6 1.0 8 0.9349804941482445 8 1.0 9 0.016254713914174213 9 0.016254713914174213} PREDS {{262 0 0 0-8382 {}} {259 0 0 0-8381 {}} {130 0 0 0-8376 {}} {258 0 0 0-8354 {}} {256 0 0 0-8217 {}} {256 0 0 0-8074 {}} {132 0 0 0-8472 {}}} SUCCS {{262 0 0 0-8382 {}}} CYCLES {}}
set a(0-8383) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#12 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-430 LOC {1 0.44050702210663195 8 0.0 8 0.0 8 0.9187256176853056} PREDS {{146 0 0 0-8376 {}} {258 0 0 0-8345 {}}} SUCCS {{259 0 0 0-8384 {}}} CYCLES {}}
set a(0-8384) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(3).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-431 LOC {6 1.0 8 0.9349804941482445 8 1.0 9 0.016254713914174213 9 0.016254713914174213} PREDS {{262 0 0 0-8384 {}} {259 0 0 0-8383 {}} {130 0 0 0-8376 {}} {258 0 0 0-8354 {}} {256 0 0 0-8219 {}} {256 0 0 0-8076 {}} {132 0 0 0-8472 {}}} SUCCS {{262 0 0 0-8384 {}}} CYCLES {}}
set a(0-8385) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#13 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-432 LOC {1 0.44050702210663195 8 0.0 8 0.0 8 0.9187256176853056} PREDS {{146 0 0 0-8376 {}} {258 0 0 0-8345 {}}} SUCCS {{259 0 0 0-8386 {}}} CYCLES {}}
set a(0-8386) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(4).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-433 LOC {6 1.0 8 0.9349804941482445 8 1.0 9 0.016254713914174213 9 0.016254713914174213} PREDS {{262 0 0 0-8386 {}} {259 0 0 0-8385 {}} {130 0 0 0-8376 {}} {258 0 0 0-8354 {}} {256 0 0 0-8221 {}} {256 0 0 0-8078 {}} {132 0 0 0-8472 {}}} SUCCS {{262 0 0 0-8386 {}}} CYCLES {}}
set a(0-8387) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#14 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-434 LOC {1 0.44050702210663195 8 0.0 8 0.0 8 0.9187256176853056} PREDS {{146 0 0 0-8376 {}} {258 0 0 0-8345 {}}} SUCCS {{259 0 0 0-8388 {}}} CYCLES {}}
set a(0-8388) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(5).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-435 LOC {6 1.0 8 0.9349804941482445 8 1.0 9 0.016254713914174213 9 0.016254713914174213} PREDS {{262 0 0 0-8388 {}} {259 0 0 0-8387 {}} {130 0 0 0-8376 {}} {258 0 0 0-8354 {}} {256 0 0 0-8223 {}} {256 0 0 0-8080 {}} {132 0 0 0-8472 {}}} SUCCS {{262 0 0 0-8388 {}}} CYCLES {}}
set a(0-8389) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#15 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-436 LOC {1 0.44050702210663195 8 0.0 8 0.0 8 0.9187256176853056} PREDS {{146 0 0 0-8376 {}} {258 0 0 0-8345 {}}} SUCCS {{259 0 0 0-8390 {}}} CYCLES {}}
set a(0-8390) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(6).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-437 LOC {6 1.0 8 0.9349804941482445 8 1.0 9 0.016254713914174213 9 0.016254713914174213} PREDS {{262 0 0 0-8390 {}} {259 0 0 0-8389 {}} {130 0 0 0-8376 {}} {258 0 0 0-8354 {}} {256 0 0 0-8225 {}} {256 0 0 0-8082 {}} {132 0 0 0-8472 {}}} SUCCS {{262 0 0 0-8390 {}}} CYCLES {}}
set a(0-8391) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#1 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-438 LOC {1 0.44050702210663195 8 0.0 8 0.0 8 0.9187256176853056} PREDS {{146 0 0 0-8376 {}} {258 0 0 0-8345 {}}} SUCCS {{259 0 0 0-8392 {}}} CYCLES {}}
set a(0-8392) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(7).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-439 LOC {6 1.0 8 0.9349804941482445 8 1.0 9 0.016254713914174213 9 0.016254713914174213} PREDS {{262 0 0 0-8392 {}} {259 0 0 0-8391 {}} {130 0 0 0-8376 {}} {258 0 0 0-8354 {}} {256 0 0 0-8227 {}} {256 0 0 0-8084 {}} {132 0 0 0-8472 {}}} SUCCS {{262 0 0 0-8392 {}}} CYCLES {}}
set a(0-8393) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,14) QUANTITY 2 NAME for:for:acc TYPE ACCU DELAY {1.08 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-440 LOC {1 0.2649544213263979 1 0.6464565019505851 1 0.6464565019505851 1 0.8220090052015604 8 0.740734622886866} PREDS {{258 0 0 0-8040 {}} {258 0 0 0-8033 {}}} SUCCS {{258 0 0 0-8411 {}}} CYCLES {}}
set a(0-8394) {AREA_SCORE {} NAME for:for:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-441 LOC {0 1.0 1 0.19282555266579973 1 0.19282555266579973 1 0.19282555266579973 8 0.11155117035110532} PREDS {} SUCCS {{258 0 0 0-8410 {}}} CYCLES {}}
set a(0-8395) {AREA_SCORE {} NAME nn:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-442 LOC {0 1.0 1 0.19282555266579973 1 0.19282555266579973 1 0.19282555266579973 8 0.11155117035110532} PREDS {} SUCCS {{258 0 0 0-8409 {}}} CYCLES {}}
set a(0-8396) {AREA_SCORE {} NAME nn:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-443 LOC {0 1.0 1 0.19282555266579973 1 0.19282555266579973 1 0.19282555266579973 8 0.11155117035110532} PREDS {} SUCCS {{258 0 0 0-8409 {}}} CYCLES {}}
set a(0-8397) {AREA_SCORE {} NAME nn:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-444 LOC {0 1.0 1 0.19282555266579973 1 0.19282555266579973 1 0.19282555266579973 8 0.11155117035110532} PREDS {} SUCCS {{258 0 0 0-8409 {}}} CYCLES {}}
set a(0-8398) {AREA_SCORE {} NAME nn:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-445 LOC {0 1.0 1 0.19282555266579973 1 0.19282555266579973 1 0.19282555266579973 8 0.11155117035110532} PREDS {} SUCCS {{258 0 0 0-8409 {}}} CYCLES {}}
set a(0-8399) {AREA_SCORE {} NAME nn:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-446 LOC {0 1.0 1 0.19282555266579973 1 0.19282555266579973 1 0.19282555266579973 8 0.11155117035110532} PREDS {} SUCCS {{258 0 0 0-8409 {}}} CYCLES {}}
set a(0-8400) {AREA_SCORE {} NAME nn:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-447 LOC {0 1.0 1 0.19282555266579973 1 0.19282555266579973 1 0.19282555266579973 8 0.11155117035110532} PREDS {} SUCCS {{258 0 0 0-8409 {}}} CYCLES {}}
set a(0-8401) {AREA_SCORE {} NAME nn:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-448 LOC {0 1.0 1 0.19282555266579973 1 0.19282555266579973 1 0.19282555266579973 8 0.11155117035110532} PREDS {} SUCCS {{258 0 0 0-8409 {}}} CYCLES {}}
set a(0-8402) {AREA_SCORE {} NAME nn:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-449 LOC {0 1.0 1 0.19282555266579973 1 0.19282555266579973 1 0.19282555266579973 8 0.11155117035110532} PREDS {} SUCCS {{258 0 0 0-8409 {}}} CYCLES {}}
set a(0-8403) {AREA_SCORE {} NAME nn:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-450 LOC {0 1.0 1 0.19282555266579973 1 0.19282555266579973 1 0.19282555266579973 8 0.11155117035110532} PREDS {} SUCCS {{258 0 0 0-8409 {}}} CYCLES {}}
set a(0-8404) {AREA_SCORE {} NAME nn:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-451 LOC {0 1.0 1 0.19282555266579973 1 0.19282555266579973 1 0.19282555266579973 8 0.11155117035110532} PREDS {} SUCCS {{258 0 0 0-8409 {}}} CYCLES {}}
set a(0-8405) {AREA_SCORE {} NAME nn:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-452 LOC {0 1.0 1 0.19282555266579973 1 0.19282555266579973 1 0.19282555266579973 8 0.11155117035110532} PREDS {} SUCCS {{258 0 0 0-8409 {}}} CYCLES {}}
set a(0-8406) {AREA_SCORE {} NAME nn:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-453 LOC {0 1.0 1 0.19282555266579973 1 0.19282555266579973 1 0.19282555266579973 8 0.11155117035110532} PREDS {} SUCCS {{258 0 0 0-8409 {}}} CYCLES {}}
set a(0-8407) {AREA_SCORE {} NAME nn:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-454 LOC {0 1.0 1 0.19282555266579973 1 0.19282555266579973 1 0.19282555266579973 8 0.11155117035110532} PREDS {} SUCCS {{258 0 0 0-8409 {}}} CYCLES {}}
set a(0-8408) {AREA_SCORE {} NAME nn:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-455 LOC {0 1.0 1 0.19282555266579973 1 0.19282555266579973 1 0.19282555266579973 8 0.11155117035110532} PREDS {} SUCCS {{259 0 0 0-8409 {}}} CYCLES {}}
set a(0-8409) {AREA_SCORE {} NAME nn:conc TYPE CONCATENATE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-456 LOC {0 1.0 1 0.19282555266579973 1 0.19282555266579973 8 0.11155117035110532} PREDS {{259 0 0 0-8408 {}} {258 0 0 0-8407 {}} {258 0 0 0-8406 {}} {258 0 0 0-8405 {}} {258 0 0 0-8404 {}} {258 0 0 0-8403 {}} {258 0 0 0-8402 {}} {258 0 0 0-8401 {}} {258 0 0 0-8400 {}} {258 0 0 0-8399 {}} {258 0 0 0-8398 {}} {258 0 0 0-8397 {}} {258 0 0 0-8396 {}} {258 0 0 0-8395 {}}} SUCCS {{259 0 0 0-8410 {}}} CYCLES {}}
set a(0-8410) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME for:for:mul TYPE MUL DELAY {3.87 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-457 LOC {1 0.0 1 0.19282555266579973 1 0.19282555266579973 1 0.8220089642392718 8 0.7407345819245774} PREDS {{259 0 0 0-8409 {}} {258 0 0 0-8394 {}}} SUCCS {{259 0 0 0-8411 {}}} CYCLES {}}
set a(0-8411) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME for:for:for:for:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-458 LOC {1 0.6291835500650195 1 0.8220091027308192 1 0.8220091027308192 1 0.9999998374512353 8 0.9187254551365409} PREDS {{259 0 0 0-8410 {}} {258 0 0 0-8393 {}}} SUCCS {{258 0 0 0-8427 {}} {258 0 0 0-8429 {}} {258 0 0 0-8431 {}} {258 0 0 0-8433 {}} {258 0 0 0-8435 {}} {258 0 0 0-8437 {}} {258 0 0 0-8439 {}} {258 0 0 0-8441 {}} {258 0 0 0-8443 {}} {258 0 0 0-8445 {}} {258 0 0 0-8447 {}} {258 0 0 0-8449 {}} {258 0 0 0-8451 {}} {258 0 0 0-8453 {}} {258 0 0 0-8455 {}} {258 0 0 0-8457 {}} {258 0 0 0-8459 {}} {258 0 0 0-8461 {}}} CYCLES {}}
set a(0-8412) {AREA_SCORE {} NAME for:for:b:not#2 TYPE NOT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-459 LOC {5 0.6810793237971391 7 0.7781209362808842 7 0.7781209362808842 8 0.461963589076723} PREDS {{258 0 0 0-8344 {}}} SUCCS {{259 0 0 0-8413 {}}} CYCLES {}}
set a(0-8413) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME for:for:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-460 LOC {5 0.6810793237971391 7 0.7781209362808842 7 0.7781209362808842 7 0.9999998374512353 8 0.6838424902470741} PREDS {{259 0 0 0-8412 {}} {258 0 0 0-8185 {}}} SUCCS {{259 0 0 0-8414 {}} {258 0 0 0-8416 {}} {258 0 0 0-8419 {}} {258 0 0 0-8423 {}}} CYCLES {}}
set a(0-8414) {AREA_SCORE {} NAME operator<<32,true>:slc()(32) TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-461 LOC {5 0.9029583875162548 7 1.0 7 1.0 8 0.6838426527958387} PREDS {{259 0 0 0-8413 {}}} SUCCS {{259 0 0 0-8415 {}}} CYCLES {}}
set a(0-8415) {AREA_SCORE {} NAME modulo_sub:qsel TYPE SELECT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-462 LOC {5 0.9029583875162548 7 1.0 7 1.0 8 0.6838426527958387} PREDS {{259 0 0 0-8414 {}}} SUCCS {{146 0 0 0-8416 {}} {146 0 0 0-8417 {}} {146 0 0 0-8418 {}} {146 0 0 0-8419 {}} {146 0 0 0-8420 {}}} CYCLES {}}
set a(0-8416) {AREA_SCORE {} NAME modulo_sub:qif:slc(modulo_sub:base)(30-0) TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-463 LOC {5 0.9029583875162548 8 0.0 8 0.0 8 0.6838426527958387} PREDS {{146 0 0 0-8415 {}} {258 0 0 0-8413 {}}} SUCCS {{259 0 0 0-8417 {}}} CYCLES {}}
set a(0-8417) {AREA_SCORE {} NAME modulo_sub:qif:conc TYPE CONCATENATE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-464 LOC {5 0.9029583875162548 8 0.6838426527958387 8 0.6838426527958387 8 0.6838426527958387} PREDS {{259 0 0 0-8416 {}} {146 0 0 0-8415 {}}} SUCCS {{259 0 0 0-8418 {}}} CYCLES {}}
set a(0-8418) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME modulo_sub:qif:acc TYPE ACCU DELAY {1.36 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-465 LOC {6 0.0 8 0.6838426527958387 8 0.6838426527958387 8 0.9057215539661898 8 0.9057215539661898} PREDS {{259 0 0 0-8417 {}} {146 0 0 0-8415 {}}} SUCCS {{258 0 0 0-8424 {}}} CYCLES {}}
set a(0-8419) {AREA_SCORE {} NAME modulo_sub:qelse:slc(modulo_sub:base)(30-0) TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-466 LOC {5 0.9029583875162548 8 0.0 8 0.0 8 0.9057217165149545} PREDS {{146 0 0 0-8415 {}} {258 0 0 0-8413 {}}} SUCCS {{259 0 0 0-8420 {}}} CYCLES {}}
set a(0-8420) {AREA_SCORE {} NAME modulo_sub:qelse:conc TYPE CONCATENATE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-467 LOC {5 0.9029583875162548 8 0.0 8 0.0 8 0.9057217165149545} PREDS {{259 0 0 0-8419 {}} {146 0 0 0-8415 {}}} SUCCS {{259 0 0 0-8421 {}}} CYCLES {}}
set a(0-8421) {AREA_SCORE {} NAME modulo_sub:slc(modulo_sub:_qr.sva#1)(30-0) TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-468 LOC {5 0.9029583875162548 8 0.0 8 0.0 8 0.9057217165149545} PREDS {{259 0 0 0-8420 {}} {258 0 0 0-7991 {}}} SUCCS {{259 0 0 0-8422 {}}} CYCLES {}}
set a(0-8422) {AREA_SCORE {} NAME modulo_sub:exu TYPE PADZEROES PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-469 LOC {5 0.9029583875162548 8 0.9057217165149545 8 0.9057217165149545 8 0.9057217165149545} PREDS {{259 0 0 0-8421 {}}} SUCCS {{258 0 0 0-8424 {}}} CYCLES {}}
set a(0-8423) {AREA_SCORE {} NAME operator<<32,true>:slc()(32)#1 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-470 LOC {5 0.9029583875162548 8 0.0 8 0.0 8 0.9057217165149545} PREDS {{258 0 0 0-8413 {}}} SUCCS {{259 0 0 0-8424 {}}} CYCLES {}}
set a(0-8424) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 3 NAME modulo_sub:mux TYPE MUX DELAY {0.08 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-471 LOC {6 0.22187906371911573 8 0.9057217165149545 8 0.9057217165149545 8 0.9187254551365409 8 0.9187254551365409} PREDS {{259 0 0 0-8423 {}} {258 0 0 0-8422 {}} {258 0 0 0-8418 {}} {258 0 0 0-7992 {}}} SUCCS {{258 0 0 0-8430 {}} {258 0 0 0-8432 {}} {258 0 0 0-8434 {}} {258 0 0 0-8436 {}} {258 0 0 0-8438 {}} {258 0 0 0-8440 {}} {258 0 0 0-8442 {}} {258 0 0 0-8444 {}} {258 0 0 0-8448 {}} {258 0 0 0-8450 {}} {258 0 0 0-8452 {}} {258 0 0 0-8454 {}} {258 0 0 0-8456 {}} {258 0 0 0-8458 {}} {258 0 0 0-8460 {}} {258 0 0 0-8462 {}}} CYCLES {}}
set a(0-8425) {AREA_SCORE {} NAME for:for:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-472 LOC {0 1.0 0 1.0 0 1.0 0 1.0 8 0.9187256176853056} PREDS {} SUCCS {{259 0 0 0-8426 {}}} CYCLES {}}
set a(0-8426) {AREA_SCORE {} NAME for:for:drf(x)#1 TYPE SELECT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-473 LOC {0 1.0 0 1.0 0 1.0 8 0.9187256176853056} PREDS {{259 0 0 0-8425 {}}} SUCCS {{146 0 0 0-8427 {}} {130 0 0 0-8428 {}} {146 0 0 0-8445 {}} {130 0 0 0-8446 {}}} CYCLES {}}
set a(0-8427) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx#1(13:0))(2-0)#1 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-474 LOC {1 0.8071744473342002 1 1.0 1 1.0 8 0.9187256176853056} PREDS {{146 0 0 0-8426 {}} {258 0 0 0-8411 {}}} SUCCS {{259 0 0 0-8428 {}}} CYCLES {}}
set a(0-8428) {AREA_SCORE {} NAME for:for:switch#3 TYPE SELECT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-475 LOC {1 0.8071744473342002 1 1.0 1 1.0 8 0.9187256176853056} PREDS {{259 0 0 0-8427 {}} {130 0 0 0-8426 {}}} SUCCS {{146 0 0 0-8429 {}} {130 0 0 0-8430 {}} {146 0 0 0-8431 {}} {130 0 0 0-8432 {}} {146 0 0 0-8433 {}} {130 0 0 0-8434 {}} {146 0 0 0-8435 {}} {130 0 0 0-8436 {}} {146 0 0 0-8437 {}} {130 0 0 0-8438 {}} {146 0 0 0-8439 {}} {130 0 0 0-8440 {}} {146 0 0 0-8441 {}} {130 0 0 0-8442 {}} {146 0 0 0-8443 {}} {130 0 0 0-8444 {}}} CYCLES {}}
set a(0-8429) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#2 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-476 LOC {1 0.8071744473342002 8 0.0 8 0.0 8 0.9187256176853056} PREDS {{146 0 0 0-8428 {}} {258 0 0 0-8411 {}}} SUCCS {{259 0 0 0-8430 {}}} CYCLES {}}
set a(0-8430) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-477 LOC {6 1.0 8 0.9349804941482445 8 1.0 9 0.016254713914174213 9 0.016254713914174213} PREDS {{262 0 0 0-8430 {}} {259 0 0 0-8429 {}} {130 0 0 0-8428 {}} {258 0 0 0-8424 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8360 {}} {592 -2 0 0-8209 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8197 {}} {256 0 0 0-8195 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8052 {}} {256 0 0 0-8050 {}} {592 -2 0 0-8050 {}} {132 0 0 0-8472 {}} {592 -2 0 0-8444 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8432 {}}} SUCCS {{262 0 0 0-8050 {}} {592 -2 0 0-8050 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8209 {}} {80 -2 0 0-8360 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8374 {}} {262 0 0 0-8430 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8444 {}}} CYCLES {}}
set a(0-8431) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#3 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-478 LOC {1 0.8071744473342002 8 0.0 8 0.0 8 0.9187256176853056} PREDS {{146 0 0 0-8428 {}} {258 0 0 0-8411 {}}} SUCCS {{259 0 0 0-8432 {}}} CYCLES {}}
set a(0-8432) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-479 LOC {6 1.0 8 0.9349804941482445 8 1.0 9 0.016254713914174213 9 0.016254713914174213} PREDS {{262 0 0 0-8432 {}} {259 0 0 0-8431 {}} {592 -2 0 0-8430 {}} {130 0 0 0-8428 {}} {258 0 0 0-8424 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8360 {}} {592 -2 0 0-8209 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8199 {}} {256 0 0 0-8197 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8054 {}} {256 0 0 0-8052 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8050 {}} {132 0 0 0-8472 {}} {592 -2 0 0-8444 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8434 {}}} SUCCS {{592 -2 0 0-8050 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8209 {}} {80 -2 0 0-8360 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8430 {}} {262 0 0 0-8432 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8444 {}}} CYCLES {}}
set a(0-8433) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#4 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-480 LOC {1 0.8071744473342002 8 0.0 8 0.0 8 0.9187256176853056} PREDS {{146 0 0 0-8428 {}} {258 0 0 0-8411 {}}} SUCCS {{259 0 0 0-8434 {}}} CYCLES {}}
set a(0-8434) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-481 LOC {6 1.0 8 0.9349804941482445 8 1.0 9 0.016254713914174213 9 0.016254713914174213} PREDS {{262 0 0 0-8434 {}} {259 0 0 0-8433 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8430 {}} {130 0 0 0-8428 {}} {258 0 0 0-8424 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8360 {}} {592 -2 0 0-8209 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8201 {}} {256 0 0 0-8199 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8056 {}} {256 0 0 0-8054 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8050 {}} {132 0 0 0-8472 {}} {592 -2 0 0-8444 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8436 {}}} SUCCS {{592 -2 0 0-8050 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8209 {}} {80 -2 0 0-8360 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8432 {}} {262 0 0 0-8434 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8444 {}}} CYCLES {}}
set a(0-8435) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#5 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-482 LOC {1 0.8071744473342002 8 0.0 8 0.0 8 0.9187256176853056} PREDS {{146 0 0 0-8428 {}} {258 0 0 0-8411 {}}} SUCCS {{259 0 0 0-8436 {}}} CYCLES {}}
set a(0-8436) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(3).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-483 LOC {6 1.0 8 0.9349804941482445 8 1.0 9 0.016254713914174213 9 0.016254713914174213} PREDS {{262 0 0 0-8436 {}} {259 0 0 0-8435 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8430 {}} {130 0 0 0-8428 {}} {258 0 0 0-8424 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8360 {}} {592 -2 0 0-8209 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8203 {}} {256 0 0 0-8201 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8058 {}} {256 0 0 0-8056 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8050 {}} {132 0 0 0-8472 {}} {592 -2 0 0-8444 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8438 {}}} SUCCS {{592 -2 0 0-8050 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8209 {}} {80 -2 0 0-8360 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8434 {}} {262 0 0 0-8436 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8444 {}}} CYCLES {}}
set a(0-8437) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#6 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-484 LOC {1 0.8071744473342002 8 0.0 8 0.0 8 0.9187256176853056} PREDS {{146 0 0 0-8428 {}} {258 0 0 0-8411 {}}} SUCCS {{259 0 0 0-8438 {}}} CYCLES {}}
set a(0-8438) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(4).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-485 LOC {6 1.0 8 0.9349804941482445 8 1.0 9 0.016254713914174213 9 0.016254713914174213} PREDS {{262 0 0 0-8438 {}} {259 0 0 0-8437 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8430 {}} {130 0 0 0-8428 {}} {258 0 0 0-8424 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8360 {}} {592 -2 0 0-8209 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8205 {}} {256 0 0 0-8203 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8060 {}} {256 0 0 0-8058 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8050 {}} {132 0 0 0-8472 {}} {592 -2 0 0-8444 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8440 {}}} SUCCS {{592 -2 0 0-8050 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8209 {}} {80 -2 0 0-8360 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8436 {}} {262 0 0 0-8438 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8444 {}}} CYCLES {}}
set a(0-8439) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#7 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-486 LOC {1 0.8071744473342002 8 0.0 8 0.0 8 0.9187256176853056} PREDS {{146 0 0 0-8428 {}} {258 0 0 0-8411 {}}} SUCCS {{259 0 0 0-8440 {}}} CYCLES {}}
set a(0-8440) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(5).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-487 LOC {6 1.0 8 0.9349804941482445 8 1.0 9 0.016254713914174213 9 0.016254713914174213} PREDS {{262 0 0 0-8440 {}} {259 0 0 0-8439 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8430 {}} {130 0 0 0-8428 {}} {258 0 0 0-8424 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8360 {}} {592 -2 0 0-8209 {}} {592 -2 0 0-8207 {}} {256 0 0 0-8205 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8062 {}} {256 0 0 0-8060 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8050 {}} {132 0 0 0-8472 {}} {592 -2 0 0-8444 {}} {592 -2 0 0-8442 {}}} SUCCS {{592 -2 0 0-8050 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8209 {}} {80 -2 0 0-8360 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8438 {}} {262 0 0 0-8440 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8444 {}}} CYCLES {}}
set a(0-8441) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#8 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-488 LOC {1 0.8071744473342002 8 0.0 8 0.0 8 0.9187256176853056} PREDS {{146 0 0 0-8428 {}} {258 0 0 0-8411 {}}} SUCCS {{259 0 0 0-8442 {}}} CYCLES {}}
set a(0-8442) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(6).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-489 LOC {6 1.0 8 0.9349804941482445 8 1.0 9 0.016254713914174213 9 0.016254713914174213} PREDS {{262 0 0 0-8442 {}} {259 0 0 0-8441 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8430 {}} {130 0 0 0-8428 {}} {258 0 0 0-8424 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8360 {}} {592 -2 0 0-8209 {}} {256 0 0 0-8207 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8064 {}} {256 0 0 0-8062 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8050 {}} {132 0 0 0-8472 {}} {592 -2 0 0-8444 {}}} SUCCS {{592 -2 0 0-8050 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8209 {}} {80 -2 0 0-8360 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8440 {}} {262 0 0 0-8442 {}} {592 -2 0 0-8444 {}}} CYCLES {}}
set a(0-8443) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3) TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-490 LOC {1 0.8071744473342002 8 0.0 8 0.0 8 0.9187256176853056} PREDS {{146 0 0 0-8428 {}} {258 0 0 0-8411 {}}} SUCCS {{259 0 0 0-8444 {}}} CYCLES {}}
set a(0-8444) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(7).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-491 LOC {6 1.0 8 0.9349804941482445 8 1.0 9 0.016254713914174213 9 0.016254713914174213} PREDS {{262 0 0 0-8444 {}} {259 0 0 0-8443 {}} {592 -2 0 0-8442 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8430 {}} {130 0 0 0-8428 {}} {258 0 0 0-8424 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8360 {}} {256 0 0 0-8209 {}} {592 -2 0 0-8209 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8195 {}} {256 0 0 0-8064 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8050 {}} {132 0 0 0-8472 {}}} SUCCS {{592 -2 0 0-8050 {}} {592 -2 0 0-8052 {}} {592 -2 0 0-8054 {}} {592 -2 0 0-8056 {}} {592 -2 0 0-8058 {}} {592 -2 0 0-8060 {}} {592 -2 0 0-8062 {}} {592 -2 0 0-8064 {}} {592 -2 0 0-8195 {}} {592 -2 0 0-8197 {}} {592 -2 0 0-8199 {}} {592 -2 0 0-8201 {}} {592 -2 0 0-8203 {}} {592 -2 0 0-8205 {}} {592 -2 0 0-8207 {}} {592 -2 0 0-8209 {}} {80 -2 0 0-8360 {}} {592 -2 0 0-8362 {}} {592 -2 0 0-8364 {}} {592 -2 0 0-8366 {}} {592 -2 0 0-8368 {}} {592 -2 0 0-8370 {}} {592 -2 0 0-8372 {}} {592 -2 0 0-8374 {}} {592 -2 0 0-8430 {}} {592 -2 0 0-8432 {}} {592 -2 0 0-8434 {}} {592 -2 0 0-8436 {}} {592 -2 0 0-8438 {}} {592 -2 0 0-8440 {}} {592 -2 0 0-8442 {}} {262 0 0 0-8444 {}}} CYCLES {}}
set a(0-8445) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx#1(13:0))(2-0) TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-492 LOC {1 0.8071744473342002 1 1.0 1 1.0 8 0.9187256176853056} PREDS {{146 0 0 0-8426 {}} {258 0 0 0-8411 {}}} SUCCS {{259 0 0 0-8446 {}}} CYCLES {}}
set a(0-8446) {AREA_SCORE {} NAME for:for:switch#1 TYPE SELECT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-493 LOC {1 0.8071744473342002 1 1.0 1 1.0 8 0.9187256176853056} PREDS {{259 0 0 0-8445 {}} {130 0 0 0-8426 {}}} SUCCS {{146 0 0 0-8447 {}} {130 0 0 0-8448 {}} {146 0 0 0-8449 {}} {130 0 0 0-8450 {}} {146 0 0 0-8451 {}} {130 0 0 0-8452 {}} {146 0 0 0-8453 {}} {130 0 0 0-8454 {}} {146 0 0 0-8455 {}} {130 0 0 0-8456 {}} {146 0 0 0-8457 {}} {130 0 0 0-8458 {}} {146 0 0 0-8459 {}} {130 0 0 0-8460 {}} {146 0 0 0-8461 {}} {130 0 0 0-8462 {}}} CYCLES {}}
set a(0-8447) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#9 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-494 LOC {1 0.8071744473342002 8 0.0 8 0.0 8 0.9187256176853056} PREDS {{146 0 0 0-8446 {}} {258 0 0 0-8411 {}}} SUCCS {{259 0 0 0-8448 {}}} CYCLES {}}
set a(0-8448) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-495 LOC {6 1.0 8 0.9349804941482445 8 1.0 9 0.016254713914174213 9 0.016254713914174213} PREDS {{262 0 0 0-8448 {}} {259 0 0 0-8447 {}} {130 0 0 0-8446 {}} {258 0 0 0-8424 {}} {256 0 0 0-8213 {}} {256 0 0 0-8070 {}} {132 0 0 0-8472 {}}} SUCCS {{262 0 0 0-8448 {}}} CYCLES {}}
set a(0-8449) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#10 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-496 LOC {1 0.8071744473342002 8 0.0 8 0.0 8 0.9187256176853056} PREDS {{146 0 0 0-8446 {}} {258 0 0 0-8411 {}}} SUCCS {{259 0 0 0-8450 {}}} CYCLES {}}
set a(0-8450) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-497 LOC {6 1.0 8 0.9349804941482445 8 1.0 9 0.016254713914174213 9 0.016254713914174213} PREDS {{262 0 0 0-8450 {}} {259 0 0 0-8449 {}} {130 0 0 0-8446 {}} {258 0 0 0-8424 {}} {256 0 0 0-8215 {}} {256 0 0 0-8072 {}} {132 0 0 0-8472 {}}} SUCCS {{262 0 0 0-8450 {}}} CYCLES {}}
set a(0-8451) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#11 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-498 LOC {1 0.8071744473342002 8 0.0 8 0.0 8 0.9187256176853056} PREDS {{146 0 0 0-8446 {}} {258 0 0 0-8411 {}}} SUCCS {{259 0 0 0-8452 {}}} CYCLES {}}
set a(0-8452) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-499 LOC {6 1.0 8 0.9349804941482445 8 1.0 9 0.016254713914174213 9 0.016254713914174213} PREDS {{262 0 0 0-8452 {}} {259 0 0 0-8451 {}} {130 0 0 0-8446 {}} {258 0 0 0-8424 {}} {256 0 0 0-8217 {}} {256 0 0 0-8074 {}} {132 0 0 0-8472 {}}} SUCCS {{262 0 0 0-8452 {}}} CYCLES {}}
set a(0-8453) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#12 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-500 LOC {1 0.8071744473342002 8 0.0 8 0.0 8 0.9187256176853056} PREDS {{146 0 0 0-8446 {}} {258 0 0 0-8411 {}}} SUCCS {{259 0 0 0-8454 {}}} CYCLES {}}
set a(0-8454) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(3).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-501 LOC {6 1.0 8 0.9349804941482445 8 1.0 9 0.016254713914174213 9 0.016254713914174213} PREDS {{262 0 0 0-8454 {}} {259 0 0 0-8453 {}} {130 0 0 0-8446 {}} {258 0 0 0-8424 {}} {256 0 0 0-8219 {}} {256 0 0 0-8076 {}} {132 0 0 0-8472 {}}} SUCCS {{262 0 0 0-8454 {}}} CYCLES {}}
set a(0-8455) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#13 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-502 LOC {1 0.8071744473342002 8 0.0 8 0.0 8 0.9187256176853056} PREDS {{146 0 0 0-8446 {}} {258 0 0 0-8411 {}}} SUCCS {{259 0 0 0-8456 {}}} CYCLES {}}
set a(0-8456) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(4).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-503 LOC {6 1.0 8 0.9349804941482445 8 1.0 9 0.016254713914174213 9 0.016254713914174213} PREDS {{262 0 0 0-8456 {}} {259 0 0 0-8455 {}} {130 0 0 0-8446 {}} {258 0 0 0-8424 {}} {256 0 0 0-8221 {}} {256 0 0 0-8078 {}} {132 0 0 0-8472 {}}} SUCCS {{262 0 0 0-8456 {}}} CYCLES {}}
set a(0-8457) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#14 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-504 LOC {1 0.8071744473342002 8 0.0 8 0.0 8 0.9187256176853056} PREDS {{146 0 0 0-8446 {}} {258 0 0 0-8411 {}}} SUCCS {{259 0 0 0-8458 {}}} CYCLES {}}
set a(0-8458) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(5).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-505 LOC {6 1.0 8 0.9349804941482445 8 1.0 9 0.016254713914174213 9 0.016254713914174213} PREDS {{262 0 0 0-8458 {}} {259 0 0 0-8457 {}} {130 0 0 0-8446 {}} {258 0 0 0-8424 {}} {256 0 0 0-8223 {}} {256 0 0 0-8080 {}} {132 0 0 0-8472 {}}} SUCCS {{262 0 0 0-8458 {}}} CYCLES {}}
set a(0-8459) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#15 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-506 LOC {1 0.8071744473342002 8 0.0 8 0.0 8 0.9187256176853056} PREDS {{146 0 0 0-8446 {}} {258 0 0 0-8411 {}}} SUCCS {{259 0 0 0-8460 {}}} CYCLES {}}
set a(0-8460) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(6).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-507 LOC {6 1.0 8 0.9349804941482445 8 1.0 9 0.016254713914174213 9 0.016254713914174213} PREDS {{262 0 0 0-8460 {}} {259 0 0 0-8459 {}} {130 0 0 0-8446 {}} {258 0 0 0-8424 {}} {256 0 0 0-8225 {}} {256 0 0 0-8082 {}} {132 0 0 0-8472 {}}} SUCCS {{262 0 0 0-8460 {}}} CYCLES {}}
set a(0-8461) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#1 TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-508 LOC {1 0.8071744473342002 8 0.0 8 0.0 8 0.9187256176853056} PREDS {{146 0 0 0-8446 {}} {258 0 0 0-8411 {}}} SUCCS {{259 0 0 0-8462 {}}} CYCLES {}}
set a(0-8462) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(7).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-509 LOC {6 1.0 8 0.9349804941482445 8 1.0 9 0.016254713914174213 9 0.016254713914174213} PREDS {{262 0 0 0-8462 {}} {259 0 0 0-8461 {}} {130 0 0 0-8446 {}} {258 0 0 0-8424 {}} {256 0 0 0-8227 {}} {256 0 0 0-8084 {}} {132 0 0 0-8472 {}}} SUCCS {{262 0 0 0-8462 {}}} CYCLES {}}
set a(0-8463) {AREA_SCORE {} NAME for:for:t:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-510 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.16612490247074121} PREDS {{262 0 0 0-8470 {}}} SUCCS {{259 0 0 0-8464 {}} {256 0 0 0-8470 {}}} CYCLES {}}
set a(0-8464) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(13:0))(12-0) TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-511 LOC {0 1.0 1 0.0 1 0.0 6 0.16612490247074121} PREDS {{259 0 0 0-8463 {}}} SUCCS {{259 0 0 0-8465 {}}} CYCLES {}}
set a(0-8465) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,2,1,14) QUANTITY 1 NAME for:for:acc#6 TYPE ACCU DELAY {1.08 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-512 LOC {1 0.0 1 0.8244473992197658 1 0.8244473992197658 1 0.9999999024707411 6 0.34167740572171645} PREDS {{259 0 0 0-8464 {}}} SUCCS {{259 0 0 0-8466 {}} {258 0 0 0-8470 {}}} CYCLES {}}
set a(0-8466) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(13:0))(13) TYPE READSLICE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-513 LOC {1 0.17555260078023407 1 1.0 1 1.0 6 0.3416775032509753} PREDS {{259 0 0 0-8465 {}}} SUCCS {{259 0 0 0-8467 {}}} CYCLES {}}
set a(0-8467) {AREA_SCORE {} NAME for:for:t:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-514 LOC {1 0.17555260078023407 1 1.0 1 1.0 1 1.0 6 0.3416775032509753} PREDS {{259 0 0 0-8466 {}} {256 0 0 0-7990 {}} {132 0 0 0-8472 {}}} SUCCS {{260 0 0 0-7990 {}} {259 0 0 0-8468 {}} {258 0 0 0-8471 {}}} CYCLES {}}
set a(0-8468) {AREA_SCORE {} NAME for:for:t:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-515 LOC {1 0.17555260078023407 1 1.0 1 1.0 1 1.0 6 0.3416775032509753} PREDS {{259 0 0 0-8467 {}}} SUCCS {{260 0 0 0-7990 {}} {259 0 0 0-8469 {}}} CYCLES {}}
set a(0-8469) {AREA_SCORE {} NAME for:for:t:select TYPE SELECT PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-516 LOC {1 0.17555260078023407 1 1.0 1 1.0 6 0.3416775032509753} PREDS {{259 0 0 0-8468 {}}} SUCCS {{131 0 0 0-8470 {}}} CYCLES {}}
set a(0-8470) {AREA_SCORE {} NAME asn(for:for:t(13:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 LOC {1 0.17555260078023407 1 1.0 1 1.0 1 1.0 6 0.3416775032509753} PREDS {{260 0 0 0-8470 {}} {131 0 0 0-8469 {}} {258 0 0 0-8465 {}} {256 0 0 0-8463 {}} {256 0 0 0-8038 {}} {256 0 0 0-8031 {}} {132 0 0 0-8472 {}}} SUCCS {{262 0 0 0-8031 {}} {262 0 0 0-8038 {}} {262 0 0 0-8463 {}} {260 0 0 0-8470 {}}} CYCLES {}}
set a(0-8471) {AREA_SCORE {} NAME for:for:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-517 LOC {1 0.17555260078023407 1 1.0 1 1.0 1 1.0 6 1.0} PREDS {{258 0 0 0-8467 {}}} SUCCS {{260 0 0 0-7990 {}} {259 0 0 0-8472 {}}} CYCLES {}}
set a(0-8472) {AREA_SCORE {} NAME for:for:break(for:for) TYPE TERMINATE PAR 0-7968 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-518 LOC {1 0.17555260078023407 1 1.0 1 1.0 6 1.0} PREDS {{259 0 0 0-8471 {}}} SUCCS {{132 0 0 0-7990 {}} {132 0 0 0-8050 {}} {132 0 0 0-8052 {}} {132 0 0 0-8054 {}} {132 0 0 0-8056 {}} {132 0 0 0-8058 {}} {132 0 0 0-8060 {}} {132 0 0 0-8062 {}} {132 0 0 0-8064 {}} {132 0 0 0-8070 {}} {132 0 0 0-8072 {}} {132 0 0 0-8074 {}} {132 0 0 0-8076 {}} {132 0 0 0-8078 {}} {132 0 0 0-8080 {}} {132 0 0 0-8082 {}} {132 0 0 0-8084 {}} {132 0 0 0-8195 {}} {132 0 0 0-8197 {}} {132 0 0 0-8199 {}} {132 0 0 0-8201 {}} {132 0 0 0-8203 {}} {132 0 0 0-8205 {}} {132 0 0 0-8207 {}} {132 0 0 0-8209 {}} {132 0 0 0-8213 {}} {132 0 0 0-8215 {}} {132 0 0 0-8217 {}} {132 0 0 0-8219 {}} {132 0 0 0-8221 {}} {132 0 0 0-8223 {}} {132 0 0 0-8225 {}} {132 0 0 0-8227 {}} {132 0 0 0-8360 {}} {132 0 0 0-8362 {}} {132 0 0 0-8364 {}} {132 0 0 0-8366 {}} {132 0 0 0-8368 {}} {132 0 0 0-8370 {}} {132 0 0 0-8372 {}} {132 0 0 0-8374 {}} {132 0 0 0-8378 {}} {132 0 0 0-8380 {}} {132 0 0 0-8382 {}} {132 0 0 0-8384 {}} {132 0 0 0-8386 {}} {132 0 0 0-8388 {}} {132 0 0 0-8390 {}} {132 0 0 0-8392 {}} {132 0 0 0-8430 {}} {132 0 0 0-8432 {}} {132 0 0 0-8434 {}} {132 0 0 0-8436 {}} {132 0 0 0-8438 {}} {132 0 0 0-8440 {}} {132 0 0 0-8442 {}} {132 0 0 0-8444 {}} {132 0 0 0-8448 {}} {132 0 0 0-8450 {}} {132 0 0 0-8452 {}} {132 0 0 0-8454 {}} {132 0 0 0-8456 {}} {132 0 0 0-8458 {}} {132 0 0 0-8460 {}} {132 0 0 0-8462 {}} {132 0 0 0-8467 {}} {132 0 0 0-8470 {}}} CYCLES {}}
set a(0-7968) {CHI {0-7990 0-7991 0-7992 0-7993 0-7994 0-7995 0-7996 0-7997 0-7998 0-7999 0-8000 0-8001 0-8002 0-8003 0-8004 0-8005 0-8006 0-8007 0-8008 0-8009 0-8010 0-8011 0-8012 0-8013 0-8014 0-8015 0-8016 0-8017 0-8018 0-8019 0-8020 0-8021 0-8022 0-8023 0-8024 0-8025 0-8026 0-8027 0-8028 0-8029 0-8030 0-8031 0-8032 0-8033 0-8034 0-8035 0-8036 0-8037 0-8038 0-8039 0-8040 0-8041 0-8042 0-8043 0-8044 0-8045 0-8046 0-8047 0-8048 0-8049 0-8050 0-8051 0-8052 0-8053 0-8054 0-8055 0-8056 0-8057 0-8058 0-8059 0-8060 0-8061 0-8062 0-8063 0-8064 0-8065 0-8066 0-8067 0-8068 0-8069 0-8070 0-8071 0-8072 0-8073 0-8074 0-8075 0-8076 0-8077 0-8078 0-8079 0-8080 0-8081 0-8082 0-8083 0-8084 0-8085 0-8086 0-8087 0-8088 0-8089 0-8090 0-8091 0-8092 0-8093 0-8094 0-8095 0-8096 0-8097 0-8098 0-8099 0-8100 0-8101 0-8102 0-8103 0-8104 0-8105 0-8106 0-8107 0-8108 0-8109 0-8110 0-8111 0-8112 0-8113 0-8114 0-8115 0-8116 0-8117 0-8118 0-8119 0-8120 0-8121 0-8122 0-8123 0-8124 0-8125 0-8126 0-8127 0-8128 0-8129 0-8130 0-8131 0-8132 0-8133 0-8134 0-8135 0-8136 0-8137 0-8138 0-8139 0-8140 0-8141 0-8142 0-8143 0-8144 0-8145 0-8146 0-8147 0-8148 0-8149 0-8150 0-8151 0-8152 0-8153 0-8154 0-8155 0-8156 0-8157 0-8158 0-8159 0-8160 0-8161 0-8162 0-8163 0-8164 0-8165 0-8166 0-8167 0-8168 0-8169 0-8170 0-8171 0-8172 0-8173 0-8174 0-8175 0-8176 0-8177 0-8178 0-8179 0-8180 0-8181 0-8182 0-8183 0-8184 0-8185 0-8186 0-8187 0-8188 0-8189 0-8190 0-8191 0-8192 0-8193 0-8194 0-8195 0-8196 0-8197 0-8198 0-8199 0-8200 0-8201 0-8202 0-8203 0-8204 0-8205 0-8206 0-8207 0-8208 0-8209 0-8210 0-8211 0-8212 0-8213 0-8214 0-8215 0-8216 0-8217 0-8218 0-8219 0-8220 0-8221 0-8222 0-8223 0-8224 0-8225 0-8226 0-8227 0-8228 0-8229 0-8230 0-8231 0-8232 0-8233 0-8234 0-8235 0-8236 0-8237 0-8238 0-8239 0-8240 0-8241 0-8242 0-8243 0-8244 0-8245 0-8246 0-8247 0-8248 0-8249 0-8250 0-8251 0-8252 0-8253 0-8254 0-8255 0-8256 0-8257 0-8258 0-8259 0-8260 0-8261 0-8262 0-8263 0-8264 0-8265 0-8266 0-8267 0-8268 0-8269 0-8270 0-8271 0-8272 0-8273 0-8274 0-8275 0-8276 0-8277 0-8278 0-8279 0-8280 0-8281 0-8282 0-8283 0-8284 0-8285 0-8286 0-8287 0-8288 0-8289 0-8290 0-8291 0-8292 0-8293 0-8294 0-8295 0-8296 0-8297 0-8298 0-8299 0-8300 0-8301 0-8302 0-8303 0-8304 0-8305 0-8306 0-8307 0-8308 0-8309 0-8310 0-8311 0-8312 0-8313 0-8314 0-8315 0-8316 0-8317 0-8318 0-8319 0-8320 0-8321 0-8322 0-8323 0-8324 0-8325 0-8326 0-8327 0-8328 0-8329 0-8330 0-8331 0-8332 0-8333 0-8334 0-8335 0-8336 0-8337 0-8338 0-8339 0-8340 0-8341 0-8342 0-8343 0-8344 0-8345 0-8346 0-8347 0-8348 0-8349 0-8350 0-8351 0-8352 0-8353 0-8354 0-8355 0-8356 0-8357 0-8358 0-8359 0-8360 0-8361 0-8362 0-8363 0-8364 0-8365 0-8366 0-8367 0-8368 0-8369 0-8370 0-8371 0-8372 0-8373 0-8374 0-8375 0-8376 0-8377 0-8378 0-8379 0-8380 0-8381 0-8382 0-8383 0-8384 0-8385 0-8386 0-8387 0-8388 0-8389 0-8390 0-8391 0-8392 0-8393 0-8394 0-8395 0-8396 0-8397 0-8398 0-8399 0-8400 0-8401 0-8402 0-8403 0-8404 0-8405 0-8406 0-8407 0-8408 0-8409 0-8410 0-8411 0-8412 0-8413 0-8414 0-8415 0-8416 0-8417 0-8418 0-8419 0-8420 0-8421 0-8422 0-8423 0-8424 0-8425 0-8426 0-8427 0-8428 0-8429 0-8430 0-8431 0-8432 0-8433 0-8434 0-8435 0-8436 0-8437 0-8438 0-8439 0-8440 0-8441 0-8442 0-8443 0-8444 0-8445 0-8446 0-8447 0-8448 0-8449 0-8450 0-8451 0-8452 0-8453 0-8454 0-8455 0-8456 0-8457 0-8458 0-8459 0-8460 0-8461 0-8462 0-8463 0-8464 0-8465 0-8466 0-8467 0-8468 0-8469 0-8470 0-8471 0-8472} ITERATIONS 8192 RESET_LATENCY 0 CSTEPS 9 UNROLL 0 PERIOD {7.69 ns} FULL_PERIOD {7.69 ns} THROUGHPUT_PERIOD 3 %_SHARING_ALLOC {20.0 %} PIPELINED Yes INITIATION 3 STAGES 3.0 CYCLES_IN 24582 TOTAL_CYCLES_IN 344148 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 344148 NAME for:for TYPE LOOP DELAY {2646505.81 ns} PAR 0-7967 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-519 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0 0-7968 {}} {259 0 0 0-7989 {}} {774 0 0 0-8519 {}} {774 0 0 0-8518 {}} {774 0 0 0-8516 {}} {774 0 0 0-8514 {}} {774 0 0 0-8512 {}} {774 0 0 0-8510 {}} {774 0 0 0-8508 {}} {774 0 0 0-8506 {}} {774 0 0 0-8504 {}} {774 0 0 0-8502 {}} {774 0 0 0-8500 {}} {774 0 0 0-8498 {}} {774 0 0 0-8496 {}} {774 0 0 0-8494 {}} {774 0 0 0-8492 {}} {774 0 0 0-8491 {}} {774 0 0 0-8488 {}} {774 0 0 0-8485 {}}} SUCCS {{772 0 0 0-7989 {}} {774 0 0 0-7968 {}} {131 0 0 0-8473 {}} {130 0 0 0-8474 {}} {130 0 0 0-8475 {}} {130 0 0 0-8476 {}} {130 0 0 0-8477 {}} {130 0 0 0-8478 {}} {130 0 0 0-8479 {}} {130 0 0 0-8480 {}} {130 0 0 0-8481 {}} {256 0 0 0-8485 {}} {256 0 0 0-8488 {}} {256 0 0 0-8491 {}} {256 0 0 0-8492 {}} {256 0 0 0-8494 {}} {256 0 0 0-8496 {}} {256 0 0 0-8498 {}} {256 0 0 0-8500 {}} {256 0 0 0-8502 {}} {256 0 0 0-8504 {}} {256 0 0 0-8506 {}} {256 0 0 0-8508 {}} {256 0 0 0-8510 {}} {256 0 0 0-8512 {}} {256 0 0 0-8514 {}} {256 0 0 0-8516 {}} {256 0 0 0-8518 {}} {256 0 0 0-8519 {}}} CYCLES {}}
set a(0-8473) {AREA_SCORE {} NAME x:asn(for:tmp(3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-520 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{131 0 0 0-7968 {}} {774 0 0 0-8491 {}}} SUCCS {{130 0 0 0-8481 {}} {256 0 0 0-8491 {}} {258 0 0 0-8492 {}}} CYCLES {}}
set a(0-8474) {AREA_SCORE {} NAME for:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-521 LOC {0 1.0 1 0.692782834850455 1 0.692782834850455 1 0.692782834850455 1 0.692782834850455} PREDS {{130 0 0 0-7968 {}} {774 0 0 0-8489 {}}} SUCCS {{259 0 0 0-8475 {}} {130 0 0 0-8481 {}} {256 0 0 0-8489 {}}} CYCLES {}}
set a(0-8475) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,2,1,4) QUANTITY 2 NAME for:acc TYPE ACCU DELAY {0.95 ns} PAR 0-7967 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-522 LOC {1 0.0 1 0.692782834850455 1 0.692782834850455 1 0.8463912548764628 1 0.8463912548764628} PREDS {{259 0 0 0-8474 {}} {130 0 0 0-7968 {}}} SUCCS {{259 0 0 0-8476 {}} {130 0 0 0-8481 {}} {258 0 0 0-8489 {}}} CYCLES {}}
set a(0-8476) {AREA_SCORE {} NAME idx:slc(idx(3:0))(3-1) TYPE READSLICE PAR 0-7967 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-523 LOC {1 0.15360858257477242 1 0.8463914174252275 1 0.8463914174252275 1 0.8463914174252275} PREDS {{259 0 0 0-8475 {}} {130 0 0 0-7968 {}}} SUCCS {{259 0 0 0-8477 {}} {130 0 0 0-8481 {}}} CYCLES {}}
set a(0-8477) {AREA_SCORE {} NAME operator<<32,false>:conc TYPE CONCATENATE PAR 0-7967 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-524 LOC {1 0.15360858257477242 1 0.8463914174252275 1 0.8463914174252275 1 0.8463914174252275} PREDS {{259 0 0 0-8476 {}} {130 0 0 0-7968 {}}} SUCCS {{259 0 0 0-8478 {}} {130 0 0 0-8481 {}}} CYCLES {}}
set a(0-8478) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,4,0,4) QUANTITY 1 NAME operator<<32,false>:acc TYPE ACCU DELAY {0.95 ns} PAR 0-7967 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-525 LOC {1 0.15360858257477242 1 0.8463914174252275 1 0.8463914174252275 1 0.9999998374512353 1 0.9999998374512353} PREDS {{259 0 0 0-8477 {}} {130 0 0 0-7968 {}}} SUCCS {{259 0 0 0-8479 {}} {130 0 0 0-8481 {}}} CYCLES {}}
set a(0-8479) {AREA_SCORE {} NAME operator<<32,false>:slc(operator<<32,false>:acc)(3) TYPE READSLICE PAR 0-7967 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-526 LOC {1 0.30721716514954484 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-8478 {}} {130 0 0 0-7968 {}}} SUCCS {{259 0 0 0-8480 {}} {130 0 0 0-8481 {}}} CYCLES {}}
set a(0-8480) {AREA_SCORE {} NAME for:not TYPE NOT PAR 0-7967 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-527 LOC {1 0.30721716514954484 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-8479 {}} {130 0 0 0-7968 {}}} SUCCS {{259 0 0 0-8481 {}}} CYCLES {}}
set a(0-8481) {AREA_SCORE {} NAME for:break(for) TYPE TERMINATE PAR 0-7967 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-528 LOC {1 0.30721716514954484 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-8480 {}} {130 0 0 0-8479 {}} {130 0 0 0-8478 {}} {130 0 0 0-8477 {}} {130 0 0 0-8476 {}} {130 0 0 0-8475 {}} {130 0 0 0-8474 {}} {130 0 0 0-8473 {}} {130 0 0 0-7968 {}}} SUCCS {{128 0 0 0-8485 {}} {128 0 0 0-8488 {}} {128 0 0 0-8489 {}} {128 0 0 0-8491 {}} {128 0 0 0-8492 {}} {128 0 0 0-8494 {}} {128 0 0 0-8496 {}} {128 0 0 0-8498 {}} {128 0 0 0-8500 {}} {128 0 0 0-8502 {}} {128 0 0 0-8504 {}} {128 0 0 0-8506 {}} {128 0 0 0-8508 {}} {128 0 0 0-8510 {}} {128 0 0 0-8512 {}} {128 0 0 0-8514 {}} {128 0 0 0-8516 {}} {128 0 0 0-8518 {}} {128 0 0 0-8519 {}}} CYCLES {}}
set a(0-8482) {AREA_SCORE {} NAME s:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-529 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{774 0 0 0-8485 {}}} SUCCS {{259 0 0 0-8483 {}} {256 0 0 0-8485 {}}} CYCLES {}}
set a(0-8483) {AREA_SCORE {} NAME s:slc(s(13:0))(13-1) TYPE READSLICE PAR 0-7967 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-530 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-8482 {}}} SUCCS {{259 0 0 0-8484 {}}} CYCLES {}}
set a(0-8484) {AREA_SCORE {} NAME exu TYPE PADZEROES PAR 0-7967 LOC {0 1.0 1 0.0 1 0.0 1 1.0} PREDS {{259 0 0 0-8483 {}}} SUCCS {{259 0 0 0-8485 {}}} CYCLES {}}
set a(0-8485) {AREA_SCORE {} NAME asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-8485 {}} {259 0 0 0-8484 {}} {256 0 0 0-8482 {}} {128 0 0 0-8481 {}} {256 0 0 0-7968 {}}} SUCCS {{774 0 0 0-7968 {}} {774 0 0 0-8482 {}} {772 0 0 0-8485 {}}} CYCLES {}}
set a(0-8486) {AREA_SCORE {} NAME operator-<32,false>#2:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-531 LOC {0 1.0 1 0.8463914174252275 1 0.8463914174252275 1 0.8463914174252275 1 0.8463914174252275} PREDS {{774 0 0 0-8488 {}}} SUCCS {{259 0 0 0-8487 {}} {256 0 0 0-8488 {}}} CYCLES {}}
set a(0-8487) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,2,1,4) QUANTITY 2 NAME operator-<32,false>#2:acc TYPE ACCU DELAY {0.95 ns} PAR 0-7967 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-532 LOC {1 0.0 1 0.8463914174252275 1 0.8463914174252275 1 0.9999998374512353 1 0.9999998374512353} PREDS {{259 0 0 0-8486 {}}} SUCCS {{259 0 0 0-8488 {}}} CYCLES {}}
set a(0-8488) {AREA_SCORE {} NAME operator-<32,false>#2:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-533 LOC {1 0.15360858257477242 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-8488 {}} {259 0 0 0-8487 {}} {256 0 0 0-8486 {}} {128 0 0 0-8481 {}} {256 0 0 0-7968 {}}} SUCCS {{774 0 0 0-7968 {}} {774 0 0 0-8486 {}} {772 0 0 0-8488 {}}} CYCLES {}}
set a(0-8489) {AREA_SCORE {} NAME asn(idx(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 LOC {1 0.15360858257477242 1 0.8463914174252275 1 0.8463914174252275 1 0.8463914174252275 1 1.0} PREDS {{772 0 0 0-8489 {}} {128 0 0 0-8481 {}} {258 0 0 0-8475 {}} {256 0 0 0-8474 {}}} SUCCS {{774 0 0 0-8474 {}} {772 0 0 0-8489 {}}} CYCLES {}}
set a(0-8490) {AREA_SCORE {} NAME asn(x(3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-8492 {}}} SUCCS {{259 0 0 0-8491 {}} {256 0 0 0-8492 {}}} CYCLES {}}
set a(0-8491) {AREA_SCORE {} NAME asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-8491 {}} {259 0 0 0-8490 {}} {128 0 0 0-8481 {}} {256 0 0 0-8473 {}} {256 0 0 0-7968 {}}} SUCCS {{774 0 0 0-7968 {}} {774 0 0 0-8473 {}} {772 0 0 0-8491 {}}} CYCLES {}}
set a(0-8492) {AREA_SCORE {} NAME asn(y(3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-8492 {}} {256 0 0 0-8490 {}} {128 0 0 0-8481 {}} {258 0 0 0-8473 {}} {256 0 0 0-7968 {}}} SUCCS {{774 0 0 0-7968 {}} {774 0 0 0-8490 {}} {772 0 0 0-8492 {}}} CYCLES {}}
set a(0-8493) {AREA_SCORE {} NAME asn(nn(14).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-8496 {}}} SUCCS {{259 0 0 0-8494 {}} {256 0 0 0-8496 {}}} CYCLES {}}
set a(0-8494) {AREA_SCORE {} NAME asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-8494 {}} {259 0 0 0-8493 {}} {128 0 0 0-8481 {}} {256 0 0 0-7968 {}}} SUCCS {{774 0 0 0-7968 {}} {772 0 0 0-8494 {}}} CYCLES {}}
set a(0-8495) {AREA_SCORE {} NAME asn(nn(13).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-8498 {}}} SUCCS {{259 0 0 0-8496 {}} {256 0 0 0-8498 {}}} CYCLES {}}
set a(0-8496) {AREA_SCORE {} NAME asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-8496 {}} {259 0 0 0-8495 {}} {256 0 0 0-8493 {}} {128 0 0 0-8481 {}} {256 0 0 0-7968 {}}} SUCCS {{774 0 0 0-7968 {}} {774 0 0 0-8493 {}} {772 0 0 0-8496 {}}} CYCLES {}}
set a(0-8497) {AREA_SCORE {} NAME asn(nn(12).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-8500 {}}} SUCCS {{259 0 0 0-8498 {}} {256 0 0 0-8500 {}}} CYCLES {}}
set a(0-8498) {AREA_SCORE {} NAME asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-8498 {}} {259 0 0 0-8497 {}} {256 0 0 0-8495 {}} {128 0 0 0-8481 {}} {256 0 0 0-7968 {}}} SUCCS {{774 0 0 0-7968 {}} {774 0 0 0-8495 {}} {772 0 0 0-8498 {}}} CYCLES {}}
set a(0-8499) {AREA_SCORE {} NAME asn(nn(11).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-8502 {}}} SUCCS {{259 0 0 0-8500 {}} {256 0 0 0-8502 {}}} CYCLES {}}
set a(0-8500) {AREA_SCORE {} NAME asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-8500 {}} {259 0 0 0-8499 {}} {256 0 0 0-8497 {}} {128 0 0 0-8481 {}} {256 0 0 0-7968 {}}} SUCCS {{774 0 0 0-7968 {}} {774 0 0 0-8497 {}} {772 0 0 0-8500 {}}} CYCLES {}}
set a(0-8501) {AREA_SCORE {} NAME asn(nn(10).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-8504 {}}} SUCCS {{259 0 0 0-8502 {}} {256 0 0 0-8504 {}}} CYCLES {}}
set a(0-8502) {AREA_SCORE {} NAME asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-8502 {}} {259 0 0 0-8501 {}} {256 0 0 0-8499 {}} {128 0 0 0-8481 {}} {256 0 0 0-7968 {}}} SUCCS {{774 0 0 0-7968 {}} {774 0 0 0-8499 {}} {772 0 0 0-8502 {}}} CYCLES {}}
set a(0-8503) {AREA_SCORE {} NAME asn(nn(9).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-8506 {}}} SUCCS {{259 0 0 0-8504 {}} {256 0 0 0-8506 {}}} CYCLES {}}
set a(0-8504) {AREA_SCORE {} NAME asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-8504 {}} {259 0 0 0-8503 {}} {256 0 0 0-8501 {}} {128 0 0 0-8481 {}} {256 0 0 0-7968 {}}} SUCCS {{774 0 0 0-7968 {}} {774 0 0 0-8501 {}} {772 0 0 0-8504 {}}} CYCLES {}}
set a(0-8505) {AREA_SCORE {} NAME asn(nn(8).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-8508 {}}} SUCCS {{259 0 0 0-8506 {}} {256 0 0 0-8508 {}}} CYCLES {}}
set a(0-8506) {AREA_SCORE {} NAME asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-8506 {}} {259 0 0 0-8505 {}} {256 0 0 0-8503 {}} {128 0 0 0-8481 {}} {256 0 0 0-7968 {}}} SUCCS {{774 0 0 0-7968 {}} {774 0 0 0-8503 {}} {772 0 0 0-8506 {}}} CYCLES {}}
set a(0-8507) {AREA_SCORE {} NAME asn(nn(7).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-8510 {}}} SUCCS {{259 0 0 0-8508 {}} {256 0 0 0-8510 {}}} CYCLES {}}
set a(0-8508) {AREA_SCORE {} NAME asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-8508 {}} {259 0 0 0-8507 {}} {256 0 0 0-8505 {}} {128 0 0 0-8481 {}} {256 0 0 0-7968 {}}} SUCCS {{774 0 0 0-7968 {}} {774 0 0 0-8505 {}} {772 0 0 0-8508 {}}} CYCLES {}}
set a(0-8509) {AREA_SCORE {} NAME asn(nn(6).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-8512 {}}} SUCCS {{259 0 0 0-8510 {}} {256 0 0 0-8512 {}}} CYCLES {}}
set a(0-8510) {AREA_SCORE {} NAME asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-8510 {}} {259 0 0 0-8509 {}} {256 0 0 0-8507 {}} {128 0 0 0-8481 {}} {256 0 0 0-7968 {}}} SUCCS {{774 0 0 0-7968 {}} {774 0 0 0-8507 {}} {772 0 0 0-8510 {}}} CYCLES {}}
set a(0-8511) {AREA_SCORE {} NAME asn(nn(5).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-8514 {}}} SUCCS {{259 0 0 0-8512 {}} {256 0 0 0-8514 {}}} CYCLES {}}
set a(0-8512) {AREA_SCORE {} NAME asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-8512 {}} {259 0 0 0-8511 {}} {256 0 0 0-8509 {}} {128 0 0 0-8481 {}} {256 0 0 0-7968 {}}} SUCCS {{774 0 0 0-7968 {}} {774 0 0 0-8509 {}} {772 0 0 0-8512 {}}} CYCLES {}}
set a(0-8513) {AREA_SCORE {} NAME asn(nn(4).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-8516 {}}} SUCCS {{259 0 0 0-8514 {}} {256 0 0 0-8516 {}}} CYCLES {}}
set a(0-8514) {AREA_SCORE {} NAME asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-8514 {}} {259 0 0 0-8513 {}} {256 0 0 0-8511 {}} {128 0 0 0-8481 {}} {256 0 0 0-7968 {}}} SUCCS {{774 0 0 0-7968 {}} {774 0 0 0-8511 {}} {772 0 0 0-8514 {}}} CYCLES {}}
set a(0-8515) {AREA_SCORE {} NAME asn(nn(3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-8518 {}}} SUCCS {{259 0 0 0-8516 {}} {256 0 0 0-8518 {}}} CYCLES {}}
set a(0-8516) {AREA_SCORE {} NAME asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-8516 {}} {259 0 0 0-8515 {}} {256 0 0 0-8513 {}} {128 0 0 0-8481 {}} {256 0 0 0-7968 {}}} SUCCS {{774 0 0 0-7968 {}} {774 0 0 0-8513 {}} {772 0 0 0-8516 {}}} CYCLES {}}
set a(0-8517) {AREA_SCORE {} NAME asn(nn(2).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-8519 {}}} SUCCS {{259 0 0 0-8518 {}} {256 0 0 0-8519 {}}} CYCLES {}}
set a(0-8518) {AREA_SCORE {} NAME asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-8518 {}} {259 0 0 0-8517 {}} {256 0 0 0-8515 {}} {128 0 0 0-8481 {}} {256 0 0 0-7968 {}}} SUCCS {{774 0 0 0-7968 {}} {774 0 0 0-8515 {}} {772 0 0 0-8518 {}}} CYCLES {}}
set a(0-8519) {AREA_SCORE {} NAME asn(nn(1).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-7967 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-8519 {}} {256 0 0 0-8517 {}} {128 0 0 0-8481 {}} {256 0 0 0-7968 {}}} SUCCS {{774 0 0 0-7968 {}} {774 0 0 0-8517 {}} {772 0 0 0-8519 {}}} CYCLES {}}
set a(0-7967) {CHI {0-7989 0-7968 0-8473 0-8474 0-8475 0-8476 0-8477 0-8478 0-8479 0-8480 0-8481 0-8482 0-8483 0-8484 0-8485 0-8486 0-8487 0-8488 0-8489 0-8490 0-8491 0-8492 0-8493 0-8494 0-8495 0-8496 0-8497 0-8498 0-8499 0-8500 0-8501 0-8502 0-8503 0-8504 0-8505 0-8506 0-8507 0-8508 0-8509 0-8510 0-8511 0-8512 0-8513 0-8514 0-8515 0-8516 0-8517 0-8518 0-8519} ITERATIONS 14 RESET_LATENCY 0 CSTEPS 1 UNROLL 0 PERIOD {7.69 ns} FULL_PERIOD {7.69 ns} THROUGHPUT_PERIOD 344162 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 14 TOTAL_CYCLES_IN 14 TOTAL_CYCLES_UNDER 344148 TOTAL_CYCLES 344162 NAME for TYPE LOOP DELAY {2646613.47 ns} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-534 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-7967 {}} {259 0 0 0-7988 {}} {258 0 0 0-7987 {}} {258 0 0 0-7986 {}} {258 0 0 0-7985 {}} {258 0 0 0-7984 {}} {258 0 0 0-7983 {}} {258 0 0 0-7982 {}} {258 0 0 0-7981 {}} {258 0 0 0-7980 {}} {258 0 0 0-7979 {}} {258 0 0 0-7978 {}} {258 0 0 0-7977 {}} {258 0 0 0-7976 {}} {258 0 0 0-7975 {}} {258 0 0 0-7974 {}} {258 0 0 0-7973 {}} {258 0 0 0-7972 {}} {258 0 0 0-7971 {}} {258 0 0 0-7970 {}} {258 0 0 0-7969 {}}} SUCCS {{772 0 0 0-7970 {}} {772 0 0 0-7971 {}} {772 0 0 0-7972 {}} {772 0 0 0-7973 {}} {772 0 0 0-7974 {}} {772 0 0 0-7975 {}} {772 0 0 0-7976 {}} {772 0 0 0-7977 {}} {772 0 0 0-7978 {}} {772 0 0 0-7979 {}} {772 0 0 0-7980 {}} {772 0 0 0-7981 {}} {772 0 0 0-7982 {}} {772 0 0 0-7983 {}} {772 0 0 0-7984 {}} {772 0 0 0-7985 {}} {772 0 0 0-7986 {}} {772 0 0 0-7987 {}} {772 0 0 0-7988 {}} {774 0 0 0-7967 {}} {131 0 0 0-8520 {}} {130 0 0 0-8521 {}} {130 0 0 0-8522 {}} {130 0 0 0-8523 {}} {130 0 0 0-8524 {}} {130 0 0 0-8525 {}} {130 0 0 0-8526 {}} {130 0 0 0-8527 {}} {130 0 0 0-8528 {}} {130 0 0 0-8529 {}} {130 0 0 0-8530 {}} {130 0 0 0-8531 {}} {130 0 0 0-8532 {}} {130 0 0 0-8533 {}} {130 0 0 0-8534 {}} {130 0 0 0-8535 {}} {130 0 0 0-8536 {}} {130 0 0 0-8537 {}} {130 0 0 0-8538 {}} {130 0 0 0-8539 {}} {130 0 0 0-8540 {}} {130 0 0 0-8541 {}} {130 0 0 0-8542 {}} {130 0 0 0-8543 {}} {130 0 0 0-8544 {}} {130 0 0 0-8545 {}} {130 0 0 0-8546 {}} {130 0 0 0-8547 {}} {130 0 0 0-8548 {}} {130 0 0 0-8549 {}} {130 0 0 0-8550 {}} {130 0 0 0-8551 {}} {130 0 0 0-8552 {}}} CYCLES {}}
set a(0-8520) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-535 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-7967 {}} {128 0 0 0-8521 {}}} SUCCS {{259 0 0 0-8521 {}}} CYCLES {}}
set a(0-8521) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-536 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-8521 {}} {259 0 0 0-8520 {}} {130 0 0 0-7967 {}}} SUCCS {{128 0 0 0-8520 {}} {772 0 0 0-8521 {}} {259 0 0 0-8522 {}}} CYCLES {}}
set a(0-8522) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-537 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8521 {}} {130 0 0 0-7967 {}}} SUCCS {} CYCLES {}}
set a(0-8523) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-538 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-7967 {}} {128 0 0 0-8524 {}}} SUCCS {{259 0 0 0-8524 {}}} CYCLES {}}
set a(0-8524) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME twiddle:io_sync(twiddle:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-539 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-8524 {}} {259 0 0 0-8523 {}} {130 0 0 0-7967 {}}} SUCCS {{128 0 0 0-8523 {}} {772 0 0 0-8524 {}} {259 0 0 0-8525 {}}} CYCLES {}}
set a(0-8525) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-540 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8524 {}} {130 0 0 0-7967 {}}} SUCCS {} CYCLES {}}
set a(0-8526) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-541 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-7967 {}} {128 0 0 0-8527 {}}} SUCCS {{259 0 0 0-8527 {}}} CYCLES {}}
set a(0-8527) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-542 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-8527 {}} {259 0 0 0-8526 {}} {130 0 0 0-7967 {}} {256 0 0 0-7969 {}}} SUCCS {{774 0 0 0-7969 {}} {128 0 0 0-8526 {}} {772 0 0 0-8527 {}} {259 0 0 0-8528 {}}} CYCLES {}}
set a(0-8528) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-543 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8527 {}} {130 0 0 0-7967 {}}} SUCCS {} CYCLES {}}
set a(0-8529) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-544 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-7967 {}} {128 0 0 0-8530 {}}} SUCCS {{259 0 0 0-8530 {}}} CYCLES {}}
set a(0-8530) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-545 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-8530 {}} {259 0 0 0-8529 {}} {130 0 0 0-7967 {}}} SUCCS {{128 0 0 0-8529 {}} {772 0 0 0-8530 {}} {259 0 0 0-8531 {}}} CYCLES {}}
set a(0-8531) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-546 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8530 {}} {130 0 0 0-7967 {}}} SUCCS {} CYCLES {}}
set a(0-8532) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-547 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-7967 {}} {128 0 0 0-8533 {}}} SUCCS {{259 0 0 0-8533 {}}} CYCLES {}}
set a(0-8533) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-548 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-8533 {}} {259 0 0 0-8532 {}} {130 0 0 0-7967 {}}} SUCCS {{128 0 0 0-8532 {}} {772 0 0 0-8533 {}} {259 0 0 0-8534 {}}} CYCLES {}}
set a(0-8534) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-549 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8533 {}} {130 0 0 0-7967 {}}} SUCCS {} CYCLES {}}
set a(0-8535) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-550 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-7967 {}} {128 0 0 0-8536 {}}} SUCCS {{259 0 0 0-8536 {}}} CYCLES {}}
set a(0-8536) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-551 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-8536 {}} {259 0 0 0-8535 {}} {130 0 0 0-7967 {}}} SUCCS {{128 0 0 0-8535 {}} {772 0 0 0-8536 {}} {259 0 0 0-8537 {}}} CYCLES {}}
set a(0-8537) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-552 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8536 {}} {130 0 0 0-7967 {}}} SUCCS {} CYCLES {}}
set a(0-8538) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-553 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-7967 {}} {128 0 0 0-8539 {}}} SUCCS {{259 0 0 0-8539 {}}} CYCLES {}}
set a(0-8539) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-554 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-8539 {}} {259 0 0 0-8538 {}} {130 0 0 0-7967 {}}} SUCCS {{128 0 0 0-8538 {}} {772 0 0 0-8539 {}} {259 0 0 0-8540 {}}} CYCLES {}}
set a(0-8540) {AREA_SCORE {} NAME DataInp#6 TYPE {C-CORE PORT} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-555 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8539 {}} {130 0 0 0-7967 {}}} SUCCS {} CYCLES {}}
set a(0-8541) {AREA_SCORE {} NAME CHN#7 TYPE {C-CORE PORT} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-556 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-7967 {}} {128 0 0 0-8542 {}}} SUCCS {{259 0 0 0-8542 {}}} CYCLES {}}
set a(0-8542) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(4)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-557 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-8542 {}} {259 0 0 0-8541 {}} {130 0 0 0-7967 {}}} SUCCS {{128 0 0 0-8541 {}} {772 0 0 0-8542 {}} {259 0 0 0-8543 {}}} CYCLES {}}
set a(0-8543) {AREA_SCORE {} NAME DataInp#7 TYPE {C-CORE PORT} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-558 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8542 {}} {130 0 0 0-7967 {}}} SUCCS {} CYCLES {}}
set a(0-8544) {AREA_SCORE {} NAME CHN#8 TYPE {C-CORE PORT} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-559 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-7967 {}} {128 0 0 0-8545 {}}} SUCCS {{259 0 0 0-8545 {}}} CYCLES {}}
set a(0-8545) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(5)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-560 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-8545 {}} {259 0 0 0-8544 {}} {130 0 0 0-7967 {}}} SUCCS {{128 0 0 0-8544 {}} {772 0 0 0-8545 {}} {259 0 0 0-8546 {}}} CYCLES {}}
set a(0-8546) {AREA_SCORE {} NAME DataInp#8 TYPE {C-CORE PORT} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-561 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8545 {}} {130 0 0 0-7967 {}}} SUCCS {} CYCLES {}}
set a(0-8547) {AREA_SCORE {} NAME CHN#9 TYPE {C-CORE PORT} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-562 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-7967 {}} {128 0 0 0-8548 {}}} SUCCS {{259 0 0 0-8548 {}}} CYCLES {}}
set a(0-8548) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(6)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-563 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-8548 {}} {259 0 0 0-8547 {}} {130 0 0 0-7967 {}}} SUCCS {{128 0 0 0-8547 {}} {772 0 0 0-8548 {}} {259 0 0 0-8549 {}}} CYCLES {}}
set a(0-8549) {AREA_SCORE {} NAME DataInp#9 TYPE {C-CORE PORT} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-564 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8548 {}} {130 0 0 0-7967 {}}} SUCCS {} CYCLES {}}
set a(0-8550) {AREA_SCORE {} NAME CHN#10 TYPE {C-CORE PORT} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-565 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-7967 {}} {128 0 0 0-8551 {}}} SUCCS {{259 0 0 0-8551 {}}} CYCLES {}}
set a(0-8551) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(7)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-566 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-8551 {}} {259 0 0 0-8550 {}} {130 0 0 0-7967 {}}} SUCCS {{128 0 0 0-8550 {}} {772 0 0 0-8551 {}} {259 0 0 0-8552 {}}} CYCLES {}}
set a(0-8552) {AREA_SCORE {} NAME DataInp#10 TYPE {C-CORE PORT} PAR 0-7966 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-567 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8551 {}} {130 0 0 0-7967 {}}} SUCCS {} CYCLES {}}
set a(0-7966) {CHI {0-7969 0-7970 0-7971 0-7972 0-7973 0-7974 0-7975 0-7976 0-7977 0-7978 0-7979 0-7980 0-7981 0-7982 0-7983 0-7984 0-7985 0-7986 0-7987 0-7988 0-7967 0-8520 0-8521 0-8522 0-8523 0-8524 0-8525 0-8526 0-8527 0-8528 0-8529 0-8530 0-8531 0-8532 0-8533 0-8534 0-8535 0-8536 0-8537 0-8538 0-8539 0-8540 0-8541 0-8542 0-8543 0-8544 0-8545 0-8546 0-8547 0-8548 0-8549 0-8550 0-8551 0-8552} ITERATIONS Infinite LATENCY 344159 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {7.69 ns} FULL_PERIOD {7.69 ns} THROUGHPUT_PERIOD 344164 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 2 TOTAL_CYCLES_UNDER 344162 TOTAL_CYCLES 344164 NAME main TYPE LOOP DELAY {2646628.85 ns} PAR 0-7965 XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-568 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0 0-7966 {}}} SUCCS {{774 0 0 0-7966 {}}} CYCLES {}}
set a(0-7965) {CHI 0-7966 ITERATIONS Infinite LATENCY 344159 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {7.69 ns} FULL_PERIOD {7.69 ns} THROUGHPUT_PERIOD 344164 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 344164 TOTAL_CYCLES 344164 NAME core:rlp TYPE LOOP DELAY {2646628.85 ns} PAR {} XREFS a9bcc48e-bdb2-4c10-b418-bc25b9e7fb6a-569 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-7965-TOTALCYCLES) {344164}
set a(0-7965-QMOD) {ccs_in(2,32) 0-7969 mgc_add(13,0,1,1,13) 0-8029 mgc_and(13,2) {0-8033 0-8040} mgc_shift_r(13,0,4,13) 0-8035 mgc_shift_l(13,0,4,14) 0-8037 mgc_add(13,0,12,0,13) 0-8042 BLOCK_DPRAM_RBW_DUAL_rwport(14,11,32,2048,2048,32,1) {0-8050 0-8195 0-8360 0-8430} BLOCK_DPRAM_RBW_DUAL_rwport(15,11,32,2048,2048,32,1) {0-8052 0-8197 0-8362 0-8432} BLOCK_DPRAM_RBW_DUAL_rwport(16,11,32,2048,2048,32,1) {0-8054 0-8199 0-8364 0-8434} BLOCK_DPRAM_RBW_DUAL_rwport(17,11,32,2048,2048,32,1) {0-8056 0-8201 0-8366 0-8436} BLOCK_DPRAM_RBW_DUAL_rwport(18,11,32,2048,2048,32,1) {0-8058 0-8203 0-8368 0-8438} BLOCK_DPRAM_RBW_DUAL_rwport(19,11,32,2048,2048,32,1) {0-8060 0-8205 0-8370 0-8440} BLOCK_DPRAM_RBW_DUAL_rwport(20,11,32,2048,2048,32,1) {0-8062 0-8207 0-8372 0-8442} BLOCK_DPRAM_RBW_DUAL_rwport(21,11,32,2048,2048,32,1) {0-8064 0-8209 0-8374 0-8444} BLOCK_DPRAM_RBW_DUAL_rwport_en(6,11,32,2048,2048,32,1) {0-8070 0-8213 0-8378 0-8448} BLOCK_DPRAM_RBW_DUAL_rwport_en(7,11,32,2048,2048,32,1) {0-8072 0-8215 0-8380 0-8450} BLOCK_DPRAM_RBW_DUAL_rwport_en(8,11,32,2048,2048,32,1) {0-8074 0-8217 0-8382 0-8452} BLOCK_DPRAM_RBW_DUAL_rwport_en(9,11,32,2048,2048,32,1) {0-8076 0-8219 0-8384 0-8454} BLOCK_DPRAM_RBW_DUAL_rwport_en(10,11,32,2048,2048,32,1) {0-8078 0-8221 0-8386 0-8456} BLOCK_DPRAM_RBW_DUAL_rwport_en(11,11,32,2048,2048,32,1) {0-8080 0-8223 0-8388 0-8458} BLOCK_DPRAM_RBW_DUAL_rwport_en(12,11,32,2048,2048,32,1) {0-8082 0-8225 0-8390 0-8460} BLOCK_DPRAM_RBW_DUAL_rwport_en(13,11,32,2048,2048,32,1) {0-8084 0-8227 0-8392 0-8462} mgc_mux1hot(32,16) {0-8185 0-8328} mgc_add(14,0,14,0,14) {0-8187 0-8189 0-8411} BLOCK_1R1W_RBW_rport(3,14,32,16384,16384,32,1) 0-8329 mgc_mul(32,0,32,0,64) {0-8330 0-8332 0-8334} BLOCK_1R1W_RBW_rport(4,14,32,16384,16384,32,1) 0-8331 mgc_add(32,0,32,0,32) {0-8336 0-8343 0-8346 0-8353 0-8413 0-8418} mgc_add(33,0,32,0,33) {0-8339 0-8349} mgc_mux(32,1,2) {0-8344 0-8354 0-8424} mgc_add(13,0,13,0,14) {0-8345 0-8393} mgc_mul(14,0,14,0,14) 0-8410 mgc_add(13,0,2,1,14) 0-8465 mgc_add(4,0,2,1,4) {0-8475 0-8487} mgc_add(4,0,4,0,4) 0-8478 mgc_io_sync(0) {0-8521 0-8524 0-8527 0-8530 0-8533 0-8536 0-8539 0-8542 0-8545 0-8548 0-8551}}
set a(0-7965-PROC_NAME) {core}
set a(0-7965-HIER_NAME) {/stockham_dit/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-7965}

