// Seed: 135334713
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    input wor id_2,
    output tri1 id_3,
    output uwire id_4
);
  wire id_6;
endmodule
macromodule module_1 (
    input supply1 id_0
    , id_5,
    output wand id_1,
    input tri1 id_2,
    input tri1 id_3
);
  wire id_6;
  module_0(
      id_2, id_1, id_2, id_1, id_1
  );
endmodule
module module_2 (
    input wor id_0,
    output wor id_1,
    output wor id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wor id_5
);
  wire id_7;
  module_0(
      id_3, id_1, id_5, id_2, id_2
  );
endmodule
