$comment
	File created using the following command:
		vcd file lab5.msim.vcd -direction
$end
$date
	Mon Mar 27 16:10:34 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Control_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " enable $end
$var reg 32 # INST [31:0] $end
$var reg 1 $ mlck $end
$var reg 1 % statusC $end
$var reg 1 & statusZ $end
$var wire 1 ' A_MUX $end
$var wire 1 ( ALU_op [2] $end
$var wire 1 ) ALU_op [1] $end
$var wire 1 * ALU_op [0] $end
$var wire 1 + B_MUX $end
$var wire 1 , clr_A $end
$var wire 1 - clr_B $end
$var wire 1 . clr_C $end
$var wire 1 / clr_IR $end
$var wire 1 0 clr_Z $end
$var wire 1 1 DATA_Mux [1] $end
$var wire 1 2 DATA_Mux [0] $end
$var wire 1 3 en $end
$var wire 1 4 IM_MUX1 $end
$var wire 1 5 IM_MUX2 [1] $end
$var wire 1 6 IM_MUX2 [0] $end
$var wire 1 7 inc_PC $end
$var wire 1 8 ld_A $end
$var wire 1 9 ld_B $end
$var wire 1 : ld_C $end
$var wire 1 ; ld_IR $end
$var wire 1 < ld_PC $end
$var wire 1 = ld_Z $end
$var wire 1 > REG_Mux $end
$var wire 1 ? T [2] $end
$var wire 1 @ T [1] $end
$var wire 1 A T [0] $end
$var wire 1 B wen $end
$var wire 1 C sampler $end
$scope module i1 $end
$var wire 1 D gnd $end
$var wire 1 E vcc $end
$var wire 1 F unknown $end
$var tri1 1 G devclrn $end
$var tri1 1 H devpor $end
$var tri1 1 I devoe $end
$var wire 1 J A_MUX~1_combout $end
$var wire 1 K IM_MUX2[1]~5_combout $end
$var wire 1 L wen~0_combout $end
$var wire 1 M DATA_Mux[1]~8_combout $end
$var wire 1 N ALU_op[1]~2_combout $end
$var wire 1 O ALU_op[2]~4_combout $end
$var wire 1 P inc_PC~15_combout $end
$var wire 1 Q clr_B~0_combout $end
$var wire 1 R inc_PC~4_combout $end
$var wire 1 S inc_PC~20_combout $end
$var wire 1 T mlck~input_o $end
$var wire 1 U INST[0]~input_o $end
$var wire 1 V INST[1]~input_o $end
$var wire 1 W INST[2]~input_o $end
$var wire 1 X INST[3]~input_o $end
$var wire 1 Y INST[4]~input_o $end
$var wire 1 Z INST[5]~input_o $end
$var wire 1 [ INST[6]~input_o $end
$var wire 1 \ INST[7]~input_o $end
$var wire 1 ] INST[8]~input_o $end
$var wire 1 ^ INST[9]~input_o $end
$var wire 1 _ INST[10]~input_o $end
$var wire 1 ` INST[11]~input_o $end
$var wire 1 a INST[12]~input_o $end
$var wire 1 b INST[13]~input_o $end
$var wire 1 c INST[14]~input_o $end
$var wire 1 d INST[15]~input_o $end
$var wire 1 e INST[16]~input_o $end
$var wire 1 f INST[17]~input_o $end
$var wire 1 g INST[18]~input_o $end
$var wire 1 h INST[19]~input_o $end
$var wire 1 i INST[20]~input_o $end
$var wire 1 j INST[21]~input_o $end
$var wire 1 k INST[22]~input_o $end
$var wire 1 l INST[23]~input_o $end
$var wire 1 m statusC~input_o $end
$var wire 1 n statusZ~input_o $end
$var wire 1 o clk~input_o $end
$var wire 1 p A_MUX~output_o $end
$var wire 1 q B_MUX~output_o $end
$var wire 1 r IM_MUX1~output_o $end
$var wire 1 s REG_Mux~output_o $end
$var wire 1 t IM_MUX2[0]~output_o $end
$var wire 1 u IM_MUX2[1]~output_o $end
$var wire 1 v DATA_Mux[0]~output_o $end
$var wire 1 w DATA_Mux[1]~output_o $end
$var wire 1 x ALU_op[0]~output_o $end
$var wire 1 y ALU_op[1]~output_o $end
$var wire 1 z ALU_op[2]~output_o $end
$var wire 1 { inc_PC~output_o $end
$var wire 1 | ld_PC~output_o $end
$var wire 1 } clr_IR~output_o $end
$var wire 1 ~ ld_IR~output_o $end
$var wire 1 !! clr_A~output_o $end
$var wire 1 "! clr_B~output_o $end
$var wire 1 #! clr_C~output_o $end
$var wire 1 $! clr_Z~output_o $end
$var wire 1 %! ld_A~output_o $end
$var wire 1 &! ld_B~output_o $end
$var wire 1 '! ld_C~output_o $end
$var wire 1 (! ld_Z~output_o $end
$var wire 1 )! T[0]~output_o $end
$var wire 1 *! T[1]~output_o $end
$var wire 1 +! T[2]~output_o $end
$var wire 1 ,! wen~output_o $end
$var wire 1 -! en~output_o $end
$var wire 1 .! enable~input_o $end
$var wire 1 /! INST[29]~input_o $end
$var wire 1 0! present_state.state_1~0_combout $end
$var wire 1 1! enable~inputclkctrl_outclk $end
$var wire 1 2! present_state.state_1~q $end
$var wire 1 3! present_state.state_2~q $end
$var wire 1 4! present_state.state_0~0_combout $end
$var wire 1 5! present_state.state_0~q $end
$var wire 1 6! A_MUX~2_combout $end
$var wire 1 7! INST[26]~input_o $end
$var wire 1 8! INST[28]~input_o $end
$var wire 1 9! INST[30]~input_o $end
$var wire 1 :! INST[31]~input_o $end
$var wire 1 ;! Equal9~1_combout $end
$var wire 1 <! INST[24]~input_o $end
$var wire 1 =! Equal9~2_combout $end
$var wire 1 >! INST[27]~input_o $end
$var wire 1 ?! Equal9~0_combout $end
$var wire 1 @! Equal11~0_combout $end
$var wire 1 A! ld_A~0_combout $end
$var wire 1 B! IM_MUX2[1]~6_combout $end
$var wire 1 C! IM_MUX2[0]~7_combout $end
$var wire 1 D! Equal8~0_combout $end
$var wire 1 E! A_MUX~3_combout $end
$var wire 1 F! inc_PC~9_combout $end
$var wire 1 G! Equal7~0_combout $end
$var wire 1 H! A_MUX~4_combout $end
$var wire 1 I! Equal0~0_combout $end
$var wire 1 J! inc_PC~19_combout $end
$var wire 1 K! DATA_Mux[1]~0_combout $end
$var wire 1 L! A_MUX~6_combout $end
$var wire 1 M! A_MUX~0_combout $end
$var wire 1 N! A_MUX$latch~combout $end
$var wire 1 O! IM_MUX2[1]~4_combout $end
$var wire 1 P! IM_MUX2[1]~11_combout $end
$var wire 1 Q! IM_MUX1~0_combout $end
$var wire 1 R! IM_MUX1~0clkctrl_outclk $end
$var wire 1 S! IM_MUX1$latch~combout $end
$var wire 1 T! Equal5~0_combout $end
$var wire 1 U! Equal5~1_combout $end
$var wire 1 V! REG_Mux~0_combout $end
$var wire 1 W! REG_Mux$latch~combout $end
$var wire 1 X! INST[25]~input_o $end
$var wire 1 Y! IM_MUX2[0]~8_combout $end
$var wire 1 Z! Equal13~0_combout $end
$var wire 1 [! inc_PC~10_combout $end
$var wire 1 \! IM_MUX2[0]~10_combout $end
$var wire 1 ]! inc_PC~11_combout $end
$var wire 1 ^! IM_MUX2[1]~9_combout $end
$var wire 1 _! IM_MUX2[1]~9clkctrl_outclk $end
$var wire 1 `! IM_MUX2[0]$latch~combout $end
$var wire 1 a! IM_MUX2[1]$latch~combout $end
$var wire 1 b! DATA_Mux[0]~1_combout $end
$var wire 1 c! DATA_Mux[0]~2_combout $end
$var wire 1 d! DATA_Mux[1]~3_combout $end
$var wire 1 e! DATA_Mux[1]~4_combout $end
$var wire 1 f! DATA_Mux[1]~5_combout $end
$var wire 1 g! DATA_Mux[1]~6_combout $end
$var wire 1 h! DATA_Mux[1]~6clkctrl_outclk $end
$var wire 1 i! DATA_Mux[0]$latch~combout $end
$var wire 1 j! DATA_Mux[1]~7_combout $end
$var wire 1 k! DATA_Mux[1]~9_combout $end
$var wire 1 l! DATA_Mux[1]$latch~combout $end
$var wire 1 m! ALU_op[0]~0_combout $end
$var wire 1 n! ALU_op[0]~1_combout $end
$var wire 1 o! ALU_op[0]$latch~combout $end
$var wire 1 p! Equal9~3_combout $end
$var wire 1 q! ALU_op[1]~3_combout $end
$var wire 1 r! ALU_op[1]$latch~combout $end
$var wire 1 s! Equal11~1_combout $end
$var wire 1 t! ALU_op[2]~5_combout $end
$var wire 1 u! ALU_op[2]~6_combout $end
$var wire 1 v! ALU_op[2]$latch~combout $end
$var wire 1 w! ld_A~1_combout $end
$var wire 1 x! Equal10~0_combout $end
$var wire 1 y! inc_PC~12_combout $end
$var wire 1 z! inc_PC~13_combout $end
$var wire 1 {! inc_PC~14_combout $end
$var wire 1 |! inc_PC~16_combout $end
$var wire 1 }! inc_PC~17_combout $end
$var wire 1 ~! inc_PC~17clkctrl_outclk $end
$var wire 1 !" inc_PC$latch~combout $end
$var wire 1 "" inc_PC~18_combout $end
$var wire 1 #" ld_PC~0_combout $end
$var wire 1 $" ld_PC$latch~combout $end
$var wire 1 %" ld_IR$latch~combout $end
$var wire 1 &" clr_A~0_combout $end
$var wire 1 '" clr_A$latch~combout $end
$var wire 1 (" clr_B~1_combout $end
$var wire 1 )" clr_B~2_combout $end
$var wire 1 *" clr_B$latch~combout $end
$var wire 1 +" clr_C~0_combout $end
$var wire 1 ," clr_C$latch~combout $end
$var wire 1 -" clr_Z~2_combout $end
$var wire 1 ." clr_Z$latch~combout $end
$var wire 1 /" ld_A~2_combout $end
$var wire 1 0" Equal3~0_combout $end
$var wire 1 1" A_MUX~5_combout $end
$var wire 1 2" ld_A~3_combout $end
$var wire 1 3" ld_A~4_combout $end
$var wire 1 4" ld_A$latch~combout $end
$var wire 1 5" Equal4~0_combout $end
$var wire 1 6" ld_B~0_combout $end
$var wire 1 7" ld_B$latch~combout $end
$var wire 1 8" ld_C~0_combout $end
$var wire 1 9" ld_C$latch~combout $end
$var wire 1 :" wen~1_combout $end
$var wire 1 ;" wen~2_combout $end
$var wire 1 <" wen~2clkctrl_outclk $end
$var wire 1 =" wen$latch~combout $end
$var wire 1 >" en~0_combout $end
$var wire 1 ?" en$latch~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
b0 #
0$
x%
x&
x'
x*
x)
x(
0+
x,
x-
x.
0/
x0
x2
x1
x3
x4
x6
x5
x7
x8
x9
x:
x;
x<
x=
x>
1A
0@
0?
xB
xC
0D
1E
xF
1G
1H
1I
0J
1K
1L
0M
1N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
xm
xn
0o
xp
0q
xr
xs
xt
xu
xv
xw
xx
xy
xz
x{
x|
0}
x~
x!!
x"!
x#!
x$!
x%!
x&!
x'!
x(!
1)!
0*!
0+!
x,!
x-!
0.!
0/!
10!
01!
02!
03!
14!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
1A!
1B!
1C!
0D!
1E!
1F!
1G!
1H!
0I!
1J!
0K!
0L!
1M!
xN!
0O!
0P!
0Q!
0R!
xS!
0T!
0U!
0V!
xW!
0X!
1Y!
0Z!
1[!
1\!
1]!
0^!
0_!
x`!
xa!
1b!
0c!
0d!
0e!
0f!
0g!
0h!
xi!
1j!
0k!
xl!
0m!
1n!
xo!
1p!
0q!
xr!
0s!
1t!
1u!
xv!
1w!
0x!
1y!
0z!
0{!
0|!
0}!
0~!
x!"
0""
0#"
x$"
x%"
0&"
x'"
0("
0)"
x*"
0+"
x,"
0-"
x."
1/"
00"
01"
02"
03"
x4"
05"
06"
x7"
08"
x9"
0:"
0;"
0<"
x="
0>"
x?"
$end
#12500
1$
1T
0C
#25000
1!
0$
1o
0T
1C
#37500
1$
1T
0C
#50000
0!
0$
0o
0T
1C
#62500
1$
1T
0C
#75000
1"
b1000000000000000000000000000000 #
b1100000000000000000000000000000 #
b1110000000000000000000000000000 #
b1111000000000000000000000000000 #
b1111100000000000000000000000000 #
b1111110000000000000000000000000 #
1!
0$
1.!
1X!
17!
1>!
18!
1/!
19!
1o
0T
11!
1C
1;"
1}!
1e!
0p!
0K
0/"
1O!
0G!
1?!
1;!
1Q
1M
1<"
1~!
1g!
0B!
0M!
0H!
1x!
0n!
1h!
0?"
0="
09"
07"
04"
0."
0,"
0*"
0'"
1%"
0$"
0!"
0w!
0]!
0C!
1O
0-!
0,!
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
1~
0|
0{
03
0B
0=
0:
09
08
00
0.
0-
0,
1;
0<
07
0l!
0i!
1q!
0Y!
0E!
0w
0v
01
02
1f!
1H!
#87500
1$
1T
0C
#100000
0!
0$
0o
0T
1C
#112500
1$
1T
0C
#125000
1!
0$
1o
0T
1C
15!
12!
1""
0e!
1c!
00!
1S
0)!
1*!
0A
1@
0%"
1#"
0g!
1{!
0~
0h!
0;
1i!
1v
12
1$"
1!"
1|
1{
1<
17
#137500
1$
1T
0C
#150000
0!
0$
0o
0T
1C
#162500
1$
1T
0C
#175000
1!
0$
1o
0T
1C
13!
02!
0;"
0""
1k!
1P!
1K!
04!
0S
1>"
1:"
11"
0c!
1+!
0*!
0<"
1?
0@
0#"
18"
1z!
1^!
1Q!
1g!
1L!
0{!
12"
1_!
1R!
1h!
13"
0$"
19"
0N!
0!"
1a!
0`!
1v!
1r!
0o!
0S!
1l!
0i!
0|
1(!
1'!
0p
0{
1u
0t
1z
1y
0x
0r
1w
0v
0<
1=
1:
0'
07
15
06
1(
1)
0*
04
11
02
14"
1%!
18
#187500
1$
1T
0C
#200000
0!
0$
0o
0T
1C
#212500
1$
1T
0C
#225000
b111110000000000000000000000000 #
b11110000000000000000000000000 #
b1110000000000000000000000000 #
b110000000000000000000000000 #
b10000000000000000000000000 #
b0 #
1!
0$
0X!
07!
0>!
08!
0/!
09!
1o
0T
1C
1-"
1p!
0O
1K
0\!
0x!
1B!
1@!
1/"
0O!
1G!
0?!
0;!
0Q
0M
1)"
0k!
0-"
0P!
0f!
1M!
02"
1n!
1\!
0@!
0)"
1k!
1."
0a!
1*"
0l!
08"
0z!
0^!
0Q!
0g!
1w!
1]!
1C!
1$!
0u
1"!
0w
0_!
0R!
0h!
10
05
1-
01
0."
1N!
1o!
0*"
1l!
0q!
1Y!
1E!
0$!
1p
1x
0"!
1w
00
1'
1*
0-
11
09"
0(!
0'!
0=
0:
05!
03!
0>"
0:"
03"
01"
1e!
10!
1;"
0k!
0K!
14!
1)!
0+!
1<"
1A
0?
1%"
0L!
1g!
1~
1h!
1;
04"
0%!
08
0l!
0w
01
#237500
1$
1T
0C
#250000
0!
0$
0o
0T
1C
#262500
1$
1T
0C
#275000
1!
0$
1o
0T
1C
15!
12!
13"
1""
0e!
1c!
00!
1S
0/"
0M!
0)!
1*!
0A
1@
0%"
1#"
0g!
1{!
03"
0~
0h!
0;
14"
1i!
1%!
1v
18
12
1$"
1!"
04"
1|
1{
0%!
1<
17
08
#287500
1$
1T
0C
#300000
0!
0$
0o
0T
1C
#312500
1$
1T
0C
#325000
1!
0$
1o
0T
1C
13!
02!
0;"
0""
1k!
1K!
04!
0S
1>"
1:"
11"
1/"
0c!
1M!
1+!
0*!
0<"
1?
0@
0#"
1L!
0{!
13"
0$"
0!"
14"
0|
0{
1%!
0<
07
18
#337500
1$
1T
0C
#350000
0!
0$
0o
0T
1C
#362500
1$
1T
0C
#375000
1!
0$
1o
0T
1C
05!
03!
0>"
0:"
03"
01"
1e!
10!
1;"
0k!
0K!
14!
1)!
0+!
1<"
1A
0?
1%"
0L!
1g!
1~
1h!
1;
04"
0%!
08
0i!
0v
02
#387500
1$
1T
0C
#400000
0!
0$
0o
0T
1C
#412500
1$
1T
0C
#425000
1!
0$
1o
0T
1C
15!
12!
13"
1""
0e!
1c!
00!
1S
0/"
0M!
0)!
1*!
0A
1@
0%"
1#"
0g!
1{!
03"
0~
0h!
0;
14"
1i!
1%!
1v
18
12
1$"
1!"
04"
1|
1{
0%!
1<
17
08
#437500
1$
1T
0C
#450000
0!
0$
0o
0T
1C
#462500
1$
1T
0C
#475000
1!
0$
1o
0T
1C
13!
02!
0;"
0""
1k!
1K!
04!
0S
1>"
1:"
11"
1/"
0c!
1M!
1+!
0*!
0<"
1?
0@
0#"
1L!
0{!
13"
0$"
0!"
14"
0|
0{
1%!
0<
07
18
#487500
1$
1T
0C
#500000
0!
0$
0o
0T
1C
#512500
1$
1T
0C
#525000
1!
0$
1o
0T
1C
05!
03!
0>"
0:"
03"
01"
1e!
10!
1;"
0k!
0K!
14!
1)!
0+!
1<"
1A
0?
1%"
0L!
1g!
1~
1h!
1;
04"
0%!
08
0i!
0v
02
#537500
1$
1T
0C
#550000
0!
0$
0o
0T
1C
#562500
1$
1T
0C
#575000
1!
0$
1o
0T
1C
15!
12!
13"
1""
0e!
1c!
00!
1S
0/"
0M!
0)!
1*!
0A
1@
0%"
1#"
0g!
1{!
03"
0~
0h!
0;
14"
1i!
1%!
1v
18
12
1$"
1!"
04"
1|
1{
0%!
1<
17
08
#587500
1$
1T
0C
#600000
0!
0$
0o
0T
1C
#612500
1$
1T
0C
#625000
1!
0$
1o
0T
1C
13!
02!
0;"
0""
1k!
1K!
04!
0S
1>"
1:"
11"
1/"
0c!
1M!
1+!
0*!
0<"
1?
0@
0#"
1L!
0{!
13"
0$"
0!"
14"
0|
0{
1%!
0<
07
18
#637500
1$
1T
0C
#650000
0!
0$
0o
0T
1C
#662500
1$
1T
0C
#675000
1!
0$
1o
0T
1C
05!
03!
0>"
0:"
03"
01"
1e!
10!
1;"
0k!
0K!
14!
1)!
0+!
1<"
1A
0?
1%"
0L!
1g!
1~
1h!
1;
04"
0%!
08
0i!
0v
02
#687500
1$
1T
0C
#700000
0!
0$
0o
0T
1C
#712500
1$
1T
0C
#725000
1!
0$
1o
0T
1C
15!
12!
13"
1""
0e!
1c!
00!
1S
0/"
0M!
0)!
1*!
0A
1@
0%"
1#"
0g!
1{!
03"
0~
0h!
0;
14"
1i!
1%!
1v
18
12
1$"
1!"
04"
1|
1{
0%!
1<
17
08
#737500
1$
1T
0C
#750000
0!
0$
0o
0T
1C
#762500
1$
1T
0C
#775000
1!
0$
1o
0T
1C
13!
02!
0;"
0""
1k!
1K!
04!
0S
1>"
1:"
11"
1/"
0c!
1M!
1+!
0*!
0<"
1?
0@
0#"
1L!
0{!
13"
0$"
0!"
14"
0|
0{
1%!
0<
07
18
#787500
1$
1T
0C
#800000
0!
0$
0o
0T
1C
#812500
1$
1T
0C
#825000
1!
0$
1o
0T
1C
05!
03!
0>"
0:"
03"
01"
1e!
10!
1;"
0k!
0K!
14!
1)!
0+!
1<"
1A
0?
1%"
0L!
1g!
1~
1h!
1;
04"
0%!
08
0i!
0v
02
#837500
1$
1T
0C
#850000
0!
0$
0o
0T
1C
#862500
1$
1T
0C
#875000
1!
0$
1o
0T
1C
15!
12!
13"
1""
0e!
1c!
00!
1S
0/"
0M!
0)!
1*!
0A
1@
0%"
1#"
0g!
1{!
03"
0~
0h!
0;
14"
1i!
1%!
1v
18
12
1$"
1!"
04"
1|
1{
0%!
1<
17
08
#887500
1$
1T
0C
#900000
0!
0$
0o
0T
1C
#912500
1$
1T
0C
#925000
1!
0$
1o
0T
1C
13!
02!
0;"
0""
1k!
1K!
04!
0S
1>"
1:"
11"
1/"
0c!
1M!
1+!
0*!
0<"
1?
0@
0#"
1L!
0{!
13"
0$"
0!"
14"
0|
0{
1%!
0<
07
18
#937500
1$
1T
0C
#950000
0!
0$
0o
0T
1C
#962500
1$
1T
0C
#975000
1!
0$
1o
0T
1C
05!
03!
0>"
0:"
03"
01"
1e!
10!
1;"
0k!
0K!
14!
1)!
0+!
1<"
1A
0?
1%"
0L!
1g!
1~
1h!
1;
04"
0%!
08
0i!
0v
02
#987500
1$
1T
0C
#1000000
