// Seed: 4201162484
module module_0 (
    input  tri  id_0,
    output wand id_1,
    output wire id_2
);
  logic id_4;
  ;
endmodule
module module_1 (
    output tri   id_0,
    input  wand  id_1,
    input  wire  id_2,
    input  uwire id_3
    , id_5
);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input uwire id_0,
    output tri id_1,
    input tri1 id_2,
    input supply0 id_3
    , id_12,
    output wire id_4,
    input wor id_5,
    input supply1 id_6,
    input tri1 id_7,
    input wor id_8,
    input uwire id_9,
    output tri0 id_10
);
  parameter id_13 = -1;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
