# Synopsys, Inc. constraint file
# C:/Users/morpack/Documents/morpack_fpga/hydra/MasterSlave_TRI.sdc
# Written on Fri Jun 14 01:56:36 2013
# by Synplify Pro, E-2011.03-SP1 Scope Editor

#
# Collections
#

#
# Clocks
#

#
# Clock to Clock
#

#
# Inputs/Outputs
#

#
# Registers
#

#
# Delay Paths
#

#
# Attributes
#

#
# I/O Standards
#

#
# Compile Points
#

#
# Other
#
