Loading plugins phase: Elapsed time ==> 0s.175ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Thomas\Documents\PSoC Creator\TASBot\TASBot.cydsn\TASBot.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Thomas\Documents\PSoC Creator\TASBot\TASBot.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.848ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.058ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  TASBot.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Thomas\Documents\PSoC Creator\TASBot\TASBot.cydsn\TASBot.cyprj -dcpsoc3 TASBot.v -verilog
======================================================================

======================================================================
Compiling:  TASBot.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Thomas\Documents\PSoC Creator\TASBot\TASBot.cydsn\TASBot.cyprj -dcpsoc3 TASBot.v -verilog
======================================================================

======================================================================
Compiling:  TASBot.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Thomas\Documents\PSoC Creator\TASBot\TASBot.cydsn\TASBot.cyprj -dcpsoc3 -verilog TASBot.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Oct 14 03:37:35 2016


======================================================================
Compiling:  TASBot.v
Program  :   vpp
Options  :    -yv2 -q10 TASBot.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Oct 14 03:37:35 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'TASBot.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  TASBot.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Thomas\Documents\PSoC Creator\TASBot\TASBot.cydsn\TASBot.cyprj -dcpsoc3 -verilog TASBot.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Oct 14 03:37:35 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Thomas\Documents\PSoC Creator\TASBot\TASBot.cydsn\codegentemp\TASBot.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Users\Thomas\Documents\PSoC Creator\TASBot\TASBot.cydsn\codegentemp\TASBot.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  TASBot.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Thomas\Documents\PSoC Creator\TASBot\TASBot.cydsn\TASBot.cyprj -dcpsoc3 -verilog TASBot.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Oct 14 03:37:36 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Thomas\Documents\PSoC Creator\TASBot\TASBot.cydsn\codegentemp\TASBot.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Users\Thomas\Documents\PSoC Creator\TASBot\TASBot.cydsn\codegentemp\TASBot.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	\P1_RegD0:Net_2\
	\P1_RegD0:bSR:ctrl_f0_full\
	\P1_WinTimer:Net_260\
	Net_2612
	\P1_WinTimer:Net_53\
	\P1_WinTimer:TimerUDB:ctrl_ten\
	\P1_WinTimer:TimerUDB:ctrl_cmode_0\
	\P1_WinTimer:TimerUDB:ctrl_tmode_1\
	\P1_WinTimer:TimerUDB:ctrl_tmode_0\
	\P1_WinTimer:TimerUDB:ctrl_ic_1\
	\P1_WinTimer:TimerUDB:ctrl_ic_0\
	Net_2611
	\P1_WinTimer:TimerUDB:zeros_3\
	\P1_WinTimer:TimerUDB:zeros_2\
	\P1_WinTimer:Net_102\
	\P1_WinTimer:Net_266\
	\P1_RegD1:Net_2\
	\P1_RegD1:bSR:ctrl_f0_full\
	\P1_RegD2:Net_2\
	\P1_RegD2:bSR:ctrl_f0_full\
	\P2_RegD0:Net_2\
	\P2_RegD0:bSR:ctrl_f0_full\
	\P2_WinTimer:Net_260\
	Net_2635
	\P2_WinTimer:Net_53\
	\P2_WinTimer:TimerUDB:ctrl_ten\
	\P2_WinTimer:TimerUDB:ctrl_cmode_0\
	\P2_WinTimer:TimerUDB:ctrl_tmode_1\
	\P2_WinTimer:TimerUDB:ctrl_tmode_0\
	\P2_WinTimer:TimerUDB:ctrl_ic_1\
	\P2_WinTimer:TimerUDB:ctrl_ic_0\
	Net_2634
	\P2_WinTimer:TimerUDB:zeros_3\
	\P2_WinTimer:TimerUDB:zeros_2\
	\P2_WinTimer:Net_102\
	\P2_WinTimer:Net_266\
	\P2_RegD1:Net_2\
	\P2_RegD1:bSR:ctrl_f0_full\
	\P2_RegD2:Net_2\
	\P2_RegD2:bSR:ctrl_f0_full\


Deleted 56 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__P1_D1_net_0
Aliasing tmpOE__P1_D0_net_0 to tmpOE__P1_D1_net_0
Aliasing tmpOE__P2_Latch_net_0 to tmpOE__P1_D1_net_0
Aliasing tmpOE__P1_D2_net_0 to tmpOE__P1_D1_net_0
Aliasing tmpOE__P2_Clock_net_0 to tmpOE__P1_D1_net_0
Aliasing \USBUART:tmpOE__Dm_net_0\ to tmpOE__P1_D1_net_0
Aliasing \USBUART:tmpOE__Dp_net_0\ to tmpOE__P1_D1_net_0
Aliasing tmpOE__P1_Clock_net_0 to tmpOE__P1_D1_net_0
Aliasing tmpOE__P2_D0_net_0 to tmpOE__P1_D1_net_0
Aliasing tmpOE__P1_Latch_net_0 to tmpOE__P1_D1_net_0
Aliasing \P1_RegD0:Net_1\ to zero
Aliasing \P1_RegD0:bSR:status_2\ to zero
Aliasing \P1_RegD0:bSR:final_load\ to zero
Aliasing \P1_RegD0:bSR:status_1\ to zero
Aliasing \P1_RegD0:bSR:reset\ to zero
Aliasing \P1_RegD0:bSR:store\ to zero
Aliasing tmpOE__P2_D2_net_0 to tmpOE__P1_D1_net_0
Aliasing tmpOE__P2_D1_net_0 to tmpOE__P1_D1_net_0
Aliasing \P1_WinTimer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \P1_WinTimer:TimerUDB:trigger_enable\ to tmpOE__P1_D1_net_0
Aliasing \P1_WinTimer:TimerUDB:status_6\ to zero
Aliasing \P1_WinTimer:TimerUDB:status_5\ to zero
Aliasing \P1_WinTimer:TimerUDB:status_4\ to zero
Aliasing \P1_WinTimer:TimerUDB:status_0\ to \P1_WinTimer:TimerUDB:tc_i\
Aliasing \P1_RegD1:Net_1\ to zero
Aliasing \P1_RegD1:bSR:status_2\ to zero
Aliasing \P1_RegD1:bSR:final_load\ to zero
Aliasing \P1_RegD1:bSR:status_1\ to zero
Aliasing \P1_RegD1:bSR:reset\ to zero
Aliasing \P1_RegD1:bSR:store\ to zero
Aliasing \P1_RegD2:Net_1\ to zero
Aliasing \P1_RegD2:bSR:status_2\ to zero
Aliasing \P1_RegD2:bSR:final_load\ to zero
Aliasing \P1_RegD2:bSR:status_1\ to zero
Aliasing \P1_RegD2:bSR:reset\ to zero
Aliasing \P1_RegD2:bSR:store\ to zero
Aliasing \P2_RegD0:Net_1\ to zero
Aliasing \P2_RegD0:bSR:status_2\ to zero
Aliasing \P2_RegD0:bSR:final_load\ to zero
Aliasing \P2_RegD0:bSR:status_1\ to zero
Aliasing \P2_RegD0:bSR:reset\ to zero
Aliasing \P2_RegD0:bSR:store\ to zero
Aliasing \P2_WinTimer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \P2_WinTimer:TimerUDB:trigger_enable\ to tmpOE__P1_D1_net_0
Aliasing \P2_WinTimer:TimerUDB:status_6\ to zero
Aliasing \P2_WinTimer:TimerUDB:status_5\ to zero
Aliasing \P2_WinTimer:TimerUDB:status_4\ to zero
Aliasing \P2_WinTimer:TimerUDB:status_0\ to \P2_WinTimer:TimerUDB:tc_i\
Aliasing \P2_RegD1:Net_1\ to zero
Aliasing \P2_RegD1:bSR:status_2\ to zero
Aliasing \P2_RegD1:bSR:final_load\ to zero
Aliasing \P2_RegD1:bSR:status_1\ to zero
Aliasing \P2_RegD1:bSR:reset\ to zero
Aliasing \P2_RegD1:bSR:store\ to zero
Aliasing \P2_RegD2:Net_1\ to zero
Aliasing \P2_RegD2:bSR:status_2\ to zero
Aliasing \P2_RegD2:bSR:final_load\ to zero
Aliasing \P2_RegD2:bSR:status_1\ to zero
Aliasing \P2_RegD2:bSR:reset\ to zero
Aliasing \P2_RegD2:bSR:store\ to zero
Aliasing \P1_RegD0:bSR:load_reg\\D\ to zero
Aliasing \P1_WinTimer:TimerUDB:capture_last\\D\ to zero
Aliasing \P1_WinTimer:TimerUDB:capture_out_reg_i\\D\ to \P1_WinTimer:TimerUDB:capt_fifo_load_int\
Aliasing \P1_RegD1:bSR:load_reg\\D\ to zero
Aliasing \P1_RegD2:bSR:load_reg\\D\ to zero
Aliasing \P2_RegD0:bSR:load_reg\\D\ to zero
Aliasing \P2_WinTimer:TimerUDB:capture_last\\D\ to zero
Aliasing \P2_WinTimer:TimerUDB:capture_out_reg_i\\D\ to \P2_WinTimer:TimerUDB:capt_fifo_load_int\
Aliasing \P2_RegD1:bSR:load_reg\\D\ to zero
Aliasing \P2_RegD2:bSR:load_reg\\D\ to zero
Removing Lhs of wire one[7] = tmpOE__P1_D1_net_0[1]
Removing Lhs of wire tmpOE__P1_D0_net_0[10] = tmpOE__P1_D1_net_0[1]
Removing Lhs of wire tmpOE__P2_Latch_net_0[17] = tmpOE__P1_D1_net_0[1]
Removing Lhs of wire tmpOE__P1_D2_net_0[23] = tmpOE__P1_D1_net_0[1]
Removing Lhs of wire tmpOE__P2_Clock_net_0[30] = tmpOE__P1_D1_net_0[1]
Removing Rhs of wire Net_289[35] = \P1_RegD0:bSR:so_16_0\[170]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[39] = tmpOE__P1_D1_net_0[1]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[46] = tmpOE__P1_D1_net_0[1]
Removing Lhs of wire tmpOE__P1_Clock_net_0[98] = tmpOE__P1_D1_net_0[1]
Removing Rhs of wire Net_2532[104] = \P2_LatchFilter:genblk1[0]:last_state\[924]
Removing Lhs of wire tmpOE__P2_D0_net_0[106] = tmpOE__P1_D1_net_0[1]
Removing Lhs of wire tmpOE__P1_Latch_net_0[113] = tmpOE__P1_D1_net_0[1]
Removing Rhs of wire Net_2458[119] = \P1_LatchFilter:genblk1[0]:last_state\[403]
Removing Lhs of wire \P1_RegD0:Net_350\[120] = zero[6]
Removing Lhs of wire \P1_RegD0:Net_1\[121] = zero[6]
Removing Rhs of wire \P1_RegD0:bSR:ctrl_clk_enable\[123] = \P1_RegD0:bSR:control_0\[124]
Removing Rhs of wire Net_2504[128] = \P1_ClockFilter:genblk1[0]:last_state\[647]
Removing Lhs of wire \P1_RegD0:bSR:status_2\[137] = zero[6]
Removing Lhs of wire \P1_RegD0:bSR:status_0\[138] = zero[6]
Removing Lhs of wire \P1_RegD0:bSR:final_load\[139] = zero[6]
Removing Lhs of wire \P1_RegD0:bSR:status_1\[140] = zero[6]
Removing Rhs of wire \P1_RegD0:bSR:status_3\[141] = \P1_RegD0:bSR:f0_blk_stat_final\[142]
Removing Rhs of wire \P1_RegD0:bSR:status_3\[141] = \P1_RegD0:bSR:f0_blk_stat_16_1\[152]
Removing Rhs of wire \P1_RegD0:bSR:status_4\[143] = \P1_RegD0:bSR:f0_bus_stat_final\[144]
Removing Rhs of wire \P1_RegD0:bSR:status_4\[143] = \P1_RegD0:bSR:f0_bus_stat_16_1\[153]
Removing Rhs of wire \P1_RegD0:bSR:status_5\[145] = \P1_RegD0:bSR:f1_blk_stat_final\[146]
Removing Rhs of wire \P1_RegD0:bSR:status_5\[145] = \P1_RegD0:bSR:f1_blk_stat_16_1\[154]
Removing Rhs of wire \P1_RegD0:bSR:status_6\[147] = \P1_RegD0:bSR:f1_bus_stat_final\[148]
Removing Rhs of wire \P1_RegD0:bSR:status_6\[147] = \P1_RegD0:bSR:f1_bus_stat_16_1\[155]
Removing Lhs of wire \P1_RegD0:bSR:reset\[157] = zero[6]
Removing Lhs of wire \P1_RegD0:bSR:store\[158] = zero[6]
Removing Lhs of wire tmpOE__P2_D2_net_0[236] = tmpOE__P1_D1_net_0[1]
Removing Lhs of wire tmpOE__P2_D1_net_0[243] = tmpOE__P1_D1_net_0[1]
Removing Rhs of wire Net_2370[250] = \P1_WinTimer:Net_55\[254]
Removing Rhs of wire Net_2564[252] = \P2_WinTimer:Net_55\[778]
Removing Lhs of wire \P1_WinTimer:TimerUDB:ctrl_enable\[271] = \P1_WinTimer:TimerUDB:control_7\[263]
Removing Lhs of wire \P1_WinTimer:TimerUDB:ctrl_cmode_1\[273] = zero[6]
Removing Rhs of wire \P1_WinTimer:TimerUDB:timer_enable\[282] = \P1_WinTimer:TimerUDB:runmode_enable\[294]
Removing Rhs of wire \P1_WinTimer:TimerUDB:run_mode\[283] = \P1_WinTimer:TimerUDB:hwEnable_reg\[284]
Removing Lhs of wire \P1_WinTimer:TimerUDB:trigger_enable\[286] = tmpOE__P1_D1_net_0[1]
Removing Lhs of wire \P1_WinTimer:TimerUDB:tc_i\[288] = \P1_WinTimer:TimerUDB:status_tc\[285]
Removing Lhs of wire \P1_WinTimer:TimerUDB:hwEnable\[290] = \P1_WinTimer:TimerUDB:control_7\[263]
Removing Lhs of wire \P1_WinTimer:TimerUDB:capt_fifo_load_int\[293] = \P1_WinTimer:TimerUDB:capt_fifo_load\[281]
Removing Lhs of wire \P1_WinTimer:TimerUDB:status_6\[297] = zero[6]
Removing Lhs of wire \P1_WinTimer:TimerUDB:status_5\[298] = zero[6]
Removing Lhs of wire \P1_WinTimer:TimerUDB:status_4\[299] = zero[6]
Removing Lhs of wire \P1_WinTimer:TimerUDB:status_0\[300] = \P1_WinTimer:TimerUDB:status_tc\[285]
Removing Lhs of wire \P1_WinTimer:TimerUDB:status_1\[301] = \P1_WinTimer:TimerUDB:capt_fifo_load\[281]
Removing Rhs of wire \P1_WinTimer:TimerUDB:status_2\[302] = \P1_WinTimer:TimerUDB:fifo_full\[303]
Removing Rhs of wire \P1_WinTimer:TimerUDB:status_3\[304] = \P1_WinTimer:TimerUDB:fifo_nempty\[305]
Removing Lhs of wire \P1_WinTimer:TimerUDB:cs_addr_2\[307] = Net_2458[119]
Removing Lhs of wire \P1_WinTimer:TimerUDB:cs_addr_1\[308] = \P1_WinTimer:TimerUDB:trig_reg\[296]
Removing Lhs of wire \P1_WinTimer:TimerUDB:cs_addr_0\[309] = \P1_WinTimer:TimerUDB:per_zero\[287]
Removing Lhs of wire \P1_RegD1:Net_350\[405] = zero[6]
Removing Lhs of wire \P1_RegD1:Net_1\[406] = zero[6]
Removing Rhs of wire \P1_RegD1:bSR:ctrl_clk_enable\[408] = \P1_RegD1:bSR:control_0\[409]
Removing Lhs of wire \P1_RegD1:bSR:status_2\[421] = zero[6]
Removing Lhs of wire \P1_RegD1:bSR:status_0\[422] = zero[6]
Removing Lhs of wire \P1_RegD1:bSR:final_load\[423] = zero[6]
Removing Lhs of wire \P1_RegD1:bSR:status_1\[424] = zero[6]
Removing Rhs of wire \P1_RegD1:bSR:status_3\[425] = \P1_RegD1:bSR:f0_blk_stat_final\[426]
Removing Rhs of wire \P1_RegD1:bSR:status_3\[425] = \P1_RegD1:bSR:f0_blk_stat_16_1\[436]
Removing Rhs of wire \P1_RegD1:bSR:status_4\[427] = \P1_RegD1:bSR:f0_bus_stat_final\[428]
Removing Rhs of wire \P1_RegD1:bSR:status_4\[427] = \P1_RegD1:bSR:f0_bus_stat_16_1\[437]
Removing Rhs of wire \P1_RegD1:bSR:status_5\[429] = \P1_RegD1:bSR:f1_blk_stat_final\[430]
Removing Rhs of wire \P1_RegD1:bSR:status_5\[429] = \P1_RegD1:bSR:f1_blk_stat_16_1\[438]
Removing Rhs of wire \P1_RegD1:bSR:status_6\[431] = \P1_RegD1:bSR:f1_bus_stat_final\[432]
Removing Rhs of wire \P1_RegD1:bSR:status_6\[431] = \P1_RegD1:bSR:f1_bus_stat_16_1\[439]
Removing Lhs of wire \P1_RegD1:bSR:reset\[441] = zero[6]
Removing Lhs of wire \P1_RegD1:bSR:store\[442] = zero[6]
Removing Rhs of wire Net_2524[519] = \P1_RegD1:bSR:so_16_0\[454]
Removing Lhs of wire \P1_RegD2:Net_350\[520] = zero[6]
Removing Lhs of wire \P1_RegD2:Net_1\[521] = zero[6]
Removing Rhs of wire \P1_RegD2:bSR:ctrl_clk_enable\[523] = \P1_RegD2:bSR:control_0\[524]
Removing Lhs of wire \P1_RegD2:bSR:status_2\[536] = zero[6]
Removing Lhs of wire \P1_RegD2:bSR:status_0\[537] = zero[6]
Removing Lhs of wire \P1_RegD2:bSR:final_load\[538] = zero[6]
Removing Lhs of wire \P1_RegD2:bSR:status_1\[539] = zero[6]
Removing Rhs of wire \P1_RegD2:bSR:status_3\[540] = \P1_RegD2:bSR:f0_blk_stat_final\[541]
Removing Rhs of wire \P1_RegD2:bSR:status_3\[540] = \P1_RegD2:bSR:f0_blk_stat_16_1\[551]
Removing Rhs of wire \P1_RegD2:bSR:status_4\[542] = \P1_RegD2:bSR:f0_bus_stat_final\[543]
Removing Rhs of wire \P1_RegD2:bSR:status_4\[542] = \P1_RegD2:bSR:f0_bus_stat_16_1\[552]
Removing Rhs of wire \P1_RegD2:bSR:status_5\[544] = \P1_RegD2:bSR:f1_blk_stat_final\[545]
Removing Rhs of wire \P1_RegD2:bSR:status_5\[544] = \P1_RegD2:bSR:f1_blk_stat_16_1\[553]
Removing Rhs of wire \P1_RegD2:bSR:status_6\[546] = \P1_RegD2:bSR:f1_bus_stat_final\[547]
Removing Rhs of wire \P1_RegD2:bSR:status_6\[546] = \P1_RegD2:bSR:f1_bus_stat_16_1\[554]
Removing Lhs of wire \P1_RegD2:bSR:reset\[556] = zero[6]
Removing Lhs of wire \P1_RegD2:bSR:store\[557] = zero[6]
Removing Rhs of wire Net_2527[634] = \P1_RegD2:bSR:so_16_0\[569]
Removing Rhs of wire Net_2530[661] = \P2_ClockFilter:genblk1[0]:last_state\[660]
Removing Lhs of wire \P2_RegD0:Net_350\[662] = zero[6]
Removing Lhs of wire \P2_RegD0:Net_1\[663] = zero[6]
Removing Rhs of wire \P2_RegD0:bSR:ctrl_clk_enable\[665] = \P2_RegD0:bSR:control_0\[666]
Removing Lhs of wire \P2_RegD0:bSR:status_2\[678] = zero[6]
Removing Lhs of wire \P2_RegD0:bSR:status_0\[679] = zero[6]
Removing Lhs of wire \P2_RegD0:bSR:final_load\[680] = zero[6]
Removing Lhs of wire \P2_RegD0:bSR:status_1\[681] = zero[6]
Removing Rhs of wire \P2_RegD0:bSR:status_3\[682] = \P2_RegD0:bSR:f0_blk_stat_final\[683]
Removing Rhs of wire \P2_RegD0:bSR:status_3\[682] = \P2_RegD0:bSR:f0_blk_stat_16_1\[693]
Removing Rhs of wire \P2_RegD0:bSR:status_4\[684] = \P2_RegD0:bSR:f0_bus_stat_final\[685]
Removing Rhs of wire \P2_RegD0:bSR:status_4\[684] = \P2_RegD0:bSR:f0_bus_stat_16_1\[694]
Removing Rhs of wire \P2_RegD0:bSR:status_5\[686] = \P2_RegD0:bSR:f1_blk_stat_final\[687]
Removing Rhs of wire \P2_RegD0:bSR:status_5\[686] = \P2_RegD0:bSR:f1_blk_stat_16_1\[695]
Removing Rhs of wire \P2_RegD0:bSR:status_6\[688] = \P2_RegD0:bSR:f1_bus_stat_final\[689]
Removing Rhs of wire \P2_RegD0:bSR:status_6\[688] = \P2_RegD0:bSR:f1_bus_stat_16_1\[696]
Removing Lhs of wire \P2_RegD0:bSR:reset\[698] = zero[6]
Removing Lhs of wire \P2_RegD0:bSR:store\[699] = zero[6]
Removing Rhs of wire Net_2541[776] = \P2_RegD0:bSR:so_16_0\[711]
Removing Lhs of wire \P2_WinTimer:TimerUDB:ctrl_enable\[794] = \P2_WinTimer:TimerUDB:control_7\[786]
Removing Lhs of wire \P2_WinTimer:TimerUDB:ctrl_cmode_1\[796] = zero[6]
Removing Rhs of wire \P2_WinTimer:TimerUDB:timer_enable\[805] = \P2_WinTimer:TimerUDB:runmode_enable\[817]
Removing Rhs of wire \P2_WinTimer:TimerUDB:run_mode\[806] = \P2_WinTimer:TimerUDB:hwEnable_reg\[807]
Removing Lhs of wire \P2_WinTimer:TimerUDB:trigger_enable\[809] = tmpOE__P1_D1_net_0[1]
Removing Lhs of wire \P2_WinTimer:TimerUDB:tc_i\[811] = \P2_WinTimer:TimerUDB:status_tc\[808]
Removing Lhs of wire \P2_WinTimer:TimerUDB:hwEnable\[813] = \P2_WinTimer:TimerUDB:control_7\[786]
Removing Lhs of wire \P2_WinTimer:TimerUDB:capt_fifo_load_int\[816] = \P2_WinTimer:TimerUDB:capt_fifo_load\[804]
Removing Lhs of wire \P2_WinTimer:TimerUDB:status_6\[820] = zero[6]
Removing Lhs of wire \P2_WinTimer:TimerUDB:status_5\[821] = zero[6]
Removing Lhs of wire \P2_WinTimer:TimerUDB:status_4\[822] = zero[6]
Removing Lhs of wire \P2_WinTimer:TimerUDB:status_0\[823] = \P2_WinTimer:TimerUDB:status_tc\[808]
Removing Lhs of wire \P2_WinTimer:TimerUDB:status_1\[824] = \P2_WinTimer:TimerUDB:capt_fifo_load\[804]
Removing Rhs of wire \P2_WinTimer:TimerUDB:status_2\[825] = \P2_WinTimer:TimerUDB:fifo_full\[826]
Removing Rhs of wire \P2_WinTimer:TimerUDB:status_3\[827] = \P2_WinTimer:TimerUDB:fifo_nempty\[828]
Removing Lhs of wire \P2_WinTimer:TimerUDB:cs_addr_2\[830] = Net_2532[104]
Removing Lhs of wire \P2_WinTimer:TimerUDB:cs_addr_1\[831] = \P2_WinTimer:TimerUDB:trig_reg\[819]
Removing Lhs of wire \P2_WinTimer:TimerUDB:cs_addr_0\[832] = \P2_WinTimer:TimerUDB:per_zero\[810]
Removing Lhs of wire \P2_RegD1:Net_350\[925] = zero[6]
Removing Lhs of wire \P2_RegD1:Net_1\[926] = zero[6]
Removing Rhs of wire \P2_RegD1:bSR:ctrl_clk_enable\[928] = \P2_RegD1:bSR:control_0\[929]
Removing Lhs of wire \P2_RegD1:bSR:status_2\[941] = zero[6]
Removing Lhs of wire \P2_RegD1:bSR:status_0\[942] = zero[6]
Removing Lhs of wire \P2_RegD1:bSR:final_load\[943] = zero[6]
Removing Lhs of wire \P2_RegD1:bSR:status_1\[944] = zero[6]
Removing Rhs of wire \P2_RegD1:bSR:status_3\[945] = \P2_RegD1:bSR:f0_blk_stat_final\[946]
Removing Rhs of wire \P2_RegD1:bSR:status_3\[945] = \P2_RegD1:bSR:f0_blk_stat_16_1\[956]
Removing Rhs of wire \P2_RegD1:bSR:status_4\[947] = \P2_RegD1:bSR:f0_bus_stat_final\[948]
Removing Rhs of wire \P2_RegD1:bSR:status_4\[947] = \P2_RegD1:bSR:f0_bus_stat_16_1\[957]
Removing Rhs of wire \P2_RegD1:bSR:status_5\[949] = \P2_RegD1:bSR:f1_blk_stat_final\[950]
Removing Rhs of wire \P2_RegD1:bSR:status_5\[949] = \P2_RegD1:bSR:f1_blk_stat_16_1\[958]
Removing Rhs of wire \P2_RegD1:bSR:status_6\[951] = \P2_RegD1:bSR:f1_bus_stat_final\[952]
Removing Rhs of wire \P2_RegD1:bSR:status_6\[951] = \P2_RegD1:bSR:f1_bus_stat_16_1\[959]
Removing Lhs of wire \P2_RegD1:bSR:reset\[961] = zero[6]
Removing Lhs of wire \P2_RegD1:bSR:store\[962] = zero[6]
Removing Rhs of wire Net_2553[1039] = \P2_RegD1:bSR:so_16_0\[974]
Removing Lhs of wire \P2_RegD2:Net_350\[1040] = zero[6]
Removing Lhs of wire \P2_RegD2:Net_1\[1041] = zero[6]
Removing Rhs of wire \P2_RegD2:bSR:ctrl_clk_enable\[1043] = \P2_RegD2:bSR:control_0\[1044]
Removing Lhs of wire \P2_RegD2:bSR:status_2\[1056] = zero[6]
Removing Lhs of wire \P2_RegD2:bSR:status_0\[1057] = zero[6]
Removing Lhs of wire \P2_RegD2:bSR:final_load\[1058] = zero[6]
Removing Lhs of wire \P2_RegD2:bSR:status_1\[1059] = zero[6]
Removing Rhs of wire \P2_RegD2:bSR:status_3\[1060] = \P2_RegD2:bSR:f0_blk_stat_final\[1061]
Removing Rhs of wire \P2_RegD2:bSR:status_3\[1060] = \P2_RegD2:bSR:f0_blk_stat_16_1\[1071]
Removing Rhs of wire \P2_RegD2:bSR:status_4\[1062] = \P2_RegD2:bSR:f0_bus_stat_final\[1063]
Removing Rhs of wire \P2_RegD2:bSR:status_4\[1062] = \P2_RegD2:bSR:f0_bus_stat_16_1\[1072]
Removing Rhs of wire \P2_RegD2:bSR:status_5\[1064] = \P2_RegD2:bSR:f1_blk_stat_final\[1065]
Removing Rhs of wire \P2_RegD2:bSR:status_5\[1064] = \P2_RegD2:bSR:f1_blk_stat_16_1\[1073]
Removing Rhs of wire \P2_RegD2:bSR:status_6\[1066] = \P2_RegD2:bSR:f1_bus_stat_final\[1067]
Removing Rhs of wire \P2_RegD2:bSR:status_6\[1066] = \P2_RegD2:bSR:f1_bus_stat_16_1\[1074]
Removing Lhs of wire \P2_RegD2:bSR:reset\[1076] = zero[6]
Removing Lhs of wire \P2_RegD2:bSR:store\[1077] = zero[6]
Removing Rhs of wire Net_2559[1154] = \P2_RegD2:bSR:so_16_0\[1089]
Removing Lhs of wire \P1_RegD0:bSR:load_reg\\D\[1155] = zero[6]
Removing Lhs of wire \P1_WinTimer:TimerUDB:capture_last\\D\[1156] = zero[6]
Removing Lhs of wire \P1_WinTimer:TimerUDB:hwEnable_reg\\D\[1157] = \P1_WinTimer:TimerUDB:control_7\[263]
Removing Lhs of wire \P1_WinTimer:TimerUDB:tc_reg_i\\D\[1158] = \P1_WinTimer:TimerUDB:status_tc\[285]
Removing Lhs of wire \P1_WinTimer:TimerUDB:capture_out_reg_i\\D\[1159] = \P1_WinTimer:TimerUDB:capt_fifo_load\[281]
Removing Lhs of wire \P1_LatchFilter:genblk1[0]:samples_4\\D\[1162] = \P1_LatchFilter:genblk1[0]:samples_3\[398]
Removing Lhs of wire \P1_LatchFilter:genblk1[0]:samples_3\\D\[1163] = \P1_LatchFilter:genblk1[0]:samples_2\[399]
Removing Lhs of wire \P1_LatchFilter:genblk1[0]:samples_2\\D\[1164] = \P1_LatchFilter:genblk1[0]:samples_1\[400]
Removing Lhs of wire \P1_LatchFilter:genblk1[0]:samples_1\\D\[1165] = \P1_LatchFilter:genblk1[0]:samples_0\[401]
Removing Lhs of wire \P1_LatchFilter:genblk1[0]:samples_0\\D\[1166] = Net_2602[114]
Removing Lhs of wire \P1_RegD1:bSR:load_reg\\D\[1168] = zero[6]
Removing Lhs of wire \P1_RegD2:bSR:load_reg\\D\[1169] = zero[6]
Removing Lhs of wire \P1_ClockFilter:genblk1[0]:samples_7\\D\[1170] = \P1_ClockFilter:genblk1[0]:samples_6\[639]
Removing Lhs of wire \P1_ClockFilter:genblk1[0]:samples_6\\D\[1171] = \P1_ClockFilter:genblk1[0]:samples_5\[640]
Removing Lhs of wire \P1_ClockFilter:genblk1[0]:samples_5\\D\[1172] = \P1_ClockFilter:genblk1[0]:samples_4\[641]
Removing Lhs of wire \P1_ClockFilter:genblk1[0]:samples_4\\D\[1173] = \P1_ClockFilter:genblk1[0]:samples_3\[642]
Removing Lhs of wire \P1_ClockFilter:genblk1[0]:samples_3\\D\[1174] = \P1_ClockFilter:genblk1[0]:samples_2\[643]
Removing Lhs of wire \P1_ClockFilter:genblk1[0]:samples_2\\D\[1175] = \P1_ClockFilter:genblk1[0]:samples_1\[644]
Removing Lhs of wire \P1_ClockFilter:genblk1[0]:samples_1\\D\[1176] = \P1_ClockFilter:genblk1[0]:samples_0\[645]
Removing Lhs of wire \P1_ClockFilter:genblk1[0]:samples_0\\D\[1177] = Net_2713[99]
Removing Lhs of wire \P2_ClockFilter:genblk1[0]:samples_7\\D\[1179] = \P2_ClockFilter:genblk1[0]:samples_6\[652]
Removing Lhs of wire \P2_ClockFilter:genblk1[0]:samples_6\\D\[1180] = \P2_ClockFilter:genblk1[0]:samples_5\[653]
Removing Lhs of wire \P2_ClockFilter:genblk1[0]:samples_5\\D\[1181] = \P2_ClockFilter:genblk1[0]:samples_4\[654]
Removing Lhs of wire \P2_ClockFilter:genblk1[0]:samples_4\\D\[1182] = \P2_ClockFilter:genblk1[0]:samples_3\[655]
Removing Lhs of wire \P2_ClockFilter:genblk1[0]:samples_3\\D\[1183] = \P2_ClockFilter:genblk1[0]:samples_2\[656]
Removing Lhs of wire \P2_ClockFilter:genblk1[0]:samples_2\\D\[1184] = \P2_ClockFilter:genblk1[0]:samples_1\[657]
Removing Lhs of wire \P2_ClockFilter:genblk1[0]:samples_1\\D\[1185] = \P2_ClockFilter:genblk1[0]:samples_0\[658]
Removing Lhs of wire \P2_ClockFilter:genblk1[0]:samples_0\\D\[1186] = Net_2719[31]
Removing Lhs of wire \P2_RegD0:bSR:load_reg\\D\[1188] = zero[6]
Removing Lhs of wire \P2_WinTimer:TimerUDB:capture_last\\D\[1189] = zero[6]
Removing Lhs of wire \P2_WinTimer:TimerUDB:hwEnable_reg\\D\[1190] = \P2_WinTimer:TimerUDB:control_7\[786]
Removing Lhs of wire \P2_WinTimer:TimerUDB:tc_reg_i\\D\[1191] = \P2_WinTimer:TimerUDB:status_tc\[808]
Removing Lhs of wire \P2_WinTimer:TimerUDB:capture_out_reg_i\\D\[1192] = \P2_WinTimer:TimerUDB:capt_fifo_load\[804]
Removing Lhs of wire \P2_LatchFilter:genblk1[0]:samples_4\\D\[1195] = \P2_LatchFilter:genblk1[0]:samples_3\[919]
Removing Lhs of wire \P2_LatchFilter:genblk1[0]:samples_3\\D\[1196] = \P2_LatchFilter:genblk1[0]:samples_2\[920]
Removing Lhs of wire \P2_LatchFilter:genblk1[0]:samples_2\\D\[1197] = \P2_LatchFilter:genblk1[0]:samples_1\[921]
Removing Lhs of wire \P2_LatchFilter:genblk1[0]:samples_1\\D\[1198] = \P2_LatchFilter:genblk1[0]:samples_0\[922]
Removing Lhs of wire \P2_LatchFilter:genblk1[0]:samples_0\\D\[1199] = Net_2163[18]
Removing Lhs of wire \P2_RegD1:bSR:load_reg\\D\[1201] = zero[6]
Removing Lhs of wire \P2_RegD2:bSR:load_reg\\D\[1202] = zero[6]

------------------------------------------------------
Aliased 0 equations, 202 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__P1_D1_net_0' (cost = 0):
tmpOE__P1_D1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\P1_WinTimer:TimerUDB:fifo_load_polarized\' (cost = 0):
\P1_WinTimer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\P1_WinTimer:TimerUDB:status_tc\' (cost = 3):
\P1_WinTimer:TimerUDB:status_tc\ <= ((\P1_WinTimer:TimerUDB:run_mode\ and \P1_WinTimer:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\P1_LatchFilter:genblk1[0]:or_term\' (cost = 6):
\P1_LatchFilter:genblk1[0]:or_term\ <= (\P1_LatchFilter:genblk1[0]:samples_0\
	OR \P1_LatchFilter:genblk1[0]:samples_1\
	OR \P1_LatchFilter:genblk1[0]:samples_2\
	OR \P1_LatchFilter:genblk1[0]:samples_3\
	OR \P1_LatchFilter:genblk1[0]:samples_4\
	OR Net_2602);

Note:  Expanding virtual equation for '\P1_LatchFilter:genblk1[0]:and_term\' (cost = 1):
\P1_LatchFilter:genblk1[0]:and_term\ <= ((Net_2602 and \P1_LatchFilter:genblk1[0]:samples_4\ and \P1_LatchFilter:genblk1[0]:samples_3\ and \P1_LatchFilter:genblk1[0]:samples_2\ and \P1_LatchFilter:genblk1[0]:samples_1\ and \P1_LatchFilter:genblk1[0]:samples_0\));

Note:  Expanding virtual equation for '\P1_ClockFilter:genblk1[0]:or_term\' (cost = 9):
\P1_ClockFilter:genblk1[0]:or_term\ <= (\P1_ClockFilter:genblk1[0]:samples_0\
	OR \P1_ClockFilter:genblk1[0]:samples_1\
	OR \P1_ClockFilter:genblk1[0]:samples_2\
	OR \P1_ClockFilter:genblk1[0]:samples_3\
	OR \P1_ClockFilter:genblk1[0]:samples_4\
	OR \P1_ClockFilter:genblk1[0]:samples_5\
	OR \P1_ClockFilter:genblk1[0]:samples_6\
	OR \P1_ClockFilter:genblk1[0]:samples_7\
	OR Net_2713);

Note:  Expanding virtual equation for '\P1_ClockFilter:genblk1[0]:and_term\' (cost = 1):
\P1_ClockFilter:genblk1[0]:and_term\ <= ((Net_2713 and \P1_ClockFilter:genblk1[0]:samples_7\ and \P1_ClockFilter:genblk1[0]:samples_6\ and \P1_ClockFilter:genblk1[0]:samples_5\ and \P1_ClockFilter:genblk1[0]:samples_4\ and \P1_ClockFilter:genblk1[0]:samples_3\ and \P1_ClockFilter:genblk1[0]:samples_2\ and \P1_ClockFilter:genblk1[0]:samples_1\ and \P1_ClockFilter:genblk1[0]:samples_0\));

Note:  Expanding virtual equation for '\P2_ClockFilter:genblk1[0]:or_term\' (cost = 9):
\P2_ClockFilter:genblk1[0]:or_term\ <= (\P2_ClockFilter:genblk1[0]:samples_0\
	OR \P2_ClockFilter:genblk1[0]:samples_1\
	OR \P2_ClockFilter:genblk1[0]:samples_2\
	OR \P2_ClockFilter:genblk1[0]:samples_3\
	OR \P2_ClockFilter:genblk1[0]:samples_4\
	OR \P2_ClockFilter:genblk1[0]:samples_5\
	OR \P2_ClockFilter:genblk1[0]:samples_6\
	OR \P2_ClockFilter:genblk1[0]:samples_7\
	OR Net_2719);

Note:  Expanding virtual equation for '\P2_ClockFilter:genblk1[0]:and_term\' (cost = 1):
\P2_ClockFilter:genblk1[0]:and_term\ <= ((Net_2719 and \P2_ClockFilter:genblk1[0]:samples_7\ and \P2_ClockFilter:genblk1[0]:samples_6\ and \P2_ClockFilter:genblk1[0]:samples_5\ and \P2_ClockFilter:genblk1[0]:samples_4\ and \P2_ClockFilter:genblk1[0]:samples_3\ and \P2_ClockFilter:genblk1[0]:samples_2\ and \P2_ClockFilter:genblk1[0]:samples_1\ and \P2_ClockFilter:genblk1[0]:samples_0\));

Note:  Expanding virtual equation for '\P2_WinTimer:TimerUDB:fifo_load_polarized\' (cost = 0):
\P2_WinTimer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\P2_WinTimer:TimerUDB:status_tc\' (cost = 3):
\P2_WinTimer:TimerUDB:status_tc\ <= ((\P2_WinTimer:TimerUDB:run_mode\ and \P2_WinTimer:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\P2_LatchFilter:genblk1[0]:or_term\' (cost = 6):
\P2_LatchFilter:genblk1[0]:or_term\ <= (\P2_LatchFilter:genblk1[0]:samples_0\
	OR \P2_LatchFilter:genblk1[0]:samples_1\
	OR \P2_LatchFilter:genblk1[0]:samples_2\
	OR \P2_LatchFilter:genblk1[0]:samples_3\
	OR \P2_LatchFilter:genblk1[0]:samples_4\
	OR Net_2163);

Note:  Expanding virtual equation for '\P2_LatchFilter:genblk1[0]:and_term\' (cost = 1):
\P2_LatchFilter:genblk1[0]:and_term\ <= ((Net_2163 and \P2_LatchFilter:genblk1[0]:samples_4\ and \P2_LatchFilter:genblk1[0]:samples_3\ and \P2_LatchFilter:genblk1[0]:samples_2\ and \P2_LatchFilter:genblk1[0]:samples_1\ and \P2_LatchFilter:genblk1[0]:samples_0\));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 14 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \P1_WinTimer:TimerUDB:capt_fifo_load\ to zero
Aliasing \P2_WinTimer:TimerUDB:capt_fifo_load\ to zero
Removing Lhs of wire \P1_WinTimer:TimerUDB:capt_fifo_load\[281] = zero[6]
Removing Lhs of wire \P1_WinTimer:TimerUDB:trig_reg\[296] = \P1_WinTimer:TimerUDB:timer_enable\[282]
Removing Lhs of wire \P2_WinTimer:TimerUDB:capt_fifo_load\[804] = zero[6]
Removing Lhs of wire \P2_WinTimer:TimerUDB:trig_reg\[819] = \P2_WinTimer:TimerUDB:timer_enable\[805]

------------------------------------------------------
Aliased 0 equations, 4 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Thomas\Documents\PSoC Creator\TASBot\TASBot.cydsn\TASBot.cyprj" -dcpsoc3 TASBot.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.050ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Friday, 14 October 2016 03:37:36
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Thomas\Documents\PSoC Creator\TASBot\TASBot.cydsn\TASBot.cyprj -d CY8C5888LTI-LP097 TASBot.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \P1_RegD0:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \P1_WinTimer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \P1_WinTimer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \P1_RegD1:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \P1_RegD2:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \P2_RegD0:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \P2_WinTimer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \P2_WinTimer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \P2_RegD1:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \P2_RegD2:bSR:load_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=4, Signal=Net_2503
    Digital Clock 1: Automatic-assigning  clock 'Clock_2'. Fanout=4, Signal=Net_2477
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \P1_RegD0:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Net_2504:macrocell.q was determined to be a routed clock that is synchronous to Clock_2
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Net_2504:macrocell.q
    UDB Clk/Enable \P1_WinTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \P1_WinTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \P1_LatchFilter:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \P1_RegD1:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Net_2504:macrocell.q was determined to be a routed clock that is synchronous to Clock_2
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Net_2504:macrocell.q
    UDB Clk/Enable \P1_RegD2:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Net_2504:macrocell.q was determined to be a routed clock that is synchronous to Clock_2
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Net_2504:macrocell.q
    UDB Clk/Enable \P1_ClockFilter:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \P2_ClockFilter:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \P2_RegD0:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Net_2530:macrocell.q was determined to be a routed clock that is synchronous to Clock_2
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Net_2530:macrocell.q
    UDB Clk/Enable \P2_WinTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \P2_WinTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \P2_LatchFilter:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \P2_RegD1:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Net_2530:macrocell.q was determined to be a routed clock that is synchronous to Clock_2
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Net_2530:macrocell.q
    UDB Clk/Enable \P2_RegD2:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Net_2530:macrocell.q was determined to be a routed clock that is synchronous to Clock_2
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Net_2530:macrocell.q
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = P1_D1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_D1(0)__PA ,
            input => Net_2525 ,
            pad => P1_D1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_D0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_D0(0)__PA ,
            input => Net_2517 ,
            pad => P1_D0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_Latch(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_Latch(0)__PA ,
            fb => Net_2163 ,
            pad => P2_Latch(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_D2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_D2(0)__PA ,
            input => Net_2601 ,
            pad => P1_D2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_Clock(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_Clock(0)__PA ,
            fb => Net_2719 ,
            pad => P2_Clock(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = P1_Clock(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_Clock(0)__PA ,
            fb => Net_2713 ,
            pad => P1_Clock(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_D0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_D0(0)__PA ,
            input => Net_2167 ,
            pad => P2_D0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_Latch(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_Latch(0)__PA ,
            fb => Net_2602 ,
            pad => P1_Latch(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_D2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_D2(0)__PA ,
            input => Net_2307 ,
            pad => P2_D2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_D1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_D1(0)__PA ,
            input => Net_2316 ,
            pad => P2_D1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_2517, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_289
        );
        Output = Net_2517 (fanout=1)

    MacroCell: Name=\P1_WinTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P1_WinTimer:TimerUDB:run_mode\ * 
              \P1_WinTimer:TimerUDB:per_zero\
        );
        Output = \P1_WinTimer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_2525, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2524
        );
        Output = Net_2525 (fanout=1)

    MacroCell: Name=Net_2601, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2527
        );
        Output = Net_2601 (fanout=1)

    MacroCell: Name=Net_2167, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2541
        );
        Output = Net_2167 (fanout=1)

    MacroCell: Name=\P2_WinTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P2_WinTimer:TimerUDB:run_mode\ * 
              \P2_WinTimer:TimerUDB:per_zero\
        );
        Output = \P2_WinTimer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_2316, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2553
        );
        Output = Net_2316 (fanout=1)

    MacroCell: Name=Net_2307, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2559
        );
        Output = Net_2307 (fanout=1)

    MacroCell: Name=\P1_WinTimer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2503) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P1_WinTimer:TimerUDB:control_7\
        );
        Output = \P1_WinTimer:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=\P1_WinTimer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2503) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_2458 * \P1_WinTimer:TimerUDB:control_7\ * 
              !\P1_WinTimer:TimerUDB:timer_enable\ * 
              !\P1_WinTimer:TimerUDB:trig_disable\
            + !Net_2458 * \P1_WinTimer:TimerUDB:control_7\ * 
              !\P1_WinTimer:TimerUDB:run_mode\ * 
              !\P1_WinTimer:TimerUDB:trig_disable\
            + !Net_2458 * \P1_WinTimer:TimerUDB:control_7\ * 
              !\P1_WinTimer:TimerUDB:per_zero\ * 
              !\P1_WinTimer:TimerUDB:trig_disable\
        );
        Output = \P1_WinTimer:TimerUDB:timer_enable\ (fanout=4)

    MacroCell: Name=\P1_WinTimer:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2503) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2458 * \P1_WinTimer:TimerUDB:timer_enable\ * 
              \P1_WinTimer:TimerUDB:run_mode\ * 
              \P1_WinTimer:TimerUDB:per_zero\
            + !Net_2458 * \P1_WinTimer:TimerUDB:trig_disable\
        );
        Output = \P1_WinTimer:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\P1_LatchFilter:genblk1[0]:samples_4\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P1_LatchFilter:genblk1[0]:samples_3\
        );
        Output = \P1_LatchFilter:genblk1[0]:samples_4\ (fanout=1)

    MacroCell: Name=\P1_LatchFilter:genblk1[0]:samples_3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P1_LatchFilter:genblk1[0]:samples_2\
        );
        Output = \P1_LatchFilter:genblk1[0]:samples_3\ (fanout=2)

    MacroCell: Name=\P1_LatchFilter:genblk1[0]:samples_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P1_LatchFilter:genblk1[0]:samples_1\
        );
        Output = \P1_LatchFilter:genblk1[0]:samples_2\ (fanout=2)

    MacroCell: Name=\P1_LatchFilter:genblk1[0]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P1_LatchFilter:genblk1[0]:samples_0\
        );
        Output = \P1_LatchFilter:genblk1[0]:samples_1\ (fanout=2)

    MacroCell: Name=\P1_LatchFilter:genblk1[0]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2602
        );
        Output = \P1_LatchFilter:genblk1[0]:samples_0\ (fanout=2)

    MacroCell: Name=Net_2458, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2602 * Net_2458 * !\P1_LatchFilter:genblk1[0]:samples_4\ * 
              !\P1_LatchFilter:genblk1[0]:samples_3\ * 
              !\P1_LatchFilter:genblk1[0]:samples_2\ * 
              !\P1_LatchFilter:genblk1[0]:samples_1\ * 
              !\P1_LatchFilter:genblk1[0]:samples_0\
            + Net_2602 * !Net_2458 * \P1_LatchFilter:genblk1[0]:samples_4\ * 
              \P1_LatchFilter:genblk1[0]:samples_3\ * 
              \P1_LatchFilter:genblk1[0]:samples_2\ * 
              \P1_LatchFilter:genblk1[0]:samples_1\ * 
              \P1_LatchFilter:genblk1[0]:samples_0\
        );
        Output = Net_2458 (fanout=7)

    MacroCell: Name=\P1_ClockFilter:genblk1[0]:samples_7\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P1_ClockFilter:genblk1[0]:samples_6\
        );
        Output = \P1_ClockFilter:genblk1[0]:samples_7\ (fanout=1)

    MacroCell: Name=\P1_ClockFilter:genblk1[0]:samples_6\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P1_ClockFilter:genblk1[0]:samples_5\
        );
        Output = \P1_ClockFilter:genblk1[0]:samples_6\ (fanout=2)

    MacroCell: Name=\P1_ClockFilter:genblk1[0]:samples_5\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P1_ClockFilter:genblk1[0]:samples_4\
        );
        Output = \P1_ClockFilter:genblk1[0]:samples_5\ (fanout=2)

    MacroCell: Name=\P1_ClockFilter:genblk1[0]:samples_4\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P1_ClockFilter:genblk1[0]:samples_3\
        );
        Output = \P1_ClockFilter:genblk1[0]:samples_4\ (fanout=2)

    MacroCell: Name=\P1_ClockFilter:genblk1[0]:samples_3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P1_ClockFilter:genblk1[0]:samples_2\
        );
        Output = \P1_ClockFilter:genblk1[0]:samples_3\ (fanout=2)

    MacroCell: Name=\P1_ClockFilter:genblk1[0]:samples_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P1_ClockFilter:genblk1[0]:samples_1\
        );
        Output = \P1_ClockFilter:genblk1[0]:samples_2\ (fanout=2)

    MacroCell: Name=\P1_ClockFilter:genblk1[0]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P1_ClockFilter:genblk1[0]:samples_0\
        );
        Output = \P1_ClockFilter:genblk1[0]:samples_1\ (fanout=2)

    MacroCell: Name=\P1_ClockFilter:genblk1[0]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2713
        );
        Output = \P1_ClockFilter:genblk1[0]:samples_0\ (fanout=2)

    MacroCell: Name=Net_2504, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2713 * Net_2504 * !\P1_ClockFilter:genblk1[0]:samples_7\ * 
              !\P1_ClockFilter:genblk1[0]:samples_6\ * 
              !\P1_ClockFilter:genblk1[0]:samples_5\ * 
              !\P1_ClockFilter:genblk1[0]:samples_4\ * 
              !\P1_ClockFilter:genblk1[0]:samples_3\ * 
              !\P1_ClockFilter:genblk1[0]:samples_2\ * 
              !\P1_ClockFilter:genblk1[0]:samples_1\ * 
              !\P1_ClockFilter:genblk1[0]:samples_0\
            + Net_2713 * !Net_2504 * \P1_ClockFilter:genblk1[0]:samples_7\ * 
              \P1_ClockFilter:genblk1[0]:samples_6\ * 
              \P1_ClockFilter:genblk1[0]:samples_5\ * 
              \P1_ClockFilter:genblk1[0]:samples_4\ * 
              \P1_ClockFilter:genblk1[0]:samples_3\ * 
              \P1_ClockFilter:genblk1[0]:samples_2\ * 
              \P1_ClockFilter:genblk1[0]:samples_1\ * 
              \P1_ClockFilter:genblk1[0]:samples_0\
        );
        Output = Net_2504 (fanout=13)

    MacroCell: Name=\P2_ClockFilter:genblk1[0]:samples_7\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P2_ClockFilter:genblk1[0]:samples_6\
        );
        Output = \P2_ClockFilter:genblk1[0]:samples_7\ (fanout=1)

    MacroCell: Name=\P2_ClockFilter:genblk1[0]:samples_6\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P2_ClockFilter:genblk1[0]:samples_5\
        );
        Output = \P2_ClockFilter:genblk1[0]:samples_6\ (fanout=2)

    MacroCell: Name=\P2_ClockFilter:genblk1[0]:samples_5\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P2_ClockFilter:genblk1[0]:samples_4\
        );
        Output = \P2_ClockFilter:genblk1[0]:samples_5\ (fanout=2)

    MacroCell: Name=\P2_ClockFilter:genblk1[0]:samples_4\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P2_ClockFilter:genblk1[0]:samples_3\
        );
        Output = \P2_ClockFilter:genblk1[0]:samples_4\ (fanout=2)

    MacroCell: Name=\P2_ClockFilter:genblk1[0]:samples_3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P2_ClockFilter:genblk1[0]:samples_2\
        );
        Output = \P2_ClockFilter:genblk1[0]:samples_3\ (fanout=2)

    MacroCell: Name=\P2_ClockFilter:genblk1[0]:samples_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P2_ClockFilter:genblk1[0]:samples_1\
        );
        Output = \P2_ClockFilter:genblk1[0]:samples_2\ (fanout=2)

    MacroCell: Name=\P2_ClockFilter:genblk1[0]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P2_ClockFilter:genblk1[0]:samples_0\
        );
        Output = \P2_ClockFilter:genblk1[0]:samples_1\ (fanout=2)

    MacroCell: Name=\P2_ClockFilter:genblk1[0]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2719
        );
        Output = \P2_ClockFilter:genblk1[0]:samples_0\ (fanout=2)

    MacroCell: Name=Net_2530, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2719 * !\P2_ClockFilter:genblk1[0]:samples_7\ * 
              !\P2_ClockFilter:genblk1[0]:samples_6\ * 
              !\P2_ClockFilter:genblk1[0]:samples_5\ * 
              !\P2_ClockFilter:genblk1[0]:samples_4\ * 
              !\P2_ClockFilter:genblk1[0]:samples_3\ * 
              !\P2_ClockFilter:genblk1[0]:samples_2\ * 
              !\P2_ClockFilter:genblk1[0]:samples_1\ * 
              !\P2_ClockFilter:genblk1[0]:samples_0\ * Net_2530
            + Net_2719 * \P2_ClockFilter:genblk1[0]:samples_7\ * 
              \P2_ClockFilter:genblk1[0]:samples_6\ * 
              \P2_ClockFilter:genblk1[0]:samples_5\ * 
              \P2_ClockFilter:genblk1[0]:samples_4\ * 
              \P2_ClockFilter:genblk1[0]:samples_3\ * 
              \P2_ClockFilter:genblk1[0]:samples_2\ * 
              \P2_ClockFilter:genblk1[0]:samples_1\ * 
              \P2_ClockFilter:genblk1[0]:samples_0\ * !Net_2530
        );
        Output = Net_2530 (fanout=13)

    MacroCell: Name=\P2_WinTimer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2503) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P2_WinTimer:TimerUDB:control_7\
        );
        Output = \P2_WinTimer:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=\P2_WinTimer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2503) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_2532 * \P2_WinTimer:TimerUDB:control_7\ * 
              !\P2_WinTimer:TimerUDB:timer_enable\ * 
              !\P2_WinTimer:TimerUDB:trig_disable\
            + !Net_2532 * \P2_WinTimer:TimerUDB:control_7\ * 
              !\P2_WinTimer:TimerUDB:run_mode\ * 
              !\P2_WinTimer:TimerUDB:trig_disable\
            + !Net_2532 * \P2_WinTimer:TimerUDB:control_7\ * 
              !\P2_WinTimer:TimerUDB:per_zero\ * 
              !\P2_WinTimer:TimerUDB:trig_disable\
        );
        Output = \P2_WinTimer:TimerUDB:timer_enable\ (fanout=4)

    MacroCell: Name=\P2_WinTimer:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2503) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2532 * \P2_WinTimer:TimerUDB:timer_enable\ * 
              \P2_WinTimer:TimerUDB:run_mode\ * 
              \P2_WinTimer:TimerUDB:per_zero\
            + !Net_2532 * \P2_WinTimer:TimerUDB:trig_disable\
        );
        Output = \P2_WinTimer:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\P2_LatchFilter:genblk1[0]:samples_4\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P2_LatchFilter:genblk1[0]:samples_3\
        );
        Output = \P2_LatchFilter:genblk1[0]:samples_4\ (fanout=1)

    MacroCell: Name=\P2_LatchFilter:genblk1[0]:samples_3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P2_LatchFilter:genblk1[0]:samples_2\
        );
        Output = \P2_LatchFilter:genblk1[0]:samples_3\ (fanout=2)

    MacroCell: Name=\P2_LatchFilter:genblk1[0]:samples_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P2_LatchFilter:genblk1[0]:samples_1\
        );
        Output = \P2_LatchFilter:genblk1[0]:samples_2\ (fanout=2)

    MacroCell: Name=\P2_LatchFilter:genblk1[0]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P2_LatchFilter:genblk1[0]:samples_0\
        );
        Output = \P2_LatchFilter:genblk1[0]:samples_1\ (fanout=2)

    MacroCell: Name=\P2_LatchFilter:genblk1[0]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2163
        );
        Output = \P2_LatchFilter:genblk1[0]:samples_0\ (fanout=2)

    MacroCell: Name=Net_2532, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2163 * Net_2532 * !\P2_LatchFilter:genblk1[0]:samples_4\ * 
              !\P2_LatchFilter:genblk1[0]:samples_3\ * 
              !\P2_LatchFilter:genblk1[0]:samples_2\ * 
              !\P2_LatchFilter:genblk1[0]:samples_1\ * 
              !\P2_LatchFilter:genblk1[0]:samples_0\
            + Net_2163 * !Net_2532 * \P2_LatchFilter:genblk1[0]:samples_4\ * 
              \P2_LatchFilter:genblk1[0]:samples_3\ * 
              \P2_LatchFilter:genblk1[0]:samples_2\ * 
              \P2_LatchFilter:genblk1[0]:samples_1\ * 
              \P2_LatchFilter:genblk1[0]:samples_0\
        );
        Output = Net_2532 (fanout=7)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\P1_RegD0:bSR:sC16:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_2477 ,
            cs_addr_2 => \P1_RegD0:bSR:ctrl_clk_enable\ ,
            so_comb => Net_289 ,
            chain_out => \P1_RegD0:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => Net_2504 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2504)
        Next in chain : \P1_RegD0:bSR:sC16:BShiftRegDp:u1\

    datapathcell: Name =\P1_RegD0:bSR:sC16:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_2477 ,
            cs_addr_2 => \P1_RegD0:bSR:ctrl_clk_enable\ ,
            f0_bus_stat_comb => \P1_RegD0:bSR:status_4\ ,
            f0_blk_stat_comb => \P1_RegD0:bSR:status_3\ ,
            f1_bus_stat_comb => \P1_RegD0:bSR:status_6\ ,
            f1_blk_stat_comb => \P1_RegD0:bSR:status_5\ ,
            chain_in => \P1_RegD0:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => Net_2504 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2504)
        Previous in chain : \P1_RegD0:bSR:sC16:BShiftRegDp:u0\

    datapathcell: Name =\P1_WinTimer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_2503 ,
            cs_addr_2 => Net_2458 ,
            cs_addr_1 => \P1_WinTimer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \P1_WinTimer:TimerUDB:per_zero\ ,
            chain_out => \P1_WinTimer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \P1_WinTimer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\P1_WinTimer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_2503 ,
            cs_addr_2 => Net_2458 ,
            cs_addr_1 => \P1_WinTimer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \P1_WinTimer:TimerUDB:per_zero\ ,
            z0_comb => \P1_WinTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \P1_WinTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \P1_WinTimer:TimerUDB:status_2\ ,
            chain_in => \P1_WinTimer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \P1_WinTimer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\P1_RegD1:bSR:sC16:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_2477 ,
            cs_addr_2 => \P1_RegD1:bSR:ctrl_clk_enable\ ,
            so_comb => Net_2524 ,
            chain_out => \P1_RegD1:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => Net_2504 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2504)
        Next in chain : \P1_RegD1:bSR:sC16:BShiftRegDp:u1\

    datapathcell: Name =\P1_RegD1:bSR:sC16:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_2477 ,
            cs_addr_2 => \P1_RegD1:bSR:ctrl_clk_enable\ ,
            f0_bus_stat_comb => \P1_RegD1:bSR:status_4\ ,
            f0_blk_stat_comb => \P1_RegD1:bSR:status_3\ ,
            f1_bus_stat_comb => \P1_RegD1:bSR:status_6\ ,
            f1_blk_stat_comb => \P1_RegD1:bSR:status_5\ ,
            chain_in => \P1_RegD1:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => Net_2504 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2504)
        Previous in chain : \P1_RegD1:bSR:sC16:BShiftRegDp:u0\

    datapathcell: Name =\P1_RegD2:bSR:sC16:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_2477 ,
            cs_addr_2 => \P1_RegD2:bSR:ctrl_clk_enable\ ,
            so_comb => Net_2527 ,
            chain_out => \P1_RegD2:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => Net_2504 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2504)
        Next in chain : \P1_RegD2:bSR:sC16:BShiftRegDp:u1\

    datapathcell: Name =\P1_RegD2:bSR:sC16:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_2477 ,
            cs_addr_2 => \P1_RegD2:bSR:ctrl_clk_enable\ ,
            f0_bus_stat_comb => \P1_RegD2:bSR:status_4\ ,
            f0_blk_stat_comb => \P1_RegD2:bSR:status_3\ ,
            f1_bus_stat_comb => \P1_RegD2:bSR:status_6\ ,
            f1_blk_stat_comb => \P1_RegD2:bSR:status_5\ ,
            chain_in => \P1_RegD2:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => Net_2504 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2504)
        Previous in chain : \P1_RegD2:bSR:sC16:BShiftRegDp:u0\

    datapathcell: Name =\P2_RegD0:bSR:sC16:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_2477 ,
            cs_addr_2 => \P2_RegD0:bSR:ctrl_clk_enable\ ,
            so_comb => Net_2541 ,
            chain_out => \P2_RegD0:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => Net_2530 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2530)
        Next in chain : \P2_RegD0:bSR:sC16:BShiftRegDp:u1\

    datapathcell: Name =\P2_RegD0:bSR:sC16:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_2477 ,
            cs_addr_2 => \P2_RegD0:bSR:ctrl_clk_enable\ ,
            f0_bus_stat_comb => \P2_RegD0:bSR:status_4\ ,
            f0_blk_stat_comb => \P2_RegD0:bSR:status_3\ ,
            f1_bus_stat_comb => \P2_RegD0:bSR:status_6\ ,
            f1_blk_stat_comb => \P2_RegD0:bSR:status_5\ ,
            chain_in => \P2_RegD0:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => Net_2530 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2530)
        Previous in chain : \P2_RegD0:bSR:sC16:BShiftRegDp:u0\

    datapathcell: Name =\P2_WinTimer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_2503 ,
            cs_addr_2 => Net_2532 ,
            cs_addr_1 => \P2_WinTimer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \P2_WinTimer:TimerUDB:per_zero\ ,
            chain_out => \P2_WinTimer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \P2_WinTimer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\P2_WinTimer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_2503 ,
            cs_addr_2 => Net_2532 ,
            cs_addr_1 => \P2_WinTimer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \P2_WinTimer:TimerUDB:per_zero\ ,
            z0_comb => \P2_WinTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \P2_WinTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \P2_WinTimer:TimerUDB:status_2\ ,
            chain_in => \P2_WinTimer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \P2_WinTimer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\P2_RegD1:bSR:sC16:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_2477 ,
            cs_addr_2 => \P2_RegD1:bSR:ctrl_clk_enable\ ,
            so_comb => Net_2553 ,
            chain_out => \P2_RegD1:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => Net_2530 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2530)
        Next in chain : \P2_RegD1:bSR:sC16:BShiftRegDp:u1\

    datapathcell: Name =\P2_RegD1:bSR:sC16:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_2477 ,
            cs_addr_2 => \P2_RegD1:bSR:ctrl_clk_enable\ ,
            f0_bus_stat_comb => \P2_RegD1:bSR:status_4\ ,
            f0_blk_stat_comb => \P2_RegD1:bSR:status_3\ ,
            f1_bus_stat_comb => \P2_RegD1:bSR:status_6\ ,
            f1_blk_stat_comb => \P2_RegD1:bSR:status_5\ ,
            chain_in => \P2_RegD1:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => Net_2530 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2530)
        Previous in chain : \P2_RegD1:bSR:sC16:BShiftRegDp:u0\

    datapathcell: Name =\P2_RegD2:bSR:sC16:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_2477 ,
            cs_addr_2 => \P2_RegD2:bSR:ctrl_clk_enable\ ,
            so_comb => Net_2559 ,
            chain_out => \P2_RegD2:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => Net_2530 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2530)
        Next in chain : \P2_RegD2:bSR:sC16:BShiftRegDp:u1\

    datapathcell: Name =\P2_RegD2:bSR:sC16:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_2477 ,
            cs_addr_2 => \P2_RegD2:bSR:ctrl_clk_enable\ ,
            f0_bus_stat_comb => \P2_RegD2:bSR:status_4\ ,
            f0_blk_stat_comb => \P2_RegD2:bSR:status_3\ ,
            f1_bus_stat_comb => \P2_RegD2:bSR:status_6\ ,
            f1_blk_stat_comb => \P2_RegD2:bSR:status_5\ ,
            chain_in => \P2_RegD2:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => Net_2530 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2530)
        Previous in chain : \P2_RegD2:bSR:sC16:BShiftRegDp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\P1_RegD0:bSR:StsReg\
        PORT MAP (
            clock => Net_2477 ,
            status_6 => \P1_RegD0:bSR:status_6\ ,
            status_5 => \P1_RegD0:bSR:status_5\ ,
            status_4 => \P1_RegD0:bSR:status_4\ ,
            status_3 => \P1_RegD0:bSR:status_3\ ,
            clk_en => Net_2504 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2504)

    statusicell: Name =\P1_WinTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_2458 ,
            clock => Net_2503 ,
            status_3 => \P1_WinTimer:TimerUDB:status_3\ ,
            status_2 => \P1_WinTimer:TimerUDB:status_2\ ,
            status_0 => \P1_WinTimer:TimerUDB:status_tc\ ,
            interrupt => Net_2370 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\P1_RegD1:bSR:StsReg\
        PORT MAP (
            clock => Net_2477 ,
            status_6 => \P1_RegD1:bSR:status_6\ ,
            status_5 => \P1_RegD1:bSR:status_5\ ,
            status_4 => \P1_RegD1:bSR:status_4\ ,
            status_3 => \P1_RegD1:bSR:status_3\ ,
            clk_en => Net_2504 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2504)

    statusicell: Name =\P1_RegD2:bSR:StsReg\
        PORT MAP (
            clock => Net_2477 ,
            status_6 => \P1_RegD2:bSR:status_6\ ,
            status_5 => \P1_RegD2:bSR:status_5\ ,
            status_4 => \P1_RegD2:bSR:status_4\ ,
            status_3 => \P1_RegD2:bSR:status_3\ ,
            clk_en => Net_2504 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2504)

    statusicell: Name =\P2_RegD0:bSR:StsReg\
        PORT MAP (
            clock => Net_2477 ,
            status_6 => \P2_RegD0:bSR:status_6\ ,
            status_5 => \P2_RegD0:bSR:status_5\ ,
            status_4 => \P2_RegD0:bSR:status_4\ ,
            status_3 => \P2_RegD0:bSR:status_3\ ,
            clk_en => Net_2530 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2530)

    statusicell: Name =\P2_WinTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_2532 ,
            clock => Net_2503 ,
            status_3 => \P2_WinTimer:TimerUDB:status_3\ ,
            status_2 => \P2_WinTimer:TimerUDB:status_2\ ,
            status_0 => \P2_WinTimer:TimerUDB:status_tc\ ,
            interrupt => Net_2564 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\P2_RegD1:bSR:StsReg\
        PORT MAP (
            clock => Net_2477 ,
            status_6 => \P2_RegD1:bSR:status_6\ ,
            status_5 => \P2_RegD1:bSR:status_5\ ,
            status_4 => \P2_RegD1:bSR:status_4\ ,
            status_3 => \P2_RegD1:bSR:status_3\ ,
            clk_en => Net_2530 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2530)

    statusicell: Name =\P2_RegD2:bSR:StsReg\
        PORT MAP (
            clock => Net_2477 ,
            status_6 => \P2_RegD2:bSR:status_6\ ,
            status_5 => \P2_RegD2:bSR:status_5\ ,
            status_4 => \P2_RegD2:bSR:status_4\ ,
            status_3 => \P2_RegD2:bSR:status_3\ ,
            clk_en => Net_2530 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2530)
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\P1_RegD0:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_2477 ,
            control_7 => \P1_RegD0:bSR:control_7\ ,
            control_6 => \P1_RegD0:bSR:control_6\ ,
            control_5 => \P1_RegD0:bSR:control_5\ ,
            control_4 => \P1_RegD0:bSR:control_4\ ,
            control_3 => \P1_RegD0:bSR:control_3\ ,
            control_2 => \P1_RegD0:bSR:control_2\ ,
            control_1 => \P1_RegD0:bSR:control_1\ ,
            control_0 => \P1_RegD0:bSR:ctrl_clk_enable\ ,
            clk_en => Net_2504 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2504)

    controlcell: Name =\P1_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_2503 ,
            control_7 => \P1_WinTimer:TimerUDB:control_7\ ,
            control_6 => \P1_WinTimer:TimerUDB:control_6\ ,
            control_5 => \P1_WinTimer:TimerUDB:control_5\ ,
            control_4 => \P1_WinTimer:TimerUDB:control_4\ ,
            control_3 => \P1_WinTimer:TimerUDB:control_3\ ,
            control_2 => \P1_WinTimer:TimerUDB:control_2\ ,
            control_1 => \P1_WinTimer:TimerUDB:control_1\ ,
            control_0 => \P1_WinTimer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\P1_RegD1:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_2477 ,
            control_7 => \P1_RegD1:bSR:control_7\ ,
            control_6 => \P1_RegD1:bSR:control_6\ ,
            control_5 => \P1_RegD1:bSR:control_5\ ,
            control_4 => \P1_RegD1:bSR:control_4\ ,
            control_3 => \P1_RegD1:bSR:control_3\ ,
            control_2 => \P1_RegD1:bSR:control_2\ ,
            control_1 => \P1_RegD1:bSR:control_1\ ,
            control_0 => \P1_RegD1:bSR:ctrl_clk_enable\ ,
            clk_en => Net_2504 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2504)

    controlcell: Name =\P1_RegD2:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_2477 ,
            control_7 => \P1_RegD2:bSR:control_7\ ,
            control_6 => \P1_RegD2:bSR:control_6\ ,
            control_5 => \P1_RegD2:bSR:control_5\ ,
            control_4 => \P1_RegD2:bSR:control_4\ ,
            control_3 => \P1_RegD2:bSR:control_3\ ,
            control_2 => \P1_RegD2:bSR:control_2\ ,
            control_1 => \P1_RegD2:bSR:control_1\ ,
            control_0 => \P1_RegD2:bSR:ctrl_clk_enable\ ,
            clk_en => Net_2504 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2504)

    controlcell: Name =\P2_RegD0:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_2477 ,
            control_7 => \P2_RegD0:bSR:control_7\ ,
            control_6 => \P2_RegD0:bSR:control_6\ ,
            control_5 => \P2_RegD0:bSR:control_5\ ,
            control_4 => \P2_RegD0:bSR:control_4\ ,
            control_3 => \P2_RegD0:bSR:control_3\ ,
            control_2 => \P2_RegD0:bSR:control_2\ ,
            control_1 => \P2_RegD0:bSR:control_1\ ,
            control_0 => \P2_RegD0:bSR:ctrl_clk_enable\ ,
            clk_en => Net_2530 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2530)

    controlcell: Name =\P2_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_2503 ,
            control_7 => \P2_WinTimer:TimerUDB:control_7\ ,
            control_6 => \P2_WinTimer:TimerUDB:control_6\ ,
            control_5 => \P2_WinTimer:TimerUDB:control_5\ ,
            control_4 => \P2_WinTimer:TimerUDB:control_4\ ,
            control_3 => \P2_WinTimer:TimerUDB:control_3\ ,
            control_2 => \P2_WinTimer:TimerUDB:control_2\ ,
            control_1 => \P2_WinTimer:TimerUDB:control_1\ ,
            control_0 => \P2_WinTimer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\P2_RegD1:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_2477 ,
            control_7 => \P2_RegD1:bSR:control_7\ ,
            control_6 => \P2_RegD1:bSR:control_6\ ,
            control_5 => \P2_RegD1:bSR:control_5\ ,
            control_4 => \P2_RegD1:bSR:control_4\ ,
            control_3 => \P2_RegD1:bSR:control_3\ ,
            control_2 => \P2_RegD1:bSR:control_2\ ,
            control_1 => \P2_RegD1:bSR:control_1\ ,
            control_0 => \P2_RegD1:bSR:ctrl_clk_enable\ ,
            clk_en => Net_2530 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2530)

    controlcell: Name =\P2_RegD2:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_2477 ,
            control_7 => \P2_RegD2:bSR:control_7\ ,
            control_6 => \P2_RegD2:bSR:control_6\ ,
            control_5 => \P2_RegD2:bSR:control_5\ ,
            control_4 => \P2_RegD2:bSR:control_4\ ,
            control_3 => \P2_RegD2:bSR:control_3\ ,
            control_2 => \P2_RegD2:bSR:control_2\ ,
            control_1 => \P2_RegD2:bSR:control_1\ ,
            control_0 => \P2_RegD2:bSR:ctrl_clk_enable\ ,
            clk_en => Net_2530 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2530)
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_99 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =P2_IRQ
        PORT MAP (
            interrupt => Net_2532 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =P1_IRQ
        PORT MAP (
            interrupt => Net_2458 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =P1_TimerIRQ
        PORT MAP (
            interrupt => Net_2370 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =P2_TimerIRQ
        PORT MAP (
            interrupt => Net_2564 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   12 :   20 :   32 : 37.50 %
IO                            :   15 :   33 :   48 : 31.25 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   44 :  148 :  192 : 22.92 %
  Unique P-terms              :   54 :  330 :  384 : 14.06 %
  Total P-terms               :   54 :      :      :        
  Datapath Cells              :   16 :    8 :   24 : 66.67 %
  Status Cells                :    8 :   16 :   24 : 33.33 %
    StatusI Registers         :    8 :      :      :        
  Control Cells               :    8 :   16 :   24 : 33.33 %
    Control Registers         :    8 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.066ms
Tech mapping phase: Elapsed time ==> 0s.115ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(2)][IoId=(0)] : P1_Clock(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : P1_D0(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : P1_D1(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : P1_D2(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : P1_Latch(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : P2_Clock(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : P2_D0(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : P2_D1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : P2_D2(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : P2_Latch(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Analog Placement phase: Elapsed time ==> 0s.013ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.323ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   22 :   26 :   48 :  45.83%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.73
                   Pterms :            2.45
               Macrocells :            2.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.071ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 522, final cost is 522 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         16 :       4.00 :       2.75
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\P1_WinTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P1_WinTimer:TimerUDB:run_mode\ * 
              \P1_WinTimer:TimerUDB:per_zero\
        );
        Output = \P1_WinTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\P1_RegD2:bSR:sC16:BShiftRegDp:u1\
    PORT MAP (
        clock => Net_2477 ,
        cs_addr_2 => \P1_RegD2:bSR:ctrl_clk_enable\ ,
        f0_bus_stat_comb => \P1_RegD2:bSR:status_4\ ,
        f0_blk_stat_comb => \P1_RegD2:bSR:status_3\ ,
        f1_bus_stat_comb => \P1_RegD2:bSR:status_6\ ,
        f1_blk_stat_comb => \P1_RegD2:bSR:status_5\ ,
        chain_in => \P1_RegD2:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => Net_2504 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2504)
    Previous in chain : \P1_RegD2:bSR:sC16:BShiftRegDp:u0\

statusicell: Name =\P1_RegD2:bSR:StsReg\
    PORT MAP (
        clock => Net_2477 ,
        status_6 => \P1_RegD2:bSR:status_6\ ,
        status_5 => \P1_RegD2:bSR:status_5\ ,
        status_4 => \P1_RegD2:bSR:status_4\ ,
        status_3 => \P1_RegD2:bSR:status_3\ ,
        clk_en => Net_2504 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2504)

controlcell: Name =\P1_RegD2:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_2477 ,
        control_7 => \P1_RegD2:bSR:control_7\ ,
        control_6 => \P1_RegD2:bSR:control_6\ ,
        control_5 => \P1_RegD2:bSR:control_5\ ,
        control_4 => \P1_RegD2:bSR:control_4\ ,
        control_3 => \P1_RegD2:bSR:control_3\ ,
        control_2 => \P1_RegD2:bSR:control_2\ ,
        control_1 => \P1_RegD2:bSR:control_1\ ,
        control_0 => \P1_RegD2:bSR:ctrl_clk_enable\ ,
        clk_en => Net_2504 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2504)

UDB [UDB=(0,2)] contents:
datapathcell: Name =\P1_WinTimer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_2503 ,
        cs_addr_2 => Net_2458 ,
        cs_addr_1 => \P1_WinTimer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \P1_WinTimer:TimerUDB:per_zero\ ,
        z0_comb => \P1_WinTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \P1_WinTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \P1_WinTimer:TimerUDB:status_2\ ,
        chain_in => \P1_WinTimer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \P1_WinTimer:TimerUDB:sT16:timerdp:u0\

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_2532, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2163 * Net_2532 * !\P2_LatchFilter:genblk1[0]:samples_4\ * 
              !\P2_LatchFilter:genblk1[0]:samples_3\ * 
              !\P2_LatchFilter:genblk1[0]:samples_2\ * 
              !\P2_LatchFilter:genblk1[0]:samples_1\ * 
              !\P2_LatchFilter:genblk1[0]:samples_0\
            + Net_2163 * !Net_2532 * \P2_LatchFilter:genblk1[0]:samples_4\ * 
              \P2_LatchFilter:genblk1[0]:samples_3\ * 
              \P2_LatchFilter:genblk1[0]:samples_2\ * 
              \P2_LatchFilter:genblk1[0]:samples_1\ * 
              \P2_LatchFilter:genblk1[0]:samples_0\
        );
        Output = Net_2532 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\P2_LatchFilter:genblk1[0]:samples_4\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P2_LatchFilter:genblk1[0]:samples_3\
        );
        Output = \P2_LatchFilter:genblk1[0]:samples_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\P2_LatchFilter:genblk1[0]:samples_3\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P2_LatchFilter:genblk1[0]:samples_2\
        );
        Output = \P2_LatchFilter:genblk1[0]:samples_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\P2_LatchFilter:genblk1[0]:samples_1\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P2_LatchFilter:genblk1[0]:samples_0\
        );
        Output = \P2_LatchFilter:genblk1[0]:samples_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\P2_LatchFilter:genblk1[0]:samples_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2163
        );
        Output = \P2_LatchFilter:genblk1[0]:samples_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\P2_LatchFilter:genblk1[0]:samples_2\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P2_LatchFilter:genblk1[0]:samples_1\
        );
        Output = \P2_LatchFilter:genblk1[0]:samples_2\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\P2_WinTimer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_2503 ,
        cs_addr_2 => Net_2532 ,
        cs_addr_1 => \P2_WinTimer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \P2_WinTimer:TimerUDB:per_zero\ ,
        chain_out => \P2_WinTimer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \P2_WinTimer:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\P1_WinTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_2458 ,
        clock => Net_2503 ,
        status_3 => \P1_WinTimer:TimerUDB:status_3\ ,
        status_2 => \P1_WinTimer:TimerUDB:status_2\ ,
        status_0 => \P1_WinTimer:TimerUDB:status_tc\ ,
        interrupt => Net_2370 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
datapathcell: Name =\P2_RegD1:bSR:sC16:BShiftRegDp:u1\
    PORT MAP (
        clock => Net_2477 ,
        cs_addr_2 => \P2_RegD1:bSR:ctrl_clk_enable\ ,
        f0_bus_stat_comb => \P2_RegD1:bSR:status_4\ ,
        f0_blk_stat_comb => \P2_RegD1:bSR:status_3\ ,
        f1_bus_stat_comb => \P2_RegD1:bSR:status_6\ ,
        f1_blk_stat_comb => \P2_RegD1:bSR:status_5\ ,
        chain_in => \P2_RegD1:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => Net_2530 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2530)
    Previous in chain : \P2_RegD1:bSR:sC16:BShiftRegDp:u0\

statusicell: Name =\P2_RegD1:bSR:StsReg\
    PORT MAP (
        clock => Net_2477 ,
        status_6 => \P2_RegD1:bSR:status_6\ ,
        status_5 => \P2_RegD1:bSR:status_5\ ,
        status_4 => \P2_RegD1:bSR:status_4\ ,
        status_3 => \P2_RegD1:bSR:status_3\ ,
        clk_en => Net_2530 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2530)

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_2307, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2559
        );
        Output = Net_2307 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\P2_RegD2:bSR:sC16:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_2477 ,
        cs_addr_2 => \P2_RegD2:bSR:ctrl_clk_enable\ ,
        so_comb => Net_2559 ,
        chain_out => \P2_RegD2:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => Net_2530 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2530)
    Next in chain : \P2_RegD2:bSR:sC16:BShiftRegDp:u1\

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\P1_WinTimer:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2503) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P1_WinTimer:TimerUDB:control_7\
        );
        Output = \P1_WinTimer:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\P1_WinTimer:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2503) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2458 * \P1_WinTimer:TimerUDB:timer_enable\ * 
              \P1_WinTimer:TimerUDB:run_mode\ * 
              \P1_WinTimer:TimerUDB:per_zero\
            + !Net_2458 * \P1_WinTimer:TimerUDB:trig_disable\
        );
        Output = \P1_WinTimer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\P1_WinTimer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2503) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_2458 * \P1_WinTimer:TimerUDB:control_7\ * 
              !\P1_WinTimer:TimerUDB:timer_enable\ * 
              !\P1_WinTimer:TimerUDB:trig_disable\
            + !Net_2458 * \P1_WinTimer:TimerUDB:control_7\ * 
              !\P1_WinTimer:TimerUDB:run_mode\ * 
              !\P1_WinTimer:TimerUDB:trig_disable\
            + !Net_2458 * \P1_WinTimer:TimerUDB:control_7\ * 
              !\P1_WinTimer:TimerUDB:per_zero\ * 
              !\P1_WinTimer:TimerUDB:trig_disable\
        );
        Output = \P1_WinTimer:TimerUDB:timer_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2601, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2527
        );
        Output = Net_2601 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\P1_RegD2:bSR:sC16:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_2477 ,
        cs_addr_2 => \P1_RegD2:bSR:ctrl_clk_enable\ ,
        so_comb => Net_2527 ,
        chain_out => \P1_RegD2:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => Net_2504 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2504)
    Next in chain : \P1_RegD2:bSR:sC16:BShiftRegDp:u1\

controlcell: Name =\P1_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_2503 ,
        control_7 => \P1_WinTimer:TimerUDB:control_7\ ,
        control_6 => \P1_WinTimer:TimerUDB:control_6\ ,
        control_5 => \P1_WinTimer:TimerUDB:control_5\ ,
        control_4 => \P1_WinTimer:TimerUDB:control_4\ ,
        control_3 => \P1_WinTimer:TimerUDB:control_3\ ,
        control_2 => \P1_WinTimer:TimerUDB:control_2\ ,
        control_1 => \P1_WinTimer:TimerUDB:control_1\ ,
        control_0 => \P1_WinTimer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\P1_LatchFilter:genblk1[0]:samples_4\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P1_LatchFilter:genblk1[0]:samples_3\
        );
        Output = \P1_LatchFilter:genblk1[0]:samples_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\P1_LatchFilter:genblk1[0]:samples_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P1_LatchFilter:genblk1[0]:samples_0\
        );
        Output = \P1_LatchFilter:genblk1[0]:samples_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\P1_LatchFilter:genblk1[0]:samples_2\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P1_LatchFilter:genblk1[0]:samples_1\
        );
        Output = \P1_LatchFilter:genblk1[0]:samples_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\P1_LatchFilter:genblk1[0]:samples_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2602
        );
        Output = \P1_LatchFilter:genblk1[0]:samples_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_2458, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2602 * Net_2458 * !\P1_LatchFilter:genblk1[0]:samples_4\ * 
              !\P1_LatchFilter:genblk1[0]:samples_3\ * 
              !\P1_LatchFilter:genblk1[0]:samples_2\ * 
              !\P1_LatchFilter:genblk1[0]:samples_1\ * 
              !\P1_LatchFilter:genblk1[0]:samples_0\
            + Net_2602 * !Net_2458 * \P1_LatchFilter:genblk1[0]:samples_4\ * 
              \P1_LatchFilter:genblk1[0]:samples_3\ * 
              \P1_LatchFilter:genblk1[0]:samples_2\ * 
              \P1_LatchFilter:genblk1[0]:samples_1\ * 
              \P1_LatchFilter:genblk1[0]:samples_0\
        );
        Output = Net_2458 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\P1_LatchFilter:genblk1[0]:samples_3\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P1_LatchFilter:genblk1[0]:samples_2\
        );
        Output = \P1_LatchFilter:genblk1[0]:samples_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\P2_WinTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P2_WinTimer:TimerUDB:run_mode\ * 
              \P2_WinTimer:TimerUDB:per_zero\
        );
        Output = \P2_WinTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\P1_WinTimer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_2503 ,
        cs_addr_2 => Net_2458 ,
        cs_addr_1 => \P1_WinTimer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \P1_WinTimer:TimerUDB:per_zero\ ,
        chain_out => \P1_WinTimer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \P1_WinTimer:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\P2_WinTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_2532 ,
        clock => Net_2503 ,
        status_3 => \P2_WinTimer:TimerUDB:status_3\ ,
        status_2 => \P2_WinTimer:TimerUDB:status_2\ ,
        status_0 => \P2_WinTimer:TimerUDB:status_tc\ ,
        interrupt => Net_2564 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\P2_WinTimer:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2503) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P2_WinTimer:TimerUDB:control_7\
        );
        Output = \P2_WinTimer:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\P2_WinTimer:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2503) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2532 * \P2_WinTimer:TimerUDB:timer_enable\ * 
              \P2_WinTimer:TimerUDB:run_mode\ * 
              \P2_WinTimer:TimerUDB:per_zero\
            + !Net_2532 * \P2_WinTimer:TimerUDB:trig_disable\
        );
        Output = \P2_WinTimer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\P2_WinTimer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2503) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_2532 * \P2_WinTimer:TimerUDB:control_7\ * 
              !\P2_WinTimer:TimerUDB:timer_enable\ * 
              !\P2_WinTimer:TimerUDB:trig_disable\
            + !Net_2532 * \P2_WinTimer:TimerUDB:control_7\ * 
              !\P2_WinTimer:TimerUDB:run_mode\ * 
              !\P2_WinTimer:TimerUDB:trig_disable\
            + !Net_2532 * \P2_WinTimer:TimerUDB:control_7\ * 
              !\P2_WinTimer:TimerUDB:per_zero\ * 
              !\P2_WinTimer:TimerUDB:trig_disable\
        );
        Output = \P2_WinTimer:TimerUDB:timer_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\P2_WinTimer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_2503 ,
        cs_addr_2 => Net_2532 ,
        cs_addr_1 => \P2_WinTimer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \P2_WinTimer:TimerUDB:per_zero\ ,
        z0_comb => \P2_WinTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \P2_WinTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \P2_WinTimer:TimerUDB:status_2\ ,
        chain_in => \P2_WinTimer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \P2_WinTimer:TimerUDB:sT16:timerdp:u0\

controlcell: Name =\P2_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_2503 ,
        control_7 => \P2_WinTimer:TimerUDB:control_7\ ,
        control_6 => \P2_WinTimer:TimerUDB:control_6\ ,
        control_5 => \P2_WinTimer:TimerUDB:control_5\ ,
        control_4 => \P2_WinTimer:TimerUDB:control_4\ ,
        control_3 => \P2_WinTimer:TimerUDB:control_3\ ,
        control_2 => \P2_WinTimer:TimerUDB:control_2\ ,
        control_1 => \P2_WinTimer:TimerUDB:control_1\ ,
        control_0 => \P2_WinTimer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=10, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2530, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2719 * !\P2_ClockFilter:genblk1[0]:samples_7\ * 
              !\P2_ClockFilter:genblk1[0]:samples_6\ * 
              !\P2_ClockFilter:genblk1[0]:samples_5\ * 
              !\P2_ClockFilter:genblk1[0]:samples_4\ * 
              !\P2_ClockFilter:genblk1[0]:samples_3\ * 
              !\P2_ClockFilter:genblk1[0]:samples_2\ * 
              !\P2_ClockFilter:genblk1[0]:samples_1\ * 
              !\P2_ClockFilter:genblk1[0]:samples_0\ * Net_2530
            + Net_2719 * \P2_ClockFilter:genblk1[0]:samples_7\ * 
              \P2_ClockFilter:genblk1[0]:samples_6\ * 
              \P2_ClockFilter:genblk1[0]:samples_5\ * 
              \P2_ClockFilter:genblk1[0]:samples_4\ * 
              \P2_ClockFilter:genblk1[0]:samples_3\ * 
              \P2_ClockFilter:genblk1[0]:samples_2\ * 
              \P2_ClockFilter:genblk1[0]:samples_1\ * 
              \P2_ClockFilter:genblk1[0]:samples_0\ * !Net_2530
        );
        Output = Net_2530 (fanout=13)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\P2_ClockFilter:genblk1[0]:samples_1\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P2_ClockFilter:genblk1[0]:samples_0\
        );
        Output = \P2_ClockFilter:genblk1[0]:samples_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\P2_ClockFilter:genblk1[0]:samples_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2719
        );
        Output = \P2_ClockFilter:genblk1[0]:samples_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\P2_ClockFilter:genblk1[0]:samples_2\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P2_ClockFilter:genblk1[0]:samples_1\
        );
        Output = \P2_ClockFilter:genblk1[0]:samples_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\P2_ClockFilter:genblk1[0]:samples_3\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P2_ClockFilter:genblk1[0]:samples_2\
        );
        Output = \P2_ClockFilter:genblk1[0]:samples_3\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\P2_RegD1:bSR:sC16:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_2477 ,
        cs_addr_2 => \P2_RegD1:bSR:ctrl_clk_enable\ ,
        so_comb => Net_2553 ,
        chain_out => \P2_RegD1:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => Net_2530 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2530)
    Next in chain : \P2_RegD1:bSR:sC16:BShiftRegDp:u1\

controlcell: Name =\P2_RegD1:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_2477 ,
        control_7 => \P2_RegD1:bSR:control_7\ ,
        control_6 => \P2_RegD1:bSR:control_6\ ,
        control_5 => \P2_RegD1:bSR:control_5\ ,
        control_4 => \P2_RegD1:bSR:control_4\ ,
        control_3 => \P2_RegD1:bSR:control_3\ ,
        control_2 => \P2_RegD1:bSR:control_2\ ,
        control_1 => \P2_RegD1:bSR:control_1\ ,
        control_0 => \P2_RegD1:bSR:ctrl_clk_enable\ ,
        clk_en => Net_2530 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2530)

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\P2_ClockFilter:genblk1[0]:samples_4\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P2_ClockFilter:genblk1[0]:samples_3\
        );
        Output = \P2_ClockFilter:genblk1[0]:samples_4\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\P2_ClockFilter:genblk1[0]:samples_5\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P2_ClockFilter:genblk1[0]:samples_4\
        );
        Output = \P2_ClockFilter:genblk1[0]:samples_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\P2_ClockFilter:genblk1[0]:samples_7\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P2_ClockFilter:genblk1[0]:samples_6\
        );
        Output = \P2_ClockFilter:genblk1[0]:samples_7\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\P2_ClockFilter:genblk1[0]:samples_6\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P2_ClockFilter:genblk1[0]:samples_5\
        );
        Output = \P2_ClockFilter:genblk1[0]:samples_6\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2316, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2553
        );
        Output = Net_2316 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\P2_RegD2:bSR:sC16:BShiftRegDp:u1\
    PORT MAP (
        clock => Net_2477 ,
        cs_addr_2 => \P2_RegD2:bSR:ctrl_clk_enable\ ,
        f0_bus_stat_comb => \P2_RegD2:bSR:status_4\ ,
        f0_blk_stat_comb => \P2_RegD2:bSR:status_3\ ,
        f1_bus_stat_comb => \P2_RegD2:bSR:status_6\ ,
        f1_blk_stat_comb => \P2_RegD2:bSR:status_5\ ,
        chain_in => \P2_RegD2:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => Net_2530 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2530)
    Previous in chain : \P2_RegD2:bSR:sC16:BShiftRegDp:u0\

statusicell: Name =\P2_RegD2:bSR:StsReg\
    PORT MAP (
        clock => Net_2477 ,
        status_6 => \P2_RegD2:bSR:status_6\ ,
        status_5 => \P2_RegD2:bSR:status_5\ ,
        status_4 => \P2_RegD2:bSR:status_4\ ,
        status_3 => \P2_RegD2:bSR:status_3\ ,
        clk_en => Net_2530 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2530)

controlcell: Name =\P2_RegD2:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_2477 ,
        control_7 => \P2_RegD2:bSR:control_7\ ,
        control_6 => \P2_RegD2:bSR:control_6\ ,
        control_5 => \P2_RegD2:bSR:control_5\ ,
        control_4 => \P2_RegD2:bSR:control_4\ ,
        control_3 => \P2_RegD2:bSR:control_3\ ,
        control_2 => \P2_RegD2:bSR:control_2\ ,
        control_1 => \P2_RegD2:bSR:control_1\ ,
        control_0 => \P2_RegD2:bSR:ctrl_clk_enable\ ,
        clk_en => Net_2530 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2530)

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\P1_ClockFilter:genblk1[0]:samples_3\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P1_ClockFilter:genblk1[0]:samples_2\
        );
        Output = \P1_ClockFilter:genblk1[0]:samples_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\P1_ClockFilter:genblk1[0]:samples_2\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P1_ClockFilter:genblk1[0]:samples_1\
        );
        Output = \P1_ClockFilter:genblk1[0]:samples_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\P1_RegD1:bSR:sC16:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_2477 ,
        cs_addr_2 => \P1_RegD1:bSR:ctrl_clk_enable\ ,
        so_comb => Net_2524 ,
        chain_out => \P1_RegD1:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => Net_2504 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2504)
    Next in chain : \P1_RegD1:bSR:sC16:BShiftRegDp:u1\

controlcell: Name =\P1_RegD1:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_2477 ,
        control_7 => \P1_RegD1:bSR:control_7\ ,
        control_6 => \P1_RegD1:bSR:control_6\ ,
        control_5 => \P1_RegD1:bSR:control_5\ ,
        control_4 => \P1_RegD1:bSR:control_4\ ,
        control_3 => \P1_RegD1:bSR:control_3\ ,
        control_2 => \P1_RegD1:bSR:control_2\ ,
        control_1 => \P1_RegD1:bSR:control_1\ ,
        control_0 => \P1_RegD1:bSR:ctrl_clk_enable\ ,
        clk_en => Net_2504 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2504)

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=10, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_2504, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2713 * Net_2504 * !\P1_ClockFilter:genblk1[0]:samples_7\ * 
              !\P1_ClockFilter:genblk1[0]:samples_6\ * 
              !\P1_ClockFilter:genblk1[0]:samples_5\ * 
              !\P1_ClockFilter:genblk1[0]:samples_4\ * 
              !\P1_ClockFilter:genblk1[0]:samples_3\ * 
              !\P1_ClockFilter:genblk1[0]:samples_2\ * 
              !\P1_ClockFilter:genblk1[0]:samples_1\ * 
              !\P1_ClockFilter:genblk1[0]:samples_0\
            + Net_2713 * !Net_2504 * \P1_ClockFilter:genblk1[0]:samples_7\ * 
              \P1_ClockFilter:genblk1[0]:samples_6\ * 
              \P1_ClockFilter:genblk1[0]:samples_5\ * 
              \P1_ClockFilter:genblk1[0]:samples_4\ * 
              \P1_ClockFilter:genblk1[0]:samples_3\ * 
              \P1_ClockFilter:genblk1[0]:samples_2\ * 
              \P1_ClockFilter:genblk1[0]:samples_1\ * 
              \P1_ClockFilter:genblk1[0]:samples_0\
        );
        Output = Net_2504 (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\P1_ClockFilter:genblk1[0]:samples_5\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P1_ClockFilter:genblk1[0]:samples_4\
        );
        Output = \P1_ClockFilter:genblk1[0]:samples_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\P1_ClockFilter:genblk1[0]:samples_7\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P1_ClockFilter:genblk1[0]:samples_6\
        );
        Output = \P1_ClockFilter:genblk1[0]:samples_7\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\P1_ClockFilter:genblk1[0]:samples_4\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P1_ClockFilter:genblk1[0]:samples_3\
        );
        Output = \P1_ClockFilter:genblk1[0]:samples_4\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\P1_ClockFilter:genblk1[0]:samples_6\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P1_ClockFilter:genblk1[0]:samples_5\
        );
        Output = \P1_ClockFilter:genblk1[0]:samples_6\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\P1_RegD0:bSR:sC16:BShiftRegDp:u1\
    PORT MAP (
        clock => Net_2477 ,
        cs_addr_2 => \P1_RegD0:bSR:ctrl_clk_enable\ ,
        f0_bus_stat_comb => \P1_RegD0:bSR:status_4\ ,
        f0_blk_stat_comb => \P1_RegD0:bSR:status_3\ ,
        f1_bus_stat_comb => \P1_RegD0:bSR:status_6\ ,
        f1_blk_stat_comb => \P1_RegD0:bSR:status_5\ ,
        chain_in => \P1_RegD0:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => Net_2504 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2504)
    Previous in chain : \P1_RegD0:bSR:sC16:BShiftRegDp:u0\

statusicell: Name =\P1_RegD0:bSR:StsReg\
    PORT MAP (
        clock => Net_2477 ,
        status_6 => \P1_RegD0:bSR:status_6\ ,
        status_5 => \P1_RegD0:bSR:status_5\ ,
        status_4 => \P1_RegD0:bSR:status_4\ ,
        status_3 => \P1_RegD0:bSR:status_3\ ,
        clk_en => Net_2504 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2504)

controlcell: Name =\P1_RegD0:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_2477 ,
        control_7 => \P1_RegD0:bSR:control_7\ ,
        control_6 => \P1_RegD0:bSR:control_6\ ,
        control_5 => \P1_RegD0:bSR:control_5\ ,
        control_4 => \P1_RegD0:bSR:control_4\ ,
        control_3 => \P1_RegD0:bSR:control_3\ ,
        control_2 => \P1_RegD0:bSR:control_2\ ,
        control_1 => \P1_RegD0:bSR:control_1\ ,
        control_0 => \P1_RegD0:bSR:ctrl_clk_enable\ ,
        clk_en => Net_2504 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2504)

UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\P1_ClockFilter:genblk1[0]:samples_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P1_ClockFilter:genblk1[0]:samples_0\
        );
        Output = \P1_ClockFilter:genblk1[0]:samples_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\P1_ClockFilter:genblk1[0]:samples_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2477) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2713
        );
        Output = \P1_ClockFilter:genblk1[0]:samples_0\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\P2_RegD0:bSR:sC16:BShiftRegDp:u1\
    PORT MAP (
        clock => Net_2477 ,
        cs_addr_2 => \P2_RegD0:bSR:ctrl_clk_enable\ ,
        f0_bus_stat_comb => \P2_RegD0:bSR:status_4\ ,
        f0_blk_stat_comb => \P2_RegD0:bSR:status_3\ ,
        f1_bus_stat_comb => \P2_RegD0:bSR:status_6\ ,
        f1_blk_stat_comb => \P2_RegD0:bSR:status_5\ ,
        chain_in => \P2_RegD0:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => Net_2530 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2530)
    Previous in chain : \P2_RegD0:bSR:sC16:BShiftRegDp:u0\

statusicell: Name =\P2_RegD0:bSR:StsReg\
    PORT MAP (
        clock => Net_2477 ,
        status_6 => \P2_RegD0:bSR:status_6\ ,
        status_5 => \P2_RegD0:bSR:status_5\ ,
        status_4 => \P2_RegD0:bSR:status_4\ ,
        status_3 => \P2_RegD0:bSR:status_3\ ,
        clk_en => Net_2530 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2530)

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_2517, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_289
        );
        Output = Net_2517 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2525, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2524
        );
        Output = Net_2525 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\P1_RegD1:bSR:sC16:BShiftRegDp:u1\
    PORT MAP (
        clock => Net_2477 ,
        cs_addr_2 => \P1_RegD1:bSR:ctrl_clk_enable\ ,
        f0_bus_stat_comb => \P1_RegD1:bSR:status_4\ ,
        f0_blk_stat_comb => \P1_RegD1:bSR:status_3\ ,
        f1_bus_stat_comb => \P1_RegD1:bSR:status_6\ ,
        f1_blk_stat_comb => \P1_RegD1:bSR:status_5\ ,
        chain_in => \P1_RegD1:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => Net_2504 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2504)
    Previous in chain : \P1_RegD1:bSR:sC16:BShiftRegDp:u0\

statusicell: Name =\P1_RegD1:bSR:StsReg\
    PORT MAP (
        clock => Net_2477 ,
        status_6 => \P1_RegD1:bSR:status_6\ ,
        status_5 => \P1_RegD1:bSR:status_5\ ,
        status_4 => \P1_RegD1:bSR:status_4\ ,
        status_3 => \P1_RegD1:bSR:status_3\ ,
        clk_en => Net_2504 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2504)

UDB [UDB=(3,1)] contents:
datapathcell: Name =\P1_RegD0:bSR:sC16:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_2477 ,
        cs_addr_2 => \P1_RegD0:bSR:ctrl_clk_enable\ ,
        so_comb => Net_289 ,
        chain_out => \P1_RegD0:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => Net_2504 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2504)
    Next in chain : \P1_RegD0:bSR:sC16:BShiftRegDp:u1\

UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_2167, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2541
        );
        Output = Net_2167 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\P2_RegD0:bSR:sC16:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_2477 ,
        cs_addr_2 => \P2_RegD0:bSR:ctrl_clk_enable\ ,
        so_comb => Net_2541 ,
        chain_out => \P2_RegD0:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => Net_2530 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2530)
    Next in chain : \P2_RegD0:bSR:sC16:BShiftRegDp:u1\

controlcell: Name =\P2_RegD0:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_2477 ,
        control_7 => \P2_RegD0:bSR:control_7\ ,
        control_6 => \P2_RegD0:bSR:control_6\ ,
        control_5 => \P2_RegD0:bSR:control_5\ ,
        control_4 => \P2_RegD0:bSR:control_4\ ,
        control_3 => \P2_RegD0:bSR:control_3\ ,
        control_2 => \P2_RegD0:bSR:control_2\ ,
        control_1 => \P2_RegD0:bSR:control_1\ ,
        control_0 => \P2_RegD0:bSR:ctrl_clk_enable\ ,
        clk_en => Net_2530 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2530)

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =P1_IRQ
        PORT MAP (
            interrupt => Net_2458 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =P1_TimerIRQ
        PORT MAP (
            interrupt => Net_2370 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =P2_IRQ
        PORT MAP (
            interrupt => Net_2532 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =P2_TimerIRQ
        PORT MAP (
            interrupt => Net_2564 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_99 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 is empty
Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = P1_Clock(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_Clock(0)__PA ,
        fb => Net_2713 ,
        pad => P1_Clock(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P1_Latch(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_Latch(0)__PA ,
        fb => Net_2602 ,
        pad => P1_Latch(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P2_Clock(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_Clock(0)__PA ,
        fb => Net_2719 ,
        pad => P2_Clock(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P2_Latch(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_Latch(0)__PA ,
        fb => Net_2163 ,
        pad => P2_Latch(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = P1_D0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_D0(0)__PA ,
        input => Net_2517 ,
        pad => P1_D0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P1_D1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_D1(0)__PA ,
        input => Net_2525 ,
        pad => P1_D1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P1_D2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_D2(0)__PA ,
        input => Net_2601 ,
        pad => P1_D2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P2_D0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_D0(0)__PA ,
        input => Net_2167 ,
        pad => P2_D0(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P2_D1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_D1(0)__PA ,
        input => Net_2316 ,
        pad => P2_D1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P2_D2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_D2(0)__PA ,
        input => Net_2307 ,
        pad => P2_D2(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => tmpOE__P1_D1_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__P1_D1_net_0 ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_2503 ,
            dclk_0 => Net_2503_local ,
            dclk_glb_1 => Net_2477 ,
            dclk_1 => Net_2477_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_99 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+---------------------------
   2 |   0 |     * |      NONE |     HI_Z_DIGITAL |     P1_Clock(0) | FB(Net_2713)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |     P1_Latch(0) | FB(Net_2602)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |     P2_Clock(0) | FB(Net_2719)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |     P2_Latch(0) | FB(Net_2163)
-----+-----+-------+-----------+------------------+-----------------+---------------------------
  12 |   0 |     * |      NONE | RES_PULL_UP_DOWN |        P1_D0(0) | In(Net_2517)
     |   1 |     * |      NONE | RES_PULL_UP_DOWN |        P1_D1(0) | In(Net_2525)
     |   2 |     * |      NONE | RES_PULL_UP_DOWN |        P1_D2(0) | In(Net_2601)
     |   3 |     * |      NONE | RES_PULL_UP_DOWN |        P2_D0(0) | In(Net_2167)
     |   4 |     * |      NONE | RES_PULL_UP_DOWN |        P2_D1(0) | In(Net_2316)
     |   5 |     * |      NONE | RES_PULL_UP_DOWN |        P2_D2(0) | In(Net_2307)
-----+-----+-------+-----------+------------------+-----------------+---------------------------
  15 |   6 |     * |   FALLING |      HI_Z_ANALOG | \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG | \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.002ms
Digital Placement phase: Elapsed time ==> 1s.702ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.701ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.208ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in TASBot_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.388ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.187ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.702ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.739ms
API generation phase: Elapsed time ==> 1s.657ms
Dependency generation phase: Elapsed time ==> 0s.016ms
Cleanup phase: Elapsed time ==> 0s.001ms
