# ğŸ’» Digital Systems Design Labs â€“ VHDL & FPGA  
**Course:** COE 328 â€“ Digital Systems  
**Institution:** Toronto Metropolitan University  
**Language:** VHDL  
**Tools:** VHDL, Quartus Prime, ModelSim, SignalTap, RTL Viewer, Intel FPGA (DE1/DE10-Lite), Pin Planner, Karnaugh Maps, Testbenches, State Diagrams

---

## ğŸ“˜ Overview

This repository contains a series of lab-based projects focused on the design, simulation, and implementation of digital systems using **VHDL** and **FPGA technologies**. The labs span from fundamental logic design to the development of a functional **general-purpose processor**, offering practical exposure to modern digital design workflows.

All designs were created using **Quartus Prime** for synthesis, **ModelSim** for simulation, and deployed on **Intel FPGA** boards for hardware validation.

---

## ğŸ§ª Lab Descriptions

### ğŸ”¹ Lab 1 â€“ Introduction to CAD Tools  
Introduced digital design workflows using Quartus Prime and ModelSim. Implemented and simulated basic logic gates and circuits using VHDL.

### ğŸ”¹ Lab 2 â€“ Function Implementation and Minimization  
Applied Boolean algebra and Karnaugh Maps to optimize combinational logic. Implemented minimized logic functions in VHDL and verified via simulation.

### ğŸ”¹ Lab 3 â€“ Adder and Subtractor Unit  
Designed a 4-bit adder/subtractor unit with carry and borrow functionality. Implemented control logic to toggle between operations and validated results using testbenches.

### ğŸ”¹ Lab 4 â€“ Design of a Simple General-Purpose Processor  
Developed a basic single-cycle processor in VHDL. Core components included:
- ALU with arithmetic/logic operations  
- Register file and program counter  
- Instruction decoder and control unit  
- Support for a custom instruction set

### ğŸ”¹ Lab 5 â€“ Customized Finite State Machine  
Designed and implemented a Moore/Mealy-style finite state machine tailored for specific sequential control logic. Verified timing and state transitions through simulation and FPGA testing.

### ğŸ”¹ Lab 6 â€“ General-Purpose Processor Implementation  
Completed integration and testing of the processor. Added instruction and data memory, expanded the instruction set, and deployed the full system on FPGA. Verified execution of basic programs in hardware.

---

### ğŸ› ï¸ Technologies Used

- **VHDL** â€“ RTL description for digital circuits and processor logic  
- **Quartus Prime** â€“ Synthesis, implementation, pin planning, and device programming  
- **ModelSim** â€“ Functional and timing simulation with waveform analysis  
- **SignalTap Logic Analyzer** â€“ On-chip debugging and signal tracing  
- **Intel FPGA Boards** â€“ Hardware validation (DE1, DE10-Lite, Cyclone IV)  
- **CAD Tools** â€“ RTL viewer, schematic editor, truth table generator  
- **Design Techniques** â€“ Karnaugh Maps, testbenches, FSM design, datapath schematics

---

## ğŸ¯ Learning Outcomes

- combinational and sequential digital logic design  
- Gained proficiency in VHDL for hardware description  
- Built arithmetic and control logic units from the ground up  
- Designed and simulated a basic CPU architecture  
- Deployed and debugged real-time digital systems on FPGA hardware  
- Utilized advanced CAD tools for logic analysis and circuit optimization

---

## ğŸ“ Project Structure

```
/Lab1_CAD_Tools/          â€“ Basic logic gates and simulation setup  
/Lab2_Logic_Minimization/ â€“ Optimized logic function implementations  
/Lab3_Adder_Subtractor/   â€“ Arithmetic unit in VHDL  
/Lab4_Processor_Design/   â€“ Core CPU components and datapath  
/Lab5_FSM/                â€“ Finite State Machine implementation  
/Lab6_Processor_Final/    â€“ Full processor integration and hardware testing  
/docs/                    â€“ Architecture diagrams, state charts, and reports  
```

---

## ğŸ“Œ Future Enhancements

- Add pipelining to the processor design  
- Expand the ISA with multiplication/division and I/O  
- Integrate UART/VGA for I/O communication  
- Implement interrupt handling  
- Add external memory interfaces

---
## âš ï¸ Academic Integrity

All work adheres to **Toronto Metropolitan Universityâ€™s Policy 60**. Reports are original, created for educational purposes, and demonstrate ethical academic conduct in accordance with course expectations.

---

Â© 2022 Hamza Malik


![cpgpu](https://user-images.githubusercontent.com/49215949/230212451-be755a9a-f83e-4d5e-98dc-de129d6e3314.jpg)
