// Generated automatically via PyRTL
// As one initial test of synthesis, map to FPGA with:
//   yosys -p "synth_xilinx -top toplevel" thisfile.v

module toplevel(clk, rst, mant_aligned, mant_unchanged, s_xor, out1455, out1457, out1467);
    input clk;
    input rst;
    input[3:0] mant_aligned;
    input[3:0] mant_unchanged;
    input s_xor;
    output out1455;
    output[4:0] out1457;
    output[3:0] out1467;

    wire const_258_0;
    wire const_259_0;
    wire const_260_0;
    wire const_261_0;
    wire const_262_0;
    wire const_263_0;
    wire const_264_1;
    wire const_265_0;
    wire const_266_0;
    wire const_267_0;
    wire const_268_0;
    wire[1:0] const_269_2;
    wire const_270_1;
    wire const_271_0;
    wire[1:0] const_272_1;
    wire[1:0] const_273_0;
    wire const_274_0;
    wire const_275_0;
    wire const_276_0;
    wire const_277_0;
    wire[1:0] const_278_2;
    wire const_279_1;
    wire const_280_0;
    wire[1:0] const_281_1;
    wire[1:0] const_282_0;
    wire const_283_0;
    wire const_284_0;
    wire[2:0] const_285_4;
    wire[1:0] const_286_1;
    wire const_287_0;
    wire const_288_0;
    wire const_289_0;
    wire const_290_0;
    wire const_291_1;
    wire const_292_0;
    wire const_293_0;
    wire const_294_0;
    wire[5:0] tmp1439;
    wire tmp1440;
    wire[4:0] tmp1441;
    wire tmp1442;
    wire[4:0] tmp1443;
    wire[5:0] tmp1444;
    wire tmp1445;
    wire[4:0] tmp1446;
    wire tmp1447;
    wire[4:0] tmp1448;
    wire[5:0] tmp1449;
    wire tmp1450;
    wire[4:0] tmp1451;
    wire[5:0] tmp1452;
    wire[5:0] tmp1453;
    wire[5:0] tmp1454;
    wire tmp1455;
    wire tmp1456;
    wire[4:0] tmp1457;
    wire[5:0] tmp1458;
    wire[4:0] tmp1459;
    wire[5:0] tmp1460;
    wire[6:0] tmp1461;
    wire tmp1462;
    wire[6:0] tmp1463;
    wire[6:0] tmp1464;
    wire[4:0] tmp1465;
    wire tmp1466;
    wire[3:0] tmp1467;
    wire[3:0] tmp1468;
    wire[1:0] tmp1469;
    wire[1:0] tmp1470;
    wire[1:0] tmp1471;
    wire tmp1472;
    wire[1:0] tmp1473;
    wire tmp1474;
    wire tmp1475;
    wire[1:0] tmp1476;
    wire tmp1477;
    wire tmp1478;
    wire tmp1479;
    wire tmp1480;
    wire tmp1481;
    wire tmp1482;
    wire tmp1483;
    wire[1:0] tmp1484;
    wire[1:0] tmp1485;
    wire[1:0] tmp1486;
    wire[1:0] tmp1487;
    wire[1:0] tmp1488;
    wire tmp1489;
    wire[1:0] tmp1490;
    wire tmp1491;
    wire tmp1492;
    wire[1:0] tmp1493;
    wire tmp1494;
    wire tmp1495;
    wire tmp1496;
    wire tmp1497;
    wire tmp1498;
    wire tmp1499;
    wire tmp1500;
    wire[1:0] tmp1501;
    wire[1:0] tmp1502;
    wire[1:0] tmp1503;
    wire[1:0] tmp1504;
    wire[3:0] tmp1505;
    wire[2:0] tmp1506;
    wire tmp1507;
    wire tmp1508;
    wire tmp1509;
    wire tmp1510;
    wire[2:0] tmp1511;
    wire tmp1512;
    wire tmp1513;
    wire[2:0] tmp1514;
    wire tmp1515;
    wire tmp1516;
    wire tmp1517;
    wire[1:0] tmp1518;
    wire[2:0] tmp1519;
    wire[2:0] tmp1520;
    wire[2:0] tmp1521;
    wire[2:0] tmp1522;
    wire tmp1523;
    wire[3:0] tmp1524;
    wire[2:0] tmp1525;
    wire[3:0] tmp1526;
    wire[4:0] tmp1527;
    wire[3:0] tmp1528;
    wire[4:0] tmp1529;
    wire[4:0] tmp1530;
    wire[3:0] tmp1531;

    // Combinational
    assign const_258_0 = 0;
    assign const_259_0 = 0;
    assign const_260_0 = 0;
    assign const_261_0 = 0;
    assign const_262_0 = 0;
    assign const_263_0 = 0;
    assign const_264_1 = 1;
    assign const_265_0 = 0;
    assign const_266_0 = 0;
    assign const_267_0 = 0;
    assign const_268_0 = 0;
    assign const_269_2 = 2;
    assign const_270_1 = 1;
    assign const_271_0 = 0;
    assign const_272_1 = 1;
    assign const_273_0 = 0;
    assign const_274_0 = 0;
    assign const_275_0 = 0;
    assign const_276_0 = 0;
    assign const_277_0 = 0;
    assign const_278_2 = 2;
    assign const_279_1 = 1;
    assign const_280_0 = 0;
    assign const_281_1 = 1;
    assign const_282_0 = 0;
    assign const_283_0 = 0;
    assign const_284_0 = 0;
    assign const_285_4 = 4;
    assign const_286_1 = 1;
    assign const_287_0 = 0;
    assign const_288_0 = 0;
    assign const_289_0 = 0;
    assign const_290_0 = 0;
    assign const_291_1 = 1;
    assign const_292_0 = 0;
    assign const_293_0 = 0;
    assign const_294_0 = 0;
    assign out1455 = tmp1455;
    assign out1457 = tmp1457;
    assign out1467 = tmp1467;
    assign tmp1439 = tmp1454;
    assign tmp1440 = {const_258_0};
    assign tmp1441 = {tmp1440, mant_unchanged};
    assign tmp1442 = {const_259_0};
    assign tmp1443 = {tmp1442, mant_aligned};
    assign tmp1444 = tmp1441 - tmp1443;
    assign tmp1445 = {const_260_0};
    assign tmp1446 = {tmp1445, mant_unchanged};
    assign tmp1447 = {const_261_0};
    assign tmp1448 = {tmp1447, mant_aligned};
    assign tmp1449 = tmp1446 + tmp1448;
    assign tmp1450 = ~s_xor;
    assign tmp1451 = {const_263_0, const_263_0, const_263_0, const_263_0, const_263_0};
    assign tmp1452 = {tmp1451, const_262_0};
    assign tmp1453 = s_xor ? tmp1444 : tmp1452;
    assign tmp1454 = tmp1450 ? tmp1449 : tmp1453;
    assign tmp1455 = tmp1456;
    assign tmp1456 = {tmp1439[5]};
    assign tmp1457 = tmp1465;
    assign tmp1458 = ~tmp1439;
    assign tmp1459 = {const_265_0, const_265_0, const_265_0, const_265_0, const_265_0};
    assign tmp1460 = {tmp1459, const_264_1};
    assign tmp1461 = tmp1458 + tmp1460;
    assign tmp1462 = {const_266_0};
    assign tmp1463 = {tmp1462, tmp1439};
    assign tmp1464 = tmp1455 ? tmp1461 : tmp1463;
    assign tmp1465 = {tmp1464[4], tmp1464[3], tmp1464[2], tmp1464[1], tmp1464[0]};
    assign tmp1466 = {tmp1457[4]};
    assign tmp1467 = tmp1531;
    assign tmp1468 = {tmp1457[3], tmp1457[2], tmp1457[1], tmp1457[0]};
    assign tmp1469 = {tmp1468[3], tmp1468[2]};
    assign tmp1470 = {tmp1468[1], tmp1468[0]};
    assign tmp1471 = tmp1487;
    assign tmp1472 = {const_268_0};
    assign tmp1473 = {tmp1472, const_267_0};
    assign tmp1474 = tmp1469 == tmp1473;
    assign tmp1475 = {const_271_0};
    assign tmp1476 = {tmp1475, const_270_1};
    assign tmp1477 = tmp1469 == tmp1476;
    assign tmp1478 = ~tmp1474;
    assign tmp1479 = tmp1478 & tmp1477;
    assign tmp1480 = ~tmp1474;
    assign tmp1481 = ~tmp1477;
    assign tmp1482 = tmp1480 & tmp1481;
    assign tmp1483 = {const_275_0};
    assign tmp1484 = {tmp1483, const_274_0};
    assign tmp1485 = tmp1474 ? const_269_2 : tmp1484;
    assign tmp1486 = tmp1479 ? const_272_1 : tmp1485;
    assign tmp1487 = tmp1482 ? const_273_0 : tmp1486;
    assign tmp1488 = tmp1504;
    assign tmp1489 = {const_277_0};
    assign tmp1490 = {tmp1489, const_276_0};
    assign tmp1491 = tmp1470 == tmp1490;
    assign tmp1492 = {const_280_0};
    assign tmp1493 = {tmp1492, const_279_1};
    assign tmp1494 = tmp1470 == tmp1493;
    assign tmp1495 = ~tmp1491;
    assign tmp1496 = tmp1495 & tmp1494;
    assign tmp1497 = ~tmp1491;
    assign tmp1498 = ~tmp1494;
    assign tmp1499 = tmp1497 & tmp1498;
    assign tmp1500 = {const_284_0};
    assign tmp1501 = {tmp1500, const_283_0};
    assign tmp1502 = tmp1491 ? const_278_2 : tmp1501;
    assign tmp1503 = tmp1496 ? const_281_1 : tmp1502;
    assign tmp1504 = tmp1499 ? const_282_0 : tmp1503;
    assign tmp1505 = tmp1524;
    assign tmp1506 = tmp1522;
    assign tmp1507 = {tmp1471[1]};
    assign tmp1508 = {tmp1488[1]};
    assign tmp1509 = tmp1507 & tmp1508;
    assign tmp1510 = {tmp1488[0]};
    assign tmp1511 = {const_286_1, tmp1510};
    assign tmp1512 = ~tmp1509;
    assign tmp1513 = tmp1512 & tmp1507;
    assign tmp1514 = {const_287_0, tmp1471};
    assign tmp1515 = ~tmp1509;
    assign tmp1516 = ~tmp1507;
    assign tmp1517 = tmp1515 & tmp1516;
    assign tmp1518 = {const_289_0, const_289_0};
    assign tmp1519 = {tmp1518, const_288_0};
    assign tmp1520 = tmp1509 ? const_285_4 : tmp1519;
    assign tmp1521 = tmp1513 ? tmp1511 : tmp1520;
    assign tmp1522 = tmp1517 ? tmp1514 : tmp1521;
    assign tmp1523 = {const_290_0};
    assign tmp1524 = {tmp1523, tmp1506};
    assign tmp1525 = {const_292_0, const_292_0, const_292_0};
    assign tmp1526 = {tmp1525, const_291_1};
    assign tmp1527 = tmp1505 + tmp1526;
    assign tmp1528 = {const_294_0, const_294_0, const_294_0, const_294_0};
    assign tmp1529 = {tmp1528, const_293_0};
    assign tmp1530 = tmp1466 ? tmp1529 : tmp1527;
    assign tmp1531 = {tmp1530[3], tmp1530[2], tmp1530[1], tmp1530[0]};

endmodule

