Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.0.0.24.1

Sun Nov 14 22:15:55 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -sp High-Performance_1.2V -hsp m -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt ModuloAlarmaTP2_impl_1.tw1 ModuloAlarmaTP2_impl_1_map.udb -gui

-----------------------------------------
Design:          MainModule
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
*Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock SERCLK_OUT_c
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {SERCLK_OUT_c} -period 100000 [get_pins {OSCInst1/CLKLF }] 

Operating conditions:
--------------------
    Temperature: 85
    Core voltage: 1.14 V

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
i1_4_lut/A	->	i1_4_lut/Z

++++ Loop2
mainTimer/i773_4_lut/Z	->	i1_4_lut/Z

++++ Loop3
mainTimer/i773_4_lut/D	->	mainTimer/i773_4_lut/Z

++++ Loop4
mainTimer/add_120_add_5_1/S1	->	mainTimer/i12_4_lut/Z

++++ Loop5
mainTimer/add_120_add_5_3/B1	->	mainTimer/add_120_add_5_3/S1

++++ Loop6
mainTimer/add_120_add_5_5/B1	->	mainTimer/add_120_add_5_5/S1

++++ Loop7
mainTimer/add_120_add_5_7/B1	->	mainTimer/add_120_add_5_7/S1

++++ Loop8
mainTimer/add_120_add_5_9/B1	->	mainTimer/add_120_add_5_9/S1

++++ Loop9
mainTimer/add_120_add_5_11/B1	->	mainTimer/add_120_add_5_11/S1

++++ Loop10
mainTimer/add_120_add_5_13/B1	->	mainTimer/add_120_add_5_13/S1

++++ Loop11
mainTimer/add_120_add_5_15/B1	->	mainTimer/add_120_add_5_15/S1

++++ Loop12
mainTimer/add_120_add_5_17/B1	->	mainTimer/add_120_add_5_17/S1

++++ Loop13
mainTimer/i293_4_lut/A	->	mainTimer/i293_4_lut/Z

++++ Loop14
mainTimer/i12_4_lut_adj_43/Z	->	mainTimer/i773_4_lut/Z

++++ Loop15
mainTimer/i12_4_lut_adj_43/Z	->	mainTimer/i12_4_lut/Z

++++ Loop16
mainTimer/i12_4_lut_adj_43/D	->	mainTimer/i12_4_lut_adj_43/Z

++++ Loop17
mainTimer/i12_4_lut_adj_43/Z	->	mainTimer/i790_4_lut/Z

++++ Loop18
mainTimer/i12_4_lut_adj_43/Z	->	mainTimer/i293_4_lut/Z

++++ Loop19
mainTimer/i12_4_lut_adj_43/Z	->	mainTimer/i11_4_lut/Z

++++ Loop20
mainTimer/add_120_add_5_3/S0	->	mainTimer/i261_4_lut/Z

++++ Loop21
mainTimer/add_120_add_5_3/B0	->	mainTimer/add_120_add_5_3/CO0

++++ Loop22
mainTimer/i261_4_lut/A	->	mainTimer/i261_4_lut/Z

++++ Loop23
mainTimer/i11_4_lut_adj_42/Z	->	mainTimer/i12_4_lut_adj_43/Z

++++ Loop24
mainTimer/i12_4_lut_adj_43/Z	->	mainTimer/i12_4_lut_adj_41/Z

++++ Loop25
mainTimer/add_120_add_5_5/S0	->	mainTimer/i265_4_lut/Z

++++ Loop26
mainTimer/add_120_add_5_5/B0	->	mainTimer/add_120_add_5_5/CO0

++++ Loop27
mainTimer/i265_4_lut/A	->	mainTimer/i265_4_lut/Z

++++ Loop28
mainTimer/i1274_4_lut/Z	->	mainTimer/i7_4_lut/Z

++++ Loop29
mainTimer/add_120_add_5_7/S0	->	mainTimer/i269_4_lut/Z

++++ Loop30
mainTimer/add_120_add_5_7/B0	->	mainTimer/add_120_add_5_7/CO0

++++ Loop31
mainTimer/i269_4_lut/A	->	mainTimer/i269_4_lut/Z

++++ Loop32
mainTimer/i269_4_lut/Z	->	mainTimer/i1276_4_lut/Z

++++ Loop33
mainTimer/add_120_add_5_15/S0	->	mainTimer/i285_4_lut/Z

++++ Loop34
mainTimer/add_120_add_5_15/B0	->	mainTimer/add_120_add_5_15/CO0

++++ Loop35
mainTimer/i285_4_lut/Z	->	mainTimer/i7_4_lut/Z

++++ Loop36
mainTimer/i285_4_lut/A	->	mainTimer/i285_4_lut/Z

++++ Loop37
mainTimer/add_120_add_5_17/S0	->	mainTimer/i289_4_lut/Z

++++ Loop38
mainTimer/add_120_add_5_17/B0	->	mainTimer/add_120_add_5_17/CO0

++++ Loop39
mainTimer/i289_4_lut/Z	->	mainTimer/i1276_4_lut/Z

++++ Loop40
mainTimer/i289_4_lut/A	->	mainTimer/i289_4_lut/Z

++++ Loop41
mainTimer/i12_4_lut_adj_43/Z	->	mainTimer/i776_4_lut/Z

++++ Loop42
mainTimer/i12_4_lut_adj_43/Z	->	mainTimer/i794_4_lut/Z

++++ Loop43
mainTimer/i12_4_lut_adj_43/Z	->	mainTimer/i795_4_lut/Z

++++ Loop44
mainTimer/add_120_add_5_13/S0	->	mainTimer/i793_4_lut/Z

++++ Loop45
mainTimer/add_120_add_5_13/B0	->	mainTimer/add_120_add_5_13/CO0

++++ Loop46
mainTimer/i793_4_lut/A	->	mainTimer/i793_4_lut/Z

++++ Loop47
mainTimer/add_120_add_5_11/S0	->	mainTimer/i277_4_lut/Z

++++ Loop48
mainTimer/add_120_add_5_11/B0	->	mainTimer/add_120_add_5_11/CO0

++++ Loop49
mainTimer/i277_4_lut/A	->	mainTimer/i277_4_lut/Z

++++ Loop50
mainTimer/i12_4_lut_adj_43/Z	->	mainTimer/i783_4_lut/Z

++++ Loop51
mainTimer/add_120_add_5_9/S0	->	mainTimer/i273_4_lut/Z

++++ Loop52
mainTimer/add_120_add_5_9/B0	->	mainTimer/add_120_add_5_9/CO0

++++ Loop53
mainTimer/i273_4_lut/A	->	mainTimer/i273_4_lut/Z

++++ Loop54
mainTimer/i12_4_lut_adj_43/Z	->	mainTimer/i275_4_lut/Z

++++ Loop55
mainTimer/i12_4_lut_adj_43/Z	->	mainTimer/i271_4_lut/Z

++++ Loop56
mainTimer/i776_4_lut/A	->	mainTimer/i776_4_lut/Z

++++ Loop57
mainTimer/i794_4_lut/A	->	mainTimer/i794_4_lut/Z

++++ Loop58
mainTimer/i795_4_lut/A	->	mainTimer/i795_4_lut/Z

++++ Loop59
mainTimer/i783_4_lut/A	->	mainTimer/i783_4_lut/Z

++++ Loop60
mainTimer/i275_4_lut/A	->	mainTimer/i275_4_lut/Z

++++ Loop61
mainTimer/i271_4_lut/A	->	mainTimer/i271_4_lut/Z

++++ Loop62
mainTimer/i12_4_lut_adj_41/A	->	mainTimer/i12_4_lut_adj_41/Z

++++ Loop63
mainTimer/i11_4_lut/A	->	mainTimer/i11_4_lut/Z

++++ Loop64
mainTimer/i12_4_lut/A	->	mainTimer/i12_4_lut/Z

++++ Loop65
mainTimer/i790_4_lut/B	->	mainTimer/i790_4_lut/Z

++++ Loop66
i251_4_lut_3_lut/C	->	i251_4_lut_3_lut/Z

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "SERCLK_OUT_c"
=======================
create_clock -name {SERCLK_OUT_c} -period 100000 [get_pins {OSCInst1/CLKLF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock SERCLK_OUT_c           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From SERCLK_OUT_c                      |             Target |      100000.000 ns |          0.010 MHz 
                                        | Actual (all paths) |      100000.000 ns |          0.010 MHz 
OSCInst1/CLKLF (MPW)                    |   (50% duty cycle) |      100000.000 ns |          0.010 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 75.5444%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
STATE_OUT/serial/status_out/D            |99980.546 ns 
STATE_OUT/serial/counter_i31/D           |99982.056 ns 
STATE_OUT/serial/counter_i30/D           |99982.334 ns 
STATE_OUT/serial/counter_i29/D           |99982.612 ns 
STATE_OUT/serial/counter_i28/D           |99982.890 ns 
STATE_OUT/serial/aux_i0/D                |99983.098 ns 
STATE_OUT/serial/aux_i1/D                |99983.098 ns 
STATE_OUT/serial/counter_i27/D           |99983.168 ns 
STATE_OUT/serial/status_out/SR           |99983.271 ns 
STATE_OUT/serial/counter_i26/D           |99983.446 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
STATE_OUT/serial/counter_i2/D            |    3.092 ns 
STATE_OUT/serial/aux_i3/D                |    3.092 ns 
STATE_OUT/serial/aux_i2/D                |    3.092 ns 
STATE_OUT/serial/aux_i1/D                |    3.092 ns 
STATE_OUT/serial/status_send/D           |    3.092 ns 
STATE_OUT/cont_105__i3/D                 |    3.092 ns 
STATE_OUT/cont_105__i2/D                 |    3.092 ns 
STATE_OUT/cont_105__i1/D                 |    3.092 ns 
STATE_OUT/init_c/D                       |    3.092 ns 
STATE_OUT/waiting_c/D                    |    3.092 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
STATE_OUT/serial/status_out/Q           |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
SENSOR1_IN                              |                     input
SENSOR2_IN                              |                     input
KB_IN[1]                                |                     input
KB_IN[0]                                |                     input
KB_RECV                                 |                     input
CTRL_IN                                 |                     input
CTRL_RECV                               |                     input
CTRL_CLK                                |                     input
STATUS_OUT                              |                    output
SIREN_OUT                               |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        12
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i9/Q  (SLICE)
Path End         : STATE_OUT/serial/status_out/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 8
Delay Ratio      : 75.4% (route), 24.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99980.546 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  46      
STATE_OUT/serial/SERCLK_OUT_c                             NET DELAY      2.075         2.075  46      



STATE_OUT/serial/counter_i9/CK->STATE_OUT/serial/counter_i9/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  2       
STATE_OUT/serial/counter[9]                               NET DELAY        2.075         5.541  2       
STATE_OUT/serial/i1_2_lut/B->STATE_OUT/serial/i1_2_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477         6.018  1       
STATE_OUT/serial/n10                                      NET DELAY        2.075         8.093  1       
STATE_OUT/serial/i7_4_lut/D->STATE_OUT/serial/i7_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY   0.477         8.570  1       
STATE_OUT/serial/n16                                      NET DELAY        2.075        10.645  1       
STATE_OUT/i1_4_lut_adj_51/D->STATE_OUT/i1_4_lut_adj_51/Z
                                          SLICE           D0_TO_F0_DELAY   0.477        11.122  1       
STATE_OUT/n4                                              NET DELAY        2.075        13.197  1       
STATE_OUT/i2_4_lut/B->STATE_OUT/i2_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477        13.674  39      
STATE_OUT/serial/n1488                                    NET DELAY        2.075        15.749  39      
STATE_OUT/serial/i1_2_lut_adj_44/B->STATE_OUT/serial/i1_2_lut_adj_44/Z
                                          SLICE           B0_TO_F0_DELAY   0.477        16.226  4       
STATE_OUT/serial/n63                                      NET DELAY        2.075        18.301  4       
STATE_OUT/serial/aux_3__I_0_i1_4_lut/C->STATE_OUT/serial/aux_3__I_0_i1_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        18.778  1       
STATE_OUT/serial/aux_3__N_121[0]                          NET DELAY        2.075        20.853  1       
STATE_OUT/serial/n2204_bdd_4_lut/C->STATE_OUT/serial/n2204_bdd_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        21.330  1       
STATE_OUT/serial/status_out_N_195 ( DI0 )
                                                          NET DELAY        0.000        21.330  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000    100000.000  46      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                     NET DELAY      2.075    100002.075  46      
                                                          Uncertainty    0.000    100002.075  
                                                          Setup time     0.199    100001.876  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100001.876  
Arrival Time                                                                         -21.330  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99980.546  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i0/Q  (SLICE)
Path End         : STATE_OUT/serial/counter_i31/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 35.1% (route), 64.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99982.056 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  46      
STATE_OUT/serial/SERCLK_OUT_c                             NET DELAY      2.075         2.075  46      



STATE_OUT/serial/counter_i0/CK->STATE_OUT/serial/counter_i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         3.466  2       
STATE_OUT/serial/counter[0]                               NET DELAY            2.075         5.541  2       
STATE_OUT/i1_2_lut_adj_50/B->STATE_OUT/i1_2_lut_adj_50/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         6.018  2       
STATE_OUT/serial/counter_31__N_126[0]                     NET DELAY            2.075         8.093  2       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         8.451  2       
STATE_OUT/serial/n1077                                    NET DELAY            0.000         8.451  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.729  2       
STATE_OUT/serial/n2644                                    NET DELAY            0.000         8.729  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         9.007  2       
STATE_OUT/serial/n1079                                    NET DELAY            0.000         9.007  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.285  2       
STATE_OUT/serial/n2647                                    NET DELAY            0.000         9.285  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         9.563  2       
STATE_OUT/serial/n1081                                    NET DELAY            0.000         9.563  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.841  2       
STATE_OUT/serial/n2650                                    NET DELAY            0.000         9.841  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.119  2       
STATE_OUT/serial/n1083                                    NET DELAY            0.000        10.119  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.397  2       
STATE_OUT/serial/n2653                                    NET DELAY            0.000        10.397  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.675  2       
STATE_OUT/serial/n1085                                    NET DELAY            0.000        10.675  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.953  2       
STATE_OUT/serial/n2656                                    NET DELAY            0.000        10.953  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.231  2       
STATE_OUT/serial/n1087                                    NET DELAY            0.000        11.231  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.509  2       
STATE_OUT/serial/n2659                                    NET DELAY            0.000        11.509  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.787  2       
STATE_OUT/serial/n1089                                    NET DELAY            0.000        11.787  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.065  2       
STATE_OUT/serial/n2662                                    NET DELAY            0.000        12.065  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.343  2       
STATE_OUT/serial/n1091                                    NET DELAY            0.000        12.343  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.621  2       
STATE_OUT/serial/n2665                                    NET DELAY            0.000        12.621  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.899  2       
STATE_OUT/serial/n1093                                    NET DELAY            0.000        12.899  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.177  2       
STATE_OUT/serial/n2668                                    NET DELAY            0.000        13.177  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.455  2       
STATE_OUT/serial/n1095                                    NET DELAY            0.000        13.455  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.733  2       
STATE_OUT/serial/n2671                                    NET DELAY            0.000        13.733  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.011  2       
STATE_OUT/serial/n1097                                    NET DELAY            0.000        14.011  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.289  2       
STATE_OUT/serial/n2674                                    NET DELAY            0.000        14.289  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.567  2       
STATE_OUT/serial/n1099                                    NET DELAY            0.000        14.567  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.845  2       
STATE_OUT/serial/n2677                                    NET DELAY            0.000        14.845  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.123  2       
STATE_OUT/serial/n1101                                    NET DELAY            0.000        15.123  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.401  2       
STATE_OUT/serial/n2680                                    NET DELAY            0.000        15.401  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.679  2       
STATE_OUT/serial/n1103                                    NET DELAY            0.000        15.679  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.957  2       
STATE_OUT/serial/n2683                                    NET DELAY            0.000        15.957  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI1->STATE_OUT/serial/sub_11_add_2_add_5_29/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.235  2       
STATE_OUT/serial/n1105                                    NET DELAY            0.000        16.235  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/CI0->STATE_OUT/serial/sub_11_add_2_add_5_31/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.513  2       
STATE_OUT/serial/n2686                                    NET DELAY            0.000        16.513  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/CI1->STATE_OUT/serial/sub_11_add_2_add_5_31/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.791  2       
STATE_OUT/serial/n1107                                    NET DELAY            0.000        16.791  2       
STATE_OUT/serial/sub_11_add_2_add_5_33/D0->STATE_OUT/serial/sub_11_add_2_add_5_33/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        17.268  1       
STATE_OUT/serial/counter_31__N_158[31]                    NET DELAY            2.075        19.343  1       
STATE_OUT/counter_31__I_38_i32_3_lut_4_lut/C->STATE_OUT/counter_31__I_38_i32_3_lut_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        19.820  1       
STATE_OUT/serial/counter_31__N_89[31] ( DI0 )
                                                          NET DELAY            0.000        19.820  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000    100000.000  46      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                     NET DELAY      2.075    100002.075  46      
                                                          Uncertainty    0.000    100002.075  
                                                          Setup time     0.199    100001.876  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100001.876  
Arrival Time                                                                         -19.820  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99982.056  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i0/Q  (SLICE)
Path End         : STATE_OUT/serial/counter_i30/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 34
Delay Ratio      : 35.6% (route), 64.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99982.334 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  46      
STATE_OUT/serial/SERCLK_OUT_c                             NET DELAY      2.075         2.075  46      



STATE_OUT/serial/counter_i0/CK->STATE_OUT/serial/counter_i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         3.466  2       
STATE_OUT/serial/counter[0]                               NET DELAY            2.075         5.541  2       
STATE_OUT/i1_2_lut_adj_50/B->STATE_OUT/i1_2_lut_adj_50/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         6.018  2       
STATE_OUT/serial/counter_31__N_126[0]                     NET DELAY            2.075         8.093  2       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         8.451  2       
STATE_OUT/serial/n1077                                    NET DELAY            0.000         8.451  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.729  2       
STATE_OUT/serial/n2644                                    NET DELAY            0.000         8.729  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         9.007  2       
STATE_OUT/serial/n1079                                    NET DELAY            0.000         9.007  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.285  2       
STATE_OUT/serial/n2647                                    NET DELAY            0.000         9.285  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         9.563  2       
STATE_OUT/serial/n1081                                    NET DELAY            0.000         9.563  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.841  2       
STATE_OUT/serial/n2650                                    NET DELAY            0.000         9.841  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.119  2       
STATE_OUT/serial/n1083                                    NET DELAY            0.000        10.119  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.397  2       
STATE_OUT/serial/n2653                                    NET DELAY            0.000        10.397  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.675  2       
STATE_OUT/serial/n1085                                    NET DELAY            0.000        10.675  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.953  2       
STATE_OUT/serial/n2656                                    NET DELAY            0.000        10.953  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.231  2       
STATE_OUT/serial/n1087                                    NET DELAY            0.000        11.231  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.509  2       
STATE_OUT/serial/n2659                                    NET DELAY            0.000        11.509  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.787  2       
STATE_OUT/serial/n1089                                    NET DELAY            0.000        11.787  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.065  2       
STATE_OUT/serial/n2662                                    NET DELAY            0.000        12.065  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.343  2       
STATE_OUT/serial/n1091                                    NET DELAY            0.000        12.343  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.621  2       
STATE_OUT/serial/n2665                                    NET DELAY            0.000        12.621  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.899  2       
STATE_OUT/serial/n1093                                    NET DELAY            0.000        12.899  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.177  2       
STATE_OUT/serial/n2668                                    NET DELAY            0.000        13.177  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.455  2       
STATE_OUT/serial/n1095                                    NET DELAY            0.000        13.455  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.733  2       
STATE_OUT/serial/n2671                                    NET DELAY            0.000        13.733  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.011  2       
STATE_OUT/serial/n1097                                    NET DELAY            0.000        14.011  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.289  2       
STATE_OUT/serial/n2674                                    NET DELAY            0.000        14.289  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.567  2       
STATE_OUT/serial/n1099                                    NET DELAY            0.000        14.567  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.845  2       
STATE_OUT/serial/n2677                                    NET DELAY            0.000        14.845  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.123  2       
STATE_OUT/serial/n1101                                    NET DELAY            0.000        15.123  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.401  2       
STATE_OUT/serial/n2680                                    NET DELAY            0.000        15.401  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.679  2       
STATE_OUT/serial/n1103                                    NET DELAY            0.000        15.679  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.957  2       
STATE_OUT/serial/n2683                                    NET DELAY            0.000        15.957  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI1->STATE_OUT/serial/sub_11_add_2_add_5_29/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.235  2       
STATE_OUT/serial/n1105                                    NET DELAY            0.000        16.235  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/CI0->STATE_OUT/serial/sub_11_add_2_add_5_31/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.513  2       
STATE_OUT/serial/n2686                                    NET DELAY            0.000        16.513  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/D1->STATE_OUT/serial/sub_11_add_2_add_5_31/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        16.990  1       
STATE_OUT/serial/counter_31__N_158[30]                    NET DELAY            2.075        19.065  1       
STATE_OUT/counter_31__I_38_i31_3_lut_4_lut/C->STATE_OUT/counter_31__I_38_i31_3_lut_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        19.542  1       
STATE_OUT/serial/counter_31__N_89[30] ( DI0 )
                                                          NET DELAY            0.000        19.542  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000    100000.000  46      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                     NET DELAY      2.075    100002.075  46      
                                                          Uncertainty    0.000    100002.075  
                                                          Setup time     0.199    100001.876  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100001.876  
Arrival Time                                                                         -19.542  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99982.334  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i0/Q  (SLICE)
Path End         : STATE_OUT/serial/counter_i29/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 33
Delay Ratio      : 36.2% (route), 63.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99982.612 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  46      
STATE_OUT/serial/SERCLK_OUT_c                             NET DELAY      2.075         2.075  46      



STATE_OUT/serial/counter_i0/CK->STATE_OUT/serial/counter_i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         3.466  2       
STATE_OUT/serial/counter[0]                               NET DELAY            2.075         5.541  2       
STATE_OUT/i1_2_lut_adj_50/B->STATE_OUT/i1_2_lut_adj_50/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         6.018  2       
STATE_OUT/serial/counter_31__N_126[0]                     NET DELAY            2.075         8.093  2       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         8.451  2       
STATE_OUT/serial/n1077                                    NET DELAY            0.000         8.451  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.729  2       
STATE_OUT/serial/n2644                                    NET DELAY            0.000         8.729  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         9.007  2       
STATE_OUT/serial/n1079                                    NET DELAY            0.000         9.007  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.285  2       
STATE_OUT/serial/n2647                                    NET DELAY            0.000         9.285  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         9.563  2       
STATE_OUT/serial/n1081                                    NET DELAY            0.000         9.563  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.841  2       
STATE_OUT/serial/n2650                                    NET DELAY            0.000         9.841  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.119  2       
STATE_OUT/serial/n1083                                    NET DELAY            0.000        10.119  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.397  2       
STATE_OUT/serial/n2653                                    NET DELAY            0.000        10.397  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.675  2       
STATE_OUT/serial/n1085                                    NET DELAY            0.000        10.675  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.953  2       
STATE_OUT/serial/n2656                                    NET DELAY            0.000        10.953  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.231  2       
STATE_OUT/serial/n1087                                    NET DELAY            0.000        11.231  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.509  2       
STATE_OUT/serial/n2659                                    NET DELAY            0.000        11.509  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.787  2       
STATE_OUT/serial/n1089                                    NET DELAY            0.000        11.787  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.065  2       
STATE_OUT/serial/n2662                                    NET DELAY            0.000        12.065  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.343  2       
STATE_OUT/serial/n1091                                    NET DELAY            0.000        12.343  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.621  2       
STATE_OUT/serial/n2665                                    NET DELAY            0.000        12.621  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.899  2       
STATE_OUT/serial/n1093                                    NET DELAY            0.000        12.899  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.177  2       
STATE_OUT/serial/n2668                                    NET DELAY            0.000        13.177  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.455  2       
STATE_OUT/serial/n1095                                    NET DELAY            0.000        13.455  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.733  2       
STATE_OUT/serial/n2671                                    NET DELAY            0.000        13.733  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.011  2       
STATE_OUT/serial/n1097                                    NET DELAY            0.000        14.011  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.289  2       
STATE_OUT/serial/n2674                                    NET DELAY            0.000        14.289  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.567  2       
STATE_OUT/serial/n1099                                    NET DELAY            0.000        14.567  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.845  2       
STATE_OUT/serial/n2677                                    NET DELAY            0.000        14.845  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.123  2       
STATE_OUT/serial/n1101                                    NET DELAY            0.000        15.123  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.401  2       
STATE_OUT/serial/n2680                                    NET DELAY            0.000        15.401  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.679  2       
STATE_OUT/serial/n1103                                    NET DELAY            0.000        15.679  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.957  2       
STATE_OUT/serial/n2683                                    NET DELAY            0.000        15.957  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI1->STATE_OUT/serial/sub_11_add_2_add_5_29/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.235  2       
STATE_OUT/serial/n1105                                    NET DELAY            0.000        16.235  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/D0->STATE_OUT/serial/sub_11_add_2_add_5_31/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        16.712  1       
STATE_OUT/serial/counter_31__N_158[29]                    NET DELAY            2.075        18.787  1       
STATE_OUT/counter_31__I_38_i30_3_lut_4_lut/C->STATE_OUT/counter_31__I_38_i30_3_lut_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        19.264  1       
STATE_OUT/serial/counter_31__N_89[29] ( DI0 )
                                                          NET DELAY            0.000        19.264  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000    100000.000  46      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                     NET DELAY      2.075    100002.075  46      
                                                          Uncertainty    0.000    100002.075  
                                                          Setup time     0.199    100001.876  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100001.876  
Arrival Time                                                                         -19.264  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99982.612  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i0/Q  (SLICE)
Path End         : STATE_OUT/serial/counter_i28/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 32
Delay Ratio      : 36.8% (route), 63.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99982.890 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  46      
STATE_OUT/serial/SERCLK_OUT_c                             NET DELAY      2.075         2.075  46      



STATE_OUT/serial/counter_i0/CK->STATE_OUT/serial/counter_i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         3.466  2       
STATE_OUT/serial/counter[0]                               NET DELAY            2.075         5.541  2       
STATE_OUT/i1_2_lut_adj_50/B->STATE_OUT/i1_2_lut_adj_50/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         6.018  2       
STATE_OUT/serial/counter_31__N_126[0]                     NET DELAY            2.075         8.093  2       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         8.451  2       
STATE_OUT/serial/n1077                                    NET DELAY            0.000         8.451  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.729  2       
STATE_OUT/serial/n2644                                    NET DELAY            0.000         8.729  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         9.007  2       
STATE_OUT/serial/n1079                                    NET DELAY            0.000         9.007  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.285  2       
STATE_OUT/serial/n2647                                    NET DELAY            0.000         9.285  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         9.563  2       
STATE_OUT/serial/n1081                                    NET DELAY            0.000         9.563  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.841  2       
STATE_OUT/serial/n2650                                    NET DELAY            0.000         9.841  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.119  2       
STATE_OUT/serial/n1083                                    NET DELAY            0.000        10.119  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.397  2       
STATE_OUT/serial/n2653                                    NET DELAY            0.000        10.397  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.675  2       
STATE_OUT/serial/n1085                                    NET DELAY            0.000        10.675  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.953  2       
STATE_OUT/serial/n2656                                    NET DELAY            0.000        10.953  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.231  2       
STATE_OUT/serial/n1087                                    NET DELAY            0.000        11.231  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.509  2       
STATE_OUT/serial/n2659                                    NET DELAY            0.000        11.509  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.787  2       
STATE_OUT/serial/n1089                                    NET DELAY            0.000        11.787  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.065  2       
STATE_OUT/serial/n2662                                    NET DELAY            0.000        12.065  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.343  2       
STATE_OUT/serial/n1091                                    NET DELAY            0.000        12.343  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.621  2       
STATE_OUT/serial/n2665                                    NET DELAY            0.000        12.621  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.899  2       
STATE_OUT/serial/n1093                                    NET DELAY            0.000        12.899  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.177  2       
STATE_OUT/serial/n2668                                    NET DELAY            0.000        13.177  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.455  2       
STATE_OUT/serial/n1095                                    NET DELAY            0.000        13.455  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.733  2       
STATE_OUT/serial/n2671                                    NET DELAY            0.000        13.733  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.011  2       
STATE_OUT/serial/n1097                                    NET DELAY            0.000        14.011  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.289  2       
STATE_OUT/serial/n2674                                    NET DELAY            0.000        14.289  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.567  2       
STATE_OUT/serial/n1099                                    NET DELAY            0.000        14.567  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.845  2       
STATE_OUT/serial/n2677                                    NET DELAY            0.000        14.845  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.123  2       
STATE_OUT/serial/n1101                                    NET DELAY            0.000        15.123  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.401  2       
STATE_OUT/serial/n2680                                    NET DELAY            0.000        15.401  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.679  2       
STATE_OUT/serial/n1103                                    NET DELAY            0.000        15.679  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.957  2       
STATE_OUT/serial/n2683                                    NET DELAY            0.000        15.957  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/D1->STATE_OUT/serial/sub_11_add_2_add_5_29/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        16.434  1       
STATE_OUT/serial/counter_31__N_158[28]                    NET DELAY            2.075        18.509  1       
STATE_OUT/counter_31__I_38_i29_3_lut_4_lut/C->STATE_OUT/counter_31__I_38_i29_3_lut_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        18.986  1       
STATE_OUT/serial/counter_31__N_89[28] ( DI0 )
                                                          NET DELAY            0.000        18.986  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000    100000.000  46      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                     NET DELAY      2.075    100002.075  46      
                                                          Uncertainty    0.000    100002.075  
                                                          Setup time     0.199    100001.876  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100001.876  
Arrival Time                                                                         -18.986  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99982.890  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i9/Q  (SLICE)
Path End         : STATE_OUT/serial/aux_i0/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 7
Delay Ratio      : 74.5% (route), 25.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99983.098 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  46      
STATE_OUT/serial/SERCLK_OUT_c                             NET DELAY      2.075         2.075  46      



STATE_OUT/serial/counter_i9/CK->STATE_OUT/serial/counter_i9/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  2       
STATE_OUT/serial/counter[9]                               NET DELAY        2.075         5.541  2       
STATE_OUT/serial/i1_2_lut/B->STATE_OUT/serial/i1_2_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477         6.018  1       
STATE_OUT/serial/n10                                      NET DELAY        2.075         8.093  1       
STATE_OUT/serial/i7_4_lut/D->STATE_OUT/serial/i7_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY   0.477         8.570  1       
STATE_OUT/serial/n16                                      NET DELAY        2.075        10.645  1       
STATE_OUT/i1_4_lut_adj_51/D->STATE_OUT/i1_4_lut_adj_51/Z
                                          SLICE           D0_TO_F0_DELAY   0.477        11.122  1       
STATE_OUT/n4                                              NET DELAY        2.075        13.197  1       
STATE_OUT/i2_4_lut/B->STATE_OUT/i2_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477        13.674  39      
STATE_OUT/serial/n1488                                    NET DELAY        2.075        15.749  39      
STATE_OUT/serial/i1_2_lut_adj_44/B->STATE_OUT/serial/i1_2_lut_adj_44/Z
                                          SLICE           B0_TO_F0_DELAY   0.477        16.226  4       
STATE_OUT/serial/n63                                      NET DELAY        2.075        18.301  4       
STATE_OUT.serial.SLICE_69/C0->STATE_OUT.serial.SLICE_69/F0
                                          SLICE           C0_TO_F0_DELAY   0.477        18.778  1       
STATE_OUT.serial.aux_3__N_121[0]$n3 ( DI0 )
                                                          NET DELAY        0.000        18.778  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000    100000.000  46      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                     NET DELAY      2.075    100002.075  46      
                                                          Uncertainty    0.000    100002.075  
                                                          Setup time     0.199    100001.876  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100001.876  
Arrival Time                                                                         -18.778  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99983.098  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i9/Q  (SLICE)
Path End         : STATE_OUT/serial/aux_i1/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 7
Delay Ratio      : 74.5% (route), 25.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99983.098 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  46      
STATE_OUT/serial/SERCLK_OUT_c                             NET DELAY      2.075         2.075  46      



STATE_OUT/serial/counter_i9/CK->STATE_OUT/serial/counter_i9/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  2       
STATE_OUT/serial/counter[9]                               NET DELAY        2.075         5.541  2       
STATE_OUT/serial/i1_2_lut/B->STATE_OUT/serial/i1_2_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477         6.018  1       
STATE_OUT/serial/n10                                      NET DELAY        2.075         8.093  1       
STATE_OUT/serial/i7_4_lut/D->STATE_OUT/serial/i7_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY   0.477         8.570  1       
STATE_OUT/serial/n16                                      NET DELAY        2.075        10.645  1       
STATE_OUT/i1_4_lut_adj_51/D->STATE_OUT/i1_4_lut_adj_51/Z
                                          SLICE           D0_TO_F0_DELAY   0.477        11.122  1       
STATE_OUT/n4                                              NET DELAY        2.075        13.197  1       
STATE_OUT/i2_4_lut/B->STATE_OUT/i2_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477        13.674  39      
STATE_OUT/serial/n1488                                    NET DELAY        2.075        15.749  39      
STATE_OUT/serial/i1_2_lut_adj_44/B->STATE_OUT/serial/i1_2_lut_adj_44/Z
                                          SLICE           B0_TO_F0_DELAY   0.477        16.226  4       
STATE_OUT/serial/n63                                      NET DELAY        2.075        18.301  4       
SLICE_34/C0->SLICE_34/F0                  SLICE           C0_TO_F0_DELAY   0.477        18.778  1       
aux_3__N_121[1]$n0 ( DI0 )                                NET DELAY        0.000        18.778  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000    100000.000  46      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                     NET DELAY      2.075    100002.075  46      
                                                          Uncertainty    0.000    100002.075  
                                                          Setup time     0.199    100001.876  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100001.876  
Arrival Time                                                                         -18.778  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99983.098  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i0/Q  (SLICE)
Path End         : STATE_OUT/serial/counter_i27/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 31
Delay Ratio      : 37.4% (route), 62.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99983.168 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  46      
STATE_OUT/serial/SERCLK_OUT_c                             NET DELAY      2.075         2.075  46      



STATE_OUT/serial/counter_i0/CK->STATE_OUT/serial/counter_i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         3.466  2       
STATE_OUT/serial/counter[0]                               NET DELAY            2.075         5.541  2       
STATE_OUT/i1_2_lut_adj_50/B->STATE_OUT/i1_2_lut_adj_50/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         6.018  2       
STATE_OUT/serial/counter_31__N_126[0]                     NET DELAY            2.075         8.093  2       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         8.451  2       
STATE_OUT/serial/n1077                                    NET DELAY            0.000         8.451  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.729  2       
STATE_OUT/serial/n2644                                    NET DELAY            0.000         8.729  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         9.007  2       
STATE_OUT/serial/n1079                                    NET DELAY            0.000         9.007  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.285  2       
STATE_OUT/serial/n2647                                    NET DELAY            0.000         9.285  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         9.563  2       
STATE_OUT/serial/n1081                                    NET DELAY            0.000         9.563  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.841  2       
STATE_OUT/serial/n2650                                    NET DELAY            0.000         9.841  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.119  2       
STATE_OUT/serial/n1083                                    NET DELAY            0.000        10.119  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.397  2       
STATE_OUT/serial/n2653                                    NET DELAY            0.000        10.397  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.675  2       
STATE_OUT/serial/n1085                                    NET DELAY            0.000        10.675  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.953  2       
STATE_OUT/serial/n2656                                    NET DELAY            0.000        10.953  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.231  2       
STATE_OUT/serial/n1087                                    NET DELAY            0.000        11.231  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.509  2       
STATE_OUT/serial/n2659                                    NET DELAY            0.000        11.509  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.787  2       
STATE_OUT/serial/n1089                                    NET DELAY            0.000        11.787  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.065  2       
STATE_OUT/serial/n2662                                    NET DELAY            0.000        12.065  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.343  2       
STATE_OUT/serial/n1091                                    NET DELAY            0.000        12.343  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.621  2       
STATE_OUT/serial/n2665                                    NET DELAY            0.000        12.621  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.899  2       
STATE_OUT/serial/n1093                                    NET DELAY            0.000        12.899  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.177  2       
STATE_OUT/serial/n2668                                    NET DELAY            0.000        13.177  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.455  2       
STATE_OUT/serial/n1095                                    NET DELAY            0.000        13.455  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.733  2       
STATE_OUT/serial/n2671                                    NET DELAY            0.000        13.733  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.011  2       
STATE_OUT/serial/n1097                                    NET DELAY            0.000        14.011  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.289  2       
STATE_OUT/serial/n2674                                    NET DELAY            0.000        14.289  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.567  2       
STATE_OUT/serial/n1099                                    NET DELAY            0.000        14.567  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.845  2       
STATE_OUT/serial/n2677                                    NET DELAY            0.000        14.845  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.123  2       
STATE_OUT/serial/n1101                                    NET DELAY            0.000        15.123  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.401  2       
STATE_OUT/serial/n2680                                    NET DELAY            0.000        15.401  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.679  2       
STATE_OUT/serial/n1103                                    NET DELAY            0.000        15.679  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/D0->STATE_OUT/serial/sub_11_add_2_add_5_29/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        16.156  1       
STATE_OUT/serial/counter_31__N_158[27]                    NET DELAY            2.075        18.231  1       
STATE_OUT/counter_31__I_38_i28_3_lut_4_lut/C->STATE_OUT/counter_31__I_38_i28_3_lut_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        18.708  1       
STATE_OUT/serial/counter_31__N_89[27] ( DI0 )
                                                          NET DELAY            0.000        18.708  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000    100000.000  46      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                     NET DELAY      2.075    100002.075  46      
                                                          Uncertainty    0.000    100002.075  
                                                          Setup time     0.199    100001.876  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100001.876  
Arrival Time                                                                         -18.708  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99983.168  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i9/Q  (SLICE)
Path End         : STATE_OUT/serial/status_out/SR  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 6
Delay Ratio      : 76.9% (route), 23.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99983.271 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  46      
STATE_OUT/serial/SERCLK_OUT_c                             NET DELAY      2.075         2.075  46      



STATE_OUT/serial/counter_i9/CK->STATE_OUT/serial/counter_i9/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  2       
STATE_OUT/serial/counter[9]                               NET DELAY        2.075         5.541  2       
STATE_OUT/serial/i1_2_lut/B->STATE_OUT/serial/i1_2_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477         6.018  1       
STATE_OUT/serial/n10                                      NET DELAY        2.075         8.093  1       
STATE_OUT/serial/i7_4_lut/D->STATE_OUT/serial/i7_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY   0.477         8.570  1       
STATE_OUT/serial/n16                                      NET DELAY        2.075        10.645  1       
STATE_OUT/i1_4_lut_adj_51/D->STATE_OUT/i1_4_lut_adj_51/Z
                                          SLICE           D0_TO_F0_DELAY   0.477        11.122  1       
STATE_OUT/n4                                              NET DELAY        2.075        13.197  1       
STATE_OUT/i2_4_lut/B->STATE_OUT/i2_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477        13.674  39      
STATE_OUT/serial/n1488                                    NET DELAY        2.075        15.749  39      
STATE_OUT/serial/i1543_2_lut_3_lut/B->STATE_OUT/serial/i1543_2_lut_3_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.450        16.199  1       
STATE_OUT/serial/n1646 ( LSR )                            NET DELAY        2.075        18.274  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000    100000.000  46      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                     NET DELAY      2.075    100002.075  46      
                                                          Uncertainty    0.000    100002.075  
                                                          Setup time     0.530    100001.545  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100001.545  
Arrival Time                                                                         -18.274  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99983.271  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i0/Q  (SLICE)
Path End         : STATE_OUT/serial/counter_i26/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 30
Delay Ratio      : 38.1% (route), 61.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99983.446 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  46      
STATE_OUT/serial/SERCLK_OUT_c                             NET DELAY      2.075         2.075  46      



STATE_OUT/serial/counter_i0/CK->STATE_OUT/serial/counter_i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         3.466  2       
STATE_OUT/serial/counter[0]                               NET DELAY            2.075         5.541  2       
STATE_OUT/i1_2_lut_adj_50/B->STATE_OUT/i1_2_lut_adj_50/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         6.018  2       
STATE_OUT/serial/counter_31__N_126[0]                     NET DELAY            2.075         8.093  2       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         8.451  2       
STATE_OUT/serial/n1077                                    NET DELAY            0.000         8.451  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.729  2       
STATE_OUT/serial/n2644                                    NET DELAY            0.000         8.729  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         9.007  2       
STATE_OUT/serial/n1079                                    NET DELAY            0.000         9.007  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.285  2       
STATE_OUT/serial/n2647                                    NET DELAY            0.000         9.285  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         9.563  2       
STATE_OUT/serial/n1081                                    NET DELAY            0.000         9.563  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.841  2       
STATE_OUT/serial/n2650                                    NET DELAY            0.000         9.841  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.119  2       
STATE_OUT/serial/n1083                                    NET DELAY            0.000        10.119  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.397  2       
STATE_OUT/serial/n2653                                    NET DELAY            0.000        10.397  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.675  2       
STATE_OUT/serial/n1085                                    NET DELAY            0.000        10.675  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.953  2       
STATE_OUT/serial/n2656                                    NET DELAY            0.000        10.953  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.231  2       
STATE_OUT/serial/n1087                                    NET DELAY            0.000        11.231  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.509  2       
STATE_OUT/serial/n2659                                    NET DELAY            0.000        11.509  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.787  2       
STATE_OUT/serial/n1089                                    NET DELAY            0.000        11.787  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.065  2       
STATE_OUT/serial/n2662                                    NET DELAY            0.000        12.065  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.343  2       
STATE_OUT/serial/n1091                                    NET DELAY            0.000        12.343  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.621  2       
STATE_OUT/serial/n2665                                    NET DELAY            0.000        12.621  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.899  2       
STATE_OUT/serial/n1093                                    NET DELAY            0.000        12.899  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.177  2       
STATE_OUT/serial/n2668                                    NET DELAY            0.000        13.177  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.455  2       
STATE_OUT/serial/n1095                                    NET DELAY            0.000        13.455  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.733  2       
STATE_OUT/serial/n2671                                    NET DELAY            0.000        13.733  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.011  2       
STATE_OUT/serial/n1097                                    NET DELAY            0.000        14.011  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.289  2       
STATE_OUT/serial/n2674                                    NET DELAY            0.000        14.289  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.567  2       
STATE_OUT/serial/n1099                                    NET DELAY            0.000        14.567  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.845  2       
STATE_OUT/serial/n2677                                    NET DELAY            0.000        14.845  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.123  2       
STATE_OUT/serial/n1101                                    NET DELAY            0.000        15.123  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.401  2       
STATE_OUT/serial/n2680                                    NET DELAY            0.000        15.401  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/D1->STATE_OUT/serial/sub_11_add_2_add_5_27/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        15.878  1       
STATE_OUT/serial/counter_31__N_158[26]                    NET DELAY            2.075        17.953  1       
STATE_OUT/counter_31__I_38_i27_3_lut_4_lut/C->STATE_OUT/counter_31__I_38_i27_3_lut_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        18.430  1       
STATE_OUT/serial/counter_31__N_89[26] ( DI0 )
                                                          NET DELAY            0.000        18.430  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000    100000.000  46      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                     NET DELAY      2.075    100002.075  46      
                                                          Uncertainty    0.000    100002.075  
                                                          Setup time     0.199    100001.876  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100001.876  
Arrival Time                                                                         -18.430  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99983.446  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i2/Q  (SLICE)
Path End         : STATE_OUT/serial/counter_i2/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 67.1% (route), 32.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.092 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  47      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                     NET DELAY      2.075         2.075  47      



STATE_OUT/serial/counter_i2/CK->STATE_OUT/serial/counter_i2/Q
                                          SLICE           CLK_TO_Q0_DELAY  0.768         2.843  10      
STATE_OUT/serial/counter[2]                               NET DELAY        2.075         4.918  10      
STATE_OUT/i1_2_lut_3_lut_4_lut/B->STATE_OUT/i1_2_lut_3_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.249         5.167  1       
STATE_OUT/serial/counter_31__N_89[2] ( DI0 )
                                                          NET DELAY        0.000         5.167  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  47      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                     NET DELAY      2.075         2.075  47      
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           5.167  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   3.092  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i2/Q  (SLICE)
Path End         : STATE_OUT/serial/aux_i3/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 67.1% (route), 32.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.092 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  47      
STATE_OUT/serial/SERCLK_OUT_c                             NET DELAY      2.075         2.075  47      



STATE_OUT/serial/counter_i2/CK->STATE_OUT/serial/counter_i2/Q
                                          SLICE           CLK_TO_Q0_DELAY  0.768         2.843  10      
STATE_OUT/serial/counter[2]                               NET DELAY        2.075         4.918  10      
STATE_OUT.serial.SLICE_36/C0->STATE_OUT.serial.SLICE_36/F0
                                          SLICE           C0_TO_F0_DELAY   0.249         5.167  1       
STATE_OUT.serial.aux_3__N_121[3]$n2 ( DI0 )
                                                          NET DELAY        0.000         5.167  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  47      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                     NET DELAY      2.075         2.075  47      
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           5.167  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   3.092  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i2/Q  (SLICE)
Path End         : STATE_OUT/serial/aux_i2/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 67.1% (route), 32.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.092 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  47      
STATE_OUT/serial/SERCLK_OUT_c                             NET DELAY      2.075         2.075  47      



STATE_OUT/serial/counter_i2/CK->STATE_OUT/serial/counter_i2/Q
                                          SLICE           CLK_TO_Q0_DELAY  0.768         2.843  10      
STATE_OUT/serial/counter[2]                               NET DELAY        2.075         4.918  10      
STATE_OUT.serial.SLICE_35/C0->STATE_OUT.serial.SLICE_35/F0
                                          SLICE           C0_TO_F0_DELAY   0.249         5.167  1       
STATE_OUT.serial.aux_3__N_121[2]$n1 ( DI0 )
                                                          NET DELAY        0.000         5.167  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  47      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                     NET DELAY      2.075         2.075  47      
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           5.167  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   3.092  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/aux_i1/Q  (SLICE)
Path End         : STATE_OUT/serial/aux_i1/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 67.1% (route), 32.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.092 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  47      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                     NET DELAY      2.075         2.075  47      



STATE_OUT/serial/aux_i1/CK->STATE_OUT/serial/aux_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  0.768         2.843  2       
STATE_OUT/serial/aux[1]                                   NET DELAY        2.075         4.918  2       
SLICE_34/D0->SLICE_34/F0                  SLICE           D0_TO_F0_DELAY   0.249         5.167  1       
aux_3__N_121[1]$n0 ( DI0 )                                NET DELAY        0.000         5.167  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  47      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                     NET DELAY      2.075         2.075  47      
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           5.167  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   3.092  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (SLICE)
Path End         : STATE_OUT/serial/status_send/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 67.1% (route), 32.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.092 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  47      
STATE_OUT/serial/SERCLK_OUT_c                             NET DELAY      2.075         2.075  47      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   SLICE           CLK_TO_Q0_DELAY  0.768         2.843  38      
STATE_OUT/serial/init                                     NET DELAY        2.075         4.918  38      
STATE_OUT.SLICE_33/A0->STATE_OUT.SLICE_33/F0
                                          SLICE           A0_TO_F0_DELAY   0.249         5.167  1       
STATE_OUT.init.sig_000.FeedThruLUT ( DI0 )
                                                          NET DELAY        0.000         5.167  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  47      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                     NET DELAY      2.075         2.075  47      
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           5.167  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   3.092  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/cont_105__i3/Q  (SLICE)
Path End         : STATE_OUT/cont_105__i3/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 67.1% (route), 32.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.092 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  47      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                     NET DELAY      2.075         2.075  47      



STATE_OUT/cont_105__i3/CK->STATE_OUT/cont_105__i3/Q
                                          SLICE           CLK_TO_Q0_DELAY  0.768         2.843  2       
STATE_OUT/cont[3]                                         NET DELAY        2.075         4.918  2       
STATE_OUT/i889_3_lut_4_lut/D->STATE_OUT/i889_3_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY   0.249         5.167  1       
STATE_OUT/n21[3] ( DI0 )                                  NET DELAY        0.000         5.167  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  47      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                     NET DELAY      2.075         2.075  47      
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           5.167  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   3.092  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/cont_105__i0/Q  (SLICE)
Path End         : STATE_OUT/cont_105__i2/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 67.1% (route), 32.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.092 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  47      
STATE_OUT/serial/SERCLK_OUT_c                             NET DELAY      2.075         2.075  47      



STATE_OUT/cont_105__i0/CK->STATE_OUT/cont_105__i0/Q
                                          SLICE           CLK_TO_Q0_DELAY  0.768         2.843  5       
STATE_OUT/cont[0]                                         NET DELAY        2.075         4.918  5       
STATE_OUT/i882_2_lut_3_lut_4_lut/C->STATE_OUT/i882_2_lut_3_lut_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.249         5.167  1       
STATE_OUT/n21[2] ( DI0 )                                  NET DELAY        0.000         5.167  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  47      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                     NET DELAY      2.075         2.075  47      
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           5.167  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   3.092  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/cont_105__i0/Q  (SLICE)
Path End         : STATE_OUT/cont_105__i1/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 67.1% (route), 32.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.092 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  47      
STATE_OUT/serial/SERCLK_OUT_c                             NET DELAY      2.075         2.075  47      



STATE_OUT/cont_105__i0/CK->STATE_OUT/cont_105__i0/Q
                                          SLICE           CLK_TO_Q0_DELAY  0.768         2.843  5       
STATE_OUT/cont[0]                                         NET DELAY        2.075         4.918  5       
STATE_OUT/i875_2_lut_3_lut/C->STATE_OUT/i875_2_lut_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.249         5.167  1       
STATE_OUT/n21[1] ( DI0 )                                  NET DELAY        0.000         5.167  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  47      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                     NET DELAY      2.075         2.075  47      
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           5.167  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   3.092  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/status_send/Q  (SLICE)
Path End         : STATE_OUT/init_c/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 67.1% (route), 32.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.092 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  47      
STATE_OUT/serial/SERCLK_OUT_c                             NET DELAY      2.075         2.075  47      



STATE_OUT/serial/status_send/CK->STATE_OUT/serial/status_send/Q
                                          SLICE           CLK_TO_Q0_DELAY  0.768         2.843  3       
STATE_OUT/serial/STATUS_SEND_c                            NET DELAY        2.075         4.918  3       
STATE_OUT/serial/i712_4_lut_4_lut/B->STATE_OUT/serial/i712_4_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.249         5.167  1       
STATE_OUT/serial/n314 ( DI0 )                             NET DELAY        0.000         5.167  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  47      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                     NET DELAY      2.075         2.075  47      
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           5.167  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   3.092  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/waiting_c/Q  (SLICE)
Path End         : STATE_OUT/waiting_c/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 67.1% (route), 32.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.092 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  47      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                     NET DELAY      2.075         2.075  47      



STATE_OUT/waiting_c/CK->STATE_OUT/waiting_c/Q
                                          SLICE           CLK_TO_Q0_DELAY  0.768         2.843  6       
STATE_OUT/serial/waiting                                  NET DELAY        2.075         4.918  6       
STATE_OUT/i1_2_lut_adj_48/A->STATE_OUT/i1_2_lut_adj_48/Z
                                          SLICE           A0_TO_F0_DELAY   0.249         5.167  1       
STATE_OUT/n632 ( DI0 )                                    NET DELAY        0.000         5.167  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  47      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                     NET DELAY      2.075         2.075  47      
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           5.167  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   3.092  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

