<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='520' ll='522' type='bool llvm::TargetRegisterInfo::isDivergentRegClass(const llvm::TargetRegisterClass * RC) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='519'>/// Returns true if the register class is considered divergent.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='220' u='c' c='_ZN4llvm12InstrEmitter22CreateVirtualRegistersEPNS_6SDNodeERNS_19MachineInstrBuilderERKNS_11MCInstrDescEbbRNS_8DenseMapINS_7SDValueENS_8RegisterENS_1216767021'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='393' u='c' c='_ZN4llvm12InstrEmitter10AddOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_NS_8RegisterENS_12DenseMapInfoIS3_EENS_62603430'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='220' c='_ZNK4llvm14SIRegisterInfo19isDivergentRegClassEPKNS_19TargetRegisterClassE'/>
