# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../9-Bit Adder - Computer Architecture Lab 2.srcs/sources_1/new/PCRegister.v" \
"../../../../../../FetchUnit.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
