<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***" projectName="hls_userdma.prj" solutionName="solution1" date="2024-06-03T08:33:19.475-0400"/>
        <logs message="ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***" projectName="hls_userdma.prj" solutionName="solution1" date="2024-06-03T08:33:19.462-0400"/>
        <logs message="ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors." projectName="hls_userdma.prj" solutionName="solution1" date="2024-06-03T08:33:19.441-0400"/>
        <logs message="ERROR: [COSIM 212-321] EXE file generate failed." projectName="hls_userdma.prj" solutionName="solution1" date="2024-06-03T08:33:19.419-0400"/>
        <logs message="ERROR: [COSIM 212-317] C++ compile error." projectName="hls_userdma.prj" solutionName="solution1" date="2024-06-03T08:33:19.400-0400"/>
      </simLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="hls_userdma.prj" solutionName="solution1" date="2024-06-03T08:32:56.591-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_95_2/m_axi_gmem1_ARUSER' to 0." projectName="hls_userdma.prj" solutionName="solution1" date="2024-06-03T08:32:56.092-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_95_2/m_axi_gmem1_ARREGION' to 0." projectName="hls_userdma.prj" solutionName="solution1" date="2024-06-03T08:32:56.077-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_95_2/m_axi_gmem1_ARQOS' to 0." projectName="hls_userdma.prj" solutionName="solution1" date="2024-06-03T08:32:56.067-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_95_2/m_axi_gmem1_ARPROT' to 0." projectName="hls_userdma.prj" solutionName="solution1" date="2024-06-03T08:32:56.061-0400" type="Warning"/>
      </synLog>
      <simLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
