// Seed: 2593079317
module module_0 #(
    parameter id_6 = 32'd47,
    parameter id_8 = 32'd0
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout supply1 id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = 1'b0;
  wire id_5;
  wire [-1 : 1] _id_6;
  static logic [-1 'd0 : 1] id_7;
  wire [-1 : id_6] _id_8;
  wire [id_8  -  id_6 : 1] id_9;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    output wire id_2,
    input wire id_3,
    output tri0 id_4,
    input tri1 id_5,
    input wor id_6,
    output tri0 id_7,
    input tri0 id_8,
    input tri1 id_9
    , id_13,
    input supply0 id_10,
    input wand id_11
    , id_14
);
  wire id_15;
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15,
      id_14
  );
endmodule
