// Seed: 2447559580
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  tri0 id_3 = 1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_14;
  wor  id_15 = 1;
  wire id_16;
  and primCall (id_11, id_13, id_2, id_3, id_15, id_10, id_1, id_14, id_6, id_8, id_16, id_7, id_4);
  module_0 modCall_1 (
      id_6,
      id_11
  );
  wire id_17;
endmodule
