// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module FC_1u_500u_10u_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        in_stream_a_V_V_dout,
        in_stream_a_V_V_empty_n,
        in_stream_a_V_V_read,
        out_stream_V_V_din,
        out_stream_V_V_full_n,
        out_stream_V_V_write
);

parameter    ap_ST_fsm_state1 = 19'd1;
parameter    ap_ST_fsm_state2 = 19'd2;
parameter    ap_ST_fsm_state3 = 19'd4;
parameter    ap_ST_fsm_state4 = 19'd8;
parameter    ap_ST_fsm_state5 = 19'd16;
parameter    ap_ST_fsm_state6 = 19'd32;
parameter    ap_ST_fsm_state7 = 19'd64;
parameter    ap_ST_fsm_state8 = 19'd128;
parameter    ap_ST_fsm_state9 = 19'd256;
parameter    ap_ST_fsm_pp0_stage0 = 19'd512;
parameter    ap_ST_fsm_state12 = 19'd1024;
parameter    ap_ST_fsm_state13 = 19'd2048;
parameter    ap_ST_fsm_state14 = 19'd4096;
parameter    ap_ST_fsm_pp1_stage0 = 19'd8192;
parameter    ap_ST_fsm_state17 = 19'd16384;
parameter    ap_ST_fsm_pp2_stage0 = 19'd32768;
parameter    ap_ST_fsm_state25 = 19'd65536;
parameter    ap_ST_fsm_state26 = 19'd131072;
parameter    ap_ST_fsm_pp3_stage0 = 19'd262144;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] in_stream_a_V_V_dout;
input   in_stream_a_V_V_empty_n;
output   in_stream_a_V_V_read;
output  [31:0] out_stream_V_V_din;
input   out_stream_V_V_full_n;
output   out_stream_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg in_stream_a_V_V_read;
reg[31:0] out_stream_V_V_din;
reg out_stream_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [18:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [31:0] B_COL_3;
reg   [31:0] B_ROW_3;
reg   [31:0] OFMDim_current_3;
reg   [31:0] A_ROW_3;
wire   [5:0] A_V_0_address0;
reg    A_V_0_ce0;
wire   [7:0] A_V_0_q0;
reg   [5:0] A_V_0_address1;
reg    A_V_0_ce1;
reg    A_V_0_we1;
reg   [7:0] A_V_0_d1;
wire   [8:0] B_V_0_address0;
reg    B_V_0_ce0;
wire   [7:0] B_V_0_q0;
reg   [8:0] B_V_0_address1;
reg    B_V_0_ce1;
reg    B_V_0_we1;
reg   [7:0] B_V_0_d1;
wire   [5:0] A_V_196_address0;
reg    A_V_196_ce0;
wire   [7:0] A_V_196_q0;
reg   [5:0] A_V_196_address1;
reg    A_V_196_ce1;
reg    A_V_196_we1;
reg   [7:0] A_V_196_d1;
wire   [8:0] B_V_199_address0;
reg    B_V_199_ce0;
wire   [7:0] B_V_199_q0;
reg   [8:0] B_V_199_address1;
reg    B_V_199_ce1;
reg    B_V_199_we1;
reg   [7:0] B_V_199_d1;
wire   [5:0] A_V_297_address0;
reg    A_V_297_ce0;
wire   [7:0] A_V_297_q0;
reg   [5:0] A_V_297_address1;
reg    A_V_297_ce1;
reg    A_V_297_we1;
reg   [7:0] A_V_297_d1;
wire   [8:0] B_V_2100_address0;
reg    B_V_2100_ce0;
wire   [7:0] B_V_2100_q0;
reg   [8:0] B_V_2100_address1;
reg    B_V_2100_ce1;
reg    B_V_2100_we1;
reg   [7:0] B_V_2100_d1;
wire   [5:0] A_V_398_address0;
reg    A_V_398_ce0;
wire   [7:0] A_V_398_q0;
reg   [5:0] A_V_398_address1;
reg    A_V_398_ce1;
reg    A_V_398_we1;
reg   [7:0] A_V_398_d1;
wire   [8:0] B_V_3101_address0;
reg    B_V_3101_ce0;
wire   [7:0] B_V_3101_q0;
reg   [8:0] B_V_3101_address1;
reg    B_V_3101_ce1;
reg    B_V_3101_we1;
reg   [7:0] B_V_3101_d1;
wire   [5:0] A_V_4_address0;
reg    A_V_4_ce0;
wire  signed [7:0] A_V_4_q0;
reg   [5:0] A_V_4_address1;
reg    A_V_4_ce1;
reg    A_V_4_we1;
reg   [7:0] A_V_4_d1;
wire   [8:0] B_V_4_address0;
reg    B_V_4_ce0;
wire   [7:0] B_V_4_q0;
reg   [8:0] B_V_4_address1;
reg    B_V_4_ce1;
reg    B_V_4_we1;
reg   [7:0] B_V_4_d1;
wire   [5:0] A_V_5_address0;
reg    A_V_5_ce0;
wire   [7:0] A_V_5_q0;
reg   [5:0] A_V_5_address1;
reg    A_V_5_ce1;
reg    A_V_5_we1;
reg   [7:0] A_V_5_d1;
wire   [8:0] B_V_5_address0;
reg    B_V_5_ce0;
wire   [7:0] B_V_5_q0;
reg   [8:0] B_V_5_address1;
reg    B_V_5_ce1;
reg    B_V_5_we1;
reg   [7:0] B_V_5_d1;
wire   [5:0] A_V_6_address0;
reg    A_V_6_ce0;
wire   [7:0] A_V_6_q0;
reg   [5:0] A_V_6_address1;
reg    A_V_6_ce1;
reg    A_V_6_we1;
reg   [7:0] A_V_6_d1;
wire   [8:0] B_V_6_address0;
reg    B_V_6_ce0;
wire   [7:0] B_V_6_q0;
reg   [8:0] B_V_6_address1;
reg    B_V_6_ce1;
reg    B_V_6_we1;
reg   [7:0] B_V_6_d1;
wire   [5:0] A_V_7_address0;
reg    A_V_7_ce0;
wire   [7:0] A_V_7_q0;
reg   [5:0] A_V_7_address1;
reg    A_V_7_ce1;
reg    A_V_7_we1;
reg   [7:0] A_V_7_d1;
wire   [8:0] B_V_7_address0;
reg    B_V_7_ce0;
wire   [7:0] B_V_7_q0;
reg   [8:0] B_V_7_address1;
reg    B_V_7_ce1;
reg    B_V_7_we1;
reg   [7:0] B_V_7_d1;
wire   [5:0] A_V_8_address0;
reg    A_V_8_ce0;
wire   [7:0] A_V_8_q0;
reg   [5:0] A_V_8_address1;
reg    A_V_8_ce1;
reg    A_V_8_we1;
reg   [7:0] A_V_8_d1;
wire   [8:0] B_V_8_address0;
reg    B_V_8_ce0;
wire   [7:0] B_V_8_q0;
reg   [8:0] B_V_8_address1;
reg    B_V_8_ce1;
reg    B_V_8_we1;
reg   [7:0] B_V_8_d1;
wire   [5:0] A_V_9_address0;
reg    A_V_9_ce0;
wire  signed [7:0] A_V_9_q0;
reg   [5:0] A_V_9_address1;
reg    A_V_9_ce1;
reg    A_V_9_we1;
reg   [7:0] A_V_9_d1;
wire   [8:0] B_V_9_address0;
reg    B_V_9_ce0;
wire   [7:0] B_V_9_q0;
reg   [8:0] B_V_9_address1;
reg    B_V_9_ce1;
reg    B_V_9_we1;
reg   [7:0] B_V_9_d1;
reg    in_stream_a_V_V_blk_n;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    ap_enable_reg_pp3_iter12;
wire    ap_block_pp3_stage0;
reg   [0:0] or_cond_reg_2345;
reg   [0:0] or_cond_reg_2345_pp3_iter11_reg;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] tmp_121_reg_2017;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond_reg_1977;
reg    out_stream_V_V_blk_n;
reg    ap_enable_reg_pp2_iter6;
wire    ap_block_pp2_stage0;
reg   [0:0] ifzero_reg_2137;
reg   [0:0] ifzero_reg_2137_pp2_iter5_reg;
reg   [31:0] i3_reg_918;
reg   [8:0] j2_reg_951;
reg   [18:0] phi_mul_reg_962;
reg   [18:0] phi_mul2_reg_973;
reg   [8:0] phi_urem_reg_984;
reg   [8:0] phi_urem2_reg_996;
reg   [37:0] indvar_flatten6_reg_1008;
reg   [31:0] ib_reg_1019;
reg   [23:0] p_1_reg_1030;
reg   [5:0] ic_reg_1042;
reg   [12:0] indvar_flatten_reg_1053;
reg   [3:0] i_reg_1064;
reg   [8:0] j_reg_1075;
reg   [31:0] tmp_V_reg_1901;
reg    ap_block_state1;
reg   [31:0] tmp_V_180_reg_1907;
reg    ap_block_state2;
reg  signed [31:0] tmp_V_182_reg_1912;
reg    ap_block_state3;
reg  signed [31:0] tmp_V_184_reg_1920;
reg    ap_block_state4;
reg  signed [31:0] tmp_V_188_reg_1926;
reg    ap_block_state6;
reg   [31:0] tmp_V_190_reg_1934;
reg    ap_block_state7;
wire   [0:0] tmp_s_fu_1091_p2;
reg    ap_block_state8;
reg   [31:0] B_ROW_3_load_reg_1943;
wire   [0:0] tmp_113_fu_1104_p2;
wire  signed [31:0] tmp10_fu_1109_p2;
reg  signed [31:0] tmp10_reg_1952;
wire  signed [31:0] tmp11_fu_1113_p2;
reg  signed [31:0] tmp11_reg_1957;
wire   [37:0] bound4_fu_1121_p2;
reg   [37:0] bound4_reg_1962;
wire  signed [31:0] tmp1_fu_1132_p2;
reg  signed [31:0] tmp1_reg_1967;
wire   [31:0] KER_bound_fu_1141_p2;
reg   [31:0] KER_bound_reg_1972;
wire    ap_CS_fsm_state9;
wire   [0:0] exitcond_fu_1145_p2;
wire    ap_block_state10_pp0_stage0_iter0;
reg    ap_block_state11_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [31:0] i_10_fu_1150_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [31:0] num_imag_4_fu_1161_p2;
reg   [31:0] num_imag_4_reg_1989;
wire    ap_CS_fsm_state13;
wire   [31:0] A_COL_ITER_fu_1171_p2;
reg   [31:0] A_COL_ITER_reg_1994;
wire   [0:0] exitcond5_fu_1156_p2;
wire   [0:0] tmp_119_fu_1186_p2;
wire    ap_CS_fsm_state14;
wire   [30:0] iter_4_fu_1191_p2;
reg   [30:0] iter_4_reg_2003;
wire   [0:0] tmp_120_fu_1197_p2;
reg   [0:0] tmp_120_reg_2008;
wire    ap_block_state15_pp1_stage0_iter0;
reg    ap_block_state16_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
wire   [8:0] j_10_fu_1203_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] tmp_121_fu_1217_p2;
wire   [18:0] next_mul_fu_1223_p2;
wire   [18:0] next_mul2_fu_1229_p2;
reg   [3:0] tmp_131_reg_2031;
reg   [3:0] tmp_130_reg_2035;
wire   [8:0] idx_urem2_fu_1309_p3;
wire   [8:0] idx_urem_fu_1329_p3;
wire   [0:0] exitcond_flatten8_fu_1337_p2;
reg   [0:0] exitcond_flatten8_reg_2049;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state18_pp2_stage0_iter0;
wire    ap_block_state19_pp2_stage0_iter1;
wire    ap_block_state20_pp2_stage0_iter2;
wire    ap_block_state21_pp2_stage0_iter3;
wire    ap_block_state22_pp2_stage0_iter4;
wire    ap_block_state23_pp2_stage0_iter5;
reg    ap_block_state24_pp2_stage0_iter6;
reg    ap_block_pp2_stage0_11001;
reg   [0:0] exitcond_flatten8_reg_2049_pp2_iter1_reg;
reg   [0:0] exitcond_flatten8_reg_2049_pp2_iter2_reg;
reg   [0:0] exitcond_flatten8_reg_2049_pp2_iter3_reg;
reg   [0:0] exitcond_flatten8_reg_2049_pp2_iter4_reg;
reg   [0:0] exitcond_flatten8_reg_2049_pp2_iter5_reg;
wire   [37:0] indvar_flatten_next7_fu_1342_p2;
reg    ap_enable_reg_pp2_iter0;
wire   [0:0] exitcond10_fu_1354_p2;
reg   [0:0] exitcond10_reg_2058;
reg   [0:0] exitcond10_reg_2058_pp2_iter1_reg;
reg   [0:0] exitcond10_reg_2058_pp2_iter2_reg;
reg   [0:0] exitcond10_reg_2058_pp2_iter3_reg;
reg   [0:0] exitcond10_reg_2058_pp2_iter4_reg;
wire   [5:0] ic_mid2_fu_1360_p3;
reg   [5:0] ic_mid2_reg_2063;
wire   [31:0] tmp_128_mid2_v_fu_1368_p3;
reg   [31:0] tmp_128_mid2_v_reg_2069;
wire  signed [9:0] tmp_132_fu_1376_p1;
reg  signed [9:0] tmp_132_reg_2074;
wire   [5:0] ic_3_fu_1380_p2;
reg   [5:0] ic_3_reg_2079;
wire   [63:0] ic3_fu_1386_p1;
reg   [63:0] ic3_reg_2085;
wire  signed [63:0] tmp_124_cast_fu_1394_p1;
reg  signed [63:0] tmp_124_cast_reg_2107;
wire   [0:0] ifzero_fu_1401_p2;
reg   [0:0] ifzero_reg_2137_pp2_iter2_reg;
reg   [0:0] ifzero_reg_2137_pp2_iter3_reg;
reg   [0:0] ifzero_reg_2137_pp2_iter4_reg;
reg   [7:0] A_V_398_load_reg_2211;
reg    ap_enable_reg_pp2_iter2;
reg   [7:0] B_V_3101_load_reg_2216;
reg  signed [7:0] B_V_4_load_reg_2221;
reg   [7:0] A_V_8_load_reg_2226;
reg   [7:0] B_V_8_load_reg_2231;
reg  signed [7:0] B_V_9_load_reg_2236;
wire   [15:0] ret_V_fu_1414_p2;
reg  signed [15:0] ret_V_reg_2241;
reg  signed [7:0] A_V_196_load_reg_2246;
reg    ap_enable_reg_pp2_iter3;
reg  signed [7:0] B_V_199_load_reg_2251;
reg  signed [7:0] A_V_297_load_reg_2256;
reg  signed [7:0] B_V_2100_load_reg_2261;
wire   [15:0] ret_V_5_fu_1451_p2;
reg  signed [15:0] ret_V_5_reg_2266;
reg  signed [7:0] A_V_6_load_reg_2271;
reg  signed [7:0] B_V_6_load_reg_2276;
reg  signed [7:0] A_V_7_load_reg_2281;
reg  signed [7:0] B_V_7_load_reg_2286;
wire  signed [16:0] grp_fu_1837_p3;
reg  signed [16:0] tmp5_reg_2291;
wire  signed [16:0] grp_fu_1845_p3;
reg  signed [16:0] tmp9_reg_2296;
wire   [18:0] tmp_100_fu_1542_p2;
reg   [18:0] tmp_100_reg_2301;
wire   [23:0] sum_V_9_fu_1558_p2;
reg   [23:0] sum_V_9_reg_2306;
reg    ap_enable_reg_pp2_iter5;
reg   [16:0] tmp_95_reg_2313;
wire   [31:0] tmp_111_fu_1630_p2;
reg   [31:0] tmp_111_reg_2318;
wire    ap_CS_fsm_state26;
wire   [0:0] exitcond_flatten_fu_1649_p2;
reg   [0:0] exitcond_flatten_reg_2323;
wire    ap_CS_fsm_pp3_stage0;
wire    ap_block_state27_pp3_stage0_iter0;
wire    ap_block_state28_pp3_stage0_iter1;
wire    ap_block_state29_pp3_stage0_iter2;
wire    ap_block_state30_pp3_stage0_iter3;
wire    ap_block_state31_pp3_stage0_iter4;
wire    ap_block_state32_pp3_stage0_iter5;
wire    ap_block_state33_pp3_stage0_iter6;
wire    ap_block_state34_pp3_stage0_iter7;
wire    ap_block_state35_pp3_stage0_iter8;
wire    ap_block_state36_pp3_stage0_iter9;
wire    ap_block_state37_pp3_stage0_iter10;
wire    ap_block_state38_pp3_stage0_iter11;
reg    ap_block_state39_pp3_stage0_iter12;
reg    ap_block_pp3_stage0_11001;
wire   [12:0] indvar_flatten_next_fu_1655_p2;
reg    ap_enable_reg_pp3_iter0;
wire   [8:0] j_mid2_fu_1673_p3;
reg   [8:0] j_mid2_reg_2332;
reg   [8:0] j_mid2_reg_2332_pp3_iter1_reg;
reg   [8:0] j_mid2_reg_2332_pp3_iter2_reg;
reg   [8:0] j_mid2_reg_2332_pp3_iter3_reg;
reg   [8:0] j_mid2_reg_2332_pp3_iter4_reg;
reg   [8:0] j_mid2_reg_2332_pp3_iter5_reg;
reg   [8:0] j_mid2_reg_2332_pp3_iter6_reg;
reg   [8:0] j_mid2_reg_2332_pp3_iter7_reg;
reg   [8:0] j_mid2_reg_2332_pp3_iter8_reg;
reg   [8:0] j_mid2_reg_2332_pp3_iter9_reg;
reg   [8:0] j_mid2_reg_2332_pp3_iter10_reg;
wire   [3:0] tmp_121_mid2_v_fu_1686_p3;
reg   [3:0] tmp_121_mid2_v_reg_2339;
reg   [3:0] tmp_121_mid2_v_reg_2339_pp3_iter1_reg;
reg   [3:0] tmp_121_mid2_v_reg_2339_pp3_iter2_reg;
reg   [3:0] tmp_121_mid2_v_reg_2339_pp3_iter3_reg;
reg   [3:0] tmp_121_mid2_v_reg_2339_pp3_iter4_reg;
reg   [3:0] tmp_121_mid2_v_reg_2339_pp3_iter5_reg;
reg   [3:0] tmp_121_mid2_v_reg_2339_pp3_iter6_reg;
reg   [3:0] tmp_121_mid2_v_reg_2339_pp3_iter7_reg;
reg   [3:0] tmp_121_mid2_v_reg_2339_pp3_iter8_reg;
reg   [3:0] tmp_121_mid2_v_reg_2339_pp3_iter9_reg;
reg   [3:0] tmp_121_mid2_v_reg_2339_pp3_iter10_reg;
reg   [3:0] tmp_121_mid2_v_reg_2339_pp3_iter11_reg;
wire   [0:0] or_cond_fu_1716_p2;
reg   [0:0] or_cond_reg_2345_pp3_iter1_reg;
reg   [0:0] or_cond_reg_2345_pp3_iter2_reg;
reg   [0:0] or_cond_reg_2345_pp3_iter3_reg;
reg   [0:0] or_cond_reg_2345_pp3_iter4_reg;
reg   [0:0] or_cond_reg_2345_pp3_iter5_reg;
reg   [0:0] or_cond_reg_2345_pp3_iter6_reg;
reg   [0:0] or_cond_reg_2345_pp3_iter7_reg;
reg   [0:0] or_cond_reg_2345_pp3_iter8_reg;
reg   [0:0] or_cond_reg_2345_pp3_iter9_reg;
reg   [0:0] or_cond_reg_2345_pp3_iter10_reg;
wire   [8:0] j_9_fu_1722_p2;
reg   [4:0] tmp_128_reg_2354;
reg   [4:0] tmp_127_reg_2359;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state10;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state15;
wire    ap_CS_fsm_state17;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state18;
reg    ap_enable_reg_pp2_iter1;
reg    ap_enable_reg_pp2_iter4;
reg    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state27;
reg    ap_enable_reg_pp3_iter1;
reg    ap_enable_reg_pp3_iter2;
reg    ap_enable_reg_pp3_iter3;
reg    ap_enable_reg_pp3_iter4;
reg    ap_enable_reg_pp3_iter5;
reg    ap_enable_reg_pp3_iter6;
reg    ap_enable_reg_pp3_iter7;
reg    ap_enable_reg_pp3_iter8;
reg    ap_enable_reg_pp3_iter9;
reg    ap_enable_reg_pp3_iter10;
reg    ap_enable_reg_pp3_iter11;
reg   [31:0] num_imag_reg_929;
reg   [30:0] iter_reg_940;
wire    ap_CS_fsm_state25;
reg   [31:0] ap_phi_mux_ib_phi_fu_1023_p4;
reg   [23:0] ap_phi_mux_p_1_phi_fu_1034_p4;
reg   [5:0] ap_phi_mux_ic_phi_fu_1046_p4;
reg   [3:0] ap_phi_mux_i_phi_fu_1068_p4;
wire   [63:0] newIndex8_fu_1255_p1;
wire   [63:0] newIndex6_fu_1283_p1;
wire  signed [63:0] tmp_119_cast_fu_1774_p1;
wire  signed [63:0] tmp_118_cast_fu_1815_p1;
reg    ap_block_state5;
reg    ap_block_pp0_stage0_01001;
wire  signed [31:0] tmp_V_199_fu_1625_p1;
reg    ap_block_pp2_stage0_01001;
reg    ap_block_pp3_stage0_01001;
wire   [7:0] tmp_129_fu_1269_p1;
wire  signed [8:0] arrayNo8_fu_1761_p1;
wire  signed [8:0] arrayNo7_fu_1802_p1;
wire   [7:0] tmp_126_fu_1788_p1;
wire   [6:0] grp_fu_1086_p1;
wire   [31:0] bound4_fu_1121_p0;
wire  signed [31:0] A_COL_ITER_fu_1171_p0;
wire  signed [31:0] A_COL_ITER_fu_1171_p1;
wire   [31:0] iter_cast_fu_1182_p1;
wire   [31:0] j2_cast_fu_1209_p1;
wire   [8:0] next_urem2_fu_1297_p2;
wire   [0:0] tmp_134_fu_1303_p2;
wire   [8:0] next_urem_fu_1317_p2;
wire   [0:0] tmp_135_fu_1323_p2;
wire   [31:0] ib_4_fu_1348_p2;
wire  signed [9:0] grp_fu_1829_p3;
wire  signed [7:0] ret_V_fu_1414_p0;
wire  signed [7:0] ret_V_fu_1414_p1;
wire  signed [7:0] ret_V_3_fu_1426_p0;
wire  signed [7:0] ret_V_3_fu_1426_p1;
wire  signed [15:0] ret_V_3_fu_1426_p2;
wire  signed [7:0] ret_V_5_fu_1451_p0;
wire  signed [7:0] ret_V_5_fu_1451_p1;
wire  signed [7:0] ret_V_8_fu_1463_p0;
wire  signed [7:0] ret_V_8_fu_1463_p1;
wire  signed [15:0] ret_V_8_fu_1463_p2;
wire  signed [16:0] grp_fu_1853_p3;
wire  signed [16:0] grp_fu_1862_p3;
wire  signed [17:0] tmp4_cast_fu_1513_p1;
wire  signed [17:0] tmp3_cast_fu_1510_p1;
wire   [17:0] tmp2_fu_1516_p2;
wire  signed [16:0] grp_fu_1870_p3;
wire  signed [16:0] grp_fu_1879_p3;
wire  signed [17:0] tmp8_cast_fu_1529_p1;
wire  signed [17:0] tmp7_cast_fu_1526_p1;
wire   [17:0] tmp6_fu_1532_p2;
wire  signed [18:0] tmp6_cast_fu_1538_p1;
wire  signed [18:0] tmp2_cast_fu_1522_p1;
wire   [23:0] p_1_mid2_fu_1548_p3;
wire  signed [23:0] p_cast_fu_1555_p1;
wire   [23:0] p_neg_fu_1564_p2;
wire  signed [24:0] tmp_96_fu_1587_p1;
wire   [25:0] p_lshr_cast_fu_1590_p1;
wire   [16:0] tmp_98_fu_1600_p4;
wire  signed [24:0] tmp_99_fu_1609_p1;
wire   [0:0] tmp_133_fu_1580_p3;
wire   [25:0] p_neg_t_fu_1594_p2;
wire   [25:0] p_lshr_f_cast_fu_1613_p1;
wire   [25:0] output_data_fu_1617_p3;
wire   [31:0] i_cast_fu_1640_p1;
wire   [0:0] tmp_115_fu_1667_p2;
wire   [3:0] i_9_fu_1661_p2;
wire   [31:0] i_cast_mid1_fu_1682_p1;
wire   [0:0] tmp_122_mid1_fu_1694_p2;
wire   [0:0] tmp_114_fu_1644_p2;
wire   [31:0] j_cast_fu_1707_p1;
wire   [0:0] tmp_116_fu_1711_p2;
wire   [0:0] tmp_122_mid2_fu_1699_p3;
wire   [19:0] mul4_fu_1887_p2;
wire   [19:0] mul_fu_1894_p2;
wire   [3:0] tmp_112_fu_1755_p0;
wire   [8:0] grp_fu_1086_p2;
wire   [9:0] newIndex5_cast_fu_1764_p1;
wire   [9:0] tmp_112_fu_1755_p2;
wire   [9:0] tmp_118_fu_1768_p2;
wire   [9:0] newIndex3_cast_fu_1805_p1;
wire   [9:0] tmp_117_fu_1809_p2;
wire   [6:0] grp_fu_1829_p0;
wire   [5:0] grp_fu_1829_p2;
wire   [8:0] mul4_fu_1887_p0;
wire   [10:0] mul4_fu_1887_p1;
wire   [10:0] mul_fu_1894_p0;
wire   [8:0] mul_fu_1894_p1;
reg    grp_fu_1086_ce;
wire    ap_CS_fsm_state12;
reg   [18:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
wire   [37:0] bound4_fu_1121_p00;
wire   [9:0] grp_fu_1829_p20;
wire   [19:0] mul4_fu_1887_p00;
wire   [19:0] mul_fu_1894_p10;
wire   [9:0] tmp_112_fu_1755_p00;
reg    ap_condition_362;
reg    ap_condition_1132;
reg    ap_condition_1152;
reg    ap_condition_1217;
reg    ap_condition_1243;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 19'd1;
#0 B_COL_3 = 32'd10;
#0 B_ROW_3 = 32'd500;
#0 OFMDim_current_3 = 32'd0;
#0 A_ROW_3 = 32'd500;
#0 ap_enable_reg_pp3_iter12 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter5 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter3 = 1'b0;
#0 ap_enable_reg_pp3_iter4 = 1'b0;
#0 ap_enable_reg_pp3_iter5 = 1'b0;
#0 ap_enable_reg_pp3_iter6 = 1'b0;
#0 ap_enable_reg_pp3_iter7 = 1'b0;
#0 ap_enable_reg_pp3_iter8 = 1'b0;
#0 ap_enable_reg_pp3_iter9 = 1'b0;
#0 ap_enable_reg_pp3_iter10 = 1'b0;
#0 ap_enable_reg_pp3_iter11 = 1'b0;
end

FC_1u_500u_10u_s_cLz #(
    .DataWidth( 8 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
A_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_0_address0),
    .ce0(A_V_0_ce0),
    .q0(A_V_0_q0),
    .address1(A_V_0_address1),
    .ce1(A_V_0_ce1),
    .we1(A_V_0_we1),
    .d1(A_V_0_d1)
);

FC_1u_500u_10u_s_cMA #(
    .DataWidth( 8 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
B_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_0_address0),
    .ce0(B_V_0_ce0),
    .q0(B_V_0_q0),
    .address1(B_V_0_address1),
    .ce1(B_V_0_ce1),
    .we1(B_V_0_we1),
    .d1(B_V_0_d1)
);

FC_1u_500u_10u_s_cLz #(
    .DataWidth( 8 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
A_V_196_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_196_address0),
    .ce0(A_V_196_ce0),
    .q0(A_V_196_q0),
    .address1(A_V_196_address1),
    .ce1(A_V_196_ce1),
    .we1(A_V_196_we1),
    .d1(A_V_196_d1)
);

FC_1u_500u_10u_s_cMA #(
    .DataWidth( 8 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
B_V_199_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_199_address0),
    .ce0(B_V_199_ce0),
    .q0(B_V_199_q0),
    .address1(B_V_199_address1),
    .ce1(B_V_199_ce1),
    .we1(B_V_199_we1),
    .d1(B_V_199_d1)
);

FC_1u_500u_10u_s_cLz #(
    .DataWidth( 8 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
A_V_297_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_297_address0),
    .ce0(A_V_297_ce0),
    .q0(A_V_297_q0),
    .address1(A_V_297_address1),
    .ce1(A_V_297_ce1),
    .we1(A_V_297_we1),
    .d1(A_V_297_d1)
);

FC_1u_500u_10u_s_cMA #(
    .DataWidth( 8 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
B_V_2100_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_2100_address0),
    .ce0(B_V_2100_ce0),
    .q0(B_V_2100_q0),
    .address1(B_V_2100_address1),
    .ce1(B_V_2100_ce1),
    .we1(B_V_2100_we1),
    .d1(B_V_2100_d1)
);

FC_1u_500u_10u_s_cLz #(
    .DataWidth( 8 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
A_V_398_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_398_address0),
    .ce0(A_V_398_ce0),
    .q0(A_V_398_q0),
    .address1(A_V_398_address1),
    .ce1(A_V_398_ce1),
    .we1(A_V_398_we1),
    .d1(A_V_398_d1)
);

FC_1u_500u_10u_s_cMA #(
    .DataWidth( 8 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
B_V_3101_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_3101_address0),
    .ce0(B_V_3101_ce0),
    .q0(B_V_3101_q0),
    .address1(B_V_3101_address1),
    .ce1(B_V_3101_ce1),
    .we1(B_V_3101_we1),
    .d1(B_V_3101_d1)
);

FC_1u_500u_10u_s_cLz #(
    .DataWidth( 8 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
A_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_4_address0),
    .ce0(A_V_4_ce0),
    .q0(A_V_4_q0),
    .address1(A_V_4_address1),
    .ce1(A_V_4_ce1),
    .we1(A_V_4_we1),
    .d1(A_V_4_d1)
);

FC_1u_500u_10u_s_cMA #(
    .DataWidth( 8 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
B_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_4_address0),
    .ce0(B_V_4_ce0),
    .q0(B_V_4_q0),
    .address1(B_V_4_address1),
    .ce1(B_V_4_ce1),
    .we1(B_V_4_we1),
    .d1(B_V_4_d1)
);

FC_1u_500u_10u_s_cLz #(
    .DataWidth( 8 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
A_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_5_address0),
    .ce0(A_V_5_ce0),
    .q0(A_V_5_q0),
    .address1(A_V_5_address1),
    .ce1(A_V_5_ce1),
    .we1(A_V_5_we1),
    .d1(A_V_5_d1)
);

FC_1u_500u_10u_s_cMA #(
    .DataWidth( 8 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
B_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_5_address0),
    .ce0(B_V_5_ce0),
    .q0(B_V_5_q0),
    .address1(B_V_5_address1),
    .ce1(B_V_5_ce1),
    .we1(B_V_5_we1),
    .d1(B_V_5_d1)
);

FC_1u_500u_10u_s_cLz #(
    .DataWidth( 8 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
A_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_6_address0),
    .ce0(A_V_6_ce0),
    .q0(A_V_6_q0),
    .address1(A_V_6_address1),
    .ce1(A_V_6_ce1),
    .we1(A_V_6_we1),
    .d1(A_V_6_d1)
);

FC_1u_500u_10u_s_cMA #(
    .DataWidth( 8 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
B_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_6_address0),
    .ce0(B_V_6_ce0),
    .q0(B_V_6_q0),
    .address1(B_V_6_address1),
    .ce1(B_V_6_ce1),
    .we1(B_V_6_we1),
    .d1(B_V_6_d1)
);

FC_1u_500u_10u_s_cLz #(
    .DataWidth( 8 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
A_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_7_address0),
    .ce0(A_V_7_ce0),
    .q0(A_V_7_q0),
    .address1(A_V_7_address1),
    .ce1(A_V_7_ce1),
    .we1(A_V_7_we1),
    .d1(A_V_7_d1)
);

FC_1u_500u_10u_s_cMA #(
    .DataWidth( 8 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
B_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_7_address0),
    .ce0(B_V_7_ce0),
    .q0(B_V_7_q0),
    .address1(B_V_7_address1),
    .ce1(B_V_7_ce1),
    .we1(B_V_7_we1),
    .d1(B_V_7_d1)
);

FC_1u_500u_10u_s_cLz #(
    .DataWidth( 8 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
A_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_8_address0),
    .ce0(A_V_8_ce0),
    .q0(A_V_8_q0),
    .address1(A_V_8_address1),
    .ce1(A_V_8_ce1),
    .we1(A_V_8_we1),
    .d1(A_V_8_d1)
);

FC_1u_500u_10u_s_cMA #(
    .DataWidth( 8 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
B_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_8_address0),
    .ce0(B_V_8_ce0),
    .q0(B_V_8_q0),
    .address1(B_V_8_address1),
    .ce1(B_V_8_ce1),
    .we1(B_V_8_we1),
    .d1(B_V_8_d1)
);

FC_1u_500u_10u_s_cLz #(
    .DataWidth( 8 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
A_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_9_address0),
    .ce0(A_V_9_ce0),
    .q0(A_V_9_q0),
    .address1(A_V_9_address1),
    .ce1(A_V_9_ce1),
    .we1(A_V_9_we1),
    .d1(A_V_9_d1)
);

FC_1u_500u_10u_s_cMA #(
    .DataWidth( 8 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
B_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_9_address0),
    .ce0(B_V_9_ce0),
    .q0(B_V_9_q0),
    .address1(B_V_9_address1),
    .ce1(B_V_9_ce1),
    .we1(B_V_9_we1),
    .d1(B_V_9_d1)
);

lenet_urem_9ns_7nc5D #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 9 ))
lenet_urem_9ns_7nc5D_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(j_mid2_fu_1673_p3),
    .din1(grp_fu_1086_p1),
    .ce(grp_fu_1086_ce),
    .dout(grp_fu_1086_p2)
);

lenet_mac_muladd_c6D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 6 ),
    .dout_WIDTH( 10 ))
lenet_mac_muladd_c6D_U76(
    .din0(grp_fu_1829_p0),
    .din1(tmp_132_reg_2074),
    .din2(grp_fu_1829_p2),
    .dout(grp_fu_1829_p3)
);

lenet_mac_muladd_bRq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
lenet_mac_muladd_bRq_U77(
    .din0(B_V_4_load_reg_2221),
    .din1(A_V_4_q0),
    .din2(ret_V_3_fu_1426_p2),
    .dout(grp_fu_1837_p3)
);

lenet_mac_muladd_bRq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
lenet_mac_muladd_bRq_U78(
    .din0(B_V_9_load_reg_2236),
    .din1(A_V_9_q0),
    .din2(ret_V_8_fu_1463_p2),
    .dout(grp_fu_1845_p3)
);

lenet_mac_muladd_bRq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
lenet_mac_muladd_bRq_U79(
    .din0(B_V_199_load_reg_2251),
    .din1(A_V_196_load_reg_2246),
    .din2(ret_V_reg_2241),
    .dout(grp_fu_1853_p3)
);

lenet_mac_muladd_bSr #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
lenet_mac_muladd_bSr_U80(
    .din0(B_V_2100_load_reg_2261),
    .din1(A_V_297_load_reg_2256),
    .din2(tmp5_reg_2291),
    .dout(grp_fu_1862_p3)
);

lenet_mac_muladd_bRq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
lenet_mac_muladd_bRq_U81(
    .din0(B_V_6_load_reg_2276),
    .din1(A_V_6_load_reg_2271),
    .din2(ret_V_5_reg_2266),
    .dout(grp_fu_1870_p3)
);

lenet_mac_muladd_bSr #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
lenet_mac_muladd_bSr_U82(
    .din0(B_V_7_load_reg_2286),
    .din1(A_V_7_load_reg_2281),
    .din2(tmp9_reg_2296),
    .dout(grp_fu_1879_p3)
);

lenet_mul_mul_9nsbTr #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 20 ))
lenet_mul_mul_9nsbTr_U83(
    .din0(mul4_fu_1887_p0),
    .din1(mul4_fu_1887_p1),
    .dout(mul4_fu_1887_p2)
);

lenet_mul_mul_11nbUr #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 20 ))
lenet_mul_mul_11nbUr_U84(
    .din0(mul_fu_1894_p0),
    .din1(mul_fu_1894_p1),
    .dout(mul_fu_1894_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state12)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state10) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state10))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state10);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state15) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((tmp_119_fu_1186_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state15))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state15);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((tmp_119_fu_1186_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state18) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state18)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state18);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_enable_reg_pp2_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter0_state27) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state26)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp3_exit_iter0_state27)) begin
                ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state27);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter10 <= ap_enable_reg_pp3_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter11 <= ap_enable_reg_pp3_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter12 <= ap_enable_reg_pp3_iter11;
        end else if ((1'b1 == ap_CS_fsm_state26)) begin
            ap_enable_reg_pp3_iter12 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter4 <= ap_enable_reg_pp3_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter5 <= ap_enable_reg_pp3_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter6 <= ap_enable_reg_pp3_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter7 <= ap_enable_reg_pp3_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter8 <= ap_enable_reg_pp3_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter9 <= ap_enable_reg_pp3_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_fu_1145_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i3_reg_918 <= i_10_fu_1150_p2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        i3_reg_918 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_reg_2323 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        i_reg_1064 <= tmp_121_mid2_v_reg_2339;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        i_reg_1064 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten8_reg_2049 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ib_reg_1019 <= tmp_128_mid2_v_reg_2069;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        ib_reg_1019 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten8_reg_2049 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ic_reg_1042 <= ic_3_reg_2079;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        ic_reg_1042 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten8_fu_1337_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten6_reg_1008 <= indvar_flatten_next7_fu_1342_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        indvar_flatten6_reg_1008 <= 38'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_fu_1649_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        indvar_flatten_reg_1053 <= indvar_flatten_next_fu_1655_p2;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        indvar_flatten_reg_1053 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        iter_reg_940 <= iter_4_reg_2003;
    end else if (((exitcond5_fu_1156_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        iter_reg_940 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_119_fu_1186_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        j2_reg_951 <= 9'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_120_fu_1197_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        j2_reg_951 <= j_10_fu_1203_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_fu_1649_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        j_reg_1075 <= j_9_fu_1722_p2;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        j_reg_1075 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_119_fu_1186_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        num_imag_reg_929 <= num_imag_4_reg_1989;
    end else if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (tmp_s_fu_1091_p2 == 1'd0) & (tmp_113_fu_1104_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        num_imag_reg_929 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten8_reg_2049_pp2_iter5_reg == 1'd0) & (ap_enable_reg_pp2_iter6 == 1'b1))) begin
        p_1_reg_1030 <= sum_V_9_reg_2306;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_1_reg_1030 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_119_fu_1186_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        phi_mul2_reg_973 <= 19'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_120_fu_1197_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        phi_mul2_reg_973 <= next_mul2_fu_1229_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_119_fu_1186_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        phi_mul_reg_962 <= 19'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_120_fu_1197_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        phi_mul_reg_962 <= next_mul_fu_1223_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_119_fu_1186_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        phi_urem2_reg_996 <= 9'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_120_reg_2008 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        phi_urem2_reg_996 <= idx_urem2_fu_1309_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_119_fu_1186_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        phi_urem_reg_984 <= 9'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_120_reg_2008 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        phi_urem_reg_984 <= idx_urem_fu_1329_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond5_fu_1156_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        A_COL_ITER_reg_1994 <= A_COL_ITER_fu_1171_p2;
        A_ROW_3 <= B_ROW_3_load_reg_1943;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten8_reg_2049_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        A_V_196_load_reg_2246 <= A_V_196_q0;
        A_V_297_load_reg_2256 <= A_V_297_q0;
        A_V_6_load_reg_2271 <= A_V_6_q0;
        A_V_7_load_reg_2281 <= A_V_7_q0;
        B_V_199_load_reg_2251 <= B_V_199_q0;
        B_V_2100_load_reg_2261 <= B_V_2100_q0;
        B_V_6_load_reg_2276 <= B_V_6_q0;
        B_V_7_load_reg_2286 <= B_V_7_q0;
        tmp5_reg_2291 <= grp_fu_1837_p3;
        tmp9_reg_2296 <= grp_fu_1845_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten8_reg_2049_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_398_load_reg_2211 <= A_V_398_q0;
        A_V_8_load_reg_2226 <= A_V_8_q0;
        B_V_3101_load_reg_2216 <= B_V_3101_q0;
        B_V_4_load_reg_2221 <= B_V_4_q0;
        B_V_8_load_reg_2231 <= B_V_8_q0;
        B_V_9_load_reg_2236 <= B_V_9_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (tmp_s_fu_1091_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        B_COL_3 <= tmp_V_188_reg_1926;
        OFMDim_current_3 <= tmp_V_190_reg_1934;
        tmp1_reg_1967 <= tmp1_fu_1132_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        B_ROW_3 <= tmp_111_fu_1630_p2;
        tmp_111_reg_2318 <= tmp_111_fu_1630_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8))) begin
        B_ROW_3_load_reg_1943 <= B_ROW_3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        KER_bound_reg_1972 <= KER_bound_fu_1141_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (tmp_s_fu_1091_p2 == 1'd0) & (tmp_113_fu_1104_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        bound4_reg_1962[37 : 1] <= bound4_fu_1121_p2[37 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten8_fu_1337_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        exitcond10_reg_2058 <= exitcond10_fu_1354_p2;
        ic_mid2_reg_2063 <= ic_mid2_fu_1360_p3;
        tmp_132_reg_2074 <= tmp_132_fu_1376_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        exitcond10_reg_2058_pp2_iter1_reg <= exitcond10_reg_2058;
        exitcond_flatten8_reg_2049 <= exitcond_flatten8_fu_1337_p2;
        exitcond_flatten8_reg_2049_pp2_iter1_reg <= exitcond_flatten8_reg_2049;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp2_stage0_11001)) begin
        exitcond10_reg_2058_pp2_iter2_reg <= exitcond10_reg_2058_pp2_iter1_reg;
        exitcond10_reg_2058_pp2_iter3_reg <= exitcond10_reg_2058_pp2_iter2_reg;
        exitcond10_reg_2058_pp2_iter4_reg <= exitcond10_reg_2058_pp2_iter3_reg;
        exitcond_flatten8_reg_2049_pp2_iter2_reg <= exitcond_flatten8_reg_2049_pp2_iter1_reg;
        exitcond_flatten8_reg_2049_pp2_iter3_reg <= exitcond_flatten8_reg_2049_pp2_iter2_reg;
        exitcond_flatten8_reg_2049_pp2_iter4_reg <= exitcond_flatten8_reg_2049_pp2_iter3_reg;
        exitcond_flatten8_reg_2049_pp2_iter5_reg <= exitcond_flatten8_reg_2049_pp2_iter4_reg;
        ifzero_reg_2137_pp2_iter2_reg <= ifzero_reg_2137;
        ifzero_reg_2137_pp2_iter3_reg <= ifzero_reg_2137_pp2_iter2_reg;
        ifzero_reg_2137_pp2_iter4_reg <= ifzero_reg_2137_pp2_iter3_reg;
        ifzero_reg_2137_pp2_iter5_reg <= ifzero_reg_2137_pp2_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        exitcond_flatten_reg_2323 <= exitcond_flatten_fu_1649_p2;
        j_mid2_reg_2332_pp3_iter1_reg <= j_mid2_reg_2332;
        or_cond_reg_2345_pp3_iter1_reg <= or_cond_reg_2345;
        tmp_121_mid2_v_reg_2339_pp3_iter1_reg <= tmp_121_mid2_v_reg_2339;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond_reg_1977 <= exitcond_fu_1145_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten8_reg_2049 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ic3_reg_2085[5 : 0] <= ic3_fu_1386_p1[5 : 0];
        ifzero_reg_2137 <= ifzero_fu_1401_p2;
        tmp_124_cast_reg_2107 <= tmp_124_cast_fu_1394_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten8_fu_1337_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ic_3_reg_2079 <= ic_3_fu_1380_p2;
        tmp_128_mid2_v_reg_2069 <= tmp_128_mid2_v_fu_1368_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        iter_4_reg_2003 <= iter_4_fu_1191_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_fu_1649_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        j_mid2_reg_2332 <= j_mid2_fu_1673_p3;
        or_cond_reg_2345 <= or_cond_fu_1716_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp3_stage0_11001)) begin
        j_mid2_reg_2332_pp3_iter10_reg <= j_mid2_reg_2332_pp3_iter9_reg;
        j_mid2_reg_2332_pp3_iter2_reg <= j_mid2_reg_2332_pp3_iter1_reg;
        j_mid2_reg_2332_pp3_iter3_reg <= j_mid2_reg_2332_pp3_iter2_reg;
        j_mid2_reg_2332_pp3_iter4_reg <= j_mid2_reg_2332_pp3_iter3_reg;
        j_mid2_reg_2332_pp3_iter5_reg <= j_mid2_reg_2332_pp3_iter4_reg;
        j_mid2_reg_2332_pp3_iter6_reg <= j_mid2_reg_2332_pp3_iter5_reg;
        j_mid2_reg_2332_pp3_iter7_reg <= j_mid2_reg_2332_pp3_iter6_reg;
        j_mid2_reg_2332_pp3_iter8_reg <= j_mid2_reg_2332_pp3_iter7_reg;
        j_mid2_reg_2332_pp3_iter9_reg <= j_mid2_reg_2332_pp3_iter8_reg;
        or_cond_reg_2345_pp3_iter10_reg <= or_cond_reg_2345_pp3_iter9_reg;
        or_cond_reg_2345_pp3_iter11_reg <= or_cond_reg_2345_pp3_iter10_reg;
        or_cond_reg_2345_pp3_iter2_reg <= or_cond_reg_2345_pp3_iter1_reg;
        or_cond_reg_2345_pp3_iter3_reg <= or_cond_reg_2345_pp3_iter2_reg;
        or_cond_reg_2345_pp3_iter4_reg <= or_cond_reg_2345_pp3_iter3_reg;
        or_cond_reg_2345_pp3_iter5_reg <= or_cond_reg_2345_pp3_iter4_reg;
        or_cond_reg_2345_pp3_iter6_reg <= or_cond_reg_2345_pp3_iter5_reg;
        or_cond_reg_2345_pp3_iter7_reg <= or_cond_reg_2345_pp3_iter6_reg;
        or_cond_reg_2345_pp3_iter8_reg <= or_cond_reg_2345_pp3_iter7_reg;
        or_cond_reg_2345_pp3_iter9_reg <= or_cond_reg_2345_pp3_iter8_reg;
        tmp_121_mid2_v_reg_2339_pp3_iter10_reg <= tmp_121_mid2_v_reg_2339_pp3_iter9_reg;
        tmp_121_mid2_v_reg_2339_pp3_iter11_reg <= tmp_121_mid2_v_reg_2339_pp3_iter10_reg;
        tmp_121_mid2_v_reg_2339_pp3_iter2_reg <= tmp_121_mid2_v_reg_2339_pp3_iter1_reg;
        tmp_121_mid2_v_reg_2339_pp3_iter3_reg <= tmp_121_mid2_v_reg_2339_pp3_iter2_reg;
        tmp_121_mid2_v_reg_2339_pp3_iter4_reg <= tmp_121_mid2_v_reg_2339_pp3_iter3_reg;
        tmp_121_mid2_v_reg_2339_pp3_iter5_reg <= tmp_121_mid2_v_reg_2339_pp3_iter4_reg;
        tmp_121_mid2_v_reg_2339_pp3_iter6_reg <= tmp_121_mid2_v_reg_2339_pp3_iter5_reg;
        tmp_121_mid2_v_reg_2339_pp3_iter7_reg <= tmp_121_mid2_v_reg_2339_pp3_iter6_reg;
        tmp_121_mid2_v_reg_2339_pp3_iter8_reg <= tmp_121_mid2_v_reg_2339_pp3_iter7_reg;
        tmp_121_mid2_v_reg_2339_pp3_iter9_reg <= tmp_121_mid2_v_reg_2339_pp3_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        num_imag_4_reg_1989 <= num_imag_4_fu_1161_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten8_reg_2049_pp2_iter2_reg == 1'd0))) begin
        ret_V_5_reg_2266 <= ret_V_5_fu_1451_p2;
        ret_V_reg_2241 <= ret_V_fu_1414_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten8_reg_2049_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        sum_V_9_reg_2306 <= sum_V_9_fu_1558_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (tmp_113_fu_1104_p2 == 1'd0) & (tmp_s_fu_1091_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        tmp10_reg_1952 <= tmp10_fu_1109_p2;
        tmp11_reg_1957 <= tmp11_fu_1113_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten8_reg_2049_pp2_iter3_reg == 1'd0))) begin
        tmp_100_reg_2301 <= tmp_100_fu_1542_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_120_reg_2008 <= tmp_120_fu_1197_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_fu_1649_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_121_mid2_v_reg_2339 <= tmp_121_mid2_v_fu_1686_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_120_fu_1197_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_121_reg_2017 <= tmp_121_fu_1217_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter10_reg == 1'd1))) begin
        tmp_127_reg_2359 <= {{mul_fu_1894_p2[19:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter10_reg == 1'd0))) begin
        tmp_128_reg_2354 <= {{mul4_fu_1887_p2[19:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_120_fu_1197_p2 == 1'd0) & (tmp_121_fu_1217_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_130_reg_2035 <= {{phi_mul_reg_962[18:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_fu_1217_p2 == 1'd0) & (tmp_120_fu_1197_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_131_reg_2031 <= {{phi_mul2_reg_973[18:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ifzero_reg_2137_pp2_iter4_reg == 1'd1))) begin
        tmp_95_reg_2313 <= {{p_neg_fu_1564_p2[23:7]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_V_180_reg_1907 <= in_stream_a_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_V_182_reg_1912 <= in_stream_a_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_V_184_reg_1920 <= in_stream_a_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_V_188_reg_1926 <= in_stream_a_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        tmp_V_190_reg_1934 <= in_stream_a_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_V_reg_1901 <= in_stream_a_V_V_dout;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_362)) begin
        if (((tmp_130_reg_2035 == 4'd0) & (tmp_121_reg_2017 == 1'd1))) begin
            A_V_0_address1 = newIndex6_fu_1283_p1;
        end else if (((tmp_131_reg_2031 == 4'd0) & (tmp_121_reg_2017 == 1'd0))) begin
            A_V_0_address1 = newIndex8_fu_1255_p1;
        end else begin
            A_V_0_address1 = 'bx;
        end
    end else begin
        A_V_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_0_ce0 = 1'b1;
    end else begin
        A_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_131_reg_2031 == 4'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_130_reg_2035 == 4'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_0_ce1 = 1'b1;
    end else begin
        A_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_362)) begin
        if (((tmp_130_reg_2035 == 4'd0) & (tmp_121_reg_2017 == 1'd1))) begin
            A_V_0_d1 = tmp_129_fu_1269_p1;
        end else if (((tmp_131_reg_2031 == 4'd0) & (tmp_121_reg_2017 == 1'd0))) begin
            A_V_0_d1 = 8'd0;
        end else begin
            A_V_0_d1 = 'bx;
        end
    end else begin
        A_V_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_131_reg_2031 == 4'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_130_reg_2035 == 4'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_0_we1 = 1'b1;
    end else begin
        A_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_362)) begin
        if (((tmp_130_reg_2035 == 4'd1) & (tmp_121_reg_2017 == 1'd1))) begin
            A_V_196_address1 = newIndex6_fu_1283_p1;
        end else if (((tmp_131_reg_2031 == 4'd1) & (tmp_121_reg_2017 == 1'd0))) begin
            A_V_196_address1 = newIndex8_fu_1255_p1;
        end else begin
            A_V_196_address1 = 'bx;
        end
    end else begin
        A_V_196_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_196_ce0 = 1'b1;
    end else begin
        A_V_196_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_131_reg_2031 == 4'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_130_reg_2035 == 4'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_196_ce1 = 1'b1;
    end else begin
        A_V_196_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_362)) begin
        if (((tmp_130_reg_2035 == 4'd1) & (tmp_121_reg_2017 == 1'd1))) begin
            A_V_196_d1 = tmp_129_fu_1269_p1;
        end else if (((tmp_131_reg_2031 == 4'd1) & (tmp_121_reg_2017 == 1'd0))) begin
            A_V_196_d1 = 8'd0;
        end else begin
            A_V_196_d1 = 'bx;
        end
    end else begin
        A_V_196_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_131_reg_2031 == 4'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_130_reg_2035 == 4'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_196_we1 = 1'b1;
    end else begin
        A_V_196_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_362)) begin
        if (((tmp_130_reg_2035 == 4'd2) & (tmp_121_reg_2017 == 1'd1))) begin
            A_V_297_address1 = newIndex6_fu_1283_p1;
        end else if (((tmp_131_reg_2031 == 4'd2) & (tmp_121_reg_2017 == 1'd0))) begin
            A_V_297_address1 = newIndex8_fu_1255_p1;
        end else begin
            A_V_297_address1 = 'bx;
        end
    end else begin
        A_V_297_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_297_ce0 = 1'b1;
    end else begin
        A_V_297_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_131_reg_2031 == 4'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_130_reg_2035 == 4'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_297_ce1 = 1'b1;
    end else begin
        A_V_297_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_362)) begin
        if (((tmp_130_reg_2035 == 4'd2) & (tmp_121_reg_2017 == 1'd1))) begin
            A_V_297_d1 = tmp_129_fu_1269_p1;
        end else if (((tmp_131_reg_2031 == 4'd2) & (tmp_121_reg_2017 == 1'd0))) begin
            A_V_297_d1 = 8'd0;
        end else begin
            A_V_297_d1 = 'bx;
        end
    end else begin
        A_V_297_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_131_reg_2031 == 4'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_130_reg_2035 == 4'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_297_we1 = 1'b1;
    end else begin
        A_V_297_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_362)) begin
        if (((tmp_130_reg_2035 == 4'd3) & (tmp_121_reg_2017 == 1'd1))) begin
            A_V_398_address1 = newIndex6_fu_1283_p1;
        end else if (((tmp_131_reg_2031 == 4'd3) & (tmp_121_reg_2017 == 1'd0))) begin
            A_V_398_address1 = newIndex8_fu_1255_p1;
        end else begin
            A_V_398_address1 = 'bx;
        end
    end else begin
        A_V_398_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_398_ce0 = 1'b1;
    end else begin
        A_V_398_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_131_reg_2031 == 4'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_130_reg_2035 == 4'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_398_ce1 = 1'b1;
    end else begin
        A_V_398_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_362)) begin
        if (((tmp_130_reg_2035 == 4'd3) & (tmp_121_reg_2017 == 1'd1))) begin
            A_V_398_d1 = tmp_129_fu_1269_p1;
        end else if (((tmp_131_reg_2031 == 4'd3) & (tmp_121_reg_2017 == 1'd0))) begin
            A_V_398_d1 = 8'd0;
        end else begin
            A_V_398_d1 = 'bx;
        end
    end else begin
        A_V_398_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_131_reg_2031 == 4'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_130_reg_2035 == 4'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_398_we1 = 1'b1;
    end else begin
        A_V_398_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_362)) begin
        if (((tmp_130_reg_2035 == 4'd4) & (tmp_121_reg_2017 == 1'd1))) begin
            A_V_4_address1 = newIndex6_fu_1283_p1;
        end else if (((tmp_131_reg_2031 == 4'd4) & (tmp_121_reg_2017 == 1'd0))) begin
            A_V_4_address1 = newIndex8_fu_1255_p1;
        end else begin
            A_V_4_address1 = 'bx;
        end
    end else begin
        A_V_4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_4_ce0 = 1'b1;
    end else begin
        A_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_131_reg_2031 == 4'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_130_reg_2035 == 4'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_4_ce1 = 1'b1;
    end else begin
        A_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_362)) begin
        if (((tmp_130_reg_2035 == 4'd4) & (tmp_121_reg_2017 == 1'd1))) begin
            A_V_4_d1 = tmp_129_fu_1269_p1;
        end else if (((tmp_131_reg_2031 == 4'd4) & (tmp_121_reg_2017 == 1'd0))) begin
            A_V_4_d1 = 8'd0;
        end else begin
            A_V_4_d1 = 'bx;
        end
    end else begin
        A_V_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_131_reg_2031 == 4'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_130_reg_2035 == 4'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_4_we1 = 1'b1;
    end else begin
        A_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_362)) begin
        if (((tmp_130_reg_2035 == 4'd5) & (tmp_121_reg_2017 == 1'd1))) begin
            A_V_5_address1 = newIndex6_fu_1283_p1;
        end else if (((tmp_131_reg_2031 == 4'd5) & (tmp_121_reg_2017 == 1'd0))) begin
            A_V_5_address1 = newIndex8_fu_1255_p1;
        end else begin
            A_V_5_address1 = 'bx;
        end
    end else begin
        A_V_5_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_5_ce0 = 1'b1;
    end else begin
        A_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_131_reg_2031 == 4'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_130_reg_2035 == 4'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_5_ce1 = 1'b1;
    end else begin
        A_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_362)) begin
        if (((tmp_130_reg_2035 == 4'd5) & (tmp_121_reg_2017 == 1'd1))) begin
            A_V_5_d1 = tmp_129_fu_1269_p1;
        end else if (((tmp_131_reg_2031 == 4'd5) & (tmp_121_reg_2017 == 1'd0))) begin
            A_V_5_d1 = 8'd0;
        end else begin
            A_V_5_d1 = 'bx;
        end
    end else begin
        A_V_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_131_reg_2031 == 4'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_130_reg_2035 == 4'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_5_we1 = 1'b1;
    end else begin
        A_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_362)) begin
        if (((tmp_130_reg_2035 == 4'd6) & (tmp_121_reg_2017 == 1'd1))) begin
            A_V_6_address1 = newIndex6_fu_1283_p1;
        end else if (((tmp_131_reg_2031 == 4'd6) & (tmp_121_reg_2017 == 1'd0))) begin
            A_V_6_address1 = newIndex8_fu_1255_p1;
        end else begin
            A_V_6_address1 = 'bx;
        end
    end else begin
        A_V_6_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_6_ce0 = 1'b1;
    end else begin
        A_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_131_reg_2031 == 4'd6) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_130_reg_2035 == 4'd6) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_6_ce1 = 1'b1;
    end else begin
        A_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_362)) begin
        if (((tmp_130_reg_2035 == 4'd6) & (tmp_121_reg_2017 == 1'd1))) begin
            A_V_6_d1 = tmp_129_fu_1269_p1;
        end else if (((tmp_131_reg_2031 == 4'd6) & (tmp_121_reg_2017 == 1'd0))) begin
            A_V_6_d1 = 8'd0;
        end else begin
            A_V_6_d1 = 'bx;
        end
    end else begin
        A_V_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_131_reg_2031 == 4'd6) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_130_reg_2035 == 4'd6) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_6_we1 = 1'b1;
    end else begin
        A_V_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_362)) begin
        if (((tmp_130_reg_2035 == 4'd7) & (tmp_121_reg_2017 == 1'd1))) begin
            A_V_7_address1 = newIndex6_fu_1283_p1;
        end else if (((tmp_131_reg_2031 == 4'd7) & (tmp_121_reg_2017 == 1'd0))) begin
            A_V_7_address1 = newIndex8_fu_1255_p1;
        end else begin
            A_V_7_address1 = 'bx;
        end
    end else begin
        A_V_7_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_7_ce0 = 1'b1;
    end else begin
        A_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_131_reg_2031 == 4'd7) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_130_reg_2035 == 4'd7) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_7_ce1 = 1'b1;
    end else begin
        A_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_362)) begin
        if (((tmp_130_reg_2035 == 4'd7) & (tmp_121_reg_2017 == 1'd1))) begin
            A_V_7_d1 = tmp_129_fu_1269_p1;
        end else if (((tmp_131_reg_2031 == 4'd7) & (tmp_121_reg_2017 == 1'd0))) begin
            A_V_7_d1 = 8'd0;
        end else begin
            A_V_7_d1 = 'bx;
        end
    end else begin
        A_V_7_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_131_reg_2031 == 4'd7) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_130_reg_2035 == 4'd7) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_7_we1 = 1'b1;
    end else begin
        A_V_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_362)) begin
        if (((tmp_130_reg_2035 == 4'd8) & (tmp_121_reg_2017 == 1'd1))) begin
            A_V_8_address1 = newIndex6_fu_1283_p1;
        end else if (((tmp_131_reg_2031 == 4'd8) & (tmp_121_reg_2017 == 1'd0))) begin
            A_V_8_address1 = newIndex8_fu_1255_p1;
        end else begin
            A_V_8_address1 = 'bx;
        end
    end else begin
        A_V_8_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_8_ce0 = 1'b1;
    end else begin
        A_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_131_reg_2031 == 4'd8) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_130_reg_2035 == 4'd8) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_8_ce1 = 1'b1;
    end else begin
        A_V_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_362)) begin
        if (((tmp_130_reg_2035 == 4'd8) & (tmp_121_reg_2017 == 1'd1))) begin
            A_V_8_d1 = tmp_129_fu_1269_p1;
        end else if (((tmp_131_reg_2031 == 4'd8) & (tmp_121_reg_2017 == 1'd0))) begin
            A_V_8_d1 = 8'd0;
        end else begin
            A_V_8_d1 = 'bx;
        end
    end else begin
        A_V_8_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_131_reg_2031 == 4'd8) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_130_reg_2035 == 4'd8) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_8_we1 = 1'b1;
    end else begin
        A_V_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_362)) begin
        if ((1'b1 == ap_condition_1152)) begin
            A_V_9_address1 = newIndex6_fu_1283_p1;
        end else if ((1'b1 == ap_condition_1132)) begin
            A_V_9_address1 = newIndex8_fu_1255_p1;
        end else begin
            A_V_9_address1 = 'bx;
        end
    end else begin
        A_V_9_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_9_ce0 = 1'b1;
    end else begin
        A_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(tmp_131_reg_2031 == 4'd0) & ~(tmp_131_reg_2031 == 4'd1) & ~(tmp_131_reg_2031 == 4'd2) & ~(tmp_131_reg_2031 == 4'd3) & ~(tmp_131_reg_2031 == 4'd4) & ~(tmp_131_reg_2031 == 4'd5) & ~(tmp_131_reg_2031 == 4'd6) & ~(tmp_131_reg_2031 == 4'd7) & ~(tmp_131_reg_2031 == 4'd8) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | (~(tmp_130_reg_2035 == 4'd0) & ~(tmp_130_reg_2035 == 4'd1) & ~(tmp_130_reg_2035 == 4'd2) & ~(tmp_130_reg_2035 == 4'd3) & ~(tmp_130_reg_2035 == 4'd4) & ~(tmp_130_reg_2035 == 4'd5) & ~(tmp_130_reg_2035 == 4'd6) & ~(tmp_130_reg_2035 == 4'd7) & ~(tmp_130_reg_2035 == 4'd8) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_9_ce1 = 1'b1;
    end else begin
        A_V_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_362)) begin
        if ((1'b1 == ap_condition_1152)) begin
            A_V_9_d1 = tmp_129_fu_1269_p1;
        end else if ((1'b1 == ap_condition_1132)) begin
            A_V_9_d1 = 8'd0;
        end else begin
            A_V_9_d1 = 'bx;
        end
    end else begin
        A_V_9_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(tmp_131_reg_2031 == 4'd0) & ~(tmp_131_reg_2031 == 4'd1) & ~(tmp_131_reg_2031 == 4'd2) & ~(tmp_131_reg_2031 == 4'd3) & ~(tmp_131_reg_2031 == 4'd4) & ~(tmp_131_reg_2031 == 4'd5) & ~(tmp_131_reg_2031 == 4'd6) & ~(tmp_131_reg_2031 == 4'd7) & ~(tmp_131_reg_2031 == 4'd8) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | (~(tmp_130_reg_2035 == 4'd0) & ~(tmp_130_reg_2035 == 4'd1) & ~(tmp_130_reg_2035 == 4'd2) & ~(tmp_130_reg_2035 == 4'd3) & ~(tmp_130_reg_2035 == 4'd4) & ~(tmp_130_reg_2035 == 4'd5) & ~(tmp_130_reg_2035 == 4'd6) & ~(tmp_130_reg_2035 == 4'd7) & ~(tmp_130_reg_2035 == 4'd8) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_9_we1 = 1'b1;
    end else begin
        A_V_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter12 == 1'b1))) begin
        if (((arrayNo7_fu_1802_p1 == 9'd0) & (or_cond_reg_2345_pp3_iter11_reg == 1'd1))) begin
            B_V_0_address1 = tmp_118_cast_fu_1815_p1;
        end else if (((arrayNo8_fu_1761_p1 == 9'd0) & (or_cond_reg_2345_pp3_iter11_reg == 1'd0))) begin
            B_V_0_address1 = tmp_119_cast_fu_1774_p1;
        end else begin
            B_V_0_address1 = 'bx;
        end
    end else begin
        B_V_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        B_V_0_ce0 = 1'b1;
    end else begin
        B_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((arrayNo8_fu_1761_p1 == 9'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (ap_enable_reg_pp3_iter12 == 1'b1)) | ((arrayNo7_fu_1802_p1 == 9'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (ap_enable_reg_pp3_iter12 == 1'b1)))) begin
        B_V_0_ce1 = 1'b1;
    end else begin
        B_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter12 == 1'b1))) begin
        if (((arrayNo7_fu_1802_p1 == 9'd0) & (or_cond_reg_2345_pp3_iter11_reg == 1'd1))) begin
            B_V_0_d1 = tmp_126_fu_1788_p1;
        end else if (((arrayNo8_fu_1761_p1 == 9'd0) & (or_cond_reg_2345_pp3_iter11_reg == 1'd0))) begin
            B_V_0_d1 = 8'd0;
        end else begin
            B_V_0_d1 = 'bx;
        end
    end else begin
        B_V_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo8_fu_1761_p1 == 9'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (ap_enable_reg_pp3_iter12 == 1'b1)) | ((arrayNo7_fu_1802_p1 == 9'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (ap_enable_reg_pp3_iter12 == 1'b1)))) begin
        B_V_0_we1 = 1'b1;
    end else begin
        B_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter12 == 1'b1))) begin
        if (((or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (arrayNo7_fu_1802_p1 == 9'd1))) begin
            B_V_199_address1 = tmp_118_cast_fu_1815_p1;
        end else if (((or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (arrayNo8_fu_1761_p1 == 9'd1))) begin
            B_V_199_address1 = tmp_119_cast_fu_1774_p1;
        end else begin
            B_V_199_address1 = 'bx;
        end
    end else begin
        B_V_199_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        B_V_199_ce0 = 1'b1;
    end else begin
        B_V_199_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (ap_enable_reg_pp3_iter12 == 1'b1) & (arrayNo8_fu_1761_p1 == 9'd1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (ap_enable_reg_pp3_iter12 == 1'b1) & (arrayNo7_fu_1802_p1 == 9'd1)))) begin
        B_V_199_ce1 = 1'b1;
    end else begin
        B_V_199_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter12 == 1'b1))) begin
        if (((or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (arrayNo7_fu_1802_p1 == 9'd1))) begin
            B_V_199_d1 = tmp_126_fu_1788_p1;
        end else if (((or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (arrayNo8_fu_1761_p1 == 9'd1))) begin
            B_V_199_d1 = 8'd0;
        end else begin
            B_V_199_d1 = 'bx;
        end
    end else begin
        B_V_199_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (ap_enable_reg_pp3_iter12 == 1'b1) & (arrayNo8_fu_1761_p1 == 9'd1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (ap_enable_reg_pp3_iter12 == 1'b1) & (arrayNo7_fu_1802_p1 == 9'd1)))) begin
        B_V_199_we1 = 1'b1;
    end else begin
        B_V_199_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter12 == 1'b1))) begin
        if (((or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (arrayNo7_fu_1802_p1 == 9'd2))) begin
            B_V_2100_address1 = tmp_118_cast_fu_1815_p1;
        end else if (((or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (arrayNo8_fu_1761_p1 == 9'd2))) begin
            B_V_2100_address1 = tmp_119_cast_fu_1774_p1;
        end else begin
            B_V_2100_address1 = 'bx;
        end
    end else begin
        B_V_2100_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        B_V_2100_ce0 = 1'b1;
    end else begin
        B_V_2100_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (ap_enable_reg_pp3_iter12 == 1'b1) & (arrayNo8_fu_1761_p1 == 9'd2)) | ((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (ap_enable_reg_pp3_iter12 == 1'b1) & (arrayNo7_fu_1802_p1 == 9'd2)))) begin
        B_V_2100_ce1 = 1'b1;
    end else begin
        B_V_2100_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter12 == 1'b1))) begin
        if (((or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (arrayNo7_fu_1802_p1 == 9'd2))) begin
            B_V_2100_d1 = tmp_126_fu_1788_p1;
        end else if (((or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (arrayNo8_fu_1761_p1 == 9'd2))) begin
            B_V_2100_d1 = 8'd0;
        end else begin
            B_V_2100_d1 = 'bx;
        end
    end else begin
        B_V_2100_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (ap_enable_reg_pp3_iter12 == 1'b1) & (arrayNo8_fu_1761_p1 == 9'd2)) | ((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (ap_enable_reg_pp3_iter12 == 1'b1) & (arrayNo7_fu_1802_p1 == 9'd2)))) begin
        B_V_2100_we1 = 1'b1;
    end else begin
        B_V_2100_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter12 == 1'b1))) begin
        if (((or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (arrayNo7_fu_1802_p1 == 9'd3))) begin
            B_V_3101_address1 = tmp_118_cast_fu_1815_p1;
        end else if (((or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (arrayNo8_fu_1761_p1 == 9'd3))) begin
            B_V_3101_address1 = tmp_119_cast_fu_1774_p1;
        end else begin
            B_V_3101_address1 = 'bx;
        end
    end else begin
        B_V_3101_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_V_3101_ce0 = 1'b1;
    end else begin
        B_V_3101_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (ap_enable_reg_pp3_iter12 == 1'b1) & (arrayNo8_fu_1761_p1 == 9'd3)) | ((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (ap_enable_reg_pp3_iter12 == 1'b1) & (arrayNo7_fu_1802_p1 == 9'd3)))) begin
        B_V_3101_ce1 = 1'b1;
    end else begin
        B_V_3101_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter12 == 1'b1))) begin
        if (((or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (arrayNo7_fu_1802_p1 == 9'd3))) begin
            B_V_3101_d1 = tmp_126_fu_1788_p1;
        end else if (((or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (arrayNo8_fu_1761_p1 == 9'd3))) begin
            B_V_3101_d1 = 8'd0;
        end else begin
            B_V_3101_d1 = 'bx;
        end
    end else begin
        B_V_3101_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (ap_enable_reg_pp3_iter12 == 1'b1) & (arrayNo8_fu_1761_p1 == 9'd3)) | ((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (ap_enable_reg_pp3_iter12 == 1'b1) & (arrayNo7_fu_1802_p1 == 9'd3)))) begin
        B_V_3101_we1 = 1'b1;
    end else begin
        B_V_3101_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter12 == 1'b1))) begin
        if (((or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (arrayNo7_fu_1802_p1 == 9'd4))) begin
            B_V_4_address1 = tmp_118_cast_fu_1815_p1;
        end else if (((or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (arrayNo8_fu_1761_p1 == 9'd4))) begin
            B_V_4_address1 = tmp_119_cast_fu_1774_p1;
        end else begin
            B_V_4_address1 = 'bx;
        end
    end else begin
        B_V_4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_V_4_ce0 = 1'b1;
    end else begin
        B_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (ap_enable_reg_pp3_iter12 == 1'b1) & (arrayNo8_fu_1761_p1 == 9'd4)) | ((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (ap_enable_reg_pp3_iter12 == 1'b1) & (arrayNo7_fu_1802_p1 == 9'd4)))) begin
        B_V_4_ce1 = 1'b1;
    end else begin
        B_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter12 == 1'b1))) begin
        if (((or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (arrayNo7_fu_1802_p1 == 9'd4))) begin
            B_V_4_d1 = tmp_126_fu_1788_p1;
        end else if (((or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (arrayNo8_fu_1761_p1 == 9'd4))) begin
            B_V_4_d1 = 8'd0;
        end else begin
            B_V_4_d1 = 'bx;
        end
    end else begin
        B_V_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (ap_enable_reg_pp3_iter12 == 1'b1) & (arrayNo8_fu_1761_p1 == 9'd4)) | ((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (ap_enable_reg_pp3_iter12 == 1'b1) & (arrayNo7_fu_1802_p1 == 9'd4)))) begin
        B_V_4_we1 = 1'b1;
    end else begin
        B_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter12 == 1'b1))) begin
        if (((or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (arrayNo7_fu_1802_p1 == 9'd5))) begin
            B_V_5_address1 = tmp_118_cast_fu_1815_p1;
        end else if (((or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (arrayNo8_fu_1761_p1 == 9'd5))) begin
            B_V_5_address1 = tmp_119_cast_fu_1774_p1;
        end else begin
            B_V_5_address1 = 'bx;
        end
    end else begin
        B_V_5_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        B_V_5_ce0 = 1'b1;
    end else begin
        B_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (ap_enable_reg_pp3_iter12 == 1'b1) & (arrayNo8_fu_1761_p1 == 9'd5)) | ((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (ap_enable_reg_pp3_iter12 == 1'b1) & (arrayNo7_fu_1802_p1 == 9'd5)))) begin
        B_V_5_ce1 = 1'b1;
    end else begin
        B_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter12 == 1'b1))) begin
        if (((or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (arrayNo7_fu_1802_p1 == 9'd5))) begin
            B_V_5_d1 = tmp_126_fu_1788_p1;
        end else if (((or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (arrayNo8_fu_1761_p1 == 9'd5))) begin
            B_V_5_d1 = 8'd0;
        end else begin
            B_V_5_d1 = 'bx;
        end
    end else begin
        B_V_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (ap_enable_reg_pp3_iter12 == 1'b1) & (arrayNo8_fu_1761_p1 == 9'd5)) | ((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (ap_enable_reg_pp3_iter12 == 1'b1) & (arrayNo7_fu_1802_p1 == 9'd5)))) begin
        B_V_5_we1 = 1'b1;
    end else begin
        B_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter12 == 1'b1))) begin
        if (((or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (arrayNo7_fu_1802_p1 == 9'd6))) begin
            B_V_6_address1 = tmp_118_cast_fu_1815_p1;
        end else if (((or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (arrayNo8_fu_1761_p1 == 9'd6))) begin
            B_V_6_address1 = tmp_119_cast_fu_1774_p1;
        end else begin
            B_V_6_address1 = 'bx;
        end
    end else begin
        B_V_6_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        B_V_6_ce0 = 1'b1;
    end else begin
        B_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (ap_enable_reg_pp3_iter12 == 1'b1) & (arrayNo8_fu_1761_p1 == 9'd6)) | ((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (ap_enable_reg_pp3_iter12 == 1'b1) & (arrayNo7_fu_1802_p1 == 9'd6)))) begin
        B_V_6_ce1 = 1'b1;
    end else begin
        B_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter12 == 1'b1))) begin
        if (((or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (arrayNo7_fu_1802_p1 == 9'd6))) begin
            B_V_6_d1 = tmp_126_fu_1788_p1;
        end else if (((or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (arrayNo8_fu_1761_p1 == 9'd6))) begin
            B_V_6_d1 = 8'd0;
        end else begin
            B_V_6_d1 = 'bx;
        end
    end else begin
        B_V_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (ap_enable_reg_pp3_iter12 == 1'b1) & (arrayNo8_fu_1761_p1 == 9'd6)) | ((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (ap_enable_reg_pp3_iter12 == 1'b1) & (arrayNo7_fu_1802_p1 == 9'd6)))) begin
        B_V_6_we1 = 1'b1;
    end else begin
        B_V_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter12 == 1'b1))) begin
        if (((or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (arrayNo7_fu_1802_p1 == 9'd7))) begin
            B_V_7_address1 = tmp_118_cast_fu_1815_p1;
        end else if (((or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (arrayNo8_fu_1761_p1 == 9'd7))) begin
            B_V_7_address1 = tmp_119_cast_fu_1774_p1;
        end else begin
            B_V_7_address1 = 'bx;
        end
    end else begin
        B_V_7_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        B_V_7_ce0 = 1'b1;
    end else begin
        B_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (ap_enable_reg_pp3_iter12 == 1'b1) & (arrayNo8_fu_1761_p1 == 9'd7)) | ((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (ap_enable_reg_pp3_iter12 == 1'b1) & (arrayNo7_fu_1802_p1 == 9'd7)))) begin
        B_V_7_ce1 = 1'b1;
    end else begin
        B_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter12 == 1'b1))) begin
        if (((or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (arrayNo7_fu_1802_p1 == 9'd7))) begin
            B_V_7_d1 = tmp_126_fu_1788_p1;
        end else if (((or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (arrayNo8_fu_1761_p1 == 9'd7))) begin
            B_V_7_d1 = 8'd0;
        end else begin
            B_V_7_d1 = 'bx;
        end
    end else begin
        B_V_7_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (ap_enable_reg_pp3_iter12 == 1'b1) & (arrayNo8_fu_1761_p1 == 9'd7)) | ((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (ap_enable_reg_pp3_iter12 == 1'b1) & (arrayNo7_fu_1802_p1 == 9'd7)))) begin
        B_V_7_we1 = 1'b1;
    end else begin
        B_V_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter12 == 1'b1))) begin
        if (((or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (arrayNo7_fu_1802_p1 == 9'd8))) begin
            B_V_8_address1 = tmp_118_cast_fu_1815_p1;
        end else if (((or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (arrayNo8_fu_1761_p1 == 9'd8))) begin
            B_V_8_address1 = tmp_119_cast_fu_1774_p1;
        end else begin
            B_V_8_address1 = 'bx;
        end
    end else begin
        B_V_8_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_V_8_ce0 = 1'b1;
    end else begin
        B_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (ap_enable_reg_pp3_iter12 == 1'b1) & (arrayNo8_fu_1761_p1 == 9'd8)) | ((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (ap_enable_reg_pp3_iter12 == 1'b1) & (arrayNo7_fu_1802_p1 == 9'd8)))) begin
        B_V_8_ce1 = 1'b1;
    end else begin
        B_V_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter12 == 1'b1))) begin
        if (((or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (arrayNo7_fu_1802_p1 == 9'd8))) begin
            B_V_8_d1 = tmp_126_fu_1788_p1;
        end else if (((or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (arrayNo8_fu_1761_p1 == 9'd8))) begin
            B_V_8_d1 = 8'd0;
        end else begin
            B_V_8_d1 = 'bx;
        end
    end else begin
        B_V_8_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (ap_enable_reg_pp3_iter12 == 1'b1) & (arrayNo8_fu_1761_p1 == 9'd8)) | ((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (ap_enable_reg_pp3_iter12 == 1'b1) & (arrayNo7_fu_1802_p1 == 9'd8)))) begin
        B_V_8_we1 = 1'b1;
    end else begin
        B_V_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter12 == 1'b1))) begin
        if ((1'b1 == ap_condition_1243)) begin
            B_V_9_address1 = tmp_118_cast_fu_1815_p1;
        end else if ((1'b1 == ap_condition_1217)) begin
            B_V_9_address1 = tmp_119_cast_fu_1774_p1;
        end else begin
            B_V_9_address1 = 'bx;
        end
    end else begin
        B_V_9_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_V_9_ce0 = 1'b1;
    end else begin
        B_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(arrayNo8_fu_1761_p1 == 9'd7) & ~(arrayNo8_fu_1761_p1 == 9'd6) & ~(arrayNo8_fu_1761_p1 == 9'd5) & ~(arrayNo8_fu_1761_p1 == 9'd2) & ~(arrayNo8_fu_1761_p1 == 9'd1) & ~(arrayNo8_fu_1761_p1 == 9'd0) & ~(arrayNo8_fu_1761_p1 == 9'd8) & ~(arrayNo8_fu_1761_p1 == 9'd4) & ~(arrayNo8_fu_1761_p1 == 9'd3) & (1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (ap_enable_reg_pp3_iter12 == 1'b1)) | (~(arrayNo7_fu_1802_p1 == 9'd7) & ~(arrayNo7_fu_1802_p1 == 9'd6) & ~(arrayNo7_fu_1802_p1 == 9'd5) & ~(arrayNo7_fu_1802_p1 == 9'd2) & ~(arrayNo7_fu_1802_p1 == 9'd1) & ~(arrayNo7_fu_1802_p1 == 9'd0) & ~(arrayNo7_fu_1802_p1 == 9'd8) & ~(arrayNo7_fu_1802_p1 == 9'd4) & ~(arrayNo7_fu_1802_p1 == 9'd3) & (1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (ap_enable_reg_pp3_iter12 == 1'b1)))) begin
        B_V_9_ce1 = 1'b1;
    end else begin
        B_V_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter12 == 1'b1))) begin
        if ((1'b1 == ap_condition_1243)) begin
            B_V_9_d1 = tmp_126_fu_1788_p1;
        end else if ((1'b1 == ap_condition_1217)) begin
            B_V_9_d1 = 8'd0;
        end else begin
            B_V_9_d1 = 'bx;
        end
    end else begin
        B_V_9_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(arrayNo8_fu_1761_p1 == 9'd7) & ~(arrayNo8_fu_1761_p1 == 9'd6) & ~(arrayNo8_fu_1761_p1 == 9'd5) & ~(arrayNo8_fu_1761_p1 == 9'd2) & ~(arrayNo8_fu_1761_p1 == 9'd1) & ~(arrayNo8_fu_1761_p1 == 9'd0) & ~(arrayNo8_fu_1761_p1 == 9'd8) & ~(arrayNo8_fu_1761_p1 == 9'd4) & ~(arrayNo8_fu_1761_p1 == 9'd3) & (1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd0) & (ap_enable_reg_pp3_iter12 == 1'b1)) | (~(arrayNo7_fu_1802_p1 == 9'd7) & ~(arrayNo7_fu_1802_p1 == 9'd6) & ~(arrayNo7_fu_1802_p1 == 9'd5) & ~(arrayNo7_fu_1802_p1 == 9'd2) & ~(arrayNo7_fu_1802_p1 == 9'd1) & ~(arrayNo7_fu_1802_p1 == 9'd0) & ~(arrayNo7_fu_1802_p1 == 9'd8) & ~(arrayNo7_fu_1802_p1 == 9'd4) & ~(arrayNo7_fu_1802_p1 == 9'd3) & (1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (ap_enable_reg_pp3_iter12 == 1'b1)))) begin
        B_V_9_we1 = 1'b1;
    end else begin
        B_V_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_fu_1145_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state10 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state10 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_120_fu_1197_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state15 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state15 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_flatten8_fu_1337_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state18 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state18 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_flatten_fu_1649_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state27 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state27 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter5 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter6 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter11 == 1'b0) & (ap_enable_reg_pp3_iter10 == 1'b0) & (ap_enable_reg_pp3_iter9 == 1'b0) & (ap_enable_reg_pp3_iter8 == 1'b0) & (ap_enable_reg_pp3_iter7 == 1'b0) & (ap_enable_reg_pp3_iter6 == 1'b0) & (ap_enable_reg_pp3_iter5 == 1'b0) & (ap_enable_reg_pp3_iter4 == 1'b0) & (ap_enable_reg_pp3_iter3 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0) & (ap_enable_reg_pp3_iter12 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2323 == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        ap_phi_mux_i_phi_fu_1068_p4 = tmp_121_mid2_v_reg_2339;
    end else begin
        ap_phi_mux_i_phi_fu_1068_p4 = i_reg_1064;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (exitcond_flatten8_reg_2049 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_ib_phi_fu_1023_p4 = tmp_128_mid2_v_reg_2069;
    end else begin
        ap_phi_mux_ib_phi_fu_1023_p4 = ib_reg_1019;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (exitcond_flatten8_reg_2049 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_ic_phi_fu_1046_p4 = ic_3_reg_2079;
    end else begin
        ap_phi_mux_ic_phi_fu_1046_p4 = ic_reg_1042;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (exitcond_flatten8_reg_2049_pp2_iter5_reg == 1'd0) & (ap_enable_reg_pp2_iter6 == 1'b1))) begin
        ap_phi_mux_p_1_phi_fu_1034_p4 = sum_V_9_reg_2306;
    end else begin
        ap_phi_mux_p_1_phi_fu_1034_p4 = p_1_reg_1030;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        grp_fu_1086_ce = 1'b1;
    end else begin
        grp_fu_1086_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | ((exitcond_reg_1977 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0) & (tmp_121_reg_2017 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter12 == 1'b1)))) begin
        in_stream_a_V_V_blk_n = in_stream_a_V_V_empty_n;
    end else begin
        in_stream_a_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_reg_1977 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_121_reg_2017 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (ap_enable_reg_pp3_iter12 == 1'b1)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)))) begin
        in_stream_a_V_V_read = 1'b1;
    end else begin
        in_stream_a_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp2_stage0) & (ifzero_reg_2137_pp2_iter5_reg == 1'd1) & (ap_enable_reg_pp2_iter6 == 1'b1)) | ((exitcond_reg_1977 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter12 == 1'b1)))) begin
        out_stream_V_V_blk_n = out_stream_V_V_full_n;
    end else begin
        out_stream_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ifzero_reg_2137_pp2_iter5_reg == 1'd1) & (ap_enable_reg_pp2_iter6 == 1'b1) & (1'b0 == ap_block_pp2_stage0_01001))) begin
        out_stream_V_V_din = tmp_V_199_fu_1625_p1;
    end else if (((~((ap_done_reg == 1'b1) | (out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (exitcond_reg_1977 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (ap_enable_reg_pp3_iter12 == 1'b1) & (1'b0 == ap_block_pp3_stage0_01001)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)))) begin
        out_stream_V_V_din = in_stream_a_V_V_dout;
    end else begin
        out_stream_V_V_din = 'bx;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ifzero_reg_2137_pp2_iter5_reg == 1'd1) & (ap_enable_reg_pp2_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_reg_1977 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (ap_enable_reg_pp3_iter12 == 1'b1)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)))) begin
        out_stream_V_V_write = 1'b1;
    end else begin
        out_stream_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (tmp_s_fu_1091_p2 == 1'd0) & (tmp_113_fu_1104_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (tmp_113_fu_1104_p2 == 1'd0) & (tmp_s_fu_1091_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (tmp_s_fu_1091_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond_fu_1145_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond_fu_1145_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state13 : begin
            if (((exitcond5_fu_1156_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((tmp_119_fu_1186_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (tmp_120_fu_1197_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (tmp_120_fu_1197_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (exitcond_flatten8_fu_1337_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter5 == 1'b0) & (ap_enable_reg_pp2_iter6 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (exitcond_flatten8_fu_1337_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter5 == 1'b0) & (ap_enable_reg_pp2_iter6 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (exitcond_flatten_fu_1649_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1)) & ~((ap_enable_reg_pp3_iter11 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter12 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((((ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (exitcond_flatten_fu_1649_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((ap_enable_reg_pp3_iter11 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter12 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_COL_ITER_fu_1171_p0 = OFMDim_current_3;

assign A_COL_ITER_fu_1171_p1 = OFMDim_current_3;

assign A_COL_ITER_fu_1171_p2 = ($signed(A_COL_ITER_fu_1171_p0) * $signed(A_COL_ITER_fu_1171_p1));

assign A_V_0_address0 = ic3_reg_2085;

assign A_V_196_address0 = ic3_reg_2085;

assign A_V_297_address0 = ic3_reg_2085;

assign A_V_398_address0 = ic3_fu_1386_p1;

assign A_V_4_address0 = ic3_reg_2085;

assign A_V_5_address0 = ic3_reg_2085;

assign A_V_6_address0 = ic3_reg_2085;

assign A_V_7_address0 = ic3_reg_2085;

assign A_V_8_address0 = ic3_fu_1386_p1;

assign A_V_9_address0 = ic3_reg_2085;

assign B_V_0_address0 = tmp_124_cast_reg_2107;

assign B_V_199_address0 = tmp_124_cast_reg_2107;

assign B_V_2100_address0 = tmp_124_cast_reg_2107;

assign B_V_3101_address0 = tmp_124_cast_fu_1394_p1;

assign B_V_4_address0 = tmp_124_cast_fu_1394_p1;

assign B_V_5_address0 = tmp_124_cast_reg_2107;

assign B_V_6_address0 = tmp_124_cast_reg_2107;

assign B_V_7_address0 = tmp_124_cast_reg_2107;

assign B_V_8_address0 = tmp_124_cast_fu_1394_p1;

assign B_V_9_address0 = tmp_124_cast_fu_1394_p1;

assign KER_bound_fu_1141_p2 = ($signed(tmp11_reg_1957) * $signed(tmp10_reg_1952));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((exitcond_reg_1977 == 1'd0) & (out_stream_V_V_full_n == 1'b0)) | ((exitcond_reg_1977 == 1'd0) & (in_stream_a_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((exitcond_reg_1977 == 1'd0) & (out_stream_V_V_full_n == 1'b0)) | ((exitcond_reg_1977 == 1'd0) & (in_stream_a_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((exitcond_reg_1977 == 1'd0) & (out_stream_V_V_full_n == 1'b0)) | ((exitcond_reg_1977 == 1'd0) & (in_stream_a_V_V_empty_n == 1'b0))));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((tmp_121_reg_2017 == 1'd1) & (in_stream_a_V_V_empty_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((tmp_121_reg_2017 == 1'd1) & (in_stream_a_V_V_empty_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_01001 = ((ifzero_reg_2137_pp2_iter5_reg == 1'd1) & (out_stream_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter6 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((ifzero_reg_2137_pp2_iter5_reg == 1'd1) & (out_stream_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter6 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((ifzero_reg_2137_pp2_iter5_reg == 1'd1) & (out_stream_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter6 == 1'b1));
end

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage0_01001 = ((ap_enable_reg_pp3_iter12 == 1'b1) & (((or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (out_stream_V_V_full_n == 1'b0)) | ((or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (in_stream_a_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp3_stage0_11001 = ((ap_enable_reg_pp3_iter12 == 1'b1) & (((or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (out_stream_V_V_full_n == 1'b0)) | ((or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (in_stream_a_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp3_stage0_subdone = ((ap_enable_reg_pp3_iter12 == 1'b1) & (((or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (out_stream_V_V_full_n == 1'b0)) | ((or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (in_stream_a_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0) | (real_start == 1'b0));
end

assign ap_block_state10_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp0_stage0_iter1 = (((exitcond_reg_1977 == 1'd0) & (out_stream_V_V_full_n == 1'b0)) | ((exitcond_reg_1977 == 1'd0) & (in_stream_a_V_V_empty_n == 1'b0)));
end

assign ap_block_state15_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state16_pp1_stage0_iter1 = ((tmp_121_reg_2017 == 1'd1) & (in_stream_a_V_V_empty_n == 1'b0));
end

assign ap_block_state18_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2 = ((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0));
end

assign ap_block_state20_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp2_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp2_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state24_pp2_stage0_iter6 = ((ifzero_reg_2137_pp2_iter5_reg == 1'd1) & (out_stream_V_V_full_n == 1'b0));
end

assign ap_block_state27_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3 = ((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0));
end

assign ap_block_state30_pp3_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp3_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp3_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp3_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp3_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp3_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp3_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp3_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp3_stage0_iter11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state39_pp3_stage0_iter12 = (((or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (out_stream_V_V_full_n == 1'b0)) | ((or_cond_reg_2345_pp3_iter11_reg == 1'd1) & (in_stream_a_V_V_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state4 = ((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state5 = ((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6 = ((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state7 = ((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state8 = ((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_condition_1132 = (~(tmp_131_reg_2031 == 4'd0) & ~(tmp_131_reg_2031 == 4'd1) & ~(tmp_131_reg_2031 == 4'd2) & ~(tmp_131_reg_2031 == 4'd3) & ~(tmp_131_reg_2031 == 4'd4) & ~(tmp_131_reg_2031 == 4'd5) & ~(tmp_131_reg_2031 == 4'd6) & ~(tmp_131_reg_2031 == 4'd7) & ~(tmp_131_reg_2031 == 4'd8) & (tmp_121_reg_2017 == 1'd0));
end

always @ (*) begin
    ap_condition_1152 = (~(tmp_130_reg_2035 == 4'd0) & ~(tmp_130_reg_2035 == 4'd1) & ~(tmp_130_reg_2035 == 4'd2) & ~(tmp_130_reg_2035 == 4'd3) & ~(tmp_130_reg_2035 == 4'd4) & ~(tmp_130_reg_2035 == 4'd5) & ~(tmp_130_reg_2035 == 4'd6) & ~(tmp_130_reg_2035 == 4'd7) & ~(tmp_130_reg_2035 == 4'd8) & (tmp_121_reg_2017 == 1'd1));
end

always @ (*) begin
    ap_condition_1217 = (~(arrayNo8_fu_1761_p1 == 9'd7) & ~(arrayNo8_fu_1761_p1 == 9'd6) & ~(arrayNo8_fu_1761_p1 == 9'd5) & ~(arrayNo8_fu_1761_p1 == 9'd2) & ~(arrayNo8_fu_1761_p1 == 9'd1) & ~(arrayNo8_fu_1761_p1 == 9'd0) & ~(arrayNo8_fu_1761_p1 == 9'd8) & ~(arrayNo8_fu_1761_p1 == 9'd4) & ~(arrayNo8_fu_1761_p1 == 9'd3) & (or_cond_reg_2345_pp3_iter11_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1243 = (~(arrayNo7_fu_1802_p1 == 9'd7) & ~(arrayNo7_fu_1802_p1 == 9'd6) & ~(arrayNo7_fu_1802_p1 == 9'd5) & ~(arrayNo7_fu_1802_p1 == 9'd2) & ~(arrayNo7_fu_1802_p1 == 9'd1) & ~(arrayNo7_fu_1802_p1 == 9'd0) & ~(arrayNo7_fu_1802_p1 == 9'd8) & ~(arrayNo7_fu_1802_p1 == 9'd4) & ~(arrayNo7_fu_1802_p1 == 9'd3) & (or_cond_reg_2345_pp3_iter11_reg == 1'd1));
end

always @ (*) begin
    ap_condition_362 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign arrayNo7_fu_1802_p1 = $signed(tmp_127_reg_2359);

assign arrayNo8_fu_1761_p1 = $signed(tmp_128_reg_2354);

assign bound4_fu_1121_p0 = bound4_fu_1121_p00;

assign bound4_fu_1121_p00 = B_COL_3;

assign bound4_fu_1121_p2 = (bound4_fu_1121_p0 * $signed('h32));

assign exitcond10_fu_1354_p2 = ((ap_phi_mux_ic_phi_fu_1046_p4 == 6'd50) ? 1'b1 : 1'b0);

assign exitcond5_fu_1156_p2 = ((num_imag_reg_929 == tmp_V_180_reg_1907) ? 1'b1 : 1'b0);

assign exitcond_flatten8_fu_1337_p2 = ((indvar_flatten6_reg_1008 == bound4_reg_1962) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_1649_p2 = ((indvar_flatten_reg_1053 == 13'd5000) ? 1'b1 : 1'b0);

assign exitcond_fu_1145_p2 = ((i3_reg_918 == KER_bound_reg_1972) ? 1'b1 : 1'b0);

assign grp_fu_1086_p1 = 9'd50;

assign grp_fu_1829_p0 = 10'd50;

assign grp_fu_1829_p2 = grp_fu_1829_p20;

assign grp_fu_1829_p20 = ic_mid2_reg_2063;

assign i_10_fu_1150_p2 = (i3_reg_918 + 32'd1);

assign i_9_fu_1661_p2 = (ap_phi_mux_i_phi_fu_1068_p4 + 4'd1);

assign i_cast_fu_1640_p1 = ap_phi_mux_i_phi_fu_1068_p4;

assign i_cast_mid1_fu_1682_p1 = i_9_fu_1661_p2;

assign ib_4_fu_1348_p2 = (32'd1 + ap_phi_mux_ib_phi_fu_1023_p4);

assign ic3_fu_1386_p1 = ic_mid2_reg_2063;

assign ic_3_fu_1380_p2 = (6'd1 + ic_mid2_fu_1360_p3);

assign ic_mid2_fu_1360_p3 = ((exitcond10_fu_1354_p2[0:0] === 1'b1) ? 6'd0 : ap_phi_mux_ic_phi_fu_1046_p4);

assign idx_urem2_fu_1309_p3 = ((tmp_134_fu_1303_p2[0:0] === 1'b1) ? next_urem2_fu_1297_p2 : 9'd0);

assign idx_urem_fu_1329_p3 = ((tmp_135_fu_1323_p2[0:0] === 1'b1) ? next_urem_fu_1317_p2 : 9'd0);

assign ifzero_fu_1401_p2 = ((ic_3_reg_2079 == 6'd50) ? 1'b1 : 1'b0);

assign indvar_flatten_next7_fu_1342_p2 = (indvar_flatten6_reg_1008 + 38'd1);

assign indvar_flatten_next_fu_1655_p2 = (indvar_flatten_reg_1053 + 13'd1);

assign iter_4_fu_1191_p2 = (iter_reg_940 + 31'd1);

assign iter_cast_fu_1182_p1 = iter_reg_940;

assign j2_cast_fu_1209_p1 = j2_reg_951;

assign j_10_fu_1203_p2 = (j2_reg_951 + 9'd1);

assign j_9_fu_1722_p2 = (j_mid2_fu_1673_p3 + 9'd1);

assign j_cast_fu_1707_p1 = j_mid2_fu_1673_p3;

assign j_mid2_fu_1673_p3 = ((tmp_115_fu_1667_p2[0:0] === 1'b1) ? 9'd0 : j_reg_1075);

assign mul4_fu_1887_p0 = mul4_fu_1887_p00;

assign mul4_fu_1887_p00 = j_mid2_reg_2332_pp3_iter10_reg;

assign mul4_fu_1887_p1 = 20'd656;

assign mul_fu_1894_p0 = 20'd656;

assign mul_fu_1894_p1 = mul_fu_1894_p10;

assign mul_fu_1894_p10 = j_mid2_reg_2332_pp3_iter10_reg;

assign newIndex3_cast_fu_1805_p1 = grp_fu_1086_p2;

assign newIndex5_cast_fu_1764_p1 = grp_fu_1086_p2;

assign newIndex6_fu_1283_p1 = phi_urem_reg_984;

assign newIndex8_fu_1255_p1 = phi_urem2_reg_996;

assign next_mul2_fu_1229_p2 = (phi_mul2_reg_973 + 19'd656);

assign next_mul_fu_1223_p2 = (phi_mul_reg_962 + 19'd656);

assign next_urem2_fu_1297_p2 = (phi_urem2_reg_996 + 9'd1);

assign next_urem_fu_1317_p2 = (phi_urem_reg_984 + 9'd1);

assign num_imag_4_fu_1161_p2 = (num_imag_reg_929 + 32'd1);

assign or_cond_fu_1716_p2 = (tmp_122_mid2_fu_1699_p3 & tmp_116_fu_1711_p2);

assign output_data_fu_1617_p3 = ((tmp_133_fu_1580_p3[0:0] === 1'b1) ? p_neg_t_fu_1594_p2 : p_lshr_f_cast_fu_1613_p1);

assign p_1_mid2_fu_1548_p3 = ((exitcond10_reg_2058_pp2_iter4_reg[0:0] === 1'b1) ? 24'd0 : ap_phi_mux_p_1_phi_fu_1034_p4);

assign p_cast_fu_1555_p1 = $signed(tmp_100_reg_2301);

assign p_lshr_cast_fu_1590_p1 = $unsigned(tmp_96_fu_1587_p1);

assign p_lshr_f_cast_fu_1613_p1 = $unsigned(tmp_99_fu_1609_p1);

assign p_neg_fu_1564_p2 = (24'd0 - sum_V_9_fu_1558_p2);

assign p_neg_t_fu_1594_p2 = (26'd0 - p_lshr_cast_fu_1590_p1);

assign ret_V_3_fu_1426_p0 = B_V_3101_load_reg_2216;

assign ret_V_3_fu_1426_p1 = A_V_398_load_reg_2211;

assign ret_V_3_fu_1426_p2 = ($signed(ret_V_3_fu_1426_p0) * $signed(ret_V_3_fu_1426_p1));

assign ret_V_5_fu_1451_p0 = B_V_5_q0;

assign ret_V_5_fu_1451_p1 = A_V_5_q0;

assign ret_V_5_fu_1451_p2 = ($signed(ret_V_5_fu_1451_p0) * $signed(ret_V_5_fu_1451_p1));

assign ret_V_8_fu_1463_p0 = B_V_8_load_reg_2231;

assign ret_V_8_fu_1463_p1 = A_V_8_load_reg_2226;

assign ret_V_8_fu_1463_p2 = ($signed(ret_V_8_fu_1463_p0) * $signed(ret_V_8_fu_1463_p1));

assign ret_V_fu_1414_p0 = B_V_0_q0;

assign ret_V_fu_1414_p1 = A_V_0_q0;

assign ret_V_fu_1414_p2 = ($signed(ret_V_fu_1414_p0) * $signed(ret_V_fu_1414_p1));

assign start_out = real_start;

assign sum_V_9_fu_1558_p2 = ($signed(p_1_mid2_fu_1548_p3) + $signed(p_cast_fu_1555_p1));

assign tmp10_fu_1109_p2 = ($signed(tmp_V_182_reg_1912) * $signed(tmp_V_182_reg_1912));

assign tmp11_fu_1113_p2 = ($signed(tmp_V_184_reg_1920) * $signed(tmp_V_188_reg_1926));

assign tmp1_fu_1132_p2 = ($signed(tmp_V_182_reg_1912) * $signed(tmp_V_184_reg_1920));

assign tmp2_cast_fu_1522_p1 = $signed(tmp2_fu_1516_p2);

assign tmp2_fu_1516_p2 = ($signed(tmp4_cast_fu_1513_p1) + $signed(tmp3_cast_fu_1510_p1));

assign tmp3_cast_fu_1510_p1 = grp_fu_1853_p3;

assign tmp4_cast_fu_1513_p1 = grp_fu_1862_p3;

assign tmp6_cast_fu_1538_p1 = $signed(tmp6_fu_1532_p2);

assign tmp6_fu_1532_p2 = ($signed(tmp8_cast_fu_1529_p1) + $signed(tmp7_cast_fu_1526_p1));

assign tmp7_cast_fu_1526_p1 = grp_fu_1870_p3;

assign tmp8_cast_fu_1529_p1 = grp_fu_1879_p3;

assign tmp_100_fu_1542_p2 = ($signed(tmp6_cast_fu_1538_p1) + $signed(tmp2_cast_fu_1522_p1));

assign tmp_111_fu_1630_p2 = ($signed(tmp1_reg_1967) * $signed(tmp_V_182_reg_1912));

assign tmp_112_fu_1755_p0 = tmp_112_fu_1755_p00;

assign tmp_112_fu_1755_p00 = tmp_121_mid2_v_reg_2339_pp3_iter11_reg;

assign tmp_112_fu_1755_p2 = (tmp_112_fu_1755_p0 * $signed('h32));

assign tmp_113_fu_1104_p2 = ((tmp_V_reg_1901 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_114_fu_1644_p2 = ((i_cast_fu_1640_p1 < tmp_V_188_reg_1926) ? 1'b1 : 1'b0);

assign tmp_115_fu_1667_p2 = ((j_reg_1075 == 9'd500) ? 1'b1 : 1'b0);

assign tmp_116_fu_1711_p2 = ((j_cast_fu_1707_p1 < tmp_111_reg_2318) ? 1'b1 : 1'b0);

assign tmp_117_fu_1809_p2 = (tmp_112_fu_1755_p2 + newIndex3_cast_fu_1805_p1);

assign tmp_118_cast_fu_1815_p1 = $signed(tmp_117_fu_1809_p2);

assign tmp_118_fu_1768_p2 = (newIndex5_cast_fu_1764_p1 + tmp_112_fu_1755_p2);

assign tmp_119_cast_fu_1774_p1 = $signed(tmp_118_fu_1768_p2);

assign tmp_119_fu_1186_p2 = (($signed(iter_cast_fu_1182_p1) < $signed(A_COL_ITER_reg_1994)) ? 1'b1 : 1'b0);

assign tmp_120_fu_1197_p2 = ((j2_reg_951 == 9'd500) ? 1'b1 : 1'b0);

assign tmp_121_fu_1217_p2 = ((j2_cast_fu_1209_p1 < A_ROW_3) ? 1'b1 : 1'b0);

assign tmp_121_mid2_v_fu_1686_p3 = ((tmp_115_fu_1667_p2[0:0] === 1'b1) ? i_9_fu_1661_p2 : ap_phi_mux_i_phi_fu_1068_p4);

assign tmp_122_mid1_fu_1694_p2 = ((i_cast_mid1_fu_1682_p1 < tmp_V_188_reg_1926) ? 1'b1 : 1'b0);

assign tmp_122_mid2_fu_1699_p3 = ((tmp_115_fu_1667_p2[0:0] === 1'b1) ? tmp_122_mid1_fu_1694_p2 : tmp_114_fu_1644_p2);

assign tmp_124_cast_fu_1394_p1 = grp_fu_1829_p3;

assign tmp_126_fu_1788_p1 = in_stream_a_V_V_dout[7:0];

assign tmp_128_mid2_v_fu_1368_p3 = ((exitcond10_fu_1354_p2[0:0] === 1'b1) ? ib_4_fu_1348_p2 : ap_phi_mux_ib_phi_fu_1023_p4);

assign tmp_129_fu_1269_p1 = in_stream_a_V_V_dout[7:0];

assign tmp_132_fu_1376_p1 = tmp_128_mid2_v_fu_1368_p3[9:0];

assign tmp_133_fu_1580_p3 = sum_V_9_reg_2306[32'd23];

assign tmp_134_fu_1303_p2 = ((next_urem2_fu_1297_p2 < 9'd50) ? 1'b1 : 1'b0);

assign tmp_135_fu_1323_p2 = ((next_urem_fu_1317_p2 < 9'd50) ? 1'b1 : 1'b0);

assign tmp_96_fu_1587_p1 = $signed(tmp_95_reg_2313);

assign tmp_98_fu_1600_p4 = {{sum_V_9_reg_2306[23:7]}};

assign tmp_99_fu_1609_p1 = $signed(tmp_98_fu_1600_p4);

assign tmp_V_199_fu_1625_p1 = $signed(output_data_fu_1617_p3);

assign tmp_s_fu_1091_p2 = ((tmp_V_reg_1901 == 32'd4) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    bound4_reg_1962[0] <= 1'b0;
    ic3_reg_2085[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
end

endmodule //FC_1u_500u_10u_s
