module half_subtractor_tb;
  reg a,b;
  wire d,bout;
  half_subtractor hs(a,b,d,bout);
  initial begin;
    $dumpfile("half_subtractor.vcd");
    $dumpvars;
    $monitor("At time %0t: a=%b,b=%b,d=%b,bout=%b",$time, a,b,d,bout);
    a=0;b=0;
    #10;
    a=0;b=1;
    #10;
    a=1;b=0;
    #10;
    a=1;b=1;
end
endmodule
  
