;redcode
;assert 1
	SPL 0, <-2
	CMP -217, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SUB 10, @0
	ADD 5, @0
	SPL 0, #-2
	SPL 0, #-2
	SPL 0, -6
	SPL 0, -6
	ADD 130, 9
	SLT 21, @12
	SLT 21, @12
	SUB -101, <-7
	SUB @127, 106
	SUB @121, 106
	ADD 130, 9
	SUB @121, 106
	SUB @121, 106
	CMP -217, <-120
	MOV 100, 9
	DAT #121, #-900
	MOV 100, 9
	SLT 21, @12
	SUB 21, @12
	SUB 21, @12
	SUB 21, @12
	CMP -217, <-120
	SUB 21, @12
	SUB 10, @0
	SUB 10, @0
	SPL 0, -6
	MOV -7, <-20
	CMP @-127, @100
	CMP -217, <-120
	SPL 0, #-2
	MOV -1, <-20
	MOV -7, <-20
	MOV -1, <-20
	CMP -217, <-120
	ADD #271, <1
	CMP -217, <-120
	MOV -1, <-20
	CMP -217, <-120
	MOV -1, <-20
	SPL 0, -6
	MOV -1, <-20
	MOV -1, <-20
	SUB 10, @0
