#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Nov 21 15:55:22 2019
# Process ID: 15056
# Current directory: D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11824 D:\project\ethnet\kcu105_10gbaser_trd\hardware\vivado\runs\impl_run\10gbaser_trd.xpr
# Log file: D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/vivado.log
# Journal file: D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.xpr
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.bit} [get_hw_devices xcku040_0]
set_property PROBES.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.ltx} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
set_property PROBES.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_0/axi_stream_interface/ila_interface"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_0/ila_gen_mon_axis"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_1/axi_stream_interface/ila_interface"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_4 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_1/ila_gen_mon_axis"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_5 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"ila_gen_mon"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_6 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_0/axi_stream_interface/ila_interface"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_0/axi_stream_interface/ila_interface"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_0/axi_stream_interface/ila_interface"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_0/axi_stream_interface/ila_interface"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_0/axi_stream_interface/ila_interface"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_0/axi_stream_interface/ila_interface"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 36
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 36
wait_on_run impl_1
set_param general.maxthreads 32
launch_runs impl_1 -to_step write_bitstream -jobs 36
wait_on_run impl_1
set_property PROBES.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_0/axi_stream_interface/ila_interface"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_1/axi_stream_interface/ila_interface"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_0/axi_stream_interface/ila_interface"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_0/axi_stream_interface/ila_interface"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_0/axi_stream_interface/ila_interface"}]]
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata_1} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata_2} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata_3} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata_4} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata_5} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata_6} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata_7} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata_8} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata_9} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata_10} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata_11} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata_12} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata_13} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata_14} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata_15} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata_16} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tkeep} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tkeep_1} {axi_stream_gen_mon_1/axi_stream_interface/n_0_1} {axi_stream_gen_mon_1/axi_stream_interface/bb_rx_axis_tdata} {axi_stream_gen_mon_1/axi_stream_interface/bb_rx_axis_tkeep} {axi_stream_gen_mon_1/axi_stream_interface/bb_rx_axis_tlast} {axi_stream_gen_mon_1/axi_stream_interface/bb_rx_axis_tuser} {axi_stream_gen_mon_1/axi_stream_interface/bb_rx_axis_tvalid} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tlast} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tready} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tvalid} {axi_stream_gen_mon_1/axi_stream_interface/n_0_0} {axi_stream_gen_mon_1/axi_stream_interface/rx_axis_tdata} {axi_stream_gen_mon_1/axi_stream_interface/rx_axis_tkeep} {axi_stream_gen_mon_1/axi_stream_interface/rx_axis_tlast} {axi_stream_gen_mon_1/axi_stream_interface/rx_axis_tready} {axi_stream_gen_mon_1/axi_stream_interface/rx_axis_tuser} {axi_stream_gen_mon_1/axi_stream_interface/rx_axis_tvalid} {axi_stream_gen_mon_1/axi_stream_interface/tx_axis_tdata} {axi_stream_gen_mon_1/axi_stream_interface/tx_axis_tkeep} {axi_stream_gen_mon_1/axi_stream_interface/tx_axis_tlast} {axi_stream_gen_mon_1/axi_stream_interface/tx_axis_tready} {axi_stream_gen_mon_1/axi_stream_interface/tx_axis_tuser} {axi_stream_gen_mon_1/axi_stream_interface/tx_axis_tvalid} }
set_property PROBES.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 36
wait_on_run impl_1
get_param general.maxthreads
set_property PROBES.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {axi_stream_gen_mon_0/axi_stream_interface/D} {axi_stream_gen_mon_0/axi_stream_interface/Q} {axi_stream_gen_mon_0/axi_stream_interface/Q_10} {axi_stream_gen_mon_0/axi_stream_interface/Q_11} {axi_stream_gen_mon_0/axi_stream_interface/Q_12} {axi_stream_gen_mon_0/axi_stream_interface/Q_13} {axi_stream_gen_mon_0/axi_stream_interface/Q_14} {axi_stream_gen_mon_0/axi_stream_interface/Q_15} {axi_stream_gen_mon_0/axi_stream_interface/Q_16} {axi_stream_gen_mon_0/axi_stream_interface/Q_1} {axi_stream_gen_mon_0/axi_stream_interface/Q_2} {axi_stream_gen_mon_0/axi_stream_interface/Q_3} {axi_stream_gen_mon_0/axi_stream_interface/Q_4} {axi_stream_gen_mon_0/axi_stream_interface/Q_5} {axi_stream_gen_mon_0/axi_stream_interface/Q_6} {axi_stream_gen_mon_0/axi_stream_interface/Q_7} {axi_stream_gen_mon_0/axi_stream_interface/Q_8} {axi_stream_gen_mon_0/axi_stream_interface/Q_9} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_1} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_10} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_11} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_12} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_13} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_14} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_15} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_16} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_17} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_18} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_19} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_2} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_20} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_21} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_22} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_23} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_24} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_25} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_26} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_27} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_28} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_29} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_3} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_30} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_31} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_32} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_33} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_34} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_35} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_36} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_37} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_38} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_39} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_4} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_40} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_41} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_42} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_43} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_44} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_45} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_46} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_47} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_48} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_49} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_5} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_50} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_51} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_52} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_53} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_54} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_55} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_56} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_57} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_58} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_59} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_6} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_60} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_61} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_62} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_63} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_64} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_65} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_66} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_67} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_68} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_69} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_7} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_70} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_71} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_72} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_73} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_74} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_75} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_8} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_9} {axi_stream_gen_mon_0/axi_stream_interface/bbstub_m_axis_tlast} {axi_stream_gen_mon_0/axi_stream_interface/bbstub_m_axis_tuser} {axi_stream_gen_mon_0/axi_stream_interface/bbstub_m_axis_tvalid} {axi_stream_gen_mon_0/axi_stream_interface/bbstub_s_axis_tready} {axi_stream_gen_mon_0/axi_stream_interface/bbstub_s_axis_tready_0} {axi_stream_gen_mon_0/axi_stream_interface/in0} {axi_stream_gen_mon_0/axi_stream_interface/m_axis_rx_0_tdata} {axi_stream_gen_mon_0/axi_stream_interface/m_axis_rx_0_tlast} {axi_stream_gen_mon_0/axi_stream_interface/m_axis_rx_0_tuser} {axi_stream_gen_mon_0/axi_stream_interface/m_axis_rx_0_tvalid} {axi_stream_gen_mon_0/axi_stream_interface/out} {axi_stream_gen_mon_0/axi_stream_interface/reg_rx_tready_reg} {axi_stream_gen_mon_0/axi_stream_interface/reg_tx_tvalid_reg} {axi_stream_gen_mon_0/axi_stream_interface/reg_tx_tvalid_reg_1} {axi_stream_gen_mon_0/axi_stream_interface/reg_tx_tvalid_reg_2} {axi_stream_gen_mon_0/axi_stream_interface/reg_tx_tvalid_reg_3} {axi_stream_gen_mon_0/axi_stream_interface/reg_tx_tvalid_reg_4} {axi_stream_gen_mon_0/axi_stream_interface/s_axis_tx_0_tready} {axi_stream_gen_mon_0/axi_stream_interface/tx_axis_tvalid_g} }
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {axi_stream_gen_mon_1/axi_stream_interface/D} {axi_stream_gen_mon_1/axi_stream_interface/Q} {axi_stream_gen_mon_1/axi_stream_interface/Q_10} {axi_stream_gen_mon_1/axi_stream_interface/Q_11} {axi_stream_gen_mon_1/axi_stream_interface/Q_12} {axi_stream_gen_mon_1/axi_stream_interface/Q_13} {axi_stream_gen_mon_1/axi_stream_interface/Q_14} {axi_stream_gen_mon_1/axi_stream_interface/Q_15} {axi_stream_gen_mon_1/axi_stream_interface/Q_16} {axi_stream_gen_mon_1/axi_stream_interface/Q_1} {axi_stream_gen_mon_1/axi_stream_interface/Q_2} {axi_stream_gen_mon_1/axi_stream_interface/Q_3} {axi_stream_gen_mon_1/axi_stream_interface/Q_4} {axi_stream_gen_mon_1/axi_stream_interface/Q_5} {axi_stream_gen_mon_1/axi_stream_interface/Q_6} {axi_stream_gen_mon_1/axi_stream_interface/Q_7} {axi_stream_gen_mon_1/axi_stream_interface/Q_8} {axi_stream_gen_mon_1/axi_stream_interface/Q_9} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_1} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_10} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_11} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_12} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_13} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_14} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_15} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_16} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_17} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_18} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_19} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_2} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_20} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_21} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_22} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_23} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_24} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_25} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_26} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_27} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_28} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_29} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_3} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_30} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_31} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_32} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_33} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_34} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_35} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_36} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_37} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_38} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_39} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_4} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_40} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_41} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_42} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_43} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_44} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_45} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_46} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_47} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_48} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_49} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_5} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_50} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_51} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_52} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_53} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_54} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_55} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_56} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_57} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_58} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_59} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_6} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_60} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_61} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_62} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_63} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_64} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_65} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_66} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_67} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_68} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_69} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_7} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_70} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_71} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_72} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_73} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_74} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_75} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_8} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_9} {axi_stream_gen_mon_1/axi_stream_interface/bbstub_m_axis_tlast} {axi_stream_gen_mon_1/axi_stream_interface/bbstub_m_axis_tuser} {axi_stream_gen_mon_1/axi_stream_interface/bbstub_m_axis_tvalid} {axi_stream_gen_mon_1/axi_stream_interface/bbstub_s_axis_tready} {axi_stream_gen_mon_1/axi_stream_interface/bbstub_s_axis_tready_0} {axi_stream_gen_mon_1/axi_stream_interface/in0} {axi_stream_gen_mon_1/axi_stream_interface/m_axis_rx_1_tdata} {axi_stream_gen_mon_1/axi_stream_interface/m_axis_rx_1_tlast} {axi_stream_gen_mon_1/axi_stream_interface/m_axis_rx_1_tuser} {axi_stream_gen_mon_1/axi_stream_interface/m_axis_rx_1_tvalid} {axi_stream_gen_mon_1/axi_stream_interface/out} {axi_stream_gen_mon_1/axi_stream_interface/reg_rx_tready_reg} {axi_stream_gen_mon_1/axi_stream_interface/reg_tx_tvalid_reg} {axi_stream_gen_mon_1/axi_stream_interface/reg_tx_tvalid_reg_1} {axi_stream_gen_mon_1/axi_stream_interface/s_axis_tx_1_tready} {axi_stream_gen_mon_1/axi_stream_interface/tx_axis_tvalid_g} }
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 36
wait_on_run impl_1
set_property PROBES.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_0/axi_stream_interface/ila_interface"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_1/axi_stream_interface/ila_interface"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]]
set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY none [get_runs synth_1]
reset_run synth_1
set_param generl.maxthreads 32
set_param general.maxthreads 32
launch_runs impl_1 -to_step write_bitstream -jobs 36
wait_on_run impl_1
set_property PROBES.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_4 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_1/ila_gen_mon_axis"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_5 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {axi_stream_gen_mon_0/axi_stream_interface/bb_rx_axis_tdata} {axi_stream_gen_mon_0/axi_stream_interface/bb_rx_axis_tkeep} {axi_stream_gen_mon_0/axi_stream_interface/bb_rx_axis_tlast} {axi_stream_gen_mon_0/axi_stream_interface/bb_rx_axis_tready} {axi_stream_gen_mon_0/axi_stream_interface/bb_rx_axis_tuser} {axi_stream_gen_mon_0/axi_stream_interface/bb_rx_axis_tvalid} {axi_stream_gen_mon_0/axi_stream_interface/bb_tx_axis_tdata} {axi_stream_gen_mon_0/axi_stream_interface/bb_tx_axis_tkeep} {axi_stream_gen_mon_0/axi_stream_interface/bb_tx_axis_tlast} {axi_stream_gen_mon_0/axi_stream_interface/bb_tx_axis_tready} {axi_stream_gen_mon_0/axi_stream_interface/bb_tx_axis_tuser} {axi_stream_gen_mon_0/axi_stream_interface/bb_tx_axis_tvalid} {axi_stream_gen_mon_0/axi_stream_interface/rx_axis_tdata} {axi_stream_gen_mon_0/axi_stream_interface/rx_axis_tkeep} {axi_stream_gen_mon_0/axi_stream_interface/rx_axis_tlast} {axi_stream_gen_mon_0/axi_stream_interface/rx_axis_tready} {axi_stream_gen_mon_0/axi_stream_interface/rx_axis_tuser} {axi_stream_gen_mon_0/axi_stream_interface/rx_axis_tvalid} {axi_stream_gen_mon_0/axi_stream_interface/tx_axis_tdata} {axi_stream_gen_mon_0/axi_stream_interface/tx_axis_tkeep} {axi_stream_gen_mon_0/axi_stream_interface/tx_axis_tlast} {axi_stream_gen_mon_0/axi_stream_interface/tx_axis_tready} {axi_stream_gen_mon_0/axi_stream_interface/tx_axis_tuser} {axi_stream_gen_mon_0/axi_stream_interface/tx_axis_tvalid} }
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {axi_stream_gen_mon_0/axi_stream_interface_n_75} {axi_stream_gen_mon_0/rx_axis_tdata} {axi_stream_gen_mon_0/rx_axis_tkeep} {axi_stream_gen_mon_0/rx_axis_tlast} {axi_stream_gen_mon_0/rx_axis_tready_lb} {axi_stream_gen_mon_0/rx_axis_tuser} {axi_stream_gen_mon_0/rx_axis_tvalid} {axi_stream_gen_mon_0/tx_axis_tdata} {axi_stream_gen_mon_0/tx_axis_tdata_g} {axi_stream_gen_mon_0/tx_axis_tdata_lb} {axi_stream_gen_mon_0/tx_axis_tkeep} {axi_stream_gen_mon_0/tx_axis_tkeep_g} {axi_stream_gen_mon_0/tx_axis_tkeep_lb} {axi_stream_gen_mon_0/tx_axis_tlast} {axi_stream_gen_mon_0/tx_axis_tlast_g} {axi_stream_gen_mon_0/tx_axis_tlast_lb} {axi_stream_gen_mon_0/tx_axis_tready} {axi_stream_gen_mon_0/tx_axis_tready_1} {axi_stream_gen_mon_0/tx_axis_tuser} {axi_stream_gen_mon_0/tx_axis_tuser_g} {axi_stream_gen_mon_0/tx_axis_tuser_lb} {axi_stream_gen_mon_0/tx_axis_tvalid} {axi_stream_gen_mon_0/tx_axis_tvalid_g} {axi_stream_gen_mon_0/tx_axis_tvalid_lb} }
add_wave -into {hw_ila_data_3.wcfg} -radix hex { {axi_stream_gen_mon_1/axi_stream_interface/bb_rx_axis_tdata} {axi_stream_gen_mon_1/axi_stream_interface/bb_rx_axis_tkeep} {axi_stream_gen_mon_1/axi_stream_interface/bb_rx_axis_tlast} {axi_stream_gen_mon_1/axi_stream_interface/bb_rx_axis_tready} {axi_stream_gen_mon_1/axi_stream_interface/bb_rx_axis_tuser} {axi_stream_gen_mon_1/axi_stream_interface/bb_rx_axis_tvalid} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tkeep} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tlast} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tready} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tuser} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tvalid} {axi_stream_gen_mon_1/axi_stream_interface/rx_axis_tdata} {axi_stream_gen_mon_1/axi_stream_interface/rx_axis_tkeep} {axi_stream_gen_mon_1/axi_stream_interface/rx_axis_tlast} {axi_stream_gen_mon_1/axi_stream_interface/rx_axis_tready} {axi_stream_gen_mon_1/axi_stream_interface/rx_axis_tuser} {axi_stream_gen_mon_1/axi_stream_interface/rx_axis_tvalid} {axi_stream_gen_mon_1/axi_stream_interface/tx_axis_tdata} {axi_stream_gen_mon_1/axi_stream_interface/tx_axis_tkeep} {axi_stream_gen_mon_1/axi_stream_interface/tx_axis_tlast} {axi_stream_gen_mon_1/axi_stream_interface/tx_axis_tready} {axi_stream_gen_mon_1/axi_stream_interface/tx_axis_tuser} {axi_stream_gen_mon_1/axi_stream_interface/tx_axis_tvalid} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_0/axi_stream_interface/ila_interface"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_0/axi_stream_interface/ila_interface"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_0/axi_stream_interface/ila_interface"}]]
set_property -dict [list CONFIG.C_DATA_DEPTH {1024}] [get_ips ila_gen_mon_axis]
generate_target all [get_files  D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/ip/ila_gen_mon_axis/ila_gen_mon_axis.xci]
catch { config_ip_cache -export [get_ips -all ila_gen_mon_axis] }
export_ip_user_files -of_objects [get_files D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/ip/ila_gen_mon_axis/ila_gen_mon_axis.xci] -no_script -sync -force -quiet
reset_run ila_gen_mon_axis_synth_1
launch_runs -jobs 36 ila_gen_mon_axis_synth_1
export_simulation -of_objects [get_files D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/ip/ila_gen_mon_axis/ila_gen_mon_axis.xci] -directory D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.ip_user_files/sim_scripts -ip_user_files_dir D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.ip_user_files -ipstatic_source_dir D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.cache/compile_simlib/modelsim} {questa=D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.cache/compile_simlib/questa} {riviera=D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.cache/compile_simlib/riviera} {activehdl=D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.C_DATA_DEPTH {1024}] [get_ips ila_interface]
generate_target all [get_files  D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/ip/ila_interface/ila_interface.xci]
catch { config_ip_cache -export [get_ips -all ila_interface] }
export_ip_user_files -of_objects [get_files D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/ip/ila_interface/ila_interface.xci] -no_script -sync -force -quiet
reset_run ila_interface_synth_1
launch_runs -jobs 36 ila_interface_synth_1
export_simulation -of_objects [get_files D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/ip/ila_interface/ila_interface.xci] -directory D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.ip_user_files/sim_scripts -ip_user_files_dir D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.ip_user_files -ipstatic_source_dir D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.cache/compile_simlib/modelsim} {questa=D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.cache/compile_simlib/questa} {riviera=D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.cache/compile_simlib/riviera} {activehdl=D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 36
wait_on_run impl_1
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_1/axi_stream_interface/ila_interface"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_1/axi_stream_interface/ila_interface"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_1/axi_stream_interface/ila_interface"}]]
set_property PROBES.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
