/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_dma_io2mem_subch_ecl_tx_subch0.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 12/7/11 2:09p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Dec  6 18:45:22 2011
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/a0/bchp_dma_io2mem_subch_ecl_tx_subch0.h $
 * 
 * Hydra_Software_Devel/2   12/7/11 2:09p mward
 * SW7435-3: Synced up with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_H__
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_H__

/***************************************************************************
 *DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 - DMA_IO2MEM_SUBCH registers ECL TX SUBCH0
 ***************************************************************************/
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_SUBCH_CONTROL 0x00fed040 /* Subchannel Control Register */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_LLM_CMD 0x00fed044 /* "LLM Command Register.,Contains set of commands/parameters DMA should pass to LLM while issuing various LLM commands." */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_FREE_DESC_REQ_NUM 0x00fed048 /* Free Descriptors Information Register */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DESC_THRESHOLD 0x00fed04c /* Descriptor Threshold Register. */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_FC_THRESHOLD 0x00fed050 /* Flow Control threshold Register */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_BUFF_SIZE 0x00fed054 /* "Buffer Size.,Indicates a buffer size multiplicator accociated with specific sub channel. Given in a units of 64 Bytes." */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DROP_PACKET_STAT 0x00fed058 /* Dropped Packets Statistics Status Register */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DROP_PACKET_STAT_RESET 0x00fed05c /* Reset Dropped Packets Statistics Register */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG1 0x00fed060 /* Debug Register #1 */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG2 0x00fed064 /* Debug Register #2 */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG3 0x00fed068 /* Debug Register #3 */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG4 0x00fed06c /* Debug Register #4 */

/***************************************************************************
 *SUBCH_CONTROL - Subchannel Control Register
 ***************************************************************************/
/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: SUBCH_CONTROL :: reserved0 [31:01] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_SUBCH_CONTROL_reserved0_MASK 0xfffffffe
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_SUBCH_CONTROL_reserved0_SHIFT 1

/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: SUBCH_CONTROL :: subch_en [00:00] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_SUBCH_CONTROL_subch_en_MASK 0x00000001
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_SUBCH_CONTROL_subch_en_SHIFT 0
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_SUBCH_CONTROL_subch_en_DEFAULT 0x00000000

/***************************************************************************
 *LLM_CMD - "LLM Command Register.,Contains set of commands/parameters DMA should pass to LLM while issuing various LLM commands."
 ***************************************************************************/
/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: LLM_CMD :: reserved0 [31:12] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_LLM_CMD_reserved0_MASK 0xfffff000
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_LLM_CMD_reserved0_SHIFT 12

/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: LLM_CMD :: assign_packet_seq [11:11] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_LLM_CMD_assign_packet_seq_MASK 0x00000800
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_LLM_CMD_assign_packet_seq_SHIFT 11
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_LLM_CMD_assign_packet_seq_DEFAULT 0x00000000

/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: LLM_CMD :: subch_qid [10:01] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_LLM_CMD_subch_qid_MASK 0x000007fe
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_LLM_CMD_subch_qid_SHIFT 1
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_LLM_CMD_subch_qid_DEFAULT 0x00000000

/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: LLM_CMD :: llm_cmd_en [00:00] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_LLM_CMD_llm_cmd_en_MASK 0x00000001
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_LLM_CMD_llm_cmd_en_SHIFT 0
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_LLM_CMD_llm_cmd_en_DEFAULT 0x00000000

/***************************************************************************
 *FREE_DESC_REQ_NUM - Free Descriptors Information Register
 ***************************************************************************/
/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: FREE_DESC_REQ_NUM :: reserved0 [31:18] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_FREE_DESC_REQ_NUM_reserved0_MASK 0xfffc0000
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_FREE_DESC_REQ_NUM_reserved0_SHIFT 18

/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: FREE_DESC_REQ_NUM :: free_desc_req_num_val [17:10] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_FREE_DESC_REQ_NUM_free_desc_req_num_val_MASK 0x0003fc00
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_FREE_DESC_REQ_NUM_free_desc_req_num_val_SHIFT 10
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_FREE_DESC_REQ_NUM_free_desc_req_num_val_DEFAULT 0x00000000

/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: FREE_DESC_REQ_NUM :: free_desc_qid [09:00] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_FREE_DESC_REQ_NUM_free_desc_qid_MASK 0x000003ff
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_FREE_DESC_REQ_NUM_free_desc_qid_SHIFT 0
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_FREE_DESC_REQ_NUM_free_desc_qid_DEFAULT 0x00000000

/***************************************************************************
 *DESC_THRESHOLD - Descriptor Threshold Register.
 ***************************************************************************/
/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: DESC_THRESHOLD :: reserved0 [31:11] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DESC_THRESHOLD_reserved0_MASK 0xfffff800
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DESC_THRESHOLD_reserved0_SHIFT 11

/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: DESC_THRESHOLD :: desc_threshold_en [10:10] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DESC_THRESHOLD_desc_threshold_en_MASK 0x00000400
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DESC_THRESHOLD_desc_threshold_en_SHIFT 10
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DESC_THRESHOLD_desc_threshold_en_DEFAULT 0x00000000

/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: DESC_THRESHOLD :: desc_threshold_val [09:00] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DESC_THRESHOLD_desc_threshold_val_MASK 0x000003ff
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DESC_THRESHOLD_desc_threshold_val_SHIFT 0
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DESC_THRESHOLD_desc_threshold_val_DEFAULT 0x00000000

/***************************************************************************
 *FC_THRESHOLD - Flow Control threshold Register
 ***************************************************************************/
/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: FC_THRESHOLD :: reserved0 [31:11] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_FC_THRESHOLD_reserved0_MASK 0xfffff800
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_FC_THRESHOLD_reserved0_SHIFT 11

/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: FC_THRESHOLD :: fc_threshold_en [10:10] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_FC_THRESHOLD_fc_threshold_en_MASK 0x00000400
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_FC_THRESHOLD_fc_threshold_en_SHIFT 10
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_FC_THRESHOLD_fc_threshold_en_DEFAULT 0x00000000

/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: FC_THRESHOLD :: fc_threshold_val [09:00] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_FC_THRESHOLD_fc_threshold_val_MASK 0x000003ff
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_FC_THRESHOLD_fc_threshold_val_SHIFT 0
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_FC_THRESHOLD_fc_threshold_val_DEFAULT 0x00000000

/***************************************************************************
 *BUFF_SIZE - "Buffer Size.,Indicates a buffer size multiplicator accociated with specific sub channel. Given in a units of 64 Bytes."
 ***************************************************************************/
/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: BUFF_SIZE :: reserved0 [31:08] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_BUFF_SIZE_reserved0_MASK 0xffffff00
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_BUFF_SIZE_reserved0_SHIFT 8

/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: BUFF_SIZE :: buff_size_val [07:00] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_BUFF_SIZE_buff_size_val_MASK 0x000000ff
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_BUFF_SIZE_buff_size_val_SHIFT 0
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_BUFF_SIZE_buff_size_val_DEFAULT 0x00000000

/***************************************************************************
 *DROP_PACKET_STAT - Dropped Packets Statistics Status Register
 ***************************************************************************/
/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: DROP_PACKET_STAT :: reserved0 [31:16] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DROP_PACKET_STAT_reserved0_MASK 0xffff0000
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DROP_PACKET_STAT_reserved0_SHIFT 16

/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: DROP_PACKET_STAT :: nobuff_packet_cnt [15:00] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DROP_PACKET_STAT_nobuff_packet_cnt_MASK 0x0000ffff
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DROP_PACKET_STAT_nobuff_packet_cnt_SHIFT 0
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DROP_PACKET_STAT_nobuff_packet_cnt_DEFAULT 0x00000000

/***************************************************************************
 *DROP_PACKET_STAT_RESET - Reset Dropped Packets Statistics Register
 ***************************************************************************/
/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: DROP_PACKET_STAT_RESET :: reserved0 [31:01] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DROP_PACKET_STAT_RESET_reserved0_MASK 0xfffffffe
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DROP_PACKET_STAT_RESET_reserved0_SHIFT 1

/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: DROP_PACKET_STAT_RESET :: nobuff_packet_cnt_reset [00:00] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DROP_PACKET_STAT_RESET_nobuff_packet_cnt_reset_MASK 0x00000001
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DROP_PACKET_STAT_RESET_nobuff_packet_cnt_reset_SHIFT 0
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DROP_PACKET_STAT_RESET_nobuff_packet_cnt_reset_DEFAULT 0x00000000

/***************************************************************************
 *DEBUG_REG1 - Debug Register #1
 ***************************************************************************/
/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: DEBUG_REG1 :: reserved0 [31:27] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG1_reserved0_MASK 0xf8000000
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG1_reserved0_SHIFT 27

/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: DEBUG_REG1 :: drop_active [26:26] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG1_drop_active_MASK 0x04000000
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG1_drop_active_SHIFT 26
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG1_drop_active_DEFAULT 0x00000000

/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: DEBUG_REG1 :: descriptor_full [25:25] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG1_descriptor_full_MASK 0x02000000
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG1_descriptor_full_SHIFT 25
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG1_descriptor_full_DEFAULT 0x00000000

/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: DEBUG_REG1 :: descriptor_available [24:24] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG1_descriptor_available_MASK 0x01000000
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG1_descriptor_available_SHIFT 24
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG1_descriptor_available_DEFAULT 0x00000000

/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: DEBUG_REG1 :: th_desc_cnt [23:14] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG1_th_desc_cnt_MASK 0x00ffc000
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG1_th_desc_cnt_SHIFT 14
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG1_th_desc_cnt_DEFAULT 0x00000000

/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: DEBUG_REG1 :: curr_desc_ptr [13:01] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG1_curr_desc_ptr_MASK 0x00003ffe
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG1_curr_desc_ptr_SHIFT 1
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG1_curr_desc_ptr_DEFAULT 0x00000000

/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: DEBUG_REG1 :: fifo_ready [00:00] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG1_fifo_ready_MASK 0x00000001
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG1_fifo_ready_SHIFT 0
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG1_fifo_ready_DEFAULT 0x00000000

/***************************************************************************
 *DEBUG_REG2 - Debug Register #2
 ***************************************************************************/
/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: DEBUG_REG2 :: reserved0 [31:25] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG2_reserved0_MASK 0xfe000000
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG2_reserved0_SHIFT 25

/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: DEBUG_REG2 :: desc_byte_cnt [24:14] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG2_desc_byte_cnt_MASK 0x01ffc000
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG2_desc_byte_cnt_SHIFT 14
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG2_desc_byte_cnt_DEFAULT 0x00000000

/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: DEBUG_REG2 :: packet_byte_cnt [13:00] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG2_packet_byte_cnt_MASK 0x00003fff
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG2_packet_byte_cnt_SHIFT 0
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG2_packet_byte_cnt_DEFAULT 0x00000000

/***************************************************************************
 *DEBUG_REG3 - Debug Register #3
 ***************************************************************************/
/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: DEBUG_REG3 :: reserved0 [31:23] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG3_reserved0_MASK 0xff800000
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG3_reserved0_SHIFT 23

/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: DEBUG_REG3 :: ll_desc_cnt [22:13] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG3_ll_desc_cnt_MASK 0x007fe000
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG3_ll_desc_cnt_SHIFT 13
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG3_ll_desc_cnt_DEFAULT 0x00000000

/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: DEBUG_REG3 :: ll_buff_desc_cnt [12:00] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG3_ll_buff_desc_cnt_MASK 0x00001fff
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG3_ll_buff_desc_cnt_SHIFT 0
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG3_ll_buff_desc_cnt_DEFAULT 0x00000000

/***************************************************************************
 *DEBUG_REG4 - Debug Register #4
 ***************************************************************************/
/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: DEBUG_REG4 :: reserved0 [31:23] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG4_reserved0_MASK 0xff800000
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG4_reserved0_SHIFT 23

/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: DEBUG_REG4 :: packet_desc_cnt [22:13] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG4_packet_desc_cnt_MASK 0x007fe000
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG4_packet_desc_cnt_SHIFT 13
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG4_packet_desc_cnt_DEFAULT 0x00000000

/* DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0 :: DEBUG_REG4 :: pfd_addr [12:00] */
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG4_pfd_addr_MASK 0x00001fff
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG4_pfd_addr_SHIFT 0
#define BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG4_pfd_addr_DEFAULT 0x00000000

#endif /* #ifndef BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_H__ */

/* End of File */
