<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686098932283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686098932283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun  6 17:48:52 2023 " "Processing started: Tue Jun  6 17:48:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686098932283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098932283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098932284 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686098932484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686098932484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16w_2to1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_16w_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_16w_2to1 " "Found entity 1: Mux_16w_2to1" {  } { { "Mux_16w_2to1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098936278 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_16w_2to1_tb " "Found entity 2: Mux_16w_2to1_tb" {  } { { "Mux_16w_2to1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_2to1.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098936278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098936278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonsyncreg.sv 2 2 " "Found 2 design units, including 2 entities, in source file buttonsyncreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonSyncReg " "Found entity 1: ButtonSyncReg" {  } { { "ButtonSyncReg.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/ButtonSyncReg.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098936280 ""} { "Info" "ISGN_ENTITY_NAME" "2 ButtonSyncReg_tb " "Found entity 2: ButtonSyncReg_tb" {  } { { "ButtonSyncReg.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/ButtonSyncReg.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098936280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098936280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16w_8_to_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_16w_8_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_16w_8_to_1 " "Found entity 1: Mux_16w_8_to_1" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098936283 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_16w_8_to_1_tb " "Found entity 2: Mux_16w_8_to_1_tb" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098936283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098936283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile16x16a.sv 2 2 " "Found 2 design units, including 2 entities, in source file regfile16x16a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile16x16a " "Found entity 1: regfile16x16a" {  } { { "regfile16x16a.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/regfile16x16a.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098936284 ""} { "Info" "ISGN_ENTITY_NAME" "2 regfile16x16a_tb " "Found entity 2: regfile16x16a_tb" {  } { { "regfile16x16a.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/regfile16x16a.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098936284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098936284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098936289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098936289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 2 2 " "Found 2 design units, including 2 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/PC.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098936293 ""} { "Info" "ISGN_ENTITY_NAME" "2 PC_tb " "Found entity 2: PC_tb" {  } { { "PC.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/PC.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098936293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098936293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.sv 2 2 " "Found 2 design units, including 2 entities, in source file ir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/IR.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098936297 ""} { "Info" "ISGN_ENTITY_NAME" "2 IR_tb " "Found entity 2: IR_tb" {  } { { "IR.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/IR.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098936297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098936297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 2 2 " "Found 2 design units, including 2 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098936298 ""} { "Info" "ISGN_ENTITY_NAME" "2 FSM_tb " "Found entity 2: FSM_tb" {  } { { "FSM.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/FSM.sv" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098936298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098936298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 2 2 " "Found 2 design units, including 2 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Datapath.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098936303 ""} { "Info" "ISGN_ENTITY_NAME" "2 Datapath_tb " "Found entity 2: Datapath_tb" {  } { { "Datapath.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Datapath.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098936303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098936303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/DataMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098936307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098936307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 2 2 " "Found 2 design units, including 2 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098936308 ""} { "Info" "ISGN_ENTITY_NAME" "2 ControlUnit_tb " "Found entity 2: ControlUnit_tb" {  } { { "ControlUnit.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/ControlUnit.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098936308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098936308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/ALU.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098936312 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU_tb " "Found entity 2: ALU_tb" {  } { { "ALU.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/ALU.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098936312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098936312 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Decoder.sv(25) " "Verilog HDL warning at Decoder.sv(25): extended using \"x\" or \"z\"" {  } { { "Decoder.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Decoder.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686098936317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098936318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098936318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/InstructionMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098936321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098936321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyfilter.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyfilter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KeyFilter " "Found entity 1: KeyFilter" {  } { { "KeyFilter.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/KeyFilter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098936322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098936322 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 Project.sv(5) " "Verilog HDL Declaration information at Project.sv(5): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "Project.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Project.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686098936322 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 Project.sv(5) " "Verilog HDL Declaration information at Project.sv(5): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "Project.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Project.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686098936322 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 Project.sv(5) " "Verilog HDL Declaration information at Project.sv(5): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "Project.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Project.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686098936322 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 Project.sv(5) " "Verilog HDL Declaration information at Project.sv(5): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "Project.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Project.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686098936322 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 Project.sv(5) " "Verilog HDL Declaration information at Project.sv(5): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "Project.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Project.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686098936322 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 Project.sv(5) " "Verilog HDL Declaration information at Project.sv(5): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "Project.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Project.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686098936322 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 Project.sv(5) " "Verilog HDL Declaration information at Project.sv(5): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "Project.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Project.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686098936322 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 Project.sv(5) " "Verilog HDL Declaration information at Project.sv(5): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "Project.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Project.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686098936322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.sv 1 1 " "Found 1 design units, including 1 entities, in source file project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Project " "Found entity 1: Project" {  } { { "Project.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Project.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098936323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098936323 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project " "Elaborating entity \"Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686098936360 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[3\] Project.sv(7) " "Output port \"LEDG\[3\]\" at Project.sv(7) has no driver" {  } { { "Project.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Project.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686098936364 "|Project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonSyncReg ButtonSyncReg:button " "Elaborating entity \"ButtonSyncReg\" for hierarchy \"ButtonSyncReg:button\"" {  } { { "Project.sv" "button" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Project.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686098936384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyFilter KeyFilter:Filter " "Elaborating entity \"KeyFilter\" for hierarchy \"KeyFilter:Filter\"" {  } { { "Project.sv" "Filter" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Project.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686098936387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:process " "Elaborating entity \"Processor\" for hierarchy \"Processor:process\"" {  } { { "Project.sv" "process" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Project.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686098936392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit Processor:process\|ControlUnit:controller " "Elaborating entity \"ControlUnit\" for hierarchy \"Processor:process\|ControlUnit:controller\"" {  } { { "Processor.sv" "controller" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Processor.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686098936394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory Processor:process\|ControlUnit:controller\|InstructionMemory:ROM " "Elaborating entity \"InstructionMemory\" for hierarchy \"Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\"" {  } { { "ControlUnit.sv" "ROM" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/ControlUnit.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686098936397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\"" {  } { { "InstructionMemory.v" "altsyncram_component" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/InstructionMemory.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686098936463 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\"" {  } { { "InstructionMemory.v" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/InstructionMemory.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686098936468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098936469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098936469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098936469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file InstructionMemory.mif " "Parameter \"init_file\" = \"InstructionMemory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098936469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098936469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098936469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098936469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098936469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098936469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098936469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098936469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098936469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098936469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098936469 ""}  } { { "InstructionMemory.v" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/InstructionMemory.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686098936469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m7d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m7d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m7d1 " "Found entity 1: altsyncram_m7d1" {  } { { "db/altsyncram_m7d1.tdf" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/db/altsyncram_m7d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098936503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098936503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m7d1 Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_m7d1:auto_generated " "Elaborating entity \"altsyncram_m7d1\" for hierarchy \"Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_m7d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelquartusquesta/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686098936504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ule2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ule2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ule2 " "Found entity 1: altsyncram_ule2" {  } { { "db/altsyncram_ule2.tdf" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/db/altsyncram_ule2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098936531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098936531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ule2 Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_m7d1:auto_generated\|altsyncram_ule2:altsyncram1 " "Elaborating entity \"altsyncram_ule2\" for hierarchy \"Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_m7d1:auto_generated\|altsyncram_ule2:altsyncram1\"" {  } { { "db/altsyncram_m7d1.tdf" "altsyncram1" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/db/altsyncram_m7d1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686098936531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_m7d1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_m7d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_m7d1.tdf" "mgl_prim2" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/db/altsyncram_m7d1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686098937021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_m7d1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_m7d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_m7d1.tdf" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/db/altsyncram_m7d1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686098937030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_m7d1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_m7d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098937030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098937030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098937030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098937030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 128 " "Parameter \"NUMWORDS\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098937030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098937030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098937030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 7 " "Parameter \"WIDTHAD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098937030 ""}  } { { "db/altsyncram_m7d1.tdf" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/db/altsyncram_m7d1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686098937030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_m7d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_m7d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelquartusquesta/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686098937110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_m7d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_m7d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelquartusquesta/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686098937187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_m7d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_m7d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "c:/intelquartusquesta/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686098937260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR Processor:process\|ControlUnit:controller\|IR:instrucReg " "Elaborating entity \"IR\" for hierarchy \"Processor:process\|ControlUnit:controller\|IR:instrucReg\"" {  } { { "ControlUnit.sv" "instrucReg" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/ControlUnit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686098937285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM Processor:process\|ControlUnit:controller\|FSM:controller " "Elaborating entity \"FSM\" for hierarchy \"Processor:process\|ControlUnit:controller\|FSM:controller\"" {  } { { "ControlUnit.sv" "controller" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/ControlUnit.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686098937288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Processor:process\|ControlUnit:controller\|PC:counter " "Elaborating entity \"PC\" for hierarchy \"Processor:process\|ControlUnit:controller\|PC:counter\"" {  } { { "ControlUnit.sv" "counter" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/ControlUnit.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686098937292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Processor:process\|Datapath:datapath " "Elaborating entity \"Datapath\" for hierarchy \"Processor:process\|Datapath:datapath\"" {  } { { "Processor.sv" "datapath" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Processor.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686098937295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile16x16a Processor:process\|Datapath:datapath\|regfile16x16a:RegUnit " "Elaborating entity \"regfile16x16a\" for hierarchy \"Processor:process\|Datapath:datapath\|regfile16x16a:RegUnit\"" {  } { { "Datapath.sv" "RegUnit" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Datapath.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686098937298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory Processor:process\|Datapath:datapath\|DataMemory:RAMunit " "Elaborating entity \"DataMemory\" for hierarchy \"Processor:process\|Datapath:datapath\|DataMemory:RAMunit\"" {  } { { "Datapath.sv" "RAMunit" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Datapath.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686098937313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\"" {  } { { "DataMemory.v" "altsyncram_component" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/DataMemory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686098937332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\"" {  } { { "DataMemory.v" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/DataMemory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686098937337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component " "Instantiated megafunction \"Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098937338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098937338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file D.mif " "Parameter \"init_file\" = \"D.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098937338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098937338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098937338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098937338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098937338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098937338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098937338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098937338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098937338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098937338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098937338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098937338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098937338 ""}  } { { "DataMemory.v" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/DataMemory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686098937338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_shi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_shi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_shi1 " "Found entity 1: altsyncram_shi1" {  } { { "db/altsyncram_shi1.tdf" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/db/altsyncram_shi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098937358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098937358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_shi1 Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\|altsyncram_shi1:auto_generated " "Elaborating entity \"altsyncram_shi1\" for hierarchy \"Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\|altsyncram_shi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelquartusquesta/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686098937358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_po82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_po82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_po82 " "Found entity 1: altsyncram_po82" {  } { { "db/altsyncram_po82.tdf" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/db/altsyncram_po82.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098937386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098937386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_po82 Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\|altsyncram_shi1:auto_generated\|altsyncram_po82:altsyncram1 " "Elaborating entity \"altsyncram_po82\" for hierarchy \"Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\|altsyncram_shi1:auto_generated\|altsyncram_po82:altsyncram1\"" {  } { { "db/altsyncram_shi1.tdf" "altsyncram1" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/db/altsyncram_shi1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686098937386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\|altsyncram_shi1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\|altsyncram_shi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_shi1.tdf" "mgl_prim2" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/db/altsyncram_shi1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686098937397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\|altsyncram_shi1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\|altsyncram_shi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_shi1.tdf" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/db/altsyncram_shi1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686098937403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\|altsyncram_shi1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\|altsyncram_shi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098937404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098937404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098937404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098937404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098937404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098937404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098937404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686098937404 ""}  } { { "db/altsyncram_shi1.tdf" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/db/altsyncram_shi1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686098937404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_16w_2to1 Processor:process\|Datapath:datapath\|Mux_16w_2to1:MuxUnit " "Elaborating entity \"Mux_16w_2to1\" for hierarchy \"Processor:process\|Datapath:datapath\|Mux_16w_2to1:MuxUnit\"" {  } { { "Datapath.sv" "MuxUnit" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Datapath.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686098937406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Processor:process\|Datapath:datapath\|ALU:ALUunit " "Elaborating entity \"ALU\" for hierarchy \"Processor:process\|Datapath:datapath\|ALU:ALUunit\"" {  } { { "Datapath.sv" "ALUunit" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Datapath.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686098937408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_16w_8_to_1 Mux_16w_8_to_1:multiplexer " "Elaborating entity \"Mux_16w_8_to_1\" for hierarchy \"Mux_16w_8_to_1:multiplexer\"" {  } { { "Project.sv" "multiplexer" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Project.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686098937412 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Mux_16w_8_to_1.sv(6) " "Verilog HDL Case Statement warning at Mux_16w_8_to_1.sv(6): incomplete case statement has no default case item" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1686098937412 "|Project|Mux_16w_8_to_1:multiplexer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Mux_16w_8_to_1.sv(5) " "Verilog HDL Always Construct warning at Mux_16w_8_to_1.sv(5): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686098937412 "|Project|Mux_16w_8_to_1:multiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Mux_16w_8_to_1.sv(5) " "Inferred latch for \"out\[0\]\" at Mux_16w_8_to_1.sv(5)" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098937412 "|Project|Mux_16w_8_to_1:multiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Mux_16w_8_to_1.sv(5) " "Inferred latch for \"out\[1\]\" at Mux_16w_8_to_1.sv(5)" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098937412 "|Project|Mux_16w_8_to_1:multiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Mux_16w_8_to_1.sv(5) " "Inferred latch for \"out\[2\]\" at Mux_16w_8_to_1.sv(5)" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098937412 "|Project|Mux_16w_8_to_1:multiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Mux_16w_8_to_1.sv(5) " "Inferred latch for \"out\[3\]\" at Mux_16w_8_to_1.sv(5)" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098937412 "|Project|Mux_16w_8_to_1:multiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] Mux_16w_8_to_1.sv(5) " "Inferred latch for \"out\[4\]\" at Mux_16w_8_to_1.sv(5)" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098937412 "|Project|Mux_16w_8_to_1:multiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] Mux_16w_8_to_1.sv(5) " "Inferred latch for \"out\[5\]\" at Mux_16w_8_to_1.sv(5)" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098937412 "|Project|Mux_16w_8_to_1:multiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] Mux_16w_8_to_1.sv(5) " "Inferred latch for \"out\[6\]\" at Mux_16w_8_to_1.sv(5)" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098937412 "|Project|Mux_16w_8_to_1:multiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] Mux_16w_8_to_1.sv(5) " "Inferred latch for \"out\[7\]\" at Mux_16w_8_to_1.sv(5)" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098937412 "|Project|Mux_16w_8_to_1:multiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] Mux_16w_8_to_1.sv(5) " "Inferred latch for \"out\[8\]\" at Mux_16w_8_to_1.sv(5)" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098937412 "|Project|Mux_16w_8_to_1:multiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] Mux_16w_8_to_1.sv(5) " "Inferred latch for \"out\[9\]\" at Mux_16w_8_to_1.sv(5)" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098937412 "|Project|Mux_16w_8_to_1:multiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] Mux_16w_8_to_1.sv(5) " "Inferred latch for \"out\[10\]\" at Mux_16w_8_to_1.sv(5)" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098937412 "|Project|Mux_16w_8_to_1:multiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] Mux_16w_8_to_1.sv(5) " "Inferred latch for \"out\[11\]\" at Mux_16w_8_to_1.sv(5)" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098937412 "|Project|Mux_16w_8_to_1:multiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] Mux_16w_8_to_1.sv(5) " "Inferred latch for \"out\[12\]\" at Mux_16w_8_to_1.sv(5)" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098937412 "|Project|Mux_16w_8_to_1:multiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] Mux_16w_8_to_1.sv(5) " "Inferred latch for \"out\[13\]\" at Mux_16w_8_to_1.sv(5)" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098937413 "|Project|Mux_16w_8_to_1:multiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] Mux_16w_8_to_1.sv(5) " "Inferred latch for \"out\[14\]\" at Mux_16w_8_to_1.sv(5)" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098937413 "|Project|Mux_16w_8_to_1:multiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] Mux_16w_8_to_1.sv(5) " "Inferred latch for \"out\[15\]\" at Mux_16w_8_to_1.sv(5)" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098937413 "|Project|Mux_16w_8_to_1:multiplexer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:hex0 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:hex0\"" {  } { { "Project.sv" "hex0" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Project.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686098937416 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1686098937539 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.06.06.17:48:58 Progress: Loading slde1ef6cd0/alt_sld_fab_wrapper_hw.tcl " "2023.06.06.17:48:58 Progress: Loading slde1ef6cd0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098938836 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098939906 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098939963 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098941003 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098941068 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098941134 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098941212 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098941218 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098941218 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1686098941901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde1ef6cd0/alt_sld_fab.v" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/db/ip/slde1ef6cd0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098942039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098942039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098942094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098942094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098942101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098942101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098942141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098942141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098942195 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098942195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098942195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686098942238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098942238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_16w_8_to_1:multiplexer\|out\[15\] " "LATCH primitive \"Mux_16w_8_to_1:multiplexer\|out\[15\]\" is permanently enabled" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1686098942926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_16w_8_to_1:multiplexer\|out\[14\] " "LATCH primitive \"Mux_16w_8_to_1:multiplexer\|out\[14\]\" is permanently enabled" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1686098942926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_16w_8_to_1:multiplexer\|out\[13\] " "LATCH primitive \"Mux_16w_8_to_1:multiplexer\|out\[13\]\" is permanently enabled" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1686098942926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_16w_8_to_1:multiplexer\|out\[12\] " "LATCH primitive \"Mux_16w_8_to_1:multiplexer\|out\[12\]\" is permanently enabled" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1686098942926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_16w_8_to_1:multiplexer\|out\[11\] " "LATCH primitive \"Mux_16w_8_to_1:multiplexer\|out\[11\]\" is permanently enabled" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1686098942926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_16w_8_to_1:multiplexer\|out\[10\] " "LATCH primitive \"Mux_16w_8_to_1:multiplexer\|out\[10\]\" is permanently enabled" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1686098942926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_16w_8_to_1:multiplexer\|out\[9\] " "LATCH primitive \"Mux_16w_8_to_1:multiplexer\|out\[9\]\" is permanently enabled" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1686098942926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_16w_8_to_1:multiplexer\|out\[8\] " "LATCH primitive \"Mux_16w_8_to_1:multiplexer\|out\[8\]\" is permanently enabled" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1686098942926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_16w_8_to_1:multiplexer\|out\[7\] " "LATCH primitive \"Mux_16w_8_to_1:multiplexer\|out\[7\]\" is permanently enabled" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1686098942926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_16w_8_to_1:multiplexer\|out\[6\] " "LATCH primitive \"Mux_16w_8_to_1:multiplexer\|out\[6\]\" is permanently enabled" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1686098942926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_16w_8_to_1:multiplexer\|out\[5\] " "LATCH primitive \"Mux_16w_8_to_1:multiplexer\|out\[5\]\" is permanently enabled" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1686098942926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_16w_8_to_1:multiplexer\|out\[4\] " "LATCH primitive \"Mux_16w_8_to_1:multiplexer\|out\[4\]\" is permanently enabled" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1686098942926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_16w_8_to_1:multiplexer\|out\[3\] " "LATCH primitive \"Mux_16w_8_to_1:multiplexer\|out\[3\]\" is permanently enabled" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1686098942926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_16w_8_to_1:multiplexer\|out\[2\] " "LATCH primitive \"Mux_16w_8_to_1:multiplexer\|out\[2\]\" is permanently enabled" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1686098942926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_16w_8_to_1:multiplexer\|out\[1\] " "LATCH primitive \"Mux_16w_8_to_1:multiplexer\|out\[1\]\" is permanently enabled" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1686098942926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_16w_8_to_1:multiplexer\|out\[0\] " "LATCH primitive \"Mux_16w_8_to_1:multiplexer\|out\[0\]\" is permanently enabled" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1686098942926 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1686098943252 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Project.sv" "" { Text "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/Project.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686098943407 "|Project|LEDG[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686098943407 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686098943461 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686098944010 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/output_files/Project.map.smsg " "Generated suppressed messages file C:/Users/ea-co/OneDrive/Documents/GitHub/TCES330_Project/Project/output_files/Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098944175 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686098944666 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686098944666 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1503 " "Implemented 1503 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686098944766 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686098944766 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1398 " "Implemented 1398 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686098944766 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1686098944766 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686098944766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4922 " "Peak virtual memory: 4922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686098944778 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun  6 17:49:04 2023 " "Processing ended: Tue Jun  6 17:49:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686098944778 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686098944778 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686098944778 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686098944778 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686090049791 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686090049791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 06 15:20:49 2023 " "Processing started: Tue Jun 06 15:20:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686090049791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090049791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090049791 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686090049965 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686090049965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16w_2to1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_16w_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_16w_2to1 " "Found entity 1: Mux_16w_2to1" {  } { { "Mux_16w_2to1.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Mux_16w_2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090053512 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_16w_2to1_tb " "Found entity 2: Mux_16w_2to1_tb" {  } { { "Mux_16w_2to1.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Mux_16w_2to1.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090053512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090053512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonsyncreg.sv 2 2 " "Found 2 design units, including 2 entities, in source file buttonsyncreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonSyncReg " "Found entity 1: ButtonSyncReg" {  } { { "ButtonSyncReg.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/ButtonSyncReg.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090053513 ""} { "Info" "ISGN_ENTITY_NAME" "2 ButtonSyncReg_tb " "Found entity 2: ButtonSyncReg_tb" {  } { { "ButtonSyncReg.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/ButtonSyncReg.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090053513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090053513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16w_8_to_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_16w_8_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_16w_8_to_1 " "Found entity 1: Mux_16w_8_to_1" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090053514 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_16w_8_to_1_tb " "Found entity 2: Mux_16w_8_to_1_tb" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090053514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090053514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile16x16a.sv 2 2 " "Found 2 design units, including 2 entities, in source file regfile16x16a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile16x16a " "Found entity 1: regfile16x16a" {  } { { "regfile16x16a.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/regfile16x16a.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090053514 ""} { "Info" "ISGN_ENTITY_NAME" "2 regfile16x16a_tb " "Found entity 2: regfile16x16a_tb" {  } { { "regfile16x16a.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/regfile16x16a.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090053514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090053514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090053515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090053515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 2 2 " "Found 2 design units, including 2 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/PC.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090053516 ""} { "Info" "ISGN_ENTITY_NAME" "2 PC_tb " "Found entity 2: PC_tb" {  } { { "PC.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/PC.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090053516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090053516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.sv 2 2 " "Found 2 design units, including 2 entities, in source file ir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/IR.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090053516 ""} { "Info" "ISGN_ENTITY_NAME" "2 IR_tb " "Found entity 2: IR_tb" {  } { { "IR.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/IR.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090053516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090053516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 2 2 " "Found 2 design units, including 2 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090053517 ""} { "Info" "ISGN_ENTITY_NAME" "2 FSM_tb " "Found entity 2: FSM_tb" {  } { { "FSM.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/FSM.sv" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090053517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090053517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 2 2 " "Found 2 design units, including 2 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Datapath.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090053518 ""} { "Info" "ISGN_ENTITY_NAME" "2 Datapath_tb " "Found entity 2: Datapath_tb" {  } { { "Datapath.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Datapath.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090053518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090053518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/DataMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090053519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090053519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 2 2 " "Found 2 design units, including 2 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090053520 ""} { "Info" "ISGN_ENTITY_NAME" "2 ControlUnit_tb " "Found entity 2: ControlUnit_tb" {  } { { "ControlUnit.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/ControlUnit.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090053520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090053520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/ALU.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090053520 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU_tb " "Found entity 2: ALU_tb" {  } { { "ALU.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/ALU.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090053520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090053520 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Decoder.sv(25) " "Verilog HDL warning at Decoder.sv(25): extended using \"x\" or \"z\"" {  } { { "Decoder.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Decoder.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686090053521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090053521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090053521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/InstructionMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090053521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090053521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyfilter.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyfilter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KeyFilter " "Found entity 1: KeyFilter" {  } { { "KeyFilter.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/KeyFilter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090053523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090053523 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 Project.sv(5) " "Verilog HDL Declaration information at Project.sv(5): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "Project.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Project.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686090053523 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 Project.sv(5) " "Verilog HDL Declaration information at Project.sv(5): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "Project.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Project.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686090053523 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 Project.sv(5) " "Verilog HDL Declaration information at Project.sv(5): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "Project.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Project.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686090053523 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 Project.sv(5) " "Verilog HDL Declaration information at Project.sv(5): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "Project.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Project.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686090053523 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 Project.sv(5) " "Verilog HDL Declaration information at Project.sv(5): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "Project.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Project.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686090053523 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 Project.sv(5) " "Verilog HDL Declaration information at Project.sv(5): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "Project.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Project.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686090053523 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 Project.sv(5) " "Verilog HDL Declaration information at Project.sv(5): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "Project.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Project.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686090053523 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 Project.sv(5) " "Verilog HDL Declaration information at Project.sv(5): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "Project.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Project.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686090053523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.sv 1 1 " "Found 1 design units, including 1 entities, in source file project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Project " "Found entity 1: Project" {  } { { "Project.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Project.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090053523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090053523 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project " "Elaborating entity \"Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686090053543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonSyncReg ButtonSyncReg:button " "Elaborating entity \"ButtonSyncReg\" for hierarchy \"ButtonSyncReg:button\"" {  } { { "Project.sv" "button" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Project.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686090053549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyFilter KeyFilter:Filter " "Elaborating entity \"KeyFilter\" for hierarchy \"KeyFilter:Filter\"" {  } { { "Project.sv" "Filter" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Project.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686090053552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:process " "Elaborating entity \"Processor\" for hierarchy \"Processor:process\"" {  } { { "Project.sv" "process" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Project.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686090053556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit Processor:process\|ControlUnit:controller " "Elaborating entity \"ControlUnit\" for hierarchy \"Processor:process\|ControlUnit:controller\"" {  } { { "Processor.sv" "controller" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Processor.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686090053559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory Processor:process\|ControlUnit:controller\|InstructionMemory:ROM " "Elaborating entity \"InstructionMemory\" for hierarchy \"Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\"" {  } { { "ControlUnit.sv" "ROM" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/ControlUnit.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686090053561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\"" {  } { { "InstructionMemory.v" "altsyncram_component" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/InstructionMemory.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686090053581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\"" {  } { { "InstructionMemory.v" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/InstructionMemory.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686090053588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090053588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090053588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090053588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file InstructionMemory.mif " "Parameter \"init_file\" = \"InstructionMemory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090053588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090053588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090053588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090053588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090053588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090053588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090053588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090053588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090053588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090053588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090053588 ""}  } { { "InstructionMemory.v" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/InstructionMemory.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686090053588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m7d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m7d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m7d1 " "Found entity 1: altsyncram_m7d1" {  } { { "db/altsyncram_m7d1.tdf" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/altsyncram_m7d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090053610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090053610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m7d1 Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_m7d1:auto_generated " "Elaborating entity \"altsyncram_m7d1\" for hierarchy \"Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_m7d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686090053610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ule2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ule2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ule2 " "Found entity 1: altsyncram_ule2" {  } { { "db/altsyncram_ule2.tdf" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/altsyncram_ule2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090053636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090053636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ule2 Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_m7d1:auto_generated\|altsyncram_ule2:altsyncram1 " "Elaborating entity \"altsyncram_ule2\" for hierarchy \"Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_m7d1:auto_generated\|altsyncram_ule2:altsyncram1\"" {  } { { "db/altsyncram_m7d1.tdf" "altsyncram1" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/altsyncram_m7d1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686090053637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_m7d1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_m7d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_m7d1.tdf" "mgl_prim2" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/altsyncram_m7d1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686090053908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_m7d1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_m7d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_m7d1.tdf" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/altsyncram_m7d1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686090053917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_m7d1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_m7d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090053917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090053917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090053917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090053917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 128 " "Parameter \"NUMWORDS\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090053917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090053917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090053917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 7 " "Parameter \"WIDTHAD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090053917 ""}  } { { "db/altsyncram_m7d1.tdf" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/altsyncram_m7d1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686090053917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_m7d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_m7d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686090053972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_m7d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_m7d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686090054027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_m7d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Processor:process\|ControlUnit:controller\|InstructionMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_m7d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686090054079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR Processor:process\|ControlUnit:controller\|IR:instrucReg " "Elaborating entity \"IR\" for hierarchy \"Processor:process\|ControlUnit:controller\|IR:instrucReg\"" {  } { { "ControlUnit.sv" "instrucReg" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/ControlUnit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686090054098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM Processor:process\|ControlUnit:controller\|FSM:controller " "Elaborating entity \"FSM\" for hierarchy \"Processor:process\|ControlUnit:controller\|FSM:controller\"" {  } { { "ControlUnit.sv" "controller" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/ControlUnit.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686090054101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Processor:process\|ControlUnit:controller\|PC:counter " "Elaborating entity \"PC\" for hierarchy \"Processor:process\|ControlUnit:controller\|PC:counter\"" {  } { { "ControlUnit.sv" "counter" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/ControlUnit.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686090054105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Processor:process\|Datapath:datapath " "Elaborating entity \"Datapath\" for hierarchy \"Processor:process\|Datapath:datapath\"" {  } { { "Processor.sv" "datapath" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Processor.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686090054108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile16x16a Processor:process\|Datapath:datapath\|regfile16x16a:RegUnit " "Elaborating entity \"regfile16x16a\" for hierarchy \"Processor:process\|Datapath:datapath\|regfile16x16a:RegUnit\"" {  } { { "Datapath.sv" "RegUnit" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Datapath.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686090054111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory Processor:process\|Datapath:datapath\|DataMemory:RAMunit " "Elaborating entity \"DataMemory\" for hierarchy \"Processor:process\|Datapath:datapath\|DataMemory:RAMunit\"" {  } { { "Datapath.sv" "RAMunit" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Datapath.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686090054127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\"" {  } { { "DataMemory.v" "altsyncram_component" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/DataMemory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686090054132 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\"" {  } { { "DataMemory.v" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/DataMemory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686090054139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component " "Instantiated megafunction \"Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090054139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090054139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file D.mif " "Parameter \"init_file\" = \"D.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090054139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090054139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090054139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090054139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090054139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090054139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090054139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090054139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090054139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090054139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090054139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090054139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090054139 ""}  } { { "DataMemory.v" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/DataMemory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686090054139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_shi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_shi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_shi1 " "Found entity 1: altsyncram_shi1" {  } { { "db/altsyncram_shi1.tdf" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/altsyncram_shi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090054161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090054161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_shi1 Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\|altsyncram_shi1:auto_generated " "Elaborating entity \"altsyncram_shi1\" for hierarchy \"Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\|altsyncram_shi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686090054161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_po82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_po82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_po82 " "Found entity 1: altsyncram_po82" {  } { { "db/altsyncram_po82.tdf" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/altsyncram_po82.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090054184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090054184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_po82 Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\|altsyncram_shi1:auto_generated\|altsyncram_po82:altsyncram1 " "Elaborating entity \"altsyncram_po82\" for hierarchy \"Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\|altsyncram_shi1:auto_generated\|altsyncram_po82:altsyncram1\"" {  } { { "db/altsyncram_shi1.tdf" "altsyncram1" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/altsyncram_shi1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686090054184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\|altsyncram_shi1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\|altsyncram_shi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_shi1.tdf" "mgl_prim2" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/altsyncram_shi1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686090054191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\|altsyncram_shi1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\|altsyncram_shi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_shi1.tdf" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/altsyncram_shi1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686090054198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\|altsyncram_shi1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\|altsyncram_shi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090054198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090054198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090054198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090054198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090054198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090054198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090054198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686090054198 ""}  } { { "db/altsyncram_shi1.tdf" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/altsyncram_shi1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686090054198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_16w_2to1 Processor:process\|Datapath:datapath\|Mux_16w_2to1:MuxUnit " "Elaborating entity \"Mux_16w_2to1\" for hierarchy \"Processor:process\|Datapath:datapath\|Mux_16w_2to1:MuxUnit\"" {  } { { "Datapath.sv" "MuxUnit" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Datapath.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686090054201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Processor:process\|Datapath:datapath\|ALU:ALUunit " "Elaborating entity \"ALU\" for hierarchy \"Processor:process\|Datapath:datapath\|ALU:ALUunit\"" {  } { { "Datapath.sv" "ALUunit" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Datapath.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686090054203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_16w_8_to_1 Mux_16w_8_to_1:multiplexer " "Elaborating entity \"Mux_16w_8_to_1\" for hierarchy \"Mux_16w_8_to_1:multiplexer\"" {  } { { "Project.sv" "multiplexer" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Project.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686090054206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:hex0 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:hex0\"" {  } { { "Project.sv" "hex0" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Project.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686090054209 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1686090054301 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.06.06.15:20:55 Progress: Loading slde1ef6cd0/alt_sld_fab_wrapper_hw.tcl " "2023.06.06.15:20:55 Progress: Loading slde1ef6cd0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090055487 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090056406 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090056462 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090057489 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090057538 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090057586 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090057645 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090057648 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090057648 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1686090058321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde1ef6cd0/alt_sld_fab.v" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/ip/slde1ef6cd0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090058432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090058432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090058477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090058477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090058478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090058478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090058508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090058508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090058555 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090058555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090058555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686090058585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090058585 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686090059621 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686090060368 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/output_files/Project.map.smsg " "Generated suppressed messages file C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/output_files/Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090060468 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686090060829 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686090060829 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1501 " "Implemented 1501 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686090060889 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686090060889 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1397 " "Implemented 1397 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686090060889 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1686090060889 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686090060889 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686090060903 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 06 15:21:00 2023 " "Processing ended: Tue Jun 06 15:21:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686090060903 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686090060903 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686090060903 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686090060903 ""}
>>>>>>> b6fab476257746cc951c477ea3cb88069c9f105c
