

================================================================
== Vitis HLS Report for 'Compute'
================================================================
* Date:           Mon Mar 10 15:36:54 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.622 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2326|     2326|  23.260 us|  23.260 us|  2326|  2326|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------+-------+---------+---------+-----------+-----------+------+------+---------+
        |               |       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |    Instance   | Module|   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------+-------+---------+---------+-----------+-----------+------+------+---------+
        |grp_PE_fu_278  |PE     |     2325|     2325|  23.250 us|  23.250 us|  2325|  2325|       no|
        |grp_PE_fu_300  |PE     |     2325|     2325|  23.250 us|  23.250 us|  2325|  2325|       no|
        |grp_PE_fu_322  |PE     |     2325|     2325|  23.250 us|  23.250 us|  2325|  2325|       no|
        |grp_PE_fu_344  |PE     |     2325|     2325|  23.250 us|  23.250 us|  2325|  2325|       no|
        |grp_PE_fu_366  |PE     |     2325|     2325|  23.250 us|  23.250 us|  2325|  2325|       no|
        |grp_PE_fu_388  |PE     |     2325|     2325|  23.250 us|  23.250 us|  2325|  2325|       no|
        |grp_PE_fu_410  |PE     |     2325|     2325|  23.250 us|  23.250 us|  2325|  2325|       no|
        |grp_PE_fu_432  |PE     |     2325|     2325|  23.250 us|  23.250 us|  2325|  2325|       no|
        |grp_PE_fu_454  |PE     |     2325|     2325|  23.250 us|  23.250 us|  2325|  2325|       no|
        |grp_PE_fu_476  |PE     |     2325|     2325|  23.250 us|  23.250 us|  2325|  2325|       no|
        |grp_PE_fu_498  |PE     |     2325|     2325|  23.250 us|  23.250 us|  2325|  2325|       no|
        |grp_PE_fu_520  |PE     |     2325|     2325|  23.250 us|  23.250 us|  2325|  2325|       no|
        |grp_PE_fu_542  |PE     |     2325|     2325|  23.250 us|  23.250 us|  2325|  2325|       no|
        |grp_PE_fu_564  |PE     |     2325|     2325|  23.250 us|  23.250 us|  2325|  2325|       no|
        |grp_PE_fu_586  |PE     |     2325|     2325|  23.250 us|  23.250 us|  2325|  2325|       no|
        |grp_PE_fu_608  |PE     |     2325|     2325|  23.250 us|  23.250 us|  2325|  2325|       no|
        +---------------+-------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|       4|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|  1888|   264608|  261728|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     932|    -|
|Register             |        -|     -|       52|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|  1888|   264660|  262664|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    63|       30|      60|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    31|       15|      30|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------+-------+---------+-----+-------+-------+-----+
    |    Instance   | Module| BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +---------------+-------+---------+-----+-------+-------+-----+
    |grp_PE_fu_278  |PE     |        0|  118|  16538|  16358|    0|
    |grp_PE_fu_300  |PE     |        0|  118|  16538|  16358|    0|
    |grp_PE_fu_322  |PE     |        0|  118|  16538|  16358|    0|
    |grp_PE_fu_344  |PE     |        0|  118|  16538|  16358|    0|
    |grp_PE_fu_366  |PE     |        0|  118|  16538|  16358|    0|
    |grp_PE_fu_388  |PE     |        0|  118|  16538|  16358|    0|
    |grp_PE_fu_410  |PE     |        0|  118|  16538|  16358|    0|
    |grp_PE_fu_432  |PE     |        0|  118|  16538|  16358|    0|
    |grp_PE_fu_454  |PE     |        0|  118|  16538|  16358|    0|
    |grp_PE_fu_476  |PE     |        0|  118|  16538|  16358|    0|
    |grp_PE_fu_498  |PE     |        0|  118|  16538|  16358|    0|
    |grp_PE_fu_520  |PE     |        0|  118|  16538|  16358|    0|
    |grp_PE_fu_542  |PE     |        0|  118|  16538|  16358|    0|
    |grp_PE_fu_564  |PE     |        0|  118|  16538|  16358|    0|
    |grp_PE_fu_586  |PE     |        0|  118|  16538|  16358|    0|
    |grp_PE_fu_608  |PE     |        0|  118|  16538|  16358|    0|
    +---------------+-------+---------+-----+-------+-------+-----+
    |Total          |       |        0| 1888| 264608| 261728|    0|
    +---------------+-------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   4|           2|           2|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  14|          3|    1|          3|
    |ap_done                 |   9|          2|    1|          2|
    |fifo_SA_A_10_read       |   9|          2|    1|          2|
    |fifo_SA_A_11_read       |   9|          2|    1|          2|
    |fifo_SA_A_12_read       |   9|          2|    1|          2|
    |fifo_SA_A_13_read       |   9|          2|    1|          2|
    |fifo_SA_A_14_read       |   9|          2|    1|          2|
    |fifo_SA_A_15_read       |   9|          2|    1|          2|
    |fifo_SA_A_1_read        |   9|          2|    1|          2|
    |fifo_SA_A_2_read        |   9|          2|    1|          2|
    |fifo_SA_A_3_read        |   9|          2|    1|          2|
    |fifo_SA_A_4_read        |   9|          2|    1|          2|
    |fifo_SA_A_5_read        |   9|          2|    1|          2|
    |fifo_SA_A_6_read        |   9|          2|    1|          2|
    |fifo_SA_A_7_read        |   9|          2|    1|          2|
    |fifo_SA_A_8_read        |   9|          2|    1|          2|
    |fifo_SA_A_9_read        |   9|          2|    1|          2|
    |fifo_SA_A_read          |   9|          2|    1|          2|
    |fifo_SA_O_10_write      |   9|          2|    1|          2|
    |fifo_SA_O_11_write      |   9|          2|    1|          2|
    |fifo_SA_O_12_write      |   9|          2|    1|          2|
    |fifo_SA_O_13_write      |   9|          2|    1|          2|
    |fifo_SA_O_14_write      |   9|          2|    1|          2|
    |fifo_SA_O_15_write      |   9|          2|    1|          2|
    |fifo_SA_O_16_write      |   9|          2|    1|          2|
    |fifo_SA_O_17_write      |   9|          2|    1|          2|
    |fifo_SA_O_18_write      |   9|          2|    1|          2|
    |fifo_SA_O_19_write      |   9|          2|    1|          2|
    |fifo_SA_O_1_write       |   9|          2|    1|          2|
    |fifo_SA_O_20_write      |   9|          2|    1|          2|
    |fifo_SA_O_21_write      |   9|          2|    1|          2|
    |fifo_SA_O_22_write      |   9|          2|    1|          2|
    |fifo_SA_O_23_write      |   9|          2|    1|          2|
    |fifo_SA_O_24_write      |   9|          2|    1|          2|
    |fifo_SA_O_25_write      |   9|          2|    1|          2|
    |fifo_SA_O_26_write      |   9|          2|    1|          2|
    |fifo_SA_O_27_write      |   9|          2|    1|          2|
    |fifo_SA_O_28_write      |   9|          2|    1|          2|
    |fifo_SA_O_29_write      |   9|          2|    1|          2|
    |fifo_SA_O_2_write       |   9|          2|    1|          2|
    |fifo_SA_O_30_write      |   9|          2|    1|          2|
    |fifo_SA_O_31_write      |   9|          2|    1|          2|
    |fifo_SA_O_32_write      |   9|          2|    1|          2|
    |fifo_SA_O_33_write      |   9|          2|    1|          2|
    |fifo_SA_O_34_write      |   9|          2|    1|          2|
    |fifo_SA_O_35_write      |   9|          2|    1|          2|
    |fifo_SA_O_36_write      |   9|          2|    1|          2|
    |fifo_SA_O_37_write      |   9|          2|    1|          2|
    |fifo_SA_O_38_write      |   9|          2|    1|          2|
    |fifo_SA_O_39_write      |   9|          2|    1|          2|
    |fifo_SA_O_3_write       |   9|          2|    1|          2|
    |fifo_SA_O_40_write      |   9|          2|    1|          2|
    |fifo_SA_O_41_write      |   9|          2|    1|          2|
    |fifo_SA_O_42_write      |   9|          2|    1|          2|
    |fifo_SA_O_43_write      |   9|          2|    1|          2|
    |fifo_SA_O_44_write      |   9|          2|    1|          2|
    |fifo_SA_O_45_write      |   9|          2|    1|          2|
    |fifo_SA_O_46_write      |   9|          2|    1|          2|
    |fifo_SA_O_47_write      |   9|          2|    1|          2|
    |fifo_SA_O_48_write      |   9|          2|    1|          2|
    |fifo_SA_O_49_write      |   9|          2|    1|          2|
    |fifo_SA_O_4_write       |   9|          2|    1|          2|
    |fifo_SA_O_50_write      |   9|          2|    1|          2|
    |fifo_SA_O_51_write      |   9|          2|    1|          2|
    |fifo_SA_O_52_write      |   9|          2|    1|          2|
    |fifo_SA_O_53_write      |   9|          2|    1|          2|
    |fifo_SA_O_54_write      |   9|          2|    1|          2|
    |fifo_SA_O_55_write      |   9|          2|    1|          2|
    |fifo_SA_O_56_write      |   9|          2|    1|          2|
    |fifo_SA_O_57_write      |   9|          2|    1|          2|
    |fifo_SA_O_58_write      |   9|          2|    1|          2|
    |fifo_SA_O_59_write      |   9|          2|    1|          2|
    |fifo_SA_O_5_write       |   9|          2|    1|          2|
    |fifo_SA_O_60_write      |   9|          2|    1|          2|
    |fifo_SA_O_61_write      |   9|          2|    1|          2|
    |fifo_SA_O_62_write      |   9|          2|    1|          2|
    |fifo_SA_O_63_write      |   9|          2|    1|          2|
    |fifo_SA_O_6_write       |   9|          2|    1|          2|
    |fifo_SA_O_7_write       |   9|          2|    1|          2|
    |fifo_SA_O_8_write       |   9|          2|    1|          2|
    |fifo_SA_O_9_write       |   9|          2|    1|          2|
    |fifo_SA_O_write         |   9|          2|    1|          2|
    |fifo_SA_W_10_read       |   9|          2|    1|          2|
    |fifo_SA_W_11_read       |   9|          2|    1|          2|
    |fifo_SA_W_12_read       |   9|          2|    1|          2|
    |fifo_SA_W_13_read       |   9|          2|    1|          2|
    |fifo_SA_W_14_read       |   9|          2|    1|          2|
    |fifo_SA_W_15_read       |   9|          2|    1|          2|
    |fifo_SA_W_1_read        |   9|          2|    1|          2|
    |fifo_SA_W_2_read        |   9|          2|    1|          2|
    |fifo_SA_W_3_read        |   9|          2|    1|          2|
    |fifo_SA_W_4_read        |   9|          2|    1|          2|
    |fifo_SA_W_5_read        |   9|          2|    1|          2|
    |fifo_SA_W_6_read        |   9|          2|    1|          2|
    |fifo_SA_W_7_read        |   9|          2|    1|          2|
    |fifo_SA_W_8_read        |   9|          2|    1|          2|
    |fifo_SA_W_9_read        |   9|          2|    1|          2|
    |fifo_SA_W_read          |   9|          2|    1|          2|
    |mode_blk_n              |   9|          2|    1|          2|
    |mode_c65_blk_n          |   9|          2|    1|          2|
    |num_a_sa_2_loc_blk_n    |   9|          2|    1|          2|
    |num_a_sa_2_loc_c_blk_n  |   9|          2|    1|          2|
    |out_c_1_loc_c40_blk_n   |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 932|        207|  103|        207|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   2|   0|    2|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |grp_PE_fu_278_ap_start_reg  |   1|   0|    1|          0|
    |grp_PE_fu_300_ap_start_reg  |   1|   0|    1|          0|
    |grp_PE_fu_322_ap_start_reg  |   1|   0|    1|          0|
    |grp_PE_fu_344_ap_start_reg  |   1|   0|    1|          0|
    |grp_PE_fu_366_ap_start_reg  |   1|   0|    1|          0|
    |grp_PE_fu_388_ap_start_reg  |   1|   0|    1|          0|
    |grp_PE_fu_410_ap_start_reg  |   1|   0|    1|          0|
    |grp_PE_fu_432_ap_start_reg  |   1|   0|    1|          0|
    |grp_PE_fu_454_ap_start_reg  |   1|   0|    1|          0|
    |grp_PE_fu_476_ap_start_reg  |   1|   0|    1|          0|
    |grp_PE_fu_498_ap_start_reg  |   1|   0|    1|          0|
    |grp_PE_fu_520_ap_start_reg  |   1|   0|    1|          0|
    |grp_PE_fu_542_ap_start_reg  |   1|   0|    1|          0|
    |grp_PE_fu_564_ap_start_reg  |   1|   0|    1|          0|
    |grp_PE_fu_586_ap_start_reg  |   1|   0|    1|          0|
    |grp_PE_fu_608_ap_start_reg  |   1|   0|    1|          0|
    |mode_12_reg_650             |   1|   0|    1|          0|
    |num_a_sa_reg_670            |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  52|   0|   52|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|           Compute|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|           Compute|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|           Compute|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|           Compute|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|           Compute|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|           Compute|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|           Compute|  return value|
|fifo_SA_A_dout                   |   in|  128|     ap_fifo|         fifo_SA_A|       pointer|
|fifo_SA_A_num_data_valid         |   in|    3|     ap_fifo|         fifo_SA_A|       pointer|
|fifo_SA_A_fifo_cap               |   in|    3|     ap_fifo|         fifo_SA_A|       pointer|
|fifo_SA_A_empty_n                |   in|    1|     ap_fifo|         fifo_SA_A|       pointer|
|fifo_SA_A_read                   |  out|    1|     ap_fifo|         fifo_SA_A|       pointer|
|fifo_SA_A_1_dout                 |   in|  128|     ap_fifo|       fifo_SA_A_1|       pointer|
|fifo_SA_A_1_num_data_valid       |   in|    3|     ap_fifo|       fifo_SA_A_1|       pointer|
|fifo_SA_A_1_fifo_cap             |   in|    3|     ap_fifo|       fifo_SA_A_1|       pointer|
|fifo_SA_A_1_empty_n              |   in|    1|     ap_fifo|       fifo_SA_A_1|       pointer|
|fifo_SA_A_1_read                 |  out|    1|     ap_fifo|       fifo_SA_A_1|       pointer|
|fifo_SA_A_2_dout                 |   in|  128|     ap_fifo|       fifo_SA_A_2|       pointer|
|fifo_SA_A_2_num_data_valid       |   in|    3|     ap_fifo|       fifo_SA_A_2|       pointer|
|fifo_SA_A_2_fifo_cap             |   in|    3|     ap_fifo|       fifo_SA_A_2|       pointer|
|fifo_SA_A_2_empty_n              |   in|    1|     ap_fifo|       fifo_SA_A_2|       pointer|
|fifo_SA_A_2_read                 |  out|    1|     ap_fifo|       fifo_SA_A_2|       pointer|
|fifo_SA_A_3_dout                 |   in|  128|     ap_fifo|       fifo_SA_A_3|       pointer|
|fifo_SA_A_3_num_data_valid       |   in|    3|     ap_fifo|       fifo_SA_A_3|       pointer|
|fifo_SA_A_3_fifo_cap             |   in|    3|     ap_fifo|       fifo_SA_A_3|       pointer|
|fifo_SA_A_3_empty_n              |   in|    1|     ap_fifo|       fifo_SA_A_3|       pointer|
|fifo_SA_A_3_read                 |  out|    1|     ap_fifo|       fifo_SA_A_3|       pointer|
|fifo_SA_A_4_dout                 |   in|  128|     ap_fifo|       fifo_SA_A_4|       pointer|
|fifo_SA_A_4_num_data_valid       |   in|    3|     ap_fifo|       fifo_SA_A_4|       pointer|
|fifo_SA_A_4_fifo_cap             |   in|    3|     ap_fifo|       fifo_SA_A_4|       pointer|
|fifo_SA_A_4_empty_n              |   in|    1|     ap_fifo|       fifo_SA_A_4|       pointer|
|fifo_SA_A_4_read                 |  out|    1|     ap_fifo|       fifo_SA_A_4|       pointer|
|fifo_SA_A_5_dout                 |   in|  128|     ap_fifo|       fifo_SA_A_5|       pointer|
|fifo_SA_A_5_num_data_valid       |   in|    3|     ap_fifo|       fifo_SA_A_5|       pointer|
|fifo_SA_A_5_fifo_cap             |   in|    3|     ap_fifo|       fifo_SA_A_5|       pointer|
|fifo_SA_A_5_empty_n              |   in|    1|     ap_fifo|       fifo_SA_A_5|       pointer|
|fifo_SA_A_5_read                 |  out|    1|     ap_fifo|       fifo_SA_A_5|       pointer|
|fifo_SA_A_6_dout                 |   in|  128|     ap_fifo|       fifo_SA_A_6|       pointer|
|fifo_SA_A_6_num_data_valid       |   in|    3|     ap_fifo|       fifo_SA_A_6|       pointer|
|fifo_SA_A_6_fifo_cap             |   in|    3|     ap_fifo|       fifo_SA_A_6|       pointer|
|fifo_SA_A_6_empty_n              |   in|    1|     ap_fifo|       fifo_SA_A_6|       pointer|
|fifo_SA_A_6_read                 |  out|    1|     ap_fifo|       fifo_SA_A_6|       pointer|
|fifo_SA_A_7_dout                 |   in|  128|     ap_fifo|       fifo_SA_A_7|       pointer|
|fifo_SA_A_7_num_data_valid       |   in|    3|     ap_fifo|       fifo_SA_A_7|       pointer|
|fifo_SA_A_7_fifo_cap             |   in|    3|     ap_fifo|       fifo_SA_A_7|       pointer|
|fifo_SA_A_7_empty_n              |   in|    1|     ap_fifo|       fifo_SA_A_7|       pointer|
|fifo_SA_A_7_read                 |  out|    1|     ap_fifo|       fifo_SA_A_7|       pointer|
|fifo_SA_A_8_dout                 |   in|  128|     ap_fifo|       fifo_SA_A_8|       pointer|
|fifo_SA_A_8_num_data_valid       |   in|    3|     ap_fifo|       fifo_SA_A_8|       pointer|
|fifo_SA_A_8_fifo_cap             |   in|    3|     ap_fifo|       fifo_SA_A_8|       pointer|
|fifo_SA_A_8_empty_n              |   in|    1|     ap_fifo|       fifo_SA_A_8|       pointer|
|fifo_SA_A_8_read                 |  out|    1|     ap_fifo|       fifo_SA_A_8|       pointer|
|fifo_SA_A_9_dout                 |   in|  128|     ap_fifo|       fifo_SA_A_9|       pointer|
|fifo_SA_A_9_num_data_valid       |   in|    3|     ap_fifo|       fifo_SA_A_9|       pointer|
|fifo_SA_A_9_fifo_cap             |   in|    3|     ap_fifo|       fifo_SA_A_9|       pointer|
|fifo_SA_A_9_empty_n              |   in|    1|     ap_fifo|       fifo_SA_A_9|       pointer|
|fifo_SA_A_9_read                 |  out|    1|     ap_fifo|       fifo_SA_A_9|       pointer|
|fifo_SA_A_10_dout                |   in|  128|     ap_fifo|      fifo_SA_A_10|       pointer|
|fifo_SA_A_10_num_data_valid      |   in|    3|     ap_fifo|      fifo_SA_A_10|       pointer|
|fifo_SA_A_10_fifo_cap            |   in|    3|     ap_fifo|      fifo_SA_A_10|       pointer|
|fifo_SA_A_10_empty_n             |   in|    1|     ap_fifo|      fifo_SA_A_10|       pointer|
|fifo_SA_A_10_read                |  out|    1|     ap_fifo|      fifo_SA_A_10|       pointer|
|fifo_SA_A_11_dout                |   in|  128|     ap_fifo|      fifo_SA_A_11|       pointer|
|fifo_SA_A_11_num_data_valid      |   in|    3|     ap_fifo|      fifo_SA_A_11|       pointer|
|fifo_SA_A_11_fifo_cap            |   in|    3|     ap_fifo|      fifo_SA_A_11|       pointer|
|fifo_SA_A_11_empty_n             |   in|    1|     ap_fifo|      fifo_SA_A_11|       pointer|
|fifo_SA_A_11_read                |  out|    1|     ap_fifo|      fifo_SA_A_11|       pointer|
|fifo_SA_A_12_dout                |   in|  128|     ap_fifo|      fifo_SA_A_12|       pointer|
|fifo_SA_A_12_num_data_valid      |   in|    3|     ap_fifo|      fifo_SA_A_12|       pointer|
|fifo_SA_A_12_fifo_cap            |   in|    3|     ap_fifo|      fifo_SA_A_12|       pointer|
|fifo_SA_A_12_empty_n             |   in|    1|     ap_fifo|      fifo_SA_A_12|       pointer|
|fifo_SA_A_12_read                |  out|    1|     ap_fifo|      fifo_SA_A_12|       pointer|
|fifo_SA_A_13_dout                |   in|  128|     ap_fifo|      fifo_SA_A_13|       pointer|
|fifo_SA_A_13_num_data_valid      |   in|    3|     ap_fifo|      fifo_SA_A_13|       pointer|
|fifo_SA_A_13_fifo_cap            |   in|    3|     ap_fifo|      fifo_SA_A_13|       pointer|
|fifo_SA_A_13_empty_n             |   in|    1|     ap_fifo|      fifo_SA_A_13|       pointer|
|fifo_SA_A_13_read                |  out|    1|     ap_fifo|      fifo_SA_A_13|       pointer|
|fifo_SA_A_14_dout                |   in|  128|     ap_fifo|      fifo_SA_A_14|       pointer|
|fifo_SA_A_14_num_data_valid      |   in|    3|     ap_fifo|      fifo_SA_A_14|       pointer|
|fifo_SA_A_14_fifo_cap            |   in|    3|     ap_fifo|      fifo_SA_A_14|       pointer|
|fifo_SA_A_14_empty_n             |   in|    1|     ap_fifo|      fifo_SA_A_14|       pointer|
|fifo_SA_A_14_read                |  out|    1|     ap_fifo|      fifo_SA_A_14|       pointer|
|fifo_SA_A_15_dout                |   in|  128|     ap_fifo|      fifo_SA_A_15|       pointer|
|fifo_SA_A_15_num_data_valid      |   in|    3|     ap_fifo|      fifo_SA_A_15|       pointer|
|fifo_SA_A_15_fifo_cap            |   in|    3|     ap_fifo|      fifo_SA_A_15|       pointer|
|fifo_SA_A_15_empty_n             |   in|    1|     ap_fifo|      fifo_SA_A_15|       pointer|
|fifo_SA_A_15_read                |  out|    1|     ap_fifo|      fifo_SA_A_15|       pointer|
|fifo_SA_W_dout                   |   in|  128|     ap_fifo|         fifo_SA_W|       pointer|
|fifo_SA_W_num_data_valid         |   in|    4|     ap_fifo|         fifo_SA_W|       pointer|
|fifo_SA_W_fifo_cap               |   in|    4|     ap_fifo|         fifo_SA_W|       pointer|
|fifo_SA_W_empty_n                |   in|    1|     ap_fifo|         fifo_SA_W|       pointer|
|fifo_SA_W_read                   |  out|    1|     ap_fifo|         fifo_SA_W|       pointer|
|fifo_SA_W_1_dout                 |   in|  128|     ap_fifo|       fifo_SA_W_1|       pointer|
|fifo_SA_W_1_num_data_valid       |   in|    4|     ap_fifo|       fifo_SA_W_1|       pointer|
|fifo_SA_W_1_fifo_cap             |   in|    4|     ap_fifo|       fifo_SA_W_1|       pointer|
|fifo_SA_W_1_empty_n              |   in|    1|     ap_fifo|       fifo_SA_W_1|       pointer|
|fifo_SA_W_1_read                 |  out|    1|     ap_fifo|       fifo_SA_W_1|       pointer|
|fifo_SA_W_2_dout                 |   in|  128|     ap_fifo|       fifo_SA_W_2|       pointer|
|fifo_SA_W_2_num_data_valid       |   in|    4|     ap_fifo|       fifo_SA_W_2|       pointer|
|fifo_SA_W_2_fifo_cap             |   in|    4|     ap_fifo|       fifo_SA_W_2|       pointer|
|fifo_SA_W_2_empty_n              |   in|    1|     ap_fifo|       fifo_SA_W_2|       pointer|
|fifo_SA_W_2_read                 |  out|    1|     ap_fifo|       fifo_SA_W_2|       pointer|
|fifo_SA_W_3_dout                 |   in|  128|     ap_fifo|       fifo_SA_W_3|       pointer|
|fifo_SA_W_3_num_data_valid       |   in|    4|     ap_fifo|       fifo_SA_W_3|       pointer|
|fifo_SA_W_3_fifo_cap             |   in|    4|     ap_fifo|       fifo_SA_W_3|       pointer|
|fifo_SA_W_3_empty_n              |   in|    1|     ap_fifo|       fifo_SA_W_3|       pointer|
|fifo_SA_W_3_read                 |  out|    1|     ap_fifo|       fifo_SA_W_3|       pointer|
|fifo_SA_W_4_dout                 |   in|  128|     ap_fifo|       fifo_SA_W_4|       pointer|
|fifo_SA_W_4_num_data_valid       |   in|    4|     ap_fifo|       fifo_SA_W_4|       pointer|
|fifo_SA_W_4_fifo_cap             |   in|    4|     ap_fifo|       fifo_SA_W_4|       pointer|
|fifo_SA_W_4_empty_n              |   in|    1|     ap_fifo|       fifo_SA_W_4|       pointer|
|fifo_SA_W_4_read                 |  out|    1|     ap_fifo|       fifo_SA_W_4|       pointer|
|fifo_SA_W_5_dout                 |   in|  128|     ap_fifo|       fifo_SA_W_5|       pointer|
|fifo_SA_W_5_num_data_valid       |   in|    4|     ap_fifo|       fifo_SA_W_5|       pointer|
|fifo_SA_W_5_fifo_cap             |   in|    4|     ap_fifo|       fifo_SA_W_5|       pointer|
|fifo_SA_W_5_empty_n              |   in|    1|     ap_fifo|       fifo_SA_W_5|       pointer|
|fifo_SA_W_5_read                 |  out|    1|     ap_fifo|       fifo_SA_W_5|       pointer|
|fifo_SA_W_6_dout                 |   in|  128|     ap_fifo|       fifo_SA_W_6|       pointer|
|fifo_SA_W_6_num_data_valid       |   in|    4|     ap_fifo|       fifo_SA_W_6|       pointer|
|fifo_SA_W_6_fifo_cap             |   in|    4|     ap_fifo|       fifo_SA_W_6|       pointer|
|fifo_SA_W_6_empty_n              |   in|    1|     ap_fifo|       fifo_SA_W_6|       pointer|
|fifo_SA_W_6_read                 |  out|    1|     ap_fifo|       fifo_SA_W_6|       pointer|
|fifo_SA_W_7_dout                 |   in|  128|     ap_fifo|       fifo_SA_W_7|       pointer|
|fifo_SA_W_7_num_data_valid       |   in|    4|     ap_fifo|       fifo_SA_W_7|       pointer|
|fifo_SA_W_7_fifo_cap             |   in|    4|     ap_fifo|       fifo_SA_W_7|       pointer|
|fifo_SA_W_7_empty_n              |   in|    1|     ap_fifo|       fifo_SA_W_7|       pointer|
|fifo_SA_W_7_read                 |  out|    1|     ap_fifo|       fifo_SA_W_7|       pointer|
|fifo_SA_W_8_dout                 |   in|  128|     ap_fifo|       fifo_SA_W_8|       pointer|
|fifo_SA_W_8_num_data_valid       |   in|    4|     ap_fifo|       fifo_SA_W_8|       pointer|
|fifo_SA_W_8_fifo_cap             |   in|    4|     ap_fifo|       fifo_SA_W_8|       pointer|
|fifo_SA_W_8_empty_n              |   in|    1|     ap_fifo|       fifo_SA_W_8|       pointer|
|fifo_SA_W_8_read                 |  out|    1|     ap_fifo|       fifo_SA_W_8|       pointer|
|fifo_SA_W_9_dout                 |   in|  128|     ap_fifo|       fifo_SA_W_9|       pointer|
|fifo_SA_W_9_num_data_valid       |   in|    4|     ap_fifo|       fifo_SA_W_9|       pointer|
|fifo_SA_W_9_fifo_cap             |   in|    4|     ap_fifo|       fifo_SA_W_9|       pointer|
|fifo_SA_W_9_empty_n              |   in|    1|     ap_fifo|       fifo_SA_W_9|       pointer|
|fifo_SA_W_9_read                 |  out|    1|     ap_fifo|       fifo_SA_W_9|       pointer|
|fifo_SA_W_10_dout                |   in|  128|     ap_fifo|      fifo_SA_W_10|       pointer|
|fifo_SA_W_10_num_data_valid      |   in|    4|     ap_fifo|      fifo_SA_W_10|       pointer|
|fifo_SA_W_10_fifo_cap            |   in|    4|     ap_fifo|      fifo_SA_W_10|       pointer|
|fifo_SA_W_10_empty_n             |   in|    1|     ap_fifo|      fifo_SA_W_10|       pointer|
|fifo_SA_W_10_read                |  out|    1|     ap_fifo|      fifo_SA_W_10|       pointer|
|fifo_SA_W_11_dout                |   in|  128|     ap_fifo|      fifo_SA_W_11|       pointer|
|fifo_SA_W_11_num_data_valid      |   in|    4|     ap_fifo|      fifo_SA_W_11|       pointer|
|fifo_SA_W_11_fifo_cap            |   in|    4|     ap_fifo|      fifo_SA_W_11|       pointer|
|fifo_SA_W_11_empty_n             |   in|    1|     ap_fifo|      fifo_SA_W_11|       pointer|
|fifo_SA_W_11_read                |  out|    1|     ap_fifo|      fifo_SA_W_11|       pointer|
|fifo_SA_W_12_dout                |   in|  128|     ap_fifo|      fifo_SA_W_12|       pointer|
|fifo_SA_W_12_num_data_valid      |   in|    4|     ap_fifo|      fifo_SA_W_12|       pointer|
|fifo_SA_W_12_fifo_cap            |   in|    4|     ap_fifo|      fifo_SA_W_12|       pointer|
|fifo_SA_W_12_empty_n             |   in|    1|     ap_fifo|      fifo_SA_W_12|       pointer|
|fifo_SA_W_12_read                |  out|    1|     ap_fifo|      fifo_SA_W_12|       pointer|
|fifo_SA_W_13_dout                |   in|  128|     ap_fifo|      fifo_SA_W_13|       pointer|
|fifo_SA_W_13_num_data_valid      |   in|    4|     ap_fifo|      fifo_SA_W_13|       pointer|
|fifo_SA_W_13_fifo_cap            |   in|    4|     ap_fifo|      fifo_SA_W_13|       pointer|
|fifo_SA_W_13_empty_n             |   in|    1|     ap_fifo|      fifo_SA_W_13|       pointer|
|fifo_SA_W_13_read                |  out|    1|     ap_fifo|      fifo_SA_W_13|       pointer|
|fifo_SA_W_14_dout                |   in|  128|     ap_fifo|      fifo_SA_W_14|       pointer|
|fifo_SA_W_14_num_data_valid      |   in|    4|     ap_fifo|      fifo_SA_W_14|       pointer|
|fifo_SA_W_14_fifo_cap            |   in|    4|     ap_fifo|      fifo_SA_W_14|       pointer|
|fifo_SA_W_14_empty_n             |   in|    1|     ap_fifo|      fifo_SA_W_14|       pointer|
|fifo_SA_W_14_read                |  out|    1|     ap_fifo|      fifo_SA_W_14|       pointer|
|fifo_SA_W_15_dout                |   in|  128|     ap_fifo|      fifo_SA_W_15|       pointer|
|fifo_SA_W_15_num_data_valid      |   in|    4|     ap_fifo|      fifo_SA_W_15|       pointer|
|fifo_SA_W_15_fifo_cap            |   in|    4|     ap_fifo|      fifo_SA_W_15|       pointer|
|fifo_SA_W_15_empty_n             |   in|    1|     ap_fifo|      fifo_SA_W_15|       pointer|
|fifo_SA_W_15_read                |  out|    1|     ap_fifo|      fifo_SA_W_15|       pointer|
|fifo_SA_O_din                    |  out|   32|     ap_fifo|         fifo_SA_O|       pointer|
|fifo_SA_O_num_data_valid         |   in|    5|     ap_fifo|         fifo_SA_O|       pointer|
|fifo_SA_O_fifo_cap               |   in|    5|     ap_fifo|         fifo_SA_O|       pointer|
|fifo_SA_O_full_n                 |   in|    1|     ap_fifo|         fifo_SA_O|       pointer|
|fifo_SA_O_write                  |  out|    1|     ap_fifo|         fifo_SA_O|       pointer|
|fifo_SA_O_1_din                  |  out|   32|     ap_fifo|       fifo_SA_O_1|       pointer|
|fifo_SA_O_1_num_data_valid       |   in|    5|     ap_fifo|       fifo_SA_O_1|       pointer|
|fifo_SA_O_1_fifo_cap             |   in|    5|     ap_fifo|       fifo_SA_O_1|       pointer|
|fifo_SA_O_1_full_n               |   in|    1|     ap_fifo|       fifo_SA_O_1|       pointer|
|fifo_SA_O_1_write                |  out|    1|     ap_fifo|       fifo_SA_O_1|       pointer|
|fifo_SA_O_2_din                  |  out|   32|     ap_fifo|       fifo_SA_O_2|       pointer|
|fifo_SA_O_2_num_data_valid       |   in|    5|     ap_fifo|       fifo_SA_O_2|       pointer|
|fifo_SA_O_2_fifo_cap             |   in|    5|     ap_fifo|       fifo_SA_O_2|       pointer|
|fifo_SA_O_2_full_n               |   in|    1|     ap_fifo|       fifo_SA_O_2|       pointer|
|fifo_SA_O_2_write                |  out|    1|     ap_fifo|       fifo_SA_O_2|       pointer|
|fifo_SA_O_3_din                  |  out|   32|     ap_fifo|       fifo_SA_O_3|       pointer|
|fifo_SA_O_3_num_data_valid       |   in|    5|     ap_fifo|       fifo_SA_O_3|       pointer|
|fifo_SA_O_3_fifo_cap             |   in|    5|     ap_fifo|       fifo_SA_O_3|       pointer|
|fifo_SA_O_3_full_n               |   in|    1|     ap_fifo|       fifo_SA_O_3|       pointer|
|fifo_SA_O_3_write                |  out|    1|     ap_fifo|       fifo_SA_O_3|       pointer|
|fifo_SA_O_4_din                  |  out|   32|     ap_fifo|       fifo_SA_O_4|       pointer|
|fifo_SA_O_4_num_data_valid       |   in|    5|     ap_fifo|       fifo_SA_O_4|       pointer|
|fifo_SA_O_4_fifo_cap             |   in|    5|     ap_fifo|       fifo_SA_O_4|       pointer|
|fifo_SA_O_4_full_n               |   in|    1|     ap_fifo|       fifo_SA_O_4|       pointer|
|fifo_SA_O_4_write                |  out|    1|     ap_fifo|       fifo_SA_O_4|       pointer|
|fifo_SA_O_5_din                  |  out|   32|     ap_fifo|       fifo_SA_O_5|       pointer|
|fifo_SA_O_5_num_data_valid       |   in|    5|     ap_fifo|       fifo_SA_O_5|       pointer|
|fifo_SA_O_5_fifo_cap             |   in|    5|     ap_fifo|       fifo_SA_O_5|       pointer|
|fifo_SA_O_5_full_n               |   in|    1|     ap_fifo|       fifo_SA_O_5|       pointer|
|fifo_SA_O_5_write                |  out|    1|     ap_fifo|       fifo_SA_O_5|       pointer|
|fifo_SA_O_6_din                  |  out|   32|     ap_fifo|       fifo_SA_O_6|       pointer|
|fifo_SA_O_6_num_data_valid       |   in|    5|     ap_fifo|       fifo_SA_O_6|       pointer|
|fifo_SA_O_6_fifo_cap             |   in|    5|     ap_fifo|       fifo_SA_O_6|       pointer|
|fifo_SA_O_6_full_n               |   in|    1|     ap_fifo|       fifo_SA_O_6|       pointer|
|fifo_SA_O_6_write                |  out|    1|     ap_fifo|       fifo_SA_O_6|       pointer|
|fifo_SA_O_7_din                  |  out|   32|     ap_fifo|       fifo_SA_O_7|       pointer|
|fifo_SA_O_7_num_data_valid       |   in|    5|     ap_fifo|       fifo_SA_O_7|       pointer|
|fifo_SA_O_7_fifo_cap             |   in|    5|     ap_fifo|       fifo_SA_O_7|       pointer|
|fifo_SA_O_7_full_n               |   in|    1|     ap_fifo|       fifo_SA_O_7|       pointer|
|fifo_SA_O_7_write                |  out|    1|     ap_fifo|       fifo_SA_O_7|       pointer|
|fifo_SA_O_8_din                  |  out|   32|     ap_fifo|       fifo_SA_O_8|       pointer|
|fifo_SA_O_8_num_data_valid       |   in|    5|     ap_fifo|       fifo_SA_O_8|       pointer|
|fifo_SA_O_8_fifo_cap             |   in|    5|     ap_fifo|       fifo_SA_O_8|       pointer|
|fifo_SA_O_8_full_n               |   in|    1|     ap_fifo|       fifo_SA_O_8|       pointer|
|fifo_SA_O_8_write                |  out|    1|     ap_fifo|       fifo_SA_O_8|       pointer|
|fifo_SA_O_9_din                  |  out|   32|     ap_fifo|       fifo_SA_O_9|       pointer|
|fifo_SA_O_9_num_data_valid       |   in|    5|     ap_fifo|       fifo_SA_O_9|       pointer|
|fifo_SA_O_9_fifo_cap             |   in|    5|     ap_fifo|       fifo_SA_O_9|       pointer|
|fifo_SA_O_9_full_n               |   in|    1|     ap_fifo|       fifo_SA_O_9|       pointer|
|fifo_SA_O_9_write                |  out|    1|     ap_fifo|       fifo_SA_O_9|       pointer|
|fifo_SA_O_10_din                 |  out|   32|     ap_fifo|      fifo_SA_O_10|       pointer|
|fifo_SA_O_10_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_10|       pointer|
|fifo_SA_O_10_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_10|       pointer|
|fifo_SA_O_10_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_10|       pointer|
|fifo_SA_O_10_write               |  out|    1|     ap_fifo|      fifo_SA_O_10|       pointer|
|fifo_SA_O_11_din                 |  out|   32|     ap_fifo|      fifo_SA_O_11|       pointer|
|fifo_SA_O_11_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_11|       pointer|
|fifo_SA_O_11_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_11|       pointer|
|fifo_SA_O_11_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_11|       pointer|
|fifo_SA_O_11_write               |  out|    1|     ap_fifo|      fifo_SA_O_11|       pointer|
|fifo_SA_O_12_din                 |  out|   32|     ap_fifo|      fifo_SA_O_12|       pointer|
|fifo_SA_O_12_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_12|       pointer|
|fifo_SA_O_12_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_12|       pointer|
|fifo_SA_O_12_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_12|       pointer|
|fifo_SA_O_12_write               |  out|    1|     ap_fifo|      fifo_SA_O_12|       pointer|
|fifo_SA_O_13_din                 |  out|   32|     ap_fifo|      fifo_SA_O_13|       pointer|
|fifo_SA_O_13_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_13|       pointer|
|fifo_SA_O_13_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_13|       pointer|
|fifo_SA_O_13_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_13|       pointer|
|fifo_SA_O_13_write               |  out|    1|     ap_fifo|      fifo_SA_O_13|       pointer|
|fifo_SA_O_14_din                 |  out|   32|     ap_fifo|      fifo_SA_O_14|       pointer|
|fifo_SA_O_14_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_14|       pointer|
|fifo_SA_O_14_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_14|       pointer|
|fifo_SA_O_14_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_14|       pointer|
|fifo_SA_O_14_write               |  out|    1|     ap_fifo|      fifo_SA_O_14|       pointer|
|fifo_SA_O_15_din                 |  out|   32|     ap_fifo|      fifo_SA_O_15|       pointer|
|fifo_SA_O_15_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_15|       pointer|
|fifo_SA_O_15_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_15|       pointer|
|fifo_SA_O_15_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_15|       pointer|
|fifo_SA_O_15_write               |  out|    1|     ap_fifo|      fifo_SA_O_15|       pointer|
|fifo_SA_O_16_din                 |  out|   32|     ap_fifo|      fifo_SA_O_16|       pointer|
|fifo_SA_O_16_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_16|       pointer|
|fifo_SA_O_16_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_16|       pointer|
|fifo_SA_O_16_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_16|       pointer|
|fifo_SA_O_16_write               |  out|    1|     ap_fifo|      fifo_SA_O_16|       pointer|
|fifo_SA_O_17_din                 |  out|   32|     ap_fifo|      fifo_SA_O_17|       pointer|
|fifo_SA_O_17_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_17|       pointer|
|fifo_SA_O_17_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_17|       pointer|
|fifo_SA_O_17_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_17|       pointer|
|fifo_SA_O_17_write               |  out|    1|     ap_fifo|      fifo_SA_O_17|       pointer|
|fifo_SA_O_18_din                 |  out|   32|     ap_fifo|      fifo_SA_O_18|       pointer|
|fifo_SA_O_18_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_18|       pointer|
|fifo_SA_O_18_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_18|       pointer|
|fifo_SA_O_18_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_18|       pointer|
|fifo_SA_O_18_write               |  out|    1|     ap_fifo|      fifo_SA_O_18|       pointer|
|fifo_SA_O_19_din                 |  out|   32|     ap_fifo|      fifo_SA_O_19|       pointer|
|fifo_SA_O_19_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_19|       pointer|
|fifo_SA_O_19_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_19|       pointer|
|fifo_SA_O_19_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_19|       pointer|
|fifo_SA_O_19_write               |  out|    1|     ap_fifo|      fifo_SA_O_19|       pointer|
|fifo_SA_O_20_din                 |  out|   32|     ap_fifo|      fifo_SA_O_20|       pointer|
|fifo_SA_O_20_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_20|       pointer|
|fifo_SA_O_20_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_20|       pointer|
|fifo_SA_O_20_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_20|       pointer|
|fifo_SA_O_20_write               |  out|    1|     ap_fifo|      fifo_SA_O_20|       pointer|
|fifo_SA_O_21_din                 |  out|   32|     ap_fifo|      fifo_SA_O_21|       pointer|
|fifo_SA_O_21_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_21|       pointer|
|fifo_SA_O_21_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_21|       pointer|
|fifo_SA_O_21_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_21|       pointer|
|fifo_SA_O_21_write               |  out|    1|     ap_fifo|      fifo_SA_O_21|       pointer|
|fifo_SA_O_22_din                 |  out|   32|     ap_fifo|      fifo_SA_O_22|       pointer|
|fifo_SA_O_22_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_22|       pointer|
|fifo_SA_O_22_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_22|       pointer|
|fifo_SA_O_22_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_22|       pointer|
|fifo_SA_O_22_write               |  out|    1|     ap_fifo|      fifo_SA_O_22|       pointer|
|fifo_SA_O_23_din                 |  out|   32|     ap_fifo|      fifo_SA_O_23|       pointer|
|fifo_SA_O_23_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_23|       pointer|
|fifo_SA_O_23_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_23|       pointer|
|fifo_SA_O_23_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_23|       pointer|
|fifo_SA_O_23_write               |  out|    1|     ap_fifo|      fifo_SA_O_23|       pointer|
|fifo_SA_O_24_din                 |  out|   32|     ap_fifo|      fifo_SA_O_24|       pointer|
|fifo_SA_O_24_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_24|       pointer|
|fifo_SA_O_24_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_24|       pointer|
|fifo_SA_O_24_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_24|       pointer|
|fifo_SA_O_24_write               |  out|    1|     ap_fifo|      fifo_SA_O_24|       pointer|
|fifo_SA_O_25_din                 |  out|   32|     ap_fifo|      fifo_SA_O_25|       pointer|
|fifo_SA_O_25_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_25|       pointer|
|fifo_SA_O_25_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_25|       pointer|
|fifo_SA_O_25_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_25|       pointer|
|fifo_SA_O_25_write               |  out|    1|     ap_fifo|      fifo_SA_O_25|       pointer|
|fifo_SA_O_26_din                 |  out|   32|     ap_fifo|      fifo_SA_O_26|       pointer|
|fifo_SA_O_26_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_26|       pointer|
|fifo_SA_O_26_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_26|       pointer|
|fifo_SA_O_26_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_26|       pointer|
|fifo_SA_O_26_write               |  out|    1|     ap_fifo|      fifo_SA_O_26|       pointer|
|fifo_SA_O_27_din                 |  out|   32|     ap_fifo|      fifo_SA_O_27|       pointer|
|fifo_SA_O_27_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_27|       pointer|
|fifo_SA_O_27_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_27|       pointer|
|fifo_SA_O_27_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_27|       pointer|
|fifo_SA_O_27_write               |  out|    1|     ap_fifo|      fifo_SA_O_27|       pointer|
|fifo_SA_O_28_din                 |  out|   32|     ap_fifo|      fifo_SA_O_28|       pointer|
|fifo_SA_O_28_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_28|       pointer|
|fifo_SA_O_28_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_28|       pointer|
|fifo_SA_O_28_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_28|       pointer|
|fifo_SA_O_28_write               |  out|    1|     ap_fifo|      fifo_SA_O_28|       pointer|
|fifo_SA_O_29_din                 |  out|   32|     ap_fifo|      fifo_SA_O_29|       pointer|
|fifo_SA_O_29_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_29|       pointer|
|fifo_SA_O_29_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_29|       pointer|
|fifo_SA_O_29_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_29|       pointer|
|fifo_SA_O_29_write               |  out|    1|     ap_fifo|      fifo_SA_O_29|       pointer|
|fifo_SA_O_30_din                 |  out|   32|     ap_fifo|      fifo_SA_O_30|       pointer|
|fifo_SA_O_30_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_30|       pointer|
|fifo_SA_O_30_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_30|       pointer|
|fifo_SA_O_30_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_30|       pointer|
|fifo_SA_O_30_write               |  out|    1|     ap_fifo|      fifo_SA_O_30|       pointer|
|fifo_SA_O_31_din                 |  out|   32|     ap_fifo|      fifo_SA_O_31|       pointer|
|fifo_SA_O_31_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_31|       pointer|
|fifo_SA_O_31_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_31|       pointer|
|fifo_SA_O_31_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_31|       pointer|
|fifo_SA_O_31_write               |  out|    1|     ap_fifo|      fifo_SA_O_31|       pointer|
|fifo_SA_O_32_din                 |  out|   32|     ap_fifo|      fifo_SA_O_32|       pointer|
|fifo_SA_O_32_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_32|       pointer|
|fifo_SA_O_32_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_32|       pointer|
|fifo_SA_O_32_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_32|       pointer|
|fifo_SA_O_32_write               |  out|    1|     ap_fifo|      fifo_SA_O_32|       pointer|
|fifo_SA_O_33_din                 |  out|   32|     ap_fifo|      fifo_SA_O_33|       pointer|
|fifo_SA_O_33_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_33|       pointer|
|fifo_SA_O_33_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_33|       pointer|
|fifo_SA_O_33_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_33|       pointer|
|fifo_SA_O_33_write               |  out|    1|     ap_fifo|      fifo_SA_O_33|       pointer|
|fifo_SA_O_34_din                 |  out|   32|     ap_fifo|      fifo_SA_O_34|       pointer|
|fifo_SA_O_34_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_34|       pointer|
|fifo_SA_O_34_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_34|       pointer|
|fifo_SA_O_34_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_34|       pointer|
|fifo_SA_O_34_write               |  out|    1|     ap_fifo|      fifo_SA_O_34|       pointer|
|fifo_SA_O_35_din                 |  out|   32|     ap_fifo|      fifo_SA_O_35|       pointer|
|fifo_SA_O_35_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_35|       pointer|
|fifo_SA_O_35_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_35|       pointer|
|fifo_SA_O_35_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_35|       pointer|
|fifo_SA_O_35_write               |  out|    1|     ap_fifo|      fifo_SA_O_35|       pointer|
|fifo_SA_O_36_din                 |  out|   32|     ap_fifo|      fifo_SA_O_36|       pointer|
|fifo_SA_O_36_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_36|       pointer|
|fifo_SA_O_36_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_36|       pointer|
|fifo_SA_O_36_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_36|       pointer|
|fifo_SA_O_36_write               |  out|    1|     ap_fifo|      fifo_SA_O_36|       pointer|
|fifo_SA_O_37_din                 |  out|   32|     ap_fifo|      fifo_SA_O_37|       pointer|
|fifo_SA_O_37_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_37|       pointer|
|fifo_SA_O_37_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_37|       pointer|
|fifo_SA_O_37_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_37|       pointer|
|fifo_SA_O_37_write               |  out|    1|     ap_fifo|      fifo_SA_O_37|       pointer|
|fifo_SA_O_38_din                 |  out|   32|     ap_fifo|      fifo_SA_O_38|       pointer|
|fifo_SA_O_38_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_38|       pointer|
|fifo_SA_O_38_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_38|       pointer|
|fifo_SA_O_38_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_38|       pointer|
|fifo_SA_O_38_write               |  out|    1|     ap_fifo|      fifo_SA_O_38|       pointer|
|fifo_SA_O_39_din                 |  out|   32|     ap_fifo|      fifo_SA_O_39|       pointer|
|fifo_SA_O_39_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_39|       pointer|
|fifo_SA_O_39_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_39|       pointer|
|fifo_SA_O_39_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_39|       pointer|
|fifo_SA_O_39_write               |  out|    1|     ap_fifo|      fifo_SA_O_39|       pointer|
|fifo_SA_O_40_din                 |  out|   32|     ap_fifo|      fifo_SA_O_40|       pointer|
|fifo_SA_O_40_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_40|       pointer|
|fifo_SA_O_40_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_40|       pointer|
|fifo_SA_O_40_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_40|       pointer|
|fifo_SA_O_40_write               |  out|    1|     ap_fifo|      fifo_SA_O_40|       pointer|
|fifo_SA_O_41_din                 |  out|   32|     ap_fifo|      fifo_SA_O_41|       pointer|
|fifo_SA_O_41_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_41|       pointer|
|fifo_SA_O_41_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_41|       pointer|
|fifo_SA_O_41_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_41|       pointer|
|fifo_SA_O_41_write               |  out|    1|     ap_fifo|      fifo_SA_O_41|       pointer|
|fifo_SA_O_42_din                 |  out|   32|     ap_fifo|      fifo_SA_O_42|       pointer|
|fifo_SA_O_42_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_42|       pointer|
|fifo_SA_O_42_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_42|       pointer|
|fifo_SA_O_42_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_42|       pointer|
|fifo_SA_O_42_write               |  out|    1|     ap_fifo|      fifo_SA_O_42|       pointer|
|fifo_SA_O_43_din                 |  out|   32|     ap_fifo|      fifo_SA_O_43|       pointer|
|fifo_SA_O_43_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_43|       pointer|
|fifo_SA_O_43_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_43|       pointer|
|fifo_SA_O_43_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_43|       pointer|
|fifo_SA_O_43_write               |  out|    1|     ap_fifo|      fifo_SA_O_43|       pointer|
|fifo_SA_O_44_din                 |  out|   32|     ap_fifo|      fifo_SA_O_44|       pointer|
|fifo_SA_O_44_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_44|       pointer|
|fifo_SA_O_44_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_44|       pointer|
|fifo_SA_O_44_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_44|       pointer|
|fifo_SA_O_44_write               |  out|    1|     ap_fifo|      fifo_SA_O_44|       pointer|
|fifo_SA_O_45_din                 |  out|   32|     ap_fifo|      fifo_SA_O_45|       pointer|
|fifo_SA_O_45_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_45|       pointer|
|fifo_SA_O_45_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_45|       pointer|
|fifo_SA_O_45_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_45|       pointer|
|fifo_SA_O_45_write               |  out|    1|     ap_fifo|      fifo_SA_O_45|       pointer|
|fifo_SA_O_46_din                 |  out|   32|     ap_fifo|      fifo_SA_O_46|       pointer|
|fifo_SA_O_46_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_46|       pointer|
|fifo_SA_O_46_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_46|       pointer|
|fifo_SA_O_46_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_46|       pointer|
|fifo_SA_O_46_write               |  out|    1|     ap_fifo|      fifo_SA_O_46|       pointer|
|fifo_SA_O_47_din                 |  out|   32|     ap_fifo|      fifo_SA_O_47|       pointer|
|fifo_SA_O_47_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_47|       pointer|
|fifo_SA_O_47_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_47|       pointer|
|fifo_SA_O_47_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_47|       pointer|
|fifo_SA_O_47_write               |  out|    1|     ap_fifo|      fifo_SA_O_47|       pointer|
|fifo_SA_O_48_din                 |  out|   32|     ap_fifo|      fifo_SA_O_48|       pointer|
|fifo_SA_O_48_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_48|       pointer|
|fifo_SA_O_48_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_48|       pointer|
|fifo_SA_O_48_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_48|       pointer|
|fifo_SA_O_48_write               |  out|    1|     ap_fifo|      fifo_SA_O_48|       pointer|
|fifo_SA_O_49_din                 |  out|   32|     ap_fifo|      fifo_SA_O_49|       pointer|
|fifo_SA_O_49_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_49|       pointer|
|fifo_SA_O_49_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_49|       pointer|
|fifo_SA_O_49_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_49|       pointer|
|fifo_SA_O_49_write               |  out|    1|     ap_fifo|      fifo_SA_O_49|       pointer|
|fifo_SA_O_50_din                 |  out|   32|     ap_fifo|      fifo_SA_O_50|       pointer|
|fifo_SA_O_50_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_50|       pointer|
|fifo_SA_O_50_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_50|       pointer|
|fifo_SA_O_50_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_50|       pointer|
|fifo_SA_O_50_write               |  out|    1|     ap_fifo|      fifo_SA_O_50|       pointer|
|fifo_SA_O_51_din                 |  out|   32|     ap_fifo|      fifo_SA_O_51|       pointer|
|fifo_SA_O_51_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_51|       pointer|
|fifo_SA_O_51_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_51|       pointer|
|fifo_SA_O_51_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_51|       pointer|
|fifo_SA_O_51_write               |  out|    1|     ap_fifo|      fifo_SA_O_51|       pointer|
|fifo_SA_O_52_din                 |  out|   32|     ap_fifo|      fifo_SA_O_52|       pointer|
|fifo_SA_O_52_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_52|       pointer|
|fifo_SA_O_52_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_52|       pointer|
|fifo_SA_O_52_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_52|       pointer|
|fifo_SA_O_52_write               |  out|    1|     ap_fifo|      fifo_SA_O_52|       pointer|
|fifo_SA_O_53_din                 |  out|   32|     ap_fifo|      fifo_SA_O_53|       pointer|
|fifo_SA_O_53_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_53|       pointer|
|fifo_SA_O_53_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_53|       pointer|
|fifo_SA_O_53_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_53|       pointer|
|fifo_SA_O_53_write               |  out|    1|     ap_fifo|      fifo_SA_O_53|       pointer|
|fifo_SA_O_54_din                 |  out|   32|     ap_fifo|      fifo_SA_O_54|       pointer|
|fifo_SA_O_54_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_54|       pointer|
|fifo_SA_O_54_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_54|       pointer|
|fifo_SA_O_54_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_54|       pointer|
|fifo_SA_O_54_write               |  out|    1|     ap_fifo|      fifo_SA_O_54|       pointer|
|fifo_SA_O_55_din                 |  out|   32|     ap_fifo|      fifo_SA_O_55|       pointer|
|fifo_SA_O_55_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_55|       pointer|
|fifo_SA_O_55_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_55|       pointer|
|fifo_SA_O_55_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_55|       pointer|
|fifo_SA_O_55_write               |  out|    1|     ap_fifo|      fifo_SA_O_55|       pointer|
|fifo_SA_O_56_din                 |  out|   32|     ap_fifo|      fifo_SA_O_56|       pointer|
|fifo_SA_O_56_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_56|       pointer|
|fifo_SA_O_56_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_56|       pointer|
|fifo_SA_O_56_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_56|       pointer|
|fifo_SA_O_56_write               |  out|    1|     ap_fifo|      fifo_SA_O_56|       pointer|
|fifo_SA_O_57_din                 |  out|   32|     ap_fifo|      fifo_SA_O_57|       pointer|
|fifo_SA_O_57_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_57|       pointer|
|fifo_SA_O_57_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_57|       pointer|
|fifo_SA_O_57_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_57|       pointer|
|fifo_SA_O_57_write               |  out|    1|     ap_fifo|      fifo_SA_O_57|       pointer|
|fifo_SA_O_58_din                 |  out|   32|     ap_fifo|      fifo_SA_O_58|       pointer|
|fifo_SA_O_58_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_58|       pointer|
|fifo_SA_O_58_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_58|       pointer|
|fifo_SA_O_58_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_58|       pointer|
|fifo_SA_O_58_write               |  out|    1|     ap_fifo|      fifo_SA_O_58|       pointer|
|fifo_SA_O_59_din                 |  out|   32|     ap_fifo|      fifo_SA_O_59|       pointer|
|fifo_SA_O_59_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_59|       pointer|
|fifo_SA_O_59_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_59|       pointer|
|fifo_SA_O_59_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_59|       pointer|
|fifo_SA_O_59_write               |  out|    1|     ap_fifo|      fifo_SA_O_59|       pointer|
|fifo_SA_O_60_din                 |  out|   32|     ap_fifo|      fifo_SA_O_60|       pointer|
|fifo_SA_O_60_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_60|       pointer|
|fifo_SA_O_60_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_60|       pointer|
|fifo_SA_O_60_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_60|       pointer|
|fifo_SA_O_60_write               |  out|    1|     ap_fifo|      fifo_SA_O_60|       pointer|
|fifo_SA_O_61_din                 |  out|   32|     ap_fifo|      fifo_SA_O_61|       pointer|
|fifo_SA_O_61_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_61|       pointer|
|fifo_SA_O_61_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_61|       pointer|
|fifo_SA_O_61_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_61|       pointer|
|fifo_SA_O_61_write               |  out|    1|     ap_fifo|      fifo_SA_O_61|       pointer|
|fifo_SA_O_62_din                 |  out|   32|     ap_fifo|      fifo_SA_O_62|       pointer|
|fifo_SA_O_62_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_62|       pointer|
|fifo_SA_O_62_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_62|       pointer|
|fifo_SA_O_62_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_62|       pointer|
|fifo_SA_O_62_write               |  out|    1|     ap_fifo|      fifo_SA_O_62|       pointer|
|fifo_SA_O_63_din                 |  out|   32|     ap_fifo|      fifo_SA_O_63|       pointer|
|fifo_SA_O_63_num_data_valid      |   in|    5|     ap_fifo|      fifo_SA_O_63|       pointer|
|fifo_SA_O_63_fifo_cap            |   in|    5|     ap_fifo|      fifo_SA_O_63|       pointer|
|fifo_SA_O_63_full_n              |   in|    1|     ap_fifo|      fifo_SA_O_63|       pointer|
|fifo_SA_O_63_write               |  out|    1|     ap_fifo|      fifo_SA_O_63|       pointer|
|num_a_sa_2_loc_dout              |   in|   32|     ap_fifo|    num_a_sa_2_loc|       pointer|
|num_a_sa_2_loc_num_data_valid    |   in|    3|     ap_fifo|    num_a_sa_2_loc|       pointer|
|num_a_sa_2_loc_fifo_cap          |   in|    3|     ap_fifo|    num_a_sa_2_loc|       pointer|
|num_a_sa_2_loc_empty_n           |   in|    1|     ap_fifo|    num_a_sa_2_loc|       pointer|
|num_a_sa_2_loc_read              |  out|    1|     ap_fifo|    num_a_sa_2_loc|       pointer|
|p_read                           |   in|   32|     ap_none|            p_read|        scalar|
|mode_dout                        |   in|    1|     ap_fifo|              mode|       pointer|
|mode_num_data_valid              |   in|    3|     ap_fifo|              mode|       pointer|
|mode_fifo_cap                    |   in|    3|     ap_fifo|              mode|       pointer|
|mode_empty_n                     |   in|    1|     ap_fifo|              mode|       pointer|
|mode_read                        |  out|    1|     ap_fifo|              mode|       pointer|
|out_c_1_loc_c40_din              |  out|   32|     ap_fifo|   out_c_1_loc_c40|       pointer|
|out_c_1_loc_c40_num_data_valid   |   in|    3|     ap_fifo|   out_c_1_loc_c40|       pointer|
|out_c_1_loc_c40_fifo_cap         |   in|    3|     ap_fifo|   out_c_1_loc_c40|       pointer|
|out_c_1_loc_c40_full_n           |   in|    1|     ap_fifo|   out_c_1_loc_c40|       pointer|
|out_c_1_loc_c40_write            |  out|    1|     ap_fifo|   out_c_1_loc_c40|       pointer|
|num_a_sa_2_loc_c_din             |  out|   32|     ap_fifo|  num_a_sa_2_loc_c|       pointer|
|num_a_sa_2_loc_c_num_data_valid  |   in|    3|     ap_fifo|  num_a_sa_2_loc_c|       pointer|
|num_a_sa_2_loc_c_fifo_cap        |   in|    3|     ap_fifo|  num_a_sa_2_loc_c|       pointer|
|num_a_sa_2_loc_c_full_n          |   in|    1|     ap_fifo|  num_a_sa_2_loc_c|       pointer|
|num_a_sa_2_loc_c_write           |  out|    1|     ap_fifo|  num_a_sa_2_loc_c|       pointer|
|mode_c65_din                     |  out|    1|     ap_fifo|          mode_c65|       pointer|
|mode_c65_num_data_valid          |   in|    3|     ap_fifo|          mode_c65|       pointer|
|mode_c65_fifo_cap                |   in|    3|     ap_fifo|          mode_c65|       pointer|
|mode_c65_full_n                  |   in|    1|     ap_fifo|          mode_c65|       pointer|
|mode_c65_write                   |  out|    1|     ap_fifo|          mode_c65|       pointer|
+---------------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.04>
ST_1 : Operation 3 [1/1] (1.52ns)   --->   "%p_read_7 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 3 'read' 'p_read_7' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 4 [1/1] (1.52ns)   --->   "%mode_12 = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %mode"   --->   Operation 4 'read' 'mode_12' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (1.52ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %mode_c65, i1 %mode_12"   --->   Operation 5 'write' 'write_ln0' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (1.52ns)   --->   "%num_a_sa = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %num_a_sa_2_loc"   --->   Operation 6 'read' 'num_a_sa' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (1.52ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %num_a_sa_2_loc_c, i32 %num_a_sa"   --->   Operation 7 'write' 'write_ln0' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (1.52ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %out_c_1_loc_c40, i32 %p_read_7"   --->   Operation 8 'write' 'write_ln0' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln560 = call void @PE, i128 %fifo_SA_A, i128 %fifo_SA_W, i32 %fifo_SA_O, i32 %fifo_SA_O_1, i32 %fifo_SA_O_2, i32 %fifo_SA_O_3, i32 %p_read_7, i32 %num_a_sa, i1 %mode_12" [tools.cpp:560->top.cpp:94]   --->   Operation 9 'call' 'call_ln560' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln560 = call void @PE, i128 %fifo_SA_A_1, i128 %fifo_SA_W_1, i32 %fifo_SA_O_4, i32 %fifo_SA_O_5, i32 %fifo_SA_O_6, i32 %fifo_SA_O_7, i32 %p_read_7, i32 %num_a_sa, i1 %mode_12" [tools.cpp:560->top.cpp:94]   --->   Operation 10 'call' 'call_ln560' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln560 = call void @PE, i128 %fifo_SA_A_2, i128 %fifo_SA_W_2, i32 %fifo_SA_O_8, i32 %fifo_SA_O_9, i32 %fifo_SA_O_10, i32 %fifo_SA_O_11, i32 %p_read_7, i32 %num_a_sa, i1 %mode_12" [tools.cpp:560->top.cpp:94]   --->   Operation 11 'call' 'call_ln560' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln560 = call void @PE, i128 %fifo_SA_A_3, i128 %fifo_SA_W_3, i32 %fifo_SA_O_12, i32 %fifo_SA_O_13, i32 %fifo_SA_O_14, i32 %fifo_SA_O_15, i32 %p_read_7, i32 %num_a_sa, i1 %mode_12" [tools.cpp:560->top.cpp:94]   --->   Operation 12 'call' 'call_ln560' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln560 = call void @PE, i128 %fifo_SA_A_4, i128 %fifo_SA_W_4, i32 %fifo_SA_O_16, i32 %fifo_SA_O_17, i32 %fifo_SA_O_18, i32 %fifo_SA_O_19, i32 %p_read_7, i32 %num_a_sa, i1 %mode_12" [tools.cpp:560->top.cpp:94]   --->   Operation 13 'call' 'call_ln560' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln560 = call void @PE, i128 %fifo_SA_A_5, i128 %fifo_SA_W_5, i32 %fifo_SA_O_20, i32 %fifo_SA_O_21, i32 %fifo_SA_O_22, i32 %fifo_SA_O_23, i32 %p_read_7, i32 %num_a_sa, i1 %mode_12" [tools.cpp:560->top.cpp:94]   --->   Operation 14 'call' 'call_ln560' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln560 = call void @PE, i128 %fifo_SA_A_6, i128 %fifo_SA_W_6, i32 %fifo_SA_O_24, i32 %fifo_SA_O_25, i32 %fifo_SA_O_26, i32 %fifo_SA_O_27, i32 %p_read_7, i32 %num_a_sa, i1 %mode_12" [tools.cpp:560->top.cpp:94]   --->   Operation 15 'call' 'call_ln560' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln560 = call void @PE, i128 %fifo_SA_A_7, i128 %fifo_SA_W_7, i32 %fifo_SA_O_28, i32 %fifo_SA_O_29, i32 %fifo_SA_O_30, i32 %fifo_SA_O_31, i32 %p_read_7, i32 %num_a_sa, i1 %mode_12" [tools.cpp:560->top.cpp:94]   --->   Operation 16 'call' 'call_ln560' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln560 = call void @PE, i128 %fifo_SA_A_8, i128 %fifo_SA_W_8, i32 %fifo_SA_O_32, i32 %fifo_SA_O_33, i32 %fifo_SA_O_34, i32 %fifo_SA_O_35, i32 %p_read_7, i32 %num_a_sa, i1 %mode_12" [tools.cpp:560->top.cpp:94]   --->   Operation 17 'call' 'call_ln560' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln560 = call void @PE, i128 %fifo_SA_A_9, i128 %fifo_SA_W_9, i32 %fifo_SA_O_36, i32 %fifo_SA_O_37, i32 %fifo_SA_O_38, i32 %fifo_SA_O_39, i32 %p_read_7, i32 %num_a_sa, i1 %mode_12" [tools.cpp:560->top.cpp:94]   --->   Operation 18 'call' 'call_ln560' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln560 = call void @PE, i128 %fifo_SA_A_10, i128 %fifo_SA_W_10, i32 %fifo_SA_O_40, i32 %fifo_SA_O_41, i32 %fifo_SA_O_42, i32 %fifo_SA_O_43, i32 %p_read_7, i32 %num_a_sa, i1 %mode_12" [tools.cpp:560->top.cpp:94]   --->   Operation 19 'call' 'call_ln560' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln560 = call void @PE, i128 %fifo_SA_A_11, i128 %fifo_SA_W_11, i32 %fifo_SA_O_44, i32 %fifo_SA_O_45, i32 %fifo_SA_O_46, i32 %fifo_SA_O_47, i32 %p_read_7, i32 %num_a_sa, i1 %mode_12" [tools.cpp:560->top.cpp:94]   --->   Operation 20 'call' 'call_ln560' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln560 = call void @PE, i128 %fifo_SA_A_12, i128 %fifo_SA_W_12, i32 %fifo_SA_O_48, i32 %fifo_SA_O_49, i32 %fifo_SA_O_50, i32 %fifo_SA_O_51, i32 %p_read_7, i32 %num_a_sa, i1 %mode_12" [tools.cpp:560->top.cpp:94]   --->   Operation 21 'call' 'call_ln560' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln560 = call void @PE, i128 %fifo_SA_A_13, i128 %fifo_SA_W_13, i32 %fifo_SA_O_52, i32 %fifo_SA_O_53, i32 %fifo_SA_O_54, i32 %fifo_SA_O_55, i32 %p_read_7, i32 %num_a_sa, i1 %mode_12" [tools.cpp:560->top.cpp:94]   --->   Operation 22 'call' 'call_ln560' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln560 = call void @PE, i128 %fifo_SA_A_14, i128 %fifo_SA_W_14, i32 %fifo_SA_O_56, i32 %fifo_SA_O_57, i32 %fifo_SA_O_58, i32 %fifo_SA_O_59, i32 %p_read_7, i32 %num_a_sa, i1 %mode_12" [tools.cpp:560->top.cpp:94]   --->   Operation 23 'call' 'call_ln560' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln560 = call void @PE, i128 %fifo_SA_A_15, i128 %fifo_SA_W_15, i32 %fifo_SA_O_60, i32 %fifo_SA_O_61, i32 %fifo_SA_O_62, i32 %fifo_SA_O_63, i32 %p_read_7, i32 %num_a_sa, i1 %mode_12" [tools.cpp:560->top.cpp:94]   --->   Operation 24 'call' 'call_ln560' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mode, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mode_c65, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_a_sa_2_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_a_sa_2_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_c_1_loc_c40, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_63, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_62, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_61, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_60, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_59, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_58, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_57, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_56, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_55, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_54, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_53, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_52, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_51, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_50, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_49, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_48, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_47, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_46, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_45, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_44, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_43, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_42, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_41, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_40, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_39, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_38, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_37, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_36, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_35, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_34, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_33, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_32, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_31, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_30, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_29, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_28, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_27, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_26, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_25, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_24, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_23, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_22, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_21, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_20, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_19, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_18, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_17, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_16, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_15, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_14, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_13, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_12, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_11, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_10, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_9, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_8, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_7, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_6, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_5, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_4, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_3, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_2, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_1, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_15, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_14, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_13, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_12, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_11, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_10, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_9, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_8, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_7, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_6, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_5, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_4, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_3, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_2, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_1, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_15, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_14, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_13, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_12, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_11, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_10, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_9, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_8, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_7, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_6, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_5, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_4, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_3, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_2, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_1, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/2] (0.00ns)   --->   "%call_ln560 = call void @PE, i128 %fifo_SA_A, i128 %fifo_SA_W, i32 %fifo_SA_O, i32 %fifo_SA_O_1, i32 %fifo_SA_O_2, i32 %fifo_SA_O_3, i32 %p_read_7, i32 %num_a_sa, i1 %mode_12" [tools.cpp:560->top.cpp:94]   --->   Operation 126 'call' 'call_ln560' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 127 [1/2] (0.00ns)   --->   "%call_ln560 = call void @PE, i128 %fifo_SA_A_1, i128 %fifo_SA_W_1, i32 %fifo_SA_O_4, i32 %fifo_SA_O_5, i32 %fifo_SA_O_6, i32 %fifo_SA_O_7, i32 %p_read_7, i32 %num_a_sa, i1 %mode_12" [tools.cpp:560->top.cpp:94]   --->   Operation 127 'call' 'call_ln560' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 128 [1/2] (0.00ns)   --->   "%call_ln560 = call void @PE, i128 %fifo_SA_A_2, i128 %fifo_SA_W_2, i32 %fifo_SA_O_8, i32 %fifo_SA_O_9, i32 %fifo_SA_O_10, i32 %fifo_SA_O_11, i32 %p_read_7, i32 %num_a_sa, i1 %mode_12" [tools.cpp:560->top.cpp:94]   --->   Operation 128 'call' 'call_ln560' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 129 [1/2] (0.00ns)   --->   "%call_ln560 = call void @PE, i128 %fifo_SA_A_3, i128 %fifo_SA_W_3, i32 %fifo_SA_O_12, i32 %fifo_SA_O_13, i32 %fifo_SA_O_14, i32 %fifo_SA_O_15, i32 %p_read_7, i32 %num_a_sa, i1 %mode_12" [tools.cpp:560->top.cpp:94]   --->   Operation 129 'call' 'call_ln560' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 130 [1/2] (0.00ns)   --->   "%call_ln560 = call void @PE, i128 %fifo_SA_A_4, i128 %fifo_SA_W_4, i32 %fifo_SA_O_16, i32 %fifo_SA_O_17, i32 %fifo_SA_O_18, i32 %fifo_SA_O_19, i32 %p_read_7, i32 %num_a_sa, i1 %mode_12" [tools.cpp:560->top.cpp:94]   --->   Operation 130 'call' 'call_ln560' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 131 [1/2] (0.00ns)   --->   "%call_ln560 = call void @PE, i128 %fifo_SA_A_5, i128 %fifo_SA_W_5, i32 %fifo_SA_O_20, i32 %fifo_SA_O_21, i32 %fifo_SA_O_22, i32 %fifo_SA_O_23, i32 %p_read_7, i32 %num_a_sa, i1 %mode_12" [tools.cpp:560->top.cpp:94]   --->   Operation 131 'call' 'call_ln560' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 132 [1/2] (0.00ns)   --->   "%call_ln560 = call void @PE, i128 %fifo_SA_A_6, i128 %fifo_SA_W_6, i32 %fifo_SA_O_24, i32 %fifo_SA_O_25, i32 %fifo_SA_O_26, i32 %fifo_SA_O_27, i32 %p_read_7, i32 %num_a_sa, i1 %mode_12" [tools.cpp:560->top.cpp:94]   --->   Operation 132 'call' 'call_ln560' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 133 [1/2] (0.00ns)   --->   "%call_ln560 = call void @PE, i128 %fifo_SA_A_7, i128 %fifo_SA_W_7, i32 %fifo_SA_O_28, i32 %fifo_SA_O_29, i32 %fifo_SA_O_30, i32 %fifo_SA_O_31, i32 %p_read_7, i32 %num_a_sa, i1 %mode_12" [tools.cpp:560->top.cpp:94]   --->   Operation 133 'call' 'call_ln560' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 134 [1/2] (0.00ns)   --->   "%call_ln560 = call void @PE, i128 %fifo_SA_A_8, i128 %fifo_SA_W_8, i32 %fifo_SA_O_32, i32 %fifo_SA_O_33, i32 %fifo_SA_O_34, i32 %fifo_SA_O_35, i32 %p_read_7, i32 %num_a_sa, i1 %mode_12" [tools.cpp:560->top.cpp:94]   --->   Operation 134 'call' 'call_ln560' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 135 [1/2] (0.00ns)   --->   "%call_ln560 = call void @PE, i128 %fifo_SA_A_9, i128 %fifo_SA_W_9, i32 %fifo_SA_O_36, i32 %fifo_SA_O_37, i32 %fifo_SA_O_38, i32 %fifo_SA_O_39, i32 %p_read_7, i32 %num_a_sa, i1 %mode_12" [tools.cpp:560->top.cpp:94]   --->   Operation 135 'call' 'call_ln560' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 136 [1/2] (0.00ns)   --->   "%call_ln560 = call void @PE, i128 %fifo_SA_A_10, i128 %fifo_SA_W_10, i32 %fifo_SA_O_40, i32 %fifo_SA_O_41, i32 %fifo_SA_O_42, i32 %fifo_SA_O_43, i32 %p_read_7, i32 %num_a_sa, i1 %mode_12" [tools.cpp:560->top.cpp:94]   --->   Operation 136 'call' 'call_ln560' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 137 [1/2] (0.00ns)   --->   "%call_ln560 = call void @PE, i128 %fifo_SA_A_11, i128 %fifo_SA_W_11, i32 %fifo_SA_O_44, i32 %fifo_SA_O_45, i32 %fifo_SA_O_46, i32 %fifo_SA_O_47, i32 %p_read_7, i32 %num_a_sa, i1 %mode_12" [tools.cpp:560->top.cpp:94]   --->   Operation 137 'call' 'call_ln560' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 138 [1/2] (0.00ns)   --->   "%call_ln560 = call void @PE, i128 %fifo_SA_A_12, i128 %fifo_SA_W_12, i32 %fifo_SA_O_48, i32 %fifo_SA_O_49, i32 %fifo_SA_O_50, i32 %fifo_SA_O_51, i32 %p_read_7, i32 %num_a_sa, i1 %mode_12" [tools.cpp:560->top.cpp:94]   --->   Operation 138 'call' 'call_ln560' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 139 [1/2] (0.00ns)   --->   "%call_ln560 = call void @PE, i128 %fifo_SA_A_13, i128 %fifo_SA_W_13, i32 %fifo_SA_O_52, i32 %fifo_SA_O_53, i32 %fifo_SA_O_54, i32 %fifo_SA_O_55, i32 %p_read_7, i32 %num_a_sa, i1 %mode_12" [tools.cpp:560->top.cpp:94]   --->   Operation 139 'call' 'call_ln560' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 140 [1/2] (0.00ns)   --->   "%call_ln560 = call void @PE, i128 %fifo_SA_A_14, i128 %fifo_SA_W_14, i32 %fifo_SA_O_56, i32 %fifo_SA_O_57, i32 %fifo_SA_O_58, i32 %fifo_SA_O_59, i32 %p_read_7, i32 %num_a_sa, i1 %mode_12" [tools.cpp:560->top.cpp:94]   --->   Operation 140 'call' 'call_ln560' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 141 [1/2] (0.00ns)   --->   "%call_ln560 = call void @PE, i128 %fifo_SA_A_15, i128 %fifo_SA_W_15, i32 %fifo_SA_O_60, i32 %fifo_SA_O_61, i32 %fifo_SA_O_62, i32 %fifo_SA_O_63, i32 %p_read_7, i32 %num_a_sa, i1 %mode_12" [tools.cpp:560->top.cpp:94]   --->   Operation 141 'call' 'call_ln560' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%ret_ln94 = ret" [top.cpp:94]   --->   Operation 142 'ret' 'ret_ln94' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_SA_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_W]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_W_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_W_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_W_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_W_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_W_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_W_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_W_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_W_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_W_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_W_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_W_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_W_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_W_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_W_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_W_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_21]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_27]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_28]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_29]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_30]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_32]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_33]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_34]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_35]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_36]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_37]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_38]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_39]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_40]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_41]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_42]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_43]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_44]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_45]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_46]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_47]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_48]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_49]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_50]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_51]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_52]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_53]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_54]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_55]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_56]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_57]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_58]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_59]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_60]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_61]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_62]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_63]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ num_a_sa_2_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mode]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_c_1_loc_c40]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ num_a_sa_2_loc_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mode_c65]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_7          (read         ) [ 001]
mode_12           (read         ) [ 001]
write_ln0         (write        ) [ 000]
num_a_sa          (read         ) [ 001]
write_ln0         (write        ) [ 000]
write_ln0         (write        ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
call_ln560        (call         ) [ 000]
call_ln560        (call         ) [ 000]
call_ln560        (call         ) [ 000]
call_ln560        (call         ) [ 000]
call_ln560        (call         ) [ 000]
call_ln560        (call         ) [ 000]
call_ln560        (call         ) [ 000]
call_ln560        (call         ) [ 000]
call_ln560        (call         ) [ 000]
call_ln560        (call         ) [ 000]
call_ln560        (call         ) [ 000]
call_ln560        (call         ) [ 000]
call_ln560        (call         ) [ 000]
call_ln560        (call         ) [ 000]
call_ln560        (call         ) [ 000]
call_ln560        (call         ) [ 000]
ret_ln94          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_SA_A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_SA_A_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_SA_A_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fifo_SA_A_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fifo_SA_A_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fifo_SA_A_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fifo_SA_A_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fifo_SA_A_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fifo_SA_A_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fifo_SA_A_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="fifo_SA_A_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="fifo_SA_A_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="fifo_SA_A_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="fifo_SA_A_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="fifo_SA_A_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="fifo_SA_A_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="fifo_SA_W">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_W"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="fifo_SA_W_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_W_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="fifo_SA_W_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_W_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="fifo_SA_W_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_W_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="fifo_SA_W_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_W_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="fifo_SA_W_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_W_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="fifo_SA_W_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_W_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="fifo_SA_W_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_W_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="fifo_SA_W_8">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_W_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="fifo_SA_W_9">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_W_9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="fifo_SA_W_10">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_W_10"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="fifo_SA_W_11">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_W_11"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="fifo_SA_W_12">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_W_12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="fifo_SA_W_13">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_W_13"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="fifo_SA_W_14">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_W_14"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="fifo_SA_W_15">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_W_15"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="fifo_SA_O">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="fifo_SA_O_1">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="fifo_SA_O_2">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="fifo_SA_O_3">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="fifo_SA_O_4">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="fifo_SA_O_5">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="fifo_SA_O_6">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_6"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="fifo_SA_O_7">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_7"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="fifo_SA_O_8">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_8"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="fifo_SA_O_9">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_9"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="fifo_SA_O_10">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_10"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="fifo_SA_O_11">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_11"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="fifo_SA_O_12">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_12"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="fifo_SA_O_13">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_13"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="fifo_SA_O_14">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_14"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="fifo_SA_O_15">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_15"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="fifo_SA_O_16">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_16"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="fifo_SA_O_17">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_17"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="fifo_SA_O_18">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_18"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="fifo_SA_O_19">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_19"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="fifo_SA_O_20">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_20"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="fifo_SA_O_21">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_21"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="fifo_SA_O_22">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_22"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="fifo_SA_O_23">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_23"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="fifo_SA_O_24">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_24"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="fifo_SA_O_25">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_25"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="fifo_SA_O_26">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_26"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="fifo_SA_O_27">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_27"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="fifo_SA_O_28">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_28"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="fifo_SA_O_29">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_29"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="fifo_SA_O_30">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_30"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="fifo_SA_O_31">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_31"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="fifo_SA_O_32">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="fifo_SA_O_33">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_33"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="fifo_SA_O_34">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_34"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="fifo_SA_O_35">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_35"/></StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="fifo_SA_O_36">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_36"/></StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="fifo_SA_O_37">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_37"/></StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="fifo_SA_O_38">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_38"/></StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="fifo_SA_O_39">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_39"/></StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="fifo_SA_O_40">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_40"/></StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="fifo_SA_O_41">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_41"/></StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="fifo_SA_O_42">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_42"/></StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="fifo_SA_O_43">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_43"/></StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="fifo_SA_O_44">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_44"/></StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="fifo_SA_O_45">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_45"/></StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="fifo_SA_O_46">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_46"/></StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="fifo_SA_O_47">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_47"/></StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="fifo_SA_O_48">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_48"/></StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="fifo_SA_O_49">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_49"/></StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="fifo_SA_O_50">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_50"/></StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="fifo_SA_O_51">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_51"/></StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="fifo_SA_O_52">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_52"/></StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="fifo_SA_O_53">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_53"/></StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="fifo_SA_O_54">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_54"/></StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="fifo_SA_O_55">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_55"/></StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="fifo_SA_O_56">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_56"/></StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="fifo_SA_O_57">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_57"/></StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="fifo_SA_O_58">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_58"/></StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="fifo_SA_O_59">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_59"/></StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="fifo_SA_O_60">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_60"/></StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="fifo_SA_O_61">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_61"/></StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="fifo_SA_O_62">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_62"/></StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="fifo_SA_O_63">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_63"/></StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="num_a_sa_2_loc">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_a_sa_2_loc"/></StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="p_read">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="mode">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="198" class="1000" name="out_c_1_loc_c40">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_c_1_loc_c40"/></StgValue>
</bind>
</comp>

<comp id="200" class="1000" name="num_a_sa_2_loc_c">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_a_sa_2_loc_c"/></StgValue>
</bind>
</comp>

<comp id="202" class="1000" name="mode_c65">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode_c65"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="236" class="1004" name="p_read_7_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="mode_12_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_12/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="write_ln0_write_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="num_a_sa_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_a_sa/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="write_ln0_write_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="0" index="2" bw="32" slack="0"/>
<pin id="266" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="write_ln0_write_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="0" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="0" index="2" bw="32" slack="0"/>
<pin id="274" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_PE_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="0" slack="0"/>
<pin id="280" dir="0" index="1" bw="128" slack="0"/>
<pin id="281" dir="0" index="2" bw="128" slack="0"/>
<pin id="282" dir="0" index="3" bw="32" slack="0"/>
<pin id="283" dir="0" index="4" bw="32" slack="0"/>
<pin id="284" dir="0" index="5" bw="32" slack="0"/>
<pin id="285" dir="0" index="6" bw="32" slack="0"/>
<pin id="286" dir="0" index="7" bw="32" slack="0"/>
<pin id="287" dir="0" index="8" bw="32" slack="0"/>
<pin id="288" dir="0" index="9" bw="1" slack="0"/>
<pin id="289" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln560/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_PE_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="0" slack="0"/>
<pin id="302" dir="0" index="1" bw="128" slack="0"/>
<pin id="303" dir="0" index="2" bw="128" slack="0"/>
<pin id="304" dir="0" index="3" bw="32" slack="0"/>
<pin id="305" dir="0" index="4" bw="32" slack="0"/>
<pin id="306" dir="0" index="5" bw="32" slack="0"/>
<pin id="307" dir="0" index="6" bw="32" slack="0"/>
<pin id="308" dir="0" index="7" bw="32" slack="0"/>
<pin id="309" dir="0" index="8" bw="32" slack="0"/>
<pin id="310" dir="0" index="9" bw="1" slack="0"/>
<pin id="311" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln560/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_PE_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="0" slack="0"/>
<pin id="324" dir="0" index="1" bw="128" slack="0"/>
<pin id="325" dir="0" index="2" bw="128" slack="0"/>
<pin id="326" dir="0" index="3" bw="32" slack="0"/>
<pin id="327" dir="0" index="4" bw="32" slack="0"/>
<pin id="328" dir="0" index="5" bw="32" slack="0"/>
<pin id="329" dir="0" index="6" bw="32" slack="0"/>
<pin id="330" dir="0" index="7" bw="32" slack="0"/>
<pin id="331" dir="0" index="8" bw="32" slack="0"/>
<pin id="332" dir="0" index="9" bw="1" slack="0"/>
<pin id="333" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln560/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_PE_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="0" slack="0"/>
<pin id="346" dir="0" index="1" bw="128" slack="0"/>
<pin id="347" dir="0" index="2" bw="128" slack="0"/>
<pin id="348" dir="0" index="3" bw="32" slack="0"/>
<pin id="349" dir="0" index="4" bw="32" slack="0"/>
<pin id="350" dir="0" index="5" bw="32" slack="0"/>
<pin id="351" dir="0" index="6" bw="32" slack="0"/>
<pin id="352" dir="0" index="7" bw="32" slack="0"/>
<pin id="353" dir="0" index="8" bw="32" slack="0"/>
<pin id="354" dir="0" index="9" bw="1" slack="0"/>
<pin id="355" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln560/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_PE_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="0" slack="0"/>
<pin id="368" dir="0" index="1" bw="128" slack="0"/>
<pin id="369" dir="0" index="2" bw="128" slack="0"/>
<pin id="370" dir="0" index="3" bw="32" slack="0"/>
<pin id="371" dir="0" index="4" bw="32" slack="0"/>
<pin id="372" dir="0" index="5" bw="32" slack="0"/>
<pin id="373" dir="0" index="6" bw="32" slack="0"/>
<pin id="374" dir="0" index="7" bw="32" slack="0"/>
<pin id="375" dir="0" index="8" bw="32" slack="0"/>
<pin id="376" dir="0" index="9" bw="1" slack="0"/>
<pin id="377" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln560/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_PE_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="0" slack="0"/>
<pin id="390" dir="0" index="1" bw="128" slack="0"/>
<pin id="391" dir="0" index="2" bw="128" slack="0"/>
<pin id="392" dir="0" index="3" bw="32" slack="0"/>
<pin id="393" dir="0" index="4" bw="32" slack="0"/>
<pin id="394" dir="0" index="5" bw="32" slack="0"/>
<pin id="395" dir="0" index="6" bw="32" slack="0"/>
<pin id="396" dir="0" index="7" bw="32" slack="0"/>
<pin id="397" dir="0" index="8" bw="32" slack="0"/>
<pin id="398" dir="0" index="9" bw="1" slack="0"/>
<pin id="399" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln560/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_PE_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="0" slack="0"/>
<pin id="412" dir="0" index="1" bw="128" slack="0"/>
<pin id="413" dir="0" index="2" bw="128" slack="0"/>
<pin id="414" dir="0" index="3" bw="32" slack="0"/>
<pin id="415" dir="0" index="4" bw="32" slack="0"/>
<pin id="416" dir="0" index="5" bw="32" slack="0"/>
<pin id="417" dir="0" index="6" bw="32" slack="0"/>
<pin id="418" dir="0" index="7" bw="32" slack="0"/>
<pin id="419" dir="0" index="8" bw="32" slack="0"/>
<pin id="420" dir="0" index="9" bw="1" slack="0"/>
<pin id="421" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln560/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_PE_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="0" slack="0"/>
<pin id="434" dir="0" index="1" bw="128" slack="0"/>
<pin id="435" dir="0" index="2" bw="128" slack="0"/>
<pin id="436" dir="0" index="3" bw="32" slack="0"/>
<pin id="437" dir="0" index="4" bw="32" slack="0"/>
<pin id="438" dir="0" index="5" bw="32" slack="0"/>
<pin id="439" dir="0" index="6" bw="32" slack="0"/>
<pin id="440" dir="0" index="7" bw="32" slack="0"/>
<pin id="441" dir="0" index="8" bw="32" slack="0"/>
<pin id="442" dir="0" index="9" bw="1" slack="0"/>
<pin id="443" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln560/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="grp_PE_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="0" slack="0"/>
<pin id="456" dir="0" index="1" bw="128" slack="0"/>
<pin id="457" dir="0" index="2" bw="128" slack="0"/>
<pin id="458" dir="0" index="3" bw="32" slack="0"/>
<pin id="459" dir="0" index="4" bw="32" slack="0"/>
<pin id="460" dir="0" index="5" bw="32" slack="0"/>
<pin id="461" dir="0" index="6" bw="32" slack="0"/>
<pin id="462" dir="0" index="7" bw="32" slack="0"/>
<pin id="463" dir="0" index="8" bw="32" slack="0"/>
<pin id="464" dir="0" index="9" bw="1" slack="0"/>
<pin id="465" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln560/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="grp_PE_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="0" slack="0"/>
<pin id="478" dir="0" index="1" bw="128" slack="0"/>
<pin id="479" dir="0" index="2" bw="128" slack="0"/>
<pin id="480" dir="0" index="3" bw="32" slack="0"/>
<pin id="481" dir="0" index="4" bw="32" slack="0"/>
<pin id="482" dir="0" index="5" bw="32" slack="0"/>
<pin id="483" dir="0" index="6" bw="32" slack="0"/>
<pin id="484" dir="0" index="7" bw="32" slack="0"/>
<pin id="485" dir="0" index="8" bw="32" slack="0"/>
<pin id="486" dir="0" index="9" bw="1" slack="0"/>
<pin id="487" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln560/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="grp_PE_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="0" slack="0"/>
<pin id="500" dir="0" index="1" bw="128" slack="0"/>
<pin id="501" dir="0" index="2" bw="128" slack="0"/>
<pin id="502" dir="0" index="3" bw="32" slack="0"/>
<pin id="503" dir="0" index="4" bw="32" slack="0"/>
<pin id="504" dir="0" index="5" bw="32" slack="0"/>
<pin id="505" dir="0" index="6" bw="32" slack="0"/>
<pin id="506" dir="0" index="7" bw="32" slack="0"/>
<pin id="507" dir="0" index="8" bw="32" slack="0"/>
<pin id="508" dir="0" index="9" bw="1" slack="0"/>
<pin id="509" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln560/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="grp_PE_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="0" slack="0"/>
<pin id="522" dir="0" index="1" bw="128" slack="0"/>
<pin id="523" dir="0" index="2" bw="128" slack="0"/>
<pin id="524" dir="0" index="3" bw="32" slack="0"/>
<pin id="525" dir="0" index="4" bw="32" slack="0"/>
<pin id="526" dir="0" index="5" bw="32" slack="0"/>
<pin id="527" dir="0" index="6" bw="32" slack="0"/>
<pin id="528" dir="0" index="7" bw="32" slack="0"/>
<pin id="529" dir="0" index="8" bw="32" slack="0"/>
<pin id="530" dir="0" index="9" bw="1" slack="0"/>
<pin id="531" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln560/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="grp_PE_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="0" slack="0"/>
<pin id="544" dir="0" index="1" bw="128" slack="0"/>
<pin id="545" dir="0" index="2" bw="128" slack="0"/>
<pin id="546" dir="0" index="3" bw="32" slack="0"/>
<pin id="547" dir="0" index="4" bw="32" slack="0"/>
<pin id="548" dir="0" index="5" bw="32" slack="0"/>
<pin id="549" dir="0" index="6" bw="32" slack="0"/>
<pin id="550" dir="0" index="7" bw="32" slack="0"/>
<pin id="551" dir="0" index="8" bw="32" slack="0"/>
<pin id="552" dir="0" index="9" bw="1" slack="0"/>
<pin id="553" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln560/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="grp_PE_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="0" slack="0"/>
<pin id="566" dir="0" index="1" bw="128" slack="0"/>
<pin id="567" dir="0" index="2" bw="128" slack="0"/>
<pin id="568" dir="0" index="3" bw="32" slack="0"/>
<pin id="569" dir="0" index="4" bw="32" slack="0"/>
<pin id="570" dir="0" index="5" bw="32" slack="0"/>
<pin id="571" dir="0" index="6" bw="32" slack="0"/>
<pin id="572" dir="0" index="7" bw="32" slack="0"/>
<pin id="573" dir="0" index="8" bw="32" slack="0"/>
<pin id="574" dir="0" index="9" bw="1" slack="0"/>
<pin id="575" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln560/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="grp_PE_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="0" slack="0"/>
<pin id="588" dir="0" index="1" bw="128" slack="0"/>
<pin id="589" dir="0" index="2" bw="128" slack="0"/>
<pin id="590" dir="0" index="3" bw="32" slack="0"/>
<pin id="591" dir="0" index="4" bw="32" slack="0"/>
<pin id="592" dir="0" index="5" bw="32" slack="0"/>
<pin id="593" dir="0" index="6" bw="32" slack="0"/>
<pin id="594" dir="0" index="7" bw="32" slack="0"/>
<pin id="595" dir="0" index="8" bw="32" slack="0"/>
<pin id="596" dir="0" index="9" bw="1" slack="0"/>
<pin id="597" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln560/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="grp_PE_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="0" slack="0"/>
<pin id="610" dir="0" index="1" bw="128" slack="0"/>
<pin id="611" dir="0" index="2" bw="128" slack="0"/>
<pin id="612" dir="0" index="3" bw="32" slack="0"/>
<pin id="613" dir="0" index="4" bw="32" slack="0"/>
<pin id="614" dir="0" index="5" bw="32" slack="0"/>
<pin id="615" dir="0" index="6" bw="32" slack="0"/>
<pin id="616" dir="0" index="7" bw="32" slack="0"/>
<pin id="617" dir="0" index="8" bw="32" slack="0"/>
<pin id="618" dir="0" index="9" bw="1" slack="0"/>
<pin id="619" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln560/1 "/>
</bind>
</comp>

<comp id="630" class="1005" name="p_read_7_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_7 "/>
</bind>
</comp>

<comp id="650" class="1005" name="mode_12_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="1"/>
<pin id="652" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="mode_12 "/>
</bind>
</comp>

<comp id="670" class="1005" name="num_a_sa_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="1"/>
<pin id="672" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_a_sa "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="240"><net_src comp="204" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="194" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="206" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="196" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="208" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="202" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="242" pin="2"/><net_sink comp="248" pin=2"/></net>

<net id="260"><net_src comp="210" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="192" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="212" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="200" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="256" pin="2"/><net_sink comp="262" pin=2"/></net>

<net id="275"><net_src comp="212" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="198" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="236" pin="2"/><net_sink comp="270" pin=2"/></net>

<net id="290"><net_src comp="214" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="291"><net_src comp="0" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="292"><net_src comp="32" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="293"><net_src comp="64" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="294"><net_src comp="66" pin="0"/><net_sink comp="278" pin=4"/></net>

<net id="295"><net_src comp="68" pin="0"/><net_sink comp="278" pin=5"/></net>

<net id="296"><net_src comp="70" pin="0"/><net_sink comp="278" pin=6"/></net>

<net id="297"><net_src comp="236" pin="2"/><net_sink comp="278" pin=7"/></net>

<net id="298"><net_src comp="256" pin="2"/><net_sink comp="278" pin=8"/></net>

<net id="299"><net_src comp="242" pin="2"/><net_sink comp="278" pin=9"/></net>

<net id="312"><net_src comp="214" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="313"><net_src comp="2" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="314"><net_src comp="34" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="315"><net_src comp="72" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="316"><net_src comp="74" pin="0"/><net_sink comp="300" pin=4"/></net>

<net id="317"><net_src comp="76" pin="0"/><net_sink comp="300" pin=5"/></net>

<net id="318"><net_src comp="78" pin="0"/><net_sink comp="300" pin=6"/></net>

<net id="319"><net_src comp="236" pin="2"/><net_sink comp="300" pin=7"/></net>

<net id="320"><net_src comp="256" pin="2"/><net_sink comp="300" pin=8"/></net>

<net id="321"><net_src comp="242" pin="2"/><net_sink comp="300" pin=9"/></net>

<net id="334"><net_src comp="214" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="335"><net_src comp="4" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="336"><net_src comp="36" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="337"><net_src comp="80" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="338"><net_src comp="82" pin="0"/><net_sink comp="322" pin=4"/></net>

<net id="339"><net_src comp="84" pin="0"/><net_sink comp="322" pin=5"/></net>

<net id="340"><net_src comp="86" pin="0"/><net_sink comp="322" pin=6"/></net>

<net id="341"><net_src comp="236" pin="2"/><net_sink comp="322" pin=7"/></net>

<net id="342"><net_src comp="256" pin="2"/><net_sink comp="322" pin=8"/></net>

<net id="343"><net_src comp="242" pin="2"/><net_sink comp="322" pin=9"/></net>

<net id="356"><net_src comp="214" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="357"><net_src comp="6" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="358"><net_src comp="38" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="359"><net_src comp="88" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="360"><net_src comp="90" pin="0"/><net_sink comp="344" pin=4"/></net>

<net id="361"><net_src comp="92" pin="0"/><net_sink comp="344" pin=5"/></net>

<net id="362"><net_src comp="94" pin="0"/><net_sink comp="344" pin=6"/></net>

<net id="363"><net_src comp="236" pin="2"/><net_sink comp="344" pin=7"/></net>

<net id="364"><net_src comp="256" pin="2"/><net_sink comp="344" pin=8"/></net>

<net id="365"><net_src comp="242" pin="2"/><net_sink comp="344" pin=9"/></net>

<net id="378"><net_src comp="214" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="379"><net_src comp="8" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="380"><net_src comp="40" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="381"><net_src comp="96" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="382"><net_src comp="98" pin="0"/><net_sink comp="366" pin=4"/></net>

<net id="383"><net_src comp="100" pin="0"/><net_sink comp="366" pin=5"/></net>

<net id="384"><net_src comp="102" pin="0"/><net_sink comp="366" pin=6"/></net>

<net id="385"><net_src comp="236" pin="2"/><net_sink comp="366" pin=7"/></net>

<net id="386"><net_src comp="256" pin="2"/><net_sink comp="366" pin=8"/></net>

<net id="387"><net_src comp="242" pin="2"/><net_sink comp="366" pin=9"/></net>

<net id="400"><net_src comp="214" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="401"><net_src comp="10" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="402"><net_src comp="42" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="403"><net_src comp="104" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="404"><net_src comp="106" pin="0"/><net_sink comp="388" pin=4"/></net>

<net id="405"><net_src comp="108" pin="0"/><net_sink comp="388" pin=5"/></net>

<net id="406"><net_src comp="110" pin="0"/><net_sink comp="388" pin=6"/></net>

<net id="407"><net_src comp="236" pin="2"/><net_sink comp="388" pin=7"/></net>

<net id="408"><net_src comp="256" pin="2"/><net_sink comp="388" pin=8"/></net>

<net id="409"><net_src comp="242" pin="2"/><net_sink comp="388" pin=9"/></net>

<net id="422"><net_src comp="214" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="423"><net_src comp="12" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="424"><net_src comp="44" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="425"><net_src comp="112" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="426"><net_src comp="114" pin="0"/><net_sink comp="410" pin=4"/></net>

<net id="427"><net_src comp="116" pin="0"/><net_sink comp="410" pin=5"/></net>

<net id="428"><net_src comp="118" pin="0"/><net_sink comp="410" pin=6"/></net>

<net id="429"><net_src comp="236" pin="2"/><net_sink comp="410" pin=7"/></net>

<net id="430"><net_src comp="256" pin="2"/><net_sink comp="410" pin=8"/></net>

<net id="431"><net_src comp="242" pin="2"/><net_sink comp="410" pin=9"/></net>

<net id="444"><net_src comp="214" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="445"><net_src comp="14" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="446"><net_src comp="46" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="447"><net_src comp="120" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="448"><net_src comp="122" pin="0"/><net_sink comp="432" pin=4"/></net>

<net id="449"><net_src comp="124" pin="0"/><net_sink comp="432" pin=5"/></net>

<net id="450"><net_src comp="126" pin="0"/><net_sink comp="432" pin=6"/></net>

<net id="451"><net_src comp="236" pin="2"/><net_sink comp="432" pin=7"/></net>

<net id="452"><net_src comp="256" pin="2"/><net_sink comp="432" pin=8"/></net>

<net id="453"><net_src comp="242" pin="2"/><net_sink comp="432" pin=9"/></net>

<net id="466"><net_src comp="214" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="467"><net_src comp="16" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="468"><net_src comp="48" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="469"><net_src comp="128" pin="0"/><net_sink comp="454" pin=3"/></net>

<net id="470"><net_src comp="130" pin="0"/><net_sink comp="454" pin=4"/></net>

<net id="471"><net_src comp="132" pin="0"/><net_sink comp="454" pin=5"/></net>

<net id="472"><net_src comp="134" pin="0"/><net_sink comp="454" pin=6"/></net>

<net id="473"><net_src comp="236" pin="2"/><net_sink comp="454" pin=7"/></net>

<net id="474"><net_src comp="256" pin="2"/><net_sink comp="454" pin=8"/></net>

<net id="475"><net_src comp="242" pin="2"/><net_sink comp="454" pin=9"/></net>

<net id="488"><net_src comp="214" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="489"><net_src comp="18" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="490"><net_src comp="50" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="491"><net_src comp="136" pin="0"/><net_sink comp="476" pin=3"/></net>

<net id="492"><net_src comp="138" pin="0"/><net_sink comp="476" pin=4"/></net>

<net id="493"><net_src comp="140" pin="0"/><net_sink comp="476" pin=5"/></net>

<net id="494"><net_src comp="142" pin="0"/><net_sink comp="476" pin=6"/></net>

<net id="495"><net_src comp="236" pin="2"/><net_sink comp="476" pin=7"/></net>

<net id="496"><net_src comp="256" pin="2"/><net_sink comp="476" pin=8"/></net>

<net id="497"><net_src comp="242" pin="2"/><net_sink comp="476" pin=9"/></net>

<net id="510"><net_src comp="214" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="511"><net_src comp="20" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="512"><net_src comp="52" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="513"><net_src comp="144" pin="0"/><net_sink comp="498" pin=3"/></net>

<net id="514"><net_src comp="146" pin="0"/><net_sink comp="498" pin=4"/></net>

<net id="515"><net_src comp="148" pin="0"/><net_sink comp="498" pin=5"/></net>

<net id="516"><net_src comp="150" pin="0"/><net_sink comp="498" pin=6"/></net>

<net id="517"><net_src comp="236" pin="2"/><net_sink comp="498" pin=7"/></net>

<net id="518"><net_src comp="256" pin="2"/><net_sink comp="498" pin=8"/></net>

<net id="519"><net_src comp="242" pin="2"/><net_sink comp="498" pin=9"/></net>

<net id="532"><net_src comp="214" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="533"><net_src comp="22" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="534"><net_src comp="54" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="535"><net_src comp="152" pin="0"/><net_sink comp="520" pin=3"/></net>

<net id="536"><net_src comp="154" pin="0"/><net_sink comp="520" pin=4"/></net>

<net id="537"><net_src comp="156" pin="0"/><net_sink comp="520" pin=5"/></net>

<net id="538"><net_src comp="158" pin="0"/><net_sink comp="520" pin=6"/></net>

<net id="539"><net_src comp="236" pin="2"/><net_sink comp="520" pin=7"/></net>

<net id="540"><net_src comp="256" pin="2"/><net_sink comp="520" pin=8"/></net>

<net id="541"><net_src comp="242" pin="2"/><net_sink comp="520" pin=9"/></net>

<net id="554"><net_src comp="214" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="555"><net_src comp="24" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="556"><net_src comp="56" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="557"><net_src comp="160" pin="0"/><net_sink comp="542" pin=3"/></net>

<net id="558"><net_src comp="162" pin="0"/><net_sink comp="542" pin=4"/></net>

<net id="559"><net_src comp="164" pin="0"/><net_sink comp="542" pin=5"/></net>

<net id="560"><net_src comp="166" pin="0"/><net_sink comp="542" pin=6"/></net>

<net id="561"><net_src comp="236" pin="2"/><net_sink comp="542" pin=7"/></net>

<net id="562"><net_src comp="256" pin="2"/><net_sink comp="542" pin=8"/></net>

<net id="563"><net_src comp="242" pin="2"/><net_sink comp="542" pin=9"/></net>

<net id="576"><net_src comp="214" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="577"><net_src comp="26" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="578"><net_src comp="58" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="579"><net_src comp="168" pin="0"/><net_sink comp="564" pin=3"/></net>

<net id="580"><net_src comp="170" pin="0"/><net_sink comp="564" pin=4"/></net>

<net id="581"><net_src comp="172" pin="0"/><net_sink comp="564" pin=5"/></net>

<net id="582"><net_src comp="174" pin="0"/><net_sink comp="564" pin=6"/></net>

<net id="583"><net_src comp="236" pin="2"/><net_sink comp="564" pin=7"/></net>

<net id="584"><net_src comp="256" pin="2"/><net_sink comp="564" pin=8"/></net>

<net id="585"><net_src comp="242" pin="2"/><net_sink comp="564" pin=9"/></net>

<net id="598"><net_src comp="214" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="599"><net_src comp="28" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="600"><net_src comp="60" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="601"><net_src comp="176" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="602"><net_src comp="178" pin="0"/><net_sink comp="586" pin=4"/></net>

<net id="603"><net_src comp="180" pin="0"/><net_sink comp="586" pin=5"/></net>

<net id="604"><net_src comp="182" pin="0"/><net_sink comp="586" pin=6"/></net>

<net id="605"><net_src comp="236" pin="2"/><net_sink comp="586" pin=7"/></net>

<net id="606"><net_src comp="256" pin="2"/><net_sink comp="586" pin=8"/></net>

<net id="607"><net_src comp="242" pin="2"/><net_sink comp="586" pin=9"/></net>

<net id="620"><net_src comp="214" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="621"><net_src comp="30" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="622"><net_src comp="62" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="623"><net_src comp="184" pin="0"/><net_sink comp="608" pin=3"/></net>

<net id="624"><net_src comp="186" pin="0"/><net_sink comp="608" pin=4"/></net>

<net id="625"><net_src comp="188" pin="0"/><net_sink comp="608" pin=5"/></net>

<net id="626"><net_src comp="190" pin="0"/><net_sink comp="608" pin=6"/></net>

<net id="627"><net_src comp="236" pin="2"/><net_sink comp="608" pin=7"/></net>

<net id="628"><net_src comp="256" pin="2"/><net_sink comp="608" pin=8"/></net>

<net id="629"><net_src comp="242" pin="2"/><net_sink comp="608" pin=9"/></net>

<net id="633"><net_src comp="236" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="278" pin=7"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="300" pin=7"/></net>

<net id="636"><net_src comp="630" pin="1"/><net_sink comp="322" pin=7"/></net>

<net id="637"><net_src comp="630" pin="1"/><net_sink comp="344" pin=7"/></net>

<net id="638"><net_src comp="630" pin="1"/><net_sink comp="366" pin=7"/></net>

<net id="639"><net_src comp="630" pin="1"/><net_sink comp="388" pin=7"/></net>

<net id="640"><net_src comp="630" pin="1"/><net_sink comp="410" pin=7"/></net>

<net id="641"><net_src comp="630" pin="1"/><net_sink comp="432" pin=7"/></net>

<net id="642"><net_src comp="630" pin="1"/><net_sink comp="454" pin=7"/></net>

<net id="643"><net_src comp="630" pin="1"/><net_sink comp="476" pin=7"/></net>

<net id="644"><net_src comp="630" pin="1"/><net_sink comp="498" pin=7"/></net>

<net id="645"><net_src comp="630" pin="1"/><net_sink comp="520" pin=7"/></net>

<net id="646"><net_src comp="630" pin="1"/><net_sink comp="542" pin=7"/></net>

<net id="647"><net_src comp="630" pin="1"/><net_sink comp="564" pin=7"/></net>

<net id="648"><net_src comp="630" pin="1"/><net_sink comp="586" pin=7"/></net>

<net id="649"><net_src comp="630" pin="1"/><net_sink comp="608" pin=7"/></net>

<net id="653"><net_src comp="242" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="278" pin=9"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="300" pin=9"/></net>

<net id="656"><net_src comp="650" pin="1"/><net_sink comp="322" pin=9"/></net>

<net id="657"><net_src comp="650" pin="1"/><net_sink comp="344" pin=9"/></net>

<net id="658"><net_src comp="650" pin="1"/><net_sink comp="366" pin=9"/></net>

<net id="659"><net_src comp="650" pin="1"/><net_sink comp="388" pin=9"/></net>

<net id="660"><net_src comp="650" pin="1"/><net_sink comp="410" pin=9"/></net>

<net id="661"><net_src comp="650" pin="1"/><net_sink comp="432" pin=9"/></net>

<net id="662"><net_src comp="650" pin="1"/><net_sink comp="454" pin=9"/></net>

<net id="663"><net_src comp="650" pin="1"/><net_sink comp="476" pin=9"/></net>

<net id="664"><net_src comp="650" pin="1"/><net_sink comp="498" pin=9"/></net>

<net id="665"><net_src comp="650" pin="1"/><net_sink comp="520" pin=9"/></net>

<net id="666"><net_src comp="650" pin="1"/><net_sink comp="542" pin=9"/></net>

<net id="667"><net_src comp="650" pin="1"/><net_sink comp="564" pin=9"/></net>

<net id="668"><net_src comp="650" pin="1"/><net_sink comp="586" pin=9"/></net>

<net id="669"><net_src comp="650" pin="1"/><net_sink comp="608" pin=9"/></net>

<net id="673"><net_src comp="256" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="278" pin=8"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="300" pin=8"/></net>

<net id="676"><net_src comp="670" pin="1"/><net_sink comp="322" pin=8"/></net>

<net id="677"><net_src comp="670" pin="1"/><net_sink comp="344" pin=8"/></net>

<net id="678"><net_src comp="670" pin="1"/><net_sink comp="366" pin=8"/></net>

<net id="679"><net_src comp="670" pin="1"/><net_sink comp="388" pin=8"/></net>

<net id="680"><net_src comp="670" pin="1"/><net_sink comp="410" pin=8"/></net>

<net id="681"><net_src comp="670" pin="1"/><net_sink comp="432" pin=8"/></net>

<net id="682"><net_src comp="670" pin="1"/><net_sink comp="454" pin=8"/></net>

<net id="683"><net_src comp="670" pin="1"/><net_sink comp="476" pin=8"/></net>

<net id="684"><net_src comp="670" pin="1"/><net_sink comp="498" pin=8"/></net>

<net id="685"><net_src comp="670" pin="1"/><net_sink comp="520" pin=8"/></net>

<net id="686"><net_src comp="670" pin="1"/><net_sink comp="542" pin=8"/></net>

<net id="687"><net_src comp="670" pin="1"/><net_sink comp="564" pin=8"/></net>

<net id="688"><net_src comp="670" pin="1"/><net_sink comp="586" pin=8"/></net>

<net id="689"><net_src comp="670" pin="1"/><net_sink comp="608" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_SA_O | {1 2 }
	Port: fifo_SA_O_1 | {1 2 }
	Port: fifo_SA_O_2 | {1 2 }
	Port: fifo_SA_O_3 | {1 2 }
	Port: fifo_SA_O_4 | {1 2 }
	Port: fifo_SA_O_5 | {1 2 }
	Port: fifo_SA_O_6 | {1 2 }
	Port: fifo_SA_O_7 | {1 2 }
	Port: fifo_SA_O_8 | {1 2 }
	Port: fifo_SA_O_9 | {1 2 }
	Port: fifo_SA_O_10 | {1 2 }
	Port: fifo_SA_O_11 | {1 2 }
	Port: fifo_SA_O_12 | {1 2 }
	Port: fifo_SA_O_13 | {1 2 }
	Port: fifo_SA_O_14 | {1 2 }
	Port: fifo_SA_O_15 | {1 2 }
	Port: fifo_SA_O_16 | {1 2 }
	Port: fifo_SA_O_17 | {1 2 }
	Port: fifo_SA_O_18 | {1 2 }
	Port: fifo_SA_O_19 | {1 2 }
	Port: fifo_SA_O_20 | {1 2 }
	Port: fifo_SA_O_21 | {1 2 }
	Port: fifo_SA_O_22 | {1 2 }
	Port: fifo_SA_O_23 | {1 2 }
	Port: fifo_SA_O_24 | {1 2 }
	Port: fifo_SA_O_25 | {1 2 }
	Port: fifo_SA_O_26 | {1 2 }
	Port: fifo_SA_O_27 | {1 2 }
	Port: fifo_SA_O_28 | {1 2 }
	Port: fifo_SA_O_29 | {1 2 }
	Port: fifo_SA_O_30 | {1 2 }
	Port: fifo_SA_O_31 | {1 2 }
	Port: fifo_SA_O_32 | {1 2 }
	Port: fifo_SA_O_33 | {1 2 }
	Port: fifo_SA_O_34 | {1 2 }
	Port: fifo_SA_O_35 | {1 2 }
	Port: fifo_SA_O_36 | {1 2 }
	Port: fifo_SA_O_37 | {1 2 }
	Port: fifo_SA_O_38 | {1 2 }
	Port: fifo_SA_O_39 | {1 2 }
	Port: fifo_SA_O_40 | {1 2 }
	Port: fifo_SA_O_41 | {1 2 }
	Port: fifo_SA_O_42 | {1 2 }
	Port: fifo_SA_O_43 | {1 2 }
	Port: fifo_SA_O_44 | {1 2 }
	Port: fifo_SA_O_45 | {1 2 }
	Port: fifo_SA_O_46 | {1 2 }
	Port: fifo_SA_O_47 | {1 2 }
	Port: fifo_SA_O_48 | {1 2 }
	Port: fifo_SA_O_49 | {1 2 }
	Port: fifo_SA_O_50 | {1 2 }
	Port: fifo_SA_O_51 | {1 2 }
	Port: fifo_SA_O_52 | {1 2 }
	Port: fifo_SA_O_53 | {1 2 }
	Port: fifo_SA_O_54 | {1 2 }
	Port: fifo_SA_O_55 | {1 2 }
	Port: fifo_SA_O_56 | {1 2 }
	Port: fifo_SA_O_57 | {1 2 }
	Port: fifo_SA_O_58 | {1 2 }
	Port: fifo_SA_O_59 | {1 2 }
	Port: fifo_SA_O_60 | {1 2 }
	Port: fifo_SA_O_61 | {1 2 }
	Port: fifo_SA_O_62 | {1 2 }
	Port: fifo_SA_O_63 | {1 2 }
	Port: out_c_1_loc_c40 | {1 }
	Port: num_a_sa_2_loc_c | {1 }
	Port: mode_c65 | {1 }
 - Input state : 
	Port: Compute : fifo_SA_A | {1 2 }
	Port: Compute : fifo_SA_A_1 | {1 2 }
	Port: Compute : fifo_SA_A_2 | {1 2 }
	Port: Compute : fifo_SA_A_3 | {1 2 }
	Port: Compute : fifo_SA_A_4 | {1 2 }
	Port: Compute : fifo_SA_A_5 | {1 2 }
	Port: Compute : fifo_SA_A_6 | {1 2 }
	Port: Compute : fifo_SA_A_7 | {1 2 }
	Port: Compute : fifo_SA_A_8 | {1 2 }
	Port: Compute : fifo_SA_A_9 | {1 2 }
	Port: Compute : fifo_SA_A_10 | {1 2 }
	Port: Compute : fifo_SA_A_11 | {1 2 }
	Port: Compute : fifo_SA_A_12 | {1 2 }
	Port: Compute : fifo_SA_A_13 | {1 2 }
	Port: Compute : fifo_SA_A_14 | {1 2 }
	Port: Compute : fifo_SA_A_15 | {1 2 }
	Port: Compute : fifo_SA_W | {1 2 }
	Port: Compute : fifo_SA_W_1 | {1 2 }
	Port: Compute : fifo_SA_W_2 | {1 2 }
	Port: Compute : fifo_SA_W_3 | {1 2 }
	Port: Compute : fifo_SA_W_4 | {1 2 }
	Port: Compute : fifo_SA_W_5 | {1 2 }
	Port: Compute : fifo_SA_W_6 | {1 2 }
	Port: Compute : fifo_SA_W_7 | {1 2 }
	Port: Compute : fifo_SA_W_8 | {1 2 }
	Port: Compute : fifo_SA_W_9 | {1 2 }
	Port: Compute : fifo_SA_W_10 | {1 2 }
	Port: Compute : fifo_SA_W_11 | {1 2 }
	Port: Compute : fifo_SA_W_12 | {1 2 }
	Port: Compute : fifo_SA_W_13 | {1 2 }
	Port: Compute : fifo_SA_W_14 | {1 2 }
	Port: Compute : fifo_SA_W_15 | {1 2 }
	Port: Compute : num_a_sa_2_loc | {1 }
	Port: Compute : p_read | {1 }
	Port: Compute : mode | {1 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|
|          |      grp_PE_fu_278     |   118   |  24.79  |  14205  |  14073  |
|          |      grp_PE_fu_300     |   118   |  24.79  |  14205  |  14073  |
|          |      grp_PE_fu_322     |   118   |  24.79  |  14205  |  14073  |
|          |      grp_PE_fu_344     |   118   |  24.79  |  14205  |  14073  |
|          |      grp_PE_fu_366     |   118   |  24.79  |  14205  |  14073  |
|          |      grp_PE_fu_388     |   118   |  24.79  |  14205  |  14073  |
|          |      grp_PE_fu_410     |   118   |  24.79  |  14205  |  14073  |
|   call   |      grp_PE_fu_432     |   118   |  24.79  |  14205  |  14073  |
|          |      grp_PE_fu_454     |   118   |  24.79  |  14205  |  14073  |
|          |      grp_PE_fu_476     |   118   |  24.79  |  14205  |  14073  |
|          |      grp_PE_fu_498     |   118   |  24.79  |  14205  |  14073  |
|          |      grp_PE_fu_520     |   118   |  24.79  |  14205  |  14073  |
|          |      grp_PE_fu_542     |   118   |  24.79  |  14205  |  14073  |
|          |      grp_PE_fu_564     |   118   |  24.79  |  14205  |  14073  |
|          |      grp_PE_fu_586     |   118   |  24.79  |  14205  |  14073  |
|          |      grp_PE_fu_608     |   118   |  24.79  |  14205  |  14073  |
|----------|------------------------|---------|---------|---------|---------|
|          |  p_read_7_read_fu_236  |    0    |    0    |    0    |    0    |
|   read   |   mode_12_read_fu_242  |    0    |    0    |    0    |    0    |
|          |  num_a_sa_read_fu_256  |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          | write_ln0_write_fu_248 |    0    |    0    |    0    |    0    |
|   write  | write_ln0_write_fu_262 |    0    |    0    |    0    |    0    |
|          | write_ln0_write_fu_270 |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   Total  |                        |   1888  |  396.64 |  227280 |  225168 |
|----------|------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
| mode_12_reg_650|    1   |
|num_a_sa_reg_670|   32   |
|p_read_7_reg_630|   32   |
+----------------+--------+
|      Total     |   65   |
+----------------+--------+

* Multiplexer (MUX) list: 
|---------------|------|------|------|--------||---------||---------|
|      Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------|------|------|------|--------||---------||---------|
| grp_PE_fu_278 |  p7  |   2  |  32  |   64   ||    9    |
| grp_PE_fu_278 |  p8  |   2  |  32  |   64   ||    9    |
| grp_PE_fu_278 |  p9  |   2  |   1  |    2   ||    9    |
| grp_PE_fu_300 |  p7  |   2  |  32  |   64   ||    9    |
| grp_PE_fu_300 |  p8  |   2  |  32  |   64   ||    9    |
| grp_PE_fu_300 |  p9  |   2  |   1  |    2   ||    9    |
| grp_PE_fu_322 |  p7  |   2  |  32  |   64   ||    9    |
| grp_PE_fu_322 |  p8  |   2  |  32  |   64   ||    9    |
| grp_PE_fu_322 |  p9  |   2  |   1  |    2   ||    9    |
| grp_PE_fu_344 |  p7  |   2  |  32  |   64   ||    9    |
| grp_PE_fu_344 |  p8  |   2  |  32  |   64   ||    9    |
| grp_PE_fu_344 |  p9  |   2  |   1  |    2   ||    9    |
| grp_PE_fu_366 |  p7  |   2  |  32  |   64   ||    9    |
| grp_PE_fu_366 |  p8  |   2  |  32  |   64   ||    9    |
| grp_PE_fu_366 |  p9  |   2  |   1  |    2   ||    9    |
| grp_PE_fu_388 |  p7  |   2  |  32  |   64   ||    9    |
| grp_PE_fu_388 |  p8  |   2  |  32  |   64   ||    9    |
| grp_PE_fu_388 |  p9  |   2  |   1  |    2   ||    9    |
| grp_PE_fu_410 |  p7  |   2  |  32  |   64   ||    9    |
| grp_PE_fu_410 |  p8  |   2  |  32  |   64   ||    9    |
| grp_PE_fu_410 |  p9  |   2  |   1  |    2   ||    9    |
| grp_PE_fu_432 |  p7  |   2  |  32  |   64   ||    9    |
| grp_PE_fu_432 |  p8  |   2  |  32  |   64   ||    9    |
| grp_PE_fu_432 |  p9  |   2  |   1  |    2   ||    9    |
| grp_PE_fu_454 |  p7  |   2  |  32  |   64   ||    9    |
| grp_PE_fu_454 |  p8  |   2  |  32  |   64   ||    9    |
| grp_PE_fu_454 |  p9  |   2  |   1  |    2   ||    9    |
| grp_PE_fu_476 |  p7  |   2  |  32  |   64   ||    9    |
| grp_PE_fu_476 |  p8  |   2  |  32  |   64   ||    9    |
| grp_PE_fu_476 |  p9  |   2  |   1  |    2   ||    9    |
| grp_PE_fu_498 |  p7  |   2  |  32  |   64   ||    9    |
| grp_PE_fu_498 |  p8  |   2  |  32  |   64   ||    9    |
| grp_PE_fu_498 |  p9  |   2  |   1  |    2   ||    9    |
| grp_PE_fu_520 |  p7  |   2  |  32  |   64   ||    9    |
| grp_PE_fu_520 |  p8  |   2  |  32  |   64   ||    9    |
| grp_PE_fu_520 |  p9  |   2  |   1  |    2   ||    9    |
| grp_PE_fu_542 |  p7  |   2  |  32  |   64   ||    9    |
| grp_PE_fu_542 |  p8  |   2  |  32  |   64   ||    9    |
| grp_PE_fu_542 |  p9  |   2  |   1  |    2   ||    9    |
| grp_PE_fu_564 |  p7  |   2  |  32  |   64   ||    9    |
| grp_PE_fu_564 |  p8  |   2  |  32  |   64   ||    9    |
| grp_PE_fu_564 |  p9  |   2  |   1  |    2   ||    9    |
| grp_PE_fu_586 |  p7  |   2  |  32  |   64   ||    9    |
| grp_PE_fu_586 |  p8  |   2  |  32  |   64   ||    9    |
| grp_PE_fu_586 |  p9  |   2  |   1  |    2   ||    9    |
| grp_PE_fu_608 |  p7  |   2  |  32  |   64   ||    9    |
| grp_PE_fu_608 |  p8  |   2  |  32  |   64   ||    9    |
| grp_PE_fu_608 |  p9  |   2  |   1  |    2   ||    9    |
|---------------|------|------|------|--------||---------||---------|
|     Total     |      |      |      |  2080  ||  17.376 ||   432   |
|---------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |  1888  |   396  | 227280 | 225168 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   432  |
|  Register |    -   |    -   |   65   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |  1888  |   414  | 227345 | 225600 |
+-----------+--------+--------+--------+--------+
