{"vcs1":{"timestamp_begin":1750889384.685630769, "rt":0.28, "ut":0.15, "st":0.07}}
{"vcselab":{"timestamp_begin":1750889385.038056103, "rt":0.20, "ut":0.12, "st":0.05}}
{"link":{"timestamp_begin":1750889385.294026749, "rt":0.09, "ut":0.05, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750889384.370537698}
{"VCS_COMP_START_TIME": 1750889384.370537698}
{"VCS_COMP_END_TIME": 1750889385.649290202}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/100ps"}
{"vcs1": {"peak_mem": 2431333}}
{"stitch_vcselab": {"peak_mem": 2431373}}
