Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Nov 25 20:43:45 2024
| Host         : ban running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  823         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (768)
6. checking no_output_delay (55)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (768)
--------------------------------
 There are 768 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (55)
--------------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.068        0.000                      0                 1505        0.098        0.000                      0                 1505        0.396        0.000                       0                  1593  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.068        0.000                      0                 1505        0.098        0.000                      0                 1505        0.396        0.000                       0                  1593  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.396ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add07_reg_1266_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_reg_1302_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 1.669ns (67.882%)  route 0.790ns (32.118%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.248 - 2.500 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y44         FDRE                                         r  bd_0_i/hls_inst/inst/add07_reg_1266_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/add07_reg_1266_reg[0]/Q
                         net (fo=2, routed)           0.790     1.956    bd_0_i/hls_inst/inst/add07_reg_1266[0]
    SLICE_X34Y38         LUT2 (Prop_lut2_I1_O)        0.105     2.061 r  bd_0_i/hls_inst/inst/add0F_reg_1290[0]_i_5/O
                         net (fo=1, routed)           0.000     2.061    bd_0_i/hls_inst/inst/add0F_reg_1290[0]_i_5_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.484 r  bd_0_i/hls_inst/inst/add0F_reg_1290_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.484    bd_0_i/hls_inst/inst/add0F_reg_1290_reg[0]_i_1_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.584 r  bd_0_i/hls_inst/inst/tmp_reg_1302_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.584    bd_0_i/hls_inst/inst/tmp_reg_1302_reg[0]_i_22_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.684 r  bd_0_i/hls_inst/inst/tmp_reg_1302_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.684    bd_0_i/hls_inst/inst/tmp_reg_1302_reg[0]_i_17_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.784 r  bd_0_i/hls_inst/inst/tmp_reg_1302_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.784    bd_0_i/hls_inst/inst/tmp_reg_1302_reg[0]_i_12_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.884 r  bd_0_i/hls_inst/inst/tmp_reg_1302_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.884    bd_0_i/hls_inst/inst/tmp_reg_1302_reg[0]_i_7_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.984 r  bd_0_i/hls_inst/inst/tmp_reg_1302_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.984    bd_0_i/hls_inst/inst/tmp_reg_1302_reg[0]_i_2_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     3.246 r  bd_0_i/hls_inst/inst/tmp_reg_1302_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.246    bd_0_i/hls_inst/inst/add_ln53_fu_820_p2[27]
    SLICE_X34Y44         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_reg_1302_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1592, unset)         0.748     3.248    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y44         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_reg_1302_reg[0]/C
                         clock pessimism              0.000     3.248    
                         clock uncertainty           -0.035     3.212    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)        0.101     3.313    bd_0_i/hls_inst/inst/tmp_reg_1302_reg[0]
  -------------------------------------------------------------------
                         required time                          3.313    
                         arrival time                          -3.246    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add07_1_reg_1278_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 1.739ns (72.206%)  route 0.669ns (27.794%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.248 - 2.500 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y36         FDRE                                         r  bd_0_i/hls_inst/inst/add07_1_reg_1278_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/add07_1_reg_1278_reg[1]/Q
                         net (fo=2, routed)           0.669     1.889    bd_0_i/hls_inst/inst/add07_1_reg_1278[1]
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.105     1.994 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296[3]_i_4/O
                         net (fo=1, routed)           0.000     1.994    bd_0_i/hls_inst/inst/add0F_1_reg_1296[3]_i_4_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.438 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.438    bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[3]_i_1_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.538 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.538    bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[7]_i_1_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.638 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.638    bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[11]_i_1_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.738 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.738    bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[15]_i_1_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.838 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.838    bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[19]_i_1_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.938 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.938    bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[23]_i_1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     3.195 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[26]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.195    bd_0_i/hls_inst/inst/add0F_1_fu_842_p2[25]
    SLICE_X10Y42         FDRE                                         r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1592, unset)         0.748     3.248    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y42         FDRE                                         r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[25]/C
                         clock pessimism              0.000     3.248    
                         clock uncertainty           -0.035     3.212    
    SLICE_X10Y42         FDRE (Setup_fdre_C_D)        0.101     3.313    bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[25]
  -------------------------------------------------------------------
                         required time                          3.313    
                         arrival time                          -3.195    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add07_1_reg_1278_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_1_reg_1307_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 1.728ns (73.818%)  route 0.613ns (26.182%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.248 - 2.500 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y36         FDRE                                         r  bd_0_i/hls_inst/inst/add07_1_reg_1278_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/add07_1_reg_1278_reg[0]/Q
                         net (fo=2, routed)           0.613     1.833    bd_0_i/hls_inst/inst/add07_1_reg_1278[0]
    SLICE_X11Y36         LUT2 (Prop_lut2_I1_O)        0.105     1.938 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296[0]_i_5/O
                         net (fo=1, routed)           0.000     1.938    bd_0_i/hls_inst/inst/add0F_1_reg_1296[0]_i_5_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.378 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.378    bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[0]_i_1_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.476 r  bd_0_i/hls_inst/inst/tmp_1_reg_1307_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.476    bd_0_i/hls_inst/inst/tmp_1_reg_1307_reg[0]_i_22_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.574 r  bd_0_i/hls_inst/inst/tmp_1_reg_1307_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.574    bd_0_i/hls_inst/inst/tmp_1_reg_1307_reg[0]_i_17_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.672 r  bd_0_i/hls_inst/inst/tmp_1_reg_1307_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.672    bd_0_i/hls_inst/inst/tmp_1_reg_1307_reg[0]_i_12_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.770 r  bd_0_i/hls_inst/inst/tmp_1_reg_1307_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.770    bd_0_i/hls_inst/inst/tmp_1_reg_1307_reg[0]_i_7_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.868 r  bd_0_i/hls_inst/inst/tmp_1_reg_1307_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.868    bd_0_i/hls_inst/inst/tmp_1_reg_1307_reg[0]_i_2_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.128 r  bd_0_i/hls_inst/inst/tmp_1_reg_1307_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.128    bd_0_i/hls_inst/inst/add_ln53_3_fu_836_p2[27]
    SLICE_X11Y42         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_1_reg_1307_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1592, unset)         0.748     3.248    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y42         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_1_reg_1307_reg[0]/C
                         clock pessimism              0.000     3.248    
                         clock uncertainty           -0.035     3.212    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)        0.059     3.271    bd_0_i/hls_inst/inst/tmp_1_reg_1307_reg[0]
  -------------------------------------------------------------------
                         required time                          3.271    
                         arrival time                          -3.128    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/h2_hm_m2_hl_l2_ml_reg_1540_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/carry_s1_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 1.553ns (71.955%)  route 0.605ns (28.045%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.248 - 2.500 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y30         FDRE                                         r  bd_0_i/hls_inst/inst/h2_hm_m2_hl_l2_ml_reg_1540_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.398     1.185 r  bd_0_i/hls_inst/inst/h2_hm_m2_hl_l2_ml_reg_1540_reg[4]/Q
                         net (fo=2, routed)           0.605     1.790    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/h2_hm_m2_hl_l2_ml_reg_1540[4]
    SLICE_X26Y30         LUT2 (Prop_lut2_I0_O)        0.232     2.022 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1[7]_i_5/O
                         net (fo=1, routed)           0.000     2.022    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1[7]_i_5_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.445 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.445    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[7]_i_1_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.545 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.545    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[11]_i_1_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.645 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.645    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[15]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.745 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.745    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[19]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.845 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.845    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[23]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.945 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.945    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[26]_i_1_n_0
    SLICE_X26Y35         FDRE                                         r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/carry_s1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1592, unset)         0.748     3.248    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/ap_clk
    SLICE_X26Y35         FDRE                                         r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/carry_s1_reg/C
                         clock pessimism              0.000     3.248    
                         clock uncertainty           -0.035     3.212    
    SLICE_X26Y35         FDRE (Setup_fdre_C_D)       -0.107     3.105    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/carry_s1_reg
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -2.945    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add23_reg_1151_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/inst/add03_reg_1226_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 1.679ns (72.312%)  route 0.643ns (27.688%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.248 - 2.500 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y44         FDRE                                         r  bd_0_i/hls_inst/inst/add23_reg_1151_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/add23_reg_1151_reg[0]/Q
                         net (fo=2, routed)           0.642     1.808    bd_0_i/hls_inst/inst/add23_reg_1151[0]
    SLICE_X35Y44         LUT2 (Prop_lut2_I0_O)        0.105     1.913 r  bd_0_i/hls_inst/inst/add03_reg_1226[3]_i_5/O
                         net (fo=1, routed)           0.000     1.913    bd_0_i/hls_inst/inst/add03_reg_1226[3]_i_5_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.353 r  bd_0_i/hls_inst/inst/add03_reg_1226_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    bd_0_i/hls_inst/inst/add03_reg_1226_reg[3]_i_1_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.451 r  bd_0_i/hls_inst/inst/add03_reg_1226_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.451    bd_0_i/hls_inst/inst/add03_reg_1226_reg[7]_i_1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.549 r  bd_0_i/hls_inst/inst/add03_reg_1226_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.549    bd_0_i/hls_inst/inst/add03_reg_1226_reg[11]_i_1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.647 r  bd_0_i/hls_inst/inst/add03_reg_1226_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.647    bd_0_i/hls_inst/inst/add03_reg_1226_reg[15]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.745 r  bd_0_i/hls_inst/inst/add03_reg_1226_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.745    bd_0_i/hls_inst/inst/add03_reg_1226_reg[19]_i_1_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.843 r  bd_0_i/hls_inst/inst/add03_reg_1226_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.844    bd_0_i/hls_inst/inst/add03_reg_1226_reg[23]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.109 r  bd_0_i/hls_inst/inst/add03_reg_1226_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.109    bd_0_i/hls_inst/inst/add03_fu_676_p2[25]
    SLICE_X35Y50         FDRE                                         r  bd_0_i/hls_inst/inst/add03_reg_1226_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1592, unset)         0.748     3.248    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y50         FDRE                                         r  bd_0_i/hls_inst/inst/add03_reg_1226_reg[25]/C
                         clock pessimism              0.000     3.248    
                         clock uncertainty           -0.035     3.212    
    SLICE_X35Y50         FDRE (Setup_fdre_C_D)        0.059     3.271    bd_0_i/hls_inst/inst/add03_reg_1226_reg[25]
  -------------------------------------------------------------------
                         required time                          3.271    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add07_1_reg_1278_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 1.681ns (71.520%)  route 0.669ns (28.480%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.248 - 2.500 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y36         FDRE                                         r  bd_0_i/hls_inst/inst/add07_1_reg_1278_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/add07_1_reg_1278_reg[1]/Q
                         net (fo=2, routed)           0.669     1.889    bd_0_i/hls_inst/inst/add07_1_reg_1278[1]
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.105     1.994 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296[3]_i_4/O
                         net (fo=1, routed)           0.000     1.994    bd_0_i/hls_inst/inst/add0F_1_reg_1296[3]_i_4_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.438 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.438    bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[3]_i_1_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.538 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.538    bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[7]_i_1_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.638 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.638    bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[11]_i_1_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.738 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.738    bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[15]_i_1_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.838 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.838    bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[19]_i_1_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.938 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.938    bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[23]_i_1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     3.137 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[26]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.137    bd_0_i/hls_inst/inst/add0F_1_fu_842_p2[26]
    SLICE_X10Y42         FDRE                                         r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1592, unset)         0.748     3.248    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y42         FDRE                                         r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[26]/C
                         clock pessimism              0.000     3.248    
                         clock uncertainty           -0.035     3.212    
    SLICE_X10Y42         FDRE (Setup_fdre_C_D)        0.101     3.313    bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[26]
  -------------------------------------------------------------------
                         required time                          3.313    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add07_1_reg_1278_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 1.660ns (71.263%)  route 0.669ns (28.737%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.248 - 2.500 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y36         FDRE                                         r  bd_0_i/hls_inst/inst/add07_1_reg_1278_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/add07_1_reg_1278_reg[1]/Q
                         net (fo=2, routed)           0.669     1.889    bd_0_i/hls_inst/inst/add07_1_reg_1278[1]
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.105     1.994 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296[3]_i_4/O
                         net (fo=1, routed)           0.000     1.994    bd_0_i/hls_inst/inst/add0F_1_reg_1296[3]_i_4_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.438 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.438    bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[3]_i_1_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.538 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.538    bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[7]_i_1_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.638 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.638    bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[11]_i_1_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.738 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.738    bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[15]_i_1_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.838 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.838    bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[19]_i_1_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.938 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.938    bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[23]_i_1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     3.116 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[26]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.116    bd_0_i/hls_inst/inst/add0F_1_fu_842_p2[24]
    SLICE_X10Y42         FDRE                                         r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1592, unset)         0.748     3.248    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y42         FDRE                                         r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[24]/C
                         clock pessimism              0.000     3.248    
                         clock uncertainty           -0.035     3.212    
    SLICE_X10Y42         FDRE (Setup_fdre_C_D)        0.101     3.313    bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[24]
  -------------------------------------------------------------------
                         required time                          3.313    
                         arrival time                          -3.116    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/bin_s1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/inst/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 1.834ns (78.812%)  route 0.493ns (21.188%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.248 - 2.500 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.787     0.787    bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/ap_clk
    SLICE_X22Y39         FDRE                                         r  bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/bin_s1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.398     1.185 r  bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/bin_s1_reg[2]/Q
                         net (fo=1, routed)           0.493     1.678    bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/u2/Q[1]
    SLICE_X22Y39         LUT2 (Prop_lut2_I1_O)        0.235     1.913 r  bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/u2/h2_hm_m2_hl_l2_ml_1_reg_1545[31]_i_4/O
                         net (fo=1, routed)           0.000     1.913    bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/u2/h2_hm_m2_hl_l2_ml_1_reg_1545[31]_i_4_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.357 r  bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/u2/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.357    bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/u2/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[31]_i_1_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.457 r  bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/u2/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.457    bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/u2/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[35]_i_1_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.557 r  bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/u2/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.557    bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/u2/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[39]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.657 r  bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/u2/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.657    bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/u2/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[43]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.757 r  bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/u2/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.757    bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/u2/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[47]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.857 r  bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/u2/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.857    bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/u2/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[51]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     3.114 r  bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/u2/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[53]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.114    bd_0_i/hls_inst/inst/grp_fu_1092_p2[53]
    SLICE_X22Y45         FDRE                                         r  bd_0_i/hls_inst/inst/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1592, unset)         0.748     3.248    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X22Y45         FDRE                                         r  bd_0_i/hls_inst/inst/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[53]/C
                         clock pessimism              0.000     3.248    
                         clock uncertainty           -0.035     3.212    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)        0.101     3.313    bd_0_i/hls_inst/inst/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[53]
  -------------------------------------------------------------------
                         required time                          3.313    
                         arrival time                          -3.114    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/h2_hm_m2_hl_l2_ml_reg_1540_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 1.710ns (73.857%)  route 0.605ns (26.143%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.248 - 2.500 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y30         FDRE                                         r  bd_0_i/hls_inst/inst/h2_hm_m2_hl_l2_ml_reg_1540_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.398     1.185 r  bd_0_i/hls_inst/inst/h2_hm_m2_hl_l2_ml_reg_1540_reg[4]/Q
                         net (fo=2, routed)           0.605     1.790    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/h2_hm_m2_hl_l2_ml_reg_1540[4]
    SLICE_X26Y30         LUT2 (Prop_lut2_I0_O)        0.232     2.022 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1[7]_i_5/O
                         net (fo=1, routed)           0.000     2.022    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1[7]_i_5_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.445 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.445    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[7]_i_1_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.545 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.545    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[11]_i_1_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.645 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.645    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[15]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.745 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.745    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[19]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.845 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.845    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[23]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     3.102 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[26]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.102    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[26]_i_1_n_6
    SLICE_X26Y35         FDRE                                         r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1592, unset)         0.748     3.248    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/ap_clk
    SLICE_X26Y35         FDRE                                         r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[25]/C
                         clock pessimism              0.000     3.248    
                         clock uncertainty           -0.035     3.212    
    SLICE_X26Y35         FDRE (Setup_fdre_C_D)        0.101     3.313    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[25]
  -------------------------------------------------------------------
                         required time                          3.313    
                         arrival time                          -3.102    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add07_1_reg_1278_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 1.644ns (71.065%)  route 0.669ns (28.935%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.248 - 2.500 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y36         FDRE                                         r  bd_0_i/hls_inst/inst/add07_1_reg_1278_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/add07_1_reg_1278_reg[1]/Q
                         net (fo=2, routed)           0.669     1.889    bd_0_i/hls_inst/inst/add07_1_reg_1278[1]
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.105     1.994 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296[3]_i_4/O
                         net (fo=1, routed)           0.000     1.994    bd_0_i/hls_inst/inst/add0F_1_reg_1296[3]_i_4_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.438 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.438    bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[3]_i_1_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.538 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.538    bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[7]_i_1_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.638 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.638    bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[11]_i_1_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.738 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.738    bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[15]_i_1_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.838 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.838    bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[19]_i_1_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     3.100 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.100    bd_0_i/hls_inst/inst/add0F_1_fu_842_p2[23]
    SLICE_X10Y41         FDRE                                         r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1592, unset)         0.748     3.248    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y41         FDRE                                         r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[23]/C
                         clock pessimism              0.000     3.248    
                         clock uncertainty           -0.035     3.212    
    SLICE_X10Y41         FDRE (Setup_fdre_C_D)        0.101     3.313    bd_0_i/hls_inst/inst/add0F_1_reg_1296_reg[23]
  -------------------------------------------------------------------
                         required time                          3.313    
                         arrival time                          -3.100    
  -------------------------------------------------------------------
                         slack                                  0.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/inst/medium_1_reg_1342_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X9Y36          FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[13]/Q
                         net (fo=1, routed)           0.053     0.585    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317[13]
    SLICE_X8Y36          LUT3 (Prop_lut3_I0_O)        0.045     0.630 r  bd_0_i/hls_inst/inst/medium_1_reg_1342[4]_i_1/O
                         net (fo=1, routed)           0.000     0.630    bd_0_i/hls_inst/inst/medium_1_reg_1342[4]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  bd_0_i/hls_inst/inst/medium_1_reg_1342_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y36          FDRE                                         r  bd_0_i/hls_inst/inst/medium_1_reg_1342_reg[4]/C
                         clock pessimism              0.000     0.411    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.121     0.532    bd_0_i/hls_inst/inst/medium_1_reg_1342_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/inst/high_1_reg_1337_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.036%)  route 0.055ns (22.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X9Y37          FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[18]/Q
                         net (fo=1, routed)           0.055     0.587    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317[18]
    SLICE_X8Y37          LUT3 (Prop_lut3_I0_O)        0.045     0.632 r  bd_0_i/hls_inst/inst/high_1_reg_1337[0]_i_1/O
                         net (fo=1, routed)           0.000     0.632    bd_0_i/hls_inst/inst/high_1_reg_1337[0]_i_1_n_0
    SLICE_X8Y37          FDRE                                         r  bd_0_i/hls_inst/inst/high_1_reg_1337_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y37          FDRE                                         r  bd_0_i/hls_inst/inst/high_1_reg_1337_reg[0]/C
                         clock pessimism              0.000     0.411    
    SLICE_X8Y37          FDRE (Hold_fdre_C_D)         0.120     0.531    bd_0_i/hls_inst/inst/high_1_reg_1337_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.632    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/inst/low_reg_1332_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.036%)  route 0.055ns (22.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y36         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/sub_ln61_reg_1312_reg[6]/Q
                         net (fo=1, routed)           0.055     0.587    bd_0_i/hls_inst/inst/sub_ln61_reg_1312[6]
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.045     0.632 r  bd_0_i/hls_inst/inst/low_reg_1332[6]_i_1/O
                         net (fo=1, routed)           0.000     0.632    bd_0_i/hls_inst/inst/low_reg_1332[6]_i_1_n_0
    SLICE_X34Y36         FDRE                                         r  bd_0_i/hls_inst/inst/low_reg_1332_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y36         FDRE                                         r  bd_0_i/hls_inst/inst/low_reg_1332_reg[6]/C
                         clock pessimism              0.000     0.411    
    SLICE_X34Y36         FDRE (Hold_fdre_C_D)         0.120     0.531    bd_0_i/hls_inst/inst/low_reg_1332_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.632    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/m2_hl_l2_ml_reg_1510_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/inst/h2_hm_m2_hl_l2_ml_reg_1540_reg[27]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.003%)  route 0.115ns (44.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y36         FDRE                                         r  bd_0_i/hls_inst/inst/m2_hl_l2_ml_reg_1510_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/m2_hl_l2_ml_reg_1510_reg[27]/Q
                         net (fo=1, routed)           0.115     0.647    bd_0_i/hls_inst/inst/m2_hl_l2_ml_reg_1510_reg_n_0_[27]
    SLICE_X26Y36         SRL16E                                       r  bd_0_i/hls_inst/inst/h2_hm_m2_hl_l2_ml_reg_1540_reg[27]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y36         SRL16E                                       r  bd_0_i/hls_inst/inst/h2_hm_m2_hl_l2_ml_reg_1540_reg[27]_srl2/CLK
                         clock pessimism              0.000     0.411    
    SLICE_X26Y36         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.528    bd_0_i/hls_inst/inst/h2_hm_m2_hl_l2_ml_reg_1540_reg[27]_srl2
  -------------------------------------------------------------------
                         required time                         -0.528    
                         arrival time                           0.647    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/inst/high_1_reg_1337_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.071%)  route 0.079ns (29.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X9Y38          FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[23]/Q
                         net (fo=1, routed)           0.079     0.611    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317[23]
    SLICE_X8Y38          LUT3 (Prop_lut3_I0_O)        0.045     0.656 r  bd_0_i/hls_inst/inst/high_1_reg_1337[5]_i_1/O
                         net (fo=1, routed)           0.000     0.656    bd_0_i/hls_inst/inst/high_1_reg_1337[5]_i_1_n_0
    SLICE_X8Y38          FDRE                                         r  bd_0_i/hls_inst/inst/high_1_reg_1337_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y38          FDRE                                         r  bd_0_i/hls_inst/inst/high_1_reg_1337_reg[5]/C
                         clock pessimism              0.000     0.411    
    SLICE_X8Y38          FDRE (Hold_fdre_C_D)         0.121     0.532    bd_0_i/hls_inst/inst/high_1_reg_1337_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.656    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add0F_1_reg_1296_pp0_iter4_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/inst/low_1_reg_1347_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.071%)  route 0.079ns (29.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y33         FDRE                                         r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_pp0_iter4_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_pp0_iter4_reg_reg[3]/Q
                         net (fo=1, routed)           0.079     0.611    bd_0_i/hls_inst/inst/add0F_1_reg_1296_pp0_iter4_reg[3]
    SLICE_X10Y33         LUT3 (Prop_lut3_I1_O)        0.045     0.656 r  bd_0_i/hls_inst/inst/low_1_reg_1347[3]_i_1/O
                         net (fo=1, routed)           0.000     0.656    bd_0_i/hls_inst/inst/low_1_reg_1347[3]_i_1_n_0
    SLICE_X10Y33         FDRE                                         r  bd_0_i/hls_inst/inst/low_1_reg_1347_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y33         FDRE                                         r  bd_0_i/hls_inst/inst/low_1_reg_1347_reg[3]/C
                         clock pessimism              0.000     0.411    
    SLICE_X10Y33         FDRE (Hold_fdre_C_D)         0.121     0.532    bd_0_i/hls_inst/inst/low_1_reg_1347_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.656    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_38ns_38ns_38_2_1_U8/sum_s1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/sum_s1_reg[18]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.285%)  route 0.114ns (44.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.390     0.390    bd_0_i/hls_inst/inst/add_38ns_38ns_38_2_1_U8/ap_clk
    SLICE_X21Y34         FDRE                                         r  bd_0_i/hls_inst/inst/add_38ns_38ns_38_2_1_U8/sum_s1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/add_38ns_38ns_38_2_1_U8/sum_s1_reg[18]/Q
                         net (fo=1, routed)           0.114     0.645    bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/h2_hm_m2_hl_l2_ml_1_reg_1545_reg[18]
    SLICE_X22Y33         SRL16E                                       r  bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/sum_s1_reg[18]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.411     0.411    bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/ap_clk
    SLICE_X22Y33         SRL16E                                       r  bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/sum_s1_reg[18]_srl2/CLK
                         clock pessimism              0.000     0.411    
    SLICE_X22Y33         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.520    bd_0_i/hls_inst/inst/add_54ns_54ns_54_2_1_U10/sum_s1_reg[18]_srl2
  -------------------------------------------------------------------
                         required time                         -0.520    
                         arrival time                           0.645    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/inst/high_1_reg_1337_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X9Y38          FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[20]/Q
                         net (fo=1, routed)           0.086     0.618    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317[20]
    SLICE_X8Y38          LUT3 (Prop_lut3_I0_O)        0.045     0.663 r  bd_0_i/hls_inst/inst/high_1_reg_1337[2]_i_1/O
                         net (fo=1, routed)           0.000     0.663    bd_0_i/hls_inst/inst/high_1_reg_1337[2]_i_1_n_0
    SLICE_X8Y38          FDRE                                         r  bd_0_i/hls_inst/inst/high_1_reg_1337_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y38          FDRE                                         r  bd_0_i/hls_inst/inst/high_1_reg_1337_reg[2]/C
                         clock pessimism              0.000     0.411    
    SLICE_X8Y38          FDRE (Hold_fdre_C_D)         0.120     0.531    bd_0_i/hls_inst/inst/high_1_reg_1337_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/inst/high_1_reg_1337_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X9Y39          FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[24]/Q
                         net (fo=1, routed)           0.086     0.618    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317[24]
    SLICE_X8Y39          LUT3 (Prop_lut3_I0_O)        0.045     0.663 r  bd_0_i/hls_inst/inst/high_1_reg_1337[6]_i_1/O
                         net (fo=1, routed)           0.000     0.663    bd_0_i/hls_inst/inst/high_1_reg_1337[6]_i_1_n_0
    SLICE_X8Y39          FDRE                                         r  bd_0_i/hls_inst/inst/high_1_reg_1337_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y39          FDRE                                         r  bd_0_i/hls_inst/inst/high_1_reg_1337_reg[6]/C
                         clock pessimism              0.000     0.411    
    SLICE_X8Y39          FDRE (Hold_fdre_C_D)         0.120     0.531    bd_0_i/hls_inst/inst/high_1_reg_1337_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add0F_1_reg_1296_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/inst/low_1_reg_1347_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y33         FDRE                                         r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/add0F_1_reg_1296_pp0_iter4_reg_reg[0]/Q
                         net (fo=1, routed)           0.086     0.618    bd_0_i/hls_inst/inst/add0F_1_reg_1296_pp0_iter4_reg[0]
    SLICE_X10Y33         LUT3 (Prop_lut3_I1_O)        0.045     0.663 r  bd_0_i/hls_inst/inst/low_1_reg_1347[0]_i_1/O
                         net (fo=1, routed)           0.000     0.663    bd_0_i/hls_inst/inst/low_1_reg_1347[0]_i_1_n_0
    SLICE_X10Y33         FDRE                                         r  bd_0_i/hls_inst/inst/low_1_reg_1347_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y33         FDRE                                         r  bd_0_i/hls_inst/inst/low_1_reg_1347_reg[0]/C
                         clock pessimism              0.000     0.411    
    SLICE_X10Y33         FDRE (Hold_fdre_C_D)         0.120     0.531    bd_0_i/hls_inst/inst/low_1_reg_1347_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.816         2.500       0.684      DSP48_X2Y14   bd_0_i/hls_inst/inst/mac_muladd_9ns_9ns_19ns_20_4_1_U12/calculate_mac_muladd_9ns_9ns_19ns_20_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         2.500       0.684      DSP48_X0Y14   bd_0_i/hls_inst/inst/mac_muladd_9ns_9ns_19ns_20_4_1_U15/calculate_mac_muladd_9ns_9ns_19ns_20_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         2.500       0.684      DSP48_X2Y16   bd_0_i/hls_inst/inst/mac_muladd_9ns_9ns_26ns_26_4_1_U14/calculate_mac_muladd_9ns_9ns_26ns_26_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         2.500       0.684      DSP48_X0Y16   bd_0_i/hls_inst/inst/mac_muladd_9ns_9ns_26ns_26_4_1_U17/calculate_mac_muladd_9ns_9ns_26ns_26_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         2.500       0.684      DSP48_X2Y12   bd_0_i/hls_inst/inst/mac_muladd_9ns_9ns_28ns_28_4_1_U13/calculate_mac_muladd_9ns_9ns_28ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         2.500       0.684      DSP48_X1Y12   bd_0_i/hls_inst/inst/mac_muladd_9ns_9ns_28ns_28_4_1_U16/calculate_mac_muladd_9ns_9ns_28ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         2.500       0.684      DSP48_X2Y17   bd_0_i/hls_inst/inst/mul_9ns_9ns_18_5_1_U1/buff2_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         2.500       0.684      DSP48_X2Y15   bd_0_i/hls_inst/inst/mul_9ns_9ns_18_5_1_U2/buff2_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         2.500       0.684      DSP48_X2Y13   bd_0_i/hls_inst/inst/mul_9ns_9ns_18_5_1_U3/buff2_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         2.500       0.684      DSP48_X0Y17   bd_0_i/hls_inst/inst/mul_9ns_9ns_18_5_1_U4/buff2_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         1.250       0.396      SLICE_X20Y40  bd_0_i/hls_inst/inst/h2_hm_1_reg_1475_pp0_iter14_reg_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         1.250       0.396      SLICE_X20Y40  bd_0_i/hls_inst/inst/h2_hm_1_reg_1475_pp0_iter14_reg_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         1.250       0.396      SLICE_X20Y42  bd_0_i/hls_inst/inst/h2_hm_1_reg_1475_pp0_iter14_reg_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         1.250       0.396      SLICE_X20Y42  bd_0_i/hls_inst/inst/h2_hm_1_reg_1475_pp0_iter14_reg_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         1.250       0.396      SLICE_X20Y42  bd_0_i/hls_inst/inst/h2_hm_1_reg_1475_pp0_iter14_reg_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         1.250       0.396      SLICE_X20Y42  bd_0_i/hls_inst/inst/h2_hm_1_reg_1475_pp0_iter14_reg_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         1.250       0.396      SLICE_X20Y42  bd_0_i/hls_inst/inst/h2_hm_1_reg_1475_pp0_iter14_reg_reg[12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         1.250       0.396      SLICE_X20Y42  bd_0_i/hls_inst/inst/h2_hm_1_reg_1475_pp0_iter14_reg_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         1.250       0.396      SLICE_X20Y42  bd_0_i/hls_inst/inst/h2_hm_1_reg_1475_pp0_iter14_reg_reg[13]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         1.250       0.396      SLICE_X20Y42  bd_0_i/hls_inst/inst/h2_hm_1_reg_1475_pp0_iter14_reg_reg[13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         1.250       0.396      SLICE_X20Y40  bd_0_i/hls_inst/inst/h2_hm_1_reg_1475_pp0_iter14_reg_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         1.250       0.396      SLICE_X20Y40  bd_0_i/hls_inst/inst/h2_hm_1_reg_1475_pp0_iter14_reg_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         1.250       0.396      SLICE_X20Y42  bd_0_i/hls_inst/inst/h2_hm_1_reg_1475_pp0_iter14_reg_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         1.250       0.396      SLICE_X20Y42  bd_0_i/hls_inst/inst/h2_hm_1_reg_1475_pp0_iter14_reg_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         1.250       0.396      SLICE_X20Y42  bd_0_i/hls_inst/inst/h2_hm_1_reg_1475_pp0_iter14_reg_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         1.250       0.396      SLICE_X20Y42  bd_0_i/hls_inst/inst/h2_hm_1_reg_1475_pp0_iter14_reg_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         1.250       0.396      SLICE_X20Y42  bd_0_i/hls_inst/inst/h2_hm_1_reg_1475_pp0_iter14_reg_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         1.250       0.396      SLICE_X20Y42  bd_0_i/hls_inst/inst/h2_hm_1_reg_1475_pp0_iter14_reg_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         1.250       0.396      SLICE_X20Y42  bd_0_i/hls_inst/inst/h2_hm_1_reg_1475_pp0_iter14_reg_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         1.250       0.396      SLICE_X20Y42  bd_0_i/hls_inst/inst/h2_hm_1_reg_1475_pp0_iter14_reg_reg[13]_srl3/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            55 Endpoints
Min Delay            55 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/bin_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_return[54]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.332ns  (logic 1.690ns (50.723%)  route 1.642ns (49.277%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.787     0.787    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/ap_clk
    SLICE_X23Y39         FDRE                                         r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/bin_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/bin_s1_reg[1]/Q
                         net (fo=1, routed)           0.855     2.021    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/Q[1]
    SLICE_X26Y38         LUT2 (Prop_lut2_I1_O)        0.105     2.126 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.126    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0_i_3_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.570 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.570    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.670 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[31]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.670    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[31]_INST_0_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.770 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[35]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.770    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[35]_INST_0_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.870 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[39]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.870    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[39]_INST_0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.970 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[43]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.970    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[43]_INST_0_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.070 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[47]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.070    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[47]_INST_0_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     3.332 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[51]_INST_0/O[3]
                         net (fo=0)                   0.787     4.119    ap_return[54]
                                                                      r  ap_return[54] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/bin_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_return[52]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.327ns  (logic 1.685ns (50.648%)  route 1.642ns (49.352%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.787     0.787    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/ap_clk
    SLICE_X23Y39         FDRE                                         r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/bin_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/bin_s1_reg[1]/Q
                         net (fo=1, routed)           0.855     2.021    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/Q[1]
    SLICE_X26Y38         LUT2 (Prop_lut2_I1_O)        0.105     2.126 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.126    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0_i_3_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.570 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.570    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.670 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[31]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.670    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[31]_INST_0_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.770 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[35]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.770    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[35]_INST_0_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.870 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[39]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.870    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[39]_INST_0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.970 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[43]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.970    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[43]_INST_0_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.070 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[47]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.070    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[47]_INST_0_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     3.327 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[51]_INST_0/O[1]
                         net (fo=0)                   0.787     4.114    ap_return[52]
                                                                      r  ap_return[52] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/bin_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_return[53]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.269ns  (logic 1.627ns (49.773%)  route 1.642ns (50.227%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.787     0.787    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/ap_clk
    SLICE_X23Y39         FDRE                                         r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/bin_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/bin_s1_reg[1]/Q
                         net (fo=1, routed)           0.855     2.021    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/Q[1]
    SLICE_X26Y38         LUT2 (Prop_lut2_I1_O)        0.105     2.126 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.126    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0_i_3_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.570 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.570    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.670 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[31]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.670    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[31]_INST_0_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.770 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[35]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.770    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[35]_INST_0_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.870 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[39]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.870    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[39]_INST_0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.970 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[43]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.970    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[43]_INST_0_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.070 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[47]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.070    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[47]_INST_0_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     3.269 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[51]_INST_0/O[2]
                         net (fo=0)                   0.787     4.056    ap_return[53]
                                                                      r  ap_return[53] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/bin_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_return[51]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.248ns  (logic 1.606ns (49.448%)  route 1.642ns (50.552%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.787     0.787    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/ap_clk
    SLICE_X23Y39         FDRE                                         r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/bin_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/bin_s1_reg[1]/Q
                         net (fo=1, routed)           0.855     2.021    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/Q[1]
    SLICE_X26Y38         LUT2 (Prop_lut2_I1_O)        0.105     2.126 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.126    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0_i_3_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.570 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.570    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.670 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[31]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.670    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[31]_INST_0_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.770 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[35]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.770    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[35]_INST_0_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.870 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[39]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.870    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[39]_INST_0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.970 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[43]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.970    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[43]_INST_0_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.070 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[47]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.070    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[47]_INST_0_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     3.248 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[51]_INST_0/O[0]
                         net (fo=0)                   0.787     4.035    ap_return[51]
                                                                      r  ap_return[51] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/bin_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_return[50]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.232ns  (logic 1.590ns (49.198%)  route 1.642ns (50.802%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.787     0.787    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/ap_clk
    SLICE_X23Y39         FDRE                                         r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/bin_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/bin_s1_reg[1]/Q
                         net (fo=1, routed)           0.855     2.021    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/Q[1]
    SLICE_X26Y38         LUT2 (Prop_lut2_I1_O)        0.105     2.126 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.126    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0_i_3_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.570 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.570    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.670 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[31]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.670    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[31]_INST_0_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.770 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[35]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.770    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[35]_INST_0_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.870 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[39]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.870    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[39]_INST_0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.970 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[43]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.970    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[43]_INST_0_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     3.232 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[47]_INST_0/O[3]
                         net (fo=0)                   0.787     4.019    ap_return[50]
                                                                      r  ap_return[50] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/bin_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_return[48]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.227ns  (logic 1.585ns (49.119%)  route 1.642ns (50.881%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.787     0.787    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/ap_clk
    SLICE_X23Y39         FDRE                                         r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/bin_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/bin_s1_reg[1]/Q
                         net (fo=1, routed)           0.855     2.021    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/Q[1]
    SLICE_X26Y38         LUT2 (Prop_lut2_I1_O)        0.105     2.126 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.126    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0_i_3_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.570 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.570    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.670 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[31]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.670    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[31]_INST_0_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.770 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[35]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.770    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[35]_INST_0_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.870 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[39]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.870    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[39]_INST_0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.970 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[43]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.970    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[43]_INST_0_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     3.227 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[47]_INST_0/O[1]
                         net (fo=0)                   0.787     4.014    ap_return[48]
                                                                      r  ap_return[48] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/bin_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_return[49]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.169ns  (logic 1.527ns (48.188%)  route 1.642ns (51.812%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.787     0.787    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/ap_clk
    SLICE_X23Y39         FDRE                                         r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/bin_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/bin_s1_reg[1]/Q
                         net (fo=1, routed)           0.855     2.021    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/Q[1]
    SLICE_X26Y38         LUT2 (Prop_lut2_I1_O)        0.105     2.126 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.126    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0_i_3_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.570 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.570    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.670 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[31]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.670    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[31]_INST_0_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.770 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[35]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.770    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[35]_INST_0_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.870 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[39]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.870    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[39]_INST_0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.970 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[43]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.970    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[43]_INST_0_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     3.169 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[47]_INST_0/O[2]
                         net (fo=0)                   0.787     3.956    ap_return[49]
                                                                      r  ap_return[49] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/bin_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_return[47]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.148ns  (logic 1.506ns (47.842%)  route 1.642ns (52.158%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.787     0.787    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/ap_clk
    SLICE_X23Y39         FDRE                                         r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/bin_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/bin_s1_reg[1]/Q
                         net (fo=1, routed)           0.855     2.021    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/Q[1]
    SLICE_X26Y38         LUT2 (Prop_lut2_I1_O)        0.105     2.126 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.126    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0_i_3_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.570 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.570    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.670 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[31]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.670    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[31]_INST_0_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.770 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[35]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.770    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[35]_INST_0_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.870 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[39]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.870    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[39]_INST_0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.970 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[43]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.970    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[43]_INST_0_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     3.148 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[47]_INST_0/O[0]
                         net (fo=0)                   0.787     3.935    ap_return[47]
                                                                      r  ap_return[47] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/bin_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_return[46]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.132ns  (logic 1.490ns (47.576%)  route 1.642ns (52.424%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.787     0.787    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/ap_clk
    SLICE_X23Y39         FDRE                                         r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/bin_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/bin_s1_reg[1]/Q
                         net (fo=1, routed)           0.855     2.021    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/Q[1]
    SLICE_X26Y38         LUT2 (Prop_lut2_I1_O)        0.105     2.126 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.126    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0_i_3_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.570 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.570    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.670 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[31]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.670    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[31]_INST_0_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.770 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[35]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.770    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[35]_INST_0_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.870 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[39]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.870    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[39]_INST_0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     3.132 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[43]_INST_0/O[3]
                         net (fo=0)                   0.787     3.919    ap_return[46]
                                                                      r  ap_return[46] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/bin_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_return[44]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.127ns  (logic 1.485ns (47.492%)  route 1.642ns (52.508%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.787     0.787    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/ap_clk
    SLICE_X23Y39         FDRE                                         r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/bin_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/bin_s1_reg[1]/Q
                         net (fo=1, routed)           0.855     2.021    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/Q[1]
    SLICE_X26Y38         LUT2 (Prop_lut2_I1_O)        0.105     2.126 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.126    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0_i_3_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.570 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.570    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[27]_INST_0_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.670 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[31]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.670    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[31]_INST_0_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.770 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[35]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.770    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[35]_INST_0_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.870 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[39]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.870    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[39]_INST_0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     3.127 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/u2/ap_return[43]_INST_0/O[1]
                         net (fo=0)                   0.787     3.914    ap_return[44]
                                                                      r  ap_return[44] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_return[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.164ns (29.588%)  route 0.390ns (70.412%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.390     0.390    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/ap_clk
    SLICE_X26Y29         FDRE                                         r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_fdre_C_Q)         0.164     0.554 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[0]/Q
                         net (fo=0)                   0.390     0.945    ap_return[0]
                                                                      r  ap_return[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_return[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.164ns (29.588%)  route 0.390ns (70.412%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.390     0.390    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/ap_clk
    SLICE_X26Y31         FDRE                                         r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDRE (Prop_fdre_C_Q)         0.164     0.554 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[10]/Q
                         net (fo=0)                   0.390     0.945    ap_return[10]
                                                                      r  ap_return[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_return[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.164ns (29.588%)  route 0.390ns (70.412%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.390     0.390    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/ap_clk
    SLICE_X26Y31         FDRE                                         r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDRE (Prop_fdre_C_Q)         0.164     0.554 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[11]/Q
                         net (fo=0)                   0.390     0.945    ap_return[11]
                                                                      r  ap_return[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_return[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.164ns (29.588%)  route 0.390ns (70.412%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.390     0.390    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/ap_clk
    SLICE_X26Y32         FDRE                                         r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.164     0.554 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[12]/Q
                         net (fo=0)                   0.390     0.945    ap_return[12]
                                                                      r  ap_return[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_return[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.164ns (29.588%)  route 0.390ns (70.412%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.390     0.390    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/ap_clk
    SLICE_X26Y32         FDRE                                         r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.164     0.554 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[13]/Q
                         net (fo=0)                   0.390     0.945    ap_return[13]
                                                                      r  ap_return[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_return[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.164ns (29.588%)  route 0.390ns (70.412%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.390     0.390    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/ap_clk
    SLICE_X26Y32         FDRE                                         r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.164     0.554 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[14]/Q
                         net (fo=0)                   0.390     0.945    ap_return[14]
                                                                      r  ap_return[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_return[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.164ns (29.588%)  route 0.390ns (70.412%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.390     0.390    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/ap_clk
    SLICE_X26Y32         FDRE                                         r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.164     0.554 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[15]/Q
                         net (fo=0)                   0.390     0.945    ap_return[15]
                                                                      r  ap_return[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_return[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.164ns (29.588%)  route 0.390ns (70.412%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.390     0.390    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/ap_clk
    SLICE_X26Y33         FDRE                                         r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE (Prop_fdre_C_Q)         0.164     0.554 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[16]/Q
                         net (fo=0)                   0.390     0.945    ap_return[16]
                                                                      r  ap_return[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_return[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.164ns (29.588%)  route 0.390ns (70.412%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.390     0.390    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/ap_clk
    SLICE_X26Y33         FDRE                                         r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE (Prop_fdre_C_Q)         0.164     0.554 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[17]/Q
                         net (fo=0)                   0.390     0.945    ap_return[17]
                                                                      r  ap_return[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_return[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.164ns (29.588%)  route 0.390ns (70.412%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.390     0.390    bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/ap_clk
    SLICE_X26Y33         FDRE                                         r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE (Prop_fdre_C_Q)         0.164     0.554 r  bd_0_i/hls_inst/inst/sub_55ns_55ns_55_2_1_U11/sum_s1_reg[18]/Q
                         net (fo=0)                   0.390     0.945    ap_return[18]
                                                                      r  ap_return[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           400 Endpoints
Min Delay           400 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_new[49]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add23_reg_1151_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.021ns  (logic 1.233ns (61.019%)  route 0.788ns (38.981%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_new[49] (IN)
                         net (fo=0)                   0.787     0.787    bd_0_i/hls_inst/inst/data_new[49]
    SLICE_X33Y44         LUT2 (Prop_lut2_I1_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/add23_reg_1151[3]_i_4/O
                         net (fo=1, routed)           0.000     0.892    bd_0_i/hls_inst/inst/add23_reg_1151[3]_i_4_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.349 r  bd_0_i/hls_inst/inst/add23_reg_1151_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.349    bd_0_i/hls_inst/inst/add23_reg_1151_reg[3]_i_1_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.447 r  bd_0_i/hls_inst/inst/add23_reg_1151_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.447    bd_0_i/hls_inst/inst/add23_reg_1151_reg[7]_i_1_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.545 r  bd_0_i/hls_inst/inst/add23_reg_1151_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.545    bd_0_i/hls_inst/inst/add23_reg_1151_reg[11]_i_1_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.643 r  bd_0_i/hls_inst/inst/add23_reg_1151_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.643    bd_0_i/hls_inst/inst/add23_reg_1151_reg[15]_i_1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.741 r  bd_0_i/hls_inst/inst/add23_reg_1151_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.741    bd_0_i/hls_inst/inst/add23_reg_1151_reg[19]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.839 r  bd_0_i/hls_inst/inst/add23_reg_1151_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.840    bd_0_i/hls_inst/inst/add23_reg_1151_reg[23]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.021 r  bd_0_i/hls_inst/inst/add23_reg_1151_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.021    bd_0_i/hls_inst/inst/add23_fu_314_p2[24]
    SLICE_X33Y50         FDRE                                         r  bd_0_i/hls_inst/inst/add23_reg_1151_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.748     0.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y50         FDRE                                         r  bd_0_i/hls_inst/inst/add23_reg_1151_reg[24]/C

Slack:                    inf
  Source:                 data_new[97]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add45_reg_1156_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.021ns  (logic 1.233ns (61.019%)  route 0.788ns (38.981%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_new[97] (IN)
                         net (fo=0)                   0.787     0.787    bd_0_i/hls_inst/inst/data_new[97]
    SLICE_X41Y46         LUT2 (Prop_lut2_I1_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/add45_reg_1156[3]_i_4/O
                         net (fo=1, routed)           0.000     0.892    bd_0_i/hls_inst/inst/add45_reg_1156[3]_i_4_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.349 r  bd_0_i/hls_inst/inst/add45_reg_1156_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.349    bd_0_i/hls_inst/inst/add45_reg_1156_reg[3]_i_1_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.447 r  bd_0_i/hls_inst/inst/add45_reg_1156_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.447    bd_0_i/hls_inst/inst/add45_reg_1156_reg[7]_i_1_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.545 r  bd_0_i/hls_inst/inst/add45_reg_1156_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.545    bd_0_i/hls_inst/inst/add45_reg_1156_reg[11]_i_1_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.643 r  bd_0_i/hls_inst/inst/add45_reg_1156_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.644    bd_0_i/hls_inst/inst/add45_reg_1156_reg[15]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.742 r  bd_0_i/hls_inst/inst/add45_reg_1156_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.742    bd_0_i/hls_inst/inst/add45_reg_1156_reg[19]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.840 r  bd_0_i/hls_inst/inst/add45_reg_1156_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.840    bd_0_i/hls_inst/inst/add45_reg_1156_reg[23]_i_1_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.021 r  bd_0_i/hls_inst/inst/add45_reg_1156_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.021    bd_0_i/hls_inst/inst/add45_fu_328_p2[24]
    SLICE_X41Y52         FDRE                                         r  bd_0_i/hls_inst/inst/add45_reg_1156_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.748     0.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y52         FDRE                                         r  bd_0_i/hls_inst/inst/add45_reg_1156_reg[24]/C

Slack:                    inf
  Source:                 data_old[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add01_1_reg_1186_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.020ns  (logic 1.233ns (61.040%)  route 0.787ns (38.960%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_old[1] (IN)
                         net (fo=0)                   0.787     0.787    bd_0_i/hls_inst/inst/data_old[1]
    SLICE_X19Y37         LUT2 (Prop_lut2_I1_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/add01_1_reg_1186[3]_i_4/O
                         net (fo=1, routed)           0.000     0.892    bd_0_i/hls_inst/inst/add01_1_reg_1186[3]_i_4_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.349 r  bd_0_i/hls_inst/inst/add01_1_reg_1186_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.349    bd_0_i/hls_inst/inst/add01_1_reg_1186_reg[3]_i_1_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.447 r  bd_0_i/hls_inst/inst/add01_1_reg_1186_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.447    bd_0_i/hls_inst/inst/add01_1_reg_1186_reg[7]_i_1_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.545 r  bd_0_i/hls_inst/inst/add01_1_reg_1186_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.545    bd_0_i/hls_inst/inst/add01_1_reg_1186_reg[11]_i_1_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.643 r  bd_0_i/hls_inst/inst/add01_1_reg_1186_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.643    bd_0_i/hls_inst/inst/add01_1_reg_1186_reg[15]_i_1_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.741 r  bd_0_i/hls_inst/inst/add01_1_reg_1186_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.741    bd_0_i/hls_inst/inst/add01_1_reg_1186_reg[19]_i_1_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.839 r  bd_0_i/hls_inst/inst/add01_1_reg_1186_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.839    bd_0_i/hls_inst/inst/add01_1_reg_1186_reg[23]_i_1_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.020 r  bd_0_i/hls_inst/inst/add01_1_reg_1186_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.020    bd_0_i/hls_inst/inst/add01_1_fu_566_p2[24]
    SLICE_X19Y43         FDRE                                         r  bd_0_i/hls_inst/inst/add01_1_reg_1186_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.748     0.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y43         FDRE                                         r  bd_0_i/hls_inst/inst/add01_1_reg_1186_reg[24]/C

Slack:                    inf
  Source:                 data_old[97]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add45_1_reg_1196_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.020ns  (logic 1.233ns (61.040%)  route 0.787ns (38.960%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_old[97] (IN)
                         net (fo=0)                   0.787     0.787    bd_0_i/hls_inst/inst/data_old[97]
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/add45_1_reg_1196[3]_i_4/O
                         net (fo=1, routed)           0.000     0.892    bd_0_i/hls_inst/inst/add45_1_reg_1196[3]_i_4_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.349 r  bd_0_i/hls_inst/inst/add45_1_reg_1196_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.349    bd_0_i/hls_inst/inst/add45_1_reg_1196_reg[3]_i_1_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.447 r  bd_0_i/hls_inst/inst/add45_1_reg_1196_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.447    bd_0_i/hls_inst/inst/add45_1_reg_1196_reg[7]_i_1_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.545 r  bd_0_i/hls_inst/inst/add45_1_reg_1196_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.545    bd_0_i/hls_inst/inst/add45_1_reg_1196_reg[11]_i_1_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.643 r  bd_0_i/hls_inst/inst/add45_1_reg_1196_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.643    bd_0_i/hls_inst/inst/add45_1_reg_1196_reg[15]_i_1_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.741 r  bd_0_i/hls_inst/inst/add45_1_reg_1196_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.741    bd_0_i/hls_inst/inst/add45_1_reg_1196_reg[19]_i_1_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.839 r  bd_0_i/hls_inst/inst/add45_1_reg_1196_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.839    bd_0_i/hls_inst/inst/add45_1_reg_1196_reg[23]_i_1_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.020 r  bd_0_i/hls_inst/inst/add45_1_reg_1196_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.020    bd_0_i/hls_inst/inst/add45_1_fu_594_p2[24]
    SLICE_X13Y41         FDRE                                         r  bd_0_i/hls_inst/inst/add45_1_reg_1196_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.748     0.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y41         FDRE                                         r  bd_0_i/hls_inst/inst/add45_1_reg_1196_reg[24]/C

Slack:                    inf
  Source:                 data_old[193]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add89_1_reg_1206_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.020ns  (logic 1.233ns (61.040%)  route 0.787ns (38.960%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_old[193] (IN)
                         net (fo=0)                   0.787     0.787    bd_0_i/hls_inst/inst/data_old[193]
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/add89_1_reg_1206[3]_i_4/O
                         net (fo=1, routed)           0.000     0.892    bd_0_i/hls_inst/inst/add89_1_reg_1206[3]_i_4_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.349 r  bd_0_i/hls_inst/inst/add89_1_reg_1206_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.349    bd_0_i/hls_inst/inst/add89_1_reg_1206_reg[3]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.447 r  bd_0_i/hls_inst/inst/add89_1_reg_1206_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.447    bd_0_i/hls_inst/inst/add89_1_reg_1206_reg[7]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.545 r  bd_0_i/hls_inst/inst/add89_1_reg_1206_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.545    bd_0_i/hls_inst/inst/add89_1_reg_1206_reg[11]_i_1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.643 r  bd_0_i/hls_inst/inst/add89_1_reg_1206_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.643    bd_0_i/hls_inst/inst/add89_1_reg_1206_reg[15]_i_1_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.741 r  bd_0_i/hls_inst/inst/add89_1_reg_1206_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.741    bd_0_i/hls_inst/inst/add89_1_reg_1206_reg[19]_i_1_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.839 r  bd_0_i/hls_inst/inst/add89_1_reg_1206_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.839    bd_0_i/hls_inst/inst/add89_1_reg_1206_reg[23]_i_1_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.020 r  bd_0_i/hls_inst/inst/add89_1_reg_1206_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.020    bd_0_i/hls_inst/inst/add89_1_fu_622_p2[24]
    SLICE_X11Y49         FDRE                                         r  bd_0_i/hls_inst/inst/add89_1_reg_1206_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.748     0.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y49         FDRE                                         r  bd_0_i/hls_inst/inst/add89_1_reg_1206_reg[24]/C

Slack:                    inf
  Source:                 data_new[193]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add89_reg_1166_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.020ns  (logic 1.233ns (61.040%)  route 0.787ns (38.960%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_new[193] (IN)
                         net (fo=0)                   0.787     0.787    bd_0_i/hls_inst/inst/data_new[193]
    SLICE_X43Y35         LUT2 (Prop_lut2_I1_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/add89_reg_1166[3]_i_4/O
                         net (fo=1, routed)           0.000     0.892    bd_0_i/hls_inst/inst/add89_reg_1166[3]_i_4_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.349 r  bd_0_i/hls_inst/inst/add89_reg_1166_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.349    bd_0_i/hls_inst/inst/add89_reg_1166_reg[3]_i_1_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.447 r  bd_0_i/hls_inst/inst/add89_reg_1166_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.447    bd_0_i/hls_inst/inst/add89_reg_1166_reg[7]_i_1_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.545 r  bd_0_i/hls_inst/inst/add89_reg_1166_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.545    bd_0_i/hls_inst/inst/add89_reg_1166_reg[11]_i_1_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.643 r  bd_0_i/hls_inst/inst/add89_reg_1166_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.643    bd_0_i/hls_inst/inst/add89_reg_1166_reg[15]_i_1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.741 r  bd_0_i/hls_inst/inst/add89_reg_1166_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.741    bd_0_i/hls_inst/inst/add89_reg_1166_reg[19]_i_1_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.839 r  bd_0_i/hls_inst/inst/add89_reg_1166_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.839    bd_0_i/hls_inst/inst/add89_reg_1166_reg[23]_i_1_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.020 r  bd_0_i/hls_inst/inst/add89_reg_1166_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.020    bd_0_i/hls_inst/inst/add89_fu_356_p2[24]
    SLICE_X43Y41         FDRE                                         r  bd_0_i/hls_inst/inst/add89_reg_1166_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.748     0.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y41         FDRE                                         r  bd_0_i/hls_inst/inst/add89_reg_1166_reg[24]/C

Slack:                    inf
  Source:                 data_old[289]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/addCD_1_reg_1216_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.020ns  (logic 1.233ns (61.040%)  route 0.787ns (38.960%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_old[289] (IN)
                         net (fo=0)                   0.787     0.787    bd_0_i/hls_inst/inst/data_old[289]
    SLICE_X15Y42         LUT2 (Prop_lut2_I1_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/addCD_1_reg_1216[3]_i_4/O
                         net (fo=1, routed)           0.000     0.892    bd_0_i/hls_inst/inst/addCD_1_reg_1216[3]_i_4_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.349 r  bd_0_i/hls_inst/inst/addCD_1_reg_1216_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.349    bd_0_i/hls_inst/inst/addCD_1_reg_1216_reg[3]_i_1_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.447 r  bd_0_i/hls_inst/inst/addCD_1_reg_1216_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.447    bd_0_i/hls_inst/inst/addCD_1_reg_1216_reg[7]_i_1_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.545 r  bd_0_i/hls_inst/inst/addCD_1_reg_1216_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.545    bd_0_i/hls_inst/inst/addCD_1_reg_1216_reg[11]_i_1_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.643 r  bd_0_i/hls_inst/inst/addCD_1_reg_1216_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.643    bd_0_i/hls_inst/inst/addCD_1_reg_1216_reg[15]_i_1_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.741 r  bd_0_i/hls_inst/inst/addCD_1_reg_1216_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.741    bd_0_i/hls_inst/inst/addCD_1_reg_1216_reg[19]_i_1_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.839 r  bd_0_i/hls_inst/inst/addCD_1_reg_1216_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.839    bd_0_i/hls_inst/inst/addCD_1_reg_1216_reg[23]_i_1_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.020 r  bd_0_i/hls_inst/inst/addCD_1_reg_1216_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.020    bd_0_i/hls_inst/inst/addCD_1_fu_650_p2[24]
    SLICE_X15Y48         FDRE                                         r  bd_0_i/hls_inst/inst/addCD_1_reg_1216_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.748     0.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y48         FDRE                                         r  bd_0_i/hls_inst/inst/addCD_1_reg_1216_reg[24]/C

Slack:                    inf
  Source:                 data_new[289]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/addCD_reg_1176_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.020ns  (logic 1.233ns (61.040%)  route 0.787ns (38.960%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_new[289] (IN)
                         net (fo=0)                   0.787     0.787    bd_0_i/hls_inst/inst/data_new[289]
    SLICE_X41Y38         LUT2 (Prop_lut2_I1_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/addCD_reg_1176[3]_i_4/O
                         net (fo=1, routed)           0.000     0.892    bd_0_i/hls_inst/inst/addCD_reg_1176[3]_i_4_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.349 r  bd_0_i/hls_inst/inst/addCD_reg_1176_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.349    bd_0_i/hls_inst/inst/addCD_reg_1176_reg[3]_i_1_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.447 r  bd_0_i/hls_inst/inst/addCD_reg_1176_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.447    bd_0_i/hls_inst/inst/addCD_reg_1176_reg[7]_i_1_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.545 r  bd_0_i/hls_inst/inst/addCD_reg_1176_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.545    bd_0_i/hls_inst/inst/addCD_reg_1176_reg[11]_i_1_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.643 r  bd_0_i/hls_inst/inst/addCD_reg_1176_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.643    bd_0_i/hls_inst/inst/addCD_reg_1176_reg[15]_i_1_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.741 r  bd_0_i/hls_inst/inst/addCD_reg_1176_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.741    bd_0_i/hls_inst/inst/addCD_reg_1176_reg[19]_i_1_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.839 r  bd_0_i/hls_inst/inst/addCD_reg_1176_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.839    bd_0_i/hls_inst/inst/addCD_reg_1176_reg[23]_i_1_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.020 r  bd_0_i/hls_inst/inst/addCD_reg_1176_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.020    bd_0_i/hls_inst/inst/addCD_fu_384_p2[24]
    SLICE_X41Y44         FDRE                                         r  bd_0_i/hls_inst/inst/addCD_reg_1176_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.748     0.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y44         FDRE                                         r  bd_0_i/hls_inst/inst/addCD_reg_1176_reg[24]/C

Slack:                    inf
  Source:                 data_new[337]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/addEF_reg_1181_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.020ns  (logic 1.233ns (61.040%)  route 0.787ns (38.960%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_new[337] (IN)
                         net (fo=0)                   0.787     0.787    bd_0_i/hls_inst/inst/data_new[337]
    SLICE_X39Y38         LUT2 (Prop_lut2_I1_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/addEF_reg_1181[3]_i_4/O
                         net (fo=1, routed)           0.000     0.892    bd_0_i/hls_inst/inst/addEF_reg_1181[3]_i_4_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.349 r  bd_0_i/hls_inst/inst/addEF_reg_1181_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.349    bd_0_i/hls_inst/inst/addEF_reg_1181_reg[3]_i_1_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.447 r  bd_0_i/hls_inst/inst/addEF_reg_1181_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.447    bd_0_i/hls_inst/inst/addEF_reg_1181_reg[7]_i_1_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.545 r  bd_0_i/hls_inst/inst/addEF_reg_1181_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.545    bd_0_i/hls_inst/inst/addEF_reg_1181_reg[11]_i_1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.643 r  bd_0_i/hls_inst/inst/addEF_reg_1181_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.643    bd_0_i/hls_inst/inst/addEF_reg_1181_reg[15]_i_1_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.741 r  bd_0_i/hls_inst/inst/addEF_reg_1181_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.741    bd_0_i/hls_inst/inst/addEF_reg_1181_reg[19]_i_1_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.839 r  bd_0_i/hls_inst/inst/addEF_reg_1181_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.839    bd_0_i/hls_inst/inst/addEF_reg_1181_reg[23]_i_1_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.020 r  bd_0_i/hls_inst/inst/addEF_reg_1181_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.020    bd_0_i/hls_inst/inst/addEF_fu_398_p2[24]
    SLICE_X39Y44         FDRE                                         r  bd_0_i/hls_inst/inst/addEF_reg_1181_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.748     0.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y44         FDRE                                         r  bd_0_i/hls_inst/inst/addEF_reg_1181_reg[24]/C

Slack:                    inf
  Source:                 data_new[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add01_reg_1146_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.015ns  (logic 1.227ns (60.903%)  route 0.788ns (39.097%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_new[1] (IN)
                         net (fo=0)                   0.787     0.787    bd_0_i/hls_inst/inst/data_new[1]
    SLICE_X32Y44         LUT2 (Prop_lut2_I1_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/add01_reg_1146[3]_i_4/O
                         net (fo=1, routed)           0.000     0.892    bd_0_i/hls_inst/inst/add01_reg_1146[3]_i_4_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.336 r  bd_0_i/hls_inst/inst/add01_reg_1146_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.336    bd_0_i/hls_inst/inst/add01_reg_1146_reg[3]_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.436 r  bd_0_i/hls_inst/inst/add01_reg_1146_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.436    bd_0_i/hls_inst/inst/add01_reg_1146_reg[7]_i_1_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.536 r  bd_0_i/hls_inst/inst/add01_reg_1146_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.536    bd_0_i/hls_inst/inst/add01_reg_1146_reg[11]_i_1_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.636 r  bd_0_i/hls_inst/inst/add01_reg_1146_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.636    bd_0_i/hls_inst/inst/add01_reg_1146_reg[15]_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.736 r  bd_0_i/hls_inst/inst/add01_reg_1146_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.736    bd_0_i/hls_inst/inst/add01_reg_1146_reg[19]_i_1_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.836 r  bd_0_i/hls_inst/inst/add01_reg_1146_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.837    bd_0_i/hls_inst/inst/add01_reg_1146_reg[23]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     2.015 r  bd_0_i/hls_inst/inst/add01_reg_1146_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.015    bd_0_i/hls_inst/inst/add01_fu_300_p2[24]
    SLICE_X32Y50         FDRE                                         r  bd_0_i/hls_inst/inst/add01_reg_1146_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.748     0.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y50         FDRE                                         r  bd_0_i/hls_inst/inst/add01_reg_1146_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_new[24]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add01_reg_1146_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.092ns (19.076%)  route 0.390ns (80.924%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_new[24] (IN)
                         net (fo=1, unset)            0.390     0.390    bd_0_i/hls_inst/inst/data_new[24]
    SLICE_X32Y44         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     0.482 r  bd_0_i/hls_inst/inst/add01_reg_1146_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.482    bd_0_i/hls_inst/inst/add01_fu_300_p2[1]
    SLICE_X32Y44         FDRE                                         r  bd_0_i/hls_inst/inst/add01_reg_1146_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y44         FDRE                                         r  bd_0_i/hls_inst/inst/add01_reg_1146_reg[1]/C

Slack:                    inf
  Source:                 data_old[72]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add23_1_reg_1191_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.092ns (19.076%)  route 0.390ns (80.924%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_old[72] (IN)
                         net (fo=1, unset)            0.390     0.390    bd_0_i/hls_inst/inst/data_old[72]
    SLICE_X18Y37         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     0.482 r  bd_0_i/hls_inst/inst/add23_1_reg_1191_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.482    bd_0_i/hls_inst/inst/add23_1_fu_580_p2[1]
    SLICE_X18Y37         FDRE                                         r  bd_0_i/hls_inst/inst/add23_1_reg_1191_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y37         FDRE                                         r  bd_0_i/hls_inst/inst/add23_1_reg_1191_reg[1]/C

Slack:                    inf
  Source:                 data_old[76]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add23_1_reg_1191_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.092ns (19.076%)  route 0.390ns (80.924%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_old[76] (IN)
                         net (fo=1, unset)            0.390     0.390    bd_0_i/hls_inst/inst/data_old[76]
    SLICE_X18Y38         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     0.482 r  bd_0_i/hls_inst/inst/add23_1_reg_1191_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.482    bd_0_i/hls_inst/inst/add23_1_fu_580_p2[5]
    SLICE_X18Y38         FDRE                                         r  bd_0_i/hls_inst/inst/add23_1_reg_1191_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y38         FDRE                                         r  bd_0_i/hls_inst/inst/add23_1_reg_1191_reg[5]/C

Slack:                    inf
  Source:                 data_old[80]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add23_1_reg_1191_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.092ns (19.076%)  route 0.390ns (80.924%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_old[80] (IN)
                         net (fo=1, unset)            0.390     0.390    bd_0_i/hls_inst/inst/data_old[80]
    SLICE_X18Y39         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     0.482 r  bd_0_i/hls_inst/inst/add23_1_reg_1191_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.482    bd_0_i/hls_inst/inst/add23_1_fu_580_p2[9]
    SLICE_X18Y39         FDRE                                         r  bd_0_i/hls_inst/inst/add23_1_reg_1191_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y39         FDRE                                         r  bd_0_i/hls_inst/inst/add23_1_reg_1191_reg[9]/C

Slack:                    inf
  Source:                 data_old[24]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add01_1_reg_1186_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.484ns  (logic 0.094ns (19.410%)  route 0.390ns (80.590%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_old[24] (IN)
                         net (fo=1, unset)            0.390     0.390    bd_0_i/hls_inst/inst/data_old[24]
    SLICE_X19Y37         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094     0.484 r  bd_0_i/hls_inst/inst/add01_1_reg_1186_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.484    bd_0_i/hls_inst/inst/add01_1_fu_566_p2[1]
    SLICE_X19Y37         FDRE                                         r  bd_0_i/hls_inst/inst/add01_1_reg_1186_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y37         FDRE                                         r  bd_0_i/hls_inst/inst/add01_1_reg_1186_reg[1]/C

Slack:                    inf
  Source:                 data_old[28]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add01_1_reg_1186_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.484ns  (logic 0.094ns (19.410%)  route 0.390ns (80.590%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_old[28] (IN)
                         net (fo=1, unset)            0.390     0.390    bd_0_i/hls_inst/inst/data_old[28]
    SLICE_X19Y38         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094     0.484 r  bd_0_i/hls_inst/inst/add01_1_reg_1186_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.484    bd_0_i/hls_inst/inst/add01_1_fu_566_p2[5]
    SLICE_X19Y38         FDRE                                         r  bd_0_i/hls_inst/inst/add01_1_reg_1186_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y38         FDRE                                         r  bd_0_i/hls_inst/inst/add01_1_reg_1186_reg[5]/C

Slack:                    inf
  Source:                 data_old[120]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add45_1_reg_1196_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.484ns  (logic 0.094ns (19.410%)  route 0.390ns (80.590%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_old[120] (IN)
                         net (fo=1, unset)            0.390     0.390    bd_0_i/hls_inst/inst/data_old[120]
    SLICE_X13Y35         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094     0.484 r  bd_0_i/hls_inst/inst/add45_1_reg_1196_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.484    bd_0_i/hls_inst/inst/add45_1_fu_594_p2[1]
    SLICE_X13Y35         FDRE                                         r  bd_0_i/hls_inst/inst/add45_1_reg_1196_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y35         FDRE                                         r  bd_0_i/hls_inst/inst/add45_1_reg_1196_reg[1]/C

Slack:                    inf
  Source:                 data_old[124]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add45_1_reg_1196_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.484ns  (logic 0.094ns (19.410%)  route 0.390ns (80.590%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_old[124] (IN)
                         net (fo=1, unset)            0.390     0.390    bd_0_i/hls_inst/inst/data_old[124]
    SLICE_X13Y36         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094     0.484 r  bd_0_i/hls_inst/inst/add45_1_reg_1196_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.484    bd_0_i/hls_inst/inst/add45_1_fu_594_p2[5]
    SLICE_X13Y36         FDRE                                         r  bd_0_i/hls_inst/inst/add45_1_reg_1196_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y36         FDRE                                         r  bd_0_i/hls_inst/inst/add45_1_reg_1196_reg[5]/C

Slack:                    inf
  Source:                 data_old[26]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add01_1_reg_1186_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.488ns  (logic 0.098ns (20.071%)  route 0.390ns (79.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_old[26] (IN)
                         net (fo=1, unset)            0.390     0.390    bd_0_i/hls_inst/inst/data_old[26]
    SLICE_X19Y37         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.098     0.488 r  bd_0_i/hls_inst/inst/add01_1_reg_1186_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.488    bd_0_i/hls_inst/inst/add01_1_fu_566_p2[3]
    SLICE_X19Y37         FDRE                                         r  bd_0_i/hls_inst/inst/add01_1_reg_1186_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y37         FDRE                                         r  bd_0_i/hls_inst/inst/add01_1_reg_1186_reg[3]/C

Slack:                    inf
  Source:                 data_old[122]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add45_1_reg_1196_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.488ns  (logic 0.098ns (20.071%)  route 0.390ns (79.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_old[122] (IN)
                         net (fo=1, unset)            0.390     0.390    bd_0_i/hls_inst/inst/data_old[122]
    SLICE_X13Y35         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.098     0.488 r  bd_0_i/hls_inst/inst/add45_1_reg_1196_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.488    bd_0_i/hls_inst/inst/add45_1_fu_594_p2[3]
    SLICE_X13Y35         FDRE                                         r  bd_0_i/hls_inst/inst/add45_1_reg_1196_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y35         FDRE                                         r  bd_0_i/hls_inst/inst/add45_1_reg_1196_reg[3]/C





