{"Andrew Wolfe": [0, ["A Variable Instruction Stream Extension to the VLIW Architecture", ["Andrew Wolfe", "John Paul Shen"], "https://doi.org/10.1145/106972.106976", 13, "asplos", 1991]], "John Paul Shen": [0, ["A Variable Instruction Stream Extension to the VLIW Architecture", ["Andrew Wolfe", "John Paul Shen"], "https://doi.org/10.1145/106972.106976", 13, "asplos", 1991]], "Manolis Katevenis": [0, ["Reducing the Branch Penalty by Rearranging Instructions in Double-Width Memory", ["Manolis Katevenis", "Nestoras Tzartzanis"], "https://doi.org/10.1145/106972.106977", 13, "asplos", 1991]], "Nestoras Tzartzanis": [0, ["Reducing the Branch Penalty by Rearranging Instructions in Double-Width Memory", ["Manolis Katevenis", "Nestoras Tzartzanis"], "https://doi.org/10.1145/106972.106977", 13, "asplos", 1991]], "Roland L. Lee": [2.7304484433443577e-06, ["The Floating-Point Performance of a Superscalar SPARC Processor", ["Roland L. Lee", "Alex Y. Kwok", "Faye A. Briggs"], "https://doi.org/10.1145/106972.106978", 10, "asplos", 1991]], "Alex Y. Kwok": [0, ["The Floating-Point Performance of a Superscalar SPARC Processor", ["Roland L. Lee", "Alex Y. Kwok", "Faye A. Briggs"], "https://doi.org/10.1145/106972.106978", 10, "asplos", 1991]], "Faye A. Briggs": [0, ["The Floating-Point Performance of a Superscalar SPARC Processor", ["Roland L. Lee", "Alex Y. Kwok", "Faye A. Briggs"], "https://doi.org/10.1145/106972.106978", 10, "asplos", 1991]], "David Callahan": [0, ["Software Prefetching", ["David Callahan", "Ken Kennedy", "Allan Porterfield"], "https://doi.org/10.1145/106972.106979", 13, "asplos", 1991]], "Ken Kennedy": [0, ["Software Prefetching", ["David Callahan", "Ken Kennedy", "Allan Porterfield"], "https://doi.org/10.1145/106972.106979", 13, "asplos", 1991]], "Allan Porterfield": [0, ["Software Prefetching", ["David Callahan", "Ken Kennedy", "Allan Porterfield"], "https://doi.org/10.1145/106972.106979", 13, "asplos", 1991]], "Gurindar S. Sohi": [0, ["High-Bandwidth Data Memory Systems for Superscalar Processors", ["Gurindar S. Sohi", "Manoj Franklin"], "https://doi.org/10.1145/106972.106980", 10, "asplos", 1991]], "Manoj Franklin": [0, ["High-Bandwidth Data Memory Systems for Superscalar Processors", ["Gurindar S. Sohi", "Manoj Franklin"], "https://doi.org/10.1145/106972.106980", 10, "asplos", 1991]], "Monica S. Lam": [0, ["The Cache Performance and Optimizations of Blocked Algorithms", ["Monica S. Lam", "Edward E. Rothberg", "Michael E. Wolf"], "https://doi.org/10.1145/106972.106981", 12, "asplos", 1991]], "Edward E. Rothberg": [0, ["The Cache Performance and Optimizations of Blocked Algorithms", ["Monica S. Lam", "Edward E. Rothberg", "Michael E. Wolf"], "https://doi.org/10.1145/106972.106981", 12, "asplos", 1991]], "Michael E. Wolf": [0, ["The Cache Performance and Optimizations of Blocked Algorithms", ["Monica S. Lam", "Edward E. Rothberg", "Michael E. Wolf"], "https://doi.org/10.1145/106972.106981", 12, "asplos", 1991]], "Jeffrey C. Mogul": [0, ["The Effect of Context Switches on Cache Performance", ["Jeffrey C. Mogul", "Anita Borg"], "https://doi.org/10.1145/106972.106982", 10, "asplos", 1991]], "Anita Borg": [0, ["The Effect of Context Switches on Cache Performance", ["Jeffrey C. Mogul", "Anita Borg"], "https://doi.org/10.1145/106972.106982", 10, "asplos", 1991]], "David Keppel": [0, ["A Portable Interface for On-the-Fly Instruction Space Modifiction", ["David Keppel"], "https://doi.org/10.1145/106972.106983", 10, "asplos", 1991]], "Andrew W. Appel": [0, ["Virtual Memory Primitives for User Programs", ["Andrew W. Appel", "Kai Li"], "https://doi.org/10.1145/106972.106984", 12, "asplos", 1991]], "Kai Li": [0, ["Virtual Memory Primitives for User Programs", ["Andrew W. Appel", "Kai Li"], "https://doi.org/10.1145/106972.106984", 12, "asplos", 1991]], "Thomas E. Anderson": [0, ["The Interaction of Architecture and Operating System Design", ["Thomas E. Anderson", "Henry M. Levy", "Brian N. Bershad", "Edward D. Lazowska"], "https://doi.org/10.1145/106972.106985", 13, "asplos", 1991]], "Henry M. Levy": [0, ["The Interaction of Architecture and Operating System Design", ["Thomas E. Anderson", "Henry M. Levy", "Brian N. Bershad", "Edward D. Lazowska"], "https://doi.org/10.1145/106972.106985", 13, "asplos", 1991]], "Brian N. Bershad": [0, ["The Interaction of Architecture and Operating System Design", ["Thomas E. Anderson", "Henry M. Levy", "Brian N. Bershad", "Edward D. Lazowska"], "https://doi.org/10.1145/106972.106985", 13, "asplos", 1991]], "Edward D. Lazowska": [0, ["The Interaction of Architecture and Operating System Design", ["Thomas E. Anderson", "Henry M. Levy", "Brian N. Bershad", "Edward D. Lazowska"], "https://doi.org/10.1145/106972.106985", 13, "asplos", 1991]], "David G. Bradlee": [0, ["Integrating Register Allocation and Instruction Scheduling for RISCs", ["David G. Bradlee", "Susan J. Eggers", "Robert R. Henry"], "https://doi.org/10.1145/106972.106986", 10, "asplos", 1991]], "Susan J. Eggers": [0, ["Integrating Register Allocation and Instruction Scheduling for RISCs", ["David G. Bradlee", "Susan J. Eggers", "Robert R. Henry"], "https://doi.org/10.1145/106972.106986", 10, "asplos", 1991]], "Robert R. Henry": [0, ["Integrating Register Allocation and Instruction Scheduling for RISCs", ["David G. Bradlee", "Susan J. Eggers", "Robert R. Henry"], "https://doi.org/10.1145/106972.106986", 10, "asplos", 1991]], "Manuel E. Benitez": [0, ["Code Generation for Streaming: An Access/Execute Mechanism", ["Manuel E. Benitez", "Jack W. Davidson"], "https://doi.org/10.1145/106972.106987", 10, "asplos", 1991]], "Jack W. Davidson": [0, ["Code Generation for Streaming: An Access/Execute Mechanism", ["Manuel E. Benitez", "Jack W. Davidson"], "https://doi.org/10.1145/106972.106987", 10, "asplos", 1991]], "Rajive L. Bagrodia": [0, ["Efficient Implementation of High Level Parallel Programs", ["Rajive L. Bagrodia", "Sharad Mathur"], "https://doi.org/10.1145/106972.376053", 10, "asplos", 1991]], "Sharad Mathur": [0, ["Efficient Implementation of High Level Parallel Programs", ["Rajive L. Bagrodia", "Sharad Mathur"], "https://doi.org/10.1145/106972.376053", 10, "asplos", 1991]], "William H. Mangione-Smith": [0, ["Vector Register Design for Polycyclic Vector Scheduling", ["William H. Mangione-Smith", "Santosh G. Abraham", "Edward S. Davidson"], "https://doi.org/10.1145/106972.328664", 10, "asplos", 1991]], "Santosh G. Abraham": [0, ["Vector Register Design for Polycyclic Vector Scheduling", ["William H. Mangione-Smith", "Santosh G. Abraham", "Edward S. Davidson"], "https://doi.org/10.1145/106972.328664", 10, "asplos", 1991]], "Edward S. Davidson": [0, ["Vector Register Design for Polycyclic Vector Scheduling", ["William H. Mangione-Smith", "Santosh G. Abraham", "Edward S. Davidson"], "https://doi.org/10.1145/106972.328664", 10, "asplos", 1991]], "David E. Culler": [0, ["Fine-Grain Parallelism with Minimal Hardware Support: A Compiler-Controlled Threaded Abstract Machine", ["David E. Culler", "Anurag Sah", "Klaus E. Schauser", "Thorsten von Eicken", "John Wawrzynek"], "https://doi.org/10.1145/106972.106990", 12, "asplos", 1991]], "Anurag Sah": [0, ["Fine-Grain Parallelism with Minimal Hardware Support: A Compiler-Controlled Threaded Abstract Machine", ["David E. Culler", "Anurag Sah", "Klaus E. Schauser", "Thorsten von Eicken", "John Wawrzynek"], "https://doi.org/10.1145/106972.106990", 12, "asplos", 1991]], "Klaus E. Schauser": [0, ["Fine-Grain Parallelism with Minimal Hardware Support: A Compiler-Controlled Threaded Abstract Machine", ["David E. Culler", "Anurag Sah", "Klaus E. Schauser", "Thorsten von Eicken", "John Wawrzynek"], "https://doi.org/10.1145/106972.106990", 12, "asplos", 1991]], "Thorsten von Eicken": [0, ["Fine-Grain Parallelism with Minimal Hardware Support: A Compiler-Controlled Threaded Abstract Machine", ["David E. Culler", "Anurag Sah", "Klaus E. Schauser", "Thorsten von Eicken", "John Wawrzynek"], "https://doi.org/10.1145/106972.106990", 12, "asplos", 1991]], "John Wawrzynek": [0, ["Fine-Grain Parallelism with Minimal Hardware Support: A Compiler-Controlled Threaded Abstract Machine", ["David E. Culler", "Anurag Sah", "Klaus E. Schauser", "Thorsten von Eicken", "John Wawrzynek"], "https://doi.org/10.1145/106972.106990", 12, "asplos", 1991]], "David W. Wall": [0, ["Limits of Instruction-Level Parallelism", ["David W. Wall"], "https://doi.org/10.1145/106972.106991", 13, "asplos", 1991]], "Edward K. Lee": [4.7297218225272886e-11, ["Performance Consequences of Parity Placement in Disk Arrays", ["Edward K. Lee", "Randy H. Katz"], "https://doi.org/10.1145/106972.106992", 10, "asplos", 1991]], "Randy H. Katz": [0, ["Performance Consequences of Parity Placement in Disk Arrays", ["Edward K. Lee", "Randy H. Katz"], "https://doi.org/10.1145/106972.106992", 10, "asplos", 1991]], "Vincent Cate": [0, ["Integration of Compression and Caching for a Two-Level File System", ["Vincent Cate", "Thomas R. Gross"], "https://doi.org/10.1145/106972.106993", 12, "asplos", 1991]], "Thomas R. Gross": [0, ["Integration of Compression and Caching for a Two-Level File System", ["Vincent Cate", "Thomas R. Gross"], "https://doi.org/10.1145/106972.106993", 12, "asplos", 1991]], "William J. Bolosky": [0, ["NUMA Policies and Their Relation to Memory Architecture", ["William J. Bolosky", "Michael L. Scott", "Robert P. Fitzgerald", "Robert J. Fowler", "Alan L. Cox"], "https://doi.org/10.1145/106972.106994", 10, "asplos", 1991]], "Michael L. Scott": [0, ["NUMA Policies and Their Relation to Memory Architecture", ["William J. Bolosky", "Michael L. Scott", "Robert P. Fitzgerald", "Robert J. Fowler", "Alan L. Cox"], "https://doi.org/10.1145/106972.106994", 10, "asplos", 1991], ["Synchronization without Contention", ["John M. Mellor-Crummey", "Michael L. Scott"], "https://doi.org/10.1145/106972.106999", 10, "asplos", 1991]], "Robert P. Fitzgerald": [0, ["NUMA Policies and Their Relation to Memory Architecture", ["William J. Bolosky", "Michael L. Scott", "Robert P. Fitzgerald", "Robert J. Fowler", "Alan L. Cox"], "https://doi.org/10.1145/106972.106994", 10, "asplos", 1991]], "Robert J. Fowler": [0, ["NUMA Policies and Their Relation to Memory Architecture", ["William J. Bolosky", "Michael L. Scott", "Robert P. Fitzgerald", "Robert J. Fowler", "Alan L. Cox"], "https://doi.org/10.1145/106972.106994", 10, "asplos", 1991]], "Alan L. Cox": [0, ["NUMA Policies and Their Relation to Memory Architecture", ["William J. Bolosky", "Michael L. Scott", "Robert P. Fitzgerald", "Robert J. Fowler", "Alan L. Cox"], "https://doi.org/10.1145/106972.106994", 10, "asplos", 1991]], "David Chaiken": [0, ["LimitLESS Directories: A Scalable Cache Coherence Scheme", ["David Chaiken", "John Kubiatowicz", "Anant Agarwal"], "https://doi.org/10.1145/106972.106995", 11, "asplos", 1991]], "John Kubiatowicz": [0, ["LimitLESS Directories: A Scalable Cache Coherence Scheme", ["David Chaiken", "John Kubiatowicz", "Anant Agarwal"], "https://doi.org/10.1145/106972.106995", 11, "asplos", 1991]], "Anant Agarwal": [0, ["LimitLESS Directories: A Scalable Cache Coherence Scheme", ["David Chaiken", "John Kubiatowicz", "Anant Agarwal"], "https://doi.org/10.1145/106972.106995", 11, "asplos", 1991]], "Sang Lyul Min": [1, ["An Efficient Cache-Based Access Anomaly Detection Scheme", ["Sang Lyul Min", "Jong-Deok Choi"], "https://doi.org/10.1145/106972.106996", 10, "asplos", 1991]], "Jong-Deok Choi": [0.9965057075023651, ["An Efficient Cache-Based Access Anomaly Detection Scheme", ["Sang Lyul Min", "Jong-Deok Choi"], "https://doi.org/10.1145/106972.106996", 10, "asplos", 1991]], "Kourosh Gharachorloo": [0, ["Performance Evaluation of Memory Consistency Models for Shared Memory Multiprocessors", ["Kourosh Gharachorloo", "Anoop Gupta", "John L. Hennessy"], "https://doi.org/10.1145/106972.106997", 13, "asplos", 1991]], "Anoop Gupta": [0, ["Performance Evaluation of Memory Consistency Models for Shared Memory Multiprocessors", ["Kourosh Gharachorloo", "Anoop Gupta", "John L. Hennessy"], "https://doi.org/10.1145/106972.106997", 13, "asplos", 1991]], "John L. Hennessy": [0, ["Performance Evaluation of Memory Consistency Models for Shared Memory Multiprocessors", ["Kourosh Gharachorloo", "Anoop Gupta", "John L. Hennessy"], "https://doi.org/10.1145/106972.106997", 13, "asplos", 1991]], "Eric Freudenthal": [0, ["Process Coordination with Fetch-and-Increment", ["Eric Freudenthal", "Allan Gottlieb"], "https://doi.org/10.1145/106972.106998", 9, "asplos", 1991]], "Allan Gottlieb": [0, ["Process Coordination with Fetch-and-Increment", ["Eric Freudenthal", "Allan Gottlieb"], "https://doi.org/10.1145/106972.106998", 9, "asplos", 1991]], "John M. Mellor-Crummey": [0, ["Synchronization without Contention", ["John M. Mellor-Crummey", "Michael L. Scott"], "https://doi.org/10.1145/106972.106999", 10, "asplos", 1991]], "Douglas Johnson": [0, ["The Case for a Read Barrier", ["Douglas Johnson"], "https://doi.org/10.1145/106972.107000", 9, "asplos", 1991]], "Robert F. Cmelik": [0, ["An Analysis of SPARC and MIPS Instruction Set Utilization on the SPEC Benchmarks", ["Robert F. Cmelik", "Shing I. Kong", "David R. Ditzel", "Edmund J. Kelly"], "https://doi.org/10.1145/106972.107001", 13, "asplos", 1991]], "Shing I. Kong": [0.0027873526560142636, ["An Analysis of SPARC and MIPS Instruction Set Utilization on the SPEC Benchmarks", ["Robert F. Cmelik", "Shing I. Kong", "David R. Ditzel", "Edmund J. Kelly"], "https://doi.org/10.1145/106972.107001", 13, "asplos", 1991]], "David R. Ditzel": [0, ["An Analysis of SPARC and MIPS Instruction Set Utilization on the SPEC Benchmarks", ["Robert F. Cmelik", "Shing I. Kong", "David R. Ditzel", "Edmund J. Kelly"], "https://doi.org/10.1145/106972.107001", 13, "asplos", 1991]], "Edmund J. Kelly": [0, ["An Analysis of SPARC and MIPS Instruction Set Utilization on the SPEC Benchmarks", ["Robert F. Cmelik", "Shing I. Kong", "David R. Ditzel", "Edmund J. Kelly"], "https://doi.org/10.1145/106972.107001", 13, "asplos", 1991]], "C. Brian Hall": [0, ["Performance Characteristics of Architectural Features of the IBM RISC System/6000", ["C. Brian Hall", "Kevin OBrien"], "https://doi.org/10.1145/106972.107002", 7, "asplos", 1991]], "Kevin OBrien": [0, ["Performance Characteristics of Architectural Features of the IBM RISC System/6000", ["C. Brian Hall", "Kevin OBrien"], "https://doi.org/10.1145/106972.107002", 7, "asplos", 1991]], "Dileep Bhandarkar": [0, ["Performance From Architecture: Comparing a RISC and CISC with Similar Hardware Organization", ["Dileep Bhandarkar", "Douglas W. Clark"], "https://doi.org/10.1145/106972.107003", 10, "asplos", 1991]], "Douglas W. Clark": [0, ["Performance From Architecture: Comparing a RISC and CISC with Similar Hardware Organization", ["Dileep Bhandarkar", "Douglas W. Clark"], "https://doi.org/10.1145/106972.107003", 10, "asplos", 1991]]}