read_verilog case1
current_design case1
source case1.sdc
source ../tmp/parallel_execute_file > ../tmp/parallel_execute_file.rpt

exit
