INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tim_c/Documents/Vivado/533/533.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tim_c/Documents/Vivado/533/533.srcs/sim_1/new/aluTB.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tim_c/Documents/Vivado/533/533.srcs/sim_1/new/simTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simTop
