// Seed: 1120116410
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
  wire id_8, id_9;
  assign module_1.id_7 = 0;
  assign id_7 = id_1;
  wire id_10, id_11;
  wire id_12;
  assign id_3 = id_4;
endmodule
module module_1 (
    output supply1 id_0,
    input  supply0 id_1,
    input  uwire   id_2
);
  wand id_4;
  string id_5 = "";
  wor id_6;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_4,
      id_4,
      id_6,
      id_4
  );
  tri0 id_7, id_8;
  wire id_9;
  wand id_10;
  assign id_4  = id_7 - id_6;
  assign id_10 = 1 - 1'b0;
endmodule
