@inproceedings{wang2013fast,
	title={Fast FPGA emulation of background-calibrated SAR ADC with internal redundancy dithering},
	author={Wang, Guanhua and Chiu, Yun},
	booktitle={Proceedings of the IEEE 2013 Custom Integrated Circuits Conference},
	pages={1--4},
	year={2013},
	organization={IEEE}
}
@article{lucia2011real,
	title={Real-time FPGA-based hardware-in-the-loop simulation test bench applied to multiple-output power converters},
	author={Lucia, Oscar and Urriza, Isidro and Barragan, Luis A and Navarro, Denis and Jimenez, Oscar and Burdio, Jos{\'e} M},
	journal={IEEE Transactions on Industry Applications},
	volume={47},
	number={2},
	pages={853--860},
	year={2011},
	publisher={IEEE}
}
@article{fernandez2017hw,
	title={HW/SW co-simulation system for enhancing hardware-in-the-loop of power converter digital controllers},
	author={Fern{\'a}ndez-{\'A}lvarez, Ar{\'a}nzazu and Portela-Garc{\'\i}a, Marta and Garc{\'\i}a-Valderas, Mario and L{\'o}pez, Jaime and Sanz, Marina},
	journal={IEEE Journal of Emerging and Selected Topics in Power Electronics},
	volume={5},
	number={4},
	pages={1779--1786},
	year={2017},
	publisher={IEEE}
}
@inproceedings{chen2006chip,
	title={On-chip copper-based vs. optical interconnects: Delay uncertainty, latency, power, and bandwidth density comparative predictions},
	author={Chen, Guoqing and Chen, Hui and Haurylau, Mikhail and Nelson, Nicholas A and Albonesi, David H and Fauchet, Philippe M and Friedman, Eby G},
	booktitle={2006 International Interconnect Technology Conference},
	pages={39--41},
	year={2006},
	organization={IEEE}
}
@misc{ro_wiki,
	title          = {File:Ring oscillator (3-stage).svg},
	howpublished   = {\url{https://en.wikipedia.org/wiki/File:Ring_oscillator_(3-stage).svg}},
	note           = {Accessed 2019-04-10}
}
@misc{AN10007,
	title          = {Clock Jitter Definitions and Measurement Methods, \textit{SiT-AN10007 Rev 1.2}},
	howpublished   = {\url{https://www.sitime.com/api/gated/AN10007-Jitter-and-measurement.pdf}},
	note           = {Accessed 2019-04-10}
}
@misc{intelark,
	title          = {Intel Ark},
	howpublished   = {\url{https://ark.intel.com/content/www/us/en/ark.html}},
	note           = {Accessed 2019-04-06}
}
@misc{moore1965cramming,
	title={Cramming more components onto integrated circuits},
	author={Moore, Gordon E and others},
	year={1965},
	publisher={McGraw-Hill New York, NY, USA:}
}
@phdthesis{predraig,
	author       = {Predrag Tasic}, 
	title        = {Hardware-Based Investigation of	Nonlinear Dynamics of Bang-Bang Phase-Locked Loop},
	school       = {University College Dublin},
	year         = 2011,
	address      = {Belfield, Dublin 4, Ireland},
	month        = 2
}
@phdthesis{zianbetov2013phd,
	author       = {Eldar Zianbetov}, 
	title        = {Distributed Clocking for synchronous SOC},
	school       = {Doctoral School of Informatics, Telecommunications and Electronics, UPMC},
	year         = 2013,
	address      = {4 Place Jussieu, 75005 Paris, France},
	month        = 3
}
@phdthesis{koskin2019phd,
	author       = {Eugene Koskin}, 
	title        = {Mathematical Modelling and System-Level Design of All-Digital Phase-Locked Loop Networks},
	school       = {School of Electrical and Electronic Engineering, University College Dublin},
	year         = 2019,
	address      = {Belfield, Dublin 4, Ireland},
}
@phdthesis{shan2014phd,
	author       = {Chuan Shan}, 
	title        = {Distributed Clocking for large synchronous SOC},
	school       = {Doctoral School of Informatics, Telecommunications and Electronics, UPMC},
	year         = 2014,
	address      = {4 Place Jussieu, 75005 Paris, France},
	month        = 10
}
@manual{iodelay, 
	title        = {Creating a Controllable Oscillator Using the Virtex-5 FPGA IODELAY Primitive},
	author       = {Martin Kellermann}, 
	organization = {Xilinx},
	address      = {Internet, XAPP872},
	edition      = 1,
	month        = 4,
	year         = 2009
}
@inproceedings{zianbetov2013distributed,
	title={Distributed clock generator for synchronous SoC using ADPLL network},
	author={Zianbetov, Eldar and Galayko, Dimitri and Anceau, Fran{\c{c}}ois and Javidan, Mohammad and Shan, Chuan and Billoint, Olivier and Korniienko, Anton and Colinet, Eric and Scorletti, G{\'e}rard and Akrea, JM and others},
	booktitle={Custom Integrated Circuits Conference (CICC), 2013 IEEE},
	pages={1--4},
	year={2013},
	organization={IEEE}
}
@article{ross2008cpu,
	title={Why cpu frequency stalled},
	author={Ross, Philip E},
	journal={IEEE Spectrum},
	volume={45},
	number={4},
	year={2008},
	publisher={IEEE}
}
@inproceedings{tiwari1998reducing,
	title={Reducing power in high-performance microprocessors},
	author={Tiwari, Vivek and Singh, Deo and Rajgopal, Suresh and Mehta, Gaurav and Patel, Rakesh and Baez, Franklin},
	booktitle={Proceedings of the 35th annual Design Automation Conference},
	pages={732--737},
	year={1998},
	organization={ACM}
}
@inproceedings{abdelhadi2010timing,
  	title={Timing-driven variation-aware nonuniform clock mesh synthesis},
	author={Abdelhadi, Ameer and Ginosar, Ran and Kolodny, Avinoam and Friedman, Eby G},
	booktitle={Proceedings of the 20th symposium on Great lakes symposium on VLSI},
	pages={15--20},
	year={2010},
	organization={ACM}
}
@inproceedings{yamashita2005dynamic,
	title={A dynamic clock skew compensation circuit technique for low power clock distribution},
	author={Yamashita, T and Fujimoto, T and Ishibashi, K},
	booktitle={Integrated Circuit Design and Technology, 2005. ICICDT 2005. 2005 International Conference on},
	pages={7--10},
	year={2005},
	organization={IEEE}
}
@article{haurylau2006chip,
	title={On-chip optical interconnect roadmap: challenges and critical directions},
	author={Haurylau, Mikhail and Chen, Guoqing and Chen, Hui and Zhang, Jidong and Nelson, Nicholas A and Albonesi, David H and Friedman, Eby G and Fauchet, Philippe M},
	journal={IEEE Journal of Selected Topics in Quantum Electronics},
	volume={12},
	number={6},
	pages={1699--1705},
	year={2006},
	publisher={IEEE}
}
@inproceedings{mizuno1998noise,
	title={A noise-immune GHz-clock distribution scheme using synchronous distributed oscillators},
	author={Mizuno, H and Ishibashi, K},
	booktitle={Solid-State Circuits Conference, 1998. Digest of Technical Papers. 1998 IEEE International},
	pages={404--405},
	year={1998},
	organization={IEEE}
}
@article{pratt1995distributed,
	title={Distributed synchronous clocking},
	author={Pratt, Gill A and Nguyen, John},
	journal={IEEE transactions on parallel and distributed systems},
	volume={6},
	number={3},
	pages={314--328},
	year={1995},
	publisher={IEEE}
}
@inproceedings{gutnik2000active,
	title={Active GHz clock network using distributed PLLs},
	author={Gutnik, Vadim and Chandrakasan, Anantha},
	booktitle={Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International},
	pages={174--175},
	year={2000},
	organization={IEEE}
}
@article{chen2011rotary,
	title={Rotary traveling-wave oscillators, analysis and simulation},
	author={Chen, Yulin and Pedrotti, Kenneth D},
	journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
	volume={58},
	number={1},
	pages={77--87},
	year={2011},
	publisher={IEEE}
}
@article{koskin2018generation,
	title={Generation of a Clocking Signal in Synchronized All-Digital PLL Networks},
	author={Koskin, Eugene and Galayko, Dimitri and Feely, Orla and Blokhina, Elena},
	journal={IEEE Transactions on Circuits and Systems II: Express Briefs},
	volume={65},
	number={6},
	pages={809--813},
	year={2018},
	publisher={IEEE}
}
@inproceedings{javidan2011all,
	title={All-digital PLL array provides reliable distributed clock for SOCs},
	author={Javidan, Mohammad and Zianbetov, Eldar and Anceau, Fran{\c{c}}ois and Galayko, Dimitri and Korniienko, Anton and Colinet, Eric and Scorletti, G{\'e}rard and Akre, Jean-Michel and Juillard, J{\'e}rome},
	booktitle={2011 IEEE International Symposium of Circuits and Systems (ISCAS)},
	pages={2589--2592},
	year={2011},
	organization={IEEE}
}
@unpublished{theboys2019,
	author = "Koskin, Eugene and Bisiaux, Pierre and Galayko, Dimitri and Blokhina, Elena",
	title = "All-Digital Phase-Locked Loop Arrays: Investigation of Synchronisation and Jitter Performance through FPGA Prototyping",
	note = "submitted",
}