--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -a -s 2
-n 3 -fastpaths -xml SingleCoreProcessor.twx SingleCoreProcessor.ncd -o
SingleCoreProcessor.twr SingleCoreProcessor.pcf

Design file:              SingleCoreProcessor.ncd
Physical constraint file: SingleCoreProcessor.pcf
Device,package,speed:     xc7k70t,fbg676,C,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2700 - Timing constraints ignored because advanced analysis with 
   offsets was specified.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: Default period analysis for net "clk_BUFGP" 

 363123992 paths analyzed, 4987 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   8.822ns.
--------------------------------------------------------------------------------

Paths for end point Core0/EX_OpB[32]_dff_26_24 (SLICE_X45Y104.A6), 3842827 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.822ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_15 (FF)
  Destination:          Core0/EX_OpB[32]_dff_26_24 (FF)
  Data Path Delay:      8.646ns (Levels of Logic = 5)
  Clock Path Skew:      -0.141ns (0.964 - 1.105)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_15 to Core0/EX_OpB[32]_dff_26_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y105.CQ     Tcko                  0.223   Core0/EX_OpB[32]_dff_26<15>
                                                       Core0/EX_OpB[32]_dff_26_15
    DSP48_X1Y34.A15      net (fanout=3)        0.831   Core0/EX_OpB[32]_dff_26<15>
    DSP48_X1Y34.PCOUT0   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y35.PCIN0    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0
    DSP48_X1Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y36.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y37.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y37.P22      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X45Y104.A6     net (fanout=3)        1.189   Core0/uALU/uMultiplier.auxRes<56>
    SLICE_X45Y104.CLK    Tas                   0.009   Core0/EX_OpB[32]_dff_26<25>
                                                       Core0/Mmux_ID_ExOpB_FW174
                                                       Core0/EX_OpB[32]_dff_26_24
    -------------------------------------------------  ---------------------------
    Total                                      8.646ns (6.626ns logic, 2.020ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.822ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_15 (FF)
  Destination:          Core0/EX_OpB[32]_dff_26_24 (FF)
  Data Path Delay:      8.646ns (Levels of Logic = 5)
  Clock Path Skew:      -0.141ns (0.964 - 1.105)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_15 to Core0/EX_OpB[32]_dff_26_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y105.CQ     Tcko                  0.223   Core0/EX_OpB[32]_dff_26<15>
                                                       Core0/EX_OpB[32]_dff_26_15
    DSP48_X1Y34.A15      net (fanout=3)        0.831   Core0/EX_OpB[32]_dff_26<15>
    DSP48_X1Y34.PCOUT9   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y35.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9
    DSP48_X1Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y36.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y37.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y37.P22      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X45Y104.A6     net (fanout=3)        1.189   Core0/uALU/uMultiplier.auxRes<56>
    SLICE_X45Y104.CLK    Tas                   0.009   Core0/EX_OpB[32]_dff_26<25>
                                                       Core0/Mmux_ID_ExOpB_FW174
                                                       Core0/EX_OpB[32]_dff_26_24
    -------------------------------------------------  ---------------------------
    Total                                      8.646ns (6.626ns logic, 2.020ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.822ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_15 (FF)
  Destination:          Core0/EX_OpB[32]_dff_26_24 (FF)
  Data Path Delay:      8.646ns (Levels of Logic = 5)
  Clock Path Skew:      -0.141ns (0.964 - 1.105)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_15 to Core0/EX_OpB[32]_dff_26_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y105.CQ     Tcko                  0.223   Core0/EX_OpB[32]_dff_26<15>
                                                       Core0/EX_OpB[32]_dff_26_15
    DSP48_X1Y34.A15      net (fanout=3)        0.831   Core0/EX_OpB[32]_dff_26<15>
    DSP48_X1Y34.PCOUT1   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y35.PCIN1    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1
    DSP48_X1Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y36.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y37.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y37.P22      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X45Y104.A6     net (fanout=3)        1.189   Core0/uALU/uMultiplier.auxRes<56>
    SLICE_X45Y104.CLK    Tas                   0.009   Core0/EX_OpB[32]_dff_26<25>
                                                       Core0/Mmux_ID_ExOpB_FW174
                                                       Core0/EX_OpB[32]_dff_26_24
    -------------------------------------------------  ---------------------------
    Total                                      8.646ns (6.626ns logic, 2.020ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------

Paths for end point Core0/EX_OpB[32]_dff_26_25 (SLICE_X45Y104.C6), 3842827 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.750ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_15 (FF)
  Destination:          Core0/EX_OpB[32]_dff_26_25 (FF)
  Data Path Delay:      8.574ns (Levels of Logic = 5)
  Clock Path Skew:      -0.141ns (0.964 - 1.105)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_15 to Core0/EX_OpB[32]_dff_26_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y105.CQ     Tcko                  0.223   Core0/EX_OpB[32]_dff_26<15>
                                                       Core0/EX_OpB[32]_dff_26_15
    DSP48_X1Y34.A15      net (fanout=3)        0.831   Core0/EX_OpB[32]_dff_26<15>
    DSP48_X1Y34.PCOUT0   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y35.PCIN0    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0
    DSP48_X1Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y36.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y37.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y37.P23      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X45Y104.C6     net (fanout=3)        1.117   Core0/uALU/uMultiplier.auxRes<57>
    SLICE_X45Y104.CLK    Tas                   0.009   Core0/EX_OpB[32]_dff_26<25>
                                                       Core0/Mmux_ID_ExOpB_FW184
                                                       Core0/EX_OpB[32]_dff_26_25
    -------------------------------------------------  ---------------------------
    Total                                      8.574ns (6.626ns logic, 1.948ns route)
                                                       (77.3% logic, 22.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.750ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_15 (FF)
  Destination:          Core0/EX_OpB[32]_dff_26_25 (FF)
  Data Path Delay:      8.574ns (Levels of Logic = 5)
  Clock Path Skew:      -0.141ns (0.964 - 1.105)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_15 to Core0/EX_OpB[32]_dff_26_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y105.CQ     Tcko                  0.223   Core0/EX_OpB[32]_dff_26<15>
                                                       Core0/EX_OpB[32]_dff_26_15
    DSP48_X1Y34.A15      net (fanout=3)        0.831   Core0/EX_OpB[32]_dff_26<15>
    DSP48_X1Y34.PCOUT9   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y35.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9
    DSP48_X1Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y36.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y37.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y37.P23      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X45Y104.C6     net (fanout=3)        1.117   Core0/uALU/uMultiplier.auxRes<57>
    SLICE_X45Y104.CLK    Tas                   0.009   Core0/EX_OpB[32]_dff_26<25>
                                                       Core0/Mmux_ID_ExOpB_FW184
                                                       Core0/EX_OpB[32]_dff_26_25
    -------------------------------------------------  ---------------------------
    Total                                      8.574ns (6.626ns logic, 1.948ns route)
                                                       (77.3% logic, 22.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.750ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_15 (FF)
  Destination:          Core0/EX_OpB[32]_dff_26_25 (FF)
  Data Path Delay:      8.574ns (Levels of Logic = 5)
  Clock Path Skew:      -0.141ns (0.964 - 1.105)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_15 to Core0/EX_OpB[32]_dff_26_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y105.CQ     Tcko                  0.223   Core0/EX_OpB[32]_dff_26<15>
                                                       Core0/EX_OpB[32]_dff_26_15
    DSP48_X1Y34.A15      net (fanout=3)        0.831   Core0/EX_OpB[32]_dff_26<15>
    DSP48_X1Y34.PCOUT1   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y35.PCIN1    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1
    DSP48_X1Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y36.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y37.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y37.P23      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X45Y104.C6     net (fanout=3)        1.117   Core0/uALU/uMultiplier.auxRes<57>
    SLICE_X45Y104.CLK    Tas                   0.009   Core0/EX_OpB[32]_dff_26<25>
                                                       Core0/Mmux_ID_ExOpB_FW184
                                                       Core0/EX_OpB[32]_dff_26_25
    -------------------------------------------------  ---------------------------
    Total                                      8.574ns (6.626ns logic, 1.948ns route)
                                                       (77.3% logic, 22.7% route)

--------------------------------------------------------------------------------

Paths for end point Core0/EX_OpB[32]_dff_26_22 (SLICE_X47Y93.A6), 3842827 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.740ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_15 (FF)
  Destination:          Core0/EX_OpB[32]_dff_26_22 (FF)
  Data Path Delay:      8.569ns (Levels of Logic = 5)
  Clock Path Skew:      -0.136ns (1.089 - 1.225)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_15 to Core0/EX_OpB[32]_dff_26_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y105.CQ     Tcko                  0.223   Core0/EX_OpB[32]_dff_26<15>
                                                       Core0/EX_OpB[32]_dff_26_15
    DSP48_X1Y34.A15      net (fanout=3)        0.831   Core0/EX_OpB[32]_dff_26<15>
    DSP48_X1Y34.PCOUT0   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y35.PCIN0    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0
    DSP48_X1Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y36.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y37.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y37.P20      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X47Y93.A6      net (fanout=3)        1.112   Core0/uALU/uMultiplier.auxRes<54>
    SLICE_X47Y93.CLK     Tas                   0.009   Core0/EX_OpB[32]_dff_26<23>
                                                       Core0/Mmux_ID_ExOpB_FW154
                                                       Core0/EX_OpB[32]_dff_26_22
    -------------------------------------------------  ---------------------------
    Total                                      8.569ns (6.626ns logic, 1.943ns route)
                                                       (77.3% logic, 22.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.740ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_15 (FF)
  Destination:          Core0/EX_OpB[32]_dff_26_22 (FF)
  Data Path Delay:      8.569ns (Levels of Logic = 5)
  Clock Path Skew:      -0.136ns (1.089 - 1.225)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_15 to Core0/EX_OpB[32]_dff_26_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y105.CQ     Tcko                  0.223   Core0/EX_OpB[32]_dff_26<15>
                                                       Core0/EX_OpB[32]_dff_26_15
    DSP48_X1Y34.A15      net (fanout=3)        0.831   Core0/EX_OpB[32]_dff_26<15>
    DSP48_X1Y34.PCOUT9   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y35.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9
    DSP48_X1Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y36.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y37.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y37.P20      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X47Y93.A6      net (fanout=3)        1.112   Core0/uALU/uMultiplier.auxRes<54>
    SLICE_X47Y93.CLK     Tas                   0.009   Core0/EX_OpB[32]_dff_26<23>
                                                       Core0/Mmux_ID_ExOpB_FW154
                                                       Core0/EX_OpB[32]_dff_26_22
    -------------------------------------------------  ---------------------------
    Total                                      8.569ns (6.626ns logic, 1.943ns route)
                                                       (77.3% logic, 22.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.740ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_15 (FF)
  Destination:          Core0/EX_OpB[32]_dff_26_22 (FF)
  Data Path Delay:      8.569ns (Levels of Logic = 5)
  Clock Path Skew:      -0.136ns (1.089 - 1.225)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_15 to Core0/EX_OpB[32]_dff_26_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y105.CQ     Tcko                  0.223   Core0/EX_OpB[32]_dff_26<15>
                                                       Core0/EX_OpB[32]_dff_26_15
    DSP48_X1Y34.A15      net (fanout=3)        0.831   Core0/EX_OpB[32]_dff_26<15>
    DSP48_X1Y34.PCOUT1   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y35.PCIN1    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1
    DSP48_X1Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y36.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y37.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y37.P20      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X47Y93.A6      net (fanout=3)        1.112   Core0/uALU/uMultiplier.auxRes<54>
    SLICE_X47Y93.CLK     Tas                   0.009   Core0/EX_OpB[32]_dff_26<23>
                                                       Core0/Mmux_ID_ExOpB_FW154
                                                       Core0/EX_OpB[32]_dff_26_22
    -------------------------------------------------  ---------------------------
    Total                                      8.569ns (6.626ns logic, 1.943ns route)
                                                       (77.3% logic, 22.7% route)

--------------------------------------------------------------------------------

Hold Paths: Default period analysis for net "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point CoreMem0/Mram_RAM8 (RAMB36_X0Y31.ADDRBWRADDRL10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Core0/REG_PC[15]_dff_2_11 (FF)
  Destination:          CoreMem0/Mram_RAM8 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.317ns (Levels of Logic = 0)
  Clock Path Skew:      0.297ns (0.802 - 0.505)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Core0/REG_PC[15]_dff_2_11 to CoreMem0/Mram_RAM8
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X5Y147.CQ             Tcko                  0.100   Core0/REG_PC[15]_dff_2<11>
                                                              Core0/REG_PC[15]_dff_2_11
    RAMB36_X0Y31.ADDRBWRADDRL10 net (fanout=35)       0.400   Core0/REG_PC[15]_dff_2<11>
    RAMB36_X0Y31.CLKBWRCLKL     Trckc_ADDRB (-Th)     0.183   CoreMem0/Mram_RAM8
                                                              CoreMem0/Mram_RAM8
    --------------------------------------------------------  ---------------------------
    Total                                             0.317ns (-0.083ns logic, 0.400ns route)
                                                              (-26.2% logic, 126.2% route)

--------------------------------------------------------------------------------

Paths for end point CoreMem0/Mram_RAM8 (RAMB36_X0Y31.ADDRBWRADDRU10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Core0/REG_PC[15]_dff_2_11 (FF)
  Destination:          CoreMem0/Mram_RAM8 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.317ns (Levels of Logic = 0)
  Clock Path Skew:      0.297ns (0.802 - 0.505)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Core0/REG_PC[15]_dff_2_11 to CoreMem0/Mram_RAM8
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X5Y147.CQ             Tcko                  0.100   Core0/REG_PC[15]_dff_2<11>
                                                              Core0/REG_PC[15]_dff_2_11
    RAMB36_X0Y31.ADDRBWRADDRU10 net (fanout=35)       0.400   Core0/REG_PC[15]_dff_2<11>
    RAMB36_X0Y31.CLKBWRCLKU     Trckc_ADDRB (-Th)     0.183   CoreMem0/Mram_RAM8
                                                              CoreMem0/Mram_RAM8
    --------------------------------------------------------  ---------------------------
    Total                                             0.317ns (-0.083ns logic, 0.400ns route)
                                                              (-26.2% logic, 126.2% route)

--------------------------------------------------------------------------------

Paths for end point Core0/uRF/memTable[31]_dff_34_28 (SLICE_X36Y110.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Core0/uRF/exTable[31]_dff_33_28 (FF)
  Destination:          Core0/uRF/memTable[31]_dff_34_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.267ns (Levels of Logic = 0)
  Clock Path Skew:      0.186ns (0.656 - 0.470)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Core0/uRF/exTable[31]_dff_33_28 to Core0/uRF/memTable[31]_dff_34_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y110.AQ     Tcko                  0.100   Core0/uRF/exTable[31]_dff_33<31>
                                                       Core0/uRF/exTable[31]_dff_33_28
    SLICE_X36Y110.AX     net (fanout=3)        0.207   Core0/uRF/exTable[31]_dff_33<28>
    SLICE_X36Y110.CLK    Tckdi       (-Th)     0.040   Core0/uRF/memTable[31]_dff_34<31>
                                                       Core0/uRF/memTable[31]_dff_34_28
    -------------------------------------------------  ---------------------------
    Total                                      0.267ns (0.060ns logic, 0.207ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET IN BEFORE analysis for clock "clk_BUFGP" 

 248717 paths analyzed, 3350 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.104ns.
--------------------------------------------------------------------------------

Paths for end point Core0/uRF/RegisterTable_2_16 (SLICE_X49Y117.CE), 5 paths
--------------------------------------------------------------------------------
Offset (setup paths):   11.104ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_2_16 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      14.698ns (Levels of Logic = 3)
  Clock Path Delay:     3.619ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_2_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X45Y116.B1     net (fanout=622)      8.664   reset_IBUF
    SLICE_X45Y116.BMUX   Tilo                  0.148   Core0/uRF/idTable[31]_dff_32<22>
                                                       Core0/Mmux_ID_I171
    SLICE_X31Y181.A2     net (fanout=127)      2.396   Core0/ID_I<24>
    SLICE_X31Y181.A      Tilo                  0.043   Core0/uRF/WE_GND_10_o_AND_81_o
                                                       Core0/uRF/WE_GND_10_o_AND_81_o1
    SLICE_X49Y117.CE     net (fanout=8)        2.476   Core0/uRF/WE_GND_10_o_AND_81_o
    SLICE_X49Y117.CLK    Tceck                 0.201   Core0/uRF/RegisterTable_2<19>
                                                       Core0/uRF/RegisterTable_2_16
    -------------------------------------------------  ---------------------------
    Total                                     14.698ns (1.162ns logic, 13.536ns route)
                                                       (7.9% logic, 92.1% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_2_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X49Y117.CLK    net (fanout=507)      1.063   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.619ns (0.769ns logic, 2.850ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Offset (setup paths):   8.582ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_2_16 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      12.176ns (Levels of Logic = 3)
  Clock Path Delay:     3.619ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_2_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X22Y121.B3     net (fanout=622)      6.368   reset_IBUF
    SLICE_X22Y121.BMUX   Tilo                  0.148   Core0/uRF/idTable[31]_dff_32<17>
                                                       Core0/Mmux_ID_I151
    SLICE_X31Y181.A6     net (fanout=287)      2.170   Core0/ID_I<22>
    SLICE_X31Y181.A      Tilo                  0.043   Core0/uRF/WE_GND_10_o_AND_81_o
                                                       Core0/uRF/WE_GND_10_o_AND_81_o1
    SLICE_X49Y117.CE     net (fanout=8)        2.476   Core0/uRF/WE_GND_10_o_AND_81_o
    SLICE_X49Y117.CLK    Tceck                 0.201   Core0/uRF/RegisterTable_2<19>
                                                       Core0/uRF/RegisterTable_2_16
    -------------------------------------------------  ---------------------------
    Total                                     12.176ns (1.162ns logic, 11.014ns route)
                                                       (9.5% logic, 90.5% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_2_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X49Y117.CLK    net (fanout=507)      1.063   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.619ns (0.769ns logic, 2.850ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Offset (setup paths):   6.249ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_2_16 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      9.843ns (Levels of Logic = 3)
  Clock Path Delay:     3.619ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_2_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X22Y146.B4     net (fanout=622)      4.672   reset_IBUF
    SLICE_X22Y146.BMUX   Tilo                  0.148   Core0/uRF/idTable[31]_dff_32<19>
                                                       Core0/Mmux_ID_I161
    SLICE_X31Y181.A1     net (fanout=127)      1.533   Core0/ID_I<23>
    SLICE_X31Y181.A      Tilo                  0.043   Core0/uRF/WE_GND_10_o_AND_81_o
                                                       Core0/uRF/WE_GND_10_o_AND_81_o1
    SLICE_X49Y117.CE     net (fanout=8)        2.476   Core0/uRF/WE_GND_10_o_AND_81_o
    SLICE_X49Y117.CLK    Tceck                 0.201   Core0/uRF/RegisterTable_2<19>
                                                       Core0/uRF/RegisterTable_2_16
    -------------------------------------------------  ---------------------------
    Total                                      9.843ns (1.162ns logic, 8.681ns route)
                                                       (11.8% logic, 88.2% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_2_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X49Y117.CLK    net (fanout=507)      1.063   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.619ns (0.769ns logic, 2.850ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point Core0/uRF/RegisterTable_2_17 (SLICE_X49Y117.CE), 5 paths
--------------------------------------------------------------------------------
Offset (setup paths):   11.104ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_2_17 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      14.698ns (Levels of Logic = 3)
  Clock Path Delay:     3.619ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_2_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X45Y116.B1     net (fanout=622)      8.664   reset_IBUF
    SLICE_X45Y116.BMUX   Tilo                  0.148   Core0/uRF/idTable[31]_dff_32<22>
                                                       Core0/Mmux_ID_I171
    SLICE_X31Y181.A2     net (fanout=127)      2.396   Core0/ID_I<24>
    SLICE_X31Y181.A      Tilo                  0.043   Core0/uRF/WE_GND_10_o_AND_81_o
                                                       Core0/uRF/WE_GND_10_o_AND_81_o1
    SLICE_X49Y117.CE     net (fanout=8)        2.476   Core0/uRF/WE_GND_10_o_AND_81_o
    SLICE_X49Y117.CLK    Tceck                 0.201   Core0/uRF/RegisterTable_2<19>
                                                       Core0/uRF/RegisterTable_2_17
    -------------------------------------------------  ---------------------------
    Total                                     14.698ns (1.162ns logic, 13.536ns route)
                                                       (7.9% logic, 92.1% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_2_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X49Y117.CLK    net (fanout=507)      1.063   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.619ns (0.769ns logic, 2.850ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Offset (setup paths):   8.582ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_2_17 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      12.176ns (Levels of Logic = 3)
  Clock Path Delay:     3.619ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_2_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X22Y121.B3     net (fanout=622)      6.368   reset_IBUF
    SLICE_X22Y121.BMUX   Tilo                  0.148   Core0/uRF/idTable[31]_dff_32<17>
                                                       Core0/Mmux_ID_I151
    SLICE_X31Y181.A6     net (fanout=287)      2.170   Core0/ID_I<22>
    SLICE_X31Y181.A      Tilo                  0.043   Core0/uRF/WE_GND_10_o_AND_81_o
                                                       Core0/uRF/WE_GND_10_o_AND_81_o1
    SLICE_X49Y117.CE     net (fanout=8)        2.476   Core0/uRF/WE_GND_10_o_AND_81_o
    SLICE_X49Y117.CLK    Tceck                 0.201   Core0/uRF/RegisterTable_2<19>
                                                       Core0/uRF/RegisterTable_2_17
    -------------------------------------------------  ---------------------------
    Total                                     12.176ns (1.162ns logic, 11.014ns route)
                                                       (9.5% logic, 90.5% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_2_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X49Y117.CLK    net (fanout=507)      1.063   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.619ns (0.769ns logic, 2.850ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Offset (setup paths):   6.249ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_2_17 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      9.843ns (Levels of Logic = 3)
  Clock Path Delay:     3.619ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_2_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X22Y146.B4     net (fanout=622)      4.672   reset_IBUF
    SLICE_X22Y146.BMUX   Tilo                  0.148   Core0/uRF/idTable[31]_dff_32<19>
                                                       Core0/Mmux_ID_I161
    SLICE_X31Y181.A1     net (fanout=127)      1.533   Core0/ID_I<23>
    SLICE_X31Y181.A      Tilo                  0.043   Core0/uRF/WE_GND_10_o_AND_81_o
                                                       Core0/uRF/WE_GND_10_o_AND_81_o1
    SLICE_X49Y117.CE     net (fanout=8)        2.476   Core0/uRF/WE_GND_10_o_AND_81_o
    SLICE_X49Y117.CLK    Tceck                 0.201   Core0/uRF/RegisterTable_2<19>
                                                       Core0/uRF/RegisterTable_2_17
    -------------------------------------------------  ---------------------------
    Total                                      9.843ns (1.162ns logic, 8.681ns route)
                                                       (11.8% logic, 88.2% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_2_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X49Y117.CLK    net (fanout=507)      1.063   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.619ns (0.769ns logic, 2.850ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point Core0/uRF/RegisterTable_2_18 (SLICE_X49Y117.CE), 5 paths
--------------------------------------------------------------------------------
Offset (setup paths):   11.104ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_2_18 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      14.698ns (Levels of Logic = 3)
  Clock Path Delay:     3.619ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_2_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X45Y116.B1     net (fanout=622)      8.664   reset_IBUF
    SLICE_X45Y116.BMUX   Tilo                  0.148   Core0/uRF/idTable[31]_dff_32<22>
                                                       Core0/Mmux_ID_I171
    SLICE_X31Y181.A2     net (fanout=127)      2.396   Core0/ID_I<24>
    SLICE_X31Y181.A      Tilo                  0.043   Core0/uRF/WE_GND_10_o_AND_81_o
                                                       Core0/uRF/WE_GND_10_o_AND_81_o1
    SLICE_X49Y117.CE     net (fanout=8)        2.476   Core0/uRF/WE_GND_10_o_AND_81_o
    SLICE_X49Y117.CLK    Tceck                 0.201   Core0/uRF/RegisterTable_2<19>
                                                       Core0/uRF/RegisterTable_2_18
    -------------------------------------------------  ---------------------------
    Total                                     14.698ns (1.162ns logic, 13.536ns route)
                                                       (7.9% logic, 92.1% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_2_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X49Y117.CLK    net (fanout=507)      1.063   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.619ns (0.769ns logic, 2.850ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Offset (setup paths):   8.582ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_2_18 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      12.176ns (Levels of Logic = 3)
  Clock Path Delay:     3.619ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_2_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X22Y121.B3     net (fanout=622)      6.368   reset_IBUF
    SLICE_X22Y121.BMUX   Tilo                  0.148   Core0/uRF/idTable[31]_dff_32<17>
                                                       Core0/Mmux_ID_I151
    SLICE_X31Y181.A6     net (fanout=287)      2.170   Core0/ID_I<22>
    SLICE_X31Y181.A      Tilo                  0.043   Core0/uRF/WE_GND_10_o_AND_81_o
                                                       Core0/uRF/WE_GND_10_o_AND_81_o1
    SLICE_X49Y117.CE     net (fanout=8)        2.476   Core0/uRF/WE_GND_10_o_AND_81_o
    SLICE_X49Y117.CLK    Tceck                 0.201   Core0/uRF/RegisterTable_2<19>
                                                       Core0/uRF/RegisterTable_2_18
    -------------------------------------------------  ---------------------------
    Total                                     12.176ns (1.162ns logic, 11.014ns route)
                                                       (9.5% logic, 90.5% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_2_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X49Y117.CLK    net (fanout=507)      1.063   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.619ns (0.769ns logic, 2.850ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Offset (setup paths):   6.249ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_2_18 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      9.843ns (Levels of Logic = 3)
  Clock Path Delay:     3.619ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_2_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X22Y146.B4     net (fanout=622)      4.672   reset_IBUF
    SLICE_X22Y146.BMUX   Tilo                  0.148   Core0/uRF/idTable[31]_dff_32<19>
                                                       Core0/Mmux_ID_I161
    SLICE_X31Y181.A1     net (fanout=127)      1.533   Core0/ID_I<23>
    SLICE_X31Y181.A      Tilo                  0.043   Core0/uRF/WE_GND_10_o_AND_81_o
                                                       Core0/uRF/WE_GND_10_o_AND_81_o1
    SLICE_X49Y117.CE     net (fanout=8)        2.476   Core0/uRF/WE_GND_10_o_AND_81_o
    SLICE_X49Y117.CLK    Tceck                 0.201   Core0/uRF/RegisterTable_2<19>
                                                       Core0/uRF/RegisterTable_2_18
    -------------------------------------------------  ---------------------------
    Total                                      9.843ns (1.162ns logic, 8.681ns route)
                                                       (11.8% logic, 88.2% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_2_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X49Y117.CLK    net (fanout=507)      1.063   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.619ns (0.769ns logic, 2.850ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Hold Paths: Default OFFSET IN BEFORE analysis for clock "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point Core0/WB_StoreData[31]_dff_61_28 (SLICE_X12Y187.SR), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -2.309ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/WB_StoreData[31]_dff_61_28 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      1.852ns (Levels of Logic = 1)
  Clock Path Delay:     4.137ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: reset to Core0/WB_StoreData[31]_dff_61_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.695   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X12Y187.SR     net (fanout=622)      1.051   reset_IBUF
    SLICE_X12Y187.CLK    Tremck      (-Th)    -0.106   Core0/WB_StoreData[31]_dff_61<31>
                                                       Core0/WB_StoreData[31]_dff_61_28
    -------------------------------------------------  ---------------------------
    Total                                      1.852ns (0.801ns logic, 1.051ns route)
                                                       (43.3% logic, 56.7% route)

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_StoreData[31]_dff_61_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X12Y187.CLK    net (fanout=507)      1.382   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.137ns (0.854ns logic, 3.283ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point Core0/WB_StoreData[31]_dff_61_29 (SLICE_X12Y187.SR), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -2.309ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/WB_StoreData[31]_dff_61_29 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      1.852ns (Levels of Logic = 1)
  Clock Path Delay:     4.137ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: reset to Core0/WB_StoreData[31]_dff_61_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.695   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X12Y187.SR     net (fanout=622)      1.051   reset_IBUF
    SLICE_X12Y187.CLK    Tremck      (-Th)    -0.106   Core0/WB_StoreData[31]_dff_61<31>
                                                       Core0/WB_StoreData[31]_dff_61_29
    -------------------------------------------------  ---------------------------
    Total                                      1.852ns (0.801ns logic, 1.051ns route)
                                                       (43.3% logic, 56.7% route)

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_StoreData[31]_dff_61_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X12Y187.CLK    net (fanout=507)      1.382   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.137ns (0.854ns logic, 3.283ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point Core0/WB_StoreData[31]_dff_61_30 (SLICE_X12Y187.SR), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -2.309ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/WB_StoreData[31]_dff_61_30 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      1.852ns (Levels of Logic = 1)
  Clock Path Delay:     4.137ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: reset to Core0/WB_StoreData[31]_dff_61_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.695   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X12Y187.SR     net (fanout=622)      1.051   reset_IBUF
    SLICE_X12Y187.CLK    Tremck      (-Th)    -0.106   Core0/WB_StoreData[31]_dff_61<31>
                                                       Core0/WB_StoreData[31]_dff_61_30
    -------------------------------------------------  ---------------------------
    Total                                      1.852ns (0.801ns logic, 1.051ns route)
                                                       (43.3% logic, 56.7% route)

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_StoreData[31]_dff_61_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X12Y187.CLK    net (fanout=507)      1.382   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.137ns (0.854ns logic, 3.283ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET OUT AFTER analysis for clock "clk_BUFGP" 

 537 paths analyzed, 65 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  12.488ns.
--------------------------------------------------------------------------------

Paths for end point MemWData<25> (B10.PAD), 23 paths
--------------------------------------------------------------------------------
Offset (slowest paths): 12.488ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_36_1 (FF)
  Destination:          MemWData<25> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.484ns (Levels of Logic = 3)
  Clock Path Delay:     3.979ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_36_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X18Y107.CLK    net (fanout=507)      1.224   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.979ns (0.854ns logic, 3.125ns route)
                                                       (21.5% logic, 78.5% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_36_1 to MemWData<25>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y107.CQ     Tcko                  0.259   Core0/MEM_ExResult[31]_dff_36<1>
                                                       Core0/MEM_ExResult[31]_dff_36_1
    SLICE_X10Y176.A5     net (fanout=33)       3.470   Core0/MEM_ExResult[31]_dff_36<1>
    SLICE_X10Y176.A      Tilo                  0.043   N16
                                                       Core0/Mmux_MemWriteData36_SW0
    SLICE_X11Y157.D2     net (fanout=1)        0.864   N16
    SLICE_X11Y157.D      Tilo                  0.043   MemWData_25_OBUF
                                                       Core0/Mmux_MemWriteData36
    B10.O                net (fanout=2)        1.394   MemWData_25_OBUF
    B10.PAD              Tioop                 2.411   MemWData<25>
                                                       MemWData_25_OBUF
                                                       MemWData<25>
    -------------------------------------------------  ---------------------------
    Total                                      8.484ns (2.756ns logic, 5.728ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 11.613ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_36_1 (FF)
  Destination:          MemWData<25> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      7.609ns (Levels of Logic = 3)
  Clock Path Delay:     3.979ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_36_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X18Y107.CLK    net (fanout=507)      1.224   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.979ns (0.854ns logic, 3.125ns route)
                                                       (21.5% logic, 78.5% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_36_1 to MemWData<25>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y107.CQ     Tcko                  0.259   Core0/MEM_ExResult[31]_dff_36<1>
                                                       Core0/MEM_ExResult[31]_dff_36_1
    SLICE_X8Y161.D4      net (fanout=33)       2.739   Core0/MEM_ExResult[31]_dff_36<1>
    SLICE_X8Y161.DMUX    Tilo                  0.141   Core0/Mmux_MemWriteData342
                                                       Core0/Mmux_MemWriteData3431
    SLICE_X11Y157.D4     net (fanout=8)        0.622   Core0/Mmux_MemWriteData343
    SLICE_X11Y157.D      Tilo                  0.043   MemWData_25_OBUF
                                                       Core0/Mmux_MemWriteData36
    B10.O                net (fanout=2)        1.394   MemWData_25_OBUF
    B10.PAD              Tioop                 2.411   MemWData<25>
                                                       MemWData_25_OBUF
                                                       MemWData<25>
    -------------------------------------------------  ---------------------------
    Total                                      7.609ns (2.854ns logic, 4.755ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 11.557ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_36_1 (FF)
  Destination:          MemWData<25> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      7.553ns (Levels of Logic = 3)
  Clock Path Delay:     3.979ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_36_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X18Y107.CLK    net (fanout=507)      1.224   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.979ns (0.854ns logic, 3.125ns route)
                                                       (21.5% logic, 78.5% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_36_1 to MemWData<25>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y107.CQ     Tcko                  0.259   Core0/MEM_ExResult[31]_dff_36<1>
                                                       Core0/MEM_ExResult[31]_dff_36_1
    SLICE_X8Y161.B4      net (fanout=33)       2.850   Core0/MEM_ExResult[31]_dff_36<1>
    SLICE_X8Y161.BMUX    Tilo                  0.148   Core0/Mmux_MemWriteData342
                                                       Core0/WB_MemCTRL[2]_MEM_ExResult[1]_AND_1288_o1
    SLICE_X11Y157.D5     net (fanout=8)        0.448   Core0/WB_MemCTRL[2]_MEM_ExResult[1]_AND_1288_o
    SLICE_X11Y157.D      Tilo                  0.043   MemWData_25_OBUF
                                                       Core0/Mmux_MemWriteData36
    B10.O                net (fanout=2)        1.394   MemWData_25_OBUF
    B10.PAD              Tioop                 2.411   MemWData<25>
                                                       MemWData_25_OBUF
                                                       MemWData<25>
    -------------------------------------------------  ---------------------------
    Total                                      7.553ns (2.861ns logic, 4.692ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<22> (G12.PAD), 16 paths
--------------------------------------------------------------------------------
Offset (slowest paths): 12.376ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_36_1 (FF)
  Destination:          MemWData<22> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.372ns (Levels of Logic = 3)
  Clock Path Delay:     3.979ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_36_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X18Y107.CLK    net (fanout=507)      1.224   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.979ns (0.854ns logic, 3.125ns route)
                                                       (21.5% logic, 78.5% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_36_1 to MemWData<22>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y107.CQ     Tcko                  0.259   Core0/MEM_ExResult[31]_dff_36<1>
                                                       Core0/MEM_ExResult[31]_dff_36_1
    SLICE_X12Y173.D5     net (fanout=33)       3.381   Core0/MEM_ExResult[31]_dff_36<1>
    SLICE_X12Y173.D      Tilo                  0.043   Core0/Mmux_MemWriteData301
                                                       Core0/Mmux_MemWriteData302
    SLICE_X21Y167.B1     net (fanout=1)        0.753   Core0/Mmux_MemWriteData301
    SLICE_X21Y167.B      Tilo                  0.043   MemWData_22_OBUF
                                                       Core0/Mmux_MemWriteData303
    G12.O                net (fanout=2)        1.543   MemWData_22_OBUF
    G12.PAD              Tioop                 2.350   MemWData<22>
                                                       MemWData_22_OBUF
                                                       MemWData<22>
    -------------------------------------------------  ---------------------------
    Total                                      8.372ns (2.695ns logic, 5.677ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 11.516ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_36_1 (FF)
  Destination:          MemWData<22> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      7.512ns (Levels of Logic = 3)
  Clock Path Delay:     3.979ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_36_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X18Y107.CLK    net (fanout=507)      1.224   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.979ns (0.854ns logic, 3.125ns route)
                                                       (21.5% logic, 78.5% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_36_1 to MemWData<22>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y107.CQ     Tcko                  0.259   Core0/MEM_ExResult[31]_dff_36<1>
                                                       Core0/MEM_ExResult[31]_dff_36_1
    SLICE_X19Y157.C1     net (fanout=33)       2.161   Core0/MEM_ExResult[31]_dff_36<1>
    SLICE_X19Y157.CMUX   Tilo                  0.139   Core0/Mmux_MemWriteData102
                                                       Core0/Mmux_MemWriteData1621
    SLICE_X21Y167.B3     net (fanout=8)        1.017   Core0/Mmux_MemWriteData162
    SLICE_X21Y167.B      Tilo                  0.043   MemWData_22_OBUF
                                                       Core0/Mmux_MemWriteData303
    G12.O                net (fanout=2)        1.543   MemWData_22_OBUF
    G12.PAD              Tioop                 2.350   MemWData<22>
                                                       MemWData_22_OBUF
                                                       MemWData<22>
    -------------------------------------------------  ---------------------------
    Total                                      7.512ns (2.791ns logic, 4.721ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 11.336ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_36_0 (FF)
  Destination:          MemWData<22> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     3.980ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_36_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X18Y103.CLK    net (fanout=507)      1.225   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.980ns (0.854ns logic, 3.126ns route)
                                                       (21.5% logic, 78.5% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_36_0 to MemWData<22>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y103.AQ     Tcko                  0.259   Core0/MEM_ExResult[31]_dff_36<0>
                                                       Core0/MEM_ExResult[31]_dff_36_0
    SLICE_X12Y173.D1     net (fanout=24)       2.340   Core0/MEM_ExResult[31]_dff_36<0>
    SLICE_X12Y173.D      Tilo                  0.043   Core0/Mmux_MemWriteData301
                                                       Core0/Mmux_MemWriteData302
    SLICE_X21Y167.B1     net (fanout=1)        0.753   Core0/Mmux_MemWriteData301
    SLICE_X21Y167.B      Tilo                  0.043   MemWData_22_OBUF
                                                       Core0/Mmux_MemWriteData303
    G12.O                net (fanout=2)        1.543   MemWData_22_OBUF
    G12.PAD              Tioop                 2.350   MemWData<22>
                                                       MemWData_22_OBUF
                                                       MemWData<22>
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (2.695ns logic, 4.636ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<31> (J14.PAD), 23 paths
--------------------------------------------------------------------------------
Offset (slowest paths): 11.981ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_36_1 (FF)
  Destination:          MemWData<31> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      7.977ns (Levels of Logic = 3)
  Clock Path Delay:     3.979ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_36_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X18Y107.CLK    net (fanout=507)      1.224   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.979ns (0.854ns logic, 3.125ns route)
                                                       (21.5% logic, 78.5% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_36_1 to MemWData<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y107.CQ     Tcko                  0.259   Core0/MEM_ExResult[31]_dff_36<1>
                                                       Core0/MEM_ExResult[31]_dff_36_1
    SLICE_X9Y166.A4      net (fanout=33)       3.031   Core0/MEM_ExResult[31]_dff_36<1>
    SLICE_X9Y166.A       Tilo                  0.043   Core0/MEM_DataIn[31]_dff_38<15>
                                                       Core0/Mmux_MemWriteData50_SW0
    SLICE_X8Y161.C1      net (fanout=1)        0.585   N4
    SLICE_X8Y161.C       Tilo                  0.043   Core0/Mmux_MemWriteData342
                                                       Core0/Mmux_MemWriteData50
    J14.O                net (fanout=2)        1.692   MemWData_31_OBUF
    J14.PAD              Tioop                 2.324   MemWData<31>
                                                       MemWData_31_OBUF
                                                       MemWData<31>
    -------------------------------------------------  ---------------------------
    Total                                      7.977ns (2.669ns logic, 5.308ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 11.576ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_36_1 (FF)
  Destination:          MemWData<31> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      7.572ns (Levels of Logic = 3)
  Clock Path Delay:     3.979ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_36_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X18Y107.CLK    net (fanout=507)      1.224   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.979ns (0.854ns logic, 3.125ns route)
                                                       (21.5% logic, 78.5% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_36_1 to MemWData<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y107.CQ     Tcko                  0.259   Core0/MEM_ExResult[31]_dff_36<1>
                                                       Core0/MEM_ExResult[31]_dff_36_1
    SLICE_X8Y161.D4      net (fanout=33)       2.739   Core0/MEM_ExResult[31]_dff_36<1>
    SLICE_X8Y161.D       Tilo                  0.043   Core0/Mmux_MemWriteData342
                                                       Core0/Mmux_MemWriteData3421
    SLICE_X8Y161.C2      net (fanout=8)        0.472   Core0/Mmux_MemWriteData342
    SLICE_X8Y161.C       Tilo                  0.043   Core0/Mmux_MemWriteData342
                                                       Core0/Mmux_MemWriteData50
    J14.O                net (fanout=2)        1.692   MemWData_31_OBUF
    J14.PAD              Tioop                 2.324   MemWData<31>
                                                       MemWData_31_OBUF
                                                       MemWData<31>
    -------------------------------------------------  ---------------------------
    Total                                      7.572ns (2.669ns logic, 4.903ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 11.498ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_36_1 (FF)
  Destination:          MemWData<31> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      7.494ns (Levels of Logic = 3)
  Clock Path Delay:     3.979ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_36_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X18Y107.CLK    net (fanout=507)      1.224   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.979ns (0.854ns logic, 3.125ns route)
                                                       (21.5% logic, 78.5% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_36_1 to MemWData<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y107.CQ     Tcko                  0.259   Core0/MEM_ExResult[31]_dff_36<1>
                                                       Core0/MEM_ExResult[31]_dff_36_1
    SLICE_X8Y161.B4      net (fanout=33)       2.850   Core0/MEM_ExResult[31]_dff_36<1>
    SLICE_X8Y161.BMUX    Tilo                  0.148   Core0/Mmux_MemWriteData342
                                                       Core0/WB_MemCTRL[2]_MEM_ExResult[1]_AND_1288_o1
    SLICE_X8Y161.C5      net (fanout=8)        0.178   Core0/WB_MemCTRL[2]_MEM_ExResult[1]_AND_1288_o
    SLICE_X8Y161.C       Tilo                  0.043   Core0/Mmux_MemWriteData342
                                                       Core0/Mmux_MemWriteData50
    J14.O                net (fanout=2)        1.692   MemWData_31_OBUF
    J14.PAD              Tioop                 2.324   MemWData<31>
                                                       MemWData_31_OBUF
                                                       MemWData<31>
    -------------------------------------------------  ---------------------------
    Total                                      7.494ns (2.774ns logic, 4.720ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Fastest Paths: Default OFFSET OUT AFTER analysis for clock "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point PC<8> (H14.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 3.619ns (clock path + data path - uncertainty)
  Source:               Core0/REG_PC[15]_dff_2_8 (FF)
  Destination:          PC<8> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.086ns (Levels of Logic = 1)
  Clock Path Delay:     1.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/REG_PC[15]_dff_2_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X5Y146.CLK     net (fanout=507)      0.566   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.558ns (0.129ns logic, 1.429ns route)
                                                       (8.3% logic, 91.7% route)

  Minimum Data Path at Fast Process Corner: Core0/REG_PC[15]_dff_2_8 to PC<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y146.DQ      Tcko                  0.100   Core0/REG_PC[15]_dff_2<8>
                                                       Core0/REG_PC[15]_dff_2_8
    H14.O                net (fanout=35)       0.726   Core0/REG_PC[15]_dff_2<8>
    H14.PAD              Tioop                 1.260   PC<8>
                                                       PC_8_OBUF
                                                       PC<8>
    -------------------------------------------------  ---------------------------
    Total                                      2.086ns (1.360ns logic, 0.726ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point PC<12> (D9.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 3.625ns (clock path + data path - uncertainty)
  Source:               Core0/REG_PC[15]_dff_2_12 (FF)
  Destination:          PC<12> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.091ns (Levels of Logic = 1)
  Clock Path Delay:     1.559ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/REG_PC[15]_dff_2_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X5Y147.CLK     net (fanout=507)      0.567   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.559ns (0.129ns logic, 1.430ns route)
                                                       (8.3% logic, 91.7% route)

  Minimum Data Path at Fast Process Corner: Core0/REG_PC[15]_dff_2_12 to PC<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y147.CMUX    Tshcko                0.127   Core0/REG_PC[15]_dff_2<11>
                                                       Core0/REG_PC[15]_dff_2_12
    D9.O                 net (fanout=35)       0.646   Core0/REG_PC[15]_dff_2<12>
    D9.PAD               Tioop                 1.318   PC<12>
                                                       PC_12_OBUF
                                                       PC<12>
    -------------------------------------------------  ---------------------------
    Total                                      2.091ns (1.445ns logic, 0.646ns route)
                                                       (69.1% logic, 30.9% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<15> (E13.PAD), 17 paths
--------------------------------------------------------------------------------
Offset (fastest paths): 3.674ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_61_15 (FF)
  Destination:          MemWData<15> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.095ns (Levels of Logic = 2)
  Clock Path Delay:     1.604ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_61_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X8Y166.CLK     net (fanout=507)      0.612   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.604ns (0.129ns logic, 1.475ns route)
                                                       (8.0% logic, 92.0% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_61_15 to MemWData<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y166.DQ      Tcko                  0.118   Core0/WB_StoreData[31]_dff_61<15>
                                                       Core0/WB_StoreData[31]_dff_61_15
    SLICE_X8Y163.D3      net (fanout=2)        0.234   Core0/WB_StoreData[31]_dff_61<15>
    SLICE_X8Y163.D       Tilo                  0.028   MemWData_15_OBUF
                                                       Core0/Mmux_MemWriteData143
    E13.O                net (fanout=2)        0.433   MemWData_15_OBUF
    E13.PAD              Tioop                 1.282   MemWData<15>
                                                       MemWData_15_OBUF
                                                       MemWData<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.095ns (1.428ns logic, 0.667ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.043ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_61_7 (FF)
  Destination:          MemWData<15> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.469ns (Levels of Logic = 3)
  Clock Path Delay:     1.599ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_61_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X8Y171.CLK     net (fanout=507)      0.607   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.599ns (0.129ns logic, 1.470ns route)
                                                       (8.1% logic, 91.9% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_61_7 to MemWData<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y171.DQ      Tcko                  0.118   Core0/WB_StoreData[31]_dff_61<7>
                                                       Core0/WB_StoreData[31]_dff_61_7
    SLICE_X9Y163.A1      net (fanout=4)        0.348   Core0/WB_StoreData[31]_dff_61<7>
    SLICE_X9Y163.A       Tilo                  0.028   MemWData_14_OBUF
                                                       Core0/Mmux_MemWriteData142
    SLICE_X8Y163.D2      net (fanout=1)        0.232   Core0/Mmux_MemWriteData141
    SLICE_X8Y163.D       Tilo                  0.028   MemWData_15_OBUF
                                                       Core0/Mmux_MemWriteData143
    E13.O                net (fanout=2)        0.433   MemWData_15_OBUF
    E13.PAD              Tioop                 1.282   MemWData<15>
                                                       MemWData_15_OBUF
                                                       MemWData<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.469ns (1.456ns logic, 1.013ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.126ns (clock path + data path - uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_63_1 (FF)
  Destination:          MemWData<15> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.591ns (Levels of Logic = 3)
  Clock Path Delay:     1.560ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_MemCTRL[2]_dff_63_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X3Y148.CLK     net (fanout=507)      0.568   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.560ns (0.129ns logic, 1.431ns route)
                                                       (8.3% logic, 91.7% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_MemCTRL[2]_dff_63_1 to MemWData<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y148.BQ      Tcko                  0.100   Core0/WB_MemCTRL[2]_dff_63<2>
                                                       Core0/WB_MemCTRL[2]_dff_63_1
    SLICE_X9Y163.A6      net (fanout=64)       0.488   Core0/WB_MemCTRL[2]_dff_63<1>
    SLICE_X9Y163.A       Tilo                  0.028   MemWData_14_OBUF
                                                       Core0/Mmux_MemWriteData142
    SLICE_X8Y163.D2      net (fanout=1)        0.232   Core0/Mmux_MemWriteData141
    SLICE_X8Y163.D       Tilo                  0.028   MemWData_15_OBUF
                                                       Core0/Mmux_MemWriteData143
    E13.O                net (fanout=2)        0.433   MemWData_15_OBUF
    E13.PAD              Tioop                 1.282   MemWData<15>
                                                       MemWData_15_OBUF
                                                       MemWData<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.591ns (1.438ns logic, 1.153ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |   11.104(R)|      SLOW  |    2.310(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
MemAdd<0>   |         8.998(R)|      SLOW  |         3.910(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<1>   |         9.670(R)|      SLOW  |         4.295(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<2>   |         9.636(R)|      SLOW  |         4.359(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<3>   |         9.842(R)|      SLOW  |         4.377(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<4>   |        10.248(R)|      SLOW  |         4.619(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<5>   |         9.850(R)|      SLOW  |         4.444(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<6>   |         9.866(R)|      SLOW  |         4.433(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<7>   |        10.200(R)|      SLOW  |         4.589(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<8>   |         9.756(R)|      SLOW  |         4.340(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<9>   |         9.824(R)|      SLOW  |         4.363(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<10>  |         9.242(R)|      SLOW  |         4.038(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<11>  |         9.354(R)|      SLOW  |         4.120(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<12>  |         9.524(R)|      SLOW  |         4.205(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<13>  |         9.180(R)|      SLOW  |         4.011(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<14>  |         9.063(R)|      SLOW  |         3.943(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<15>  |         9.814(R)|      SLOW  |         4.377(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<0> |        11.523(R)|      SLOW  |         4.072(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<1> |        11.619(R)|      SLOW  |         4.099(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<2> |        11.902(R)|      SLOW  |         4.300(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<3> |        11.603(R)|      SLOW  |         4.108(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<4> |        11.686(R)|      SLOW  |         4.182(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<5> |        11.682(R)|      SLOW  |         4.045(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<6> |        11.673(R)|      SLOW  |         4.072(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<7> |        11.744(R)|      SLOW  |         4.096(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<8> |        11.386(R)|      SLOW  |         3.901(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<9> |        11.296(R)|      SLOW  |         3.804(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<10>|        11.371(R)|      SLOW  |         4.111(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<11>|        10.989(R)|      SLOW  |         4.069(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<12>|        11.343(R)|      SLOW  |         4.147(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<13>|        10.881(R)|      SLOW  |         3.871(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<14>|        11.876(R)|      SLOW  |         3.696(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<15>|        11.202(R)|      SLOW  |         3.674(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<16>|        11.851(R)|      SLOW  |         4.172(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<17>|        11.729(R)|      SLOW  |         4.076(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<18>|        11.283(R)|      SLOW  |         4.351(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<19>|        11.373(R)|      SLOW  |         4.135(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<20>|        11.600(R)|      SLOW  |         4.252(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<21>|        11.767(R)|      SLOW  |         4.374(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<22>|        12.376(R)|      SLOW  |         4.270(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<23>|        11.911(R)|      SLOW  |         4.272(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<24>|        11.715(R)|      SLOW  |         3.969(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<25>|        12.488(R)|      SLOW  |         4.153(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<26>|        11.764(R)|      SLOW  |         4.141(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<27>|        11.636(R)|      SLOW  |         4.038(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<28>|        11.718(R)|      SLOW  |         3.909(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<29>|        11.710(R)|      SLOW  |         3.946(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<30>|        11.659(R)|      SLOW  |         3.928(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<31>|        11.981(R)|      SLOW  |         4.060(R)|      FAST  |clk_BUFGP         |   0.000|
MemWE       |        10.002(R)|      SLOW  |         4.511(R)|      FAST  |clk_BUFGP         |   0.000|
PC<0>       |         8.816(R)|      SLOW  |         3.832(R)|      FAST  |clk_BUFGP         |   0.000|
PC<1>       |         8.940(R)|      SLOW  |         3.874(R)|      FAST  |clk_BUFGP         |   0.000|
PC<2>       |         8.841(R)|      SLOW  |         3.758(R)|      FAST  |clk_BUFGP         |   0.000|
PC<3>       |         9.178(R)|      SLOW  |         3.992(R)|      FAST  |clk_BUFGP         |   0.000|
PC<4>       |         8.641(R)|      SLOW  |         3.681(R)|      FAST  |clk_BUFGP         |   0.000|
PC<5>       |         9.089(R)|      SLOW  |         3.949(R)|      FAST  |clk_BUFGP         |   0.000|
PC<6>       |         8.688(R)|      SLOW  |         3.721(R)|      FAST  |clk_BUFGP         |   0.000|
PC<7>       |         8.857(R)|      SLOW  |         3.779(R)|      FAST  |clk_BUFGP         |   0.000|
PC<8>       |         8.569(R)|      SLOW  |         3.619(R)|      FAST  |clk_BUFGP         |   0.000|
PC<9>       |         8.834(R)|      SLOW  |         3.760(R)|      FAST  |clk_BUFGP         |   0.000|
PC<10>      |         8.667(R)|      SLOW  |         3.707(R)|      FAST  |clk_BUFGP         |   0.000|
PC<11>      |         9.289(R)|      SLOW  |         4.121(R)|      FAST  |clk_BUFGP         |   0.000|
PC<12>      |         8.471(R)|      SLOW  |         3.625(R)|      FAST  |clk_BUFGP         |   0.000|
PC<13>      |         8.663(R)|      SLOW  |         3.701(R)|      FAST  |clk_BUFGP         |   0.000|
PC<14>      |         8.623(R)|      SLOW  |         3.693(R)|      FAST  |clk_BUFGP         |   0.000|
PC<15>      |         8.593(R)|      SLOW  |         3.682(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.822|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 363373246 paths, 0 nets, and 16312 connections

Design statistics:
   Minimum period:   8.822ns{1}   (Maximum frequency: 113.353MHz)
   Minimum input required time before clock:  11.104ns
   Maximum output delay after clock:  12.488ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Apr  2 18:49:36 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 785 MB



