// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "01/02/2018 22:23:02"

// 
// Device: Altera 10M16SCU169I7G Package UFBGA169
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MagSimulator (
	nReset,
	BCLK,
	Address,
	nCS,
	nRD,
	nWR,
	Data,
	LED);
input 	nReset;
input 	BCLK;
input 	[9:0] Address;
input 	nCS;
input 	nRD;
input 	[3:0] nWR;
output 	[31:0] Data;
output 	[2:0] LED;

// Design Ports Information
// Address[0]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[1]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[5]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[6]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[7]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[8]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[9]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[0]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[0]	=>  Location: PIN_L10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[1]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[2]	=>  Location: PIN_L11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[3]	=>  Location: PIN_K11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[4]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[5]	=>  Location: PIN_K10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[6]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[7]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[8]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[9]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[10]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[11]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[12]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[13]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[14]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[15]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[16]	=>  Location: PIN_M12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[17]	=>  Location: PIN_M13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[18]	=>  Location: PIN_L12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[19]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[20]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[21]	=>  Location: PIN_M11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[22]	=>  Location: PIN_K13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[23]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[24]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[25]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[26]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[27]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[28]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[29]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[30]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[31]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BCLK	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[2]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[3]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nCS	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nRD	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nReset	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nWR[0]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nWR[1]	=>  Location: PIN_N10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nWR[2]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nWR[3]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Address[0]~input_o ;
wire \Address[1]~input_o ;
wire \Address[5]~input_o ;
wire \Address[6]~input_o ;
wire \Address[7]~input_o ;
wire \Address[8]~input_o ;
wire \Address[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_TDO~~padout ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~ALTERA_TDO~~obuf_o ;
wire \Address[4]~input_o ;
wire \Address[3]~input_o ;
wire \BCLK~input_o ;
wire \BCLK~inputclkctrl_outclk ;
wire \Data[0]~input_o ;
wire \nReset~input_o ;
wire \nReset~inputclkctrl_outclk ;
wire \Address[2]~input_o ;
wire \nWR[0]~input_o ;
wire \DataReg[1][0]~5_combout ;
wire \DataReg[1][0]~q ;
wire \DataReg[0][0]~6_combout ;
wire \DataReg[0][0]~q ;
wire \Mux31~2_combout ;
wire \DataReg[2][0]~4_combout ;
wire \DataReg[2][0]~q ;
wire \DataReg[3][0]~7_combout ;
wire \DataReg[3][0]~q ;
wire \Mux31~3_combout ;
wire \DataReg[4][0]~2_combout ;
wire \DataReg[4][0]~q ;
wire \DataReg[6][0]~1_combout ;
wire \DataReg[6][0]~q ;
wire \Mux31~0_combout ;
wire \DataReg[7][0]~3_combout ;
wire \DataReg[7][0]~q ;
wire \DataReg[5][0]~0_combout ;
wire \DataReg[5][0]~q ;
wire \Mux31~1_combout ;
wire \Mux31~4_combout ;
wire \nRD~input_o ;
wire \nCS~input_o ;
wire \Data~64_combout ;
wire \Data[1]~input_o ;
wire \DataReg[2][1]~q ;
wire \DataReg[0][1]~q ;
wire \DataReg[1][1]~feeder_combout ;
wire \DataReg[1][1]~q ;
wire \Mux30~2_combout ;
wire \DataReg[3][1]~q ;
wire \Mux30~3_combout ;
wire \DataReg[5][1]~feeder_combout ;
wire \DataReg[5][1]~q ;
wire \DataReg[7][1]~q ;
wire \DataReg[6][1]~q ;
wire \DataReg[4][1]~q ;
wire \Mux30~0_combout ;
wire \Mux30~1_combout ;
wire \Mux30~4_combout ;
wire \Data[2]~input_o ;
wire \DataReg[1][2]~q ;
wire \DataReg[0][2]~q ;
wire \Mux29~2_combout ;
wire \DataReg[2][2]~q ;
wire \DataReg[3][2]~q ;
wire \Mux29~3_combout ;
wire \DataReg[5][2]~q ;
wire \DataReg[7][2]~q ;
wire \DataReg[6][2]~q ;
wire \DataReg[4][2]~q ;
wire \Mux29~0_combout ;
wire \Mux29~1_combout ;
wire \Mux29~4_combout ;
wire \Data[3]~input_o ;
wire \DataReg[2][3]~q ;
wire \DataReg[1][3]~feeder_combout ;
wire \DataReg[1][3]~q ;
wire \DataReg[0][3]~q ;
wire \Mux28~2_combout ;
wire \DataReg[3][3]~q ;
wire \Mux28~3_combout ;
wire \DataReg[5][3]~q ;
wire \DataReg[6][3]~q ;
wire \DataReg[4][3]~q ;
wire \Mux28~0_combout ;
wire \DataReg[7][3]~q ;
wire \Mux28~1_combout ;
wire \Mux28~4_combout ;
wire \Data[4]~input_o ;
wire \DataReg[4][4]~q ;
wire \DataReg[6][4]~q ;
wire \Mux27~0_combout ;
wire \DataReg[7][4]~q ;
wire \DataReg[5][4]~q ;
wire \Mux27~1_combout ;
wire \DataReg[1][4]~feeder_combout ;
wire \DataReg[1][4]~q ;
wire \DataReg[0][4]~q ;
wire \Mux27~2_combout ;
wire \DataReg[3][4]~q ;
wire \DataReg[2][4]~q ;
wire \Mux27~3_combout ;
wire \Mux27~4_combout ;
wire \Data[5]~input_o ;
wire \DataReg[1][5]~feeder_combout ;
wire \DataReg[1][5]~q ;
wire \DataReg[0][5]~q ;
wire \Mux26~2_combout ;
wire \DataReg[2][5]~q ;
wire \DataReg[3][5]~q ;
wire \Mux26~3_combout ;
wire \DataReg[4][5]~q ;
wire \DataReg[6][5]~q ;
wire \Mux26~0_combout ;
wire \DataReg[7][5]~q ;
wire \DataReg[5][5]~q ;
wire \Mux26~1_combout ;
wire \Mux26~4_combout ;
wire \Data[6]~input_o ;
wire \DataReg[1][6]~q ;
wire \DataReg[0][6]~q ;
wire \Mux25~2_combout ;
wire \DataReg[2][6]~q ;
wire \DataReg[3][6]~q ;
wire \Mux25~3_combout ;
wire \DataReg[4][6]~q ;
wire \DataReg[6][6]~q ;
wire \Mux25~0_combout ;
wire \DataReg[7][6]~q ;
wire \DataReg[5][6]~q ;
wire \Mux25~1_combout ;
wire \Mux25~4_combout ;
wire \Data[7]~input_o ;
wire \DataReg[1][7]~q ;
wire \DataReg[0][7]~q ;
wire \Mux24~2_combout ;
wire \DataReg[2][7]~feeder_combout ;
wire \DataReg[2][7]~q ;
wire \DataReg[3][7]~q ;
wire \Mux24~3_combout ;
wire \DataReg[4][7]~q ;
wire \DataReg[6][7]~q ;
wire \Mux24~0_combout ;
wire \DataReg[7][7]~q ;
wire \DataReg[5][7]~q ;
wire \Mux24~1_combout ;
wire \Mux24~4_combout ;
wire \Data[8]~input_o ;
wire \nWR[1]~input_o ;
wire \DataReg[0][8]~14_combout ;
wire \DataReg[0][8]~q ;
wire \DataReg[1][8]~feeder_combout ;
wire \DataReg[1][8]~13_combout ;
wire \DataReg[1][8]~q ;
wire \Mux23~2_combout ;
wire \DataReg[2][8]~12_combout ;
wire \DataReg[2][8]~q ;
wire \DataReg[3][8]~15_combout ;
wire \DataReg[3][8]~q ;
wire \Mux23~3_combout ;
wire \DataReg[5][8]~8_combout ;
wire \DataReg[5][8]~q ;
wire \DataReg[7][8]~11_combout ;
wire \DataReg[7][8]~q ;
wire \DataReg[4][8]~10_combout ;
wire \DataReg[4][8]~q ;
wire \DataReg[6][8]~9_combout ;
wire \DataReg[6][8]~q ;
wire \Mux23~0_combout ;
wire \Mux23~1_combout ;
wire \Mux23~4_combout ;
wire \Data[9]~input_o ;
wire \DataReg[1][9]~q ;
wire \DataReg[0][9]~q ;
wire \Mux22~2_combout ;
wire \DataReg[2][9]~q ;
wire \DataReg[3][9]~q ;
wire \Mux22~3_combout ;
wire \DataReg[6][9]~q ;
wire \DataReg[4][9]~q ;
wire \Mux22~0_combout ;
wire \DataReg[7][9]~q ;
wire \DataReg[5][9]~feeder_combout ;
wire \DataReg[5][9]~q ;
wire \Mux22~1_combout ;
wire \Mux22~4_combout ;
wire \Data[10]~input_o ;
wire \DataReg[2][10]~q ;
wire \DataReg[3][10]~q ;
wire \DataReg[1][10]~feeder_combout ;
wire \DataReg[1][10]~q ;
wire \DataReg[0][10]~q ;
wire \Mux21~2_combout ;
wire \Mux21~3_combout ;
wire \DataReg[6][10]~q ;
wire \DataReg[4][10]~q ;
wire \Mux21~0_combout ;
wire \DataReg[7][10]~q ;
wire \DataReg[5][10]~feeder_combout ;
wire \DataReg[5][10]~q ;
wire \Mux21~1_combout ;
wire \Mux21~4_combout ;
wire \Data[11]~input_o ;
wire \DataReg[2][11]~q ;
wire \DataReg[1][11]~q ;
wire \DataReg[0][11]~q ;
wire \Mux20~2_combout ;
wire \DataReg[3][11]~q ;
wire \Mux20~3_combout ;
wire \DataReg[5][11]~q ;
wire \DataReg[7][11]~q ;
wire \DataReg[6][11]~q ;
wire \DataReg[4][11]~q ;
wire \Mux20~0_combout ;
wire \Mux20~1_combout ;
wire \Mux20~4_combout ;
wire \Data[12]~input_o ;
wire \DataReg[5][12]~q ;
wire \DataReg[7][12]~q ;
wire \DataReg[4][12]~q ;
wire \DataReg[6][12]~q ;
wire \Mux19~0_combout ;
wire \Mux19~1_combout ;
wire \DataReg[0][12]~q ;
wire \DataReg[1][12]~q ;
wire \Mux19~2_combout ;
wire \DataReg[2][12]~q ;
wire \DataReg[3][12]~q ;
wire \Mux19~3_combout ;
wire \Mux19~4_combout ;
wire \Data[13]~input_o ;
wire \DataReg[0][13]~q ;
wire \DataReg[1][13]~q ;
wire \Mux18~2_combout ;
wire \DataReg[2][13]~q ;
wire \DataReg[3][13]~q ;
wire \Mux18~3_combout ;
wire \DataReg[4][13]~q ;
wire \DataReg[6][13]~q ;
wire \Mux18~0_combout ;
wire \DataReg[5][13]~feeder_combout ;
wire \DataReg[5][13]~q ;
wire \DataReg[7][13]~q ;
wire \Mux18~1_combout ;
wire \Mux18~4_combout ;
wire \Data[14]~input_o ;
wire \DataReg[5][14]~feeder_combout ;
wire \DataReg[5][14]~q ;
wire \DataReg[7][14]~q ;
wire \DataReg[4][14]~q ;
wire \DataReg[6][14]~q ;
wire \Mux17~0_combout ;
wire \Mux17~1_combout ;
wire \DataReg[0][14]~q ;
wire \DataReg[1][14]~q ;
wire \Mux17~2_combout ;
wire \DataReg[3][14]~q ;
wire \DataReg[2][14]~q ;
wire \Mux17~3_combout ;
wire \Mux17~4_combout ;
wire \Data[15]~input_o ;
wire \DataReg[2][15]~q ;
wire \DataReg[3][15]~q ;
wire \DataReg[0][15]~q ;
wire \DataReg[1][15]~q ;
wire \Mux16~2_combout ;
wire \Mux16~3_combout ;
wire \DataReg[5][15]~feeder_combout ;
wire \DataReg[5][15]~q ;
wire \DataReg[7][15]~q ;
wire \DataReg[4][15]~q ;
wire \DataReg[6][15]~q ;
wire \Mux16~0_combout ;
wire \Mux16~1_combout ;
wire \Mux16~4_combout ;
wire \Data[16]~input_o ;
wire \nWR[2]~input_o ;
wire \DataReg[6][16]~17_combout ;
wire \DataReg[6][16]~q ;
wire \DataReg[4][16]~18_combout ;
wire \DataReg[4][16]~q ;
wire \Mux15~0_combout ;
wire \DataReg[5][16]~feeder_combout ;
wire \DataReg[5][16]~16_combout ;
wire \DataReg[5][16]~q ;
wire \DataReg[7][16]~19_combout ;
wire \DataReg[7][16]~q ;
wire \Mux15~1_combout ;
wire \DataReg[1][16]~feeder_combout ;
wire \DataReg[1][16]~21_combout ;
wire \DataReg[1][16]~q ;
wire \DataReg[0][16]~22_combout ;
wire \DataReg[0][16]~q ;
wire \Mux15~2_combout ;
wire \DataReg[2][16]~20_combout ;
wire \DataReg[2][16]~q ;
wire \DataReg[3][16]~23_combout ;
wire \DataReg[3][16]~q ;
wire \Mux15~3_combout ;
wire \Mux15~4_combout ;
wire \Data[17]~input_o ;
wire \DataReg[5][17]~q ;
wire \DataReg[7][17]~q ;
wire \DataReg[6][17]~q ;
wire \DataReg[4][17]~q ;
wire \Mux14~0_combout ;
wire \Mux14~1_combout ;
wire \DataReg[1][17]~q ;
wire \DataReg[0][17]~q ;
wire \Mux14~2_combout ;
wire \DataReg[2][17]~q ;
wire \DataReg[3][17]~q ;
wire \Mux14~3_combout ;
wire \Mux14~4_combout ;
wire \Data[18]~input_o ;
wire \DataReg[4][18]~q ;
wire \DataReg[6][18]~feeder_combout ;
wire \DataReg[6][18]~q ;
wire \Mux13~0_combout ;
wire \DataReg[7][18]~q ;
wire \DataReg[5][18]~q ;
wire \Mux13~1_combout ;
wire \DataReg[1][18]~feeder_combout ;
wire \DataReg[1][18]~q ;
wire \DataReg[0][18]~q ;
wire \Mux13~2_combout ;
wire \DataReg[2][18]~q ;
wire \DataReg[3][18]~q ;
wire \Mux13~3_combout ;
wire \Mux13~4_combout ;
wire \Data[19]~input_o ;
wire \DataReg[5][19]~q ;
wire \DataReg[7][19]~q ;
wire \DataReg[4][19]~q ;
wire \DataReg[6][19]~q ;
wire \Mux12~0_combout ;
wire \Mux12~1_combout ;
wire \DataReg[2][19]~q ;
wire \DataReg[1][19]~q ;
wire \DataReg[0][19]~q ;
wire \Mux12~2_combout ;
wire \DataReg[3][19]~q ;
wire \Mux12~3_combout ;
wire \Mux12~4_combout ;
wire \Data[20]~input_o ;
wire \DataReg[4][20]~q ;
wire \DataReg[6][20]~feeder_combout ;
wire \DataReg[6][20]~q ;
wire \Mux11~0_combout ;
wire \DataReg[7][20]~q ;
wire \DataReg[5][20]~q ;
wire \Mux11~1_combout ;
wire \DataReg[2][20]~q ;
wire \DataReg[1][20]~q ;
wire \DataReg[0][20]~q ;
wire \Mux11~2_combout ;
wire \DataReg[3][20]~q ;
wire \Mux11~3_combout ;
wire \Mux11~4_combout ;
wire \Data[21]~input_o ;
wire \DataReg[2][21]~q ;
wire \DataReg[3][21]~q ;
wire \DataReg[1][21]~q ;
wire \DataReg[0][21]~q ;
wire \Mux10~2_combout ;
wire \Mux10~3_combout ;
wire \DataReg[6][21]~q ;
wire \DataReg[4][21]~q ;
wire \Mux10~0_combout ;
wire \DataReg[7][21]~q ;
wire \DataReg[5][21]~q ;
wire \Mux10~1_combout ;
wire \Mux10~4_combout ;
wire \Data[22]~input_o ;
wire \DataReg[1][22]~q ;
wire \DataReg[0][22]~q ;
wire \Mux9~2_combout ;
wire \DataReg[2][22]~q ;
wire \DataReg[3][22]~q ;
wire \Mux9~3_combout ;
wire \DataReg[4][22]~q ;
wire \DataReg[6][22]~q ;
wire \Mux9~0_combout ;
wire \DataReg[7][22]~q ;
wire \DataReg[5][22]~q ;
wire \Mux9~1_combout ;
wire \Mux9~4_combout ;
wire \Data[23]~input_o ;
wire \DataReg[4][23]~q ;
wire \DataReg[6][23]~q ;
wire \Mux8~0_combout ;
wire \DataReg[7][23]~q ;
wire \DataReg[5][23]~q ;
wire \Mux8~1_combout ;
wire \DataReg[1][23]~q ;
wire \DataReg[0][23]~q ;
wire \Mux8~2_combout ;
wire \DataReg[2][23]~q ;
wire \DataReg[3][23]~q ;
wire \Mux8~3_combout ;
wire \Mux8~4_combout ;
wire \Data[24]~input_o ;
wire \nWR[3]~input_o ;
wire \DataReg[1][24]~29_combout ;
wire \DataReg[1][24]~q ;
wire \DataReg[0][24]~30_combout ;
wire \DataReg[0][24]~q ;
wire \Mux7~2_combout ;
wire \DataReg[3][24]~31_combout ;
wire \DataReg[3][24]~q ;
wire \DataReg[2][24]~28_combout ;
wire \DataReg[2][24]~q ;
wire \Mux7~3_combout ;
wire \DataReg[6][24]~25_combout ;
wire \DataReg[6][24]~q ;
wire \DataReg[4][24]~26_combout ;
wire \DataReg[4][24]~q ;
wire \Mux7~0_combout ;
wire \DataReg[7][24]~27_combout ;
wire \DataReg[7][24]~q ;
wire \DataReg[5][24]~feeder_combout ;
wire \DataReg[5][24]~24_combout ;
wire \DataReg[5][24]~q ;
wire \Mux7~1_combout ;
wire \Mux7~4_combout ;
wire \Data[25]~input_o ;
wire \DataReg[1][25]~q ;
wire \DataReg[0][25]~q ;
wire \Mux6~2_combout ;
wire \DataReg[3][25]~q ;
wire \DataReg[2][25]~q ;
wire \Mux6~3_combout ;
wire \DataReg[5][25]~q ;
wire \DataReg[7][25]~q ;
wire \DataReg[4][25]~q ;
wire \DataReg[6][25]~q ;
wire \Mux6~0_combout ;
wire \Mux6~1_combout ;
wire \Mux6~4_combout ;
wire \Data[26]~input_o ;
wire \DataReg[6][26]~q ;
wire \DataReg[4][26]~q ;
wire \Mux5~0_combout ;
wire \DataReg[7][26]~q ;
wire \DataReg[5][26]~q ;
wire \Mux5~1_combout ;
wire \DataReg[1][26]~q ;
wire \DataReg[0][26]~q ;
wire \Mux5~2_combout ;
wire \DataReg[3][26]~q ;
wire \DataReg[2][26]~q ;
wire \Mux5~3_combout ;
wire \Mux5~4_combout ;
wire \Data[27]~input_o ;
wire \DataReg[1][27]~feeder_combout ;
wire \DataReg[1][27]~q ;
wire \DataReg[0][27]~q ;
wire \Mux4~2_combout ;
wire \DataReg[3][27]~q ;
wire \DataReg[2][27]~q ;
wire \Mux4~3_combout ;
wire \DataReg[6][27]~q ;
wire \DataReg[4][27]~q ;
wire \Mux4~0_combout ;
wire \DataReg[7][27]~q ;
wire \DataReg[5][27]~feeder_combout ;
wire \DataReg[5][27]~q ;
wire \Mux4~1_combout ;
wire \Mux4~4_combout ;
wire \Data[28]~input_o ;
wire \DataReg[1][28]~feeder_combout ;
wire \DataReg[1][28]~q ;
wire \DataReg[0][28]~q ;
wire \Mux3~2_combout ;
wire \DataReg[3][28]~q ;
wire \DataReg[2][28]~q ;
wire \Mux3~3_combout ;
wire \DataReg[5][28]~q ;
wire \DataReg[7][28]~q ;
wire \DataReg[6][28]~q ;
wire \DataReg[4][28]~q ;
wire \Mux3~0_combout ;
wire \Mux3~1_combout ;
wire \Mux3~4_combout ;
wire \Data[29]~input_o ;
wire \DataReg[5][29]~feeder_combout ;
wire \DataReg[5][29]~q ;
wire \DataReg[7][29]~q ;
wire \DataReg[6][29]~q ;
wire \DataReg[4][29]~q ;
wire \Mux2~0_combout ;
wire \Mux2~1_combout ;
wire \DataReg[2][29]~q ;
wire \DataReg[3][29]~q ;
wire \DataReg[1][29]~feeder_combout ;
wire \DataReg[1][29]~q ;
wire \DataReg[0][29]~q ;
wire \Mux2~2_combout ;
wire \Mux2~3_combout ;
wire \Mux2~4_combout ;
wire \Data[30]~input_o ;
wire \DataReg[2][30]~q ;
wire \DataReg[3][30]~q ;
wire \DataReg[1][30]~feeder_combout ;
wire \DataReg[1][30]~q ;
wire \DataReg[0][30]~q ;
wire \Mux1~2_combout ;
wire \Mux1~3_combout ;
wire \DataReg[6][30]~q ;
wire \DataReg[4][30]~q ;
wire \Mux1~0_combout ;
wire \DataReg[7][30]~q ;
wire \DataReg[5][30]~feeder_combout ;
wire \DataReg[5][30]~q ;
wire \Mux1~1_combout ;
wire \Mux1~4_combout ;
wire \Data[31]~input_o ;
wire \DataReg[2][31]~q ;
wire \DataReg[3][31]~q ;
wire \DataReg[1][31]~feeder_combout ;
wire \DataReg[1][31]~q ;
wire \DataReg[0][31]~q ;
wire \Mux0~2_combout ;
wire \Mux0~3_combout ;
wire \DataReg[6][31]~q ;
wire \DataReg[4][31]~q ;
wire \Mux0~0_combout ;
wire \DataReg[7][31]~q ;
wire \DataReg[5][31]~q ;
wire \Mux0~1_combout ;
wire \Mux0~4_combout ;
wire \pll|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire [4:0] \pll|altpll_component|auto_generated|wire_pll1_clk ;

wire [4:0] \pll|altpll_component|auto_generated|pll1_CLK_bus ;

assign \pll|altpll_component|auto_generated|wire_pll1_clk [0] = \pll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [1] = \pll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [2] = \pll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [3] = \pll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [4] = \pll|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: LCCOMB_X26_Y24_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X12_Y17_N16
fiftyfivenm_io_obuf \LED[0]~output (
	.i(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[0]),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y17_N23
fiftyfivenm_io_obuf \LED[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[1]),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y17_N16
fiftyfivenm_io_obuf \LED[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[2]),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
fiftyfivenm_io_obuf \Data[0]~output (
	.i(\Mux31~4_combout ),
	.oe(\Data~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data[0]),
	.obar());
// synopsys translate_off
defparam \Data[0]~output .bus_hold = "false";
defparam \Data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y8_N9
fiftyfivenm_io_obuf \Data[1]~output (
	.i(\Mux30~4_combout ),
	.oe(\Data~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data[1]),
	.obar());
// synopsys translate_off
defparam \Data[1]~output .bus_hold = "false";
defparam \Data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N23
fiftyfivenm_io_obuf \Data[2]~output (
	.i(\Mux29~4_combout ),
	.oe(\Data~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data[2]),
	.obar());
// synopsys translate_off
defparam \Data[2]~output .bus_hold = "false";
defparam \Data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y2_N9
fiftyfivenm_io_obuf \Data[3]~output (
	.i(\Mux28~4_combout ),
	.oe(\Data~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data[3]),
	.obar());
// synopsys translate_off
defparam \Data[3]~output .bus_hold = "false";
defparam \Data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y8_N16
fiftyfivenm_io_obuf \Data[4]~output (
	.i(\Mux27~4_combout ),
	.oe(\Data~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data[4]),
	.obar());
// synopsys translate_off
defparam \Data[4]~output .bus_hold = "false";
defparam \Data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y2_N23
fiftyfivenm_io_obuf \Data[5]~output (
	.i(\Mux26~4_combout ),
	.oe(\Data~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data[5]),
	.obar());
// synopsys translate_off
defparam \Data[5]~output .bus_hold = "false";
defparam \Data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y11_N9
fiftyfivenm_io_obuf \Data[6]~output (
	.i(\Mux25~4_combout ),
	.oe(\Data~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data[6]),
	.obar());
// synopsys translate_off
defparam \Data[6]~output .bus_hold = "false";
defparam \Data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y11_N2
fiftyfivenm_io_obuf \Data[7]~output (
	.i(\Mux24~4_combout ),
	.oe(\Data~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data[7]),
	.obar());
// synopsys translate_off
defparam \Data[7]~output .bus_hold = "false";
defparam \Data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y21_N9
fiftyfivenm_io_obuf \Data[8]~output (
	.i(\Mux23~4_combout ),
	.oe(\Data~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data[8]),
	.obar());
// synopsys translate_off
defparam \Data[8]~output .bus_hold = "false";
defparam \Data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y26_N23
fiftyfivenm_io_obuf \Data[9]~output (
	.i(\Mux22~4_combout ),
	.oe(\Data~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data[9]),
	.obar());
// synopsys translate_off
defparam \Data[9]~output .bus_hold = "false";
defparam \Data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y24_N23
fiftyfivenm_io_obuf \Data[10]~output (
	.i(\Mux21~4_combout ),
	.oe(\Data~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data[10]),
	.obar());
// synopsys translate_off
defparam \Data[10]~output .bus_hold = "false";
defparam \Data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y21_N2
fiftyfivenm_io_obuf \Data[11]~output (
	.i(\Mux20~4_combout ),
	.oe(\Data~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data[11]),
	.obar());
// synopsys translate_off
defparam \Data[11]~output .bus_hold = "false";
defparam \Data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y15_N16
fiftyfivenm_io_obuf \Data[12]~output (
	.i(\Mux19~4_combout ),
	.oe(\Data~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data[12]),
	.obar());
// synopsys translate_off
defparam \Data[12]~output .bus_hold = "false";
defparam \Data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y16_N16
fiftyfivenm_io_obuf \Data[13]~output (
	.i(\Mux18~4_combout ),
	.oe(\Data~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data[13]),
	.obar());
// synopsys translate_off
defparam \Data[13]~output .bus_hold = "false";
defparam \Data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y26_N16
fiftyfivenm_io_obuf \Data[14]~output (
	.i(\Mux17~4_combout ),
	.oe(\Data~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data[14]),
	.obar());
// synopsys translate_off
defparam \Data[14]~output .bus_hold = "false";
defparam \Data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y24_N9
fiftyfivenm_io_obuf \Data[15]~output (
	.i(\Mux16~4_combout ),
	.oe(\Data~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data[15]),
	.obar());
// synopsys translate_off
defparam \Data[15]~output .bus_hold = "false";
defparam \Data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N16
fiftyfivenm_io_obuf \Data[16]~output (
	.i(\Mux15~4_combout ),
	.oe(\Data~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data[16]),
	.obar());
// synopsys translate_off
defparam \Data[16]~output .bus_hold = "false";
defparam \Data[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N23
fiftyfivenm_io_obuf \Data[17]~output (
	.i(\Mux14~4_combout ),
	.oe(\Data~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data[17]),
	.obar());
// synopsys translate_off
defparam \Data[17]~output .bus_hold = "false";
defparam \Data[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y2_N2
fiftyfivenm_io_obuf \Data[18]~output (
	.i(\Mux13~4_combout ),
	.oe(\Data~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data[18]),
	.obar());
// synopsys translate_off
defparam \Data[18]~output .bus_hold = "false";
defparam \Data[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
fiftyfivenm_io_obuf \Data[19]~output (
	.i(\Mux12~4_combout ),
	.oe(\Data~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data[19]),
	.obar());
// synopsys translate_off
defparam \Data[19]~output .bus_hold = "false";
defparam \Data[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y8_N23
fiftyfivenm_io_obuf \Data[20]~output (
	.i(\Mux11~4_combout ),
	.oe(\Data~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data[20]),
	.obar());
// synopsys translate_off
defparam \Data[20]~output .bus_hold = "false";
defparam \Data[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N30
fiftyfivenm_io_obuf \Data[21]~output (
	.i(\Mux10~4_combout ),
	.oe(\Data~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data[21]),
	.obar());
// synopsys translate_off
defparam \Data[21]~output .bus_hold = "false";
defparam \Data[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y8_N2
fiftyfivenm_io_obuf \Data[22]~output (
	.i(\Mux9~4_combout ),
	.oe(\Data~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data[22]),
	.obar());
// synopsys translate_off
defparam \Data[22]~output .bus_hold = "false";
defparam \Data[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y10_N9
fiftyfivenm_io_obuf \Data[23]~output (
	.i(\Mux8~4_combout ),
	.oe(\Data~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data[23]),
	.obar());
// synopsys translate_off
defparam \Data[23]~output .bus_hold = "false";
defparam \Data[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y10_N16
fiftyfivenm_io_obuf \Data[24]~output (
	.i(\Mux7~4_combout ),
	.oe(\Data~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data[24]),
	.obar());
// synopsys translate_off
defparam \Data[24]~output .bus_hold = "false";
defparam \Data[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y10_N2
fiftyfivenm_io_obuf \Data[25]~output (
	.i(\Mux6~4_combout ),
	.oe(\Data~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data[25]),
	.obar());
// synopsys translate_off
defparam \Data[25]~output .bus_hold = "false";
defparam \Data[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y17_N2
fiftyfivenm_io_obuf \Data[26]~output (
	.i(\Mux5~4_combout ),
	.oe(\Data~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data[26]),
	.obar());
// synopsys translate_off
defparam \Data[26]~output .bus_hold = "false";
defparam \Data[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y22_N9
fiftyfivenm_io_obuf \Data[27]~output (
	.i(\Mux4~4_combout ),
	.oe(\Data~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data[27]),
	.obar());
// synopsys translate_off
defparam \Data[27]~output .bus_hold = "false";
defparam \Data[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y22_N2
fiftyfivenm_io_obuf \Data[28]~output (
	.i(\Mux3~4_combout ),
	.oe(\Data~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data[28]),
	.obar());
// synopsys translate_off
defparam \Data[28]~output .bus_hold = "false";
defparam \Data[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y24_N16
fiftyfivenm_io_obuf \Data[29]~output (
	.i(\Mux2~4_combout ),
	.oe(\Data~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data[29]),
	.obar());
// synopsys translate_off
defparam \Data[29]~output .bus_hold = "false";
defparam \Data[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y15_N23
fiftyfivenm_io_obuf \Data[30]~output (
	.i(\Mux1~4_combout ),
	.oe(\Data~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data[30]),
	.obar());
// synopsys translate_off
defparam \Data[30]~output .bus_hold = "false";
defparam \Data[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y24_N2
fiftyfivenm_io_obuf \Data[31]~output (
	.i(\Mux0~4_combout ),
	.oe(\Data~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data[31]),
	.obar());
// synopsys translate_off
defparam \Data[31]~output .bus_hold = "false";
defparam \Data[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X50_Y14_N15
fiftyfivenm_io_ibuf \Address[4]~input (
	.i(Address[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Address[4]~input_o ));
// synopsys translate_off
defparam \Address[4]~input .bus_hold = "false";
defparam \Address[4]~input .listen_to_nsleep_signal = "false";
defparam \Address[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y25_N22
fiftyfivenm_io_ibuf \Address[3]~input (
	.i(Address[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Address[3]~input_o ));
// synopsys translate_off
defparam \Address[3]~input .bus_hold = "false";
defparam \Address[3]~input .listen_to_nsleep_signal = "false";
defparam \Address[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N29
fiftyfivenm_io_ibuf \BCLK~input (
	.i(BCLK),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\BCLK~input_o ));
// synopsys translate_off
defparam \BCLK~input .bus_hold = "false";
defparam \BCLK~input .listen_to_nsleep_signal = "false";
defparam \BCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \BCLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\BCLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\BCLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \BCLK~inputclkctrl .clock_type = "global clock";
defparam \BCLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
fiftyfivenm_io_ibuf \Data[0]~input (
	.i(Data[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Data[0]~input_o ));
// synopsys translate_off
defparam \Data[0]~input .bus_hold = "false";
defparam \Data[0]~input .listen_to_nsleep_signal = "false";
defparam \Data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y17_N29
fiftyfivenm_io_ibuf \nReset~input (
	.i(nReset),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\nReset~input_o ));
// synopsys translate_off
defparam \nReset~input .bus_hold = "false";
defparam \nReset~input .listen_to_nsleep_signal = "false";
defparam \nReset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G14
fiftyfivenm_clkctrl \nReset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\nReset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\nReset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \nReset~inputclkctrl .clock_type = "global clock";
defparam \nReset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X19_Y17_N8
fiftyfivenm_io_ibuf \Address[2]~input (
	.i(Address[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Address[2]~input_o ));
// synopsys translate_off
defparam \Address[2]~input .bus_hold = "false";
defparam \Address[2]~input .listen_to_nsleep_signal = "false";
defparam \Address[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N29
fiftyfivenm_io_ibuf \nWR[0]~input (
	.i(nWR[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\nWR[0]~input_o ));
// synopsys translate_off
defparam \nWR[0]~input .bus_hold = "false";
defparam \nWR[0]~input .listen_to_nsleep_signal = "false";
defparam \nWR[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N10
fiftyfivenm_lcell_comb \DataReg[1][0]~5 (
// Equation(s):
// \DataReg[1][0]~5_combout  = (!\Address[4]~input_o  & (\Address[2]~input_o  & (!\nWR[0]~input_o  & !\Address[3]~input_o )))

	.dataa(\Address[4]~input_o ),
	.datab(\Address[2]~input_o ),
	.datac(\nWR[0]~input_o ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\DataReg[1][0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[1][0]~5 .lut_mask = 16'h0004;
defparam \DataReg[1][0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y7_N25
dffeas \DataReg[1][0] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[0]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[1][0] .is_wysiwyg = "true";
defparam \DataReg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N12
fiftyfivenm_lcell_comb \DataReg[0][0]~6 (
// Equation(s):
// \DataReg[0][0]~6_combout  = (!\Address[4]~input_o  & (!\Address[2]~input_o  & (!\nWR[0]~input_o  & !\Address[3]~input_o )))

	.dataa(\Address[4]~input_o ),
	.datab(\Address[2]~input_o ),
	.datac(\nWR[0]~input_o ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\DataReg[0][0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[0][0]~6 .lut_mask = 16'h0001;
defparam \DataReg[0][0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y7_N11
dffeas \DataReg[0][0] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[0]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[0][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[0][0] .is_wysiwyg = "true";
defparam \DataReg[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N10
fiftyfivenm_lcell_comb \Mux31~2 (
// Equation(s):
// \Mux31~2_combout  = (\Address[3]~input_o  & (((\Address[2]~input_o )))) # (!\Address[3]~input_o  & ((\Address[2]~input_o  & (\DataReg[1][0]~q )) # (!\Address[2]~input_o  & ((\DataReg[0][0]~q )))))

	.dataa(\Address[3]~input_o ),
	.datab(\DataReg[1][0]~q ),
	.datac(\DataReg[0][0]~q ),
	.datad(\Address[2]~input_o ),
	.cin(gnd),
	.combout(\Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~2 .lut_mask = 16'hEE50;
defparam \Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N0
fiftyfivenm_lcell_comb \DataReg[2][0]~4 (
// Equation(s):
// \DataReg[2][0]~4_combout  = (!\Address[4]~input_o  & (!\Address[2]~input_o  & (!\nWR[0]~input_o  & \Address[3]~input_o )))

	.dataa(\Address[4]~input_o ),
	.datab(\Address[2]~input_o ),
	.datac(\nWR[0]~input_o ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\DataReg[2][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[2][0]~4 .lut_mask = 16'h0100;
defparam \DataReg[2][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y10_N1
dffeas \DataReg[2][0] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[0]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[2][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[2][0] .is_wysiwyg = "true";
defparam \DataReg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N6
fiftyfivenm_lcell_comb \DataReg[3][0]~7 (
// Equation(s):
// \DataReg[3][0]~7_combout  = (!\Address[4]~input_o  & (\Address[2]~input_o  & (!\nWR[0]~input_o  & \Address[3]~input_o )))

	.dataa(\Address[4]~input_o ),
	.datab(\Address[2]~input_o ),
	.datac(\nWR[0]~input_o ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\DataReg[3][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[3][0]~7 .lut_mask = 16'h0400;
defparam \DataReg[3][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y10_N19
dffeas \DataReg[3][0] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[0]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[3][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[3][0] .is_wysiwyg = "true";
defparam \DataReg[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N18
fiftyfivenm_lcell_comb \Mux31~3 (
// Equation(s):
// \Mux31~3_combout  = (\Mux31~2_combout  & (((\DataReg[3][0]~q ) # (!\Address[3]~input_o )))) # (!\Mux31~2_combout  & (\DataReg[2][0]~q  & ((\Address[3]~input_o ))))

	.dataa(\Mux31~2_combout ),
	.datab(\DataReg[2][0]~q ),
	.datac(\DataReg[3][0]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~3 .lut_mask = 16'hE4AA;
defparam \Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N20
fiftyfivenm_lcell_comb \DataReg[4][0]~2 (
// Equation(s):
// \DataReg[4][0]~2_combout  = (\Address[4]~input_o  & (!\Address[2]~input_o  & (!\nWR[0]~input_o  & !\Address[3]~input_o )))

	.dataa(\Address[4]~input_o ),
	.datab(\Address[2]~input_o ),
	.datac(\nWR[0]~input_o ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\DataReg[4][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[4][0]~2 .lut_mask = 16'h0002;
defparam \DataReg[4][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y8_N3
dffeas \DataReg[4][0] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[0]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[4][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[4][0] .is_wysiwyg = "true";
defparam \DataReg[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N2
fiftyfivenm_lcell_comb \DataReg[6][0]~1 (
// Equation(s):
// \DataReg[6][0]~1_combout  = (\Address[4]~input_o  & (!\Address[2]~input_o  & (!\nWR[0]~input_o  & \Address[3]~input_o )))

	.dataa(\Address[4]~input_o ),
	.datab(\Address[2]~input_o ),
	.datac(\nWR[0]~input_o ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\DataReg[6][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[6][0]~1 .lut_mask = 16'h0200;
defparam \DataReg[6][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y8_N25
dffeas \DataReg[6][0] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[0]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[6][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[6][0] .is_wysiwyg = "true";
defparam \DataReg[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N2
fiftyfivenm_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = (\Address[3]~input_o  & ((\Address[2]~input_o ) # ((\DataReg[6][0]~q )))) # (!\Address[3]~input_o  & (!\Address[2]~input_o  & (\DataReg[4][0]~q )))

	.dataa(\Address[3]~input_o ),
	.datab(\Address[2]~input_o ),
	.datac(\DataReg[4][0]~q ),
	.datad(\DataReg[6][0]~q ),
	.cin(gnd),
	.combout(\Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~0 .lut_mask = 16'hBA98;
defparam \Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N14
fiftyfivenm_lcell_comb \DataReg[7][0]~3 (
// Equation(s):
// \DataReg[7][0]~3_combout  = (\Address[4]~input_o  & (\Address[2]~input_o  & (!\nWR[0]~input_o  & \Address[3]~input_o )))

	.dataa(\Address[4]~input_o ),
	.datab(\Address[2]~input_o ),
	.datac(\nWR[0]~input_o ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\DataReg[7][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[7][0]~3 .lut_mask = 16'h0800;
defparam \DataReg[7][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y10_N27
dffeas \DataReg[7][0] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[0]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[7][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[7][0] .is_wysiwyg = "true";
defparam \DataReg[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N16
fiftyfivenm_lcell_comb \DataReg[5][0]~0 (
// Equation(s):
// \DataReg[5][0]~0_combout  = (\Address[4]~input_o  & (\Address[2]~input_o  & (!\nWR[0]~input_o  & !\Address[3]~input_o )))

	.dataa(\Address[4]~input_o ),
	.datab(\Address[2]~input_o ),
	.datac(\nWR[0]~input_o ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\DataReg[5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[5][0]~0 .lut_mask = 16'h0008;
defparam \DataReg[5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y10_N1
dffeas \DataReg[5][0] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[0]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[5][0] .is_wysiwyg = "true";
defparam \DataReg[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N26
fiftyfivenm_lcell_comb \Mux31~1 (
// Equation(s):
// \Mux31~1_combout  = (\Address[2]~input_o  & ((\Mux31~0_combout  & (\DataReg[7][0]~q )) # (!\Mux31~0_combout  & ((\DataReg[5][0]~q ))))) # (!\Address[2]~input_o  & (\Mux31~0_combout ))

	.dataa(\Address[2]~input_o ),
	.datab(\Mux31~0_combout ),
	.datac(\DataReg[7][0]~q ),
	.datad(\DataReg[5][0]~q ),
	.cin(gnd),
	.combout(\Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~1 .lut_mask = 16'hE6C4;
defparam \Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N12
fiftyfivenm_lcell_comb \Mux31~4 (
// Equation(s):
// \Mux31~4_combout  = (\Address[4]~input_o  & ((\Mux31~1_combout ))) # (!\Address[4]~input_o  & (\Mux31~3_combout ))

	.dataa(\Address[4]~input_o ),
	.datab(\Mux31~3_combout ),
	.datac(gnd),
	.datad(\Mux31~1_combout ),
	.cin(gnd),
	.combout(\Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~4 .lut_mask = 16'hEE44;
defparam \Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N29
fiftyfivenm_io_ibuf \nRD~input (
	.i(nRD),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\nRD~input_o ));
// synopsys translate_off
defparam \nRD~input .bus_hold = "false";
defparam \nRD~input .listen_to_nsleep_signal = "false";
defparam \nRD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y21_N15
fiftyfivenm_io_ibuf \nCS~input (
	.i(nCS),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\nCS~input_o ));
// synopsys translate_off
defparam \nCS~input .bus_hold = "false";
defparam \nCS~input .listen_to_nsleep_signal = "false";
defparam \nCS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N0
fiftyfivenm_lcell_comb \Data~64 (
// Equation(s):
// \Data~64_combout  = (!\nRD~input_o  & !\nCS~input_o )

	.dataa(gnd),
	.datab(\nRD~input_o ),
	.datac(gnd),
	.datad(\nCS~input_o ),
	.cin(gnd),
	.combout(\Data~64_combout ),
	.cout());
// synopsys translate_off
defparam \Data~64 .lut_mask = 16'h0033;
defparam \Data~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y8_N8
fiftyfivenm_io_ibuf \Data[1]~input (
	.i(Data[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Data[1]~input_o ));
// synopsys translate_off
defparam \Data[1]~input .bus_hold = "false";
defparam \Data[1]~input .listen_to_nsleep_signal = "false";
defparam \Data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X44_Y10_N13
dffeas \DataReg[2][1] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[1]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[2][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[2][1] .is_wysiwyg = "true";
defparam \DataReg[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N31
dffeas \DataReg[0][1] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[1]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[0][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[0][1] .is_wysiwyg = "true";
defparam \DataReg[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N12
fiftyfivenm_lcell_comb \DataReg[1][1]~feeder (
// Equation(s):
// \DataReg[1][1]~feeder_combout  = \Data[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[1]~input_o ),
	.cin(gnd),
	.combout(\DataReg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[1][1]~feeder .lut_mask = 16'hFF00;
defparam \DataReg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y7_N13
dffeas \DataReg[1][1] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(\DataReg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataReg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[1][1] .is_wysiwyg = "true";
defparam \DataReg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N30
fiftyfivenm_lcell_comb \Mux30~2 (
// Equation(s):
// \Mux30~2_combout  = (\Address[3]~input_o  & (\Address[2]~input_o )) # (!\Address[3]~input_o  & ((\Address[2]~input_o  & ((\DataReg[1][1]~q ))) # (!\Address[2]~input_o  & (\DataReg[0][1]~q ))))

	.dataa(\Address[3]~input_o ),
	.datab(\Address[2]~input_o ),
	.datac(\DataReg[0][1]~q ),
	.datad(\DataReg[1][1]~q ),
	.cin(gnd),
	.combout(\Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~2 .lut_mask = 16'hDC98;
defparam \Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y10_N15
dffeas \DataReg[3][1] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[1]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[3][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[3][1] .is_wysiwyg = "true";
defparam \DataReg[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N14
fiftyfivenm_lcell_comb \Mux30~3 (
// Equation(s):
// \Mux30~3_combout  = (\Mux30~2_combout  & (((\DataReg[3][1]~q ) # (!\Address[3]~input_o )))) # (!\Mux30~2_combout  & (\DataReg[2][1]~q  & ((\Address[3]~input_o ))))

	.dataa(\DataReg[2][1]~q ),
	.datab(\Mux30~2_combout ),
	.datac(\DataReg[3][1]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~3 .lut_mask = 16'hE2CC;
defparam \Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N28
fiftyfivenm_lcell_comb \DataReg[5][1]~feeder (
// Equation(s):
// \DataReg[5][1]~feeder_combout  = \Data[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[1]~input_o ),
	.cin(gnd),
	.combout(\DataReg[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[5][1]~feeder .lut_mask = 16'hFF00;
defparam \DataReg[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y10_N29
dffeas \DataReg[5][1] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(\DataReg[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataReg[5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[5][1] .is_wysiwyg = "true";
defparam \DataReg[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y10_N15
dffeas \DataReg[7][1] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[1]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[7][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[7][1] .is_wysiwyg = "true";
defparam \DataReg[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y8_N5
dffeas \DataReg[6][1] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[1]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[6][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[6][1] .is_wysiwyg = "true";
defparam \DataReg[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y8_N31
dffeas \DataReg[4][1] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[1]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[4][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[4][1] .is_wysiwyg = "true";
defparam \DataReg[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N30
fiftyfivenm_lcell_comb \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = (\Address[3]~input_o  & ((\DataReg[6][1]~q ) # ((\Address[2]~input_o )))) # (!\Address[3]~input_o  & (((\DataReg[4][1]~q  & !\Address[2]~input_o ))))

	.dataa(\Address[3]~input_o ),
	.datab(\DataReg[6][1]~q ),
	.datac(\DataReg[4][1]~q ),
	.datad(\Address[2]~input_o ),
	.cin(gnd),
	.combout(\Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~0 .lut_mask = 16'hAAD8;
defparam \Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N14
fiftyfivenm_lcell_comb \Mux30~1 (
// Equation(s):
// \Mux30~1_combout  = (\Address[2]~input_o  & ((\Mux30~0_combout  & ((\DataReg[7][1]~q ))) # (!\Mux30~0_combout  & (\DataReg[5][1]~q )))) # (!\Address[2]~input_o  & (((\Mux30~0_combout ))))

	.dataa(\Address[2]~input_o ),
	.datab(\DataReg[5][1]~q ),
	.datac(\DataReg[7][1]~q ),
	.datad(\Mux30~0_combout ),
	.cin(gnd),
	.combout(\Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~1 .lut_mask = 16'hF588;
defparam \Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N16
fiftyfivenm_lcell_comb \Mux30~4 (
// Equation(s):
// \Mux30~4_combout  = (\Address[4]~input_o  & ((\Mux30~1_combout ))) # (!\Address[4]~input_o  & (\Mux30~3_combout ))

	.dataa(\Mux30~3_combout ),
	.datab(\Mux30~1_combout ),
	.datac(gnd),
	.datad(\Address[4]~input_o ),
	.cin(gnd),
	.combout(\Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~4 .lut_mask = 16'hCCAA;
defparam \Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N22
fiftyfivenm_io_ibuf \Data[2]~input (
	.i(Data[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Data[2]~input_o ));
// synopsys translate_off
defparam \Data[2]~input .bus_hold = "false";
defparam \Data[2]~input .listen_to_nsleep_signal = "false";
defparam \Data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X44_Y7_N9
dffeas \DataReg[1][2] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[2]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[1][2] .is_wysiwyg = "true";
defparam \DataReg[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N19
dffeas \DataReg[0][2] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[2]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[0][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[0][2] .is_wysiwyg = "true";
defparam \DataReg[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N18
fiftyfivenm_lcell_comb \Mux29~2 (
// Equation(s):
// \Mux29~2_combout  = (\Address[3]~input_o  & (((\Address[2]~input_o )))) # (!\Address[3]~input_o  & ((\Address[2]~input_o  & (\DataReg[1][2]~q )) # (!\Address[2]~input_o  & ((\DataReg[0][2]~q )))))

	.dataa(\Address[3]~input_o ),
	.datab(\DataReg[1][2]~q ),
	.datac(\DataReg[0][2]~q ),
	.datad(\Address[2]~input_o ),
	.cin(gnd),
	.combout(\Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~2 .lut_mask = 16'hEE50;
defparam \Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y10_N25
dffeas \DataReg[2][2] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[2]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[2][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[2][2] .is_wysiwyg = "true";
defparam \DataReg[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y10_N3
dffeas \DataReg[3][2] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[2]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[3][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[3][2] .is_wysiwyg = "true";
defparam \DataReg[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N2
fiftyfivenm_lcell_comb \Mux29~3 (
// Equation(s):
// \Mux29~3_combout  = (\Mux29~2_combout  & (((\DataReg[3][2]~q ) # (!\Address[3]~input_o )))) # (!\Mux29~2_combout  & (\DataReg[2][2]~q  & ((\Address[3]~input_o ))))

	.dataa(\Mux29~2_combout ),
	.datab(\DataReg[2][2]~q ),
	.datac(\DataReg[3][2]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~3 .lut_mask = 16'hE4AA;
defparam \Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y10_N19
dffeas \DataReg[5][2] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[2]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[5][2] .is_wysiwyg = "true";
defparam \DataReg[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y10_N13
dffeas \DataReg[7][2] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[2]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[7][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[7][2] .is_wysiwyg = "true";
defparam \DataReg[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y8_N9
dffeas \DataReg[6][2] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[2]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[6][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[6][2] .is_wysiwyg = "true";
defparam \DataReg[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y8_N11
dffeas \DataReg[4][2] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[2]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[4][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[4][2] .is_wysiwyg = "true";
defparam \DataReg[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N10
fiftyfivenm_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = (\Address[3]~input_o  & ((\DataReg[6][2]~q ) # ((\Address[2]~input_o )))) # (!\Address[3]~input_o  & (((\DataReg[4][2]~q  & !\Address[2]~input_o ))))

	.dataa(\Address[3]~input_o ),
	.datab(\DataReg[6][2]~q ),
	.datac(\DataReg[4][2]~q ),
	.datad(\Address[2]~input_o ),
	.cin(gnd),
	.combout(\Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~0 .lut_mask = 16'hAAD8;
defparam \Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N12
fiftyfivenm_lcell_comb \Mux29~1 (
// Equation(s):
// \Mux29~1_combout  = (\Address[2]~input_o  & ((\Mux29~0_combout  & ((\DataReg[7][2]~q ))) # (!\Mux29~0_combout  & (\DataReg[5][2]~q )))) # (!\Address[2]~input_o  & (((\Mux29~0_combout ))))

	.dataa(\Address[2]~input_o ),
	.datab(\DataReg[5][2]~q ),
	.datac(\DataReg[7][2]~q ),
	.datad(\Mux29~0_combout ),
	.cin(gnd),
	.combout(\Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~1 .lut_mask = 16'hF588;
defparam \Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N20
fiftyfivenm_lcell_comb \Mux29~4 (
// Equation(s):
// \Mux29~4_combout  = (\Address[4]~input_o  & ((\Mux29~1_combout ))) # (!\Address[4]~input_o  & (\Mux29~3_combout ))

	.dataa(\Address[4]~input_o ),
	.datab(\Mux29~3_combout ),
	.datac(gnd),
	.datad(\Mux29~1_combout ),
	.cin(gnd),
	.combout(\Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~4 .lut_mask = 16'hEE44;
defparam \Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y2_N8
fiftyfivenm_io_ibuf \Data[3]~input (
	.i(Data[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Data[3]~input_o ));
// synopsys translate_off
defparam \Data[3]~input .bus_hold = "false";
defparam \Data[3]~input .listen_to_nsleep_signal = "false";
defparam \Data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X44_Y10_N7
dffeas \DataReg[2][3] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[3]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[2][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[2][3] .is_wysiwyg = "true";
defparam \DataReg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N4
fiftyfivenm_lcell_comb \DataReg[1][3]~feeder (
// Equation(s):
// \DataReg[1][3]~feeder_combout  = \Data[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[3]~input_o ),
	.cin(gnd),
	.combout(\DataReg[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[1][3]~feeder .lut_mask = 16'hFF00;
defparam \DataReg[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y7_N5
dffeas \DataReg[1][3] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(\DataReg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataReg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[1][3] .is_wysiwyg = "true";
defparam \DataReg[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N7
dffeas \DataReg[0][3] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[3]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[0][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[0][3] .is_wysiwyg = "true";
defparam \DataReg[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N6
fiftyfivenm_lcell_comb \Mux28~2 (
// Equation(s):
// \Mux28~2_combout  = (\Address[3]~input_o  & (((\Address[2]~input_o )))) # (!\Address[3]~input_o  & ((\Address[2]~input_o  & (\DataReg[1][3]~q )) # (!\Address[2]~input_o  & ((\DataReg[0][3]~q )))))

	.dataa(\Address[3]~input_o ),
	.datab(\DataReg[1][3]~q ),
	.datac(\DataReg[0][3]~q ),
	.datad(\Address[2]~input_o ),
	.cin(gnd),
	.combout(\Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~2 .lut_mask = 16'hEE50;
defparam \Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y10_N17
dffeas \DataReg[3][3] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[3]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[3][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[3][3] .is_wysiwyg = "true";
defparam \DataReg[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N16
fiftyfivenm_lcell_comb \Mux28~3 (
// Equation(s):
// \Mux28~3_combout  = (\Mux28~2_combout  & (((\DataReg[3][3]~q ) # (!\Address[3]~input_o )))) # (!\Mux28~2_combout  & (\DataReg[2][3]~q  & ((\Address[3]~input_o ))))

	.dataa(\DataReg[2][3]~q ),
	.datab(\Mux28~2_combout ),
	.datac(\DataReg[3][3]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~3 .lut_mask = 16'hE2CC;
defparam \Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y10_N23
dffeas \DataReg[5][3] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[3]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[5][3] .is_wysiwyg = "true";
defparam \DataReg[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y8_N13
dffeas \DataReg[6][3] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[3]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[6][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[6][3] .is_wysiwyg = "true";
defparam \DataReg[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y8_N23
dffeas \DataReg[4][3] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[3]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[4][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[4][3] .is_wysiwyg = "true";
defparam \DataReg[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N22
fiftyfivenm_lcell_comb \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = (\Address[2]~input_o  & (((\Address[3]~input_o )))) # (!\Address[2]~input_o  & ((\Address[3]~input_o  & (\DataReg[6][3]~q )) # (!\Address[3]~input_o  & ((\DataReg[4][3]~q )))))

	.dataa(\DataReg[6][3]~q ),
	.datab(\Address[2]~input_o ),
	.datac(\DataReg[4][3]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~0 .lut_mask = 16'hEE30;
defparam \Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y10_N9
dffeas \DataReg[7][3] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[3]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[7][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[7][3] .is_wysiwyg = "true";
defparam \DataReg[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N8
fiftyfivenm_lcell_comb \Mux28~1 (
// Equation(s):
// \Mux28~1_combout  = (\Mux28~0_combout  & (((\DataReg[7][3]~q ) # (!\Address[2]~input_o )))) # (!\Mux28~0_combout  & (\DataReg[5][3]~q  & ((\Address[2]~input_o ))))

	.dataa(\DataReg[5][3]~q ),
	.datab(\Mux28~0_combout ),
	.datac(\DataReg[7][3]~q ),
	.datad(\Address[2]~input_o ),
	.cin(gnd),
	.combout(\Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~1 .lut_mask = 16'hE2CC;
defparam \Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N22
fiftyfivenm_lcell_comb \Mux28~4 (
// Equation(s):
// \Mux28~4_combout  = (\Address[4]~input_o  & ((\Mux28~1_combout ))) # (!\Address[4]~input_o  & (\Mux28~3_combout ))

	.dataa(\Mux28~3_combout ),
	.datab(\Mux28~1_combout ),
	.datac(gnd),
	.datad(\Address[4]~input_o ),
	.cin(gnd),
	.combout(\Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~4 .lut_mask = 16'hCCAA;
defparam \Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y8_N15
fiftyfivenm_io_ibuf \Data[4]~input (
	.i(Data[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Data[4]~input_o ));
// synopsys translate_off
defparam \Data[4]~input .bus_hold = "false";
defparam \Data[4]~input .listen_to_nsleep_signal = "false";
defparam \Data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y8_N19
dffeas \DataReg[4][4] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[4]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[4][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[4][4] .is_wysiwyg = "true";
defparam \DataReg[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y8_N17
dffeas \DataReg[6][4] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[4]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[6][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[6][4] .is_wysiwyg = "true";
defparam \DataReg[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N18
fiftyfivenm_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = (\Address[3]~input_o  & ((\Address[2]~input_o ) # ((\DataReg[6][4]~q )))) # (!\Address[3]~input_o  & (!\Address[2]~input_o  & (\DataReg[4][4]~q )))

	.dataa(\Address[3]~input_o ),
	.datab(\Address[2]~input_o ),
	.datac(\DataReg[4][4]~q ),
	.datad(\DataReg[6][4]~q ),
	.cin(gnd),
	.combout(\Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~0 .lut_mask = 16'hBA98;
defparam \Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y10_N21
dffeas \DataReg[7][4] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[4]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[7][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[7][4] .is_wysiwyg = "true";
defparam \DataReg[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y10_N11
dffeas \DataReg[5][4] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[4]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[5][4] .is_wysiwyg = "true";
defparam \DataReg[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N20
fiftyfivenm_lcell_comb \Mux27~1 (
// Equation(s):
// \Mux27~1_combout  = (\Address[2]~input_o  & ((\Mux27~0_combout  & (\DataReg[7][4]~q )) # (!\Mux27~0_combout  & ((\DataReg[5][4]~q ))))) # (!\Address[2]~input_o  & (\Mux27~0_combout ))

	.dataa(\Address[2]~input_o ),
	.datab(\Mux27~0_combout ),
	.datac(\DataReg[7][4]~q ),
	.datad(\DataReg[5][4]~q ),
	.cin(gnd),
	.combout(\Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~1 .lut_mask = 16'hE6C4;
defparam \Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N0
fiftyfivenm_lcell_comb \DataReg[1][4]~feeder (
// Equation(s):
// \DataReg[1][4]~feeder_combout  = \Data[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[4]~input_o ),
	.cin(gnd),
	.combout(\DataReg[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[1][4]~feeder .lut_mask = 16'hFF00;
defparam \DataReg[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y7_N1
dffeas \DataReg[1][4] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(\DataReg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataReg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[1][4] .is_wysiwyg = "true";
defparam \DataReg[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N27
dffeas \DataReg[0][4] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[4]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[0][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[0][4] .is_wysiwyg = "true";
defparam \DataReg[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N26
fiftyfivenm_lcell_comb \Mux27~2 (
// Equation(s):
// \Mux27~2_combout  = (\Address[3]~input_o  & (((\Address[2]~input_o )))) # (!\Address[3]~input_o  & ((\Address[2]~input_o  & (\DataReg[1][4]~q )) # (!\Address[2]~input_o  & ((\DataReg[0][4]~q )))))

	.dataa(\Address[3]~input_o ),
	.datab(\DataReg[1][4]~q ),
	.datac(\DataReg[0][4]~q ),
	.datad(\Address[2]~input_o ),
	.cin(gnd),
	.combout(\Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~2 .lut_mask = 16'hEE50;
defparam \Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y10_N5
dffeas \DataReg[3][4] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[4]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[3][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[3][4] .is_wysiwyg = "true";
defparam \DataReg[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y10_N11
dffeas \DataReg[2][4] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[4]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[2][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[2][4] .is_wysiwyg = "true";
defparam \DataReg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N4
fiftyfivenm_lcell_comb \Mux27~3 (
// Equation(s):
// \Mux27~3_combout  = (\Mux27~2_combout  & (((\DataReg[3][4]~q )) # (!\Address[3]~input_o ))) # (!\Mux27~2_combout  & (\Address[3]~input_o  & ((\DataReg[2][4]~q ))))

	.dataa(\Mux27~2_combout ),
	.datab(\Address[3]~input_o ),
	.datac(\DataReg[3][4]~q ),
	.datad(\DataReg[2][4]~q ),
	.cin(gnd),
	.combout(\Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~3 .lut_mask = 16'hE6A2;
defparam \Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N30
fiftyfivenm_lcell_comb \Mux27~4 (
// Equation(s):
// \Mux27~4_combout  = (\Address[4]~input_o  & (\Mux27~1_combout )) # (!\Address[4]~input_o  & ((\Mux27~3_combout )))

	.dataa(gnd),
	.datab(\Mux27~1_combout ),
	.datac(\Mux27~3_combout ),
	.datad(\Address[4]~input_o ),
	.cin(gnd),
	.combout(\Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~4 .lut_mask = 16'hCCF0;
defparam \Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y2_N22
fiftyfivenm_io_ibuf \Data[5]~input (
	.i(Data[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Data[5]~input_o ));
// synopsys translate_off
defparam \Data[5]~input .bus_hold = "false";
defparam \Data[5]~input .listen_to_nsleep_signal = "false";
defparam \Data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N20
fiftyfivenm_lcell_comb \DataReg[1][5]~feeder (
// Equation(s):
// \DataReg[1][5]~feeder_combout  = \Data[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[5]~input_o ),
	.cin(gnd),
	.combout(\DataReg[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[1][5]~feeder .lut_mask = 16'hFF00;
defparam \DataReg[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y7_N21
dffeas \DataReg[1][5] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(\DataReg[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataReg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[1][5] .is_wysiwyg = "true";
defparam \DataReg[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N15
dffeas \DataReg[0][5] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[5]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[0][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[0][5] .is_wysiwyg = "true";
defparam \DataReg[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N14
fiftyfivenm_lcell_comb \Mux26~2 (
// Equation(s):
// \Mux26~2_combout  = (\Address[3]~input_o  & (((\Address[2]~input_o )))) # (!\Address[3]~input_o  & ((\Address[2]~input_o  & (\DataReg[1][5]~q )) # (!\Address[2]~input_o  & ((\DataReg[0][5]~q )))))

	.dataa(\Address[3]~input_o ),
	.datab(\DataReg[1][5]~q ),
	.datac(\DataReg[0][5]~q ),
	.datad(\Address[2]~input_o ),
	.cin(gnd),
	.combout(\Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~2 .lut_mask = 16'hEE50;
defparam \Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y10_N21
dffeas \DataReg[2][5] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[5]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[2][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[2][5] .is_wysiwyg = "true";
defparam \DataReg[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y10_N23
dffeas \DataReg[3][5] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[5]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[3][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[3][5] .is_wysiwyg = "true";
defparam \DataReg[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N22
fiftyfivenm_lcell_comb \Mux26~3 (
// Equation(s):
// \Mux26~3_combout  = (\Mux26~2_combout  & (((\DataReg[3][5]~q ) # (!\Address[3]~input_o )))) # (!\Mux26~2_combout  & (\DataReg[2][5]~q  & ((\Address[3]~input_o ))))

	.dataa(\Mux26~2_combout ),
	.datab(\DataReg[2][5]~q ),
	.datac(\DataReg[3][5]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~3 .lut_mask = 16'hE4AA;
defparam \Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y8_N7
dffeas \DataReg[4][5] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[5]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[4][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[4][5] .is_wysiwyg = "true";
defparam \DataReg[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y8_N21
dffeas \DataReg[6][5] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[5]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[6][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[6][5] .is_wysiwyg = "true";
defparam \DataReg[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N6
fiftyfivenm_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = (\Address[3]~input_o  & ((\Address[2]~input_o ) # ((\DataReg[6][5]~q )))) # (!\Address[3]~input_o  & (!\Address[2]~input_o  & (\DataReg[4][5]~q )))

	.dataa(\Address[3]~input_o ),
	.datab(\Address[2]~input_o ),
	.datac(\DataReg[4][5]~q ),
	.datad(\DataReg[6][5]~q ),
	.cin(gnd),
	.combout(\Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~0 .lut_mask = 16'hBA98;
defparam \Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y10_N3
dffeas \DataReg[7][5] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[5]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[7][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[7][5] .is_wysiwyg = "true";
defparam \DataReg[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y10_N25
dffeas \DataReg[5][5] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[5]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[5][5] .is_wysiwyg = "true";
defparam \DataReg[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N2
fiftyfivenm_lcell_comb \Mux26~1 (
// Equation(s):
// \Mux26~1_combout  = (\Address[2]~input_o  & ((\Mux26~0_combout  & (\DataReg[7][5]~q )) # (!\Mux26~0_combout  & ((\DataReg[5][5]~q ))))) # (!\Address[2]~input_o  & (\Mux26~0_combout ))

	.dataa(\Address[2]~input_o ),
	.datab(\Mux26~0_combout ),
	.datac(\DataReg[7][5]~q ),
	.datad(\DataReg[5][5]~q ),
	.cin(gnd),
	.combout(\Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~1 .lut_mask = 16'hE6C4;
defparam \Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N18
fiftyfivenm_lcell_comb \Mux26~4 (
// Equation(s):
// \Mux26~4_combout  = (\Address[4]~input_o  & ((\Mux26~1_combout ))) # (!\Address[4]~input_o  & (\Mux26~3_combout ))

	.dataa(\Mux26~3_combout ),
	.datab(\Mux26~1_combout ),
	.datac(gnd),
	.datad(\Address[4]~input_o ),
	.cin(gnd),
	.combout(\Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~4 .lut_mask = 16'hCCAA;
defparam \Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y11_N8
fiftyfivenm_io_ibuf \Data[6]~input (
	.i(Data[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Data[6]~input_o ));
// synopsys translate_off
defparam \Data[6]~input .bus_hold = "false";
defparam \Data[6]~input .listen_to_nsleep_signal = "false";
defparam \Data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X44_Y7_N17
dffeas \DataReg[1][6] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[6]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[1][6] .is_wysiwyg = "true";
defparam \DataReg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N3
dffeas \DataReg[0][6] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[6]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[0][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[0][6] .is_wysiwyg = "true";
defparam \DataReg[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N2
fiftyfivenm_lcell_comb \Mux25~2 (
// Equation(s):
// \Mux25~2_combout  = (\Address[3]~input_o  & (((\Address[2]~input_o )))) # (!\Address[3]~input_o  & ((\Address[2]~input_o  & (\DataReg[1][6]~q )) # (!\Address[2]~input_o  & ((\DataReg[0][6]~q )))))

	.dataa(\Address[3]~input_o ),
	.datab(\DataReg[1][6]~q ),
	.datac(\DataReg[0][6]~q ),
	.datad(\Address[2]~input_o ),
	.cin(gnd),
	.combout(\Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~2 .lut_mask = 16'hEE50;
defparam \Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y10_N9
dffeas \DataReg[2][6] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[6]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[2][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[2][6] .is_wysiwyg = "true";
defparam \DataReg[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y10_N27
dffeas \DataReg[3][6] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[6]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[3][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[3][6] .is_wysiwyg = "true";
defparam \DataReg[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N26
fiftyfivenm_lcell_comb \Mux25~3 (
// Equation(s):
// \Mux25~3_combout  = (\Mux25~2_combout  & (((\DataReg[3][6]~q ) # (!\Address[3]~input_o )))) # (!\Mux25~2_combout  & (\DataReg[2][6]~q  & ((\Address[3]~input_o ))))

	.dataa(\Mux25~2_combout ),
	.datab(\DataReg[2][6]~q ),
	.datac(\DataReg[3][6]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~3 .lut_mask = 16'hE4AA;
defparam \Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y8_N27
dffeas \DataReg[4][6] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[6]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[4][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[4][6] .is_wysiwyg = "true";
defparam \DataReg[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y8_N1
dffeas \DataReg[6][6] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[6]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[6][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[6][6] .is_wysiwyg = "true";
defparam \DataReg[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N26
fiftyfivenm_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = (\Address[3]~input_o  & ((\Address[2]~input_o ) # ((\DataReg[6][6]~q )))) # (!\Address[3]~input_o  & (!\Address[2]~input_o  & (\DataReg[4][6]~q )))

	.dataa(\Address[3]~input_o ),
	.datab(\Address[2]~input_o ),
	.datac(\DataReg[4][6]~q ),
	.datad(\DataReg[6][6]~q ),
	.cin(gnd),
	.combout(\Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~0 .lut_mask = 16'hBA98;
defparam \Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y8_N27
dffeas \DataReg[7][6] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[6]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[7][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[7][6] .is_wysiwyg = "true";
defparam \DataReg[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y8_N25
dffeas \DataReg[5][6] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[6]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[5][6] .is_wysiwyg = "true";
defparam \DataReg[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N26
fiftyfivenm_lcell_comb \Mux25~1 (
// Equation(s):
// \Mux25~1_combout  = (\Mux25~0_combout  & (((\DataReg[7][6]~q )) # (!\Address[2]~input_o ))) # (!\Mux25~0_combout  & (\Address[2]~input_o  & ((\DataReg[5][6]~q ))))

	.dataa(\Mux25~0_combout ),
	.datab(\Address[2]~input_o ),
	.datac(\DataReg[7][6]~q ),
	.datad(\DataReg[5][6]~q ),
	.cin(gnd),
	.combout(\Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~1 .lut_mask = 16'hE6A2;
defparam \Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N8
fiftyfivenm_lcell_comb \Mux25~4 (
// Equation(s):
// \Mux25~4_combout  = (\Address[4]~input_o  & ((\Mux25~1_combout ))) # (!\Address[4]~input_o  & (\Mux25~3_combout ))

	.dataa(\Mux25~3_combout ),
	.datab(\Mux25~1_combout ),
	.datac(gnd),
	.datad(\Address[4]~input_o ),
	.cin(gnd),
	.combout(\Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~4 .lut_mask = 16'hCCAA;
defparam \Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y11_N1
fiftyfivenm_io_ibuf \Data[7]~input (
	.i(Data[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Data[7]~input_o ));
// synopsys translate_off
defparam \Data[7]~input .bus_hold = "false";
defparam \Data[7]~input .listen_to_nsleep_signal = "false";
defparam \Data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X44_Y7_N29
dffeas \DataReg[1][7] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[7]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[1][7] .is_wysiwyg = "true";
defparam \DataReg[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N23
dffeas \DataReg[0][7] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[7]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[0][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[0][7] .is_wysiwyg = "true";
defparam \DataReg[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N22
fiftyfivenm_lcell_comb \Mux24~2 (
// Equation(s):
// \Mux24~2_combout  = (\Address[3]~input_o  & (((\Address[2]~input_o )))) # (!\Address[3]~input_o  & ((\Address[2]~input_o  & (\DataReg[1][7]~q )) # (!\Address[2]~input_o  & ((\DataReg[0][7]~q )))))

	.dataa(\Address[3]~input_o ),
	.datab(\DataReg[1][7]~q ),
	.datac(\DataReg[0][7]~q ),
	.datad(\Address[2]~input_o ),
	.cin(gnd),
	.combout(\Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~2 .lut_mask = 16'hEE50;
defparam \Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N28
fiftyfivenm_lcell_comb \DataReg[2][7]~feeder (
// Equation(s):
// \DataReg[2][7]~feeder_combout  = \Data[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[7]~input_o ),
	.cin(gnd),
	.combout(\DataReg[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[2][7]~feeder .lut_mask = 16'hFF00;
defparam \DataReg[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y10_N29
dffeas \DataReg[2][7] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(\DataReg[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataReg[2][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[2][7] .is_wysiwyg = "true";
defparam \DataReg[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y10_N31
dffeas \DataReg[3][7] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[7]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[3][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[3][7] .is_wysiwyg = "true";
defparam \DataReg[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N30
fiftyfivenm_lcell_comb \Mux24~3 (
// Equation(s):
// \Mux24~3_combout  = (\Mux24~2_combout  & (((\DataReg[3][7]~q ) # (!\Address[3]~input_o )))) # (!\Mux24~2_combout  & (\DataReg[2][7]~q  & ((\Address[3]~input_o ))))

	.dataa(\Mux24~2_combout ),
	.datab(\DataReg[2][7]~q ),
	.datac(\DataReg[3][7]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~3 .lut_mask = 16'hE4AA;
defparam \Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y8_N15
dffeas \DataReg[4][7] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[7]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[4][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[4][7] .is_wysiwyg = "true";
defparam \DataReg[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y8_N29
dffeas \DataReg[6][7] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[7]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[6][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[6][7] .is_wysiwyg = "true";
defparam \DataReg[6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N14
fiftyfivenm_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = (\Address[3]~input_o  & ((\Address[2]~input_o ) # ((\DataReg[6][7]~q )))) # (!\Address[3]~input_o  & (!\Address[2]~input_o  & (\DataReg[4][7]~q )))

	.dataa(\Address[3]~input_o ),
	.datab(\Address[2]~input_o ),
	.datac(\DataReg[4][7]~q ),
	.datad(\DataReg[6][7]~q ),
	.cin(gnd),
	.combout(\Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~0 .lut_mask = 16'hBA98;
defparam \Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y8_N23
dffeas \DataReg[7][7] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[7]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[7][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[7][7] .is_wysiwyg = "true";
defparam \DataReg[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y8_N29
dffeas \DataReg[5][7] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[7]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[5][7] .is_wysiwyg = "true";
defparam \DataReg[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N22
fiftyfivenm_lcell_comb \Mux24~1 (
// Equation(s):
// \Mux24~1_combout  = (\Mux24~0_combout  & (((\DataReg[7][7]~q )) # (!\Address[2]~input_o ))) # (!\Mux24~0_combout  & (\Address[2]~input_o  & ((\DataReg[5][7]~q ))))

	.dataa(\Mux24~0_combout ),
	.datab(\Address[2]~input_o ),
	.datac(\DataReg[7][7]~q ),
	.datad(\DataReg[5][7]~q ),
	.cin(gnd),
	.combout(\Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~1 .lut_mask = 16'hE6A2;
defparam \Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N0
fiftyfivenm_lcell_comb \Mux24~4 (
// Equation(s):
// \Mux24~4_combout  = (\Address[4]~input_o  & ((\Mux24~1_combout ))) # (!\Address[4]~input_o  & (\Mux24~3_combout ))

	.dataa(\Mux24~3_combout ),
	.datab(\Mux24~1_combout ),
	.datac(gnd),
	.datad(\Address[4]~input_o ),
	.cin(gnd),
	.combout(\Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~4 .lut_mask = 16'hCCAA;
defparam \Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y21_N8
fiftyfivenm_io_ibuf \Data[8]~input (
	.i(Data[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Data[8]~input_o ));
// synopsys translate_off
defparam \Data[8]~input .bus_hold = "false";
defparam \Data[8]~input .listen_to_nsleep_signal = "false";
defparam \Data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
fiftyfivenm_io_ibuf \nWR[1]~input (
	.i(nWR[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\nWR[1]~input_o ));
// synopsys translate_off
defparam \nWR[1]~input .bus_hold = "false";
defparam \nWR[1]~input .listen_to_nsleep_signal = "false";
defparam \nWR[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N12
fiftyfivenm_lcell_comb \DataReg[0][8]~14 (
// Equation(s):
// \DataReg[0][8]~14_combout  = (!\Address[2]~input_o  & (!\Address[4]~input_o  & (!\Address[3]~input_o  & !\nWR[1]~input_o )))

	.dataa(\Address[2]~input_o ),
	.datab(\Address[4]~input_o ),
	.datac(\Address[3]~input_o ),
	.datad(\nWR[1]~input_o ),
	.cin(gnd),
	.combout(\DataReg[0][8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[0][8]~14 .lut_mask = 16'h0001;
defparam \DataReg[0][8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N19
dffeas \DataReg[0][8] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[8]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[0][8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[0][8] .is_wysiwyg = "true";
defparam \DataReg[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N24
fiftyfivenm_lcell_comb \DataReg[1][8]~feeder (
// Equation(s):
// \DataReg[1][8]~feeder_combout  = \Data[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[8]~input_o ),
	.cin(gnd),
	.combout(\DataReg[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[1][8]~feeder .lut_mask = 16'hFF00;
defparam \DataReg[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N10
fiftyfivenm_lcell_comb \DataReg[1][8]~13 (
// Equation(s):
// \DataReg[1][8]~13_combout  = (\Address[2]~input_o  & (!\Address[4]~input_o  & (!\Address[3]~input_o  & !\nWR[1]~input_o )))

	.dataa(\Address[2]~input_o ),
	.datab(\Address[4]~input_o ),
	.datac(\Address[3]~input_o ),
	.datad(\nWR[1]~input_o ),
	.cin(gnd),
	.combout(\DataReg[1][8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[1][8]~13 .lut_mask = 16'h0002;
defparam \DataReg[1][8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N25
dffeas \DataReg[1][8] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(\DataReg[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataReg[1][8]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[1][8] .is_wysiwyg = "true";
defparam \DataReg[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N18
fiftyfivenm_lcell_comb \Mux23~2 (
// Equation(s):
// \Mux23~2_combout  = (\Address[3]~input_o  & (\Address[2]~input_o )) # (!\Address[3]~input_o  & ((\Address[2]~input_o  & ((\DataReg[1][8]~q ))) # (!\Address[2]~input_o  & (\DataReg[0][8]~q ))))

	.dataa(\Address[3]~input_o ),
	.datab(\Address[2]~input_o ),
	.datac(\DataReg[0][8]~q ),
	.datad(\DataReg[1][8]~q ),
	.cin(gnd),
	.combout(\Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~2 .lut_mask = 16'hDC98;
defparam \Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N16
fiftyfivenm_lcell_comb \DataReg[2][8]~12 (
// Equation(s):
// \DataReg[2][8]~12_combout  = (!\Address[2]~input_o  & (!\Address[4]~input_o  & (\Address[3]~input_o  & !\nWR[1]~input_o )))

	.dataa(\Address[2]~input_o ),
	.datab(\Address[4]~input_o ),
	.datac(\Address[3]~input_o ),
	.datad(\nWR[1]~input_o ),
	.cin(gnd),
	.combout(\DataReg[2][8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[2][8]~12 .lut_mask = 16'h0010;
defparam \DataReg[2][8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N1
dffeas \DataReg[2][8] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[8]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[2][8]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[2][8] .is_wysiwyg = "true";
defparam \DataReg[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N22
fiftyfivenm_lcell_comb \DataReg[3][8]~15 (
// Equation(s):
// \DataReg[3][8]~15_combout  = (\Address[2]~input_o  & (!\Address[4]~input_o  & (\Address[3]~input_o  & !\nWR[1]~input_o )))

	.dataa(\Address[2]~input_o ),
	.datab(\Address[4]~input_o ),
	.datac(\Address[3]~input_o ),
	.datad(\nWR[1]~input_o ),
	.cin(gnd),
	.combout(\DataReg[3][8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[3][8]~15 .lut_mask = 16'h0020;
defparam \DataReg[3][8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N27
dffeas \DataReg[3][8] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[8]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[3][8]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[3][8] .is_wysiwyg = "true";
defparam \DataReg[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N26
fiftyfivenm_lcell_comb \Mux23~3 (
// Equation(s):
// \Mux23~3_combout  = (\Mux23~2_combout  & (((\DataReg[3][8]~q ) # (!\Address[3]~input_o )))) # (!\Mux23~2_combout  & (\DataReg[2][8]~q  & ((\Address[3]~input_o ))))

	.dataa(\Mux23~2_combout ),
	.datab(\DataReg[2][8]~q ),
	.datac(\DataReg[3][8]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~3 .lut_mask = 16'hE4AA;
defparam \Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N24
fiftyfivenm_lcell_comb \DataReg[5][8]~8 (
// Equation(s):
// \DataReg[5][8]~8_combout  = (\Address[2]~input_o  & (\Address[4]~input_o  & (!\Address[3]~input_o  & !\nWR[1]~input_o )))

	.dataa(\Address[2]~input_o ),
	.datab(\Address[4]~input_o ),
	.datac(\Address[3]~input_o ),
	.datad(\nWR[1]~input_o ),
	.cin(gnd),
	.combout(\DataReg[5][8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[5][8]~8 .lut_mask = 16'h0008;
defparam \DataReg[5][8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N25
dffeas \DataReg[5][8] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[8]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[5][8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[5][8] .is_wysiwyg = "true";
defparam \DataReg[5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N30
fiftyfivenm_lcell_comb \DataReg[7][8]~11 (
// Equation(s):
// \DataReg[7][8]~11_combout  = (\Address[2]~input_o  & (\Address[4]~input_o  & (\Address[3]~input_o  & !\nWR[1]~input_o )))

	.dataa(\Address[2]~input_o ),
	.datab(\Address[4]~input_o ),
	.datac(\Address[3]~input_o ),
	.datad(\nWR[1]~input_o ),
	.cin(gnd),
	.combout(\DataReg[7][8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[7][8]~11 .lut_mask = 16'h0080;
defparam \DataReg[7][8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N19
dffeas \DataReg[7][8] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[8]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[7][8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[7][8] .is_wysiwyg = "true";
defparam \DataReg[7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N4
fiftyfivenm_lcell_comb \DataReg[4][8]~10 (
// Equation(s):
// \DataReg[4][8]~10_combout  = (!\Address[2]~input_o  & (\Address[4]~input_o  & (!\Address[3]~input_o  & !\nWR[1]~input_o )))

	.dataa(\Address[2]~input_o ),
	.datab(\Address[4]~input_o ),
	.datac(\Address[3]~input_o ),
	.datad(\nWR[1]~input_o ),
	.cin(gnd),
	.combout(\DataReg[4][8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[4][8]~10 .lut_mask = 16'h0004;
defparam \DataReg[4][8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N19
dffeas \DataReg[4][8] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[8]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[4][8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[4][8] .is_wysiwyg = "true";
defparam \DataReg[4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N2
fiftyfivenm_lcell_comb \DataReg[6][8]~9 (
// Equation(s):
// \DataReg[6][8]~9_combout  = (!\Address[2]~input_o  & (\Address[4]~input_o  & (\Address[3]~input_o  & !\nWR[1]~input_o )))

	.dataa(\Address[2]~input_o ),
	.datab(\Address[4]~input_o ),
	.datac(\Address[3]~input_o ),
	.datad(\nWR[1]~input_o ),
	.cin(gnd),
	.combout(\DataReg[6][8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[6][8]~9 .lut_mask = 16'h0040;
defparam \DataReg[6][8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N25
dffeas \DataReg[6][8] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[8]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[6][8] .is_wysiwyg = "true";
defparam \DataReg[6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N18
fiftyfivenm_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = (\Address[2]~input_o  & (\Address[3]~input_o )) # (!\Address[2]~input_o  & ((\Address[3]~input_o  & ((\DataReg[6][8]~q ))) # (!\Address[3]~input_o  & (\DataReg[4][8]~q ))))

	.dataa(\Address[2]~input_o ),
	.datab(\Address[3]~input_o ),
	.datac(\DataReg[4][8]~q ),
	.datad(\DataReg[6][8]~q ),
	.cin(gnd),
	.combout(\Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~0 .lut_mask = 16'hDC98;
defparam \Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N18
fiftyfivenm_lcell_comb \Mux23~1 (
// Equation(s):
// \Mux23~1_combout  = (\Address[2]~input_o  & ((\Mux23~0_combout  & ((\DataReg[7][8]~q ))) # (!\Mux23~0_combout  & (\DataReg[5][8]~q )))) # (!\Address[2]~input_o  & (((\Mux23~0_combout ))))

	.dataa(\Address[2]~input_o ),
	.datab(\DataReg[5][8]~q ),
	.datac(\DataReg[7][8]~q ),
	.datad(\Mux23~0_combout ),
	.cin(gnd),
	.combout(\Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~1 .lut_mask = 16'hF588;
defparam \Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N0
fiftyfivenm_lcell_comb \Mux23~4 (
// Equation(s):
// \Mux23~4_combout  = (\Address[4]~input_o  & ((\Mux23~1_combout ))) # (!\Address[4]~input_o  & (\Mux23~3_combout ))

	.dataa(gnd),
	.datab(\Mux23~3_combout ),
	.datac(\Address[4]~input_o ),
	.datad(\Mux23~1_combout ),
	.cin(gnd),
	.combout(\Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~4 .lut_mask = 16'hFC0C;
defparam \Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y26_N22
fiftyfivenm_io_ibuf \Data[9]~input (
	.i(Data[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Data[9]~input_o ));
// synopsys translate_off
defparam \Data[9]~input .bus_hold = "false";
defparam \Data[9]~input .listen_to_nsleep_signal = "false";
defparam \Data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X44_Y18_N13
dffeas \DataReg[1][9] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[9]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[1][8]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[1][9] .is_wysiwyg = "true";
defparam \DataReg[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y18_N31
dffeas \DataReg[0][9] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[9]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[0][8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[0][9] .is_wysiwyg = "true";
defparam \DataReg[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N30
fiftyfivenm_lcell_comb \Mux22~2 (
// Equation(s):
// \Mux22~2_combout  = (\Address[2]~input_o  & ((\DataReg[1][9]~q ) # ((\Address[3]~input_o )))) # (!\Address[2]~input_o  & (((\DataReg[0][9]~q  & !\Address[3]~input_o ))))

	.dataa(\DataReg[1][9]~q ),
	.datab(\Address[2]~input_o ),
	.datac(\DataReg[0][9]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~2 .lut_mask = 16'hCCB8;
defparam \Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N5
dffeas \DataReg[2][9] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[9]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[2][8]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[2][9] .is_wysiwyg = "true";
defparam \DataReg[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y18_N23
dffeas \DataReg[3][9] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[9]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[3][8]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[3][9] .is_wysiwyg = "true";
defparam \DataReg[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N22
fiftyfivenm_lcell_comb \Mux22~3 (
// Equation(s):
// \Mux22~3_combout  = (\Mux22~2_combout  & (((\DataReg[3][9]~q ) # (!\Address[3]~input_o )))) # (!\Mux22~2_combout  & (\DataReg[2][9]~q  & ((\Address[3]~input_o ))))

	.dataa(\Mux22~2_combout ),
	.datab(\DataReg[2][9]~q ),
	.datac(\DataReg[3][9]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~3 .lut_mask = 16'hE4AA;
defparam \Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N13
dffeas \DataReg[6][9] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[9]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[6][9] .is_wysiwyg = "true";
defparam \DataReg[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N23
dffeas \DataReg[4][9] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[9]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[4][8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[4][9] .is_wysiwyg = "true";
defparam \DataReg[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N22
fiftyfivenm_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = (\Address[3]~input_o  & ((\DataReg[6][9]~q ) # ((\Address[2]~input_o )))) # (!\Address[3]~input_o  & (((\DataReg[4][9]~q  & !\Address[2]~input_o ))))

	.dataa(\DataReg[6][9]~q ),
	.datab(\Address[3]~input_o ),
	.datac(\DataReg[4][9]~q ),
	.datad(\Address[2]~input_o ),
	.cin(gnd),
	.combout(\Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~0 .lut_mask = 16'hCCB8;
defparam \Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N7
dffeas \DataReg[7][9] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[9]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[7][8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[7][9] .is_wysiwyg = "true";
defparam \DataReg[7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N12
fiftyfivenm_lcell_comb \DataReg[5][9]~feeder (
// Equation(s):
// \DataReg[5][9]~feeder_combout  = \Data[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[9]~input_o ),
	.cin(gnd),
	.combout(\DataReg[5][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[5][9]~feeder .lut_mask = 16'hFF00;
defparam \DataReg[5][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N13
dffeas \DataReg[5][9] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(\DataReg[5][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataReg[5][8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[5][9] .is_wysiwyg = "true";
defparam \DataReg[5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N6
fiftyfivenm_lcell_comb \Mux22~1 (
// Equation(s):
// \Mux22~1_combout  = (\Address[2]~input_o  & ((\Mux22~0_combout  & (\DataReg[7][9]~q )) # (!\Mux22~0_combout  & ((\DataReg[5][9]~q ))))) # (!\Address[2]~input_o  & (\Mux22~0_combout ))

	.dataa(\Address[2]~input_o ),
	.datab(\Mux22~0_combout ),
	.datac(\DataReg[7][9]~q ),
	.datad(\DataReg[5][9]~q ),
	.cin(gnd),
	.combout(\Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~1 .lut_mask = 16'hE6C4;
defparam \Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N0
fiftyfivenm_lcell_comb \Mux22~4 (
// Equation(s):
// \Mux22~4_combout  = (\Address[4]~input_o  & ((\Mux22~1_combout ))) # (!\Address[4]~input_o  & (\Mux22~3_combout ))

	.dataa(\Mux22~3_combout ),
	.datab(\Mux22~1_combout ),
	.datac(gnd),
	.datad(\Address[4]~input_o ),
	.cin(gnd),
	.combout(\Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~4 .lut_mask = 16'hCCAA;
defparam \Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y24_N22
fiftyfivenm_io_ibuf \Data[10]~input (
	.i(Data[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Data[10]~input_o ));
// synopsys translate_off
defparam \Data[10]~input .bus_hold = "false";
defparam \Data[10]~input .listen_to_nsleep_signal = "false";
defparam \Data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y18_N17
dffeas \DataReg[2][10] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[10]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[2][8]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[2][10] .is_wysiwyg = "true";
defparam \DataReg[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y18_N3
dffeas \DataReg[3][10] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[10]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[3][8]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[3][10] .is_wysiwyg = "true";
defparam \DataReg[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N8
fiftyfivenm_lcell_comb \DataReg[1][10]~feeder (
// Equation(s):
// \DataReg[1][10]~feeder_combout  = \Data[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[10]~input_o ),
	.cin(gnd),
	.combout(\DataReg[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[1][10]~feeder .lut_mask = 16'hFF00;
defparam \DataReg[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N9
dffeas \DataReg[1][10] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(\DataReg[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataReg[1][8]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[1][10] .is_wysiwyg = "true";
defparam \DataReg[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y18_N27
dffeas \DataReg[0][10] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[10]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[0][8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[0][10] .is_wysiwyg = "true";
defparam \DataReg[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N26
fiftyfivenm_lcell_comb \Mux21~2 (
// Equation(s):
// \Mux21~2_combout  = (\Address[3]~input_o  & (((\Address[2]~input_o )))) # (!\Address[3]~input_o  & ((\Address[2]~input_o  & (\DataReg[1][10]~q )) # (!\Address[2]~input_o  & ((\DataReg[0][10]~q )))))

	.dataa(\Address[3]~input_o ),
	.datab(\DataReg[1][10]~q ),
	.datac(\DataReg[0][10]~q ),
	.datad(\Address[2]~input_o ),
	.cin(gnd),
	.combout(\Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~2 .lut_mask = 16'hEE50;
defparam \Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N2
fiftyfivenm_lcell_comb \Mux21~3 (
// Equation(s):
// \Mux21~3_combout  = (\Address[3]~input_o  & ((\Mux21~2_combout  & ((\DataReg[3][10]~q ))) # (!\Mux21~2_combout  & (\DataReg[2][10]~q )))) # (!\Address[3]~input_o  & (((\Mux21~2_combout ))))

	.dataa(\Address[3]~input_o ),
	.datab(\DataReg[2][10]~q ),
	.datac(\DataReg[3][10]~q ),
	.datad(\Mux21~2_combout ),
	.cin(gnd),
	.combout(\Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~3 .lut_mask = 16'hF588;
defparam \Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N9
dffeas \DataReg[6][10] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[10]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[6][10] .is_wysiwyg = "true";
defparam \DataReg[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N11
dffeas \DataReg[4][10] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[10]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[4][8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[4][10] .is_wysiwyg = "true";
defparam \DataReg[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N10
fiftyfivenm_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = (\Address[3]~input_o  & ((\DataReg[6][10]~q ) # ((\Address[2]~input_o )))) # (!\Address[3]~input_o  & (((\DataReg[4][10]~q  & !\Address[2]~input_o ))))

	.dataa(\DataReg[6][10]~q ),
	.datab(\Address[3]~input_o ),
	.datac(\DataReg[4][10]~q ),
	.datad(\Address[2]~input_o ),
	.cin(gnd),
	.combout(\Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~0 .lut_mask = 16'hCCB8;
defparam \Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N27
dffeas \DataReg[7][10] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[10]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[7][8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[7][10] .is_wysiwyg = "true";
defparam \DataReg[7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N8
fiftyfivenm_lcell_comb \DataReg[5][10]~feeder (
// Equation(s):
// \DataReg[5][10]~feeder_combout  = \Data[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[10]~input_o ),
	.cin(gnd),
	.combout(\DataReg[5][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[5][10]~feeder .lut_mask = 16'hFF00;
defparam \DataReg[5][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N9
dffeas \DataReg[5][10] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(\DataReg[5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataReg[5][8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[5][10] .is_wysiwyg = "true";
defparam \DataReg[5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N26
fiftyfivenm_lcell_comb \Mux21~1 (
// Equation(s):
// \Mux21~1_combout  = (\Address[2]~input_o  & ((\Mux21~0_combout  & (\DataReg[7][10]~q )) # (!\Mux21~0_combout  & ((\DataReg[5][10]~q ))))) # (!\Address[2]~input_o  & (\Mux21~0_combout ))

	.dataa(\Address[2]~input_o ),
	.datab(\Mux21~0_combout ),
	.datac(\DataReg[7][10]~q ),
	.datad(\DataReg[5][10]~q ),
	.cin(gnd),
	.combout(\Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~1 .lut_mask = 16'hE6C4;
defparam \Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N2
fiftyfivenm_lcell_comb \Mux21~4 (
// Equation(s):
// \Mux21~4_combout  = (\Address[4]~input_o  & ((\Mux21~1_combout ))) # (!\Address[4]~input_o  & (\Mux21~3_combout ))

	.dataa(\Mux21~3_combout ),
	.datab(\Mux21~1_combout ),
	.datac(\Address[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~4 .lut_mask = 16'hCACA;
defparam \Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y21_N1
fiftyfivenm_io_ibuf \Data[11]~input (
	.i(Data[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Data[11]~input_o ));
// synopsys translate_off
defparam \Data[11]~input .bus_hold = "false";
defparam \Data[11]~input .listen_to_nsleep_signal = "false";
defparam \Data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y18_N13
dffeas \DataReg[2][11] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[11]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[2][8]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[2][11] .is_wysiwyg = "true";
defparam \DataReg[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y18_N5
dffeas \DataReg[1][11] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[11]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[1][8]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[1][11] .is_wysiwyg = "true";
defparam \DataReg[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y18_N15
dffeas \DataReg[0][11] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[11]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[0][8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[0][11] .is_wysiwyg = "true";
defparam \DataReg[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N14
fiftyfivenm_lcell_comb \Mux20~2 (
// Equation(s):
// \Mux20~2_combout  = (\Address[3]~input_o  & (((\Address[2]~input_o )))) # (!\Address[3]~input_o  & ((\Address[2]~input_o  & (\DataReg[1][11]~q )) # (!\Address[2]~input_o  & ((\DataReg[0][11]~q )))))

	.dataa(\Address[3]~input_o ),
	.datab(\DataReg[1][11]~q ),
	.datac(\DataReg[0][11]~q ),
	.datad(\Address[2]~input_o ),
	.cin(gnd),
	.combout(\Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~2 .lut_mask = 16'hEE50;
defparam \Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N15
dffeas \DataReg[3][11] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[11]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[3][8]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[3][11] .is_wysiwyg = "true";
defparam \DataReg[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N14
fiftyfivenm_lcell_comb \Mux20~3 (
// Equation(s):
// \Mux20~3_combout  = (\Mux20~2_combout  & (((\DataReg[3][11]~q ) # (!\Address[3]~input_o )))) # (!\Mux20~2_combout  & (\DataReg[2][11]~q  & ((\Address[3]~input_o ))))

	.dataa(\DataReg[2][11]~q ),
	.datab(\Mux20~2_combout ),
	.datac(\DataReg[3][11]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~3 .lut_mask = 16'hE2CC;
defparam \Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N5
dffeas \DataReg[5][11] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[11]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[5][8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[5][11] .is_wysiwyg = "true";
defparam \DataReg[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y21_N23
dffeas \DataReg[7][11] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[11]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[7][8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[7][11] .is_wysiwyg = "true";
defparam \DataReg[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N5
dffeas \DataReg[6][11] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[11]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[6][11] .is_wysiwyg = "true";
defparam \DataReg[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N15
dffeas \DataReg[4][11] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[11]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[4][8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[4][11] .is_wysiwyg = "true";
defparam \DataReg[4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N14
fiftyfivenm_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = (\Address[3]~input_o  & ((\DataReg[6][11]~q ) # ((\Address[2]~input_o )))) # (!\Address[3]~input_o  & (((\DataReg[4][11]~q  & !\Address[2]~input_o ))))

	.dataa(\DataReg[6][11]~q ),
	.datab(\Address[3]~input_o ),
	.datac(\DataReg[4][11]~q ),
	.datad(\Address[2]~input_o ),
	.cin(gnd),
	.combout(\Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~0 .lut_mask = 16'hCCB8;
defparam \Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N22
fiftyfivenm_lcell_comb \Mux20~1 (
// Equation(s):
// \Mux20~1_combout  = (\Address[2]~input_o  & ((\Mux20~0_combout  & ((\DataReg[7][11]~q ))) # (!\Mux20~0_combout  & (\DataReg[5][11]~q )))) # (!\Address[2]~input_o  & (((\Mux20~0_combout ))))

	.dataa(\Address[2]~input_o ),
	.datab(\DataReg[5][11]~q ),
	.datac(\DataReg[7][11]~q ),
	.datad(\Mux20~0_combout ),
	.cin(gnd),
	.combout(\Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~1 .lut_mask = 16'hF588;
defparam \Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N20
fiftyfivenm_lcell_comb \Mux20~4 (
// Equation(s):
// \Mux20~4_combout  = (\Address[4]~input_o  & ((\Mux20~1_combout ))) # (!\Address[4]~input_o  & (\Mux20~3_combout ))

	.dataa(\Mux20~3_combout ),
	.datab(\Mux20~1_combout ),
	.datac(\Address[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~4 .lut_mask = 16'hCACA;
defparam \Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y15_N15
fiftyfivenm_io_ibuf \Data[12]~input (
	.i(Data[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Data[12]~input_o ));
// synopsys translate_off
defparam \Data[12]~input .bus_hold = "false";
defparam \Data[12]~input .listen_to_nsleep_signal = "false";
defparam \Data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y21_N1
dffeas \DataReg[5][12] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[12]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[5][8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[5][12] .is_wysiwyg = "true";
defparam \DataReg[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y21_N11
dffeas \DataReg[7][12] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[12]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[7][8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[7][12] .is_wysiwyg = "true";
defparam \DataReg[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N27
dffeas \DataReg[4][12] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[12]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[4][8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[4][12] .is_wysiwyg = "true";
defparam \DataReg[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N17
dffeas \DataReg[6][12] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[12]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[6][12] .is_wysiwyg = "true";
defparam \DataReg[6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N26
fiftyfivenm_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = (\Address[2]~input_o  & (\Address[3]~input_o )) # (!\Address[2]~input_o  & ((\Address[3]~input_o  & ((\DataReg[6][12]~q ))) # (!\Address[3]~input_o  & (\DataReg[4][12]~q ))))

	.dataa(\Address[2]~input_o ),
	.datab(\Address[3]~input_o ),
	.datac(\DataReg[4][12]~q ),
	.datad(\DataReg[6][12]~q ),
	.cin(gnd),
	.combout(\Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~0 .lut_mask = 16'hDC98;
defparam \Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N10
fiftyfivenm_lcell_comb \Mux19~1 (
// Equation(s):
// \Mux19~1_combout  = (\Address[2]~input_o  & ((\Mux19~0_combout  & ((\DataReg[7][12]~q ))) # (!\Mux19~0_combout  & (\DataReg[5][12]~q )))) # (!\Address[2]~input_o  & (((\Mux19~0_combout ))))

	.dataa(\Address[2]~input_o ),
	.datab(\DataReg[5][12]~q ),
	.datac(\DataReg[7][12]~q ),
	.datad(\Mux19~0_combout ),
	.cin(gnd),
	.combout(\Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~1 .lut_mask = 16'hF588;
defparam \Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N3
dffeas \DataReg[0][12] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[12]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[0][8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[0][12] .is_wysiwyg = "true";
defparam \DataReg[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y18_N17
dffeas \DataReg[1][12] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[12]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[1][8]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[1][12] .is_wysiwyg = "true";
defparam \DataReg[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N2
fiftyfivenm_lcell_comb \Mux19~2 (
// Equation(s):
// \Mux19~2_combout  = (\Address[3]~input_o  & (\Address[2]~input_o )) # (!\Address[3]~input_o  & ((\Address[2]~input_o  & ((\DataReg[1][12]~q ))) # (!\Address[2]~input_o  & (\DataReg[0][12]~q ))))

	.dataa(\Address[3]~input_o ),
	.datab(\Address[2]~input_o ),
	.datac(\DataReg[0][12]~q ),
	.datad(\DataReg[1][12]~q ),
	.cin(gnd),
	.combout(\Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~2 .lut_mask = 16'hDC98;
defparam \Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N9
dffeas \DataReg[2][12] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[12]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[2][8]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[2][12] .is_wysiwyg = "true";
defparam \DataReg[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y18_N19
dffeas \DataReg[3][12] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[12]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[3][8]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[3][12] .is_wysiwyg = "true";
defparam \DataReg[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N18
fiftyfivenm_lcell_comb \Mux19~3 (
// Equation(s):
// \Mux19~3_combout  = (\Mux19~2_combout  & (((\DataReg[3][12]~q ) # (!\Address[3]~input_o )))) # (!\Mux19~2_combout  & (\DataReg[2][12]~q  & ((\Address[3]~input_o ))))

	.dataa(\Mux19~2_combout ),
	.datab(\DataReg[2][12]~q ),
	.datac(\DataReg[3][12]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~3 .lut_mask = 16'hE4AA;
defparam \Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N16
fiftyfivenm_lcell_comb \Mux19~4 (
// Equation(s):
// \Mux19~4_combout  = (\Address[4]~input_o  & (\Mux19~1_combout )) # (!\Address[4]~input_o  & ((\Mux19~3_combout )))

	.dataa(\Address[4]~input_o ),
	.datab(\Mux19~1_combout ),
	.datac(gnd),
	.datad(\Mux19~3_combout ),
	.cin(gnd),
	.combout(\Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~4 .lut_mask = 16'hDD88;
defparam \Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y16_N15
fiftyfivenm_io_ibuf \Data[13]~input (
	.i(Data[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Data[13]~input_o ));
// synopsys translate_off
defparam \Data[13]~input .bus_hold = "false";
defparam \Data[13]~input .listen_to_nsleep_signal = "false";
defparam \Data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X44_Y18_N7
dffeas \DataReg[0][13] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[13]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[0][8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[0][13] .is_wysiwyg = "true";
defparam \DataReg[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y18_N21
dffeas \DataReg[1][13] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[13]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[1][8]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[1][13] .is_wysiwyg = "true";
defparam \DataReg[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N6
fiftyfivenm_lcell_comb \Mux18~2 (
// Equation(s):
// \Mux18~2_combout  = (\Address[3]~input_o  & (\Address[2]~input_o )) # (!\Address[3]~input_o  & ((\Address[2]~input_o  & ((\DataReg[1][13]~q ))) # (!\Address[2]~input_o  & (\DataReg[0][13]~q ))))

	.dataa(\Address[3]~input_o ),
	.datab(\Address[2]~input_o ),
	.datac(\DataReg[0][13]~q ),
	.datad(\DataReg[1][13]~q ),
	.cin(gnd),
	.combout(\Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~2 .lut_mask = 16'hDC98;
defparam \Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N21
dffeas \DataReg[2][13] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[13]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[2][8]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[2][13] .is_wysiwyg = "true";
defparam \DataReg[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y18_N31
dffeas \DataReg[3][13] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[13]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[3][8]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[3][13] .is_wysiwyg = "true";
defparam \DataReg[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N30
fiftyfivenm_lcell_comb \Mux18~3 (
// Equation(s):
// \Mux18~3_combout  = (\Mux18~2_combout  & (((\DataReg[3][13]~q ) # (!\Address[3]~input_o )))) # (!\Mux18~2_combout  & (\DataReg[2][13]~q  & ((\Address[3]~input_o ))))

	.dataa(\Mux18~2_combout ),
	.datab(\DataReg[2][13]~q ),
	.datac(\DataReg[3][13]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~3 .lut_mask = 16'hE4AA;
defparam \Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N31
dffeas \DataReg[4][13] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[13]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[4][8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[4][13] .is_wysiwyg = "true";
defparam \DataReg[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N21
dffeas \DataReg[6][13] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[13]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[6][13] .is_wysiwyg = "true";
defparam \DataReg[6][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N30
fiftyfivenm_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = (\Address[2]~input_o  & (\Address[3]~input_o )) # (!\Address[2]~input_o  & ((\Address[3]~input_o  & ((\DataReg[6][13]~q ))) # (!\Address[3]~input_o  & (\DataReg[4][13]~q ))))

	.dataa(\Address[2]~input_o ),
	.datab(\Address[3]~input_o ),
	.datac(\DataReg[4][13]~q ),
	.datad(\DataReg[6][13]~q ),
	.cin(gnd),
	.combout(\Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~0 .lut_mask = 16'hDC98;
defparam \Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N20
fiftyfivenm_lcell_comb \DataReg[5][13]~feeder (
// Equation(s):
// \DataReg[5][13]~feeder_combout  = \Data[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[13]~input_o ),
	.cin(gnd),
	.combout(\DataReg[5][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[5][13]~feeder .lut_mask = 16'hFF00;
defparam \DataReg[5][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N21
dffeas \DataReg[5][13] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(\DataReg[5][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataReg[5][8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[5][13] .is_wysiwyg = "true";
defparam \DataReg[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y21_N31
dffeas \DataReg[7][13] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[13]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[7][8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[7][13] .is_wysiwyg = "true";
defparam \DataReg[7][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N30
fiftyfivenm_lcell_comb \Mux18~1 (
// Equation(s):
// \Mux18~1_combout  = (\Mux18~0_combout  & (((\DataReg[7][13]~q ) # (!\Address[2]~input_o )))) # (!\Mux18~0_combout  & (\DataReg[5][13]~q  & ((\Address[2]~input_o ))))

	.dataa(\Mux18~0_combout ),
	.datab(\DataReg[5][13]~q ),
	.datac(\DataReg[7][13]~q ),
	.datad(\Address[2]~input_o ),
	.cin(gnd),
	.combout(\Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~1 .lut_mask = 16'hE4AA;
defparam \Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N12
fiftyfivenm_lcell_comb \Mux18~4 (
// Equation(s):
// \Mux18~4_combout  = (\Address[4]~input_o  & ((\Mux18~1_combout ))) # (!\Address[4]~input_o  & (\Mux18~3_combout ))

	.dataa(\Mux18~3_combout ),
	.datab(\Mux18~1_combout ),
	.datac(gnd),
	.datad(\Address[4]~input_o ),
	.cin(gnd),
	.combout(\Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~4 .lut_mask = 16'hCCAA;
defparam \Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y26_N15
fiftyfivenm_io_ibuf \Data[14]~input (
	.i(Data[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Data[14]~input_o ));
// synopsys translate_off
defparam \Data[14]~input .bus_hold = "false";
defparam \Data[14]~input .listen_to_nsleep_signal = "false";
defparam \Data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N16
fiftyfivenm_lcell_comb \DataReg[5][14]~feeder (
// Equation(s):
// \DataReg[5][14]~feeder_combout  = \Data[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[14]~input_o ),
	.cin(gnd),
	.combout(\DataReg[5][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[5][14]~feeder .lut_mask = 16'hFF00;
defparam \DataReg[5][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N17
dffeas \DataReg[5][14] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(\DataReg[5][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataReg[5][8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[5][14] .is_wysiwyg = "true";
defparam \DataReg[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y21_N3
dffeas \DataReg[7][14] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[14]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[7][8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[7][14] .is_wysiwyg = "true";
defparam \DataReg[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N3
dffeas \DataReg[4][14] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[14]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[4][8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[4][14] .is_wysiwyg = "true";
defparam \DataReg[4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N1
dffeas \DataReg[6][14] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[14]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[6][14] .is_wysiwyg = "true";
defparam \DataReg[6][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N2
fiftyfivenm_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = (\Address[2]~input_o  & (\Address[3]~input_o )) # (!\Address[2]~input_o  & ((\Address[3]~input_o  & ((\DataReg[6][14]~q ))) # (!\Address[3]~input_o  & (\DataReg[4][14]~q ))))

	.dataa(\Address[2]~input_o ),
	.datab(\Address[3]~input_o ),
	.datac(\DataReg[4][14]~q ),
	.datad(\DataReg[6][14]~q ),
	.cin(gnd),
	.combout(\Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~0 .lut_mask = 16'hDC98;
defparam \Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N2
fiftyfivenm_lcell_comb \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = (\Address[2]~input_o  & ((\Mux17~0_combout  & ((\DataReg[7][14]~q ))) # (!\Mux17~0_combout  & (\DataReg[5][14]~q )))) # (!\Address[2]~input_o  & (((\Mux17~0_combout ))))

	.dataa(\Address[2]~input_o ),
	.datab(\DataReg[5][14]~q ),
	.datac(\DataReg[7][14]~q ),
	.datad(\Mux17~0_combout ),
	.cin(gnd),
	.combout(\Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~1 .lut_mask = 16'hF588;
defparam \Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N11
dffeas \DataReg[0][14] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[14]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[0][8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[0][14] .is_wysiwyg = "true";
defparam \DataReg[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y18_N1
dffeas \DataReg[1][14] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[14]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[1][8]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[1][14] .is_wysiwyg = "true";
defparam \DataReg[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N10
fiftyfivenm_lcell_comb \Mux17~2 (
// Equation(s):
// \Mux17~2_combout  = (\Address[3]~input_o  & (\Address[2]~input_o )) # (!\Address[3]~input_o  & ((\Address[2]~input_o  & ((\DataReg[1][14]~q ))) # (!\Address[2]~input_o  & (\DataReg[0][14]~q ))))

	.dataa(\Address[3]~input_o ),
	.datab(\Address[2]~input_o ),
	.datac(\DataReg[0][14]~q ),
	.datad(\DataReg[1][14]~q ),
	.cin(gnd),
	.combout(\Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~2 .lut_mask = 16'hDC98;
defparam \Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N11
dffeas \DataReg[3][14] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[14]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[3][8]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[3][14] .is_wysiwyg = "true";
defparam \DataReg[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y18_N25
dffeas \DataReg[2][14] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[14]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[2][8]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[2][14] .is_wysiwyg = "true";
defparam \DataReg[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N10
fiftyfivenm_lcell_comb \Mux17~3 (
// Equation(s):
// \Mux17~3_combout  = (\Address[3]~input_o  & ((\Mux17~2_combout  & (\DataReg[3][14]~q )) # (!\Mux17~2_combout  & ((\DataReg[2][14]~q ))))) # (!\Address[3]~input_o  & (\Mux17~2_combout ))

	.dataa(\Address[3]~input_o ),
	.datab(\Mux17~2_combout ),
	.datac(\DataReg[3][14]~q ),
	.datad(\DataReg[2][14]~q ),
	.cin(gnd),
	.combout(\Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~3 .lut_mask = 16'hE6C4;
defparam \Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N6
fiftyfivenm_lcell_comb \Mux17~4 (
// Equation(s):
// \Mux17~4_combout  = (\Address[4]~input_o  & (\Mux17~1_combout )) # (!\Address[4]~input_o  & ((\Mux17~3_combout )))

	.dataa(\Mux17~1_combout ),
	.datab(\Mux17~3_combout ),
	.datac(\Address[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~4 .lut_mask = 16'hACAC;
defparam \Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y24_N8
fiftyfivenm_io_ibuf \Data[15]~input (
	.i(Data[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Data[15]~input_o ));
// synopsys translate_off
defparam \Data[15]~input .bus_hold = "false";
defparam \Data[15]~input .listen_to_nsleep_signal = "false";
defparam \Data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y18_N29
dffeas \DataReg[2][15] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[15]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[2][8]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[2][15] .is_wysiwyg = "true";
defparam \DataReg[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y18_N7
dffeas \DataReg[3][15] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[15]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[3][8]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[3][15] .is_wysiwyg = "true";
defparam \DataReg[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y18_N23
dffeas \DataReg[0][15] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[15]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[0][8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[0][15] .is_wysiwyg = "true";
defparam \DataReg[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y18_N29
dffeas \DataReg[1][15] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[15]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[1][8]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[1][15] .is_wysiwyg = "true";
defparam \DataReg[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N22
fiftyfivenm_lcell_comb \Mux16~2 (
// Equation(s):
// \Mux16~2_combout  = (\Address[3]~input_o  & (\Address[2]~input_o )) # (!\Address[3]~input_o  & ((\Address[2]~input_o  & ((\DataReg[1][15]~q ))) # (!\Address[2]~input_o  & (\DataReg[0][15]~q ))))

	.dataa(\Address[3]~input_o ),
	.datab(\Address[2]~input_o ),
	.datac(\DataReg[0][15]~q ),
	.datad(\DataReg[1][15]~q ),
	.cin(gnd),
	.combout(\Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~2 .lut_mask = 16'hDC98;
defparam \Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N6
fiftyfivenm_lcell_comb \Mux16~3 (
// Equation(s):
// \Mux16~3_combout  = (\Address[3]~input_o  & ((\Mux16~2_combout  & ((\DataReg[3][15]~q ))) # (!\Mux16~2_combout  & (\DataReg[2][15]~q )))) # (!\Address[3]~input_o  & (((\Mux16~2_combout ))))

	.dataa(\Address[3]~input_o ),
	.datab(\DataReg[2][15]~q ),
	.datac(\DataReg[3][15]~q ),
	.datad(\Mux16~2_combout ),
	.cin(gnd),
	.combout(\Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~3 .lut_mask = 16'hF588;
defparam \Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N28
fiftyfivenm_lcell_comb \DataReg[5][15]~feeder (
// Equation(s):
// \DataReg[5][15]~feeder_combout  = \Data[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[15]~input_o ),
	.cin(gnd),
	.combout(\DataReg[5][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[5][15]~feeder .lut_mask = 16'hFF00;
defparam \DataReg[5][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N29
dffeas \DataReg[5][15] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(\DataReg[5][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataReg[5][8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[5][15] .is_wysiwyg = "true";
defparam \DataReg[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y21_N15
dffeas \DataReg[7][15] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[15]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[7][8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[7][15] .is_wysiwyg = "true";
defparam \DataReg[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N7
dffeas \DataReg[4][15] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[15]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[4][8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[4][15] .is_wysiwyg = "true";
defparam \DataReg[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N29
dffeas \DataReg[6][15] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[15]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[6][15] .is_wysiwyg = "true";
defparam \DataReg[6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N6
fiftyfivenm_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = (\Address[2]~input_o  & (\Address[3]~input_o )) # (!\Address[2]~input_o  & ((\Address[3]~input_o  & ((\DataReg[6][15]~q ))) # (!\Address[3]~input_o  & (\DataReg[4][15]~q ))))

	.dataa(\Address[2]~input_o ),
	.datab(\Address[3]~input_o ),
	.datac(\DataReg[4][15]~q ),
	.datad(\DataReg[6][15]~q ),
	.cin(gnd),
	.combout(\Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~0 .lut_mask = 16'hDC98;
defparam \Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N14
fiftyfivenm_lcell_comb \Mux16~1 (
// Equation(s):
// \Mux16~1_combout  = (\Address[2]~input_o  & ((\Mux16~0_combout  & ((\DataReg[7][15]~q ))) # (!\Mux16~0_combout  & (\DataReg[5][15]~q )))) # (!\Address[2]~input_o  & (((\Mux16~0_combout ))))

	.dataa(\Address[2]~input_o ),
	.datab(\DataReg[5][15]~q ),
	.datac(\DataReg[7][15]~q ),
	.datad(\Mux16~0_combout ),
	.cin(gnd),
	.combout(\Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~1 .lut_mask = 16'hF588;
defparam \Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N16
fiftyfivenm_lcell_comb \Mux16~4 (
// Equation(s):
// \Mux16~4_combout  = (\Address[4]~input_o  & ((\Mux16~1_combout ))) # (!\Address[4]~input_o  & (\Mux16~3_combout ))

	.dataa(\Mux16~3_combout ),
	.datab(\Mux16~1_combout ),
	.datac(\Address[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~4 .lut_mask = 16'hCACA;
defparam \Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N15
fiftyfivenm_io_ibuf \Data[16]~input (
	.i(Data[16]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Data[16]~input_o ));
// synopsys translate_off
defparam \Data[16]~input .bus_hold = "false";
defparam \Data[16]~input .listen_to_nsleep_signal = "false";
defparam \Data[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N29
fiftyfivenm_io_ibuf \nWR[2]~input (
	.i(nWR[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\nWR[2]~input_o ));
// synopsys translate_off
defparam \nWR[2]~input .bus_hold = "false";
defparam \nWR[2]~input .listen_to_nsleep_signal = "false";
defparam \nWR[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N2
fiftyfivenm_lcell_comb \DataReg[6][16]~17 (
// Equation(s):
// \DataReg[6][16]~17_combout  = (!\nWR[2]~input_o  & (!\Address[2]~input_o  & (\Address[4]~input_o  & \Address[3]~input_o )))

	.dataa(\nWR[2]~input_o ),
	.datab(\Address[2]~input_o ),
	.datac(\Address[4]~input_o ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\DataReg[6][16]~17_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[6][16]~17 .lut_mask = 16'h1000;
defparam \DataReg[6][16]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y4_N9
dffeas \DataReg[6][16] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[16]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[6][16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[6][16] .is_wysiwyg = "true";
defparam \DataReg[6][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N12
fiftyfivenm_lcell_comb \DataReg[4][16]~18 (
// Equation(s):
// \DataReg[4][16]~18_combout  = (!\nWR[2]~input_o  & (!\Address[2]~input_o  & (\Address[4]~input_o  & !\Address[3]~input_o )))

	.dataa(\nWR[2]~input_o ),
	.datab(\Address[2]~input_o ),
	.datac(\Address[4]~input_o ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\DataReg[4][16]~18_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[4][16]~18 .lut_mask = 16'h0010;
defparam \DataReg[4][16]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y4_N27
dffeas \DataReg[4][16] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[16]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[4][16]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[4][16] .is_wysiwyg = "true";
defparam \DataReg[4][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N26
fiftyfivenm_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (\Address[3]~input_o  & ((\DataReg[6][16]~q ) # ((\Address[2]~input_o )))) # (!\Address[3]~input_o  & (((\DataReg[4][16]~q  & !\Address[2]~input_o ))))

	.dataa(\Address[3]~input_o ),
	.datab(\DataReg[6][16]~q ),
	.datac(\DataReg[4][16]~q ),
	.datad(\Address[2]~input_o ),
	.cin(gnd),
	.combout(\Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = 16'hAAD8;
defparam \Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N8
fiftyfivenm_lcell_comb \DataReg[5][16]~feeder (
// Equation(s):
// \DataReg[5][16]~feeder_combout  = \Data[16]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[16]~input_o ),
	.cin(gnd),
	.combout(\DataReg[5][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[5][16]~feeder .lut_mask = 16'hFF00;
defparam \DataReg[5][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N0
fiftyfivenm_lcell_comb \DataReg[5][16]~16 (
// Equation(s):
// \DataReg[5][16]~16_combout  = (!\nWR[2]~input_o  & (\Address[2]~input_o  & (\Address[4]~input_o  & !\Address[3]~input_o )))

	.dataa(\nWR[2]~input_o ),
	.datab(\Address[2]~input_o ),
	.datac(\Address[4]~input_o ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\DataReg[5][16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[5][16]~16 .lut_mask = 16'h0040;
defparam \DataReg[5][16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y4_N9
dffeas \DataReg[5][16] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(\DataReg[5][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataReg[5][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[5][16] .is_wysiwyg = "true";
defparam \DataReg[5][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N22
fiftyfivenm_lcell_comb \DataReg[7][16]~19 (
// Equation(s):
// \DataReg[7][16]~19_combout  = (!\nWR[2]~input_o  & (\Address[2]~input_o  & (\Address[4]~input_o  & \Address[3]~input_o )))

	.dataa(\nWR[2]~input_o ),
	.datab(\Address[2]~input_o ),
	.datac(\Address[4]~input_o ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\DataReg[7][16]~19_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[7][16]~19 .lut_mask = 16'h4000;
defparam \DataReg[7][16]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y4_N11
dffeas \DataReg[7][16] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[16]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[7][16]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[7][16] .is_wysiwyg = "true";
defparam \DataReg[7][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N10
fiftyfivenm_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = (\Mux15~0_combout  & (((\DataReg[7][16]~q ) # (!\Address[2]~input_o )))) # (!\Mux15~0_combout  & (\DataReg[5][16]~q  & ((\Address[2]~input_o ))))

	.dataa(\Mux15~0_combout ),
	.datab(\DataReg[5][16]~q ),
	.datac(\DataReg[7][16]~q ),
	.datad(\Address[2]~input_o ),
	.cin(gnd),
	.combout(\Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~1 .lut_mask = 16'hE4AA;
defparam \Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N8
fiftyfivenm_lcell_comb \DataReg[1][16]~feeder (
// Equation(s):
// \DataReg[1][16]~feeder_combout  = \Data[16]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[16]~input_o ),
	.cin(gnd),
	.combout(\DataReg[1][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[1][16]~feeder .lut_mask = 16'hFF00;
defparam \DataReg[1][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N18
fiftyfivenm_lcell_comb \DataReg[1][16]~21 (
// Equation(s):
// \DataReg[1][16]~21_combout  = (!\nWR[2]~input_o  & (\Address[2]~input_o  & (!\Address[4]~input_o  & !\Address[3]~input_o )))

	.dataa(\nWR[2]~input_o ),
	.datab(\Address[2]~input_o ),
	.datac(\Address[4]~input_o ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\DataReg[1][16]~21_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[1][16]~21 .lut_mask = 16'h0004;
defparam \DataReg[1][16]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y4_N9
dffeas \DataReg[1][16] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(\DataReg[1][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataReg[1][16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[1][16] .is_wysiwyg = "true";
defparam \DataReg[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N4
fiftyfivenm_lcell_comb \DataReg[0][16]~22 (
// Equation(s):
// \DataReg[0][16]~22_combout  = (!\nWR[2]~input_o  & (!\Address[2]~input_o  & (!\Address[4]~input_o  & !\Address[3]~input_o )))

	.dataa(\nWR[2]~input_o ),
	.datab(\Address[2]~input_o ),
	.datac(\Address[4]~input_o ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\DataReg[0][16]~22_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[0][16]~22 .lut_mask = 16'h0001;
defparam \DataReg[0][16]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y4_N3
dffeas \DataReg[0][16] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[16]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[0][16]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[0][16] .is_wysiwyg = "true";
defparam \DataReg[0][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N2
fiftyfivenm_lcell_comb \Mux15~2 (
// Equation(s):
// \Mux15~2_combout  = (\Address[2]~input_o  & ((\DataReg[1][16]~q ) # ((\Address[3]~input_o )))) # (!\Address[2]~input_o  & (((\DataReg[0][16]~q  & !\Address[3]~input_o ))))

	.dataa(\Address[2]~input_o ),
	.datab(\DataReg[1][16]~q ),
	.datac(\DataReg[0][16]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~2 .lut_mask = 16'hAAD8;
defparam \Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N24
fiftyfivenm_lcell_comb \DataReg[2][16]~20 (
// Equation(s):
// \DataReg[2][16]~20_combout  = (!\nWR[2]~input_o  & (!\Address[2]~input_o  & (!\Address[4]~input_o  & \Address[3]~input_o )))

	.dataa(\nWR[2]~input_o ),
	.datab(\Address[2]~input_o ),
	.datac(\Address[4]~input_o ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\DataReg[2][16]~20_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[2][16]~20 .lut_mask = 16'h0100;
defparam \DataReg[2][16]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N9
dffeas \DataReg[2][16] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[16]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[2][16]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[2][16] .is_wysiwyg = "true";
defparam \DataReg[2][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N6
fiftyfivenm_lcell_comb \DataReg[3][16]~23 (
// Equation(s):
// \DataReg[3][16]~23_combout  = (!\nWR[2]~input_o  & (\Address[2]~input_o  & (!\Address[4]~input_o  & \Address[3]~input_o )))

	.dataa(\nWR[2]~input_o ),
	.datab(\Address[2]~input_o ),
	.datac(\Address[4]~input_o ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\DataReg[3][16]~23_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[3][16]~23 .lut_mask = 16'h0400;
defparam \DataReg[3][16]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N11
dffeas \DataReg[3][16] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[16]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[3][16]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[3][16] .is_wysiwyg = "true";
defparam \DataReg[3][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N10
fiftyfivenm_lcell_comb \Mux15~3 (
// Equation(s):
// \Mux15~3_combout  = (\Mux15~2_combout  & (((\DataReg[3][16]~q ) # (!\Address[3]~input_o )))) # (!\Mux15~2_combout  & (\DataReg[2][16]~q  & ((\Address[3]~input_o ))))

	.dataa(\Mux15~2_combout ),
	.datab(\DataReg[2][16]~q ),
	.datac(\DataReg[3][16]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~3 .lut_mask = 16'hE4AA;
defparam \Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N28
fiftyfivenm_lcell_comb \Mux15~4 (
// Equation(s):
// \Mux15~4_combout  = (\Address[4]~input_o  & (\Mux15~1_combout )) # (!\Address[4]~input_o  & ((\Mux15~3_combout )))

	.dataa(\Mux15~1_combout ),
	.datab(gnd),
	.datac(\Address[4]~input_o ),
	.datad(\Mux15~3_combout ),
	.cin(gnd),
	.combout(\Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~4 .lut_mask = 16'hAFA0;
defparam \Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N22
fiftyfivenm_io_ibuf \Data[17]~input (
	.i(Data[17]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Data[17]~input_o ));
// synopsys translate_off
defparam \Data[17]~input .bus_hold = "false";
defparam \Data[17]~input .listen_to_nsleep_signal = "false";
defparam \Data[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y4_N31
dffeas \DataReg[5][17] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[17]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[5][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[5][17] .is_wysiwyg = "true";
defparam \DataReg[5][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N17
dffeas \DataReg[7][17] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[17]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[7][16]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[7][17] .is_wysiwyg = "true";
defparam \DataReg[7][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N5
dffeas \DataReg[6][17] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[17]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[6][16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[6][17] .is_wysiwyg = "true";
defparam \DataReg[6][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N15
dffeas \DataReg[4][17] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[17]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[4][16]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[4][17] .is_wysiwyg = "true";
defparam \DataReg[4][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N14
fiftyfivenm_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (\Address[3]~input_o  & ((\DataReg[6][17]~q ) # ((\Address[2]~input_o )))) # (!\Address[3]~input_o  & (((\DataReg[4][17]~q  & !\Address[2]~input_o ))))

	.dataa(\Address[3]~input_o ),
	.datab(\DataReg[6][17]~q ),
	.datac(\DataReg[4][17]~q ),
	.datad(\Address[2]~input_o ),
	.cin(gnd),
	.combout(\Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = 16'hAAD8;
defparam \Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N16
fiftyfivenm_lcell_comb \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = (\Address[2]~input_o  & ((\Mux14~0_combout  & ((\DataReg[7][17]~q ))) # (!\Mux14~0_combout  & (\DataReg[5][17]~q )))) # (!\Address[2]~input_o  & (((\Mux14~0_combout ))))

	.dataa(\DataReg[5][17]~q ),
	.datab(\Address[2]~input_o ),
	.datac(\DataReg[7][17]~q ),
	.datad(\Mux14~0_combout ),
	.cin(gnd),
	.combout(\Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~1 .lut_mask = 16'hF388;
defparam \Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y4_N13
dffeas \DataReg[1][17] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[17]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[1][16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[1][17] .is_wysiwyg = "true";
defparam \DataReg[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y4_N23
dffeas \DataReg[0][17] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[17]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[0][16]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[0][17] .is_wysiwyg = "true";
defparam \DataReg[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N22
fiftyfivenm_lcell_comb \Mux14~2 (
// Equation(s):
// \Mux14~2_combout  = (\Address[2]~input_o  & ((\DataReg[1][17]~q ) # ((\Address[3]~input_o )))) # (!\Address[2]~input_o  & (((\DataReg[0][17]~q  & !\Address[3]~input_o ))))

	.dataa(\DataReg[1][17]~q ),
	.datab(\Address[2]~input_o ),
	.datac(\DataReg[0][17]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~2 .lut_mask = 16'hCCB8;
defparam \Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N29
dffeas \DataReg[2][17] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[17]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[2][16]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[2][17] .is_wysiwyg = "true";
defparam \DataReg[2][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N23
dffeas \DataReg[3][17] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[17]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[3][16]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[3][17] .is_wysiwyg = "true";
defparam \DataReg[3][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N22
fiftyfivenm_lcell_comb \Mux14~3 (
// Equation(s):
// \Mux14~3_combout  = (\Mux14~2_combout  & (((\DataReg[3][17]~q ) # (!\Address[3]~input_o )))) # (!\Mux14~2_combout  & (\DataReg[2][17]~q  & ((\Address[3]~input_o ))))

	.dataa(\Mux14~2_combout ),
	.datab(\DataReg[2][17]~q ),
	.datac(\DataReg[3][17]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~3 .lut_mask = 16'hE4AA;
defparam \Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N26
fiftyfivenm_lcell_comb \Mux14~4 (
// Equation(s):
// \Mux14~4_combout  = (\Address[4]~input_o  & (\Mux14~1_combout )) # (!\Address[4]~input_o  & ((\Mux14~3_combout )))

	.dataa(gnd),
	.datab(\Mux14~1_combout ),
	.datac(\Address[4]~input_o ),
	.datad(\Mux14~3_combout ),
	.cin(gnd),
	.combout(\Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~4 .lut_mask = 16'hCFC0;
defparam \Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y2_N1
fiftyfivenm_io_ibuf \Data[18]~input (
	.i(Data[18]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Data[18]~input_o ));
// synopsys translate_off
defparam \Data[18]~input .bus_hold = "false";
defparam \Data[18]~input .listen_to_nsleep_signal = "false";
defparam \Data[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y4_N3
dffeas \DataReg[4][18] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[18]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[4][16]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[4][18] .is_wysiwyg = "true";
defparam \DataReg[4][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N0
fiftyfivenm_lcell_comb \DataReg[6][18]~feeder (
// Equation(s):
// \DataReg[6][18]~feeder_combout  = \Data[18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[18]~input_o ),
	.cin(gnd),
	.combout(\DataReg[6][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[6][18]~feeder .lut_mask = 16'hFF00;
defparam \DataReg[6][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y4_N1
dffeas \DataReg[6][18] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(\DataReg[6][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataReg[6][16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[6][18] .is_wysiwyg = "true";
defparam \DataReg[6][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N2
fiftyfivenm_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (\Address[3]~input_o  & ((\Address[2]~input_o ) # ((\DataReg[6][18]~q )))) # (!\Address[3]~input_o  & (!\Address[2]~input_o  & (\DataReg[4][18]~q )))

	.dataa(\Address[3]~input_o ),
	.datab(\Address[2]~input_o ),
	.datac(\DataReg[4][18]~q ),
	.datad(\DataReg[6][18]~q ),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'hBA98;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y4_N15
dffeas \DataReg[7][18] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[18]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[7][16]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[7][18] .is_wysiwyg = "true";
defparam \DataReg[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N21
dffeas \DataReg[5][18] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[18]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[5][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[5][18] .is_wysiwyg = "true";
defparam \DataReg[5][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N14
fiftyfivenm_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = (\Mux13~0_combout  & (((\DataReg[7][18]~q )) # (!\Address[2]~input_o ))) # (!\Mux13~0_combout  & (\Address[2]~input_o  & ((\DataReg[5][18]~q ))))

	.dataa(\Mux13~0_combout ),
	.datab(\Address[2]~input_o ),
	.datac(\DataReg[7][18]~q ),
	.datad(\DataReg[5][18]~q ),
	.cin(gnd),
	.combout(\Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~1 .lut_mask = 16'hE6A2;
defparam \Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N0
fiftyfivenm_lcell_comb \DataReg[1][18]~feeder (
// Equation(s):
// \DataReg[1][18]~feeder_combout  = \Data[18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[18]~input_o ),
	.cin(gnd),
	.combout(\DataReg[1][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[1][18]~feeder .lut_mask = 16'hFF00;
defparam \DataReg[1][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y4_N1
dffeas \DataReg[1][18] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(\DataReg[1][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataReg[1][16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[1][18] .is_wysiwyg = "true";
defparam \DataReg[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y4_N27
dffeas \DataReg[0][18] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[18]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[0][16]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[0][18] .is_wysiwyg = "true";
defparam \DataReg[0][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N26
fiftyfivenm_lcell_comb \Mux13~2 (
// Equation(s):
// \Mux13~2_combout  = (\Address[2]~input_o  & ((\DataReg[1][18]~q ) # ((\Address[3]~input_o )))) # (!\Address[2]~input_o  & (((\DataReg[0][18]~q  & !\Address[3]~input_o ))))

	.dataa(\Address[2]~input_o ),
	.datab(\DataReg[1][18]~q ),
	.datac(\DataReg[0][18]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~2 .lut_mask = 16'hAAD8;
defparam \Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N25
dffeas \DataReg[2][18] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[18]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[2][16]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[2][18] .is_wysiwyg = "true";
defparam \DataReg[2][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N3
dffeas \DataReg[3][18] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[18]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[3][16]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[3][18] .is_wysiwyg = "true";
defparam \DataReg[3][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N2
fiftyfivenm_lcell_comb \Mux13~3 (
// Equation(s):
// \Mux13~3_combout  = (\Mux13~2_combout  & (((\DataReg[3][18]~q ) # (!\Address[3]~input_o )))) # (!\Mux13~2_combout  & (\DataReg[2][18]~q  & ((\Address[3]~input_o ))))

	.dataa(\Mux13~2_combout ),
	.datab(\DataReg[2][18]~q ),
	.datac(\DataReg[3][18]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~3 .lut_mask = 16'hE4AA;
defparam \Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N20
fiftyfivenm_lcell_comb \Mux13~4 (
// Equation(s):
// \Mux13~4_combout  = (\Address[4]~input_o  & (\Mux13~1_combout )) # (!\Address[4]~input_o  & ((\Mux13~3_combout )))

	.dataa(\Address[4]~input_o ),
	.datab(\Mux13~1_combout ),
	.datac(gnd),
	.datad(\Mux13~3_combout ),
	.cin(gnd),
	.combout(\Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~4 .lut_mask = 16'hDD88;
defparam \Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
fiftyfivenm_io_ibuf \Data[19]~input (
	.i(Data[19]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Data[19]~input_o ));
// synopsys translate_off
defparam \Data[19]~input .bus_hold = "false";
defparam \Data[19]~input .listen_to_nsleep_signal = "false";
defparam \Data[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X41_Y5_N25
dffeas \DataReg[5][19] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[19]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[5][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[5][19] .is_wysiwyg = "true";
defparam \DataReg[5][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N3
dffeas \DataReg[7][19] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[19]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[7][16]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[7][19] .is_wysiwyg = "true";
defparam \DataReg[7][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N23
dffeas \DataReg[4][19] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[19]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[4][16]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[4][19] .is_wysiwyg = "true";
defparam \DataReg[4][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N29
dffeas \DataReg[6][19] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[19]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[6][16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[6][19] .is_wysiwyg = "true";
defparam \DataReg[6][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N22
fiftyfivenm_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (\Address[3]~input_o  & ((\Address[2]~input_o ) # ((\DataReg[6][19]~q )))) # (!\Address[3]~input_o  & (!\Address[2]~input_o  & (\DataReg[4][19]~q )))

	.dataa(\Address[3]~input_o ),
	.datab(\Address[2]~input_o ),
	.datac(\DataReg[4][19]~q ),
	.datad(\DataReg[6][19]~q ),
	.cin(gnd),
	.combout(\Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = 16'hBA98;
defparam \Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y5_N2
fiftyfivenm_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = (\Address[2]~input_o  & ((\Mux12~0_combout  & ((\DataReg[7][19]~q ))) # (!\Mux12~0_combout  & (\DataReg[5][19]~q )))) # (!\Address[2]~input_o  & (((\Mux12~0_combout ))))

	.dataa(\Address[2]~input_o ),
	.datab(\DataReg[5][19]~q ),
	.datac(\DataReg[7][19]~q ),
	.datad(\Mux12~0_combout ),
	.cin(gnd),
	.combout(\Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~1 .lut_mask = 16'hF588;
defparam \Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N7
dffeas \DataReg[2][19] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[19]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[2][16]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[2][19] .is_wysiwyg = "true";
defparam \DataReg[2][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y4_N21
dffeas \DataReg[1][19] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[19]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[1][16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[1][19] .is_wysiwyg = "true";
defparam \DataReg[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y4_N7
dffeas \DataReg[0][19] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[19]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[0][16]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[0][19] .is_wysiwyg = "true";
defparam \DataReg[0][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N6
fiftyfivenm_lcell_comb \Mux12~2 (
// Equation(s):
// \Mux12~2_combout  = (\Address[2]~input_o  & ((\DataReg[1][19]~q ) # ((\Address[3]~input_o )))) # (!\Address[2]~input_o  & (((\DataReg[0][19]~q  & !\Address[3]~input_o ))))

	.dataa(\Address[2]~input_o ),
	.datab(\DataReg[1][19]~q ),
	.datac(\DataReg[0][19]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~2 .lut_mask = 16'hAAD8;
defparam \Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N1
dffeas \DataReg[3][19] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[19]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[3][16]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[3][19] .is_wysiwyg = "true";
defparam \DataReg[3][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N0
fiftyfivenm_lcell_comb \Mux12~3 (
// Equation(s):
// \Mux12~3_combout  = (\Mux12~2_combout  & (((\DataReg[3][19]~q ) # (!\Address[3]~input_o )))) # (!\Mux12~2_combout  & (\DataReg[2][19]~q  & ((\Address[3]~input_o ))))

	.dataa(\DataReg[2][19]~q ),
	.datab(\Mux12~2_combout ),
	.datac(\DataReg[3][19]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~3 .lut_mask = 16'hE2CC;
defparam \Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N6
fiftyfivenm_lcell_comb \Mux12~4 (
// Equation(s):
// \Mux12~4_combout  = (\Address[4]~input_o  & (\Mux12~1_combout )) # (!\Address[4]~input_o  & ((\Mux12~3_combout )))

	.dataa(\Mux12~1_combout ),
	.datab(\Mux12~3_combout ),
	.datac(gnd),
	.datad(\Address[4]~input_o ),
	.cin(gnd),
	.combout(\Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~4 .lut_mask = 16'hAACC;
defparam \Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y8_N22
fiftyfivenm_io_ibuf \Data[20]~input (
	.i(Data[20]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Data[20]~input_o ));
// synopsys translate_off
defparam \Data[20]~input .bus_hold = "false";
defparam \Data[20]~input .listen_to_nsleep_signal = "false";
defparam \Data[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y4_N11
dffeas \DataReg[4][20] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[20]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[4][16]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[4][20] .is_wysiwyg = "true";
defparam \DataReg[4][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N24
fiftyfivenm_lcell_comb \DataReg[6][20]~feeder (
// Equation(s):
// \DataReg[6][20]~feeder_combout  = \Data[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[20]~input_o ),
	.cin(gnd),
	.combout(\DataReg[6][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[6][20]~feeder .lut_mask = 16'hFF00;
defparam \DataReg[6][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y4_N25
dffeas \DataReg[6][20] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(\DataReg[6][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataReg[6][16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[6][20] .is_wysiwyg = "true";
defparam \DataReg[6][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N10
fiftyfivenm_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = (\Address[3]~input_o  & ((\Address[2]~input_o ) # ((\DataReg[6][20]~q )))) # (!\Address[3]~input_o  & (!\Address[2]~input_o  & (\DataReg[4][20]~q )))

	.dataa(\Address[3]~input_o ),
	.datab(\Address[2]~input_o ),
	.datac(\DataReg[4][20]~q ),
	.datad(\DataReg[6][20]~q ),
	.cin(gnd),
	.combout(\Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = 16'hBA98;
defparam \Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y5_N23
dffeas \DataReg[7][20] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[20]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[7][16]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[7][20] .is_wysiwyg = "true";
defparam \DataReg[7][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N21
dffeas \DataReg[5][20] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[20]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[5][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[5][20] .is_wysiwyg = "true";
defparam \DataReg[5][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y5_N22
fiftyfivenm_lcell_comb \Mux11~1 (
// Equation(s):
// \Mux11~1_combout  = (\Address[2]~input_o  & ((\Mux11~0_combout  & (\DataReg[7][20]~q )) # (!\Mux11~0_combout  & ((\DataReg[5][20]~q ))))) # (!\Address[2]~input_o  & (\Mux11~0_combout ))

	.dataa(\Address[2]~input_o ),
	.datab(\Mux11~0_combout ),
	.datac(\DataReg[7][20]~q ),
	.datad(\DataReg[5][20]~q ),
	.cin(gnd),
	.combout(\Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~1 .lut_mask = 16'hE6C4;
defparam \Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N27
dffeas \DataReg[2][20] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[20]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[2][16]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[2][20] .is_wysiwyg = "true";
defparam \DataReg[2][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y4_N17
dffeas \DataReg[1][20] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[20]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[1][16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[1][20] .is_wysiwyg = "true";
defparam \DataReg[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y4_N19
dffeas \DataReg[0][20] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[20]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[0][16]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[0][20] .is_wysiwyg = "true";
defparam \DataReg[0][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N18
fiftyfivenm_lcell_comb \Mux11~2 (
// Equation(s):
// \Mux11~2_combout  = (\Address[2]~input_o  & ((\DataReg[1][20]~q ) # ((\Address[3]~input_o )))) # (!\Address[2]~input_o  & (((\DataReg[0][20]~q  & !\Address[3]~input_o ))))

	.dataa(\Address[2]~input_o ),
	.datab(\DataReg[1][20]~q ),
	.datac(\DataReg[0][20]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~2 .lut_mask = 16'hAAD8;
defparam \Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N13
dffeas \DataReg[3][20] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[20]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[3][16]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[3][20] .is_wysiwyg = "true";
defparam \DataReg[3][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N12
fiftyfivenm_lcell_comb \Mux11~3 (
// Equation(s):
// \Mux11~3_combout  = (\Mux11~2_combout  & (((\DataReg[3][20]~q ) # (!\Address[3]~input_o )))) # (!\Mux11~2_combout  & (\DataReg[2][20]~q  & ((\Address[3]~input_o ))))

	.dataa(\DataReg[2][20]~q ),
	.datab(\Mux11~2_combout ),
	.datac(\DataReg[3][20]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~3 .lut_mask = 16'hE2CC;
defparam \Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y5_N16
fiftyfivenm_lcell_comb \Mux11~4 (
// Equation(s):
// \Mux11~4_combout  = (\Address[4]~input_o  & (\Mux11~1_combout )) # (!\Address[4]~input_o  & ((\Mux11~3_combout )))

	.dataa(\Mux11~1_combout ),
	.datab(\Mux11~3_combout ),
	.datac(\Address[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~4 .lut_mask = 16'hACAC;
defparam \Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N29
fiftyfivenm_io_ibuf \Data[21]~input (
	.i(Data[21]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Data[21]~input_o ));
// synopsys translate_off
defparam \Data[21]~input .bus_hold = "false";
defparam \Data[21]~input .listen_to_nsleep_signal = "false";
defparam \Data[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y4_N15
dffeas \DataReg[2][21] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[21]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[2][16]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[2][21] .is_wysiwyg = "true";
defparam \DataReg[2][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N17
dffeas \DataReg[3][21] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[21]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[3][16]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[3][21] .is_wysiwyg = "true";
defparam \DataReg[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y4_N5
dffeas \DataReg[1][21] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[21]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[1][16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[1][21] .is_wysiwyg = "true";
defparam \DataReg[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y4_N31
dffeas \DataReg[0][21] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[21]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[0][16]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[0][21] .is_wysiwyg = "true";
defparam \DataReg[0][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N30
fiftyfivenm_lcell_comb \Mux10~2 (
// Equation(s):
// \Mux10~2_combout  = (\Address[2]~input_o  & ((\DataReg[1][21]~q ) # ((\Address[3]~input_o )))) # (!\Address[2]~input_o  & (((\DataReg[0][21]~q  & !\Address[3]~input_o ))))

	.dataa(\Address[2]~input_o ),
	.datab(\DataReg[1][21]~q ),
	.datac(\DataReg[0][21]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~2 .lut_mask = 16'hAAD8;
defparam \Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N16
fiftyfivenm_lcell_comb \Mux10~3 (
// Equation(s):
// \Mux10~3_combout  = (\Address[3]~input_o  & ((\Mux10~2_combout  & ((\DataReg[3][21]~q ))) # (!\Mux10~2_combout  & (\DataReg[2][21]~q )))) # (!\Address[3]~input_o  & (((\Mux10~2_combout ))))

	.dataa(\Address[3]~input_o ),
	.datab(\DataReg[2][21]~q ),
	.datac(\DataReg[3][21]~q ),
	.datad(\Mux10~2_combout ),
	.cin(gnd),
	.combout(\Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~3 .lut_mask = 16'hF588;
defparam \Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y4_N13
dffeas \DataReg[6][21] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[21]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[6][16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[6][21] .is_wysiwyg = "true";
defparam \DataReg[6][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N31
dffeas \DataReg[4][21] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[21]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[4][16]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[4][21] .is_wysiwyg = "true";
defparam \DataReg[4][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N30
fiftyfivenm_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (\Address[2]~input_o  & (((\Address[3]~input_o )))) # (!\Address[2]~input_o  & ((\Address[3]~input_o  & (\DataReg[6][21]~q )) # (!\Address[3]~input_o  & ((\DataReg[4][21]~q )))))

	.dataa(\DataReg[6][21]~q ),
	.datab(\Address[2]~input_o ),
	.datac(\DataReg[4][21]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = 16'hEE30;
defparam \Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y5_N13
dffeas \DataReg[7][21] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[21]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[7][16]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[7][21] .is_wysiwyg = "true";
defparam \DataReg[7][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N19
dffeas \DataReg[5][21] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[21]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[5][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[5][21] .is_wysiwyg = "true";
defparam \DataReg[5][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y5_N12
fiftyfivenm_lcell_comb \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = (\Address[2]~input_o  & ((\Mux10~0_combout  & (\DataReg[7][21]~q )) # (!\Mux10~0_combout  & ((\DataReg[5][21]~q ))))) # (!\Address[2]~input_o  & (\Mux10~0_combout ))

	.dataa(\Address[2]~input_o ),
	.datab(\Mux10~0_combout ),
	.datac(\DataReg[7][21]~q ),
	.datad(\DataReg[5][21]~q ),
	.cin(gnd),
	.combout(\Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~1 .lut_mask = 16'hE6C4;
defparam \Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N14
fiftyfivenm_lcell_comb \Mux10~4 (
// Equation(s):
// \Mux10~4_combout  = (\Address[4]~input_o  & ((\Mux10~1_combout ))) # (!\Address[4]~input_o  & (\Mux10~3_combout ))

	.dataa(\Address[4]~input_o ),
	.datab(\Mux10~3_combout ),
	.datac(gnd),
	.datad(\Mux10~1_combout ),
	.cin(gnd),
	.combout(\Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~4 .lut_mask = 16'hEE44;
defparam \Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y8_N1
fiftyfivenm_io_ibuf \Data[22]~input (
	.i(Data[22]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Data[22]~input_o ));
// synopsys translate_off
defparam \Data[22]~input .bus_hold = "false";
defparam \Data[22]~input .listen_to_nsleep_signal = "false";
defparam \Data[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X38_Y4_N25
dffeas \DataReg[1][22] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[22]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[1][16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[1][22] .is_wysiwyg = "true";
defparam \DataReg[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y4_N11
dffeas \DataReg[0][22] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[22]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[0][16]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[0][22] .is_wysiwyg = "true";
defparam \DataReg[0][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N10
fiftyfivenm_lcell_comb \Mux9~2 (
// Equation(s):
// \Mux9~2_combout  = (\Address[2]~input_o  & ((\DataReg[1][22]~q ) # ((\Address[3]~input_o )))) # (!\Address[2]~input_o  & (((\DataReg[0][22]~q  & !\Address[3]~input_o ))))

	.dataa(\Address[2]~input_o ),
	.datab(\DataReg[1][22]~q ),
	.datac(\DataReg[0][22]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~2 .lut_mask = 16'hAAD8;
defparam \Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N19
dffeas \DataReg[2][22] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[22]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[2][16]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[2][22] .is_wysiwyg = "true";
defparam \DataReg[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N5
dffeas \DataReg[3][22] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[22]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[3][16]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[3][22] .is_wysiwyg = "true";
defparam \DataReg[3][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N4
fiftyfivenm_lcell_comb \Mux9~3 (
// Equation(s):
// \Mux9~3_combout  = (\Mux9~2_combout  & (((\DataReg[3][22]~q ) # (!\Address[3]~input_o )))) # (!\Mux9~2_combout  & (\DataReg[2][22]~q  & ((\Address[3]~input_o ))))

	.dataa(\Mux9~2_combout ),
	.datab(\DataReg[2][22]~q ),
	.datac(\DataReg[3][22]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~3 .lut_mask = 16'hE4AA;
defparam \Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y4_N19
dffeas \DataReg[4][22] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[22]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[4][16]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[4][22] .is_wysiwyg = "true";
defparam \DataReg[4][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N17
dffeas \DataReg[6][22] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[22]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[6][16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[6][22] .is_wysiwyg = "true";
defparam \DataReg[6][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N18
fiftyfivenm_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (\Address[3]~input_o  & ((\Address[2]~input_o ) # ((\DataReg[6][22]~q )))) # (!\Address[3]~input_o  & (!\Address[2]~input_o  & (\DataReg[4][22]~q )))

	.dataa(\Address[3]~input_o ),
	.datab(\Address[2]~input_o ),
	.datac(\DataReg[4][22]~q ),
	.datad(\DataReg[6][22]~q ),
	.cin(gnd),
	.combout(\Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = 16'hBA98;
defparam \Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y5_N9
dffeas \DataReg[7][22] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[22]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[7][16]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[7][22] .is_wysiwyg = "true";
defparam \DataReg[7][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N7
dffeas \DataReg[5][22] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[22]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[5][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[5][22] .is_wysiwyg = "true";
defparam \DataReg[5][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y5_N8
fiftyfivenm_lcell_comb \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = (\Mux9~0_combout  & (((\DataReg[7][22]~q )) # (!\Address[2]~input_o ))) # (!\Mux9~0_combout  & (\Address[2]~input_o  & ((\DataReg[5][22]~q ))))

	.dataa(\Mux9~0_combout ),
	.datab(\Address[2]~input_o ),
	.datac(\DataReg[7][22]~q ),
	.datad(\DataReg[5][22]~q ),
	.cin(gnd),
	.combout(\Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~1 .lut_mask = 16'hE6A2;
defparam \Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y5_N26
fiftyfivenm_lcell_comb \Mux9~4 (
// Equation(s):
// \Mux9~4_combout  = (\Address[4]~input_o  & ((\Mux9~1_combout ))) # (!\Address[4]~input_o  & (\Mux9~3_combout ))

	.dataa(\Mux9~3_combout ),
	.datab(\Mux9~1_combout ),
	.datac(\Address[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~4 .lut_mask = 16'hCACA;
defparam \Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y10_N8
fiftyfivenm_io_ibuf \Data[23]~input (
	.i(Data[23]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Data[23]~input_o ));
// synopsys translate_off
defparam \Data[23]~input .bus_hold = "false";
defparam \Data[23]~input .listen_to_nsleep_signal = "false";
defparam \Data[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y4_N7
dffeas \DataReg[4][23] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[23]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[4][16]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[4][23] .is_wysiwyg = "true";
defparam \DataReg[4][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N21
dffeas \DataReg[6][23] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[23]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[6][16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[6][23] .is_wysiwyg = "true";
defparam \DataReg[6][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N6
fiftyfivenm_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (\Address[3]~input_o  & ((\Address[2]~input_o ) # ((\DataReg[6][23]~q )))) # (!\Address[3]~input_o  & (!\Address[2]~input_o  & (\DataReg[4][23]~q )))

	.dataa(\Address[3]~input_o ),
	.datab(\Address[2]~input_o ),
	.datac(\DataReg[4][23]~q ),
	.datad(\DataReg[6][23]~q ),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'hBA98;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y5_N31
dffeas \DataReg[7][23] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[23]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[7][16]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[7][23] .is_wysiwyg = "true";
defparam \DataReg[7][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N29
dffeas \DataReg[5][23] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[23]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[5][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[5][23] .is_wysiwyg = "true";
defparam \DataReg[5][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y5_N30
fiftyfivenm_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = (\Address[2]~input_o  & ((\Mux8~0_combout  & (\DataReg[7][23]~q )) # (!\Mux8~0_combout  & ((\DataReg[5][23]~q ))))) # (!\Address[2]~input_o  & (\Mux8~0_combout ))

	.dataa(\Address[2]~input_o ),
	.datab(\Mux8~0_combout ),
	.datac(\DataReg[7][23]~q ),
	.datad(\DataReg[5][23]~q ),
	.cin(gnd),
	.combout(\Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~1 .lut_mask = 16'hE6C4;
defparam \Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y4_N29
dffeas \DataReg[1][23] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[23]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[1][16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[1][23] .is_wysiwyg = "true";
defparam \DataReg[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y4_N15
dffeas \DataReg[0][23] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[23]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[0][16]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[0][23] .is_wysiwyg = "true";
defparam \DataReg[0][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N14
fiftyfivenm_lcell_comb \Mux8~2 (
// Equation(s):
// \Mux8~2_combout  = (\Address[2]~input_o  & ((\DataReg[1][23]~q ) # ((\Address[3]~input_o )))) # (!\Address[2]~input_o  & (((\DataReg[0][23]~q  & !\Address[3]~input_o ))))

	.dataa(\Address[2]~input_o ),
	.datab(\DataReg[1][23]~q ),
	.datac(\DataReg[0][23]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~2 .lut_mask = 16'hAAD8;
defparam \Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N21
dffeas \DataReg[2][23] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[23]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[2][16]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[2][23] .is_wysiwyg = "true";
defparam \DataReg[2][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N31
dffeas \DataReg[3][23] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[23]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[3][16]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[3][23] .is_wysiwyg = "true";
defparam \DataReg[3][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N30
fiftyfivenm_lcell_comb \Mux8~3 (
// Equation(s):
// \Mux8~3_combout  = (\Mux8~2_combout  & (((\DataReg[3][23]~q ) # (!\Address[3]~input_o )))) # (!\Mux8~2_combout  & (\DataReg[2][23]~q  & ((\Address[3]~input_o ))))

	.dataa(\Mux8~2_combout ),
	.datab(\DataReg[2][23]~q ),
	.datac(\DataReg[3][23]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~3 .lut_mask = 16'hE4AA;
defparam \Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y5_N0
fiftyfivenm_lcell_comb \Mux8~4 (
// Equation(s):
// \Mux8~4_combout  = (\Address[4]~input_o  & (\Mux8~1_combout )) # (!\Address[4]~input_o  & ((\Mux8~3_combout )))

	.dataa(\Mux8~1_combout ),
	.datab(gnd),
	.datac(\Address[4]~input_o ),
	.datad(\Mux8~3_combout ),
	.cin(gnd),
	.combout(\Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~4 .lut_mask = 16'hAFA0;
defparam \Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y10_N15
fiftyfivenm_io_ibuf \Data[24]~input (
	.i(Data[24]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Data[24]~input_o ));
// synopsys translate_off
defparam \Data[24]~input .bus_hold = "false";
defparam \Data[24]~input .listen_to_nsleep_signal = "false";
defparam \Data[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N22
fiftyfivenm_io_ibuf \nWR[3]~input (
	.i(nWR[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\nWR[3]~input_o ));
// synopsys translate_off
defparam \nWR[3]~input .bus_hold = "false";
defparam \nWR[3]~input .listen_to_nsleep_signal = "false";
defparam \nWR[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N26
fiftyfivenm_lcell_comb \DataReg[1][24]~29 (
// Equation(s):
// \DataReg[1][24]~29_combout  = (\Address[2]~input_o  & (!\Address[4]~input_o  & (!\Address[3]~input_o  & !\nWR[3]~input_o )))

	.dataa(\Address[2]~input_o ),
	.datab(\Address[4]~input_o ),
	.datac(\Address[3]~input_o ),
	.datad(\nWR[3]~input_o ),
	.cin(gnd),
	.combout(\DataReg[1][24]~29_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[1][24]~29 .lut_mask = 16'h0002;
defparam \DataReg[1][24]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N17
dffeas \DataReg[1][24] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[24]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[1][24]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[1][24] .is_wysiwyg = "true";
defparam \DataReg[1][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N28
fiftyfivenm_lcell_comb \DataReg[0][24]~30 (
// Equation(s):
// \DataReg[0][24]~30_combout  = (!\Address[2]~input_o  & (!\Address[4]~input_o  & (!\Address[3]~input_o  & !\nWR[3]~input_o )))

	.dataa(\Address[2]~input_o ),
	.datab(\Address[4]~input_o ),
	.datac(\Address[3]~input_o ),
	.datad(\nWR[3]~input_o ),
	.cin(gnd),
	.combout(\DataReg[0][24]~30_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[0][24]~30 .lut_mask = 16'h0001;
defparam \DataReg[0][24]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N3
dffeas \DataReg[0][24] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[24]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[0][24]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[0][24] .is_wysiwyg = "true";
defparam \DataReg[0][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N2
fiftyfivenm_lcell_comb \Mux7~2 (
// Equation(s):
// \Mux7~2_combout  = (\Address[3]~input_o  & (((\Address[2]~input_o )))) # (!\Address[3]~input_o  & ((\Address[2]~input_o  & (\DataReg[1][24]~q )) # (!\Address[2]~input_o  & ((\DataReg[0][24]~q )))))

	.dataa(\Address[3]~input_o ),
	.datab(\DataReg[1][24]~q ),
	.datac(\DataReg[0][24]~q ),
	.datad(\Address[2]~input_o ),
	.cin(gnd),
	.combout(\Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~2 .lut_mask = 16'hEE50;
defparam \Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N14
fiftyfivenm_lcell_comb \DataReg[3][24]~31 (
// Equation(s):
// \DataReg[3][24]~31_combout  = (\Address[2]~input_o  & (!\Address[4]~input_o  & (\Address[3]~input_o  & !\nWR[3]~input_o )))

	.dataa(\Address[2]~input_o ),
	.datab(\Address[4]~input_o ),
	.datac(\Address[3]~input_o ),
	.datad(\nWR[3]~input_o ),
	.cin(gnd),
	.combout(\DataReg[3][24]~31_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[3][24]~31 .lut_mask = 16'h0020;
defparam \DataReg[3][24]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y19_N19
dffeas \DataReg[3][24] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[24]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[3][24]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[3][24] .is_wysiwyg = "true";
defparam \DataReg[3][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N0
fiftyfivenm_lcell_comb \DataReg[2][24]~28 (
// Equation(s):
// \DataReg[2][24]~28_combout  = (!\Address[2]~input_o  & (!\Address[4]~input_o  & (\Address[3]~input_o  & !\nWR[3]~input_o )))

	.dataa(\Address[2]~input_o ),
	.datab(\Address[4]~input_o ),
	.datac(\Address[3]~input_o ),
	.datad(\nWR[3]~input_o ),
	.cin(gnd),
	.combout(\DataReg[2][24]~28_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[2][24]~28 .lut_mask = 16'h0010;
defparam \DataReg[2][24]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y19_N9
dffeas \DataReg[2][24] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[24]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[2][24]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[2][24] .is_wysiwyg = "true";
defparam \DataReg[2][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N18
fiftyfivenm_lcell_comb \Mux7~3 (
// Equation(s):
// \Mux7~3_combout  = (\Mux7~2_combout  & (((\DataReg[3][24]~q )) # (!\Address[3]~input_o ))) # (!\Mux7~2_combout  & (\Address[3]~input_o  & ((\DataReg[2][24]~q ))))

	.dataa(\Mux7~2_combout ),
	.datab(\Address[3]~input_o ),
	.datac(\DataReg[3][24]~q ),
	.datad(\DataReg[2][24]~q ),
	.cin(gnd),
	.combout(\Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~3 .lut_mask = 16'hE6A2;
defparam \Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N18
fiftyfivenm_lcell_comb \DataReg[6][24]~25 (
// Equation(s):
// \DataReg[6][24]~25_combout  = (!\Address[2]~input_o  & (\Address[4]~input_o  & (\Address[3]~input_o  & !\nWR[3]~input_o )))

	.dataa(\Address[2]~input_o ),
	.datab(\Address[4]~input_o ),
	.datac(\Address[3]~input_o ),
	.datad(\nWR[3]~input_o ),
	.cin(gnd),
	.combout(\DataReg[6][24]~25_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[6][24]~25 .lut_mask = 16'h0040;
defparam \DataReg[6][24]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y20_N25
dffeas \DataReg[6][24] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[24]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[6][24]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[6][24] .is_wysiwyg = "true";
defparam \DataReg[6][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N20
fiftyfivenm_lcell_comb \DataReg[4][24]~26 (
// Equation(s):
// \DataReg[4][24]~26_combout  = (!\Address[2]~input_o  & (\Address[4]~input_o  & (!\Address[3]~input_o  & !\nWR[3]~input_o )))

	.dataa(\Address[2]~input_o ),
	.datab(\Address[4]~input_o ),
	.datac(\Address[3]~input_o ),
	.datad(\nWR[3]~input_o ),
	.cin(gnd),
	.combout(\DataReg[4][24]~26_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[4][24]~26 .lut_mask = 16'h0004;
defparam \DataReg[4][24]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y20_N3
dffeas \DataReg[4][24] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[24]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[4][24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[4][24] .is_wysiwyg = "true";
defparam \DataReg[4][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N2
fiftyfivenm_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\Address[2]~input_o  & (((\Address[3]~input_o )))) # (!\Address[2]~input_o  & ((\Address[3]~input_o  & (\DataReg[6][24]~q )) # (!\Address[3]~input_o  & ((\DataReg[4][24]~q )))))

	.dataa(\Address[2]~input_o ),
	.datab(\DataReg[6][24]~q ),
	.datac(\DataReg[4][24]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'hEE50;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N6
fiftyfivenm_lcell_comb \DataReg[7][24]~27 (
// Equation(s):
// \DataReg[7][24]~27_combout  = (\Address[2]~input_o  & (\Address[4]~input_o  & (\Address[3]~input_o  & !\nWR[3]~input_o )))

	.dataa(\Address[2]~input_o ),
	.datab(\Address[4]~input_o ),
	.datac(\Address[3]~input_o ),
	.datad(\nWR[3]~input_o ),
	.cin(gnd),
	.combout(\DataReg[7][24]~27_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[7][24]~27 .lut_mask = 16'h0080;
defparam \DataReg[7][24]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N11
dffeas \DataReg[7][24] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[24]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[7][24]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[7][24] .is_wysiwyg = "true";
defparam \DataReg[7][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N24
fiftyfivenm_lcell_comb \DataReg[5][24]~feeder (
// Equation(s):
// \DataReg[5][24]~feeder_combout  = \Data[24]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[24]~input_o ),
	.cin(gnd),
	.combout(\DataReg[5][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[5][24]~feeder .lut_mask = 16'hFF00;
defparam \DataReg[5][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N8
fiftyfivenm_lcell_comb \DataReg[5][24]~24 (
// Equation(s):
// \DataReg[5][24]~24_combout  = (\Address[2]~input_o  & (\Address[4]~input_o  & (!\Address[3]~input_o  & !\nWR[3]~input_o )))

	.dataa(\Address[2]~input_o ),
	.datab(\Address[4]~input_o ),
	.datac(\Address[3]~input_o ),
	.datad(\nWR[3]~input_o ),
	.cin(gnd),
	.combout(\DataReg[5][24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[5][24]~24 .lut_mask = 16'h0008;
defparam \DataReg[5][24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N25
dffeas \DataReg[5][24] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(\DataReg[5][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataReg[5][24]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[5][24] .is_wysiwyg = "true";
defparam \DataReg[5][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N10
fiftyfivenm_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = (\Mux7~0_combout  & (((\DataReg[7][24]~q )) # (!\Address[2]~input_o ))) # (!\Mux7~0_combout  & (\Address[2]~input_o  & ((\DataReg[5][24]~q ))))

	.dataa(\Mux7~0_combout ),
	.datab(\Address[2]~input_o ),
	.datac(\DataReg[7][24]~q ),
	.datad(\DataReg[5][24]~q ),
	.cin(gnd),
	.combout(\Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~1 .lut_mask = 16'hE6A2;
defparam \Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N28
fiftyfivenm_lcell_comb \Mux7~4 (
// Equation(s):
// \Mux7~4_combout  = (\Address[4]~input_o  & ((\Mux7~1_combout ))) # (!\Address[4]~input_o  & (\Mux7~3_combout ))

	.dataa(gnd),
	.datab(\Mux7~3_combout ),
	.datac(\Address[4]~input_o ),
	.datad(\Mux7~1_combout ),
	.cin(gnd),
	.combout(\Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~4 .lut_mask = 16'hFC0C;
defparam \Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y10_N1
fiftyfivenm_io_ibuf \Data[25]~input (
	.i(Data[25]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Data[25]~input_o ));
// synopsys translate_off
defparam \Data[25]~input .bus_hold = "false";
defparam \Data[25]~input .listen_to_nsleep_signal = "false";
defparam \Data[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y19_N29
dffeas \DataReg[1][25] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[25]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[1][24]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[1][25] .is_wysiwyg = "true";
defparam \DataReg[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y19_N7
dffeas \DataReg[0][25] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[25]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[0][24]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[0][25] .is_wysiwyg = "true";
defparam \DataReg[0][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N6
fiftyfivenm_lcell_comb \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = (\Address[3]~input_o  & (((\Address[2]~input_o )))) # (!\Address[3]~input_o  & ((\Address[2]~input_o  & (\DataReg[1][25]~q )) # (!\Address[2]~input_o  & ((\DataReg[0][25]~q )))))

	.dataa(\Address[3]~input_o ),
	.datab(\DataReg[1][25]~q ),
	.datac(\DataReg[0][25]~q ),
	.datad(\Address[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~2 .lut_mask = 16'hEE50;
defparam \Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y19_N31
dffeas \DataReg[3][25] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[25]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[3][24]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[3][25] .is_wysiwyg = "true";
defparam \DataReg[3][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y19_N21
dffeas \DataReg[2][25] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[25]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[2][24]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[2][25] .is_wysiwyg = "true";
defparam \DataReg[2][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N30
fiftyfivenm_lcell_comb \Mux6~3 (
// Equation(s):
// \Mux6~3_combout  = (\Mux6~2_combout  & (((\DataReg[3][25]~q )) # (!\Address[3]~input_o ))) # (!\Mux6~2_combout  & (\Address[3]~input_o  & ((\DataReg[2][25]~q ))))

	.dataa(\Mux6~2_combout ),
	.datab(\Address[3]~input_o ),
	.datac(\DataReg[3][25]~q ),
	.datad(\DataReg[2][25]~q ),
	.cin(gnd),
	.combout(\Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~3 .lut_mask = 16'hE6A2;
defparam \Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N31
dffeas \DataReg[5][25] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[25]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[5][24]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[5][25] .is_wysiwyg = "true";
defparam \DataReg[5][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y20_N9
dffeas \DataReg[7][25] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[25]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[7][24]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[7][25] .is_wysiwyg = "true";
defparam \DataReg[7][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y20_N7
dffeas \DataReg[4][25] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[25]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[4][24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[4][25] .is_wysiwyg = "true";
defparam \DataReg[4][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y20_N13
dffeas \DataReg[6][25] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[25]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[6][24]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[6][25] .is_wysiwyg = "true";
defparam \DataReg[6][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N6
fiftyfivenm_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\Address[2]~input_o  & (\Address[3]~input_o )) # (!\Address[2]~input_o  & ((\Address[3]~input_o  & ((\DataReg[6][25]~q ))) # (!\Address[3]~input_o  & (\DataReg[4][25]~q ))))

	.dataa(\Address[2]~input_o ),
	.datab(\Address[3]~input_o ),
	.datac(\DataReg[4][25]~q ),
	.datad(\DataReg[6][25]~q ),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'hDC98;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N8
fiftyfivenm_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = (\Address[2]~input_o  & ((\Mux6~0_combout  & ((\DataReg[7][25]~q ))) # (!\Mux6~0_combout  & (\DataReg[5][25]~q )))) # (!\Address[2]~input_o  & (((\Mux6~0_combout ))))

	.dataa(\DataReg[5][25]~q ),
	.datab(\Address[2]~input_o ),
	.datac(\DataReg[7][25]~q ),
	.datad(\Mux6~0_combout ),
	.cin(gnd),
	.combout(\Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~1 .lut_mask = 16'hF388;
defparam \Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N8
fiftyfivenm_lcell_comb \Mux6~4 (
// Equation(s):
// \Mux6~4_combout  = (\Address[4]~input_o  & ((\Mux6~1_combout ))) # (!\Address[4]~input_o  & (\Mux6~3_combout ))

	.dataa(\Mux6~3_combout ),
	.datab(\Address[4]~input_o ),
	.datac(gnd),
	.datad(\Mux6~1_combout ),
	.cin(gnd),
	.combout(\Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~4 .lut_mask = 16'hEE22;
defparam \Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y17_N1
fiftyfivenm_io_ibuf \Data[26]~input (
	.i(Data[26]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Data[26]~input_o ));
// synopsys translate_off
defparam \Data[26]~input .bus_hold = "false";
defparam \Data[26]~input .listen_to_nsleep_signal = "false";
defparam \Data[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y20_N9
dffeas \DataReg[6][26] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[26]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[6][24]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[6][26] .is_wysiwyg = "true";
defparam \DataReg[6][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y20_N11
dffeas \DataReg[4][26] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[26]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[4][24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[4][26] .is_wysiwyg = "true";
defparam \DataReg[4][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N10
fiftyfivenm_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\Address[2]~input_o  & (((\Address[3]~input_o )))) # (!\Address[2]~input_o  & ((\Address[3]~input_o  & (\DataReg[6][26]~q )) # (!\Address[3]~input_o  & ((\DataReg[4][26]~q )))))

	.dataa(\Address[2]~input_o ),
	.datab(\DataReg[6][26]~q ),
	.datac(\DataReg[4][26]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'hEE50;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N13
dffeas \DataReg[7][26] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[26]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[7][24]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[7][26] .is_wysiwyg = "true";
defparam \DataReg[7][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y20_N3
dffeas \DataReg[5][26] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[26]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[5][24]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[5][26] .is_wysiwyg = "true";
defparam \DataReg[5][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N12
fiftyfivenm_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = (\Mux5~0_combout  & (((\DataReg[7][26]~q )) # (!\Address[2]~input_o ))) # (!\Mux5~0_combout  & (\Address[2]~input_o  & ((\DataReg[5][26]~q ))))

	.dataa(\Mux5~0_combout ),
	.datab(\Address[2]~input_o ),
	.datac(\DataReg[7][26]~q ),
	.datad(\DataReg[5][26]~q ),
	.cin(gnd),
	.combout(\Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~1 .lut_mask = 16'hE6A2;
defparam \Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N25
dffeas \DataReg[1][26] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[26]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[1][24]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[1][26] .is_wysiwyg = "true";
defparam \DataReg[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y19_N11
dffeas \DataReg[0][26] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[26]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[0][24]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[0][26] .is_wysiwyg = "true";
defparam \DataReg[0][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N10
fiftyfivenm_lcell_comb \Mux5~2 (
// Equation(s):
// \Mux5~2_combout  = (\Address[3]~input_o  & (((\Address[2]~input_o )))) # (!\Address[3]~input_o  & ((\Address[2]~input_o  & (\DataReg[1][26]~q )) # (!\Address[2]~input_o  & ((\DataReg[0][26]~q )))))

	.dataa(\Address[3]~input_o ),
	.datab(\DataReg[1][26]~q ),
	.datac(\DataReg[0][26]~q ),
	.datad(\Address[2]~input_o ),
	.cin(gnd),
	.combout(\Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~2 .lut_mask = 16'hEE50;
defparam \Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y19_N3
dffeas \DataReg[3][26] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[26]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[3][24]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[3][26] .is_wysiwyg = "true";
defparam \DataReg[3][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y19_N17
dffeas \DataReg[2][26] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[26]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[2][24]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[2][26] .is_wysiwyg = "true";
defparam \DataReg[2][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N2
fiftyfivenm_lcell_comb \Mux5~3 (
// Equation(s):
// \Mux5~3_combout  = (\Mux5~2_combout  & (((\DataReg[3][26]~q )) # (!\Address[3]~input_o ))) # (!\Mux5~2_combout  & (\Address[3]~input_o  & ((\DataReg[2][26]~q ))))

	.dataa(\Mux5~2_combout ),
	.datab(\Address[3]~input_o ),
	.datac(\DataReg[3][26]~q ),
	.datad(\DataReg[2][26]~q ),
	.cin(gnd),
	.combout(\Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~3 .lut_mask = 16'hE6A2;
defparam \Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N4
fiftyfivenm_lcell_comb \Mux5~4 (
// Equation(s):
// \Mux5~4_combout  = (\Address[4]~input_o  & (\Mux5~1_combout )) # (!\Address[4]~input_o  & ((\Mux5~3_combout )))

	.dataa(\Mux5~1_combout ),
	.datab(\Address[4]~input_o ),
	.datac(gnd),
	.datad(\Mux5~3_combout ),
	.cin(gnd),
	.combout(\Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~4 .lut_mask = 16'hBB88;
defparam \Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y22_N8
fiftyfivenm_io_ibuf \Data[27]~input (
	.i(Data[27]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Data[27]~input_o ));
// synopsys translate_off
defparam \Data[27]~input .bus_hold = "false";
defparam \Data[27]~input .listen_to_nsleep_signal = "false";
defparam \Data[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N12
fiftyfivenm_lcell_comb \DataReg[1][27]~feeder (
// Equation(s):
// \DataReg[1][27]~feeder_combout  = \Data[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[27]~input_o ),
	.cin(gnd),
	.combout(\DataReg[1][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[1][27]~feeder .lut_mask = 16'hFF00;
defparam \DataReg[1][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N13
dffeas \DataReg[1][27] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(\DataReg[1][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataReg[1][24]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[1][27] .is_wysiwyg = "true";
defparam \DataReg[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y19_N15
dffeas \DataReg[0][27] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[27]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[0][24]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[0][27] .is_wysiwyg = "true";
defparam \DataReg[0][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N14
fiftyfivenm_lcell_comb \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = (\Address[2]~input_o  & ((\DataReg[1][27]~q ) # ((\Address[3]~input_o )))) # (!\Address[2]~input_o  & (((\DataReg[0][27]~q  & !\Address[3]~input_o ))))

	.dataa(\DataReg[1][27]~q ),
	.datab(\Address[2]~input_o ),
	.datac(\DataReg[0][27]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~2 .lut_mask = 16'hCCB8;
defparam \Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y19_N1
dffeas \DataReg[3][27] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[27]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[3][24]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[3][27] .is_wysiwyg = "true";
defparam \DataReg[3][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y19_N7
dffeas \DataReg[2][27] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[27]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[2][24]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[2][27] .is_wysiwyg = "true";
defparam \DataReg[2][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N0
fiftyfivenm_lcell_comb \Mux4~3 (
// Equation(s):
// \Mux4~3_combout  = (\Mux4~2_combout  & (((\DataReg[3][27]~q )) # (!\Address[3]~input_o ))) # (!\Mux4~2_combout  & (\Address[3]~input_o  & ((\DataReg[2][27]~q ))))

	.dataa(\Mux4~2_combout ),
	.datab(\Address[3]~input_o ),
	.datac(\DataReg[3][27]~q ),
	.datad(\DataReg[2][27]~q ),
	.cin(gnd),
	.combout(\Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~3 .lut_mask = 16'hE6A2;
defparam \Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y20_N5
dffeas \DataReg[6][27] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[27]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[6][24]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[6][27] .is_wysiwyg = "true";
defparam \DataReg[6][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y20_N31
dffeas \DataReg[4][27] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[27]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[4][24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[4][27] .is_wysiwyg = "true";
defparam \DataReg[4][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N30
fiftyfivenm_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\Address[2]~input_o  & (((\Address[3]~input_o )))) # (!\Address[2]~input_o  & ((\Address[3]~input_o  & (\DataReg[6][27]~q )) # (!\Address[3]~input_o  & ((\DataReg[4][27]~q )))))

	.dataa(\Address[2]~input_o ),
	.datab(\DataReg[6][27]~q ),
	.datac(\DataReg[4][27]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'hEE50;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N1
dffeas \DataReg[7][27] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[27]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[7][24]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[7][27] .is_wysiwyg = "true";
defparam \DataReg[7][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N6
fiftyfivenm_lcell_comb \DataReg[5][27]~feeder (
// Equation(s):
// \DataReg[5][27]~feeder_combout  = \Data[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[27]~input_o ),
	.cin(gnd),
	.combout(\DataReg[5][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[5][27]~feeder .lut_mask = 16'hFF00;
defparam \DataReg[5][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N7
dffeas \DataReg[5][27] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(\DataReg[5][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataReg[5][24]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[5][27] .is_wysiwyg = "true";
defparam \DataReg[5][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N0
fiftyfivenm_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = (\Mux4~0_combout  & (((\DataReg[7][27]~q )) # (!\Address[2]~input_o ))) # (!\Mux4~0_combout  & (\Address[2]~input_o  & ((\DataReg[5][27]~q ))))

	.dataa(\Mux4~0_combout ),
	.datab(\Address[2]~input_o ),
	.datac(\DataReg[7][27]~q ),
	.datad(\DataReg[5][27]~q ),
	.cin(gnd),
	.combout(\Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~1 .lut_mask = 16'hE6A2;
defparam \Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N26
fiftyfivenm_lcell_comb \Mux4~4 (
// Equation(s):
// \Mux4~4_combout  = (\Address[4]~input_o  & ((\Mux4~1_combout ))) # (!\Address[4]~input_o  & (\Mux4~3_combout ))

	.dataa(\Mux4~3_combout ),
	.datab(\Address[4]~input_o ),
	.datac(gnd),
	.datad(\Mux4~1_combout ),
	.cin(gnd),
	.combout(\Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~4 .lut_mask = 16'hEE22;
defparam \Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y22_N1
fiftyfivenm_io_ibuf \Data[28]~input (
	.i(Data[28]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Data[28]~input_o ));
// synopsys translate_off
defparam \Data[28]~input .bus_hold = "false";
defparam \Data[28]~input .listen_to_nsleep_signal = "false";
defparam \Data[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N8
fiftyfivenm_lcell_comb \DataReg[1][28]~feeder (
// Equation(s):
// \DataReg[1][28]~feeder_combout  = \Data[28]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[28]~input_o ),
	.cin(gnd),
	.combout(\DataReg[1][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[1][28]~feeder .lut_mask = 16'hFF00;
defparam \DataReg[1][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N9
dffeas \DataReg[1][28] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(\DataReg[1][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataReg[1][24]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[1][28] .is_wysiwyg = "true";
defparam \DataReg[1][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y19_N27
dffeas \DataReg[0][28] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[28]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[0][24]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[0][28] .is_wysiwyg = "true";
defparam \DataReg[0][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N26
fiftyfivenm_lcell_comb \Mux3~2 (
// Equation(s):
// \Mux3~2_combout  = (\Address[3]~input_o  & (((\Address[2]~input_o )))) # (!\Address[3]~input_o  & ((\Address[2]~input_o  & (\DataReg[1][28]~q )) # (!\Address[2]~input_o  & ((\DataReg[0][28]~q )))))

	.dataa(\Address[3]~input_o ),
	.datab(\DataReg[1][28]~q ),
	.datac(\DataReg[0][28]~q ),
	.datad(\Address[2]~input_o ),
	.cin(gnd),
	.combout(\Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~2 .lut_mask = 16'hEE50;
defparam \Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y19_N29
dffeas \DataReg[3][28] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[28]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[3][24]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[3][28] .is_wysiwyg = "true";
defparam \DataReg[3][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y19_N11
dffeas \DataReg[2][28] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[28]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[2][24]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[2][28] .is_wysiwyg = "true";
defparam \DataReg[2][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N28
fiftyfivenm_lcell_comb \Mux3~3 (
// Equation(s):
// \Mux3~3_combout  = (\Mux3~2_combout  & (((\DataReg[3][28]~q )) # (!\Address[3]~input_o ))) # (!\Mux3~2_combout  & (\Address[3]~input_o  & ((\DataReg[2][28]~q ))))

	.dataa(\Mux3~2_combout ),
	.datab(\Address[3]~input_o ),
	.datac(\DataReg[3][28]~q ),
	.datad(\DataReg[2][28]~q ),
	.cin(gnd),
	.combout(\Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~3 .lut_mask = 16'hE6A2;
defparam \Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N27
dffeas \DataReg[5][28] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[28]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[5][24]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[5][28] .is_wysiwyg = "true";
defparam \DataReg[5][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y20_N21
dffeas \DataReg[7][28] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[28]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[7][24]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[7][28] .is_wysiwyg = "true";
defparam \DataReg[7][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y20_N1
dffeas \DataReg[6][28] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[28]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[6][24]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[6][28] .is_wysiwyg = "true";
defparam \DataReg[6][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y20_N19
dffeas \DataReg[4][28] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[28]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[4][24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[4][28] .is_wysiwyg = "true";
defparam \DataReg[4][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N18
fiftyfivenm_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\Address[2]~input_o  & (((\Address[3]~input_o )))) # (!\Address[2]~input_o  & ((\Address[3]~input_o  & (\DataReg[6][28]~q )) # (!\Address[3]~input_o  & ((\DataReg[4][28]~q )))))

	.dataa(\Address[2]~input_o ),
	.datab(\DataReg[6][28]~q ),
	.datac(\DataReg[4][28]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hEE50;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N20
fiftyfivenm_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = (\Address[2]~input_o  & ((\Mux3~0_combout  & ((\DataReg[7][28]~q ))) # (!\Mux3~0_combout  & (\DataReg[5][28]~q )))) # (!\Address[2]~input_o  & (((\Mux3~0_combout ))))

	.dataa(\DataReg[5][28]~q ),
	.datab(\Address[2]~input_o ),
	.datac(\DataReg[7][28]~q ),
	.datad(\Mux3~0_combout ),
	.cin(gnd),
	.combout(\Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~1 .lut_mask = 16'hF388;
defparam \Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N14
fiftyfivenm_lcell_comb \Mux3~4 (
// Equation(s):
// \Mux3~4_combout  = (\Address[4]~input_o  & ((\Mux3~1_combout ))) # (!\Address[4]~input_o  & (\Mux3~3_combout ))

	.dataa(\Mux3~3_combout ),
	.datab(gnd),
	.datac(\Address[4]~input_o ),
	.datad(\Mux3~1_combout ),
	.cin(gnd),
	.combout(\Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~4 .lut_mask = 16'hFA0A;
defparam \Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y24_N15
fiftyfivenm_io_ibuf \Data[29]~input (
	.i(Data[29]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Data[29]~input_o ));
// synopsys translate_off
defparam \Data[29]~input .bus_hold = "false";
defparam \Data[29]~input .listen_to_nsleep_signal = "false";
defparam \Data[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N10
fiftyfivenm_lcell_comb \DataReg[5][29]~feeder (
// Equation(s):
// \DataReg[5][29]~feeder_combout  = \Data[29]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[29]~input_o ),
	.cin(gnd),
	.combout(\DataReg[5][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[5][29]~feeder .lut_mask = 16'hFF00;
defparam \DataReg[5][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N11
dffeas \DataReg[5][29] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(\DataReg[5][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataReg[5][24]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[5][29] .is_wysiwyg = "true";
defparam \DataReg[5][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y21_N13
dffeas \DataReg[7][29] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[29]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[7][24]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[7][29] .is_wysiwyg = "true";
defparam \DataReg[7][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y20_N21
dffeas \DataReg[6][29] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[29]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[6][24]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[6][29] .is_wysiwyg = "true";
defparam \DataReg[6][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y20_N15
dffeas \DataReg[4][29] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[29]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[4][24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[4][29] .is_wysiwyg = "true";
defparam \DataReg[4][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N14
fiftyfivenm_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\Address[2]~input_o  & (((\Address[3]~input_o )))) # (!\Address[2]~input_o  & ((\Address[3]~input_o  & (\DataReg[6][29]~q )) # (!\Address[3]~input_o  & ((\DataReg[4][29]~q )))))

	.dataa(\Address[2]~input_o ),
	.datab(\DataReg[6][29]~q ),
	.datac(\DataReg[4][29]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hEE50;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N12
fiftyfivenm_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = (\Address[2]~input_o  & ((\Mux2~0_combout  & ((\DataReg[7][29]~q ))) # (!\Mux2~0_combout  & (\DataReg[5][29]~q )))) # (!\Address[2]~input_o  & (((\Mux2~0_combout ))))

	.dataa(\DataReg[5][29]~q ),
	.datab(\Address[2]~input_o ),
	.datac(\DataReg[7][29]~q ),
	.datad(\Mux2~0_combout ),
	.cin(gnd),
	.combout(\Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~1 .lut_mask = 16'hF388;
defparam \Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y19_N23
dffeas \DataReg[2][29] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[29]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[2][24]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[2][29] .is_wysiwyg = "true";
defparam \DataReg[2][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y19_N25
dffeas \DataReg[3][29] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[29]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[3][24]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[3][29] .is_wysiwyg = "true";
defparam \DataReg[3][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N20
fiftyfivenm_lcell_comb \DataReg[1][29]~feeder (
// Equation(s):
// \DataReg[1][29]~feeder_combout  = \Data[29]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[29]~input_o ),
	.cin(gnd),
	.combout(\DataReg[1][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[1][29]~feeder .lut_mask = 16'hFF00;
defparam \DataReg[1][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N21
dffeas \DataReg[1][29] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(\DataReg[1][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataReg[1][24]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[1][29] .is_wysiwyg = "true";
defparam \DataReg[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y19_N31
dffeas \DataReg[0][29] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[29]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[0][24]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[0][29] .is_wysiwyg = "true";
defparam \DataReg[0][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N30
fiftyfivenm_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = (\Address[3]~input_o  & (((\Address[2]~input_o )))) # (!\Address[3]~input_o  & ((\Address[2]~input_o  & (\DataReg[1][29]~q )) # (!\Address[2]~input_o  & ((\DataReg[0][29]~q )))))

	.dataa(\Address[3]~input_o ),
	.datab(\DataReg[1][29]~q ),
	.datac(\DataReg[0][29]~q ),
	.datad(\Address[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~2 .lut_mask = 16'hEE50;
defparam \Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N24
fiftyfivenm_lcell_comb \Mux2~3 (
// Equation(s):
// \Mux2~3_combout  = (\Address[3]~input_o  & ((\Mux2~2_combout  & ((\DataReg[3][29]~q ))) # (!\Mux2~2_combout  & (\DataReg[2][29]~q )))) # (!\Address[3]~input_o  & (((\Mux2~2_combout ))))

	.dataa(\DataReg[2][29]~q ),
	.datab(\Address[3]~input_o ),
	.datac(\DataReg[3][29]~q ),
	.datad(\Mux2~2_combout ),
	.cin(gnd),
	.combout(\Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~3 .lut_mask = 16'hF388;
defparam \Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N22
fiftyfivenm_lcell_comb \Mux2~4 (
// Equation(s):
// \Mux2~4_combout  = (\Address[4]~input_o  & (\Mux2~1_combout )) # (!\Address[4]~input_o  & ((\Mux2~3_combout )))

	.dataa(\Mux2~1_combout ),
	.datab(\Mux2~3_combout ),
	.datac(\Address[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~4 .lut_mask = 16'hACAC;
defparam \Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y15_N22
fiftyfivenm_io_ibuf \Data[30]~input (
	.i(Data[30]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Data[30]~input_o ));
// synopsys translate_off
defparam \Data[30]~input .bus_hold = "false";
defparam \Data[30]~input .listen_to_nsleep_signal = "false";
defparam \Data[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X44_Y19_N5
dffeas \DataReg[2][30] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[30]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[2][24]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[2][30] .is_wysiwyg = "true";
defparam \DataReg[2][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y19_N27
dffeas \DataReg[3][30] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[30]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[3][24]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[3][30] .is_wysiwyg = "true";
defparam \DataReg[3][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N0
fiftyfivenm_lcell_comb \DataReg[1][30]~feeder (
// Equation(s):
// \DataReg[1][30]~feeder_combout  = \Data[30]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[30]~input_o ),
	.cin(gnd),
	.combout(\DataReg[1][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[1][30]~feeder .lut_mask = 16'hFF00;
defparam \DataReg[1][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N1
dffeas \DataReg[1][30] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(\DataReg[1][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataReg[1][24]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[1][30] .is_wysiwyg = "true";
defparam \DataReg[1][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y19_N19
dffeas \DataReg[0][30] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[30]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[0][24]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[0][30] .is_wysiwyg = "true";
defparam \DataReg[0][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N18
fiftyfivenm_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = (\Address[3]~input_o  & (((\Address[2]~input_o )))) # (!\Address[3]~input_o  & ((\Address[2]~input_o  & (\DataReg[1][30]~q )) # (!\Address[2]~input_o  & ((\DataReg[0][30]~q )))))

	.dataa(\Address[3]~input_o ),
	.datab(\DataReg[1][30]~q ),
	.datac(\DataReg[0][30]~q ),
	.datad(\Address[2]~input_o ),
	.cin(gnd),
	.combout(\Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~2 .lut_mask = 16'hEE50;
defparam \Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N26
fiftyfivenm_lcell_comb \Mux1~3 (
// Equation(s):
// \Mux1~3_combout  = (\Address[3]~input_o  & ((\Mux1~2_combout  & ((\DataReg[3][30]~q ))) # (!\Mux1~2_combout  & (\DataReg[2][30]~q )))) # (!\Address[3]~input_o  & (((\Mux1~2_combout ))))

	.dataa(\DataReg[2][30]~q ),
	.datab(\Address[3]~input_o ),
	.datac(\DataReg[3][30]~q ),
	.datad(\Mux1~2_combout ),
	.cin(gnd),
	.combout(\Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~3 .lut_mask = 16'hF388;
defparam \Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y20_N17
dffeas \DataReg[6][30] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[30]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[6][24]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[6][30] .is_wysiwyg = "true";
defparam \DataReg[6][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y20_N27
dffeas \DataReg[4][30] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[30]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[4][24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[4][30] .is_wysiwyg = "true";
defparam \DataReg[4][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N26
fiftyfivenm_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\Address[2]~input_o  & (((\Address[3]~input_o )))) # (!\Address[2]~input_o  & ((\Address[3]~input_o  & (\DataReg[6][30]~q )) # (!\Address[3]~input_o  & ((\DataReg[4][30]~q )))))

	.dataa(\Address[2]~input_o ),
	.datab(\DataReg[6][30]~q ),
	.datac(\DataReg[4][30]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hEE50;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N19
dffeas \DataReg[7][30] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[30]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[7][24]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[7][30] .is_wysiwyg = "true";
defparam \DataReg[7][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N24
fiftyfivenm_lcell_comb \DataReg[5][30]~feeder (
// Equation(s):
// \DataReg[5][30]~feeder_combout  = \Data[30]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[30]~input_o ),
	.cin(gnd),
	.combout(\DataReg[5][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[5][30]~feeder .lut_mask = 16'hFF00;
defparam \DataReg[5][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N25
dffeas \DataReg[5][30] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(\DataReg[5][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataReg[5][24]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[5][30] .is_wysiwyg = "true";
defparam \DataReg[5][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N18
fiftyfivenm_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (\Mux1~0_combout  & (((\DataReg[7][30]~q )) # (!\Address[2]~input_o ))) # (!\Mux1~0_combout  & (\Address[2]~input_o  & ((\DataReg[5][30]~q ))))

	.dataa(\Mux1~0_combout ),
	.datab(\Address[2]~input_o ),
	.datac(\DataReg[7][30]~q ),
	.datad(\DataReg[5][30]~q ),
	.cin(gnd),
	.combout(\Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = 16'hE6A2;
defparam \Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N20
fiftyfivenm_lcell_comb \Mux1~4 (
// Equation(s):
// \Mux1~4_combout  = (\Address[4]~input_o  & ((\Mux1~1_combout ))) # (!\Address[4]~input_o  & (\Mux1~3_combout ))

	.dataa(\Mux1~3_combout ),
	.datab(\Address[4]~input_o ),
	.datac(gnd),
	.datad(\Mux1~1_combout ),
	.cin(gnd),
	.combout(\Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~4 .lut_mask = 16'hEE22;
defparam \Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y24_N1
fiftyfivenm_io_ibuf \Data[31]~input (
	.i(Data[31]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Data[31]~input_o ));
// synopsys translate_off
defparam \Data[31]~input .bus_hold = "false";
defparam \Data[31]~input .listen_to_nsleep_signal = "false";
defparam \Data[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X44_Y19_N13
dffeas \DataReg[2][31] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[31]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[2][24]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[2][31] .is_wysiwyg = "true";
defparam \DataReg[2][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y19_N15
dffeas \DataReg[3][31] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[31]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[3][24]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[3][31] .is_wysiwyg = "true";
defparam \DataReg[3][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N4
fiftyfivenm_lcell_comb \DataReg[1][31]~feeder (
// Equation(s):
// \DataReg[1][31]~feeder_combout  = \Data[31]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[31]~input_o ),
	.cin(gnd),
	.combout(\DataReg[1][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DataReg[1][31]~feeder .lut_mask = 16'hFF00;
defparam \DataReg[1][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N5
dffeas \DataReg[1][31] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(\DataReg[1][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataReg[1][24]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[1][31] .is_wysiwyg = "true";
defparam \DataReg[1][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y19_N23
dffeas \DataReg[0][31] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[31]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[0][24]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[0][31] .is_wysiwyg = "true";
defparam \DataReg[0][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N22
fiftyfivenm_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = (\Address[3]~input_o  & (((\Address[2]~input_o )))) # (!\Address[3]~input_o  & ((\Address[2]~input_o  & (\DataReg[1][31]~q )) # (!\Address[2]~input_o  & ((\DataReg[0][31]~q )))))

	.dataa(\Address[3]~input_o ),
	.datab(\DataReg[1][31]~q ),
	.datac(\DataReg[0][31]~q ),
	.datad(\Address[2]~input_o ),
	.cin(gnd),
	.combout(\Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~2 .lut_mask = 16'hEE50;
defparam \Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N14
fiftyfivenm_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = (\Address[3]~input_o  & ((\Mux0~2_combout  & ((\DataReg[3][31]~q ))) # (!\Mux0~2_combout  & (\DataReg[2][31]~q )))) # (!\Address[3]~input_o  & (((\Mux0~2_combout ))))

	.dataa(\DataReg[2][31]~q ),
	.datab(\Address[3]~input_o ),
	.datac(\DataReg[3][31]~q ),
	.datad(\Mux0~2_combout ),
	.cin(gnd),
	.combout(\Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~3 .lut_mask = 16'hF388;
defparam \Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y20_N29
dffeas \DataReg[6][31] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[31]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[6][24]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[6][31] .is_wysiwyg = "true";
defparam \DataReg[6][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y20_N23
dffeas \DataReg[4][31] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[31]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[4][24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[4][31] .is_wysiwyg = "true";
defparam \DataReg[4][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N22
fiftyfivenm_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\Address[2]~input_o  & (((\Address[3]~input_o )))) # (!\Address[2]~input_o  & ((\Address[3]~input_o  & (\DataReg[6][31]~q )) # (!\Address[3]~input_o  & ((\DataReg[4][31]~q )))))

	.dataa(\Address[2]~input_o ),
	.datab(\DataReg[6][31]~q ),
	.datac(\DataReg[4][31]~q ),
	.datad(\Address[3]~input_o ),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hEE50;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N19
dffeas \DataReg[7][31] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[31]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[7][24]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[7][31] .is_wysiwyg = "true";
defparam \DataReg[7][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y20_N17
dffeas \DataReg[5][31] (
	.clk(\BCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[31]~input_o ),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataReg[5][24]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataReg[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataReg[5][31] .is_wysiwyg = "true";
defparam \DataReg[5][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N18
fiftyfivenm_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\Mux0~0_combout  & (((\DataReg[7][31]~q )) # (!\Address[2]~input_o ))) # (!\Mux0~0_combout  & (\Address[2]~input_o  & ((\DataReg[5][31]~q ))))

	.dataa(\Mux0~0_combout ),
	.datab(\Address[2]~input_o ),
	.datac(\DataReg[7][31]~q ),
	.datad(\DataReg[5][31]~q ),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'hE6A2;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N4
fiftyfivenm_lcell_comb \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = (\Address[4]~input_o  & ((\Mux0~1_combout ))) # (!\Address[4]~input_o  & (\Mux0~3_combout ))

	.dataa(gnd),
	.datab(\Mux0~3_combout ),
	.datac(\Address[4]~input_o ),
	.datad(\Mux0~1_combout ),
	.cin(gnd),
	.combout(\Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~4 .lut_mask = 16'hFC0C;
defparam \Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PLL_1
fiftyfivenm_pll \pll|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\BCLK~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \pll|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .c0_low = 3;
defparam \pll|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \pll|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll|altpll_component|auto_generated|pll1 .clk0_divide_by = 3;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 5;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 16666;
defparam \pll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \pll|altpll_component|auto_generated|pll1 .m = 10;
defparam \pll|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .n = 1;
defparam \pll|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \pll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \pll|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
fiftyfivenm_clkctrl \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X16_Y17_N8
fiftyfivenm_io_ibuf \Address[0]~input (
	.i(Address[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Address[0]~input_o ));
// synopsys translate_off
defparam \Address[0]~input .bus_hold = "false";
defparam \Address[0]~input .listen_to_nsleep_signal = "false";
defparam \Address[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y16_N22
fiftyfivenm_io_ibuf \Address[1]~input (
	.i(Address[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Address[1]~input_o ));
// synopsys translate_off
defparam \Address[1]~input .bus_hold = "false";
defparam \Address[1]~input .listen_to_nsleep_signal = "false";
defparam \Address[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y2_N15
fiftyfivenm_io_ibuf \Address[5]~input (
	.i(Address[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Address[5]~input_o ));
// synopsys translate_off
defparam \Address[5]~input .bus_hold = "false";
defparam \Address[5]~input .listen_to_nsleep_signal = "false";
defparam \Address[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y17_N29
fiftyfivenm_io_ibuf \Address[6]~input (
	.i(Address[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Address[6]~input_o ));
// synopsys translate_off
defparam \Address[6]~input .bus_hold = "false";
defparam \Address[6]~input .listen_to_nsleep_signal = "false";
defparam \Address[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y17_N22
fiftyfivenm_io_ibuf \Address[7]~input (
	.i(Address[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Address[7]~input_o ));
// synopsys translate_off
defparam \Address[7]~input .bus_hold = "false";
defparam \Address[7]~input .listen_to_nsleep_signal = "false";
defparam \Address[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y17_N1
fiftyfivenm_io_ibuf \Address[8]~input (
	.i(Address[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Address[8]~input_o ));
// synopsys translate_off
defparam \Address[8]~input .bus_hold = "false";
defparam \Address[8]~input .listen_to_nsleep_signal = "false";
defparam \Address[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y17_N15
fiftyfivenm_io_ibuf \Address[9]~input (
	.i(Address[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Address[9]~input_o ));
// synopsys translate_off
defparam \Address[9]~input .bus_hold = "false";
defparam \Address[9]~input .listen_to_nsleep_signal = "false";
defparam \Address[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y18_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X25_Y28_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

endmodule
