// Seed: 1279827484
module module_0 (
    input tri id_0,
    input uwire id_1,
    input supply0 id_2,
    input wand id_3,
    input supply0 id_4,
    input wor id_5,
    output wand id_6,
    input supply1 id_7,
    input wor id_8,
    output supply0 id_9,
    input supply1 id_10,
    input supply0 id_11,
    input tri1 id_12,
    input supply1 id_13,
    input tri1 id_14
    , id_18,
    input uwire id_15,
    output supply1 id_16
);
  wire id_19;
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    input wor id_2,
    input wor id_3,
    output logic id_4
);
  wire id_6;
  module_0(
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_3,
      id_1,
      id_3,
      id_2,
      id_1,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_0
  );
  wire id_7;
  always @* id_4 <= !id_2;
endmodule
