#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Oct 31 15:46:00 2025
# Process ID: 12284
# Current directory: C:/Users/sudea/capstone_design_final/capstone_design_final.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/sudea/capstone_design_final/capstone_design_final.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/sudea/capstone_design_final/capstone_design_final.runs/impl_1\vivado.jou
# Running On: BOOK-Q06N8541RB, OS: Windows, CPU Frequency: 3302 MHz, CPU Physical cores: 8, Host memory: 33834 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sudea/capstone_design_final/sa_engine_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ip/design_1_sa_engine_ip_0_0/design_1_sa_engine_ip_0_0.dcp' for cell 'design_1_i/sa_engine_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ip/design_1_s00_mmu_0/design_1_s00_mmu_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_mmu'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 1261.914 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1459 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst'
INFO: [Project 1-1714] 10 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1261.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 69 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 31 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 38 instances

21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1261.914 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.832 . Memory (MB): peak = 1261.914 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 55efa7d1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1577.477 ; gain = 315.562

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i[49]_i_1__0 into driver instance design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_5, which resulted in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11b287d29

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.528 . Memory (MB): peak = 1892.168 ; gain = 0.105
INFO: [Opt 31-389] Phase Retarget created 45 cells and removed 104 cells
INFO: [Opt 31-1021] In phase Retarget, 90 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 9 load pin(s).
Phase 2 Constant propagation | Checksum: 167c55f76

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.808 . Memory (MB): peak = 1892.168 ; gain = 0.105
INFO: [Opt 31-389] Phase Constant propagation created 402 cells and removed 1313 cells
INFO: [Opt 31-1021] In phase Constant propagation, 90 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 103844a96

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1892.168 ; gain = 0.105
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 705 cells
INFO: [Opt 31-1021] In phase Sweep, 320 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 103844a96

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1892.168 ; gain = 0.105
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 103844a96

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1892.168 ; gain = 0.105
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/first_step_q[4]_i_1__0 into driver instance design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/first_step_q[8]_i_2__0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/first_step_q[4]_i_1 into driver instance design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/first_step_q[8]_i_2, which resulted in an inversion of 1 pins
Phase 6 Post Processing Netlist | Checksum: 18b565db2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1892.168 ; gain = 0.105
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 110 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              45  |             104  |                                             90  |
|  Constant propagation         |             402  |            1313  |                                             90  |
|  Sweep                        |               0  |             705  |                                            320  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                            110  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1892.168 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1e382d4ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1892.168 ; gain = 0.105

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: c885b63a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2019.898 ; gain = 0.000
Ending Power Optimization Task | Checksum: c885b63a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2019.898 ; gain = 127.730

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c885b63a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2019.898 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2019.898 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 133832b4c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2019.898 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2019.898 ; gain = 757.984
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2019.898 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/sudea/capstone_design_final/capstone_design_final.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/sudea/capstone_design_final/capstone_design_final.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[10] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_7_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[10] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_7_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[10] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_7_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[10] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_7_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dma_cnt_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[11] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_6_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[11] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_6_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[11] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_6_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[11] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_6_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dma_cnt_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[12] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_5_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[12] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_5_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[12] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_5_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[12] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_5_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dma_cnt_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[13] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_4_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[13] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_4_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[13] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_4_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[13] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_4_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dma_cnt_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[14] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/dpram_in_addra[10]) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[14] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/dpram_in_addra[10]) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[14] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/dpram_in_addra[10]) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[14] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/dpram_in_addra[10]) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dma_cnt_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[10] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_5__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[10] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_5__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[10] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_5__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[10] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_5__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dma_cnt_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[11] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_4__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[11] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_4__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[11] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_4__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[11] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_4__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dma_cnt_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[12] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_3__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[12] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_3__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[12] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_3__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[12] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_3__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dma_cnt_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[13] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/dpram_out_addrb[10]) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[13] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/dpram_out_addrb[10]) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[13] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/dpram_out_addrb[10]) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[13] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/dpram_out_addrb[10]) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dma_cnt_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[9] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_6__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[9] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_6__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[9] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_6__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[9] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_6__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dma_cnt_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2019.898 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 82d1efec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2019.898 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2019.898 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f47c172d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.622 . Memory (MB): peak = 2019.898 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 4edd9bdf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2019.898 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 4edd9bdf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2019.898 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 4edd9bdf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2019.898 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 5d5c7509

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2019.898 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: b178b61d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2019.898 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 9ebe9af1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2019.898 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 14 LUTNM shape to break, 573 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 7, two critical 7, total 14, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 250 nets or LUTs. Breaked 14 LUTs, combined 236 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2019.898 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           14  |            236  |                   250  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           14  |            236  |                   250  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 13b99d4e1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2019.898 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 16bf9afd9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2019.898 ; gain = 0.000
Phase 2 Global Placement | Checksum: 16bf9afd9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2019.898 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1216041f6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2019.898 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25ae0bbb0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2019.898 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2adb7ff49

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2019.898 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 238717d90

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2019.898 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 223feed2b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2019.898 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 19b45a5d5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2019.898 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1b1012ffa

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2019.898 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 19f435202

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2019.898 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 235dd9ea4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2019.898 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 235dd9ea4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2019.898 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20f078c7d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.643 | TNS=-16.171 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d5de8c67

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.320 . Memory (MB): peak = 2019.898 ; gain = 0.000
INFO: [Place 46-33] Processed net design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/u_sa_controller/SA_EN_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 246f5f306

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.564 . Memory (MB): peak = 2019.898 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 20f078c7d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2019.898 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.508. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 26255be39

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2019.898 ; gain = 0.000

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2019.898 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 26255be39

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2019.898 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 26255be39

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2019.898 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 26255be39

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2019.898 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 26255be39

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2019.898 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2019.898 ; gain = 0.000

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2019.898 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2134c47d5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2019.898 ; gain = 0.000
Ending Placer Task | Checksum: 134b9446c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2019.898 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2019.898 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.749 . Memory (MB): peak = 2019.898 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/sudea/capstone_design_final/capstone_design_final.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2019.898 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2019.898 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.767 . Memory (MB): peak = 2019.898 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/sudea/capstone_design_final/capstone_design_final.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d7583ea0 ConstDB: 0 ShapeSum: 5d6105cc RouteDB: 0
Post Restoration Checksum: NetGraph: d2a489e2 NumContArr: c396368e Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1963ac070

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2086.352 ; gain = 66.453

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1963ac070

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2086.352 ; gain = 66.453

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1963ac070

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2091.098 ; gain = 71.199

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1963ac070

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2091.098 ; gain = 71.199
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 116357624

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2124.133 ; gain = 104.234
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.687  | TNS=0.000  | WHS=-0.221 | THS=-164.897|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 16861
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 16861
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a5a7750d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2138.703 ; gain = 118.805

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1a5a7750d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2138.703 ; gain = 118.805
Phase 3 Initial Routing | Checksum: 1dcf85690

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2167.926 ; gain = 148.027

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5151
 Number of Nodes with overlaps = 1789
 Number of Nodes with overlaps = 785
 Number of Nodes with overlaps = 343
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.576  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21b6e51f4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 2167.926 ; gain = 148.027

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.576  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d573aa49

Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 2167.926 ; gain = 148.027
Phase 4 Rip-up And Reroute | Checksum: 1d573aa49

Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 2167.926 ; gain = 148.027

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15bc4f2f8

Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 2167.926 ; gain = 148.027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.590  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 15bc4f2f8

Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 2167.926 ; gain = 148.027

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15bc4f2f8

Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 2167.926 ; gain = 148.027
Phase 5 Delay and Skew Optimization | Checksum: 15bc4f2f8

Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 2167.926 ; gain = 148.027

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11c921bef

Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 2167.926 ; gain = 148.027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.590  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1aebeb34b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 2167.926 ; gain = 148.027
Phase 6 Post Hold Fix | Checksum: 1aebeb34b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 2167.926 ; gain = 148.027

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.89386 %
  Global Horizontal Routing Utilization  = 4.43534 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1190b8831

Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 2167.926 ; gain = 148.027

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1190b8831

Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 2167.926 ; gain = 148.027

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 612cc548

Time (s): cpu = 00:00:42 ; elapsed = 00:00:40 . Memory (MB): peak = 2167.926 ; gain = 148.027

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.590  | TNS=0.000  | WHS=0.017  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 612cc548

Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 2167.926 ; gain = 148.027
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 2167.926 ; gain = 148.027

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 2167.926 ; gain = 148.027
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2167.926 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/sudea/capstone_design_final/capstone_design_final.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2167.926 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/sudea/capstone_design_final/capstone_design_final.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/sudea/capstone_design_final/capstone_design_final.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
130 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Oct 31 15:48:02 2025...
#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Oct 31 15:48:22 2025
# Process ID: 25852
# Current directory: C:/Users/sudea/capstone_design_final/capstone_design_final.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/sudea/capstone_design_final/capstone_design_final.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/sudea/capstone_design_final/capstone_design_final.runs/impl_1\vivado.jou
# Running On: BOOK-Q06N8541RB, OS: Windows, CPU Frequency: 3302 MHz, CPU Physical cores: 8, Host memory: 33834 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1266.668 ; gain = 4.965
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.391 . Memory (MB): peak = 1267.652 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1440 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1528.363 ; gain = 9.539
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1528.363 ; gain = 9.539
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1528.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 69 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 31 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 37 instances
  SRLC32E => SRL16E: 1 instance 

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.2 (64-bit) build 3367213
open_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1531.395 ; gain = 276.457
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A4)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A1)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A4)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A6)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[10] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_7_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[10] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_7_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[10] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_7_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[10] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_7_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dma_cnt_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[11] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_6_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[11] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_6_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[11] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_6_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[11] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_6_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dma_cnt_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[12] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_5_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[12] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_5_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[12] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_5_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[12] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_5_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dma_cnt_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[13] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_4_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[13] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_4_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[13] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_4_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[13] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_4_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dma_cnt_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[14] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/dpram_in_addra[10]) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[14] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/dpram_in_addra[10]) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[14] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/dpram_in_addra[10]) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[14] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/dpram_in_addra[10]) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dma_cnt_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[10] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_5__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[10] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_5__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[10] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_5__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[10] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_5__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dma_cnt_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[11] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_4__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[11] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_4__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[11] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_4__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[11] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_4__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dma_cnt_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[12] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_3__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[12] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_3__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[12] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_3__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[12] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_3__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dma_cnt_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[13] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/dpram_out_addrb[10]) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[13] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/dpram_out_addrb[10]) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[13] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/dpram_out_addrb[10]) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[13] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/dpram_out_addrb[10]) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dma_cnt_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[9] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_6__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[9] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_6__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[9] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_6__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[9] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_6__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dma_cnt_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 110 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 70 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 53 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2123.754 ; gain = 592.359
INFO: [Common 17-206] Exiting Vivado at Fri Oct 31 15:49:18 2025...
