<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>yosys-master: memory_map.cc Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">yosys-master
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d5/d20/memory__map_8cc_source.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">memory_map.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../d5/d20/memory__map_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *  yosys -- Yosys Open SYnthesis Suite</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *  Copyright (C) 2012  Clifford Wolf &lt;clifford@clifford.at&gt;</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *  </span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *  Permission to use, copy, modify, and/or distribute this software for any</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *  purpose with or without fee is hereby granted, provided that the above</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *  copyright notice and this permission notice appear in all copies.</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *  </span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *  THE SOFTWARE IS PROVIDED &quot;AS IS&quot; AND THE AUTHOR DISCLAIMS ALL WARRANTIES</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../df/d80/register_8h.html">kernel/register.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d7/d7f/log_8h.html">kernel/log.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &lt;sstream&gt;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &lt;set&gt;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &lt;stdlib.h&gt;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<a class="code" href="../../d6/d81/yosys_8h.html#aa8687f3e6fff919b5c71cc2654d69f13">USING_YOSYS_NAMESPACE</a></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<a class="code" href="../../d6/d81/yosys_8h.html#a361de5ff07fc17687fd73f446a380d29">PRIVATE_NAMESPACE_BEGIN</a></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="../../d8/d73/structMemoryMapWorker.html">   29</a></span>&#160;<span class="keyword">struct </span><a class="code" href="../../d8/d73/structMemoryMapWorker.html">MemoryMapWorker</a></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;{</div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="../../d8/d73/structMemoryMapWorker.html#aa110ad9a973dff2addb81eecd653e525">   31</a></span>&#160;    <a class="code" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *<a class="code" href="../../d8/d73/structMemoryMapWorker.html#aa110ad9a973dff2addb81eecd653e525">design</a>;</div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="../../d8/d73/structMemoryMapWorker.html#a6df32965e5754c908297dfaa05405c95">   32</a></span>&#160;    <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="code" href="../../d8/d73/structMemoryMapWorker.html#a6df32965e5754c908297dfaa05405c95">module</a>;</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="../../d8/d73/structMemoryMapWorker.html#ad6c473e0b90a8e9d7b5d5c5942671d63">   34</a></span>&#160;    std::map&lt;std::pair&lt;RTLIL::SigSpec, RTLIL::SigSpec&gt;, <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&gt; <a class="code" href="../../d8/d73/structMemoryMapWorker.html#ad6c473e0b90a8e9d7b5d5c5942671d63">decoder_cache</a>;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="../../d8/d73/structMemoryMapWorker.html#a1b955ade1d700279fd8eedc9c293207a">   36</a></span>&#160;    std::string <a class="code" href="../../d8/d73/structMemoryMapWorker.html#a1b955ade1d700279fd8eedc9c293207a">genid</a>(<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> name, std::string token1 = <span class="stringliteral">&quot;&quot;</span>, <span class="keywordtype">int</span> i = -1, std::string token2 = <span class="stringliteral">&quot;&quot;</span>, <span class="keywordtype">int</span> j = -1, std::string token3 = <span class="stringliteral">&quot;&quot;</span>, <span class="keywordtype">int</span> k = -1, std::string token4 = <span class="stringliteral">&quot;&quot;</span>)</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    {</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        std::stringstream sstr;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        sstr &lt;&lt; <span class="stringliteral">&quot;$memory&quot;</span> &lt;&lt; name.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040">str</a>() &lt;&lt; token1;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        <span class="keywordflow">if</span> (i &gt;= 0)</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;            sstr &lt;&lt; <span class="stringliteral">&quot;[&quot;</span> &lt;&lt; i &lt;&lt; <span class="stringliteral">&quot;]&quot;</span>;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        sstr &lt;&lt; token2;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        <span class="keywordflow">if</span> (j &gt;= 0)</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;            sstr &lt;&lt; <span class="stringliteral">&quot;[&quot;</span> &lt;&lt; j &lt;&lt; <span class="stringliteral">&quot;]&quot;</span>;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        sstr &lt;&lt; token3;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        <span class="keywordflow">if</span> (k &gt;= 0)</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;            sstr &lt;&lt; <span class="stringliteral">&quot;[&quot;</span> &lt;&lt; k &lt;&lt; <span class="stringliteral">&quot;]&quot;</span>;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        sstr &lt;&lt; token4 &lt;&lt; <span class="stringliteral">&quot;$&quot;</span> &lt;&lt; (<a class="code" href="../../da/daf/yosys_8cc.html#aa5be8a502eaaa25be332334ed0252543">autoidx</a>++);</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        <span class="keywordflow">return</span> sstr.str();</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    }</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="../../d8/d73/structMemoryMapWorker.html#a4416cc577a45f3b3ecc3158ffcb3ae24">   58</a></span>&#160;    <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *<a class="code" href="../../d8/d73/structMemoryMapWorker.html#a4416cc577a45f3b3ecc3158ffcb3ae24">addr_decode</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> addr_sig, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> addr_val)</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    {</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        std::pair&lt;RTLIL::SigSpec, RTLIL::SigSpec&gt; key(addr_sig, addr_val);</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(addr_sig) == <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(addr_val));</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d8/d73/structMemoryMapWorker.html#ad6c473e0b90a8e9d7b5d5c5942671d63">decoder_cache</a>.count(key) == 0) {</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(addr_sig) &lt; 2) {</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                <a class="code" href="../../d8/d73/structMemoryMapWorker.html#ad6c473e0b90a8e9d7b5d5c5942671d63">decoder_cache</a>[key] = <a class="code" href="../../d8/d73/structMemoryMapWorker.html#a6df32965e5754c908297dfaa05405c95">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6d18141bfbaa8c562bc85220cb9e96ce">Eq</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, addr_sig, addr_val);</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;            } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                <span class="keywordtype">int</span> split_at = <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(addr_sig) / 2;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> left_eq = <a class="code" href="../../d8/d73/structMemoryMapWorker.html#a4416cc577a45f3b3ecc3158ffcb3ae24">addr_decode</a>(addr_sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(0, split_at), addr_val.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(0, split_at));</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> right_eq = <a class="code" href="../../d8/d73/structMemoryMapWorker.html#a4416cc577a45f3b3ecc3158ffcb3ae24">addr_decode</a>(addr_sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(split_at, <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(addr_sig) - split_at), addr_val.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(split_at, <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(addr_val) - split_at));</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                <a class="code" href="../../d8/d73/structMemoryMapWorker.html#ad6c473e0b90a8e9d7b5d5c5942671d63">decoder_cache</a>[key] = <a class="code" href="../../d8/d73/structMemoryMapWorker.html#a6df32965e5754c908297dfaa05405c95">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6e90177ea93fece3d2df9c050757e907">And</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, left_eq, right_eq);</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;            }</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        }</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> bit = <a class="code" href="../../d8/d73/structMemoryMapWorker.html#ad6c473e0b90a8e9d7b5d5c5942671d63">decoder_cache</a>.at(key);</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(bit.<a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html#ae7b76704347b4d9c70a5f58cd2c8b0f5">wire</a> != <span class="keyword">nullptr</span> &amp;&amp; <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(bit.<a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html#ae7b76704347b4d9c70a5f58cd2c8b0f5">wire</a>) == 1);</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        <span class="keywordflow">return</span> bit.<a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html#ae7b76704347b4d9c70a5f58cd2c8b0f5">wire</a>;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    }</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="../../d8/d73/structMemoryMapWorker.html#a197f390e22afbbcbb1e9b88d8345b82b">   79</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="../../d8/d73/structMemoryMapWorker.html#a197f390e22afbbcbb1e9b88d8345b82b">handle_cell</a>(<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell)</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    {</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        std::set&lt;int&gt; static_ports;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        std::map&lt;int, RTLIL::SigSpec&gt; static_cells_map;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        <span class="keywordtype">int</span> mem_size = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\SIZE&quot;</span>].as_int();</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        <span class="keywordtype">int</span> mem_width = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\WIDTH&quot;</span>].as_int();</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        <span class="keywordtype">int</span> mem_offset = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\OFFSET&quot;</span>].as_int();</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        <span class="keywordtype">int</span> mem_abits = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\ABITS&quot;</span>].as_int();</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        <span class="comment">// delete unused memory cell</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\RD_PORTS&quot;</span>].as_int() == 0 &amp;&amp; cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\WR_PORTS&quot;</span>].as_int() == 0) {</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;            <a class="code" href="../../d8/d73/structMemoryMapWorker.html#a6df32965e5754c908297dfaa05405c95">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438">remove</a>(cell);</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;            <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        }</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        <span class="comment">// all write ports must share the same clock</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> clocks = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\WR_CLK&quot;</span>);</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a> clocks_pol = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\WR_CLK_POLARITY&quot;</span>];</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a> clocks_en = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\WR_CLK_ENABLE&quot;</span>];</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> refclock;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0">RTLIL::State</a> refclock_pol = <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::State::Sx</a>;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; clocks.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>(); i++) {</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> wr_en = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\WR_EN&quot;</span>).<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(i * mem_width, mem_width);</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;            <span class="keywordflow">if</span> (wr_en.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">is_fully_const</a>() &amp;&amp; !wr_en.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ae35046a10e61b1b18f154b365ab74c69">as_bool</a>()) {</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                static_ports.insert(i);</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;            }</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;            <span class="keywordflow">if</span> (clocks_en.<a class="code" href="../../d8/db7/structRTLIL_1_1Const.html#ae5e5cbf7769988072459931e2c902132">bits</a>[i] != <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::State::S1</a>) {</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> wr_addr = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\WR_ADDR&quot;</span>).<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(i*mem_abits, mem_abits);</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> wr_data = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\WR_DATA&quot;</span>).<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(i*mem_width, mem_width);</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                <span class="keywordflow">if</span> (wr_addr.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">is_fully_const</a>()) {</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                    <span class="comment">// FIXME: Actually we should check for wr_en.is_fully_const() also and</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                    <span class="comment">// create a $adff cell with this ports wr_en input as reset pin when wr_en</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                    <span class="comment">// is not a simple static 1.</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                    static_cells_map[wr_addr.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a60a16d8ea442b0419779996a2858c71f">as_int</a>()] = wr_data;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                    static_ports.insert(i);</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                    <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                }</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Not mapping memory cell %s in module %s (write port %d has no clock).\n&quot;</span>,</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), <a class="code" href="../../d8/d73/structMemoryMapWorker.html#a6df32965e5754c908297dfaa05405c95">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), i);</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;            }</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;            <span class="keywordflow">if</span> (refclock.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() == 0) {</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                refclock = clocks.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(i, 1);</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                refclock_pol = clocks_pol.<a class="code" href="../../d8/db7/structRTLIL_1_1Const.html#ae5e5cbf7769988072459931e2c902132">bits</a>[i];</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;            }</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;            <span class="keywordflow">if</span> (clocks.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(i, 1) != refclock || clocks_pol.<a class="code" href="../../d8/db7/structRTLIL_1_1Const.html#ae5e5cbf7769988072459931e2c902132">bits</a>[i] != refclock_pol) {</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Not mapping memory cell %s in module %s (write clock %d is incompatible with other clocks).\n&quot;</span>,</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), <a class="code" href="../../d8/d73/structMemoryMapWorker.html#a6df32965e5754c908297dfaa05405c95">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), i);</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;            }</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        }</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Mapping memory cell %s in module %s:\n&quot;</span>, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), <a class="code" href="../../d8/d73/structMemoryMapWorker.html#a6df32965e5754c908297dfaa05405c95">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        std::vector&lt;RTLIL::SigSpec&gt; data_reg_in;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        std::vector&lt;RTLIL::SigSpec&gt; data_reg_out;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        <span class="keywordtype">int</span> count_static = 0;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; mem_size; i++)</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        {</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;            <span class="keywordflow">if</span> (static_cells_map.count(i) &gt; 0)</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;            {</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                data_reg_in.push_back(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a387d7de6d9289f7c150e025b7ff34475">RTLIL::State::Sz</a>, mem_width));</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                data_reg_out.push_back(static_cells_map[i]);</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                count_static++;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;            }</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;            {</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;                <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *c = <a class="code" href="../../d8/d73/structMemoryMapWorker.html#a6df32965e5754c908297dfaa05405c95">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(<a class="code" href="../../d8/d73/structMemoryMapWorker.html#a1b955ade1d700279fd8eedc9c293207a">genid</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>, <span class="stringliteral">&quot;&quot;</span>, i), <span class="stringliteral">&quot;$dff&quot;</span>);</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\WIDTH&quot;</span>] = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\WIDTH&quot;</span>];</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                <span class="keywordflow">if</span> (clocks_pol.<a class="code" href="../../d8/db7/structRTLIL_1_1Const.html#ae5e5cbf7769988072459931e2c902132">bits</a>.size() &gt; 0) {</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                    c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\CLK_POLARITY&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(clocks_pol.<a class="code" href="../../d8/db7/structRTLIL_1_1Const.html#ae5e5cbf7769988072459931e2c902132">bits</a>[0]);</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                    c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\CLK&quot;</span>, clocks.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(0, 1));</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                    c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\CLK_POLARITY&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::State::S1</a>);</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                    c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\CLK&quot;</span>, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::State::S0</a>));</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                }</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *w_in = <a class="code" href="../../d8/d73/structMemoryMapWorker.html#a6df32965e5754c908297dfaa05405c95">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(<a class="code" href="../../d8/d73/structMemoryMapWorker.html#a1b955ade1d700279fd8eedc9c293207a">genid</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>, <span class="stringliteral">&quot;&quot;</span>, i, <span class="stringliteral">&quot;$d&quot;</span>), mem_width);</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                data_reg_in.push_back(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(w_in));</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\D&quot;</span>, data_reg_in.back());</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                std::string w_out_name = <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s[%d]&quot;</span>, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\MEMID&quot;</span>].decode_string().c_str(), i);</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="../../d8/d73/structMemoryMapWorker.html#a6df32965e5754c908297dfaa05405c95">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>.count(w_out_name) &gt; 0)</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                    w_out_name = <a class="code" href="../../d8/d73/structMemoryMapWorker.html#a1b955ade1d700279fd8eedc9c293207a">genid</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>, <span class="stringliteral">&quot;&quot;</span>, i, <span class="stringliteral">&quot;$q&quot;</span>);</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *w_out = <a class="code" href="../../d8/d73/structMemoryMapWorker.html#a6df32965e5754c908297dfaa05405c95">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(w_out_name, mem_width);</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                w_out-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#ab0074027acd7260a5a71666aec9ab549">start_offset</a> = mem_offset;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                data_reg_out.push_back(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(w_out));</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Q&quot;</span>, data_reg_out.back());</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;            }</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        }</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  created %d $dff cells and %d static cells of width %d.\n&quot;</span>, mem_size-count_static, count_static, mem_width);</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        <span class="keywordtype">int</span> count_dff = 0, count_mux = 0, count_wrmux = 0;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\RD_PORTS&quot;</span>].as_int(); i++)</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        {</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> rd_addr = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\RD_ADDR&quot;</span>).<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(i*mem_abits, mem_abits);</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;            std::vector&lt;RTLIL::SigSpec&gt; rd_signals;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;            rd_signals.push_back(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\RD_DATA&quot;</span>).<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(i*mem_width, mem_width));</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;            <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\RD_CLK_ENABLE&quot;</span>].bits[i] == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::State::S1</a>)</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;            {</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\RD_TRANSPARENT&quot;</span>].bits[i] == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::State::S1</a>)</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                {</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *c = <a class="code" href="../../d8/d73/structMemoryMapWorker.html#a6df32965e5754c908297dfaa05405c95">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(<a class="code" href="../../d8/d73/structMemoryMapWorker.html#a1b955ade1d700279fd8eedc9c293207a">genid</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>, <span class="stringliteral">&quot;$rdreg&quot;</span>, i), <span class="stringliteral">&quot;$dff&quot;</span>);</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                    c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(mem_abits);</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                    c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\CLK_POLARITY&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\RD_CLK_POLARITY&quot;</span>].bits[i]);</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                    c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\CLK&quot;</span>, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\RD_CLK&quot;</span>).<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(i, 1));</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                    c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\D&quot;</span>, rd_addr);</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                    count_dff++;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                    <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *w = <a class="code" href="../../d8/d73/structMemoryMapWorker.html#a6df32965e5754c908297dfaa05405c95">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(<a class="code" href="../../d8/d73/structMemoryMapWorker.html#a1b955ade1d700279fd8eedc9c293207a">genid</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>, <span class="stringliteral">&quot;$rdreg&quot;</span>, i, <span class="stringliteral">&quot;$q&quot;</span>), mem_abits);</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                    c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Q&quot;</span>, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(w));</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                    rd_addr = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(w);</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                }</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                <span class="keywordflow">else</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                {</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *c = <a class="code" href="../../d8/d73/structMemoryMapWorker.html#a6df32965e5754c908297dfaa05405c95">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(<a class="code" href="../../d8/d73/structMemoryMapWorker.html#a1b955ade1d700279fd8eedc9c293207a">genid</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>, <span class="stringliteral">&quot;$rdreg&quot;</span>, i), <span class="stringliteral">&quot;$dff&quot;</span>);</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                    c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\WIDTH&quot;</span>] = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\WIDTH&quot;</span>];</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                    c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\CLK_POLARITY&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\RD_CLK_POLARITY&quot;</span>].bits[i]);</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                    c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\CLK&quot;</span>, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\RD_CLK&quot;</span>).<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(i, 1));</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                    c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Q&quot;</span>, rd_signals.back());</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                    count_dff++;</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                    <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *w = <a class="code" href="../../d8/d73/structMemoryMapWorker.html#a6df32965e5754c908297dfaa05405c95">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(<a class="code" href="../../d8/d73/structMemoryMapWorker.html#a1b955ade1d700279fd8eedc9c293207a">genid</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>, <span class="stringliteral">&quot;$rdreg&quot;</span>, i, <span class="stringliteral">&quot;$d&quot;</span>), mem_width);</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                    rd_signals.clear();</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                    rd_signals.push_back(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(w));</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                    c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\D&quot;</span>, rd_signals.back());</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                }</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;            }</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> j = 0; j &lt; mem_abits; j++)</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;            {</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                std::vector&lt;RTLIL::SigSpec&gt; next_rd_signals;</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> k = 0; k &lt; rd_signals.size(); k++)</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                {</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *c = <a class="code" href="../../d8/d73/structMemoryMapWorker.html#a6df32965e5754c908297dfaa05405c95">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(<a class="code" href="../../d8/d73/structMemoryMapWorker.html#a1b955ade1d700279fd8eedc9c293207a">genid</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>, <span class="stringliteral">&quot;$rdmux&quot;</span>, i, <span class="stringliteral">&quot;&quot;</span>, j, <span class="stringliteral">&quot;&quot;</span>, k), <span class="stringliteral">&quot;$mux&quot;</span>);</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                    c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\WIDTH&quot;</span>] = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\WIDTH&quot;</span>];</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                    c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>, rd_signals[k]);</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                    c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\S&quot;</span>, rd_addr.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(mem_abits-j-1, 1));</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                    count_mux++;</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                    c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>, <a class="code" href="../../d8/d73/structMemoryMapWorker.html#a6df32965e5754c908297dfaa05405c95">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(<a class="code" href="../../d8/d73/structMemoryMapWorker.html#a1b955ade1d700279fd8eedc9c293207a">genid</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>, <span class="stringliteral">&quot;$rdmux&quot;</span>, i, <span class="stringliteral">&quot;&quot;</span>, j, <span class="stringliteral">&quot;&quot;</span>, k, <span class="stringliteral">&quot;$a&quot;</span>), mem_width));</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                    c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>, <a class="code" href="../../d8/d73/structMemoryMapWorker.html#a6df32965e5754c908297dfaa05405c95">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(<a class="code" href="../../d8/d73/structMemoryMapWorker.html#a1b955ade1d700279fd8eedc9c293207a">genid</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>, <span class="stringliteral">&quot;$rdmux&quot;</span>, i, <span class="stringliteral">&quot;&quot;</span>, j, <span class="stringliteral">&quot;&quot;</span>, k, <span class="stringliteral">&quot;$b&quot;</span>), mem_width));</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                    next_rd_signals.push_back(c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>));</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                    next_rd_signals.push_back(c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>));</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                }</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                next_rd_signals.swap(rd_signals);</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;            }</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> j = 0; j &lt; mem_size; j++)</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                <a class="code" href="../../d8/d73/structMemoryMapWorker.html#a6df32965e5754c908297dfaa05405c95">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">connect</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a>(rd_signals[j], data_reg_out[j]));</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        }</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  read interface: %d $dff and %d $mux cells.\n&quot;</span>, count_dff, count_mux);</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; mem_size; i++)</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        {</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;            <span class="keywordflow">if</span> (static_cells_map.count(i) &gt; 0)</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig = data_reg_out[i];</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> j = 0; j &lt; cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\WR_PORTS&quot;</span>].as_int(); j++)</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;            {</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> wr_addr = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\WR_ADDR&quot;</span>).<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(j*mem_abits, mem_abits);</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;                <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> wr_data = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\WR_DATA&quot;</span>).<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(j*mem_width, mem_width);</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> wr_en = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\WR_EN&quot;</span>).<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(j*mem_width, mem_width);</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *w_seladdr = <a class="code" href="../../d8/d73/structMemoryMapWorker.html#a4416cc577a45f3b3ecc3158ffcb3ae24">addr_decode</a>(wr_addr, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(i, mem_abits));</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                <span class="keywordtype">int</span> wr_offset = 0;</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                <span class="keywordflow">while</span> (wr_offset &lt; wr_en.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>())</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;                {</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;                    <span class="keywordtype">int</span> wr_width = 1;</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> wr_bit = wr_en.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(wr_offset, 1);</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                    <span class="keywordflow">while</span> (wr_offset + wr_width &lt; wr_en.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>()) {</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> next_wr_bit = wr_en.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(wr_offset + wr_width, 1);</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                        <span class="keywordflow">if</span> (next_wr_bit != wr_bit)</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                        wr_width++;</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;                    }</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                    <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *w = w_seladdr;</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                    <span class="keywordflow">if</span> (wr_bit != <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(1, 1))</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                    {</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                        <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *c = <a class="code" href="../../d8/d73/structMemoryMapWorker.html#a6df32965e5754c908297dfaa05405c95">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(<a class="code" href="../../d8/d73/structMemoryMapWorker.html#a1b955ade1d700279fd8eedc9c293207a">genid</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>, <span class="stringliteral">&quot;$wren&quot;</span>, i, <span class="stringliteral">&quot;&quot;</span>, j, <span class="stringliteral">&quot;&quot;</span>, wr_offset), <span class="stringliteral">&quot;$and&quot;</span>);</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                        c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\A_SIGNED&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(0);</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                        c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\B_SIGNED&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(0);</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;                        c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\A_WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(1);</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;                        c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\B_WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(1);</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;                        c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\Y_WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(1);</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;                        c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>, w);</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;                        c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>, wr_bit);</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;                        w = <a class="code" href="../../d8/d73/structMemoryMapWorker.html#a6df32965e5754c908297dfaa05405c95">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(<a class="code" href="../../d8/d73/structMemoryMapWorker.html#a1b955ade1d700279fd8eedc9c293207a">genid</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>, <span class="stringliteral">&quot;$wren&quot;</span>, i, <span class="stringliteral">&quot;&quot;</span>, j, <span class="stringliteral">&quot;&quot;</span>, wr_offset, <span class="stringliteral">&quot;$y&quot;</span>));</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;                        c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(w));</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;                    }</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *c = <a class="code" href="../../d8/d73/structMemoryMapWorker.html#a6df32965e5754c908297dfaa05405c95">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(<a class="code" href="../../d8/d73/structMemoryMapWorker.html#a1b955ade1d700279fd8eedc9c293207a">genid</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>, <span class="stringliteral">&quot;$wrmux&quot;</span>, i, <span class="stringliteral">&quot;&quot;</span>, j, <span class="stringliteral">&quot;&quot;</span>, wr_offset), <span class="stringliteral">&quot;$mux&quot;</span>);</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                    c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\WIDTH&quot;</span>] = wr_width;</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                    c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>, sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(wr_offset, wr_width));</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                    c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>, wr_data.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(wr_offset, wr_width));</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                    c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\S&quot;</span>, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(w));</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;                    w = <a class="code" href="../../d8/d73/structMemoryMapWorker.html#a6df32965e5754c908297dfaa05405c95">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(<a class="code" href="../../d8/d73/structMemoryMapWorker.html#a1b955ade1d700279fd8eedc9c293207a">genid</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>, <span class="stringliteral">&quot;$wrmux&quot;</span>, i, <span class="stringliteral">&quot;&quot;</span>, j, <span class="stringliteral">&quot;&quot;</span>, wr_offset, <span class="stringliteral">&quot;$y&quot;</span>), wr_width);</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;                    c-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>, w);</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;                    sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">replace</a>(wr_offset, w);</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;                    wr_offset += wr_width;</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;                    count_wrmux++;</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;                }</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;            }</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;            <a class="code" href="../../d8/d73/structMemoryMapWorker.html#a6df32965e5754c908297dfaa05405c95">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">connect</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a>(data_reg_in[i], sig));</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        }</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  write interface: %d write mux blocks.\n&quot;</span>, count_wrmux);</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        <a class="code" href="../../d8/d73/structMemoryMapWorker.html#a6df32965e5754c908297dfaa05405c95">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438">remove</a>(cell);</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    }</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="../../d8/d73/structMemoryMapWorker.html#a9e8d8d6b08f743ed90d2c85b7a8024f4">  314</a></span>&#160;    <a class="code" href="../../d8/d73/structMemoryMapWorker.html#a9e8d8d6b08f743ed90d2c85b7a8024f4">MemoryMapWorker</a>(<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *<a class="code" href="../../d8/d73/structMemoryMapWorker.html#aa110ad9a973dff2addb81eecd653e525">design</a>, <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="code" href="../../d8/d73/structMemoryMapWorker.html#a6df32965e5754c908297dfaa05405c95">module</a>) : design(design), module(module)</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    {</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        std::vector&lt;RTLIL::Cell*&gt; cells;</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a7d20a1ce90d981def4395359a06e420c">selected_cells</a>())</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;            <span class="keywordflow">if</span> (cell-&gt;type == <span class="stringliteral">&quot;$mem&quot;</span> &amp;&amp; design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">selected</a>(module, cell))</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                cells.push_back(cell);</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : cells)</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;            <a class="code" href="../../d8/d73/structMemoryMapWorker.html#a197f390e22afbbcbb1e9b88d8345b82b">handle_cell</a>(cell);</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    }</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;};</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="../../da/df4/structMemoryMapPass.html">  325</a></span>&#160;<span class="keyword">struct </span><a class="code" href="../../da/df4/structMemoryMapPass.html">MemoryMapPass</a> : <span class="keyword">public</span> <a class="code" href="../../d9/d43/structPass.html">Pass</a> {</div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="../../da/df4/structMemoryMapPass.html#af3f31381d60c42b844e80993037371d3">  326</a></span>&#160;    <a class="code" href="../../da/df4/structMemoryMapPass.html#af3f31381d60c42b844e80993037371d3">MemoryMapPass</a>() : <a class="code" href="../../d9/d43/structPass.html">Pass</a>(<span class="stringliteral">&quot;memory_map&quot;</span>, <span class="stringliteral">&quot;translate multiport memories to basic cells&quot;</span>) { }</div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="../../da/df4/structMemoryMapPass.html#a894851e46d093ac1cc2fea3a17cf052a">  327</a></span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="../../da/df4/structMemoryMapPass.html#a894851e46d093ac1cc2fea3a17cf052a">help</a>()</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    {</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        <span class="comment">//   |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    memory_map [selection]\n&quot;</span>);</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;This pass converts multiport memory cells as generated by the memory_collect\n&quot;</span>);</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;pass to word-wide DFFs and address decoders.\n&quot;</span>);</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    }</div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="../../da/df4/structMemoryMapPass.html#a51728016b900e3e54a9b738a19501537">  337</a></span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="../../da/df4/structMemoryMapPass.html#a51728016b900e3e54a9b738a19501537">execute</a>(std::vector&lt;std::string&gt; <a class="code" href="../../de/dc9/namespacetxt2tikztiming.html#a6833509b480c4ff62f4340db86cf985e">args</a>, <a class="code" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *design) {</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a4a4c59ccc32dd43c3d0f481af23dcf52">log_header</a>(<span class="stringliteral">&quot;Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).\n&quot;</span>);</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;        <a class="code" href="../../d9/d43/structPass.html#a67c3bea22492a64c59e0aed40f6067dd">extra_args</a>(args, 1, design);</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> mod : design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a3e4a53f89e3c18a0e1c06acb6721e9e6">selected_modules</a>())</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;            <a class="code" href="../../d8/d73/structMemoryMapWorker.html">MemoryMapWorker</a>(design, mod);</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    }</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;} <a class="code" href="../../d5/d20/memory__map_8cc.html#a287e71f5e37a7c5d2fa1c4117d1bfda4">MemoryMapPass</a>;</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160; </div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<a class="code" href="../../d6/d81/yosys_8h.html#a4644409e1588406955e3512b98eff02a">PRIVATE_NAMESPACE_END</a></div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a7bfe582986df40d056142ceb673240fa"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">RTLIL::IdString::c_str</a></div><div class="ttdeci">const char * c_str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00178">rtlil.h:178</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html_a31aff0bb01f4c8af6a8eba0b94c3786b"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">RTLIL::Design::selected</a></div><div class="ttdeci">bool selected(T1 *module) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00551">rtlil.h:551</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigBit_html_ae7b76704347b4d9c70a5f58cd2c8b0f5"><div class="ttname"><a href="../../d9/dbb/structRTLIL_1_1SigBit.html#ae7b76704347b4d9c70a5f58cd2c8b0f5">RTLIL::SigBit::wire</a></div><div class="ttdeci">RTLIL::Wire * wire</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00907">rtlil.h:907</a></div></div>
<div class="ttc" id="structRTLIL_1_1IdString_html_abe954d84d173aa85d6bf7820c1ee2040"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040">RTLIL::IdString::str</a></div><div class="ttdeci">std::string str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00182">rtlil.h:182</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a387d7de6d9289f7c150e025b7ff34475"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a387d7de6d9289f7c150e025b7ff34475">RTLIL::Sz</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00033">rtlil.h:33</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00501">rtlil.h:501</a></div></div>
<div class="ttc" id="register_8h_html"><div class="ttname"><a href="../../df/d80/register_8h.html">register.h</a></div></div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigBit_html"><div class="ttname"><a href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00905">rtlil.h:905</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1a7e895aac049d13e973eada539ee676"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">RTLIL::Module::addCell</a></div><div class="ttdeci">RTLIL::Cell * addCell(RTLIL::IdString name, RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01353">rtlil.cc:1353</a></div></div>
<div class="ttc" id="structMemoryMapPass_html_a894851e46d093ac1cc2fea3a17cf052a"><div class="ttname"><a href="../../da/df4/structMemoryMapPass.html#a894851e46d093ac1cc2fea3a17cf052a">MemoryMapPass::help</a></div><div class="ttdeci">virtual void help()</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d20/memory__map_8cc_source.html#l00327">memory_map.cc:327</a></div></div>
<div class="ttc" id="log_8cc_html_a4a4c59ccc32dd43c3d0f481af23dcf52"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a4a4c59ccc32dd43c3d0f481af23dcf52">log_header</a></div><div class="ttdeci">void log_header(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00188">log.cc:188</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00030">rtlil.h:30</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1cf860158070cebc13ae256738711751"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">RTLIL::Module::wires_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Wire * &gt; wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00595">rtlil.h:595</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ae35046a10e61b1b18f154b365ab74c69"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ae35046a10e61b1b18f154b365ab74c69">RTLIL::SigSpec::as_bool</a></div><div class="ttdeci">bool as_bool() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02818">rtlil.cc:2818</a></div></div>
<div class="ttc" id="namespacetxt2tikztiming_html_a6833509b480c4ff62f4340db86cf985e"><div class="ttname"><a href="../../de/dc9/namespacetxt2tikztiming.html#a6833509b480c4ff62f4340db86cf985e">txt2tikztiming.args</a></div><div class="ttdeci">tuple args</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/txt2tikztiming_8py_source.html#l00018">txt2tikztiming.py:18</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a3c6d20a76986252f64b42d84ec453d22"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">RTLIL::Cell::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00853">rtlil.h:853</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structMemoryMapPass_html_a51728016b900e3e54a9b738a19501537"><div class="ttname"><a href="../../da/df4/structMemoryMapPass.html#a51728016b900e3e54a9b738a19501537">MemoryMapPass::execute</a></div><div class="ttdeci">virtual void execute(std::vector&lt; std::string &gt; args, RTLIL::Design *design)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d20/memory__map_8cc_source.html#l00337">memory_map.cc:337</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::Sx</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00032">rtlil.h:32</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00582">rtlil.h:582</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::S1</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00031">rtlil.h:31</a></div></div>
<div class="ttc" id="structMemoryMapWorker_html_ad6c473e0b90a8e9d7b5d5c5942671d63"><div class="ttname"><a href="../../d8/d73/structMemoryMapWorker.html#ad6c473e0b90a8e9d7b5d5c5942671d63">MemoryMapWorker::decoder_cache</a></div><div class="ttdeci">std::map&lt; std::pair&lt; RTLIL::SigSpec, RTLIL::SigSpec &gt;, RTLIL::SigBit &gt; decoder_cache</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d20/memory__map_8cc_source.html#l00034">memory_map.cc:34</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a6d18141bfbaa8c562bc85220cb9e96ce"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a6d18141bfbaa8c562bc85220cb9e96ce">RTLIL::Module::Eq</a></div><div class="ttdeci">RTLIL::SigSpec Eq(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_b, bool is_signed=false)</div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00811">rtlil.h:811</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_ab79bcacb14f3fe41c2350cfa6882956c"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">RTLIL::Module::connect</a></div><div class="ttdeci">void connect(const RTLIL::SigSig &amp;conn)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01278">rtlil.cc:1278</a></div></div>
<div class="ttc" id="structMemoryMapWorker_html_a6df32965e5754c908297dfaa05405c95"><div class="ttname"><a href="../../d8/d73/structMemoryMapWorker.html#a6df32965e5754c908297dfaa05405c95">MemoryMapWorker::module</a></div><div class="ttdeci">RTLIL::Module * module</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d20/memory__map_8cc_source.html#l00032">memory_map.cc:32</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structMemoryMapWorker_html_aa110ad9a973dff2addb81eecd653e525"><div class="ttname"><a href="../../d8/d73/structMemoryMapWorker.html#aa110ad9a973dff2addb81eecd653e525">MemoryMapWorker::design</a></div><div class="ttdeci">RTLIL::Design * design</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d20/memory__map_8cc_source.html#l00031">memory_map.cc:31</a></div></div>
<div class="ttc" id="yosys_8h_html_a361de5ff07fc17687fd73f446a380d29"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#a361de5ff07fc17687fd73f446a380d29">PRIVATE_NAMESPACE_BEGIN</a></div><div class="ttdeci">#define PRIVATE_NAMESPACE_BEGIN</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00097">yosys.h:97</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_ab7eb467bc49c31774c512f090a372fea"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">RTLIL::Cell::getPort</a></div><div class="ttdeci">const RTLIL::SigSpec &amp; getPort(RTLIL::IdString portname) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01809">rtlil.cc:1809</a></div></div>
<div class="ttc" id="structRTLIL_1_1IdString_html"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00075">rtlil.h:75</a></div></div>
<div class="ttc" id="yosys_8cc_html_a5b55d619b7ad65835292ad444c784eb8"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a></div><div class="ttdeci">int GetSize(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00334">yosys.cc:334</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_affb6be514bcd0dd530279d57a2fe0207"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">RTLIL::SigSpec::is_fully_const</a></div><div class="ttdeci">bool is_fully_const() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02763">rtlil.cc:2763</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a541a18ce30bd8847261b01e9c6cf884e"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">RTLIL::Module::addWire</a></div><div class="ttdeci">RTLIL::Wire * addWire(RTLIL::IdString name, int width=1)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01331">rtlil.cc:1331</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aec8d4a1a8c3f3573492e90b6e2f5fb64"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">RTLIL::Module::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00599">rtlil.h:599</a></div></div>
<div class="ttc" id="yosys_8h_html_ac45081711e1b2d334e8efb2a5715c463"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a></div><div class="ttdeci">#define NEW_ID</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00166">yosys.h:166</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a7d20a1ce90d981def4395359a06e420c"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a7d20a1ce90d981def4395359a06e420c">RTLIL::Module::selected_cells</a></div><div class="ttdeci">std::vector&lt; RTLIL::Cell * &gt; selected_cells() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01103">rtlil.cc:1103</a></div></div>
<div class="ttc" id="yosys_8h_html_a4644409e1588406955e3512b98eff02a"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#a4644409e1588406955e3512b98eff02a">PRIVATE_NAMESPACE_END</a></div><div class="ttdeci">#define PRIVATE_NAMESPACE_END</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00098">yosys.h:98</a></div></div>
<div class="ttc" id="structPass_html"><div class="ttname"><a href="../../d9/d43/structPass.html">Pass</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/d80/register_8h_source.html#l00027">register.h:27</a></div></div>
<div class="ttc" id="structMemoryMapPass_html"><div class="ttname"><a href="../../da/df4/structMemoryMapPass.html">MemoryMapPass</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d20/memory__map_8cc_source.html#l00325">memory_map.cc:325</a></div></div>
<div class="ttc" id="structMemoryMapWorker_html"><div class="ttname"><a href="../../d8/d73/structMemoryMapWorker.html">MemoryMapWorker</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d20/memory__map_8cc_source.html#l00029">memory_map.cc:29</a></div></div>
<div class="ttc" id="yosys_8h_html_aa8687f3e6fff919b5c71cc2654d69f13"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#aa8687f3e6fff919b5c71cc2654d69f13">USING_YOSYS_NAMESPACE</a></div><div class="ttdeci">#define USING_YOSYS_NAMESPACE</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00102">yosys.h:102</a></div></div>
<div class="ttc" id="structMemoryMapPass_html_af3f31381d60c42b844e80993037371d3"><div class="ttname"><a href="../../da/df4/structMemoryMapPass.html#af3f31381d60c42b844e80993037371d3">MemoryMapPass::MemoryMapPass</a></div><div class="ttdeci">MemoryMapPass()</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d20/memory__map_8cc_source.html#l00326">memory_map.cc:326</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a3fb735f158100bae38e6359f80ca09cd"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">RTLIL::SigSpec::replace</a></div><div class="ttdeci">void replace(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec &amp;with)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02297">rtlil.cc:2297</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a60a16d8ea442b0419779996a2858c71f"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a60a16d8ea442b0419779996a2858c71f">RTLIL::SigSpec::as_int</a></div><div class="ttdeci">int as_int(bool is_signed=false) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02829">rtlil.cc:2829</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a6aa6e393124a0d917c4f1d1a432e4438"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438">RTLIL::Module::remove</a></div><div class="ttdeci">void remove(const std::set&lt; RTLIL::Wire * &gt; &amp;wires)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01158">rtlil.cc:1158</a></div></div>
<div class="ttc" id="structMemoryMapWorker_html_a9e8d8d6b08f743ed90d2c85b7a8024f4"><div class="ttname"><a href="../../d8/d73/structMemoryMapWorker.html#a9e8d8d6b08f743ed90d2c85b7a8024f4">MemoryMapWorker::MemoryMapWorker</a></div><div class="ttdeci">MemoryMapWorker(RTLIL::Design *design, RTLIL::Module *module)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d20/memory__map_8cc_source.html#l00314">memory_map.cc:314</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="structMemoryMapWorker_html_a197f390e22afbbcbb1e9b88d8345b82b"><div class="ttname"><a href="../../d8/d73/structMemoryMapWorker.html#a197f390e22afbbcbb1e9b88d8345b82b">MemoryMapWorker::handle_cell</a></div><div class="ttdeci">void handle_cell(RTLIL::Cell *cell)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d20/memory__map_8cc_source.html#l00079">memory_map.cc:79</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aab47d4484bbd3b94c31f38e38ddec91a"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">RTLIL::SigSpec::extract</a></div><div class="ttdeci">RTLIL::SigSpec extract(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec *other=NULL) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02414">rtlil.cc:2414</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a6e90177ea93fece3d2df9c050757e907"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a6e90177ea93fece3d2df9c050757e907">RTLIL::Module::And</a></div><div class="ttdeci">RTLIL::SigSpec And(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_b, bool is_signed=false)</div></div>
<div class="ttc" id="structRTLIL_1_1Const_html_ae5e5cbf7769988072459931e2c902132"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html#ae5e5cbf7769988072459931e2c902132">RTLIL::Const::bits</a></div><div class="ttdeci">std::vector&lt; RTLIL::State &gt; bits</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00438">rtlil.h:438</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html_a3e4a53f89e3c18a0e1c06acb6721e9e6"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#a3e4a53f89e3c18a0e1c06acb6721e9e6">RTLIL::Design::selected_modules</a></div><div class="ttdeci">std::vector&lt; RTLIL::Module * &gt; selected_modules() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l00416">rtlil.cc:416</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0">RTLIL::State</a></div><div class="ttdeci">State</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00029">rtlil.h:29</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_ab0074027acd7260a5a71666aec9ab549"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#ab0074027acd7260a5a71666aec9ab549">RTLIL::Wire::start_offset</a></div><div class="ttdeci">int start_offset</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00826">rtlil.h:826</a></div></div>
<div class="ttc" id="structRTLIL_1_1Const_html"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00435">rtlil.h:435</a></div></div>
<div class="ttc" id="structMemoryMapWorker_html_a4416cc577a45f3b3ecc3158ffcb3ae24"><div class="ttname"><a href="../../d8/d73/structMemoryMapWorker.html#a4416cc577a45f3b3ecc3158ffcb3ae24">MemoryMapWorker::addr_decode</a></div><div class="ttdeci">RTLIL::Wire * addr_decode(RTLIL::SigSpec addr_sig, RTLIL::SigSpec addr_val)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d20/memory__map_8cc_source.html#l00058">memory_map.cc:58</a></div></div>
<div class="ttc" id="structPass_html_a67c3bea22492a64c59e0aed40f6067dd"><div class="ttname"><a href="../../d9/d43/structPass.html#a67c3bea22492a64c59e0aed40f6067dd">Pass::extra_args</a></div><div class="ttdeci">void extra_args(std::vector&lt; std::string &gt; args, size_t argidx, RTLIL::Design *design, bool select=true)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d22/register_8cc_source.html#l00128">register.cc:128</a></div></div>
<div class="ttc" id="structMemoryMapWorker_html_a1b955ade1d700279fd8eedc9c293207a"><div class="ttname"><a href="../../d8/d73/structMemoryMapWorker.html#a1b955ade1d700279fd8eedc9c293207a">MemoryMapWorker::genid</a></div><div class="ttdeci">std::string genid(RTLIL::IdString name, std::string token1=&quot;&quot;, int i=-1, std::string token2=&quot;&quot;, int j=-1, std::string token3=&quot;&quot;, int k=-1, std::string token4=&quot;&quot;)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d20/memory__map_8cc_source.html#l00036">memory_map.cc:36</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_ab5cacf2e3a347813fe72208c9ee52b7d"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a></div><div class="ttdeci">std::pair&lt; SigSpec, SigSpec &gt; SigSig</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00071">rtlil.h:71</a></div></div>
<div class="ttc" id="log_8h_html"><div class="ttname"><a href="../../d7/d7f/log_8h.html">log.h</a></div></div>
<div class="ttc" id="yosys_8cc_html_aa5be8a502eaaa25be332334ed0252543"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aa5be8a502eaaa25be332334ed0252543">autoidx</a></div><div class="ttdeci">YOSYS_NAMESPACE_BEGIN int autoidx</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00051">yosys.cc:51</a></div></div>
<div class="ttc" id="memory__map_8cc_html_a287e71f5e37a7c5d2fa1c4117d1bfda4"><div class="ttname"><a href="../../d5/d20/memory__map_8cc.html#a287e71f5e37a7c5d2fa1c4117d1bfda4">MemoryMapPass</a></div><div class="ttdeci">MemoryMapPass MemoryMapPass</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_909ba3c047acf83b28267ff3e9830e84.html">passes</a></li><li class="navelem"><a class="el" href="../../dir_9cab486c2d28b37417cace1ecdf02367.html">memory</a></li><li class="navelem"><a class="el" href="../../d5/d20/memory__map_8cc.html">memory_map.cc</a></li>
    <li class="footer">Generated on Tue Dec 16 2014 13:37:14 for yosys-master by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
