PWM - Pulse Width Modulation Generator

This repository contains the Verilog implementation of a Pulse Width Modulation (PWM) generator. The PWM generator allows users to control the duty cycle of a signal using buttons, making it suitable for applications such as motor speed control, LED brightness adjustment, and more.

ğŸ“Œ Features

âœ… Adjustable Duty Cycle

The duty cycle can be adjusted from 0% to 90% in 10% increments.
Two buttons (increase and decrease) control the duty cycle.

âœ… Debouncing Logic

Mechanical button presses are debounced using D flip-flops to ensure stable input signals.

âœ… Clock Division

A 50MHz input clock is divided down to generate a 5MHz PWM output signal.

âœ… Reset Functionality

A reset signal initializes the system, setting the duty cycle to 0%.

âœ… Simulation Testbench

A testbench is provided to simulate and verify the functionality of the PWM generator.

âš™ï¸ How It Works

ğŸ”¹ Clock Input

The design uses a 50MHz clock input.
The clock is divided down to generate a 5MHz PWM output signal.

ğŸ”¹ Duty Cycle Control

The duty cycle is stored in a 4-bit register.
Pressing the increase button â†’ increments duty cycle by 10%.
Pressing the decrease button â†’ decrements duty cycle by 10%.

ğŸ”¹ PWM Signal Generation

A counter compares its value to the duty cycle register.
If the counter value < duty cycle, the PWM output is HIGH.
Otherwise, the PWM output is LOW.

ğŸ”¹ Debouncing

Button inputs are debounced to filter out noise and ensure stable operation.

ğŸš€ Usage

ğŸ”¹ Simulation

Use a simulation tool like Vivado or ModelSim to run the testbench (PWM_tb.v).
Verify the PWM output waveform and duty cycle adjustments.

ğŸ”¹ Synthesis

Synthesize the PWM.v module for implementation on an FPGA.

ğŸ”¹ Testing

Connect the PWM output to a load (e.g., LED or motor).
Use the increase and decrease buttons to adjust the PWM duty cycle.

ğŸ“Š Simulation Results

âœ… Default Duty Cycle: 0% â†’ PWM output is LOW.

âœ… After Increasing Duty Cycle: PWM output stays HIGH for a longer duration.

âœ… After Decreasing Duty Cycle: PWM output stays HIGH for a shorter duration.

ğŸ“‚ Dependencies

ğŸ”¹ Simulation Tools

Vivado (Xilinx) or ModelSim (Mentor Graphics)

ğŸ”¹ FPGA Boards

Compatible with any FPGA board that supports Verilog

ğŸ¤ Contributing

Contributions are welcome! ğŸ‰

If you find any issues or have suggestions for improvements, feel free to open an issue or submit a pull request.

ğŸ‘¤ Author

Nithish Reddy KVS

ğŸ“§ Email: nithishreddy.k.v.s@gmail.com
