I00001 test_rom.c:158] kChipInfo: scm_revision=54697461
I00002 test_rom.c:184] TestROM:80004bf9
I00003 test_rom.c:190] Boot strap requested
I00001 test_rom.c:158] kChipInfo: scm_revision=54697461
I00002 test_rom.c:184] TestROM:80004bf9
I00003 test_rom.c:230] Test ROM complete, jumping to flash (addr: 20000400)!
Unable to find otbn-rsa, disabling RSA support
Loading processes from flash=0x20030000-0x2008FFFF into sram=0x10005638-0x1000FFFF
Looking for process binary in flash=0x20030000-0x2008FFFF
Process not enabled flash=0x20030000-0x20030143 process="og_ubench"
Unable to use process binary: Process marked not enabled.
Looking for process binary in flash=0x20030144-0x2008FFFF
No more processes to load: Could not find TBF header.
OpenTitan initialisation complete. Entering main loop
OGBENCH[validate_bytes ELEMS=1]: TICKS=23 US=2300 ITERS=10000 TICKSPERITER=0.0023 USPERITER=0.23
OGBENCH[validate_bytes ELEMS=64]: TICKS=23 US=2300 ITERS=10000 TICKSPERITER=0.0023 USPERITER=0.23
OGBENCH[validate_bytes ELEMS=8192]: TICKS=23 US=2300 ITERS=10000 TICKSPERITER=0.0023 USPERITER=0.23
OGBENCH[validate_str ELEMS=1]: TICKS=144 US=14400 ITERS=10000 TICKSPERITER=0.0144 USPERITER=1.44
OGBENCH[validate_str ELEMS=64]: TICKS=278 US=27800 ITERS=10000 TICKSPERITER=0.0278 USPERITER=2.78
OGBENCH[validate_str ELEMS=8192]: TICKS=16153 US=1615300 ITERS=10000 TICKSPERITER=1.6153 USPERITER=161.53
-ogbenchdone-
