[0m[[0m[0mdebug[0m] [0m[0mPackaging /home/rahul/FPGA-acceleration-of-SNN/chisel_codes/target/scala-2.13/chisel_codes_2.13-0.1.0-SNAPSHOT.jar ...[0m
[0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
[0m[[0m[0mdebug[0m] [0m[0m	Main$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/rahul/FPGA-acceleration-of-SNN/chisel_codes/target/scala-2.13/classes/Main$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	tile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/rahul/FPGA-acceleration-of-SNN/chisel_codes/target/scala-2.13/classes/tile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	mempot$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/rahul/FPGA-acceleration-of-SNN/chisel_codes/target/scala-2.13/classes/mempot$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sync_mem.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/rahul/FPGA-acceleration-of-SNN/chisel_codes/target/scala-2.13/classes/sync_mem.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	mempot.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/rahul/FPGA-acceleration-of-SNN/chisel_codes/target/scala-2.13/classes/mempot.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	MultiMemory$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/rahul/FPGA-acceleration-of-SNN/chisel_codes/target/scala-2.13/classes/MultiMemory$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	AEQ.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/rahul/FPGA-acceleration-of-SNN/chisel_codes/target/scala-2.13/classes/AEQ.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	AEQ$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/rahul/FPGA-acceleration-of-SNN/chisel_codes/target/scala-2.13/classes/AEQ$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	BRAMFlex$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/rahul/FPGA-acceleration-of-SNN/chisel_codes/target/scala-2.13/classes/BRAMFlex$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	MultiMemory.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/rahul/FPGA-acceleration-of-SNN/chisel_codes/target/scala-2.13/classes/MultiMemory.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Main$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/rahul/FPGA-acceleration-of-SNN/chisel_codes/target/scala-2.13/classes/Main$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Memory$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/rahul/FPGA-acceleration-of-SNN/chisel_codes/target/scala-2.13/classes/Memory$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	BRAMFlex$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/rahul/FPGA-acceleration-of-SNN/chisel_codes/target/scala-2.13/classes/BRAMFlex$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	tile$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/rahul/FPGA-acceleration-of-SNN/chisel_codes/target/scala-2.13/classes/tile$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	pe.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/rahul/FPGA-acceleration-of-SNN/chisel_codes/target/scala-2.13/classes/pe.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	mempot$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/rahul/FPGA-acceleration-of-SNN/chisel_codes/target/scala-2.13/classes/mempot$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Memory.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/rahul/FPGA-acceleration-of-SNN/chisel_codes/target/scala-2.13/classes/Memory.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	pe$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/rahul/FPGA-acceleration-of-SNN/chisel_codes/target/scala-2.13/classes/pe$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Main.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/rahul/FPGA-acceleration-of-SNN/chisel_codes/target/scala-2.13/classes/Main.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	tile$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/rahul/FPGA-acceleration-of-SNN/chisel_codes/target/scala-2.13/classes/tile$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	BRAMFlex$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/rahul/FPGA-acceleration-of-SNN/chisel_codes/target/scala-2.13/classes/BRAMFlex$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	BRAMFlex.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/rahul/FPGA-acceleration-of-SNN/chisel_codes/target/scala-2.13/classes/BRAMFlex.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	pe$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/rahul/FPGA-acceleration-of-SNN/chisel_codes/target/scala-2.13/classes/pe$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	pe$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/rahul/FPGA-acceleration-of-SNN/chisel_codes/target/scala-2.13/classes/pe$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sync_mem$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/rahul/FPGA-acceleration-of-SNN/chisel_codes/target/scala-2.13/classes/sync_mem$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	mempot$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/rahul/FPGA-acceleration-of-SNN/chisel_codes/target/scala-2.13/classes/mempot$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	tile$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/rahul/FPGA-acceleration-of-SNN/chisel_codes/target/scala-2.13/classes/tile$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sync_mem$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/rahul/FPGA-acceleration-of-SNN/chisel_codes/target/scala-2.13/classes/sync_mem$.class[0m
[0m[[0m[0mdebug[0m] [0m[0mDone packaging.[0m
