var g_data = {"19":{"st":"inst","pa":0,"n":"/top/HDL_DUT_U","l":"VHDL","sn":144,"ln":42,"du":{"n":"work.timer(rtl)","s":12,"b":1},"bc":[{"n":"top","s":17,"b":1},{"n":"HDL_DUT_U","s":19,"z":1}],"loc":{"cp":65.35,"data":{"s":[58,42,1],"b":[44,28,1],"fc":[10,6,1]}}},"17":{"st":"inst","pa":0,"n":"/top","l":"Verilog","sn":144,"ln":0,"du":{"n":"work.top","s":10,"b":0},"bc":[{"n":"top","s":17,"z":1}],"children":[{"n":"HDL_DUT_U","id":19,"zf":1,"tc":65.35,"s":72.41,"b":63.63,"fc":60.00}],"rec":{"cp":65.35,"data":{"s":[58,42],"b":[44,28],"fc":[10,6]}}},"12":{"st":"du","pa":0,"n":"work.timer(rtl)","l":"VHDL","sn":145,"ln":24,"one_inst":19,"loc":{"cp":65.35,"data":{"s":[58,42,1],"b":[44,28,1],"fc":[10,6,1]}}}};
processSummaryData(g_data);