--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1394 paths analyzed, 357 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.291ns.
--------------------------------------------------------------------------------
Slack:                  14.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          state_m/myBlinker/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.223ns (Levels of Logic = 0)
  Clock Path Skew:      -0.033ns (0.782 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to state_m/myBlinker/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y10.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y52.SR       net (fanout=23)       4.177   M_reset_cond_out
    SLICE_X4Y52.CLK      Tsrck                 0.470   state_m/myBlinker/M_counter_q[23]
                                                       state_m/myBlinker/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      5.223ns (1.046ns logic, 4.177ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  14.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          state_m/myBlinker/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.214ns (Levels of Logic = 0)
  Clock Path Skew:      -0.033ns (0.782 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to state_m/myBlinker/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y10.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y52.SR       net (fanout=23)       4.177   M_reset_cond_out
    SLICE_X4Y52.CLK      Tsrck                 0.461   state_m/myBlinker/M_counter_q[23]
                                                       state_m/myBlinker/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      5.214ns (1.037ns logic, 4.177ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  14.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          state_m/myBlinker/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.203ns (Levels of Logic = 0)
  Clock Path Skew:      -0.033ns (0.782 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to state_m/myBlinker/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y10.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y52.SR       net (fanout=23)       4.177   M_reset_cond_out
    SLICE_X4Y52.CLK      Tsrck                 0.450   state_m/myBlinker/M_counter_q[23]
                                                       state_m/myBlinker/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      5.203ns (1.026ns logic, 4.177ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  14.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          state_m/myBlinker/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.181ns (Levels of Logic = 0)
  Clock Path Skew:      -0.033ns (0.782 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to state_m/myBlinker/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y10.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y52.SR       net (fanout=23)       4.177   M_reset_cond_out
    SLICE_X4Y52.CLK      Tsrck                 0.428   state_m/myBlinker/M_counter_q[23]
                                                       state_m/myBlinker/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      5.181ns (1.004ns logic, 4.177ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  14.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/M_register_q_1 (FF)
  Destination:          state_m/M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.173ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.316 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/M_register_q_1 to state_m/M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.AQ      Tcko                  0.476   state_m/M_register_q[0]
                                                       state_m/M_register_q_1
    SLICE_X10Y34.B1      net (fanout=4)        0.945   state_m/M_register_q[1]
    SLICE_X10Y34.B       Tilo                  0.235   state_m/M_register_q[0]
                                                       state_m/M_register_q[7]_PWR_3_o_equal_63_o<7>_SW0
    SLICE_X10Y38.A3      net (fanout=1)        0.789   state_m/N9
    SLICE_X10Y38.A       Tilo                  0.235   state_m/M_state_q_FSM_FFd4_4
                                                       state_m/M_register_q[7]_PWR_3_o_equal_63_o<7>
    SLICE_X11Y42.C3      net (fanout=2)        1.473   state_m/M_register_q[7]_PWR_3_o_equal_63_o
    SLICE_X11Y42.C       Tilo                  0.259   state_m/M_state_q_FSM_FFd4
                                                       state_m/M_state_q_FSM_FFd3-In4
    SLICE_X10Y42.BX      net (fanout=2)        0.647   state_m/M_state_q_FSM_FFd3-In
    SLICE_X10Y42.CLK     Tdick                 0.114   state_m/M_state_q_FSM_FFd3_2
                                                       state_m/M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                      5.173ns (1.319ns logic, 3.854ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  14.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          state_m/myBlinker/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.039ns (Levels of Logic = 0)
  Clock Path Skew:      -0.030ns (0.785 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to state_m/myBlinker/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y10.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y51.SR       net (fanout=23)       3.993   M_reset_cond_out
    SLICE_X4Y51.CLK      Tsrck                 0.470   state_m/myBlinker/M_counter_q[19]
                                                       state_m/myBlinker/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      5.039ns (1.046ns logic, 3.993ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  14.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          state_m/myBlinker/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.027ns (Levels of Logic = 0)
  Clock Path Skew:      -0.035ns (0.780 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to state_m/myBlinker/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y10.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y53.SR       net (fanout=23)       4.023   M_reset_cond_out
    SLICE_X4Y53.CLK      Tsrck                 0.428   state_m/M_myBlinker_blink
                                                       state_m/myBlinker/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      5.027ns (1.004ns logic, 4.023ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  14.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          state_m/myBlinker/M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.030ns (Levels of Logic = 0)
  Clock Path Skew:      -0.030ns (0.785 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to state_m/myBlinker/M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y10.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y51.SR       net (fanout=23)       3.993   M_reset_cond_out
    SLICE_X4Y51.CLK      Tsrck                 0.461   state_m/myBlinker/M_counter_q[19]
                                                       state_m/myBlinker/M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                      5.030ns (1.037ns logic, 3.993ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  14.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          state_m/myBlinker/M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.019ns (Levels of Logic = 0)
  Clock Path Skew:      -0.030ns (0.785 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to state_m/myBlinker/M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y10.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y51.SR       net (fanout=23)       3.993   M_reset_cond_out
    SLICE_X4Y51.CLK      Tsrck                 0.450   state_m/myBlinker/M_counter_q[19]
                                                       state_m/myBlinker/M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      5.019ns (1.026ns logic, 3.993ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  14.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          state_m/myBlinker/M_counter_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.004ns (Levels of Logic = 0)
  Clock Path Skew:      -0.029ns (0.786 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to state_m/myBlinker/M_counter_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y10.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y50.SR       net (fanout=23)       3.958   M_reset_cond_out
    SLICE_X4Y50.CLK      Tsrck                 0.470   state_m/myBlinker/M_counter_q[15]
                                                       state_m/myBlinker/M_counter_q_15
    -------------------------------------------------  ---------------------------
    Total                                      5.004ns (1.046ns logic, 3.958ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  14.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/M_register_q_1 (FF)
  Destination:          state_m/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.006ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.316 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/M_register_q_1 to state_m/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.AQ      Tcko                  0.476   state_m/M_register_q[0]
                                                       state_m/M_register_q_1
    SLICE_X10Y34.B1      net (fanout=4)        0.945   state_m/M_register_q[1]
    SLICE_X10Y34.B       Tilo                  0.235   state_m/M_register_q[0]
                                                       state_m/M_register_q[7]_PWR_3_o_equal_63_o<7>_SW0
    SLICE_X10Y38.A3      net (fanout=1)        0.789   state_m/N9
    SLICE_X10Y38.A       Tilo                  0.235   state_m/M_state_q_FSM_FFd4_4
                                                       state_m/M_register_q[7]_PWR_3_o_equal_63_o<7>
    SLICE_X11Y42.C3      net (fanout=2)        1.473   state_m/M_register_q[7]_PWR_3_o_equal_63_o
    SLICE_X11Y42.C       Tilo                  0.259   state_m/M_state_q_FSM_FFd4
                                                       state_m/M_state_q_FSM_FFd3-In4
    SLICE_X10Y42.AX      net (fanout=2)        0.480   state_m/M_state_q_FSM_FFd3-In
    SLICE_X10Y42.CLK     Tdick                 0.114   state_m/M_state_q_FSM_FFd3_2
                                                       state_m/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.006ns (1.319ns logic, 3.687ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  14.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          state_m/myBlinker/M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.997ns (Levels of Logic = 0)
  Clock Path Skew:      -0.030ns (0.785 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to state_m/myBlinker/M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y10.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y51.SR       net (fanout=23)       3.993   M_reset_cond_out
    SLICE_X4Y51.CLK      Tsrck                 0.428   state_m/myBlinker/M_counter_q[19]
                                                       state_m/myBlinker/M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.997ns (1.004ns logic, 3.993ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  14.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          state_m/myBlinker/M_counter_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.995ns (Levels of Logic = 0)
  Clock Path Skew:      -0.029ns (0.786 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to state_m/myBlinker/M_counter_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y10.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y50.SR       net (fanout=23)       3.958   M_reset_cond_out
    SLICE_X4Y50.CLK      Tsrck                 0.461   state_m/myBlinker/M_counter_q[15]
                                                       state_m/myBlinker/M_counter_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.995ns (1.037ns logic, 3.958ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  14.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/M_register_q_0 (FF)
  Destination:          state_m/M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.992ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.316 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/M_register_q_0 to state_m/M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.CQ      Tcko                  0.476   state_m/M_register_q[0]
                                                       state_m/M_register_q_0
    SLICE_X10Y34.B2      net (fanout=5)        0.764   state_m/M_register_q[0]
    SLICE_X10Y34.B       Tilo                  0.235   state_m/M_register_q[0]
                                                       state_m/M_register_q[7]_PWR_3_o_equal_63_o<7>_SW0
    SLICE_X10Y38.A3      net (fanout=1)        0.789   state_m/N9
    SLICE_X10Y38.A       Tilo                  0.235   state_m/M_state_q_FSM_FFd4_4
                                                       state_m/M_register_q[7]_PWR_3_o_equal_63_o<7>
    SLICE_X11Y42.C3      net (fanout=2)        1.473   state_m/M_register_q[7]_PWR_3_o_equal_63_o
    SLICE_X11Y42.C       Tilo                  0.259   state_m/M_state_q_FSM_FFd4
                                                       state_m/M_state_q_FSM_FFd3-In4
    SLICE_X10Y42.BX      net (fanout=2)        0.647   state_m/M_state_q_FSM_FFd3-In
    SLICE_X10Y42.CLK     Tdick                 0.114   state_m/M_state_q_FSM_FFd3_2
                                                       state_m/M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                      4.992ns (1.319ns logic, 3.673ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  14.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          state_m/myBlinker/M_counter_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.984ns (Levels of Logic = 0)
  Clock Path Skew:      -0.029ns (0.786 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to state_m/myBlinker/M_counter_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y10.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y50.SR       net (fanout=23)       3.958   M_reset_cond_out
    SLICE_X4Y50.CLK      Tsrck                 0.450   state_m/myBlinker/M_counter_q[15]
                                                       state_m/myBlinker/M_counter_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.984ns (1.026ns logic, 3.958ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  14.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          state_m/myBlinker/M_counter_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.962ns (Levels of Logic = 0)
  Clock Path Skew:      -0.029ns (0.786 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to state_m/myBlinker/M_counter_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y10.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y50.SR       net (fanout=23)       3.958   M_reset_cond_out
    SLICE_X4Y50.CLK      Tsrck                 0.428   state_m/myBlinker/M_counter_q[15]
                                                       state_m/myBlinker/M_counter_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.962ns (1.004ns logic, 3.958ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  15.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/M_register_q_0 (FF)
  Destination:          state_m/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.825ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.316 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/M_register_q_0 to state_m/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.CQ      Tcko                  0.476   state_m/M_register_q[0]
                                                       state_m/M_register_q_0
    SLICE_X10Y34.B2      net (fanout=5)        0.764   state_m/M_register_q[0]
    SLICE_X10Y34.B       Tilo                  0.235   state_m/M_register_q[0]
                                                       state_m/M_register_q[7]_PWR_3_o_equal_63_o<7>_SW0
    SLICE_X10Y38.A3      net (fanout=1)        0.789   state_m/N9
    SLICE_X10Y38.A       Tilo                  0.235   state_m/M_state_q_FSM_FFd4_4
                                                       state_m/M_register_q[7]_PWR_3_o_equal_63_o<7>
    SLICE_X11Y42.C3      net (fanout=2)        1.473   state_m/M_register_q[7]_PWR_3_o_equal_63_o
    SLICE_X11Y42.C       Tilo                  0.259   state_m/M_state_q_FSM_FFd4
                                                       state_m/M_state_q_FSM_FFd3-In4
    SLICE_X10Y42.AX      net (fanout=2)        0.480   state_m/M_state_q_FSM_FFd3-In
    SLICE_X10Y42.CLK     Tdick                 0.114   state_m/M_state_q_FSM_FFd3_2
                                                       state_m/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      4.825ns (1.319ns logic, 3.506ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  15.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          state_m/myBlinker/M_counter_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.820ns (Levels of Logic = 0)
  Clock Path Skew:      -0.028ns (0.787 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to state_m/myBlinker/M_counter_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y10.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y49.SR       net (fanout=23)       3.774   M_reset_cond_out
    SLICE_X4Y49.CLK      Tsrck                 0.470   state_m/myBlinker/M_counter_q[11]
                                                       state_m/myBlinker/M_counter_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.820ns (1.046ns logic, 3.774ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  15.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          state_m/myBlinker/M_counter_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.811ns (Levels of Logic = 0)
  Clock Path Skew:      -0.028ns (0.787 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to state_m/myBlinker/M_counter_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y10.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y49.SR       net (fanout=23)       3.774   M_reset_cond_out
    SLICE_X4Y49.CLK      Tsrck                 0.461   state_m/myBlinker/M_counter_q[11]
                                                       state_m/myBlinker/M_counter_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.811ns (1.037ns logic, 3.774ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  15.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          state_m/myBlinker/M_counter_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.800ns (Levels of Logic = 0)
  Clock Path Skew:      -0.028ns (0.787 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to state_m/myBlinker/M_counter_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y10.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y49.SR       net (fanout=23)       3.774   M_reset_cond_out
    SLICE_X4Y49.CLK      Tsrck                 0.450   state_m/myBlinker/M_counter_q[11]
                                                       state_m/myBlinker/M_counter_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.800ns (1.026ns logic, 3.774ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  15.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          state_m/myBlinker/M_counter_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.778ns (Levels of Logic = 0)
  Clock Path Skew:      -0.028ns (0.787 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to state_m/myBlinker/M_counter_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y10.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y49.SR       net (fanout=23)       3.774   M_reset_cond_out
    SLICE_X4Y49.CLK      Tsrck                 0.428   state_m/myBlinker/M_counter_q[11]
                                                       state_m/myBlinker/M_counter_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.778ns (1.004ns logic, 3.774ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  15.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          state_m/myBlinker/M_counter_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.767ns (Levels of Logic = 0)
  Clock Path Skew:      -0.027ns (0.788 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to state_m/myBlinker/M_counter_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y10.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y48.SR       net (fanout=23)       3.721   M_reset_cond_out
    SLICE_X4Y48.CLK      Tsrck                 0.470   state_m/myBlinker/M_counter_q[7]
                                                       state_m/myBlinker/M_counter_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.767ns (1.046ns logic, 3.721ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  15.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          state_m/myBlinker/M_counter_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.758ns (Levels of Logic = 0)
  Clock Path Skew:      -0.027ns (0.788 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to state_m/myBlinker/M_counter_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y10.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y48.SR       net (fanout=23)       3.721   M_reset_cond_out
    SLICE_X4Y48.CLK      Tsrck                 0.461   state_m/myBlinker/M_counter_q[7]
                                                       state_m/myBlinker/M_counter_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.758ns (1.037ns logic, 3.721ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  15.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          state_m/myBlinker/M_counter_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.747ns (Levels of Logic = 0)
  Clock Path Skew:      -0.027ns (0.788 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to state_m/myBlinker/M_counter_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y10.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y48.SR       net (fanout=23)       3.721   M_reset_cond_out
    SLICE_X4Y48.CLK      Tsrck                 0.450   state_m/myBlinker/M_counter_q[7]
                                                       state_m/myBlinker/M_counter_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.747ns (1.026ns logic, 3.721ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  15.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          state_m/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.629ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns (0.676 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to state_m/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y10.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y39.SR      net (fanout=23)       3.624   M_reset_cond_out
    SLICE_X14Y39.CLK     Tsrck                 0.429   state_m/M_counter_q[25]
                                                       state_m/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      4.629ns (1.005ns logic, 3.624ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  15.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          state_m/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.618ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns (0.676 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to state_m/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y10.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y39.SR      net (fanout=23)       3.624   M_reset_cond_out
    SLICE_X14Y39.CLK     Tsrck                 0.418   state_m/M_counter_q[25]
                                                       state_m/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      4.618ns (0.994ns logic, 3.624ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  15.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          state_m/myBlinker/M_counter_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.725ns (Levels of Logic = 0)
  Clock Path Skew:      -0.027ns (0.788 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to state_m/myBlinker/M_counter_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y10.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y48.SR       net (fanout=23)       3.721   M_reset_cond_out
    SLICE_X4Y48.CLK      Tsrck                 0.428   state_m/myBlinker/M_counter_q[7]
                                                       state_m/myBlinker/M_counter_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.725ns (1.004ns logic, 3.721ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  15.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          state_m/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.595ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns (0.676 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to state_m/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y10.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y39.SR      net (fanout=23)       3.624   M_reset_cond_out
    SLICE_X14Y39.CLK     Tsrck                 0.395   state_m/M_counter_q[25]
                                                       state_m/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      4.595ns (0.971ns logic, 3.624ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  15.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          state_m/myBlinker/M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.583ns (Levels of Logic = 0)
  Clock Path Skew:      -0.090ns (0.725 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to state_m/myBlinker/M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y10.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y47.SR       net (fanout=23)       3.537   M_reset_cond_out
    SLICE_X4Y47.CLK      Tsrck                 0.470   state_m/myBlinker/M_counter_q[3]
                                                       state_m/myBlinker/M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.583ns (1.046ns logic, 3.537ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  15.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          state_m/myBlinker/M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.574ns (Levels of Logic = 0)
  Clock Path Skew:      -0.090ns (0.725 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to state_m/myBlinker/M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y10.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y47.SR       net (fanout=23)       3.537   M_reset_cond_out
    SLICE_X4Y47.CLK      Tsrck                 0.461   state_m/myBlinker/M_counter_q[3]
                                                       state_m/myBlinker/M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.574ns (1.037ns logic, 3.537ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/myBlinker/M_counter_q[3]/CLK
  Logical resource: state_m/myBlinker/M_counter_q_0/CK
  Location pin: SLICE_X4Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/myBlinker/M_counter_q[3]/CLK
  Logical resource: state_m/myBlinker/M_counter_q_1/CK
  Location pin: SLICE_X4Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/myBlinker/M_counter_q[3]/CLK
  Logical resource: state_m/myBlinker/M_counter_q_2/CK
  Location pin: SLICE_X4Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/myBlinker/M_counter_q[3]/CLK
  Logical resource: state_m/myBlinker/M_counter_q_3/CK
  Location pin: SLICE_X4Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/myBlinker/M_counter_q[7]/CLK
  Logical resource: state_m/myBlinker/M_counter_q_4/CK
  Location pin: SLICE_X4Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/myBlinker/M_counter_q[7]/CLK
  Logical resource: state_m/myBlinker/M_counter_q_5/CK
  Location pin: SLICE_X4Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/myBlinker/M_counter_q[7]/CLK
  Logical resource: state_m/myBlinker/M_counter_q_6/CK
  Location pin: SLICE_X4Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/myBlinker/M_counter_q[7]/CLK
  Logical resource: state_m/myBlinker/M_counter_q_7/CK
  Location pin: SLICE_X4Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/myBlinker/M_counter_q[11]/CLK
  Logical resource: state_m/myBlinker/M_counter_q_8/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/myBlinker/M_counter_q[11]/CLK
  Logical resource: state_m/myBlinker/M_counter_q_9/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/myBlinker/M_counter_q[11]/CLK
  Logical resource: state_m/myBlinker/M_counter_q_10/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/myBlinker/M_counter_q[11]/CLK
  Logical resource: state_m/myBlinker/M_counter_q_11/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/myBlinker/M_counter_q[15]/CLK
  Logical resource: state_m/myBlinker/M_counter_q_12/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/myBlinker/M_counter_q[15]/CLK
  Logical resource: state_m/myBlinker/M_counter_q_13/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/myBlinker/M_counter_q[15]/CLK
  Logical resource: state_m/myBlinker/M_counter_q_14/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/myBlinker/M_counter_q[15]/CLK
  Logical resource: state_m/myBlinker/M_counter_q_15/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/myBlinker/M_counter_q[19]/CLK
  Logical resource: state_m/myBlinker/M_counter_q_16/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/myBlinker/M_counter_q[19]/CLK
  Logical resource: state_m/myBlinker/M_counter_q_17/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/myBlinker/M_counter_q[19]/CLK
  Logical resource: state_m/myBlinker/M_counter_q_18/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/myBlinker/M_counter_q[19]/CLK
  Logical resource: state_m/myBlinker/M_counter_q_19/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/myBlinker/M_counter_q[23]/CLK
  Logical resource: state_m/myBlinker/M_counter_q_20/CK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/myBlinker/M_counter_q[23]/CLK
  Logical resource: state_m/myBlinker/M_counter_q_21/CK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/myBlinker/M_counter_q[23]/CLK
  Logical resource: state_m/myBlinker/M_counter_q_22/CK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/myBlinker/M_counter_q[23]/CLK
  Logical resource: state_m/myBlinker/M_counter_q_23/CK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/M_myBlinker_blink/CLK
  Logical resource: state_m/myBlinker/M_counter_q_24/CK
  Location pin: SLICE_X4Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X0Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X0Y10.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X0Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X0Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.291|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1394 paths, 0 nets, and 371 connections

Design statistics:
   Minimum period:   5.291ns{1}   (Maximum frequency: 189.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 05 18:16:44 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



