$date
	Tue Sep 16 20:28:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ j $end
$var reg 1 % k $end
$var reg 1 & rst $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var wire 1 ! qbar $end
$var wire 1 & rst $end
$var reg 1 " q $end
$upscope $end
$scope task drive $end
$var reg 2 ' a [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
1&
x%
x$
0#
x"
x!
$end
#2
1!
0"
1#
#4
0#
b0 '
0&
#6
0$
0%
1#
#7
b1 '
#8
0#
#10
1%
1#
#11
b10 '
#12
0#
#14
0!
1"
1$
0%
1#
#15
b11 '
#16
0#
#18
1!
0"
1%
1#
#20
0#
#22
0!
1"
1#
#24
0#
#26
1!
0"
1#
#28
0#
#30
0!
1"
1#
#32
0#
#34
1!
0"
1#
#36
0#
#38
0!
1"
1#
#40
0#
#42
1!
0"
1#
#44
0#
#46
0!
1"
1#
#48
0#
#50
1!
0"
1#
#52
0#
#54
0!
1"
1#
#56
0#
#58
1!
0"
1#
#60
0#
#62
0!
1"
1#
#64
0#
#66
1!
0"
1#
#68
0#
#69
