// Seed: 3729225899
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  supply0 id_4;
  assign #(id_3) id_4 = id_2;
  assign id_2[1] = 1;
  logic id_5;
  assign id_2 = id_4;
  assign id_1 = 1;
endmodule
`timescale 1 ps / 1ps
