ARM GAS  /tmp/ccFZbqOd.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"tim.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.MX_TIM7_Init,"ax",%progbits
  17              		.align	1
  18              		.global	MX_TIM7_Init
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	MX_TIM7_Init:
  26              	.LFB144:
  27              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /**
   2:Core/Src/tim.c ****   ******************************************************************************
   3:Core/Src/tim.c ****   * @file    tim.c
   4:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/tim.c ****   *          of the TIM instances.
   6:Core/Src/tim.c ****   ******************************************************************************
   7:Core/Src/tim.c ****   * @attention
   8:Core/Src/tim.c ****   *
   9:Core/Src/tim.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/tim.c ****   *
  12:Core/Src/tim.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/tim.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/tim.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/tim.c ****   *                             www.st.com/SLA0044
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** 
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim7;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM7 init function */
  30:Core/Src/tim.c **** void MX_TIM7_Init(void)
  31:Core/Src/tim.c **** {
ARM GAS  /tmp/ccFZbqOd.s 			page 2


  28              		.loc 1 31 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 16
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 00B5     		push	{lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 85B0     		sub	sp, sp, #20
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 24
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  39              		.loc 1 37 3 view .LVU1
  40              		.loc 1 37 27 is_stmt 0 view .LVU2
  41 0004 0023     		movs	r3, #0
  42 0006 0193     		str	r3, [sp, #4]
  43 0008 0293     		str	r3, [sp, #8]
  44 000a 0393     		str	r3, [sp, #12]
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 1 */
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 1 */
  42:Core/Src/tim.c ****   htim7.Instance = TIM7;
  45              		.loc 1 42 3 is_stmt 1 view .LVU3
  46              		.loc 1 42 18 is_stmt 0 view .LVU4
  47 000c 0E48     		ldr	r0, .L7
  48 000e 0F4A     		ldr	r2, .L7+4
  49 0010 0260     		str	r2, [r0]
  43:Core/Src/tim.c ****   htim7.Init.Prescaler = 0;
  50              		.loc 1 43 3 is_stmt 1 view .LVU5
  51              		.loc 1 43 24 is_stmt 0 view .LVU6
  52 0012 4360     		str	r3, [r0, #4]
  44:Core/Src/tim.c ****   htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
  53              		.loc 1 44 3 is_stmt 1 view .LVU7
  54              		.loc 1 44 26 is_stmt 0 view .LVU8
  55 0014 8360     		str	r3, [r0, #8]
  45:Core/Src/tim.c ****   htim7.Init.Period = 65535;
  56              		.loc 1 45 3 is_stmt 1 view .LVU9
  57              		.loc 1 45 21 is_stmt 0 view .LVU10
  58 0016 4FF6FF72 		movw	r2, #65535
  59 001a C260     		str	r2, [r0, #12]
  46:Core/Src/tim.c ****   htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  60              		.loc 1 46 3 is_stmt 1 view .LVU11
  61              		.loc 1 46 32 is_stmt 0 view .LVU12
  62 001c 8361     		str	r3, [r0, #24]
  47:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
  63              		.loc 1 47 3 is_stmt 1 view .LVU13
  64              		.loc 1 47 7 is_stmt 0 view .LVU14
  65 001e FFF7FEFF 		bl	HAL_TIM_Base_Init
  66              	.LVL0:
  67              		.loc 1 47 6 view .LVU15
  68 0022 50B9     		cbnz	r0, .L5
ARM GAS  /tmp/ccFZbqOd.s 			page 3


  69              	.L2:
  48:Core/Src/tim.c ****   {
  49:Core/Src/tim.c ****     Error_Handler();
  50:Core/Src/tim.c ****   }
  51:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  70              		.loc 1 51 3 is_stmt 1 view .LVU16
  71              		.loc 1 51 37 is_stmt 0 view .LVU17
  72 0024 0023     		movs	r3, #0
  73 0026 0193     		str	r3, [sp, #4]
  52:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  74              		.loc 1 52 3 is_stmt 1 view .LVU18
  75              		.loc 1 52 33 is_stmt 0 view .LVU19
  76 0028 0393     		str	r3, [sp, #12]
  53:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
  77              		.loc 1 53 3 is_stmt 1 view .LVU20
  78              		.loc 1 53 7 is_stmt 0 view .LVU21
  79 002a 01A9     		add	r1, sp, #4
  80 002c 0648     		ldr	r0, .L7
  81 002e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
  82              	.LVL1:
  83              		.loc 1 53 6 view .LVU22
  84 0032 28B9     		cbnz	r0, .L6
  85              	.L1:
  54:Core/Src/tim.c ****   {
  55:Core/Src/tim.c ****     Error_Handler();
  56:Core/Src/tim.c ****   }
  57:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 2 */
  58:Core/Src/tim.c **** 
  59:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 2 */
  60:Core/Src/tim.c **** 
  61:Core/Src/tim.c **** }
  86              		.loc 1 61 1 view .LVU23
  87 0034 05B0     		add	sp, sp, #20
  88              	.LCFI2:
  89              		.cfi_remember_state
  90              		.cfi_def_cfa_offset 4
  91              		@ sp needed
  92 0036 5DF804FB 		ldr	pc, [sp], #4
  93              	.L5:
  94              	.LCFI3:
  95              		.cfi_restore_state
  49:Core/Src/tim.c ****   }
  96              		.loc 1 49 5 is_stmt 1 view .LVU24
  97 003a FFF7FEFF 		bl	Error_Handler
  98              	.LVL2:
  99 003e F1E7     		b	.L2
 100              	.L6:
  55:Core/Src/tim.c ****   }
 101              		.loc 1 55 5 view .LVU25
 102 0040 FFF7FEFF 		bl	Error_Handler
 103              	.LVL3:
 104              		.loc 1 61 1 is_stmt 0 view .LVU26
 105 0044 F6E7     		b	.L1
 106              	.L8:
 107 0046 00BF     		.align	2
 108              	.L7:
 109 0048 00000000 		.word	htim7
ARM GAS  /tmp/ccFZbqOd.s 			page 4


 110 004c 00140040 		.word	1073746944
 111              		.cfi_endproc
 112              	.LFE144:
 114              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 115              		.align	1
 116              		.global	HAL_TIM_Base_MspInit
 117              		.syntax unified
 118              		.thumb
 119              		.thumb_func
 120              		.fpu fpv5-d16
 122              	HAL_TIM_Base_MspInit:
 123              	.LVL4:
 124              	.LFB145:
  62:Core/Src/tim.c **** 
  63:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  64:Core/Src/tim.c **** {
 125              		.loc 1 64 1 is_stmt 1 view -0
 126              		.cfi_startproc
 127              		@ args = 0, pretend = 0, frame = 8
 128              		@ frame_needed = 0, uses_anonymous_args = 0
  65:Core/Src/tim.c **** 
  66:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM7)
 129              		.loc 1 66 3 view .LVU28
 130              		.loc 1 66 20 is_stmt 0 view .LVU29
 131 0000 0268     		ldr	r2, [r0]
 132              		.loc 1 66 5 view .LVU30
 133 0002 0F4B     		ldr	r3, .L16
 134 0004 9A42     		cmp	r2, r3
 135 0006 00D0     		beq	.L15
 136 0008 7047     		bx	lr
 137              	.L15:
  64:Core/Src/tim.c **** 
 138              		.loc 1 64 1 view .LVU31
 139 000a 00B5     		push	{lr}
 140              	.LCFI4:
 141              		.cfi_def_cfa_offset 4
 142              		.cfi_offset 14, -4
 143 000c 83B0     		sub	sp, sp, #12
 144              	.LCFI5:
 145              		.cfi_def_cfa_offset 16
  67:Core/Src/tim.c ****   {
  68:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 0 */
  69:Core/Src/tim.c **** 
  70:Core/Src/tim.c ****   /* USER CODE END TIM7_MspInit 0 */
  71:Core/Src/tim.c ****     /* TIM7 clock enable */
  72:Core/Src/tim.c ****     __HAL_RCC_TIM7_CLK_ENABLE();
 146              		.loc 1 72 5 is_stmt 1 view .LVU32
 147              	.LBB2:
 148              		.loc 1 72 5 view .LVU33
 149              		.loc 1 72 5 view .LVU34
 150 000e 0D4B     		ldr	r3, .L16+4
 151 0010 D3F8E820 		ldr	r2, [r3, #232]
 152 0014 42F02002 		orr	r2, r2, #32
 153 0018 C3F8E820 		str	r2, [r3, #232]
 154              		.loc 1 72 5 view .LVU35
 155 001c D3F8E830 		ldr	r3, [r3, #232]
 156 0020 03F02003 		and	r3, r3, #32
ARM GAS  /tmp/ccFZbqOd.s 			page 5


 157 0024 0193     		str	r3, [sp, #4]
 158              		.loc 1 72 5 view .LVU36
 159 0026 019B     		ldr	r3, [sp, #4]
 160              	.LBE2:
 161              		.loc 1 72 5 view .LVU37
  73:Core/Src/tim.c **** 
  74:Core/Src/tim.c ****     /* TIM7 interrupt Init */
  75:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 162              		.loc 1 75 5 view .LVU38
 163 0028 0022     		movs	r2, #0
 164 002a 0521     		movs	r1, #5
 165 002c 3720     		movs	r0, #55
 166              	.LVL5:
 167              		.loc 1 75 5 is_stmt 0 view .LVU39
 168 002e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 169              	.LVL6:
  76:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 170              		.loc 1 76 5 is_stmt 1 view .LVU40
 171 0032 3720     		movs	r0, #55
 172 0034 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 173              	.LVL7:
  77:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
  78:Core/Src/tim.c **** 
  79:Core/Src/tim.c ****   /* USER CODE END TIM7_MspInit 1 */
  80:Core/Src/tim.c ****   }
  81:Core/Src/tim.c **** }
 174              		.loc 1 81 1 is_stmt 0 view .LVU41
 175 0038 03B0     		add	sp, sp, #12
 176              	.LCFI6:
 177              		.cfi_def_cfa_offset 4
 178              		@ sp needed
 179 003a 5DF804FB 		ldr	pc, [sp], #4
 180              	.L17:
 181 003e 00BF     		.align	2
 182              	.L16:
 183 0040 00140040 		.word	1073746944
 184 0044 00440258 		.word	1476543488
 185              		.cfi_endproc
 186              	.LFE145:
 188              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 189              		.align	1
 190              		.global	HAL_TIM_Base_MspDeInit
 191              		.syntax unified
 192              		.thumb
 193              		.thumb_func
 194              		.fpu fpv5-d16
 196              	HAL_TIM_Base_MspDeInit:
 197              	.LVL8:
 198              	.LFB146:
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
  84:Core/Src/tim.c **** {
 199              		.loc 1 84 1 is_stmt 1 view -0
 200              		.cfi_startproc
 201              		@ args = 0, pretend = 0, frame = 0
 202              		@ frame_needed = 0, uses_anonymous_args = 0
 203              		.loc 1 84 1 is_stmt 0 view .LVU43
ARM GAS  /tmp/ccFZbqOd.s 			page 6


 204 0000 08B5     		push	{r3, lr}
 205              	.LCFI7:
 206              		.cfi_def_cfa_offset 8
 207              		.cfi_offset 3, -8
 208              		.cfi_offset 14, -4
  85:Core/Src/tim.c **** 
  86:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM7)
 209              		.loc 1 86 3 is_stmt 1 view .LVU44
 210              		.loc 1 86 20 is_stmt 0 view .LVU45
 211 0002 0268     		ldr	r2, [r0]
 212              		.loc 1 86 5 view .LVU46
 213 0004 074B     		ldr	r3, .L22
 214 0006 9A42     		cmp	r2, r3
 215 0008 00D0     		beq	.L21
 216              	.LVL9:
 217              	.L18:
  87:Core/Src/tim.c ****   {
  88:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 0 */
  89:Core/Src/tim.c **** 
  90:Core/Src/tim.c ****   /* USER CODE END TIM7_MspDeInit 0 */
  91:Core/Src/tim.c ****     /* Peripheral clock disable */
  92:Core/Src/tim.c ****     __HAL_RCC_TIM7_CLK_DISABLE();
  93:Core/Src/tim.c **** 
  94:Core/Src/tim.c ****     /* TIM7 interrupt Deinit */
  95:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM7_IRQn);
  96:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
  97:Core/Src/tim.c **** 
  98:Core/Src/tim.c ****   /* USER CODE END TIM7_MspDeInit 1 */
  99:Core/Src/tim.c ****   }
 100:Core/Src/tim.c **** }
 218              		.loc 1 100 1 view .LVU47
 219 000a 08BD     		pop	{r3, pc}
 220              	.LVL10:
 221              	.L21:
  92:Core/Src/tim.c **** 
 222              		.loc 1 92 5 is_stmt 1 view .LVU48
 223 000c 064A     		ldr	r2, .L22+4
 224 000e D2F8E830 		ldr	r3, [r2, #232]
 225 0012 23F02003 		bic	r3, r3, #32
 226 0016 C2F8E830 		str	r3, [r2, #232]
  95:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 227              		.loc 1 95 5 view .LVU49
 228 001a 3720     		movs	r0, #55
 229              	.LVL11:
  95:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 230              		.loc 1 95 5 is_stmt 0 view .LVU50
 231 001c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 232              	.LVL12:
 233              		.loc 1 100 1 view .LVU51
 234 0020 F3E7     		b	.L18
 235              	.L23:
 236 0022 00BF     		.align	2
 237              	.L22:
 238 0024 00140040 		.word	1073746944
 239 0028 00440258 		.word	1476543488
 240              		.cfi_endproc
 241              	.LFE146:
ARM GAS  /tmp/ccFZbqOd.s 			page 7


 243              		.comm	htim7,76,4
 244              		.text
 245              	.Letext0:
 246              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 247              		.file 3 "Drivers/CMSIS/Include/core_cm7.h"
 248              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 249              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 250              		.file 6 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 251              		.file 7 "/usr/include/newlib/sys/_types.h"
 252              		.file 8 "/usr/include/newlib/sys/reent.h"
 253              		.file 9 "/usr/include/newlib/sys/lock.h"
 254              		.file 10 "/usr/include/newlib/math.h"
 255              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 256              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 257              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h"
 258              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 259              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 260              		.file 16 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 261              		.file 17 "Core/Inc/tim.h"
 262              		.file 18 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 263              		.file 19 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h"
 264              		.file 20 "Core/Inc/main.h"
ARM GAS  /tmp/ccFZbqOd.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccFZbqOd.s:17     .text.MX_TIM7_Init:0000000000000000 $t
     /tmp/ccFZbqOd.s:25     .text.MX_TIM7_Init:0000000000000000 MX_TIM7_Init
     /tmp/ccFZbqOd.s:109    .text.MX_TIM7_Init:0000000000000048 $d
                            *COM*:000000000000004c htim7
     /tmp/ccFZbqOd.s:115    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccFZbqOd.s:122    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccFZbqOd.s:183    .text.HAL_TIM_Base_MspInit:0000000000000040 $d
     /tmp/ccFZbqOd.s:189    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccFZbqOd.s:196    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccFZbqOd.s:238    .text.HAL_TIM_Base_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
