TimeQuest Timing Analyzer report for bitTest
Sat Apr 27 02:31:20 2013
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Recovery: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Removal: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Propagation Delay
 32. Minimum Propagation Delay
 33. Output Enable Times
 34. Minimum Output Enable Times
 35. Output Disable Times
 36. Minimum Output Disable Times
 37. Slow 1200mV 85C Model Metastability Report
 38. Slow 1200mV 0C Model Fmax Summary
 39. Slow 1200mV 0C Model Setup Summary
 40. Slow 1200mV 0C Model Hold Summary
 41. Slow 1200mV 0C Model Recovery Summary
 42. Slow 1200mV 0C Model Removal Summary
 43. Slow 1200mV 0C Model Minimum Pulse Width Summary
 44. Slow 1200mV 0C Model Setup: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 46. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 47. Slow 1200mV 0C Model Hold: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 49. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 50. Slow 1200mV 0C Model Recovery: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 52. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 53. Slow 1200mV 0C Model Removal: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Propagation Delay
 64. Minimum Propagation Delay
 65. Output Enable Times
 66. Minimum Output Enable Times
 67. Output Disable Times
 68. Minimum Output Disable Times
 69. Slow 1200mV 0C Model Metastability Report
 70. Fast 1200mV 0C Model Setup Summary
 71. Fast 1200mV 0C Model Hold Summary
 72. Fast 1200mV 0C Model Recovery Summary
 73. Fast 1200mV 0C Model Removal Summary
 74. Fast 1200mV 0C Model Minimum Pulse Width Summary
 75. Fast 1200mV 0C Model Setup: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 76. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 77. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 78. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 79. Fast 1200mV 0C Model Hold: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 80. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 81. Fast 1200mV 0C Model Recovery: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 82. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 83. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 84. Fast 1200mV 0C Model Removal: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 85. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 86. Fast 1200mV 0C Model Minimum Pulse Width: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 87. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 88. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 89. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 90. Setup Times
 91. Hold Times
 92. Clock to Output Times
 93. Minimum Clock to Output Times
 94. Propagation Delay
 95. Minimum Propagation Delay
 96. Output Enable Times
 97. Minimum Output Enable Times
 98. Output Disable Times
 99. Minimum Output Disable Times
100. Fast 1200mV 0C Model Metastability Report
101. Multicorner Timing Analysis Summary
102. Setup Times
103. Hold Times
104. Clock to Output Times
105. Minimum Clock to Output Times
106. Progagation Delay
107. Minimum Progagation Delay
108. Board Trace Model Assignments
109. Input Transition Times
110. Signal Integrity Metrics (Slow 1200mv 0c Model)
111. Signal Integrity Metrics (Slow 1200mv 85c Model)
112. Signal Integrity Metrics (Fast 1200mv 0c Model)
113. Setup Transfers
114. Hold Transfers
115. Recovery Transfers
116. Removal Transfers
117. Report TCCS
118. Report RSKM
119. Unconstrained Paths
120. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; bitTest                                          ;
; Device Family      ; Cyclone IV E                                     ;
; Device Name        ; EP4CE115F29C7                                    ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.85        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;  28.6%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------+
; SDC File List                                                                                ;
+----------------------------------------------------------+--------+--------------------------+
; SDC File Path                                            ; Status ; Read at                  ;
+----------------------------------------------------------+--------+--------------------------+
; qsysOUt/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Sat Apr 27 02:31:13 2013 ;
; bitTest.SDC                                              ; OK     ; Sat Apr 27 02:31:13 2013 ;
+----------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------------------------+--------------------------------------------------------------------------------+
; Clock Name                                                                 ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                       ; Targets                                                                        ;
+----------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------------------------+--------------------------------------------------------------------------------+
; altera_reserved_tck                                                        ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                              ; { altera_reserved_tck }                                                        ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] ; { bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] } ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] ; { bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] } ;
; CLOCK2_50                                                                  ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                              ; { CLOCK2_50 }                                                                  ;
; CLOCK3_50                                                                  ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                              ; { CLOCK3_50 }                                                                  ;
; CLOCK_50                                                                   ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                              ; { CLOCK_50 }                                                                   ;
+----------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                               ;
+------------+-----------------+----------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                 ; Note ;
+------------+-----------------+----------------------------------------------------------------------------+------+
; 60.49 MHz  ; 60.49 MHz       ; CLOCK_50                                                                   ;      ;
; 74.95 MHz  ; 74.95 MHz       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;      ;
; 190.33 MHz ; 190.33 MHz      ; altera_reserved_tck                                                        ;      ;
+------------+-----------------+----------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                 ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 3.038  ; 0.000         ;
; CLOCK_50                                                                   ; 3.467  ; 0.000         ;
; altera_reserved_tck                                                        ; 47.373 ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                 ;
+----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                      ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------+-------+---------------+
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
; altera_reserved_tck                                                        ; 0.402 ; 0.000         ;
; CLOCK_50                                                                   ; 0.440 ; 0.000         ;
+----------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                              ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.731  ; 0.000         ;
; altera_reserved_tck                                                        ; 47.782 ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                              ;
+----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                      ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                        ; 1.046 ; 0.000         ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 8.660 ; 0.000         ;
+----------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                   ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                   ; 9.577  ; 0.000         ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.708  ; 0.000         ;
; CLOCK2_50                                                                  ; 16.000 ; 0.000         ;
; CLOCK3_50                                                                  ; 16.000 ; 0.000         ;
; altera_reserved_tck                                                        ; 49.556 ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                                                                         ; Launch Clock ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 3.038 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|count[0]                                                            ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.471     ; 14.439     ;
; 3.296 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|count[0]                                                            ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.045     ; 13.607     ;
; 3.301 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[15] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.482     ; 14.165     ;
; 3.301 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[31] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.482     ; 14.165     ;
; 3.337 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[0]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.489     ; 14.122     ;
; 3.337 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[16] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.489     ; 14.122     ;
; 3.370 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                             ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.471     ; 14.107     ;
; 3.399 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[6]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.487     ; 14.062     ;
; 3.399 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[22] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.487     ; 14.062     ;
; 3.414 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[10]                                                     ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.484     ; 14.050     ;
; 3.457 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[6]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.487     ; 14.004     ;
; 3.457 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[22] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.487     ; 14.004     ;
; 3.461 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[48] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.474     ; 14.013     ;
; 3.532 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[2]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.485     ; 13.931     ;
; 3.532 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[18] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.485     ; 13.931     ;
; 3.541 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[0]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.489     ; 13.918     ;
; 3.541 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[16] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.489     ; 13.918     ;
; 3.559 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[15] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.056     ; 13.333     ;
; 3.559 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[31] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.056     ; 13.333     ;
; 3.592 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[1]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.481     ; 13.875     ;
; 3.592 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[17] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.481     ; 13.875     ;
; 3.595 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[0]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.063     ; 13.290     ;
; 3.595 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[16] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.063     ; 13.290     ;
; 3.600 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.471     ; 13.877     ;
; 3.600 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.471     ; 13.877     ;
; 3.600 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.471     ; 13.877     ;
; 3.600 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.471     ; 13.877     ;
; 3.600 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.471     ; 13.877     ;
; 3.600 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.471     ; 13.877     ;
; 3.611 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[33] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.473     ; 13.864     ;
; 3.623 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[7]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.473     ; 13.852     ;
; 3.623 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[23] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.473     ; 13.852     ;
; 3.623 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[32] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.473     ; 13.852     ;
; 3.623 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[34] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.473     ; 13.852     ;
; 3.623 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[35] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.473     ; 13.852     ;
; 3.628 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                             ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.045     ; 13.275     ;
; 3.639 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.473     ; 13.836     ;
; 3.639 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[40] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.473     ; 13.836     ;
; 3.639 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[41] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.473     ; 13.836     ;
; 3.639 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[42] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.473     ; 13.836     ;
; 3.657 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[6]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.061     ; 13.230     ;
; 3.657 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[22] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.061     ; 13.230     ;
; 3.672 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[10]                                                     ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.058     ; 13.218     ;
; 3.705 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[4]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.483     ; 13.760     ;
; 3.705 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[20] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.483     ; 13.760     ;
; 3.715 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[6]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.061     ; 13.172     ;
; 3.715 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[22] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.061     ; 13.172     ;
; 3.719 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[48] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.048     ; 13.181     ;
; 3.729 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.469     ; 13.750     ;
; 3.733 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.469     ; 13.746     ;
; 3.758 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[3]                                                         ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.484     ; 13.706     ;
; 3.758 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[4]                                                         ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.484     ; 13.706     ;
; 3.758 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                         ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.484     ; 13.706     ;
; 3.758 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[19]                                                        ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.484     ; 13.706     ;
; 3.758 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[20]                                                        ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.484     ; 13.706     ;
; 3.771 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][98]                ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.478     ; 13.699     ;
; 3.787 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[15] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.482     ; 13.679     ;
; 3.787 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[31] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.482     ; 13.679     ;
; 3.790 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[2]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.059     ; 13.099     ;
; 3.790 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[18] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.059     ; 13.099     ;
; 3.799 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[0]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.063     ; 13.086     ;
; 3.799 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[16] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.063     ; 13.086     ;
; 3.808 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[4]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.483     ; 13.657     ;
; 3.808 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[20] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.483     ; 13.657     ;
; 3.810 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[5]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.484     ; 13.654     ;
; 3.810 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[21] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.484     ; 13.654     ;
; 3.850 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[1]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.055     ; 13.043     ;
; 3.850 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[17] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.055     ; 13.043     ;
; 3.852 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[1]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.481     ; 13.615     ;
; 3.852 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[17] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.481     ; 13.615     ;
; 3.858 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.045     ; 13.045     ;
; 3.858 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.045     ; 13.045     ;
; 3.858 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.045     ; 13.045     ;
; 3.858 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.045     ; 13.045     ;
; 3.858 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.045     ; 13.045     ;
; 3.858 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.045     ; 13.045     ;
; 3.859 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[36] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.471     ; 13.618     ;
; 3.859 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[33] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.471     ; 13.618     ;
; 3.869 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[33] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.047     ; 13.032     ;
; 3.881 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[7]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.047     ; 13.020     ;
; 3.881 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[23] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.047     ; 13.020     ;
; 3.881 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[32] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.047     ; 13.020     ;
; 3.881 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[34] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.047     ; 13.020     ;
; 3.881 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[35] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.047     ; 13.020     ;
; 3.897 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.047     ; 13.004     ;
; 3.897 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[40] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.047     ; 13.004     ;
; 3.897 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[41] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.047     ; 13.004     ;
; 3.897 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[42] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.047     ; 13.004     ;
; 3.911 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[11] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.478     ; 13.559     ;
; 3.911 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[12] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.478     ; 13.559     ;
; 3.911 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[27] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.478     ; 13.559     ;
; 3.911 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[28] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.478     ; 13.559     ;
; 3.920 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[49] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.469     ; 13.559     ;
; 3.950 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.469     ; 13.529     ;
; 3.961 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[11] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.478     ; 13.509     ;
; 3.961 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[12] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.478     ; 13.509     ;
; 3.961 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[27] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.478     ; 13.509     ;
; 3.961 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[28] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.478     ; 13.509     ;
; 3.963 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[4]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.057     ; 12.928     ;
; 3.963 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[20] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -3.057     ; 12.928     ;
+-------+------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                            ;
+-------+------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 3.467 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[60] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.682      ; 17.213     ;
; 3.467 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.682      ; 17.213     ;
; 3.467 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[44] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.682      ; 17.213     ;
; 3.467 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.682      ; 17.213     ;
; 3.523 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.683      ; 17.158     ;
; 3.523 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[37] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.683      ; 17.158     ;
; 3.523 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.683      ; 17.158     ;
; 3.523 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[45] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.683      ; 17.158     ;
; 3.523 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[61] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.683      ; 17.158     ;
; 3.523 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.683      ; 17.158     ;
; 3.523 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.683      ; 17.158     ;
; 3.565 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.688      ; 17.121     ;
; 3.565 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[54] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.688      ; 17.121     ;
; 3.565 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[38] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.688      ; 17.121     ;
; 3.565 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.688      ; 17.121     ;
; 3.567 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[34] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.691      ; 17.122     ;
; 3.567 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.691      ; 17.122     ;
; 3.567 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.691      ; 17.122     ;
; 3.567 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[50] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.691      ; 17.122     ;
; 3.595 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.674      ; 17.077     ;
; 3.595 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[35] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.674      ; 17.077     ;
; 3.595 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.674      ; 17.077     ;
; 3.595 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[51] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.674      ; 17.077     ;
; 3.595 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[36] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.674      ; 17.077     ;
; 3.595 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.674      ; 17.077     ;
; 3.595 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.674      ; 17.077     ;
; 3.710 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[56] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.677      ; 16.965     ;
; 3.710 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.677      ; 16.965     ;
; 3.710 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[40] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.677      ; 16.965     ;
; 3.710 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.677      ; 16.965     ;
; 3.710 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.677      ; 16.965     ;
; 3.710 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[39] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.677      ; 16.965     ;
; 3.710 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[55] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.677      ; 16.965     ;
; 3.725 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[60] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 16.381     ;
; 3.725 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 16.381     ;
; 3.725 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[44] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 16.381     ;
; 3.725 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 16.381     ;
; 3.766 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[41] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.676      ; 16.908     ;
; 3.766 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.676      ; 16.908     ;
; 3.766 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.676      ; 16.908     ;
; 3.766 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[57] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.676      ; 16.908     ;
; 3.781 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.109      ; 16.326     ;
; 3.781 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[37] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.109      ; 16.326     ;
; 3.781 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.109      ; 16.326     ;
; 3.781 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[45] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.109      ; 16.326     ;
; 3.781 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[61] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.109      ; 16.326     ;
; 3.781 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.109      ; 16.326     ;
; 3.781 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.109      ; 16.326     ;
; 3.794 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.678      ; 16.882     ;
; 3.814 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[43] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.689      ; 16.873     ;
; 3.814 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.689      ; 16.873     ;
; 3.820 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[32] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.687      ; 16.865     ;
; 3.820 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.687      ; 16.865     ;
; 3.820 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.687      ; 16.865     ;
; 3.820 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.687      ; 16.865     ;
; 3.820 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[48] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.687      ; 16.865     ;
; 3.823 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 16.289     ;
; 3.823 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[54] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 16.289     ;
; 3.823 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[38] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 16.289     ;
; 3.823 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 16.289     ;
; 3.825 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[34] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 16.290     ;
; 3.825 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 16.290     ;
; 3.825 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 16.290     ;
; 3.825 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[50] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 16.290     ;
; 3.832 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.686      ; 16.852     ;
; 3.832 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[62] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.686      ; 16.852     ;
; 3.832 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[46] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.686      ; 16.852     ;
; 3.832 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.686      ; 16.852     ;
; 3.832 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.686      ; 16.852     ;
; 3.837 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.685      ; 16.846     ;
; 3.837 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[63] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.685      ; 16.846     ;
; 3.837 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[47] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.685      ; 16.846     ;
; 3.837 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.685      ; 16.846     ;
; 3.847 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[49] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.670      ; 16.821     ;
; 3.847 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[33] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.670      ; 16.821     ;
; 3.847 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.670      ; 16.821     ;
; 3.853 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 16.245     ;
; 3.853 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[35] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 16.245     ;
; 3.853 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 16.245     ;
; 3.853 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[51] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 16.245     ;
; 3.853 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[36] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 16.245     ;
; 3.853 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 16.245     ;
; 3.853 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 16.245     ;
; 3.937 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.684      ; 16.745     ;
; 3.937 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.684      ; 16.745     ;
; 3.937 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[42] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.684      ; 16.745     ;
; 3.937 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.684      ; 16.745     ;
; 3.968 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.685      ; 16.715     ;
; 3.968 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.685      ; 16.715     ;
; 3.968 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[59] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.685      ; 16.715     ;
; 3.968 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[56] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 16.133     ;
; 3.968 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 16.133     ;
; 3.968 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[40] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 16.133     ;
; 3.968 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 16.133     ;
; 3.968 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 16.133     ;
; 3.968 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[39] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 16.133     ;
; 3.968 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[55] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 16.133     ;
; 4.024 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[41] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.102      ; 16.076     ;
; 4.024 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.102      ; 16.076     ;
; 4.024 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.102      ; 16.076     ;
+-------+------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.779      ;
; 47.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.753      ;
; 47.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.746      ;
; 47.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.676      ;
; 47.558 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.595      ;
; 47.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.568      ;
; 47.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.386      ;
; 47.879 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.275      ;
; 47.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.240      ;
; 48.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 1.877      ;
; 48.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 1.252      ;
; 49.341 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0] ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 0.812      ;
; 95.916 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.004      ;
; 95.916 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.004      ;
; 95.916 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.004      ;
; 95.916 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.004      ;
; 96.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.907      ;
; 96.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.907      ;
; 96.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.907      ;
; 96.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.907      ;
; 96.078 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.841      ;
; 96.078 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.841      ;
; 96.078 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.841      ;
; 96.078 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.841      ;
; 96.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.732      ;
; 96.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.732      ;
; 96.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.732      ;
; 96.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.732      ;
; 96.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.443      ;
; 96.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.443      ;
; 96.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.443      ;
; 96.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.443      ;
; 96.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.420      ;
; 96.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.420      ;
; 96.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.420      ;
; 96.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.420      ;
; 96.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.377      ;
; 96.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.377      ;
; 96.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.377      ;
; 96.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.377      ;
; 96.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.337      ;
; 96.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.337      ;
; 96.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.337      ;
; 96.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.337      ;
; 96.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.318      ;
; 96.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.318      ;
; 96.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.318      ;
; 96.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.318      ;
; 96.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.275      ;
; 96.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.275      ;
; 96.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.275      ;
; 96.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.275      ;
; 96.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.245      ;
; 96.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.245      ;
; 96.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.245      ;
; 96.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.245      ;
; 96.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.227      ;
; 96.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.227      ;
; 96.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.227      ;
; 96.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.227      ;
; 96.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.219      ;
; 96.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.221      ;
; 96.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.221      ;
; 96.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.221      ;
; 96.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.221      ;
; 96.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.145      ;
; 96.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.145      ;
; 96.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.145      ;
; 96.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.145      ;
; 96.784 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.134      ;
; 96.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.069      ;
; 96.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.069      ;
; 96.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.013      ;
; 96.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.013      ;
; 96.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.013      ;
; 96.916 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.002      ;
; 96.916 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.002      ;
; 96.916 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.002      ;
; 96.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.993      ;
; 96.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.984      ;
; 96.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.984      ;
; 96.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.984      ;
; 96.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.984      ;
; 96.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.956      ;
; 96.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.956      ;
; 96.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.956      ;
; 96.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.956      ;
; 96.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.945      ;
; 96.975 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.945      ;
; 96.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.935      ;
; 96.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.935      ;
; 96.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.918      ;
; 96.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.918      ;
; 96.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.918      ;
; 96.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.918      ;
; 96.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.918      ;
; 97.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.917      ;
; 97.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.917      ;
; 97.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.917      ;
; 97.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.917      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                          ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.401 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|wr_address                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|wr_address                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[0]                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[0]                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[1]                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[1]                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[2]                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[2]                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[0]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[0]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[1]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[1]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[2]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[2]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.010000000                                                                                                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.010000000                                                                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|altera_merlin_master_translator:bridge_0_avalon_master_translator|read_accepted                                                                                                                ; qsysOUt:bridgeLOL|altera_merlin_master_translator:bridge_0_avalon_master_translator|read_accepted                                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][98]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][98]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[30]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[30]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[24]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[24]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[26]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[26]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[31]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[31]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[28]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[28]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[25]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[25]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[27]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[27]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                             ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                              ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.000                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.000                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.000                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.000                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.101                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.101                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|init_done                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|init_done                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000100000                                                                                                                                                      ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000100000                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_count[1]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_count[1]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000001                                                                                                                                                      ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000001                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                    ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_request                                                                                                                                                        ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_request                                                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][99]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][99]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                                       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                  ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[29]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[29]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.418 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[0]~_Duplicate_1                                                                                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|rd_valid[0]                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.686      ;
; 0.426 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                       ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.694      ;
; 0.426 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[36]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[0]                                                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.693      ;
; 0.426 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[40]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[4]                                                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.693      ;
; 0.427 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_rnw                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[46]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[10]                                                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|rd_valid[2]                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.696      ;
; 0.429 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][99]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][99]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.436 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.437 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.000000001                                                                                                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000001                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.440 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|init_done                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[2]~_Duplicate_1                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.707      ;
; 0.442 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.001                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.709      ;
; 0.443 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[2]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.010                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.711      ;
; 0.444 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[2]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.111                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.712      ;
; 0.467 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_request                                                                                                                                                        ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.001000000                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.734      ;
; 0.473 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.010                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.011                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.741      ;
; 0.481 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.000                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.748      ;
; 0.499 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|init_done                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.766      ;
; 0.549 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[37]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[1]                                                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.817      ;
; 0.550 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[50]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[14]                                                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.817      ;
; 0.550 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[48]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[12]                                                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.818      ;
; 0.550 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[47]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[11]                                                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.818      ;
; 0.551 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.000001000                                                                                                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000001000                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.551 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[45]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[9]                                                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.818      ;
; 0.551 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.000010000                                                                                                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000010000                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.554 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][98]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.701      ;
; 0.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.705      ;
; 0.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.709      ;
; 0.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.710      ;
; 0.444 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.710      ;
; 0.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.717      ;
; 0.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.719      ;
; 0.454 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.720      ;
; 0.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.724      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.748      ;
; 0.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.772      ;
; 0.553 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.553 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.554 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.820      ;
; 0.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.820      ;
; 0.555 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.823      ;
; 0.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.840      ;
; 0.575 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.841      ;
; 0.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.848      ;
; 0.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.852      ;
; 0.599 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.866      ;
; 0.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.867      ;
; 0.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.868      ;
; 0.606 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.873      ;
; 0.606 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.872      ;
; 0.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.875      ;
; 0.608 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.873      ;
; 0.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.875      ;
; 0.632 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.899      ;
; 0.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.901      ;
; 0.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.903      ;
; 0.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.904      ;
; 0.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.906      ;
; 0.641 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.907      ;
; 0.641 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.907      ;
; 0.645 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.912      ;
; 0.658 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.927      ;
; 0.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.937      ;
; 0.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.937      ;
; 0.673 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.939      ;
; 0.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.941      ;
; 0.677 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.943      ;
; 0.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.946      ;
; 0.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.947      ;
; 0.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.959      ;
; 0.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.967      ;
; 0.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.968      ;
; 0.704 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.970      ;
; 0.707 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.973      ;
; 0.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.986      ;
; 0.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.987      ;
; 0.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.988      ;
; 0.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.989      ;
; 0.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.991      ;
; 0.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.998      ;
; 0.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.998      ;
; 0.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.008      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                               ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.440 ; ArbiterStateMachineNew:arb|current_state.state_ir                                                                ; ArbiterStateMachineNew:arb|current_state.state_ir                                     ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.043      ; 0.669      ;
; 0.458 ; VarRegister:dataLatch|b[19]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~103 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.081      ; 0.725      ;
; 0.459 ; VarRegister:dataLatch|b[33]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~117 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.080      ; 0.725      ;
; 0.629 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.reset_state                                   ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run                ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; -0.119     ; 0.696      ;
; 0.664 ; VarRegister:dataLatch|b[14]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~82  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.081      ; 0.931      ;
; 0.710 ; ArbiterStateMachineNew:arb|current_state.state_ir                                                                ; ArbiterStateMachineNew:arb|current_state.state_iack                                   ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.051      ; 0.947      ;
; 0.742 ; ArbiterStateMachineNew:arb|current_state.state_dr                                                                ; ArbiterStateMachineNew:arb|current_state.state_dack                                   ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.051      ; 0.979      ;
; 0.890 ; VarRegister:dataLatch|b[52]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~72  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.084      ; 1.160      ;
; 0.897 ; ArbiterStateMachineNew:arb|current_state.state_dack                                                              ; Cache:DCache|Cache_State_Machine:CacheSM|current_state.ready                          ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.139      ; 1.222      ;
; 0.960 ; VarRegister:dataLatch|b[57]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~125 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.079      ; 1.225      ;
; 0.989 ; VarRegister:dataLatch|b[44]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~128 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.084      ; 1.259      ;
; 1.059 ; VarRegister:dataLatch|b[42]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~110 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.084      ; 1.329      ;
; 1.072 ; VarRegister:dataLatch|b[38]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~106 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.080      ; 1.338      ;
; 1.124 ; VarRegister:dataLatch|b[5]                                                                                       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~73  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.081      ; 1.391      ;
; 1.139 ; VarRegister:dataLatch|b[4]                                                                                       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~136 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.085      ; 1.410      ;
; 1.147 ; VarRegister:dataLatch|b[59]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~127 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.070      ; 1.403      ;
; 1.152 ; VarRegister:dataLatch|b[30]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~82  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.065      ; 1.403      ;
; 1.159 ; VarRegister:dataLatch|b[60]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~128 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.073      ; 1.418      ;
; 1.169 ; VarRegister:dataLatch|b[28]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~128 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.078      ; 1.433      ;
; 1.183 ; VarRegister:dataLatch|b[6]                                                                                       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~74  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.076      ; 1.445      ;
; 1.183 ; VarRegister:dataLatch|b[23]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~75  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.087      ; 1.456      ;
; 1.213 ; VarRegister:dataLatch|b[55]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~123 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.083      ; 1.482      ;
; 1.231 ; VarRegister:dataLatch|b[11]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~127 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.085      ; 1.502      ;
; 1.252 ; ArbiterStateMachineNew:arb|current_state.state_iack                                                              ; Cache:ICache|Cache_State_Machine:CacheSM|current_state.ready                          ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; -0.023     ; 1.415      ;
; 1.254 ; VarRegister:dataLatch|b[43]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~127 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.079      ; 1.519      ;
; 1.261 ; VarRegister:dataLatch|b[35]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~119 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.092      ; 1.539      ;
; 1.296 ; VarRegister:dataLatch|b[12]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~128 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.088      ; 1.570      ;
; 1.309 ; VarRegister:dataLatch|b[33]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~69  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.079      ; 1.574      ;
; 1.309 ; VarRegister:dataLatch|b[13]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~81  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.071      ; 1.566      ;
; 1.321 ; VarRegister:dataLatch|b[33]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~133 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.076      ; 1.583      ;
; 1.325 ; VarRegister:dataLatch|b[8]                                                                                       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~124 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.089      ; 1.600      ;
; 1.326 ; VarRegister:dataLatch|b[17]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~117 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.079      ; 1.591      ;
; 1.327 ; VarRegister:dataLatch|b[57]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~61  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.079      ; 1.592      ;
; 1.336 ; VarRegister:dataLatch|b[51]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~119 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.092      ; 1.614      ;
; 1.348 ; VarRegister:dataLatch|b[27]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~127 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.081      ; 1.615      ;
; 1.353 ; VarRegister:dataLatch|b[2]                                                                                       ; Cache:DCache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~118 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.070      ; 1.609      ;
; 1.363 ; VarRegister:dataLatch|b[58]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~126 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.071      ; 1.620      ;
; 1.363 ; VarRegister:dataLatch|b[22]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~74  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.076      ; 1.625      ;
; 1.367 ; ArbiterStateMachineNew:arb|current_state.state_dr                                                                ; ArbiterStateMachineNew:arb|current_state.state_dr                                     ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.043      ; 1.596      ;
; 1.373 ; VarRegister:dataLatch|b[33]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~101 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.076      ; 1.635      ;
; 1.380 ; VarRegister:dataLatch|b[10]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~126 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.071      ; 1.637      ;
; 1.387 ; VarRegister:dataLatch|b[19]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~39  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.083      ; 1.656      ;
; 1.387 ; VarRegister:dataLatch|b[10]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~78  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.070      ; 1.643      ;
; 1.388 ; ArbiterStateMachineNew:arb|current_state.state_ir                                                                ; ArbiterStateMachineNew:arb|current_state.state_idle                                   ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.239      ; 1.813      ;
; 1.393 ; ArbiterStateMachineNew:arb|current_state.state_idle                                                              ; ArbiterStateMachineNew:arb|current_state.state_ir                                     ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; -0.078     ; 1.501      ;
; 1.405 ; VarRegister:dataLatch|b[21]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~121 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.079      ; 1.670      ;
; 1.408 ; VarRegister:dataLatch|b[49]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~117 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.071      ; 1.665      ;
; 1.428 ; VarRegister:dataLatch|b[42]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~126 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.084      ; 1.698      ;
; 1.434 ; ArbiterStateMachineNew:arb|current_state.state_dw                                                                ; ArbiterStateMachineNew:arb|current_state.state_dack                                   ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; -0.078     ; 1.542      ;
; 1.452 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[10]                                                                    ; Cache:ICache|TagLUT:TagBlock|mw_ram_table~105                                         ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.075      ; 1.713      ;
; 1.481 ; VarRegister:dataLatch|b[39]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~75  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.081      ; 1.748      ;
; 1.499 ; VarRegister:dataLatch|b[25]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~125 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.090      ; 1.775      ;
; 1.508 ; VarRegister:dataLatch|b[44]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~80  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.068      ; 1.762      ;
; 1.515 ; VarRegister:dataLatch|b[59]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~63  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.070      ; 1.771      ;
; 1.518 ; VarRegister:dataLatch|b[15]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~131 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.076      ; 1.780      ;
; 1.519 ; VarRegister:dataLatch|b[53]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~73  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.075      ; 1.780      ;
; 1.528 ; VarRegister:dataLatch|b[44]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~112 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.084      ; 1.798      ;
; 1.528 ; VarRegister:dataLatch|b[37]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~73  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.075      ; 1.789      ;
; 1.534 ; VarRegister:dataLatch|b[9]                                                                                       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~125 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.090      ; 1.810      ;
; 1.539 ; VarRegister:dataLatch|b[0]                                                                                       ; Cache:DCache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~68  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.073      ; 1.798      ;
; 1.562 ; VarRegister:dataLatch|b[7]                                                                                       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~59  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.092      ; 1.840      ;
; 1.566 ; VarRegister:dataLatch|b[11]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~79  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.069      ; 1.821      ;
; 1.567 ; VarRegister:dataLatch|b[41]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~125 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.090      ; 1.843      ;
; 1.578 ; VarRegister:dataLatch|b[56]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~124 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.089      ; 1.853      ;
; 1.584 ; VarRegister:dataLatch|b[40]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~124 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.089      ; 1.859      ;
; 1.585 ; VarRegister:dataLatch|b[19]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~119 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.075      ; 1.846      ;
; 1.585 ; VarRegister:dataLatch|b[52]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~24  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.084      ; 1.855      ;
; 1.586 ; Cache:ICache|Cache_State_Machine:CacheSM|current_state.load_miss                                                 ; Cache:ICache|Cache_State_Machine:CacheSM|current_state.ready                          ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; -0.023     ; 1.749      ;
; 1.591 ; VarRegister:dataLatch|b[52]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~88  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.085      ; 1.862      ;
; 1.591 ; VarRegister:dataLatch|b[52]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~136 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.085      ; 1.862      ;
; 1.595 ; VarRegister:dataLatch|b[19]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~71  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.086      ; 1.867      ;
; 1.596 ; VarRegister:dataLatch|b[19]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~23  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.086      ; 1.868      ;
; 1.603 ; VarRegister:dataLatch|b[31]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~51  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; -0.308     ; 1.481      ;
; 1.605 ; VarRegister:dataLatch|b[23]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~75  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.069      ; 1.860      ;
; 1.612 ; VarRegister:dataLatch|b[38]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~122 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.080      ; 1.878      ;
; 1.617 ; VarRegister:dataLatch|b[33]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~53  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.078      ; 1.881      ;
; 1.618 ; VarRegister:dataLatch|b[33]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~85  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.078      ; 1.882      ;
; 1.623 ; VarRegister:dataLatch|b[43]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~111 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.079      ; 1.888      ;
; 1.628 ; VarRegister:dataLatch|b[35]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~103 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.092      ; 1.906      ;
; 1.634 ; VarRegister:dataLatch|b[33]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~37  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.077      ; 1.897      ;
; 1.638 ; VarRegister:dataLatch|b[24]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~124 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.089      ; 1.913      ;
; 1.663 ; VarRegister:dataLatch|b[12]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~64  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.088      ; 1.937      ;
; 1.663 ; VarRegister:dataLatch|b[5]                                                                                       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~25  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.081      ; 1.930      ;
; 1.678 ; VarRegister:dataLatch|b[8]                                                                                       ; Cache:DCache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~108 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.079      ; 1.943      ;
; 1.684 ; VarRegister:dataLatch|b[33]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~21  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.077      ; 1.947      ;
; 1.685 ; Cache:ICache|Cache_State_Machine:CacheSM|current_state.store                                                     ; Cache:ICache|Cache_State_Machine:CacheSM|current_state.ready                          ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; -0.023     ; 1.848      ;
; 1.699 ; VarRegister:dataLatch|b[60]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~64  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.073      ; 1.958      ;
; 1.712 ; VarRegister:dataLatch|b[31]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~131 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.064      ; 1.962      ;
; 1.715 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99] ; VarRegister:dataLatch|b[2]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.273      ; 5.244      ;
; 1.720 ; VarRegister:dataLatch|b[4]                                                                                       ; Cache:DCache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~120 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.087      ; 1.993      ;
; 1.723 ; VarRegister:dataLatch|b[6]                                                                                       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~26  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.076      ; 1.985      ;
; 1.725 ; VarRegister:dataLatch|b[34]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~70  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; -0.415     ; 1.496      ;
; 1.736 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99] ; VarRegister:dataLatch|b[30]                                                           ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.268      ; 5.260      ;
; 1.738 ; VarRegister:dataLatch|b[24]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~60  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.063      ; 1.987      ;
; 1.738 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99] ; VarRegister:dataLatch|b[18]                                                           ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.273      ; 5.267      ;
; 1.743 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99] ; VarRegister:dataLatch|b[14]                                                           ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.268      ; 5.267      ;
; 1.753 ; VarRegister:dataLatch|b[55]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~139 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.083      ; 2.022      ;
; 1.754 ; VarRegister:dataLatch|b[19]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~55  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.094      ; 2.034      ;
; 1.754 ; VarRegister:dataLatch|b[45]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~81  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.059      ; 1.999      ;
; 1.769 ; VarRegister:dataLatch|b[11]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~63  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.085      ; 2.040      ;
+-------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                    ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 9.731 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[18]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.273     ; 9.871      ;
; 9.736 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[23]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.283     ; 9.856      ;
; 9.737 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[19]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.280     ; 9.858      ;
; 9.737 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[20]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.280     ; 9.858      ;
; 9.752 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[16]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.277     ; 9.846      ;
; 9.752 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[22]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.277     ; 9.846      ;
; 9.753 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[17]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.288     ; 9.834      ;
; 9.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[21]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.309     ; 9.809      ;
; 9.760 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[18]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.162     ; 9.963      ;
; 9.765 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[23]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.172     ; 9.948      ;
; 9.766 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[19]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 9.950      ;
; 9.766 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[20]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 9.950      ;
; 9.775 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[3]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.160     ; 9.950      ;
; 9.775 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[3]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.160     ; 9.950      ;
; 9.777 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[30]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 9.868      ;
; 9.777 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[28]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 9.868      ;
; 9.777 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[7]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 9.868      ;
; 9.777 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[1]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.247     ; 9.851      ;
; 9.777 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[3]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.252     ; 9.846      ;
; 9.778 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[6]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.240     ; 9.857      ;
; 9.778 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[5]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.240     ; 9.857      ;
; 9.780 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[31]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 9.861      ;
; 9.781 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[16]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.166     ; 9.938      ;
; 9.781 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[22]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.166     ; 9.938      ;
; 9.781 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[13]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.259     ; 9.835      ;
; 9.782 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[17]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 9.926      ;
; 9.782 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[2]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 9.926      ;
; 9.785 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[0]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.271     ; 9.819      ;
; 9.786 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[21]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 9.901      ;
; 9.793 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[26]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 9.853      ;
; 9.793 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[25]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 9.853      ;
; 9.793 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[27]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 9.853      ;
; 9.795 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[10]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.243     ; 9.837      ;
; 9.795 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[12]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.243     ; 9.837      ;
; 9.795 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[29]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 9.849      ;
; 9.796 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[14]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.271     ; 9.808      ;
; 9.796 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[2]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.236     ; 9.843      ;
; 9.796 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[4]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.236     ; 9.843      ;
; 9.797 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[24]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.254     ; 9.824      ;
; 9.797 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[8]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.254     ; 9.824      ;
; 9.797 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[15]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.254     ; 9.824      ;
; 9.797 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[9]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.254     ; 9.824      ;
; 9.798 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[11]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.283     ; 9.794      ;
; 9.806 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[0]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 9.960      ;
; 9.806 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[1]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 9.943      ;
; 9.806 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[3]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 9.938      ;
; 9.806 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[7]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 9.960      ;
; 9.806 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[28]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 9.960      ;
; 9.806 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[30]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 9.960      ;
; 9.807 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[5]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 9.949      ;
; 9.807 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[6]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 9.949      ;
; 9.809 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[31]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 9.953      ;
; 9.809 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[0]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 9.953      ;
; 9.810 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[13]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 9.927      ;
; 9.813 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[1]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.172     ; 9.900      ;
; 9.813 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[4]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.172     ; 9.900      ;
; 9.814 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[6]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 9.916      ;
; 9.814 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[0]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.160     ; 9.911      ;
; 9.814 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[8]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 9.916      ;
; 9.814 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[9]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.160     ; 9.911      ;
; 9.814 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[1]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.166     ; 9.905      ;
; 9.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[5]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 9.922      ;
; 9.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[7]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 9.929      ;
; 9.816 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[11]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 9.926      ;
; 9.822 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[25]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 9.945      ;
; 9.822 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[26]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 9.945      ;
; 9.822 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[27]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 9.945      ;
; 9.824 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[10]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 9.929      ;
; 9.824 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[12]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 9.929      ;
; 9.824 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[29]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 9.941      ;
; 9.824 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[10]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 9.941      ;
; 9.825 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[2]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.125     ; 9.935      ;
; 9.825 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[4]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.125     ; 9.935      ;
; 9.825 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[14]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.160     ; 9.900      ;
; 9.826 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[2]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 9.879      ;
; 9.826 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[8]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 9.916      ;
; 9.826 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[9]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 9.916      ;
; 9.826 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[15]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 9.916      ;
; 9.826 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[24]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 9.916      ;
; 9.826 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_bank[0]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 9.879      ;
; 9.827 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[11]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.172     ; 9.886      ;
; 9.936 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_18 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.176     ; 9.744      ;
; 9.941 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_23 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 9.729      ;
; 9.942 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_19 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.183     ; 9.731      ;
; 9.942 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_20 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.183     ; 9.731      ;
; 9.957 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_16 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 9.719      ;
; 9.957 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_22 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 9.719      ;
; 9.958 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_17 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.191     ; 9.707      ;
; 9.962 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_21 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 9.682      ;
; 9.982 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.150     ; 9.724      ;
; 9.982 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 9.719      ;
; 9.982 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_7  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 9.741      ;
; 9.982 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_28 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 9.741      ;
; 9.982 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_30 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 9.741      ;
; 9.983 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_5  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 9.730      ;
; 9.983 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_6  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 9.730      ;
; 9.985 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_31 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 9.734      ;
; 9.986 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.162     ; 9.708      ;
; 9.990 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.174     ; 9.692      ;
; 9.998 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_25 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 9.726      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.782 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.372      ;
; 48.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 1.605      ;
; 97.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.184      ;
; 97.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.184      ;
; 97.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.184      ;
; 97.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.184      ;
; 97.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.184      ;
; 97.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.184      ;
; 97.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.184      ;
; 97.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.184      ;
; 97.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.176      ;
; 97.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.176      ;
; 97.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.176      ;
; 97.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.176      ;
; 97.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.176      ;
; 97.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.176      ;
; 97.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.924      ;
; 97.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.924      ;
; 97.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.924      ;
; 97.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.924      ;
; 97.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.924      ;
; 97.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.924      ;
; 97.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.924      ;
; 97.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.924      ;
; 97.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.924      ;
; 98.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.891      ;
; 98.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.891      ;
; 98.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.859      ;
; 98.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.859      ;
; 98.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.859      ;
; 98.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.605      ;
; 98.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.605      ;
; 98.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.605      ;
; 98.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.605      ;
; 98.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.605      ;
; 98.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.605      ;
; 98.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.605      ;
; 98.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.605      ;
; 98.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.605      ;
; 98.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.605      ;
; 98.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.605      ;
; 98.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.605      ;
; 98.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.605      ;
; 98.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.563      ;
; 98.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.563      ;
; 98.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.563      ;
; 98.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.563      ;
; 98.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.563      ;
; 98.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.465      ;
; 98.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.465      ;
; 98.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.465      ;
; 98.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.465      ;
; 98.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.465      ;
; 98.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.465      ;
; 98.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.465      ;
; 98.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.465      ;
; 98.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.465      ;
; 98.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.465      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.046  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.313      ;
; 1.046  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.313      ;
; 1.046  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.313      ;
; 1.046  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.313      ;
; 1.046  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.313      ;
; 1.046  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.313      ;
; 1.046  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.313      ;
; 1.046  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.313      ;
; 1.046  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.313      ;
; 1.046  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.313      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.426      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.426      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.426      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.426      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.426      ;
; 1.192  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.458      ;
; 1.192  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.458      ;
; 1.192  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.458      ;
; 1.192  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.458      ;
; 1.192  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.458      ;
; 1.192  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.458      ;
; 1.192  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.458      ;
; 1.192  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.458      ;
; 1.192  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.458      ;
; 1.192  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.458      ;
; 1.192  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.458      ;
; 1.192  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.458      ;
; 1.192  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.458      ;
; 1.451  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.717      ;
; 1.451  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.717      ;
; 1.451  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.717      ;
; 1.498  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.766      ;
; 1.505  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.769      ;
; 1.505  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.772      ;
; 1.505  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.772      ;
; 1.505  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.769      ;
; 1.505  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.772      ;
; 1.505  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.772      ;
; 1.505  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.772      ;
; 1.505  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.772      ;
; 1.505  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.772      ;
; 1.505  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.772      ;
; 1.765  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.030      ;
; 1.765  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.030      ;
; 1.765  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.030      ;
; 1.765  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.030      ;
; 1.765  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.030      ;
; 1.765  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.030      ;
; 1.772  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.037      ;
; 1.772  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.037      ;
; 1.772  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.037      ;
; 1.772  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.037      ;
; 1.772  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.037      ;
; 1.772  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.037      ;
; 1.772  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.037      ;
; 1.772  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.037      ;
; 50.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.317      ; 1.458      ;
; 51.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.318      ; 2.247      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                                                      ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 8.660 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 8.922      ;
; 8.660 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 8.922      ;
; 8.660 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 8.922      ;
; 8.660 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 8.922      ;
; 8.660 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 8.928      ;
; 8.660 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.100000000                                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 8.928      ;
; 8.660 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[15]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 8.927      ;
; 8.660 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[5]                                                                                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 8.927      ;
; 8.660 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[7]~_Duplicate_1                                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 8.923      ;
; 8.660 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[8]~_Duplicate_1                                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 8.923      ;
; 8.660 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[9]~_Duplicate_1                                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 8.923      ;
; 8.660 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[10]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 8.923      ;
; 8.660 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[11]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 8.923      ;
; 8.660 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[18]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 8.928      ;
; 8.660 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[21]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 8.928      ;
; 8.660 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[27]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 8.928      ;
; 8.660 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[29]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 8.928      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[30]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 8.925      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 8.909      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 8.909      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[26]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 8.909      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[31]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 8.909      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 8.909      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[28]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 8.925      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[25]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 8.909      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 8.909      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 8.925      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[27]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 8.925      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 8.927      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 8.927      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 8.925      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 8.925      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 8.925      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 8.909      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 8.909      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 8.927      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 8.927      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 8.909      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 8.909      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 8.909      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 8.909      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[12]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 8.925      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[11]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 8.925      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[16]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 8.921      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[14]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 8.922      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[13]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 8.925      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[3]                                                                                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 8.925      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[4]                                                                                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 8.922      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[6]                                                                                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 8.922      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[7]                                                                                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 8.924      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[3]                                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 8.912      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 8.912      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 8.912      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 8.917      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 8.917      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 8.925      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 8.925      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 8.917      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 8.925      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[17]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 8.925      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[19]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 8.912      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[20]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 8.912      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[22]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 8.917      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[23]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 8.917      ;
; 8.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[29]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 8.925      ;
; 8.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[24]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 8.914      ;
; 8.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 8.914      ;
; 8.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[10]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 8.913      ;
; 8.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[0]                                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 8.919      ;
; 8.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[1]                                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 8.919      ;
; 8.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[2]                                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 8.919      ;
; 8.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[3]                                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 8.906      ;
; 8.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[4]                                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 8.919      ;
; 8.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[5]                                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 8.918      ;
; 8.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[6]                                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 8.918      ;
; 8.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[7]                                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 8.918      ;
; 8.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[8]                                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 8.918      ;
; 8.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[9]                                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 8.918      ;
; 8.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[10]                                                                                                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 8.918      ;
; 8.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[11]                                                                                                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 8.918      ;
; 8.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[12]                                                                                                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 8.918      ;
; 8.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[29]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 8.920      ;
; 8.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 8.920      ;
; 8.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[8]                                                                                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 8.915      ;
; 8.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[9]                                                                                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 8.915      ;
; 8.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 8.929      ;
; 8.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 8.929      ;
; 8.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 8.929      ;
; 8.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 8.929      ;
; 8.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 8.929      ;
; 8.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 8.929      ;
; 8.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 8.929      ;
; 8.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 8.929      ;
; 8.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 8.929      ;
; 8.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 8.928      ;
; 8.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 8.912      ;
; 8.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 8.912      ;
; 8.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[2]                                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 8.912      ;
; 8.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[2]~_Duplicate_1                                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 8.919      ;
; 8.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[3]~_Duplicate_1                                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 8.919      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                   ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------+
; 9.577 ; 9.765        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~132 ;
; 9.577 ; 9.765        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~132 ;
; 9.581 ; 9.769        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|Cache_State_Machine:CacheSM|current_state.ready                          ;
; 9.584 ; 9.772        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~116 ;
; 9.584 ; 9.772        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~116 ;
; 9.590 ; 9.778        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run                ;
; 9.595 ; 9.783        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~70  ;
; 9.595 ; 9.783        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~70  ;
; 9.595 ; 9.783        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~70  ;
; 9.595 ; 9.783        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~70  ;
; 9.597 ; 9.785        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~68  ;
; 9.597 ; 9.785        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~68  ;
; 9.597 ; 9.785        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~68  ;
; 9.597 ; 9.785        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~68  ;
; 9.598 ; 9.786        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~86  ;
; 9.598 ; 9.786        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~97  ;
; 9.598 ; 9.786        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~99  ;
; 9.598 ; 9.786        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~86  ;
; 9.598 ; 9.786        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~97  ;
; 9.598 ; 9.786        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~98  ;
; 9.598 ; 9.786        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~99  ;
; 9.599 ; 9.787        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~50  ;
; 9.599 ; 9.787        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~50  ;
; 9.599 ; 9.787        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~49  ;
; 9.599 ; 9.787        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~50  ;
; 9.599 ; 9.787        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~51  ;
; 9.599 ; 9.787        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~49  ;
; 9.599 ; 9.787        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~51  ;
; 9.600 ; 9.788        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~133 ;
; 9.600 ; 9.788        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~134 ;
; 9.600 ; 9.788        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~54  ;
; 9.600 ; 9.788        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~134 ;
; 9.600 ; 9.788        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~54  ;
; 9.600 ; 9.788        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~133 ;
; 9.600 ; 9.788        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~134 ;
; 9.600 ; 9.788        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~54  ;
; 9.600 ; 9.788        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~133 ;
; 9.600 ; 9.788        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~134 ;
; 9.600 ; 9.788        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~54  ;
; 9.606 ; 9.794        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:DCache|Cache_State_Machine:CacheSM|current_state.load_miss                      ;
; 9.606 ; 9.794        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:DCache|Cache_State_Machine:CacheSM|current_state.store                          ;
; 9.607 ; 9.795        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ArbiterStateMachineNew:arb|current_state.state_dack                                   ;
; 9.607 ; 9.795        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ArbiterStateMachineNew:arb|current_state.state_dr                                     ;
; 9.607 ; 9.795        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ArbiterStateMachineNew:arb|current_state.state_iack                                   ;
; 9.607 ; 9.795        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ArbiterStateMachineNew:arb|current_state.state_ir                                     ;
; 9.607 ; 9.795        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|Cache_State_Machine:CacheSM|current_state.load_miss                      ;
; 9.607 ; 9.795        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|Cache_State_Machine:CacheSM|current_state.store                          ;
; 9.608 ; 9.796        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~52  ;
; 9.608 ; 9.796        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~52  ;
; 9.608 ; 9.796        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~52  ;
; 9.608 ; 9.796        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~52  ;
; 9.609 ; 9.797        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~102 ;
; 9.609 ; 9.797        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~113 ;
; 9.609 ; 9.797        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~115 ;
; 9.609 ; 9.797        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~102 ;
; 9.609 ; 9.797        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~113 ;
; 9.609 ; 9.797        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~114 ;
; 9.609 ; 9.797        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~115 ;
; 9.612 ; 9.800        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~84  ;
; 9.612 ; 9.800        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~85  ;
; 9.612 ; 9.800        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~86  ;
; 9.612 ; 9.800        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~99  ;
; 9.612 ; 9.800        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~81  ;
; 9.612 ; 9.800        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~83  ;
; 9.612 ; 9.800        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~84  ;
; 9.612 ; 9.800        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~85  ;
; 9.612 ; 9.800        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~86  ;
; 9.612 ; 9.800        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~97  ;
; 9.612 ; 9.800        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~98  ;
; 9.612 ; 9.800        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~99  ;
; 9.612 ; 9.800        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~81  ;
; 9.612 ; 9.800        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~82  ;
; 9.612 ; 9.800        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~83  ;
; 9.612 ; 9.800        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~83  ;
; 9.615 ; 9.803        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~84  ;
; 9.615 ; 9.803        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~85  ;
; 9.615 ; 9.803        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~98  ;
; 9.615 ; 9.803        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~84  ;
; 9.615 ; 9.803        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~85  ;
; 9.616 ; 9.804        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~145 ;
; 9.616 ; 9.804        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~146 ;
; 9.616 ; 9.804        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~145 ;
; 9.616 ; 9.804        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~146 ;
; 9.616 ; 9.804        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~147 ;
; 9.617 ; 9.805        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~34  ;
; 9.617 ; 9.805        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~34  ;
; 9.617 ; 9.805        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~33  ;
; 9.617 ; 9.805        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~34  ;
; 9.617 ; 9.805        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~35  ;
; 9.617 ; 9.805        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~33  ;
; 9.617 ; 9.805        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~35  ;
; 9.618 ; 9.806        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~117 ;
; 9.618 ; 9.806        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~118 ;
; 9.618 ; 9.806        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~118 ;
; 9.618 ; 9.806        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~117 ;
; 9.618 ; 9.806        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~118 ;
; 9.618 ; 9.806        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~117 ;
; 9.618 ; 9.806        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~118 ;
; 9.620 ; 9.808        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~20  ;
; 9.620 ; 9.808        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~22  ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                      ; Clock Edge ; Target                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[11]                                                                                                                                                                                    ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[12]                                                                                                                                                                                    ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[1]                                                                                                                                                                                     ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[2]                                                                                                                                                                                     ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[3]                                                                                                                                                                                     ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[37]                                                                                                              ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[38]                                                                                                              ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[39]                                                                                                              ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[43]                                                                                                              ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[44]                                                                                                              ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[47]                                                                                                              ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[48]                                                                                                              ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[38]                                                                                                              ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[39]                                                                                                              ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[43]                                                                                                              ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[44]                                                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                  ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                 ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                                                 ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                                                 ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                                                 ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                                  ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                                                 ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                                                 ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                                                 ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[24]                                                                                                                                                                 ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[27]                                                                                                                                                                 ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[28]                                                                                                                                                                 ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                  ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[30]                                                                                                                                                                 ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                                  ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                  ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                  ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[10]                                                                                                                                                                  ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[11]                                                                                                                                                                  ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[12]                                                                                                                                                                  ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[13]                                                                                                                                                                  ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[14]                                                                                                                                                                  ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[15]                                                                                                                                                                  ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[16]                                                                                                                                                                  ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[3]                                                                                                                                                                   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[4]                                                                                                                                                                   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[5]                                                                                                                                                                   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[6]                                                                                                                                                                   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[7]                                                                                                                                                                   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[8]                                                                                                                                                                   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[9]                                                                                                                                                                   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[17]                                                                                                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[19]                                                                                                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[20]                                                                                                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[22]                                                                                                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[23]                                                                                                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[29]                                                                                                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[3]                                                                                                                                                                      ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                                                                                      ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                                                                                      ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                                                                                                      ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                                                                                      ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                               ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                               ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                             ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                         ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                                             ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                                             ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                      ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[0]                                                                                                                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[10]                                                                                                                                                                                    ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[13]                                                                                                                                                                                    ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[14]                                                                                                                                                                                    ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[4]                                                                                                                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[5]                                                                                                                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[6]                                                                                                                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[7]                                                                                                                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[9]                                                                                                                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[10]                                                                                                                                                                                    ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[11]                                                                                                                                                                                    ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[18]                                                                                                                                                                                    ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[21]                                                                                                                                                                                    ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[27]                                                                                                                                                                                    ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[29]                                                                                                                                                                                    ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[7]                                                                                                                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[8]                                                                                                                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[9]                                                                                                                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_dqm[0]                                                                                                                                                                                      ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_rnw                                                                                                                                                                                         ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[10]~_Duplicate_1                                                                                                                                                                            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[11]~_Duplicate_1                                                                                                                                                                            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[18]~_Duplicate_1                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; 49.556 ; 49.776       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ;
; 49.556 ; 49.776       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]        ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]        ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                     ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                              ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                              ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                              ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                              ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                               ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                          ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                          ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                          ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[1]        ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                          ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                          ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                          ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                          ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                        ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                        ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                        ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                        ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                           ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                           ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                           ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                           ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                           ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                          ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                          ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                          ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                          ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                         ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                         ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------+
; SW[*]               ; CLOCK_50            ; 6.685 ; 7.241 ; Rise       ; CLOCK_50                                                                   ;
;  SW[17]             ; CLOCK_50            ; 6.685 ; 7.241 ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.660 ; 1.908 ; Rise       ; altera_reserved_tck                                                        ;
; altera_reserved_tms ; altera_reserved_tck ; 5.970 ; 6.093 ; Rise       ; altera_reserved_tck                                                        ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.426 ; 1.605 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.378 ; 1.557 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.374 ; 1.553 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.363 ; 1.542 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.389 ; 1.568 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.353 ; 1.532 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.377 ; 1.556 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.387 ; 1.566 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.357 ; 1.536 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.371 ; 1.550 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.381 ; 1.560 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.400 ; 1.579 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.400 ; 1.579 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.380 ; 1.559 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.426 ; 1.605 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.408 ; 1.587 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.401 ; 1.580 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.350 ; 1.529 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.361 ; 1.540 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.366 ; 1.545 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.373 ; 1.552 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.363 ; 1.542 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.392 ; 1.571 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.360 ; 1.539 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.346 ; 1.525 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.341 ; 1.520 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.316 ; 1.495 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.346 ; 1.525 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.346 ; 1.525 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.327 ; 1.506 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.328 ; 1.507 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.357 ; 1.536 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.371 ; 1.550 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; SW[*]               ; CLOCK_50            ; -4.217 ; -4.823 ; Rise       ; CLOCK_50                                                                   ;
;  SW[17]             ; CLOCK_50            ; -4.217 ; -4.823 ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.292  ; 2.159  ; Rise       ; altera_reserved_tck                                                        ;
; altera_reserved_tms ; altera_reserved_tck ; 0.226  ; 0.089  ; Rise       ; altera_reserved_tck                                                        ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.680 ; -0.859 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.744 ; -0.923 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.739 ; -0.918 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.728 ; -0.907 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.754 ; -0.933 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.718 ; -0.897 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.741 ; -0.920 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.751 ; -0.930 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.722 ; -0.901 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.736 ; -0.915 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.746 ; -0.925 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.764 ; -0.943 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.767 ; -0.946 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.744 ; -0.923 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.792 ; -0.971 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.774 ; -0.953 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.766 ; -0.945 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.715 ; -0.894 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.726 ; -0.905 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.731 ; -0.910 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.739 ; -0.918 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.729 ; -0.908 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.758 ; -0.937 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.725 ; -0.904 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.712 ; -0.891 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.706 ; -0.885 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.680 ; -0.859 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.710 ; -0.889 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.710 ; -0.889 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.692 ; -0.871 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.692 ; -0.871 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.722 ; -0.901 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.735 ; -0.914 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                 ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; LEDG[*]             ; CLOCK_50            ; 15.945 ; 15.896 ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[0]            ; CLOCK_50            ; 14.317 ; 14.486 ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[1]            ; CLOCK_50            ; 14.753 ; 14.843 ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[2]            ; CLOCK_50            ; 14.113 ; 14.135 ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[3]            ; CLOCK_50            ; 11.969 ; 12.150 ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[4]            ; CLOCK_50            ; 15.945 ; 15.896 ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[5]            ; CLOCK_50            ; 13.098 ; 12.876 ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[6]            ; CLOCK_50            ; 11.322 ; 11.329 ; Rise       ; CLOCK_50                                                                   ;
; LEDR[*]             ; CLOCK_50            ; 27.069 ; 26.505 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[0]            ; CLOCK_50            ; 21.053 ; 20.973 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[1]            ; CLOCK_50            ; 26.199 ; 26.054 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[2]            ; CLOCK_50            ; 21.301 ; 21.345 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[3]            ; CLOCK_50            ; 22.083 ; 22.156 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[4]            ; CLOCK_50            ; 22.169 ; 22.308 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[5]            ; CLOCK_50            ; 20.738 ; 20.904 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[6]            ; CLOCK_50            ; 20.311 ; 20.486 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[7]            ; CLOCK_50            ; 27.069 ; 26.505 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[8]            ; CLOCK_50            ; 20.373 ; 20.510 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[9]            ; CLOCK_50            ; 22.516 ; 22.604 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[10]           ; CLOCK_50            ; 17.852 ; 17.897 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[11]           ; CLOCK_50            ; 22.175 ; 22.110 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[12]           ; CLOCK_50            ; 18.817 ; 18.882 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[13]           ; CLOCK_50            ; 21.753 ; 21.794 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[14]           ; CLOCK_50            ; 23.617 ; 23.559 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[15]           ; CLOCK_50            ; 24.482 ; 24.586 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[16]           ; CLOCK_50            ; 8.979  ; 9.079  ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.178 ; 12.643 ; Fall       ; altera_reserved_tck                                                        ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.267  ; 3.169  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.244  ; 3.146  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.189  ; 3.091  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.036  ; 2.944  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.267  ; 3.169  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.199  ; 3.101  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.214  ; 3.116  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.072  ; 2.980  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.097  ; 3.005  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.217  ; 3.119  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.212  ; 3.114  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.109  ; 3.017  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.240  ; 3.142  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.046  ; 2.954  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.046  ; 2.954  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.205  ; 3.107  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.264  ; 3.166  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.302  ; 3.204  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.222  ; 3.124  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.267  ; 3.169  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.278  ; 3.180  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.272  ; 3.174  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.268  ; 3.170  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.285  ; 3.187  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.295  ; 3.197  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.284  ; 3.186  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.250  ; 3.152  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.260  ; 3.162  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.302  ; 3.204  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.219  ; 3.121  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.282  ; 3.184  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.294  ; 3.196  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.107  ; 3.015  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.280  ; 3.182  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.231  ; 3.133  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.220  ; 3.122  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.255  ; 3.157  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.247  ; 3.149  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.237  ; 3.139  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.208  ; 3.110  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.241  ; 3.143  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.214  ; 3.116  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.220  ; 3.122  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.246  ; 3.148  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.276  ; 3.178  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.276  ; 3.178  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.254  ; 3.156  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.254  ; 3.156  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.284  ; 3.186  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.291  ; 3.193  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.281  ; 3.183  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.281  ; 3.183  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.215  ; 3.117  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.240  ; 3.142  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.082  ; 2.990  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.222  ; 3.124  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.201  ; 3.103  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.345 ;        ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.424 ; Fall       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; LEDG[*]             ; CLOCK_50            ; 9.838  ; 10.009 ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[0]            ; CLOCK_50            ; 9.838  ; 10.009 ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[1]            ; CLOCK_50            ; 10.620 ; 10.707 ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[2]            ; CLOCK_50            ; 10.823 ; 10.851 ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[3]            ; CLOCK_50            ; 11.191 ; 11.336 ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[4]            ; CLOCK_50            ; 13.444 ; 13.378 ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[5]            ; CLOCK_50            ; 10.584 ; 10.426 ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[6]            ; CLOCK_50            ; 10.915 ; 10.919 ; Rise       ; CLOCK_50                                                                   ;
; LEDR[*]             ; CLOCK_50            ; 8.662  ; 8.757  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[0]            ; CLOCK_50            ; 11.501 ; 11.424 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[1]            ; CLOCK_50            ; 13.517 ; 13.374 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[2]            ; CLOCK_50            ; 11.261 ; 11.260 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[3]            ; CLOCK_50            ; 11.359 ; 11.377 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[4]            ; CLOCK_50            ; 11.922 ; 11.941 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[5]            ; CLOCK_50            ; 10.960 ; 11.128 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[6]            ; CLOCK_50            ; 10.860 ; 10.916 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[7]            ; CLOCK_50            ; 14.872 ; 14.420 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[8]            ; CLOCK_50            ; 10.463 ; 10.596 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[9]            ; CLOCK_50            ; 14.014 ; 14.039 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[10]           ; CLOCK_50            ; 9.537  ; 9.612  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[11]           ; CLOCK_50            ; 13.026 ; 13.058 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[12]           ; CLOCK_50            ; 10.644 ; 10.694 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[13]           ; CLOCK_50            ; 11.345 ; 11.423 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[14]           ; CLOCK_50            ; 14.175 ; 14.141 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[15]           ; CLOCK_50            ; 14.116 ; 14.197 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[16]           ; CLOCK_50            ; 8.662  ; 8.757  ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdo ; altera_reserved_tck ; 9.855  ; 10.325 ; Fall       ; altera_reserved_tck                                                        ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.553  ; 2.462  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.759  ; 2.662  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.706  ; 2.609  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.553  ; 2.462  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.782  ; 2.685  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.716  ; 2.619  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.730  ; 2.633  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.588  ; 2.497  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.612  ; 2.521  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.733  ; 2.636  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.728  ; 2.631  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.623  ; 2.532  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.755  ; 2.658  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.563  ; 2.472  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.563  ; 2.472  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.722  ; 2.625  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.778  ; 2.681  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.623  ; 2.532  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.738  ; 2.641  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.782  ; 2.685  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.793  ; 2.696  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.787  ; 2.690  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.783  ; 2.686  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.799  ; 2.702  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.809  ; 2.712  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.799  ; 2.702  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.765  ; 2.668  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.775  ; 2.678  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.816  ; 2.719  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.736  ; 2.639  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.796  ; 2.699  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.810  ; 2.713  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.623  ; 2.532  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.795  ; 2.698  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.746  ; 2.649  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 2.735  ; 2.638  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.770  ; 2.673  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.763  ; 2.666  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.753  ; 2.656  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.724  ; 2.627  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.756  ; 2.659  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.730  ; 2.633  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.735  ; 2.638  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.760  ; 2.663  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.790  ; 2.693  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.790  ; 2.693  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.769  ; 2.672  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.768  ; 2.671  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 2.799  ; 2.702  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.805  ; 2.708  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.597  ; 2.506  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.795  ; 2.698  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.732  ; 2.635  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 2.755  ; 2.658  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.597  ; 2.506  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.737  ; 2.640  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.718  ; 2.621  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.804 ;        ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.884 ; Fall       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; LEDR[0]     ; 16.699 ; 16.681 ; 17.377 ; 17.258 ;
; SW[0]      ; LEDR[1]     ; 18.685 ; 18.539 ; 19.283 ; 19.138 ;
; SW[0]      ; LEDR[2]     ; 17.967 ; 18.049 ; 18.542 ; 18.586 ;
; SW[0]      ; LEDR[3]     ; 17.718 ; 17.829 ; 18.325 ; 18.398 ;
; SW[0]      ; LEDR[4]     ; 19.110 ; 19.249 ; 19.834 ; 19.973 ;
; SW[0]      ; LEDR[5]     ; 16.309 ; 16.513 ; 16.858 ; 17.024 ;
; SW[0]      ; LEDR[6]     ; 17.196 ; 17.371 ; 17.749 ; 17.896 ;
; SW[0]      ; LEDR[7]     ; 21.873 ; 21.364 ; 22.424 ; 21.892 ;
; SW[0]      ; LEDR[8]     ; 17.172 ; 17.300 ; 17.711 ; 17.848 ;
; SW[0]      ; LEDR[9]     ; 20.138 ; 20.226 ; 20.675 ; 20.772 ;
; SW[0]      ; LEDR[10]    ; 15.202 ; 15.238 ; 15.738 ; 15.774 ;
; SW[0]      ; LEDR[11]    ; 19.722 ; 19.664 ; 20.264 ; 20.208 ;
; SW[0]      ; LEDR[12]    ; 16.962 ; 17.016 ; 17.472 ; 17.517 ;
; SW[0]      ; LEDR[13]    ; 16.988 ; 17.069 ; 17.512 ; 17.553 ;
; SW[0]      ; LEDR[14]    ; 21.482 ; 21.412 ; 22.026 ; 21.947 ;
; SW[0]      ; LEDR[15]    ; 20.395 ; 20.499 ; 20.912 ; 21.025 ;
; SW[1]      ; LEDR[0]     ; 16.353 ; 16.293 ; 16.961 ; 16.892 ;
; SW[1]      ; LEDR[1]     ; 20.896 ; 20.742 ; 21.408 ; 21.263 ;
; SW[1]      ; LEDR[2]     ; 19.727 ; 19.809 ; 20.225 ; 20.269 ;
; SW[1]      ; LEDR[3]     ; 19.497 ; 19.608 ; 20.019 ; 20.092 ;
; SW[1]      ; LEDR[4]     ; 19.959 ; 20.099 ; 20.433 ; 20.572 ;
; SW[1]      ; LEDR[5]     ; 18.088 ; 18.292 ; 18.552 ; 18.718 ;
; SW[1]      ; LEDR[6]     ; 18.975 ; 19.150 ; 19.443 ; 19.590 ;
; SW[1]      ; LEDR[7]     ; 23.633 ; 23.124 ; 24.107 ; 23.575 ;
; SW[1]      ; LEDR[8]     ; 18.932 ; 19.060 ; 19.394 ; 19.531 ;
; SW[1]      ; LEDR[9]     ; 21.898 ; 21.986 ; 22.358 ; 22.455 ;
; SW[1]      ; LEDR[10]    ; 16.981 ; 17.017 ; 17.432 ; 17.468 ;
; SW[1]      ; LEDR[11]    ; 21.482 ; 21.424 ; 21.950 ; 21.891 ;
; SW[1]      ; LEDR[12]    ; 18.741 ; 18.795 ; 19.166 ; 19.211 ;
; SW[1]      ; LEDR[13]    ; 18.767 ; 18.848 ; 19.206 ; 19.247 ;
; SW[1]      ; LEDR[14]    ; 23.242 ; 23.172 ; 23.709 ; 23.633 ;
; SW[1]      ; LEDR[15]    ; 22.155 ; 22.259 ; 22.595 ; 22.708 ;
; SW[2]      ; LEDR[0]     ; 14.252 ; 14.294 ; 14.906 ; 14.872 ;
; SW[2]      ; LEDR[1]     ; 16.513 ; 16.349 ; 17.074 ; 17.001 ;
; SW[2]      ; LEDR[2]     ; 19.351 ; 19.395 ; 19.867 ; 19.914 ;
; SW[2]      ; LEDR[3]     ; 19.341 ; 19.452 ; 19.965 ; 20.038 ;
; SW[2]      ; LEDR[4]     ; 19.803 ; 19.943 ; 20.379 ; 20.518 ;
; SW[2]      ; LEDR[5]     ; 17.932 ; 18.136 ; 18.498 ; 18.664 ;
; SW[2]      ; LEDR[6]     ; 18.819 ; 18.994 ; 19.389 ; 19.536 ;
; SW[2]      ; LEDR[7]     ; 23.202 ; 22.679 ; 23.774 ; 23.265 ;
; SW[2]      ; LEDR[8]     ; 18.490 ; 18.627 ; 19.074 ; 19.202 ;
; SW[2]      ; LEDR[9]     ; 21.639 ; 21.727 ; 22.203 ; 22.300 ;
; SW[2]      ; LEDR[10]    ; 16.825 ; 16.861 ; 17.378 ; 17.414 ;
; SW[2]      ; LEDR[11]    ; 21.310 ; 21.254 ; 21.896 ; 21.831 ;
; SW[2]      ; LEDR[12]    ; 18.585 ; 18.639 ; 19.112 ; 19.157 ;
; SW[2]      ; LEDR[13]    ; 18.611 ; 18.692 ; 19.152 ; 19.193 ;
; SW[2]      ; LEDR[14]    ; 23.065 ; 22.993 ; 23.637 ; 23.579 ;
; SW[2]      ; LEDR[15]    ; 21.239 ; 21.343 ; 21.811 ; 21.924 ;
; SW[3]      ; LEDR[0]     ; 13.974 ; 13.939 ; 14.508 ; 14.510 ;
; SW[3]      ; LEDR[1]     ; 18.891 ; 18.704 ; 19.426 ; 19.273 ;
; SW[3]      ; LEDR[2]     ; 18.580 ; 18.662 ; 19.088 ; 19.132 ;
; SW[3]      ; LEDR[3]     ; 18.318 ; 18.391 ; 18.911 ; 19.022 ;
; SW[3]      ; LEDR[4]     ; 18.732 ; 18.871 ; 19.373 ; 19.513 ;
; SW[3]      ; LEDR[5]     ; 16.851 ; 17.017 ; 17.502 ; 17.706 ;
; SW[3]      ; LEDR[6]     ; 17.742 ; 17.889 ; 18.389 ; 18.564 ;
; SW[3]      ; LEDR[7]     ; 22.486 ; 21.977 ; 22.970 ; 22.438 ;
; SW[3]      ; LEDR[8]     ; 17.785 ; 17.913 ; 18.257 ; 18.394 ;
; SW[3]      ; LEDR[9]     ; 20.751 ; 20.839 ; 21.221 ; 21.318 ;
; SW[3]      ; LEDR[10]    ; 15.731 ; 15.767 ; 16.395 ; 16.431 ;
; SW[3]      ; LEDR[11]    ; 20.335 ; 20.277 ; 20.880 ; 20.824 ;
; SW[3]      ; LEDR[12]    ; 17.465 ; 17.510 ; 18.155 ; 18.209 ;
; SW[3]      ; LEDR[13]    ; 17.505 ; 17.546 ; 18.181 ; 18.262 ;
; SW[3]      ; LEDR[14]    ; 22.095 ; 22.025 ; 22.635 ; 22.563 ;
; SW[3]      ; LEDR[15]    ; 21.008 ; 21.112 ; 21.458 ; 21.571 ;
; SW[12]     ; LEDG[0]     ; 14.032 ; 14.201 ; 14.729 ; 14.860 ;
; SW[12]     ; LEDG[1]     ; 14.325 ; 14.910 ; 15.510 ; 15.068 ;
; SW[12]     ; LEDG[2]     ; 13.904 ; 13.926 ; 14.576 ; 14.598 ;
; SW[12]     ; LEDG[3]     ; 13.493 ; 14.115 ; 14.685 ; 14.266 ;
; SW[12]     ; LEDG[4]     ; 17.094 ; 16.596 ; 17.352 ; 17.687 ;
; SW[12]     ; LEDG[5]     ; 14.070 ; 13.881 ; 14.733 ; 14.535 ;
; SW[12]     ; LEDG[6]     ; 14.063 ; 14.090 ; 14.729 ; 14.751 ;
; SW[12]     ; LEDG[7]     ; 12.975 ;        ;        ; 13.734 ;
; SW[13]     ; LEDG[0]     ; 13.781 ; 13.914 ; 14.443 ; 14.574 ;
; SW[13]     ; LEDG[1]     ; 15.078 ; 15.269 ; 15.863 ; 15.754 ;
; SW[13]     ; LEDG[2]     ; 13.975 ; 13.997 ; 14.636 ; 14.658 ;
; SW[13]     ; LEDG[3]     ; 14.207 ; 14.678 ; 15.196 ; 14.920 ;
; SW[13]     ; LEDG[4]     ; 17.157 ; 17.420 ; 18.100 ; 17.751 ;
; SW[13]     ; LEDG[5]     ; 15.185 ; 15.087 ; 15.883 ; 15.645 ;
; SW[13]     ; LEDG[6]     ; 14.102 ; 14.215 ; 14.822 ; 14.784 ;
; SW[13]     ; LEDG[7]     ;        ; 12.822 ; 13.412 ;        ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; LEDR[0]     ; 14.681 ; 12.875 ; 13.462 ; 15.206 ;
; SW[0]      ; LEDR[1]     ; 17.612 ; 17.444 ; 18.178 ; 18.090 ;
; SW[0]      ; LEDR[2]     ; 14.565 ; 14.642 ; 15.221 ; 15.275 ;
; SW[0]      ; LEDR[3]     ; 15.570 ; 15.612 ; 16.233 ; 16.211 ;
; SW[0]      ; LEDR[4]     ; 15.263 ; 15.312 ; 15.930 ; 15.900 ;
; SW[0]      ; LEDR[5]     ; 14.339 ; 14.517 ; 14.982 ; 15.168 ;
; SW[0]      ; LEDR[6]     ; 13.933 ; 13.987 ; 14.568 ; 14.622 ;
; SW[0]      ; LEDR[7]     ; 18.175 ; 17.721 ; 18.778 ; 18.316 ;
; SW[0]      ; LEDR[8]     ; 13.816 ; 13.947 ; 14.410 ; 14.533 ;
; SW[0]      ; LEDR[9]     ; 17.650 ; 17.703 ; 18.266 ; 18.319 ;
; SW[0]      ; LEDR[10]    ; 12.637 ; 12.710 ; 13.258 ; 13.331 ;
; SW[0]      ; LEDR[11]    ; 16.821 ; 16.851 ; 17.439 ; 17.447 ;
; SW[0]      ; LEDR[12]    ; 14.797 ; 14.875 ; 15.377 ; 15.455 ;
; SW[0]      ; LEDR[13]    ; 14.847 ; 14.923 ; 15.508 ; 15.584 ;
; SW[0]      ; LEDR[14]    ; 17.564 ; 17.535 ; 18.191 ; 18.154 ;
; SW[0]      ; LEDR[15]    ; 17.196 ; 17.275 ; 17.827 ; 17.898 ;
; SW[1]      ; LEDR[0]     ; 14.573 ; 14.480 ; 15.065 ; 15.102 ;
; SW[1]      ; LEDR[1]     ; 16.606 ; 16.547 ; 17.259 ; 17.035 ;
; SW[1]      ; LEDR[2]     ; 14.291 ; 14.288 ; 14.862 ; 14.851 ;
; SW[1]      ; LEDR[3]     ; 14.111 ; 15.028 ; 15.618 ; 14.719 ;
; SW[1]      ; LEDR[4]     ; 14.701 ; 14.718 ; 15.304 ; 15.313 ;
; SW[1]      ; LEDR[5]     ; 13.734 ; 13.930 ; 14.382 ; 14.513 ;
; SW[1]      ; LEDR[6]     ; 13.850 ; 13.904 ; 14.456 ; 14.510 ;
; SW[1]      ; LEDR[7]     ; 17.667 ; 17.203 ; 18.248 ; 17.828 ;
; SW[1]      ; LEDR[8]     ; 13.255 ; 13.376 ; 13.836 ; 14.001 ;
; SW[1]      ; LEDR[9]     ; 16.801 ; 16.824 ; 17.385 ; 17.400 ;
; SW[1]      ; LEDR[10]    ; 12.291 ; 12.350 ; 12.884 ; 12.992 ;
; SW[1]      ; LEDR[11]    ; 15.960 ; 16.073 ; 16.630 ; 16.592 ;
; SW[1]      ; LEDR[12]    ; 13.396 ; 13.444 ; 13.994 ; 14.034 ;
; SW[1]      ; LEDR[13]    ; 14.141 ; 14.203 ; 14.736 ; 14.847 ;
; SW[1]      ; LEDR[14]    ; 17.106 ; 17.255 ; 17.879 ; 17.645 ;
; SW[1]      ; LEDR[15]    ; 16.943 ; 17.016 ; 17.528 ; 17.599 ;
; SW[2]      ; LEDR[0]     ; 13.714 ; 13.770 ; 14.365 ; 14.307 ;
; SW[2]      ; LEDR[1]     ; 15.843 ; 15.741 ; 16.443 ; 16.325 ;
; SW[2]      ; LEDR[2]     ; 14.203 ; 14.530 ; 15.080 ; 14.852 ;
; SW[2]      ; LEDR[3]     ; 13.991 ; 14.008 ; 14.550 ; 14.608 ;
; SW[2]      ; LEDR[4]     ; 14.577 ; 14.895 ; 15.370 ; 15.204 ;
; SW[2]      ; LEDR[5]     ; 13.914 ; 14.061 ; 14.473 ; 14.661 ;
; SW[2]      ; LEDR[6]     ; 14.750 ; 15.117 ; 15.626 ; 15.410 ;
; SW[2]      ; LEDR[7]     ; 18.462 ; 18.002 ; 19.072 ; 18.555 ;
; SW[2]      ; LEDR[8]     ; 14.079 ; 14.205 ; 14.638 ; 14.805 ;
; SW[2]      ; LEDR[9]     ; 17.500 ; 17.551 ; 18.059 ; 18.151 ;
; SW[2]      ; LEDR[10]    ; 13.104 ; 13.157 ; 13.663 ; 13.723 ;
; SW[2]      ; LEDR[11]    ; 16.630 ; 16.619 ; 17.189 ; 17.219 ;
; SW[2]      ; LEDR[12]    ; 14.360 ; 14.684 ; 15.316 ; 14.957 ;
; SW[2]      ; LEDR[13]    ; 14.577 ; 14.607 ; 15.136 ; 15.207 ;
; SW[2]      ; LEDR[14]    ; 16.661 ; 16.934 ; 17.545 ; 17.202 ;
; SW[2]      ; LEDR[15]    ; 17.599 ; 17.658 ; 18.158 ; 18.258 ;
; SW[3]      ; LEDR[0]     ; 13.467 ; 13.016 ; 13.553 ; 13.982 ;
; SW[3]      ; LEDR[1]     ; 18.183 ; 16.028 ; 16.724 ; 18.551 ;
; SW[3]      ; LEDR[2]     ; 14.680 ; 14.452 ; 14.964 ; 15.289 ;
; SW[3]      ; LEDR[3]     ; 14.150 ; 14.172 ; 14.710 ; 14.767 ;
; SW[3]      ; LEDR[4]     ; 14.970 ; 14.804 ; 15.338 ; 15.654 ;
; SW[3]      ; LEDR[5]     ; 13.960 ; 14.119 ; 14.526 ; 14.677 ;
; SW[3]      ; LEDR[6]     ; 15.226 ; 15.010 ; 15.511 ; 15.876 ;
; SW[3]      ; LEDR[7]     ; 18.672 ; 18.155 ; 19.223 ; 18.761 ;
; SW[3]      ; LEDR[8]     ; 14.238 ; 14.369 ; 14.798 ; 14.964 ;
; SW[3]      ; LEDR[9]     ; 17.659 ; 17.715 ; 18.219 ; 18.310 ;
; SW[3]      ; LEDR[10]    ; 13.263 ; 13.321 ; 13.823 ; 13.916 ;
; SW[3]      ; LEDR[11]    ; 16.789 ; 16.783 ; 17.349 ; 17.378 ;
; SW[3]      ; LEDR[12]    ; 14.916 ; 14.557 ; 15.121 ; 15.443 ;
; SW[3]      ; LEDR[13]    ; 14.736 ; 14.771 ; 15.296 ; 15.366 ;
; SW[3]      ; LEDR[14]    ; 17.145 ; 16.802 ; 17.422 ; 17.693 ;
; SW[3]      ; LEDR[15]    ; 17.758 ; 17.822 ; 18.318 ; 18.417 ;
; SW[12]     ; LEDG[0]     ; 12.561 ; 12.685 ; 13.201 ; 13.317 ;
; SW[12]     ; LEDG[1]     ; 13.798 ; 14.288 ; 14.868 ; 14.514 ;
; SW[12]     ; LEDG[2]     ; 13.292 ; 13.320 ; 13.947 ; 13.967 ;
; SW[12]     ; LEDG[3]     ; 13.002 ; 13.527 ; 14.078 ; 13.747 ;
; SW[12]     ; LEDG[4]     ; 16.382 ; 15.975 ; 16.710 ; 16.961 ;
; SW[12]     ; LEDG[5]     ; 13.555 ; 13.372 ; 14.195 ; 14.004 ;
; SW[12]     ; LEDG[6]     ; 13.510 ; 13.565 ; 14.188 ; 14.167 ;
; SW[12]     ; LEDG[7]     ; 12.493 ;        ;        ; 13.213 ;
; SW[13]     ; LEDG[0]     ; 13.243 ; 13.402 ; 13.874 ; 14.033 ;
; SW[13]     ; LEDG[1]     ; 14.520 ; 13.608 ; 14.225 ; 15.173 ;
; SW[13]     ; LEDG[2]     ; 13.245 ; 13.259 ; 13.831 ; 13.894 ;
; SW[13]     ; LEDG[3]     ; 13.687 ; 12.841 ; 13.429 ; 14.374 ;
; SW[13]     ; LEDG[4]     ; 16.463 ; 16.379 ; 17.117 ; 17.023 ;
; SW[13]     ; LEDG[5]     ; 14.609 ; 13.708 ; 14.521 ; 15.040 ;
; SW[13]     ; LEDG[6]     ; 13.585 ; 13.648 ; 14.245 ; 14.235 ;
; SW[13]     ; LEDG[7]     ;        ; 12.357 ; 12.929 ;        ;
+------------+-------------+--------+--------+--------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                 ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.959 ; 2.821 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.099 ; 2.954 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.124 ; 2.979 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.135 ; 2.990 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.119 ; 2.974 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.135 ; 2.990 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.132 ; 2.987 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.132 ; 2.987 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.141 ; 2.996 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.117 ; 2.972 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.117 ; 2.972 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.129 ; 2.984 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.086 ; 2.941 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.129 ; 2.984 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.111 ; 2.966 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.959 ; 2.821 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.117 ; 2.972 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.118 ; 2.973 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.107 ; 2.962 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.122 ; 2.977 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.114 ; 2.969 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.114 ; 2.969 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.085 ; 2.940 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.118 ; 2.973 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.111 ; 2.966 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.117 ; 2.972 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.143 ; 2.998 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.143 ; 2.998 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.143 ; 2.998 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.141 ; 2.996 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.141 ; 2.996 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.141 ; 2.996 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.138 ; 2.993 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                         ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.477 ; 2.339 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.617 ; 2.472 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.641 ; 2.496 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.652 ; 2.507 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.636 ; 2.491 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.652 ; 2.507 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.648 ; 2.503 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.648 ; 2.503 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.658 ; 2.513 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.634 ; 2.489 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.634 ; 2.489 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.645 ; 2.500 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.605 ; 2.460 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.645 ; 2.500 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.629 ; 2.484 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.477 ; 2.339 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.634 ; 2.489 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.635 ; 2.490 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.624 ; 2.479 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.639 ; 2.494 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.632 ; 2.487 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.632 ; 2.487 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.603 ; 2.458 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.635 ; 2.490 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.629 ; 2.484 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.634 ; 2.489 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.659 ; 2.514 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.659 ; 2.514 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.659 ; 2.514 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.658 ; 2.513 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.657 ; 2.512 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.658 ; 2.513 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.654 ; 2.509 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                        ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.889     ; 3.027     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.022     ; 3.167     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.047     ; 3.192     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.058     ; 3.203     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.042     ; 3.187     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.058     ; 3.203     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.055     ; 3.200     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.055     ; 3.200     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.064     ; 3.209     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.040     ; 3.185     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.040     ; 3.185     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.052     ; 3.197     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.009     ; 3.154     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.052     ; 3.197     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.034     ; 3.179     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.889     ; 3.027     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.040     ; 3.185     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.041     ; 3.186     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.030     ; 3.175     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.045     ; 3.190     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.037     ; 3.182     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.037     ; 3.182     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.008     ; 3.153     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.041     ; 3.186     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.034     ; 3.179     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.040     ; 3.185     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.066     ; 3.211     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.066     ; 3.211     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.066     ; 3.211     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.064     ; 3.209     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.064     ; 3.209     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.064     ; 3.209     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.061     ; 3.206     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.405     ; 2.543     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.538     ; 2.683     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.562     ; 2.707     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.573     ; 2.718     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.557     ; 2.702     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.573     ; 2.718     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.569     ; 2.714     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.569     ; 2.714     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.579     ; 2.724     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.555     ; 2.700     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.555     ; 2.700     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.566     ; 2.711     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.526     ; 2.671     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.566     ; 2.711     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.405     ; 2.543     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.555     ; 2.700     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.556     ; 2.701     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.545     ; 2.690     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.560     ; 2.705     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.553     ; 2.698     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.553     ; 2.698     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.524     ; 2.669     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.556     ; 2.701     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.555     ; 2.700     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.580     ; 2.725     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.580     ; 2.725     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.580     ; 2.725     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.579     ; 2.724     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.578     ; 2.723     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.579     ; 2.724     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.575     ; 2.720     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                ;
+------------+-----------------+----------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                 ; Note ;
+------------+-----------------+----------------------------------------------------------------------------+------+
; 66.45 MHz  ; 66.45 MHz       ; CLOCK_50                                                                   ;      ;
; 80.31 MHz  ; 80.31 MHz       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;      ;
; 218.05 MHz ; 218.05 MHz      ; altera_reserved_tck                                                        ;      ;
+------------+-----------------+----------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                  ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 4.675  ; 0.000         ;
; CLOCK_50                                                                   ; 4.951  ; 0.000         ;
; altera_reserved_tck                                                        ; 47.707 ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                  ;
+----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                      ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------+-------+---------------+
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.353 ; 0.000         ;
; altera_reserved_tck                                                        ; 0.354 ; 0.000         ;
; CLOCK_50                                                                   ; 0.387 ; 0.000         ;
+----------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                               ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.525 ; 0.000         ;
; altera_reserved_tck                                                        ; 48.078 ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                               ;
+----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                      ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                        ; 0.955 ; 0.000         ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 7.756 ; 0.000         ;
+----------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                    ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                   ; 9.539  ; 0.000         ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.708  ; 0.000         ;
; CLOCK2_50                                                                  ; 16.000 ; 0.000         ;
; CLOCK3_50                                                                  ; 16.000 ; 0.000         ;
; altera_reserved_tck                                                        ; 49.489 ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                                                                         ; Launch Clock ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 4.675 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|count[0]                                                            ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.171     ; 13.103     ;
; 4.801 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[15] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.183     ; 12.965     ;
; 4.801 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[31] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.183     ; 12.965     ;
; 4.836 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[0]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.190     ; 12.923     ;
; 4.836 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[16] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.190     ; 12.923     ;
; 4.863 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|count[0]                                                            ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.683     ; 12.403     ;
; 4.890 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[6]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 12.871     ;
; 4.890 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[22] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 12.871     ;
; 4.945 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[48] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.175     ; 12.829     ;
; 4.956 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[6]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 12.805     ;
; 4.956 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[22] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 12.805     ;
; 4.964 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                             ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.171     ; 12.814     ;
; 4.984 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[10]                                                     ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.185     ; 12.780     ;
; 4.989 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[15] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.695     ; 12.265     ;
; 4.989 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[31] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.695     ; 12.265     ;
; 5.016 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[2]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.187     ; 12.746     ;
; 5.016 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[18] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.187     ; 12.746     ;
; 5.024 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[0]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.702     ; 12.223     ;
; 5.024 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[16] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.702     ; 12.223     ;
; 5.026 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[0]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.190     ; 12.733     ;
; 5.026 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[16] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.190     ; 12.733     ;
; 5.078 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[6]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.700     ; 12.171     ;
; 5.078 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[22] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.700     ; 12.171     ;
; 5.081 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[1]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.182     ; 12.686     ;
; 5.081 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[17] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.182     ; 12.686     ;
; 5.097 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.170     ; 12.682     ;
; 5.097 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.170     ; 12.682     ;
; 5.097 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.170     ; 12.682     ;
; 5.097 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.170     ; 12.682     ;
; 5.097 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.170     ; 12.682     ;
; 5.097 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.170     ; 12.682     ;
; 5.097 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[33] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.172     ; 12.680     ;
; 5.117 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.174     ; 12.658     ;
; 5.117 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[40] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.174     ; 12.658     ;
; 5.117 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[41] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.174     ; 12.658     ;
; 5.117 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[42] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.174     ; 12.658     ;
; 5.117 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[7]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.172     ; 12.660     ;
; 5.117 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[23] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.172     ; 12.660     ;
; 5.117 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[32] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.172     ; 12.660     ;
; 5.117 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[34] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.172     ; 12.660     ;
; 5.117 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[35] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.172     ; 12.660     ;
; 5.133 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[48] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.687     ; 12.129     ;
; 5.144 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[6]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.700     ; 12.105     ;
; 5.144 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[22] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.700     ; 12.105     ;
; 5.152 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                             ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.683     ; 12.114     ;
; 5.172 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[10]                                                     ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.697     ; 12.080     ;
; 5.179 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[4]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.184     ; 12.586     ;
; 5.179 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[20] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.184     ; 12.586     ;
; 5.204 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[2]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.699     ; 12.046     ;
; 5.204 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[18] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.699     ; 12.046     ;
; 5.210 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.168     ; 12.571     ;
; 5.214 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.168     ; 12.567     ;
; 5.214 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[0]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.702     ; 12.033     ;
; 5.214 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[16] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.702     ; 12.033     ;
; 5.258 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[15] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.183     ; 12.508     ;
; 5.258 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[31] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.183     ; 12.508     ;
; 5.269 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[1]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.694     ; 11.986     ;
; 5.269 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[17] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.694     ; 11.986     ;
; 5.274 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[5]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.185     ; 12.490     ;
; 5.274 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[21] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.185     ; 12.490     ;
; 5.275 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[4]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.184     ; 12.490     ;
; 5.275 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[20] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.184     ; 12.490     ;
; 5.285 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.682     ; 11.982     ;
; 5.285 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.682     ; 11.982     ;
; 5.285 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.682     ; 11.982     ;
; 5.285 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.682     ; 11.982     ;
; 5.285 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.682     ; 11.982     ;
; 5.285 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.682     ; 11.982     ;
; 5.285 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[33] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.684     ; 11.980     ;
; 5.287 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[3]                                                         ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.185     ; 12.477     ;
; 5.287 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[4]                                                         ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.185     ; 12.477     ;
; 5.287 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                         ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.185     ; 12.477     ;
; 5.287 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[19]                                                        ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.185     ; 12.477     ;
; 5.287 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[20]                                                        ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.185     ; 12.477     ;
; 5.294 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][98]                ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.177     ; 12.478     ;
; 5.305 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.686     ; 11.958     ;
; 5.305 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[40] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.686     ; 11.958     ;
; 5.305 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[41] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.686     ; 11.958     ;
; 5.305 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[42] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.686     ; 11.958     ;
; 5.305 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[7]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.684     ; 11.960     ;
; 5.305 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[23] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.684     ; 11.960     ;
; 5.305 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[32] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.684     ; 11.960     ;
; 5.305 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[34] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.684     ; 11.960     ;
; 5.305 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[35] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.684     ; 11.960     ;
; 5.319 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[1]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.182     ; 12.448     ;
; 5.319 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[17] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.182     ; 12.448     ;
; 5.324 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[36] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.171     ; 12.454     ;
; 5.324 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[33] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.171     ; 12.454     ;
; 5.367 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[4]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.696     ; 11.886     ;
; 5.367 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[20] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.696     ; 11.886     ;
; 5.376 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[49] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.169     ; 12.404     ;
; 5.379 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[11] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.179     ; 12.391     ;
; 5.379 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[12] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.179     ; 12.391     ;
; 5.379 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[27] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.179     ; 12.391     ;
; 5.379 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[28] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.179     ; 12.391     ;
; 5.398 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.680     ; 11.871     ;
; 5.402 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.680     ; 11.867     ;
; 5.411 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[11] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.179     ; 12.359     ;
; 5.411 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[12] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.179     ; 12.359     ;
; 5.411 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[27] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -2.179     ; 12.359     ;
+-------+------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                             ;
+-------+------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 4.951 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[60] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.582      ; 15.630     ;
; 4.951 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.582      ; 15.630     ;
; 4.951 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[44] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.582      ; 15.630     ;
; 4.951 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.582      ; 15.630     ;
; 4.990 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.583      ; 15.592     ;
; 4.990 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[37] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.583      ; 15.592     ;
; 4.990 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.583      ; 15.592     ;
; 4.990 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[45] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.583      ; 15.592     ;
; 4.990 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[61] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.583      ; 15.592     ;
; 4.990 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.583      ; 15.592     ;
; 4.990 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.583      ; 15.592     ;
; 5.035 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[34] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.591      ; 15.555     ;
; 5.035 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.591      ; 15.555     ;
; 5.035 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.591      ; 15.555     ;
; 5.035 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[50] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.591      ; 15.555     ;
; 5.043 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.587      ; 15.543     ;
; 5.043 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[54] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.587      ; 15.543     ;
; 5.043 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[38] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.587      ; 15.543     ;
; 5.043 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.587      ; 15.543     ;
; 5.074 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.575      ; 15.500     ;
; 5.074 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[35] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.575      ; 15.500     ;
; 5.074 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.575      ; 15.500     ;
; 5.074 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[51] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.575      ; 15.500     ;
; 5.074 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[36] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.575      ; 15.500     ;
; 5.074 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.575      ; 15.500     ;
; 5.074 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.575      ; 15.500     ;
; 5.139 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[60] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.070      ; 14.930     ;
; 5.139 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.070      ; 14.930     ;
; 5.139 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[44] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.070      ; 14.930     ;
; 5.139 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.070      ; 14.930     ;
; 5.163 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[56] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.577      ; 15.413     ;
; 5.163 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.577      ; 15.413     ;
; 5.163 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[40] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.577      ; 15.413     ;
; 5.163 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.577      ; 15.413     ;
; 5.163 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.577      ; 15.413     ;
; 5.163 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[39] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.577      ; 15.413     ;
; 5.163 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[55] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.577      ; 15.413     ;
; 5.178 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.071      ; 14.892     ;
; 5.178 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[37] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.071      ; 14.892     ;
; 5.178 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.071      ; 14.892     ;
; 5.178 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[45] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.071      ; 14.892     ;
; 5.178 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[61] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.071      ; 14.892     ;
; 5.178 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.071      ; 14.892     ;
; 5.178 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.071      ; 14.892     ;
; 5.214 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[41] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.576      ; 15.361     ;
; 5.214 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.576      ; 15.361     ;
; 5.214 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.576      ; 15.361     ;
; 5.214 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[57] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.576      ; 15.361     ;
; 5.223 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[34] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 14.855     ;
; 5.223 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 14.855     ;
; 5.223 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 14.855     ;
; 5.223 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[50] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 14.855     ;
; 5.231 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 14.843     ;
; 5.231 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[54] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 14.843     ;
; 5.231 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[38] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 14.843     ;
; 5.231 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 14.843     ;
; 5.240 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.578      ; 15.337     ;
; 5.243 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[49] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.571      ; 15.327     ;
; 5.243 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[33] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.571      ; 15.327     ;
; 5.243 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.571      ; 15.327     ;
; 5.258 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[32] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.587      ; 15.328     ;
; 5.258 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.587      ; 15.328     ;
; 5.258 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.587      ; 15.328     ;
; 5.258 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.587      ; 15.328     ;
; 5.258 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[48] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.587      ; 15.328     ;
; 5.262 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 14.800     ;
; 5.262 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[35] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 14.800     ;
; 5.262 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 14.800     ;
; 5.262 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[51] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 14.800     ;
; 5.262 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[36] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 14.800     ;
; 5.262 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 14.800     ;
; 5.262 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 14.800     ;
; 5.264 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[43] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.588      ; 15.323     ;
; 5.264 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.588      ; 15.323     ;
; 5.271 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.586      ; 15.314     ;
; 5.271 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[62] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.586      ; 15.314     ;
; 5.271 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[46] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.586      ; 15.314     ;
; 5.271 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.586      ; 15.314     ;
; 5.271 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.586      ; 15.314     ;
; 5.272 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.585      ; 15.312     ;
; 5.272 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[63] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.585      ; 15.312     ;
; 5.272 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[47] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.585      ; 15.312     ;
; 5.272 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.585      ; 15.312     ;
; 5.351 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[56] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 14.713     ;
; 5.351 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 14.713     ;
; 5.351 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[40] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 14.713     ;
; 5.351 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 14.713     ;
; 5.351 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 14.713     ;
; 5.351 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[39] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 14.713     ;
; 5.351 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[55] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 14.713     ;
; 5.379 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.584      ; 15.204     ;
; 5.379 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.584      ; 15.204     ;
; 5.379 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[42] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.584      ; 15.204     ;
; 5.379 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.584      ; 15.204     ;
; 5.402 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[41] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.064      ; 14.661     ;
; 5.402 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.064      ; 14.661     ;
; 5.402 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.064      ; 14.661     ;
; 5.402 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[57] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.064      ; 14.661     ;
; 5.405 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.585      ; 15.179     ;
; 5.405 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.585      ; 15.179     ;
+-------+------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 2.523      ;
; 47.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 2.499      ;
; 47.740 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 2.491      ;
; 47.828 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 2.401      ;
; 47.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 2.339      ;
; 47.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 2.309      ;
; 48.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 2.209      ;
; 48.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 2.062      ;
; 48.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 2.026      ;
; 48.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 1.743      ;
; 49.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 1.148      ;
; 49.500 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0] ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 0.730      ;
; 96.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.634      ;
; 96.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.634      ;
; 96.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.634      ;
; 96.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.634      ;
; 96.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.549      ;
; 96.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.549      ;
; 96.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.549      ;
; 96.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.549      ;
; 96.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.546      ;
; 96.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.546      ;
; 96.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.546      ;
; 96.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.546      ;
; 96.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.438      ;
; 96.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.438      ;
; 96.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.438      ;
; 96.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.438      ;
; 96.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.184      ;
; 96.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.184      ;
; 96.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.184      ;
; 96.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.184      ;
; 96.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.144      ;
; 96.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.144      ;
; 96.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.144      ;
; 96.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.144      ;
; 96.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.129      ;
; 96.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.129      ;
; 96.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.129      ;
; 96.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.129      ;
; 96.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.027      ;
; 96.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.027      ;
; 96.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.027      ;
; 96.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.027      ;
; 96.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.999      ;
; 96.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.999      ;
; 96.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.999      ;
; 96.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.999      ;
; 96.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.990      ;
; 96.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.990      ;
; 96.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.990      ;
; 96.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.990      ;
; 96.975 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.953      ;
; 96.975 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.953      ;
; 96.975 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.953      ;
; 96.975 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.953      ;
; 96.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.950      ;
; 96.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.950      ;
; 96.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.950      ;
; 96.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.950      ;
; 97.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.913      ;
; 97.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.913      ;
; 97.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.913      ;
; 97.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.913      ;
; 97.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.893      ;
; 97.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.863      ;
; 97.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.845      ;
; 97.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.845      ;
; 97.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.845      ;
; 97.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.845      ;
; 97.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.806      ;
; 97.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.806      ;
; 97.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.760      ;
; 97.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.760      ;
; 97.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.760      ;
; 97.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.740      ;
; 97.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.740      ;
; 97.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.740      ;
; 97.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.740      ;
; 97.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.725      ;
; 97.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.725      ;
; 97.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.725      ;
; 97.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.700      ;
; 97.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.700      ;
; 97.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.700      ;
; 97.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.700      ;
; 97.234 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.694      ;
; 97.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.682      ;
; 97.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.682      ;
; 97.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.676      ;
; 97.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.676      ;
; 97.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.676      ;
; 97.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.676      ;
; 97.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.673      ;
; 97.278 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.650      ;
; 97.286 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.641      ;
; 97.286 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.641      ;
; 97.286 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.641      ;
; 97.286 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.641      ;
; 97.286 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.641      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                          ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|wr_address                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|wr_address                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[30]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[30]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[28]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[28]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[27]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[27]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                             ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                              ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[0]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[0]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[1]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[1]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.000                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.000                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.000                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.000                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[2]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[2]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.101                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.101                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|init_done                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|init_done                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000100000                                                                                                                                                      ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000100000                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_count[1]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_count[1]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                    ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_request                                                                                                                                                        ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_request                                                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][99]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][99]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_master_translator:bridge_0_avalon_master_translator|read_accepted                                                                                                                ; qsysOUt:bridgeLOL|altera_merlin_master_translator:bridge_0_avalon_master_translator|read_accepted                                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][98]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][98]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                                       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                  ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[24]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[24]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[26]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[26]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[31]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[31]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[25]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[25]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[0]                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[0]                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[1]                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[1]                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[2]                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[2]                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.010000000                                                                                                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.010000000                                                                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000001                                                                                                                                                      ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000001                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[29]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[29]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.379 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[0]~_Duplicate_1                                                                                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|rd_valid[0]                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.622      ;
; 0.386 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.630      ;
; 0.393 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[36]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[0]                                                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.637      ;
; 0.393 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[40]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[4]                                                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.636      ;
; 0.394 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                       ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.638      ;
; 0.394 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_rnw                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[46]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[10]                                                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][99]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][99]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.397 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|rd_valid[2]                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|init_done                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[2]~_Duplicate_1                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.642      ;
; 0.400 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.001                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.644      ;
; 0.401 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[2]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.010                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.645      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[2]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.111                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.646      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.646      ;
; 0.404 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.000000001                                                                                                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000001                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.430 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_request                                                                                                                                                        ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.001000000                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.674      ;
; 0.435 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.010                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.011                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.679      ;
; 0.446 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.000                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.690      ;
; 0.459 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|init_done                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.703      ;
; 0.504 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[50]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[14]                                                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.748      ;
; 0.504 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[37]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[1]                                                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.748      ;
; 0.505 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[45]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[9]                                                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.749      ;
; 0.505 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[48]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[12]                                                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.749      ;
; 0.505 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[47]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[11]                                                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.749      ;
; 0.506 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.000001000                                                                                                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000001000                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.506 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.000010000                                                                                                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000010000                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.507 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][98]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.630      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.631      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.644      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.643      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.644      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.644      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.650      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.419 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.662      ;
; 0.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.685      ;
; 0.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.715      ;
; 0.506 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.749      ;
; 0.507 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.750      ;
; 0.508 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.751      ;
; 0.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.754      ;
; 0.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.769      ;
; 0.527 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.770      ;
; 0.534 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.777      ;
; 0.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.787      ;
; 0.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.791      ;
; 0.550 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.792      ;
; 0.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.793      ;
; 0.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.796      ;
; 0.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.798      ;
; 0.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.798      ;
; 0.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.799      ;
; 0.561 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.803      ;
; 0.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.825      ;
; 0.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.825      ;
; 0.584 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.827      ;
; 0.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.827      ;
; 0.586 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.828      ;
; 0.586 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.828      ;
; 0.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.829      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.838      ;
; 0.603 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.846      ;
; 0.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.847      ;
; 0.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.855      ;
; 0.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.856      ;
; 0.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.858      ;
; 0.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.859      ;
; 0.619 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.862      ;
; 0.621 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.863      ;
; 0.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.866      ;
; 0.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.878      ;
; 0.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.880      ;
; 0.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.884      ;
; 0.642 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.885      ;
; 0.642 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.885      ;
; 0.658 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.901      ;
; 0.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.901      ;
; 0.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.911      ;
; 0.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.914      ;
; 0.672 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.915      ;
; 0.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.918      ;
; 0.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.921      ;
; 0.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.934      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.387 ; ArbiterStateMachineNew:arb|current_state.state_ir                              ; ArbiterStateMachineNew:arb|current_state.state_ir                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.597      ;
; 0.422 ; VarRegister:dataLatch|b[19]                                                    ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~103 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.665      ;
; 0.425 ; VarRegister:dataLatch|b[33]                                                    ; Cache:DCache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~117 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.667      ;
; 0.550 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.reset_state ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.081     ; 0.640      ;
; 0.608 ; VarRegister:dataLatch|b[14]                                                    ; Cache:DCache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~82  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.851      ;
; 0.647 ; ArbiterStateMachineNew:arb|current_state.state_ir                              ; ArbiterStateMachineNew:arb|current_state.state_iack                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.864      ;
; 0.678 ; ArbiterStateMachineNew:arb|current_state.state_dr                              ; ArbiterStateMachineNew:arb|current_state.state_dack                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.895      ;
; 0.791 ; VarRegister:dataLatch|b[52]                                                    ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~72  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.037      ;
; 0.828 ; ArbiterStateMachineNew:arb|current_state.state_dack                            ; Cache:DCache|Cache_State_Machine:CacheSM|current_state.ready                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.130      ; 1.129      ;
; 0.888 ; VarRegister:dataLatch|b[57]                                                    ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~125 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.131      ;
; 0.905 ; VarRegister:dataLatch|b[44]                                                    ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~128 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.151      ;
; 0.975 ; VarRegister:dataLatch|b[42]                                                    ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~110 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.221      ;
; 1.001 ; VarRegister:dataLatch|b[38]                                                    ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~106 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.244      ;
; 1.008 ; VarRegister:dataLatch|b[5]                                                     ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~73  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.251      ;
; 1.030 ; VarRegister:dataLatch|b[30]                                                    ; Cache:DCache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~82  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.256      ;
; 1.036 ; VarRegister:dataLatch|b[4]                                                     ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~136 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.283      ;
; 1.051 ; VarRegister:dataLatch|b[6]                                                     ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~74  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.290      ;
; 1.054 ; VarRegister:dataLatch|b[23]                                                    ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~75  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.303      ;
; 1.063 ; VarRegister:dataLatch|b[59]                                                    ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~127 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.297      ;
; 1.064 ; VarRegister:dataLatch|b[60]                                                    ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~128 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.301      ;
; 1.073 ; VarRegister:dataLatch|b[28]                                                    ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~128 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.313      ;
; 1.090 ; VarRegister:dataLatch|b[55]                                                    ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~123 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.335      ;
; 1.104 ; VarRegister:dataLatch|b[11]                                                    ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~127 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.351      ;
; 1.120 ; ArbiterStateMachineNew:arb|current_state.state_iack                            ; Cache:ICache|Cache_State_Machine:CacheSM|current_state.ready                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 1.272      ;
; 1.144 ; VarRegister:dataLatch|b[43]                                                    ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~127 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.386      ;
; 1.162 ; VarRegister:dataLatch|b[35]                                                    ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~119 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.415      ;
; 1.174 ; VarRegister:dataLatch|b[8]                                                     ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~124 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.425      ;
; 1.181 ; VarRegister:dataLatch|b[13]                                                    ; Cache:DCache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~81  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.414      ;
; 1.184 ; VarRegister:dataLatch|b[12]                                                    ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~128 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.434      ;
; 1.200 ; VarRegister:dataLatch|b[33]                                                    ; Cache:DCache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~69  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.439      ;
; 1.201 ; VarRegister:dataLatch|b[2]                                                     ; Cache:DCache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~118 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.434      ;
; 1.212 ; VarRegister:dataLatch|b[57]                                                    ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~61  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.455      ;
; 1.213 ; VarRegister:dataLatch|b[27]                                                    ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~127 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.456      ;
; 1.213 ; VarRegister:dataLatch|b[17]                                                    ; Cache:DCache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~117 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.452      ;
; 1.218 ; VarRegister:dataLatch|b[33]                                                    ; Cache:DCache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~133 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.456      ;
; 1.219 ; VarRegister:dataLatch|b[51]                                                    ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~119 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.472      ;
; 1.228 ; VarRegister:dataLatch|b[22]                                                    ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~74  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.467      ;
; 1.236 ; VarRegister:dataLatch|b[58]                                                    ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~126 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.471      ;
; 1.243 ; VarRegister:dataLatch|b[10]                                                    ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~126 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.478      ;
; 1.250 ; VarRegister:dataLatch|b[21]                                                    ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~121 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.493      ;
; 1.254 ; VarRegister:dataLatch|b[10]                                                    ; Cache:DCache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~78  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.486      ;
; 1.257 ; ArbiterStateMachineNew:arb|current_state.state_dr                              ; ArbiterStateMachineNew:arb|current_state.state_dr                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.467      ;
; 1.269 ; VarRegister:dataLatch|b[33]                                                    ; Cache:DCache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~101 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.507      ;
; 1.275 ; VarRegister:dataLatch|b[19]                                                    ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~39  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.521      ;
; 1.288 ; ArbiterStateMachineNew:arb|current_state.state_ir                              ; ArbiterStateMachineNew:arb|current_state.state_idle                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.680      ;
; 1.295 ; ArbiterStateMachineNew:arb|current_state.state_idle                            ; ArbiterStateMachineNew:arb|current_state.state_ir                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.077     ; 1.389      ;
; 1.301 ; VarRegister:dataLatch|b[42]                                                    ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~126 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.547      ;
; 1.301 ; VarRegister:dataLatch|b[49]                                                    ; Cache:DCache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~117 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.531      ;
; 1.319 ; ArbiterStateMachineNew:arb|current_state.state_dw                              ; ArbiterStateMachineNew:arb|current_state.state_dack                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.077     ; 1.413      ;
; 1.336 ; VarRegister:dataLatch|b[39]                                                    ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~75  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.580      ;
; 1.347 ; VarRegister:dataLatch|b[44]                                                    ; Cache:DCache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~80  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.578      ;
; 1.350 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[10]                                  ; Cache:ICache|TagLUT:TagBlock|mw_ram_table~105                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.587      ;
; 1.354 ; VarRegister:dataLatch|b[25]                                                    ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~125 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.606      ;
; 1.370 ; VarRegister:dataLatch|b[53]                                                    ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~73  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.608      ;
; 1.373 ; VarRegister:dataLatch|b[9]                                                     ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~125 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.625      ;
; 1.373 ; VarRegister:dataLatch|b[15]                                                    ; Cache:DCache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~131 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.612      ;
; 1.380 ; VarRegister:dataLatch|b[37]                                                    ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~73  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.618      ;
; 1.388 ; VarRegister:dataLatch|b[0]                                                     ; Cache:DCache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~68  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.623      ;
; 1.393 ; VarRegister:dataLatch|b[7]                                                     ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~59  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.647      ;
; 1.394 ; VarRegister:dataLatch|b[31]                                                    ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~51  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.247     ; 1.318      ;
; 1.399 ; VarRegister:dataLatch|b[59]                                                    ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~63  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.633      ;
; 1.408 ; VarRegister:dataLatch|b[40]                                                    ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~124 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.659      ;
; 1.409 ; VarRegister:dataLatch|b[56]                                                    ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~124 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.660      ;
; 1.409 ; VarRegister:dataLatch|b[41]                                                    ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~125 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.661      ;
; 1.411 ; VarRegister:dataLatch|b[11]                                                    ; Cache:DCache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~79  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.642      ;
; 1.419 ; VarRegister:dataLatch|b[44]                                                    ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~112 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.665      ;
; 1.423 ; VarRegister:dataLatch|b[52]                                                    ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~24  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.669      ;
; 1.426 ; Cache:ICache|Cache_State_Machine:CacheSM|current_state.load_miss               ; Cache:ICache|Cache_State_Machine:CacheSM|current_state.ready                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 1.578      ;
; 1.433 ; VarRegister:dataLatch|b[23]                                                    ; Cache:DCache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~75  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.664      ;
; 1.439 ; VarRegister:dataLatch|b[52]                                                    ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~88  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.686      ;
; 1.439 ; VarRegister:dataLatch|b[52]                                                    ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~136 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.686      ;
; 1.449 ; VarRegister:dataLatch|b[19]                                                    ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~71  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.697      ;
; 1.450 ; VarRegister:dataLatch|b[19]                                                    ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~23  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.698      ;
; 1.453 ; VarRegister:dataLatch|b[24]                                                    ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~124 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.704      ;
; 1.462 ; VarRegister:dataLatch|b[19]                                                    ; Cache:DCache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~119 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.697      ;
; 1.470 ; VarRegister:dataLatch|b[43]                                                    ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~111 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.712      ;
; 1.471 ; VarRegister:dataLatch|b[33]                                                    ; Cache:DCache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~53  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.711      ;
; 1.472 ; VarRegister:dataLatch|b[33]                                                    ; Cache:DCache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~85  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.712      ;
; 1.487 ; VarRegister:dataLatch|b[35]                                                    ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~103 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.740      ;
; 1.495 ; VarRegister:dataLatch|b[38]                                                    ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~122 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.738      ;
; 1.495 ; VarRegister:dataLatch|b[33]                                                    ; Cache:DCache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~37  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.732      ;
; 1.508 ; VarRegister:dataLatch|b[12]                                                    ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~64  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.758      ;
; 1.521 ; Cache:ICache|Cache_State_Machine:CacheSM|current_state.store                   ; Cache:ICache|Cache_State_Machine:CacheSM|current_state.ready                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 1.673      ;
; 1.522 ; VarRegister:dataLatch|b[5]                                                     ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~25  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.765      ;
; 1.525 ; VarRegister:dataLatch|b[34]                                                    ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~70  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.345     ; 1.351      ;
; 1.528 ; VarRegister:dataLatch|b[8]                                                     ; Cache:DCache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~108 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.769      ;
; 1.532 ; VarRegister:dataLatch|b[31]                                                    ; Cache:DCache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~131 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.757      ;
; 1.541 ; VarRegister:dataLatch|b[4]                                                     ; Cache:DCache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~120 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.790      ;
; 1.544 ; VarRegister:dataLatch|b[33]                                                    ; Cache:DCache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~21  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.781      ;
; 1.563 ; VarRegister:dataLatch|b[19]                                                    ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~55  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 1.818      ;
; 1.566 ; VarRegister:dataLatch|b[6]                                                     ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~26  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.805      ;
; 1.570 ; VarRegister:dataLatch|b[24]                                                    ; Cache:DCache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~60  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.794      ;
; 1.570 ; VarRegister:dataLatch|b[45]                                                    ; Cache:DCache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~81  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.791      ;
; 1.574 ; VarRegister:dataLatch|b[60]                                                    ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~64  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.811      ;
; 1.581 ; VarRegister:dataLatch|b[26]                                                    ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~126 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.816      ;
; 1.588 ; VarRegister:dataLatch|b[2]                                                     ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~70  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.345     ; 1.414      ;
; 1.605 ; VarRegister:dataLatch|b[55]                                                    ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~139 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.850      ;
; 1.617 ; VarRegister:dataLatch|b[11]                                                    ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~63  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.864      ;
; 1.628 ; VarRegister:dataLatch|b[48]                                                    ; Cache:DCache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~68  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.845      ;
; 1.638 ; VarRegister:dataLatch|b[54]                                                    ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~74  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.872      ;
+-------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                    ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 10.525 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[18]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.253     ; 9.102      ;
; 10.526 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[19]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.262     ; 9.092      ;
; 10.526 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[20]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.262     ; 9.092      ;
; 10.528 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[23]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.265     ; 9.087      ;
; 10.541 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[16]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.259     ; 9.080      ;
; 10.541 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[22]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.259     ; 9.080      ;
; 10.544 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[17]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.269     ; 9.067      ;
; 10.549 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[21]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.290     ; 9.041      ;
; 10.558 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[18]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 9.185      ;
; 10.559 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[19]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 9.175      ;
; 10.559 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[20]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 9.175      ;
; 10.561 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[23]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.158     ; 9.170      ;
; 10.565 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[31]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 9.095      ;
; 10.565 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[6]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 9.090      ;
; 10.565 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[5]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 9.090      ;
; 10.565 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[1]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 9.083      ;
; 10.565 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[3]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.236     ; 9.079      ;
; 10.566 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[30]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.214     ; 9.100      ;
; 10.566 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[28]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.214     ; 9.100      ;
; 10.566 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[7]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.214     ; 9.100      ;
; 10.567 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[13]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.245     ; 9.068      ;
; 10.570 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[0]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.257     ; 9.053      ;
; 10.572 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[3]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 9.173      ;
; 10.572 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[3]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 9.173      ;
; 10.574 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[16]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 9.163      ;
; 10.574 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[22]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 9.163      ;
; 10.577 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[17]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.162     ; 9.150      ;
; 10.577 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[2]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.162     ; 9.150      ;
; 10.581 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[26]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.213     ; 9.086      ;
; 10.581 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[10]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 9.071      ;
; 10.581 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[12]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 9.071      ;
; 10.581 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[25]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.213     ; 9.086      ;
; 10.581 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[27]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.213     ; 9.086      ;
; 10.581 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[2]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 9.077      ;
; 10.581 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[4]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 9.077      ;
; 10.581 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[29]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.216     ; 9.083      ;
; 10.582 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[21]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.183     ; 9.124      ;
; 10.582 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[14]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.257     ; 9.041      ;
; 10.582 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[24]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.240     ; 9.058      ;
; 10.582 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[8]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.240     ; 9.058      ;
; 10.582 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[15]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.240     ; 9.058      ;
; 10.582 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[9]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.240     ; 9.058      ;
; 10.584 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[11]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.270     ; 9.026      ;
; 10.598 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[1]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.125     ; 9.166      ;
; 10.598 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[3]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 9.162      ;
; 10.598 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[5]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 9.173      ;
; 10.598 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[6]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 9.173      ;
; 10.598 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[31]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 9.178      ;
; 10.598 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[0]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 9.178      ;
; 10.599 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[0]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 9.183      ;
; 10.599 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[7]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 9.183      ;
; 10.599 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[28]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 9.183      ;
; 10.599 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[30]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 9.183      ;
; 10.600 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[13]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.138     ; 9.151      ;
; 10.602 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[1]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.163     ; 9.124      ;
; 10.602 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[4]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.163     ; 9.124      ;
; 10.603 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[0]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.150     ; 9.136      ;
; 10.603 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[9]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.150     ; 9.136      ;
; 10.603 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[1]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 9.130      ;
; 10.604 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[6]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 9.141      ;
; 10.604 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[8]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 9.141      ;
; 10.605 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[5]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.138     ; 9.146      ;
; 10.606 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[7]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 9.154      ;
; 10.606 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[11]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 9.150      ;
; 10.614 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[2]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.115     ; 9.160      ;
; 10.614 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[4]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.115     ; 9.160      ;
; 10.614 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[10]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 9.154      ;
; 10.614 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[12]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 9.154      ;
; 10.614 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[25]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 9.169      ;
; 10.614 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[26]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 9.169      ;
; 10.614 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[27]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 9.169      ;
; 10.614 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[29]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 9.166      ;
; 10.614 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[10]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 9.166      ;
; 10.615 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[8]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 9.141      ;
; 10.615 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[9]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 9.141      ;
; 10.615 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[14]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.150     ; 9.124      ;
; 10.615 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[15]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 9.141      ;
; 10.615 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[24]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 9.141      ;
; 10.616 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[2]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.170     ; 9.103      ;
; 10.616 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_bank[0]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.170     ; 9.103      ;
; 10.617 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[11]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.163     ; 9.109      ;
; 10.723 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_18 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.158     ; 8.978      ;
; 10.724 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_19 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.167     ; 8.968      ;
; 10.724 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_20 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.167     ; 8.968      ;
; 10.726 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_23 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.170     ; 8.963      ;
; 10.739 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_16 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.164     ; 8.956      ;
; 10.739 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_22 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.164     ; 8.956      ;
; 10.742 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_17 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.174     ; 8.943      ;
; 10.747 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_21 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 8.917      ;
; 10.763 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_31 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.125     ; 8.971      ;
; 10.763 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 8.959      ;
; 10.763 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 8.955      ;
; 10.763 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_5  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 8.966      ;
; 10.763 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_6  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 8.966      ;
; 10.764 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_7  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 8.976      ;
; 10.764 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_28 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 8.976      ;
; 10.764 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_30 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 8.976      ;
; 10.765 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.150     ; 8.944      ;
; 10.768 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.162     ; 8.929      ;
; 10.779 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_2  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 8.953      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.078 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 2.153      ;
; 48.790 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 1.440      ;
; 97.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.962      ;
; 97.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.962      ;
; 97.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.962      ;
; 97.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.962      ;
; 97.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.962      ;
; 97.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.962      ;
; 97.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.962      ;
; 97.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.962      ;
; 97.975 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.952      ;
; 97.975 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.952      ;
; 97.975 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.952      ;
; 97.975 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.952      ;
; 97.975 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.952      ;
; 97.975 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.952      ;
; 98.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.744      ;
; 98.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.739      ;
; 98.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.739      ;
; 98.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.731      ;
; 98.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.731      ;
; 98.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.731      ;
; 98.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.731      ;
; 98.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.731      ;
; 98.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.731      ;
; 98.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.731      ;
; 98.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.731      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.672      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.672      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.672      ;
; 98.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.440      ;
; 98.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.440      ;
; 98.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.440      ;
; 98.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.440      ;
; 98.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.440      ;
; 98.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.440      ;
; 98.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.440      ;
; 98.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.440      ;
; 98.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.440      ;
; 98.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.440      ;
; 98.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.440      ;
; 98.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.440      ;
; 98.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.440      ;
; 98.522 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.405      ;
; 98.522 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.405      ;
; 98.522 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.405      ;
; 98.522 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.405      ;
; 98.522 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.405      ;
; 98.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.315      ;
; 98.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.315      ;
; 98.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.315      ;
; 98.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.315      ;
; 98.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.315      ;
; 98.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.315      ;
; 98.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.315      ;
; 98.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.315      ;
; 98.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.315      ;
; 98.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.315      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.955  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.198      ;
; 0.955  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.198      ;
; 0.955  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.198      ;
; 0.955  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.198      ;
; 0.955  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.198      ;
; 0.955  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.198      ;
; 0.955  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.198      ;
; 0.955  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.198      ;
; 0.955  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.198      ;
; 0.955  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.198      ;
; 1.058  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.301      ;
; 1.058  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.301      ;
; 1.058  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.301      ;
; 1.058  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.301      ;
; 1.058  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.301      ;
; 1.092  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.335      ;
; 1.092  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.335      ;
; 1.092  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.335      ;
; 1.092  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.335      ;
; 1.092  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.335      ;
; 1.092  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.335      ;
; 1.092  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.335      ;
; 1.092  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.335      ;
; 1.092  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.335      ;
; 1.092  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.335      ;
; 1.092  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.335      ;
; 1.092  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.335      ;
; 1.092  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.335      ;
; 1.332  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.575      ;
; 1.332  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.575      ;
; 1.332  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.575      ;
; 1.354  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.595      ;
; 1.354  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.595      ;
; 1.371  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.615      ;
; 1.379  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.623      ;
; 1.379  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.623      ;
; 1.379  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.623      ;
; 1.379  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.623      ;
; 1.379  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.623      ;
; 1.379  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.623      ;
; 1.379  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.623      ;
; 1.379  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.623      ;
; 1.623  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.865      ;
; 1.623  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.865      ;
; 1.623  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.865      ;
; 1.623  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.865      ;
; 1.623  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.865      ;
; 1.623  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.865      ;
; 1.632  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.873      ;
; 1.632  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.873      ;
; 1.632  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.873      ;
; 1.632  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.873      ;
; 1.632  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.873      ;
; 1.632  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.873      ;
; 1.632  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.873      ;
; 1.632  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.873      ;
; 50.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.382      ; 1.335      ;
; 51.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.383      ; 2.037      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                        ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|count[0]                                                           ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 7.996      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 7.996      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 7.998      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.100000000                                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 7.998      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[12]                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 7.995      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[11]                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 7.995      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[13]                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 7.995      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 7.996      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][99]               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 7.996      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 7.996      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[2]                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 7.996      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 7.996      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[2]                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 7.998      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 7.997      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 7.997      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 7.998      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[3]                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 7.995      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[6]                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 7.987      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[7]                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 7.987      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[8]                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 7.998      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[9]                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 7.988      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[10]                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 7.988      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[11]                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 7.995      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 7.995      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 7.987      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[14]                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 7.995      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 7.998      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[17]                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 7.995      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[18]~_Duplicate_1                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 7.998      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[21]                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 7.988      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[21]~_Duplicate_1                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 7.998      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[22]                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 7.987      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[23]                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 7.987      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[24]                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 7.998      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[25]                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 7.988      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[26]                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 7.988      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[27]                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 7.988      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[27]~_Duplicate_1                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 7.998      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[28]                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 7.998      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[29]                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 7.995      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[29]~_Duplicate_1                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 7.998      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[30]                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 7.998      ;
; 7.756 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[31]                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 7.998      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|wr_address ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 8.000      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 7.998      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[30]                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 7.995      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[28]                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 7.995      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 7.993      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 7.993      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 7.995      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[27]                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 7.995      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 7.997      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 7.997      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 7.995      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 7.995      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 7.993      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 7.995      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 7.997      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 7.997      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 7.993      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[3]                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 7.978      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.001                                                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 8.002      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.010                                                                           ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 8.001      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[0]                                                                           ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 8.001      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[1]                                                                           ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 8.001      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.010                                                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 8.001      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.111                                                                           ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 8.001      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.111                                                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 8.001      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.011                                                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 8.001      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.000                                                                           ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 8.002      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.000                                                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 8.002      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[2]                                                                           ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 8.001      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.101                                                                           ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 8.002      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 8.002      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|init_done                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 8.002      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000010                                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 8.002      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000100000                                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 8.002      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_count[0]                                                                           ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 8.002      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_count[1]                                                                           ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 8.002      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.001000000                                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 8.002      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.010000000                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 8.000      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.010000000                                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 8.000      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|ack_refresh_request                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 8.002      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_request                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 8.002      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|f_pop                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 8.000      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.000001000                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 8.001      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000001000                                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 8.001      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[16]                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 7.991      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[15]                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 7.998      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[14]                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 7.992      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 8.000      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 7.998      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 7.998      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 7.998      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 7.998      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 7.998      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 7.998      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][99]               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 7.991      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][99]               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 7.991      ;
; 7.757 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 7.999      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                    ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------+
; 9.539 ; 9.725        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~132 ;
; 9.539 ; 9.725        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~132 ;
; 9.541 ; 9.727        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~116 ;
; 9.541 ; 9.727        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~116 ;
; 9.546 ; 9.732        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run                ;
; 9.564 ; 9.750        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|Cache_State_Machine:CacheSM|current_state.ready                          ;
; 9.568 ; 9.754        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~54  ;
; 9.568 ; 9.754        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~70  ;
; 9.568 ; 9.754        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~54  ;
; 9.568 ; 9.754        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~70  ;
; 9.568 ; 9.754        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~54  ;
; 9.568 ; 9.754        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~70  ;
; 9.568 ; 9.754        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~54  ;
; 9.568 ; 9.754        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~70  ;
; 9.570 ; 9.756        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~68  ;
; 9.570 ; 9.756        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~68  ;
; 9.570 ; 9.756        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~68  ;
; 9.570 ; 9.756        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~68  ;
; 9.575 ; 9.761        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~52  ;
; 9.575 ; 9.761        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~52  ;
; 9.575 ; 9.761        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~52  ;
; 9.575 ; 9.761        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~52  ;
; 9.578 ; 9.764        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~86  ;
; 9.578 ; 9.764        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~97  ;
; 9.578 ; 9.764        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~99  ;
; 9.578 ; 9.764        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~86  ;
; 9.578 ; 9.764        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~97  ;
; 9.578 ; 9.764        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~98  ;
; 9.578 ; 9.764        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~99  ;
; 9.582 ; 9.768        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ArbiterStateMachineNew:arb|current_state.state_dack                                   ;
; 9.582 ; 9.768        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ArbiterStateMachineNew:arb|current_state.state_dr                                     ;
; 9.582 ; 9.768        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ArbiterStateMachineNew:arb|current_state.state_iack                                   ;
; 9.582 ; 9.768        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ArbiterStateMachineNew:arb|current_state.state_ir                                     ;
; 9.582 ; 9.768        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|Cache_State_Machine:CacheSM|current_state.load_miss                      ;
; 9.582 ; 9.768        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|Cache_State_Machine:CacheSM|current_state.store                          ;
; 9.583 ; 9.769        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:DCache|Cache_State_Machine:CacheSM|current_state.load_miss                      ;
; 9.583 ; 9.769        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:DCache|Cache_State_Machine:CacheSM|current_state.store                          ;
; 9.583 ; 9.769        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~102 ;
; 9.583 ; 9.769        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~113 ;
; 9.583 ; 9.769        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~115 ;
; 9.583 ; 9.769        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~102 ;
; 9.583 ; 9.769        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~113 ;
; 9.583 ; 9.769        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~114 ;
; 9.583 ; 9.769        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~115 ;
; 9.586 ; 9.772        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~20  ;
; 9.586 ; 9.772        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~22  ;
; 9.586 ; 9.772        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~85  ;
; 9.586 ; 9.772        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~86  ;
; 9.586 ; 9.772        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~21  ;
; 9.586 ; 9.772        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~33  ;
; 9.586 ; 9.772        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~35  ;
; 9.586 ; 9.772        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~86  ;
; 9.586 ; 9.772        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~97  ;
; 9.586 ; 9.772        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~98  ;
; 9.586 ; 9.772        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~99  ;
; 9.586 ; 9.772        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~34  ;
; 9.589 ; 9.775        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~50  ;
; 9.589 ; 9.775        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~50  ;
; 9.589 ; 9.775        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~49  ;
; 9.589 ; 9.775        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~50  ;
; 9.589 ; 9.775        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~51  ;
; 9.589 ; 9.775        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~49  ;
; 9.589 ; 9.775        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~51  ;
; 9.590 ; 9.776        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[0]                                          ;
; 9.590 ; 9.776        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[1]                                          ;
; 9.591 ; 9.777        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~133 ;
; 9.591 ; 9.777        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~134 ;
; 9.591 ; 9.777        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~36  ;
; 9.591 ; 9.777        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~38  ;
; 9.591 ; 9.777        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~134 ;
; 9.591 ; 9.777        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~37  ;
; 9.591 ; 9.777        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~49  ;
; 9.591 ; 9.777        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~51  ;
; 9.591 ; 9.777        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~133 ;
; 9.591 ; 9.777        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~134 ;
; 9.591 ; 9.777        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~133 ;
; 9.591 ; 9.777        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~134 ;
; 9.591 ; 9.777        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~50  ;
; 9.592 ; 9.778        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~101 ;
; 9.592 ; 9.778        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~102 ;
; 9.592 ; 9.778        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~84  ;
; 9.592 ; 9.778        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~99  ;
; 9.592 ; 9.778        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~102 ;
; 9.592 ; 9.778        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~113 ;
; 9.592 ; 9.778        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~114 ;
; 9.592 ; 9.778        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~115 ;
; 9.592 ; 9.778        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~84  ;
; 9.592 ; 9.778        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~85  ;
; 9.592 ; 9.778        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~100 ;
; 9.592 ; 9.778        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~101 ;
; 9.592 ; 9.778        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~114 ;
; 9.592 ; 9.778        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~100 ;
; 9.592 ; 9.778        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~101 ;
; 9.593 ; 9.779        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~81  ;
; 9.593 ; 9.779        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~83  ;
; 9.593 ; 9.779        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~81  ;
; 9.593 ; 9.779        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~82  ;
; 9.593 ; 9.779        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~83  ;
; 9.593 ; 9.779        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~84  ;
; 9.593 ; 9.779        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~85  ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                      ; Clock Edge ; Target                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[17]                                                   ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[1]                                                    ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[17]                                                   ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[1]                                                    ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                  ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                  ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                                                  ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38]                                                                  ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][71]                                                                  ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][98]                                                                  ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][99]                                                                  ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38]                                                                  ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][71]                                                                  ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][98]                                                                  ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][99]                                                                  ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                      ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                      ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                      ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[24]                                                                                                      ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[27]                                                                                                      ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[28]                                                                                                      ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[30]                                                                                                      ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                       ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                       ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[10]                                                                                                       ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[11]                                                                                                       ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[12]                                                                                                       ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[13]                                                                                                       ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[14]                                                                                                       ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[16]                                                                                                       ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[3]                                                                                                        ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[4]                                                                                                        ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[6]                                                                                                        ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[8]                                                                                                        ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[9]                                                                                                        ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[10]                                                                                                          ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                                          ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                          ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                          ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                          ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[17]                                                                                                          ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[19]                                                                                                          ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[20]                                                                                                          ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[21]                                                                                                          ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[22]                                                                                                          ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[23]                                                                                                          ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[25]                                                                                                          ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[26]                                                                                                          ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[27]                                                                                                          ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[29]                                                                                                          ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[3]                                                                                                           ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                           ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                           ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                                           ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                           ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[9]                                                                                                           ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                        ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                        ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[0]                                                                                                                          ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[10]                                                                                                                         ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[11]                                                                                                                         ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[12]                                                                                                                         ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[13]                                                                                                                         ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[14]                                                                                                                         ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[1]                                                                                                                          ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[2]                                                                                                                          ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[3]                                                                                                                          ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[9]                                                                                                                          ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.000001000                                                                                                                        ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.000010000                                                                                                                        ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000001000                                                                                                                       ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000010000                                                                                                                       ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[0]                                                    ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[10]                                                   ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[16]                                                   ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[19]                                                   ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[20]                                                   ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[25]                                                   ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[26]                                                   ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[36]                                                   ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[37]                                                   ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[38]                                                   ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[3]                                                    ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[40]                                                   ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[41]                                                   ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[42]                                                   ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[45]                                                   ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[46]                                                   ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[47]                                                   ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[48]                                                   ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[49]                                                   ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[4]                                                    ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[50]                                                   ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[9]                                                    ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[0]                                                    ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[10]                                                   ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; 49.489 ; 49.707       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ;
; 49.489 ; 49.707       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                          ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                          ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                          ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                          ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[1]        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                     ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                              ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                              ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                              ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                              ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                           ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                           ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                           ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                           ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                           ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                               ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                          ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                          ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                          ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                          ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                     ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                     ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                         ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                         ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                         ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                          ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                          ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                         ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------+
; SW[*]               ; CLOCK_50            ; 6.145 ; 6.374 ; Rise       ; CLOCK_50                                                                   ;
;  SW[17]             ; CLOCK_50            ; 6.145 ; 6.374 ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.782 ; 2.004 ; Rise       ; altera_reserved_tck                                                        ;
; altera_reserved_tms ; altera_reserved_tck ; 5.988 ; 6.090 ; Rise       ; altera_reserved_tck                                                        ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.246 ; 1.417 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.198 ; 1.369 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.193 ; 1.364 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.183 ; 1.354 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.207 ; 1.378 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.173 ; 1.344 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.196 ; 1.367 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.206 ; 1.377 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.175 ; 1.346 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.191 ; 1.362 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.201 ; 1.372 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.219 ; 1.390 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.221 ; 1.392 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.199 ; 1.370 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.246 ; 1.417 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.228 ; 1.399 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.221 ; 1.392 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.169 ; 1.340 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.179 ; 1.350 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.183 ; 1.354 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.192 ; 1.363 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.182 ; 1.353 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.210 ; 1.381 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.179 ; 1.350 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.165 ; 1.336 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.161 ; 1.332 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.134 ; 1.305 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.164 ; 1.335 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.164 ; 1.335 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.145 ; 1.316 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.147 ; 1.318 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.175 ; 1.346 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.191 ; 1.362 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; SW[*]               ; CLOCK_50            ; -3.817 ; -4.179 ; Rise       ; CLOCK_50                                                                   ;
;  SW[17]             ; CLOCK_50            ; -3.817 ; -4.179 ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.936  ; 1.794  ; Rise       ; altera_reserved_tck                                                        ;
; altera_reserved_tms ; altera_reserved_tck ; -0.102 ; -0.255 ; Rise       ; altera_reserved_tck                                                        ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.565 ; -0.736 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.631 ; -0.802 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.624 ; -0.795 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.615 ; -0.786 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.638 ; -0.809 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.605 ; -0.776 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.628 ; -0.799 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.638 ; -0.809 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.606 ; -0.777 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.623 ; -0.794 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.633 ; -0.804 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.651 ; -0.822 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.654 ; -0.825 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.631 ; -0.802 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.678 ; -0.849 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.661 ; -0.832 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.653 ; -0.824 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.601 ; -0.772 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.611 ; -0.782 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.615 ; -0.786 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.624 ; -0.795 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.614 ; -0.785 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.644 ; -0.815 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.611 ; -0.782 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.598 ; -0.769 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.593 ; -0.764 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.565 ; -0.736 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.595 ; -0.766 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.595 ; -0.766 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.576 ; -0.747 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.578 ; -0.749 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.606 ; -0.777 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.622 ; -0.793 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                 ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; LEDG[*]             ; CLOCK_50            ; 14.555 ; 14.365 ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[0]            ; CLOCK_50            ; 13.123 ; 13.123 ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[1]            ; CLOCK_50            ; 13.508 ; 13.429 ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[2]            ; CLOCK_50            ; 12.952 ; 12.847 ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[3]            ; CLOCK_50            ; 10.912 ; 11.003 ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[4]            ; CLOCK_50            ; 14.555 ; 14.365 ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[5]            ; CLOCK_50            ; 12.016 ; 11.628 ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[6]            ; CLOCK_50            ; 10.388 ; 10.214 ; Rise       ; CLOCK_50                                                                   ;
; LEDR[*]             ; CLOCK_50            ; 25.047 ; 24.196 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[0]            ; CLOCK_50            ; 19.324 ; 19.041 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[1]            ; CLOCK_50            ; 24.170 ; 23.719 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[2]            ; CLOCK_50            ; 19.595 ; 19.480 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[3]            ; CLOCK_50            ; 20.394 ; 20.300 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[4]            ; CLOCK_50            ; 20.504 ; 20.463 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[5]            ; CLOCK_50            ; 19.076 ; 19.098 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[6]            ; CLOCK_50            ; 18.675 ; 18.578 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[7]            ; CLOCK_50            ; 25.047 ; 24.196 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[8]            ; CLOCK_50            ; 18.769 ; 18.718 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[9]            ; CLOCK_50            ; 20.498 ; 20.344 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[10]           ; CLOCK_50            ; 16.326 ; 16.251 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[11]           ; CLOCK_50            ; 20.399 ; 20.060 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[12]           ; CLOCK_50            ; 17.146 ; 17.066 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[13]           ; CLOCK_50            ; 19.919 ; 19.809 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[14]           ; CLOCK_50            ; 21.667 ; 21.320 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[15]           ; CLOCK_50            ; 22.400 ; 22.243 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[16]           ; CLOCK_50            ; 8.199  ; 8.186  ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.356 ; 11.675 ; Fall       ; altera_reserved_tck                                                        ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.973  ; 2.864  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.950  ; 2.841  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.892  ; 2.783  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.792  ; 2.714  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.973  ; 2.864  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.902  ; 2.793  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.918  ; 2.809  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.829  ; 2.751  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.855  ; 2.777  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.922  ; 2.813  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.915  ; 2.806  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.865  ; 2.787  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.943  ; 2.834  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.802  ; 2.724  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.802  ; 2.724  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.909  ; 2.800  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.969  ; 2.860  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.005  ; 2.896  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.925  ; 2.816  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.972  ; 2.863  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.981  ; 2.872  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.978  ; 2.869  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.971  ; 2.862  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.988  ; 2.879  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.998  ; 2.889  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.990  ; 2.881  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.953  ; 2.844  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.963  ; 2.854  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.005  ; 2.896  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.922  ; 2.813  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.985  ; 2.876  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.998  ; 2.889  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.862  ; 2.784  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.983  ; 2.874  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.935  ; 2.826  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 2.925  ; 2.816  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.961  ; 2.852  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.952  ; 2.843  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.942  ; 2.833  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.912  ; 2.803  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.945  ; 2.836  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.918  ; 2.809  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.923  ; 2.814  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.951  ; 2.842  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.981  ; 2.872  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.981  ; 2.872  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.960  ; 2.851  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.958  ; 2.849  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 2.990  ; 2.881  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.994  ; 2.885  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.984  ; 2.875  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.984  ; 2.875  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.919  ; 2.810  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 2.945  ; 2.836  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.840  ; 2.762  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.928  ; 2.819  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.905  ; 2.796  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.277 ;        ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.352 ; Fall       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; LEDG[*]             ; CLOCK_50            ; 8.955  ; 9.016  ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[0]            ; CLOCK_50            ; 8.955  ; 9.016  ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[1]            ; CLOCK_50            ; 9.729  ; 9.607  ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[2]            ; CLOCK_50            ; 9.878  ; 9.780  ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[3]            ; CLOCK_50            ; 10.192 ; 10.246 ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[4]            ; CLOCK_50            ; 12.313 ; 12.064 ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[5]            ; CLOCK_50            ; 9.710  ; 9.359  ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[6]            ; CLOCK_50            ; 9.998  ; 9.829  ; Rise       ; CLOCK_50                                                                   ;
; LEDR[*]             ; CLOCK_50            ; 7.894  ; 7.880  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[0]            ; CLOCK_50            ; 10.494 ; 10.223 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[1]            ; CLOCK_50            ; 12.354 ; 12.014 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[2]            ; CLOCK_50            ; 10.269 ; 10.069 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[3]            ; CLOCK_50            ; 10.386 ; 10.227 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[4]            ; CLOCK_50            ; 10.879 ; 10.699 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[5]            ; CLOCK_50            ; 9.967  ; 9.956  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[6]            ; CLOCK_50            ; 9.902  ; 9.771  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[7]            ; CLOCK_50            ; 13.631 ; 12.924 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[8]            ; CLOCK_50            ; 9.513  ; 9.492  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[9]            ; CLOCK_50            ; 12.751 ; 12.542 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[10]           ; CLOCK_50            ; 8.649  ; 8.606  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[11]           ; CLOCK_50            ; 11.914 ; 11.714 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[12]           ; CLOCK_50            ; 9.670  ; 9.579  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[13]           ; CLOCK_50            ; 10.337 ; 10.234 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[14]           ; CLOCK_50            ; 12.963 ; 12.695 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[15]           ; CLOCK_50            ; 12.843 ; 12.669 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[16]           ; CLOCK_50            ; 7.894  ; 7.880  ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdo ; altera_reserved_tck ; 9.065  ; 9.389  ; Fall       ; altera_reserved_tck                                                        ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.364  ; 2.285  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.520  ; 2.410  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.464  ; 2.354  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.364  ; 2.285  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.544  ; 2.434  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.474  ; 2.364  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.489  ; 2.379  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.400  ; 2.321  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.425  ; 2.346  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.493  ; 2.383  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.487  ; 2.377  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.435  ; 2.356  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.514  ; 2.404  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.374  ; 2.295  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.374  ; 2.295  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.481  ; 2.371  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.539  ; 2.429  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.434  ; 2.355  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.497  ; 2.387  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.542  ; 2.432  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.552  ; 2.442  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.548  ; 2.438  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.542  ; 2.432  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.559  ; 2.449  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.569  ; 2.459  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.560  ; 2.450  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.524  ; 2.414  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.534  ; 2.424  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.576  ; 2.466  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.494  ; 2.384  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.556  ; 2.446  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.569  ; 2.459  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.434  ; 2.355  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.554  ; 2.444  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.506  ; 2.396  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 2.496  ; 2.386  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.532  ; 2.422  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.523  ; 2.413  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.513  ; 2.403  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.485  ; 2.375  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.516  ; 2.406  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.490  ; 2.380  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.494  ; 2.384  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.521  ; 2.411  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.551  ; 2.441  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.551  ; 2.441  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.530  ; 2.420  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.528  ; 2.418  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 2.560  ; 2.450  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.564  ; 2.454  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.411  ; 2.332  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.554  ; 2.444  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.491  ; 2.381  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 2.516  ; 2.406  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.411  ; 2.332  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.498  ; 2.388  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.477  ; 2.367  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.702 ;        ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.778 ; Fall       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; LEDR[0]     ; 15.242 ; 14.993 ; 15.713 ; 15.358 ;
; SW[0]      ; LEDR[1]     ; 17.126 ; 16.675 ; 17.544 ; 17.093 ;
; SW[0]      ; LEDR[2]     ; 16.487 ; 16.372 ; 16.696 ; 16.581 ;
; SW[0]      ; LEDR[3]     ; 16.272 ; 16.178 ; 16.555 ; 16.461 ;
; SW[0]      ; LEDR[4]     ; 17.514 ; 17.473 ; 18.021 ; 17.980 ;
; SW[0]      ; LEDR[5]     ; 14.897 ; 14.954 ; 15.139 ; 15.161 ;
; SW[0]      ; LEDR[6]     ; 15.730 ; 15.706 ; 15.994 ; 15.930 ;
; SW[0]      ; LEDR[7]     ; 20.094 ; 19.303 ; 20.349 ; 19.521 ;
; SW[0]      ; LEDR[8]     ; 15.715 ; 15.659 ; 15.948 ; 15.897 ;
; SW[0]      ; LEDR[9]     ; 18.397 ; 18.238 ; 18.637 ; 18.483 ;
; SW[0]      ; LEDR[10]    ; 13.882 ; 13.802 ; 14.110 ; 14.030 ;
; SW[0]      ; LEDR[11]    ; 18.139 ; 17.800 ; 18.360 ; 18.021 ;
; SW[0]      ; LEDR[12]    ; 15.522 ; 15.430 ; 15.702 ; 15.605 ;
; SW[0]      ; LEDR[13]    ; 15.541 ; 15.467 ; 15.758 ; 15.648 ;
; SW[0]      ; LEDR[14]    ; 19.742 ; 19.376 ; 19.963 ; 19.611 ;
; SW[0]      ; LEDR[15]    ; 18.637 ; 18.480 ; 18.852 ; 18.700 ;
; SW[1]      ; LEDR[0]     ; 14.944 ; 14.638 ; 15.343 ; 15.032 ;
; SW[1]      ; LEDR[1]     ; 19.158 ; 18.702 ; 19.440 ; 18.989 ;
; SW[1]      ; LEDR[2]     ; 18.121 ; 18.006 ; 18.205 ; 18.090 ;
; SW[1]      ; LEDR[3]     ; 17.926 ; 17.832 ; 18.076 ; 17.982 ;
; SW[1]      ; LEDR[4]     ; 18.274 ; 18.233 ; 18.427 ; 18.386 ;
; SW[1]      ; LEDR[5]     ; 16.551 ; 16.608 ; 16.660 ; 16.682 ;
; SW[1]      ; LEDR[6]     ; 17.384 ; 17.360 ; 17.515 ; 17.451 ;
; SW[1]      ; LEDR[7]     ; 21.728 ; 20.937 ; 21.858 ; 21.030 ;
; SW[1]      ; LEDR[8]     ; 17.349 ; 17.293 ; 17.457 ; 17.406 ;
; SW[1]      ; LEDR[9]     ; 20.031 ; 19.872 ; 20.146 ; 19.992 ;
; SW[1]      ; LEDR[10]    ; 15.536 ; 15.456 ; 15.631 ; 15.551 ;
; SW[1]      ; LEDR[11]    ; 19.773 ; 19.434 ; 19.870 ; 19.530 ;
; SW[1]      ; LEDR[12]    ; 17.176 ; 17.084 ; 17.223 ; 17.126 ;
; SW[1]      ; LEDR[13]    ; 17.195 ; 17.121 ; 17.279 ; 17.169 ;
; SW[1]      ; LEDR[14]    ; 21.376 ; 21.010 ; 21.472 ; 21.110 ;
; SW[1]      ; LEDR[15]    ; 20.271 ; 20.114 ; 20.361 ; 20.209 ;
; SW[2]      ; LEDR[0]     ; 12.999 ; 12.902 ; 13.393 ; 13.223 ;
; SW[2]      ; LEDR[1]     ; 15.091 ; 14.734 ; 15.443 ; 15.171 ;
; SW[2]      ; LEDR[2]     ; 17.775 ; 17.660 ; 17.900 ; 17.785 ;
; SW[2]      ; LEDR[3]     ; 17.792 ; 17.698 ; 18.026 ; 17.932 ;
; SW[2]      ; LEDR[4]     ; 18.140 ; 18.099 ; 18.377 ; 18.336 ;
; SW[2]      ; LEDR[5]     ; 16.417 ; 16.474 ; 16.610 ; 16.632 ;
; SW[2]      ; LEDR[6]     ; 17.250 ; 17.226 ; 17.465 ; 17.401 ;
; SW[2]      ; LEDR[7]     ; 21.367 ; 20.542 ; 21.544 ; 20.753 ;
; SW[2]      ; LEDR[8]     ; 16.967 ; 16.916 ; 17.166 ; 17.110 ;
; SW[2]      ; LEDR[9]     ; 19.792 ; 19.633 ; 20.016 ; 19.862 ;
; SW[2]      ; LEDR[10]    ; 15.402 ; 15.322 ; 15.581 ; 15.501 ;
; SW[2]      ; LEDR[11]    ; 19.628 ; 19.289 ; 19.820 ; 19.476 ;
; SW[2]      ; LEDR[12]    ; 17.042 ; 16.950 ; 17.173 ; 17.076 ;
; SW[2]      ; LEDR[13]    ; 17.061 ; 16.987 ; 17.229 ; 17.119 ;
; SW[2]      ; LEDR[14]    ; 21.224 ; 20.857 ; 21.407 ; 21.060 ;
; SW[2]      ; LEDR[15]    ; 19.426 ; 19.269 ; 19.662 ; 19.510 ;
; SW[3]      ; LEDR[0]     ; 12.740 ; 12.554 ; 13.050 ; 12.909 ;
; SW[3]      ; LEDR[1]     ; 17.339 ; 16.861 ; 17.650 ; 17.215 ;
; SW[3]      ; LEDR[2]     ; 17.073 ; 16.958 ; 17.210 ; 17.095 ;
; SW[3]      ; LEDR[3]     ; 16.708 ; 16.614 ; 17.227 ; 17.133 ;
; SW[3]      ; LEDR[4]     ; 17.059 ; 17.018 ; 17.575 ; 17.534 ;
; SW[3]      ; LEDR[5]     ; 15.292 ; 15.314 ; 15.852 ; 15.909 ;
; SW[3]      ; LEDR[6]     ; 16.147 ; 16.083 ; 16.685 ; 16.661 ;
; SW[3]      ; LEDR[7]     ; 20.680 ; 19.889 ; 20.847 ; 20.019 ;
; SW[3]      ; LEDR[8]     ; 16.301 ; 16.245 ; 16.446 ; 16.395 ;
; SW[3]      ; LEDR[9]     ; 18.983 ; 18.824 ; 19.227 ; 19.068 ;
; SW[3]      ; LEDR[10]    ; 14.263 ; 14.183 ; 14.837 ; 14.757 ;
; SW[3]      ; LEDR[11]    ; 18.725 ; 18.386 ; 19.063 ; 18.724 ;
; SW[3]      ; LEDR[12]    ; 15.956 ; 15.865 ; 16.477 ; 16.385 ;
; SW[3]      ; LEDR[13]    ; 15.911 ; 15.801 ; 16.496 ; 16.422 ;
; SW[3]      ; LEDR[14]    ; 20.328 ; 19.962 ; 20.659 ; 20.292 ;
; SW[3]      ; LEDR[15]    ; 19.223 ; 19.066 ; 19.350 ; 19.198 ;
; SW[12]     ; LEDG[0]     ; 12.759 ; 12.759 ; 13.252 ; 13.217 ;
; SW[12]     ; LEDG[1]     ; 13.052 ; 13.415 ; 13.967 ; 13.391 ;
; SW[12]     ; LEDG[2]     ; 12.643 ; 12.538 ; 13.082 ; 12.977 ;
; SW[12]     ; LEDG[3]     ; 12.281 ; 12.702 ; 13.202 ; 12.671 ;
; SW[12]     ; LEDG[4]     ; 15.634 ; 14.944 ; 15.693 ; 15.764 ;
; SW[12]     ; LEDG[5]     ; 12.835 ; 12.485 ; 13.274 ; 12.919 ;
; SW[12]     ; LEDG[6]     ; 12.800 ; 12.705 ; 13.229 ; 13.140 ;
; SW[12]     ; LEDG[7]     ; 11.796 ;        ;        ; 12.205 ;
; SW[13]     ; LEDG[0]     ; 12.568 ; 12.533 ; 13.008 ; 12.973 ;
; SW[13]     ; LEDG[1]     ; 13.766 ; 13.748 ; 14.299 ; 14.015 ;
; SW[13]     ; LEDG[2]     ; 12.717 ; 12.612 ; 13.142 ; 13.037 ;
; SW[13]     ; LEDG[3]     ; 12.959 ; 13.229 ; 13.683 ; 13.263 ;
; SW[13]     ; LEDG[4]     ; 15.694 ; 15.700 ; 16.388 ; 15.825 ;
; SW[13]     ; LEDG[5]     ; 13.888 ; 13.598 ; 14.334 ; 13.918 ;
; SW[13]     ; LEDG[6]     ; 12.843 ; 12.829 ; 13.325 ; 13.173 ;
; SW[13]     ; LEDG[7]     ;        ; 11.549 ; 12.032 ;        ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; LEDR[0]     ; 13.378 ; 11.543 ; 12.100 ; 13.506 ;
; SW[0]      ; LEDR[1]     ; 16.101 ; 15.676 ; 16.510 ; 16.137 ;
; SW[0]      ; LEDR[2]     ; 13.222 ; 13.142 ; 13.675 ; 13.595 ;
; SW[0]      ; LEDR[3]     ; 14.241 ; 14.013 ; 14.681 ; 14.402 ;
; SW[0]      ; LEDR[4]     ; 13.916 ; 13.762 ; 14.360 ; 14.144 ;
; SW[0]      ; LEDR[5]     ; 13.008 ; 13.059 ; 13.443 ; 13.494 ;
; SW[0]      ; LEDR[6]     ; 12.697 ; 12.565 ; 13.136 ; 13.004 ;
; SW[0]      ; LEDR[7]     ; 16.636 ; 15.928 ; 17.027 ; 16.314 ;
; SW[0]      ; LEDR[8]     ; 12.566 ; 12.544 ; 12.946 ; 12.919 ;
; SW[0]      ; LEDR[9]     ; 16.060 ; 15.886 ; 16.472 ; 16.298 ;
; SW[0]      ; LEDR[10]    ; 11.468 ; 11.424 ; 11.889 ; 11.845 ;
; SW[0]      ; LEDR[11]    ; 15.381 ; 15.139 ; 15.803 ; 15.539 ;
; SW[0]      ; LEDR[12]    ; 13.478 ; 13.422 ; 13.822 ; 13.763 ;
; SW[0]      ; LEDR[13]    ; 13.529 ; 13.425 ; 13.971 ; 13.867 ;
; SW[0]      ; LEDR[14]    ; 16.049 ; 15.770 ; 16.466 ; 16.182 ;
; SW[0]      ; LEDR[15]    ; 15.643 ; 15.468 ; 16.070 ; 15.890 ;
; SW[1]      ; LEDR[0]     ; 13.283 ; 13.007 ; 13.541 ; 13.416 ;
; SW[1]      ; LEDR[1]     ; 15.164 ; 14.904 ; 15.597 ; 15.189 ;
; SW[1]      ; LEDR[2]     ; 13.034 ; 12.833 ; 13.387 ; 13.181 ;
; SW[1]      ; LEDR[3]     ; 12.884 ; 13.492 ; 14.137 ; 13.069 ;
; SW[1]      ; LEDR[4]     ; 13.413 ; 13.232 ; 13.806 ; 13.620 ;
; SW[1]      ; LEDR[5]     ; 12.484 ; 12.497 ; 12.929 ; 12.890 ;
; SW[1]      ; LEDR[6]     ; 12.626 ; 12.494 ; 13.025 ; 12.893 ;
; SW[1]      ; LEDR[7]     ; 16.162 ; 15.454 ; 16.549 ; 15.878 ;
; SW[1]      ; LEDR[8]     ; 12.041 ; 12.019 ; 12.428 ; 12.443 ;
; SW[1]      ; LEDR[9]     ; 15.285 ; 15.075 ; 15.669 ; 15.454 ;
; SW[1]      ; LEDR[10]    ; 11.148 ; 11.100 ; 11.543 ; 11.537 ;
; SW[1]      ; LEDR[11]    ; 14.590 ; 14.467 ; 15.038 ; 14.777 ;
; SW[1]      ; LEDR[12]    ; 12.181 ; 12.089 ; 12.570 ; 12.473 ;
; SW[1]      ; LEDR[13]    ; 12.870 ; 12.762 ; 13.271 ; 13.205 ;
; SW[1]      ; LEDR[14]    ; 15.638 ; 15.526 ; 16.168 ; 15.729 ;
; SW[1]      ; LEDR[15]    ; 15.404 ; 15.224 ; 15.792 ; 15.612 ;
; SW[2]      ; LEDR[0]     ; 12.488 ; 12.414 ; 12.890 ; 12.704 ;
; SW[2]      ; LEDR[1]     ; 14.457 ; 14.173 ; 14.854 ; 14.551 ;
; SW[2]      ; LEDR[2]     ; 12.943 ; 13.033 ; 13.599 ; 13.186 ;
; SW[2]      ; LEDR[3]     ; 12.771 ; 12.575 ; 13.129 ; 12.969 ;
; SW[2]      ; LEDR[4]     ; 13.297 ; 13.380 ; 13.861 ; 13.510 ;
; SW[2]      ; LEDR[5]     ; 12.666 ; 12.629 ; 13.024 ; 13.023 ;
; SW[2]      ; LEDR[6]     ; 13.468 ; 13.562 ; 14.123 ; 13.690 ;
; SW[2]      ; LEDR[7]     ; 16.927 ; 16.163 ; 17.322 ; 16.512 ;
; SW[2]      ; LEDR[8]     ; 12.824 ; 12.764 ; 13.182 ; 13.158 ;
; SW[2]      ; LEDR[9]     ; 15.938 ; 15.722 ; 16.296 ; 16.116 ;
; SW[2]      ; LEDR[10]    ; 11.914 ; 11.813 ; 12.272 ; 12.171 ;
; SW[2]      ; LEDR[11]    ; 15.217 ; 14.933 ; 15.575 ; 15.327 ;
; SW[2]      ; LEDR[12]    ; 13.085 ; 13.190 ; 13.816 ; 13.282 ;
; SW[2]      ; LEDR[13]    ; 13.290 ; 13.129 ; 13.648 ; 13.523 ;
; SW[2]      ; LEDR[14]    ; 15.219 ; 15.235 ; 15.883 ; 15.332 ;
; SW[2]      ; LEDR[15]    ; 16.028 ; 15.803 ; 16.386 ; 16.197 ;
; SW[3]      ; LEDR[0]     ; 12.262 ; 11.713 ; 12.168 ; 12.422 ;
; SW[3]      ; LEDR[1]     ; 16.672 ; 14.446 ; 15.117 ; 16.555 ;
; SW[3]      ; LEDR[2]     ; 13.398 ; 12.984 ; 13.505 ; 13.584 ;
; SW[3]      ; LEDR[3]     ; 12.928 ; 12.731 ; 13.293 ; 13.126 ;
; SW[3]      ; LEDR[4]     ; 13.660 ; 13.308 ; 13.859 ; 13.931 ;
; SW[3]      ; LEDR[5]     ; 12.719 ; 12.738 ; 13.036 ; 13.050 ;
; SW[3]      ; LEDR[6]     ; 13.922 ; 13.488 ; 14.030 ; 14.113 ;
; SW[3]      ; LEDR[7]     ; 17.121 ; 16.310 ; 17.486 ; 16.714 ;
; SW[3]      ; LEDR[8]     ; 12.981 ; 12.920 ; 13.346 ; 13.315 ;
; SW[3]      ; LEDR[9]     ; 16.095 ; 15.878 ; 16.460 ; 16.273 ;
; SW[3]      ; LEDR[10]    ; 12.071 ; 11.969 ; 12.436 ; 12.364 ;
; SW[3]      ; LEDR[11]    ; 15.374 ; 15.089 ; 15.739 ; 15.484 ;
; SW[3]      ; LEDR[12]    ; 13.615 ; 13.080 ; 13.647 ; 13.741 ;
; SW[3]      ; LEDR[13]    ; 13.447 ; 13.285 ; 13.812 ; 13.680 ;
; SW[3]      ; LEDR[14]    ; 15.682 ; 15.130 ; 15.781 ; 15.786 ;
; SW[3]      ; LEDR[15]    ; 16.185 ; 15.959 ; 16.550 ; 16.354 ;
; SW[12]     ; LEDG[0]     ; 11.420 ; 11.384 ; 11.843 ; 11.802 ;
; SW[12]     ; LEDG[1]     ; 12.556 ; 12.842 ; 13.370 ; 12.883 ;
; SW[12]     ; LEDG[2]     ; 12.079 ; 11.981 ; 12.503 ; 12.400 ;
; SW[12]     ; LEDG[3]     ; 11.817 ; 12.160 ; 12.640 ; 12.195 ;
; SW[12]     ; LEDG[4]     ; 14.965 ; 14.374 ; 15.093 ; 15.100 ;
; SW[12]     ; LEDG[5]     ; 12.350 ; 12.013 ; 12.773 ; 12.431 ;
; SW[12]     ; LEDG[6]     ; 12.280 ; 12.215 ; 12.731 ; 12.604 ;
; SW[12]     ; LEDG[7]     ; 11.335 ;        ;        ; 11.728 ;
; SW[13]     ; LEDG[0]     ; 12.032 ; 12.028 ; 12.450 ; 12.446 ;
; SW[13]     ; LEDG[1]     ; 13.240 ; 12.227 ; 12.795 ; 13.482 ;
; SW[13]     ; LEDG[2]     ; 12.047 ; 11.945 ; 12.399 ; 12.339 ;
; SW[13]     ; LEDG[3]     ; 12.468 ; 11.539 ; 12.057 ; 12.763 ;
; SW[13]     ; LEDG[4]     ; 15.046 ; 14.746 ; 15.476 ; 15.161 ;
; SW[13]     ; LEDG[5]     ; 13.340 ; 12.323 ; 13.067 ; 13.364 ;
; SW[13]     ; LEDG[6]     ; 12.357 ; 12.301 ; 12.789 ; 12.670 ;
; SW[13]     ; LEDG[7]     ;        ; 11.115 ; 11.583 ;        ;
+------------+-------------+--------+--------+--------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                 ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.726 ; 2.596 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.818 ; 2.653 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.845 ; 2.680 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.854 ; 2.689 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.841 ; 2.676 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.854 ; 2.689 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.851 ; 2.686 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.851 ; 2.686 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.863 ; 2.698 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.836 ; 2.671 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.836 ; 2.671 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.848 ; 2.683 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.805 ; 2.640 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.848 ; 2.683 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.831 ; 2.666 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.726 ; 2.596 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.836 ; 2.671 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.838 ; 2.673 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.828 ; 2.663 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.844 ; 2.679 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.835 ; 2.670 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.835 ; 2.670 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.805 ; 2.640 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.838 ; 2.673 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.831 ; 2.666 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.836 ; 2.671 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.864 ; 2.699 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.864 ; 2.699 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.864 ; 2.699 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.863 ; 2.698 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.861 ; 2.696 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.863 ; 2.698 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.857 ; 2.692 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                         ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.301 ; 2.171 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.393 ; 2.228 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.418 ; 2.253 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.428 ; 2.263 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.414 ; 2.249 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.428 ; 2.263 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.425 ; 2.260 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.425 ; 2.260 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.436 ; 2.271 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.410 ; 2.245 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.410 ; 2.245 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.422 ; 2.257 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.380 ; 2.215 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.422 ; 2.257 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.405 ; 2.240 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.301 ; 2.171 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.410 ; 2.245 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.412 ; 2.247 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.402 ; 2.237 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.418 ; 2.253 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.409 ; 2.244 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.409 ; 2.244 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.381 ; 2.216 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.412 ; 2.247 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.406 ; 2.241 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.410 ; 2.245 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.437 ; 2.272 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.437 ; 2.272 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.437 ; 2.272 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.436 ; 2.271 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.434 ; 2.269 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.436 ; 2.271 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.430 ; 2.265 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                        ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.663     ; 2.793     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.720     ; 2.885     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.747     ; 2.912     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.756     ; 2.921     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.743     ; 2.908     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.756     ; 2.921     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.753     ; 2.918     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.753     ; 2.918     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.765     ; 2.930     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.738     ; 2.903     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.738     ; 2.903     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.750     ; 2.915     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.707     ; 2.872     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.750     ; 2.915     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.733     ; 2.898     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.663     ; 2.793     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.738     ; 2.903     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.740     ; 2.905     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.730     ; 2.895     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.746     ; 2.911     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.737     ; 2.902     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.737     ; 2.902     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.707     ; 2.872     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.740     ; 2.905     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.733     ; 2.898     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.738     ; 2.903     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.766     ; 2.931     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.766     ; 2.931     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.766     ; 2.931     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.765     ; 2.930     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.763     ; 2.928     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.765     ; 2.930     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.759     ; 2.924     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.235     ; 2.365     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.292     ; 2.457     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.317     ; 2.482     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.327     ; 2.492     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.313     ; 2.478     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.327     ; 2.492     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.324     ; 2.489     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.324     ; 2.489     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.335     ; 2.500     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.309     ; 2.474     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.309     ; 2.474     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.321     ; 2.486     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.279     ; 2.444     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.321     ; 2.486     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.304     ; 2.469     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.235     ; 2.365     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.309     ; 2.474     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.311     ; 2.476     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.301     ; 2.466     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.317     ; 2.482     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.308     ; 2.473     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.308     ; 2.473     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.280     ; 2.445     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.311     ; 2.476     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.305     ; 2.470     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.309     ; 2.474     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.336     ; 2.501     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.336     ; 2.501     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.336     ; 2.501     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.335     ; 2.500     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.333     ; 2.498     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.335     ; 2.500     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.329     ; 2.494     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                  ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 11.478 ; 0.000         ;
; CLOCK_50                                                                   ; 11.748 ; 0.000         ;
; altera_reserved_tck                                                        ; 49.037 ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                  ;
+----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                      ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                        ; 0.180 ; 0.000         ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.180 ; 0.000         ;
; CLOCK_50                                                                   ; 0.201 ; 0.000         ;
+----------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                               ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 14.516 ; 0.000         ;
; altera_reserved_tck                                                        ; 49.216 ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                               ;
+----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                      ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                        ; 0.493 ; 0.000         ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 4.450 ; 0.000         ;
+----------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                    ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                   ; 9.265  ; 0.000         ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.754  ; 0.000         ;
; CLOCK2_50                                                                  ; 16.000 ; 0.000         ;
; CLOCK3_50                                                                  ; 16.000 ; 0.000         ;
; altera_reserved_tck                                                        ; 49.304 ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                                                                                                                         ; Launch Clock ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 11.478 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|count[0]                                                            ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.337     ; 7.122      ;
; 11.629 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[15] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.348     ; 6.960      ;
; 11.629 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[31] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.348     ; 6.960      ;
; 11.630 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|count[0]                                                            ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.652     ; 6.655      ;
; 11.641 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[0]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.359     ; 6.937      ;
; 11.641 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[16] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.359     ; 6.937      ;
; 11.645 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                             ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.337     ; 6.955      ;
; 11.693 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[6]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.356     ; 6.888      ;
; 11.693 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[22] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.356     ; 6.888      ;
; 11.694 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[10]                                                     ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.351     ; 6.892      ;
; 11.701 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[6]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.356     ; 6.880      ;
; 11.701 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[22] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.356     ; 6.880      ;
; 11.738 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[0]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.359     ; 6.840      ;
; 11.738 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[2]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.356     ; 6.843      ;
; 11.738 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[16] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.359     ; 6.840      ;
; 11.738 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[18] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.356     ; 6.843      ;
; 11.755 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[48] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.342     ; 6.840      ;
; 11.771 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[33] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.338     ; 6.828      ;
; 11.781 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[15] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.663     ; 6.493      ;
; 11.781 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[31] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.663     ; 6.493      ;
; 11.785 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[1]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.351     ; 6.801      ;
; 11.785 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[17] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.351     ; 6.801      ;
; 11.793 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[0]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.674     ; 6.470      ;
; 11.793 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[16] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.674     ; 6.470      ;
; 11.797 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                             ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.652     ; 6.488      ;
; 11.814 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[34] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.338     ; 6.785      ;
; 11.825 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.336     ; 6.776      ;
; 11.825 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.336     ; 6.776      ;
; 11.825 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.336     ; 6.776      ;
; 11.825 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.336     ; 6.776      ;
; 11.825 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.336     ; 6.776      ;
; 11.825 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.336     ; 6.776      ;
; 11.841 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[35] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.338     ; 6.758      ;
; 11.843 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[7]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.338     ; 6.756      ;
; 11.843 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[23] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.338     ; 6.756      ;
; 11.843 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[32] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.338     ; 6.756      ;
; 11.845 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[6]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.671     ; 6.421      ;
; 11.845 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[22] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.671     ; 6.421      ;
; 11.846 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[10]                                                     ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.666     ; 6.425      ;
; 11.847 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.341     ; 6.749      ;
; 11.847 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[40] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.341     ; 6.749      ;
; 11.847 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[41] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.341     ; 6.749      ;
; 11.847 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[42] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.341     ; 6.749      ;
; 11.853 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[6]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.671     ; 6.413      ;
; 11.853 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[22] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.671     ; 6.413      ;
; 11.856 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.335     ; 6.746      ;
; 11.861 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.335     ; 6.741      ;
; 11.870 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[4]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.354     ; 6.713      ;
; 11.870 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[20] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.354     ; 6.713      ;
; 11.871 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[3]                                                         ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.355     ; 6.711      ;
; 11.871 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[4]                                                         ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.355     ; 6.711      ;
; 11.871 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                         ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.355     ; 6.711      ;
; 11.871 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[19]                                                        ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.355     ; 6.711      ;
; 11.871 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[20]                                                        ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.355     ; 6.711      ;
; 11.881 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[5]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.354     ; 6.702      ;
; 11.881 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[21] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.354     ; 6.702      ;
; 11.886 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[15] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.348     ; 6.703      ;
; 11.886 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[31] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.348     ; 6.703      ;
; 11.890 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[0]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.674     ; 6.373      ;
; 11.890 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[2]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.671     ; 6.376      ;
; 11.890 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[16] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.674     ; 6.373      ;
; 11.890 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[18] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.671     ; 6.376      ;
; 11.892 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[4]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.354     ; 6.691      ;
; 11.892 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[20] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.354     ; 6.691      ;
; 11.903 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][98]                ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.345     ; 6.689      ;
; 11.907 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[48] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.657     ; 6.373      ;
; 11.920 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[1]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.351     ; 6.666      ;
; 11.920 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[17] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.351     ; 6.666      ;
; 11.923 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[33] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.653     ; 6.361      ;
; 11.937 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[1]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.666     ; 6.334      ;
; 11.937 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[17] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.666     ; 6.334      ;
; 11.939 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[36] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.337     ; 6.661      ;
; 11.939 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[33] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.337     ; 6.661      ;
; 11.966 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[34] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.653     ; 6.318      ;
; 11.973 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[11] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.347     ; 6.617      ;
; 11.973 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[12] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.347     ; 6.617      ;
; 11.973 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[27] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.347     ; 6.617      ;
; 11.973 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[28] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.347     ; 6.617      ;
; 11.977 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.651     ; 6.309      ;
; 11.977 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.651     ; 6.309      ;
; 11.977 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.651     ; 6.309      ;
; 11.977 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.651     ; 6.309      ;
; 11.977 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.651     ; 6.309      ;
; 11.977 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]               ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.651     ; 6.309      ;
; 11.978 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[49] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.337     ; 6.622      ;
; 11.982 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[0]                                                         ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.355     ; 6.600      ;
; 11.982 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[1]                                                         ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.355     ; 6.600      ;
; 11.982 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[2]                                                         ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.355     ; 6.600      ;
; 11.982 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[16]                                                        ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.355     ; 6.600      ;
; 11.982 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[18]                                                        ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.355     ; 6.600      ;
; 11.985 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[34] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.338     ; 6.614      ;
; 11.991 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[5]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.354     ; 6.592      ;
; 11.991 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[21] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.354     ; 6.592      ;
; 11.993 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[35] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.653     ; 6.291      ;
; 11.995 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[11] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.347     ; 6.595      ;
; 11.995 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[12] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.347     ; 6.595      ;
; 11.995 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[27] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.347     ; 6.595      ;
; 11.995 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[28] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.347     ; 6.595      ;
; 11.995 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[7]  ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.653     ; 6.289      ;
; 11.995 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[23] ; CLOCK_50     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -1.653     ; 6.289      ;
+--------+------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.748 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[60]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.396      ; 8.635      ;
; 11.748 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[12]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.396      ; 8.635      ;
; 11.748 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[44]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.396      ; 8.635      ;
; 11.748 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[28]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.396      ; 8.635      ;
; 11.772 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[5]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.397      ; 8.612      ;
; 11.772 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[37]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.397      ; 8.612      ;
; 11.772 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[53]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.397      ; 8.612      ;
; 11.772 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[45]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.397      ; 8.612      ;
; 11.772 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[61]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.397      ; 8.612      ;
; 11.772 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[29]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.397      ; 8.612      ;
; 11.772 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[13]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.397      ; 8.612      ;
; 11.814 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[34]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.404      ; 8.577      ;
; 11.814 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[18]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.404      ; 8.577      ;
; 11.814 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.404      ; 8.577      ;
; 11.814 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[50]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.404      ; 8.577      ;
; 11.822 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[22]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.400      ; 8.565      ;
; 11.822 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[54]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.400      ; 8.565      ;
; 11.822 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[38]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.400      ; 8.565      ;
; 11.822 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[6]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.400      ; 8.565      ;
; 11.832 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.388      ; 8.543      ;
; 11.832 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[35]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.388      ; 8.543      ;
; 11.832 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[19]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.388      ; 8.543      ;
; 11.832 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[51]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.388      ; 8.543      ;
; 11.832 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[36]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.388      ; 8.543      ;
; 11.832 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[52]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.388      ; 8.543      ;
; 11.832 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[4]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.388      ; 8.543      ;
; 11.879 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[56]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.390      ; 8.498      ;
; 11.879 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[24]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.390      ; 8.498      ;
; 11.879 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[40]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.390      ; 8.498      ;
; 11.879 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[8]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.390      ; 8.498      ;
; 11.879 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[23]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.390      ; 8.498      ;
; 11.879 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[39]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.390      ; 8.498      ;
; 11.879 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[55]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.390      ; 8.498      ;
; 11.900 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[60]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 8.168      ;
; 11.900 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[12]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 8.168      ;
; 11.900 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[44]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 8.168      ;
; 11.900 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[28]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 8.168      ;
; 11.906 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[41]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.390      ; 8.471      ;
; 11.906 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[25]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.390      ; 8.471      ;
; 11.906 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[9]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.390      ; 8.471      ;
; 11.906 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[57]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.390      ; 8.471      ;
; 11.924 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[5]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 8.145      ;
; 11.924 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[37]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 8.145      ;
; 11.924 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[53]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 8.145      ;
; 11.924 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[45]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 8.145      ;
; 11.924 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[61]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 8.145      ;
; 11.924 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[29]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 8.145      ;
; 11.924 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[13]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 8.145      ;
; 11.932 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[7]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.391      ; 8.446      ;
; 11.939 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[30]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.399      ; 8.447      ;
; 11.939 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[62]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.399      ; 8.447      ;
; 11.939 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[46]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.399      ; 8.447      ;
; 11.939 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[14]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.399      ; 8.447      ;
; 11.939 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.399      ; 8.447      ;
; 11.944 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[32]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.400      ; 8.443      ;
; 11.944 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.400      ; 8.443      ;
; 11.944 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[16]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.400      ; 8.443      ;
; 11.944 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[20]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.400      ; 8.443      ;
; 11.944 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[48]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.400      ; 8.443      ;
; 11.949 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[31]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.399      ; 8.437      ;
; 11.949 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[63]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.399      ; 8.437      ;
; 11.949 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[47]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.399      ; 8.437      ;
; 11.949 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[15]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.399      ; 8.437      ;
; 11.957 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[49]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.381      ; 8.411      ;
; 11.957 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[33]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.381      ; 8.411      ;
; 11.957 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[17]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.381      ; 8.411      ;
; 11.958 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[43]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.401      ; 8.430      ;
; 11.958 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[21]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.401      ; 8.430      ;
; 11.966 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[34]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 8.110      ;
; 11.966 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[18]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 8.110      ;
; 11.966 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 8.110      ;
; 11.966 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[50]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 8.110      ;
; 11.974 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[22]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.085      ; 8.098      ;
; 11.974 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[54]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.085      ; 8.098      ;
; 11.974 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[38]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.085      ; 8.098      ;
; 11.974 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[6]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.085      ; 8.098      ;
; 11.984 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 8.076      ;
; 11.984 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[35]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 8.076      ;
; 11.984 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[19]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 8.076      ;
; 11.984 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[51]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 8.076      ;
; 11.984 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[36]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 8.076      ;
; 11.984 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[52]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 8.076      ;
; 11.984 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[4]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 8.076      ;
; 12.026 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[3]                           ; Cache:DCache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~147 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.382      ; 8.343      ;
; 12.031 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[58]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.397      ; 8.353      ;
; 12.031 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[10]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.397      ; 8.353      ;
; 12.031 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[42]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.397      ; 8.353      ;
; 12.031 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[26]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.397      ; 8.353      ;
; 12.031 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[56]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 8.031      ;
; 12.031 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[24]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 8.031      ;
; 12.031 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[40]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 8.031      ;
; 12.031 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[8]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 8.031      ;
; 12.031 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[23]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 8.031      ;
; 12.031 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[39]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 8.031      ;
; 12.031 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[55]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 8.031      ;
; 12.033 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[3]                           ; Cache:DCache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~115 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.382      ; 8.336      ;
; 12.052 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[11]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.398      ; 8.333      ;
; 12.052 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[27]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.398      ; 8.333      ;
; 12.052 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[2]                           ; VarRegister:dataLatch|b[59]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.398      ; 8.333      ;
; 12.058 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run ; VarRegister:dataLatch|b[41]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 8.004      ;
+--------+------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.390      ;
; 49.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.372      ;
; 49.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.367      ;
; 49.129 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.298      ;
; 49.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.257      ;
; 49.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.243      ;
; 49.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.183      ;
; 49.286 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.141      ;
; 49.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.080      ;
; 49.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 0.911      ;
; 49.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 0.603      ;
; 50.043 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0] ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 0.384      ;
; 97.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.961      ;
; 97.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.961      ;
; 97.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.961      ;
; 97.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.961      ;
; 98.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.937      ;
; 98.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.937      ;
; 98.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.937      ;
; 98.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.937      ;
; 98.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.907      ;
; 98.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.907      ;
; 98.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.907      ;
; 98.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.907      ;
; 98.093 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.852      ;
; 98.093 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.852      ;
; 98.093 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.852      ;
; 98.093 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.852      ;
; 98.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.709      ;
; 98.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.709      ;
; 98.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.709      ;
; 98.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.709      ;
; 98.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.674      ;
; 98.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.674      ;
; 98.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.674      ;
; 98.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.674      ;
; 98.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.671      ;
; 98.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.671      ;
; 98.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.671      ;
; 98.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.671      ;
; 98.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.650      ;
; 98.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.650      ;
; 98.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.650      ;
; 98.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.650      ;
; 98.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.650      ;
; 98.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.650      ;
; 98.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.650      ;
; 98.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.650      ;
; 98.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.596      ;
; 98.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.596      ;
; 98.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.596      ;
; 98.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.596      ;
; 98.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.582      ;
; 98.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.582      ;
; 98.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.582      ;
; 98.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.582      ;
; 98.371 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.573      ;
; 98.371 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.573      ;
; 98.371 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.573      ;
; 98.371 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.573      ;
; 98.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.561      ;
; 98.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.549      ;
; 98.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.549      ;
; 98.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.549      ;
; 98.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.549      ;
; 98.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.540      ;
; 98.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.540      ;
; 98.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.540      ;
; 98.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.540      ;
; 98.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.501      ;
; 98.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.476      ;
; 98.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.476      ;
; 98.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.476      ;
; 98.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.474      ;
; 98.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.474      ;
; 98.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.466      ;
; 98.485 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.457      ;
; 98.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.443      ;
; 98.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.443      ;
; 98.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.443      ;
; 98.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.443      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.443      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.443      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.443      ;
; 98.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.443      ;
; 98.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.425      ;
; 98.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.425      ;
; 98.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.425      ;
; 98.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.425      ;
; 98.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.421      ;
; 98.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.421      ;
; 98.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.421      ;
; 98.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.421      ;
; 98.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.419      ;
; 98.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.416      ;
; 98.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.416      ;
; 98.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.416      ;
; 98.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.414      ;
; 98.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.414      ;
; 98.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.414      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.319      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.319      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.319      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.323      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.325      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.202 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.328      ;
; 0.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.330      ;
; 0.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.329      ;
; 0.204 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.331      ;
; 0.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.340      ;
; 0.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.341      ;
; 0.215 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.342      ;
; 0.234 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.361      ;
; 0.246 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.372      ;
; 0.247 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.374      ;
; 0.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.375      ;
; 0.248 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.374      ;
; 0.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.383      ;
; 0.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.384      ;
; 0.259 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.385      ;
; 0.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.387      ;
; 0.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.389      ;
; 0.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.391      ;
; 0.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.390      ;
; 0.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.392      ;
; 0.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.392      ;
; 0.265 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.391      ;
; 0.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.393      ;
; 0.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.401      ;
; 0.279 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.406      ;
; 0.284 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.411      ;
; 0.287 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.414      ;
; 0.289 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.416      ;
; 0.290 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.417      ;
; 0.290 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.417      ;
; 0.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.427      ;
; 0.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.427      ;
; 0.301 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.428      ;
; 0.306 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.432      ;
; 0.307 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.434      ;
; 0.309 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.435      ;
; 0.310 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.436      ;
; 0.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.436      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.438      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.438      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.439      ;
; 0.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.441      ;
; 0.315 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.442      ;
; 0.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.444      ;
; 0.322 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.448      ;
; 0.322 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.448      ;
; 0.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.449      ;
; 0.324 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.451      ;
; 0.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.453      ;
; 0.332 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.459      ;
; 0.332 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.459      ;
; 0.332 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.458      ;
; 0.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.462      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                          ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.180 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|wr_address                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|wr_address                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[30]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[30]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[24]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[24]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[28]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[28]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[27]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[27]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                             ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                              ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[0]                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[0]                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[1]                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[1]                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[2]                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[2]                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[0]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[0]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[1]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[1]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.000                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.000                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.000                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.000                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[2]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[2]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.101                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.101                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|init_done                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|init_done                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000100000                                                                                                                                                      ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000100000                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_count[1]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_count[1]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.010000000                                                                                                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.010000000                                                                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000001                                                                                                                                                      ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000001                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                    ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_request                                                                                                                                                        ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_request                                                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][99]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][99]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_master_translator:bridge_0_avalon_master_translator|read_accepted                                                                                                                ; qsysOUt:bridgeLOL|altera_merlin_master_translator:bridge_0_avalon_master_translator|read_accepted                                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][98]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][98]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                                       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                  ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[29]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[29]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[26]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[26]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[31]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[31]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[25]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[25]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.186 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                       ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[36]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[0]                                                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[40]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[4]                                                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.312      ;
; 0.187 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_rnw                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[46]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[10]                                                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][99]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][99]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|rd_valid[2]                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.191 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[0]~_Duplicate_1                                                                                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|rd_valid[0]                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.000000001                                                                                                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000001                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.203 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|init_done                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[2]~_Duplicate_1                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.329      ;
; 0.204 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.001                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.330      ;
; 0.206 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[2]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.010                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.332      ;
; 0.207 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[2]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.111                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.333      ;
; 0.209 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_request                                                                                                                                                        ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.001000000                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.335      ;
; 0.212 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.010                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.011                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.338      ;
; 0.219 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.000                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.345      ;
; 0.230 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|init_done                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.356      ;
; 0.245 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[45]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[9]                                                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.372      ;
; 0.246 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.000001000                                                                                                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000001000                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.373      ;
; 0.246 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[50]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[14]                                                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.373      ;
; 0.246 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[47]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[11]                                                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.372      ;
; 0.246 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.000010000                                                                                                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000010000                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.373      ;
; 0.247 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[37]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[1]                                                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.248 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[48]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[12]                                                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.249 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][98]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.375      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                               ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.201 ; ArbiterStateMachineNew:arb|current_state.state_ir                                                                ; ArbiterStateMachineNew:arb|current_state.state_ir                                     ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.022      ; 0.307      ;
; 0.204 ; VarRegister:dataLatch|b[19]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~103 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.330      ;
; 0.205 ; VarRegister:dataLatch|b[33]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~117 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.331      ;
; 0.304 ; VarRegister:dataLatch|b[14]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~82  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.430      ;
; 0.321 ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.reset_state                                   ; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run                ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; -0.089     ; 0.316      ;
; 0.330 ; ArbiterStateMachineNew:arb|current_state.state_ir                                                                ; ArbiterStateMachineNew:arb|current_state.state_iack                                   ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.026      ; 0.440      ;
; 0.346 ; ArbiterStateMachineNew:arb|current_state.state_dr                                                                ; ArbiterStateMachineNew:arb|current_state.state_dack                                   ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.026      ; 0.456      ;
; 0.390 ; VarRegister:dataLatch|b[52]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~72  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.043      ; 0.517      ;
; 0.401 ; ArbiterStateMachineNew:arb|current_state.state_dack                                                              ; Cache:DCache|Cache_State_Machine:CacheSM|current_state.ready                          ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.086      ; 0.571      ;
; 0.426 ; VarRegister:dataLatch|b[57]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~125 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.040      ; 0.550      ;
; 0.441 ; VarRegister:dataLatch|b[44]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~128 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.043      ; 0.568      ;
; 0.484 ; VarRegister:dataLatch|b[42]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~110 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.043      ; 0.611      ;
; 0.488 ; VarRegister:dataLatch|b[38]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~106 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.040      ; 0.612      ;
; 0.510 ; VarRegister:dataLatch|b[5]                                                                                       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~73  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.041      ; 0.635      ;
; 0.512 ; VarRegister:dataLatch|b[4]                                                                                       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~136 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.044      ; 0.640      ;
; 0.528 ; VarRegister:dataLatch|b[23]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~75  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.048      ; 0.660      ;
; 0.531 ; VarRegister:dataLatch|b[6]                                                                                       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~74  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.038      ; 0.653      ;
; 0.532 ; VarRegister:dataLatch|b[28]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~128 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; VarRegister:dataLatch|b[59]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~127 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.032      ; 0.649      ;
; 0.536 ; VarRegister:dataLatch|b[60]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~128 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.034      ; 0.654      ;
; 0.536 ; VarRegister:dataLatch|b[55]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~123 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.043      ; 0.663      ;
; 0.540 ; VarRegister:dataLatch|b[11]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~127 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.044      ; 0.668      ;
; 0.547 ; VarRegister:dataLatch|b[30]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~82  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.022      ; 0.653      ;
; 0.565 ; VarRegister:dataLatch|b[43]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~127 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.039      ; 0.688      ;
; 0.566 ; ArbiterStateMachineNew:arb|current_state.state_iack                                                              ; Cache:ICache|Cache_State_Machine:CacheSM|current_state.ready                          ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; -0.014     ; 0.636      ;
; 0.574 ; VarRegister:dataLatch|b[35]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~119 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.051      ; 0.709      ;
; 0.583 ; VarRegister:dataLatch|b[12]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~128 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.046      ; 0.713      ;
; 0.587 ; VarRegister:dataLatch|b[8]                                                                                       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~124 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.049      ; 0.720      ;
; 0.590 ; VarRegister:dataLatch|b[57]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~61  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.040      ; 0.714      ;
; 0.593 ; VarRegister:dataLatch|b[33]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~133 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.037      ; 0.714      ;
; 0.598 ; VarRegister:dataLatch|b[33]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~69  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.038      ; 0.720      ;
; 0.602 ; VarRegister:dataLatch|b[13]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~81  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.028      ; 0.714      ;
; 0.602 ; ArbiterStateMachineNew:arb|current_state.state_ir                                                                ; ArbiterStateMachineNew:arb|current_state.state_idle                                   ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.136      ; 0.822      ;
; 0.604 ; ArbiterStateMachineNew:arb|current_state.state_dr                                                                ; ArbiterStateMachineNew:arb|current_state.state_dr                                     ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.022      ; 0.710      ;
; 0.609 ; VarRegister:dataLatch|b[51]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~119 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.051      ; 0.744      ;
; 0.610 ; VarRegister:dataLatch|b[19]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~39  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.043      ; 0.737      ;
; 0.611 ; VarRegister:dataLatch|b[33]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~101 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.037      ; 0.732      ;
; 0.614 ; VarRegister:dataLatch|b[17]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~117 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.038      ; 0.736      ;
; 0.616 ; VarRegister:dataLatch|b[27]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~127 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.041      ; 0.741      ;
; 0.625 ; VarRegister:dataLatch|b[22]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~74  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.038      ; 0.747      ;
; 0.625 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99] ; VarRegister:dataLatch|b[2]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.580      ;
; 0.632 ; VarRegister:dataLatch|b[58]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~126 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.033      ; 0.749      ;
; 0.633 ; VarRegister:dataLatch|b[2]                                                                                       ; Cache:DCache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~118 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.029      ; 0.746      ;
; 0.634 ; VarRegister:dataLatch|b[10]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~126 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.033      ; 0.751      ;
; 0.635 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99] ; VarRegister:dataLatch|b[18]                                                           ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.590      ;
; 0.641 ; VarRegister:dataLatch|b[10]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~78  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.028      ; 0.753      ;
; 0.644 ; VarRegister:dataLatch|b[21]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~121 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.039      ; 0.767      ;
; 0.650 ; VarRegister:dataLatch|b[42]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~126 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.043      ; 0.777      ;
; 0.652 ; VarRegister:dataLatch|b[49]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~117 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.030      ; 0.766      ;
; 0.655 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99] ; VarRegister:dataLatch|b[14]                                                           ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.796      ; 2.605      ;
; 0.660 ; Instruction_Fetch_Stage:IF_stage|reg:PC|b[10]                                                                    ; Cache:ICache|TagLUT:TagBlock|mw_ram_table~105                                         ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.036      ; 0.780      ;
; 0.665 ; ArbiterStateMachineNew:arb|current_state.state_idle                                                              ; ArbiterStateMachineNew:arb|current_state.state_ir                                     ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; -0.052     ; 0.697      ;
; 0.667 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99] ; VarRegister:dataLatch|b[30]                                                           ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.796      ; 2.617      ;
; 0.672 ; VarRegister:dataLatch|b[39]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~75  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.041      ; 0.797      ;
; 0.676 ; VarRegister:dataLatch|b[25]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~125 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.049      ; 0.809      ;
; 0.678 ; VarRegister:dataLatch|b[44]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~112 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.043      ; 0.805      ;
; 0.689 ; VarRegister:dataLatch|b[9]                                                                                       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~125 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.049      ; 0.822      ;
; 0.691 ; ArbiterStateMachineNew:arb|current_state.state_dw                                                                ; ArbiterStateMachineNew:arb|current_state.state_dack                                   ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; -0.052     ; 0.723      ;
; 0.692 ; VarRegister:dataLatch|b[52]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~24  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.043      ; 0.819      ;
; 0.695 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99] ; VarRegister:dataLatch|b[20]                                                           ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.797      ; 2.646      ;
; 0.696 ; VarRegister:dataLatch|b[52]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~88  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.044      ; 0.824      ;
; 0.696 ; VarRegister:dataLatch|b[52]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~136 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.044      ; 0.824      ;
; 0.697 ; VarRegister:dataLatch|b[59]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~63  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.032      ; 0.813      ;
; 0.698 ; VarRegister:dataLatch|b[53]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~73  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.034      ; 0.816      ;
; 0.703 ; VarRegister:dataLatch|b[44]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~80  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.026      ; 0.813      ;
; 0.704 ; VarRegister:dataLatch|b[37]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~73  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.034      ; 0.822      ;
; 0.711 ; VarRegister:dataLatch|b[7]                                                                                       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~59  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.051      ; 0.846      ;
; 0.712 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99] ; VarRegister:dataLatch|b[0]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.797      ; 2.663      ;
; 0.713 ; VarRegister:dataLatch|b[19]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~23  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.044      ; 0.841      ;
; 0.713 ; VarRegister:dataLatch|b[19]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~71  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.044      ; 0.841      ;
; 0.713 ; VarRegister:dataLatch|b[15]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~131 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.034      ; 0.831      ;
; 0.715 ; VarRegister:dataLatch|b[56]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~124 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.049      ; 0.848      ;
; 0.716 ; VarRegister:dataLatch|b[41]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~125 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.049      ; 0.849      ;
; 0.716 ; VarRegister:dataLatch|b[0]                                                                                       ; Cache:DCache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~68  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.031      ; 0.831      ;
; 0.718 ; VarRegister:dataLatch|b[33]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~53  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.039      ; 0.841      ;
; 0.719 ; VarRegister:dataLatch|b[33]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~85  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.039      ; 0.842      ;
; 0.720 ; VarRegister:dataLatch|b[40]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~124 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.049      ; 0.853      ;
; 0.720 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99] ; VarRegister:dataLatch|b[16]                                                           ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.797      ; 2.671      ;
; 0.724 ; VarRegister:dataLatch|b[11]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~79  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.027      ; 0.835      ;
; 0.727 ; VarRegister:dataLatch|b[38]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~122 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.040      ; 0.851      ;
; 0.730 ; VarRegister:dataLatch|b[43]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~111 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.039      ; 0.853      ;
; 0.735 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99] ; VarRegister:dataLatch|b[8]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.787      ; 2.676      ;
; 0.737 ; VarRegister:dataLatch|b[35]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~103 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.051      ; 0.872      ;
; 0.742 ; VarRegister:dataLatch|b[24]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~124 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.049      ; 0.875      ;
; 0.746 ; VarRegister:dataLatch|b[12]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~64  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.046      ; 0.876      ;
; 0.747 ; VarRegister:dataLatch|b[5]                                                                                       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~25  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.041      ; 0.872      ;
; 0.749 ; VarRegister:dataLatch|b[33]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~37  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.036      ; 0.869      ;
; 0.752 ; VarRegister:dataLatch|b[23]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~75  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.026      ; 0.862      ;
; 0.756 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                               ; VarRegister:dataLatch|b[2]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.711      ;
; 0.757 ; Cache:ICache|Cache_State_Machine:CacheSM|current_state.load_miss                                                 ; Cache:ICache|Cache_State_Machine:CacheSM|current_state.ready                          ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; -0.014     ; 0.827      ;
; 0.757 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99] ; VarRegister:dataLatch|b[12]                                                           ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.792      ; 2.703      ;
; 0.764 ; VarRegister:dataLatch|b[33]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~21  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.036      ; 0.884      ;
; 0.764 ; VarRegister:dataLatch|b[19]                                                                                      ; Cache:DCache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~119 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.031      ; 0.879      ;
; 0.766 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99] ; VarRegister:dataLatch|b[13]                                                           ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.794      ; 2.714      ;
; 0.766 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                               ; VarRegister:dataLatch|b[18]                                                           ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.721      ;
; 0.768 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[10]                                                            ; VarRegister:dataLatch|b[42]                                                           ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.884      ; 2.806      ;
; 0.770 ; VarRegister:dataLatch|b[6]                                                                                       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~26  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.038      ; 0.892      ;
; 0.772 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99] ; VarRegister:dataLatch|b[26]                                                           ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.794      ; 2.720      ;
; 0.774 ; VarRegister:dataLatch|b[60]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~64  ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.034      ; 0.892      ;
; 0.774 ; VarRegister:dataLatch|b[55]                                                                                      ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~139 ; CLOCK_50                                                                   ; CLOCK_50    ; 0.000        ; 0.043      ; 0.901      ;
+-------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                    ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 14.516 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[18]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 5.331      ;
; 14.518 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[18]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.147     ; 5.273      ;
; 14.518 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[19]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 5.321      ;
; 14.518 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[20]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 5.321      ;
; 14.520 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[19]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 5.263      ;
; 14.520 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[20]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 5.263      ;
; 14.520 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[23]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 5.315      ;
; 14.522 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[23]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 5.257      ;
; 14.523 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[3]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.326      ;
; 14.523 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[3]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.326      ;
; 14.524 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[16]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 5.318      ;
; 14.524 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[22]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 5.318      ;
; 14.526 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[16]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 5.260      ;
; 14.526 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[22]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 5.260      ;
; 14.528 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[17]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 5.302      ;
; 14.528 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[2]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 5.302      ;
; 14.530 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[17]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.164     ; 5.244      ;
; 14.532 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[21]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 5.278      ;
; 14.534 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[21]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 5.220      ;
; 14.540 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[1]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 5.281      ;
; 14.540 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[4]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 5.281      ;
; 14.541 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[5]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 5.304      ;
; 14.541 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[6]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 5.299      ;
; 14.541 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[8]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 5.299      ;
; 14.541 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[11]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.308      ;
; 14.541 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[1]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 5.287      ;
; 14.542 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[0]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 5.293      ;
; 14.542 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[31]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.328      ;
; 14.542 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[9]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 5.293      ;
; 14.542 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[0]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.328      ;
; 14.543 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[0]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 5.334      ;
; 14.543 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[7]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.312      ;
; 14.543 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[1]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.316      ;
; 14.543 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[3]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.312      ;
; 14.543 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[5]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 5.323      ;
; 14.543 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[6]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 5.323      ;
; 14.543 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[7]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 5.334      ;
; 14.543 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[28]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 5.334      ;
; 14.543 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[30]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 5.334      ;
; 14.544 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[31]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 5.270      ;
; 14.544 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[0]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 5.235      ;
; 14.544 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[13]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 5.301      ;
; 14.545 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[30]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 5.276      ;
; 14.545 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[28]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 5.276      ;
; 14.545 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[6]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 5.265      ;
; 14.545 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[5]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 5.265      ;
; 14.545 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[7]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 5.276      ;
; 14.545 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[1]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 5.258      ;
; 14.545 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[3]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 5.254      ;
; 14.546 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[13]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 5.243      ;
; 14.549 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[29]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 5.325      ;
; 14.549 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[10]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 5.325      ;
; 14.550 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[8]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.299      ;
; 14.550 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[9]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.299      ;
; 14.550 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[10]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 5.312      ;
; 14.550 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[12]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 5.312      ;
; 14.550 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[15]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.299      ;
; 14.550 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[24]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.299      ;
; 14.551 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[29]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 5.267      ;
; 14.551 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[2]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 5.317      ;
; 14.551 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[4]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 5.317      ;
; 14.551 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[25]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 5.326      ;
; 14.551 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[26]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 5.326      ;
; 14.551 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[27]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 5.326      ;
; 14.552 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[24]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 5.241      ;
; 14.552 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[8]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 5.241      ;
; 14.552 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[10]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 5.254      ;
; 14.552 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[15]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 5.241      ;
; 14.552 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[12]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 5.254      ;
; 14.552 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[9]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 5.241      ;
; 14.553 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[26]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 5.268      ;
; 14.553 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[25]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 5.268      ;
; 14.553 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[27]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 5.268      ;
; 14.553 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[2]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 5.259      ;
; 14.553 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[4]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 5.259      ;
; 14.553 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[11]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 5.268      ;
; 14.554 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[2]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 5.260      ;
; 14.554 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[14]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 5.281      ;
; 14.554 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_bank[0]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 5.260      ;
; 14.555 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[11]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 5.210      ;
; 14.556 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[14]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 5.223      ;
; 14.617 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_18 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 5.210      ;
; 14.619 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_19 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 5.200      ;
; 14.619 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_20 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 5.200      ;
; 14.621 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_23 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 5.194      ;
; 14.625 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_16 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 5.197      ;
; 14.625 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_22 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 5.197      ;
; 14.629 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_17 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 5.181      ;
; 14.633 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_21 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.138     ; 5.157      ;
; 14.643 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_31 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 5.207      ;
; 14.643 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 5.172      ;
; 14.644 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 5.195      ;
; 14.644 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 5.191      ;
; 14.644 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_5  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 5.202      ;
; 14.644 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_6  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 5.202      ;
; 14.644 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_7  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.213      ;
; 14.644 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_28 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.213      ;
; 14.644 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_30 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.213      ;
; 14.645 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 5.180      ;
; 14.650 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_29 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 5.204      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.211      ;
; 49.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 0.793      ;
; 98.828 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.115      ;
; 98.828 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.115      ;
; 98.828 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.115      ;
; 98.828 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.115      ;
; 98.828 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.115      ;
; 98.828 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.115      ;
; 98.828 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.115      ;
; 98.828 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.115      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.105      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.105      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.105      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.105      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.105      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.105      ;
; 98.970 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.975      ;
; 98.970 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.975      ;
; 98.970 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.975      ;
; 98.970 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.975      ;
; 98.970 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.975      ;
; 98.970 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.975      ;
; 98.970 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.975      ;
; 98.970 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.975      ;
; 98.975 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.970      ;
; 98.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.952      ;
; 98.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.952      ;
; 99.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.936      ;
; 99.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.936      ;
; 99.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.936      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.793      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.793      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.793      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.793      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.793      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.793      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.793      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.793      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.793      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.793      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.793      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.793      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.793      ;
; 99.171 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.773      ;
; 99.171 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.773      ;
; 99.171 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.773      ;
; 99.171 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.773      ;
; 99.171 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.773      ;
; 99.221 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.723      ;
; 99.221 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.723      ;
; 99.221 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.723      ;
; 99.221 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.723      ;
; 99.221 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.723      ;
; 99.221 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.723      ;
; 99.221 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.723      ;
; 99.221 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.723      ;
; 99.221 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.723      ;
; 99.221 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.723      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.493  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.620      ;
; 0.493  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.620      ;
; 0.493  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.620      ;
; 0.493  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.620      ;
; 0.493  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.620      ;
; 0.493  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.620      ;
; 0.493  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.620      ;
; 0.493  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.620      ;
; 0.493  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.620      ;
; 0.493  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.620      ;
; 0.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.682      ;
; 0.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.682      ;
; 0.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.682      ;
; 0.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.682      ;
; 0.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.682      ;
; 0.567  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.694      ;
; 0.567  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.694      ;
; 0.567  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.694      ;
; 0.567  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.694      ;
; 0.567  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.694      ;
; 0.567  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.694      ;
; 0.567  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.694      ;
; 0.567  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.694      ;
; 0.567  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.694      ;
; 0.567  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.694      ;
; 0.567  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.694      ;
; 0.567  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.694      ;
; 0.567  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.694      ;
; 0.694  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.820      ;
; 0.694  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.820      ;
; 0.695  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.822      ;
; 0.695  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.822      ;
; 0.695  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.822      ;
; 0.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.823      ;
; 0.718  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.846      ;
; 0.718  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.846      ;
; 0.718  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.846      ;
; 0.718  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.846      ;
; 0.718  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.846      ;
; 0.718  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.846      ;
; 0.718  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.846      ;
; 0.718  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.846      ;
; 0.837  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.964      ;
; 0.837  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.964      ;
; 0.837  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.964      ;
; 0.837  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.964      ;
; 0.837  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.964      ;
; 0.837  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.964      ;
; 0.846  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.972      ;
; 0.846  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.972      ;
; 0.846  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.972      ;
; 0.846  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.972      ;
; 0.846  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.972      ;
; 0.846  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.972      ;
; 0.846  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.972      ;
; 0.846  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.972      ;
; 50.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.531      ; 0.694      ;
; 50.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.530      ; 1.061      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                                                      ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[5]                                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 4.565      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[6]                                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 4.565      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[7]                                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 4.565      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[8]                                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 4.565      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[9]                                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 4.565      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[10]                                                                                                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 4.565      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[11]                                                                                                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 4.565      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[12]                                                                                                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 4.565      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 4.575      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.000001000                                                                                                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 4.577      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000001000                                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 4.577      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.100000000                                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 4.575      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 4.576      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.000010000                                                                                                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 4.577      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000010000                                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 4.577      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 4.576      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 4.576      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 4.576      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 4.576      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 4.576      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 4.576      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 4.575      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 4.575      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 4.576      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 4.576      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 4.576      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 4.576      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 4.576      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 4.576      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 4.576      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 4.576      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 4.576      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 4.575      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[17]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 4.576      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[18]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 4.575      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[19]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 4.576      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[20]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 4.576      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[21]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 4.575      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[27]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 4.575      ;
; 4.450 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[29]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 4.575      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|wr_address                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 4.577      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 4.576      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[30]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 4.572      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[28]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 4.572      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 4.572      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[27]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 4.572      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 4.575      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 4.575      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 4.572      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 4.572      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 4.572      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 4.575      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 4.575      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 4.575      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 4.575      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[0]                                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 4.566      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[1]                                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 4.566      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[2]                                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 4.566      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[3]                                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 4.555      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[4]                                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 4.566      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.001                                                                                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 4.578      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.010                                                                                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 4.578      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[0]                                                                                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 4.578      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[1]                                                                                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 4.578      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.010                                                                                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 4.578      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.111                                                                                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 4.578      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.111                                                                                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 4.578      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.011                                                                                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 4.578      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.000                                                                                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 4.578      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.000                                                                                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 4.578      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[2]                                                                                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 4.578      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.101                                                                                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 4.578      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 4.578      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|init_done                                                                                                                                                                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 4.578      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000010                                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 4.578      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000100000                                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 4.578      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_count[0]                                                                                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 4.578      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_count[1]                                                                                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 4.578      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.001000000                                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 4.578      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000100                                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 4.578      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.010000000                                                                                                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 4.577      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.010000000                                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 4.577      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.000000001                                                                                                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 4.578      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000001                                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 4.578      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 4.578      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_request                                                                                                                                                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 4.578      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|f_pop                                                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 4.577      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[12]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 4.574      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[11]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 4.574      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[15]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 4.575      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[13]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 4.574      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 4.577      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 4.576      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 4.576      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 4.576      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 4.576      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 4.576      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 4.576      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 4.575      ;
; 4.451 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][99]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 4.575      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                    ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------+
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:DCache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~146 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:DCache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~127 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:DCache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~128 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:DCache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~129 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:DCache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~130 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:DCache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~95  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:DCache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~96  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:DCache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~97  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:DCache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~98  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~104 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~110 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~112 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~126 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~141 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~142 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~23  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~24  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~39  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~40  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~45  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~46  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~47  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~48  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~62  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~71  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~72  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~77  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~94  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~126 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~141 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~142 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~23  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~24  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~39  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~40  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~62  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~71  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~72  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~94  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~141 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~142 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~25  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~27  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~29  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~30  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~73  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~75  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~77  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~78  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~94  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~103 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~110 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~111 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~125 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~126 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~127 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~128 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~140 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~141 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~142 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~24  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~25  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~26  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~29  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~31  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~39  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~43  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~44  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~45  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~46  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~47  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~48  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~59  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~61  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~62  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~63  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~64  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~72  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~73  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~74  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~77  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~79  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~94  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RegisterFile:RegisterFile|RegisterFileRegister:\regArr:0:regBlock|reg:reggy|b[15]     ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RegisterFile:RegisterFile|RegisterFileRegister:\regArr:0:regBlock|reg:reggy|b[1]      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RegisterFile:RegisterFile|RegisterFileRegister:\regArr:0:regBlock|reg:reggy|b[3]      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RegisterFile:RegisterFile|RegisterFileRegister:\regArr:0:regBlock|reg:reggy|b[5]      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RegisterFile:RegisterFile|RegisterFileRegister:\regArr:0:regBlock|reg:reggy|b[7]      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RegisterFile:RegisterFile|RegisterFileRegister:\regArr:12:regBlock|reg:reggy|b[13]    ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RegisterFile:RegisterFile|RegisterFileRegister:\regArr:12:regBlock|reg:reggy|b[1]     ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RegisterFile:RegisterFile|RegisterFileRegister:\regArr:12:regBlock|reg:reggy|b[3]     ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RegisterFile:RegisterFile|RegisterFileRegister:\regArr:12:regBlock|reg:reggy|b[5]     ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RegisterFile:RegisterFile|RegisterFileRegister:\regArr:4:regBlock|reg:reggy|b[10]     ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RegisterFile:RegisterFile|RegisterFileRegister:\regArr:4:regBlock|reg:reggy|b[11]     ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RegisterFile:RegisterFile|RegisterFileRegister:\regArr:4:regBlock|reg:reggy|b[12]     ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RegisterFile:RegisterFile|RegisterFileRegister:\regArr:4:regBlock|reg:reggy|b[13]     ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RegisterFile:RegisterFile|RegisterFileRegister:\regArr:4:regBlock|reg:reggy|b[14]     ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RegisterFile:RegisterFile|RegisterFileRegister:\regArr:4:regBlock|reg:reggy|b[15]     ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RegisterFile:RegisterFile|RegisterFileRegister:\regArr:4:regBlock|reg:reggy|b[9]      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RegisterFile:RegisterFile|RegisterFileRegister:\regArr:6:regBlock|reg:reggy|b[0]      ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                      ; Clock Edge ; Target                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 9.756 ; 9.986        ; 0.230          ; Low Pulse Width  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 9.756 ; 9.986        ; 0.230          ; Low Pulse Width  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                                                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                                                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                                                                                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38]                                                                                                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][71]                                                                                                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][98]                                                                                                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][99]                                                                                                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38]                                                                                                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][71]                                                                                                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][98]                                                                                                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][99]                                                                                                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                                                           ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                                                           ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                           ;
; 9.779 ; 10.009       ; 0.230          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                                                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                                                                                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38]                                                                                                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][71]                                                                                                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][98]                                                                                                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][99]                                                                                                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38]                                                                                                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][71]                                                                                                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][98]                                                                                                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][99]                                                                                                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38]                                                                                                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][71]                                                                                                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][98]                                                                                                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][99]                                                                                                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]                                                                                                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][98]                                                                                                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][99]                                                                                                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_master_translator:bridge_0_avalon_master_translator|read_accepted                                                                                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                                                             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                                                                                  ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                                                                                   ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                                                                   ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[2]                                                                                                                                                                                   ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                                                                                   ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                        ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[10]                                                                                                                                                                                    ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                                                                                                    ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                                                                                    ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[21]                                                                                                                                                                                    ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[22]                                                                                                                                                                                    ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[23]                                                                                                                                                                                    ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[24]                                                                                                                                                                                    ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[25]                                                                                                                                                                                    ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[26]                                                                                                                                                                                    ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[27]                                                                                                                                                                                    ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[28]                                                                                                                                                                                    ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[30]                                                                                                                                                                                    ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[31]                                                                                                                                                                                    ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                                                                                                                     ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                                                                                                     ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[8]                                                                                                                                                                                     ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[9]                                                                                                                                                                                     ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                                                                 ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                         ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                 ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                              ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                              ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                        ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]                ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]                ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]                ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]                ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]                ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]                ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                     ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                                                               ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[8]                                                                                                                                                                                                    ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                                                                                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[12]                                                                                                                                                                                                   ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[13]                                                                                                                                                                                                   ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[14]                                                                                                                                                                                                   ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[15]                                                                                                                                                                                                   ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[16]                                                                                                                                                                                                   ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[17]                                                                                                                                                                                                   ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[18]                                                                                                                                                                                                   ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[19]                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; 49.304 ; 49.520       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ;
; 49.305 ; 49.521       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[1]        ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                     ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                              ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                              ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                              ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                              ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                           ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                           ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                           ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                           ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                           ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                               ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                          ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                          ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                          ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                          ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                     ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                     ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                         ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                         ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                         ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                          ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                          ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                          ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                          ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                          ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                          ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]        ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]        ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                         ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------+
; SW[*]               ; CLOCK_50            ; 3.194 ; 4.348 ; Rise       ; CLOCK_50                                                                   ;
;  SW[17]             ; CLOCK_50            ; 3.194 ; 4.348 ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.370 ; 0.916 ; Rise       ; altera_reserved_tck                                                        ;
; altera_reserved_tms ; altera_reserved_tck ; 2.124 ; 2.673 ; Rise       ; altera_reserved_tck                                                        ;
; DRAM_DQ[*]          ; CLOCK_50            ; 0.769 ; 1.320 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 0.719 ; 1.270 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 0.715 ; 1.266 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 0.706 ; 1.257 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 0.729 ; 1.280 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 0.696 ; 1.247 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 0.718 ; 1.269 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 0.728 ; 1.279 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 0.697 ; 1.248 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 0.715 ; 1.266 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 0.725 ; 1.276 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 0.742 ; 1.293 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 0.743 ; 1.294 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 0.722 ; 1.273 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 0.769 ; 1.320 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 0.749 ; 1.300 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 0.745 ; 1.296 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 0.687 ; 1.238 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 0.699 ; 1.250 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 0.702 ; 1.253 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 0.710 ; 1.261 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 0.700 ; 1.251 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 0.729 ; 1.280 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 0.697 ; 1.248 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 0.684 ; 1.235 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 0.685 ; 1.236 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 0.657 ; 1.208 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 0.687 ; 1.238 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 0.687 ; 1.238 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 0.667 ; 1.218 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 0.670 ; 1.221 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 0.697 ; 1.248 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 0.714 ; 1.265 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; SW[*]               ; CLOCK_50            ; -2.044 ; -3.091 ; Rise       ; CLOCK_50                                                                   ;
;  SW[17]             ; CLOCK_50            ; -2.044 ; -3.091 ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.505  ; 1.002  ; Rise       ; altera_reserved_tck                                                        ;
; altera_reserved_tms ; altera_reserved_tck ; 0.644  ; 0.141  ; Rise       ; altera_reserved_tck                                                        ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.335 ; -0.886 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.399 ; -0.950 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.394 ; -0.945 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.384 ; -0.935 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.408 ; -0.959 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.374 ; -0.925 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.396 ; -0.947 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.406 ; -0.957 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.375 ; -0.926 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.394 ; -0.945 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.404 ; -0.955 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.421 ; -0.972 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.423 ; -0.974 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.401 ; -0.952 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.448 ; -0.999 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.429 ; -0.980 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.424 ; -0.975 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.366 ; -0.917 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.378 ; -0.929 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.380 ; -0.931 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.389 ; -0.940 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.379 ; -0.930 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.409 ; -0.960 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.376 ; -0.927 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.363 ; -0.914 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.364 ; -0.915 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.335 ; -0.886 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.365 ; -0.916 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.365 ; -0.916 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.345 ; -0.896 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.348 ; -0.899 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.375 ; -0.926 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.392 ; -0.943 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                 ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; LEDG[*]             ; CLOCK_50            ; 8.110  ; 8.476  ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[0]            ; CLOCK_50            ; 7.178  ; 7.481  ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[1]            ; CLOCK_50            ; 7.407  ; 7.733  ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[2]            ; CLOCK_50            ; 7.093  ; 7.369  ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[3]            ; CLOCK_50            ; 6.112  ; 6.332  ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[4]            ; CLOCK_50            ; 8.110  ; 8.476  ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[5]            ; CLOCK_50            ; 6.590  ; 6.804  ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[6]            ; CLOCK_50            ; 5.715  ; 6.151  ; Rise       ; CLOCK_50                                                                   ;
; LEDR[*]             ; CLOCK_50            ; 13.611 ; 14.102 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[0]            ; CLOCK_50            ; 10.668 ; 10.994 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[1]            ; CLOCK_50            ; 13.313 ; 13.906 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[2]            ; CLOCK_50            ; 10.885 ; 11.199 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[3]            ; CLOCK_50            ; 11.231 ; 11.551 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[4]            ; CLOCK_50            ; 11.400 ; 11.789 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[5]            ; CLOCK_50            ; 10.562 ; 10.890 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[6]            ; CLOCK_50            ; 10.397 ; 10.777 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[7]            ; CLOCK_50            ; 13.611 ; 14.102 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[8]            ; CLOCK_50            ; 10.409 ; 10.747 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[9]            ; CLOCK_50            ; 11.638 ; 12.146 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[10]           ; CLOCK_50            ; 9.089  ; 9.317  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[11]           ; CLOCK_50            ; 11.286 ; 11.783 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[12]           ; CLOCK_50            ; 9.596  ; 9.913  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[13]           ; CLOCK_50            ; 10.982 ; 11.318 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[14]           ; CLOCK_50            ; 11.775 ; 12.395 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[15]           ; CLOCK_50            ; 12.561 ; 13.082 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[16]           ; CLOCK_50            ; 4.596  ; 4.888  ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.528  ; 6.971  ; Fall       ; altera_reserved_tck                                                        ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.776  ; 1.704  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.749  ; 1.677  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.691  ; 1.619  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.603  ; 1.552  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.776  ; 1.704  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.701  ; 1.629  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.716  ; 1.644  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.641  ; 1.590  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.666  ; 1.615  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.721  ; 1.649  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.715  ; 1.643  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.676  ; 1.625  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.740  ; 1.668  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.613  ; 1.562  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.613  ; 1.562  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.708  ; 1.636  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.768  ; 1.696  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.803  ; 1.731  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.725  ; 1.653  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.770  ; 1.698  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.780  ; 1.708  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.776  ; 1.704  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.770  ; 1.698  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.788  ; 1.716  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.798  ; 1.726  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.789  ; 1.717  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.750  ; 1.678  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.760  ; 1.688  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.803  ; 1.731  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.721  ; 1.649  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.783  ; 1.711  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.796  ; 1.724  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.675  ; 1.624  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.780  ; 1.708  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.738  ; 1.666  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.726  ; 1.654  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.764  ; 1.692  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.755  ; 1.683  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.745  ; 1.673  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.715  ; 1.643  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.748  ; 1.676  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.721  ; 1.649  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.720  ; 1.648  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.749  ; 1.677  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.779  ; 1.707  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.779  ; 1.707  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.759  ; 1.687  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.756  ; 1.684  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.789  ; 1.717  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.792  ; 1.720  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.782  ; 1.710  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.782  ; 1.710  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.718  ; 1.646  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.746  ; 1.674  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.656  ; 1.605  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.726  ; 1.654  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.703  ; 1.631  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.647 ;        ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.700 ; Fall       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; LEDG[*]             ; CLOCK_50            ; 5.030  ; 5.252  ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[0]            ; CLOCK_50            ; 5.030  ; 5.252  ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[1]            ; CLOCK_50            ; 5.344  ; 5.741  ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[2]            ; CLOCK_50            ; 5.470  ; 5.737  ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[3]            ; CLOCK_50            ; 5.710  ; 5.937  ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[4]            ; CLOCK_50            ; 6.773  ; 7.191  ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[5]            ; CLOCK_50            ; 5.305  ; 5.604  ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[6]            ; CLOCK_50            ; 5.511  ; 5.930  ; Rise       ; CLOCK_50                                                                   ;
; LEDR[*]             ; CLOCK_50            ; 4.435  ; 4.716  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[0]            ; CLOCK_50            ; 5.845  ; 6.168  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[1]            ; CLOCK_50            ; 6.858  ; 7.324  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[2]            ; CLOCK_50            ; 5.723  ; 6.066  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[3]            ; CLOCK_50            ; 5.744  ; 6.086  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[4]            ; CLOCK_50            ; 6.063  ; 6.456  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[5]            ; CLOCK_50            ; 5.611  ; 5.982  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[6]            ; CLOCK_50            ; 5.574  ; 5.903  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[7]            ; CLOCK_50            ; 7.396  ; 7.862  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[8]            ; CLOCK_50            ; 5.367  ; 5.705  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[9]            ; CLOCK_50            ; 7.389  ; 7.859  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[10]           ; CLOCK_50            ; 4.899  ; 5.142  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[11]           ; CLOCK_50            ; 6.653  ; 7.110  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[12]           ; CLOCK_50            ; 5.458  ; 5.773  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[13]           ; CLOCK_50            ; 5.797  ; 6.174  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[14]           ; CLOCK_50            ; 7.216  ; 7.746  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[15]           ; CLOCK_50            ; 7.422  ; 7.918  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[16]           ; CLOCK_50            ; 4.435  ; 4.716  ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.342  ; 5.785  ; Fall       ; altera_reserved_tck                                                        ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.349  ; 1.299  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.492  ; 1.421  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.436  ; 1.365  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.349  ; 1.299  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.519  ; 1.448  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.446  ; 1.375  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.460  ; 1.389  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.385  ; 1.335  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.410  ; 1.360  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.465  ; 1.394  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.460  ; 1.389  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.419  ; 1.369  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.484  ; 1.413  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.359  ; 1.309  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.359  ; 1.309  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.453  ; 1.382  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.511  ; 1.440  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.420  ; 1.370  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.470  ; 1.399  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.514  ; 1.443  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.523  ; 1.452  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.520  ; 1.449  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.513  ; 1.442  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.531  ; 1.460  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.541  ; 1.470  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.532  ; 1.461  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.494  ; 1.423  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.504  ; 1.433  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.547  ; 1.476  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.466  ; 1.395  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.527  ; 1.456  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.540  ; 1.469  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.420  ; 1.370  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.524  ; 1.453  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.482  ; 1.411  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.470  ; 1.399  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.507  ; 1.436  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.499  ; 1.428  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.489  ; 1.418  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.460  ; 1.389  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.492  ; 1.421  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.465  ; 1.394  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.464  ; 1.393  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.492  ; 1.421  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.522  ; 1.451  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.522  ; 1.451  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.502  ; 1.431  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.499  ; 1.428  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.532  ; 1.461  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.535  ; 1.464  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.399  ; 1.349  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.525  ; 1.454  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.463  ; 1.392  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.490  ; 1.419  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.399  ; 1.349  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.470  ; 1.399  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.449  ; 1.378  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.887 ;        ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.941 ; Fall       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; LEDR[0]     ; 8.420  ; 8.812  ; 9.420  ; 9.781  ;
; SW[0]      ; LEDR[1]     ; 9.394  ; 9.987  ; 10.371 ; 10.910 ;
; SW[0]      ; LEDR[2]     ; 9.068  ; 9.382  ; 10.197 ; 10.511 ;
; SW[0]      ; LEDR[3]     ; 8.948  ; 9.268  ; 10.016 ; 10.336 ;
; SW[0]      ; LEDR[4]     ; 9.815  ; 10.204 ; 10.761 ; 11.150 ;
; SW[0]      ; LEDR[5]     ; 8.238  ; 8.566  ; 9.364  ; 9.673  ;
; SW[0]      ; LEDR[6]     ; 8.665  ; 9.045  ; 9.748  ; 10.128 ;
; SW[0]      ; LEDR[7]     ; 10.805 ; 11.296 ; 11.921 ; 12.412 ;
; SW[0]      ; LEDR[8]     ; 8.635  ; 9.002  ; 9.752  ; 10.125 ;
; SW[0]      ; LEDR[9]     ; 10.393 ; 10.901 ; 11.464 ; 11.979 ;
; SW[0]      ; LEDR[10]    ; 7.661  ; 7.889  ; 8.753  ; 8.981  ;
; SW[0]      ; LEDR[11]    ; 9.921  ; 10.418 ; 11.029 ; 11.526 ;
; SW[0]      ; LEDR[12]    ; 8.529  ; 8.846  ; 9.654  ; 9.971  ;
; SW[0]      ; LEDR[13]    ; 8.554  ; 8.890  ; 9.669  ; 9.994  ;
; SW[0]      ; LEDR[14]    ; 10.755 ; 11.375 ; 11.863 ; 12.483 ;
; SW[0]      ; LEDR[15]    ; 10.480 ; 10.994 ; 11.567 ; 12.088 ;
; SW[1]      ; LEDR[0]     ; 8.222  ; 8.614  ; 9.204  ; 9.596  ;
; SW[1]      ; LEDR[1]     ; 10.446 ; 11.039 ; 11.483 ; 12.083 ;
; SW[1]      ; LEDR[2]     ; 9.910  ; 10.224 ; 11.143 ; 11.457 ;
; SW[1]      ; LEDR[3]     ; 9.800  ; 10.120 ; 10.970 ; 11.290 ;
; SW[1]      ; LEDR[4]     ; 10.030 ; 10.419 ; 11.209 ; 11.598 ;
; SW[1]      ; LEDR[5]     ; 9.090  ; 9.418  ; 10.318 ; 10.627 ;
; SW[1]      ; LEDR[6]     ; 9.517  ; 9.897  ; 10.702 ; 11.082 ;
; SW[1]      ; LEDR[7]     ; 11.647 ; 12.138 ; 12.867 ; 13.358 ;
; SW[1]      ; LEDR[8]     ; 9.477  ; 9.844  ; 10.698 ; 11.071 ;
; SW[1]      ; LEDR[9]     ; 11.235 ; 11.743 ; 12.410 ; 12.925 ;
; SW[1]      ; LEDR[10]    ; 8.513  ; 8.741  ; 9.707  ; 9.935  ;
; SW[1]      ; LEDR[11]    ; 10.763 ; 11.260 ; 11.975 ; 12.472 ;
; SW[1]      ; LEDR[12]    ; 9.381  ; 9.698  ; 10.608 ; 10.925 ;
; SW[1]      ; LEDR[13]    ; 9.406  ; 9.742  ; 10.623 ; 10.948 ;
; SW[1]      ; LEDR[14]    ; 11.597 ; 12.217 ; 12.809 ; 13.429 ;
; SW[1]      ; LEDR[15]    ; 11.322 ; 11.836 ; 12.513 ; 13.034 ;
; SW[2]      ; LEDR[0]     ; 7.260  ; 7.530  ; 8.351  ; 8.583  ;
; SW[2]      ; LEDR[1]     ; 8.370  ; 8.816  ; 9.324  ; 9.816  ;
; SW[2]      ; LEDR[2]     ; 9.664  ; 9.978  ; 10.965 ; 11.279 ;
; SW[2]      ; LEDR[3]     ; 9.733  ; 10.053 ; 10.931 ; 11.251 ;
; SW[2]      ; LEDR[4]     ; 9.963  ; 10.352 ; 11.170 ; 11.559 ;
; SW[2]      ; LEDR[5]     ; 9.023  ; 9.351  ; 10.279 ; 10.588 ;
; SW[2]      ; LEDR[6]     ; 9.450  ; 9.830  ; 10.663 ; 11.043 ;
; SW[2]      ; LEDR[7]     ; 11.447 ; 11.938 ; 12.689 ; 13.180 ;
; SW[2]      ; LEDR[8]     ; 9.278  ; 9.645  ; 10.520 ; 10.887 ;
; SW[2]      ; LEDR[9]     ; 11.117 ; 11.625 ; 12.324 ; 12.838 ;
; SW[2]      ; LEDR[10]    ; 8.446  ; 8.674  ; 9.668  ; 9.896  ;
; SW[2]      ; LEDR[11]    ; 10.664 ; 11.161 ; 11.921 ; 12.418 ;
; SW[2]      ; LEDR[12]    ; 9.314  ; 9.631  ; 10.569 ; 10.886 ;
; SW[2]      ; LEDR[13]    ; 9.339  ; 9.675  ; 10.584 ; 10.909 ;
; SW[2]      ; LEDR[14]    ; 11.491 ; 12.111 ; 12.748 ; 13.368 ;
; SW[2]      ; LEDR[15]    ; 10.897 ; 11.411 ; 12.080 ; 12.600 ;
; SW[3]      ; LEDR[0]     ; 7.110  ; 7.371  ; 8.100  ; 8.359  ;
; SW[3]      ; LEDR[1]     ; 9.499  ; 10.072 ; 10.491 ; 11.058 ;
; SW[3]      ; LEDR[2]     ; 9.410  ; 9.724  ; 10.530 ; 10.844 ;
; SW[3]      ; LEDR[3]     ; 9.376  ; 9.696  ; 10.241 ; 10.561 ;
; SW[3]      ; LEDR[4]     ; 9.615  ; 10.004 ; 10.471 ; 10.860 ;
; SW[3]      ; LEDR[5]     ; 8.724  ; 9.033  ; 9.531  ; 9.859  ;
; SW[3]      ; LEDR[6]     ; 9.108  ; 9.488  ; 9.958  ; 10.338 ;
; SW[3]      ; LEDR[7]     ; 11.134 ; 11.625 ; 12.254 ; 12.745 ;
; SW[3]      ; LEDR[8]     ; 8.965  ; 9.332  ; 10.085 ; 10.458 ;
; SW[3]      ; LEDR[9]     ; 10.769 ; 11.283 ; 11.797 ; 12.312 ;
; SW[3]      ; LEDR[10]    ; 8.113  ; 8.341  ; 8.954  ; 9.182  ;
; SW[3]      ; LEDR[11]    ; 10.366 ; 10.863 ; 11.362 ; 11.859 ;
; SW[3]      ; LEDR[12]    ; 9.014  ; 9.331  ; 9.910  ; 10.227 ;
; SW[3]      ; LEDR[13]    ; 9.029  ; 9.354  ; 9.847  ; 10.183 ;
; SW[3]      ; LEDR[14]    ; 11.193 ; 11.813 ; 12.196 ; 12.816 ;
; SW[3]      ; LEDR[15]    ; 10.789 ; 11.303 ; 11.900 ; 12.421 ;
; SW[12]     ; LEDG[0]     ; 7.183  ; 7.486  ; 8.177  ; 8.461  ;
; SW[12]     ; LEDG[1]     ; 7.312  ; 7.900  ; 8.557  ; 8.666  ;
; SW[12]     ; LEDG[2]     ; 7.110  ; 7.379  ; 8.127  ; 8.396  ;
; SW[12]     ; LEDG[3]     ; 6.941  ; 7.481  ; 8.192  ; 8.242  ;
; SW[12]     ; LEDG[4]     ; 8.650  ; 8.922  ; 9.474  ; 10.137 ;
; SW[12]     ; LEDG[5]     ; 7.151  ; 7.403  ; 8.149  ; 8.394  ;
; SW[12]     ; LEDG[6]     ; 7.206  ; 7.535  ; 8.217  ; 8.538  ;
; SW[12]     ; LEDG[7]     ; 6.684  ;        ;        ; 7.942  ;
; SW[13]     ; LEDG[0]     ; 7.049  ; 7.352  ; 8.059  ; 8.362  ;
; SW[13]     ; LEDG[1]     ; 7.650  ; 8.071  ; 8.729  ; 9.017  ;
; SW[13]     ; LEDG[2]     ; 7.143  ; 7.412  ; 8.172  ; 8.441  ;
; SW[13]     ; LEDG[3]     ; 7.260  ; 7.742  ; 8.431  ; 8.576  ;
; SW[13]     ; LEDG[4]     ; 8.683  ; 9.318  ; 9.835  ; 10.188 ;
; SW[13]     ; LEDG[5]     ; 7.651  ; 7.975  ; 8.710  ; 8.961  ;
; SW[13]     ; LEDG[6]     ; 7.226  ; 7.599  ; 8.287  ; 8.577  ;
; SW[13]     ; LEDG[7]     ;        ; 6.821  ; 7.595  ;        ;
+------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+------------+-------------+-------+-------+--------+--------+
; Input Port ; Output Port ; RR    ; RF    ; FR     ; FF     ;
+------------+-------------+-------+-------+--------+--------+
; SW[0]      ; LEDR[0]     ; 7.412 ; 6.823 ; 7.480  ; 8.708  ;
; SW[0]      ; LEDR[1]     ; 8.875 ; 9.380 ; 9.772  ; 10.348 ;
; SW[0]      ; LEDR[2]     ; 7.388 ; 7.671 ; 8.343  ; 8.626  ;
; SW[0]      ; LEDR[3]     ; 7.865 ; 8.282 ; 8.872  ; 9.253  ;
; SW[0]      ; LEDR[4]     ; 7.728 ; 8.127 ; 8.740  ; 9.095  ;
; SW[0]      ; LEDR[5]     ; 7.301 ; 7.598 ; 8.301  ; 8.598  ;
; SW[0]      ; LEDR[6]     ; 7.121 ; 7.446 ; 8.094  ; 8.419  ;
; SW[0]      ; LEDR[7]     ; 9.034 ; 9.496 ; 10.026 ; 10.481 ;
; SW[0]      ; LEDR[8]     ; 7.026 ; 7.360 ; 8.019  ; 8.346  ;
; SW[0]      ; LEDR[9]     ; 9.213 ; 9.685 ; 10.199 ; 10.671 ;
; SW[0]      ; LEDR[10]    ; 6.448 ; 6.687 ; 7.414  ; 7.653  ;
; SW[0]      ; LEDR[11]    ; 8.512 ; 9.008 ; 9.483  ; 9.979  ;
; SW[0]      ; LEDR[12]    ; 7.524 ; 7.841 ; 8.538  ; 8.855  ;
; SW[0]      ; LEDR[13]    ; 7.544 ; 7.917 ; 8.554  ; 8.927  ;
; SW[0]      ; LEDR[14]    ; 8.890 ; 9.426 ; 9.866  ; 10.402 ;
; SW[0]      ; LEDR[15]    ; 8.968 ; 9.460 ; 9.950  ; 10.435 ;
; SW[1]      ; LEDR[0]     ; 7.380 ; 7.627 ; 8.350  ; 8.679  ;
; SW[1]      ; LEDR[1]     ; 8.406 ; 8.904 ; 9.423  ; 9.834  ;
; SW[1]      ; LEDR[2]     ; 7.242 ; 7.581 ; 8.220  ; 8.552  ;
; SW[1]      ; LEDR[3]     ; 7.183 ; 8.023 ; 8.593  ; 8.491  ;
; SW[1]      ; LEDR[4]     ; 7.473 ; 7.862 ; 8.451  ; 8.833  ;
; SW[1]      ; LEDR[5]     ; 7.018 ; 7.395 ; 8.004  ; 8.344  ;
; SW[1]      ; LEDR[6]     ; 7.056 ; 7.381 ; 8.012  ; 8.337  ;
; SW[1]      ; LEDR[7]     ; 8.820 ; 9.269 ; 9.765  ; 10.237 ;
; SW[1]      ; LEDR[8]     ; 6.788 ; 7.109 ; 7.733  ; 8.077  ;
; SW[1]      ; LEDR[9]     ; 8.794 ; 9.260 ; 9.758  ; 10.217 ;
; SW[1]      ; LEDR[10]    ; 6.294 ; 6.517 ; 7.245  ; 7.494  ;
; SW[1]      ; LEDR[11]    ; 8.124 ; 8.612 ; 9.137  ; 9.546  ;
; SW[1]      ; LEDR[12]    ; 6.842 ; 7.153 ; 7.818  ; 8.122  ;
; SW[1]      ; LEDR[13]    ; 7.216 ; 7.573 ; 8.170  ; 8.553  ;
; SW[1]      ; LEDR[14]    ; 8.677 ; 9.295 ; 9.758  ; 10.180 ;
; SW[1]      ; LEDR[15]    ; 8.825 ; 9.317 ; 9.772  ; 10.264 ;
; SW[2]      ; LEDR[0]     ; 6.989 ; 7.254 ; 8.067  ; 8.275  ;
; SW[2]      ; LEDR[1]     ; 8.031 ; 8.487 ; 8.998  ; 9.451  ;
; SW[2]      ; LEDR[2]     ; 7.201 ; 7.714 ; 8.288  ; 8.533  ;
; SW[2]      ; LEDR[3]     ; 7.107 ; 7.435 ; 8.052  ; 8.404  ;
; SW[2]      ; LEDR[4]     ; 7.396 ; 7.928 ; 8.455  ; 8.752  ;
; SW[2]      ; LEDR[5]     ; 7.083 ; 7.452 ; 8.028  ; 8.421  ;
; SW[2]      ; LEDR[6]     ; 7.489 ; 8.056 ; 8.575  ; 8.856  ;
; SW[2]      ; LEDR[7]     ; 9.160 ; 9.686 ; 10.124 ; 10.628 ;
; SW[2]      ; LEDR[8]     ; 7.147 ; 7.532 ; 8.092  ; 8.501  ;
; SW[2]      ; LEDR[9]     ; 9.111 ; 9.633 ; 10.056 ; 10.602 ;
; SW[2]      ; LEDR[10]    ; 6.647 ; 6.942 ; 7.598  ; 7.888  ;
; SW[2]      ; LEDR[11]    ; 8.417 ; 8.915 ; 9.362  ; 9.884  ;
; SW[2]      ; LEDR[12]    ; 7.270 ; 7.844 ; 8.418  ; 8.601  ;
; SW[2]      ; LEDR[13]    ; 7.400 ; 7.778 ; 8.345  ; 8.747  ;
; SW[2]      ; LEDR[14]    ; 8.453 ; 9.124 ; 9.546  ; 9.926  ;
; SW[2]      ; LEDR[15]    ; 9.128 ; 9.650 ; 10.073 ; 10.619 ;
; SW[3]      ; LEDR[0]     ; 6.850 ; 6.901 ; 7.628  ; 8.074  ;
; SW[3]      ; LEDR[1]     ; 9.142 ; 8.665 ; 9.180  ; 10.664 ;
; SW[3]      ; LEDR[2]     ; 7.455 ; 7.704 ; 8.281  ; 8.802  ;
; SW[3]      ; LEDR[3]     ; 7.219 ; 7.556 ; 8.167  ; 8.523  ;
; SW[3]      ; LEDR[4]     ; 7.622 ; 7.923 ; 8.476  ; 9.016  ;
; SW[3]      ; LEDR[5]     ; 7.120 ; 7.421 ; 8.143  ; 8.443  ;
; SW[3]      ; LEDR[6]     ; 7.742 ; 8.027 ; 8.569  ; 9.144  ;
; SW[3]      ; LEDR[7]     ; 9.291 ; 9.799 ; 10.239 ; 10.774 ;
; SW[3]      ; LEDR[8]     ; 7.259 ; 7.653 ; 8.207  ; 8.620  ;
; SW[3]      ; LEDR[9]     ; 9.223 ; 9.754 ; 10.171 ; 10.721 ;
; SW[3]      ; LEDR[10]    ; 6.765 ; 7.059 ; 7.713  ; 8.030  ;
; SW[3]      ; LEDR[11]    ; 8.529 ; 9.036 ; 9.477  ; 10.003 ;
; SW[3]      ; LEDR[12]    ; 7.585 ; 7.772 ; 8.350  ; 8.932  ;
; SW[3]      ; LEDR[13]    ; 7.512 ; 7.868 ; 8.460  ; 8.866  ;
; SW[3]      ; LEDR[14]    ; 8.713 ; 9.097 ; 9.533  ; 10.212 ;
; SW[3]      ; LEDR[15]    ; 9.240 ; 9.771 ; 10.188 ; 10.738 ;
; SW[12]     ; LEDG[0]     ; 6.453 ; 6.729 ; 7.435  ; 7.704  ;
; SW[12]     ; LEDG[1]     ; 7.040 ; 7.570 ; 8.218  ; 8.365  ;
; SW[12]     ; LEDG[2]     ; 6.792 ; 7.059 ; 7.800  ; 8.060  ;
; SW[12]     ; LEDG[3]     ; 6.689 ; 7.172 ; 7.873  ; 7.960  ;
; SW[12]     ; LEDG[4]     ; 8.291 ; 8.588 ; 9.141  ; 9.747  ;
; SW[12]     ; LEDG[5]     ; 6.889 ; 7.132 ; 7.871  ; 8.107  ;
; SW[12]     ; LEDG[6]     ; 6.921 ; 7.252 ; 7.934  ; 8.222  ;
; SW[12]     ; LEDG[7]     ; 6.435 ;       ;        ; 7.656  ;
; SW[13]     ; LEDG[0]     ; 6.769 ; 7.041 ; 7.770  ; 8.042  ;
; SW[13]     ; LEDG[1]     ; 7.367 ; 7.257 ; 7.940  ; 8.702  ;
; SW[13]     ; LEDG[2]     ; 6.779 ; 7.030 ; 7.771  ; 8.048  ;
; SW[13]     ; LEDG[3]     ; 6.997 ; 6.853 ; 7.589  ; 8.284  ;
; SW[13]     ; LEDG[4]     ; 8.330 ; 8.786 ; 9.346  ; 9.798  ;
; SW[13]     ; LEDG[5]     ; 7.364 ; 7.287 ; 8.057  ; 8.632  ;
; SW[13]     ; LEDG[6]     ; 6.960 ; 7.296 ; 7.985  ; 8.279  ;
; SW[13]     ; LEDG[7]     ;       ; 6.573 ; 7.339  ;        ;
+------------+-------------+-------+-------+--------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                 ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.588 ; 1.523 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.668 ; 1.575 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.693 ; 1.600 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.703 ; 1.610 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.689 ; 1.596 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.703 ; 1.610 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.701 ; 1.608 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.701 ; 1.608 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.712 ; 1.619 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.683 ; 1.590 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.683 ; 1.590 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.696 ; 1.603 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.654 ; 1.561 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.696 ; 1.603 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.679 ; 1.586 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.588 ; 1.523 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.683 ; 1.590 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.691 ; 1.598 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.679 ; 1.586 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.697 ; 1.604 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.688 ; 1.595 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.688 ; 1.595 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.658 ; 1.565 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.691 ; 1.598 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.684 ; 1.591 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.683 ; 1.590 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.712 ; 1.619 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.712 ; 1.619 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.712 ; 1.619 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.712 ; 1.619 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.709 ; 1.616 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.712 ; 1.619 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.705 ; 1.612 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                         ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.334 ; 1.269 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.414 ; 1.321 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.438 ; 1.345 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.447 ; 1.354 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.434 ; 1.341 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.447 ; 1.354 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.445 ; 1.352 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.445 ; 1.352 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.456 ; 1.363 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.428 ; 1.335 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.428 ; 1.335 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.441 ; 1.348 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.400 ; 1.307 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.441 ; 1.348 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.424 ; 1.331 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.334 ; 1.269 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.428 ; 1.335 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.436 ; 1.343 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.424 ; 1.331 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.441 ; 1.348 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.433 ; 1.340 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.433 ; 1.340 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.404 ; 1.311 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.436 ; 1.343 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.429 ; 1.336 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.428 ; 1.335 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.456 ; 1.363 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.456 ; 1.363 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.456 ; 1.363 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.456 ; 1.363 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.453 ; 1.360 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.456 ; 1.363 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.449 ; 1.356 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                        ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.555     ; 1.620     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.607     ; 1.700     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.632     ; 1.725     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.642     ; 1.735     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.628     ; 1.721     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.642     ; 1.735     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.640     ; 1.733     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.640     ; 1.733     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.651     ; 1.744     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.622     ; 1.715     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.622     ; 1.715     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.635     ; 1.728     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.593     ; 1.686     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.635     ; 1.728     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.618     ; 1.711     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.555     ; 1.620     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.622     ; 1.715     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.630     ; 1.723     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.618     ; 1.711     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.636     ; 1.729     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.627     ; 1.720     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.627     ; 1.720     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.597     ; 1.690     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.630     ; 1.723     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.623     ; 1.716     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.622     ; 1.715     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.651     ; 1.744     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.651     ; 1.744     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.651     ; 1.744     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.651     ; 1.744     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.648     ; 1.741     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.651     ; 1.744     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.644     ; 1.737     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.300     ; 1.365     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.352     ; 1.445     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.376     ; 1.469     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.385     ; 1.478     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.372     ; 1.465     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.385     ; 1.478     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.383     ; 1.476     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.383     ; 1.476     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.394     ; 1.487     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.366     ; 1.459     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.366     ; 1.459     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.379     ; 1.472     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.338     ; 1.431     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.379     ; 1.472     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.362     ; 1.455     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.300     ; 1.365     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.366     ; 1.459     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.374     ; 1.467     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.362     ; 1.455     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.379     ; 1.472     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.371     ; 1.464     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.371     ; 1.464     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.342     ; 1.435     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.374     ; 1.467     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.367     ; 1.460     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.366     ; 1.459     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.394     ; 1.487     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.394     ; 1.487     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.394     ; 1.487     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.394     ; 1.487     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.391     ; 1.484     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.394     ; 1.487     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.387     ; 1.480     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                     ;
+-----------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                       ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                            ; 3.038  ; 0.180 ; 9.731    ; 0.493   ; 9.265               ;
;  CLOCK2_50                                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                                                   ; 3.467  ; 0.201 ; N/A      ; N/A     ; 9.265               ;
;  altera_reserved_tck                                                        ; 47.373 ; 0.180 ; 47.782   ; 0.493   ; 49.304              ;
;  bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 3.038  ; 0.180 ; 9.731    ; 4.450   ; 9.708               ;
; Design-wide TNS                                                             ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                                                   ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                                        ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                         ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------+
; SW[*]               ; CLOCK_50            ; 6.685 ; 7.241 ; Rise       ; CLOCK_50                                                                   ;
;  SW[17]             ; CLOCK_50            ; 6.685 ; 7.241 ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.782 ; 2.004 ; Rise       ; altera_reserved_tck                                                        ;
; altera_reserved_tms ; altera_reserved_tck ; 5.988 ; 6.093 ; Rise       ; altera_reserved_tck                                                        ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.426 ; 1.605 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.378 ; 1.557 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.374 ; 1.553 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.363 ; 1.542 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.389 ; 1.568 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.353 ; 1.532 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.377 ; 1.556 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.387 ; 1.566 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.357 ; 1.536 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.371 ; 1.550 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.381 ; 1.560 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.400 ; 1.579 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.400 ; 1.579 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.380 ; 1.559 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.426 ; 1.605 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.408 ; 1.587 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.401 ; 1.580 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.350 ; 1.529 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.361 ; 1.540 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.366 ; 1.545 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.373 ; 1.552 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.363 ; 1.542 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.392 ; 1.571 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.360 ; 1.539 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.346 ; 1.525 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.341 ; 1.520 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.316 ; 1.495 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.346 ; 1.525 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.346 ; 1.525 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.327 ; 1.506 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.328 ; 1.507 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.357 ; 1.536 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.371 ; 1.550 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; SW[*]               ; CLOCK_50            ; -2.044 ; -3.091 ; Rise       ; CLOCK_50                                                                   ;
;  SW[17]             ; CLOCK_50            ; -2.044 ; -3.091 ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.292  ; 2.159  ; Rise       ; altera_reserved_tck                                                        ;
; altera_reserved_tms ; altera_reserved_tck ; 0.644  ; 0.141  ; Rise       ; altera_reserved_tck                                                        ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.335 ; -0.736 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.399 ; -0.802 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.394 ; -0.795 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.384 ; -0.786 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.408 ; -0.809 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.374 ; -0.776 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.396 ; -0.799 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.406 ; -0.809 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.375 ; -0.777 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.394 ; -0.794 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.404 ; -0.804 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.421 ; -0.822 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.423 ; -0.825 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.401 ; -0.802 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.448 ; -0.849 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.429 ; -0.832 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.424 ; -0.824 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.366 ; -0.772 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.378 ; -0.782 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.380 ; -0.786 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.389 ; -0.795 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.379 ; -0.785 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.409 ; -0.815 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.376 ; -0.782 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.363 ; -0.769 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.364 ; -0.764 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.335 ; -0.736 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.365 ; -0.766 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.365 ; -0.766 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.345 ; -0.747 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.348 ; -0.749 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.375 ; -0.777 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.392 ; -0.793 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                 ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; LEDG[*]             ; CLOCK_50            ; 15.945 ; 15.896 ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[0]            ; CLOCK_50            ; 14.317 ; 14.486 ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[1]            ; CLOCK_50            ; 14.753 ; 14.843 ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[2]            ; CLOCK_50            ; 14.113 ; 14.135 ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[3]            ; CLOCK_50            ; 11.969 ; 12.150 ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[4]            ; CLOCK_50            ; 15.945 ; 15.896 ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[5]            ; CLOCK_50            ; 13.098 ; 12.876 ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[6]            ; CLOCK_50            ; 11.322 ; 11.329 ; Rise       ; CLOCK_50                                                                   ;
; LEDR[*]             ; CLOCK_50            ; 27.069 ; 26.505 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[0]            ; CLOCK_50            ; 21.053 ; 20.973 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[1]            ; CLOCK_50            ; 26.199 ; 26.054 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[2]            ; CLOCK_50            ; 21.301 ; 21.345 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[3]            ; CLOCK_50            ; 22.083 ; 22.156 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[4]            ; CLOCK_50            ; 22.169 ; 22.308 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[5]            ; CLOCK_50            ; 20.738 ; 20.904 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[6]            ; CLOCK_50            ; 20.311 ; 20.486 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[7]            ; CLOCK_50            ; 27.069 ; 26.505 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[8]            ; CLOCK_50            ; 20.373 ; 20.510 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[9]            ; CLOCK_50            ; 22.516 ; 22.604 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[10]           ; CLOCK_50            ; 17.852 ; 17.897 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[11]           ; CLOCK_50            ; 22.175 ; 22.110 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[12]           ; CLOCK_50            ; 18.817 ; 18.882 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[13]           ; CLOCK_50            ; 21.753 ; 21.794 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[14]           ; CLOCK_50            ; 23.617 ; 23.559 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[15]           ; CLOCK_50            ; 24.482 ; 24.586 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[16]           ; CLOCK_50            ; 8.979  ; 9.079  ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.178 ; 12.643 ; Fall       ; altera_reserved_tck                                                        ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.267  ; 3.169  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.244  ; 3.146  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.189  ; 3.091  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.036  ; 2.944  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.267  ; 3.169  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.199  ; 3.101  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.214  ; 3.116  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.072  ; 2.980  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.097  ; 3.005  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.217  ; 3.119  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.212  ; 3.114  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.109  ; 3.017  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.240  ; 3.142  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.046  ; 2.954  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.046  ; 2.954  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.205  ; 3.107  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.264  ; 3.166  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.302  ; 3.204  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.222  ; 3.124  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.267  ; 3.169  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.278  ; 3.180  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.272  ; 3.174  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.268  ; 3.170  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.285  ; 3.187  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.295  ; 3.197  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.284  ; 3.186  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.250  ; 3.152  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.260  ; 3.162  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.302  ; 3.204  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.219  ; 3.121  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.282  ; 3.184  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.294  ; 3.196  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.107  ; 3.015  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.280  ; 3.182  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.231  ; 3.133  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.220  ; 3.122  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.255  ; 3.157  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.247  ; 3.149  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.237  ; 3.139  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.208  ; 3.110  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.241  ; 3.143  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.214  ; 3.116  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.220  ; 3.122  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.246  ; 3.148  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.276  ; 3.178  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.276  ; 3.178  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.254  ; 3.156  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.254  ; 3.156  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.284  ; 3.186  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.291  ; 3.193  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.281  ; 3.183  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.281  ; 3.183  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.215  ; 3.117  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.240  ; 3.142  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.082  ; 2.990  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.222  ; 3.124  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.201  ; 3.103  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.277 ;        ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.352 ; Fall       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; LEDG[*]             ; CLOCK_50            ; 5.030  ; 5.252  ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[0]            ; CLOCK_50            ; 5.030  ; 5.252  ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[1]            ; CLOCK_50            ; 5.344  ; 5.741  ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[2]            ; CLOCK_50            ; 5.470  ; 5.737  ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[3]            ; CLOCK_50            ; 5.710  ; 5.937  ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[4]            ; CLOCK_50            ; 6.773  ; 7.191  ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[5]            ; CLOCK_50            ; 5.305  ; 5.604  ; Rise       ; CLOCK_50                                                                   ;
;  LEDG[6]            ; CLOCK_50            ; 5.511  ; 5.930  ; Rise       ; CLOCK_50                                                                   ;
; LEDR[*]             ; CLOCK_50            ; 4.435  ; 4.716  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[0]            ; CLOCK_50            ; 5.845  ; 6.168  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[1]            ; CLOCK_50            ; 6.858  ; 7.324  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[2]            ; CLOCK_50            ; 5.723  ; 6.066  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[3]            ; CLOCK_50            ; 5.744  ; 6.086  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[4]            ; CLOCK_50            ; 6.063  ; 6.456  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[5]            ; CLOCK_50            ; 5.611  ; 5.982  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[6]            ; CLOCK_50            ; 5.574  ; 5.903  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[7]            ; CLOCK_50            ; 7.396  ; 7.862  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[8]            ; CLOCK_50            ; 5.367  ; 5.705  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[9]            ; CLOCK_50            ; 7.389  ; 7.859  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[10]           ; CLOCK_50            ; 4.899  ; 5.142  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[11]           ; CLOCK_50            ; 6.653  ; 7.110  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[12]           ; CLOCK_50            ; 5.458  ; 5.773  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[13]           ; CLOCK_50            ; 5.797  ; 6.174  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[14]           ; CLOCK_50            ; 7.216  ; 7.746  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[15]           ; CLOCK_50            ; 7.422  ; 7.918  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[16]           ; CLOCK_50            ; 4.435  ; 4.716  ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.342  ; 5.785  ; Fall       ; altera_reserved_tck                                                        ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.349  ; 1.299  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.492  ; 1.421  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.436  ; 1.365  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.349  ; 1.299  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.519  ; 1.448  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.446  ; 1.375  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.460  ; 1.389  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.385  ; 1.335  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.410  ; 1.360  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.465  ; 1.394  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.460  ; 1.389  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.419  ; 1.369  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.484  ; 1.413  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.359  ; 1.309  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.359  ; 1.309  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.453  ; 1.382  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.511  ; 1.440  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.420  ; 1.370  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.470  ; 1.399  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.514  ; 1.443  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.523  ; 1.452  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.520  ; 1.449  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.513  ; 1.442  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.531  ; 1.460  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.541  ; 1.470  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.532  ; 1.461  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.494  ; 1.423  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.504  ; 1.433  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.547  ; 1.476  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.466  ; 1.395  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.527  ; 1.456  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.540  ; 1.469  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.420  ; 1.370  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.524  ; 1.453  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.482  ; 1.411  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.470  ; 1.399  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.507  ; 1.436  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.499  ; 1.428  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.489  ; 1.418  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.460  ; 1.389  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.492  ; 1.421  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.465  ; 1.394  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.464  ; 1.393  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.492  ; 1.421  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.522  ; 1.451  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.522  ; 1.451  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.502  ; 1.431  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.499  ; 1.428  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.532  ; 1.461  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.535  ; 1.464  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.399  ; 1.349  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.525  ; 1.454  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.463  ; 1.392  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.490  ; 1.419  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.399  ; 1.349  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.470  ; 1.399  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.449  ; 1.378  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.887 ;        ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.941 ; Fall       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; LEDR[0]     ; 16.699 ; 16.681 ; 17.377 ; 17.258 ;
; SW[0]      ; LEDR[1]     ; 18.685 ; 18.539 ; 19.283 ; 19.138 ;
; SW[0]      ; LEDR[2]     ; 17.967 ; 18.049 ; 18.542 ; 18.586 ;
; SW[0]      ; LEDR[3]     ; 17.718 ; 17.829 ; 18.325 ; 18.398 ;
; SW[0]      ; LEDR[4]     ; 19.110 ; 19.249 ; 19.834 ; 19.973 ;
; SW[0]      ; LEDR[5]     ; 16.309 ; 16.513 ; 16.858 ; 17.024 ;
; SW[0]      ; LEDR[6]     ; 17.196 ; 17.371 ; 17.749 ; 17.896 ;
; SW[0]      ; LEDR[7]     ; 21.873 ; 21.364 ; 22.424 ; 21.892 ;
; SW[0]      ; LEDR[8]     ; 17.172 ; 17.300 ; 17.711 ; 17.848 ;
; SW[0]      ; LEDR[9]     ; 20.138 ; 20.226 ; 20.675 ; 20.772 ;
; SW[0]      ; LEDR[10]    ; 15.202 ; 15.238 ; 15.738 ; 15.774 ;
; SW[0]      ; LEDR[11]    ; 19.722 ; 19.664 ; 20.264 ; 20.208 ;
; SW[0]      ; LEDR[12]    ; 16.962 ; 17.016 ; 17.472 ; 17.517 ;
; SW[0]      ; LEDR[13]    ; 16.988 ; 17.069 ; 17.512 ; 17.553 ;
; SW[0]      ; LEDR[14]    ; 21.482 ; 21.412 ; 22.026 ; 21.947 ;
; SW[0]      ; LEDR[15]    ; 20.395 ; 20.499 ; 20.912 ; 21.025 ;
; SW[1]      ; LEDR[0]     ; 16.353 ; 16.293 ; 16.961 ; 16.892 ;
; SW[1]      ; LEDR[1]     ; 20.896 ; 20.742 ; 21.408 ; 21.263 ;
; SW[1]      ; LEDR[2]     ; 19.727 ; 19.809 ; 20.225 ; 20.269 ;
; SW[1]      ; LEDR[3]     ; 19.497 ; 19.608 ; 20.019 ; 20.092 ;
; SW[1]      ; LEDR[4]     ; 19.959 ; 20.099 ; 20.433 ; 20.572 ;
; SW[1]      ; LEDR[5]     ; 18.088 ; 18.292 ; 18.552 ; 18.718 ;
; SW[1]      ; LEDR[6]     ; 18.975 ; 19.150 ; 19.443 ; 19.590 ;
; SW[1]      ; LEDR[7]     ; 23.633 ; 23.124 ; 24.107 ; 23.575 ;
; SW[1]      ; LEDR[8]     ; 18.932 ; 19.060 ; 19.394 ; 19.531 ;
; SW[1]      ; LEDR[9]     ; 21.898 ; 21.986 ; 22.358 ; 22.455 ;
; SW[1]      ; LEDR[10]    ; 16.981 ; 17.017 ; 17.432 ; 17.468 ;
; SW[1]      ; LEDR[11]    ; 21.482 ; 21.424 ; 21.950 ; 21.891 ;
; SW[1]      ; LEDR[12]    ; 18.741 ; 18.795 ; 19.166 ; 19.211 ;
; SW[1]      ; LEDR[13]    ; 18.767 ; 18.848 ; 19.206 ; 19.247 ;
; SW[1]      ; LEDR[14]    ; 23.242 ; 23.172 ; 23.709 ; 23.633 ;
; SW[1]      ; LEDR[15]    ; 22.155 ; 22.259 ; 22.595 ; 22.708 ;
; SW[2]      ; LEDR[0]     ; 14.252 ; 14.294 ; 14.906 ; 14.872 ;
; SW[2]      ; LEDR[1]     ; 16.513 ; 16.349 ; 17.074 ; 17.001 ;
; SW[2]      ; LEDR[2]     ; 19.351 ; 19.395 ; 19.867 ; 19.914 ;
; SW[2]      ; LEDR[3]     ; 19.341 ; 19.452 ; 19.965 ; 20.038 ;
; SW[2]      ; LEDR[4]     ; 19.803 ; 19.943 ; 20.379 ; 20.518 ;
; SW[2]      ; LEDR[5]     ; 17.932 ; 18.136 ; 18.498 ; 18.664 ;
; SW[2]      ; LEDR[6]     ; 18.819 ; 18.994 ; 19.389 ; 19.536 ;
; SW[2]      ; LEDR[7]     ; 23.202 ; 22.679 ; 23.774 ; 23.265 ;
; SW[2]      ; LEDR[8]     ; 18.490 ; 18.627 ; 19.074 ; 19.202 ;
; SW[2]      ; LEDR[9]     ; 21.639 ; 21.727 ; 22.203 ; 22.300 ;
; SW[2]      ; LEDR[10]    ; 16.825 ; 16.861 ; 17.378 ; 17.414 ;
; SW[2]      ; LEDR[11]    ; 21.310 ; 21.254 ; 21.896 ; 21.831 ;
; SW[2]      ; LEDR[12]    ; 18.585 ; 18.639 ; 19.112 ; 19.157 ;
; SW[2]      ; LEDR[13]    ; 18.611 ; 18.692 ; 19.152 ; 19.193 ;
; SW[2]      ; LEDR[14]    ; 23.065 ; 22.993 ; 23.637 ; 23.579 ;
; SW[2]      ; LEDR[15]    ; 21.239 ; 21.343 ; 21.811 ; 21.924 ;
; SW[3]      ; LEDR[0]     ; 13.974 ; 13.939 ; 14.508 ; 14.510 ;
; SW[3]      ; LEDR[1]     ; 18.891 ; 18.704 ; 19.426 ; 19.273 ;
; SW[3]      ; LEDR[2]     ; 18.580 ; 18.662 ; 19.088 ; 19.132 ;
; SW[3]      ; LEDR[3]     ; 18.318 ; 18.391 ; 18.911 ; 19.022 ;
; SW[3]      ; LEDR[4]     ; 18.732 ; 18.871 ; 19.373 ; 19.513 ;
; SW[3]      ; LEDR[5]     ; 16.851 ; 17.017 ; 17.502 ; 17.706 ;
; SW[3]      ; LEDR[6]     ; 17.742 ; 17.889 ; 18.389 ; 18.564 ;
; SW[3]      ; LEDR[7]     ; 22.486 ; 21.977 ; 22.970 ; 22.438 ;
; SW[3]      ; LEDR[8]     ; 17.785 ; 17.913 ; 18.257 ; 18.394 ;
; SW[3]      ; LEDR[9]     ; 20.751 ; 20.839 ; 21.221 ; 21.318 ;
; SW[3]      ; LEDR[10]    ; 15.731 ; 15.767 ; 16.395 ; 16.431 ;
; SW[3]      ; LEDR[11]    ; 20.335 ; 20.277 ; 20.880 ; 20.824 ;
; SW[3]      ; LEDR[12]    ; 17.465 ; 17.510 ; 18.155 ; 18.209 ;
; SW[3]      ; LEDR[13]    ; 17.505 ; 17.546 ; 18.181 ; 18.262 ;
; SW[3]      ; LEDR[14]    ; 22.095 ; 22.025 ; 22.635 ; 22.563 ;
; SW[3]      ; LEDR[15]    ; 21.008 ; 21.112 ; 21.458 ; 21.571 ;
; SW[12]     ; LEDG[0]     ; 14.032 ; 14.201 ; 14.729 ; 14.860 ;
; SW[12]     ; LEDG[1]     ; 14.325 ; 14.910 ; 15.510 ; 15.068 ;
; SW[12]     ; LEDG[2]     ; 13.904 ; 13.926 ; 14.576 ; 14.598 ;
; SW[12]     ; LEDG[3]     ; 13.493 ; 14.115 ; 14.685 ; 14.266 ;
; SW[12]     ; LEDG[4]     ; 17.094 ; 16.596 ; 17.352 ; 17.687 ;
; SW[12]     ; LEDG[5]     ; 14.070 ; 13.881 ; 14.733 ; 14.535 ;
; SW[12]     ; LEDG[6]     ; 14.063 ; 14.090 ; 14.729 ; 14.751 ;
; SW[12]     ; LEDG[7]     ; 12.975 ;        ;        ; 13.734 ;
; SW[13]     ; LEDG[0]     ; 13.781 ; 13.914 ; 14.443 ; 14.574 ;
; SW[13]     ; LEDG[1]     ; 15.078 ; 15.269 ; 15.863 ; 15.754 ;
; SW[13]     ; LEDG[2]     ; 13.975 ; 13.997 ; 14.636 ; 14.658 ;
; SW[13]     ; LEDG[3]     ; 14.207 ; 14.678 ; 15.196 ; 14.920 ;
; SW[13]     ; LEDG[4]     ; 17.157 ; 17.420 ; 18.100 ; 17.751 ;
; SW[13]     ; LEDG[5]     ; 15.185 ; 15.087 ; 15.883 ; 15.645 ;
; SW[13]     ; LEDG[6]     ; 14.102 ; 14.215 ; 14.822 ; 14.784 ;
; SW[13]     ; LEDG[7]     ;        ; 12.822 ; 13.412 ;        ;
+------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Minimum Progagation Delay                                  ;
+------------+-------------+-------+-------+--------+--------+
; Input Port ; Output Port ; RR    ; RF    ; FR     ; FF     ;
+------------+-------------+-------+-------+--------+--------+
; SW[0]      ; LEDR[0]     ; 7.412 ; 6.823 ; 7.480  ; 8.708  ;
; SW[0]      ; LEDR[1]     ; 8.875 ; 9.380 ; 9.772  ; 10.348 ;
; SW[0]      ; LEDR[2]     ; 7.388 ; 7.671 ; 8.343  ; 8.626  ;
; SW[0]      ; LEDR[3]     ; 7.865 ; 8.282 ; 8.872  ; 9.253  ;
; SW[0]      ; LEDR[4]     ; 7.728 ; 8.127 ; 8.740  ; 9.095  ;
; SW[0]      ; LEDR[5]     ; 7.301 ; 7.598 ; 8.301  ; 8.598  ;
; SW[0]      ; LEDR[6]     ; 7.121 ; 7.446 ; 8.094  ; 8.419  ;
; SW[0]      ; LEDR[7]     ; 9.034 ; 9.496 ; 10.026 ; 10.481 ;
; SW[0]      ; LEDR[8]     ; 7.026 ; 7.360 ; 8.019  ; 8.346  ;
; SW[0]      ; LEDR[9]     ; 9.213 ; 9.685 ; 10.199 ; 10.671 ;
; SW[0]      ; LEDR[10]    ; 6.448 ; 6.687 ; 7.414  ; 7.653  ;
; SW[0]      ; LEDR[11]    ; 8.512 ; 9.008 ; 9.483  ; 9.979  ;
; SW[0]      ; LEDR[12]    ; 7.524 ; 7.841 ; 8.538  ; 8.855  ;
; SW[0]      ; LEDR[13]    ; 7.544 ; 7.917 ; 8.554  ; 8.927  ;
; SW[0]      ; LEDR[14]    ; 8.890 ; 9.426 ; 9.866  ; 10.402 ;
; SW[0]      ; LEDR[15]    ; 8.968 ; 9.460 ; 9.950  ; 10.435 ;
; SW[1]      ; LEDR[0]     ; 7.380 ; 7.627 ; 8.350  ; 8.679  ;
; SW[1]      ; LEDR[1]     ; 8.406 ; 8.904 ; 9.423  ; 9.834  ;
; SW[1]      ; LEDR[2]     ; 7.242 ; 7.581 ; 8.220  ; 8.552  ;
; SW[1]      ; LEDR[3]     ; 7.183 ; 8.023 ; 8.593  ; 8.491  ;
; SW[1]      ; LEDR[4]     ; 7.473 ; 7.862 ; 8.451  ; 8.833  ;
; SW[1]      ; LEDR[5]     ; 7.018 ; 7.395 ; 8.004  ; 8.344  ;
; SW[1]      ; LEDR[6]     ; 7.056 ; 7.381 ; 8.012  ; 8.337  ;
; SW[1]      ; LEDR[7]     ; 8.820 ; 9.269 ; 9.765  ; 10.237 ;
; SW[1]      ; LEDR[8]     ; 6.788 ; 7.109 ; 7.733  ; 8.077  ;
; SW[1]      ; LEDR[9]     ; 8.794 ; 9.260 ; 9.758  ; 10.217 ;
; SW[1]      ; LEDR[10]    ; 6.294 ; 6.517 ; 7.245  ; 7.494  ;
; SW[1]      ; LEDR[11]    ; 8.124 ; 8.612 ; 9.137  ; 9.546  ;
; SW[1]      ; LEDR[12]    ; 6.842 ; 7.153 ; 7.818  ; 8.122  ;
; SW[1]      ; LEDR[13]    ; 7.216 ; 7.573 ; 8.170  ; 8.553  ;
; SW[1]      ; LEDR[14]    ; 8.677 ; 9.295 ; 9.758  ; 10.180 ;
; SW[1]      ; LEDR[15]    ; 8.825 ; 9.317 ; 9.772  ; 10.264 ;
; SW[2]      ; LEDR[0]     ; 6.989 ; 7.254 ; 8.067  ; 8.275  ;
; SW[2]      ; LEDR[1]     ; 8.031 ; 8.487 ; 8.998  ; 9.451  ;
; SW[2]      ; LEDR[2]     ; 7.201 ; 7.714 ; 8.288  ; 8.533  ;
; SW[2]      ; LEDR[3]     ; 7.107 ; 7.435 ; 8.052  ; 8.404  ;
; SW[2]      ; LEDR[4]     ; 7.396 ; 7.928 ; 8.455  ; 8.752  ;
; SW[2]      ; LEDR[5]     ; 7.083 ; 7.452 ; 8.028  ; 8.421  ;
; SW[2]      ; LEDR[6]     ; 7.489 ; 8.056 ; 8.575  ; 8.856  ;
; SW[2]      ; LEDR[7]     ; 9.160 ; 9.686 ; 10.124 ; 10.628 ;
; SW[2]      ; LEDR[8]     ; 7.147 ; 7.532 ; 8.092  ; 8.501  ;
; SW[2]      ; LEDR[9]     ; 9.111 ; 9.633 ; 10.056 ; 10.602 ;
; SW[2]      ; LEDR[10]    ; 6.647 ; 6.942 ; 7.598  ; 7.888  ;
; SW[2]      ; LEDR[11]    ; 8.417 ; 8.915 ; 9.362  ; 9.884  ;
; SW[2]      ; LEDR[12]    ; 7.270 ; 7.844 ; 8.418  ; 8.601  ;
; SW[2]      ; LEDR[13]    ; 7.400 ; 7.778 ; 8.345  ; 8.747  ;
; SW[2]      ; LEDR[14]    ; 8.453 ; 9.124 ; 9.546  ; 9.926  ;
; SW[2]      ; LEDR[15]    ; 9.128 ; 9.650 ; 10.073 ; 10.619 ;
; SW[3]      ; LEDR[0]     ; 6.850 ; 6.901 ; 7.628  ; 8.074  ;
; SW[3]      ; LEDR[1]     ; 9.142 ; 8.665 ; 9.180  ; 10.664 ;
; SW[3]      ; LEDR[2]     ; 7.455 ; 7.704 ; 8.281  ; 8.802  ;
; SW[3]      ; LEDR[3]     ; 7.219 ; 7.556 ; 8.167  ; 8.523  ;
; SW[3]      ; LEDR[4]     ; 7.622 ; 7.923 ; 8.476  ; 9.016  ;
; SW[3]      ; LEDR[5]     ; 7.120 ; 7.421 ; 8.143  ; 8.443  ;
; SW[3]      ; LEDR[6]     ; 7.742 ; 8.027 ; 8.569  ; 9.144  ;
; SW[3]      ; LEDR[7]     ; 9.291 ; 9.799 ; 10.239 ; 10.774 ;
; SW[3]      ; LEDR[8]     ; 7.259 ; 7.653 ; 8.207  ; 8.620  ;
; SW[3]      ; LEDR[9]     ; 9.223 ; 9.754 ; 10.171 ; 10.721 ;
; SW[3]      ; LEDR[10]    ; 6.765 ; 7.059 ; 7.713  ; 8.030  ;
; SW[3]      ; LEDR[11]    ; 8.529 ; 9.036 ; 9.477  ; 10.003 ;
; SW[3]      ; LEDR[12]    ; 7.585 ; 7.772 ; 8.350  ; 8.932  ;
; SW[3]      ; LEDR[13]    ; 7.512 ; 7.868 ; 8.460  ; 8.866  ;
; SW[3]      ; LEDR[14]    ; 8.713 ; 9.097 ; 9.533  ; 10.212 ;
; SW[3]      ; LEDR[15]    ; 9.240 ; 9.771 ; 10.188 ; 10.738 ;
; SW[12]     ; LEDG[0]     ; 6.453 ; 6.729 ; 7.435  ; 7.704  ;
; SW[12]     ; LEDG[1]     ; 7.040 ; 7.570 ; 8.218  ; 8.365  ;
; SW[12]     ; LEDG[2]     ; 6.792 ; 7.059 ; 7.800  ; 8.060  ;
; SW[12]     ; LEDG[3]     ; 6.689 ; 7.172 ; 7.873  ; 7.960  ;
; SW[12]     ; LEDG[4]     ; 8.291 ; 8.588 ; 9.141  ; 9.747  ;
; SW[12]     ; LEDG[5]     ; 6.889 ; 7.132 ; 7.871  ; 8.107  ;
; SW[12]     ; LEDG[6]     ; 6.921 ; 7.252 ; 7.934  ; 8.222  ;
; SW[12]     ; LEDG[7]     ; 6.435 ;       ;        ; 7.656  ;
; SW[13]     ; LEDG[0]     ; 6.769 ; 7.041 ; 7.770  ; 8.042  ;
; SW[13]     ; LEDG[1]     ; 7.367 ; 7.257 ; 7.940  ; 8.702  ;
; SW[13]     ; LEDG[2]     ; 6.779 ; 7.030 ; 7.771  ; 8.048  ;
; SW[13]     ; LEDG[3]     ; 6.997 ; 6.853 ; 7.589  ; 8.284  ;
; SW[13]     ; LEDG[4]     ; 8.330 ; 8.786 ; 9.346  ; 9.798  ;
; SW[13]     ; LEDG[5]     ; 7.364 ; 7.287 ; 8.057  ; 8.632  ;
; SW[13]     ; LEDG[6]     ; 6.960 ; 7.296 ; 7.985  ; 8.279  ;
; SW[13]     ; LEDG[7]     ;       ; 6.573 ; 7.339  ;        ;
+------------+-------------+-------+-------+--------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[34]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[35]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.152 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.152 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.95e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.95e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.258 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.258 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                       ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                 ; To Clock                                                                   ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                        ; altera_reserved_tck                                                        ; 841        ; 0        ; 23       ; 2        ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                        ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 14326      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 486713     ; 0        ; 0        ; 0        ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50                                                                   ; 2400       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                   ; CLOCK_50                                                                   ; 2139868    ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                 ; To Clock                                                                   ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                        ; altera_reserved_tck                                                        ; 841        ; 0        ; 23       ; 2        ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                        ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 14326      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 486713     ; 0        ; 0        ; 0        ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50                                                                   ; 2400       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                   ; CLOCK_50                                                                   ; 2139868    ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                  ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                 ; To Clock                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                        ; altera_reserved_tck                                                        ; 56       ; 0        ; 2        ; 0        ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 356      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                   ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                 ; To Clock                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                        ; altera_reserved_tck                                                        ; 56       ; 0        ; 2        ; 0        ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 356      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 9     ; 9    ;
; Unconstrained Input Ports       ; 41    ; 41   ;
; Unconstrained Input Port Paths  ; 171   ; 171  ;
; Unconstrained Output Ports      ; 82    ; 82   ;
; Unconstrained Output Port Paths ; 1005  ; 1005 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Sat Apr 27 02:31:01 2013
Info: Command: quartus_sta bitTest -c bitTest
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): TimeQuest Timing Analyzer is analyzing 112 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *|alt_jtag_atlantic:*|jupdate could not be matched with a register
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *|alt_jtag_atlantic:*|jupdate1* could not be matched with a register
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is an empty collection
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *|alt_jtag_atlantic:*|read could not be matched with a register
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *|alt_jtag_atlantic:*|read1* could not be matched with a register
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is an empty collection
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *|alt_jtag_atlantic:*|read_req could not be matched with a register
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection
    Info (332050): read_sdc
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *|alt_jtag_atlantic:*|rvalid0* could not be matched with a register
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is an empty collection
    Info (332050): read_sdc
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *|alt_jtag_atlantic:*|wdata[*] could not be matched with a register
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection
    Info (332050): read_sdc
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *|alt_jtag_atlantic:*|t_pause* could not be matched with a register
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is an empty collection
    Info (332050): read_sdc
Info (332104): Reading SDC File: 'qsysOUt/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'bitTest.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]} {bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1]} {bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: Cache:ICache|Cache_State_Machine:CacheSM|current_state.load_miss was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~100 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Cache:DCache|Cache_State_Machine:CacheSM|current_state.load_miss was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Cache:DCache|Cache_State_Machine:CacheSM|current_state.ready was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ArbiterStateMachineNew:arb|REnable was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ArbiterStateMachineNew:arb|current_state.state_idle was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Cache:ICache|Cache_State_Machine:CacheSM|current_state.ready was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ArbiterStateMachineNew:arb|current_state.state_dw was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~113 was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 3.038
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.038         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     3.467         0.000 CLOCK_50 
    Info (332119):    47.373         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.401         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.402         0.000 altera_reserved_tck 
    Info (332119):     0.440         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 9.731
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.731         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    47.782         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.046
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.046         0.000 altera_reserved_tck 
    Info (332119):     8.660         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.577
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.577         0.000 CLOCK_50 
    Info (332119):     9.708         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    49.556         0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: Cache:ICache|Cache_State_Machine:CacheSM|current_state.load_miss was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~100 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Cache:DCache|Cache_State_Machine:CacheSM|current_state.load_miss was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Cache:DCache|Cache_State_Machine:CacheSM|current_state.ready was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ArbiterStateMachineNew:arb|REnable was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ArbiterStateMachineNew:arb|current_state.state_idle was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Cache:ICache|Cache_State_Machine:CacheSM|current_state.ready was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ArbiterStateMachineNew:arb|current_state.state_dw was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~113 was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.675
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.675         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     4.951         0.000 CLOCK_50 
    Info (332119):    47.707         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.353         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.354         0.000 altera_reserved_tck 
    Info (332119):     0.387         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 10.525
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.525         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    48.078         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.955
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.955         0.000 altera_reserved_tck 
    Info (332119):     7.756         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.539
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.539         0.000 CLOCK_50 
    Info (332119):     9.708         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    49.489         0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: Cache:ICache|Cache_State_Machine:CacheSM|current_state.load_miss was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~100 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Cache:DCache|Cache_State_Machine:CacheSM|current_state.load_miss was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Cache:DCache|Cache_State_Machine:CacheSM|current_state.ready was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ArbiterStateMachineNew:arb|REnable was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ArbiterStateMachineNew:arb|current_state.state_idle was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Cache:ICache|Cache_State_Machine:CacheSM|current_state.ready was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ArbiterStateMachineNew:arb|current_state.state_dw was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~113 was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 11.478
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    11.478         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    11.748         0.000 CLOCK_50 
    Info (332119):    49.037         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.180         0.000 altera_reserved_tck 
    Info (332119):     0.180         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.201         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 14.516
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.516         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    49.216         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.493
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.493         0.000 altera_reserved_tck 
    Info (332119):     4.450         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.265
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.265         0.000 CLOCK_50 
    Info (332119):     9.754         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    49.304         0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 467 megabytes
    Info: Processing ended: Sat Apr 27 02:31:20 2013
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:11


