INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/new/ADC32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/project1/Exp01_ALU_2/Exp01_ALU_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_more
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/new/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/new/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/new/MUX8T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/new/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/new/SignalExt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalExt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/new/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/new/and32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/new/nor32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/new/or32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/new/or_bit_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_bit_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/project1/Exp01_Reg/Exp01_Reg.srcs/sources_1/new/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/new/srl32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srl32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sources_1/imports/sources_1/imports/new/xor32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project4/OxExp04_Instruction_Extension/OxExp04_Instruction_Extension.srcs/sim_1/new/datapath_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_tb
