<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>Group5</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>binary_4_bit_adder_FullAdder_0_2</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:ports>
      <spirit:port>
        <spirit:name>A</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>B</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>C_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>C_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:description>FullAdder_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">binary_4_bit_adder_FullAdder_0_2</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>FullAdder_v1_0</xilinx:displayName>
      <xilinx:definitionSource>IPI</xilinx:definitionSource>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bcf51e3_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo/FullAdder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1de9dba6_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo/FullAdder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d4b0eba_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo/FullAdder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17fa01d1_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo/FullAdder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29ac6075_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo/FullAdder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11304c91_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo/FullAdder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@973639a_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo/FullAdder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a55bdc_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo/FullAdder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7df0190f_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo/FullAdder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fd64ed2_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo/FullAdder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f4d48c3_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo/FullAdder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1357bdfd_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo/FullAdder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@618b1d34_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo/FullAdder</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="5eca40d2"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="263f06da"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="948fb832"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
