# Reading C:/modeltech64_10.0c/tcl/vsim/pref.tcl 
# //  ModelSim SE-64 10.0c Jul 21 2011 
# //
# //  Copyright 1991-2011 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# OpenFile G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/simulation/Receiver.mpf 
# Loading project Receiver
#  
# Compile of receiver_tb.v was successful.
vsim -voptargs=+acc work.receiver_tb
# vsim -voptargs=+acc work.receiver_tb 
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.receiver_tb(fast)
# Loading work.IF_LFM(fast)
# Loading work.altsyncram(fast)
# Loading work.ALTERA_DEVICE_FAMILIES(fast)
# Loading work.ALTERA_MF_MEMORY_INITIALIZATION(fast)
add wave  \
sim:/receiver_tb/ECHO/address \
sim:/receiver_tb/ECHO/clock \
sim:/receiver_tb/ECHO/q \
sim:/receiver_tb/ECHO/sub_wire0
run -all
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./mif_data/IF_LFM.mif" for reading.
# No such file or directory. (errno = ENOENT)    : G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/simulation/altera_mf.v(191)
#    Time: 0 ps  Iteration: 0  Instance: /receiver_tb/ECHO/altsyncram_component
# ERROR: cannot read ./mif_data/IF_LFM.mif.
# ** Warning: (vsim-7) Failed to open readmem file "./mif_data/IF_LFM.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/simulation/altera_mf.v(44994)
#    Time: 0 ps  Iteration: 0  Instance: /receiver_tb/ECHO/altsyncram_component
# Compile of receiver_tb.v was successful.
vsim -voptargs=+acc work.receiver_tb
# vsim -voptargs=+acc work.receiver_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.receiver_tb(fast)
# Loading work.IF_LFM(fast)
# Loading work.altsyncram(fast)
# Loading work.ALTERA_DEVICE_FAMILIES(fast)
# Loading work.ALTERA_MF_MEMORY_INITIALIZATION(fast)
add wave  \
sim:/receiver_tb/ECHO/address \
sim:/receiver_tb/ECHO/clock \
sim:/receiver_tb/ECHO/q \
sim:/receiver_tb/ECHO/sub_wire0
run -all
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./mif_data/IF_LFM.mif" for reading.
# No such file or directory. (errno = ENOENT)    : G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/simulation/altera_mf.v(191)
#    Time: 0 ps  Iteration: 0  Instance: /receiver_tb/ECHO/altsyncram_component
# ERROR: cannot read ./mif_data/IF_LFM.mif.
# ** Warning: (vsim-7) Failed to open readmem file "./mif_data/IF_LFM.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/simulation/altera_mf.v(44994)
#    Time: 0 ps  Iteration: 0  Instance: /receiver_tb/ECHO/altsyncram_component
restart
# Loading work.receiver_tb(fast)
# Loading work.IF_LFM(fast)
# Loading work.altsyncram(fast)
# Loading work.ALTERA_DEVICE_FAMILIES(fast)
# Loading work.ALTERA_MF_MEMORY_INITIALIZATION(fast)
run -all
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./mif_data/IF_LFM.mif" for reading.
# No such file or directory. (errno = ENOENT)    : G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/simulation/altera_mf.v(191)
#    Time: 0 ps  Iteration: 0  Instance: /receiver_tb/ECHO/altsyncram_component
# ERROR: cannot read ./mif_data/IF_LFM.mif.
# ** Warning: (vsim-7) Failed to open readmem file "./mif_data/IF_LFM.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/simulation/altera_mf.v(44994)
#    Time: 0 ps  Iteration: 0  Instance: /receiver_tb/ECHO/altsyncram_component
vsim -voptargs=+acc work.receiver_tb
# vsim -voptargs=+acc work.receiver_tb 
# Loading work.receiver_tb(fast)
# Loading work.IF_LFM(fast)
# Loading work.altsyncram(fast)
# Loading work.ALTERA_DEVICE_FAMILIES(fast)
# Loading work.ALTERA_MF_MEMORY_INITIALIZATION(fast)
