INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC1/TESTE_CORDIC1.srcs/sources_1/new/CORDIC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC
