# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim $ 
# Start time: 12:55:20 on Aug 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit $.
#         Searched libraries:
#             work
# Optimization failed
# Error loading design
# End time: 12:55:20 on Aug 01,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog testbench.sv
# QuestaSim vlog 10.6c Compiler 2017.07 Jul 25 2017
# Start time: 12:55:25 on Aug 01,2025
# vlog -reportprogress 300 testbench.sv 
# ** Note: (vlog-2286) testbench.sv(1): Using implicit +incdir+/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package testbench_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface top_if
# -- Compiling module top
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 12:55:26 on Aug 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -c -novopt -suppress 12110 tb
# vsim -c -novopt -suppress 12110 tb 
# Start time: 12:55:36 on Aug 01,2025
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/shreyasb/RAL/RAL_APB/work.tb
# Refreshing /home/shreyasb/RAL/RAL_APB/work.testbench_sv_unit
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.testbench_sv_unit
# Loading work.tb
# Refreshing /home/shreyasb/RAL/RAL_APB/work.top_if
# Loading work.top_if
# Refreshing /home/shreyasb/RAL/RAL_APB/work.top
# Loading work.top
# Loading mtiUvm.questa_uvm_pkg
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
add wave -position insertpoint sim:/tb/DUT/*
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test reset_test...
# -----MONITOR BEGIN-----
# -----MONITOR BEGIN-----
# -----MONITOR BEGIN-----
# UVM_INFO reg_seq.sv(150) @ 190: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] ====== REG3 RESET ======
# UVM_INFO reg_seq.sv(152) @ 190: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] Reset Value is present: 1 
# UVM_INFO reg_seq.sv(157) @ 190: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] before mirror REG3 -> Desired: 5a5a5555, Mirrored: 5a5a5555
# ------ Applying mirror (frontdoor) to read RTL reset value for REG3 ------
# -----MONITOR BEGIN-----
# UVM_INFO driver.sv(55) @ 250: uvm_test_top.env.agent_inst.drv [DRV] Data READ -> read data : 0
# -----------DRIVER----------
# UVM_ERROR verilog_src/uvm-1.1d/src/reg/uvm_reg.svh(2890) @ 270: reporter [RegModel] Register "regmodel.reg3_inst" value read from DUT (0x0000000000000000) does not match mirrored value (0x000000005a5a5555)
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg.svh(2909) @ 270: reporter [RegModel] Field reg3 (regmodel.reg3_inst[31:0]) mismatch read=32'h0 mirrored=32'h5a5a5555 
# UVM_INFO reg_seq.sv(164) @ 270: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] After mirror -> Desired: 5a5a5555, Mirrored: 5a5a5555
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 290: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# -----MONITOR BEGIN-----
# UVM_INFO scoreboard.sv(200) @ 290: uvm_test_top.env.scb [SCOREBOARD] ------------------ FINAL SCOREBOARD REPORT ------------------
# UVM_INFO scoreboard.sv(201) @ 290: uvm_test_top.env.scb [SCOREBOARD] Total Matches   : 0
# UVM_INFO scoreboard.sv(202) @ 290: uvm_test_top.env.scb [SCOREBOARD] Total Mismatches: 0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   13
# UVM_WARNING :    0
# UVM_ERROR :    1
# UVM_FATAL :    0
# ** Report counts by id
# [DRV]     1
# [Questa UVM]     2
# [RNTST]     1
# [RegModel]     2
# [SCOREBOARD]     3
# [SEQ]     4
# [TEST_DONE]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 290 ns  Iteration: 53  Instance: /tb
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
quit
# End time: 12:56:11 on Aug 01,2025, Elapsed time: 0:00:35
# Errors: 0, Warnings: 1
