library verilog;
use verilog.vl_types.all;
entity tb_ram_8bit is
end tb_ram_8bit;
