<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SPR23e BMU firmware: CAN_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SPR23e BMU firmware
   </div>
   <div id="projectbrief">Firmware for the Battery Management System of the SPR23e</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('struct_c_a_n___type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CAN_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___s32_k148.html">Device Peripheral Access Layer for S32K148</a> &raquo; <a class="el" href="group___c_a_n___peripheral___access___layer.html">CAN Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>CAN - Register Layout Typedef.  
 <a href="struct_c_a_n___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s32_k148_8h_source.html">S32K148.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a27af4e9f888f0b7b1e8da7e002d98798"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#a27af4e9f888f0b7b1e8da7e002d98798">MCR</a></td></tr>
<tr class="memdesc:a27af4e9f888f0b7b1e8da7e002d98798"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module Configuration Register, offset: 0x0.  <a href="struct_c_a_n___type.html#a27af4e9f888f0b7b1e8da7e002d98798">More...</a><br /></td></tr>
<tr class="separator:a27af4e9f888f0b7b1e8da7e002d98798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57996484e084b8cc5005765971c49681"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#a57996484e084b8cc5005765971c49681">CTRL1</a></td></tr>
<tr class="memdesc:a57996484e084b8cc5005765971c49681"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control 1 register, offset: 0x4.  <a href="struct_c_a_n___type.html#a57996484e084b8cc5005765971c49681">More...</a><br /></td></tr>
<tr class="separator:a57996484e084b8cc5005765971c49681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7b8b29e4cdd642fd36ac94c68c33357"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#ae7b8b29e4cdd642fd36ac94c68c33357">TIMER</a></td></tr>
<tr class="memdesc:ae7b8b29e4cdd642fd36ac94c68c33357"><td class="mdescLeft">&#160;</td><td class="mdescRight">Free Running Timer, offset: 0x8.  <a href="struct_c_a_n___type.html#ae7b8b29e4cdd642fd36ac94c68c33357">More...</a><br /></td></tr>
<tr class="separator:ae7b8b29e4cdd642fd36ac94c68c33357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71277aaa40be4473ac2521981f273bd3"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#a71277aaa40be4473ac2521981f273bd3">RESERVED_0</a> [4]</td></tr>
<tr class="separator:a71277aaa40be4473ac2521981f273bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c2048bfa07070031acbee2dd7e64391"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#a5c2048bfa07070031acbee2dd7e64391">RXMGMASK</a></td></tr>
<tr class="memdesc:a5c2048bfa07070031acbee2dd7e64391"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx Mailboxes Global Mask Register, offset: 0x10.  <a href="struct_c_a_n___type.html#a5c2048bfa07070031acbee2dd7e64391">More...</a><br /></td></tr>
<tr class="separator:a5c2048bfa07070031acbee2dd7e64391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30926c424788b94e5d29ab98cb8bac1e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#a30926c424788b94e5d29ab98cb8bac1e">RX14MASK</a></td></tr>
<tr class="memdesc:a30926c424788b94e5d29ab98cb8bac1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx 14 Mask register, offset: 0x14.  <a href="struct_c_a_n___type.html#a30926c424788b94e5d29ab98cb8bac1e">More...</a><br /></td></tr>
<tr class="separator:a30926c424788b94e5d29ab98cb8bac1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3ebd58a3a24c6ca80f804ea56fd3d3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#ab3ebd58a3a24c6ca80f804ea56fd3d3b">RX15MASK</a></td></tr>
<tr class="memdesc:ab3ebd58a3a24c6ca80f804ea56fd3d3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx 15 Mask register, offset: 0x18.  <a href="struct_c_a_n___type.html#ab3ebd58a3a24c6ca80f804ea56fd3d3b">More...</a><br /></td></tr>
<tr class="separator:ab3ebd58a3a24c6ca80f804ea56fd3d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c146954c72b1cc2c05a85dd55ae5c9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#a1c146954c72b1cc2c05a85dd55ae5c9b">ECR</a></td></tr>
<tr class="memdesc:a1c146954c72b1cc2c05a85dd55ae5c9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error Counter, offset: 0x1C.  <a href="struct_c_a_n___type.html#a1c146954c72b1cc2c05a85dd55ae5c9b">More...</a><br /></td></tr>
<tr class="separator:a1c146954c72b1cc2c05a85dd55ae5c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b6c4a2f3760d4fb727c7c070d0555e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#a6b6c4a2f3760d4fb727c7c070d0555e4">ESR1</a></td></tr>
<tr class="memdesc:a6b6c4a2f3760d4fb727c7c070d0555e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error and Status 1 register, offset: 0x20.  <a href="struct_c_a_n___type.html#a6b6c4a2f3760d4fb727c7c070d0555e4">More...</a><br /></td></tr>
<tr class="separator:a6b6c4a2f3760d4fb727c7c070d0555e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a422ac2beba1cc5c797380d1c5832b885"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#a422ac2beba1cc5c797380d1c5832b885">RESERVED_1</a> [4]</td></tr>
<tr class="separator:a422ac2beba1cc5c797380d1c5832b885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0071f98a0dbef8205320a7b4b1dd9031"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#a0071f98a0dbef8205320a7b4b1dd9031">IMASK1</a></td></tr>
<tr class="memdesc:a0071f98a0dbef8205320a7b4b1dd9031"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Masks 1 register, offset: 0x28.  <a href="struct_c_a_n___type.html#a0071f98a0dbef8205320a7b4b1dd9031">More...</a><br /></td></tr>
<tr class="separator:a0071f98a0dbef8205320a7b4b1dd9031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc19a07675d1806592b3ed4a92f91e1c"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#acc19a07675d1806592b3ed4a92f91e1c">RESERVED_2</a> [4]</td></tr>
<tr class="separator:acc19a07675d1806592b3ed4a92f91e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa45c5366e27007e4ceedba56462d190c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#aa45c5366e27007e4ceedba56462d190c">IFLAG1</a></td></tr>
<tr class="memdesc:aa45c5366e27007e4ceedba56462d190c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Flags 1 register, offset: 0x30.  <a href="struct_c_a_n___type.html#aa45c5366e27007e4ceedba56462d190c">More...</a><br /></td></tr>
<tr class="separator:aa45c5366e27007e4ceedba56462d190c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa664264685320acc9b7ce3c69b986c39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#aa664264685320acc9b7ce3c69b986c39">CTRL2</a></td></tr>
<tr class="memdesc:aa664264685320acc9b7ce3c69b986c39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control 2 register, offset: 0x34.  <a href="struct_c_a_n___type.html#aa664264685320acc9b7ce3c69b986c39">More...</a><br /></td></tr>
<tr class="separator:aa664264685320acc9b7ce3c69b986c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39e345241e4dcbd3d51d8aedfcdb03c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#a39e345241e4dcbd3d51d8aedfcdb03c8">ESR2</a></td></tr>
<tr class="memdesc:a39e345241e4dcbd3d51d8aedfcdb03c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error and Status 2 register, offset: 0x38.  <a href="struct_c_a_n___type.html#a39e345241e4dcbd3d51d8aedfcdb03c8">More...</a><br /></td></tr>
<tr class="separator:a39e345241e4dcbd3d51d8aedfcdb03c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86684537b595133db57a7bcc73843d2a"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#a86684537b595133db57a7bcc73843d2a">RESERVED_3</a> [8]</td></tr>
<tr class="separator:a86684537b595133db57a7bcc73843d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa45f956fe143e80070116cda6ecf5f1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#aa45f956fe143e80070116cda6ecf5f1b">CRCR</a></td></tr>
<tr class="memdesc:aa45f956fe143e80070116cda6ecf5f1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC Register, offset: 0x44.  <a href="struct_c_a_n___type.html#aa45f956fe143e80070116cda6ecf5f1b">More...</a><br /></td></tr>
<tr class="separator:aa45f956fe143e80070116cda6ecf5f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dea8ce252243b9f7caaabeb24bd880a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#a0dea8ce252243b9f7caaabeb24bd880a">RXFGMASK</a></td></tr>
<tr class="memdesc:a0dea8ce252243b9f7caaabeb24bd880a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx FIFO Global Mask register, offset: 0x48.  <a href="struct_c_a_n___type.html#a0dea8ce252243b9f7caaabeb24bd880a">More...</a><br /></td></tr>
<tr class="separator:a0dea8ce252243b9f7caaabeb24bd880a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a068e84aeb58da0d6b60963aba62ca254"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#a068e84aeb58da0d6b60963aba62ca254">RXFIR</a></td></tr>
<tr class="memdesc:a068e84aeb58da0d6b60963aba62ca254"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx FIFO Information Register, offset: 0x4C.  <a href="struct_c_a_n___type.html#a068e84aeb58da0d6b60963aba62ca254">More...</a><br /></td></tr>
<tr class="separator:a068e84aeb58da0d6b60963aba62ca254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af81370e9a1e6d7d445ba1c5a780ead88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#af81370e9a1e6d7d445ba1c5a780ead88">CBT</a></td></tr>
<tr class="memdesc:af81370e9a1e6d7d445ba1c5a780ead88"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Bit Timing Register, offset: 0x50.  <a href="struct_c_a_n___type.html#af81370e9a1e6d7d445ba1c5a780ead88">More...</a><br /></td></tr>
<tr class="separator:af81370e9a1e6d7d445ba1c5a780ead88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac69a17463d0d60995aaf9c4a6ebaee8e"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#ac69a17463d0d60995aaf9c4a6ebaee8e">RESERVED_4</a> [44]</td></tr>
<tr class="separator:ac69a17463d0d60995aaf9c4a6ebaee8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7282b53b7b50ec119d0c8cef03bd7af0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#a7282b53b7b50ec119d0c8cef03bd7af0">RAMn</a> [<a class="el" href="group___c_a_n___peripheral___access___layer.html#ga29658d0ecefbb4bfdbb1d3ec87b9dbe4">CAN_RAMn_COUNT</a>]</td></tr>
<tr class="memdesc:a7282b53b7b50ec119d0c8cef03bd7af0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Embedded RAM, array offset: 0x80, array step: 0x4.  <a href="struct_c_a_n___type.html#a7282b53b7b50ec119d0c8cef03bd7af0">More...</a><br /></td></tr>
<tr class="separator:a7282b53b7b50ec119d0c8cef03bd7af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a754a74ec9bbb332248582984f052e5a0"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#a754a74ec9bbb332248582984f052e5a0">RESERVED_5</a> [1536]</td></tr>
<tr class="separator:a754a74ec9bbb332248582984f052e5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4931de67ca76faa8f6e5cbaa06a87247"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#a4931de67ca76faa8f6e5cbaa06a87247">RXIMR</a> [<a class="el" href="group___c_a_n___peripheral___access___layer.html#gaf43c8a3f50f289b5bb877205570ac1cc">CAN_RXIMR_COUNT</a>]</td></tr>
<tr class="memdesc:a4931de67ca76faa8f6e5cbaa06a87247"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx Individual Mask Registers, array offset: 0x880, array step: 0x4.  <a href="struct_c_a_n___type.html#a4931de67ca76faa8f6e5cbaa06a87247">More...</a><br /></td></tr>
<tr class="separator:a4931de67ca76faa8f6e5cbaa06a87247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4adcabd25db4bb33167566bc997cdc5"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#af4adcabd25db4bb33167566bc997cdc5">RESERVED_6</a> [512]</td></tr>
<tr class="separator:af4adcabd25db4bb33167566bc997cdc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af073d0ef12e175e84b07fd899ff43277"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#af073d0ef12e175e84b07fd899ff43277">CTRL1_PN</a></td></tr>
<tr class="memdesc:af073d0ef12e175e84b07fd899ff43277"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pretended Networking Control 1 Register, offset: 0xB00.  <a href="struct_c_a_n___type.html#af073d0ef12e175e84b07fd899ff43277">More...</a><br /></td></tr>
<tr class="separator:af073d0ef12e175e84b07fd899ff43277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00d323e2e3b88dc1d55f399a45959826"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#a00d323e2e3b88dc1d55f399a45959826">CTRL2_PN</a></td></tr>
<tr class="memdesc:a00d323e2e3b88dc1d55f399a45959826"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pretended Networking Control 2 Register, offset: 0xB04.  <a href="struct_c_a_n___type.html#a00d323e2e3b88dc1d55f399a45959826">More...</a><br /></td></tr>
<tr class="separator:a00d323e2e3b88dc1d55f399a45959826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f5e095a4071db805dcd3c42a9a3fdc9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#a2f5e095a4071db805dcd3c42a9a3fdc9">WU_MTC</a></td></tr>
<tr class="memdesc:a2f5e095a4071db805dcd3c42a9a3fdc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pretended Networking Wake Up Match Register, offset: 0xB08.  <a href="struct_c_a_n___type.html#a2f5e095a4071db805dcd3c42a9a3fdc9">More...</a><br /></td></tr>
<tr class="separator:a2f5e095a4071db805dcd3c42a9a3fdc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66acff91df0f4fb9904b939c94380878"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#a66acff91df0f4fb9904b939c94380878">FLT_ID1</a></td></tr>
<tr class="memdesc:a66acff91df0f4fb9904b939c94380878"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pretended Networking ID Filter 1 Register, offset: 0xB0C.  <a href="struct_c_a_n___type.html#a66acff91df0f4fb9904b939c94380878">More...</a><br /></td></tr>
<tr class="separator:a66acff91df0f4fb9904b939c94380878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89f46912ebd046e7ad432e50dc7de10e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#a89f46912ebd046e7ad432e50dc7de10e">FLT_DLC</a></td></tr>
<tr class="memdesc:a89f46912ebd046e7ad432e50dc7de10e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pretended Networking DLC Filter Register, offset: 0xB10.  <a href="struct_c_a_n___type.html#a89f46912ebd046e7ad432e50dc7de10e">More...</a><br /></td></tr>
<tr class="separator:a89f46912ebd046e7ad432e50dc7de10e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a067e69553504894e09369327013fcdda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#a067e69553504894e09369327013fcdda">PL1_LO</a></td></tr>
<tr class="memdesc:a067e69553504894e09369327013fcdda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pretended Networking Payload Low Filter 1 Register, offset: 0xB14.  <a href="struct_c_a_n___type.html#a067e69553504894e09369327013fcdda">More...</a><br /></td></tr>
<tr class="separator:a067e69553504894e09369327013fcdda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a1ff38ada513f08351be88fa5415406"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#a2a1ff38ada513f08351be88fa5415406">PL1_HI</a></td></tr>
<tr class="memdesc:a2a1ff38ada513f08351be88fa5415406"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pretended Networking Payload High Filter 1 Register, offset: 0xB18.  <a href="struct_c_a_n___type.html#a2a1ff38ada513f08351be88fa5415406">More...</a><br /></td></tr>
<tr class="separator:a2a1ff38ada513f08351be88fa5415406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a336ca9d4506c4fe0c5da9e050391bbbe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#a336ca9d4506c4fe0c5da9e050391bbbe">FLT_ID2_IDMASK</a></td></tr>
<tr class="memdesc:a336ca9d4506c4fe0c5da9e050391bbbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pretended Networking ID Filter 2 Register / ID Mask Register, offset: 0xB1C.  <a href="struct_c_a_n___type.html#a336ca9d4506c4fe0c5da9e050391bbbe">More...</a><br /></td></tr>
<tr class="separator:a336ca9d4506c4fe0c5da9e050391bbbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67fa69ee29d76501d3533df82e7e632a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#a67fa69ee29d76501d3533df82e7e632a">PL2_PLMASK_LO</a></td></tr>
<tr class="memdesc:a67fa69ee29d76501d3533df82e7e632a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pretended Networking Payload Low Filter 2 Register / Payload Low Mask Register, offset: 0xB20.  <a href="struct_c_a_n___type.html#a67fa69ee29d76501d3533df82e7e632a">More...</a><br /></td></tr>
<tr class="separator:a67fa69ee29d76501d3533df82e7e632a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a398327b53197765768ecafeff709ce31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#a398327b53197765768ecafeff709ce31">PL2_PLMASK_HI</a></td></tr>
<tr class="memdesc:a398327b53197765768ecafeff709ce31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pretended Networking Payload High Filter 2 low order bits / Payload High Mask Register, offset: 0xB24.  <a href="struct_c_a_n___type.html#a398327b53197765768ecafeff709ce31">More...</a><br /></td></tr>
<tr class="separator:a398327b53197765768ecafeff709ce31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12b0f5b94b46e307d64707e334c71093"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#a12b0f5b94b46e307d64707e334c71093">RESERVED_7</a> [24]</td></tr>
<tr class="separator:a12b0f5b94b46e307d64707e334c71093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade2bbb315207bfa88dd92da7afdd30df"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a4d41adcfbb8f98b31bfbe7d9f144d4fa"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_a_n___type.html#a4d41adcfbb8f98b31bfbe7d9f144d4fa">WMBn_CS</a></td></tr>
<tr class="memdesc:a4d41adcfbb8f98b31bfbe7d9f144d4fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wake Up Message Buffer Register for C/S, array offset: 0xB40, array step: 0x10.  <a href="struct_c_a_n___type_1_1_0d0.html#a4d41adcfbb8f98b31bfbe7d9f144d4fa">More...</a><br /></td></tr>
<tr class="separator:a4d41adcfbb8f98b31bfbe7d9f144d4fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c9e8d76e1149e40eb46cae752422ce3"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_a_n___type.html#a6c9e8d76e1149e40eb46cae752422ce3">WMBn_ID</a></td></tr>
<tr class="memdesc:a6c9e8d76e1149e40eb46cae752422ce3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wake Up Message Buffer Register for ID, array offset: 0xB44, array step: 0x10.  <a href="struct_c_a_n___type_1_1_0d0.html#a6c9e8d76e1149e40eb46cae752422ce3">More...</a><br /></td></tr>
<tr class="separator:a6c9e8d76e1149e40eb46cae752422ce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e48415297e9f681fa5669e8b41c98b4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_a_n___type.html#a2e48415297e9f681fa5669e8b41c98b4">WMBn_D03</a></td></tr>
<tr class="memdesc:a2e48415297e9f681fa5669e8b41c98b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wake Up Message Buffer Register for Data 0-3, array offset: 0xB48, array step: 0x10.  <a href="struct_c_a_n___type_1_1_0d0.html#a2e48415297e9f681fa5669e8b41c98b4">More...</a><br /></td></tr>
<tr class="separator:a2e48415297e9f681fa5669e8b41c98b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a588c1925b6163e91c2405036f3af54c5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_a_n___type.html#a588c1925b6163e91c2405036f3af54c5">WMBn_D47</a></td></tr>
<tr class="memdesc:a588c1925b6163e91c2405036f3af54c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wake Up Message Buffer Register Data 4-7, array offset: 0xB4C, array step: 0x10.  <a href="struct_c_a_n___type_1_1_0d0.html#a588c1925b6163e91c2405036f3af54c5">More...</a><br /></td></tr>
<tr class="separator:a588c1925b6163e91c2405036f3af54c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade2bbb315207bfa88dd92da7afdd30df"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#ade2bbb315207bfa88dd92da7afdd30df">WMB</a> [<a class="el" href="group___c_a_n___peripheral___access___layer.html#gaf6eba9dfa1f7077b183d7cf804810f16">CAN_WMB_COUNT</a>]</td></tr>
<tr class="separator:ade2bbb315207bfa88dd92da7afdd30df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7be48f9221b3280f367c322a84c4f80d"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#a7be48f9221b3280f367c322a84c4f80d">RESERVED_8</a> [128]</td></tr>
<tr class="separator:a7be48f9221b3280f367c322a84c4f80d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c03cda1df4c6f7c71ee274857e7a171"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#a2c03cda1df4c6f7c71ee274857e7a171">FDCTRL</a></td></tr>
<tr class="memdesc:a2c03cda1df4c6f7c71ee274857e7a171"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN FD Control Register, offset: 0xC00.  <a href="struct_c_a_n___type.html#a2c03cda1df4c6f7c71ee274857e7a171">More...</a><br /></td></tr>
<tr class="separator:a2c03cda1df4c6f7c71ee274857e7a171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3474ed6902852ea98ad143096d179a43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#a3474ed6902852ea98ad143096d179a43">FDCBT</a></td></tr>
<tr class="memdesc:a3474ed6902852ea98ad143096d179a43"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN FD Bit Timing Register, offset: 0xC04.  <a href="struct_c_a_n___type.html#a3474ed6902852ea98ad143096d179a43">More...</a><br /></td></tr>
<tr class="separator:a3474ed6902852ea98ad143096d179a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6729055d74e0945881de7a9bf406f3f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html#ad6729055d74e0945881de7a9bf406f3f">FDCRC</a></td></tr>
<tr class="memdesc:ad6729055d74e0945881de7a9bf406f3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN FD CRC Register, offset: 0xC08.  <a href="struct_c_a_n___type.html#ad6729055d74e0945881de7a9bf406f3f">More...</a><br /></td></tr>
<tr class="separator:ad6729055d74e0945881de7a9bf406f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CAN - Register Layout Typedef. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="af81370e9a1e6d7d445ba1c5a780ead88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af81370e9a1e6d7d445ba1c5a780ead88">&#9670;&nbsp;</a></span>CBT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CBT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN Bit Timing Register, offset: 0x50. </p>

</div>
</div>
<a id="aa45f956fe143e80070116cda6ecf5f1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa45f956fe143e80070116cda6ecf5f1b">&#9670;&nbsp;</a></span>CRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CRCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CRC Register, offset: 0x44. </p>

</div>
</div>
<a id="a57996484e084b8cc5005765971c49681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57996484e084b8cc5005765971c49681">&#9670;&nbsp;</a></span>CTRL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control 1 register, offset: 0x4. </p>

</div>
</div>
<a id="af073d0ef12e175e84b07fd899ff43277"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af073d0ef12e175e84b07fd899ff43277">&#9670;&nbsp;</a></span>CTRL1_PN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL1_PN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pretended Networking Control 1 Register, offset: 0xB00. </p>

</div>
</div>
<a id="aa664264685320acc9b7ce3c69b986c39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa664264685320acc9b7ce3c69b986c39">&#9670;&nbsp;</a></span>CTRL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control 2 register, offset: 0x34. </p>

</div>
</div>
<a id="a00d323e2e3b88dc1d55f399a45959826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00d323e2e3b88dc1d55f399a45959826">&#9670;&nbsp;</a></span>CTRL2_PN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL2_PN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pretended Networking Control 2 Register, offset: 0xB04. </p>

</div>
</div>
<a id="a1c146954c72b1cc2c05a85dd55ae5c9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c146954c72b1cc2c05a85dd55ae5c9b">&#9670;&nbsp;</a></span>ECR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ECR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Error Counter, offset: 0x1C. </p>

</div>
</div>
<a id="a6b6c4a2f3760d4fb727c7c070d0555e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b6c4a2f3760d4fb727c7c070d0555e4">&#9670;&nbsp;</a></span>ESR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ESR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Error and Status 1 register, offset: 0x20. </p>

</div>
</div>
<a id="a39e345241e4dcbd3d51d8aedfcdb03c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39e345241e4dcbd3d51d8aedfcdb03c8">&#9670;&nbsp;</a></span>ESR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ESR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Error and Status 2 register, offset: 0x38. </p>

</div>
</div>
<a id="a3474ed6902852ea98ad143096d179a43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3474ed6902852ea98ad143096d179a43">&#9670;&nbsp;</a></span>FDCBT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FDCBT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN FD Bit Timing Register, offset: 0xC04. </p>

</div>
</div>
<a id="ad6729055d74e0945881de7a9bf406f3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6729055d74e0945881de7a9bf406f3f">&#9670;&nbsp;</a></span>FDCRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t FDCRC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN FD CRC Register, offset: 0xC08. </p>

</div>
</div>
<a id="a2c03cda1df4c6f7c71ee274857e7a171"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c03cda1df4c6f7c71ee274857e7a171">&#9670;&nbsp;</a></span>FDCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FDCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN FD Control Register, offset: 0xC00. </p>

</div>
</div>
<a id="a89f46912ebd046e7ad432e50dc7de10e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89f46912ebd046e7ad432e50dc7de10e">&#9670;&nbsp;</a></span>FLT_DLC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLT_DLC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pretended Networking DLC Filter Register, offset: 0xB10. </p>

</div>
</div>
<a id="a66acff91df0f4fb9904b939c94380878"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66acff91df0f4fb9904b939c94380878">&#9670;&nbsp;</a></span>FLT_ID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLT_ID1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pretended Networking ID Filter 1 Register, offset: 0xB0C. </p>

</div>
</div>
<a id="a336ca9d4506c4fe0c5da9e050391bbbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a336ca9d4506c4fe0c5da9e050391bbbe">&#9670;&nbsp;</a></span>FLT_ID2_IDMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLT_ID2_IDMASK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pretended Networking ID Filter 2 Register / ID Mask Register, offset: 0xB1C. </p>

</div>
</div>
<a id="aa45c5366e27007e4ceedba56462d190c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa45c5366e27007e4ceedba56462d190c">&#9670;&nbsp;</a></span>IFLAG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IFLAG1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Flags 1 register, offset: 0x30. </p>

</div>
</div>
<a id="a0071f98a0dbef8205320a7b4b1dd9031"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0071f98a0dbef8205320a7b4b1dd9031">&#9670;&nbsp;</a></span>IMASK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMASK1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Masks 1 register, offset: 0x28. </p>

</div>
</div>
<a id="a27af4e9f888f0b7b1e8da7e002d98798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27af4e9f888f0b7b1e8da7e002d98798">&#9670;&nbsp;</a></span>MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Module Configuration Register, offset: 0x0. </p>

</div>
</div>
<a id="a2a1ff38ada513f08351be88fa5415406"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a1ff38ada513f08351be88fa5415406">&#9670;&nbsp;</a></span>PL1_HI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PL1_HI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pretended Networking Payload High Filter 1 Register, offset: 0xB18. </p>

</div>
</div>
<a id="a067e69553504894e09369327013fcdda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a067e69553504894e09369327013fcdda">&#9670;&nbsp;</a></span>PL1_LO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PL1_LO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pretended Networking Payload Low Filter 1 Register, offset: 0xB14. </p>

</div>
</div>
<a id="a398327b53197765768ecafeff709ce31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a398327b53197765768ecafeff709ce31">&#9670;&nbsp;</a></span>PL2_PLMASK_HI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PL2_PLMASK_HI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pretended Networking Payload High Filter 2 low order bits / Payload High Mask Register, offset: 0xB24. </p>

</div>
</div>
<a id="a67fa69ee29d76501d3533df82e7e632a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67fa69ee29d76501d3533df82e7e632a">&#9670;&nbsp;</a></span>PL2_PLMASK_LO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PL2_PLMASK_LO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pretended Networking Payload Low Filter 2 Register / Payload Low Mask Register, offset: 0xB20. </p>

</div>
</div>
<a id="a7282b53b7b50ec119d0c8cef03bd7af0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7282b53b7b50ec119d0c8cef03bd7af0">&#9670;&nbsp;</a></span>RAMn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RAMn[<a class="el" href="group___c_a_n___peripheral___access___layer.html#ga29658d0ecefbb4bfdbb1d3ec87b9dbe4">CAN_RAMn_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Embedded RAM, array offset: 0x80, array step: 0x4. </p>

</div>
</div>
<a id="a71277aaa40be4473ac2521981f273bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71277aaa40be4473ac2521981f273bd3">&#9670;&nbsp;</a></span>RESERVED_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a422ac2beba1cc5c797380d1c5832b885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a422ac2beba1cc5c797380d1c5832b885">&#9670;&nbsp;</a></span>RESERVED_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_1[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc19a07675d1806592b3ed4a92f91e1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc19a07675d1806592b3ed4a92f91e1c">&#9670;&nbsp;</a></span>RESERVED_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_2[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86684537b595133db57a7bcc73843d2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86684537b595133db57a7bcc73843d2a">&#9670;&nbsp;</a></span>RESERVED_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_3[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac69a17463d0d60995aaf9c4a6ebaee8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac69a17463d0d60995aaf9c4a6ebaee8e">&#9670;&nbsp;</a></span>RESERVED_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_4[44]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a754a74ec9bbb332248582984f052e5a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a754a74ec9bbb332248582984f052e5a0">&#9670;&nbsp;</a></span>RESERVED_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_5[1536]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4adcabd25db4bb33167566bc997cdc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4adcabd25db4bb33167566bc997cdc5">&#9670;&nbsp;</a></span>RESERVED_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_6[512]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12b0f5b94b46e307d64707e334c71093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12b0f5b94b46e307d64707e334c71093">&#9670;&nbsp;</a></span>RESERVED_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_7[24]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7be48f9221b3280f367c322a84c4f80d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7be48f9221b3280f367c322a84c4f80d">&#9670;&nbsp;</a></span>RESERVED_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_8[128]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30926c424788b94e5d29ab98cb8bac1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30926c424788b94e5d29ab98cb8bac1e">&#9670;&nbsp;</a></span>RX14MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RX14MASK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx 14 Mask register, offset: 0x14. </p>

</div>
</div>
<a id="ab3ebd58a3a24c6ca80f804ea56fd3d3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3ebd58a3a24c6ca80f804ea56fd3d3b">&#9670;&nbsp;</a></span>RX15MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RX15MASK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx 15 Mask register, offset: 0x18. </p>

</div>
</div>
<a id="a0dea8ce252243b9f7caaabeb24bd880a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dea8ce252243b9f7caaabeb24bd880a">&#9670;&nbsp;</a></span>RXFGMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXFGMASK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx FIFO Global Mask register, offset: 0x48. </p>

</div>
</div>
<a id="a068e84aeb58da0d6b60963aba62ca254"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a068e84aeb58da0d6b60963aba62ca254">&#9670;&nbsp;</a></span>RXFIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RXFIR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx FIFO Information Register, offset: 0x4C. </p>

</div>
</div>
<a id="a4931de67ca76faa8f6e5cbaa06a87247"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4931de67ca76faa8f6e5cbaa06a87247">&#9670;&nbsp;</a></span>RXIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXIMR[<a class="el" href="group___c_a_n___peripheral___access___layer.html#gaf43c8a3f50f289b5bb877205570ac1cc">CAN_RXIMR_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx Individual Mask Registers, array offset: 0x880, array step: 0x4. </p>

</div>
</div>
<a id="a5c2048bfa07070031acbee2dd7e64391"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c2048bfa07070031acbee2dd7e64391">&#9670;&nbsp;</a></span>RXMGMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXMGMASK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx Mailboxes Global Mask Register, offset: 0x10. </p>

</div>
</div>
<a id="ae7b8b29e4cdd642fd36ac94c68c33357"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7b8b29e4cdd642fd36ac94c68c33357">&#9670;&nbsp;</a></span>TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Free Running Timer, offset: 0x8. </p>

</div>
</div>
<a id="ade2bbb315207bfa88dd92da7afdd30df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade2bbb315207bfa88dd92da7afdd30df">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }  WMB[<a class="el" href="group___c_a_n___peripheral___access___layer.html#gaf6eba9dfa1f7077b183d7cf804810f16">CAN_WMB_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d41adcfbb8f98b31bfbe7d9f144d4fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d41adcfbb8f98b31bfbe7d9f144d4fa">&#9670;&nbsp;</a></span>WMBn_CS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t WMBn_CS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wake Up Message Buffer Register for C/S, array offset: 0xB40, array step: 0x10. </p>

</div>
</div>
<a id="a2e48415297e9f681fa5669e8b41c98b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e48415297e9f681fa5669e8b41c98b4">&#9670;&nbsp;</a></span>WMBn_D03</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t WMBn_D03</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wake Up Message Buffer Register for Data 0-3, array offset: 0xB48, array step: 0x10. </p>

</div>
</div>
<a id="a588c1925b6163e91c2405036f3af54c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a588c1925b6163e91c2405036f3af54c5">&#9670;&nbsp;</a></span>WMBn_D47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t WMBn_D47</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wake Up Message Buffer Register Data 4-7, array offset: 0xB4C, array step: 0x10. </p>

</div>
</div>
<a id="a6c9e8d76e1149e40eb46cae752422ce3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c9e8d76e1149e40eb46cae752422ce3">&#9670;&nbsp;</a></span>WMBn_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t WMBn_ID</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wake Up Message Buffer Register for ID, array offset: 0xB44, array step: 0x10. </p>

</div>
</div>
<a id="a2f5e095a4071db805dcd3c42a9a3fdc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f5e095a4071db805dcd3c42a9a3fdc9">&#9670;&nbsp;</a></span>WU_MTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WU_MTC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pretended Networking Wake Up Match Register, offset: 0xB08. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>include/<a class="el" href="_s32_k148_8h_source.html">S32K148.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_c_a_n___type.html">CAN_Type</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
