Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Tue Dec  9 16:49:40 2025
| Host         : DESKTOP-1OLKM82 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file gameLogic_timing_summary_routed.rpt -pb gameLogic_timing_summary_routed.pb -rpx gameLogic_timing_summary_routed.rpx -warn_on_violation
| Design       : gameLogic
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    6           
TIMING-18  Warning           Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (10)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: VGA_inst/vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: VGA_inst/vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.398        0.000                      0                   78        0.190        0.000                      0                   78        4.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.398        0.000                      0                   78        0.190        0.000                      0                   78        4.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.398ns  (required time - arrival time)
  Source:                 Turn_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cell9/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.627ns  (logic 0.583ns (22.190%)  route 2.044ns (77.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.566    10.087    clk_IBUF_BUFG
    SLICE_X15Y11         FDCE                                         r  Turn_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.459    10.546 f  Turn_reg/Q
                         net (fo=20, routed)          2.044    12.591    cell9/Turn
    SLICE_X3Y7           LUT5 (Prop_lut5_I1_O)        0.124    12.715 r  cell9/FSM_sequential_PS[0]_i_1__7/O
                         net (fo=1, routed)           0.000    12.715    cell9/NS[0]
    SLICE_X3Y7           FDRE                                         r  cell9/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.518    14.859    cell9/CLK
    SLICE_X3Y7           FDRE                                         r  cell9/FSM_sequential_PS_reg[0]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y7           FDRE (Setup_fdre_C_D)        0.029    15.113    cell9/FSM_sequential_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -12.715    
  -------------------------------------------------------------------
                         slack                                  2.398    

Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 Turn_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cell9/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.655ns  (logic 0.611ns (23.011%)  route 2.044ns (76.989%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.566    10.087    clk_IBUF_BUFG
    SLICE_X15Y11         FDCE                                         r  Turn_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.459    10.546 r  Turn_reg/Q
                         net (fo=20, routed)          2.044    12.591    cell9/Turn
    SLICE_X3Y7           LUT5 (Prop_lut5_I1_O)        0.152    12.743 r  cell9/FSM_sequential_PS[1]_i_1/O
                         net (fo=1, routed)           0.000    12.743    cell9/NS[1]
    SLICE_X3Y7           FDRE                                         r  cell9/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.518    14.859    cell9/CLK
    SLICE_X3Y7           FDRE                                         r  cell9/FSM_sequential_PS_reg[1]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y7           FDRE (Setup_fdre_C_D)        0.075    15.159    cell9/FSM_sequential_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -12.743    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 Turn_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cell7/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.527ns  (logic 0.583ns (23.069%)  route 1.944ns (76.931%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.566    10.087    clk_IBUF_BUFG
    SLICE_X15Y11         FDCE                                         r  Turn_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.459    10.546 f  Turn_reg/Q
                         net (fo=20, routed)          1.944    12.490    cell7/Turn
    SLICE_X2Y9           LUT5 (Prop_lut5_I1_O)        0.124    12.614 r  cell7/FSM_sequential_PS[0]_i_1__5/O
                         net (fo=1, routed)           0.000    12.614    cell7/NS_0[0]
    SLICE_X2Y9           FDRE                                         r  cell7/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.517    14.858    cell7/CLK
    SLICE_X2Y9           FDRE                                         r  cell7/FSM_sequential_PS_reg[0]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X2Y9           FDRE (Setup_fdre_C_D)        0.077    15.160    cell7/FSM_sequential_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -12.614    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.551ns  (required time - arrival time)
  Source:                 Turn_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cell6/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.474ns  (logic 0.583ns (23.565%)  route 1.891ns (76.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.566    10.087    clk_IBUF_BUFG
    SLICE_X15Y11         FDCE                                         r  Turn_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.459    10.546 f  Turn_reg/Q
                         net (fo=20, routed)          1.891    12.437    cell6/Turn
    SLICE_X3Y9           LUT5 (Prop_lut5_I1_O)        0.124    12.561 r  cell6/FSM_sequential_PS[0]_i_1/O
                         net (fo=1, routed)           0.000    12.561    cell6/NS[0]
    SLICE_X3Y9           FDRE                                         r  cell6/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.517    14.858    cell6/CLK
    SLICE_X3Y9           FDRE                                         r  cell6/FSM_sequential_PS_reg[0]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X3Y9           FDRE (Setup_fdre_C_D)        0.029    15.112    cell6/FSM_sequential_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -12.561    
  -------------------------------------------------------------------
                         slack                                  2.551    

Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 Turn_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cell6/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.502ns  (logic 0.611ns (24.420%)  route 1.891ns (75.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.566    10.087    clk_IBUF_BUFG
    SLICE_X15Y11         FDCE                                         r  Turn_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.459    10.546 r  Turn_reg/Q
                         net (fo=20, routed)          1.891    12.437    cell6/Turn
    SLICE_X3Y9           LUT5 (Prop_lut5_I1_O)        0.152    12.589 r  cell6/FSM_sequential_PS[1]_i_1__0/O
                         net (fo=1, routed)           0.000    12.589    cell6/NS[1]
    SLICE_X3Y9           FDRE                                         r  cell6/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.517    14.858    cell6/CLK
    SLICE_X3Y9           FDRE                                         r  cell6/FSM_sequential_PS_reg[1]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X3Y9           FDRE (Setup_fdre_C_D)        0.075    15.158    cell6/FSM_sequential_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -12.589    
  -------------------------------------------------------------------
                         slack                                  2.569    

Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 Turn_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cell7/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.519ns  (logic 0.575ns (22.825%)  route 1.944ns (77.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.566    10.087    clk_IBUF_BUFG
    SLICE_X15Y11         FDCE                                         r  Turn_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.459    10.546 r  Turn_reg/Q
                         net (fo=20, routed)          1.944    12.490    cell7/Turn
    SLICE_X2Y9           LUT5 (Prop_lut5_I1_O)        0.116    12.606 r  cell7/FSM_sequential_PS[1]_i_1__6/O
                         net (fo=1, routed)           0.000    12.606    cell7/NS_0[1]
    SLICE_X2Y9           FDRE                                         r  cell7/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.517    14.858    cell7/CLK
    SLICE_X2Y9           FDRE                                         r  cell7/FSM_sequential_PS_reg[1]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X2Y9           FDRE (Setup_fdre_C_D)        0.118    15.201    cell7/FSM_sequential_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -12.606    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.778ns  (required time - arrival time)
  Source:                 Turn_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cell8/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.249ns  (logic 0.583ns (25.923%)  route 1.666ns (74.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.566    10.087    clk_IBUF_BUFG
    SLICE_X15Y11         FDCE                                         r  Turn_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.459    10.546 f  Turn_reg/Q
                         net (fo=20, routed)          1.666    12.212    cell8/Turn
    SLICE_X3Y9           LUT5 (Prop_lut5_I1_O)        0.124    12.336 r  cell8/FSM_sequential_PS[0]_i_1__6/O
                         net (fo=1, routed)           0.000    12.336    cell8/NS[0]
    SLICE_X3Y9           FDRE                                         r  cell8/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.517    14.858    cell8/CLK
    SLICE_X3Y9           FDRE                                         r  cell8/FSM_sequential_PS_reg[0]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X3Y9           FDRE (Setup_fdre_C_D)        0.031    15.114    cell8/FSM_sequential_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -12.336    
  -------------------------------------------------------------------
                         slack                                  2.778    

Slack (MET) :             2.796ns  (required time - arrival time)
  Source:                 Turn_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cell8/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.275ns  (logic 0.609ns (26.769%)  route 1.666ns (73.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.566    10.087    clk_IBUF_BUFG
    SLICE_X15Y11         FDCE                                         r  Turn_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.459    10.546 r  Turn_reg/Q
                         net (fo=20, routed)          1.666    12.212    cell8/Turn
    SLICE_X3Y9           LUT5 (Prop_lut5_I1_O)        0.150    12.362 r  cell8/FSM_sequential_PS[1]_i_1__7/O
                         net (fo=1, routed)           0.000    12.362    cell8/NS[1]
    SLICE_X3Y9           FDRE                                         r  cell8/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.517    14.858    cell8/CLK
    SLICE_X3Y9           FDRE                                         r  cell8/FSM_sequential_PS_reg[1]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X3Y9           FDRE (Setup_fdre_C_D)        0.075    15.158    cell8/FSM_sequential_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -12.362    
  -------------------------------------------------------------------
                         slack                                  2.796    

Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 Turn_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            turnDisplay/seg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.585ns  (logic 0.583ns (36.784%)  route 1.002ns (63.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.566    10.087    clk_IBUF_BUFG
    SLICE_X15Y11         FDCE                                         r  Turn_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.459    10.546 f  Turn_reg/Q
                         net (fo=20, routed)          0.427    10.973    turnDisplay/Turn
    SLICE_X15Y11         LUT1 (Prop_lut1_I0_O)        0.124    11.097 r  turnDisplay/seg[2]_i_1/O
                         net (fo=5, routed)           0.575    11.672    turnDisplay/seg[2]_i_1_n_0
    SLICE_X14Y18         FDRE                                         r  turnDisplay/seg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.440    14.781    turnDisplay/CLK
    SLICE_X14Y18         FDRE                                         r  turnDisplay/seg_reg[2]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X14Y18         FDRE (Setup_fdre_C_R)       -0.524    14.496    turnDisplay/seg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                         -11.672    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.898ns  (required time - arrival time)
  Source:                 Turn_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            turnDisplay/seg_reg[6]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.953ns  (logic 0.583ns (29.844%)  route 1.370ns (70.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.566    10.087    clk_IBUF_BUFG
    SLICE_X15Y11         FDCE                                         r  Turn_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.459    10.546 f  Turn_reg/Q
                         net (fo=20, routed)          0.427    10.973    turnDisplay/Turn
    SLICE_X15Y11         LUT1 (Prop_lut1_I0_O)        0.124    11.097 r  turnDisplay/seg[2]_i_1/O
                         net (fo=5, routed)           0.944    12.041    turnDisplay/seg[2]_i_1_n_0
    SLICE_X15Y18         FDRE                                         r  turnDisplay/seg_reg[6]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.440    14.781    turnDisplay/CLK
    SLICE_X15Y18         FDRE                                         r  turnDisplay/seg_reg[6]_lopt_replica_2/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X15Y18         FDRE (Setup_fdre_C_D)       -0.081    14.939    turnDisplay/seg_reg[6]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -12.041    
  -------------------------------------------------------------------
                         slack                                  2.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 myIn_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevIn_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.280ns  (logic 0.146ns (52.128%)  route 0.134ns (47.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 6.961 - 5.000 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 6.446 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.563     6.446    clk_IBUF_BUFG
    SLICE_X13Y12         FDCE                                         r  myIn_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.146     6.592 r  myIn_reg[1]/Q
                         net (fo=3, routed)           0.134     6.726    myIn[1]
    SLICE_X13Y11         FDCE                                         r  prevIn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     6.961    clk_IBUF_BUFG
    SLICE_X13Y11         FDCE                                         r  prevIn_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.498     6.463    
    SLICE_X13Y11         FDCE (Hold_fdce_C_D)         0.073     6.536    prevIn_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.536    
                         arrival time                           6.726    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 myIn_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevIn_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.287ns  (logic 0.167ns (58.212%)  route 0.120ns (41.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 6.961 - 5.000 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.564     6.447    clk_IBUF_BUFG
    SLICE_X14Y10         FDCE                                         r  myIn_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDCE (Prop_fdce_C_Q)         0.167     6.614 r  myIn_reg[8]/Q
                         net (fo=3, routed)           0.120     6.734    myIn[8]
    SLICE_X14Y10         FDCE                                         r  prevIn_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     6.961    clk_IBUF_BUFG
    SLICE_X14Y10         FDCE                                         r  prevIn_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.447    
    SLICE_X14Y10         FDCE (Hold_fdce_C_D)         0.067     6.514    prevIn_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.514    
                         arrival time                           6.734    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Turn_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Turn_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.319ns  (logic 0.191ns (59.922%)  route 0.128ns (40.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 6.961 - 5.000 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.564     6.447    clk_IBUF_BUFG
    SLICE_X15Y11         FDCE                                         r  Turn_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.146     6.593 r  Turn_reg/Q
                         net (fo=20, routed)          0.128     6.721    Turn
    SLICE_X15Y11         LUT6 (Prop_lut6_I5_O)        0.045     6.766 r  Turn_i_1/O
                         net (fo=1, routed)           0.000     6.766    Turn_i_1_n_0
    SLICE_X15Y11         FDCE                                         r  Turn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     6.961    clk_IBUF_BUFG
    SLICE_X15Y11         FDCE                                         r  Turn_reg/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.447    
    SLICE_X15Y11         FDCE (Hold_fdce_C_D)         0.098     6.545    Turn_reg
  -------------------------------------------------------------------
                         required time                         -6.545    
                         arrival time                           6.766    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 myIn_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevIn_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.320ns  (logic 0.146ns (45.652%)  route 0.174ns (54.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 6.961 - 5.000 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.564     6.447    clk_IBUF_BUFG
    SLICE_X13Y10         FDCE                                         r  myIn_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDCE (Prop_fdce_C_Q)         0.146     6.593 r  myIn_reg[2]/Q
                         net (fo=3, routed)           0.174     6.767    myIn[2]
    SLICE_X13Y11         FDCE                                         r  prevIn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     6.961    clk_IBUF_BUFG
    SLICE_X13Y11         FDCE                                         r  prevIn_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.498     6.463    
    SLICE_X13Y11         FDCE (Hold_fdce_C_D)         0.077     6.540    prevIn_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.540    
                         arrival time                           6.767    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 VGA_inst/vga_sync_unit/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/vga_sync_unit/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.032%)  route 0.186ns (49.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.567     1.450    VGA_inst/vga_sync_unit/CLK
    SLICE_X15Y2          FDCE                                         r  VGA_inst/vga_sync_unit/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  VGA_inst/vga_sync_unit/v_count_reg_reg[8]/Q
                         net (fo=132, routed)         0.186     1.777    VGA_inst/vga_sync_unit/Q[7]
    SLICE_X14Y1          LUT6 (Prop_lut6_I2_O)        0.045     1.822 r  VGA_inst/vga_sync_unit/v_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.822    VGA_inst/vga_sync_unit/v_count_reg[2]_i_1_n_0
    SLICE_X14Y1          FDCE                                         r  VGA_inst/vga_sync_unit/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.837     1.964    VGA_inst/vga_sync_unit/CLK
    SLICE_X14Y1          FDCE                                         r  VGA_inst/vga_sync_unit/v_count_reg_reg[2]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X14Y1          FDCE (Hold_fdce_C_D)         0.121     1.587    VGA_inst/vga_sync_unit/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 myIn_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevIn_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.333ns  (logic 0.167ns (50.118%)  route 0.166ns (49.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 6.961 - 5.000 ) 
    Source Clock Delay      (SCD):    1.448ns = ( 6.448 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.565     6.448    clk_IBUF_BUFG
    SLICE_X12Y9          FDCE                                         r  myIn_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDCE (Prop_fdce_C_Q)         0.167     6.615 r  myIn_reg[7]/Q
                         net (fo=3, routed)           0.166     6.781    myIn[7]
    SLICE_X15Y11         FDCE                                         r  prevIn_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     6.961    clk_IBUF_BUFG
    SLICE_X15Y11         FDCE                                         r  prevIn_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.498     6.463    
    SLICE_X15Y11         FDCE (Hold_fdce_C_D)         0.077     6.540    prevIn_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.540    
                         arrival time                           6.781    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 VGA_inst/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/vga_sync_unit/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.189ns (52.041%)  route 0.174ns (47.959%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.477    VGA_inst/vga_sync_unit/CLK
    SLICE_X5Y2           FDCE                                         r  VGA_inst/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  VGA_inst/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=75, routed)          0.174     1.792    VGA_inst/vga_sync_unit/h_count_reg_reg[8]_0[1]
    SLICE_X4Y1           LUT4 (Prop_lut4_I3_O)        0.048     1.840 r  VGA_inst/vga_sync_unit/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.840    VGA_inst/vga_sync_unit/h_count_reg[3]_i_1_n_0
    SLICE_X4Y1           FDCE                                         r  VGA_inst/vga_sync_unit/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.865     1.992    VGA_inst/vga_sync_unit/CLK
    SLICE_X4Y1           FDCE                                         r  VGA_inst/vga_sync_unit/h_count_reg_reg[3]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X4Y1           FDCE (Hold_fdce_C_D)         0.105     1.598    VGA_inst/vga_sync_unit/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 myIn_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevIn_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.334ns  (logic 0.167ns (50.012%)  route 0.167ns (49.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 6.961 - 5.000 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.564     6.447    clk_IBUF_BUFG
    SLICE_X12Y10         FDCE                                         r  myIn_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDCE (Prop_fdce_C_Q)         0.167     6.614 r  myIn_reg[6]/Q
                         net (fo=3, routed)           0.167     6.781    myIn[6]
    SLICE_X15Y11         FDCE                                         r  prevIn_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     6.961    clk_IBUF_BUFG
    SLICE_X15Y11         FDCE                                         r  prevIn_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.498     6.463    
    SLICE_X15Y11         FDCE (Hold_fdce_C_D)         0.073     6.536    prevIn_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.536    
                         arrival time                           6.781    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 cell3/FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cell3/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.726%)  route 0.193ns (51.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.592     1.475    cell3/CLK
    SLICE_X5Y9           FDRE                                         r  cell3/FSM_sequential_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141     1.616 f  cell3/FSM_sequential_PS_reg[0]/Q
                         net (fo=27, routed)          0.193     1.809    cell3/Q[0]
    SLICE_X5Y9           LUT5 (Prop_lut5_I0_O)        0.042     1.851 r  cell3/FSM_sequential_PS[1]_i_1__3/O
                         net (fo=1, routed)           0.000     1.851    cell3/NS[1]
    SLICE_X5Y9           FDRE                                         r  cell3/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.863     1.990    cell3/CLK
    SLICE_X5Y9           FDRE                                         r  cell3/FSM_sequential_PS_reg[1]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X5Y9           FDRE (Hold_fdre_C_D)         0.107     1.582    cell3/FSM_sequential_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 cell6/FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cell6/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.438%)  route 0.195ns (51.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.477    cell6/CLK
    SLICE_X3Y9           FDRE                                         r  cell6/FSM_sequential_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 f  cell6/FSM_sequential_PS_reg[0]/Q
                         net (fo=30, routed)          0.195     1.813    cell6/Q[0]
    SLICE_X3Y9           LUT5 (Prop_lut5_I0_O)        0.042     1.855 r  cell6/FSM_sequential_PS[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.855    cell6/NS[1]
    SLICE_X3Y9           FDRE                                         r  cell6/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.865     1.992    cell6/CLK
    SLICE_X3Y9           FDRE                                         r  cell6/FSM_sequential_PS_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y9           FDRE (Hold_fdre_C_D)         0.107     1.584    cell6/FSM_sequential_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y11   Turn_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y11   myIn_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y12   myIn_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y10   myIn_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y9    myIn_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y7    myIn_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y9    myIn_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y10   myIn_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y9    myIn_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y11   Turn_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y11   Turn_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y11   myIn_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y11   myIn_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y12   myIn_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y12   myIn_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y10   myIn_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y10   myIn_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y9    myIn_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y9    myIn_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y11   Turn_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y11   Turn_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y11   myIn_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y11   myIn_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y12   myIn_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y12   myIn_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y10   myIn_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y10   myIn_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y9    myIn_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y9    myIn_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_inst/pDisp_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.753ns  (logic 4.318ns (49.340%)  route 4.434ns (50.660%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE                         0.000     0.000 r  VGA_inst/pDisp_reg[1]/C
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.664     0.664 f  VGA_inst/pDisp_reg[1]/Q
                         net (fo=1, routed)           0.502     1.166    VGA_inst/pDisp[1]
    SLICE_X0Y4           LUT2 (Prop_lut2_I1_O)        0.124     1.290 r  VGA_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           3.932     5.222    rgb_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530     8.753 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.753    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/pDisp_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.249ns  (logic 4.293ns (52.048%)  route 3.956ns (47.952%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE                         0.000     0.000 r  VGA_inst/pDisp_reg[1]/C
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.664     0.664 f  VGA_inst/pDisp_reg[1]/Q
                         net (fo=1, routed)           0.502     1.166    VGA_inst/pDisp[1]
    SLICE_X0Y4           LUT2 (Prop_lut2_I1_O)        0.124     1.290 r  VGA_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           3.454     4.744    rgb_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505     8.249 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.249    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/pDisp_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.122ns  (logic 4.317ns (53.155%)  route 3.805ns (46.845%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE                         0.000     0.000 r  VGA_inst/pDisp_reg[1]/C
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.664     0.664 f  VGA_inst/pDisp_reg[1]/Q
                         net (fo=1, routed)           0.502     1.166    VGA_inst/pDisp[1]
    SLICE_X0Y4           LUT2 (Prop_lut2_I1_O)        0.124     1.290 r  VGA_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           3.303     4.593    rgb_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529     8.122 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.122    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/pDisp_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.821ns  (logic 4.309ns (55.097%)  route 3.512ns (44.903%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE                         0.000     0.000 r  VGA_inst/pDisp_reg[1]/C
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.664     0.664 f  VGA_inst/pDisp_reg[1]/Q
                         net (fo=1, routed)           0.502     1.166    VGA_inst/pDisp[1]
    SLICE_X0Y4           LUT2 (Prop_lut2_I1_O)        0.124     1.290 r  VGA_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           3.010     4.300    rgb_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521     7.821 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.821    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/pDisp_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.673ns  (logic 4.313ns (56.203%)  route 3.361ns (43.797%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE                         0.000     0.000 r  VGA_inst/pDisp_reg[1]/C
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.664     0.664 f  VGA_inst/pDisp_reg[1]/Q
                         net (fo=1, routed)           0.502     1.166    VGA_inst/pDisp[1]
    SLICE_X0Y4           LUT2 (Prop_lut2_I1_O)        0.124     1.290 r  VGA_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.859     4.149    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525     7.673 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.673    rgb[3]
    J18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/pDisp_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.501ns  (logic 4.291ns (57.209%)  route 3.210ns (42.791%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE                         0.000     0.000 r  VGA_inst/pDisp_reg[1]/C
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.664     0.664 f  VGA_inst/pDisp_reg[1]/Q
                         net (fo=1, routed)           0.502     1.166    VGA_inst/pDisp[1]
    SLICE_X0Y4           LUT2 (Prop_lut2_I1_O)        0.124     1.290 r  VGA_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.708     3.998    rgb_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503     7.501 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.501    rgb[1]
    L18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/pDisp_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.483ns  (logic 4.283ns (57.240%)  route 3.200ns (42.760%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE                         0.000     0.000 r  VGA_inst/pDisp_reg[1]/C
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.664     0.664 f  VGA_inst/pDisp_reg[1]/Q
                         net (fo=1, routed)           0.502     1.166    VGA_inst/pDisp[1]
    SLICE_X0Y4           LUT2 (Prop_lut2_I1_O)        0.124     1.290 r  VGA_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.698     3.988    rgb_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495     7.483 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.483    rgb[0]
    N18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/pDisp_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.366ns  (logic 4.307ns (58.471%)  route 3.059ns (41.529%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE                         0.000     0.000 r  VGA_inst/pDisp_reg[1]/C
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.664     0.664 f  VGA_inst/pDisp_reg[1]/Q
                         net (fo=1, routed)           0.502     1.166    VGA_inst/pDisp[1]
    SLICE_X0Y4           LUT2 (Prop_lut2_I1_O)        0.124     1.290 r  VGA_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.557     3.847    rgb_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519     7.366 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.366    rgb[2]
    K18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/pDisp_reg[0]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.086ns  (logic 4.188ns (59.103%)  route 2.898ns (40.897%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  VGA_inst/pDisp_reg[0]_lopt_replica_3/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.664     0.664 r  VGA_inst/pDisp_reg[0]_lopt_replica_3/Q
                         net (fo=1, routed)           2.898     3.562    lopt_2
    G19                  OBUF (Prop_obuf_I_O)         3.524     7.085 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.085    rgb[8]
    G19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/pDisp_reg[0]_lopt_replica_4/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.966ns  (logic 4.183ns (60.050%)  route 2.783ns (39.950%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  VGA_inst/pDisp_reg[0]_lopt_replica_4/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.664     0.664 r  VGA_inst/pDisp_reg[0]_lopt_replica_4/Q
                         net (fo=1, routed)           2.783     3.447    lopt_3
    H19                  OBUF (Prop_obuf_I_O)         3.519     6.966 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.966    rgb[9]
    H19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            VGA_inst/pDisp_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.357ns  (logic 0.210ns (15.442%)  route 1.147ns (84.558%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Reset_IBUF_inst/O
                         net (fo=68, routed)          1.147     1.357    VGA_inst/AR[0]
    SLICE_X0Y4           FDCE                                         f  VGA_inst/pDisp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            VGA_inst/pDisp_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.413ns  (logic 0.210ns (14.825%)  route 1.204ns (85.175%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Reset_IBUF_inst/O
                         net (fo=68, routed)          1.204     1.413    VGA_inst/AR[0]
    SLICE_X1Y5           FDCE                                         f  VGA_inst/pDisp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            VGA_inst/pDisp_reg[0]_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.418ns  (logic 0.210ns (14.780%)  route 1.208ns (85.220%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Reset_IBUF_inst/O
                         net (fo=68, routed)          1.208     1.418    VGA_inst/AR[0]
    SLICE_X0Y5           FDCE                                         f  VGA_inst/pDisp_reg[0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            VGA_inst/pDisp_reg[0]_lopt_replica_2/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.418ns  (logic 0.210ns (14.780%)  route 1.208ns (85.220%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Reset_IBUF_inst/O
                         net (fo=68, routed)          1.208     1.418    VGA_inst/AR[0]
    SLICE_X0Y5           FDCE                                         f  VGA_inst/pDisp_reg[0]_lopt_replica_2/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            VGA_inst/pDisp_reg[0]_lopt_replica_3/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.418ns  (logic 0.210ns (14.780%)  route 1.208ns (85.220%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Reset_IBUF_inst/O
                         net (fo=68, routed)          1.208     1.418    VGA_inst/AR[0]
    SLICE_X0Y5           FDCE                                         f  VGA_inst/pDisp_reg[0]_lopt_replica_3/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            VGA_inst/pDisp_reg[0]_lopt_replica_4/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.418ns  (logic 0.210ns (14.780%)  route 1.208ns (85.220%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Reset_IBUF_inst/O
                         net (fo=68, routed)          1.208     1.418    VGA_inst/AR[0]
    SLICE_X0Y5           FDCE                                         f  VGA_inst/pDisp_reg[0]_lopt_replica_4/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/pDisp_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.116ns  (logic 1.412ns (66.711%)  route 0.704ns (33.289%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  VGA_inst/pDisp_reg[0]_lopt_replica_2/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.208     0.208 r  VGA_inst/pDisp_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           0.704     0.912    lopt_1
    N19                  OBUF (Prop_obuf_I_O)         1.204     2.116 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.116    rgb[11]
    N19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/pDisp_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.135ns  (logic 1.433ns (67.122%)  route 0.702ns (32.878%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  VGA_inst/pDisp_reg[0]_lopt_replica/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.208     0.208 r  VGA_inst/pDisp_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.702     0.910    lopt
    J19                  OBUF (Prop_obuf_I_O)         1.225     2.135 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.135    rgb[10]
    J19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/pDisp_reg[0]_lopt_replica_4/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.428ns (64.649%)  route 0.781ns (35.351%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  VGA_inst/pDisp_reg[0]_lopt_replica_4/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.208     0.208 r  VGA_inst/pDisp_reg[0]_lopt_replica_4/Q
                         net (fo=1, routed)           0.781     0.989    lopt_3
    H19                  OBUF (Prop_obuf_I_O)         1.220     2.209 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.209    rgb[9]
    H19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/pDisp_reg[0]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.301ns  (logic 1.433ns (62.251%)  route 0.869ns (37.749%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  VGA_inst/pDisp_reg[0]_lopt_replica_3/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.208     0.208 r  VGA_inst/pDisp_reg[0]_lopt_replica_3/Q
                         net (fo=1, routed)           0.869     1.077    lopt_2
    G19                  OBUF (Prop_obuf_I_O)         1.225     2.301 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.301    rgb[8]
    G19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_inst/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/pDisp_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.013ns  (logic 2.415ns (17.234%)  route 11.598ns (82.766%))
  Logic Levels:           10  (CARRY4=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.636     5.157    VGA_inst/vga_sync_unit/CLK
    SLICE_X5Y2           FDCE                                         r  VGA_inst/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  VGA_inst/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=75, routed)          3.118     8.731    VGA_inst/vga_sync_unit/h_count_reg_reg[8]_0[1]
    SLICE_X9Y7           LUT5 (Prop_lut5_I2_O)        0.124     8.855 r  VGA_inst/vga_sync_unit/i__carry_i_7__20/O
                         net (fo=10, routed)          1.210    10.065    VGA_inst/vga_sync_unit/i__carry_i_7__20_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I4_O)        0.124    10.189 r  VGA_inst/vga_sync_unit/i__carry_i_5__39/O
                         net (fo=48, routed)          3.278    13.467    VGA_inst/vga_sync_unit/i__carry_i_5__39_n_0
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.124    13.591 r  VGA_inst/vga_sync_unit/i__carry__0_i_3__10/O
                         net (fo=1, routed)           0.000    13.591    VGA_inst/vga_sync_unit_n_249
    SLICE_X7Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.141 r  VGA_inst/pDisp2_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.141    VGA_inst/pDisp2_inferred__16/i__carry__0_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.369 r  VGA_inst/pDisp2_inferred__16/i__carry__1/CO[2]
                         net (fo=1, routed)           0.812    15.181    VGA_inst/vga_sync_unit/CO[0]
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.313    15.494 f  VGA_inst/vga_sync_unit/pDisp[0]_i_40/O
                         net (fo=1, routed)           1.100    16.593    VGA_inst/vga_sync_unit/pDisp[0]_i_40_n_0
    SLICE_X1Y5           LUT4 (Prop_lut4_I2_O)        0.124    16.717 r  VGA_inst/vga_sync_unit/pDisp[0]_i_18/O
                         net (fo=2, routed)           0.651    17.368    cell1/pDisp[1]_i_6_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.124    17.492 r  cell1/pDisp[1]_i_18/O
                         net (fo=1, routed)           0.491    17.983    cell1/pDisp[1]_i_18_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I1_O)        0.124    18.107 r  cell1/pDisp[1]_i_6/O
                         net (fo=1, routed)           0.939    19.046    VGA_inst/vga_sync_unit/pDisp_reg[1]
    SLICE_X0Y4           LUT6 (Prop_lut6_I5_O)        0.124    19.170 r  VGA_inst/vga_sync_unit/pDisp[1]_i_1/O
                         net (fo=1, routed)           0.000    19.170    VGA_inst/vga_sync_unit_n_62
    SLICE_X0Y4           FDCE                                         r  VGA_inst/pDisp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/pDisp_reg[0]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.639ns  (logic 2.256ns (16.541%)  route 11.383ns (83.459%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.636     5.157    VGA_inst/vga_sync_unit/CLK
    SLICE_X5Y2           FDCE                                         r  VGA_inst/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  VGA_inst/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=75, routed)          3.118     8.731    VGA_inst/vga_sync_unit/h_count_reg_reg[8]_0[1]
    SLICE_X9Y7           LUT5 (Prop_lut5_I2_O)        0.124     8.855 r  VGA_inst/vga_sync_unit/i__carry_i_7__20/O
                         net (fo=10, routed)          1.210    10.065    VGA_inst/vga_sync_unit/i__carry_i_7__20_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I4_O)        0.124    10.189 r  VGA_inst/vga_sync_unit/i__carry_i_5__39/O
                         net (fo=48, routed)          2.546    12.735    VGA_inst/vga_sync_unit/i__carry_i_5__39_n_0
    SLICE_X11Y0          LUT6 (Prop_lut6_I0_O)        0.124    12.859 r  VGA_inst/vga_sync_unit/i__carry_i_1/O
                         net (fo=1, routed)           0.000    12.859    VGA_inst/vga_sync_unit_n_27
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.260 r  VGA_inst/pDisp2_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.260    VGA_inst/pDisp2_inferred__3/i__carry_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.374 r  VGA_inst/pDisp2_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.374    VGA_inst/pDisp2_inferred__3/i__carry__0_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.602 r  VGA_inst/pDisp2_inferred__3/i__carry__1/CO[2]
                         net (fo=1, routed)           0.692    14.294    VGA_inst/vga_sync_unit/pDisp[0]_i_7_1[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I1_O)        0.313    14.607 f  VGA_inst/vga_sync_unit/pDisp[0]_i_20/O
                         net (fo=1, routed)           0.957    15.564    VGA_inst/vga_sync_unit/pDisp[0]_i_20_n_0
    SLICE_X9Y8           LUT4 (Prop_lut4_I2_O)        0.124    15.688 r  VGA_inst/vga_sync_unit/pDisp[0]_i_7/O
                         net (fo=2, routed)           1.214    16.902    VGA_inst/vga_sync_unit/FSM_sequential_PS_reg[1]_1
    SLICE_X0Y7           LUT3 (Prop_lut3_I0_O)        0.124    17.026 r  VGA_inst/vga_sync_unit/pDisp[0]_i_3/O
                         net (fo=2, routed)           0.785    17.811    VGA_inst/vga_sync_unit/pDisp[0]_i_3_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I1_O)        0.124    17.935 r  VGA_inst/vga_sync_unit/pDisp[0]_i_1/O
                         net (fo=5, routed)           0.861    18.796    VGA_inst/vga_sync_unit_n_63
    SLICE_X0Y5           FDCE                                         r  VGA_inst/pDisp_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/pDisp_reg[0]_lopt_replica_4/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.452ns  (logic 2.256ns (16.770%)  route 11.196ns (83.230%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.636     5.157    VGA_inst/vga_sync_unit/CLK
    SLICE_X5Y2           FDCE                                         r  VGA_inst/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  VGA_inst/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=75, routed)          3.118     8.731    VGA_inst/vga_sync_unit/h_count_reg_reg[8]_0[1]
    SLICE_X9Y7           LUT5 (Prop_lut5_I2_O)        0.124     8.855 r  VGA_inst/vga_sync_unit/i__carry_i_7__20/O
                         net (fo=10, routed)          1.210    10.065    VGA_inst/vga_sync_unit/i__carry_i_7__20_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I4_O)        0.124    10.189 r  VGA_inst/vga_sync_unit/i__carry_i_5__39/O
                         net (fo=48, routed)          2.546    12.735    VGA_inst/vga_sync_unit/i__carry_i_5__39_n_0
    SLICE_X11Y0          LUT6 (Prop_lut6_I0_O)        0.124    12.859 r  VGA_inst/vga_sync_unit/i__carry_i_1/O
                         net (fo=1, routed)           0.000    12.859    VGA_inst/vga_sync_unit_n_27
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.260 r  VGA_inst/pDisp2_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.260    VGA_inst/pDisp2_inferred__3/i__carry_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.374 r  VGA_inst/pDisp2_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.374    VGA_inst/pDisp2_inferred__3/i__carry__0_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.602 r  VGA_inst/pDisp2_inferred__3/i__carry__1/CO[2]
                         net (fo=1, routed)           0.692    14.294    VGA_inst/vga_sync_unit/pDisp[0]_i_7_1[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I1_O)        0.313    14.607 f  VGA_inst/vga_sync_unit/pDisp[0]_i_20/O
                         net (fo=1, routed)           0.957    15.564    VGA_inst/vga_sync_unit/pDisp[0]_i_20_n_0
    SLICE_X9Y8           LUT4 (Prop_lut4_I2_O)        0.124    15.688 r  VGA_inst/vga_sync_unit/pDisp[0]_i_7/O
                         net (fo=2, routed)           1.214    16.902    VGA_inst/vga_sync_unit/FSM_sequential_PS_reg[1]_1
    SLICE_X0Y7           LUT3 (Prop_lut3_I0_O)        0.124    17.026 r  VGA_inst/vga_sync_unit/pDisp[0]_i_3/O
                         net (fo=2, routed)           0.785    17.811    VGA_inst/vga_sync_unit/pDisp[0]_i_3_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I1_O)        0.124    17.935 r  VGA_inst/vga_sync_unit/pDisp[0]_i_1/O
                         net (fo=5, routed)           0.674    18.609    VGA_inst/vga_sync_unit_n_63
    SLICE_X0Y5           FDCE                                         r  VGA_inst/pDisp_reg[0]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/pDisp_reg[0]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.449ns  (logic 2.256ns (16.774%)  route 11.193ns (83.226%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.636     5.157    VGA_inst/vga_sync_unit/CLK
    SLICE_X5Y2           FDCE                                         r  VGA_inst/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  VGA_inst/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=75, routed)          3.118     8.731    VGA_inst/vga_sync_unit/h_count_reg_reg[8]_0[1]
    SLICE_X9Y7           LUT5 (Prop_lut5_I2_O)        0.124     8.855 r  VGA_inst/vga_sync_unit/i__carry_i_7__20/O
                         net (fo=10, routed)          1.210    10.065    VGA_inst/vga_sync_unit/i__carry_i_7__20_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I4_O)        0.124    10.189 r  VGA_inst/vga_sync_unit/i__carry_i_5__39/O
                         net (fo=48, routed)          2.546    12.735    VGA_inst/vga_sync_unit/i__carry_i_5__39_n_0
    SLICE_X11Y0          LUT6 (Prop_lut6_I0_O)        0.124    12.859 r  VGA_inst/vga_sync_unit/i__carry_i_1/O
                         net (fo=1, routed)           0.000    12.859    VGA_inst/vga_sync_unit_n_27
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.260 r  VGA_inst/pDisp2_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.260    VGA_inst/pDisp2_inferred__3/i__carry_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.374 r  VGA_inst/pDisp2_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.374    VGA_inst/pDisp2_inferred__3/i__carry__0_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.602 r  VGA_inst/pDisp2_inferred__3/i__carry__1/CO[2]
                         net (fo=1, routed)           0.692    14.294    VGA_inst/vga_sync_unit/pDisp[0]_i_7_1[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I1_O)        0.313    14.607 f  VGA_inst/vga_sync_unit/pDisp[0]_i_20/O
                         net (fo=1, routed)           0.957    15.564    VGA_inst/vga_sync_unit/pDisp[0]_i_20_n_0
    SLICE_X9Y8           LUT4 (Prop_lut4_I2_O)        0.124    15.688 r  VGA_inst/vga_sync_unit/pDisp[0]_i_7/O
                         net (fo=2, routed)           1.214    16.902    VGA_inst/vga_sync_unit/FSM_sequential_PS_reg[1]_1
    SLICE_X0Y7           LUT3 (Prop_lut3_I0_O)        0.124    17.026 r  VGA_inst/vga_sync_unit/pDisp[0]_i_3/O
                         net (fo=2, routed)           0.785    17.811    VGA_inst/vga_sync_unit/pDisp[0]_i_3_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I1_O)        0.124    17.935 r  VGA_inst/vga_sync_unit/pDisp[0]_i_1/O
                         net (fo=5, routed)           0.671    18.607    VGA_inst/vga_sync_unit_n_63
    SLICE_X0Y5           FDCE                                         r  VGA_inst/pDisp_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/pDisp_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.978ns  (logic 2.256ns (17.383%)  route 10.722ns (82.617%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.636     5.157    VGA_inst/vga_sync_unit/CLK
    SLICE_X5Y2           FDCE                                         r  VGA_inst/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  VGA_inst/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=75, routed)          3.118     8.731    VGA_inst/vga_sync_unit/h_count_reg_reg[8]_0[1]
    SLICE_X9Y7           LUT5 (Prop_lut5_I2_O)        0.124     8.855 r  VGA_inst/vga_sync_unit/i__carry_i_7__20/O
                         net (fo=10, routed)          1.210    10.065    VGA_inst/vga_sync_unit/i__carry_i_7__20_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I4_O)        0.124    10.189 r  VGA_inst/vga_sync_unit/i__carry_i_5__39/O
                         net (fo=48, routed)          2.546    12.735    VGA_inst/vga_sync_unit/i__carry_i_5__39_n_0
    SLICE_X11Y0          LUT6 (Prop_lut6_I0_O)        0.124    12.859 r  VGA_inst/vga_sync_unit/i__carry_i_1/O
                         net (fo=1, routed)           0.000    12.859    VGA_inst/vga_sync_unit_n_27
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.260 r  VGA_inst/pDisp2_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.260    VGA_inst/pDisp2_inferred__3/i__carry_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.374 r  VGA_inst/pDisp2_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.374    VGA_inst/pDisp2_inferred__3/i__carry__0_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.602 r  VGA_inst/pDisp2_inferred__3/i__carry__1/CO[2]
                         net (fo=1, routed)           0.692    14.294    VGA_inst/vga_sync_unit/pDisp[0]_i_7_1[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I1_O)        0.313    14.607 f  VGA_inst/vga_sync_unit/pDisp[0]_i_20/O
                         net (fo=1, routed)           0.957    15.564    VGA_inst/vga_sync_unit/pDisp[0]_i_20_n_0
    SLICE_X9Y8           LUT4 (Prop_lut4_I2_O)        0.124    15.688 r  VGA_inst/vga_sync_unit/pDisp[0]_i_7/O
                         net (fo=2, routed)           1.214    16.902    VGA_inst/vga_sync_unit/FSM_sequential_PS_reg[1]_1
    SLICE_X0Y7           LUT3 (Prop_lut3_I0_O)        0.124    17.026 r  VGA_inst/vga_sync_unit/pDisp[0]_i_3/O
                         net (fo=2, routed)           0.785    17.811    VGA_inst/vga_sync_unit/pDisp[0]_i_3_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I1_O)        0.124    17.935 r  VGA_inst/vga_sync_unit/pDisp[0]_i_1/O
                         net (fo=5, routed)           0.200    18.136    VGA_inst/vga_sync_unit_n_63
    SLICE_X1Y5           FDCE                                         r  VGA_inst/pDisp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/pDisp_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.778ns  (logic 2.256ns (17.656%)  route 10.522ns (82.344%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.636     5.157    VGA_inst/vga_sync_unit/CLK
    SLICE_X5Y2           FDCE                                         r  VGA_inst/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  VGA_inst/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=75, routed)          3.118     8.731    VGA_inst/vga_sync_unit/h_count_reg_reg[8]_0[1]
    SLICE_X9Y7           LUT5 (Prop_lut5_I2_O)        0.124     8.855 r  VGA_inst/vga_sync_unit/i__carry_i_7__20/O
                         net (fo=10, routed)          1.210    10.065    VGA_inst/vga_sync_unit/i__carry_i_7__20_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I4_O)        0.124    10.189 r  VGA_inst/vga_sync_unit/i__carry_i_5__39/O
                         net (fo=48, routed)          2.546    12.735    VGA_inst/vga_sync_unit/i__carry_i_5__39_n_0
    SLICE_X11Y0          LUT6 (Prop_lut6_I0_O)        0.124    12.859 r  VGA_inst/vga_sync_unit/i__carry_i_1/O
                         net (fo=1, routed)           0.000    12.859    VGA_inst/vga_sync_unit_n_27
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.260 r  VGA_inst/pDisp2_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.260    VGA_inst/pDisp2_inferred__3/i__carry_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.374 r  VGA_inst/pDisp2_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.374    VGA_inst/pDisp2_inferred__3/i__carry__0_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.602 r  VGA_inst/pDisp2_inferred__3/i__carry__1/CO[2]
                         net (fo=1, routed)           0.692    14.294    VGA_inst/vga_sync_unit/pDisp[0]_i_7_1[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I1_O)        0.313    14.607 f  VGA_inst/vga_sync_unit/pDisp[0]_i_20/O
                         net (fo=1, routed)           0.957    15.564    VGA_inst/vga_sync_unit/pDisp[0]_i_20_n_0
    SLICE_X9Y8           LUT4 (Prop_lut4_I2_O)        0.124    15.688 r  VGA_inst/vga_sync_unit/pDisp[0]_i_7/O
                         net (fo=2, routed)           1.214    16.902    VGA_inst/vga_sync_unit/FSM_sequential_PS_reg[1]_1
    SLICE_X0Y7           LUT3 (Prop_lut3_I0_O)        0.124    17.026 r  VGA_inst/vga_sync_unit/pDisp[0]_i_3/O
                         net (fo=2, routed)           0.785    17.811    VGA_inst/vga_sync_unit/pDisp[0]_i_3_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I1_O)        0.124    17.935 r  VGA_inst/vga_sync_unit/pDisp[0]_i_1/O
                         net (fo=5, routed)           0.000    17.935    VGA_inst/vga_sync_unit_n_63
    SLICE_X0Y5           FDCE                                         r  VGA_inst/pDisp_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 turnDisplay/seg_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.315ns  (logic 3.967ns (54.224%)  route 3.349ns (45.776%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.558     5.079    turnDisplay/CLK
    SLICE_X15Y18         FDRE                                         r  turnDisplay/seg_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  turnDisplay/seg_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           3.349     8.884    lopt_4
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.395 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.395    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 turnDisplay/seg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.252ns  (logic 4.053ns (55.891%)  route 3.199ns (44.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.558     5.079    turnDisplay/CLK
    SLICE_X14Y18         FDRE                                         r  turnDisplay/seg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  turnDisplay/seg_reg[2]/Q
                         net (fo=1, routed)           3.199     8.796    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.331 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.331    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 turnDisplay/seg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.202ns  (logic 4.049ns (56.224%)  route 3.153ns (43.776%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.565     5.086    turnDisplay/CLK
    SLICE_X14Y12         FDRE                                         r  turnDisplay/seg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  turnDisplay/seg_reg[6]/Q
                         net (fo=1, routed)           3.153     8.757    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.289 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.289    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 turnDisplay/seg_reg[6]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.114ns  (logic 3.976ns (55.885%)  route 3.139ns (44.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.560     5.081    turnDisplay/CLK
    SLICE_X15Y17         FDRE                                         r  turnDisplay/seg_reg[6]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  turnDisplay/seg_reg[6]_lopt_replica_3/Q
                         net (fo=1, routed)           3.139     8.676    lopt_6
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.196 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.196    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_inst/PS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/pDisp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.563ns  (logic 0.186ns (33.037%)  route 0.377ns (66.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.477    state_inst/CLK
    SLICE_X0Y7           FDRE                                         r  state_inst/PS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 f  state_inst/PS_reg/Q
                         net (fo=9, routed)           0.377     1.995    VGA_inst/vga_sync_unit/winState_OBUF
    SLICE_X0Y4           LUT6 (Prop_lut6_I0_O)        0.045     2.040 r  VGA_inst/vga_sync_unit/pDisp[1]_i_1/O
                         net (fo=1, routed)           0.000     2.040    VGA_inst/vga_sync_unit_n_62
    SLICE_X0Y4           FDCE                                         r  VGA_inst/pDisp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/pDisp_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.002ns  (logic 0.296ns (29.552%)  route 0.706ns (70.448%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.596     1.479    VGA_inst/vga_sync_unit/CLK
    SLICE_X0Y0           FDCE                                         r  VGA_inst/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141     1.620 f  VGA_inst/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=89, routed)          0.203     1.823    VGA_inst/vga_sync_unit/h_count_reg_reg[8]_0[7]
    SLICE_X0Y1           LUT5 (Prop_lut5_I2_O)        0.048     1.871 r  VGA_inst/vga_sync_unit/pDisp[0]_i_2/O
                         net (fo=1, routed)           0.503     2.374    VGA_inst/vga_sync_unit/pDisp[0]_i_2_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I0_O)        0.107     2.481 r  VGA_inst/vga_sync_unit/pDisp[0]_i_1/O
                         net (fo=5, routed)           0.000     2.481    VGA_inst/vga_sync_unit_n_63
    SLICE_X0Y5           FDCE                                         r  VGA_inst/pDisp_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/pDisp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.068ns  (logic 0.296ns (27.713%)  route 0.772ns (72.287%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.596     1.479    VGA_inst/vga_sync_unit/CLK
    SLICE_X0Y0           FDCE                                         r  VGA_inst/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141     1.620 f  VGA_inst/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=89, routed)          0.203     1.823    VGA_inst/vga_sync_unit/h_count_reg_reg[8]_0[7]
    SLICE_X0Y1           LUT5 (Prop_lut5_I2_O)        0.048     1.871 r  VGA_inst/vga_sync_unit/pDisp[0]_i_2/O
                         net (fo=1, routed)           0.503     2.374    VGA_inst/vga_sync_unit/pDisp[0]_i_2_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I0_O)        0.107     2.481 r  VGA_inst/vga_sync_unit/pDisp[0]_i_1/O
                         net (fo=5, routed)           0.066     2.547    VGA_inst/vga_sync_unit_n_63
    SLICE_X1Y5           FDCE                                         r  VGA_inst/pDisp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/pDisp_reg[0]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.347ns  (logic 0.296ns (21.974%)  route 1.051ns (78.026%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.596     1.479    VGA_inst/vga_sync_unit/CLK
    SLICE_X0Y0           FDCE                                         r  VGA_inst/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141     1.620 f  VGA_inst/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=89, routed)          0.203     1.823    VGA_inst/vga_sync_unit/h_count_reg_reg[8]_0[7]
    SLICE_X0Y1           LUT5 (Prop_lut5_I2_O)        0.048     1.871 r  VGA_inst/vga_sync_unit/pDisp[0]_i_2/O
                         net (fo=1, routed)           0.503     2.374    VGA_inst/vga_sync_unit/pDisp[0]_i_2_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I0_O)        0.107     2.481 r  VGA_inst/vga_sync_unit/pDisp[0]_i_1/O
                         net (fo=5, routed)           0.345     2.826    VGA_inst/vga_sync_unit_n_63
    SLICE_X0Y5           FDCE                                         r  VGA_inst/pDisp_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/pDisp_reg[0]_lopt_replica_4/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.350ns  (logic 0.296ns (21.926%)  route 1.054ns (78.074%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.596     1.479    VGA_inst/vga_sync_unit/CLK
    SLICE_X0Y0           FDCE                                         r  VGA_inst/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141     1.620 f  VGA_inst/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=89, routed)          0.203     1.823    VGA_inst/vga_sync_unit/h_count_reg_reg[8]_0[7]
    SLICE_X0Y1           LUT5 (Prop_lut5_I2_O)        0.048     1.871 r  VGA_inst/vga_sync_unit/pDisp[0]_i_2/O
                         net (fo=1, routed)           0.503     2.374    VGA_inst/vga_sync_unit/pDisp[0]_i_2_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I0_O)        0.107     2.481 r  VGA_inst/vga_sync_unit/pDisp[0]_i_1/O
                         net (fo=5, routed)           0.348     2.829    VGA_inst/vga_sync_unit_n_63
    SLICE_X0Y5           FDCE                                         r  VGA_inst/pDisp_reg[0]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/pDisp_reg[0]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.407ns  (logic 0.296ns (21.033%)  route 1.111ns (78.967%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.596     1.479    VGA_inst/vga_sync_unit/CLK
    SLICE_X0Y0           FDCE                                         r  VGA_inst/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141     1.620 f  VGA_inst/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=89, routed)          0.203     1.823    VGA_inst/vga_sync_unit/h_count_reg_reg[8]_0[7]
    SLICE_X0Y1           LUT5 (Prop_lut5_I2_O)        0.048     1.871 r  VGA_inst/vga_sync_unit/pDisp[0]_i_2/O
                         net (fo=1, routed)           0.503     2.374    VGA_inst/vga_sync_unit/pDisp[0]_i_2_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I0_O)        0.107     2.481 r  VGA_inst/vga_sync_unit/pDisp[0]_i_1/O
                         net (fo=5, routed)           0.406     2.886    VGA_inst/vga_sync_unit_n_63
    SLICE_X0Y5           FDCE                                         r  VGA_inst/pDisp_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_inst/PS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            winState
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.919ns  (logic 1.347ns (70.191%)  route 0.572ns (29.809%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.477    state_inst/CLK
    SLICE_X0Y7           FDRE                                         r  state_inst/PS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  state_inst/PS_reg/Q
                         net (fo=9, routed)           0.572     2.190    winState_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.396 r  winState_OBUF_inst/O
                         net (fo=0)                   0.000     3.396    winState
    U16                                                               r  winState (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/vga_sync_unit/hsync_reg_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.946ns  (logic 1.339ns (68.811%)  route 0.607ns (31.189%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.591     1.474    VGA_inst/vga_sync_unit/CLK
    SLICE_X0Y13          FDPE                                         r  VGA_inst/vga_sync_unit/hsync_reg_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  VGA_inst/vga_sync_unit/hsync_reg_reg_inv/Q
                         net (fo=1, routed)           0.607     2.222    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.420 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.420    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/vga_sync_unit/vsync_reg_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.205ns  (logic 1.368ns (62.065%)  route 0.836ns (37.935%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.565     1.448    VGA_inst/vga_sync_unit/CLK
    SLICE_X14Y9          FDPE                                         r  VGA_inst/vga_sync_unit/vsync_reg_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDPE (Prop_fdpe_C_Q)         0.164     1.612 r  VGA_inst/vga_sync_unit/vsync_reg_reg_inv/Q
                         net (fo=1, routed)           0.836     2.449    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.653 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.653    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 turnDisplay/seg_reg[6]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.430ns  (logic 1.377ns (56.694%)  route 1.052ns (43.306%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.559     1.442    turnDisplay/CLK
    SLICE_X15Y18         FDRE                                         r  turnDisplay/seg_reg[6]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  turnDisplay/seg_reg[6]_lopt_replica_2/Q
                         net (fo=1, routed)           1.052     2.635    lopt_5
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.872 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.872    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            89 Endpoints
Min Delay            89 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 In[8]
                            (input port)
  Destination:            cell1/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.888ns  (logic 2.074ns (23.341%)  route 6.813ns (76.659%))
  Logic Levels:           6  (IBUF=1 LUT4=4 LUT6=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  In[8] (IN)
                         net (fo=0)                   0.000     0.000    In[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  In_IBUF[8]_inst/O
                         net (fo=4, routed)           4.287     5.741    cell7/In_IBUF[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I2_O)        0.124     5.865 f  cell7/FSM_sequential_PS[1]_i_2__4/O
                         net (fo=3, routed)           0.739     6.605    cell6/FSM_sequential_PS_reg[0]_4
    SLICE_X4Y6           LUT4 (Prop_lut4_I3_O)        0.124     6.729 f  cell6/FSM_sequential_PS[1]_i_2__1/O
                         net (fo=3, routed)           0.565     7.293    cell5/FSM_sequential_PS_reg[0]_4
    SLICE_X7Y4           LUT4 (Prop_lut4_I3_O)        0.124     7.417 f  cell5/FSM_sequential_PS[1]_i_2__0/O
                         net (fo=3, routed)           0.509     7.926    cell4/FSM_sequential_PS_reg[0]_6
    SLICE_X5Y9           LUT4 (Prop_lut4_I3_O)        0.124     8.050 r  cell4/FSM_sequential_PS[1]_i_2/O
                         net (fo=6, routed)           0.713     8.764    cell1/FSM_sequential_PS_reg[0]_7
    SLICE_X8Y9           LUT6 (Prop_lut6_I3_O)        0.124     8.888 r  cell1/FSM_sequential_PS[1]_i_1__5/O
                         net (fo=1, routed)           0.000     8.888    cell1/NS[1]
    SLICE_X8Y9           FDRE                                         r  cell1/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.448     4.789    cell1/CLK
    SLICE_X8Y9           FDRE                                         r  cell1/FSM_sequential_PS_reg[1]/C

Slack:                    inf
  Source:                 In[8]
                            (input port)
  Destination:            cell1/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.885ns  (logic 2.074ns (23.349%)  route 6.810ns (76.651%))
  Logic Levels:           6  (IBUF=1 LUT4=4 LUT6=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  In[8] (IN)
                         net (fo=0)                   0.000     0.000    In[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  In_IBUF[8]_inst/O
                         net (fo=4, routed)           4.287     5.741    cell7/In_IBUF[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I2_O)        0.124     5.865 f  cell7/FSM_sequential_PS[1]_i_2__4/O
                         net (fo=3, routed)           0.739     6.605    cell6/FSM_sequential_PS_reg[0]_4
    SLICE_X4Y6           LUT4 (Prop_lut4_I3_O)        0.124     6.729 f  cell6/FSM_sequential_PS[1]_i_2__1/O
                         net (fo=3, routed)           0.565     7.293    cell5/FSM_sequential_PS_reg[0]_4
    SLICE_X7Y4           LUT4 (Prop_lut4_I3_O)        0.124     7.417 f  cell5/FSM_sequential_PS[1]_i_2__0/O
                         net (fo=3, routed)           0.509     7.926    cell4/FSM_sequential_PS_reg[0]_6
    SLICE_X5Y9           LUT4 (Prop_lut4_I3_O)        0.124     8.050 r  cell4/FSM_sequential_PS[1]_i_2/O
                         net (fo=6, routed)           0.710     8.761    cell1/FSM_sequential_PS_reg[0]_7
    SLICE_X8Y9           LUT6 (Prop_lut6_I2_O)        0.124     8.885 r  cell1/FSM_sequential_PS[0]_i_1__4/O
                         net (fo=1, routed)           0.000     8.885    cell1/NS[0]
    SLICE_X8Y9           FDRE                                         r  cell1/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.448     4.789    cell1/CLK
    SLICE_X8Y9           FDRE                                         r  cell1/FSM_sequential_PS_reg[0]/C

Slack:                    inf
  Source:                 In[8]
                            (input port)
  Destination:            cell2/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.739ns  (logic 2.074ns (23.739%)  route 6.664ns (76.261%))
  Logic Levels:           6  (IBUF=1 LUT4=4 LUT6=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  In[8] (IN)
                         net (fo=0)                   0.000     0.000    In[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  In_IBUF[8]_inst/O
                         net (fo=4, routed)           4.287     5.741    cell7/In_IBUF[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I2_O)        0.124     5.865 f  cell7/FSM_sequential_PS[1]_i_2__4/O
                         net (fo=3, routed)           0.739     6.605    cell6/FSM_sequential_PS_reg[0]_4
    SLICE_X4Y6           LUT4 (Prop_lut4_I3_O)        0.124     6.729 f  cell6/FSM_sequential_PS[1]_i_2__1/O
                         net (fo=3, routed)           0.565     7.293    cell5/FSM_sequential_PS_reg[0]_4
    SLICE_X7Y4           LUT4 (Prop_lut4_I3_O)        0.124     7.417 f  cell5/FSM_sequential_PS[1]_i_2__0/O
                         net (fo=3, routed)           0.509     7.926    cell4/FSM_sequential_PS_reg[0]_6
    SLICE_X5Y9           LUT4 (Prop_lut4_I3_O)        0.124     8.050 r  cell4/FSM_sequential_PS[1]_i_2/O
                         net (fo=6, routed)           0.564     8.615    cell2/FSM_sequential_PS_reg[0]_3
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.124     8.739 r  cell2/FSM_sequential_PS[0]_i_1__3/O
                         net (fo=1, routed)           0.000     8.739    cell2/NS[0]
    SLICE_X8Y10          FDRE                                         r  cell2/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.448     4.789    cell2/CLK
    SLICE_X8Y10          FDRE                                         r  cell2/FSM_sequential_PS_reg[0]/C

Slack:                    inf
  Source:                 In[8]
                            (input port)
  Destination:            cell2/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.736ns  (logic 2.074ns (23.748%)  route 6.661ns (76.252%))
  Logic Levels:           6  (IBUF=1 LUT4=4 LUT6=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  In[8] (IN)
                         net (fo=0)                   0.000     0.000    In[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  In_IBUF[8]_inst/O
                         net (fo=4, routed)           4.287     5.741    cell7/In_IBUF[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I2_O)        0.124     5.865 f  cell7/FSM_sequential_PS[1]_i_2__4/O
                         net (fo=3, routed)           0.739     6.605    cell6/FSM_sequential_PS_reg[0]_4
    SLICE_X4Y6           LUT4 (Prop_lut4_I3_O)        0.124     6.729 f  cell6/FSM_sequential_PS[1]_i_2__1/O
                         net (fo=3, routed)           0.565     7.293    cell5/FSM_sequential_PS_reg[0]_4
    SLICE_X7Y4           LUT4 (Prop_lut4_I3_O)        0.124     7.417 f  cell5/FSM_sequential_PS[1]_i_2__0/O
                         net (fo=3, routed)           0.509     7.926    cell4/FSM_sequential_PS_reg[0]_6
    SLICE_X5Y9           LUT4 (Prop_lut4_I3_O)        0.124     8.050 r  cell4/FSM_sequential_PS[1]_i_2/O
                         net (fo=6, routed)           0.561     8.612    cell2/FSM_sequential_PS_reg[0]_3
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.124     8.736 r  cell2/FSM_sequential_PS[1]_i_1__4/O
                         net (fo=1, routed)           0.000     8.736    cell2/NS[1]
    SLICE_X8Y10          FDRE                                         r  cell2/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.448     4.789    cell2/CLK
    SLICE_X8Y10          FDRE                                         r  cell2/FSM_sequential_PS_reg[1]/C

Slack:                    inf
  Source:                 In[8]
                            (input port)
  Destination:            cell3/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.656ns  (logic 2.074ns (23.966%)  route 6.582ns (76.034%))
  Logic Levels:           6  (IBUF=1 LUT4=4 LUT5=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  In[8] (IN)
                         net (fo=0)                   0.000     0.000    In[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  In_IBUF[8]_inst/O
                         net (fo=4, routed)           4.287     5.741    cell7/In_IBUF[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I2_O)        0.124     5.865 f  cell7/FSM_sequential_PS[1]_i_2__4/O
                         net (fo=3, routed)           0.739     6.605    cell6/FSM_sequential_PS_reg[0]_4
    SLICE_X4Y6           LUT4 (Prop_lut4_I3_O)        0.124     6.729 f  cell6/FSM_sequential_PS[1]_i_2__1/O
                         net (fo=3, routed)           0.565     7.293    cell5/FSM_sequential_PS_reg[0]_4
    SLICE_X7Y4           LUT4 (Prop_lut4_I3_O)        0.124     7.417 f  cell5/FSM_sequential_PS[1]_i_2__0/O
                         net (fo=3, routed)           0.509     7.926    cell4/FSM_sequential_PS_reg[0]_6
    SLICE_X5Y9           LUT4 (Prop_lut4_I3_O)        0.124     8.050 r  cell4/FSM_sequential_PS[1]_i_2/O
                         net (fo=6, routed)           0.482     8.532    cell3/FSM_sequential_PS_reg[0]_3
    SLICE_X5Y9           LUT5 (Prop_lut5_I2_O)        0.124     8.656 r  cell3/FSM_sequential_PS[0]_i_1__2/O
                         net (fo=1, routed)           0.000     8.656    cell3/NS[0]
    SLICE_X5Y9           FDRE                                         r  cell3/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.515     4.856    cell3/CLK
    SLICE_X5Y9           FDRE                                         r  cell3/FSM_sequential_PS_reg[0]/C

Slack:                    inf
  Source:                 In[8]
                            (input port)
  Destination:            cell3/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.650ns  (logic 2.068ns (23.913%)  route 6.582ns (76.087%))
  Logic Levels:           6  (IBUF=1 LUT4=4 LUT5=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  In[8] (IN)
                         net (fo=0)                   0.000     0.000    In[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  In_IBUF[8]_inst/O
                         net (fo=4, routed)           4.287     5.741    cell7/In_IBUF[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I2_O)        0.124     5.865 f  cell7/FSM_sequential_PS[1]_i_2__4/O
                         net (fo=3, routed)           0.739     6.605    cell6/FSM_sequential_PS_reg[0]_4
    SLICE_X4Y6           LUT4 (Prop_lut4_I3_O)        0.124     6.729 f  cell6/FSM_sequential_PS[1]_i_2__1/O
                         net (fo=3, routed)           0.565     7.293    cell5/FSM_sequential_PS_reg[0]_4
    SLICE_X7Y4           LUT4 (Prop_lut4_I3_O)        0.124     7.417 f  cell5/FSM_sequential_PS[1]_i_2__0/O
                         net (fo=3, routed)           0.509     7.926    cell4/FSM_sequential_PS_reg[0]_6
    SLICE_X5Y9           LUT4 (Prop_lut4_I3_O)        0.124     8.050 r  cell4/FSM_sequential_PS[1]_i_2/O
                         net (fo=6, routed)           0.482     8.532    cell3/FSM_sequential_PS_reg[0]_3
    SLICE_X5Y9           LUT5 (Prop_lut5_I2_O)        0.118     8.650 r  cell3/FSM_sequential_PS[1]_i_1__3/O
                         net (fo=1, routed)           0.000     8.650    cell3/NS[1]
    SLICE_X5Y9           FDRE                                         r  cell3/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.515     4.856    cell3/CLK
    SLICE_X5Y9           FDRE                                         r  cell3/FSM_sequential_PS_reg[1]/C

Slack:                    inf
  Source:                 In[8]
                            (input port)
  Destination:            cell4/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.166ns  (logic 1.950ns (23.884%)  route 6.216ns (76.116%))
  Logic Levels:           5  (IBUF=1 LUT4=3 LUT5=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  In[8] (IN)
                         net (fo=0)                   0.000     0.000    In[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  In_IBUF[8]_inst/O
                         net (fo=4, routed)           4.287     5.741    cell7/In_IBUF[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I2_O)        0.124     5.865 f  cell7/FSM_sequential_PS[1]_i_2__4/O
                         net (fo=3, routed)           0.739     6.605    cell6/FSM_sequential_PS_reg[0]_4
    SLICE_X4Y6           LUT4 (Prop_lut4_I3_O)        0.124     6.729 f  cell6/FSM_sequential_PS[1]_i_2__1/O
                         net (fo=3, routed)           0.565     7.293    cell5/FSM_sequential_PS_reg[0]_4
    SLICE_X7Y4           LUT4 (Prop_lut4_I3_O)        0.124     7.417 f  cell5/FSM_sequential_PS[1]_i_2__0/O
                         net (fo=3, routed)           0.625     8.042    cell4/FSM_sequential_PS_reg[0]_6
    SLICE_X5Y9           LUT5 (Prop_lut5_I4_O)        0.124     8.166 r  cell4/FSM_sequential_PS[0]_i_1__1/O
                         net (fo=1, routed)           0.000     8.166    cell4/NS[0]
    SLICE_X5Y9           FDRE                                         r  cell4/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.515     4.856    cell4/CLK
    SLICE_X5Y9           FDRE                                         r  cell4/FSM_sequential_PS_reg[0]/C

Slack:                    inf
  Source:                 In[8]
                            (input port)
  Destination:            cell4/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.161ns  (logic 1.945ns (23.838%)  route 6.216ns (76.162%))
  Logic Levels:           5  (IBUF=1 LUT4=3 LUT5=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  In[8] (IN)
                         net (fo=0)                   0.000     0.000    In[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  In_IBUF[8]_inst/O
                         net (fo=4, routed)           4.287     5.741    cell7/In_IBUF[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I2_O)        0.124     5.865 f  cell7/FSM_sequential_PS[1]_i_2__4/O
                         net (fo=3, routed)           0.739     6.605    cell6/FSM_sequential_PS_reg[0]_4
    SLICE_X4Y6           LUT4 (Prop_lut4_I3_O)        0.124     6.729 f  cell6/FSM_sequential_PS[1]_i_2__1/O
                         net (fo=3, routed)           0.565     7.293    cell5/FSM_sequential_PS_reg[0]_4
    SLICE_X7Y4           LUT4 (Prop_lut4_I3_O)        0.124     7.417 f  cell5/FSM_sequential_PS[1]_i_2__0/O
                         net (fo=3, routed)           0.625     8.042    cell4/FSM_sequential_PS_reg[0]_6
    SLICE_X5Y9           LUT5 (Prop_lut5_I4_O)        0.119     8.161 r  cell4/FSM_sequential_PS[1]_i_1__2/O
                         net (fo=1, routed)           0.000     8.161    cell4/NS[1]
    SLICE_X5Y9           FDRE                                         r  cell4/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.515     4.856    cell4/CLK
    SLICE_X5Y9           FDRE                                         r  cell4/FSM_sequential_PS_reg[1]/C

Slack:                    inf
  Source:                 In[8]
                            (input port)
  Destination:            cell5/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.510ns  (logic 1.826ns (24.322%)  route 5.683ns (75.678%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT5=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  In[8] (IN)
                         net (fo=0)                   0.000     0.000    In[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  In_IBUF[8]_inst/O
                         net (fo=4, routed)           4.287     5.741    cell7/In_IBUF[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I2_O)        0.124     5.865 f  cell7/FSM_sequential_PS[1]_i_2__4/O
                         net (fo=3, routed)           0.739     6.605    cell6/FSM_sequential_PS_reg[0]_4
    SLICE_X4Y6           LUT4 (Prop_lut4_I3_O)        0.124     6.729 f  cell6/FSM_sequential_PS[1]_i_2__1/O
                         net (fo=3, routed)           0.657     7.386    cell5/FSM_sequential_PS_reg[0]_4
    SLICE_X11Y6          LUT5 (Prop_lut5_I4_O)        0.124     7.510 r  cell5/FSM_sequential_PS[0]_i_1__0/O
                         net (fo=1, routed)           0.000     7.510    cell5/NS[0]
    SLICE_X11Y6          FDRE                                         r  cell5/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.451     4.792    cell5/CLK
    SLICE_X11Y6          FDRE                                         r  cell5/FSM_sequential_PS_reg[0]/C

Slack:                    inf
  Source:                 In[8]
                            (input port)
  Destination:            cell5/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.505ns  (logic 1.821ns (24.271%)  route 5.683ns (75.729%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT5=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  In[8] (IN)
                         net (fo=0)                   0.000     0.000    In[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  In_IBUF[8]_inst/O
                         net (fo=4, routed)           4.287     5.741    cell7/In_IBUF[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I2_O)        0.124     5.865 f  cell7/FSM_sequential_PS[1]_i_2__4/O
                         net (fo=3, routed)           0.739     6.605    cell6/FSM_sequential_PS_reg[0]_4
    SLICE_X4Y6           LUT4 (Prop_lut4_I3_O)        0.124     6.729 f  cell6/FSM_sequential_PS[1]_i_2__1/O
                         net (fo=3, routed)           0.657     7.386    cell5/FSM_sequential_PS_reg[0]_4
    SLICE_X11Y6          LUT5 (Prop_lut5_I4_O)        0.119     7.505 r  cell5/FSM_sequential_PS[1]_i_1__1/O
                         net (fo=1, routed)           0.000     7.505    cell5/NS[1]
    SLICE_X11Y6          FDRE                                         r  cell5/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.451     4.792    cell5/CLK
    SLICE_X11Y6          FDRE                                         r  cell5/FSM_sequential_PS_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            VGA_inst/vga_sync_unit/hsync_reg_reg_inv/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.574ns  (logic 0.210ns (36.522%)  route 0.364ns (63.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Reset_IBUF_inst/O
                         net (fo=68, routed)          0.364     0.574    VGA_inst/vga_sync_unit/AR[0]
    SLICE_X0Y13          FDPE                                         f  VGA_inst/vga_sync_unit/hsync_reg_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.861     1.988    VGA_inst/vga_sync_unit/CLK
    SLICE_X0Y13          FDPE                                         r  VGA_inst/vga_sync_unit/hsync_reg_reg_inv/C

Slack:                    inf
  Source:                 In[3]
                            (input port)
  Destination:            cell6/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.710ns  (logic 0.262ns (36.860%)  route 0.448ns (63.140%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  In[3] (IN)
                         net (fo=0)                   0.000     0.000    In[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  In_IBUF[3]_inst/O
                         net (fo=4, routed)           0.448     0.665    cell6/In_IBUF[0]
    SLICE_X3Y9           LUT5 (Prop_lut5_I3_O)        0.045     0.710 r  cell6/FSM_sequential_PS[0]_i_1/O
                         net (fo=1, routed)           0.000     0.710    cell6/NS[0]
    SLICE_X3Y9           FDRE                                         r  cell6/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.865     1.992    cell6/CLK
    SLICE_X3Y9           FDRE                                         r  cell6/FSM_sequential_PS_reg[0]/C

Slack:                    inf
  Source:                 In[3]
                            (input port)
  Destination:            cell6/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.263ns (36.949%)  route 0.448ns (63.051%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  In[3] (IN)
                         net (fo=0)                   0.000     0.000    In[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  In_IBUF[3]_inst/O
                         net (fo=4, routed)           0.448     0.665    cell6/In_IBUF[0]
    SLICE_X3Y9           LUT5 (Prop_lut5_I3_O)        0.046     0.711 r  cell6/FSM_sequential_PS[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.711    cell6/NS[1]
    SLICE_X3Y9           FDRE                                         r  cell6/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.865     1.992    cell6/CLK
    SLICE_X3Y9           FDRE                                         r  cell6/FSM_sequential_PS_reg[1]/C

Slack:                    inf
  Source:                 In[6]
                            (input port)
  Destination:            cell9/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.260ns (34.887%)  route 0.485ns (65.113%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  In[6] (IN)
                         net (fo=0)                   0.000     0.000    In[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  In_IBUF[6]_inst/O
                         net (fo=5, routed)           0.485     0.703    cell9/In_IBUF[0]
    SLICE_X3Y7           LUT5 (Prop_lut5_I3_O)        0.042     0.745 r  cell9/FSM_sequential_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     0.745    cell9/NS[1]
    SLICE_X3Y7           FDRE                                         r  cell9/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.865     1.992    cell9/CLK
    SLICE_X3Y7           FDRE                                         r  cell9/FSM_sequential_PS_reg[1]/C

Slack:                    inf
  Source:                 In[6]
                            (input port)
  Destination:            cell9/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.263ns (35.148%)  route 0.485ns (64.852%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  In[6] (IN)
                         net (fo=0)                   0.000     0.000    In[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  In_IBUF[6]_inst/O
                         net (fo=5, routed)           0.485     0.703    cell9/In_IBUF[0]
    SLICE_X3Y7           LUT5 (Prop_lut5_I3_O)        0.045     0.748 r  cell9/FSM_sequential_PS[0]_i_1__7/O
                         net (fo=1, routed)           0.000     0.748    cell9/NS[0]
    SLICE_X3Y7           FDRE                                         r  cell9/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.865     1.992    cell9/CLK
    SLICE_X3Y7           FDRE                                         r  cell9/FSM_sequential_PS_reg[0]/C

Slack:                    inf
  Source:                 In[7]
                            (input port)
  Destination:            cell8/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.270ns (35.971%)  route 0.480ns (64.029%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  In[7] (IN)
                         net (fo=0)                   0.000     0.000    In[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  In_IBUF[7]_inst/O
                         net (fo=4, routed)           0.480     0.707    cell8/In_IBUF[1]
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.043     0.750 r  cell8/FSM_sequential_PS[1]_i_1__7/O
                         net (fo=1, routed)           0.000     0.750    cell8/NS[1]
    SLICE_X3Y9           FDRE                                         r  cell8/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.865     1.992    cell8/CLK
    SLICE_X3Y9           FDRE                                         r  cell8/FSM_sequential_PS_reg[1]/C

Slack:                    inf
  Source:                 In[7]
                            (input port)
  Destination:            cell8/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.272ns (36.141%)  route 0.480ns (63.859%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  In[7] (IN)
                         net (fo=0)                   0.000     0.000    In[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  In_IBUF[7]_inst/O
                         net (fo=4, routed)           0.480     0.707    cell8/In_IBUF[1]
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.045     0.752 r  cell8/FSM_sequential_PS[0]_i_1__6/O
                         net (fo=1, routed)           0.000     0.752    cell8/NS[0]
    SLICE_X3Y9           FDRE                                         r  cell8/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.865     1.992    cell8/CLK
    SLICE_X3Y9           FDRE                                         r  cell8/FSM_sequential_PS_reg[0]/C

Slack:                    inf
  Source:                 In[5]
                            (input port)
  Destination:            cell4/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.277ns (36.790%)  route 0.476ns (63.210%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  In[5] (IN)
                         net (fo=0)                   0.000     0.000    In[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  In_IBUF[5]_inst/O
                         net (fo=4, routed)           0.476     0.710    cell4/In_IBUF[0]
    SLICE_X5Y9           LUT5 (Prop_lut5_I3_O)        0.043     0.753 r  cell4/FSM_sequential_PS[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.753    cell4/NS[1]
    SLICE_X5Y9           FDRE                                         r  cell4/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.863     1.990    cell4/CLK
    SLICE_X5Y9           FDRE                                         r  cell4/FSM_sequential_PS_reg[1]/C

Slack:                    inf
  Source:                 In[5]
                            (input port)
  Destination:            cell4/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.279ns (36.957%)  route 0.476ns (63.043%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  In[5] (IN)
                         net (fo=0)                   0.000     0.000    In[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  In_IBUF[5]_inst/O
                         net (fo=4, routed)           0.476     0.710    cell4/In_IBUF[0]
    SLICE_X5Y9           LUT5 (Prop_lut5_I3_O)        0.045     0.755 r  cell4/FSM_sequential_PS[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.755    cell4/NS[0]
    SLICE_X5Y9           FDRE                                         r  cell4/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.863     1.990    cell4/CLK
    SLICE_X5Y9           FDRE                                         r  cell4/FSM_sequential_PS_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            cell6/FSM_sequential_PS_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.210ns (26.193%)  route 0.590ns (73.807%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  Reset_IBUF_inst/O
                         net (fo=68, routed)          0.590     0.800    cell6/AR[0]
    SLICE_X3Y9           FDRE                                         r  cell6/FSM_sequential_PS_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.865     1.992    cell6/CLK
    SLICE_X3Y9           FDRE                                         r  cell6/FSM_sequential_PS_reg[0]/C





