Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Mon Apr 14 23:07:29 2025
| Host              : Desktop running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     32          
LUTAR-1    Warning           LUT drives async reset alert    3           
TIMING-16  Warning           Large setup violation           1000        
TIMING-20  Warning           Non-clocked latch               36          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1060)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (72)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1060)
---------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_rvalid_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/alu2/clk2_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/alu2/clk2_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/doutB_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/doutB_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/doutB_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/doutB_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/doutB_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/doutB_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/doutB_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/doutB_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/doutB_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/doutB_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/doutB_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/doutB_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/doutB_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/doutB_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/doutB_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/doutB_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/doutB_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/doutB_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/doutB_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/doutB_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/doutB_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/doutB_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/doutB_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/doutB_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/doutB_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/doutB_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/doutB_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/doutB_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/doutB_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/doutB_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/doutB_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/doutB_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/weB_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (72)
-------------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -53.696   -89599.891                   9653                21817        0.012        0.000                      0                21817        1.833        0.000                       0                  9979  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 3.333}        6.666           150.015         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0          -53.696   -89599.891                   9653                21698        0.012        0.000                      0                21698        1.833        0.000                       0                  9979  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 4.664        0.000                      0                  119        0.209        0.000                      0                  119  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pl_0                    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :         9653  Failing Endpoints,  Worst Slack      -53.696ns,  Total Violation   -89599.889ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -53.696ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc1/curr_timestep_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][8][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        60.368ns  (logic 11.646ns (19.292%)  route 48.722ns (80.708%))
  Logic Levels:           103  (LUT3=1 LUT4=1 LUT5=19 LUT6=62 MUXF7=16 MUXF8=4)
  Clock Path Skew:        0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.157ns = ( 8.823 - 6.666 ) 
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.814ns, distribution 1.180ns)
  Clock Net Delay (Destination): 1.990ns (routing 0.736ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.994     2.201    design_1_i/SAXI_ip_0/inst/c0/dc1/S_AXI_ACLK
    SLICE_X14Y139        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/curr_timestep_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y139        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.294 f  design_1_i/SAXI_ip_0/inst/c0/dc1/curr_timestep_reg[1]_rep__1/Q
                         net (fo=64, routed)          0.690     2.984    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][8][0]_0
    SLICE_X14Y128        LUT5 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.144     3.128 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][12][2]_i_3/O
                         net (fo=72, routed)          0.958     4.086    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][12][2]_i_3_n_1
    SLICE_X9Y146         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.063     4.149 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_897/O
                         net (fo=1, routed)           0.014     4.163    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_897_n_1
    SLICE_X9Y146         MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.086     4.249 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_401/O
                         net (fo=2, routed)           0.000     4.249    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_401_n_1
    SLICE_X9Y146         MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     4.277 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_540/O
                         net (fo=1, routed)           0.361     4.638    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_540_n_1
    SLICE_X12Y146        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     4.785 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_235/O
                         net (fo=2, routed)           0.359     5.144    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_235_n_1
    SLICE_X13Y142        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     5.258 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_104/O
                         net (fo=13, routed)          0.478     5.735    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_104_n_1
    SLICE_X15Y136        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.116     5.851 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_67/O
                         net (fo=82, routed)          0.759     6.611    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_67_n_1
    SLICE_X14Y128        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     6.793 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][2][0]_i_36/O
                         net (fo=4, routed)           0.330     7.123    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][2][0]_i_36_n_1
    SLICE_X12Y130        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     7.163 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2266/O
                         net (fo=1, routed)           0.011     7.174    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2266_n_1
    SLICE_X12Y130        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.076     7.250 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1678/O
                         net (fo=1, routed)           0.000     7.250    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1678_n_1
    SLICE_X12Y130        MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.027     7.277 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1291/O
                         net (fo=1, routed)           0.335     7.612    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1291_n_1
    SLICE_X14Y128        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.174     7.786 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1036/O
                         net (fo=14, routed)          0.895     8.681    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1036_n_1
    SLICE_X18Y140        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     8.721 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_7160/O
                         net (fo=126, routed)         0.791     9.512    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_7160_n_1
    SLICE_X20Y154        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     9.690 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2556/O
                         net (fo=1, routed)           0.254     9.944    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2556_n_1
    SLICE_X19Y155        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100    10.044 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2242/O
                         net (fo=1, routed)           0.016    10.060    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2242_n_1
    SLICE_X19Y155        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.079    10.139 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1662/O
                         net (fo=1, routed)           0.000    10.139    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1662_n_1
    SLICE_X19Y155        MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028    10.167 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1283/O
                         net (fo=1, routed)           0.510    10.677    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1283_n_1
    SLICE_X18Y144        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098    10.775 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1034/O
                         net (fo=2, routed)           0.344    11.119    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1034_n_1
    SLICE_X20Y144        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100    11.219 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_86/O
                         net (fo=6, routed)           0.448    11.667    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_86_n_1
    SLICE_X18Y147        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    11.766 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_83/O
                         net (fo=67, routed)          0.718    12.484    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_83_n_1
    SLICE_X17Y136        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149    12.633 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_75/O
                         net (fo=91, routed)          0.987    13.620    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_75_n_1
    SLICE_X2Y128         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179    13.799 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][2][3]_i_36/O
                         net (fo=2, routed)           0.425    14.224    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][2][3]_i_36_n_1
    SLICE_X3Y129         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.064    14.288 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_4643/O
                         net (fo=1, routed)           0.008    14.296    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_4643_n_1
    SLICE_X3Y129         MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.075    14.371 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_3632/O
                         net (fo=1, routed)           0.000    14.371    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_3632_n_1
    SLICE_X3Y129         MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.027    14.398 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2891/O
                         net (fo=1, routed)           0.662    15.060    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2891_n_1
    SLICE_X9Y137         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177    15.237 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2331/O
                         net (fo=1, routed)           0.024    15.261    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2331_n_1
    SLICE_X9Y137         MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.089    15.350 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2000/O
                         net (fo=23, routed)          0.805    16.155    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2000_n_1
    SLICE_X16Y124        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041    16.196 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][1][2]_i_49/O
                         net (fo=52, routed)          0.705    16.901    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][1][2]_i_49_n_1
    SLICE_X24Y135        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.113    17.014 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[14][10][0]_i_15/O
                         net (fo=3, routed)           0.506    17.521    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[14][10][0]_i_15_n_1
    SLICE_X25Y125        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062    17.583 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2799/O
                         net (fo=1, routed)           0.636    18.219    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2799_n_1
    SLICE_X11Y119        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174    18.393 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2305/O
                         net (fo=2, routed)           0.225    18.618    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2305_n_1
    SLICE_X12Y120        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064    18.682 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1986/O
                         net (fo=7, routed)           0.685    19.367    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1986_n_1
    SLICE_X27Y123        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113    19.480 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_52/O
                         net (fo=174, routed)         0.647    20.126    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_52_n_1
    SLICE_X36Y126        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100    20.226 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[2][5][2]_i_25/O
                         net (fo=3, routed)           0.779    21.006    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[2][5][2]_i_25_n_1
    SLICE_X45Y126        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179    21.185 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1133/O
                         net (fo=1, routed)           0.114    21.299    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1133_n_1
    SLICE_X45Y127        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.150    21.449 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_946/O
                         net (fo=1, routed)           0.694    22.143    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_946_n_1
    SLICE_X37Y125        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.150    22.293 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_863/O
                         net (fo=1, routed)           0.372    22.665    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_863_n_1
    SLICE_X30Y121        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.063    22.728 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_827/O
                         net (fo=6, routed)           0.018    22.746    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_827_n_1
    SLICE_X30Y121        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083    22.829 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_776/O
                         net (fo=29, routed)          1.032    23.861    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_776_n_1
    SLICE_X10Y98         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148    24.009 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_48/O
                         net (fo=136, routed)         0.887    24.896    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_48_n_1
    SLICE_X3Y85          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064    24.960 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][11][0]_i_40/O
                         net (fo=3, routed)           0.653    25.613    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][11][0]_i_40_n_1
    SLICE_X14Y83         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117    25.730 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2204/O
                         net (fo=1, routed)           0.487    26.217    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2204_n_1
    SLICE_X18Y83         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.147    26.364 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1953/O
                         net (fo=2, routed)           0.010    26.374    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1953_n_1
    SLICE_X18Y83         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    26.456 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_1825/O
                         net (fo=5, routed)           0.530    26.986    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_1825_n_1
    SLICE_X17Y95         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100    27.086 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_768/O
                         net (fo=170, routed)         0.755    27.841    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_768_n_1
    SLICE_X20Y109        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.182    28.023 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_426/O
                         net (fo=134, routed)         0.502    28.525    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_426_n_1
    SLICE_X16Y111        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148    28.673 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[9][6][3]_i_15/O
                         net (fo=3, routed)           0.416    29.089    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[9][6][3]_i_15_n_1
    SLICE_X14Y113        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.038    29.127 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_2551/O
                         net (fo=1, routed)           0.639    29.766    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_2551_n_1
    SLICE_X16Y103        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    29.940 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1892/O
                         net (fo=1, routed)           0.664    30.604    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1892_n_1
    SLICE_X18Y76         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062    30.666 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1091/O
                         net (fo=1, routed)           0.012    30.678    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1091_n_1
    SLICE_X18Y76         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083    30.761 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_421/O
                         net (fo=27, routed)          0.799    31.560    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_421_n_1
    SLICE_X21Y114        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178    31.738 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_151/O
                         net (fo=30, routed)          0.458    32.197    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_151_n_1
    SLICE_X16Y114        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.148    32.345 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[4][10][3]_i_20/O
                         net (fo=2, routed)           0.391    32.736    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[4][10][3]_i_20_n_1
    SLICE_X17Y106        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116    32.852 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1848/O
                         net (fo=1, routed)           0.011    32.863    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1848_n_1
    SLICE_X17Y106        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.083    32.946 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_1079/O
                         net (fo=1, routed)           0.636    33.582    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_1079_n_1
    SLICE_X19Y77         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.178    33.760 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_414/O
                         net (fo=1, routed)           0.279    34.039    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_414_n_1
    SLICE_X22Y75         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098    34.137 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_147/O
                         net (fo=28, routed)          0.837    34.974    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_147_n_1
    SLICE_X31Y96         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177    35.151 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_27/O
                         net (fo=128, routed)         0.836    35.987    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_27_n_1
    SLICE_X39Y95         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.062    36.049 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[3][10][2]_i_13/O
                         net (fo=2, routed)           0.662    36.711    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[3][10][2]_i_13_n_1
    SLICE_X37Y101        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038    36.749 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_908/O
                         net (fo=1, routed)           0.303    37.052    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_908_n_1
    SLICE_X36Y104        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.147    37.199 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_340/O
                         net (fo=1, routed)           0.010    37.209    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_340_n_1
    SLICE_X36Y104        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    37.291 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_118/O
                         net (fo=2, routed)           0.485    37.776    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_118_n_1
    SLICE_X34Y101        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148    37.924 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_137/O
                         net (fo=22, routed)          0.507    38.431    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_137_n_1
    SLICE_X24Y105        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101    38.532 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_31/O
                         net (fo=26, routed)          0.432    38.964    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_31_n_1
    SLICE_X25Y114        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147    39.111 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][6][3]_i_13/O
                         net (fo=2, routed)           0.482    39.593    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][6][3]_i_13_n_1
    SLICE_X26Y115        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.147    39.740 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_672/O
                         net (fo=1, routed)           0.010    39.750    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_672_n_1
    SLICE_X26Y115        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    39.832 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_262/O
                         net (fo=1, routed)           0.546    40.378    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_262_n_1
    SLICE_X27Y107        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038    40.416 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_92/O
                         net (fo=1, routed)           0.619    41.035    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_92_n_1
    SLICE_X30Y75         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100    41.135 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_40/O
                         net (fo=1, routed)           0.010    41.145    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_40_n_1
    SLICE_X30Y75         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.082    41.227 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_21/O
                         net (fo=25, routed)          0.842    42.068    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_21_n_1
    SLICE_X33Y125        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177    42.245 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_25/O
                         net (fo=110, routed)         0.977    43.223    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_25_n_1
    SLICE_X39Y138        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100    43.323 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[10][15][2]_i_11/O
                         net (fo=3, routed)           0.303    43.626    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[10][15][2]_i_11_n_1
    SLICE_X39Y138        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.114    43.740 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1164/O
                         net (fo=1, routed)           0.270    44.010    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1164_n_1
    SLICE_X38Y136        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148    44.158 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_774/O
                         net (fo=1, routed)           0.190    44.348    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_774_n_1
    SLICE_X38Y130        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    44.447 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_429/O
                         net (fo=1, routed)           0.010    44.457    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_429_n_1
    SLICE_X38Y130        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    44.539 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_183/O
                         net (fo=8, routed)           0.711    45.250    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_183_n_1
    SLICE_X26Y114        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177    45.427 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_781/O
                         net (fo=96, routed)          0.968    46.395    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_781_n_1
    SLICE_X14Y74         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150    46.545 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_663/O
                         net (fo=1, routed)           0.514    47.059    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_663_n_1
    SLICE_X15Y75         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148    47.207 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_348/O
                         net (fo=1, routed)           0.012    47.219    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_348_n_1
    SLICE_X15Y75         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083    47.302 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_200/O
                         net (fo=1, routed)           0.542    47.844    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_200_n_1
    SLICE_X17Y98         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.038    47.882 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_110/O
                         net (fo=1, routed)           0.344    48.226    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_110_n_1
    SLICE_X17Y110        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179    48.405 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_66/O
                         net (fo=22, routed)          0.679    49.084    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_66_n_1
    SLICE_X29Y118        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.116    49.200 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_340/O
                         net (fo=152, routed)         0.914    50.114    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_340_n_1
    SLICE_X12Y128        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.115    50.229 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][4][3]_i_7/O
                         net (fo=2, routed)           0.562    50.791    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][4][3]_i_7_n_1
    SLICE_X6Y164         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178    50.969 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_161/O
                         net (fo=1, routed)           0.011    50.980    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_161_n_1
    SLICE_X6Y164         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083    51.063 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_92/O
                         net (fo=2, routed)           0.537    51.600    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_92_n_1
    SLICE_X8Y153         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.174    51.774 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_57/O
                         net (fo=1, routed)           0.429    52.203    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_57_n_1
    SLICE_X11Y135        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116    52.319 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_33/O
                         net (fo=21, routed)          1.119    53.438    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_33_n_1
    SLICE_X39Y124        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100    53.538 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_36/O
                         net (fo=22, routed)          0.457    53.994    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_36_n_1
    SLICE_X37Y122        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116    54.110 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_123/O
                         net (fo=1, routed)           0.206    54.316    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_123_n_1
    SLICE_X37Y120        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.174    54.490 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_46/O
                         net (fo=1, routed)           0.510    55.000    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_46_n_1
    SLICE_X41Y116        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064    55.064 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_18/O
                         net (fo=1, routed)           0.380    55.444    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_18_n_1
    SLICE_X41Y107        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147    55.591 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_8/O
                         net (fo=9, routed)           0.819    56.410    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_8_n_1
    SLICE_X35Y143        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149    56.559 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_10/O
                         net (fo=145, routed)         0.818    57.378    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_10_n_1
    SLICE_X18Y171        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179    57.557 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_11/O
                         net (fo=128, routed)         0.798    58.355    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_11_n_1
    SLICE_X5Y165         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    58.533 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[7][2][3]_i_4/O
                         net (fo=2, routed)           0.326    58.859    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[7][2][3]_i_4_n_1
    SLICE_X6Y164         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100    58.959 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_246/O
                         net (fo=1, routed)           0.009    58.968    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_246_n_1
    SLICE_X6Y164         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.082    59.050 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][2]_i_99/O
                         net (fo=1, routed)           0.630    59.680    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][2]_i_99_n_1
    SLICE_X12Y173        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098    59.778 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_39/O
                         net (fo=1, routed)           0.048    59.826    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_39_n_1
    SLICE_X12Y173        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039    59.865 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_17/O
                         net (fo=27, routed)          0.877    60.742    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_17_n_1
    SLICE_X24Y159        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115    60.857 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][2]_i_7/O
                         net (fo=44, routed)          0.860    61.717    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][2]_i_7_n_1
    SLICE_X15Y135        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116    61.833 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][8][0]_i_2/O
                         net (fo=1, routed)           0.517    62.350    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][8][0]_i_2_n_1
    SLICE_X5Y134         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151    62.501 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][8][0]_i_1/O
                         net (fo=1, routed)           0.068    62.569    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][8][0]_i_1_n_1
    SLICE_X5Y134         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.990     8.823    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/S_AXI_ACLK
    SLICE_X5Y134         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][8][0]/C
                         clock pessimism              0.175     8.998    
                         clock uncertainty           -0.152     8.846    
    SLICE_X5Y134         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     8.873    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][8][0]
  -------------------------------------------------------------------
                         required time                          8.873    
                         arrival time                         -62.569    
  -------------------------------------------------------------------
                         slack                                -53.696    

Slack (VIOLATED) :        -53.691ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc1/curr_timestep_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[5][13][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        60.192ns  (logic 11.481ns (19.074%)  route 48.711ns (80.926%))
  Logic Levels:           103  (LUT3=1 LUT4=1 LUT5=19 LUT6=62 MUXF7=16 MUXF8=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 8.651 - 6.666 ) 
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.814ns, distribution 1.180ns)
  Clock Net Delay (Destination): 1.818ns (routing 0.736ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.994     2.201    design_1_i/SAXI_ip_0/inst/c0/dc1/S_AXI_ACLK
    SLICE_X14Y139        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/curr_timestep_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y139        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.294 f  design_1_i/SAXI_ip_0/inst/c0/dc1/curr_timestep_reg[1]_rep__1/Q
                         net (fo=64, routed)          0.690     2.984    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][8][0]_0
    SLICE_X14Y128        LUT5 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.144     3.128 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][12][2]_i_3/O
                         net (fo=72, routed)          0.958     4.086    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][12][2]_i_3_n_1
    SLICE_X9Y146         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.063     4.149 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_897/O
                         net (fo=1, routed)           0.014     4.163    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_897_n_1
    SLICE_X9Y146         MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.086     4.249 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_401/O
                         net (fo=2, routed)           0.000     4.249    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_401_n_1
    SLICE_X9Y146         MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     4.277 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_540/O
                         net (fo=1, routed)           0.361     4.638    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_540_n_1
    SLICE_X12Y146        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     4.785 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_235/O
                         net (fo=2, routed)           0.359     5.144    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_235_n_1
    SLICE_X13Y142        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     5.258 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_104/O
                         net (fo=13, routed)          0.478     5.735    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_104_n_1
    SLICE_X15Y136        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.116     5.851 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_67/O
                         net (fo=82, routed)          0.759     6.611    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_67_n_1
    SLICE_X14Y128        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     6.793 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][2][0]_i_36/O
                         net (fo=4, routed)           0.330     7.123    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][2][0]_i_36_n_1
    SLICE_X12Y130        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     7.163 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2266/O
                         net (fo=1, routed)           0.011     7.174    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2266_n_1
    SLICE_X12Y130        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.076     7.250 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1678/O
                         net (fo=1, routed)           0.000     7.250    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1678_n_1
    SLICE_X12Y130        MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.027     7.277 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1291/O
                         net (fo=1, routed)           0.335     7.612    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1291_n_1
    SLICE_X14Y128        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.174     7.786 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1036/O
                         net (fo=14, routed)          0.895     8.681    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1036_n_1
    SLICE_X18Y140        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     8.721 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_7160/O
                         net (fo=126, routed)         0.791     9.512    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_7160_n_1
    SLICE_X20Y154        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     9.690 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2556/O
                         net (fo=1, routed)           0.254     9.944    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2556_n_1
    SLICE_X19Y155        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100    10.044 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2242/O
                         net (fo=1, routed)           0.016    10.060    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2242_n_1
    SLICE_X19Y155        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.079    10.139 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1662/O
                         net (fo=1, routed)           0.000    10.139    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1662_n_1
    SLICE_X19Y155        MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028    10.167 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1283/O
                         net (fo=1, routed)           0.510    10.677    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1283_n_1
    SLICE_X18Y144        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098    10.775 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1034/O
                         net (fo=2, routed)           0.344    11.119    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1034_n_1
    SLICE_X20Y144        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100    11.219 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_86/O
                         net (fo=6, routed)           0.448    11.667    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_86_n_1
    SLICE_X18Y147        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    11.766 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_83/O
                         net (fo=67, routed)          0.718    12.484    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_83_n_1
    SLICE_X17Y136        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149    12.633 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_75/O
                         net (fo=91, routed)          0.987    13.620    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_75_n_1
    SLICE_X2Y128         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179    13.799 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][2][3]_i_36/O
                         net (fo=2, routed)           0.425    14.224    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][2][3]_i_36_n_1
    SLICE_X3Y129         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.064    14.288 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_4643/O
                         net (fo=1, routed)           0.008    14.296    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_4643_n_1
    SLICE_X3Y129         MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.075    14.371 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_3632/O
                         net (fo=1, routed)           0.000    14.371    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_3632_n_1
    SLICE_X3Y129         MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.027    14.398 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2891/O
                         net (fo=1, routed)           0.662    15.060    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2891_n_1
    SLICE_X9Y137         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177    15.237 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2331/O
                         net (fo=1, routed)           0.024    15.261    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2331_n_1
    SLICE_X9Y137         MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.089    15.350 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2000/O
                         net (fo=23, routed)          0.805    16.155    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2000_n_1
    SLICE_X16Y124        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041    16.196 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][1][2]_i_49/O
                         net (fo=52, routed)          0.705    16.901    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][1][2]_i_49_n_1
    SLICE_X24Y135        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.113    17.014 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[14][10][0]_i_15/O
                         net (fo=3, routed)           0.506    17.521    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[14][10][0]_i_15_n_1
    SLICE_X25Y125        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062    17.583 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2799/O
                         net (fo=1, routed)           0.636    18.219    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2799_n_1
    SLICE_X11Y119        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174    18.393 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2305/O
                         net (fo=2, routed)           0.225    18.618    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2305_n_1
    SLICE_X12Y120        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064    18.682 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1986/O
                         net (fo=7, routed)           0.685    19.367    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1986_n_1
    SLICE_X27Y123        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113    19.480 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_52/O
                         net (fo=174, routed)         0.647    20.126    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_52_n_1
    SLICE_X36Y126        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100    20.226 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[2][5][2]_i_25/O
                         net (fo=3, routed)           0.779    21.006    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[2][5][2]_i_25_n_1
    SLICE_X45Y126        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179    21.185 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1133/O
                         net (fo=1, routed)           0.114    21.299    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1133_n_1
    SLICE_X45Y127        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.150    21.449 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_946/O
                         net (fo=1, routed)           0.694    22.143    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_946_n_1
    SLICE_X37Y125        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.150    22.293 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_863/O
                         net (fo=1, routed)           0.372    22.665    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_863_n_1
    SLICE_X30Y121        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.063    22.728 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_827/O
                         net (fo=6, routed)           0.018    22.746    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_827_n_1
    SLICE_X30Y121        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083    22.829 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_776/O
                         net (fo=29, routed)          1.032    23.861    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_776_n_1
    SLICE_X10Y98         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148    24.009 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_48/O
                         net (fo=136, routed)         0.887    24.896    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_48_n_1
    SLICE_X3Y85          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064    24.960 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][11][0]_i_40/O
                         net (fo=3, routed)           0.653    25.613    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][11][0]_i_40_n_1
    SLICE_X14Y83         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117    25.730 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2204/O
                         net (fo=1, routed)           0.487    26.217    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2204_n_1
    SLICE_X18Y83         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.147    26.364 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1953/O
                         net (fo=2, routed)           0.010    26.374    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1953_n_1
    SLICE_X18Y83         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    26.456 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_1825/O
                         net (fo=5, routed)           0.530    26.986    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_1825_n_1
    SLICE_X17Y95         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100    27.086 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_768/O
                         net (fo=170, routed)         0.755    27.841    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_768_n_1
    SLICE_X20Y109        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.182    28.023 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_426/O
                         net (fo=134, routed)         0.502    28.525    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_426_n_1
    SLICE_X16Y111        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148    28.673 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[9][6][3]_i_15/O
                         net (fo=3, routed)           0.416    29.089    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[9][6][3]_i_15_n_1
    SLICE_X14Y113        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.038    29.127 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_2551/O
                         net (fo=1, routed)           0.639    29.766    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_2551_n_1
    SLICE_X16Y103        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    29.940 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1892/O
                         net (fo=1, routed)           0.664    30.604    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1892_n_1
    SLICE_X18Y76         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062    30.666 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1091/O
                         net (fo=1, routed)           0.012    30.678    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1091_n_1
    SLICE_X18Y76         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083    30.761 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_421/O
                         net (fo=27, routed)          0.799    31.560    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_421_n_1
    SLICE_X21Y114        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178    31.738 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_151/O
                         net (fo=30, routed)          0.458    32.197    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_151_n_1
    SLICE_X16Y114        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.148    32.345 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[4][10][3]_i_20/O
                         net (fo=2, routed)           0.391    32.736    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[4][10][3]_i_20_n_1
    SLICE_X17Y106        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116    32.852 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1848/O
                         net (fo=1, routed)           0.011    32.863    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1848_n_1
    SLICE_X17Y106        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.083    32.946 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_1079/O
                         net (fo=1, routed)           0.636    33.582    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_1079_n_1
    SLICE_X19Y77         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.178    33.760 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_414/O
                         net (fo=1, routed)           0.279    34.039    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_414_n_1
    SLICE_X22Y75         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098    34.137 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_147/O
                         net (fo=28, routed)          0.837    34.974    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_147_n_1
    SLICE_X31Y96         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177    35.151 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_27/O
                         net (fo=128, routed)         0.836    35.987    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_27_n_1
    SLICE_X39Y95         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.062    36.049 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[3][10][2]_i_13/O
                         net (fo=2, routed)           0.662    36.711    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[3][10][2]_i_13_n_1
    SLICE_X37Y101        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038    36.749 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_908/O
                         net (fo=1, routed)           0.303    37.052    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_908_n_1
    SLICE_X36Y104        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.147    37.199 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_340/O
                         net (fo=1, routed)           0.010    37.209    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_340_n_1
    SLICE_X36Y104        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    37.291 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_118/O
                         net (fo=2, routed)           0.485    37.776    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_118_n_1
    SLICE_X34Y101        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148    37.924 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_137/O
                         net (fo=22, routed)          0.507    38.431    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_137_n_1
    SLICE_X24Y105        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101    38.532 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_31/O
                         net (fo=26, routed)          0.432    38.964    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_31_n_1
    SLICE_X25Y114        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147    39.111 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][6][3]_i_13/O
                         net (fo=2, routed)           0.482    39.593    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][6][3]_i_13_n_1
    SLICE_X26Y115        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.147    39.740 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_672/O
                         net (fo=1, routed)           0.010    39.750    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_672_n_1
    SLICE_X26Y115        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    39.832 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_262/O
                         net (fo=1, routed)           0.546    40.378    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_262_n_1
    SLICE_X27Y107        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038    40.416 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_92/O
                         net (fo=1, routed)           0.619    41.035    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_92_n_1
    SLICE_X30Y75         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100    41.135 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_40/O
                         net (fo=1, routed)           0.010    41.145    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_40_n_1
    SLICE_X30Y75         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.082    41.227 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_21/O
                         net (fo=25, routed)          0.842    42.068    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_21_n_1
    SLICE_X33Y125        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177    42.245 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_25/O
                         net (fo=110, routed)         0.977    43.223    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_25_n_1
    SLICE_X39Y138        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100    43.323 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[10][15][2]_i_11/O
                         net (fo=3, routed)           0.303    43.626    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[10][15][2]_i_11_n_1
    SLICE_X39Y138        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.114    43.740 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1164/O
                         net (fo=1, routed)           0.270    44.010    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1164_n_1
    SLICE_X38Y136        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148    44.158 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_774/O
                         net (fo=1, routed)           0.190    44.348    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_774_n_1
    SLICE_X38Y130        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    44.447 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_429/O
                         net (fo=1, routed)           0.010    44.457    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_429_n_1
    SLICE_X38Y130        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    44.539 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_183/O
                         net (fo=8, routed)           0.711    45.250    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_183_n_1
    SLICE_X26Y114        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177    45.427 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_781/O
                         net (fo=96, routed)          0.968    46.395    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_781_n_1
    SLICE_X14Y74         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150    46.545 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_663/O
                         net (fo=1, routed)           0.514    47.059    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_663_n_1
    SLICE_X15Y75         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148    47.207 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_348/O
                         net (fo=1, routed)           0.012    47.219    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_348_n_1
    SLICE_X15Y75         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083    47.302 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_200/O
                         net (fo=1, routed)           0.542    47.844    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_200_n_1
    SLICE_X17Y98         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.038    47.882 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_110/O
                         net (fo=1, routed)           0.344    48.226    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_110_n_1
    SLICE_X17Y110        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179    48.405 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_66/O
                         net (fo=22, routed)          0.679    49.084    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_66_n_1
    SLICE_X29Y118        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.116    49.200 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_340/O
                         net (fo=152, routed)         0.914    50.114    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_340_n_1
    SLICE_X12Y128        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.115    50.229 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][4][3]_i_7/O
                         net (fo=2, routed)           0.562    50.791    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][4][3]_i_7_n_1
    SLICE_X6Y164         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178    50.969 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_161/O
                         net (fo=1, routed)           0.011    50.980    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_161_n_1
    SLICE_X6Y164         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083    51.063 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_92/O
                         net (fo=2, routed)           0.537    51.600    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_92_n_1
    SLICE_X8Y153         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.174    51.774 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_57/O
                         net (fo=1, routed)           0.429    52.203    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_57_n_1
    SLICE_X11Y135        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116    52.319 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_33/O
                         net (fo=21, routed)          1.119    53.438    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_33_n_1
    SLICE_X39Y124        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100    53.538 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_36/O
                         net (fo=22, routed)          0.457    53.994    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_36_n_1
    SLICE_X37Y122        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116    54.110 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_123/O
                         net (fo=1, routed)           0.206    54.316    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_123_n_1
    SLICE_X37Y120        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.174    54.490 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_46/O
                         net (fo=1, routed)           0.510    55.000    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_46_n_1
    SLICE_X41Y116        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064    55.064 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_18/O
                         net (fo=1, routed)           0.380    55.444    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_18_n_1
    SLICE_X41Y107        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147    55.591 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_8/O
                         net (fo=9, routed)           0.819    56.410    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_8_n_1
    SLICE_X35Y143        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149    56.559 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_10/O
                         net (fo=145, routed)         0.818    57.378    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_10_n_1
    SLICE_X18Y171        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179    57.557 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_11/O
                         net (fo=128, routed)         0.798    58.355    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_11_n_1
    SLICE_X5Y165         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    58.533 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[7][2][3]_i_4/O
                         net (fo=2, routed)           0.326    58.859    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[7][2][3]_i_4_n_1
    SLICE_X6Y164         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100    58.959 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_246/O
                         net (fo=1, routed)           0.009    58.968    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_246_n_1
    SLICE_X6Y164         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.082    59.050 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][2]_i_99/O
                         net (fo=1, routed)           0.630    59.680    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][2]_i_99_n_1
    SLICE_X12Y173        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098    59.778 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_39/O
                         net (fo=1, routed)           0.048    59.826    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_39_n_1
    SLICE_X12Y173        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039    59.865 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_17/O
                         net (fo=27, routed)          0.877    60.742    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_17_n_1
    SLICE_X24Y159        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115    60.857 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][2]_i_7/O
                         net (fo=44, routed)          0.699    61.556    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][2]_i_7_n_1
    SLICE_X27Y138        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064    61.620 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[5][13][0]_i_2/O
                         net (fo=1, routed)           0.657    62.277    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[5][13][0]_i_2_n_1
    SLICE_X1Y137         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.038    62.315 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[5][13][0]_i_1/O
                         net (fo=1, routed)           0.078    62.393    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[5][13][0]_i_1_n_1
    SLICE_X1Y137         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[5][13][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.818     8.651    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/S_AXI_ACLK
    SLICE_X1Y137         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[5][13][0]/C
                         clock pessimism              0.176     8.827    
                         clock uncertainty           -0.152     8.675    
    SLICE_X1Y137         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     8.702    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[5][13][0]
  -------------------------------------------------------------------
                         required time                          8.702    
                         arrival time                         -62.393    
  -------------------------------------------------------------------
                         slack                                -53.691    

Slack (VIOLATED) :        -53.687ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc1/curr_timestep_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[7][1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        60.083ns  (logic 11.719ns (19.505%)  route 48.364ns (80.495%))
  Logic Levels:           103  (LUT3=1 LUT4=1 LUT5=19 LUT6=62 MUXF7=16 MUXF8=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.879ns = ( 8.545 - 6.666 ) 
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.814ns, distribution 1.180ns)
  Clock Net Delay (Destination): 1.712ns (routing 0.736ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.994     2.201    design_1_i/SAXI_ip_0/inst/c0/dc1/S_AXI_ACLK
    SLICE_X14Y139        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/curr_timestep_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y139        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.294 f  design_1_i/SAXI_ip_0/inst/c0/dc1/curr_timestep_reg[1]_rep__1/Q
                         net (fo=64, routed)          0.690     2.984    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][8][0]_0
    SLICE_X14Y128        LUT5 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.144     3.128 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][12][2]_i_3/O
                         net (fo=72, routed)          0.958     4.086    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][12][2]_i_3_n_1
    SLICE_X9Y146         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.063     4.149 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_897/O
                         net (fo=1, routed)           0.014     4.163    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_897_n_1
    SLICE_X9Y146         MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.086     4.249 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_401/O
                         net (fo=2, routed)           0.000     4.249    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_401_n_1
    SLICE_X9Y146         MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     4.277 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_540/O
                         net (fo=1, routed)           0.361     4.638    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_540_n_1
    SLICE_X12Y146        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     4.785 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_235/O
                         net (fo=2, routed)           0.359     5.144    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_235_n_1
    SLICE_X13Y142        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     5.258 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_104/O
                         net (fo=13, routed)          0.478     5.735    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_104_n_1
    SLICE_X15Y136        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.116     5.851 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_67/O
                         net (fo=82, routed)          0.759     6.611    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_67_n_1
    SLICE_X14Y128        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     6.793 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][2][0]_i_36/O
                         net (fo=4, routed)           0.330     7.123    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][2][0]_i_36_n_1
    SLICE_X12Y130        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     7.163 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2266/O
                         net (fo=1, routed)           0.011     7.174    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2266_n_1
    SLICE_X12Y130        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.076     7.250 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1678/O
                         net (fo=1, routed)           0.000     7.250    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1678_n_1
    SLICE_X12Y130        MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.027     7.277 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1291/O
                         net (fo=1, routed)           0.335     7.612    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1291_n_1
    SLICE_X14Y128        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.174     7.786 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1036/O
                         net (fo=14, routed)          0.895     8.681    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1036_n_1
    SLICE_X18Y140        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     8.721 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_7160/O
                         net (fo=126, routed)         0.791     9.512    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_7160_n_1
    SLICE_X20Y154        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     9.690 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2556/O
                         net (fo=1, routed)           0.254     9.944    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2556_n_1
    SLICE_X19Y155        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100    10.044 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2242/O
                         net (fo=1, routed)           0.016    10.060    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2242_n_1
    SLICE_X19Y155        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.079    10.139 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1662/O
                         net (fo=1, routed)           0.000    10.139    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1662_n_1
    SLICE_X19Y155        MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028    10.167 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1283/O
                         net (fo=1, routed)           0.510    10.677    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1283_n_1
    SLICE_X18Y144        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098    10.775 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1034/O
                         net (fo=2, routed)           0.344    11.119    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1034_n_1
    SLICE_X20Y144        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100    11.219 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_86/O
                         net (fo=6, routed)           0.448    11.667    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_86_n_1
    SLICE_X18Y147        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    11.766 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_83/O
                         net (fo=67, routed)          0.718    12.484    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_83_n_1
    SLICE_X17Y136        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149    12.633 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_75/O
                         net (fo=91, routed)          0.987    13.620    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_75_n_1
    SLICE_X2Y128         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179    13.799 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][2][3]_i_36/O
                         net (fo=2, routed)           0.425    14.224    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][2][3]_i_36_n_1
    SLICE_X3Y129         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.064    14.288 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_4643/O
                         net (fo=1, routed)           0.008    14.296    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_4643_n_1
    SLICE_X3Y129         MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.075    14.371 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_3632/O
                         net (fo=1, routed)           0.000    14.371    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_3632_n_1
    SLICE_X3Y129         MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.027    14.398 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2891/O
                         net (fo=1, routed)           0.662    15.060    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2891_n_1
    SLICE_X9Y137         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177    15.237 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2331/O
                         net (fo=1, routed)           0.024    15.261    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2331_n_1
    SLICE_X9Y137         MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.089    15.350 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2000/O
                         net (fo=23, routed)          0.805    16.155    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2000_n_1
    SLICE_X16Y124        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041    16.196 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][1][2]_i_49/O
                         net (fo=52, routed)          0.705    16.901    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][1][2]_i_49_n_1
    SLICE_X24Y135        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.113    17.014 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[14][10][0]_i_15/O
                         net (fo=3, routed)           0.506    17.521    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[14][10][0]_i_15_n_1
    SLICE_X25Y125        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062    17.583 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2799/O
                         net (fo=1, routed)           0.636    18.219    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2799_n_1
    SLICE_X11Y119        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174    18.393 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2305/O
                         net (fo=2, routed)           0.225    18.618    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2305_n_1
    SLICE_X12Y120        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064    18.682 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1986/O
                         net (fo=7, routed)           0.685    19.367    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1986_n_1
    SLICE_X27Y123        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113    19.480 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_52/O
                         net (fo=174, routed)         0.647    20.126    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_52_n_1
    SLICE_X36Y126        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100    20.226 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[2][5][2]_i_25/O
                         net (fo=3, routed)           0.779    21.006    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[2][5][2]_i_25_n_1
    SLICE_X45Y126        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179    21.185 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1133/O
                         net (fo=1, routed)           0.114    21.299    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1133_n_1
    SLICE_X45Y127        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.150    21.449 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_946/O
                         net (fo=1, routed)           0.694    22.143    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_946_n_1
    SLICE_X37Y125        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.150    22.293 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_863/O
                         net (fo=1, routed)           0.372    22.665    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_863_n_1
    SLICE_X30Y121        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.063    22.728 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_827/O
                         net (fo=6, routed)           0.018    22.746    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_827_n_1
    SLICE_X30Y121        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083    22.829 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_776/O
                         net (fo=29, routed)          1.032    23.861    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_776_n_1
    SLICE_X10Y98         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148    24.009 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_48/O
                         net (fo=136, routed)         0.887    24.896    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_48_n_1
    SLICE_X3Y85          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064    24.960 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][11][0]_i_40/O
                         net (fo=3, routed)           0.653    25.613    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][11][0]_i_40_n_1
    SLICE_X14Y83         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117    25.730 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2204/O
                         net (fo=1, routed)           0.487    26.217    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2204_n_1
    SLICE_X18Y83         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.147    26.364 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1953/O
                         net (fo=2, routed)           0.010    26.374    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1953_n_1
    SLICE_X18Y83         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    26.456 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_1825/O
                         net (fo=5, routed)           0.530    26.986    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_1825_n_1
    SLICE_X17Y95         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100    27.086 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_768/O
                         net (fo=170, routed)         0.755    27.841    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_768_n_1
    SLICE_X20Y109        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.182    28.023 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_426/O
                         net (fo=134, routed)         0.502    28.525    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_426_n_1
    SLICE_X16Y111        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148    28.673 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[9][6][3]_i_15/O
                         net (fo=3, routed)           0.416    29.089    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[9][6][3]_i_15_n_1
    SLICE_X14Y113        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.038    29.127 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_2551/O
                         net (fo=1, routed)           0.639    29.766    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_2551_n_1
    SLICE_X16Y103        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    29.940 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1892/O
                         net (fo=1, routed)           0.664    30.604    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1892_n_1
    SLICE_X18Y76         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062    30.666 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1091/O
                         net (fo=1, routed)           0.012    30.678    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1091_n_1
    SLICE_X18Y76         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083    30.761 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_421/O
                         net (fo=27, routed)          0.799    31.560    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_421_n_1
    SLICE_X21Y114        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178    31.738 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_151/O
                         net (fo=30, routed)          0.458    32.197    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_151_n_1
    SLICE_X16Y114        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.148    32.345 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[4][10][3]_i_20/O
                         net (fo=2, routed)           0.391    32.736    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[4][10][3]_i_20_n_1
    SLICE_X17Y106        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116    32.852 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1848/O
                         net (fo=1, routed)           0.011    32.863    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1848_n_1
    SLICE_X17Y106        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.083    32.946 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_1079/O
                         net (fo=1, routed)           0.636    33.582    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_1079_n_1
    SLICE_X19Y77         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.178    33.760 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_414/O
                         net (fo=1, routed)           0.279    34.039    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_414_n_1
    SLICE_X22Y75         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098    34.137 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_147/O
                         net (fo=28, routed)          0.837    34.974    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_147_n_1
    SLICE_X31Y96         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177    35.151 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_27/O
                         net (fo=128, routed)         0.836    35.987    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_27_n_1
    SLICE_X39Y95         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.062    36.049 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[3][10][2]_i_13/O
                         net (fo=2, routed)           0.662    36.711    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[3][10][2]_i_13_n_1
    SLICE_X37Y101        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038    36.749 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_908/O
                         net (fo=1, routed)           0.303    37.052    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_908_n_1
    SLICE_X36Y104        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.147    37.199 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_340/O
                         net (fo=1, routed)           0.010    37.209    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_340_n_1
    SLICE_X36Y104        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    37.291 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_118/O
                         net (fo=2, routed)           0.485    37.776    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_118_n_1
    SLICE_X34Y101        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148    37.924 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_137/O
                         net (fo=22, routed)          0.507    38.431    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_137_n_1
    SLICE_X24Y105        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101    38.532 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_31/O
                         net (fo=26, routed)          0.432    38.964    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_31_n_1
    SLICE_X25Y114        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147    39.111 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][6][3]_i_13/O
                         net (fo=2, routed)           0.482    39.593    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][6][3]_i_13_n_1
    SLICE_X26Y115        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.147    39.740 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_672/O
                         net (fo=1, routed)           0.010    39.750    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_672_n_1
    SLICE_X26Y115        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    39.832 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_262/O
                         net (fo=1, routed)           0.546    40.378    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_262_n_1
    SLICE_X27Y107        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038    40.416 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_92/O
                         net (fo=1, routed)           0.619    41.035    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_92_n_1
    SLICE_X30Y75         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100    41.135 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_40/O
                         net (fo=1, routed)           0.010    41.145    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_40_n_1
    SLICE_X30Y75         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.082    41.227 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_21/O
                         net (fo=25, routed)          0.842    42.068    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_21_n_1
    SLICE_X33Y125        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177    42.245 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_25/O
                         net (fo=110, routed)         0.977    43.223    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_25_n_1
    SLICE_X39Y138        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100    43.323 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[10][15][2]_i_11/O
                         net (fo=3, routed)           0.303    43.626    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[10][15][2]_i_11_n_1
    SLICE_X39Y138        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.114    43.740 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1164/O
                         net (fo=1, routed)           0.270    44.010    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1164_n_1
    SLICE_X38Y136        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148    44.158 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_774/O
                         net (fo=1, routed)           0.190    44.348    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_774_n_1
    SLICE_X38Y130        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    44.447 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_429/O
                         net (fo=1, routed)           0.010    44.457    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_429_n_1
    SLICE_X38Y130        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    44.539 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_183/O
                         net (fo=8, routed)           0.711    45.250    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_183_n_1
    SLICE_X26Y114        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177    45.427 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_781/O
                         net (fo=96, routed)          0.968    46.395    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_781_n_1
    SLICE_X14Y74         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150    46.545 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_663/O
                         net (fo=1, routed)           0.514    47.059    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_663_n_1
    SLICE_X15Y75         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148    47.207 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_348/O
                         net (fo=1, routed)           0.012    47.219    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_348_n_1
    SLICE_X15Y75         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083    47.302 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_200/O
                         net (fo=1, routed)           0.542    47.844    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_200_n_1
    SLICE_X17Y98         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.038    47.882 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_110/O
                         net (fo=1, routed)           0.344    48.226    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_110_n_1
    SLICE_X17Y110        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179    48.405 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_66/O
                         net (fo=22, routed)          0.679    49.084    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_66_n_1
    SLICE_X29Y118        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.116    49.200 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_340/O
                         net (fo=152, routed)         0.914    50.114    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_340_n_1
    SLICE_X12Y128        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.115    50.229 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][4][3]_i_7/O
                         net (fo=2, routed)           0.562    50.791    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][4][3]_i_7_n_1
    SLICE_X6Y164         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178    50.969 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_161/O
                         net (fo=1, routed)           0.011    50.980    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_161_n_1
    SLICE_X6Y164         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083    51.063 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_92/O
                         net (fo=2, routed)           0.537    51.600    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_92_n_1
    SLICE_X8Y153         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.174    51.774 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_57/O
                         net (fo=1, routed)           0.429    52.203    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_57_n_1
    SLICE_X11Y135        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116    52.319 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_33/O
                         net (fo=21, routed)          1.119    53.438    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_33_n_1
    SLICE_X39Y124        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100    53.538 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_36/O
                         net (fo=22, routed)          0.457    53.994    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_36_n_1
    SLICE_X37Y122        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116    54.110 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_123/O
                         net (fo=1, routed)           0.206    54.316    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_123_n_1
    SLICE_X37Y120        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.174    54.490 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_46/O
                         net (fo=1, routed)           0.510    55.000    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_46_n_1
    SLICE_X41Y116        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064    55.064 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_18/O
                         net (fo=1, routed)           0.380    55.444    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_18_n_1
    SLICE_X41Y107        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147    55.591 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_8/O
                         net (fo=9, routed)           0.819    56.410    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_8_n_1
    SLICE_X35Y143        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149    56.559 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_10/O
                         net (fo=145, routed)         0.818    57.378    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_10_n_1
    SLICE_X18Y171        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179    57.557 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_11/O
                         net (fo=128, routed)         0.798    58.355    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_11_n_1
    SLICE_X5Y165         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    58.533 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[7][2][3]_i_4/O
                         net (fo=2, routed)           0.326    58.859    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[7][2][3]_i_4_n_1
    SLICE_X6Y164         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100    58.959 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_246/O
                         net (fo=1, routed)           0.009    58.968    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_246_n_1
    SLICE_X6Y164         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.082    59.050 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][2]_i_99/O
                         net (fo=1, routed)           0.630    59.680    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][2]_i_99_n_1
    SLICE_X12Y173        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098    59.778 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_39/O
                         net (fo=1, routed)           0.048    59.826    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_39_n_1
    SLICE_X12Y173        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039    59.865 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_17/O
                         net (fo=27, routed)          0.644    60.509    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_17_n_1
    SLICE_X24Y168        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100    60.609 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][11][1]_i_5/O
                         net (fo=222, routed)         0.722    61.332    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][11][1]_i_5_n_1
    SLICE_X25Y145        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.176    61.508 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[7][1][1]_i_2/O
                         net (fo=1, routed)           0.537    62.045    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[7][1][1]_i_2_n_1
    SLICE_X15Y151        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179    62.224 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[7][1][1]_i_1/O
                         net (fo=1, routed)           0.060    62.284    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[7][1][1]_i_1_n_1
    SLICE_X15Y151        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[7][1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.712     8.545    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/S_AXI_ACLK
    SLICE_X15Y151        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[7][1][1]/C
                         clock pessimism              0.177     8.722    
                         clock uncertainty           -0.152     8.570    
    SLICE_X15Y151        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     8.597    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[7][1][1]
  -------------------------------------------------------------------
                         required time                          8.597    
                         arrival time                         -62.284    
  -------------------------------------------------------------------
                         slack                                -53.687    

Slack (VIOLATED) :        -53.684ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc1/curr_timestep_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[8][2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        60.243ns  (logic 11.765ns (19.529%)  route 48.478ns (80.471%))
  Logic Levels:           104  (LUT3=2 LUT4=1 LUT5=18 LUT6=63 MUXF7=16 MUXF8=4)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.044ns = ( 8.710 - 6.666 ) 
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.814ns, distribution 1.180ns)
  Clock Net Delay (Destination): 1.877ns (routing 0.736ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.994     2.201    design_1_i/SAXI_ip_0/inst/c0/dc1/S_AXI_ACLK
    SLICE_X14Y139        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/curr_timestep_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y139        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.294 f  design_1_i/SAXI_ip_0/inst/c0/dc1/curr_timestep_reg[1]_rep__1/Q
                         net (fo=64, routed)          0.690     2.984    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][8][0]_0
    SLICE_X14Y128        LUT5 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.144     3.128 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][12][2]_i_3/O
                         net (fo=72, routed)          0.958     4.086    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][12][2]_i_3_n_1
    SLICE_X9Y146         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.063     4.149 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_897/O
                         net (fo=1, routed)           0.014     4.163    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_897_n_1
    SLICE_X9Y146         MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.086     4.249 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_401/O
                         net (fo=2, routed)           0.000     4.249    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_401_n_1
    SLICE_X9Y146         MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     4.277 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_540/O
                         net (fo=1, routed)           0.361     4.638    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_540_n_1
    SLICE_X12Y146        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     4.785 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_235/O
                         net (fo=2, routed)           0.359     5.144    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_235_n_1
    SLICE_X13Y142        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     5.258 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_104/O
                         net (fo=13, routed)          0.478     5.735    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_104_n_1
    SLICE_X15Y136        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.116     5.851 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_67/O
                         net (fo=82, routed)          0.759     6.611    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_67_n_1
    SLICE_X14Y128        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     6.793 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][2][0]_i_36/O
                         net (fo=4, routed)           0.330     7.123    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][2][0]_i_36_n_1
    SLICE_X12Y130        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     7.163 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2266/O
                         net (fo=1, routed)           0.011     7.174    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2266_n_1
    SLICE_X12Y130        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.076     7.250 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1678/O
                         net (fo=1, routed)           0.000     7.250    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1678_n_1
    SLICE_X12Y130        MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.027     7.277 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1291/O
                         net (fo=1, routed)           0.335     7.612    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1291_n_1
    SLICE_X14Y128        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.174     7.786 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1036/O
                         net (fo=14, routed)          0.895     8.681    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1036_n_1
    SLICE_X18Y140        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     8.721 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_7160/O
                         net (fo=126, routed)         0.791     9.512    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_7160_n_1
    SLICE_X20Y154        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     9.690 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2556/O
                         net (fo=1, routed)           0.254     9.944    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2556_n_1
    SLICE_X19Y155        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100    10.044 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2242/O
                         net (fo=1, routed)           0.016    10.060    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2242_n_1
    SLICE_X19Y155        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.079    10.139 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1662/O
                         net (fo=1, routed)           0.000    10.139    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1662_n_1
    SLICE_X19Y155        MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028    10.167 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1283/O
                         net (fo=1, routed)           0.510    10.677    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1283_n_1
    SLICE_X18Y144        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098    10.775 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1034/O
                         net (fo=2, routed)           0.344    11.119    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1034_n_1
    SLICE_X20Y144        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100    11.219 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_86/O
                         net (fo=6, routed)           0.448    11.667    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_86_n_1
    SLICE_X18Y147        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    11.766 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_83/O
                         net (fo=67, routed)          0.718    12.484    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_83_n_1
    SLICE_X17Y136        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149    12.633 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_75/O
                         net (fo=91, routed)          0.987    13.620    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_75_n_1
    SLICE_X2Y128         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179    13.799 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][2][3]_i_36/O
                         net (fo=2, routed)           0.425    14.224    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][2][3]_i_36_n_1
    SLICE_X3Y129         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.064    14.288 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_4643/O
                         net (fo=1, routed)           0.008    14.296    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_4643_n_1
    SLICE_X3Y129         MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.075    14.371 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_3632/O
                         net (fo=1, routed)           0.000    14.371    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_3632_n_1
    SLICE_X3Y129         MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.027    14.398 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2891/O
                         net (fo=1, routed)           0.662    15.060    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2891_n_1
    SLICE_X9Y137         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177    15.237 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2331/O
                         net (fo=1, routed)           0.024    15.261    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2331_n_1
    SLICE_X9Y137         MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.089    15.350 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2000/O
                         net (fo=23, routed)          0.805    16.155    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2000_n_1
    SLICE_X16Y124        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041    16.196 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][1][2]_i_49/O
                         net (fo=52, routed)          0.705    16.901    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][1][2]_i_49_n_1
    SLICE_X24Y135        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.113    17.014 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[14][10][0]_i_15/O
                         net (fo=3, routed)           0.506    17.521    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[14][10][0]_i_15_n_1
    SLICE_X25Y125        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062    17.583 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2799/O
                         net (fo=1, routed)           0.636    18.219    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2799_n_1
    SLICE_X11Y119        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174    18.393 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2305/O
                         net (fo=2, routed)           0.225    18.618    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2305_n_1
    SLICE_X12Y120        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064    18.682 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1986/O
                         net (fo=7, routed)           0.685    19.367    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1986_n_1
    SLICE_X27Y123        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113    19.480 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_52/O
                         net (fo=174, routed)         0.647    20.126    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_52_n_1
    SLICE_X36Y126        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100    20.226 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[2][5][2]_i_25/O
                         net (fo=3, routed)           0.779    21.006    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[2][5][2]_i_25_n_1
    SLICE_X45Y126        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179    21.185 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1133/O
                         net (fo=1, routed)           0.114    21.299    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1133_n_1
    SLICE_X45Y127        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.150    21.449 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_946/O
                         net (fo=1, routed)           0.694    22.143    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_946_n_1
    SLICE_X37Y125        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.150    22.293 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_863/O
                         net (fo=1, routed)           0.372    22.665    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_863_n_1
    SLICE_X30Y121        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.063    22.728 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_827/O
                         net (fo=6, routed)           0.018    22.746    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_827_n_1
    SLICE_X30Y121        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083    22.829 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_776/O
                         net (fo=29, routed)          1.032    23.861    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_776_n_1
    SLICE_X10Y98         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148    24.009 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_48/O
                         net (fo=136, routed)         0.887    24.896    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_48_n_1
    SLICE_X3Y85          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064    24.960 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][11][0]_i_40/O
                         net (fo=3, routed)           0.653    25.613    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][11][0]_i_40_n_1
    SLICE_X14Y83         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117    25.730 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2204/O
                         net (fo=1, routed)           0.487    26.217    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2204_n_1
    SLICE_X18Y83         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.147    26.364 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1953/O
                         net (fo=2, routed)           0.010    26.374    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1953_n_1
    SLICE_X18Y83         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    26.456 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_1825/O
                         net (fo=5, routed)           0.530    26.986    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_1825_n_1
    SLICE_X17Y95         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100    27.086 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_768/O
                         net (fo=170, routed)         0.755    27.841    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_768_n_1
    SLICE_X20Y109        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.182    28.023 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_426/O
                         net (fo=134, routed)         0.502    28.525    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_426_n_1
    SLICE_X16Y111        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148    28.673 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[9][6][3]_i_15/O
                         net (fo=3, routed)           0.416    29.089    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[9][6][3]_i_15_n_1
    SLICE_X14Y113        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.038    29.127 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_2551/O
                         net (fo=1, routed)           0.639    29.766    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_2551_n_1
    SLICE_X16Y103        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    29.940 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1892/O
                         net (fo=1, routed)           0.664    30.604    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1892_n_1
    SLICE_X18Y76         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062    30.666 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1091/O
                         net (fo=1, routed)           0.012    30.678    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1091_n_1
    SLICE_X18Y76         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083    30.761 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_421/O
                         net (fo=27, routed)          0.799    31.560    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_421_n_1
    SLICE_X21Y114        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178    31.738 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_151/O
                         net (fo=30, routed)          0.458    32.197    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_151_n_1
    SLICE_X16Y114        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.148    32.345 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[4][10][3]_i_20/O
                         net (fo=2, routed)           0.391    32.736    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[4][10][3]_i_20_n_1
    SLICE_X17Y106        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116    32.852 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1848/O
                         net (fo=1, routed)           0.011    32.863    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1848_n_1
    SLICE_X17Y106        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.083    32.946 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_1079/O
                         net (fo=1, routed)           0.636    33.582    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_1079_n_1
    SLICE_X19Y77         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.178    33.760 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_414/O
                         net (fo=1, routed)           0.279    34.039    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_414_n_1
    SLICE_X22Y75         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098    34.137 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_147/O
                         net (fo=28, routed)          0.837    34.974    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_147_n_1
    SLICE_X31Y96         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177    35.151 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_27/O
                         net (fo=128, routed)         0.836    35.987    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_27_n_1
    SLICE_X39Y95         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.062    36.049 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[3][10][2]_i_13/O
                         net (fo=2, routed)           0.662    36.711    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[3][10][2]_i_13_n_1
    SLICE_X37Y101        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038    36.749 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_908/O
                         net (fo=1, routed)           0.303    37.052    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_908_n_1
    SLICE_X36Y104        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.147    37.199 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_340/O
                         net (fo=1, routed)           0.010    37.209    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_340_n_1
    SLICE_X36Y104        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    37.291 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_118/O
                         net (fo=2, routed)           0.485    37.776    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_118_n_1
    SLICE_X34Y101        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148    37.924 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_137/O
                         net (fo=22, routed)          0.507    38.431    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_137_n_1
    SLICE_X24Y105        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101    38.532 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_31/O
                         net (fo=26, routed)          0.432    38.964    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_31_n_1
    SLICE_X25Y114        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147    39.111 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][6][3]_i_13/O
                         net (fo=2, routed)           0.482    39.593    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][6][3]_i_13_n_1
    SLICE_X26Y115        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.147    39.740 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_672/O
                         net (fo=1, routed)           0.010    39.750    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_672_n_1
    SLICE_X26Y115        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    39.832 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_262/O
                         net (fo=1, routed)           0.546    40.378    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_262_n_1
    SLICE_X27Y107        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038    40.416 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_92/O
                         net (fo=1, routed)           0.619    41.035    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_92_n_1
    SLICE_X30Y75         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100    41.135 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_40/O
                         net (fo=1, routed)           0.010    41.145    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_40_n_1
    SLICE_X30Y75         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.082    41.227 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_21/O
                         net (fo=25, routed)          0.842    42.068    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_21_n_1
    SLICE_X33Y125        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177    42.245 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_25/O
                         net (fo=110, routed)         0.977    43.223    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_25_n_1
    SLICE_X39Y138        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100    43.323 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[10][15][2]_i_11/O
                         net (fo=3, routed)           0.303    43.626    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[10][15][2]_i_11_n_1
    SLICE_X39Y138        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.114    43.740 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1164/O
                         net (fo=1, routed)           0.270    44.010    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1164_n_1
    SLICE_X38Y136        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148    44.158 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_774/O
                         net (fo=1, routed)           0.190    44.348    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_774_n_1
    SLICE_X38Y130        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    44.447 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_429/O
                         net (fo=1, routed)           0.010    44.457    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_429_n_1
    SLICE_X38Y130        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    44.539 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_183/O
                         net (fo=8, routed)           0.711    45.250    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_183_n_1
    SLICE_X26Y114        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177    45.427 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_781/O
                         net (fo=96, routed)          0.968    46.395    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_781_n_1
    SLICE_X14Y74         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150    46.545 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_663/O
                         net (fo=1, routed)           0.514    47.059    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_663_n_1
    SLICE_X15Y75         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148    47.207 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_348/O
                         net (fo=1, routed)           0.012    47.219    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_348_n_1
    SLICE_X15Y75         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083    47.302 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_200/O
                         net (fo=1, routed)           0.542    47.844    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_200_n_1
    SLICE_X17Y98         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.038    47.882 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_110/O
                         net (fo=1, routed)           0.344    48.226    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_110_n_1
    SLICE_X17Y110        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179    48.405 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_66/O
                         net (fo=22, routed)          0.679    49.084    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_66_n_1
    SLICE_X29Y118        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.116    49.200 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_340/O
                         net (fo=152, routed)         0.914    50.114    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_340_n_1
    SLICE_X12Y128        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.115    50.229 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][4][3]_i_7/O
                         net (fo=2, routed)           0.562    50.791    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][4][3]_i_7_n_1
    SLICE_X6Y164         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178    50.969 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_161/O
                         net (fo=1, routed)           0.011    50.980    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_161_n_1
    SLICE_X6Y164         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083    51.063 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_92/O
                         net (fo=2, routed)           0.537    51.600    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_92_n_1
    SLICE_X8Y153         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.174    51.774 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_57/O
                         net (fo=1, routed)           0.429    52.203    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_57_n_1
    SLICE_X11Y135        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116    52.319 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_33/O
                         net (fo=21, routed)          1.119    53.438    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_33_n_1
    SLICE_X39Y124        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100    53.538 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_36/O
                         net (fo=22, routed)          0.457    53.994    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_36_n_1
    SLICE_X37Y122        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116    54.110 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_123/O
                         net (fo=1, routed)           0.206    54.316    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_123_n_1
    SLICE_X37Y120        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.174    54.490 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_46/O
                         net (fo=1, routed)           0.510    55.000    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_46_n_1
    SLICE_X41Y116        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064    55.064 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_18/O
                         net (fo=1, routed)           0.380    55.444    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_18_n_1
    SLICE_X41Y107        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147    55.591 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_8/O
                         net (fo=9, routed)           0.819    56.410    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_8_n_1
    SLICE_X35Y143        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149    56.559 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_10/O
                         net (fo=145, routed)         0.818    57.378    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_10_n_1
    SLICE_X18Y171        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179    57.557 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_11/O
                         net (fo=128, routed)         0.798    58.355    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_11_n_1
    SLICE_X5Y165         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    58.533 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[7][2][3]_i_4/O
                         net (fo=2, routed)           0.326    58.859    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[7][2][3]_i_4_n_1
    SLICE_X6Y164         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100    58.959 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_246/O
                         net (fo=1, routed)           0.009    58.968    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_246_n_1
    SLICE_X6Y164         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.082    59.050 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][2]_i_99/O
                         net (fo=1, routed)           0.630    59.680    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][2]_i_99_n_1
    SLICE_X12Y173        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098    59.778 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_39/O
                         net (fo=1, routed)           0.048    59.826    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_39_n_1
    SLICE_X12Y173        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039    59.865 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_17/O
                         net (fo=27, routed)          0.246    60.111    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_17_n_1
    SLICE_X12Y169        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113    60.224 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_10/O
                         net (fo=2, routed)           0.681    60.905    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_10_n_1
    SLICE_X21Y169        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.149    61.054 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][3]_i_4/O
                         net (fo=128, routed)         0.777    61.831    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][3]_i_4_n_1
    SLICE_X5Y163         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177    62.008 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[8][2][3]_i_2/O
                         net (fo=1, routed)           0.296    62.304    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[8][2][3]_i_2_n_1
    SLICE_X4Y160         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062    62.366 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[8][2][3]_i_1/O
                         net (fo=1, routed)           0.078    62.444    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[8][2][3]_i_1_n_1
    SLICE_X4Y160         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[8][2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.877     8.710    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/S_AXI_ACLK
    SLICE_X4Y160         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[8][2][3]/C
                         clock pessimism              0.176     8.886    
                         clock uncertainty           -0.152     8.734    
    SLICE_X4Y160         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     8.761    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[8][2][3]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                         -62.444    
  -------------------------------------------------------------------
                         slack                                -53.684    

Slack (VIOLATED) :        -53.683ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc1/curr_timestep_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[14][7][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        60.355ns  (logic 11.554ns (19.143%)  route 48.801ns (80.857%))
  Logic Levels:           103  (LUT3=1 LUT4=1 LUT5=19 LUT6=62 MUXF7=16 MUXF8=4)
  Clock Path Skew:        0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.157ns = ( 8.823 - 6.666 ) 
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.814ns, distribution 1.180ns)
  Clock Net Delay (Destination): 1.990ns (routing 0.736ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.994     2.201    design_1_i/SAXI_ip_0/inst/c0/dc1/S_AXI_ACLK
    SLICE_X14Y139        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/curr_timestep_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y139        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.294 f  design_1_i/SAXI_ip_0/inst/c0/dc1/curr_timestep_reg[1]_rep__1/Q
                         net (fo=64, routed)          0.690     2.984    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][8][0]_0
    SLICE_X14Y128        LUT5 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.144     3.128 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][12][2]_i_3/O
                         net (fo=72, routed)          0.958     4.086    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][12][2]_i_3_n_1
    SLICE_X9Y146         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.063     4.149 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_897/O
                         net (fo=1, routed)           0.014     4.163    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_897_n_1
    SLICE_X9Y146         MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.086     4.249 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_401/O
                         net (fo=2, routed)           0.000     4.249    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_401_n_1
    SLICE_X9Y146         MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     4.277 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_540/O
                         net (fo=1, routed)           0.361     4.638    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_540_n_1
    SLICE_X12Y146        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     4.785 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_235/O
                         net (fo=2, routed)           0.359     5.144    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_235_n_1
    SLICE_X13Y142        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     5.258 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_104/O
                         net (fo=13, routed)          0.478     5.735    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_104_n_1
    SLICE_X15Y136        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.116     5.851 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_67/O
                         net (fo=82, routed)          0.759     6.611    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_67_n_1
    SLICE_X14Y128        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     6.793 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][2][0]_i_36/O
                         net (fo=4, routed)           0.330     7.123    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][2][0]_i_36_n_1
    SLICE_X12Y130        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     7.163 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2266/O
                         net (fo=1, routed)           0.011     7.174    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2266_n_1
    SLICE_X12Y130        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.076     7.250 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1678/O
                         net (fo=1, routed)           0.000     7.250    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1678_n_1
    SLICE_X12Y130        MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.027     7.277 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1291/O
                         net (fo=1, routed)           0.335     7.612    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1291_n_1
    SLICE_X14Y128        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.174     7.786 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1036/O
                         net (fo=14, routed)          0.895     8.681    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1036_n_1
    SLICE_X18Y140        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     8.721 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_7160/O
                         net (fo=126, routed)         0.791     9.512    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_7160_n_1
    SLICE_X20Y154        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     9.690 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2556/O
                         net (fo=1, routed)           0.254     9.944    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2556_n_1
    SLICE_X19Y155        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100    10.044 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2242/O
                         net (fo=1, routed)           0.016    10.060    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2242_n_1
    SLICE_X19Y155        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.079    10.139 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1662/O
                         net (fo=1, routed)           0.000    10.139    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1662_n_1
    SLICE_X19Y155        MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028    10.167 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1283/O
                         net (fo=1, routed)           0.510    10.677    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1283_n_1
    SLICE_X18Y144        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098    10.775 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1034/O
                         net (fo=2, routed)           0.344    11.119    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1034_n_1
    SLICE_X20Y144        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100    11.219 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_86/O
                         net (fo=6, routed)           0.448    11.667    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_86_n_1
    SLICE_X18Y147        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    11.766 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_83/O
                         net (fo=67, routed)          0.718    12.484    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_83_n_1
    SLICE_X17Y136        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149    12.633 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_75/O
                         net (fo=91, routed)          0.987    13.620    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_75_n_1
    SLICE_X2Y128         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179    13.799 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][2][3]_i_36/O
                         net (fo=2, routed)           0.425    14.224    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][2][3]_i_36_n_1
    SLICE_X3Y129         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.064    14.288 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_4643/O
                         net (fo=1, routed)           0.008    14.296    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_4643_n_1
    SLICE_X3Y129         MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.075    14.371 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_3632/O
                         net (fo=1, routed)           0.000    14.371    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_3632_n_1
    SLICE_X3Y129         MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.027    14.398 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2891/O
                         net (fo=1, routed)           0.662    15.060    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2891_n_1
    SLICE_X9Y137         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177    15.237 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2331/O
                         net (fo=1, routed)           0.024    15.261    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2331_n_1
    SLICE_X9Y137         MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.089    15.350 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2000/O
                         net (fo=23, routed)          0.805    16.155    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2000_n_1
    SLICE_X16Y124        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041    16.196 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][1][2]_i_49/O
                         net (fo=52, routed)          0.705    16.901    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][1][2]_i_49_n_1
    SLICE_X24Y135        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.113    17.014 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[14][10][0]_i_15/O
                         net (fo=3, routed)           0.506    17.521    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[14][10][0]_i_15_n_1
    SLICE_X25Y125        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062    17.583 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2799/O
                         net (fo=1, routed)           0.636    18.219    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2799_n_1
    SLICE_X11Y119        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174    18.393 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2305/O
                         net (fo=2, routed)           0.225    18.618    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2305_n_1
    SLICE_X12Y120        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064    18.682 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1986/O
                         net (fo=7, routed)           0.685    19.367    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1986_n_1
    SLICE_X27Y123        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113    19.480 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_52/O
                         net (fo=174, routed)         0.647    20.126    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_52_n_1
    SLICE_X36Y126        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100    20.226 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[2][5][2]_i_25/O
                         net (fo=3, routed)           0.779    21.006    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[2][5][2]_i_25_n_1
    SLICE_X45Y126        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179    21.185 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1133/O
                         net (fo=1, routed)           0.114    21.299    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1133_n_1
    SLICE_X45Y127        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.150    21.449 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_946/O
                         net (fo=1, routed)           0.694    22.143    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_946_n_1
    SLICE_X37Y125        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.150    22.293 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_863/O
                         net (fo=1, routed)           0.372    22.665    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_863_n_1
    SLICE_X30Y121        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.063    22.728 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_827/O
                         net (fo=6, routed)           0.018    22.746    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_827_n_1
    SLICE_X30Y121        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083    22.829 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_776/O
                         net (fo=29, routed)          1.032    23.861    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_776_n_1
    SLICE_X10Y98         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148    24.009 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_48/O
                         net (fo=136, routed)         0.887    24.896    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_48_n_1
    SLICE_X3Y85          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064    24.960 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][11][0]_i_40/O
                         net (fo=3, routed)           0.653    25.613    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][11][0]_i_40_n_1
    SLICE_X14Y83         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117    25.730 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2204/O
                         net (fo=1, routed)           0.487    26.217    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2204_n_1
    SLICE_X18Y83         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.147    26.364 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1953/O
                         net (fo=2, routed)           0.010    26.374    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1953_n_1
    SLICE_X18Y83         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    26.456 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_1825/O
                         net (fo=5, routed)           0.530    26.986    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_1825_n_1
    SLICE_X17Y95         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100    27.086 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_768/O
                         net (fo=170, routed)         0.755    27.841    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_768_n_1
    SLICE_X20Y109        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.182    28.023 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_426/O
                         net (fo=134, routed)         0.502    28.525    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_426_n_1
    SLICE_X16Y111        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148    28.673 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[9][6][3]_i_15/O
                         net (fo=3, routed)           0.416    29.089    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[9][6][3]_i_15_n_1
    SLICE_X14Y113        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.038    29.127 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_2551/O
                         net (fo=1, routed)           0.639    29.766    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_2551_n_1
    SLICE_X16Y103        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    29.940 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1892/O
                         net (fo=1, routed)           0.664    30.604    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1892_n_1
    SLICE_X18Y76         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062    30.666 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1091/O
                         net (fo=1, routed)           0.012    30.678    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1091_n_1
    SLICE_X18Y76         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083    30.761 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_421/O
                         net (fo=27, routed)          0.799    31.560    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_421_n_1
    SLICE_X21Y114        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178    31.738 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_151/O
                         net (fo=30, routed)          0.458    32.197    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_151_n_1
    SLICE_X16Y114        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.148    32.345 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[4][10][3]_i_20/O
                         net (fo=2, routed)           0.391    32.736    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[4][10][3]_i_20_n_1
    SLICE_X17Y106        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116    32.852 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1848/O
                         net (fo=1, routed)           0.011    32.863    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1848_n_1
    SLICE_X17Y106        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.083    32.946 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_1079/O
                         net (fo=1, routed)           0.636    33.582    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_1079_n_1
    SLICE_X19Y77         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.178    33.760 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_414/O
                         net (fo=1, routed)           0.279    34.039    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_414_n_1
    SLICE_X22Y75         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098    34.137 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_147/O
                         net (fo=28, routed)          0.837    34.974    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_147_n_1
    SLICE_X31Y96         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177    35.151 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_27/O
                         net (fo=128, routed)         0.836    35.987    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_27_n_1
    SLICE_X39Y95         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.062    36.049 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[3][10][2]_i_13/O
                         net (fo=2, routed)           0.662    36.711    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[3][10][2]_i_13_n_1
    SLICE_X37Y101        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038    36.749 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_908/O
                         net (fo=1, routed)           0.303    37.052    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_908_n_1
    SLICE_X36Y104        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.147    37.199 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_340/O
                         net (fo=1, routed)           0.010    37.209    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_340_n_1
    SLICE_X36Y104        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    37.291 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_118/O
                         net (fo=2, routed)           0.485    37.776    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_118_n_1
    SLICE_X34Y101        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148    37.924 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_137/O
                         net (fo=22, routed)          0.507    38.431    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_137_n_1
    SLICE_X24Y105        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101    38.532 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_31/O
                         net (fo=26, routed)          0.432    38.964    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_31_n_1
    SLICE_X25Y114        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147    39.111 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][6][3]_i_13/O
                         net (fo=2, routed)           0.482    39.593    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][6][3]_i_13_n_1
    SLICE_X26Y115        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.147    39.740 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_672/O
                         net (fo=1, routed)           0.010    39.750    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_672_n_1
    SLICE_X26Y115        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    39.832 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_262/O
                         net (fo=1, routed)           0.546    40.378    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_262_n_1
    SLICE_X27Y107        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038    40.416 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_92/O
                         net (fo=1, routed)           0.619    41.035    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_92_n_1
    SLICE_X30Y75         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100    41.135 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_40/O
                         net (fo=1, routed)           0.010    41.145    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_40_n_1
    SLICE_X30Y75         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.082    41.227 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_21/O
                         net (fo=25, routed)          0.842    42.068    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_21_n_1
    SLICE_X33Y125        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177    42.245 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_25/O
                         net (fo=110, routed)         0.977    43.223    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_25_n_1
    SLICE_X39Y138        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100    43.323 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[10][15][2]_i_11/O
                         net (fo=3, routed)           0.303    43.626    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[10][15][2]_i_11_n_1
    SLICE_X39Y138        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.114    43.740 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1164/O
                         net (fo=1, routed)           0.270    44.010    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1164_n_1
    SLICE_X38Y136        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148    44.158 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_774/O
                         net (fo=1, routed)           0.190    44.348    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_774_n_1
    SLICE_X38Y130        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    44.447 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_429/O
                         net (fo=1, routed)           0.010    44.457    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_429_n_1
    SLICE_X38Y130        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    44.539 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_183/O
                         net (fo=8, routed)           0.711    45.250    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_183_n_1
    SLICE_X26Y114        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177    45.427 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_781/O
                         net (fo=96, routed)          0.968    46.395    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_781_n_1
    SLICE_X14Y74         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150    46.545 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_663/O
                         net (fo=1, routed)           0.514    47.059    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_663_n_1
    SLICE_X15Y75         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148    47.207 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_348/O
                         net (fo=1, routed)           0.012    47.219    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_348_n_1
    SLICE_X15Y75         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083    47.302 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_200/O
                         net (fo=1, routed)           0.542    47.844    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_200_n_1
    SLICE_X17Y98         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.038    47.882 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_110/O
                         net (fo=1, routed)           0.344    48.226    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_110_n_1
    SLICE_X17Y110        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179    48.405 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_66/O
                         net (fo=22, routed)          0.679    49.084    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_66_n_1
    SLICE_X29Y118        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.116    49.200 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_340/O
                         net (fo=152, routed)         0.914    50.114    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_340_n_1
    SLICE_X12Y128        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.115    50.229 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][4][3]_i_7/O
                         net (fo=2, routed)           0.562    50.791    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][4][3]_i_7_n_1
    SLICE_X6Y164         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178    50.969 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_161/O
                         net (fo=1, routed)           0.011    50.980    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_161_n_1
    SLICE_X6Y164         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083    51.063 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_92/O
                         net (fo=2, routed)           0.537    51.600    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_92_n_1
    SLICE_X8Y153         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.174    51.774 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_57/O
                         net (fo=1, routed)           0.429    52.203    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_57_n_1
    SLICE_X11Y135        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116    52.319 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_33/O
                         net (fo=21, routed)          1.119    53.438    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_33_n_1
    SLICE_X39Y124        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100    53.538 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_36/O
                         net (fo=22, routed)          0.457    53.994    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_36_n_1
    SLICE_X37Y122        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116    54.110 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_123/O
                         net (fo=1, routed)           0.206    54.316    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_123_n_1
    SLICE_X37Y120        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.174    54.490 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_46/O
                         net (fo=1, routed)           0.510    55.000    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_46_n_1
    SLICE_X41Y116        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064    55.064 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_18/O
                         net (fo=1, routed)           0.380    55.444    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_18_n_1
    SLICE_X41Y107        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147    55.591 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_8/O
                         net (fo=9, routed)           0.819    56.410    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_8_n_1
    SLICE_X35Y143        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149    56.559 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_10/O
                         net (fo=145, routed)         0.818    57.378    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_10_n_1
    SLICE_X18Y171        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179    57.557 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_11/O
                         net (fo=128, routed)         0.798    58.355    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_11_n_1
    SLICE_X5Y165         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    58.533 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[7][2][3]_i_4/O
                         net (fo=2, routed)           0.326    58.859    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[7][2][3]_i_4_n_1
    SLICE_X6Y164         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100    58.959 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_246/O
                         net (fo=1, routed)           0.009    58.968    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_246_n_1
    SLICE_X6Y164         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.082    59.050 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][2]_i_99/O
                         net (fo=1, routed)           0.630    59.680    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][2]_i_99_n_1
    SLICE_X12Y173        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098    59.778 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_39/O
                         net (fo=1, routed)           0.048    59.826    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_39_n_1
    SLICE_X12Y173        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039    59.865 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_17/O
                         net (fo=27, routed)          0.877    60.742    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_17_n_1
    SLICE_X24Y159        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115    60.857 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][2]_i_7/O
                         net (fo=44, routed)          1.141    61.998    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][2]_i_7_n_1
    SLICE_X9Y127         LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.113    62.111 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[14][7][0]_i_2/O
                         net (fo=1, routed)           0.301    62.412    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[14][7][0]_i_2_n_1
    SLICE_X4Y127         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.062    62.474 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[14][7][0]_i_1/O
                         net (fo=1, routed)           0.082    62.556    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[14][7][0]_i_1_n_1
    SLICE_X4Y127         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[14][7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.990     8.823    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/S_AXI_ACLK
    SLICE_X4Y127         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[14][7][0]/C
                         clock pessimism              0.175     8.998    
                         clock uncertainty           -0.152     8.846    
    SLICE_X4Y127         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     8.873    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[14][7][0]
  -------------------------------------------------------------------
                         required time                          8.873    
                         arrival time                         -62.556    
  -------------------------------------------------------------------
                         slack                                -53.683    

Slack (VIOLATED) :        -53.682ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc1/curr_timestep_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[10][11][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        60.183ns  (logic 11.543ns (19.180%)  route 48.640ns (80.820%))
  Logic Levels:           103  (LUT3=1 LUT4=1 LUT5=19 LUT6=62 MUXF7=16 MUXF8=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 8.651 - 6.666 ) 
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.814ns, distribution 1.180ns)
  Clock Net Delay (Destination): 1.818ns (routing 0.736ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.994     2.201    design_1_i/SAXI_ip_0/inst/c0/dc1/S_AXI_ACLK
    SLICE_X14Y139        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/curr_timestep_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y139        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.294 f  design_1_i/SAXI_ip_0/inst/c0/dc1/curr_timestep_reg[1]_rep__1/Q
                         net (fo=64, routed)          0.690     2.984    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][8][0]_0
    SLICE_X14Y128        LUT5 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.144     3.128 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][12][2]_i_3/O
                         net (fo=72, routed)          0.958     4.086    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][12][2]_i_3_n_1
    SLICE_X9Y146         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.063     4.149 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_897/O
                         net (fo=1, routed)           0.014     4.163    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_897_n_1
    SLICE_X9Y146         MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.086     4.249 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_401/O
                         net (fo=2, routed)           0.000     4.249    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_401_n_1
    SLICE_X9Y146         MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     4.277 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_540/O
                         net (fo=1, routed)           0.361     4.638    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_540_n_1
    SLICE_X12Y146        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     4.785 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_235/O
                         net (fo=2, routed)           0.359     5.144    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_235_n_1
    SLICE_X13Y142        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     5.258 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_104/O
                         net (fo=13, routed)          0.478     5.735    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_104_n_1
    SLICE_X15Y136        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.116     5.851 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_67/O
                         net (fo=82, routed)          0.759     6.611    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_67_n_1
    SLICE_X14Y128        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     6.793 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][2][0]_i_36/O
                         net (fo=4, routed)           0.330     7.123    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][2][0]_i_36_n_1
    SLICE_X12Y130        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     7.163 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2266/O
                         net (fo=1, routed)           0.011     7.174    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2266_n_1
    SLICE_X12Y130        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.076     7.250 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1678/O
                         net (fo=1, routed)           0.000     7.250    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1678_n_1
    SLICE_X12Y130        MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.027     7.277 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1291/O
                         net (fo=1, routed)           0.335     7.612    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1291_n_1
    SLICE_X14Y128        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.174     7.786 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1036/O
                         net (fo=14, routed)          0.895     8.681    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1036_n_1
    SLICE_X18Y140        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     8.721 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_7160/O
                         net (fo=126, routed)         0.791     9.512    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_7160_n_1
    SLICE_X20Y154        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     9.690 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2556/O
                         net (fo=1, routed)           0.254     9.944    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2556_n_1
    SLICE_X19Y155        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100    10.044 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2242/O
                         net (fo=1, routed)           0.016    10.060    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2242_n_1
    SLICE_X19Y155        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.079    10.139 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1662/O
                         net (fo=1, routed)           0.000    10.139    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1662_n_1
    SLICE_X19Y155        MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028    10.167 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1283/O
                         net (fo=1, routed)           0.510    10.677    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1283_n_1
    SLICE_X18Y144        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098    10.775 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1034/O
                         net (fo=2, routed)           0.344    11.119    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1034_n_1
    SLICE_X20Y144        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100    11.219 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_86/O
                         net (fo=6, routed)           0.448    11.667    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_86_n_1
    SLICE_X18Y147        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    11.766 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_83/O
                         net (fo=67, routed)          0.718    12.484    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_83_n_1
    SLICE_X17Y136        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149    12.633 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_75/O
                         net (fo=91, routed)          0.987    13.620    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_75_n_1
    SLICE_X2Y128         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179    13.799 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][2][3]_i_36/O
                         net (fo=2, routed)           0.425    14.224    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][2][3]_i_36_n_1
    SLICE_X3Y129         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.064    14.288 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_4643/O
                         net (fo=1, routed)           0.008    14.296    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_4643_n_1
    SLICE_X3Y129         MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.075    14.371 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_3632/O
                         net (fo=1, routed)           0.000    14.371    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_3632_n_1
    SLICE_X3Y129         MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.027    14.398 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2891/O
                         net (fo=1, routed)           0.662    15.060    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2891_n_1
    SLICE_X9Y137         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177    15.237 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2331/O
                         net (fo=1, routed)           0.024    15.261    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2331_n_1
    SLICE_X9Y137         MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.089    15.350 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2000/O
                         net (fo=23, routed)          0.805    16.155    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2000_n_1
    SLICE_X16Y124        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041    16.196 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][1][2]_i_49/O
                         net (fo=52, routed)          0.705    16.901    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][1][2]_i_49_n_1
    SLICE_X24Y135        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.113    17.014 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[14][10][0]_i_15/O
                         net (fo=3, routed)           0.506    17.521    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[14][10][0]_i_15_n_1
    SLICE_X25Y125        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062    17.583 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2799/O
                         net (fo=1, routed)           0.636    18.219    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2799_n_1
    SLICE_X11Y119        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174    18.393 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2305/O
                         net (fo=2, routed)           0.225    18.618    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2305_n_1
    SLICE_X12Y120        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064    18.682 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1986/O
                         net (fo=7, routed)           0.685    19.367    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1986_n_1
    SLICE_X27Y123        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113    19.480 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_52/O
                         net (fo=174, routed)         0.647    20.126    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_52_n_1
    SLICE_X36Y126        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100    20.226 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[2][5][2]_i_25/O
                         net (fo=3, routed)           0.779    21.006    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[2][5][2]_i_25_n_1
    SLICE_X45Y126        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179    21.185 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1133/O
                         net (fo=1, routed)           0.114    21.299    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1133_n_1
    SLICE_X45Y127        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.150    21.449 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_946/O
                         net (fo=1, routed)           0.694    22.143    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_946_n_1
    SLICE_X37Y125        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.150    22.293 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_863/O
                         net (fo=1, routed)           0.372    22.665    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_863_n_1
    SLICE_X30Y121        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.063    22.728 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_827/O
                         net (fo=6, routed)           0.018    22.746    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_827_n_1
    SLICE_X30Y121        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083    22.829 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_776/O
                         net (fo=29, routed)          1.032    23.861    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_776_n_1
    SLICE_X10Y98         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148    24.009 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_48/O
                         net (fo=136, routed)         0.887    24.896    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_48_n_1
    SLICE_X3Y85          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064    24.960 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][11][0]_i_40/O
                         net (fo=3, routed)           0.653    25.613    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][11][0]_i_40_n_1
    SLICE_X14Y83         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117    25.730 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2204/O
                         net (fo=1, routed)           0.487    26.217    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2204_n_1
    SLICE_X18Y83         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.147    26.364 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1953/O
                         net (fo=2, routed)           0.010    26.374    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1953_n_1
    SLICE_X18Y83         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    26.456 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_1825/O
                         net (fo=5, routed)           0.530    26.986    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_1825_n_1
    SLICE_X17Y95         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100    27.086 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_768/O
                         net (fo=170, routed)         0.755    27.841    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_768_n_1
    SLICE_X20Y109        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.182    28.023 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_426/O
                         net (fo=134, routed)         0.502    28.525    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_426_n_1
    SLICE_X16Y111        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148    28.673 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[9][6][3]_i_15/O
                         net (fo=3, routed)           0.416    29.089    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[9][6][3]_i_15_n_1
    SLICE_X14Y113        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.038    29.127 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_2551/O
                         net (fo=1, routed)           0.639    29.766    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_2551_n_1
    SLICE_X16Y103        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    29.940 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1892/O
                         net (fo=1, routed)           0.664    30.604    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1892_n_1
    SLICE_X18Y76         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062    30.666 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1091/O
                         net (fo=1, routed)           0.012    30.678    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1091_n_1
    SLICE_X18Y76         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083    30.761 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_421/O
                         net (fo=27, routed)          0.799    31.560    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_421_n_1
    SLICE_X21Y114        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178    31.738 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_151/O
                         net (fo=30, routed)          0.458    32.197    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_151_n_1
    SLICE_X16Y114        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.148    32.345 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[4][10][3]_i_20/O
                         net (fo=2, routed)           0.391    32.736    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[4][10][3]_i_20_n_1
    SLICE_X17Y106        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116    32.852 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1848/O
                         net (fo=1, routed)           0.011    32.863    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1848_n_1
    SLICE_X17Y106        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.083    32.946 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_1079/O
                         net (fo=1, routed)           0.636    33.582    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_1079_n_1
    SLICE_X19Y77         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.178    33.760 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_414/O
                         net (fo=1, routed)           0.279    34.039    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_414_n_1
    SLICE_X22Y75         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098    34.137 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_147/O
                         net (fo=28, routed)          0.837    34.974    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_147_n_1
    SLICE_X31Y96         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177    35.151 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_27/O
                         net (fo=128, routed)         0.836    35.987    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_27_n_1
    SLICE_X39Y95         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.062    36.049 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[3][10][2]_i_13/O
                         net (fo=2, routed)           0.662    36.711    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[3][10][2]_i_13_n_1
    SLICE_X37Y101        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038    36.749 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_908/O
                         net (fo=1, routed)           0.303    37.052    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_908_n_1
    SLICE_X36Y104        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.147    37.199 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_340/O
                         net (fo=1, routed)           0.010    37.209    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_340_n_1
    SLICE_X36Y104        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    37.291 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_118/O
                         net (fo=2, routed)           0.485    37.776    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_118_n_1
    SLICE_X34Y101        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148    37.924 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_137/O
                         net (fo=22, routed)          0.507    38.431    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_137_n_1
    SLICE_X24Y105        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101    38.532 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_31/O
                         net (fo=26, routed)          0.432    38.964    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_31_n_1
    SLICE_X25Y114        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147    39.111 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][6][3]_i_13/O
                         net (fo=2, routed)           0.482    39.593    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][6][3]_i_13_n_1
    SLICE_X26Y115        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.147    39.740 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_672/O
                         net (fo=1, routed)           0.010    39.750    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_672_n_1
    SLICE_X26Y115        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    39.832 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_262/O
                         net (fo=1, routed)           0.546    40.378    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_262_n_1
    SLICE_X27Y107        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038    40.416 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_92/O
                         net (fo=1, routed)           0.619    41.035    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_92_n_1
    SLICE_X30Y75         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100    41.135 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_40/O
                         net (fo=1, routed)           0.010    41.145    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_40_n_1
    SLICE_X30Y75         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.082    41.227 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_21/O
                         net (fo=25, routed)          0.842    42.068    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_21_n_1
    SLICE_X33Y125        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177    42.245 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_25/O
                         net (fo=110, routed)         0.977    43.223    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_25_n_1
    SLICE_X39Y138        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100    43.323 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[10][15][2]_i_11/O
                         net (fo=3, routed)           0.303    43.626    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[10][15][2]_i_11_n_1
    SLICE_X39Y138        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.114    43.740 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1164/O
                         net (fo=1, routed)           0.270    44.010    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1164_n_1
    SLICE_X38Y136        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148    44.158 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_774/O
                         net (fo=1, routed)           0.190    44.348    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_774_n_1
    SLICE_X38Y130        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    44.447 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_429/O
                         net (fo=1, routed)           0.010    44.457    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_429_n_1
    SLICE_X38Y130        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    44.539 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_183/O
                         net (fo=8, routed)           0.711    45.250    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_183_n_1
    SLICE_X26Y114        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177    45.427 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_781/O
                         net (fo=96, routed)          0.968    46.395    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_781_n_1
    SLICE_X14Y74         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150    46.545 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_663/O
                         net (fo=1, routed)           0.514    47.059    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_663_n_1
    SLICE_X15Y75         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148    47.207 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_348/O
                         net (fo=1, routed)           0.012    47.219    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_348_n_1
    SLICE_X15Y75         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083    47.302 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_200/O
                         net (fo=1, routed)           0.542    47.844    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_200_n_1
    SLICE_X17Y98         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.038    47.882 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_110/O
                         net (fo=1, routed)           0.344    48.226    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_110_n_1
    SLICE_X17Y110        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179    48.405 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_66/O
                         net (fo=22, routed)          0.679    49.084    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_66_n_1
    SLICE_X29Y118        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.116    49.200 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_340/O
                         net (fo=152, routed)         0.914    50.114    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_340_n_1
    SLICE_X12Y128        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.115    50.229 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][4][3]_i_7/O
                         net (fo=2, routed)           0.562    50.791    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][4][3]_i_7_n_1
    SLICE_X6Y164         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178    50.969 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_161/O
                         net (fo=1, routed)           0.011    50.980    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_161_n_1
    SLICE_X6Y164         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083    51.063 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_92/O
                         net (fo=2, routed)           0.537    51.600    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_92_n_1
    SLICE_X8Y153         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.174    51.774 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_57/O
                         net (fo=1, routed)           0.429    52.203    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_57_n_1
    SLICE_X11Y135        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116    52.319 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_33/O
                         net (fo=21, routed)          1.119    53.438    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_33_n_1
    SLICE_X39Y124        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100    53.538 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_36/O
                         net (fo=22, routed)          0.457    53.994    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_36_n_1
    SLICE_X37Y122        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116    54.110 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_123/O
                         net (fo=1, routed)           0.206    54.316    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_123_n_1
    SLICE_X37Y120        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.174    54.490 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_46/O
                         net (fo=1, routed)           0.510    55.000    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_46_n_1
    SLICE_X41Y116        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064    55.064 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_18/O
                         net (fo=1, routed)           0.380    55.444    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_18_n_1
    SLICE_X41Y107        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147    55.591 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_8/O
                         net (fo=9, routed)           0.819    56.410    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_8_n_1
    SLICE_X35Y143        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149    56.559 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_10/O
                         net (fo=145, routed)         0.818    57.378    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_10_n_1
    SLICE_X18Y171        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179    57.557 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_11/O
                         net (fo=128, routed)         0.798    58.355    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_11_n_1
    SLICE_X5Y165         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    58.533 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[7][2][3]_i_4/O
                         net (fo=2, routed)           0.326    58.859    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[7][2][3]_i_4_n_1
    SLICE_X6Y164         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100    58.959 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_246/O
                         net (fo=1, routed)           0.009    58.968    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_246_n_1
    SLICE_X6Y164         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.082    59.050 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][2]_i_99/O
                         net (fo=1, routed)           0.630    59.680    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][2]_i_99_n_1
    SLICE_X12Y173        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098    59.778 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_39/O
                         net (fo=1, routed)           0.048    59.826    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_39_n_1
    SLICE_X12Y173        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039    59.865 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_17/O
                         net (fo=27, routed)          0.877    60.742    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_17_n_1
    SLICE_X24Y159        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115    60.857 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][2]_i_7/O
                         net (fo=44, routed)          0.603    61.460    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][2]_i_7_n_1
    SLICE_X25Y128        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100    61.560 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[10][11][0]_i_2/O
                         net (fo=1, routed)           0.700    62.260    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[10][11][0]_i_2_n_1
    SLICE_X2Y130         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064    62.324 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[10][11][0]_i_1/O
                         net (fo=1, routed)           0.060    62.384    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[10][11][0]_i_1_n_1
    SLICE_X2Y130         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[10][11][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.818     8.651    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/S_AXI_ACLK
    SLICE_X2Y130         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[10][11][0]/C
                         clock pessimism              0.176     8.827    
                         clock uncertainty           -0.152     8.675    
    SLICE_X2Y130         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     8.702    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[10][11][0]
  -------------------------------------------------------------------
                         required time                          8.702    
                         arrival time                         -62.384    
  -------------------------------------------------------------------
                         slack                                -53.682    

Slack (VIOLATED) :        -53.680ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc1/curr_timestep_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[6][3][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        60.327ns  (logic 11.627ns (19.273%)  route 48.700ns (80.727%))
  Logic Levels:           104  (LUT3=2 LUT4=1 LUT5=18 LUT6=63 MUXF7=16 MUXF8=4)
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.132ns = ( 8.798 - 6.666 ) 
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.814ns, distribution 1.180ns)
  Clock Net Delay (Destination): 1.965ns (routing 0.736ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.994     2.201    design_1_i/SAXI_ip_0/inst/c0/dc1/S_AXI_ACLK
    SLICE_X14Y139        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/curr_timestep_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y139        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.294 f  design_1_i/SAXI_ip_0/inst/c0/dc1/curr_timestep_reg[1]_rep__1/Q
                         net (fo=64, routed)          0.690     2.984    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][8][0]_0
    SLICE_X14Y128        LUT5 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.144     3.128 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][12][2]_i_3/O
                         net (fo=72, routed)          0.958     4.086    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][12][2]_i_3_n_1
    SLICE_X9Y146         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.063     4.149 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_897/O
                         net (fo=1, routed)           0.014     4.163    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_897_n_1
    SLICE_X9Y146         MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.086     4.249 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_401/O
                         net (fo=2, routed)           0.000     4.249    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_401_n_1
    SLICE_X9Y146         MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     4.277 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_540/O
                         net (fo=1, routed)           0.361     4.638    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_540_n_1
    SLICE_X12Y146        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     4.785 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_235/O
                         net (fo=2, routed)           0.359     5.144    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_235_n_1
    SLICE_X13Y142        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     5.258 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_104/O
                         net (fo=13, routed)          0.478     5.735    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_104_n_1
    SLICE_X15Y136        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.116     5.851 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_67/O
                         net (fo=82, routed)          0.759     6.611    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_67_n_1
    SLICE_X14Y128        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     6.793 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][2][0]_i_36/O
                         net (fo=4, routed)           0.330     7.123    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][2][0]_i_36_n_1
    SLICE_X12Y130        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     7.163 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2266/O
                         net (fo=1, routed)           0.011     7.174    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2266_n_1
    SLICE_X12Y130        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.076     7.250 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1678/O
                         net (fo=1, routed)           0.000     7.250    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1678_n_1
    SLICE_X12Y130        MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.027     7.277 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1291/O
                         net (fo=1, routed)           0.335     7.612    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1291_n_1
    SLICE_X14Y128        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.174     7.786 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1036/O
                         net (fo=14, routed)          0.895     8.681    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1036_n_1
    SLICE_X18Y140        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     8.721 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_7160/O
                         net (fo=126, routed)         0.791     9.512    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_7160_n_1
    SLICE_X20Y154        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     9.690 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2556/O
                         net (fo=1, routed)           0.254     9.944    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2556_n_1
    SLICE_X19Y155        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100    10.044 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2242/O
                         net (fo=1, routed)           0.016    10.060    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2242_n_1
    SLICE_X19Y155        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.079    10.139 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1662/O
                         net (fo=1, routed)           0.000    10.139    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1662_n_1
    SLICE_X19Y155        MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028    10.167 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1283/O
                         net (fo=1, routed)           0.510    10.677    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1283_n_1
    SLICE_X18Y144        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098    10.775 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1034/O
                         net (fo=2, routed)           0.344    11.119    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1034_n_1
    SLICE_X20Y144        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100    11.219 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_86/O
                         net (fo=6, routed)           0.448    11.667    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_86_n_1
    SLICE_X18Y147        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    11.766 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_83/O
                         net (fo=67, routed)          0.718    12.484    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_83_n_1
    SLICE_X17Y136        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149    12.633 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_75/O
                         net (fo=91, routed)          0.987    13.620    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_75_n_1
    SLICE_X2Y128         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179    13.799 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][2][3]_i_36/O
                         net (fo=2, routed)           0.425    14.224    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][2][3]_i_36_n_1
    SLICE_X3Y129         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.064    14.288 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_4643/O
                         net (fo=1, routed)           0.008    14.296    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_4643_n_1
    SLICE_X3Y129         MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.075    14.371 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_3632/O
                         net (fo=1, routed)           0.000    14.371    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_3632_n_1
    SLICE_X3Y129         MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.027    14.398 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2891/O
                         net (fo=1, routed)           0.662    15.060    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2891_n_1
    SLICE_X9Y137         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177    15.237 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2331/O
                         net (fo=1, routed)           0.024    15.261    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2331_n_1
    SLICE_X9Y137         MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.089    15.350 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2000/O
                         net (fo=23, routed)          0.805    16.155    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2000_n_1
    SLICE_X16Y124        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041    16.196 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][1][2]_i_49/O
                         net (fo=52, routed)          0.705    16.901    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][1][2]_i_49_n_1
    SLICE_X24Y135        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.113    17.014 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[14][10][0]_i_15/O
                         net (fo=3, routed)           0.506    17.521    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[14][10][0]_i_15_n_1
    SLICE_X25Y125        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062    17.583 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2799/O
                         net (fo=1, routed)           0.636    18.219    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2799_n_1
    SLICE_X11Y119        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174    18.393 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2305/O
                         net (fo=2, routed)           0.225    18.618    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2305_n_1
    SLICE_X12Y120        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064    18.682 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1986/O
                         net (fo=7, routed)           0.685    19.367    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1986_n_1
    SLICE_X27Y123        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113    19.480 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_52/O
                         net (fo=174, routed)         0.647    20.126    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_52_n_1
    SLICE_X36Y126        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100    20.226 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[2][5][2]_i_25/O
                         net (fo=3, routed)           0.779    21.006    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[2][5][2]_i_25_n_1
    SLICE_X45Y126        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179    21.185 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1133/O
                         net (fo=1, routed)           0.114    21.299    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1133_n_1
    SLICE_X45Y127        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.150    21.449 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_946/O
                         net (fo=1, routed)           0.694    22.143    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_946_n_1
    SLICE_X37Y125        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.150    22.293 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_863/O
                         net (fo=1, routed)           0.372    22.665    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_863_n_1
    SLICE_X30Y121        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.063    22.728 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_827/O
                         net (fo=6, routed)           0.018    22.746    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_827_n_1
    SLICE_X30Y121        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083    22.829 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_776/O
                         net (fo=29, routed)          1.032    23.861    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_776_n_1
    SLICE_X10Y98         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148    24.009 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_48/O
                         net (fo=136, routed)         0.887    24.896    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_48_n_1
    SLICE_X3Y85          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064    24.960 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][11][0]_i_40/O
                         net (fo=3, routed)           0.653    25.613    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][11][0]_i_40_n_1
    SLICE_X14Y83         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117    25.730 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2204/O
                         net (fo=1, routed)           0.487    26.217    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2204_n_1
    SLICE_X18Y83         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.147    26.364 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1953/O
                         net (fo=2, routed)           0.010    26.374    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1953_n_1
    SLICE_X18Y83         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    26.456 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_1825/O
                         net (fo=5, routed)           0.530    26.986    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_1825_n_1
    SLICE_X17Y95         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100    27.086 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_768/O
                         net (fo=170, routed)         0.755    27.841    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_768_n_1
    SLICE_X20Y109        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.182    28.023 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_426/O
                         net (fo=134, routed)         0.502    28.525    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_426_n_1
    SLICE_X16Y111        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148    28.673 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[9][6][3]_i_15/O
                         net (fo=3, routed)           0.416    29.089    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[9][6][3]_i_15_n_1
    SLICE_X14Y113        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.038    29.127 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_2551/O
                         net (fo=1, routed)           0.639    29.766    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_2551_n_1
    SLICE_X16Y103        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    29.940 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1892/O
                         net (fo=1, routed)           0.664    30.604    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1892_n_1
    SLICE_X18Y76         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062    30.666 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1091/O
                         net (fo=1, routed)           0.012    30.678    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1091_n_1
    SLICE_X18Y76         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083    30.761 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_421/O
                         net (fo=27, routed)          0.799    31.560    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_421_n_1
    SLICE_X21Y114        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178    31.738 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_151/O
                         net (fo=30, routed)          0.458    32.197    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_151_n_1
    SLICE_X16Y114        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.148    32.345 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[4][10][3]_i_20/O
                         net (fo=2, routed)           0.391    32.736    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[4][10][3]_i_20_n_1
    SLICE_X17Y106        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116    32.852 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1848/O
                         net (fo=1, routed)           0.011    32.863    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1848_n_1
    SLICE_X17Y106        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.083    32.946 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_1079/O
                         net (fo=1, routed)           0.636    33.582    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_1079_n_1
    SLICE_X19Y77         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.178    33.760 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_414/O
                         net (fo=1, routed)           0.279    34.039    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_414_n_1
    SLICE_X22Y75         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098    34.137 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_147/O
                         net (fo=28, routed)          0.837    34.974    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_147_n_1
    SLICE_X31Y96         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177    35.151 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_27/O
                         net (fo=128, routed)         0.836    35.987    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_27_n_1
    SLICE_X39Y95         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.062    36.049 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[3][10][2]_i_13/O
                         net (fo=2, routed)           0.662    36.711    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[3][10][2]_i_13_n_1
    SLICE_X37Y101        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038    36.749 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_908/O
                         net (fo=1, routed)           0.303    37.052    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_908_n_1
    SLICE_X36Y104        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.147    37.199 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_340/O
                         net (fo=1, routed)           0.010    37.209    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_340_n_1
    SLICE_X36Y104        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    37.291 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_118/O
                         net (fo=2, routed)           0.485    37.776    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_118_n_1
    SLICE_X34Y101        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148    37.924 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_137/O
                         net (fo=22, routed)          0.507    38.431    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_137_n_1
    SLICE_X24Y105        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101    38.532 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_31/O
                         net (fo=26, routed)          0.432    38.964    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_31_n_1
    SLICE_X25Y114        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147    39.111 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][6][3]_i_13/O
                         net (fo=2, routed)           0.482    39.593    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][6][3]_i_13_n_1
    SLICE_X26Y115        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.147    39.740 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_672/O
                         net (fo=1, routed)           0.010    39.750    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_672_n_1
    SLICE_X26Y115        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    39.832 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_262/O
                         net (fo=1, routed)           0.546    40.378    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_262_n_1
    SLICE_X27Y107        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038    40.416 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_92/O
                         net (fo=1, routed)           0.619    41.035    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_92_n_1
    SLICE_X30Y75         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100    41.135 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_40/O
                         net (fo=1, routed)           0.010    41.145    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_40_n_1
    SLICE_X30Y75         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.082    41.227 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_21/O
                         net (fo=25, routed)          0.842    42.068    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_21_n_1
    SLICE_X33Y125        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177    42.245 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_25/O
                         net (fo=110, routed)         0.977    43.223    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_25_n_1
    SLICE_X39Y138        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100    43.323 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[10][15][2]_i_11/O
                         net (fo=3, routed)           0.303    43.626    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[10][15][2]_i_11_n_1
    SLICE_X39Y138        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.114    43.740 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1164/O
                         net (fo=1, routed)           0.270    44.010    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1164_n_1
    SLICE_X38Y136        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148    44.158 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_774/O
                         net (fo=1, routed)           0.190    44.348    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_774_n_1
    SLICE_X38Y130        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    44.447 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_429/O
                         net (fo=1, routed)           0.010    44.457    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_429_n_1
    SLICE_X38Y130        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    44.539 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_183/O
                         net (fo=8, routed)           0.711    45.250    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_183_n_1
    SLICE_X26Y114        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177    45.427 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_781/O
                         net (fo=96, routed)          0.968    46.395    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_781_n_1
    SLICE_X14Y74         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150    46.545 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_663/O
                         net (fo=1, routed)           0.514    47.059    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_663_n_1
    SLICE_X15Y75         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148    47.207 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_348/O
                         net (fo=1, routed)           0.012    47.219    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_348_n_1
    SLICE_X15Y75         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083    47.302 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_200/O
                         net (fo=1, routed)           0.542    47.844    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_200_n_1
    SLICE_X17Y98         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.038    47.882 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_110/O
                         net (fo=1, routed)           0.344    48.226    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_110_n_1
    SLICE_X17Y110        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179    48.405 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_66/O
                         net (fo=22, routed)          0.679    49.084    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_66_n_1
    SLICE_X29Y118        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.116    49.200 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_340/O
                         net (fo=152, routed)         0.914    50.114    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_340_n_1
    SLICE_X12Y128        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.115    50.229 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][4][3]_i_7/O
                         net (fo=2, routed)           0.562    50.791    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][4][3]_i_7_n_1
    SLICE_X6Y164         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178    50.969 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_161/O
                         net (fo=1, routed)           0.011    50.980    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_161_n_1
    SLICE_X6Y164         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083    51.063 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_92/O
                         net (fo=2, routed)           0.537    51.600    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_92_n_1
    SLICE_X8Y153         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.174    51.774 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_57/O
                         net (fo=1, routed)           0.429    52.203    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_57_n_1
    SLICE_X11Y135        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116    52.319 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_33/O
                         net (fo=21, routed)          1.119    53.438    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_33_n_1
    SLICE_X39Y124        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100    53.538 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_36/O
                         net (fo=22, routed)          0.457    53.994    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_36_n_1
    SLICE_X37Y122        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116    54.110 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_123/O
                         net (fo=1, routed)           0.206    54.316    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_123_n_1
    SLICE_X37Y120        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.174    54.490 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_46/O
                         net (fo=1, routed)           0.510    55.000    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_46_n_1
    SLICE_X41Y116        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064    55.064 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_18/O
                         net (fo=1, routed)           0.380    55.444    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_18_n_1
    SLICE_X41Y107        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147    55.591 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_8/O
                         net (fo=9, routed)           0.819    56.410    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_8_n_1
    SLICE_X35Y143        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149    56.559 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_10/O
                         net (fo=145, routed)         0.818    57.378    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_10_n_1
    SLICE_X18Y171        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179    57.557 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_11/O
                         net (fo=128, routed)         0.798    58.355    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_11_n_1
    SLICE_X5Y165         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    58.533 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[7][2][3]_i_4/O
                         net (fo=2, routed)           0.326    58.859    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[7][2][3]_i_4_n_1
    SLICE_X6Y164         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100    58.959 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_246/O
                         net (fo=1, routed)           0.009    58.968    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_246_n_1
    SLICE_X6Y164         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.082    59.050 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][2]_i_99/O
                         net (fo=1, routed)           0.630    59.680    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][2]_i_99_n_1
    SLICE_X12Y173        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098    59.778 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_39/O
                         net (fo=1, routed)           0.048    59.826    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_39_n_1
    SLICE_X12Y173        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039    59.865 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_17/O
                         net (fo=27, routed)          0.246    60.111    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_17_n_1
    SLICE_X12Y169        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113    60.224 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_10/O
                         net (fo=2, routed)           0.681    60.905    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_10_n_1
    SLICE_X21Y169        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.149    61.054 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][3]_i_4/O
                         net (fo=128, routed)         0.893    61.947    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][3]_i_4_n_1
    SLICE_X9Y164         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038    61.985 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[6][3][3]_i_2/O
                         net (fo=1, routed)           0.421    62.406    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[6][3][3]_i_2_n_1
    SLICE_X7Y159         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.063    62.469 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[6][3][3]_i_1/O
                         net (fo=1, routed)           0.059    62.528    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[6][3][3]_i_1_n_1
    SLICE_X7Y159         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[6][3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.965     8.798    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/S_AXI_ACLK
    SLICE_X7Y159         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[6][3][3]/C
                         clock pessimism              0.176     8.974    
                         clock uncertainty           -0.152     8.821    
    SLICE_X7Y159         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     8.848    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[6][3][3]
  -------------------------------------------------------------------
                         required time                          8.848    
                         arrival time                         -62.528    
  -------------------------------------------------------------------
                         slack                                -53.680    

Slack (VIOLATED) :        -53.677ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc1/curr_timestep_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[4][11][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        60.072ns  (logic 11.567ns (19.255%)  route 48.505ns (80.745%))
  Logic Levels:           103  (LUT3=1 LUT4=1 LUT5=19 LUT6=62 MUXF7=16 MUXF8=4)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns = ( 8.544 - 6.666 ) 
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.814ns, distribution 1.180ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.736ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.994     2.201    design_1_i/SAXI_ip_0/inst/c0/dc1/S_AXI_ACLK
    SLICE_X14Y139        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/curr_timestep_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y139        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.294 f  design_1_i/SAXI_ip_0/inst/c0/dc1/curr_timestep_reg[1]_rep__1/Q
                         net (fo=64, routed)          0.690     2.984    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][8][0]_0
    SLICE_X14Y128        LUT5 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.144     3.128 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][12][2]_i_3/O
                         net (fo=72, routed)          0.958     4.086    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][12][2]_i_3_n_1
    SLICE_X9Y146         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.063     4.149 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_897/O
                         net (fo=1, routed)           0.014     4.163    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_897_n_1
    SLICE_X9Y146         MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.086     4.249 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_401/O
                         net (fo=2, routed)           0.000     4.249    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_401_n_1
    SLICE_X9Y146         MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     4.277 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_540/O
                         net (fo=1, routed)           0.361     4.638    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_540_n_1
    SLICE_X12Y146        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     4.785 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_235/O
                         net (fo=2, routed)           0.359     5.144    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_235_n_1
    SLICE_X13Y142        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     5.258 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_104/O
                         net (fo=13, routed)          0.478     5.735    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_104_n_1
    SLICE_X15Y136        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.116     5.851 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_67/O
                         net (fo=82, routed)          0.759     6.611    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_67_n_1
    SLICE_X14Y128        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     6.793 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][2][0]_i_36/O
                         net (fo=4, routed)           0.330     7.123    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][2][0]_i_36_n_1
    SLICE_X12Y130        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     7.163 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2266/O
                         net (fo=1, routed)           0.011     7.174    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2266_n_1
    SLICE_X12Y130        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.076     7.250 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1678/O
                         net (fo=1, routed)           0.000     7.250    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1678_n_1
    SLICE_X12Y130        MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.027     7.277 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1291/O
                         net (fo=1, routed)           0.335     7.612    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1291_n_1
    SLICE_X14Y128        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.174     7.786 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1036/O
                         net (fo=14, routed)          0.895     8.681    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1036_n_1
    SLICE_X18Y140        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     8.721 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_7160/O
                         net (fo=126, routed)         0.791     9.512    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_7160_n_1
    SLICE_X20Y154        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     9.690 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2556/O
                         net (fo=1, routed)           0.254     9.944    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2556_n_1
    SLICE_X19Y155        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100    10.044 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2242/O
                         net (fo=1, routed)           0.016    10.060    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2242_n_1
    SLICE_X19Y155        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.079    10.139 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1662/O
                         net (fo=1, routed)           0.000    10.139    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1662_n_1
    SLICE_X19Y155        MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028    10.167 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1283/O
                         net (fo=1, routed)           0.510    10.677    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1283_n_1
    SLICE_X18Y144        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098    10.775 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1034/O
                         net (fo=2, routed)           0.344    11.119    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1034_n_1
    SLICE_X20Y144        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100    11.219 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_86/O
                         net (fo=6, routed)           0.448    11.667    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_86_n_1
    SLICE_X18Y147        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    11.766 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_83/O
                         net (fo=67, routed)          0.718    12.484    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_83_n_1
    SLICE_X17Y136        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149    12.633 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_75/O
                         net (fo=91, routed)          0.987    13.620    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_75_n_1
    SLICE_X2Y128         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179    13.799 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][2][3]_i_36/O
                         net (fo=2, routed)           0.425    14.224    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][2][3]_i_36_n_1
    SLICE_X3Y129         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.064    14.288 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_4643/O
                         net (fo=1, routed)           0.008    14.296    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_4643_n_1
    SLICE_X3Y129         MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.075    14.371 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_3632/O
                         net (fo=1, routed)           0.000    14.371    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_3632_n_1
    SLICE_X3Y129         MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.027    14.398 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2891/O
                         net (fo=1, routed)           0.662    15.060    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2891_n_1
    SLICE_X9Y137         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177    15.237 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2331/O
                         net (fo=1, routed)           0.024    15.261    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2331_n_1
    SLICE_X9Y137         MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.089    15.350 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2000/O
                         net (fo=23, routed)          0.805    16.155    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2000_n_1
    SLICE_X16Y124        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041    16.196 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][1][2]_i_49/O
                         net (fo=52, routed)          0.705    16.901    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][1][2]_i_49_n_1
    SLICE_X24Y135        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.113    17.014 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[14][10][0]_i_15/O
                         net (fo=3, routed)           0.506    17.521    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[14][10][0]_i_15_n_1
    SLICE_X25Y125        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062    17.583 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2799/O
                         net (fo=1, routed)           0.636    18.219    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2799_n_1
    SLICE_X11Y119        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174    18.393 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2305/O
                         net (fo=2, routed)           0.225    18.618    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2305_n_1
    SLICE_X12Y120        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064    18.682 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1986/O
                         net (fo=7, routed)           0.685    19.367    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1986_n_1
    SLICE_X27Y123        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113    19.480 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_52/O
                         net (fo=174, routed)         0.647    20.126    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_52_n_1
    SLICE_X36Y126        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100    20.226 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[2][5][2]_i_25/O
                         net (fo=3, routed)           0.779    21.006    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[2][5][2]_i_25_n_1
    SLICE_X45Y126        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179    21.185 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1133/O
                         net (fo=1, routed)           0.114    21.299    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1133_n_1
    SLICE_X45Y127        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.150    21.449 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_946/O
                         net (fo=1, routed)           0.694    22.143    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_946_n_1
    SLICE_X37Y125        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.150    22.293 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_863/O
                         net (fo=1, routed)           0.372    22.665    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_863_n_1
    SLICE_X30Y121        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.063    22.728 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_827/O
                         net (fo=6, routed)           0.018    22.746    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_827_n_1
    SLICE_X30Y121        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083    22.829 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_776/O
                         net (fo=29, routed)          1.032    23.861    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_776_n_1
    SLICE_X10Y98         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148    24.009 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_48/O
                         net (fo=136, routed)         0.887    24.896    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_48_n_1
    SLICE_X3Y85          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064    24.960 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][11][0]_i_40/O
                         net (fo=3, routed)           0.653    25.613    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][11][0]_i_40_n_1
    SLICE_X14Y83         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117    25.730 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2204/O
                         net (fo=1, routed)           0.487    26.217    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2204_n_1
    SLICE_X18Y83         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.147    26.364 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1953/O
                         net (fo=2, routed)           0.010    26.374    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1953_n_1
    SLICE_X18Y83         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    26.456 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_1825/O
                         net (fo=5, routed)           0.530    26.986    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_1825_n_1
    SLICE_X17Y95         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100    27.086 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_768/O
                         net (fo=170, routed)         0.755    27.841    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_768_n_1
    SLICE_X20Y109        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.182    28.023 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_426/O
                         net (fo=134, routed)         0.502    28.525    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_426_n_1
    SLICE_X16Y111        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148    28.673 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[9][6][3]_i_15/O
                         net (fo=3, routed)           0.416    29.089    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[9][6][3]_i_15_n_1
    SLICE_X14Y113        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.038    29.127 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_2551/O
                         net (fo=1, routed)           0.639    29.766    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_2551_n_1
    SLICE_X16Y103        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    29.940 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1892/O
                         net (fo=1, routed)           0.664    30.604    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1892_n_1
    SLICE_X18Y76         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062    30.666 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1091/O
                         net (fo=1, routed)           0.012    30.678    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1091_n_1
    SLICE_X18Y76         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083    30.761 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_421/O
                         net (fo=27, routed)          0.799    31.560    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_421_n_1
    SLICE_X21Y114        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178    31.738 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_151/O
                         net (fo=30, routed)          0.458    32.197    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_151_n_1
    SLICE_X16Y114        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.148    32.345 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[4][10][3]_i_20/O
                         net (fo=2, routed)           0.391    32.736    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[4][10][3]_i_20_n_1
    SLICE_X17Y106        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116    32.852 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1848/O
                         net (fo=1, routed)           0.011    32.863    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1848_n_1
    SLICE_X17Y106        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.083    32.946 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_1079/O
                         net (fo=1, routed)           0.636    33.582    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_1079_n_1
    SLICE_X19Y77         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.178    33.760 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_414/O
                         net (fo=1, routed)           0.279    34.039    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_414_n_1
    SLICE_X22Y75         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098    34.137 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_147/O
                         net (fo=28, routed)          0.837    34.974    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_147_n_1
    SLICE_X31Y96         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177    35.151 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_27/O
                         net (fo=128, routed)         0.836    35.987    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_27_n_1
    SLICE_X39Y95         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.062    36.049 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[3][10][2]_i_13/O
                         net (fo=2, routed)           0.662    36.711    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[3][10][2]_i_13_n_1
    SLICE_X37Y101        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038    36.749 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_908/O
                         net (fo=1, routed)           0.303    37.052    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_908_n_1
    SLICE_X36Y104        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.147    37.199 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_340/O
                         net (fo=1, routed)           0.010    37.209    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_340_n_1
    SLICE_X36Y104        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    37.291 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_118/O
                         net (fo=2, routed)           0.485    37.776    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_118_n_1
    SLICE_X34Y101        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148    37.924 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_137/O
                         net (fo=22, routed)          0.507    38.431    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_137_n_1
    SLICE_X24Y105        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101    38.532 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_31/O
                         net (fo=26, routed)          0.432    38.964    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_31_n_1
    SLICE_X25Y114        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147    39.111 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][6][3]_i_13/O
                         net (fo=2, routed)           0.482    39.593    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][6][3]_i_13_n_1
    SLICE_X26Y115        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.147    39.740 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_672/O
                         net (fo=1, routed)           0.010    39.750    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_672_n_1
    SLICE_X26Y115        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    39.832 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_262/O
                         net (fo=1, routed)           0.546    40.378    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_262_n_1
    SLICE_X27Y107        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038    40.416 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_92/O
                         net (fo=1, routed)           0.619    41.035    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_92_n_1
    SLICE_X30Y75         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100    41.135 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_40/O
                         net (fo=1, routed)           0.010    41.145    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_40_n_1
    SLICE_X30Y75         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.082    41.227 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_21/O
                         net (fo=25, routed)          0.842    42.068    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_21_n_1
    SLICE_X33Y125        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177    42.245 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_25/O
                         net (fo=110, routed)         0.977    43.223    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_25_n_1
    SLICE_X39Y138        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100    43.323 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[10][15][2]_i_11/O
                         net (fo=3, routed)           0.303    43.626    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[10][15][2]_i_11_n_1
    SLICE_X39Y138        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.114    43.740 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1164/O
                         net (fo=1, routed)           0.270    44.010    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1164_n_1
    SLICE_X38Y136        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148    44.158 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_774/O
                         net (fo=1, routed)           0.190    44.348    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_774_n_1
    SLICE_X38Y130        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    44.447 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_429/O
                         net (fo=1, routed)           0.010    44.457    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_429_n_1
    SLICE_X38Y130        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    44.539 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_183/O
                         net (fo=8, routed)           0.711    45.250    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_183_n_1
    SLICE_X26Y114        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177    45.427 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_781/O
                         net (fo=96, routed)          0.968    46.395    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_781_n_1
    SLICE_X14Y74         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150    46.545 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_663/O
                         net (fo=1, routed)           0.514    47.059    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_663_n_1
    SLICE_X15Y75         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148    47.207 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_348/O
                         net (fo=1, routed)           0.012    47.219    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_348_n_1
    SLICE_X15Y75         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083    47.302 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_200/O
                         net (fo=1, routed)           0.542    47.844    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_200_n_1
    SLICE_X17Y98         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.038    47.882 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_110/O
                         net (fo=1, routed)           0.344    48.226    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_110_n_1
    SLICE_X17Y110        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179    48.405 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_66/O
                         net (fo=22, routed)          0.679    49.084    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_66_n_1
    SLICE_X29Y118        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.116    49.200 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_340/O
                         net (fo=152, routed)         0.914    50.114    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_340_n_1
    SLICE_X12Y128        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.115    50.229 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][4][3]_i_7/O
                         net (fo=2, routed)           0.562    50.791    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][4][3]_i_7_n_1
    SLICE_X6Y164         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178    50.969 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_161/O
                         net (fo=1, routed)           0.011    50.980    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_161_n_1
    SLICE_X6Y164         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083    51.063 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_92/O
                         net (fo=2, routed)           0.537    51.600    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_92_n_1
    SLICE_X8Y153         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.174    51.774 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_57/O
                         net (fo=1, routed)           0.429    52.203    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_57_n_1
    SLICE_X11Y135        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116    52.319 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_33/O
                         net (fo=21, routed)          1.119    53.438    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_33_n_1
    SLICE_X39Y124        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100    53.538 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_36/O
                         net (fo=22, routed)          0.457    53.994    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_36_n_1
    SLICE_X37Y122        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116    54.110 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_123/O
                         net (fo=1, routed)           0.206    54.316    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_123_n_1
    SLICE_X37Y120        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.174    54.490 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_46/O
                         net (fo=1, routed)           0.510    55.000    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_46_n_1
    SLICE_X41Y116        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064    55.064 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_18/O
                         net (fo=1, routed)           0.380    55.444    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_18_n_1
    SLICE_X41Y107        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147    55.591 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_8/O
                         net (fo=9, routed)           0.819    56.410    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_8_n_1
    SLICE_X35Y143        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149    56.559 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_10/O
                         net (fo=145, routed)         0.818    57.378    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_10_n_1
    SLICE_X18Y171        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179    57.557 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_11/O
                         net (fo=128, routed)         0.798    58.355    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_11_n_1
    SLICE_X5Y165         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    58.533 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[7][2][3]_i_4/O
                         net (fo=2, routed)           0.326    58.859    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[7][2][3]_i_4_n_1
    SLICE_X6Y164         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100    58.959 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_246/O
                         net (fo=1, routed)           0.009    58.968    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_246_n_1
    SLICE_X6Y164         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.082    59.050 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][2]_i_99/O
                         net (fo=1, routed)           0.630    59.680    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][2]_i_99_n_1
    SLICE_X12Y173        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098    59.778 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_39/O
                         net (fo=1, routed)           0.048    59.826    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_39_n_1
    SLICE_X12Y173        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039    59.865 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_17/O
                         net (fo=27, routed)          0.877    60.742    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_17_n_1
    SLICE_X24Y159        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115    60.857 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][2]_i_7/O
                         net (fo=44, routed)          0.657    61.514    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][2]_i_7_n_1
    SLICE_X31Y135        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148    61.662 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[4][11][0]_i_2/O
                         net (fo=1, routed)           0.511    62.173    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[4][11][0]_i_2_n_1
    SLICE_X21Y143        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040    62.213 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[4][11][0]_i_1/O
                         net (fo=1, routed)           0.060    62.273    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[4][11][0]_i_1_n_1
    SLICE_X21Y143        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[4][11][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.711     8.544    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/S_AXI_ACLK
    SLICE_X21Y143        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[4][11][0]/C
                         clock pessimism              0.177     8.721    
                         clock uncertainty           -0.152     8.569    
    SLICE_X21Y143        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     8.596    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[4][11][0]
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                         -62.273    
  -------------------------------------------------------------------
                         slack                                -53.677    

Slack (VIOLATED) :        -53.676ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc1/curr_timestep_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[14][7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        60.332ns  (logic 11.737ns (19.454%)  route 48.595ns (80.546%))
  Logic Levels:           104  (LUT3=2 LUT4=1 LUT5=18 LUT6=63 MUXF7=16 MUXF8=4)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.140ns = ( 8.806 - 6.666 ) 
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.814ns, distribution 1.180ns)
  Clock Net Delay (Destination): 1.973ns (routing 0.736ns, distribution 1.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.994     2.201    design_1_i/SAXI_ip_0/inst/c0/dc1/S_AXI_ACLK
    SLICE_X14Y139        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/curr_timestep_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y139        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.294 f  design_1_i/SAXI_ip_0/inst/c0/dc1/curr_timestep_reg[1]_rep__1/Q
                         net (fo=64, routed)          0.690     2.984    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][8][0]_0
    SLICE_X14Y128        LUT5 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.144     3.128 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][12][2]_i_3/O
                         net (fo=72, routed)          0.958     4.086    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][12][2]_i_3_n_1
    SLICE_X9Y146         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.063     4.149 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_897/O
                         net (fo=1, routed)           0.014     4.163    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_897_n_1
    SLICE_X9Y146         MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.086     4.249 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_401/O
                         net (fo=2, routed)           0.000     4.249    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_401_n_1
    SLICE_X9Y146         MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     4.277 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_540/O
                         net (fo=1, routed)           0.361     4.638    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_540_n_1
    SLICE_X12Y146        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     4.785 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_235/O
                         net (fo=2, routed)           0.359     5.144    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_235_n_1
    SLICE_X13Y142        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     5.258 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_104/O
                         net (fo=13, routed)          0.478     5.735    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_104_n_1
    SLICE_X15Y136        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.116     5.851 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_67/O
                         net (fo=82, routed)          0.759     6.611    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_67_n_1
    SLICE_X14Y128        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     6.793 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][2][0]_i_36/O
                         net (fo=4, routed)           0.330     7.123    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][2][0]_i_36_n_1
    SLICE_X12Y130        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     7.163 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2266/O
                         net (fo=1, routed)           0.011     7.174    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2266_n_1
    SLICE_X12Y130        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.076     7.250 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1678/O
                         net (fo=1, routed)           0.000     7.250    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1678_n_1
    SLICE_X12Y130        MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.027     7.277 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1291/O
                         net (fo=1, routed)           0.335     7.612    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1291_n_1
    SLICE_X14Y128        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.174     7.786 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1036/O
                         net (fo=14, routed)          0.895     8.681    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1036_n_1
    SLICE_X18Y140        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     8.721 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_7160/O
                         net (fo=126, routed)         0.791     9.512    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_7160_n_1
    SLICE_X20Y154        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     9.690 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2556/O
                         net (fo=1, routed)           0.254     9.944    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2556_n_1
    SLICE_X19Y155        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100    10.044 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2242/O
                         net (fo=1, routed)           0.016    10.060    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2242_n_1
    SLICE_X19Y155        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.079    10.139 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1662/O
                         net (fo=1, routed)           0.000    10.139    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1662_n_1
    SLICE_X19Y155        MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028    10.167 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1283/O
                         net (fo=1, routed)           0.510    10.677    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1283_n_1
    SLICE_X18Y144        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098    10.775 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1034/O
                         net (fo=2, routed)           0.344    11.119    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1034_n_1
    SLICE_X20Y144        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100    11.219 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_86/O
                         net (fo=6, routed)           0.448    11.667    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_86_n_1
    SLICE_X18Y147        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    11.766 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_83/O
                         net (fo=67, routed)          0.718    12.484    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_83_n_1
    SLICE_X17Y136        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149    12.633 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_75/O
                         net (fo=91, routed)          0.987    13.620    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_75_n_1
    SLICE_X2Y128         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179    13.799 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][2][3]_i_36/O
                         net (fo=2, routed)           0.425    14.224    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][2][3]_i_36_n_1
    SLICE_X3Y129         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.064    14.288 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_4643/O
                         net (fo=1, routed)           0.008    14.296    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_4643_n_1
    SLICE_X3Y129         MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.075    14.371 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_3632/O
                         net (fo=1, routed)           0.000    14.371    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_3632_n_1
    SLICE_X3Y129         MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.027    14.398 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2891/O
                         net (fo=1, routed)           0.662    15.060    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2891_n_1
    SLICE_X9Y137         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177    15.237 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2331/O
                         net (fo=1, routed)           0.024    15.261    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2331_n_1
    SLICE_X9Y137         MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.089    15.350 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2000/O
                         net (fo=23, routed)          0.805    16.155    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2000_n_1
    SLICE_X16Y124        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041    16.196 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][1][2]_i_49/O
                         net (fo=52, routed)          0.705    16.901    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][1][2]_i_49_n_1
    SLICE_X24Y135        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.113    17.014 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[14][10][0]_i_15/O
                         net (fo=3, routed)           0.506    17.521    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[14][10][0]_i_15_n_1
    SLICE_X25Y125        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062    17.583 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2799/O
                         net (fo=1, routed)           0.636    18.219    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2799_n_1
    SLICE_X11Y119        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174    18.393 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2305/O
                         net (fo=2, routed)           0.225    18.618    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2305_n_1
    SLICE_X12Y120        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064    18.682 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1986/O
                         net (fo=7, routed)           0.685    19.367    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1986_n_1
    SLICE_X27Y123        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113    19.480 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_52/O
                         net (fo=174, routed)         0.647    20.126    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_52_n_1
    SLICE_X36Y126        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100    20.226 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[2][5][2]_i_25/O
                         net (fo=3, routed)           0.779    21.006    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[2][5][2]_i_25_n_1
    SLICE_X45Y126        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179    21.185 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1133/O
                         net (fo=1, routed)           0.114    21.299    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1133_n_1
    SLICE_X45Y127        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.150    21.449 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_946/O
                         net (fo=1, routed)           0.694    22.143    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_946_n_1
    SLICE_X37Y125        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.150    22.293 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_863/O
                         net (fo=1, routed)           0.372    22.665    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_863_n_1
    SLICE_X30Y121        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.063    22.728 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_827/O
                         net (fo=6, routed)           0.018    22.746    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_827_n_1
    SLICE_X30Y121        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083    22.829 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_776/O
                         net (fo=29, routed)          1.032    23.861    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_776_n_1
    SLICE_X10Y98         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148    24.009 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_48/O
                         net (fo=136, routed)         0.887    24.896    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_48_n_1
    SLICE_X3Y85          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064    24.960 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][11][0]_i_40/O
                         net (fo=3, routed)           0.653    25.613    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][11][0]_i_40_n_1
    SLICE_X14Y83         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117    25.730 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2204/O
                         net (fo=1, routed)           0.487    26.217    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2204_n_1
    SLICE_X18Y83         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.147    26.364 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1953/O
                         net (fo=2, routed)           0.010    26.374    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1953_n_1
    SLICE_X18Y83         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    26.456 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_1825/O
                         net (fo=5, routed)           0.530    26.986    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_1825_n_1
    SLICE_X17Y95         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100    27.086 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_768/O
                         net (fo=170, routed)         0.755    27.841    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_768_n_1
    SLICE_X20Y109        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.182    28.023 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_426/O
                         net (fo=134, routed)         0.502    28.525    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_426_n_1
    SLICE_X16Y111        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148    28.673 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[9][6][3]_i_15/O
                         net (fo=3, routed)           0.416    29.089    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[9][6][3]_i_15_n_1
    SLICE_X14Y113        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.038    29.127 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_2551/O
                         net (fo=1, routed)           0.639    29.766    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_2551_n_1
    SLICE_X16Y103        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    29.940 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1892/O
                         net (fo=1, routed)           0.664    30.604    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1892_n_1
    SLICE_X18Y76         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062    30.666 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1091/O
                         net (fo=1, routed)           0.012    30.678    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1091_n_1
    SLICE_X18Y76         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083    30.761 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_421/O
                         net (fo=27, routed)          0.799    31.560    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_421_n_1
    SLICE_X21Y114        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178    31.738 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_151/O
                         net (fo=30, routed)          0.458    32.197    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_151_n_1
    SLICE_X16Y114        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.148    32.345 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[4][10][3]_i_20/O
                         net (fo=2, routed)           0.391    32.736    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[4][10][3]_i_20_n_1
    SLICE_X17Y106        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116    32.852 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1848/O
                         net (fo=1, routed)           0.011    32.863    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1848_n_1
    SLICE_X17Y106        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.083    32.946 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_1079/O
                         net (fo=1, routed)           0.636    33.582    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_1079_n_1
    SLICE_X19Y77         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.178    33.760 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_414/O
                         net (fo=1, routed)           0.279    34.039    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_414_n_1
    SLICE_X22Y75         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098    34.137 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_147/O
                         net (fo=28, routed)          0.837    34.974    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_147_n_1
    SLICE_X31Y96         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177    35.151 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_27/O
                         net (fo=128, routed)         0.836    35.987    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_27_n_1
    SLICE_X39Y95         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.062    36.049 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[3][10][2]_i_13/O
                         net (fo=2, routed)           0.662    36.711    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[3][10][2]_i_13_n_1
    SLICE_X37Y101        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038    36.749 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_908/O
                         net (fo=1, routed)           0.303    37.052    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_908_n_1
    SLICE_X36Y104        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.147    37.199 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_340/O
                         net (fo=1, routed)           0.010    37.209    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_340_n_1
    SLICE_X36Y104        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    37.291 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_118/O
                         net (fo=2, routed)           0.485    37.776    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_118_n_1
    SLICE_X34Y101        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148    37.924 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_137/O
                         net (fo=22, routed)          0.507    38.431    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_137_n_1
    SLICE_X24Y105        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101    38.532 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_31/O
                         net (fo=26, routed)          0.432    38.964    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_31_n_1
    SLICE_X25Y114        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147    39.111 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][6][3]_i_13/O
                         net (fo=2, routed)           0.482    39.593    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][6][3]_i_13_n_1
    SLICE_X26Y115        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.147    39.740 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_672/O
                         net (fo=1, routed)           0.010    39.750    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_672_n_1
    SLICE_X26Y115        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    39.832 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_262/O
                         net (fo=1, routed)           0.546    40.378    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_262_n_1
    SLICE_X27Y107        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038    40.416 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_92/O
                         net (fo=1, routed)           0.619    41.035    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_92_n_1
    SLICE_X30Y75         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100    41.135 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_40/O
                         net (fo=1, routed)           0.010    41.145    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_40_n_1
    SLICE_X30Y75         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.082    41.227 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_21/O
                         net (fo=25, routed)          0.842    42.068    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_21_n_1
    SLICE_X33Y125        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177    42.245 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_25/O
                         net (fo=110, routed)         0.977    43.223    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_25_n_1
    SLICE_X39Y138        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100    43.323 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[10][15][2]_i_11/O
                         net (fo=3, routed)           0.303    43.626    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[10][15][2]_i_11_n_1
    SLICE_X39Y138        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.114    43.740 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1164/O
                         net (fo=1, routed)           0.270    44.010    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1164_n_1
    SLICE_X38Y136        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148    44.158 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_774/O
                         net (fo=1, routed)           0.190    44.348    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_774_n_1
    SLICE_X38Y130        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    44.447 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_429/O
                         net (fo=1, routed)           0.010    44.457    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_429_n_1
    SLICE_X38Y130        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    44.539 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_183/O
                         net (fo=8, routed)           0.711    45.250    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_183_n_1
    SLICE_X26Y114        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177    45.427 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_781/O
                         net (fo=96, routed)          0.968    46.395    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_781_n_1
    SLICE_X14Y74         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150    46.545 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_663/O
                         net (fo=1, routed)           0.514    47.059    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_663_n_1
    SLICE_X15Y75         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148    47.207 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_348/O
                         net (fo=1, routed)           0.012    47.219    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_348_n_1
    SLICE_X15Y75         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083    47.302 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_200/O
                         net (fo=1, routed)           0.542    47.844    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_200_n_1
    SLICE_X17Y98         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.038    47.882 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_110/O
                         net (fo=1, routed)           0.344    48.226    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_110_n_1
    SLICE_X17Y110        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179    48.405 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_66/O
                         net (fo=22, routed)          0.679    49.084    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_66_n_1
    SLICE_X29Y118        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.116    49.200 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_340/O
                         net (fo=152, routed)         0.914    50.114    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_340_n_1
    SLICE_X12Y128        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.115    50.229 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][4][3]_i_7/O
                         net (fo=2, routed)           0.562    50.791    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][4][3]_i_7_n_1
    SLICE_X6Y164         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178    50.969 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_161/O
                         net (fo=1, routed)           0.011    50.980    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_161_n_1
    SLICE_X6Y164         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083    51.063 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_92/O
                         net (fo=2, routed)           0.537    51.600    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_92_n_1
    SLICE_X8Y153         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.174    51.774 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_57/O
                         net (fo=1, routed)           0.429    52.203    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_57_n_1
    SLICE_X11Y135        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116    52.319 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_33/O
                         net (fo=21, routed)          1.119    53.438    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_33_n_1
    SLICE_X39Y124        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100    53.538 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_36/O
                         net (fo=22, routed)          0.457    53.994    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_36_n_1
    SLICE_X37Y122        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116    54.110 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_123/O
                         net (fo=1, routed)           0.206    54.316    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_123_n_1
    SLICE_X37Y120        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.174    54.490 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_46/O
                         net (fo=1, routed)           0.510    55.000    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_46_n_1
    SLICE_X41Y116        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064    55.064 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_18/O
                         net (fo=1, routed)           0.380    55.444    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_18_n_1
    SLICE_X41Y107        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147    55.591 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_8/O
                         net (fo=9, routed)           0.819    56.410    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_8_n_1
    SLICE_X35Y143        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149    56.559 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_10/O
                         net (fo=145, routed)         0.818    57.378    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_10_n_1
    SLICE_X18Y171        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179    57.557 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_11/O
                         net (fo=128, routed)         0.798    58.355    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_11_n_1
    SLICE_X5Y165         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    58.533 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[7][2][3]_i_4/O
                         net (fo=2, routed)           0.326    58.859    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[7][2][3]_i_4_n_1
    SLICE_X6Y164         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100    58.959 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_246/O
                         net (fo=1, routed)           0.009    58.968    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_246_n_1
    SLICE_X6Y164         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.082    59.050 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][2]_i_99/O
                         net (fo=1, routed)           0.630    59.680    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][2]_i_99_n_1
    SLICE_X12Y173        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098    59.778 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_39/O
                         net (fo=1, routed)           0.048    59.826    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_39_n_1
    SLICE_X12Y173        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039    59.865 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_17/O
                         net (fo=27, routed)          0.246    60.111    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_17_n_1
    SLICE_X12Y169        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113    60.224 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_10/O
                         net (fo=2, routed)           0.681    60.905    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_10_n_1
    SLICE_X21Y169        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.149    61.054 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][3]_i_4/O
                         net (fo=128, routed)         0.752    61.807    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][3]_i_4_n_1
    SLICE_X10Y170        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147    61.954 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[14][7][3]_i_2/O
                         net (fo=1, routed)           0.446    62.400    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[14][7][3]_i_2_n_1
    SLICE_X4Y146         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064    62.464 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[14][7][3]_i_1/O
                         net (fo=1, routed)           0.069    62.533    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[14][7][3]_i_1_n_1
    SLICE_X4Y146         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[14][7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.973     8.806    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/S_AXI_ACLK
    SLICE_X4Y146         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[14][7][3]/C
                         clock pessimism              0.175     8.981    
                         clock uncertainty           -0.152     8.829    
    SLICE_X4Y146         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     8.856    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[14][7][3]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                         -62.533    
  -------------------------------------------------------------------
                         slack                                -53.676    

Slack (VIOLATED) :        -53.675ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc1/curr_timestep_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[11][7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        60.236ns  (logic 11.742ns (19.493%)  route 48.494ns (80.507%))
  Logic Levels:           104  (LUT3=2 LUT4=1 LUT5=18 LUT6=63 MUXF7=16 MUXF8=4)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.045ns = ( 8.711 - 6.666 ) 
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.814ns, distribution 1.180ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.736ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.994     2.201    design_1_i/SAXI_ip_0/inst/c0/dc1/S_AXI_ACLK
    SLICE_X14Y139        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/curr_timestep_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y139        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.294 f  design_1_i/SAXI_ip_0/inst/c0/dc1/curr_timestep_reg[1]_rep__1/Q
                         net (fo=64, routed)          0.690     2.984    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][8][0]_0
    SLICE_X14Y128        LUT5 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.144     3.128 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][12][2]_i_3/O
                         net (fo=72, routed)          0.958     4.086    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][12][2]_i_3_n_1
    SLICE_X9Y146         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.063     4.149 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_897/O
                         net (fo=1, routed)           0.014     4.163    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_897_n_1
    SLICE_X9Y146         MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.086     4.249 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_401/O
                         net (fo=2, routed)           0.000     4.249    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_401_n_1
    SLICE_X9Y146         MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     4.277 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_540/O
                         net (fo=1, routed)           0.361     4.638    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][2]_i_540_n_1
    SLICE_X12Y146        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     4.785 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_235/O
                         net (fo=2, routed)           0.359     5.144    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_235_n_1
    SLICE_X13Y142        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     5.258 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_104/O
                         net (fo=13, routed)          0.478     5.735    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][2]_i_104_n_1
    SLICE_X15Y136        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.116     5.851 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_67/O
                         net (fo=82, routed)          0.759     6.611    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_67_n_1
    SLICE_X14Y128        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     6.793 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][2][0]_i_36/O
                         net (fo=4, routed)           0.330     7.123    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][2][0]_i_36_n_1
    SLICE_X12Y130        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     7.163 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2266/O
                         net (fo=1, routed)           0.011     7.174    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2266_n_1
    SLICE_X12Y130        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.076     7.250 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1678/O
                         net (fo=1, routed)           0.000     7.250    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1678_n_1
    SLICE_X12Y130        MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.027     7.277 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1291/O
                         net (fo=1, routed)           0.335     7.612    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1291_n_1
    SLICE_X14Y128        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.174     7.786 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1036/O
                         net (fo=14, routed)          0.895     8.681    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1036_n_1
    SLICE_X18Y140        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     8.721 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_7160/O
                         net (fo=126, routed)         0.791     9.512    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_7160_n_1
    SLICE_X20Y154        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     9.690 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2556/O
                         net (fo=1, routed)           0.254     9.944    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2556_n_1
    SLICE_X19Y155        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100    10.044 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2242/O
                         net (fo=1, routed)           0.016    10.060    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_2242_n_1
    SLICE_X19Y155        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.079    10.139 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1662/O
                         net (fo=1, routed)           0.000    10.139    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1662_n_1
    SLICE_X19Y155        MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028    10.167 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1283/O
                         net (fo=1, routed)           0.510    10.677    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_1283_n_1
    SLICE_X18Y144        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098    10.775 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1034/O
                         net (fo=2, routed)           0.344    11.119    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1034_n_1
    SLICE_X20Y144        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100    11.219 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_86/O
                         net (fo=6, routed)           0.448    11.667    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_86_n_1
    SLICE_X18Y147        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    11.766 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_83/O
                         net (fo=67, routed)          0.718    12.484    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_83_n_1
    SLICE_X17Y136        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149    12.633 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_75/O
                         net (fo=91, routed)          0.987    13.620    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_75_n_1
    SLICE_X2Y128         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179    13.799 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][2][3]_i_36/O
                         net (fo=2, routed)           0.425    14.224    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][2][3]_i_36_n_1
    SLICE_X3Y129         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.064    14.288 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_4643/O
                         net (fo=1, routed)           0.008    14.296    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_4643_n_1
    SLICE_X3Y129         MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.075    14.371 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_3632/O
                         net (fo=1, routed)           0.000    14.371    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_3632_n_1
    SLICE_X3Y129         MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.027    14.398 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2891/O
                         net (fo=1, routed)           0.662    15.060    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2891_n_1
    SLICE_X9Y137         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177    15.237 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2331/O
                         net (fo=1, routed)           0.024    15.261    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2331_n_1
    SLICE_X9Y137         MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.089    15.350 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2000/O
                         net (fo=23, routed)          0.805    16.155    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_2000_n_1
    SLICE_X16Y124        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041    16.196 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][1][2]_i_49/O
                         net (fo=52, routed)          0.705    16.901    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][1][2]_i_49_n_1
    SLICE_X24Y135        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.113    17.014 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[14][10][0]_i_15/O
                         net (fo=3, routed)           0.506    17.521    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[14][10][0]_i_15_n_1
    SLICE_X25Y125        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062    17.583 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2799/O
                         net (fo=1, routed)           0.636    18.219    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2799_n_1
    SLICE_X11Y119        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174    18.393 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2305/O
                         net (fo=2, routed)           0.225    18.618    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2305_n_1
    SLICE_X12Y120        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064    18.682 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1986/O
                         net (fo=7, routed)           0.685    19.367    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1986_n_1
    SLICE_X27Y123        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113    19.480 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_52/O
                         net (fo=174, routed)         0.647    20.126    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_52_n_1
    SLICE_X36Y126        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100    20.226 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[2][5][2]_i_25/O
                         net (fo=3, routed)           0.779    21.006    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[2][5][2]_i_25_n_1
    SLICE_X45Y126        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179    21.185 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1133/O
                         net (fo=1, routed)           0.114    21.299    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_1133_n_1
    SLICE_X45Y127        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.150    21.449 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_946/O
                         net (fo=1, routed)           0.694    22.143    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_946_n_1
    SLICE_X37Y125        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.150    22.293 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_863/O
                         net (fo=1, routed)           0.372    22.665    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_863_n_1
    SLICE_X30Y121        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.063    22.728 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_827/O
                         net (fo=6, routed)           0.018    22.746    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_827_n_1
    SLICE_X30Y121        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083    22.829 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_776/O
                         net (fo=29, routed)          1.032    23.861    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_776_n_1
    SLICE_X10Y98         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148    24.009 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_48/O
                         net (fo=136, routed)         0.887    24.896    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_48_n_1
    SLICE_X3Y85          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064    24.960 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][11][0]_i_40/O
                         net (fo=3, routed)           0.653    25.613    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][11][0]_i_40_n_1
    SLICE_X14Y83         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117    25.730 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2204/O
                         net (fo=1, routed)           0.487    26.217    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_2204_n_1
    SLICE_X18Y83         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.147    26.364 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1953/O
                         net (fo=2, routed)           0.010    26.374    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1953_n_1
    SLICE_X18Y83         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    26.456 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_1825/O
                         net (fo=5, routed)           0.530    26.986    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_1825_n_1
    SLICE_X17Y95         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100    27.086 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_768/O
                         net (fo=170, routed)         0.755    27.841    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_768_n_1
    SLICE_X20Y109        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.182    28.023 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_426/O
                         net (fo=134, routed)         0.502    28.525    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_426_n_1
    SLICE_X16Y111        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148    28.673 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[9][6][3]_i_15/O
                         net (fo=3, routed)           0.416    29.089    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[9][6][3]_i_15_n_1
    SLICE_X14Y113        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.038    29.127 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_2551/O
                         net (fo=1, routed)           0.639    29.766    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_2551_n_1
    SLICE_X16Y103        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    29.940 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1892/O
                         net (fo=1, routed)           0.664    30.604    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1892_n_1
    SLICE_X18Y76         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062    30.666 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1091/O
                         net (fo=1, routed)           0.012    30.678    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1091_n_1
    SLICE_X18Y76         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083    30.761 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_421/O
                         net (fo=27, routed)          0.799    31.560    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_421_n_1
    SLICE_X21Y114        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178    31.738 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_151/O
                         net (fo=30, routed)          0.458    32.197    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_151_n_1
    SLICE_X16Y114        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.148    32.345 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[4][10][3]_i_20/O
                         net (fo=2, routed)           0.391    32.736    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[4][10][3]_i_20_n_1
    SLICE_X17Y106        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116    32.852 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1848/O
                         net (fo=1, routed)           0.011    32.863    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_1848_n_1
    SLICE_X17Y106        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.083    32.946 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_1079/O
                         net (fo=1, routed)           0.636    33.582    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_1079_n_1
    SLICE_X19Y77         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.178    33.760 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_414/O
                         net (fo=1, routed)           0.279    34.039    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_414_n_1
    SLICE_X22Y75         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098    34.137 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_147/O
                         net (fo=28, routed)          0.837    34.974    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_147_n_1
    SLICE_X31Y96         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177    35.151 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_27/O
                         net (fo=128, routed)         0.836    35.987    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][9][2]_i_27_n_1
    SLICE_X39Y95         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.062    36.049 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[3][10][2]_i_13/O
                         net (fo=2, routed)           0.662    36.711    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[3][10][2]_i_13_n_1
    SLICE_X37Y101        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038    36.749 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_908/O
                         net (fo=1, routed)           0.303    37.052    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_908_n_1
    SLICE_X36Y104        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.147    37.199 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_340/O
                         net (fo=1, routed)           0.010    37.209    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_340_n_1
    SLICE_X36Y104        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    37.291 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_118/O
                         net (fo=2, routed)           0.485    37.776    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_118_n_1
    SLICE_X34Y101        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148    37.924 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_137/O
                         net (fo=22, routed)          0.507    38.431    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_137_n_1
    SLICE_X24Y105        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101    38.532 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_31/O
                         net (fo=26, routed)          0.432    38.964    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_31_n_1
    SLICE_X25Y114        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147    39.111 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][6][3]_i_13/O
                         net (fo=2, routed)           0.482    39.593    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][6][3]_i_13_n_1
    SLICE_X26Y115        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.147    39.740 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_672/O
                         net (fo=1, routed)           0.010    39.750    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_672_n_1
    SLICE_X26Y115        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    39.832 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_262/O
                         net (fo=1, routed)           0.546    40.378    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_262_n_1
    SLICE_X27Y107        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038    40.416 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_92/O
                         net (fo=1, routed)           0.619    41.035    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_92_n_1
    SLICE_X30Y75         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100    41.135 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_40/O
                         net (fo=1, routed)           0.010    41.145    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[12][10][3]_i_40_n_1
    SLICE_X30Y75         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.082    41.227 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_21/O
                         net (fo=25, routed)          0.842    42.068    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[12][10][3]_i_21_n_1
    SLICE_X33Y125        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177    42.245 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_25/O
                         net (fo=110, routed)         0.977    43.223    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][0]_i_25_n_1
    SLICE_X39Y138        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100    43.323 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[10][15][2]_i_11/O
                         net (fo=3, routed)           0.303    43.626    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[10][15][2]_i_11_n_1
    SLICE_X39Y138        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.114    43.740 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1164/O
                         net (fo=1, routed)           0.270    44.010    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_1164_n_1
    SLICE_X38Y136        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148    44.158 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_774/O
                         net (fo=1, routed)           0.190    44.348    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_774_n_1
    SLICE_X38Y130        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    44.447 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_429/O
                         net (fo=1, routed)           0.010    44.457    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][3]_i_429_n_1
    SLICE_X38Y130        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    44.539 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_183/O
                         net (fo=8, routed)           0.711    45.250    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][3]_i_183_n_1
    SLICE_X26Y114        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177    45.427 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_781/O
                         net (fo=96, routed)          0.968    46.395    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_781_n_1
    SLICE_X14Y74         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150    46.545 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_663/O
                         net (fo=1, routed)           0.514    47.059    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_663_n_1
    SLICE_X15Y75         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148    47.207 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_348/O
                         net (fo=1, routed)           0.012    47.219    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_348_n_1
    SLICE_X15Y75         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083    47.302 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_200/O
                         net (fo=1, routed)           0.542    47.844    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_200_n_1
    SLICE_X17Y98         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.038    47.882 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_110/O
                         net (fo=1, routed)           0.344    48.226    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_110_n_1
    SLICE_X17Y110        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179    48.405 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_66/O
                         net (fo=22, routed)          0.679    49.084    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_66_n_1
    SLICE_X29Y118        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.116    49.200 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_340/O
                         net (fo=152, routed)         0.914    50.114    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_340_n_1
    SLICE_X12Y128        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.115    50.229 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][4][3]_i_7/O
                         net (fo=2, routed)           0.562    50.791    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][4][3]_i_7_n_1
    SLICE_X6Y164         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178    50.969 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_161/O
                         net (fo=1, routed)           0.011    50.980    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_161_n_1
    SLICE_X6Y164         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083    51.063 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_92/O
                         net (fo=2, routed)           0.537    51.600    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[15][15][1]_i_92_n_1
    SLICE_X8Y153         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.174    51.774 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_57/O
                         net (fo=1, routed)           0.429    52.203    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_57_n_1
    SLICE_X11Y135        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116    52.319 f  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_33/O
                         net (fo=21, routed)          1.119    53.438    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][1]_i_33_n_1
    SLICE_X39Y124        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100    53.538 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_36/O
                         net (fo=22, routed)          0.457    53.994    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_36_n_1
    SLICE_X37Y122        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116    54.110 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_123/O
                         net (fo=1, routed)           0.206    54.316    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_123_n_1
    SLICE_X37Y120        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.174    54.490 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_46/O
                         net (fo=1, routed)           0.510    55.000    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_46_n_1
    SLICE_X41Y116        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064    55.064 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_18/O
                         net (fo=1, routed)           0.380    55.444    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_18_n_1
    SLICE_X41Y107        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147    55.591 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_8/O
                         net (fo=9, routed)           0.819    56.410    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][0]_i_8_n_1
    SLICE_X35Y143        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149    56.559 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_10/O
                         net (fo=145, routed)         0.818    57.378    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][1]_i_10_n_1
    SLICE_X18Y171        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179    57.557 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_11/O
                         net (fo=128, routed)         0.798    58.355    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_11_n_1
    SLICE_X5Y165         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    58.533 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[7][2][3]_i_4/O
                         net (fo=2, routed)           0.326    58.859    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[7][2][3]_i_4_n_1
    SLICE_X6Y164         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100    58.959 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_246/O
                         net (fo=1, routed)           0.009    58.968    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_246_n_1
    SLICE_X6Y164         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.082    59.050 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][2]_i_99/O
                         net (fo=1, routed)           0.630    59.680    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[0][10][2]_i_99_n_1
    SLICE_X12Y173        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098    59.778 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_39/O
                         net (fo=1, routed)           0.048    59.826    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_39_n_1
    SLICE_X12Y173        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039    59.865 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_17/O
                         net (fo=27, routed)          0.246    60.111    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[0][10][2]_i_17_n_1
    SLICE_X12Y169        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113    60.224 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_10/O
                         net (fo=2, routed)           0.681    60.905    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][15][3]_i_10_n_1
    SLICE_X21Y169        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.149    61.054 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][3]_i_4/O
                         net (fo=128, routed)         0.893    61.947    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[15][13][3]_i_4_n_1
    SLICE_X14Y171        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.116    62.063 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[11][7][3]_i_2/O
                         net (fo=1, routed)           0.206    62.269    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[11][7][3]_i_2_n_1
    SLICE_X14Y171        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100    62.369 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[11][7][3]_i_1/O
                         net (fo=1, routed)           0.068    62.437    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[11][7][3]_i_1_n_1
    SLICE_X14Y171        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[11][7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.878     8.711    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/S_AXI_ACLK
    SLICE_X14Y171        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[11][7][3]/C
                         clock pessimism              0.176     8.887    
                         clock uncertainty           -0.152     8.735    
    SLICE_X14Y171        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     8.762    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[11][7][3]
  -------------------------------------------------------------------
                         required time                          8.762    
                         arrival time                         -62.437    
  -------------------------------------------------------------------
                         slack                                -53.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc1/wdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc1/genblk1[0].way_reg[0][15]_0/DINADIN[18]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.070ns (24.909%)  route 0.211ns (75.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.863ns (routing 0.736ns, distribution 1.127ns)
  Clock Net Delay (Destination): 2.244ns (routing 0.814ns, distribution 1.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.863     2.030    design_1_i/SAXI_ip_0/inst/c0/dc1/S_AXI_ACLK
    SLICE_X47Y48         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     2.100 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata_reg[18]/Q
                         net (fo=4, routed)           0.211     2.311    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[18]
    RAMB36_X5Y12         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc1/genblk1[0].way_reg[0][15]_0/DINADIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       2.244     2.451    design_1_i/SAXI_ip_0/inst/c0/dc1/S_AXI_ACLK
    RAMB36_X5Y12         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc1/genblk1[0].way_reg[0][15]_0/CLKBWRCLK
                         clock pessimism             -0.123     2.328    
    RAMB36_X5Y12         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[18])
                                                     -0.029     2.299    design_1_i/SAXI_ip_0/inst/c0/dc1/genblk1[0].way_reg[0][15]_0
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/c2_s/casm7/outB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/c2_s/smodule13/dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.071ns (33.649%)  route 0.140ns (66.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.833ns (routing 0.736ns, distribution 1.097ns)
  Clock Net Delay (Destination): 2.119ns (routing 0.814ns, distribution 1.305ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.833     2.000    design_1_i/SAXI_ip_0/inst/c0/c0/c2_s/casm7/S_AXI_ACLK
    SLICE_X41Y38         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/c2_s/casm7/outB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     2.071 r  design_1_i/SAXI_ip_0/inst/c0/c0/c2_s/casm7/outB_reg[3]/Q
                         net (fo=1, routed)           0.140     2.211    design_1_i/SAXI_ip_0/inst/c0/c0/c2_s/smodule13/D[3]
    SLICE_X43Y38         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/c2_s/smodule13/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       2.119     2.326    design_1_i/SAXI_ip_0/inst/c0/c0/c2_s/smodule13/S_AXI_ACLK
    SLICE_X43Y38         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/c2_s/smodule13/dout_reg[3]/C
                         clock pessimism             -0.183     2.143    
    SLICE_X43Y38         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.054     2.197    design_1_i/SAXI_ip_0/inst/c0/c0/c2_s/smodule13/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc1/wdata_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc1/genblk1[0].way_reg[0][15]_0/DINBDIN[22]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.070ns (24.256%)  route 0.219ns (75.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.864ns (routing 0.736ns, distribution 1.128ns)
  Clock Net Delay (Destination): 2.244ns (routing 0.814ns, distribution 1.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.864     2.031    design_1_i/SAXI_ip_0/inst/c0/dc1/S_AXI_ACLK
    SLICE_X44Y50         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     2.101 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata_reg[54]/Q
                         net (fo=4, routed)           0.219     2.320    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[54]
    RAMB36_X5Y12         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc1/genblk1[0].way_reg[0][15]_0/DINBDIN[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       2.244     2.451    design_1_i/SAXI_ip_0/inst/c0/dc1/S_AXI_ACLK
    RAMB36_X5Y12         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc1/genblk1[0].way_reg[0][15]_0/CLKBWRCLK
                         clock pessimism             -0.123     2.328    
    RAMB36_X5Y12         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[22])
                                                     -0.029     2.299    design_1_i/SAXI_ip_0/inst/c0/dc1/genblk1[0].way_reg[0][15]_0
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/c2_s/casm4/outA_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/c2_s/smodule8/dout_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.070ns (40.230%)  route 0.104ns (59.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Net Delay (Source):      1.776ns (routing 0.736ns, distribution 1.040ns)
  Clock Net Delay (Destination): 2.014ns (routing 0.814ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.776     1.943    design_1_i/SAXI_ip_0/inst/c0/c0/c2_s/casm4/S_AXI_ACLK
    SLICE_X36Y27         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/c2_s/casm4/outA_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     2.013 r  design_1_i/SAXI_ip_0/inst/c0/c0/c2_s/casm4/outA_reg[21]/Q
                         net (fo=1, routed)           0.104     2.117    design_1_i/SAXI_ip_0/inst/c0/c0/c2_s/smodule8/D[21]
    SLICE_X35Y27         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/c2_s/smodule8/dout_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       2.014     2.221    design_1_i/SAXI_ip_0/inst/c0/c0/c2_s/smodule8/S_AXI_ACLK
    SLICE_X35Y27         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/c2_s/smodule8/dout_reg[21]/C
                         clock pessimism             -0.184     2.037    
    SLICE_X35Y27         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.055     2.092    design_1_i/SAXI_ip_0/inst/c0/c0/c2_s/smodule8/dout_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/casm3/outA_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/smodule11/dout_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.070ns (32.110%)  route 0.148ns (67.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.850ns (routing 0.736ns, distribution 1.114ns)
  Clock Net Delay (Destination): 2.131ns (routing 0.814ns, distribution 1.317ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.850     2.017    design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/casm3/S_AXI_ACLK
    SLICE_X42Y20         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/casm3/outA_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     2.087 r  design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/casm3/outA_reg[19]/Q
                         net (fo=1, routed)           0.148     2.235    design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/smodule11/D[19]
    SLICE_X43Y20         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/smodule11/dout_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       2.131     2.338    design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/smodule11/S_AXI_ACLK
    SLICE_X43Y20         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/smodule11/dout_reg[19]/C
                         clock pessimism             -0.183     2.155    
    SLICE_X43Y20         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.055     2.210    design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/smodule11/dout_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/casm5/outB_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/smodule17/dout_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.072ns (34.951%)  route 0.134ns (65.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.850ns (routing 0.736ns, distribution 1.114ns)
  Clock Net Delay (Destination): 2.117ns (routing 0.814ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.850     2.017    design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/casm5/S_AXI_ACLK
    SLICE_X47Y23         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/casm5/outB_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     2.089 r  design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/casm5/outB_reg[16]/Q
                         net (fo=1, routed)           0.134     2.223    design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/smodule17/D[16]
    SLICE_X48Y23         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/smodule17/dout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       2.117     2.324    design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/smodule17/S_AXI_ACLK
    SLICE_X48Y23         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/smodule17/dout_reg[16]/C
                         clock pessimism             -0.183     2.141    
    SLICE_X48Y23         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.054     2.195    design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/smodule17/dout_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/c2_s/casm4/outA_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/c2_s/smodule8/dout_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.039ns (47.561%)  route 0.043ns (52.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.018ns (routing 0.410ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.459ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.018     1.129    design_1_i/SAXI_ip_0/inst/c0/c0/c2_s/casm4/S_AXI_ACLK
    SLICE_X35Y28         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/c2_s/casm4/outA_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.168 r  design_1_i/SAXI_ip_0/inst/c0/c0/c2_s/casm4/outA_reg[31]/Q
                         net (fo=1, routed)           0.043     1.211    design_1_i/SAXI_ip_0/inst/c0/c0/c2_s/smodule8/D[31]
    SLICE_X35Y28         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/c2_s/smodule8/dout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.153     1.291    design_1_i/SAXI_ip_0/inst/c0/c0/c2_s/smodule8/S_AXI_ACLK
    SLICE_X35Y28         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/c2_s/smodule8/dout_reg[31]/C
                         clock pessimism             -0.156     1.135    
    SLICE_X35Y28         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.181    design_1_i/SAXI_ip_0/inst/c0/c0/c2_s/smodule8/dout_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/reset_reg_replica_12/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[11][10][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.097ns (28.069%)  route 0.249ns (71.931%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.877ns (routing 0.736ns, distribution 1.141ns)
  Clock Net Delay (Destination): 2.273ns (routing 0.814ns, distribution 1.459ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.877     2.044    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X3Y156         FDRE                                         r  design_1_i/SAXI_ip_0/inst/reset_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y156         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     2.114 f  design_1_i/SAXI_ip_0/inst/reset_reg_replica_12/Q
                         net (fo=242, routed)         0.216     2.330    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/reset_repN_12_alias
    SLICE_X1Y158         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.027     2.357 r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[11][10][3]_i_1/O
                         net (fo=1, routed)           0.033     2.390    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector[11][10][3]_i_1_n_1
    SLICE_X1Y158         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[11][10][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       2.273     2.480    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/S_AXI_ACLK
    SLICE_X1Y158         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[11][10][3]/C
                         clock pessimism             -0.175     2.306    
    SLICE_X1Y158         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.053     2.359    design_1_i/SAXI_ip_0/inst/c0/dc1/optgen_DL1_inst/occupancy_vector_reg[11][10][3]
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc1/timestep_history_reg[2][3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc1/timestep_history_reg[2][3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.083ns  (logic 0.039ns (47.074%)  route 0.044ns (52.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.060ns (routing 0.410ns, distribution 0.650ns)
  Clock Net Delay (Destination): 1.197ns (routing 0.459ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.060     1.171    design_1_i/SAXI_ip_0/inst/c0/dc1/S_AXI_ACLK
    SLICE_X39Y59         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/timestep_history_reg[2][3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.210 r  design_1_i/SAXI_ip_0/inst/c0/dc1/timestep_history_reg[2][3][1]/Q
                         net (fo=2, routed)           0.044     1.253    design_1_i/SAXI_ip_0/inst/c0/dc1/timestep_history_reg_n_1_[2][3][1]
    SLICE_X39Y59         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/timestep_history_reg[2][3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.197     1.335    design_1_i/SAXI_ip_0/inst/c0/dc1/S_AXI_ACLK
    SLICE_X39Y59         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/timestep_history_reg[2][3][1]/C
                         clock pessimism             -0.159     1.177    
    SLICE_X39Y59         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.223    design_1_i/SAXI_ip_0/inst/c0/dc1/timestep_history_reg[2][3][1]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc1/timestep_history_reg[2][3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc1/timestep_history_reg[2][3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.084ns  (logic 0.039ns (46.513%)  route 0.045ns (53.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.348ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.071ns (routing 0.410ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.459ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.071     1.182    design_1_i/SAXI_ip_0/inst/c0/dc1/S_AXI_ACLK
    SLICE_X41Y57         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/timestep_history_reg[2][3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.221 r  design_1_i/SAXI_ip_0/inst/c0/dc1/timestep_history_reg[2][3][0]/Q
                         net (fo=2, routed)           0.045     1.265    design_1_i/SAXI_ip_0/inst/c0/dc1/timestep_history_reg_n_1_[2][3][0]
    SLICE_X41Y57         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/timestep_history_reg[2][3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.210     1.348    design_1_i/SAXI_ip_0/inst/c0/dc1/S_AXI_ACLK
    SLICE_X41Y57         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/timestep_history_reg[2][3][0]/C
                         clock pessimism             -0.160     1.188    
    SLICE_X41Y57         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.234    design_1_i/SAXI_ip_0/inst/c0/dc1/timestep_history_reg[2][3][0]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         6.666       3.666      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         6.666       3.666      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         6.666       3.666      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.666       4.927      RAMB36_X5Y12  design_1_i/SAXI_ip_0/inst/c0/dc1/genblk1[0].way_reg[0][15]_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         6.666       4.927      RAMB36_X5Y12  design_1_i/SAXI_ip_0/inst/c0/dc1/genblk1[0].way_reg[0][15]_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.666       4.927      RAMB36_X4Y10  design_1_i/SAXI_ip_0/inst/c0/dc1/genblk1[1].way_reg[1][15]_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         6.666       4.927      RAMB36_X4Y10  design_1_i/SAXI_ip_0/inst/c0/dc1/genblk1[1].way_reg[1][15]_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.666       4.927      RAMB36_X5Y11  design_1_i/SAXI_ip_0/inst/c0/dc1/genblk1[2].way_reg[2][15]_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         6.666       4.927      RAMB36_X5Y11  design_1_i/SAXI_ip_0/inst/c0/dc1/genblk1[2].way_reg[2][15]_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.666       4.927      RAMB36_X5Y10  design_1_i/SAXI_ip_0/inst/c0/dc1/genblk1[3].way_reg[3][15]_0/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X28Y20  design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/valid_sr_reg[2]_srl2___inst_c0_c0_c2_s_valid_sr_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X28Y20  design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/valid_sr_reg[2]_srl2___inst_c0_c0_c2_s_valid_sr_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X34Y0   design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/vrd1_sr_reg[6]_srl3___inst_c0_c0_c2_s_valid_sr_reg_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X34Y0   design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/vrd1_sr_reg[6]_srl3___inst_c0_c0_c2_s_valid_sr_reg_r_1/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X28Y20  design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/valid_sr_reg[2]_srl2___inst_c0_c0_c2_s_valid_sr_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X28Y20  design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/valid_sr_reg[2]_srl2___inst_c0_c0_c2_s_valid_sr_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X34Y0   design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/vrd1_sr_reg[6]_srl3___inst_c0_c0_c2_s_valid_sr_reg_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X34Y0   design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/vrd1_sr_reg[6]_srl3___inst_c0_c0_c2_s_valid_sr_reg_r_1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.664ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.246ns (14.531%)  route 1.447ns (85.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.919ns = ( 8.585 - 6.666 ) 
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.975ns (routing 0.814ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.736ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.975     2.182    <hidden>
    SLICE_X5Y46          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.280 f  <hidden>
                         net (fo=2, routed)           0.221     2.501    <hidden>
    SLICE_X5Y46          LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.649 f  <hidden>
                         net (fo=32, routed)          1.226     3.875    <hidden>
    SLICE_X2Y57          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.752     8.585    <hidden>
    SLICE_X2Y57          FDCE                                         r  <hidden>
                         clock pessimism              0.177     8.762    
                         clock uncertainty           -0.152     8.610    
    SLICE_X2Y57          FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.072     8.538    <hidden>
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -3.875    
  -------------------------------------------------------------------
                         slack                                  4.664    

Slack (MET) :             4.664ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.246ns (14.531%)  route 1.447ns (85.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.919ns = ( 8.585 - 6.666 ) 
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.975ns (routing 0.814ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.736ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.975     2.182    <hidden>
    SLICE_X5Y46          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.280 f  <hidden>
                         net (fo=2, routed)           0.221     2.501    <hidden>
    SLICE_X5Y46          LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.649 f  <hidden>
                         net (fo=32, routed)          1.226     3.875    <hidden>
    SLICE_X2Y57          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.752     8.585    <hidden>
    SLICE_X2Y57          FDCE                                         r  <hidden>
                         clock pessimism              0.177     8.762    
                         clock uncertainty           -0.152     8.610    
    SLICE_X2Y57          FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.072     8.538    <hidden>
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -3.875    
  -------------------------------------------------------------------
                         slack                                  4.664    

Slack (MET) :             4.664ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.246ns (14.531%)  route 1.447ns (85.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.919ns = ( 8.585 - 6.666 ) 
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.975ns (routing 0.814ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.736ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.975     2.182    <hidden>
    SLICE_X5Y46          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.280 f  <hidden>
                         net (fo=2, routed)           0.221     2.501    <hidden>
    SLICE_X5Y46          LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.649 f  <hidden>
                         net (fo=32, routed)          1.226     3.875    <hidden>
    SLICE_X2Y57          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.752     8.585    <hidden>
    SLICE_X2Y57          FDCE                                         r  <hidden>
                         clock pessimism              0.177     8.762    
                         clock uncertainty           -0.152     8.610    
    SLICE_X2Y57          FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.072     8.538    <hidden>
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -3.875    
  -------------------------------------------------------------------
                         slack                                  4.664    

Slack (MET) :             4.664ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.246ns (14.531%)  route 1.447ns (85.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.919ns = ( 8.585 - 6.666 ) 
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.975ns (routing 0.814ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.736ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.975     2.182    <hidden>
    SLICE_X5Y46          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.280 f  <hidden>
                         net (fo=2, routed)           0.221     2.501    <hidden>
    SLICE_X5Y46          LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.649 f  <hidden>
                         net (fo=32, routed)          1.226     3.875    <hidden>
    SLICE_X2Y57          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.752     8.585    <hidden>
    SLICE_X2Y57          FDCE                                         r  <hidden>
                         clock pessimism              0.177     8.762    
                         clock uncertainty           -0.152     8.610    
    SLICE_X2Y57          FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.072     8.538    <hidden>
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -3.875    
  -------------------------------------------------------------------
                         slack                                  4.664    

Slack (MET) :             4.689ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.246ns (14.927%)  route 1.402ns (85.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 8.565 - 6.666 ) 
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.975ns (routing 0.814ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.736ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.975     2.182    <hidden>
    SLICE_X5Y46          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.280 f  <hidden>
                         net (fo=2, routed)           0.221     2.501    <hidden>
    SLICE_X5Y46          LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.649 f  <hidden>
                         net (fo=32, routed)          1.181     3.830    <hidden>
    SLICE_X0Y44          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.732     8.565    <hidden>
    SLICE_X0Y44          FDPE                                         r  <hidden>
                         clock pessimism              0.178     8.743    
                         clock uncertainty           -0.152     8.590    
    SLICE_X0Y44          FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.072     8.518    <hidden>
  -------------------------------------------------------------------
                         required time                          8.518    
                         arrival time                          -3.830    
  -------------------------------------------------------------------
                         slack                                  4.689    

Slack (MET) :             4.719ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.633ns  (logic 0.246ns (15.068%)  route 1.387ns (84.931%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.914ns = ( 8.580 - 6.666 ) 
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.975ns (routing 0.814ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.736ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.975     2.182    <hidden>
    SLICE_X5Y46          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.280 f  <hidden>
                         net (fo=2, routed)           0.221     2.501    <hidden>
    SLICE_X5Y46          LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.649 f  <hidden>
                         net (fo=32, routed)          1.165     3.814    <hidden>
    SLICE_X1Y44          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.747     8.580    <hidden>
    SLICE_X1Y44          FDPE                                         r  <hidden>
                         clock pessimism              0.177     8.758    
                         clock uncertainty           -0.152     8.605    
    SLICE_X1Y44          FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.072     8.533    <hidden>
  -------------------------------------------------------------------
                         required time                          8.533    
                         arrival time                          -3.814    
  -------------------------------------------------------------------
                         slack                                  4.719    

Slack (MET) :             4.824ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.517ns  (logic 0.246ns (16.218%)  route 1.271ns (83.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.903ns = ( 8.569 - 6.666 ) 
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.975ns (routing 0.814ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.736ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.975     2.182    <hidden>
    SLICE_X5Y46          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.280 f  <hidden>
                         net (fo=2, routed)           0.221     2.501    <hidden>
    SLICE_X5Y46          LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.649 f  <hidden>
                         net (fo=32, routed)          1.050     3.699    <hidden>
    SLICE_X0Y51          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.736     8.569    <hidden>
    SLICE_X0Y51          FDCE                                         r  <hidden>
                         clock pessimism              0.178     8.747    
                         clock uncertainty           -0.152     8.594    
    SLICE_X0Y51          FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072     8.522    <hidden>
  -------------------------------------------------------------------
                         required time                          8.522    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                  4.824    

Slack (MET) :             4.824ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.517ns  (logic 0.246ns (16.218%)  route 1.271ns (83.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.903ns = ( 8.569 - 6.666 ) 
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.975ns (routing 0.814ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.736ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.975     2.182    <hidden>
    SLICE_X5Y46          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.280 f  <hidden>
                         net (fo=2, routed)           0.221     2.501    <hidden>
    SLICE_X5Y46          LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.649 f  <hidden>
                         net (fo=32, routed)          1.050     3.699    <hidden>
    SLICE_X0Y51          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.736     8.569    <hidden>
    SLICE_X0Y51          FDCE                                         r  <hidden>
                         clock pessimism              0.178     8.747    
                         clock uncertainty           -0.152     8.594    
    SLICE_X0Y51          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072     8.522    <hidden>
  -------------------------------------------------------------------
                         required time                          8.522    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                  4.824    

Slack (MET) :             4.824ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.517ns  (logic 0.246ns (16.218%)  route 1.271ns (83.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.903ns = ( 8.569 - 6.666 ) 
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.975ns (routing 0.814ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.736ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.975     2.182    <hidden>
    SLICE_X5Y46          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.280 f  <hidden>
                         net (fo=2, routed)           0.221     2.501    <hidden>
    SLICE_X5Y46          LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.649 f  <hidden>
                         net (fo=32, routed)          1.050     3.699    <hidden>
    SLICE_X0Y51          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.736     8.569    <hidden>
    SLICE_X0Y51          FDCE                                         r  <hidden>
                         clock pessimism              0.178     8.747    
                         clock uncertainty           -0.152     8.594    
    SLICE_X0Y51          FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072     8.522    <hidden>
  -------------------------------------------------------------------
                         required time                          8.522    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                  4.824    

Slack (MET) :             4.839ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.246ns (16.420%)  route 1.252ns (83.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.900ns = ( 8.566 - 6.666 ) 
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.975ns (routing 0.814ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.736ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.975     2.182    <hidden>
    SLICE_X5Y46          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.280 f  <hidden>
                         net (fo=2, routed)           0.221     2.501    <hidden>
    SLICE_X5Y46          LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.649 f  <hidden>
                         net (fo=32, routed)          1.031     3.680    <hidden>
    SLICE_X3Y49          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.733     8.566    <hidden>
    SLICE_X3Y49          FDCE                                         r  <hidden>
                         clock pessimism              0.178     8.744    
                         clock uncertainty           -0.152     8.591    
    SLICE_X3Y49          FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.072     8.519    <hidden>
  -------------------------------------------------------------------
                         required time                          8.519    
                         arrival time                          -3.680    
  -------------------------------------------------------------------
                         slack                                  4.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.073ns (35.177%)  route 0.135ns (64.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      0.999ns (routing 0.410ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.459ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       0.999     1.110    <hidden>
    SLICE_X5Y46          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.148 f  <hidden>
                         net (fo=3, routed)           0.034     1.181    <hidden>
    SLICE_X5Y46          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.216 f  <hidden>
                         net (fo=32, routed)          0.101     1.317    <hidden>
    SLICE_X5Y48          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.129     1.267    <hidden>
    SLICE_X5Y48          FDPE                                         r  <hidden>
                         clock pessimism             -0.139     1.128    
    SLICE_X5Y48          FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     1.108    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.073ns (35.177%)  route 0.135ns (64.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      0.999ns (routing 0.410ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.459ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       0.999     1.110    <hidden>
    SLICE_X5Y46          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.148 f  <hidden>
                         net (fo=3, routed)           0.034     1.181    <hidden>
    SLICE_X5Y46          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.216 f  <hidden>
                         net (fo=32, routed)          0.101     1.317    <hidden>
    SLICE_X5Y48          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.129     1.267    <hidden>
    SLICE_X5Y48          FDCE                                         r  <hidden>
                         clock pessimism             -0.139     1.128    
    SLICE_X5Y48          FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.108    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.073ns (35.177%)  route 0.135ns (64.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      0.999ns (routing 0.410ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.459ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       0.999     1.110    <hidden>
    SLICE_X5Y46          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.148 f  <hidden>
                         net (fo=3, routed)           0.034     1.181    <hidden>
    SLICE_X5Y46          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.216 f  <hidden>
                         net (fo=32, routed)          0.101     1.317    <hidden>
    SLICE_X5Y48          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.129     1.267    <hidden>
    SLICE_X5Y48          FDCE                                         r  <hidden>
                         clock pessimism             -0.139     1.128    
    SLICE_X5Y48          FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.108    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.073ns (35.177%)  route 0.135ns (64.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      0.999ns (routing 0.410ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.459ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       0.999     1.110    <hidden>
    SLICE_X5Y46          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.148 f  <hidden>
                         net (fo=3, routed)           0.034     1.181    <hidden>
    SLICE_X5Y46          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.216 f  <hidden>
                         net (fo=32, routed)          0.101     1.317    <hidden>
    SLICE_X5Y48          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.129     1.267    <hidden>
    SLICE_X5Y48          FDCE                                         r  <hidden>
                         clock pessimism             -0.139     1.128    
    SLICE_X5Y48          FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.108    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.073ns (34.470%)  route 0.139ns (65.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      1.004ns (routing 0.410ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.459ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.004     1.115    <hidden>
    SLICE_X1Y39          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.153 f  <hidden>
                         net (fo=3, routed)           0.034     1.186    <hidden>
    SLICE_X1Y39          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.221 f  <hidden>
                         net (fo=32, routed)          0.105     1.326    <hidden>
    SLICE_X2Y40          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.129     1.267    <hidden>
    SLICE_X2Y40          FDCE                                         r  <hidden>
                         clock pessimism             -0.139     1.128    
    SLICE_X2Y40          FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.108    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.073ns (34.470%)  route 0.139ns (65.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      1.004ns (routing 0.410ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.459ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.004     1.115    <hidden>
    SLICE_X1Y39          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.153 f  <hidden>
                         net (fo=3, routed)           0.034     1.186    <hidden>
    SLICE_X1Y39          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.221 f  <hidden>
                         net (fo=32, routed)          0.105     1.326    <hidden>
    SLICE_X2Y40          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.129     1.267    <hidden>
    SLICE_X2Y40          FDCE                                         r  <hidden>
                         clock pessimism             -0.139     1.128    
    SLICE_X2Y40          FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.108    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.073ns (34.470%)  route 0.139ns (65.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      1.004ns (routing 0.410ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.459ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.004     1.115    <hidden>
    SLICE_X1Y39          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.153 f  <hidden>
                         net (fo=3, routed)           0.034     1.186    <hidden>
    SLICE_X1Y39          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.221 f  <hidden>
                         net (fo=32, routed)          0.105     1.326    <hidden>
    SLICE_X2Y40          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.129     1.267    <hidden>
    SLICE_X2Y40          FDCE                                         r  <hidden>
                         clock pessimism             -0.139     1.128    
    SLICE_X2Y40          FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.108    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.073ns (28.417%)  route 0.184ns (71.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.004ns (routing 0.410ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.459ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.004     1.115    <hidden>
    SLICE_X1Y39          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.153 f  <hidden>
                         net (fo=3, routed)           0.034     1.186    <hidden>
    SLICE_X1Y39          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.221 f  <hidden>
                         net (fo=32, routed)          0.150     1.371    <hidden>
    SLICE_X4Y41          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.129     1.267    <hidden>
    SLICE_X4Y41          FDCE                                         r  <hidden>
                         clock pessimism             -0.109     1.158    
    SLICE_X4Y41          FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.138    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.073ns (27.363%)  route 0.194ns (72.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.004ns (routing 0.410ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.459ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.004     1.115    <hidden>
    SLICE_X1Y39          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.153 f  <hidden>
                         net (fo=3, routed)           0.034     1.186    <hidden>
    SLICE_X1Y39          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.221 f  <hidden>
                         net (fo=32, routed)          0.160     1.381    <hidden>
    SLICE_X3Y39          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.127     1.265    <hidden>
    SLICE_X3Y39          FDPE                                         r  <hidden>
                         clock pessimism             -0.109     1.156    
    SLICE_X3Y39          FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.136    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.073ns (27.363%)  route 0.194ns (72.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.004ns (routing 0.410ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.459ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.004     1.115    <hidden>
    SLICE_X1Y39          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.153 f  <hidden>
                         net (fo=3, routed)           0.034     1.186    <hidden>
    SLICE_X1Y39          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.221 f  <hidden>
                         net (fo=32, routed)          0.160     1.381    <hidden>
    SLICE_X3Y39          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.127     1.265    <hidden>
    SLICE_X3Y39          FDPE                                         r  <hidden>
                         clock pessimism             -0.109     1.156    
    SLICE_X3Y39          FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.136    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.245    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.719ns  (logic 0.114ns (6.632%)  route 1.605ns (93.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.750ns (routing 0.736ns, distribution 1.014ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.198     1.198    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y66          LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.312 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.407     1.719    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y66          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.750     1.917    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y66          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.040ns (5.420%)  route 0.698ns (94.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.134ns (routing 0.459ns, distribution 0.675ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.559     0.559    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y66          LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     0.599 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.139     0.738    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y66          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.134     1.272    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y66          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.344ns  (logic 0.097ns (7.216%)  route 1.247ns (92.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.814ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.736ns, distribution 0.999ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.989     2.196    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X2Y63          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.293 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         1.247     3.540    <hidden>
    SLICE_X5Y46          FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.735     1.902    <hidden>
    SLICE_X5Y46          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.344ns  (logic 0.097ns (7.216%)  route 1.247ns (92.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.814ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.736ns, distribution 0.999ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.989     2.196    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X2Y63          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.293 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         1.247     3.540    <hidden>
    SLICE_X5Y46          FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.735     1.902    <hidden>
    SLICE_X5Y46          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.185ns  (logic 0.097ns (8.186%)  route 1.088ns (91.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.814ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.736ns, distribution 0.994ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.989     2.196    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X2Y63          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.293 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         1.088     3.381    <hidden>
    SLICE_X4Y39          FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.730     1.897    <hidden>
    SLICE_X4Y39          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.185ns  (logic 0.097ns (8.186%)  route 1.088ns (91.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.814ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.736ns, distribution 0.994ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.989     2.196    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X2Y63          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.293 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         1.088     3.381    <hidden>
    SLICE_X4Y39          FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.730     1.897    <hidden>
    SLICE_X4Y39          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.120ns  (logic 0.097ns (8.664%)  route 1.023ns (91.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.814ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.736ns, distribution 1.021ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.989     2.196    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X2Y63          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.293 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         1.023     3.316    <hidden>
    SLICE_X1Y0           FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.757     1.924    <hidden>
    SLICE_X1Y0           FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.120ns  (logic 0.097ns (8.664%)  route 1.023ns (91.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.814ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.736ns, distribution 1.021ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.989     2.196    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X2Y63          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.293 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         1.023     3.316    <hidden>
    SLICE_X1Y0           FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.757     1.924    <hidden>
    SLICE_X1Y0           FDPE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.039ns (7.821%)  route 0.460ns (92.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.997ns (routing 0.410ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.459ns, distribution 0.669ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       0.997     1.108    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X2Y63          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.147 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         0.460     1.606    <hidden>
    SLICE_X4Y39          FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.128     1.266    <hidden>
    SLICE_X4Y39          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.039ns (7.821%)  route 0.460ns (92.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.997ns (routing 0.410ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.459ns, distribution 0.669ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       0.997     1.108    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X2Y63          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.147 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         0.460     1.606    <hidden>
    SLICE_X4Y39          FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.128     1.266    <hidden>
    SLICE_X4Y39          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.519ns  (logic 0.039ns (7.510%)  route 0.480ns (92.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.997ns (routing 0.410ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.459ns, distribution 0.688ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       0.997     1.108    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X2Y63          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.147 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         0.480     1.627    <hidden>
    SLICE_X1Y0           FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.147     1.285    <hidden>
    SLICE_X1Y0           FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.519ns  (logic 0.039ns (7.510%)  route 0.480ns (92.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.997ns (routing 0.410ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.459ns, distribution 0.688ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       0.997     1.108    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X2Y63          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.147 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         0.480     1.627    <hidden>
    SLICE_X1Y0           FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.147     1.285    <hidden>
    SLICE_X1Y0           FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.039ns (6.854%)  route 0.530ns (93.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.997ns (routing 0.410ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.459ns, distribution 0.672ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       0.997     1.108    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X2Y63          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.147 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         0.530     1.677    <hidden>
    SLICE_X5Y46          FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.131     1.269    <hidden>
    SLICE_X5Y46          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.039ns (6.854%)  route 0.530ns (93.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.997ns (routing 0.410ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.459ns, distribution 0.672ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       0.997     1.108    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X2Y63          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.147 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         0.530     1.677    <hidden>
    SLICE_X5Y46          FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.131     1.269    <hidden>
    SLICE_X5Y46          FDPE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.260ns  (logic 16.179ns (32.844%)  route 33.081ns (67.156%))
  Logic Levels:           173  (CARRY8=137 LUT1=2 LUT3=1 LUT5=32 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.920ns (routing 0.814ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.920     2.127    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/S_AXI_ACLK
    SLICE_X22Y42         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.223 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[28]/Q
                         net (fo=136, routed)         2.246     4.469    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s[28]
    SLICE_X33Y57         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     4.616 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_121/O
                         net (fo=1, routed)           0.010     4.626    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_121_n_1
    SLICE_X33Y57         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.226     4.852 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_72/O[5]
                         net (fo=69, routed)          2.087     6.939    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_72_n_11
    SLICE_X5Y59          LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     7.039 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_34/O
                         net (fo=1, routed)           0.017     7.056    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_34_n_1
    SLICE_X5Y59          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     7.206 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_6/CO[7]
                         net (fo=1, routed)           0.028     7.234    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_6_n_1
    SLICE_X5Y60          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.068     7.302 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___36_i_2/CO[0]
                         net (fo=37, routed)          0.562     7.864    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[31]
    SLICE_X6Y57          LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     8.041 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_57/O
                         net (fo=1, routed)           0.012     8.053    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_57_n_1
    SLICE_X6Y57          CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     8.250 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_36/CO[7]
                         net (fo=1, routed)           0.028     8.278    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_36_n_1
    SLICE_X6Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.301 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_18/CO[7]
                         net (fo=1, routed)           0.028     8.329    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_18_n_1
    SLICE_X6Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.352 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___34_i_6/CO[7]
                         net (fo=1, routed)           0.028     8.380    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___34_i_6_n_1
    SLICE_X6Y60          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     8.435 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_2/CO[1]
                         net (fo=37, routed)          0.581     9.016    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[30]
    SLICE_X7Y55          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     9.195 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_79/O
                         net (fo=1, routed)           0.011     9.206    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_79_n_1
    SLICE_X7Y55          CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     9.354 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_62/CO[7]
                         net (fo=1, routed)           0.028     9.382    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_62_n_1
    SLICE_X7Y56          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.405 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_36/CO[7]
                         net (fo=1, routed)           0.028     9.433    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_36_n_1
    SLICE_X7Y57          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.456 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_18/CO[7]
                         net (fo=1, routed)           0.028     9.484    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_18_n_1
    SLICE_X7Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.507 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_6/CO[7]
                         net (fo=1, routed)           0.028     9.535    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_6_n_1
    SLICE_X7Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     9.590 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___34_i_2/CO[1]
                         net (fo=37, routed)          0.368     9.958    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[29]
    SLICE_X8Y55          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174    10.132 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_75/O
                         net (fo=1, routed)           0.010    10.142    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_75_n_1
    SLICE_X8Y55          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    10.337 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_54/CO[7]
                         net (fo=1, routed)           0.028    10.365    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_54_n_1
    SLICE_X8Y56          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.388 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_44/CO[7]
                         net (fo=1, routed)           0.028    10.416    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_44_n_1
    SLICE_X8Y57          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.439 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_18/CO[7]
                         net (fo=1, routed)           0.028    10.467    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_18_n_1
    SLICE_X8Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.490 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_6/CO[7]
                         net (fo=1, routed)           0.028    10.518    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_6_n_1
    SLICE_X8Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    10.573 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_2/CO[1]
                         net (fo=37, routed)          0.589    11.162    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[28]
    SLICE_X9Y57          LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    11.336 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_76/O
                         net (fo=1, routed)           0.023    11.359    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_76_n_1
    SLICE_X9Y57          CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    11.562 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_54/CO[7]
                         net (fo=1, routed)           0.028    11.590    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_54_n_1
    SLICE_X9Y58          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.613 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_36/CO[7]
                         net (fo=1, routed)           0.028    11.641    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_36_n_1
    SLICE_X9Y59          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.664 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_26/CO[7]
                         net (fo=1, routed)           0.028    11.692    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_26_n_1
    SLICE_X9Y60          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.715 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_6/CO[7]
                         net (fo=1, routed)           0.028    11.743    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_6_n_1
    SLICE_X9Y61          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    11.798 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_2/CO[1]
                         net (fo=37, routed)          1.411    13.209    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[27]
    SLICE_X13Y57         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178    13.387 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_196/O
                         net (fo=1, routed)           0.009    13.396    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_196_n_1
    SLICE_X13Y57         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148    13.544 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_148/CO[7]
                         net (fo=1, routed)           0.028    13.572    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_148_n_1
    SLICE_X13Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    13.595 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_36/CO[7]
                         net (fo=1, routed)           0.028    13.623    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_36_n_1
    SLICE_X13Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    13.646 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_18/CO[7]
                         net (fo=1, routed)           0.028    13.674    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_18_n_1
    SLICE_X13Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    13.697 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_14/CO[7]
                         net (fo=1, routed)           0.028    13.725    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_14_n_1
    SLICE_X13Y61         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    13.780 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_2/CO[1]
                         net (fo=37, routed)          0.768    14.548    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[26]
    SLICE_X10Y56         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179    14.727 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_187/O
                         net (fo=1, routed)           0.011    14.738    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_187_n_1
    SLICE_X10Y56         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148    14.886 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_139/CO[7]
                         net (fo=1, routed)           0.028    14.914    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_139_n_1
    SLICE_X10Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.937 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_94/CO[7]
                         net (fo=1, routed)           0.028    14.965    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_94_n_1
    SLICE_X10Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.988 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_18/CO[7]
                         net (fo=1, routed)           0.028    15.016    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_18_n_1
    SLICE_X10Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    15.039 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_6/CO[7]
                         net (fo=1, routed)           0.028    15.067    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_6_n_1
    SLICE_X10Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    15.122 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_3/CO[1]
                         net (fo=37, routed)          0.887    16.009    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[25]
    SLICE_X11Y53         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    16.186 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_185/O
                         net (fo=1, routed)           0.010    16.196    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_185_n_1
    SLICE_X11Y53         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    16.429 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_130/CO[7]
                         net (fo=1, routed)           0.028    16.457    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_130_n_1
    SLICE_X11Y54         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    16.480 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_85/CO[7]
                         net (fo=1, routed)           0.028    16.508    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_85_n_1
    SLICE_X11Y55         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    16.531 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_40/CO[7]
                         net (fo=1, routed)           0.028    16.559    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_40_n_1
    SLICE_X11Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    16.582 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_6/CO[7]
                         net (fo=1, routed)           0.028    16.610    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_6_n_1
    SLICE_X11Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    16.665 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_2/CO[1]
                         net (fo=37, routed)          0.613    17.278    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[24]
    SLICE_X11Y50         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149    17.427 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_92/O
                         net (fo=1, routed)           0.010    17.437    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_92_n_1
    SLICE_X11Y50         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    17.670 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_31/CO[7]
                         net (fo=1, routed)           0.028    17.698    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_31_n_1
    SLICE_X11Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.721 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_8/CO[7]
                         net (fo=1, routed)           0.028    17.749    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_8_n_1
    SLICE_X11Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    17.804 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_2/CO[1]
                         net (fo=37, routed)          0.321    18.125    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[23]
    SLICE_X9Y49          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    18.303 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_77/O
                         net (fo=1, routed)           0.018    18.321    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_77_n_1
    SLICE_X9Y49          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    18.559 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_54/CO[7]
                         net (fo=1, routed)           0.028    18.587    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_54_n_1
    SLICE_X9Y50          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.610 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_60/CO[7]
                         net (fo=1, routed)           0.028    18.638    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_60_n_1
    SLICE_X9Y51          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.661 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_30/CO[7]
                         net (fo=1, routed)           0.028    18.689    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_30_n_1
    SLICE_X9Y52          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.712 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_7/CO[7]
                         net (fo=1, routed)           0.028    18.740    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_7_n_1
    SLICE_X9Y53          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    18.795 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_2/CO[1]
                         net (fo=37, routed)          0.463    19.258    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[22]
    SLICE_X5Y49          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    19.436 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_89/O
                         net (fo=1, routed)           0.018    19.454    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_89_n_1
    SLICE_X5Y49          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    19.692 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_66/CO[7]
                         net (fo=1, routed)           0.028    19.720    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_66_n_1
    SLICE_X5Y50          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    19.743 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_36/CO[7]
                         net (fo=1, routed)           0.028    19.771    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_36_n_1
    SLICE_X5Y51          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    19.794 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_26/CO[7]
                         net (fo=1, routed)           0.028    19.822    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_26_n_1
    SLICE_X5Y52          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    19.845 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_23/CO[7]
                         net (fo=1, routed)           0.028    19.873    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_23_n_1
    SLICE_X5Y53          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    19.928 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_27/CO[1]
                         net (fo=37, routed)          1.234    21.162    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[21]
    SLICE_X6Y48          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116    21.278 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_75/O
                         net (fo=1, routed)           0.010    21.288    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_75_n_1
    SLICE_X6Y48          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    21.483 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_54/CO[7]
                         net (fo=1, routed)           0.028    21.511    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_54_n_1
    SLICE_X6Y49          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    21.534 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_48/CO[7]
                         net (fo=1, routed)           0.028    21.562    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_48_n_1
    SLICE_X6Y50          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    21.585 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_18/CO[7]
                         net (fo=1, routed)           0.028    21.613    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_18_n_1
    SLICE_X6Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    21.636 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_8/CO[7]
                         net (fo=1, routed)           0.028    21.664    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_8_n_1
    SLICE_X6Y52          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    21.719 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_7/CO[1]
                         net (fo=37, routed)          0.589    22.308    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[20]
    SLICE_X10Y51         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    22.485 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_25/O
                         net (fo=1, routed)           0.010    22.495    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_25_n_1
    SLICE_X10Y51         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    22.728 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_6/CO[7]
                         net (fo=1, routed)           0.028    22.756    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_6_n_1
    SLICE_X10Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    22.811 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_2/CO[1]
                         net (fo=37, routed)          0.864    23.675    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[19]
    SLICE_X7Y47          LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    23.852 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_77/O
                         net (fo=1, routed)           0.010    23.862    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_77_n_1
    SLICE_X7Y47          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    24.095 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_54/CO[7]
                         net (fo=1, routed)           0.028    24.123    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_54_n_1
    SLICE_X7Y48          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.146 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_36/CO[7]
                         net (fo=1, routed)           0.028    24.174    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_36_n_1
    SLICE_X7Y49          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.197 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_18/CO[7]
                         net (fo=1, routed)           0.028    24.225    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_18_n_1
    SLICE_X7Y50          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.248 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_15/CO[7]
                         net (fo=1, routed)           0.028    24.276    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_15_n_1
    SLICE_X7Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    24.331 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_2/CO[1]
                         net (fo=37, routed)          1.457    25.788    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[18]
    SLICE_X6Y43          LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    25.965 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_77/O
                         net (fo=1, routed)           0.010    25.975    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_77_n_1
    SLICE_X6Y43          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    26.208 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_54/CO[7]
                         net (fo=1, routed)           0.028    26.236    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_54_n_1
    SLICE_X6Y44          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    26.259 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_36/CO[7]
                         net (fo=1, routed)           0.028    26.287    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_36_n_1
    SLICE_X6Y45          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    26.310 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_18/CO[7]
                         net (fo=1, routed)           0.028    26.338    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_18_n_1
    SLICE_X6Y46          CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086    26.424 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_6/O[2]
                         net (fo=2, routed)           0.639    27.063    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_6_n_14
    SLICE_X8Y50          LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174    27.237 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_23/O
                         net (fo=1, routed)           0.010    27.247    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_23_n_1
    SLICE_X8Y50          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    27.442 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_6/CO[7]
                         net (fo=1, routed)           0.028    27.470    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_6_n_1
    SLICE_X8Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    27.525 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_2/CO[1]
                         net (fo=37, routed)          1.040    28.565    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[16]
    SLICE_X9Y42          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150    28.715 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_61/O
                         net (fo=1, routed)           0.018    28.733    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_61_n_1
    SLICE_X9Y42          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    28.971 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_36/CO[7]
                         net (fo=1, routed)           0.028    28.999    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_36_n_1
    SLICE_X9Y43          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.022 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_18/CO[7]
                         net (fo=1, routed)           0.028    29.050    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_18_n_1
    SLICE_X9Y44          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.073 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_6/CO[7]
                         net (fo=1, routed)           0.028    29.101    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_6_n_1
    SLICE_X9Y45          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    29.156 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_2/CO[1]
                         net (fo=37, routed)          0.555    29.711    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[15]
    SLICE_X10Y40         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116    29.827 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_246/O
                         net (fo=1, routed)           0.010    29.837    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_246_n_1
    SLICE_X10Y40         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    30.032 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_180/CO[7]
                         net (fo=1, routed)           0.028    30.060    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_180_n_1
    SLICE_X10Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097    30.157 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_36/O[1]
                         net (fo=2, routed)           0.695    30.852    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_36_n_15
    SLICE_X7Y40          LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148    31.000 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_186/O
                         net (fo=1, routed)           0.011    31.011    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_186_n_1
    SLICE_X7Y40          CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    31.207 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_108/CO[7]
                         net (fo=1, routed)           0.028    31.235    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_108_n_1
    SLICE_X7Y41          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    31.258 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_18/CO[7]
                         net (fo=1, routed)           0.028    31.286    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_18_n_1
    SLICE_X7Y42          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    31.309 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_6/CO[7]
                         net (fo=1, routed)           0.028    31.337    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_6_n_1
    SLICE_X7Y43          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    31.392 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_2/CO[1]
                         net (fo=37, routed)          1.126    32.518    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[13]
    SLICE_X11Y40         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149    32.667 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_232/O
                         net (fo=1, routed)           0.010    32.677    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_232_n_1
    SLICE_X11Y40         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    32.910 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_162/CO[7]
                         net (fo=1, routed)           0.028    32.938    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_162_n_1
    SLICE_X11Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    32.961 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_99/CO[7]
                         net (fo=1, routed)           0.028    32.989    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_99_n_1
    SLICE_X11Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.012 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_50/CO[7]
                         net (fo=1, routed)           0.028    33.040    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_50_n_1
    SLICE_X11Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.063 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_6/CO[7]
                         net (fo=1, routed)           0.028    33.091    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_6_n_1
    SLICE_X11Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    33.146 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_2/CO[1]
                         net (fo=37, routed)          0.483    33.630    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[12]
    SLICE_X12Y40         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174    33.804 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_223/O
                         net (fo=1, routed)           0.011    33.815    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_223_n_1
    SLICE_X12Y40         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    34.011 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_153/CO[7]
                         net (fo=1, routed)           0.028    34.039    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_153_n_1
    SLICE_X12Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    34.062 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_90/CO[7]
                         net (fo=1, routed)           0.028    34.090    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_90_n_1
    SLICE_X12Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    34.113 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_41/CO[7]
                         net (fo=1, routed)           0.028    34.141    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_41_n_1
    SLICE_X12Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    34.164 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_17/CO[7]
                         net (fo=1, routed)           0.028    34.192    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_17_n_1
    SLICE_X12Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    34.247 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_2/CO[1]
                         net (fo=37, routed)          0.476    34.723    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[11]
    SLICE_X13Y40         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176    34.899 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_116/O
                         net (fo=1, routed)           0.008    34.907    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_116_n_1
    SLICE_X13Y40         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    35.102 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_96/CO[7]
                         net (fo=1, routed)           0.028    35.130    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_96_n_1
    SLICE_X13Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.153 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_89/CO[7]
                         net (fo=1, routed)           0.028    35.181    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_89_n_1
    SLICE_X13Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.204 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_40/CO[7]
                         net (fo=1, routed)           0.028    35.232    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_40_n_1
    SLICE_X13Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.255 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_16/CO[7]
                         net (fo=1, routed)           0.028    35.283    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_16_n_1
    SLICE_X13Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    35.338 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_3/CO[1]
                         net (fo=37, routed)          0.619    35.956    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[10]
    SLICE_X13Y32         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100    36.056 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_148/O
                         net (fo=1, routed)           0.010    36.066    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_148_n_1
    SLICE_X13Y32         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    36.299 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_110/CO[7]
                         net (fo=1, routed)           0.028    36.327    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_110_n_1
    SLICE_X13Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    36.350 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_62/CO[7]
                         net (fo=1, routed)           0.028    36.378    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_62_n_1
    SLICE_X13Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    36.401 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_53/CO[7]
                         net (fo=1, routed)           0.028    36.429    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_53_n_1
    SLICE_X13Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    36.452 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_96/CO[7]
                         net (fo=1, routed)           0.028    36.480    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_96_n_1
    SLICE_X13Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    36.535 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_39/CO[1]
                         net (fo=37, routed)          1.151    37.686    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[9]
    SLICE_X9Y32          LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174    37.860 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_138/O
                         net (fo=1, routed)           0.026    37.886    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_138_n_1
    SLICE_X9Y32          CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206    38.092 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_101/CO[7]
                         net (fo=1, routed)           0.028    38.120    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_101_n_1
    SLICE_X9Y33          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    38.143 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_74/CO[7]
                         net (fo=1, routed)           0.028    38.171    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_74_n_1
    SLICE_X9Y34          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    38.194 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_26/CO[7]
                         net (fo=1, routed)           0.028    38.222    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_26_n_1
    SLICE_X9Y35          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    38.245 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_23/CO[7]
                         net (fo=1, routed)           0.028    38.273    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_23_n_1
    SLICE_X9Y36          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    38.328 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_44/CO[1]
                         net (fo=37, routed)          0.571    38.899    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[8]
    SLICE_X4Y35          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    39.077 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_81/O
                         net (fo=1, routed)           0.018    39.095    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_81_n_1
    SLICE_X4Y35          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    39.333 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_38/CO[7]
                         net (fo=1, routed)           0.028    39.361    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_38_n_1
    SLICE_X4Y36          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    39.384 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_8/CO[7]
                         net (fo=1, routed)           0.028    39.412    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_8_n_1
    SLICE_X4Y37          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    39.467 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_7/CO[1]
                         net (fo=37, routed)          1.277    40.743    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[7]
    SLICE_X8Y33          LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148    40.891 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_314/O
                         net (fo=1, routed)           0.008    40.899    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_314_n_1
    SLICE_X8Y33          CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    41.094 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_215/CO[7]
                         net (fo=1, routed)           0.028    41.122    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_215_n_1
    SLICE_X8Y34          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    41.145 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_124/CO[7]
                         net (fo=1, routed)           0.028    41.173    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_124_n_1
    SLICE_X8Y35          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    41.196 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_29/CO[7]
                         net (fo=1, routed)           0.028    41.224    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_29_n_1
    SLICE_X8Y36          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    41.247 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_8/CO[7]
                         net (fo=1, routed)           0.028    41.275    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_8_n_1
    SLICE_X8Y37          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    41.330 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_2/CO[1]
                         net (fo=37, routed)          0.509    41.839    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[6]
    SLICE_X7Y32          LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178    42.017 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_223/O
                         net (fo=1, routed)           0.011    42.028    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_223_n_1
    SLICE_X7Y32          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238    42.266 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_115/CO[7]
                         net (fo=1, routed)           0.028    42.294    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_115_n_1
    SLICE_X7Y33          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    42.317 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_59/CO[7]
                         net (fo=1, routed)           0.028    42.345    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_59_n_1
    SLICE_X7Y34          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    42.368 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_7/CO[7]
                         net (fo=1, routed)           0.028    42.396    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_7_n_1
    SLICE_X7Y35          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    42.451 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_2/CO[1]
                         net (fo=37, routed)          0.474    42.925    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[5]
    SLICE_X5Y31          LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113    43.038 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_300/O
                         net (fo=1, routed)           0.023    43.061    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_300_n_1
    SLICE_X5Y31          CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    43.264 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_197/CO[7]
                         net (fo=1, routed)           0.028    43.292    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_197_n_1
    SLICE_X5Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    43.315 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_106/CO[7]
                         net (fo=1, routed)           0.028    43.343    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_106_n_1
    SLICE_X5Y33          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    43.366 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_48/CO[7]
                         net (fo=1, routed)           0.028    43.394    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_48_n_1
    SLICE_X5Y34          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    43.417 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_20/CO[7]
                         net (fo=1, routed)           0.028    43.445    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_20_n_1
    SLICE_X5Y35          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    43.500 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_19/CO[1]
                         net (fo=37, routed)          1.519    45.019    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[4]
    SLICE_X6Y31          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    45.118 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_291/O
                         net (fo=1, routed)           0.010    45.128    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_291_n_1
    SLICE_X6Y31          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    45.323 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_196/CO[7]
                         net (fo=1, routed)           0.028    45.351    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_196_n_1
    SLICE_X6Y32          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    45.374 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_105/CO[7]
                         net (fo=1, routed)           0.028    45.402    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_105_n_1
    SLICE_X6Y33          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    45.425 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_47/CO[7]
                         net (fo=1, routed)           0.028    45.453    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_47_n_1
    SLICE_X6Y34          CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097    45.550 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_18/O[1]
                         net (fo=2, routed)           0.771    46.321    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_18_n_15
    SLICE_X11Y35         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.113    46.434 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_184/O
                         net (fo=1, routed)           0.011    46.445    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_184_n_1
    SLICE_X11Y35         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    46.641 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_99/CO[7]
                         net (fo=1, routed)           0.028    46.669    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_99_n_1
    SLICE_X11Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    46.724 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_45/CO[1]
                         net (fo=37, routed)          0.384    47.107    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[2]
    SLICE_X10Y32         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148    47.255 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_358/O
                         net (fo=1, routed)           0.011    47.266    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_358_n_1
    SLICE_X10Y32         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    47.462 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_335/CO[7]
                         net (fo=1, routed)           0.028    47.490    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_335_n_1
    SLICE_X10Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.513 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_277/CO[7]
                         net (fo=1, routed)           0.028    47.541    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_277_n_1
    SLICE_X10Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.564 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_187/CO[7]
                         net (fo=1, routed)           0.028    47.592    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_187_n_1
    SLICE_X10Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.615 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_102/CO[7]
                         net (fo=1, routed)           0.028    47.643    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_102_n_1
    SLICE_X10Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    47.698 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_46/CO[1]
                         net (fo=37, routed)          0.456    48.154    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[1]
    SLICE_X12Y35         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    48.303 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_45/O
                         net (fo=1, routed)           0.011    48.314    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_45_n_1
    SLICE_X12Y35         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238    48.552 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_19/CO[7]
                         net (fo=1, routed)           0.028    48.580    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_19_n_1
    SLICE_X12Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    48.603 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_8/CO[7]
                         net (fo=1, routed)           0.028    48.631    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_8_n_1
    SLICE_X12Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068    48.699 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_5/CO[0]
                         net (fo=2, routed)           0.747    49.446    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[0]
    SLICE_X27Y45         LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.166    49.612 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_9/O
                         net (fo=1, routed)           0.384    49.996    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_9_n_1
    SLICE_X29Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194    50.190 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_2/CO[7]
                         net (fo=1, routed)           0.028    50.218    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_2_n_1
    SLICE_X29Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    50.241 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_2/CO[7]
                         net (fo=1, routed)           0.028    50.269    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_2_n_1
    SLICE_X29Y47         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145    50.414 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_2/O[5]
                         net (fo=1, routed)           0.384    50.798    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result1[22]
    SLICE_X21Y47         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040    50.838 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27/O
                         net (fo=1, routed)           0.415    51.253    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_n_1
    SLICE_X31Y50         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066    51.319 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[22]_i_1/O
                         net (fo=1, routed)           0.068    51.387    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[22]_i_1_n_1
    SLICE_X31Y50         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.216ns  (logic 16.374ns (33.269%)  route 32.842ns (66.730%))
  Logic Levels:           172  (CARRY8=135 LUT1=2 LUT3=1 LUT4=1 LUT5=32 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.920ns (routing 0.814ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.920     2.127    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/S_AXI_ACLK
    SLICE_X22Y42         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.223 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[28]/Q
                         net (fo=136, routed)         2.246     4.469    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s[28]
    SLICE_X33Y57         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     4.616 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_121/O
                         net (fo=1, routed)           0.010     4.626    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_121_n_1
    SLICE_X33Y57         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.226     4.852 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_72/O[5]
                         net (fo=69, routed)          2.087     6.939    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_72_n_11
    SLICE_X5Y59          LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     7.039 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_34/O
                         net (fo=1, routed)           0.017     7.056    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_34_n_1
    SLICE_X5Y59          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     7.206 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_6/CO[7]
                         net (fo=1, routed)           0.028     7.234    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_6_n_1
    SLICE_X5Y60          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.068     7.302 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___36_i_2/CO[0]
                         net (fo=37, routed)          0.562     7.864    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[31]
    SLICE_X6Y57          LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     8.041 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_57/O
                         net (fo=1, routed)           0.012     8.053    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_57_n_1
    SLICE_X6Y57          CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     8.250 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_36/CO[7]
                         net (fo=1, routed)           0.028     8.278    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_36_n_1
    SLICE_X6Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.301 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_18/CO[7]
                         net (fo=1, routed)           0.028     8.329    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_18_n_1
    SLICE_X6Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.352 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___34_i_6/CO[7]
                         net (fo=1, routed)           0.028     8.380    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___34_i_6_n_1
    SLICE_X6Y60          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     8.435 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_2/CO[1]
                         net (fo=37, routed)          0.581     9.016    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[30]
    SLICE_X7Y55          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     9.195 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_79/O
                         net (fo=1, routed)           0.011     9.206    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_79_n_1
    SLICE_X7Y55          CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     9.354 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_62/CO[7]
                         net (fo=1, routed)           0.028     9.382    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_62_n_1
    SLICE_X7Y56          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.405 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_36/CO[7]
                         net (fo=1, routed)           0.028     9.433    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_36_n_1
    SLICE_X7Y57          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.456 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_18/CO[7]
                         net (fo=1, routed)           0.028     9.484    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_18_n_1
    SLICE_X7Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.507 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_6/CO[7]
                         net (fo=1, routed)           0.028     9.535    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_6_n_1
    SLICE_X7Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     9.590 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___34_i_2/CO[1]
                         net (fo=37, routed)          0.368     9.958    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[29]
    SLICE_X8Y55          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174    10.132 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_75/O
                         net (fo=1, routed)           0.010    10.142    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_75_n_1
    SLICE_X8Y55          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    10.337 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_54/CO[7]
                         net (fo=1, routed)           0.028    10.365    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_54_n_1
    SLICE_X8Y56          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.388 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_44/CO[7]
                         net (fo=1, routed)           0.028    10.416    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_44_n_1
    SLICE_X8Y57          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.439 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_18/CO[7]
                         net (fo=1, routed)           0.028    10.467    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_18_n_1
    SLICE_X8Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.490 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_6/CO[7]
                         net (fo=1, routed)           0.028    10.518    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_6_n_1
    SLICE_X8Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    10.573 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_2/CO[1]
                         net (fo=37, routed)          0.589    11.162    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[28]
    SLICE_X9Y57          LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    11.336 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_76/O
                         net (fo=1, routed)           0.023    11.359    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_76_n_1
    SLICE_X9Y57          CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    11.562 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_54/CO[7]
                         net (fo=1, routed)           0.028    11.590    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_54_n_1
    SLICE_X9Y58          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.613 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_36/CO[7]
                         net (fo=1, routed)           0.028    11.641    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_36_n_1
    SLICE_X9Y59          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.664 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_26/CO[7]
                         net (fo=1, routed)           0.028    11.692    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_26_n_1
    SLICE_X9Y60          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.715 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_6/CO[7]
                         net (fo=1, routed)           0.028    11.743    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_6_n_1
    SLICE_X9Y61          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    11.798 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_2/CO[1]
                         net (fo=37, routed)          1.411    13.209    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[27]
    SLICE_X13Y57         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178    13.387 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_196/O
                         net (fo=1, routed)           0.009    13.396    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_196_n_1
    SLICE_X13Y57         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148    13.544 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_148/CO[7]
                         net (fo=1, routed)           0.028    13.572    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_148_n_1
    SLICE_X13Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    13.595 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_36/CO[7]
                         net (fo=1, routed)           0.028    13.623    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_36_n_1
    SLICE_X13Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    13.646 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_18/CO[7]
                         net (fo=1, routed)           0.028    13.674    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_18_n_1
    SLICE_X13Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    13.697 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_14/CO[7]
                         net (fo=1, routed)           0.028    13.725    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_14_n_1
    SLICE_X13Y61         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    13.780 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_2/CO[1]
                         net (fo=37, routed)          0.768    14.548    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[26]
    SLICE_X10Y56         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179    14.727 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_187/O
                         net (fo=1, routed)           0.011    14.738    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_187_n_1
    SLICE_X10Y56         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148    14.886 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_139/CO[7]
                         net (fo=1, routed)           0.028    14.914    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_139_n_1
    SLICE_X10Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.937 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_94/CO[7]
                         net (fo=1, routed)           0.028    14.965    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_94_n_1
    SLICE_X10Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.988 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_18/CO[7]
                         net (fo=1, routed)           0.028    15.016    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_18_n_1
    SLICE_X10Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    15.039 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_6/CO[7]
                         net (fo=1, routed)           0.028    15.067    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_6_n_1
    SLICE_X10Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    15.122 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_3/CO[1]
                         net (fo=37, routed)          0.887    16.009    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[25]
    SLICE_X11Y53         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    16.186 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_185/O
                         net (fo=1, routed)           0.010    16.196    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_185_n_1
    SLICE_X11Y53         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    16.429 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_130/CO[7]
                         net (fo=1, routed)           0.028    16.457    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_130_n_1
    SLICE_X11Y54         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    16.480 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_85/CO[7]
                         net (fo=1, routed)           0.028    16.508    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_85_n_1
    SLICE_X11Y55         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    16.531 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_40/CO[7]
                         net (fo=1, routed)           0.028    16.559    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_40_n_1
    SLICE_X11Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    16.582 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_6/CO[7]
                         net (fo=1, routed)           0.028    16.610    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_6_n_1
    SLICE_X11Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    16.665 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_2/CO[1]
                         net (fo=37, routed)          0.613    17.278    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[24]
    SLICE_X11Y50         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149    17.427 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_92/O
                         net (fo=1, routed)           0.010    17.437    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_92_n_1
    SLICE_X11Y50         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    17.670 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_31/CO[7]
                         net (fo=1, routed)           0.028    17.698    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_31_n_1
    SLICE_X11Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.721 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_8/CO[7]
                         net (fo=1, routed)           0.028    17.749    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_8_n_1
    SLICE_X11Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    17.804 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_2/CO[1]
                         net (fo=37, routed)          0.321    18.125    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[23]
    SLICE_X9Y49          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    18.303 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_77/O
                         net (fo=1, routed)           0.018    18.321    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_77_n_1
    SLICE_X9Y49          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    18.559 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_54/CO[7]
                         net (fo=1, routed)           0.028    18.587    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_54_n_1
    SLICE_X9Y50          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.610 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_60/CO[7]
                         net (fo=1, routed)           0.028    18.638    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_60_n_1
    SLICE_X9Y51          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.661 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_30/CO[7]
                         net (fo=1, routed)           0.028    18.689    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_30_n_1
    SLICE_X9Y52          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.712 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_7/CO[7]
                         net (fo=1, routed)           0.028    18.740    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_7_n_1
    SLICE_X9Y53          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    18.795 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_2/CO[1]
                         net (fo=37, routed)          0.463    19.258    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[22]
    SLICE_X5Y49          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    19.436 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_89/O
                         net (fo=1, routed)           0.018    19.454    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_89_n_1
    SLICE_X5Y49          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    19.692 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_66/CO[7]
                         net (fo=1, routed)           0.028    19.720    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_66_n_1
    SLICE_X5Y50          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    19.743 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_36/CO[7]
                         net (fo=1, routed)           0.028    19.771    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_36_n_1
    SLICE_X5Y51          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    19.794 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_26/CO[7]
                         net (fo=1, routed)           0.028    19.822    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_26_n_1
    SLICE_X5Y52          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    19.845 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_23/CO[7]
                         net (fo=1, routed)           0.028    19.873    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_23_n_1
    SLICE_X5Y53          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    19.928 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_27/CO[1]
                         net (fo=37, routed)          1.234    21.162    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[21]
    SLICE_X6Y48          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116    21.278 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_75/O
                         net (fo=1, routed)           0.010    21.288    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_75_n_1
    SLICE_X6Y48          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    21.483 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_54/CO[7]
                         net (fo=1, routed)           0.028    21.511    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_54_n_1
    SLICE_X6Y49          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    21.534 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_48/CO[7]
                         net (fo=1, routed)           0.028    21.562    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_48_n_1
    SLICE_X6Y50          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    21.585 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_18/CO[7]
                         net (fo=1, routed)           0.028    21.613    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_18_n_1
    SLICE_X6Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    21.636 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_8/CO[7]
                         net (fo=1, routed)           0.028    21.664    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_8_n_1
    SLICE_X6Y52          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    21.719 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_7/CO[1]
                         net (fo=37, routed)          0.589    22.308    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[20]
    SLICE_X10Y51         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    22.485 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_25/O
                         net (fo=1, routed)           0.010    22.495    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_25_n_1
    SLICE_X10Y51         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    22.728 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_6/CO[7]
                         net (fo=1, routed)           0.028    22.756    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_6_n_1
    SLICE_X10Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    22.811 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_2/CO[1]
                         net (fo=37, routed)          0.864    23.675    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[19]
    SLICE_X7Y47          LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    23.852 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_77/O
                         net (fo=1, routed)           0.010    23.862    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_77_n_1
    SLICE_X7Y47          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    24.095 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_54/CO[7]
                         net (fo=1, routed)           0.028    24.123    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_54_n_1
    SLICE_X7Y48          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.146 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_36/CO[7]
                         net (fo=1, routed)           0.028    24.174    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_36_n_1
    SLICE_X7Y49          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.197 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_18/CO[7]
                         net (fo=1, routed)           0.028    24.225    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_18_n_1
    SLICE_X7Y50          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.248 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_15/CO[7]
                         net (fo=1, routed)           0.028    24.276    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_15_n_1
    SLICE_X7Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    24.331 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_2/CO[1]
                         net (fo=37, routed)          1.457    25.788    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[18]
    SLICE_X6Y43          LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    25.965 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_77/O
                         net (fo=1, routed)           0.010    25.975    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_77_n_1
    SLICE_X6Y43          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    26.208 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_54/CO[7]
                         net (fo=1, routed)           0.028    26.236    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_54_n_1
    SLICE_X6Y44          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    26.259 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_36/CO[7]
                         net (fo=1, routed)           0.028    26.287    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_36_n_1
    SLICE_X6Y45          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    26.310 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_18/CO[7]
                         net (fo=1, routed)           0.028    26.338    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_18_n_1
    SLICE_X6Y46          CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086    26.424 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_6/O[2]
                         net (fo=2, routed)           0.639    27.063    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_6_n_14
    SLICE_X8Y50          LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174    27.237 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_23/O
                         net (fo=1, routed)           0.010    27.247    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_23_n_1
    SLICE_X8Y50          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    27.442 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_6/CO[7]
                         net (fo=1, routed)           0.028    27.470    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_6_n_1
    SLICE_X8Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    27.525 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_2/CO[1]
                         net (fo=37, routed)          1.040    28.565    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[16]
    SLICE_X9Y42          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150    28.715 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_61/O
                         net (fo=1, routed)           0.018    28.733    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_61_n_1
    SLICE_X9Y42          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    28.971 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_36/CO[7]
                         net (fo=1, routed)           0.028    28.999    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_36_n_1
    SLICE_X9Y43          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.022 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_18/CO[7]
                         net (fo=1, routed)           0.028    29.050    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_18_n_1
    SLICE_X9Y44          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.073 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_6/CO[7]
                         net (fo=1, routed)           0.028    29.101    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_6_n_1
    SLICE_X9Y45          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    29.156 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_2/CO[1]
                         net (fo=37, routed)          0.555    29.711    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[15]
    SLICE_X10Y40         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116    29.827 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_246/O
                         net (fo=1, routed)           0.010    29.837    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_246_n_1
    SLICE_X10Y40         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    30.032 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_180/CO[7]
                         net (fo=1, routed)           0.028    30.060    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_180_n_1
    SLICE_X10Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097    30.157 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_36/O[1]
                         net (fo=2, routed)           0.695    30.852    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_36_n_15
    SLICE_X7Y40          LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148    31.000 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_186/O
                         net (fo=1, routed)           0.011    31.011    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_186_n_1
    SLICE_X7Y40          CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    31.207 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_108/CO[7]
                         net (fo=1, routed)           0.028    31.235    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_108_n_1
    SLICE_X7Y41          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    31.258 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_18/CO[7]
                         net (fo=1, routed)           0.028    31.286    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_18_n_1
    SLICE_X7Y42          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    31.309 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_6/CO[7]
                         net (fo=1, routed)           0.028    31.337    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_6_n_1
    SLICE_X7Y43          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    31.392 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_2/CO[1]
                         net (fo=37, routed)          1.126    32.518    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[13]
    SLICE_X11Y40         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149    32.667 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_232/O
                         net (fo=1, routed)           0.010    32.677    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_232_n_1
    SLICE_X11Y40         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    32.910 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_162/CO[7]
                         net (fo=1, routed)           0.028    32.938    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_162_n_1
    SLICE_X11Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    32.961 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_99/CO[7]
                         net (fo=1, routed)           0.028    32.989    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_99_n_1
    SLICE_X11Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.012 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_50/CO[7]
                         net (fo=1, routed)           0.028    33.040    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_50_n_1
    SLICE_X11Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.063 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_6/CO[7]
                         net (fo=1, routed)           0.028    33.091    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_6_n_1
    SLICE_X11Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    33.146 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_2/CO[1]
                         net (fo=37, routed)          0.483    33.630    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[12]
    SLICE_X12Y40         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174    33.804 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_223/O
                         net (fo=1, routed)           0.011    33.815    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_223_n_1
    SLICE_X12Y40         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    34.011 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_153/CO[7]
                         net (fo=1, routed)           0.028    34.039    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_153_n_1
    SLICE_X12Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    34.062 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_90/CO[7]
                         net (fo=1, routed)           0.028    34.090    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_90_n_1
    SLICE_X12Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    34.113 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_41/CO[7]
                         net (fo=1, routed)           0.028    34.141    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_41_n_1
    SLICE_X12Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    34.164 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_17/CO[7]
                         net (fo=1, routed)           0.028    34.192    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_17_n_1
    SLICE_X12Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    34.247 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_2/CO[1]
                         net (fo=37, routed)          0.476    34.723    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[11]
    SLICE_X13Y40         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176    34.899 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_116/O
                         net (fo=1, routed)           0.008    34.907    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_116_n_1
    SLICE_X13Y40         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    35.102 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_96/CO[7]
                         net (fo=1, routed)           0.028    35.130    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_96_n_1
    SLICE_X13Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.153 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_89/CO[7]
                         net (fo=1, routed)           0.028    35.181    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_89_n_1
    SLICE_X13Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.204 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_40/CO[7]
                         net (fo=1, routed)           0.028    35.232    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_40_n_1
    SLICE_X13Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.255 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_16/CO[7]
                         net (fo=1, routed)           0.028    35.283    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_16_n_1
    SLICE_X13Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    35.338 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_3/CO[1]
                         net (fo=37, routed)          0.619    35.956    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[10]
    SLICE_X13Y32         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100    36.056 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_148/O
                         net (fo=1, routed)           0.010    36.066    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_148_n_1
    SLICE_X13Y32         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    36.299 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_110/CO[7]
                         net (fo=1, routed)           0.028    36.327    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_110_n_1
    SLICE_X13Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    36.350 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_62/CO[7]
                         net (fo=1, routed)           0.028    36.378    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_62_n_1
    SLICE_X13Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    36.401 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_53/CO[7]
                         net (fo=1, routed)           0.028    36.429    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_53_n_1
    SLICE_X13Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    36.452 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_96/CO[7]
                         net (fo=1, routed)           0.028    36.480    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_96_n_1
    SLICE_X13Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    36.535 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_39/CO[1]
                         net (fo=37, routed)          1.151    37.686    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[9]
    SLICE_X9Y32          LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174    37.860 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_138/O
                         net (fo=1, routed)           0.026    37.886    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_138_n_1
    SLICE_X9Y32          CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206    38.092 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_101/CO[7]
                         net (fo=1, routed)           0.028    38.120    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_101_n_1
    SLICE_X9Y33          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    38.143 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_74/CO[7]
                         net (fo=1, routed)           0.028    38.171    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_74_n_1
    SLICE_X9Y34          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    38.194 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_26/CO[7]
                         net (fo=1, routed)           0.028    38.222    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_26_n_1
    SLICE_X9Y35          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    38.245 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_23/CO[7]
                         net (fo=1, routed)           0.028    38.273    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_23_n_1
    SLICE_X9Y36          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    38.328 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_44/CO[1]
                         net (fo=37, routed)          0.571    38.899    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[8]
    SLICE_X4Y35          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    39.077 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_81/O
                         net (fo=1, routed)           0.018    39.095    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_81_n_1
    SLICE_X4Y35          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    39.333 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_38/CO[7]
                         net (fo=1, routed)           0.028    39.361    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_38_n_1
    SLICE_X4Y36          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    39.384 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_8/CO[7]
                         net (fo=1, routed)           0.028    39.412    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_8_n_1
    SLICE_X4Y37          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    39.467 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_7/CO[1]
                         net (fo=37, routed)          1.277    40.743    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[7]
    SLICE_X8Y33          LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148    40.891 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_314/O
                         net (fo=1, routed)           0.008    40.899    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_314_n_1
    SLICE_X8Y33          CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    41.094 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_215/CO[7]
                         net (fo=1, routed)           0.028    41.122    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_215_n_1
    SLICE_X8Y34          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    41.145 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_124/CO[7]
                         net (fo=1, routed)           0.028    41.173    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_124_n_1
    SLICE_X8Y35          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    41.196 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_29/CO[7]
                         net (fo=1, routed)           0.028    41.224    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_29_n_1
    SLICE_X8Y36          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    41.247 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_8/CO[7]
                         net (fo=1, routed)           0.028    41.275    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_8_n_1
    SLICE_X8Y37          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    41.330 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_2/CO[1]
                         net (fo=37, routed)          0.509    41.839    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[6]
    SLICE_X7Y32          LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178    42.017 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_223/O
                         net (fo=1, routed)           0.011    42.028    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_223_n_1
    SLICE_X7Y32          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238    42.266 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_115/CO[7]
                         net (fo=1, routed)           0.028    42.294    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_115_n_1
    SLICE_X7Y33          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    42.317 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_59/CO[7]
                         net (fo=1, routed)           0.028    42.345    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_59_n_1
    SLICE_X7Y34          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    42.368 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_7/CO[7]
                         net (fo=1, routed)           0.028    42.396    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_7_n_1
    SLICE_X7Y35          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    42.451 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_2/CO[1]
                         net (fo=37, routed)          0.474    42.925    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[5]
    SLICE_X5Y31          LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113    43.038 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_300/O
                         net (fo=1, routed)           0.023    43.061    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_300_n_1
    SLICE_X5Y31          CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    43.264 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_197/CO[7]
                         net (fo=1, routed)           0.028    43.292    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_197_n_1
    SLICE_X5Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    43.315 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_106/CO[7]
                         net (fo=1, routed)           0.028    43.343    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_106_n_1
    SLICE_X5Y33          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    43.366 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_48/CO[7]
                         net (fo=1, routed)           0.028    43.394    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_48_n_1
    SLICE_X5Y34          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    43.417 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_20/CO[7]
                         net (fo=1, routed)           0.028    43.445    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_20_n_1
    SLICE_X5Y35          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    43.500 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_19/CO[1]
                         net (fo=37, routed)          1.519    45.019    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[4]
    SLICE_X6Y31          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    45.118 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_291/O
                         net (fo=1, routed)           0.010    45.128    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_291_n_1
    SLICE_X6Y31          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    45.323 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_196/CO[7]
                         net (fo=1, routed)           0.028    45.351    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_196_n_1
    SLICE_X6Y32          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    45.374 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_105/CO[7]
                         net (fo=1, routed)           0.028    45.402    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_105_n_1
    SLICE_X6Y33          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    45.425 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_47/CO[7]
                         net (fo=1, routed)           0.028    45.453    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_47_n_1
    SLICE_X6Y34          CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097    45.550 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_18/O[1]
                         net (fo=2, routed)           0.771    46.321    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_18_n_15
    SLICE_X11Y35         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.113    46.434 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_184/O
                         net (fo=1, routed)           0.011    46.445    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_184_n_1
    SLICE_X11Y35         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    46.641 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_99/CO[7]
                         net (fo=1, routed)           0.028    46.669    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_99_n_1
    SLICE_X11Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    46.724 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_45/CO[1]
                         net (fo=37, routed)          0.384    47.107    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[2]
    SLICE_X10Y32         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148    47.255 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_358/O
                         net (fo=1, routed)           0.011    47.266    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_358_n_1
    SLICE_X10Y32         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    47.462 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_335/CO[7]
                         net (fo=1, routed)           0.028    47.490    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_335_n_1
    SLICE_X10Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.513 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_277/CO[7]
                         net (fo=1, routed)           0.028    47.541    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_277_n_1
    SLICE_X10Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.564 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_187/CO[7]
                         net (fo=1, routed)           0.028    47.592    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_187_n_1
    SLICE_X10Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.615 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_102/CO[7]
                         net (fo=1, routed)           0.028    47.643    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_102_n_1
    SLICE_X10Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    47.698 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_46/CO[1]
                         net (fo=37, routed)          0.456    48.154    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[1]
    SLICE_X12Y35         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    48.303 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_45/O
                         net (fo=1, routed)           0.011    48.314    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_45_n_1
    SLICE_X12Y35         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238    48.552 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_19/CO[7]
                         net (fo=1, routed)           0.028    48.580    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_19_n_1
    SLICE_X12Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    48.603 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_8/CO[7]
                         net (fo=1, routed)           0.028    48.631    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_8_n_1
    SLICE_X12Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068    48.699 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_5/CO[0]
                         net (fo=2, routed)           0.747    49.446    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[0]
    SLICE_X27Y45         LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.166    49.612 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_9/O
                         net (fo=1, routed)           0.384    49.996    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_9_n_1
    SLICE_X29Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.270    50.266 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_2/O[6]
                         net (fo=1, routed)           0.158    50.424    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result1[7]
    SLICE_X29Y43         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064    50.488 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[7]_i_4/O
                         net (fo=1, routed)           0.190    50.678    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[7]_i_4_n_1
    SLICE_X29Y44         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150    50.828 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[7]_i_2/O
                         net (fo=1, routed)           0.273    51.101    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[7]_i_2_n_1
    SLICE_X28Y45         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179    51.280 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[7]_i_1/O
                         net (fo=1, routed)           0.063    51.343    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[7]_i_1_n_1
    SLICE_X28Y45         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.178ns  (logic 16.468ns (33.486%)  route 32.710ns (66.513%))
  Logic Levels:           172  (CARRY8=135 LUT1=2 LUT3=1 LUT4=1 LUT5=32 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.920ns (routing 0.814ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.920     2.127    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/S_AXI_ACLK
    SLICE_X22Y42         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.223 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[28]/Q
                         net (fo=136, routed)         2.246     4.469    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s[28]
    SLICE_X33Y57         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     4.616 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_121/O
                         net (fo=1, routed)           0.010     4.626    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_121_n_1
    SLICE_X33Y57         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.226     4.852 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_72/O[5]
                         net (fo=69, routed)          2.087     6.939    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_72_n_11
    SLICE_X5Y59          LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     7.039 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_34/O
                         net (fo=1, routed)           0.017     7.056    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_34_n_1
    SLICE_X5Y59          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     7.206 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_6/CO[7]
                         net (fo=1, routed)           0.028     7.234    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_6_n_1
    SLICE_X5Y60          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.068     7.302 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___36_i_2/CO[0]
                         net (fo=37, routed)          0.562     7.864    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[31]
    SLICE_X6Y57          LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     8.041 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_57/O
                         net (fo=1, routed)           0.012     8.053    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_57_n_1
    SLICE_X6Y57          CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     8.250 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_36/CO[7]
                         net (fo=1, routed)           0.028     8.278    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_36_n_1
    SLICE_X6Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.301 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_18/CO[7]
                         net (fo=1, routed)           0.028     8.329    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_18_n_1
    SLICE_X6Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.352 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___34_i_6/CO[7]
                         net (fo=1, routed)           0.028     8.380    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___34_i_6_n_1
    SLICE_X6Y60          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     8.435 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_2/CO[1]
                         net (fo=37, routed)          0.581     9.016    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[30]
    SLICE_X7Y55          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     9.195 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_79/O
                         net (fo=1, routed)           0.011     9.206    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_79_n_1
    SLICE_X7Y55          CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     9.354 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_62/CO[7]
                         net (fo=1, routed)           0.028     9.382    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_62_n_1
    SLICE_X7Y56          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.405 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_36/CO[7]
                         net (fo=1, routed)           0.028     9.433    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_36_n_1
    SLICE_X7Y57          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.456 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_18/CO[7]
                         net (fo=1, routed)           0.028     9.484    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_18_n_1
    SLICE_X7Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.507 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_6/CO[7]
                         net (fo=1, routed)           0.028     9.535    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_6_n_1
    SLICE_X7Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     9.590 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___34_i_2/CO[1]
                         net (fo=37, routed)          0.368     9.958    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[29]
    SLICE_X8Y55          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174    10.132 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_75/O
                         net (fo=1, routed)           0.010    10.142    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_75_n_1
    SLICE_X8Y55          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    10.337 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_54/CO[7]
                         net (fo=1, routed)           0.028    10.365    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_54_n_1
    SLICE_X8Y56          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.388 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_44/CO[7]
                         net (fo=1, routed)           0.028    10.416    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_44_n_1
    SLICE_X8Y57          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.439 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_18/CO[7]
                         net (fo=1, routed)           0.028    10.467    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_18_n_1
    SLICE_X8Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.490 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_6/CO[7]
                         net (fo=1, routed)           0.028    10.518    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_6_n_1
    SLICE_X8Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    10.573 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_2/CO[1]
                         net (fo=37, routed)          0.589    11.162    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[28]
    SLICE_X9Y57          LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    11.336 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_76/O
                         net (fo=1, routed)           0.023    11.359    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_76_n_1
    SLICE_X9Y57          CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    11.562 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_54/CO[7]
                         net (fo=1, routed)           0.028    11.590    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_54_n_1
    SLICE_X9Y58          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.613 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_36/CO[7]
                         net (fo=1, routed)           0.028    11.641    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_36_n_1
    SLICE_X9Y59          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.664 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_26/CO[7]
                         net (fo=1, routed)           0.028    11.692    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_26_n_1
    SLICE_X9Y60          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.715 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_6/CO[7]
                         net (fo=1, routed)           0.028    11.743    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_6_n_1
    SLICE_X9Y61          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    11.798 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_2/CO[1]
                         net (fo=37, routed)          1.411    13.209    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[27]
    SLICE_X13Y57         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178    13.387 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_196/O
                         net (fo=1, routed)           0.009    13.396    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_196_n_1
    SLICE_X13Y57         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148    13.544 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_148/CO[7]
                         net (fo=1, routed)           0.028    13.572    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_148_n_1
    SLICE_X13Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    13.595 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_36/CO[7]
                         net (fo=1, routed)           0.028    13.623    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_36_n_1
    SLICE_X13Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    13.646 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_18/CO[7]
                         net (fo=1, routed)           0.028    13.674    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_18_n_1
    SLICE_X13Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    13.697 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_14/CO[7]
                         net (fo=1, routed)           0.028    13.725    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_14_n_1
    SLICE_X13Y61         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    13.780 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_2/CO[1]
                         net (fo=37, routed)          0.768    14.548    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[26]
    SLICE_X10Y56         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179    14.727 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_187/O
                         net (fo=1, routed)           0.011    14.738    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_187_n_1
    SLICE_X10Y56         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148    14.886 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_139/CO[7]
                         net (fo=1, routed)           0.028    14.914    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_139_n_1
    SLICE_X10Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.937 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_94/CO[7]
                         net (fo=1, routed)           0.028    14.965    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_94_n_1
    SLICE_X10Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.988 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_18/CO[7]
                         net (fo=1, routed)           0.028    15.016    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_18_n_1
    SLICE_X10Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    15.039 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_6/CO[7]
                         net (fo=1, routed)           0.028    15.067    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_6_n_1
    SLICE_X10Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    15.122 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_3/CO[1]
                         net (fo=37, routed)          0.887    16.009    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[25]
    SLICE_X11Y53         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    16.186 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_185/O
                         net (fo=1, routed)           0.010    16.196    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_185_n_1
    SLICE_X11Y53         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    16.429 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_130/CO[7]
                         net (fo=1, routed)           0.028    16.457    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_130_n_1
    SLICE_X11Y54         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    16.480 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_85/CO[7]
                         net (fo=1, routed)           0.028    16.508    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_85_n_1
    SLICE_X11Y55         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    16.531 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_40/CO[7]
                         net (fo=1, routed)           0.028    16.559    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_40_n_1
    SLICE_X11Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    16.582 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_6/CO[7]
                         net (fo=1, routed)           0.028    16.610    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_6_n_1
    SLICE_X11Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    16.665 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_2/CO[1]
                         net (fo=37, routed)          0.613    17.278    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[24]
    SLICE_X11Y50         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149    17.427 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_92/O
                         net (fo=1, routed)           0.010    17.437    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_92_n_1
    SLICE_X11Y50         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    17.670 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_31/CO[7]
                         net (fo=1, routed)           0.028    17.698    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_31_n_1
    SLICE_X11Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.721 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_8/CO[7]
                         net (fo=1, routed)           0.028    17.749    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_8_n_1
    SLICE_X11Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    17.804 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_2/CO[1]
                         net (fo=37, routed)          0.321    18.125    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[23]
    SLICE_X9Y49          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    18.303 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_77/O
                         net (fo=1, routed)           0.018    18.321    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_77_n_1
    SLICE_X9Y49          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    18.559 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_54/CO[7]
                         net (fo=1, routed)           0.028    18.587    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_54_n_1
    SLICE_X9Y50          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.610 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_60/CO[7]
                         net (fo=1, routed)           0.028    18.638    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_60_n_1
    SLICE_X9Y51          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.661 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_30/CO[7]
                         net (fo=1, routed)           0.028    18.689    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_30_n_1
    SLICE_X9Y52          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.712 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_7/CO[7]
                         net (fo=1, routed)           0.028    18.740    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_7_n_1
    SLICE_X9Y53          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    18.795 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_2/CO[1]
                         net (fo=37, routed)          0.463    19.258    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[22]
    SLICE_X5Y49          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    19.436 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_89/O
                         net (fo=1, routed)           0.018    19.454    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_89_n_1
    SLICE_X5Y49          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    19.692 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_66/CO[7]
                         net (fo=1, routed)           0.028    19.720    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_66_n_1
    SLICE_X5Y50          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    19.743 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_36/CO[7]
                         net (fo=1, routed)           0.028    19.771    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_36_n_1
    SLICE_X5Y51          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    19.794 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_26/CO[7]
                         net (fo=1, routed)           0.028    19.822    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_26_n_1
    SLICE_X5Y52          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    19.845 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_23/CO[7]
                         net (fo=1, routed)           0.028    19.873    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_23_n_1
    SLICE_X5Y53          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    19.928 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_27/CO[1]
                         net (fo=37, routed)          1.234    21.162    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[21]
    SLICE_X6Y48          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116    21.278 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_75/O
                         net (fo=1, routed)           0.010    21.288    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_75_n_1
    SLICE_X6Y48          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    21.483 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_54/CO[7]
                         net (fo=1, routed)           0.028    21.511    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_54_n_1
    SLICE_X6Y49          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    21.534 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_48/CO[7]
                         net (fo=1, routed)           0.028    21.562    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_48_n_1
    SLICE_X6Y50          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    21.585 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_18/CO[7]
                         net (fo=1, routed)           0.028    21.613    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_18_n_1
    SLICE_X6Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    21.636 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_8/CO[7]
                         net (fo=1, routed)           0.028    21.664    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_8_n_1
    SLICE_X6Y52          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    21.719 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_7/CO[1]
                         net (fo=37, routed)          0.589    22.308    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[20]
    SLICE_X10Y51         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    22.485 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_25/O
                         net (fo=1, routed)           0.010    22.495    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_25_n_1
    SLICE_X10Y51         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    22.728 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_6/CO[7]
                         net (fo=1, routed)           0.028    22.756    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_6_n_1
    SLICE_X10Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    22.811 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_2/CO[1]
                         net (fo=37, routed)          0.864    23.675    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[19]
    SLICE_X7Y47          LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    23.852 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_77/O
                         net (fo=1, routed)           0.010    23.862    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_77_n_1
    SLICE_X7Y47          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    24.095 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_54/CO[7]
                         net (fo=1, routed)           0.028    24.123    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_54_n_1
    SLICE_X7Y48          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.146 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_36/CO[7]
                         net (fo=1, routed)           0.028    24.174    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_36_n_1
    SLICE_X7Y49          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.197 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_18/CO[7]
                         net (fo=1, routed)           0.028    24.225    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_18_n_1
    SLICE_X7Y50          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.248 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_15/CO[7]
                         net (fo=1, routed)           0.028    24.276    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_15_n_1
    SLICE_X7Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    24.331 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_2/CO[1]
                         net (fo=37, routed)          1.457    25.788    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[18]
    SLICE_X6Y43          LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    25.965 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_77/O
                         net (fo=1, routed)           0.010    25.975    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_77_n_1
    SLICE_X6Y43          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    26.208 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_54/CO[7]
                         net (fo=1, routed)           0.028    26.236    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_54_n_1
    SLICE_X6Y44          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    26.259 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_36/CO[7]
                         net (fo=1, routed)           0.028    26.287    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_36_n_1
    SLICE_X6Y45          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    26.310 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_18/CO[7]
                         net (fo=1, routed)           0.028    26.338    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_18_n_1
    SLICE_X6Y46          CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086    26.424 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_6/O[2]
                         net (fo=2, routed)           0.639    27.063    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_6_n_14
    SLICE_X8Y50          LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174    27.237 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_23/O
                         net (fo=1, routed)           0.010    27.247    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_23_n_1
    SLICE_X8Y50          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    27.442 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_6/CO[7]
                         net (fo=1, routed)           0.028    27.470    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_6_n_1
    SLICE_X8Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    27.525 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_2/CO[1]
                         net (fo=37, routed)          1.040    28.565    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[16]
    SLICE_X9Y42          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150    28.715 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_61/O
                         net (fo=1, routed)           0.018    28.733    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_61_n_1
    SLICE_X9Y42          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    28.971 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_36/CO[7]
                         net (fo=1, routed)           0.028    28.999    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_36_n_1
    SLICE_X9Y43          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.022 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_18/CO[7]
                         net (fo=1, routed)           0.028    29.050    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_18_n_1
    SLICE_X9Y44          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.073 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_6/CO[7]
                         net (fo=1, routed)           0.028    29.101    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_6_n_1
    SLICE_X9Y45          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    29.156 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_2/CO[1]
                         net (fo=37, routed)          0.555    29.711    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[15]
    SLICE_X10Y40         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116    29.827 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_246/O
                         net (fo=1, routed)           0.010    29.837    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_246_n_1
    SLICE_X10Y40         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    30.032 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_180/CO[7]
                         net (fo=1, routed)           0.028    30.060    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_180_n_1
    SLICE_X10Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097    30.157 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_36/O[1]
                         net (fo=2, routed)           0.695    30.852    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_36_n_15
    SLICE_X7Y40          LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148    31.000 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_186/O
                         net (fo=1, routed)           0.011    31.011    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_186_n_1
    SLICE_X7Y40          CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    31.207 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_108/CO[7]
                         net (fo=1, routed)           0.028    31.235    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_108_n_1
    SLICE_X7Y41          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    31.258 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_18/CO[7]
                         net (fo=1, routed)           0.028    31.286    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_18_n_1
    SLICE_X7Y42          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    31.309 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_6/CO[7]
                         net (fo=1, routed)           0.028    31.337    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_6_n_1
    SLICE_X7Y43          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    31.392 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_2/CO[1]
                         net (fo=37, routed)          1.126    32.518    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[13]
    SLICE_X11Y40         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149    32.667 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_232/O
                         net (fo=1, routed)           0.010    32.677    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_232_n_1
    SLICE_X11Y40         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    32.910 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_162/CO[7]
                         net (fo=1, routed)           0.028    32.938    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_162_n_1
    SLICE_X11Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    32.961 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_99/CO[7]
                         net (fo=1, routed)           0.028    32.989    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_99_n_1
    SLICE_X11Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.012 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_50/CO[7]
                         net (fo=1, routed)           0.028    33.040    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_50_n_1
    SLICE_X11Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.063 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_6/CO[7]
                         net (fo=1, routed)           0.028    33.091    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_6_n_1
    SLICE_X11Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    33.146 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_2/CO[1]
                         net (fo=37, routed)          0.483    33.630    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[12]
    SLICE_X12Y40         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174    33.804 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_223/O
                         net (fo=1, routed)           0.011    33.815    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_223_n_1
    SLICE_X12Y40         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    34.011 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_153/CO[7]
                         net (fo=1, routed)           0.028    34.039    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_153_n_1
    SLICE_X12Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    34.062 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_90/CO[7]
                         net (fo=1, routed)           0.028    34.090    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_90_n_1
    SLICE_X12Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    34.113 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_41/CO[7]
                         net (fo=1, routed)           0.028    34.141    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_41_n_1
    SLICE_X12Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    34.164 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_17/CO[7]
                         net (fo=1, routed)           0.028    34.192    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_17_n_1
    SLICE_X12Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    34.247 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_2/CO[1]
                         net (fo=37, routed)          0.476    34.723    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[11]
    SLICE_X13Y40         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176    34.899 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_116/O
                         net (fo=1, routed)           0.008    34.907    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_116_n_1
    SLICE_X13Y40         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    35.102 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_96/CO[7]
                         net (fo=1, routed)           0.028    35.130    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_96_n_1
    SLICE_X13Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.153 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_89/CO[7]
                         net (fo=1, routed)           0.028    35.181    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_89_n_1
    SLICE_X13Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.204 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_40/CO[7]
                         net (fo=1, routed)           0.028    35.232    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_40_n_1
    SLICE_X13Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.255 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_16/CO[7]
                         net (fo=1, routed)           0.028    35.283    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_16_n_1
    SLICE_X13Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    35.338 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_3/CO[1]
                         net (fo=37, routed)          0.619    35.956    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[10]
    SLICE_X13Y32         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100    36.056 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_148/O
                         net (fo=1, routed)           0.010    36.066    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_148_n_1
    SLICE_X13Y32         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    36.299 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_110/CO[7]
                         net (fo=1, routed)           0.028    36.327    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_110_n_1
    SLICE_X13Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    36.350 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_62/CO[7]
                         net (fo=1, routed)           0.028    36.378    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_62_n_1
    SLICE_X13Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    36.401 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_53/CO[7]
                         net (fo=1, routed)           0.028    36.429    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_53_n_1
    SLICE_X13Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    36.452 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_96/CO[7]
                         net (fo=1, routed)           0.028    36.480    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_96_n_1
    SLICE_X13Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    36.535 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_39/CO[1]
                         net (fo=37, routed)          1.151    37.686    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[9]
    SLICE_X9Y32          LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174    37.860 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_138/O
                         net (fo=1, routed)           0.026    37.886    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_138_n_1
    SLICE_X9Y32          CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206    38.092 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_101/CO[7]
                         net (fo=1, routed)           0.028    38.120    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_101_n_1
    SLICE_X9Y33          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    38.143 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_74/CO[7]
                         net (fo=1, routed)           0.028    38.171    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_74_n_1
    SLICE_X9Y34          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    38.194 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_26/CO[7]
                         net (fo=1, routed)           0.028    38.222    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_26_n_1
    SLICE_X9Y35          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    38.245 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_23/CO[7]
                         net (fo=1, routed)           0.028    38.273    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_23_n_1
    SLICE_X9Y36          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    38.328 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_44/CO[1]
                         net (fo=37, routed)          0.571    38.899    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[8]
    SLICE_X4Y35          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    39.077 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_81/O
                         net (fo=1, routed)           0.018    39.095    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_81_n_1
    SLICE_X4Y35          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    39.333 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_38/CO[7]
                         net (fo=1, routed)           0.028    39.361    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_38_n_1
    SLICE_X4Y36          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    39.384 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_8/CO[7]
                         net (fo=1, routed)           0.028    39.412    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_8_n_1
    SLICE_X4Y37          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    39.467 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_7/CO[1]
                         net (fo=37, routed)          1.277    40.743    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[7]
    SLICE_X8Y33          LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148    40.891 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_314/O
                         net (fo=1, routed)           0.008    40.899    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_314_n_1
    SLICE_X8Y33          CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    41.094 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_215/CO[7]
                         net (fo=1, routed)           0.028    41.122    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_215_n_1
    SLICE_X8Y34          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    41.145 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_124/CO[7]
                         net (fo=1, routed)           0.028    41.173    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_124_n_1
    SLICE_X8Y35          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    41.196 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_29/CO[7]
                         net (fo=1, routed)           0.028    41.224    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_29_n_1
    SLICE_X8Y36          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    41.247 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_8/CO[7]
                         net (fo=1, routed)           0.028    41.275    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_8_n_1
    SLICE_X8Y37          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    41.330 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_2/CO[1]
                         net (fo=37, routed)          0.509    41.839    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[6]
    SLICE_X7Y32          LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178    42.017 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_223/O
                         net (fo=1, routed)           0.011    42.028    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_223_n_1
    SLICE_X7Y32          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238    42.266 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_115/CO[7]
                         net (fo=1, routed)           0.028    42.294    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_115_n_1
    SLICE_X7Y33          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    42.317 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_59/CO[7]
                         net (fo=1, routed)           0.028    42.345    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_59_n_1
    SLICE_X7Y34          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    42.368 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_7/CO[7]
                         net (fo=1, routed)           0.028    42.396    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_7_n_1
    SLICE_X7Y35          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    42.451 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_2/CO[1]
                         net (fo=37, routed)          0.474    42.925    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[5]
    SLICE_X5Y31          LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113    43.038 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_300/O
                         net (fo=1, routed)           0.023    43.061    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_300_n_1
    SLICE_X5Y31          CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    43.264 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_197/CO[7]
                         net (fo=1, routed)           0.028    43.292    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_197_n_1
    SLICE_X5Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    43.315 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_106/CO[7]
                         net (fo=1, routed)           0.028    43.343    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_106_n_1
    SLICE_X5Y33          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    43.366 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_48/CO[7]
                         net (fo=1, routed)           0.028    43.394    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_48_n_1
    SLICE_X5Y34          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    43.417 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_20/CO[7]
                         net (fo=1, routed)           0.028    43.445    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_20_n_1
    SLICE_X5Y35          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    43.500 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_19/CO[1]
                         net (fo=37, routed)          1.519    45.019    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[4]
    SLICE_X6Y31          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    45.118 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_291/O
                         net (fo=1, routed)           0.010    45.128    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_291_n_1
    SLICE_X6Y31          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    45.323 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_196/CO[7]
                         net (fo=1, routed)           0.028    45.351    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_196_n_1
    SLICE_X6Y32          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    45.374 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_105/CO[7]
                         net (fo=1, routed)           0.028    45.402    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_105_n_1
    SLICE_X6Y33          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    45.425 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_47/CO[7]
                         net (fo=1, routed)           0.028    45.453    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_47_n_1
    SLICE_X6Y34          CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097    45.550 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_18/O[1]
                         net (fo=2, routed)           0.771    46.321    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_18_n_15
    SLICE_X11Y35         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.113    46.434 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_184/O
                         net (fo=1, routed)           0.011    46.445    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_184_n_1
    SLICE_X11Y35         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    46.641 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_99/CO[7]
                         net (fo=1, routed)           0.028    46.669    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_99_n_1
    SLICE_X11Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    46.724 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_45/CO[1]
                         net (fo=37, routed)          0.384    47.107    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[2]
    SLICE_X10Y32         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148    47.255 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_358/O
                         net (fo=1, routed)           0.011    47.266    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_358_n_1
    SLICE_X10Y32         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    47.462 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_335/CO[7]
                         net (fo=1, routed)           0.028    47.490    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_335_n_1
    SLICE_X10Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.513 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_277/CO[7]
                         net (fo=1, routed)           0.028    47.541    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_277_n_1
    SLICE_X10Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.564 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_187/CO[7]
                         net (fo=1, routed)           0.028    47.592    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_187_n_1
    SLICE_X10Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.615 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_102/CO[7]
                         net (fo=1, routed)           0.028    47.643    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_102_n_1
    SLICE_X10Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    47.698 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_46/CO[1]
                         net (fo=37, routed)          0.456    48.154    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[1]
    SLICE_X12Y35         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    48.303 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_45/O
                         net (fo=1, routed)           0.011    48.314    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_45_n_1
    SLICE_X12Y35         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238    48.552 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_19/CO[7]
                         net (fo=1, routed)           0.028    48.580    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_19_n_1
    SLICE_X12Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    48.603 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_8/CO[7]
                         net (fo=1, routed)           0.028    48.631    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_8_n_1
    SLICE_X12Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068    48.699 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_5/CO[0]
                         net (fo=2, routed)           0.747    49.446    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[0]
    SLICE_X27Y45         LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.166    49.612 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_9/O
                         net (fo=1, routed)           0.384    49.996    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_9_n_1
    SLICE_X29Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.288    50.284 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_2/O[7]
                         net (fo=1, routed)           0.167    50.451    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result1[8]
    SLICE_X29Y44         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177    50.628 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[8]_i_6/O
                         net (fo=1, routed)           0.071    50.699    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[8]_i_6_n_1
    SLICE_X29Y44         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177    50.876 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[8]_i_2/O
                         net (fo=1, routed)           0.256    51.132    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[8]_i_2_n_1
    SLICE_X30Y46         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115    51.247 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[8]_i_1/O
                         net (fo=1, routed)           0.058    51.305    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[8]_i_1_n_1
    SLICE_X30Y46         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.176ns  (logic 16.370ns (33.288%)  route 32.806ns (66.711%))
  Logic Levels:           173  (CARRY8=136 LUT1=2 LUT3=1 LUT5=31 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.920ns (routing 0.814ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.920     2.127    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/S_AXI_ACLK
    SLICE_X22Y42         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.223 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[28]/Q
                         net (fo=136, routed)         2.246     4.469    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s[28]
    SLICE_X33Y57         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     4.616 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_121/O
                         net (fo=1, routed)           0.010     4.626    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_121_n_1
    SLICE_X33Y57         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.226     4.852 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_72/O[5]
                         net (fo=69, routed)          2.087     6.939    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_72_n_11
    SLICE_X5Y59          LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     7.039 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_34/O
                         net (fo=1, routed)           0.017     7.056    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_34_n_1
    SLICE_X5Y59          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     7.206 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_6/CO[7]
                         net (fo=1, routed)           0.028     7.234    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_6_n_1
    SLICE_X5Y60          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.068     7.302 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___36_i_2/CO[0]
                         net (fo=37, routed)          0.562     7.864    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[31]
    SLICE_X6Y57          LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     8.041 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_57/O
                         net (fo=1, routed)           0.012     8.053    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_57_n_1
    SLICE_X6Y57          CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     8.250 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_36/CO[7]
                         net (fo=1, routed)           0.028     8.278    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_36_n_1
    SLICE_X6Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.301 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_18/CO[7]
                         net (fo=1, routed)           0.028     8.329    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_18_n_1
    SLICE_X6Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.352 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___34_i_6/CO[7]
                         net (fo=1, routed)           0.028     8.380    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___34_i_6_n_1
    SLICE_X6Y60          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     8.435 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_2/CO[1]
                         net (fo=37, routed)          0.581     9.016    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[30]
    SLICE_X7Y55          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     9.195 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_79/O
                         net (fo=1, routed)           0.011     9.206    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_79_n_1
    SLICE_X7Y55          CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     9.354 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_62/CO[7]
                         net (fo=1, routed)           0.028     9.382    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_62_n_1
    SLICE_X7Y56          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.405 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_36/CO[7]
                         net (fo=1, routed)           0.028     9.433    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_36_n_1
    SLICE_X7Y57          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.456 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_18/CO[7]
                         net (fo=1, routed)           0.028     9.484    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_18_n_1
    SLICE_X7Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.507 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_6/CO[7]
                         net (fo=1, routed)           0.028     9.535    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_6_n_1
    SLICE_X7Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     9.590 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___34_i_2/CO[1]
                         net (fo=37, routed)          0.368     9.958    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[29]
    SLICE_X8Y55          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174    10.132 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_75/O
                         net (fo=1, routed)           0.010    10.142    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_75_n_1
    SLICE_X8Y55          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    10.337 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_54/CO[7]
                         net (fo=1, routed)           0.028    10.365    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_54_n_1
    SLICE_X8Y56          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.388 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_44/CO[7]
                         net (fo=1, routed)           0.028    10.416    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_44_n_1
    SLICE_X8Y57          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.439 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_18/CO[7]
                         net (fo=1, routed)           0.028    10.467    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_18_n_1
    SLICE_X8Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.490 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_6/CO[7]
                         net (fo=1, routed)           0.028    10.518    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_6_n_1
    SLICE_X8Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    10.573 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_2/CO[1]
                         net (fo=37, routed)          0.589    11.162    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[28]
    SLICE_X9Y57          LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    11.336 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_76/O
                         net (fo=1, routed)           0.023    11.359    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_76_n_1
    SLICE_X9Y57          CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    11.562 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_54/CO[7]
                         net (fo=1, routed)           0.028    11.590    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_54_n_1
    SLICE_X9Y58          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.613 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_36/CO[7]
                         net (fo=1, routed)           0.028    11.641    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_36_n_1
    SLICE_X9Y59          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.664 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_26/CO[7]
                         net (fo=1, routed)           0.028    11.692    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_26_n_1
    SLICE_X9Y60          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.715 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_6/CO[7]
                         net (fo=1, routed)           0.028    11.743    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_6_n_1
    SLICE_X9Y61          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    11.798 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_2/CO[1]
                         net (fo=37, routed)          1.411    13.209    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[27]
    SLICE_X13Y57         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178    13.387 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_196/O
                         net (fo=1, routed)           0.009    13.396    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_196_n_1
    SLICE_X13Y57         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148    13.544 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_148/CO[7]
                         net (fo=1, routed)           0.028    13.572    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_148_n_1
    SLICE_X13Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    13.595 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_36/CO[7]
                         net (fo=1, routed)           0.028    13.623    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_36_n_1
    SLICE_X13Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    13.646 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_18/CO[7]
                         net (fo=1, routed)           0.028    13.674    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_18_n_1
    SLICE_X13Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    13.697 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_14/CO[7]
                         net (fo=1, routed)           0.028    13.725    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_14_n_1
    SLICE_X13Y61         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    13.780 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_2/CO[1]
                         net (fo=37, routed)          0.768    14.548    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[26]
    SLICE_X10Y56         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179    14.727 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_187/O
                         net (fo=1, routed)           0.011    14.738    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_187_n_1
    SLICE_X10Y56         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148    14.886 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_139/CO[7]
                         net (fo=1, routed)           0.028    14.914    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_139_n_1
    SLICE_X10Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.937 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_94/CO[7]
                         net (fo=1, routed)           0.028    14.965    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_94_n_1
    SLICE_X10Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.988 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_18/CO[7]
                         net (fo=1, routed)           0.028    15.016    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_18_n_1
    SLICE_X10Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    15.039 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_6/CO[7]
                         net (fo=1, routed)           0.028    15.067    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_6_n_1
    SLICE_X10Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    15.122 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_3/CO[1]
                         net (fo=37, routed)          0.887    16.009    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[25]
    SLICE_X11Y53         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    16.186 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_185/O
                         net (fo=1, routed)           0.010    16.196    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_185_n_1
    SLICE_X11Y53         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    16.429 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_130/CO[7]
                         net (fo=1, routed)           0.028    16.457    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_130_n_1
    SLICE_X11Y54         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    16.480 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_85/CO[7]
                         net (fo=1, routed)           0.028    16.508    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_85_n_1
    SLICE_X11Y55         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    16.531 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_40/CO[7]
                         net (fo=1, routed)           0.028    16.559    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_40_n_1
    SLICE_X11Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    16.582 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_6/CO[7]
                         net (fo=1, routed)           0.028    16.610    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_6_n_1
    SLICE_X11Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    16.665 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_2/CO[1]
                         net (fo=37, routed)          0.613    17.278    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[24]
    SLICE_X11Y50         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149    17.427 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_92/O
                         net (fo=1, routed)           0.010    17.437    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_92_n_1
    SLICE_X11Y50         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    17.670 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_31/CO[7]
                         net (fo=1, routed)           0.028    17.698    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_31_n_1
    SLICE_X11Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.721 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_8/CO[7]
                         net (fo=1, routed)           0.028    17.749    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_8_n_1
    SLICE_X11Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    17.804 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_2/CO[1]
                         net (fo=37, routed)          0.321    18.125    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[23]
    SLICE_X9Y49          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    18.303 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_77/O
                         net (fo=1, routed)           0.018    18.321    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_77_n_1
    SLICE_X9Y49          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    18.559 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_54/CO[7]
                         net (fo=1, routed)           0.028    18.587    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_54_n_1
    SLICE_X9Y50          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.610 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_60/CO[7]
                         net (fo=1, routed)           0.028    18.638    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_60_n_1
    SLICE_X9Y51          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.661 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_30/CO[7]
                         net (fo=1, routed)           0.028    18.689    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_30_n_1
    SLICE_X9Y52          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.712 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_7/CO[7]
                         net (fo=1, routed)           0.028    18.740    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_7_n_1
    SLICE_X9Y53          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    18.795 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_2/CO[1]
                         net (fo=37, routed)          0.463    19.258    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[22]
    SLICE_X5Y49          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    19.436 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_89/O
                         net (fo=1, routed)           0.018    19.454    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_89_n_1
    SLICE_X5Y49          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    19.692 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_66/CO[7]
                         net (fo=1, routed)           0.028    19.720    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_66_n_1
    SLICE_X5Y50          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    19.743 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_36/CO[7]
                         net (fo=1, routed)           0.028    19.771    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_36_n_1
    SLICE_X5Y51          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    19.794 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_26/CO[7]
                         net (fo=1, routed)           0.028    19.822    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_26_n_1
    SLICE_X5Y52          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    19.845 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_23/CO[7]
                         net (fo=1, routed)           0.028    19.873    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_23_n_1
    SLICE_X5Y53          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    19.928 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_27/CO[1]
                         net (fo=37, routed)          1.234    21.162    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[21]
    SLICE_X6Y48          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116    21.278 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_75/O
                         net (fo=1, routed)           0.010    21.288    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_75_n_1
    SLICE_X6Y48          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    21.483 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_54/CO[7]
                         net (fo=1, routed)           0.028    21.511    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_54_n_1
    SLICE_X6Y49          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    21.534 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_48/CO[7]
                         net (fo=1, routed)           0.028    21.562    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_48_n_1
    SLICE_X6Y50          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    21.585 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_18/CO[7]
                         net (fo=1, routed)           0.028    21.613    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_18_n_1
    SLICE_X6Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    21.636 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_8/CO[7]
                         net (fo=1, routed)           0.028    21.664    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_8_n_1
    SLICE_X6Y52          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    21.719 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_7/CO[1]
                         net (fo=37, routed)          0.589    22.308    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[20]
    SLICE_X10Y51         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    22.485 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_25/O
                         net (fo=1, routed)           0.010    22.495    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_25_n_1
    SLICE_X10Y51         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    22.728 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_6/CO[7]
                         net (fo=1, routed)           0.028    22.756    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_6_n_1
    SLICE_X10Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    22.811 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_2/CO[1]
                         net (fo=37, routed)          0.864    23.675    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[19]
    SLICE_X7Y47          LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    23.852 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_77/O
                         net (fo=1, routed)           0.010    23.862    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_77_n_1
    SLICE_X7Y47          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    24.095 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_54/CO[7]
                         net (fo=1, routed)           0.028    24.123    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_54_n_1
    SLICE_X7Y48          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.146 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_36/CO[7]
                         net (fo=1, routed)           0.028    24.174    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_36_n_1
    SLICE_X7Y49          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.197 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_18/CO[7]
                         net (fo=1, routed)           0.028    24.225    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_18_n_1
    SLICE_X7Y50          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.248 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_15/CO[7]
                         net (fo=1, routed)           0.028    24.276    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_15_n_1
    SLICE_X7Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    24.331 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_2/CO[1]
                         net (fo=37, routed)          1.457    25.788    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[18]
    SLICE_X6Y43          LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    25.965 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_77/O
                         net (fo=1, routed)           0.010    25.975    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_77_n_1
    SLICE_X6Y43          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    26.208 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_54/CO[7]
                         net (fo=1, routed)           0.028    26.236    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_54_n_1
    SLICE_X6Y44          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    26.259 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_36/CO[7]
                         net (fo=1, routed)           0.028    26.287    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_36_n_1
    SLICE_X6Y45          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    26.310 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_18/CO[7]
                         net (fo=1, routed)           0.028    26.338    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_18_n_1
    SLICE_X6Y46          CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086    26.424 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_6/O[2]
                         net (fo=2, routed)           0.639    27.063    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_6_n_14
    SLICE_X8Y50          LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174    27.237 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_23/O
                         net (fo=1, routed)           0.010    27.247    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_23_n_1
    SLICE_X8Y50          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    27.442 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_6/CO[7]
                         net (fo=1, routed)           0.028    27.470    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_6_n_1
    SLICE_X8Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    27.525 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_2/CO[1]
                         net (fo=37, routed)          1.040    28.565    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[16]
    SLICE_X9Y42          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150    28.715 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_61/O
                         net (fo=1, routed)           0.018    28.733    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_61_n_1
    SLICE_X9Y42          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    28.971 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_36/CO[7]
                         net (fo=1, routed)           0.028    28.999    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_36_n_1
    SLICE_X9Y43          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.022 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_18/CO[7]
                         net (fo=1, routed)           0.028    29.050    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_18_n_1
    SLICE_X9Y44          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.073 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_6/CO[7]
                         net (fo=1, routed)           0.028    29.101    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_6_n_1
    SLICE_X9Y45          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    29.156 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_2/CO[1]
                         net (fo=37, routed)          0.555    29.711    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[15]
    SLICE_X10Y40         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116    29.827 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_246/O
                         net (fo=1, routed)           0.010    29.837    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_246_n_1
    SLICE_X10Y40         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    30.032 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_180/CO[7]
                         net (fo=1, routed)           0.028    30.060    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_180_n_1
    SLICE_X10Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097    30.157 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_36/O[1]
                         net (fo=2, routed)           0.695    30.852    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_36_n_15
    SLICE_X7Y40          LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148    31.000 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_186/O
                         net (fo=1, routed)           0.011    31.011    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_186_n_1
    SLICE_X7Y40          CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    31.207 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_108/CO[7]
                         net (fo=1, routed)           0.028    31.235    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_108_n_1
    SLICE_X7Y41          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    31.258 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_18/CO[7]
                         net (fo=1, routed)           0.028    31.286    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_18_n_1
    SLICE_X7Y42          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    31.309 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_6/CO[7]
                         net (fo=1, routed)           0.028    31.337    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_6_n_1
    SLICE_X7Y43          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    31.392 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_2/CO[1]
                         net (fo=37, routed)          1.126    32.518    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[13]
    SLICE_X11Y40         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149    32.667 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_232/O
                         net (fo=1, routed)           0.010    32.677    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_232_n_1
    SLICE_X11Y40         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    32.910 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_162/CO[7]
                         net (fo=1, routed)           0.028    32.938    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_162_n_1
    SLICE_X11Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    32.961 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_99/CO[7]
                         net (fo=1, routed)           0.028    32.989    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_99_n_1
    SLICE_X11Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.012 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_50/CO[7]
                         net (fo=1, routed)           0.028    33.040    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_50_n_1
    SLICE_X11Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.063 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_6/CO[7]
                         net (fo=1, routed)           0.028    33.091    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_6_n_1
    SLICE_X11Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    33.146 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_2/CO[1]
                         net (fo=37, routed)          0.483    33.630    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[12]
    SLICE_X12Y40         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174    33.804 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_223/O
                         net (fo=1, routed)           0.011    33.815    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_223_n_1
    SLICE_X12Y40         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    34.011 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_153/CO[7]
                         net (fo=1, routed)           0.028    34.039    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_153_n_1
    SLICE_X12Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    34.062 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_90/CO[7]
                         net (fo=1, routed)           0.028    34.090    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_90_n_1
    SLICE_X12Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    34.113 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_41/CO[7]
                         net (fo=1, routed)           0.028    34.141    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_41_n_1
    SLICE_X12Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    34.164 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_17/CO[7]
                         net (fo=1, routed)           0.028    34.192    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_17_n_1
    SLICE_X12Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    34.247 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_2/CO[1]
                         net (fo=37, routed)          0.476    34.723    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[11]
    SLICE_X13Y40         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176    34.899 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_116/O
                         net (fo=1, routed)           0.008    34.907    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_116_n_1
    SLICE_X13Y40         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    35.102 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_96/CO[7]
                         net (fo=1, routed)           0.028    35.130    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_96_n_1
    SLICE_X13Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.153 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_89/CO[7]
                         net (fo=1, routed)           0.028    35.181    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_89_n_1
    SLICE_X13Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.204 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_40/CO[7]
                         net (fo=1, routed)           0.028    35.232    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_40_n_1
    SLICE_X13Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.255 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_16/CO[7]
                         net (fo=1, routed)           0.028    35.283    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_16_n_1
    SLICE_X13Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    35.338 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_3/CO[1]
                         net (fo=37, routed)          0.619    35.956    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[10]
    SLICE_X13Y32         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100    36.056 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_148/O
                         net (fo=1, routed)           0.010    36.066    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_148_n_1
    SLICE_X13Y32         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    36.299 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_110/CO[7]
                         net (fo=1, routed)           0.028    36.327    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_110_n_1
    SLICE_X13Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    36.350 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_62/CO[7]
                         net (fo=1, routed)           0.028    36.378    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_62_n_1
    SLICE_X13Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    36.401 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_53/CO[7]
                         net (fo=1, routed)           0.028    36.429    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_53_n_1
    SLICE_X13Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    36.452 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_96/CO[7]
                         net (fo=1, routed)           0.028    36.480    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_96_n_1
    SLICE_X13Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    36.535 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_39/CO[1]
                         net (fo=37, routed)          1.151    37.686    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[9]
    SLICE_X9Y32          LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174    37.860 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_138/O
                         net (fo=1, routed)           0.026    37.886    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_138_n_1
    SLICE_X9Y32          CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206    38.092 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_101/CO[7]
                         net (fo=1, routed)           0.028    38.120    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_101_n_1
    SLICE_X9Y33          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    38.143 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_74/CO[7]
                         net (fo=1, routed)           0.028    38.171    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_74_n_1
    SLICE_X9Y34          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    38.194 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_26/CO[7]
                         net (fo=1, routed)           0.028    38.222    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_26_n_1
    SLICE_X9Y35          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    38.245 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_23/CO[7]
                         net (fo=1, routed)           0.028    38.273    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_23_n_1
    SLICE_X9Y36          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    38.328 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_44/CO[1]
                         net (fo=37, routed)          0.571    38.899    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[8]
    SLICE_X4Y35          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    39.077 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_81/O
                         net (fo=1, routed)           0.018    39.095    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_81_n_1
    SLICE_X4Y35          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    39.333 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_38/CO[7]
                         net (fo=1, routed)           0.028    39.361    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_38_n_1
    SLICE_X4Y36          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    39.384 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_8/CO[7]
                         net (fo=1, routed)           0.028    39.412    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_8_n_1
    SLICE_X4Y37          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    39.467 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_7/CO[1]
                         net (fo=37, routed)          1.277    40.743    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[7]
    SLICE_X8Y33          LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148    40.891 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_314/O
                         net (fo=1, routed)           0.008    40.899    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_314_n_1
    SLICE_X8Y33          CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    41.094 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_215/CO[7]
                         net (fo=1, routed)           0.028    41.122    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_215_n_1
    SLICE_X8Y34          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    41.145 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_124/CO[7]
                         net (fo=1, routed)           0.028    41.173    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_124_n_1
    SLICE_X8Y35          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    41.196 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_29/CO[7]
                         net (fo=1, routed)           0.028    41.224    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_29_n_1
    SLICE_X8Y36          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    41.247 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_8/CO[7]
                         net (fo=1, routed)           0.028    41.275    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_8_n_1
    SLICE_X8Y37          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    41.330 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_2/CO[1]
                         net (fo=37, routed)          0.509    41.839    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[6]
    SLICE_X7Y32          LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178    42.017 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_223/O
                         net (fo=1, routed)           0.011    42.028    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_223_n_1
    SLICE_X7Y32          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238    42.266 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_115/CO[7]
                         net (fo=1, routed)           0.028    42.294    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_115_n_1
    SLICE_X7Y33          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    42.317 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_59/CO[7]
                         net (fo=1, routed)           0.028    42.345    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_59_n_1
    SLICE_X7Y34          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    42.368 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_7/CO[7]
                         net (fo=1, routed)           0.028    42.396    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_7_n_1
    SLICE_X7Y35          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    42.451 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_2/CO[1]
                         net (fo=37, routed)          0.474    42.925    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[5]
    SLICE_X5Y31          LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113    43.038 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_300/O
                         net (fo=1, routed)           0.023    43.061    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_300_n_1
    SLICE_X5Y31          CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    43.264 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_197/CO[7]
                         net (fo=1, routed)           0.028    43.292    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_197_n_1
    SLICE_X5Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    43.315 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_106/CO[7]
                         net (fo=1, routed)           0.028    43.343    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_106_n_1
    SLICE_X5Y33          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    43.366 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_48/CO[7]
                         net (fo=1, routed)           0.028    43.394    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_48_n_1
    SLICE_X5Y34          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    43.417 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_20/CO[7]
                         net (fo=1, routed)           0.028    43.445    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_20_n_1
    SLICE_X5Y35          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    43.500 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_19/CO[1]
                         net (fo=37, routed)          1.519    45.019    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[4]
    SLICE_X6Y31          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    45.118 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_291/O
                         net (fo=1, routed)           0.010    45.128    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_291_n_1
    SLICE_X6Y31          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    45.323 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_196/CO[7]
                         net (fo=1, routed)           0.028    45.351    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_196_n_1
    SLICE_X6Y32          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    45.374 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_105/CO[7]
                         net (fo=1, routed)           0.028    45.402    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_105_n_1
    SLICE_X6Y33          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    45.425 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_47/CO[7]
                         net (fo=1, routed)           0.028    45.453    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_47_n_1
    SLICE_X6Y34          CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097    45.550 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_18/O[1]
                         net (fo=2, routed)           0.771    46.321    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_18_n_15
    SLICE_X11Y35         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.113    46.434 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_184/O
                         net (fo=1, routed)           0.011    46.445    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_184_n_1
    SLICE_X11Y35         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    46.641 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_99/CO[7]
                         net (fo=1, routed)           0.028    46.669    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_99_n_1
    SLICE_X11Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    46.724 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_45/CO[1]
                         net (fo=37, routed)          0.384    47.107    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[2]
    SLICE_X10Y32         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148    47.255 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_358/O
                         net (fo=1, routed)           0.011    47.266    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_358_n_1
    SLICE_X10Y32         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    47.462 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_335/CO[7]
                         net (fo=1, routed)           0.028    47.490    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_335_n_1
    SLICE_X10Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.513 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_277/CO[7]
                         net (fo=1, routed)           0.028    47.541    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_277_n_1
    SLICE_X10Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.564 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_187/CO[7]
                         net (fo=1, routed)           0.028    47.592    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_187_n_1
    SLICE_X10Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.615 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_102/CO[7]
                         net (fo=1, routed)           0.028    47.643    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_102_n_1
    SLICE_X10Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    47.698 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_46/CO[1]
                         net (fo=37, routed)          0.456    48.154    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[1]
    SLICE_X12Y35         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    48.303 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_45/O
                         net (fo=1, routed)           0.011    48.314    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_45_n_1
    SLICE_X12Y35         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238    48.552 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_19/CO[7]
                         net (fo=1, routed)           0.028    48.580    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_19_n_1
    SLICE_X12Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    48.603 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_8/CO[7]
                         net (fo=1, routed)           0.028    48.631    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_8_n_1
    SLICE_X12Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068    48.699 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_5/CO[0]
                         net (fo=2, routed)           0.747    49.446    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[0]
    SLICE_X27Y45         LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.166    49.612 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_9/O
                         net (fo=1, routed)           0.384    49.996    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_9_n_1
    SLICE_X29Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194    50.190 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_2/CO[7]
                         net (fo=1, routed)           0.028    50.218    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_2_n_1
    SLICE_X29Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146    50.364 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_2/O[7]
                         net (fo=1, routed)           0.325    50.689    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result1[16]
    SLICE_X31Y47         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.117    50.806 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23/O
                         net (fo=1, routed)           0.016    50.822    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_n_1
    SLICE_X31Y47         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.086    50.908 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[16]_i_2/O
                         net (fo=1, routed)           0.219    51.127    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[16]_i_2_n_1
    SLICE_X30Y47         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116    51.243 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[16]_i_1/O
                         net (fo=1, routed)           0.060    51.303    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[16]_i_1_n_1
    SLICE_X30Y47         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.157ns  (logic 16.297ns (33.153%)  route 32.860ns (66.847%))
  Logic Levels:           172  (CARRY8=135 LUT1=2 LUT3=1 LUT5=31 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.920ns (routing 0.814ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.920     2.127    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/S_AXI_ACLK
    SLICE_X22Y42         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.223 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[28]/Q
                         net (fo=136, routed)         2.246     4.469    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s[28]
    SLICE_X33Y57         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     4.616 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_121/O
                         net (fo=1, routed)           0.010     4.626    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_121_n_1
    SLICE_X33Y57         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.226     4.852 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_72/O[5]
                         net (fo=69, routed)          2.087     6.939    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_72_n_11
    SLICE_X5Y59          LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     7.039 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_34/O
                         net (fo=1, routed)           0.017     7.056    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_34_n_1
    SLICE_X5Y59          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     7.206 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_6/CO[7]
                         net (fo=1, routed)           0.028     7.234    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_6_n_1
    SLICE_X5Y60          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.068     7.302 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___36_i_2/CO[0]
                         net (fo=37, routed)          0.562     7.864    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[31]
    SLICE_X6Y57          LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     8.041 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_57/O
                         net (fo=1, routed)           0.012     8.053    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_57_n_1
    SLICE_X6Y57          CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     8.250 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_36/CO[7]
                         net (fo=1, routed)           0.028     8.278    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_36_n_1
    SLICE_X6Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.301 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_18/CO[7]
                         net (fo=1, routed)           0.028     8.329    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_18_n_1
    SLICE_X6Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.352 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___34_i_6/CO[7]
                         net (fo=1, routed)           0.028     8.380    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___34_i_6_n_1
    SLICE_X6Y60          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     8.435 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_2/CO[1]
                         net (fo=37, routed)          0.581     9.016    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[30]
    SLICE_X7Y55          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     9.195 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_79/O
                         net (fo=1, routed)           0.011     9.206    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_79_n_1
    SLICE_X7Y55          CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     9.354 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_62/CO[7]
                         net (fo=1, routed)           0.028     9.382    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_62_n_1
    SLICE_X7Y56          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.405 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_36/CO[7]
                         net (fo=1, routed)           0.028     9.433    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_36_n_1
    SLICE_X7Y57          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.456 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_18/CO[7]
                         net (fo=1, routed)           0.028     9.484    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_18_n_1
    SLICE_X7Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.507 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_6/CO[7]
                         net (fo=1, routed)           0.028     9.535    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_6_n_1
    SLICE_X7Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     9.590 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___34_i_2/CO[1]
                         net (fo=37, routed)          0.368     9.958    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[29]
    SLICE_X8Y55          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174    10.132 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_75/O
                         net (fo=1, routed)           0.010    10.142    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_75_n_1
    SLICE_X8Y55          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    10.337 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_54/CO[7]
                         net (fo=1, routed)           0.028    10.365    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_54_n_1
    SLICE_X8Y56          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.388 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_44/CO[7]
                         net (fo=1, routed)           0.028    10.416    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_44_n_1
    SLICE_X8Y57          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.439 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_18/CO[7]
                         net (fo=1, routed)           0.028    10.467    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_18_n_1
    SLICE_X8Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.490 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_6/CO[7]
                         net (fo=1, routed)           0.028    10.518    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_6_n_1
    SLICE_X8Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    10.573 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_2/CO[1]
                         net (fo=37, routed)          0.589    11.162    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[28]
    SLICE_X9Y57          LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    11.336 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_76/O
                         net (fo=1, routed)           0.023    11.359    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_76_n_1
    SLICE_X9Y57          CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    11.562 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_54/CO[7]
                         net (fo=1, routed)           0.028    11.590    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_54_n_1
    SLICE_X9Y58          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.613 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_36/CO[7]
                         net (fo=1, routed)           0.028    11.641    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_36_n_1
    SLICE_X9Y59          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.664 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_26/CO[7]
                         net (fo=1, routed)           0.028    11.692    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_26_n_1
    SLICE_X9Y60          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.715 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_6/CO[7]
                         net (fo=1, routed)           0.028    11.743    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_6_n_1
    SLICE_X9Y61          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    11.798 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_2/CO[1]
                         net (fo=37, routed)          1.411    13.209    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[27]
    SLICE_X13Y57         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178    13.387 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_196/O
                         net (fo=1, routed)           0.009    13.396    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_196_n_1
    SLICE_X13Y57         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148    13.544 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_148/CO[7]
                         net (fo=1, routed)           0.028    13.572    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_148_n_1
    SLICE_X13Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    13.595 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_36/CO[7]
                         net (fo=1, routed)           0.028    13.623    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_36_n_1
    SLICE_X13Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    13.646 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_18/CO[7]
                         net (fo=1, routed)           0.028    13.674    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_18_n_1
    SLICE_X13Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    13.697 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_14/CO[7]
                         net (fo=1, routed)           0.028    13.725    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_14_n_1
    SLICE_X13Y61         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    13.780 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_2/CO[1]
                         net (fo=37, routed)          0.768    14.548    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[26]
    SLICE_X10Y56         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179    14.727 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_187/O
                         net (fo=1, routed)           0.011    14.738    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_187_n_1
    SLICE_X10Y56         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148    14.886 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_139/CO[7]
                         net (fo=1, routed)           0.028    14.914    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_139_n_1
    SLICE_X10Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.937 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_94/CO[7]
                         net (fo=1, routed)           0.028    14.965    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_94_n_1
    SLICE_X10Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.988 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_18/CO[7]
                         net (fo=1, routed)           0.028    15.016    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_18_n_1
    SLICE_X10Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    15.039 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_6/CO[7]
                         net (fo=1, routed)           0.028    15.067    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_6_n_1
    SLICE_X10Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    15.122 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_3/CO[1]
                         net (fo=37, routed)          0.887    16.009    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[25]
    SLICE_X11Y53         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    16.186 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_185/O
                         net (fo=1, routed)           0.010    16.196    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_185_n_1
    SLICE_X11Y53         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    16.429 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_130/CO[7]
                         net (fo=1, routed)           0.028    16.457    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_130_n_1
    SLICE_X11Y54         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    16.480 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_85/CO[7]
                         net (fo=1, routed)           0.028    16.508    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_85_n_1
    SLICE_X11Y55         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    16.531 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_40/CO[7]
                         net (fo=1, routed)           0.028    16.559    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_40_n_1
    SLICE_X11Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    16.582 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_6/CO[7]
                         net (fo=1, routed)           0.028    16.610    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_6_n_1
    SLICE_X11Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    16.665 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_2/CO[1]
                         net (fo=37, routed)          0.613    17.278    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[24]
    SLICE_X11Y50         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149    17.427 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_92/O
                         net (fo=1, routed)           0.010    17.437    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_92_n_1
    SLICE_X11Y50         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    17.670 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_31/CO[7]
                         net (fo=1, routed)           0.028    17.698    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_31_n_1
    SLICE_X11Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.721 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_8/CO[7]
                         net (fo=1, routed)           0.028    17.749    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_8_n_1
    SLICE_X11Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    17.804 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_2/CO[1]
                         net (fo=37, routed)          0.321    18.125    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[23]
    SLICE_X9Y49          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    18.303 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_77/O
                         net (fo=1, routed)           0.018    18.321    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_77_n_1
    SLICE_X9Y49          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    18.559 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_54/CO[7]
                         net (fo=1, routed)           0.028    18.587    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_54_n_1
    SLICE_X9Y50          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.610 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_60/CO[7]
                         net (fo=1, routed)           0.028    18.638    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_60_n_1
    SLICE_X9Y51          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.661 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_30/CO[7]
                         net (fo=1, routed)           0.028    18.689    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_30_n_1
    SLICE_X9Y52          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.712 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_7/CO[7]
                         net (fo=1, routed)           0.028    18.740    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_7_n_1
    SLICE_X9Y53          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    18.795 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_2/CO[1]
                         net (fo=37, routed)          0.463    19.258    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[22]
    SLICE_X5Y49          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    19.436 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_89/O
                         net (fo=1, routed)           0.018    19.454    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_89_n_1
    SLICE_X5Y49          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    19.692 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_66/CO[7]
                         net (fo=1, routed)           0.028    19.720    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_66_n_1
    SLICE_X5Y50          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    19.743 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_36/CO[7]
                         net (fo=1, routed)           0.028    19.771    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_36_n_1
    SLICE_X5Y51          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    19.794 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_26/CO[7]
                         net (fo=1, routed)           0.028    19.822    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_26_n_1
    SLICE_X5Y52          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    19.845 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_23/CO[7]
                         net (fo=1, routed)           0.028    19.873    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_23_n_1
    SLICE_X5Y53          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    19.928 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_27/CO[1]
                         net (fo=37, routed)          1.234    21.162    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[21]
    SLICE_X6Y48          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116    21.278 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_75/O
                         net (fo=1, routed)           0.010    21.288    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_75_n_1
    SLICE_X6Y48          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    21.483 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_54/CO[7]
                         net (fo=1, routed)           0.028    21.511    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_54_n_1
    SLICE_X6Y49          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    21.534 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_48/CO[7]
                         net (fo=1, routed)           0.028    21.562    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_48_n_1
    SLICE_X6Y50          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    21.585 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_18/CO[7]
                         net (fo=1, routed)           0.028    21.613    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_18_n_1
    SLICE_X6Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    21.636 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_8/CO[7]
                         net (fo=1, routed)           0.028    21.664    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_8_n_1
    SLICE_X6Y52          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    21.719 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_7/CO[1]
                         net (fo=37, routed)          0.589    22.308    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[20]
    SLICE_X10Y51         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    22.485 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_25/O
                         net (fo=1, routed)           0.010    22.495    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_25_n_1
    SLICE_X10Y51         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    22.728 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_6/CO[7]
                         net (fo=1, routed)           0.028    22.756    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_6_n_1
    SLICE_X10Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    22.811 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_2/CO[1]
                         net (fo=37, routed)          0.864    23.675    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[19]
    SLICE_X7Y47          LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    23.852 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_77/O
                         net (fo=1, routed)           0.010    23.862    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_77_n_1
    SLICE_X7Y47          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    24.095 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_54/CO[7]
                         net (fo=1, routed)           0.028    24.123    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_54_n_1
    SLICE_X7Y48          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.146 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_36/CO[7]
                         net (fo=1, routed)           0.028    24.174    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_36_n_1
    SLICE_X7Y49          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.197 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_18/CO[7]
                         net (fo=1, routed)           0.028    24.225    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_18_n_1
    SLICE_X7Y50          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.248 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_15/CO[7]
                         net (fo=1, routed)           0.028    24.276    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_15_n_1
    SLICE_X7Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    24.331 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_2/CO[1]
                         net (fo=37, routed)          1.457    25.788    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[18]
    SLICE_X6Y43          LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    25.965 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_77/O
                         net (fo=1, routed)           0.010    25.975    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_77_n_1
    SLICE_X6Y43          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    26.208 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_54/CO[7]
                         net (fo=1, routed)           0.028    26.236    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_54_n_1
    SLICE_X6Y44          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    26.259 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_36/CO[7]
                         net (fo=1, routed)           0.028    26.287    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_36_n_1
    SLICE_X6Y45          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    26.310 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_18/CO[7]
                         net (fo=1, routed)           0.028    26.338    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_18_n_1
    SLICE_X6Y46          CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086    26.424 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_6/O[2]
                         net (fo=2, routed)           0.639    27.063    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_6_n_14
    SLICE_X8Y50          LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174    27.237 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_23/O
                         net (fo=1, routed)           0.010    27.247    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_23_n_1
    SLICE_X8Y50          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    27.442 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_6/CO[7]
                         net (fo=1, routed)           0.028    27.470    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_6_n_1
    SLICE_X8Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    27.525 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_2/CO[1]
                         net (fo=37, routed)          1.040    28.565    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[16]
    SLICE_X9Y42          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150    28.715 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_61/O
                         net (fo=1, routed)           0.018    28.733    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_61_n_1
    SLICE_X9Y42          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    28.971 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_36/CO[7]
                         net (fo=1, routed)           0.028    28.999    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_36_n_1
    SLICE_X9Y43          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.022 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_18/CO[7]
                         net (fo=1, routed)           0.028    29.050    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_18_n_1
    SLICE_X9Y44          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.073 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_6/CO[7]
                         net (fo=1, routed)           0.028    29.101    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_6_n_1
    SLICE_X9Y45          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    29.156 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_2/CO[1]
                         net (fo=37, routed)          0.555    29.711    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[15]
    SLICE_X10Y40         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116    29.827 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_246/O
                         net (fo=1, routed)           0.010    29.837    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_246_n_1
    SLICE_X10Y40         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    30.032 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_180/CO[7]
                         net (fo=1, routed)           0.028    30.060    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_180_n_1
    SLICE_X10Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097    30.157 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_36/O[1]
                         net (fo=2, routed)           0.695    30.852    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_36_n_15
    SLICE_X7Y40          LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148    31.000 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_186/O
                         net (fo=1, routed)           0.011    31.011    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_186_n_1
    SLICE_X7Y40          CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    31.207 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_108/CO[7]
                         net (fo=1, routed)           0.028    31.235    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_108_n_1
    SLICE_X7Y41          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    31.258 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_18/CO[7]
                         net (fo=1, routed)           0.028    31.286    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_18_n_1
    SLICE_X7Y42          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    31.309 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_6/CO[7]
                         net (fo=1, routed)           0.028    31.337    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_6_n_1
    SLICE_X7Y43          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    31.392 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_2/CO[1]
                         net (fo=37, routed)          1.126    32.518    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[13]
    SLICE_X11Y40         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149    32.667 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_232/O
                         net (fo=1, routed)           0.010    32.677    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_232_n_1
    SLICE_X11Y40         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    32.910 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_162/CO[7]
                         net (fo=1, routed)           0.028    32.938    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_162_n_1
    SLICE_X11Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    32.961 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_99/CO[7]
                         net (fo=1, routed)           0.028    32.989    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_99_n_1
    SLICE_X11Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.012 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_50/CO[7]
                         net (fo=1, routed)           0.028    33.040    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_50_n_1
    SLICE_X11Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.063 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_6/CO[7]
                         net (fo=1, routed)           0.028    33.091    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_6_n_1
    SLICE_X11Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    33.146 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_2/CO[1]
                         net (fo=37, routed)          0.483    33.630    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[12]
    SLICE_X12Y40         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174    33.804 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_223/O
                         net (fo=1, routed)           0.011    33.815    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_223_n_1
    SLICE_X12Y40         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    34.011 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_153/CO[7]
                         net (fo=1, routed)           0.028    34.039    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_153_n_1
    SLICE_X12Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    34.062 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_90/CO[7]
                         net (fo=1, routed)           0.028    34.090    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_90_n_1
    SLICE_X12Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    34.113 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_41/CO[7]
                         net (fo=1, routed)           0.028    34.141    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_41_n_1
    SLICE_X12Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    34.164 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_17/CO[7]
                         net (fo=1, routed)           0.028    34.192    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_17_n_1
    SLICE_X12Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    34.247 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_2/CO[1]
                         net (fo=37, routed)          0.476    34.723    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[11]
    SLICE_X13Y40         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176    34.899 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_116/O
                         net (fo=1, routed)           0.008    34.907    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_116_n_1
    SLICE_X13Y40         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    35.102 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_96/CO[7]
                         net (fo=1, routed)           0.028    35.130    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_96_n_1
    SLICE_X13Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.153 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_89/CO[7]
                         net (fo=1, routed)           0.028    35.181    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_89_n_1
    SLICE_X13Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.204 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_40/CO[7]
                         net (fo=1, routed)           0.028    35.232    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_40_n_1
    SLICE_X13Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.255 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_16/CO[7]
                         net (fo=1, routed)           0.028    35.283    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_16_n_1
    SLICE_X13Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    35.338 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_3/CO[1]
                         net (fo=37, routed)          0.619    35.956    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[10]
    SLICE_X13Y32         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100    36.056 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_148/O
                         net (fo=1, routed)           0.010    36.066    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_148_n_1
    SLICE_X13Y32         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    36.299 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_110/CO[7]
                         net (fo=1, routed)           0.028    36.327    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_110_n_1
    SLICE_X13Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    36.350 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_62/CO[7]
                         net (fo=1, routed)           0.028    36.378    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_62_n_1
    SLICE_X13Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    36.401 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_53/CO[7]
                         net (fo=1, routed)           0.028    36.429    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_53_n_1
    SLICE_X13Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    36.452 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_96/CO[7]
                         net (fo=1, routed)           0.028    36.480    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_96_n_1
    SLICE_X13Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    36.535 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_39/CO[1]
                         net (fo=37, routed)          1.151    37.686    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[9]
    SLICE_X9Y32          LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174    37.860 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_138/O
                         net (fo=1, routed)           0.026    37.886    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_138_n_1
    SLICE_X9Y32          CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206    38.092 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_101/CO[7]
                         net (fo=1, routed)           0.028    38.120    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_101_n_1
    SLICE_X9Y33          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    38.143 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_74/CO[7]
                         net (fo=1, routed)           0.028    38.171    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_74_n_1
    SLICE_X9Y34          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    38.194 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_26/CO[7]
                         net (fo=1, routed)           0.028    38.222    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_26_n_1
    SLICE_X9Y35          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    38.245 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_23/CO[7]
                         net (fo=1, routed)           0.028    38.273    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_23_n_1
    SLICE_X9Y36          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    38.328 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_44/CO[1]
                         net (fo=37, routed)          0.571    38.899    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[8]
    SLICE_X4Y35          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    39.077 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_81/O
                         net (fo=1, routed)           0.018    39.095    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_81_n_1
    SLICE_X4Y35          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    39.333 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_38/CO[7]
                         net (fo=1, routed)           0.028    39.361    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_38_n_1
    SLICE_X4Y36          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    39.384 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_8/CO[7]
                         net (fo=1, routed)           0.028    39.412    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_8_n_1
    SLICE_X4Y37          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    39.467 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_7/CO[1]
                         net (fo=37, routed)          1.277    40.743    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[7]
    SLICE_X8Y33          LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148    40.891 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_314/O
                         net (fo=1, routed)           0.008    40.899    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_314_n_1
    SLICE_X8Y33          CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    41.094 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_215/CO[7]
                         net (fo=1, routed)           0.028    41.122    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_215_n_1
    SLICE_X8Y34          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    41.145 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_124/CO[7]
                         net (fo=1, routed)           0.028    41.173    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_124_n_1
    SLICE_X8Y35          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    41.196 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_29/CO[7]
                         net (fo=1, routed)           0.028    41.224    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_29_n_1
    SLICE_X8Y36          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    41.247 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_8/CO[7]
                         net (fo=1, routed)           0.028    41.275    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_8_n_1
    SLICE_X8Y37          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    41.330 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_2/CO[1]
                         net (fo=37, routed)          0.509    41.839    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[6]
    SLICE_X7Y32          LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178    42.017 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_223/O
                         net (fo=1, routed)           0.011    42.028    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_223_n_1
    SLICE_X7Y32          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238    42.266 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_115/CO[7]
                         net (fo=1, routed)           0.028    42.294    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_115_n_1
    SLICE_X7Y33          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    42.317 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_59/CO[7]
                         net (fo=1, routed)           0.028    42.345    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_59_n_1
    SLICE_X7Y34          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    42.368 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_7/CO[7]
                         net (fo=1, routed)           0.028    42.396    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_7_n_1
    SLICE_X7Y35          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    42.451 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_2/CO[1]
                         net (fo=37, routed)          0.474    42.925    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[5]
    SLICE_X5Y31          LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113    43.038 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_300/O
                         net (fo=1, routed)           0.023    43.061    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_300_n_1
    SLICE_X5Y31          CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    43.264 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_197/CO[7]
                         net (fo=1, routed)           0.028    43.292    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_197_n_1
    SLICE_X5Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    43.315 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_106/CO[7]
                         net (fo=1, routed)           0.028    43.343    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_106_n_1
    SLICE_X5Y33          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    43.366 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_48/CO[7]
                         net (fo=1, routed)           0.028    43.394    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_48_n_1
    SLICE_X5Y34          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    43.417 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_20/CO[7]
                         net (fo=1, routed)           0.028    43.445    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_20_n_1
    SLICE_X5Y35          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    43.500 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_19/CO[1]
                         net (fo=37, routed)          1.519    45.019    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[4]
    SLICE_X6Y31          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    45.118 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_291/O
                         net (fo=1, routed)           0.010    45.128    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_291_n_1
    SLICE_X6Y31          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    45.323 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_196/CO[7]
                         net (fo=1, routed)           0.028    45.351    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_196_n_1
    SLICE_X6Y32          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    45.374 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_105/CO[7]
                         net (fo=1, routed)           0.028    45.402    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_105_n_1
    SLICE_X6Y33          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    45.425 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_47/CO[7]
                         net (fo=1, routed)           0.028    45.453    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_47_n_1
    SLICE_X6Y34          CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097    45.550 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_18/O[1]
                         net (fo=2, routed)           0.771    46.321    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_18_n_15
    SLICE_X11Y35         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.113    46.434 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_184/O
                         net (fo=1, routed)           0.011    46.445    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_184_n_1
    SLICE_X11Y35         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    46.641 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_99/CO[7]
                         net (fo=1, routed)           0.028    46.669    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_99_n_1
    SLICE_X11Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    46.724 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_45/CO[1]
                         net (fo=37, routed)          0.384    47.107    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[2]
    SLICE_X10Y32         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148    47.255 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_358/O
                         net (fo=1, routed)           0.011    47.266    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_358_n_1
    SLICE_X10Y32         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    47.462 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_335/CO[7]
                         net (fo=1, routed)           0.028    47.490    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_335_n_1
    SLICE_X10Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.513 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_277/CO[7]
                         net (fo=1, routed)           0.028    47.541    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_277_n_1
    SLICE_X10Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.564 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_187/CO[7]
                         net (fo=1, routed)           0.028    47.592    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_187_n_1
    SLICE_X10Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.615 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_102/CO[7]
                         net (fo=1, routed)           0.028    47.643    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_102_n_1
    SLICE_X10Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    47.698 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_46/CO[1]
                         net (fo=37, routed)          0.456    48.154    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[1]
    SLICE_X12Y35         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    48.303 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_45/O
                         net (fo=1, routed)           0.011    48.314    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_45_n_1
    SLICE_X12Y35         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238    48.552 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_19/CO[7]
                         net (fo=1, routed)           0.028    48.580    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_19_n_1
    SLICE_X12Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    48.603 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_8/CO[7]
                         net (fo=1, routed)           0.028    48.631    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_8_n_1
    SLICE_X12Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068    48.699 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_5/CO[0]
                         net (fo=2, routed)           0.747    49.446    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[0]
    SLICE_X27Y45         LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.166    49.612 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_9/O
                         net (fo=1, routed)           0.384    49.996    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_9_n_1
    SLICE_X29Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.285    50.281 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_2/O[5]
                         net (fo=1, routed)           0.409    50.690    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result1[6]
    SLICE_X31Y45         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.151    50.841 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16/O
                         net (fo=1, routed)           0.016    50.857    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_n_1
    SLICE_X31Y45         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.086    50.943 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[6]_i_2/O
                         net (fo=1, routed)           0.217    51.160    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[6]_i_2_n_1
    SLICE_X30Y45         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064    51.224 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[6]_i_1/O
                         net (fo=1, routed)           0.060    51.284    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[6]_i_1_n_1
    SLICE_X30Y45         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.132ns  (logic 16.204ns (32.980%)  route 32.928ns (67.019%))
  Logic Levels:           172  (CARRY8=135 LUT1=2 LUT3=1 LUT4=1 LUT5=32 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.920ns (routing 0.814ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.920     2.127    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/S_AXI_ACLK
    SLICE_X22Y42         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.223 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[28]/Q
                         net (fo=136, routed)         2.246     4.469    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s[28]
    SLICE_X33Y57         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     4.616 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_121/O
                         net (fo=1, routed)           0.010     4.626    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_121_n_1
    SLICE_X33Y57         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.226     4.852 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_72/O[5]
                         net (fo=69, routed)          2.087     6.939    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_72_n_11
    SLICE_X5Y59          LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     7.039 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_34/O
                         net (fo=1, routed)           0.017     7.056    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_34_n_1
    SLICE_X5Y59          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     7.206 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_6/CO[7]
                         net (fo=1, routed)           0.028     7.234    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_6_n_1
    SLICE_X5Y60          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.068     7.302 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___36_i_2/CO[0]
                         net (fo=37, routed)          0.562     7.864    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[31]
    SLICE_X6Y57          LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     8.041 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_57/O
                         net (fo=1, routed)           0.012     8.053    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_57_n_1
    SLICE_X6Y57          CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     8.250 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_36/CO[7]
                         net (fo=1, routed)           0.028     8.278    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_36_n_1
    SLICE_X6Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.301 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_18/CO[7]
                         net (fo=1, routed)           0.028     8.329    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_18_n_1
    SLICE_X6Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.352 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___34_i_6/CO[7]
                         net (fo=1, routed)           0.028     8.380    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___34_i_6_n_1
    SLICE_X6Y60          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     8.435 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_2/CO[1]
                         net (fo=37, routed)          0.581     9.016    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[30]
    SLICE_X7Y55          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     9.195 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_79/O
                         net (fo=1, routed)           0.011     9.206    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_79_n_1
    SLICE_X7Y55          CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     9.354 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_62/CO[7]
                         net (fo=1, routed)           0.028     9.382    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_62_n_1
    SLICE_X7Y56          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.405 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_36/CO[7]
                         net (fo=1, routed)           0.028     9.433    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_36_n_1
    SLICE_X7Y57          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.456 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_18/CO[7]
                         net (fo=1, routed)           0.028     9.484    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_18_n_1
    SLICE_X7Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.507 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_6/CO[7]
                         net (fo=1, routed)           0.028     9.535    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_6_n_1
    SLICE_X7Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     9.590 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___34_i_2/CO[1]
                         net (fo=37, routed)          0.368     9.958    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[29]
    SLICE_X8Y55          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174    10.132 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_75/O
                         net (fo=1, routed)           0.010    10.142    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_75_n_1
    SLICE_X8Y55          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    10.337 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_54/CO[7]
                         net (fo=1, routed)           0.028    10.365    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_54_n_1
    SLICE_X8Y56          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.388 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_44/CO[7]
                         net (fo=1, routed)           0.028    10.416    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_44_n_1
    SLICE_X8Y57          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.439 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_18/CO[7]
                         net (fo=1, routed)           0.028    10.467    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_18_n_1
    SLICE_X8Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.490 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_6/CO[7]
                         net (fo=1, routed)           0.028    10.518    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_6_n_1
    SLICE_X8Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    10.573 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_2/CO[1]
                         net (fo=37, routed)          0.589    11.162    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[28]
    SLICE_X9Y57          LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    11.336 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_76/O
                         net (fo=1, routed)           0.023    11.359    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_76_n_1
    SLICE_X9Y57          CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    11.562 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_54/CO[7]
                         net (fo=1, routed)           0.028    11.590    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_54_n_1
    SLICE_X9Y58          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.613 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_36/CO[7]
                         net (fo=1, routed)           0.028    11.641    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_36_n_1
    SLICE_X9Y59          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.664 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_26/CO[7]
                         net (fo=1, routed)           0.028    11.692    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_26_n_1
    SLICE_X9Y60          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.715 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_6/CO[7]
                         net (fo=1, routed)           0.028    11.743    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_6_n_1
    SLICE_X9Y61          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    11.798 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_2/CO[1]
                         net (fo=37, routed)          1.411    13.209    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[27]
    SLICE_X13Y57         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178    13.387 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_196/O
                         net (fo=1, routed)           0.009    13.396    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_196_n_1
    SLICE_X13Y57         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148    13.544 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_148/CO[7]
                         net (fo=1, routed)           0.028    13.572    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_148_n_1
    SLICE_X13Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    13.595 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_36/CO[7]
                         net (fo=1, routed)           0.028    13.623    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_36_n_1
    SLICE_X13Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    13.646 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_18/CO[7]
                         net (fo=1, routed)           0.028    13.674    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_18_n_1
    SLICE_X13Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    13.697 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_14/CO[7]
                         net (fo=1, routed)           0.028    13.725    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_14_n_1
    SLICE_X13Y61         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    13.780 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_2/CO[1]
                         net (fo=37, routed)          0.768    14.548    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[26]
    SLICE_X10Y56         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179    14.727 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_187/O
                         net (fo=1, routed)           0.011    14.738    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_187_n_1
    SLICE_X10Y56         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148    14.886 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_139/CO[7]
                         net (fo=1, routed)           0.028    14.914    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_139_n_1
    SLICE_X10Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.937 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_94/CO[7]
                         net (fo=1, routed)           0.028    14.965    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_94_n_1
    SLICE_X10Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.988 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_18/CO[7]
                         net (fo=1, routed)           0.028    15.016    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_18_n_1
    SLICE_X10Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    15.039 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_6/CO[7]
                         net (fo=1, routed)           0.028    15.067    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_6_n_1
    SLICE_X10Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    15.122 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_3/CO[1]
                         net (fo=37, routed)          0.887    16.009    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[25]
    SLICE_X11Y53         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    16.186 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_185/O
                         net (fo=1, routed)           0.010    16.196    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_185_n_1
    SLICE_X11Y53         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    16.429 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_130/CO[7]
                         net (fo=1, routed)           0.028    16.457    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_130_n_1
    SLICE_X11Y54         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    16.480 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_85/CO[7]
                         net (fo=1, routed)           0.028    16.508    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_85_n_1
    SLICE_X11Y55         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    16.531 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_40/CO[7]
                         net (fo=1, routed)           0.028    16.559    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_40_n_1
    SLICE_X11Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    16.582 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_6/CO[7]
                         net (fo=1, routed)           0.028    16.610    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_6_n_1
    SLICE_X11Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    16.665 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_2/CO[1]
                         net (fo=37, routed)          0.613    17.278    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[24]
    SLICE_X11Y50         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149    17.427 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_92/O
                         net (fo=1, routed)           0.010    17.437    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_92_n_1
    SLICE_X11Y50         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    17.670 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_31/CO[7]
                         net (fo=1, routed)           0.028    17.698    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_31_n_1
    SLICE_X11Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.721 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_8/CO[7]
                         net (fo=1, routed)           0.028    17.749    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_8_n_1
    SLICE_X11Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    17.804 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_2/CO[1]
                         net (fo=37, routed)          0.321    18.125    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[23]
    SLICE_X9Y49          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    18.303 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_77/O
                         net (fo=1, routed)           0.018    18.321    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_77_n_1
    SLICE_X9Y49          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    18.559 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_54/CO[7]
                         net (fo=1, routed)           0.028    18.587    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_54_n_1
    SLICE_X9Y50          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.610 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_60/CO[7]
                         net (fo=1, routed)           0.028    18.638    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_60_n_1
    SLICE_X9Y51          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.661 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_30/CO[7]
                         net (fo=1, routed)           0.028    18.689    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_30_n_1
    SLICE_X9Y52          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.712 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_7/CO[7]
                         net (fo=1, routed)           0.028    18.740    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_7_n_1
    SLICE_X9Y53          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    18.795 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_2/CO[1]
                         net (fo=37, routed)          0.463    19.258    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[22]
    SLICE_X5Y49          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    19.436 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_89/O
                         net (fo=1, routed)           0.018    19.454    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_89_n_1
    SLICE_X5Y49          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    19.692 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_66/CO[7]
                         net (fo=1, routed)           0.028    19.720    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_66_n_1
    SLICE_X5Y50          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    19.743 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_36/CO[7]
                         net (fo=1, routed)           0.028    19.771    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_36_n_1
    SLICE_X5Y51          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    19.794 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_26/CO[7]
                         net (fo=1, routed)           0.028    19.822    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_26_n_1
    SLICE_X5Y52          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    19.845 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_23/CO[7]
                         net (fo=1, routed)           0.028    19.873    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_23_n_1
    SLICE_X5Y53          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    19.928 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_27/CO[1]
                         net (fo=37, routed)          1.234    21.162    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[21]
    SLICE_X6Y48          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116    21.278 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_75/O
                         net (fo=1, routed)           0.010    21.288    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_75_n_1
    SLICE_X6Y48          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    21.483 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_54/CO[7]
                         net (fo=1, routed)           0.028    21.511    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_54_n_1
    SLICE_X6Y49          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    21.534 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_48/CO[7]
                         net (fo=1, routed)           0.028    21.562    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_48_n_1
    SLICE_X6Y50          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    21.585 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_18/CO[7]
                         net (fo=1, routed)           0.028    21.613    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_18_n_1
    SLICE_X6Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    21.636 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_8/CO[7]
                         net (fo=1, routed)           0.028    21.664    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_8_n_1
    SLICE_X6Y52          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    21.719 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_7/CO[1]
                         net (fo=37, routed)          0.589    22.308    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[20]
    SLICE_X10Y51         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    22.485 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_25/O
                         net (fo=1, routed)           0.010    22.495    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_25_n_1
    SLICE_X10Y51         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    22.728 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_6/CO[7]
                         net (fo=1, routed)           0.028    22.756    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_6_n_1
    SLICE_X10Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    22.811 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_2/CO[1]
                         net (fo=37, routed)          0.864    23.675    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[19]
    SLICE_X7Y47          LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    23.852 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_77/O
                         net (fo=1, routed)           0.010    23.862    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_77_n_1
    SLICE_X7Y47          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    24.095 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_54/CO[7]
                         net (fo=1, routed)           0.028    24.123    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_54_n_1
    SLICE_X7Y48          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.146 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_36/CO[7]
                         net (fo=1, routed)           0.028    24.174    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_36_n_1
    SLICE_X7Y49          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.197 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_18/CO[7]
                         net (fo=1, routed)           0.028    24.225    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_18_n_1
    SLICE_X7Y50          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.248 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_15/CO[7]
                         net (fo=1, routed)           0.028    24.276    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_15_n_1
    SLICE_X7Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    24.331 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_2/CO[1]
                         net (fo=37, routed)          1.457    25.788    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[18]
    SLICE_X6Y43          LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    25.965 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_77/O
                         net (fo=1, routed)           0.010    25.975    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_77_n_1
    SLICE_X6Y43          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    26.208 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_54/CO[7]
                         net (fo=1, routed)           0.028    26.236    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_54_n_1
    SLICE_X6Y44          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    26.259 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_36/CO[7]
                         net (fo=1, routed)           0.028    26.287    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_36_n_1
    SLICE_X6Y45          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    26.310 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_18/CO[7]
                         net (fo=1, routed)           0.028    26.338    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_18_n_1
    SLICE_X6Y46          CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086    26.424 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_6/O[2]
                         net (fo=2, routed)           0.639    27.063    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_6_n_14
    SLICE_X8Y50          LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174    27.237 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_23/O
                         net (fo=1, routed)           0.010    27.247    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_23_n_1
    SLICE_X8Y50          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    27.442 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_6/CO[7]
                         net (fo=1, routed)           0.028    27.470    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_6_n_1
    SLICE_X8Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    27.525 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_2/CO[1]
                         net (fo=37, routed)          1.040    28.565    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[16]
    SLICE_X9Y42          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150    28.715 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_61/O
                         net (fo=1, routed)           0.018    28.733    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_61_n_1
    SLICE_X9Y42          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    28.971 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_36/CO[7]
                         net (fo=1, routed)           0.028    28.999    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_36_n_1
    SLICE_X9Y43          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.022 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_18/CO[7]
                         net (fo=1, routed)           0.028    29.050    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_18_n_1
    SLICE_X9Y44          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.073 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_6/CO[7]
                         net (fo=1, routed)           0.028    29.101    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_6_n_1
    SLICE_X9Y45          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    29.156 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_2/CO[1]
                         net (fo=37, routed)          0.555    29.711    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[15]
    SLICE_X10Y40         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116    29.827 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_246/O
                         net (fo=1, routed)           0.010    29.837    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_246_n_1
    SLICE_X10Y40         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    30.032 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_180/CO[7]
                         net (fo=1, routed)           0.028    30.060    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_180_n_1
    SLICE_X10Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097    30.157 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_36/O[1]
                         net (fo=2, routed)           0.695    30.852    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_36_n_15
    SLICE_X7Y40          LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148    31.000 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_186/O
                         net (fo=1, routed)           0.011    31.011    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_186_n_1
    SLICE_X7Y40          CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    31.207 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_108/CO[7]
                         net (fo=1, routed)           0.028    31.235    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_108_n_1
    SLICE_X7Y41          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    31.258 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_18/CO[7]
                         net (fo=1, routed)           0.028    31.286    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_18_n_1
    SLICE_X7Y42          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    31.309 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_6/CO[7]
                         net (fo=1, routed)           0.028    31.337    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_6_n_1
    SLICE_X7Y43          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    31.392 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_2/CO[1]
                         net (fo=37, routed)          1.126    32.518    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[13]
    SLICE_X11Y40         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149    32.667 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_232/O
                         net (fo=1, routed)           0.010    32.677    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_232_n_1
    SLICE_X11Y40         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    32.910 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_162/CO[7]
                         net (fo=1, routed)           0.028    32.938    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_162_n_1
    SLICE_X11Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    32.961 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_99/CO[7]
                         net (fo=1, routed)           0.028    32.989    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_99_n_1
    SLICE_X11Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.012 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_50/CO[7]
                         net (fo=1, routed)           0.028    33.040    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_50_n_1
    SLICE_X11Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.063 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_6/CO[7]
                         net (fo=1, routed)           0.028    33.091    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_6_n_1
    SLICE_X11Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    33.146 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_2/CO[1]
                         net (fo=37, routed)          0.483    33.630    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[12]
    SLICE_X12Y40         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174    33.804 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_223/O
                         net (fo=1, routed)           0.011    33.815    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_223_n_1
    SLICE_X12Y40         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    34.011 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_153/CO[7]
                         net (fo=1, routed)           0.028    34.039    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_153_n_1
    SLICE_X12Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    34.062 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_90/CO[7]
                         net (fo=1, routed)           0.028    34.090    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_90_n_1
    SLICE_X12Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    34.113 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_41/CO[7]
                         net (fo=1, routed)           0.028    34.141    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_41_n_1
    SLICE_X12Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    34.164 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_17/CO[7]
                         net (fo=1, routed)           0.028    34.192    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_17_n_1
    SLICE_X12Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    34.247 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_2/CO[1]
                         net (fo=37, routed)          0.476    34.723    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[11]
    SLICE_X13Y40         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176    34.899 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_116/O
                         net (fo=1, routed)           0.008    34.907    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_116_n_1
    SLICE_X13Y40         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    35.102 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_96/CO[7]
                         net (fo=1, routed)           0.028    35.130    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_96_n_1
    SLICE_X13Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.153 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_89/CO[7]
                         net (fo=1, routed)           0.028    35.181    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_89_n_1
    SLICE_X13Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.204 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_40/CO[7]
                         net (fo=1, routed)           0.028    35.232    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_40_n_1
    SLICE_X13Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.255 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_16/CO[7]
                         net (fo=1, routed)           0.028    35.283    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_16_n_1
    SLICE_X13Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    35.338 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_3/CO[1]
                         net (fo=37, routed)          0.619    35.956    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[10]
    SLICE_X13Y32         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100    36.056 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_148/O
                         net (fo=1, routed)           0.010    36.066    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_148_n_1
    SLICE_X13Y32         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    36.299 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_110/CO[7]
                         net (fo=1, routed)           0.028    36.327    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_110_n_1
    SLICE_X13Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    36.350 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_62/CO[7]
                         net (fo=1, routed)           0.028    36.378    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_62_n_1
    SLICE_X13Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    36.401 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_53/CO[7]
                         net (fo=1, routed)           0.028    36.429    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_53_n_1
    SLICE_X13Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    36.452 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_96/CO[7]
                         net (fo=1, routed)           0.028    36.480    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_96_n_1
    SLICE_X13Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    36.535 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_39/CO[1]
                         net (fo=37, routed)          1.151    37.686    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[9]
    SLICE_X9Y32          LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174    37.860 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_138/O
                         net (fo=1, routed)           0.026    37.886    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_138_n_1
    SLICE_X9Y32          CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206    38.092 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_101/CO[7]
                         net (fo=1, routed)           0.028    38.120    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_101_n_1
    SLICE_X9Y33          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    38.143 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_74/CO[7]
                         net (fo=1, routed)           0.028    38.171    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_74_n_1
    SLICE_X9Y34          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    38.194 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_26/CO[7]
                         net (fo=1, routed)           0.028    38.222    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_26_n_1
    SLICE_X9Y35          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    38.245 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_23/CO[7]
                         net (fo=1, routed)           0.028    38.273    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_23_n_1
    SLICE_X9Y36          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    38.328 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_44/CO[1]
                         net (fo=37, routed)          0.571    38.899    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[8]
    SLICE_X4Y35          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    39.077 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_81/O
                         net (fo=1, routed)           0.018    39.095    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_81_n_1
    SLICE_X4Y35          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    39.333 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_38/CO[7]
                         net (fo=1, routed)           0.028    39.361    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_38_n_1
    SLICE_X4Y36          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    39.384 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_8/CO[7]
                         net (fo=1, routed)           0.028    39.412    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_8_n_1
    SLICE_X4Y37          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    39.467 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_7/CO[1]
                         net (fo=37, routed)          1.277    40.743    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[7]
    SLICE_X8Y33          LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148    40.891 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_314/O
                         net (fo=1, routed)           0.008    40.899    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_314_n_1
    SLICE_X8Y33          CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    41.094 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_215/CO[7]
                         net (fo=1, routed)           0.028    41.122    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_215_n_1
    SLICE_X8Y34          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    41.145 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_124/CO[7]
                         net (fo=1, routed)           0.028    41.173    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_124_n_1
    SLICE_X8Y35          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    41.196 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_29/CO[7]
                         net (fo=1, routed)           0.028    41.224    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_29_n_1
    SLICE_X8Y36          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    41.247 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_8/CO[7]
                         net (fo=1, routed)           0.028    41.275    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_8_n_1
    SLICE_X8Y37          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    41.330 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_2/CO[1]
                         net (fo=37, routed)          0.509    41.839    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[6]
    SLICE_X7Y32          LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178    42.017 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_223/O
                         net (fo=1, routed)           0.011    42.028    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_223_n_1
    SLICE_X7Y32          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238    42.266 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_115/CO[7]
                         net (fo=1, routed)           0.028    42.294    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_115_n_1
    SLICE_X7Y33          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    42.317 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_59/CO[7]
                         net (fo=1, routed)           0.028    42.345    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_59_n_1
    SLICE_X7Y34          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    42.368 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_7/CO[7]
                         net (fo=1, routed)           0.028    42.396    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_7_n_1
    SLICE_X7Y35          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    42.451 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_2/CO[1]
                         net (fo=37, routed)          0.474    42.925    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[5]
    SLICE_X5Y31          LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113    43.038 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_300/O
                         net (fo=1, routed)           0.023    43.061    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_300_n_1
    SLICE_X5Y31          CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    43.264 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_197/CO[7]
                         net (fo=1, routed)           0.028    43.292    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_197_n_1
    SLICE_X5Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    43.315 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_106/CO[7]
                         net (fo=1, routed)           0.028    43.343    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_106_n_1
    SLICE_X5Y33          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    43.366 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_48/CO[7]
                         net (fo=1, routed)           0.028    43.394    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_48_n_1
    SLICE_X5Y34          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    43.417 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_20/CO[7]
                         net (fo=1, routed)           0.028    43.445    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_20_n_1
    SLICE_X5Y35          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    43.500 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_19/CO[1]
                         net (fo=37, routed)          1.519    45.019    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[4]
    SLICE_X6Y31          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    45.118 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_291/O
                         net (fo=1, routed)           0.010    45.128    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_291_n_1
    SLICE_X6Y31          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    45.323 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_196/CO[7]
                         net (fo=1, routed)           0.028    45.351    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_196_n_1
    SLICE_X6Y32          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    45.374 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_105/CO[7]
                         net (fo=1, routed)           0.028    45.402    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_105_n_1
    SLICE_X6Y33          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    45.425 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_47/CO[7]
                         net (fo=1, routed)           0.028    45.453    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_47_n_1
    SLICE_X6Y34          CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097    45.550 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_18/O[1]
                         net (fo=2, routed)           0.771    46.321    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_18_n_15
    SLICE_X11Y35         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.113    46.434 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_184/O
                         net (fo=1, routed)           0.011    46.445    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_184_n_1
    SLICE_X11Y35         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    46.641 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_99/CO[7]
                         net (fo=1, routed)           0.028    46.669    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_99_n_1
    SLICE_X11Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    46.724 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_45/CO[1]
                         net (fo=37, routed)          0.384    47.107    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[2]
    SLICE_X10Y32         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148    47.255 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_358/O
                         net (fo=1, routed)           0.011    47.266    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_358_n_1
    SLICE_X10Y32         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    47.462 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_335/CO[7]
                         net (fo=1, routed)           0.028    47.490    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_335_n_1
    SLICE_X10Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.513 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_277/CO[7]
                         net (fo=1, routed)           0.028    47.541    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_277_n_1
    SLICE_X10Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.564 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_187/CO[7]
                         net (fo=1, routed)           0.028    47.592    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_187_n_1
    SLICE_X10Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.615 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_102/CO[7]
                         net (fo=1, routed)           0.028    47.643    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_102_n_1
    SLICE_X10Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    47.698 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_46/CO[1]
                         net (fo=37, routed)          0.456    48.154    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[1]
    SLICE_X12Y35         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    48.303 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_45/O
                         net (fo=1, routed)           0.011    48.314    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_45_n_1
    SLICE_X12Y35         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238    48.552 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_19/CO[7]
                         net (fo=1, routed)           0.028    48.580    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_19_n_1
    SLICE_X12Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    48.603 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_8/CO[7]
                         net (fo=1, routed)           0.028    48.631    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_8_n_1
    SLICE_X12Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068    48.699 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_5/CO[0]
                         net (fo=2, routed)           0.747    49.446    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[0]
    SLICE_X27Y45         LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.166    49.612 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_9/O
                         net (fo=1, routed)           0.384    49.996    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_9_n_1
    SLICE_X29Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.139    50.135 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_2/O[0]
                         net (fo=1, routed)           0.388    50.523    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result1[1]
    SLICE_X31Y44         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063    50.586 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[1]_i_5/O
                         net (fo=1, routed)           0.128    50.714    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[1]_i_5_n_1
    SLICE_X30Y44         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177    50.891 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[1]_i_2/O
                         net (fo=1, routed)           0.172    51.063    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[1]_i_2_n_1
    SLICE_X28Y45         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114    51.177 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[1]_i_1/O
                         net (fo=1, routed)           0.082    51.259    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[1]_i_1_n_1
    SLICE_X28Y45         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.116ns  (logic 16.351ns (33.290%)  route 32.765ns (66.709%))
  Logic Levels:           173  (CARRY8=137 LUT1=2 LUT3=1 LUT5=32 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.920ns (routing 0.814ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.920     2.127    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/S_AXI_ACLK
    SLICE_X22Y42         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.223 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[28]/Q
                         net (fo=136, routed)         2.246     4.469    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s[28]
    SLICE_X33Y57         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     4.616 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_121/O
                         net (fo=1, routed)           0.010     4.626    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_121_n_1
    SLICE_X33Y57         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.226     4.852 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_72/O[5]
                         net (fo=69, routed)          2.087     6.939    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_72_n_11
    SLICE_X5Y59          LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     7.039 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_34/O
                         net (fo=1, routed)           0.017     7.056    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_34_n_1
    SLICE_X5Y59          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     7.206 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_6/CO[7]
                         net (fo=1, routed)           0.028     7.234    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_6_n_1
    SLICE_X5Y60          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.068     7.302 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___36_i_2/CO[0]
                         net (fo=37, routed)          0.562     7.864    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[31]
    SLICE_X6Y57          LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     8.041 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_57/O
                         net (fo=1, routed)           0.012     8.053    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_57_n_1
    SLICE_X6Y57          CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     8.250 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_36/CO[7]
                         net (fo=1, routed)           0.028     8.278    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_36_n_1
    SLICE_X6Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.301 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_18/CO[7]
                         net (fo=1, routed)           0.028     8.329    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_18_n_1
    SLICE_X6Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.352 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___34_i_6/CO[7]
                         net (fo=1, routed)           0.028     8.380    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___34_i_6_n_1
    SLICE_X6Y60          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     8.435 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_2/CO[1]
                         net (fo=37, routed)          0.581     9.016    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[30]
    SLICE_X7Y55          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     9.195 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_79/O
                         net (fo=1, routed)           0.011     9.206    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_79_n_1
    SLICE_X7Y55          CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     9.354 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_62/CO[7]
                         net (fo=1, routed)           0.028     9.382    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_62_n_1
    SLICE_X7Y56          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.405 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_36/CO[7]
                         net (fo=1, routed)           0.028     9.433    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_36_n_1
    SLICE_X7Y57          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.456 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_18/CO[7]
                         net (fo=1, routed)           0.028     9.484    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_18_n_1
    SLICE_X7Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.507 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_6/CO[7]
                         net (fo=1, routed)           0.028     9.535    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_6_n_1
    SLICE_X7Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     9.590 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___34_i_2/CO[1]
                         net (fo=37, routed)          0.368     9.958    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[29]
    SLICE_X8Y55          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174    10.132 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_75/O
                         net (fo=1, routed)           0.010    10.142    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_75_n_1
    SLICE_X8Y55          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    10.337 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_54/CO[7]
                         net (fo=1, routed)           0.028    10.365    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_54_n_1
    SLICE_X8Y56          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.388 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_44/CO[7]
                         net (fo=1, routed)           0.028    10.416    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_44_n_1
    SLICE_X8Y57          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.439 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_18/CO[7]
                         net (fo=1, routed)           0.028    10.467    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_18_n_1
    SLICE_X8Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.490 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_6/CO[7]
                         net (fo=1, routed)           0.028    10.518    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_6_n_1
    SLICE_X8Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    10.573 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_2/CO[1]
                         net (fo=37, routed)          0.589    11.162    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[28]
    SLICE_X9Y57          LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    11.336 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_76/O
                         net (fo=1, routed)           0.023    11.359    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_76_n_1
    SLICE_X9Y57          CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    11.562 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_54/CO[7]
                         net (fo=1, routed)           0.028    11.590    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_54_n_1
    SLICE_X9Y58          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.613 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_36/CO[7]
                         net (fo=1, routed)           0.028    11.641    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_36_n_1
    SLICE_X9Y59          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.664 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_26/CO[7]
                         net (fo=1, routed)           0.028    11.692    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_26_n_1
    SLICE_X9Y60          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.715 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_6/CO[7]
                         net (fo=1, routed)           0.028    11.743    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_6_n_1
    SLICE_X9Y61          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    11.798 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_2/CO[1]
                         net (fo=37, routed)          1.411    13.209    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[27]
    SLICE_X13Y57         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178    13.387 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_196/O
                         net (fo=1, routed)           0.009    13.396    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_196_n_1
    SLICE_X13Y57         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148    13.544 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_148/CO[7]
                         net (fo=1, routed)           0.028    13.572    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_148_n_1
    SLICE_X13Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    13.595 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_36/CO[7]
                         net (fo=1, routed)           0.028    13.623    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_36_n_1
    SLICE_X13Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    13.646 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_18/CO[7]
                         net (fo=1, routed)           0.028    13.674    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_18_n_1
    SLICE_X13Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    13.697 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_14/CO[7]
                         net (fo=1, routed)           0.028    13.725    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_14_n_1
    SLICE_X13Y61         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    13.780 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_2/CO[1]
                         net (fo=37, routed)          0.768    14.548    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[26]
    SLICE_X10Y56         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179    14.727 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_187/O
                         net (fo=1, routed)           0.011    14.738    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_187_n_1
    SLICE_X10Y56         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148    14.886 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_139/CO[7]
                         net (fo=1, routed)           0.028    14.914    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_139_n_1
    SLICE_X10Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.937 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_94/CO[7]
                         net (fo=1, routed)           0.028    14.965    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_94_n_1
    SLICE_X10Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.988 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_18/CO[7]
                         net (fo=1, routed)           0.028    15.016    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_18_n_1
    SLICE_X10Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    15.039 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_6/CO[7]
                         net (fo=1, routed)           0.028    15.067    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_6_n_1
    SLICE_X10Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    15.122 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_3/CO[1]
                         net (fo=37, routed)          0.887    16.009    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[25]
    SLICE_X11Y53         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    16.186 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_185/O
                         net (fo=1, routed)           0.010    16.196    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_185_n_1
    SLICE_X11Y53         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    16.429 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_130/CO[7]
                         net (fo=1, routed)           0.028    16.457    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_130_n_1
    SLICE_X11Y54         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    16.480 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_85/CO[7]
                         net (fo=1, routed)           0.028    16.508    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_85_n_1
    SLICE_X11Y55         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    16.531 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_40/CO[7]
                         net (fo=1, routed)           0.028    16.559    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_40_n_1
    SLICE_X11Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    16.582 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_6/CO[7]
                         net (fo=1, routed)           0.028    16.610    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_6_n_1
    SLICE_X11Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    16.665 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_2/CO[1]
                         net (fo=37, routed)          0.613    17.278    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[24]
    SLICE_X11Y50         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149    17.427 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_92/O
                         net (fo=1, routed)           0.010    17.437    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_92_n_1
    SLICE_X11Y50         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    17.670 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_31/CO[7]
                         net (fo=1, routed)           0.028    17.698    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_31_n_1
    SLICE_X11Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.721 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_8/CO[7]
                         net (fo=1, routed)           0.028    17.749    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_8_n_1
    SLICE_X11Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    17.804 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_2/CO[1]
                         net (fo=37, routed)          0.321    18.125    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[23]
    SLICE_X9Y49          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    18.303 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_77/O
                         net (fo=1, routed)           0.018    18.321    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_77_n_1
    SLICE_X9Y49          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    18.559 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_54/CO[7]
                         net (fo=1, routed)           0.028    18.587    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_54_n_1
    SLICE_X9Y50          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.610 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_60/CO[7]
                         net (fo=1, routed)           0.028    18.638    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_60_n_1
    SLICE_X9Y51          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.661 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_30/CO[7]
                         net (fo=1, routed)           0.028    18.689    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_30_n_1
    SLICE_X9Y52          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.712 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_7/CO[7]
                         net (fo=1, routed)           0.028    18.740    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_7_n_1
    SLICE_X9Y53          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    18.795 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_2/CO[1]
                         net (fo=37, routed)          0.463    19.258    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[22]
    SLICE_X5Y49          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    19.436 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_89/O
                         net (fo=1, routed)           0.018    19.454    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_89_n_1
    SLICE_X5Y49          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    19.692 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_66/CO[7]
                         net (fo=1, routed)           0.028    19.720    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_66_n_1
    SLICE_X5Y50          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    19.743 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_36/CO[7]
                         net (fo=1, routed)           0.028    19.771    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_36_n_1
    SLICE_X5Y51          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    19.794 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_26/CO[7]
                         net (fo=1, routed)           0.028    19.822    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_26_n_1
    SLICE_X5Y52          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    19.845 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_23/CO[7]
                         net (fo=1, routed)           0.028    19.873    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_23_n_1
    SLICE_X5Y53          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    19.928 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_27/CO[1]
                         net (fo=37, routed)          1.234    21.162    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[21]
    SLICE_X6Y48          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116    21.278 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_75/O
                         net (fo=1, routed)           0.010    21.288    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_75_n_1
    SLICE_X6Y48          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    21.483 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_54/CO[7]
                         net (fo=1, routed)           0.028    21.511    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_54_n_1
    SLICE_X6Y49          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    21.534 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_48/CO[7]
                         net (fo=1, routed)           0.028    21.562    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_48_n_1
    SLICE_X6Y50          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    21.585 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_18/CO[7]
                         net (fo=1, routed)           0.028    21.613    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_18_n_1
    SLICE_X6Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    21.636 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_8/CO[7]
                         net (fo=1, routed)           0.028    21.664    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_8_n_1
    SLICE_X6Y52          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    21.719 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_7/CO[1]
                         net (fo=37, routed)          0.589    22.308    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[20]
    SLICE_X10Y51         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    22.485 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_25/O
                         net (fo=1, routed)           0.010    22.495    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_25_n_1
    SLICE_X10Y51         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    22.728 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_6/CO[7]
                         net (fo=1, routed)           0.028    22.756    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_6_n_1
    SLICE_X10Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    22.811 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_2/CO[1]
                         net (fo=37, routed)          0.864    23.675    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[19]
    SLICE_X7Y47          LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    23.852 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_77/O
                         net (fo=1, routed)           0.010    23.862    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_77_n_1
    SLICE_X7Y47          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    24.095 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_54/CO[7]
                         net (fo=1, routed)           0.028    24.123    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_54_n_1
    SLICE_X7Y48          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.146 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_36/CO[7]
                         net (fo=1, routed)           0.028    24.174    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_36_n_1
    SLICE_X7Y49          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.197 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_18/CO[7]
                         net (fo=1, routed)           0.028    24.225    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_18_n_1
    SLICE_X7Y50          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.248 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_15/CO[7]
                         net (fo=1, routed)           0.028    24.276    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_15_n_1
    SLICE_X7Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    24.331 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_2/CO[1]
                         net (fo=37, routed)          1.457    25.788    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[18]
    SLICE_X6Y43          LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    25.965 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_77/O
                         net (fo=1, routed)           0.010    25.975    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_77_n_1
    SLICE_X6Y43          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    26.208 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_54/CO[7]
                         net (fo=1, routed)           0.028    26.236    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_54_n_1
    SLICE_X6Y44          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    26.259 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_36/CO[7]
                         net (fo=1, routed)           0.028    26.287    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_36_n_1
    SLICE_X6Y45          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    26.310 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_18/CO[7]
                         net (fo=1, routed)           0.028    26.338    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_18_n_1
    SLICE_X6Y46          CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086    26.424 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_6/O[2]
                         net (fo=2, routed)           0.639    27.063    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_6_n_14
    SLICE_X8Y50          LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174    27.237 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_23/O
                         net (fo=1, routed)           0.010    27.247    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_23_n_1
    SLICE_X8Y50          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    27.442 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_6/CO[7]
                         net (fo=1, routed)           0.028    27.470    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_6_n_1
    SLICE_X8Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    27.525 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_2/CO[1]
                         net (fo=37, routed)          1.040    28.565    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[16]
    SLICE_X9Y42          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150    28.715 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_61/O
                         net (fo=1, routed)           0.018    28.733    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_61_n_1
    SLICE_X9Y42          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    28.971 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_36/CO[7]
                         net (fo=1, routed)           0.028    28.999    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_36_n_1
    SLICE_X9Y43          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.022 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_18/CO[7]
                         net (fo=1, routed)           0.028    29.050    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_18_n_1
    SLICE_X9Y44          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.073 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_6/CO[7]
                         net (fo=1, routed)           0.028    29.101    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_6_n_1
    SLICE_X9Y45          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    29.156 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_2/CO[1]
                         net (fo=37, routed)          0.555    29.711    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[15]
    SLICE_X10Y40         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116    29.827 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_246/O
                         net (fo=1, routed)           0.010    29.837    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_246_n_1
    SLICE_X10Y40         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    30.032 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_180/CO[7]
                         net (fo=1, routed)           0.028    30.060    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_180_n_1
    SLICE_X10Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097    30.157 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_36/O[1]
                         net (fo=2, routed)           0.695    30.852    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_36_n_15
    SLICE_X7Y40          LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148    31.000 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_186/O
                         net (fo=1, routed)           0.011    31.011    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_186_n_1
    SLICE_X7Y40          CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    31.207 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_108/CO[7]
                         net (fo=1, routed)           0.028    31.235    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_108_n_1
    SLICE_X7Y41          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    31.258 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_18/CO[7]
                         net (fo=1, routed)           0.028    31.286    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_18_n_1
    SLICE_X7Y42          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    31.309 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_6/CO[7]
                         net (fo=1, routed)           0.028    31.337    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_6_n_1
    SLICE_X7Y43          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    31.392 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_2/CO[1]
                         net (fo=37, routed)          1.126    32.518    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[13]
    SLICE_X11Y40         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149    32.667 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_232/O
                         net (fo=1, routed)           0.010    32.677    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_232_n_1
    SLICE_X11Y40         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    32.910 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_162/CO[7]
                         net (fo=1, routed)           0.028    32.938    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_162_n_1
    SLICE_X11Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    32.961 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_99/CO[7]
                         net (fo=1, routed)           0.028    32.989    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_99_n_1
    SLICE_X11Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.012 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_50/CO[7]
                         net (fo=1, routed)           0.028    33.040    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_50_n_1
    SLICE_X11Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.063 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_6/CO[7]
                         net (fo=1, routed)           0.028    33.091    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_6_n_1
    SLICE_X11Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    33.146 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_2/CO[1]
                         net (fo=37, routed)          0.483    33.630    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[12]
    SLICE_X12Y40         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174    33.804 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_223/O
                         net (fo=1, routed)           0.011    33.815    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_223_n_1
    SLICE_X12Y40         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    34.011 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_153/CO[7]
                         net (fo=1, routed)           0.028    34.039    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_153_n_1
    SLICE_X12Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    34.062 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_90/CO[7]
                         net (fo=1, routed)           0.028    34.090    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_90_n_1
    SLICE_X12Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    34.113 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_41/CO[7]
                         net (fo=1, routed)           0.028    34.141    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_41_n_1
    SLICE_X12Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    34.164 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_17/CO[7]
                         net (fo=1, routed)           0.028    34.192    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_17_n_1
    SLICE_X12Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    34.247 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_2/CO[1]
                         net (fo=37, routed)          0.476    34.723    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[11]
    SLICE_X13Y40         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176    34.899 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_116/O
                         net (fo=1, routed)           0.008    34.907    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_116_n_1
    SLICE_X13Y40         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    35.102 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_96/CO[7]
                         net (fo=1, routed)           0.028    35.130    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_96_n_1
    SLICE_X13Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.153 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_89/CO[7]
                         net (fo=1, routed)           0.028    35.181    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_89_n_1
    SLICE_X13Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.204 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_40/CO[7]
                         net (fo=1, routed)           0.028    35.232    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_40_n_1
    SLICE_X13Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.255 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_16/CO[7]
                         net (fo=1, routed)           0.028    35.283    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_16_n_1
    SLICE_X13Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    35.338 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_3/CO[1]
                         net (fo=37, routed)          0.619    35.956    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[10]
    SLICE_X13Y32         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100    36.056 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_148/O
                         net (fo=1, routed)           0.010    36.066    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_148_n_1
    SLICE_X13Y32         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    36.299 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_110/CO[7]
                         net (fo=1, routed)           0.028    36.327    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_110_n_1
    SLICE_X13Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    36.350 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_62/CO[7]
                         net (fo=1, routed)           0.028    36.378    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_62_n_1
    SLICE_X13Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    36.401 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_53/CO[7]
                         net (fo=1, routed)           0.028    36.429    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_53_n_1
    SLICE_X13Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    36.452 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_96/CO[7]
                         net (fo=1, routed)           0.028    36.480    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_96_n_1
    SLICE_X13Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    36.535 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_39/CO[1]
                         net (fo=37, routed)          1.151    37.686    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[9]
    SLICE_X9Y32          LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174    37.860 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_138/O
                         net (fo=1, routed)           0.026    37.886    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_138_n_1
    SLICE_X9Y32          CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206    38.092 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_101/CO[7]
                         net (fo=1, routed)           0.028    38.120    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_101_n_1
    SLICE_X9Y33          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    38.143 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_74/CO[7]
                         net (fo=1, routed)           0.028    38.171    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_74_n_1
    SLICE_X9Y34          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    38.194 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_26/CO[7]
                         net (fo=1, routed)           0.028    38.222    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_26_n_1
    SLICE_X9Y35          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    38.245 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_23/CO[7]
                         net (fo=1, routed)           0.028    38.273    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_23_n_1
    SLICE_X9Y36          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    38.328 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_44/CO[1]
                         net (fo=37, routed)          0.571    38.899    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[8]
    SLICE_X4Y35          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    39.077 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_81/O
                         net (fo=1, routed)           0.018    39.095    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_81_n_1
    SLICE_X4Y35          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    39.333 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_38/CO[7]
                         net (fo=1, routed)           0.028    39.361    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_38_n_1
    SLICE_X4Y36          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    39.384 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_8/CO[7]
                         net (fo=1, routed)           0.028    39.412    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_8_n_1
    SLICE_X4Y37          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    39.467 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_7/CO[1]
                         net (fo=37, routed)          1.277    40.743    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[7]
    SLICE_X8Y33          LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148    40.891 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_314/O
                         net (fo=1, routed)           0.008    40.899    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_314_n_1
    SLICE_X8Y33          CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    41.094 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_215/CO[7]
                         net (fo=1, routed)           0.028    41.122    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_215_n_1
    SLICE_X8Y34          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    41.145 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_124/CO[7]
                         net (fo=1, routed)           0.028    41.173    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_124_n_1
    SLICE_X8Y35          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    41.196 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_29/CO[7]
                         net (fo=1, routed)           0.028    41.224    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_29_n_1
    SLICE_X8Y36          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    41.247 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_8/CO[7]
                         net (fo=1, routed)           0.028    41.275    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_8_n_1
    SLICE_X8Y37          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    41.330 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_2/CO[1]
                         net (fo=37, routed)          0.509    41.839    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[6]
    SLICE_X7Y32          LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178    42.017 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_223/O
                         net (fo=1, routed)           0.011    42.028    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_223_n_1
    SLICE_X7Y32          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238    42.266 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_115/CO[7]
                         net (fo=1, routed)           0.028    42.294    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_115_n_1
    SLICE_X7Y33          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    42.317 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_59/CO[7]
                         net (fo=1, routed)           0.028    42.345    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_59_n_1
    SLICE_X7Y34          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    42.368 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_7/CO[7]
                         net (fo=1, routed)           0.028    42.396    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_7_n_1
    SLICE_X7Y35          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    42.451 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_2/CO[1]
                         net (fo=37, routed)          0.474    42.925    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[5]
    SLICE_X5Y31          LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113    43.038 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_300/O
                         net (fo=1, routed)           0.023    43.061    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_300_n_1
    SLICE_X5Y31          CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    43.264 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_197/CO[7]
                         net (fo=1, routed)           0.028    43.292    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_197_n_1
    SLICE_X5Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    43.315 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_106/CO[7]
                         net (fo=1, routed)           0.028    43.343    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_106_n_1
    SLICE_X5Y33          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    43.366 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_48/CO[7]
                         net (fo=1, routed)           0.028    43.394    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_48_n_1
    SLICE_X5Y34          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    43.417 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_20/CO[7]
                         net (fo=1, routed)           0.028    43.445    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_20_n_1
    SLICE_X5Y35          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    43.500 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_19/CO[1]
                         net (fo=37, routed)          1.519    45.019    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[4]
    SLICE_X6Y31          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    45.118 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_291/O
                         net (fo=1, routed)           0.010    45.128    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_291_n_1
    SLICE_X6Y31          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    45.323 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_196/CO[7]
                         net (fo=1, routed)           0.028    45.351    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_196_n_1
    SLICE_X6Y32          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    45.374 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_105/CO[7]
                         net (fo=1, routed)           0.028    45.402    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_105_n_1
    SLICE_X6Y33          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    45.425 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_47/CO[7]
                         net (fo=1, routed)           0.028    45.453    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_47_n_1
    SLICE_X6Y34          CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097    45.550 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_18/O[1]
                         net (fo=2, routed)           0.771    46.321    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_18_n_15
    SLICE_X11Y35         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.113    46.434 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_184/O
                         net (fo=1, routed)           0.011    46.445    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_184_n_1
    SLICE_X11Y35         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    46.641 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_99/CO[7]
                         net (fo=1, routed)           0.028    46.669    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_99_n_1
    SLICE_X11Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    46.724 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_45/CO[1]
                         net (fo=37, routed)          0.384    47.107    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[2]
    SLICE_X10Y32         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148    47.255 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_358/O
                         net (fo=1, routed)           0.011    47.266    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_358_n_1
    SLICE_X10Y32         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    47.462 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_335/CO[7]
                         net (fo=1, routed)           0.028    47.490    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_335_n_1
    SLICE_X10Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.513 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_277/CO[7]
                         net (fo=1, routed)           0.028    47.541    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_277_n_1
    SLICE_X10Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.564 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_187/CO[7]
                         net (fo=1, routed)           0.028    47.592    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_187_n_1
    SLICE_X10Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.615 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_102/CO[7]
                         net (fo=1, routed)           0.028    47.643    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_102_n_1
    SLICE_X10Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    47.698 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_46/CO[1]
                         net (fo=37, routed)          0.456    48.154    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[1]
    SLICE_X12Y35         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    48.303 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_45/O
                         net (fo=1, routed)           0.011    48.314    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_45_n_1
    SLICE_X12Y35         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238    48.552 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_19/CO[7]
                         net (fo=1, routed)           0.028    48.580    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_19_n_1
    SLICE_X12Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    48.603 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_8/CO[7]
                         net (fo=1, routed)           0.028    48.631    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_8_n_1
    SLICE_X12Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068    48.699 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_5/CO[0]
                         net (fo=2, routed)           0.747    49.446    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[0]
    SLICE_X27Y45         LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.166    49.612 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_9/O
                         net (fo=1, routed)           0.384    49.996    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_9_n_1
    SLICE_X29Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194    50.190 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_2/CO[7]
                         net (fo=1, routed)           0.028    50.218    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_2_n_1
    SLICE_X29Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    50.241 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_2/CO[7]
                         net (fo=1, routed)           0.028    50.269    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_2_n_1
    SLICE_X29Y47         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129    50.398 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_2/O[6]
                         net (fo=1, routed)           0.228    50.626    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result1[23]
    SLICE_X26Y47         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116    50.742 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28/O
                         net (fo=1, routed)           0.266    51.008    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_n_1
    SLICE_X30Y49         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178    51.186 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[23]_i_1/O
                         net (fo=1, routed)           0.057    51.243    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[23]_i_1_n_1
    SLICE_X30Y49         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.111ns  (logic 16.328ns (33.247%)  route 32.783ns (66.753%))
  Logic Levels:           174  (CARRY8=138 LUT1=2 LUT3=1 LUT5=32 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.920ns (routing 0.814ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.920     2.127    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/S_AXI_ACLK
    SLICE_X22Y42         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.223 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[28]/Q
                         net (fo=136, routed)         2.246     4.469    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s[28]
    SLICE_X33Y57         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     4.616 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_121/O
                         net (fo=1, routed)           0.010     4.626    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_121_n_1
    SLICE_X33Y57         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.226     4.852 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_72/O[5]
                         net (fo=69, routed)          2.087     6.939    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_72_n_11
    SLICE_X5Y59          LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     7.039 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_34/O
                         net (fo=1, routed)           0.017     7.056    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_34_n_1
    SLICE_X5Y59          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     7.206 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_6/CO[7]
                         net (fo=1, routed)           0.028     7.234    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_6_n_1
    SLICE_X5Y60          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.068     7.302 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___36_i_2/CO[0]
                         net (fo=37, routed)          0.562     7.864    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[31]
    SLICE_X6Y57          LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     8.041 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_57/O
                         net (fo=1, routed)           0.012     8.053    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_57_n_1
    SLICE_X6Y57          CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     8.250 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_36/CO[7]
                         net (fo=1, routed)           0.028     8.278    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_36_n_1
    SLICE_X6Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.301 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_18/CO[7]
                         net (fo=1, routed)           0.028     8.329    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_18_n_1
    SLICE_X6Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.352 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___34_i_6/CO[7]
                         net (fo=1, routed)           0.028     8.380    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___34_i_6_n_1
    SLICE_X6Y60          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     8.435 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_2/CO[1]
                         net (fo=37, routed)          0.581     9.016    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[30]
    SLICE_X7Y55          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     9.195 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_79/O
                         net (fo=1, routed)           0.011     9.206    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_79_n_1
    SLICE_X7Y55          CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     9.354 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_62/CO[7]
                         net (fo=1, routed)           0.028     9.382    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_62_n_1
    SLICE_X7Y56          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.405 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_36/CO[7]
                         net (fo=1, routed)           0.028     9.433    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_36_n_1
    SLICE_X7Y57          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.456 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_18/CO[7]
                         net (fo=1, routed)           0.028     9.484    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_18_n_1
    SLICE_X7Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.507 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_6/CO[7]
                         net (fo=1, routed)           0.028     9.535    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_6_n_1
    SLICE_X7Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     9.590 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___34_i_2/CO[1]
                         net (fo=37, routed)          0.368     9.958    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[29]
    SLICE_X8Y55          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174    10.132 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_75/O
                         net (fo=1, routed)           0.010    10.142    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_75_n_1
    SLICE_X8Y55          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    10.337 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_54/CO[7]
                         net (fo=1, routed)           0.028    10.365    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_54_n_1
    SLICE_X8Y56          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.388 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_44/CO[7]
                         net (fo=1, routed)           0.028    10.416    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_44_n_1
    SLICE_X8Y57          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.439 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_18/CO[7]
                         net (fo=1, routed)           0.028    10.467    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_18_n_1
    SLICE_X8Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.490 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_6/CO[7]
                         net (fo=1, routed)           0.028    10.518    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_6_n_1
    SLICE_X8Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    10.573 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_2/CO[1]
                         net (fo=37, routed)          0.589    11.162    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[28]
    SLICE_X9Y57          LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    11.336 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_76/O
                         net (fo=1, routed)           0.023    11.359    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_76_n_1
    SLICE_X9Y57          CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    11.562 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_54/CO[7]
                         net (fo=1, routed)           0.028    11.590    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_54_n_1
    SLICE_X9Y58          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.613 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_36/CO[7]
                         net (fo=1, routed)           0.028    11.641    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_36_n_1
    SLICE_X9Y59          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.664 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_26/CO[7]
                         net (fo=1, routed)           0.028    11.692    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_26_n_1
    SLICE_X9Y60          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.715 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_6/CO[7]
                         net (fo=1, routed)           0.028    11.743    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_6_n_1
    SLICE_X9Y61          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    11.798 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_2/CO[1]
                         net (fo=37, routed)          1.411    13.209    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[27]
    SLICE_X13Y57         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178    13.387 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_196/O
                         net (fo=1, routed)           0.009    13.396    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_196_n_1
    SLICE_X13Y57         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148    13.544 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_148/CO[7]
                         net (fo=1, routed)           0.028    13.572    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_148_n_1
    SLICE_X13Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    13.595 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_36/CO[7]
                         net (fo=1, routed)           0.028    13.623    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_36_n_1
    SLICE_X13Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    13.646 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_18/CO[7]
                         net (fo=1, routed)           0.028    13.674    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_18_n_1
    SLICE_X13Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    13.697 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_14/CO[7]
                         net (fo=1, routed)           0.028    13.725    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_14_n_1
    SLICE_X13Y61         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    13.780 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_2/CO[1]
                         net (fo=37, routed)          0.768    14.548    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[26]
    SLICE_X10Y56         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179    14.727 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_187/O
                         net (fo=1, routed)           0.011    14.738    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_187_n_1
    SLICE_X10Y56         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148    14.886 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_139/CO[7]
                         net (fo=1, routed)           0.028    14.914    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_139_n_1
    SLICE_X10Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.937 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_94/CO[7]
                         net (fo=1, routed)           0.028    14.965    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_94_n_1
    SLICE_X10Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.988 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_18/CO[7]
                         net (fo=1, routed)           0.028    15.016    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_18_n_1
    SLICE_X10Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    15.039 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_6/CO[7]
                         net (fo=1, routed)           0.028    15.067    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_6_n_1
    SLICE_X10Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    15.122 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_3/CO[1]
                         net (fo=37, routed)          0.887    16.009    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[25]
    SLICE_X11Y53         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    16.186 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_185/O
                         net (fo=1, routed)           0.010    16.196    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_185_n_1
    SLICE_X11Y53         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    16.429 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_130/CO[7]
                         net (fo=1, routed)           0.028    16.457    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_130_n_1
    SLICE_X11Y54         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    16.480 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_85/CO[7]
                         net (fo=1, routed)           0.028    16.508    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_85_n_1
    SLICE_X11Y55         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    16.531 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_40/CO[7]
                         net (fo=1, routed)           0.028    16.559    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_40_n_1
    SLICE_X11Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    16.582 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_6/CO[7]
                         net (fo=1, routed)           0.028    16.610    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_6_n_1
    SLICE_X11Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    16.665 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_2/CO[1]
                         net (fo=37, routed)          0.613    17.278    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[24]
    SLICE_X11Y50         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149    17.427 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_92/O
                         net (fo=1, routed)           0.010    17.437    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_92_n_1
    SLICE_X11Y50         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    17.670 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_31/CO[7]
                         net (fo=1, routed)           0.028    17.698    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_31_n_1
    SLICE_X11Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.721 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_8/CO[7]
                         net (fo=1, routed)           0.028    17.749    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_8_n_1
    SLICE_X11Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    17.804 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_2/CO[1]
                         net (fo=37, routed)          0.321    18.125    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[23]
    SLICE_X9Y49          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    18.303 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_77/O
                         net (fo=1, routed)           0.018    18.321    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_77_n_1
    SLICE_X9Y49          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    18.559 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_54/CO[7]
                         net (fo=1, routed)           0.028    18.587    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_54_n_1
    SLICE_X9Y50          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.610 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_60/CO[7]
                         net (fo=1, routed)           0.028    18.638    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_60_n_1
    SLICE_X9Y51          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.661 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_30/CO[7]
                         net (fo=1, routed)           0.028    18.689    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_30_n_1
    SLICE_X9Y52          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.712 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_7/CO[7]
                         net (fo=1, routed)           0.028    18.740    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_7_n_1
    SLICE_X9Y53          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    18.795 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_2/CO[1]
                         net (fo=37, routed)          0.463    19.258    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[22]
    SLICE_X5Y49          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    19.436 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_89/O
                         net (fo=1, routed)           0.018    19.454    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_89_n_1
    SLICE_X5Y49          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    19.692 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_66/CO[7]
                         net (fo=1, routed)           0.028    19.720    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_66_n_1
    SLICE_X5Y50          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    19.743 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_36/CO[7]
                         net (fo=1, routed)           0.028    19.771    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_36_n_1
    SLICE_X5Y51          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    19.794 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_26/CO[7]
                         net (fo=1, routed)           0.028    19.822    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_26_n_1
    SLICE_X5Y52          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    19.845 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_23/CO[7]
                         net (fo=1, routed)           0.028    19.873    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_23_n_1
    SLICE_X5Y53          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    19.928 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_27/CO[1]
                         net (fo=37, routed)          1.234    21.162    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[21]
    SLICE_X6Y48          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116    21.278 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_75/O
                         net (fo=1, routed)           0.010    21.288    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_75_n_1
    SLICE_X6Y48          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    21.483 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_54/CO[7]
                         net (fo=1, routed)           0.028    21.511    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_54_n_1
    SLICE_X6Y49          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    21.534 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_48/CO[7]
                         net (fo=1, routed)           0.028    21.562    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_48_n_1
    SLICE_X6Y50          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    21.585 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_18/CO[7]
                         net (fo=1, routed)           0.028    21.613    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_18_n_1
    SLICE_X6Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    21.636 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_8/CO[7]
                         net (fo=1, routed)           0.028    21.664    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_8_n_1
    SLICE_X6Y52          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    21.719 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_7/CO[1]
                         net (fo=37, routed)          0.589    22.308    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[20]
    SLICE_X10Y51         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    22.485 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_25/O
                         net (fo=1, routed)           0.010    22.495    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_25_n_1
    SLICE_X10Y51         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    22.728 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_6/CO[7]
                         net (fo=1, routed)           0.028    22.756    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_6_n_1
    SLICE_X10Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    22.811 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_2/CO[1]
                         net (fo=37, routed)          0.864    23.675    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[19]
    SLICE_X7Y47          LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    23.852 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_77/O
                         net (fo=1, routed)           0.010    23.862    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_77_n_1
    SLICE_X7Y47          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    24.095 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_54/CO[7]
                         net (fo=1, routed)           0.028    24.123    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_54_n_1
    SLICE_X7Y48          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.146 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_36/CO[7]
                         net (fo=1, routed)           0.028    24.174    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_36_n_1
    SLICE_X7Y49          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.197 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_18/CO[7]
                         net (fo=1, routed)           0.028    24.225    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_18_n_1
    SLICE_X7Y50          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.248 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_15/CO[7]
                         net (fo=1, routed)           0.028    24.276    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_15_n_1
    SLICE_X7Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    24.331 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_2/CO[1]
                         net (fo=37, routed)          1.457    25.788    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[18]
    SLICE_X6Y43          LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    25.965 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_77/O
                         net (fo=1, routed)           0.010    25.975    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_77_n_1
    SLICE_X6Y43          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    26.208 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_54/CO[7]
                         net (fo=1, routed)           0.028    26.236    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_54_n_1
    SLICE_X6Y44          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    26.259 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_36/CO[7]
                         net (fo=1, routed)           0.028    26.287    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_36_n_1
    SLICE_X6Y45          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    26.310 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_18/CO[7]
                         net (fo=1, routed)           0.028    26.338    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_18_n_1
    SLICE_X6Y46          CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086    26.424 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_6/O[2]
                         net (fo=2, routed)           0.639    27.063    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_6_n_14
    SLICE_X8Y50          LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174    27.237 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_23/O
                         net (fo=1, routed)           0.010    27.247    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_23_n_1
    SLICE_X8Y50          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    27.442 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_6/CO[7]
                         net (fo=1, routed)           0.028    27.470    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_6_n_1
    SLICE_X8Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    27.525 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_2/CO[1]
                         net (fo=37, routed)          1.040    28.565    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[16]
    SLICE_X9Y42          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150    28.715 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_61/O
                         net (fo=1, routed)           0.018    28.733    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_61_n_1
    SLICE_X9Y42          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    28.971 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_36/CO[7]
                         net (fo=1, routed)           0.028    28.999    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_36_n_1
    SLICE_X9Y43          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.022 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_18/CO[7]
                         net (fo=1, routed)           0.028    29.050    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_18_n_1
    SLICE_X9Y44          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.073 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_6/CO[7]
                         net (fo=1, routed)           0.028    29.101    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_6_n_1
    SLICE_X9Y45          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    29.156 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_2/CO[1]
                         net (fo=37, routed)          0.555    29.711    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[15]
    SLICE_X10Y40         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116    29.827 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_246/O
                         net (fo=1, routed)           0.010    29.837    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_246_n_1
    SLICE_X10Y40         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    30.032 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_180/CO[7]
                         net (fo=1, routed)           0.028    30.060    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_180_n_1
    SLICE_X10Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097    30.157 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_36/O[1]
                         net (fo=2, routed)           0.695    30.852    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_36_n_15
    SLICE_X7Y40          LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148    31.000 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_186/O
                         net (fo=1, routed)           0.011    31.011    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_186_n_1
    SLICE_X7Y40          CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    31.207 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_108/CO[7]
                         net (fo=1, routed)           0.028    31.235    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_108_n_1
    SLICE_X7Y41          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    31.258 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_18/CO[7]
                         net (fo=1, routed)           0.028    31.286    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_18_n_1
    SLICE_X7Y42          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    31.309 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_6/CO[7]
                         net (fo=1, routed)           0.028    31.337    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_6_n_1
    SLICE_X7Y43          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    31.392 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_2/CO[1]
                         net (fo=37, routed)          1.126    32.518    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[13]
    SLICE_X11Y40         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149    32.667 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_232/O
                         net (fo=1, routed)           0.010    32.677    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_232_n_1
    SLICE_X11Y40         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    32.910 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_162/CO[7]
                         net (fo=1, routed)           0.028    32.938    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_162_n_1
    SLICE_X11Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    32.961 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_99/CO[7]
                         net (fo=1, routed)           0.028    32.989    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_99_n_1
    SLICE_X11Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.012 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_50/CO[7]
                         net (fo=1, routed)           0.028    33.040    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_50_n_1
    SLICE_X11Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.063 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_6/CO[7]
                         net (fo=1, routed)           0.028    33.091    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_6_n_1
    SLICE_X11Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    33.146 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_2/CO[1]
                         net (fo=37, routed)          0.483    33.630    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[12]
    SLICE_X12Y40         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174    33.804 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_223/O
                         net (fo=1, routed)           0.011    33.815    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_223_n_1
    SLICE_X12Y40         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    34.011 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_153/CO[7]
                         net (fo=1, routed)           0.028    34.039    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_153_n_1
    SLICE_X12Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    34.062 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_90/CO[7]
                         net (fo=1, routed)           0.028    34.090    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_90_n_1
    SLICE_X12Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    34.113 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_41/CO[7]
                         net (fo=1, routed)           0.028    34.141    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_41_n_1
    SLICE_X12Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    34.164 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_17/CO[7]
                         net (fo=1, routed)           0.028    34.192    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_17_n_1
    SLICE_X12Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    34.247 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_2/CO[1]
                         net (fo=37, routed)          0.476    34.723    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[11]
    SLICE_X13Y40         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176    34.899 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_116/O
                         net (fo=1, routed)           0.008    34.907    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_116_n_1
    SLICE_X13Y40         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    35.102 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_96/CO[7]
                         net (fo=1, routed)           0.028    35.130    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_96_n_1
    SLICE_X13Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.153 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_89/CO[7]
                         net (fo=1, routed)           0.028    35.181    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_89_n_1
    SLICE_X13Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.204 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_40/CO[7]
                         net (fo=1, routed)           0.028    35.232    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_40_n_1
    SLICE_X13Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.255 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_16/CO[7]
                         net (fo=1, routed)           0.028    35.283    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_16_n_1
    SLICE_X13Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    35.338 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_3/CO[1]
                         net (fo=37, routed)          0.619    35.956    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[10]
    SLICE_X13Y32         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100    36.056 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_148/O
                         net (fo=1, routed)           0.010    36.066    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_148_n_1
    SLICE_X13Y32         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    36.299 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_110/CO[7]
                         net (fo=1, routed)           0.028    36.327    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_110_n_1
    SLICE_X13Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    36.350 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_62/CO[7]
                         net (fo=1, routed)           0.028    36.378    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_62_n_1
    SLICE_X13Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    36.401 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_53/CO[7]
                         net (fo=1, routed)           0.028    36.429    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_53_n_1
    SLICE_X13Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    36.452 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_96/CO[7]
                         net (fo=1, routed)           0.028    36.480    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_96_n_1
    SLICE_X13Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    36.535 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_39/CO[1]
                         net (fo=37, routed)          1.151    37.686    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[9]
    SLICE_X9Y32          LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174    37.860 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_138/O
                         net (fo=1, routed)           0.026    37.886    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_138_n_1
    SLICE_X9Y32          CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206    38.092 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_101/CO[7]
                         net (fo=1, routed)           0.028    38.120    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_101_n_1
    SLICE_X9Y33          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    38.143 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_74/CO[7]
                         net (fo=1, routed)           0.028    38.171    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_74_n_1
    SLICE_X9Y34          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    38.194 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_26/CO[7]
                         net (fo=1, routed)           0.028    38.222    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_26_n_1
    SLICE_X9Y35          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    38.245 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_23/CO[7]
                         net (fo=1, routed)           0.028    38.273    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_23_n_1
    SLICE_X9Y36          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    38.328 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_44/CO[1]
                         net (fo=37, routed)          0.571    38.899    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[8]
    SLICE_X4Y35          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    39.077 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_81/O
                         net (fo=1, routed)           0.018    39.095    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_81_n_1
    SLICE_X4Y35          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    39.333 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_38/CO[7]
                         net (fo=1, routed)           0.028    39.361    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_38_n_1
    SLICE_X4Y36          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    39.384 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_8/CO[7]
                         net (fo=1, routed)           0.028    39.412    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_8_n_1
    SLICE_X4Y37          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    39.467 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_7/CO[1]
                         net (fo=37, routed)          1.277    40.743    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[7]
    SLICE_X8Y33          LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148    40.891 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_314/O
                         net (fo=1, routed)           0.008    40.899    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_314_n_1
    SLICE_X8Y33          CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    41.094 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_215/CO[7]
                         net (fo=1, routed)           0.028    41.122    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_215_n_1
    SLICE_X8Y34          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    41.145 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_124/CO[7]
                         net (fo=1, routed)           0.028    41.173    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_124_n_1
    SLICE_X8Y35          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    41.196 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_29/CO[7]
                         net (fo=1, routed)           0.028    41.224    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_29_n_1
    SLICE_X8Y36          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    41.247 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_8/CO[7]
                         net (fo=1, routed)           0.028    41.275    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_8_n_1
    SLICE_X8Y37          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    41.330 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_2/CO[1]
                         net (fo=37, routed)          0.509    41.839    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[6]
    SLICE_X7Y32          LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178    42.017 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_223/O
                         net (fo=1, routed)           0.011    42.028    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_223_n_1
    SLICE_X7Y32          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238    42.266 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_115/CO[7]
                         net (fo=1, routed)           0.028    42.294    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_115_n_1
    SLICE_X7Y33          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    42.317 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_59/CO[7]
                         net (fo=1, routed)           0.028    42.345    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_59_n_1
    SLICE_X7Y34          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    42.368 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_7/CO[7]
                         net (fo=1, routed)           0.028    42.396    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_7_n_1
    SLICE_X7Y35          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    42.451 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_2/CO[1]
                         net (fo=37, routed)          0.474    42.925    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[5]
    SLICE_X5Y31          LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113    43.038 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_300/O
                         net (fo=1, routed)           0.023    43.061    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_300_n_1
    SLICE_X5Y31          CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    43.264 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_197/CO[7]
                         net (fo=1, routed)           0.028    43.292    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_197_n_1
    SLICE_X5Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    43.315 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_106/CO[7]
                         net (fo=1, routed)           0.028    43.343    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_106_n_1
    SLICE_X5Y33          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    43.366 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_48/CO[7]
                         net (fo=1, routed)           0.028    43.394    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_48_n_1
    SLICE_X5Y34          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    43.417 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_20/CO[7]
                         net (fo=1, routed)           0.028    43.445    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_20_n_1
    SLICE_X5Y35          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    43.500 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_19/CO[1]
                         net (fo=37, routed)          1.519    45.019    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[4]
    SLICE_X6Y31          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    45.118 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_291/O
                         net (fo=1, routed)           0.010    45.128    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_291_n_1
    SLICE_X6Y31          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    45.323 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_196/CO[7]
                         net (fo=1, routed)           0.028    45.351    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_196_n_1
    SLICE_X6Y32          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    45.374 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_105/CO[7]
                         net (fo=1, routed)           0.028    45.402    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_105_n_1
    SLICE_X6Y33          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    45.425 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_47/CO[7]
                         net (fo=1, routed)           0.028    45.453    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_47_n_1
    SLICE_X6Y34          CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097    45.550 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_18/O[1]
                         net (fo=2, routed)           0.771    46.321    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_18_n_15
    SLICE_X11Y35         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.113    46.434 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_184/O
                         net (fo=1, routed)           0.011    46.445    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_184_n_1
    SLICE_X11Y35         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    46.641 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_99/CO[7]
                         net (fo=1, routed)           0.028    46.669    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_99_n_1
    SLICE_X11Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    46.724 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_45/CO[1]
                         net (fo=37, routed)          0.384    47.107    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[2]
    SLICE_X10Y32         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148    47.255 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_358/O
                         net (fo=1, routed)           0.011    47.266    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_358_n_1
    SLICE_X10Y32         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    47.462 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_335/CO[7]
                         net (fo=1, routed)           0.028    47.490    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_335_n_1
    SLICE_X10Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.513 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_277/CO[7]
                         net (fo=1, routed)           0.028    47.541    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_277_n_1
    SLICE_X10Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.564 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_187/CO[7]
                         net (fo=1, routed)           0.028    47.592    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_187_n_1
    SLICE_X10Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.615 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_102/CO[7]
                         net (fo=1, routed)           0.028    47.643    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_102_n_1
    SLICE_X10Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    47.698 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_46/CO[1]
                         net (fo=37, routed)          0.456    48.154    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[1]
    SLICE_X12Y35         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    48.303 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_45/O
                         net (fo=1, routed)           0.011    48.314    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_45_n_1
    SLICE_X12Y35         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238    48.552 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_19/CO[7]
                         net (fo=1, routed)           0.028    48.580    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_19_n_1
    SLICE_X12Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    48.603 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_8/CO[7]
                         net (fo=1, routed)           0.028    48.631    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_8_n_1
    SLICE_X12Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068    48.699 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_5/CO[0]
                         net (fo=2, routed)           0.747    49.446    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[0]
    SLICE_X27Y45         LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.166    49.612 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_9/O
                         net (fo=1, routed)           0.384    49.996    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_9_n_1
    SLICE_X29Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194    50.190 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_2/CO[7]
                         net (fo=1, routed)           0.028    50.218    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_2_n_1
    SLICE_X29Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    50.241 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_2/CO[7]
                         net (fo=1, routed)           0.028    50.269    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_2_n_1
    SLICE_X29Y47         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    50.292 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_2/CO[7]
                         net (fo=1, routed)           0.028    50.320    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_2_n_1
    SLICE_X29Y48         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104    50.424 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_2/O[3]
                         net (fo=1, routed)           0.240    50.664    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result1[28]
    SLICE_X25Y48         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099    50.763 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33/O
                         net (fo=1, routed)           0.243    51.006    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_n_1
    SLICE_X26Y53         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.174    51.180 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[28]_i_1/O
                         net (fo=1, routed)           0.058    51.238    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[28]_i_1_n_1
    SLICE_X26Y53         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.103ns  (logic 16.366ns (33.330%)  route 32.737ns (66.670%))
  Logic Levels:           172  (CARRY8=135 LUT1=2 LUT3=1 LUT5=31 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.920ns (routing 0.814ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.920     2.127    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/S_AXI_ACLK
    SLICE_X22Y42         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.223 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[28]/Q
                         net (fo=136, routed)         2.246     4.469    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s[28]
    SLICE_X33Y57         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     4.616 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_121/O
                         net (fo=1, routed)           0.010     4.626    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_121_n_1
    SLICE_X33Y57         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.226     4.852 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_72/O[5]
                         net (fo=69, routed)          2.087     6.939    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_72_n_11
    SLICE_X5Y59          LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     7.039 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_34/O
                         net (fo=1, routed)           0.017     7.056    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_34_n_1
    SLICE_X5Y59          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     7.206 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_6/CO[7]
                         net (fo=1, routed)           0.028     7.234    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_6_n_1
    SLICE_X5Y60          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.068     7.302 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___36_i_2/CO[0]
                         net (fo=37, routed)          0.562     7.864    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[31]
    SLICE_X6Y57          LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     8.041 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_57/O
                         net (fo=1, routed)           0.012     8.053    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_57_n_1
    SLICE_X6Y57          CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     8.250 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_36/CO[7]
                         net (fo=1, routed)           0.028     8.278    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_36_n_1
    SLICE_X6Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.301 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_18/CO[7]
                         net (fo=1, routed)           0.028     8.329    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_18_n_1
    SLICE_X6Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.352 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___34_i_6/CO[7]
                         net (fo=1, routed)           0.028     8.380    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___34_i_6_n_1
    SLICE_X6Y60          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     8.435 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_2/CO[1]
                         net (fo=37, routed)          0.581     9.016    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[30]
    SLICE_X7Y55          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     9.195 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_79/O
                         net (fo=1, routed)           0.011     9.206    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_79_n_1
    SLICE_X7Y55          CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     9.354 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_62/CO[7]
                         net (fo=1, routed)           0.028     9.382    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_62_n_1
    SLICE_X7Y56          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.405 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_36/CO[7]
                         net (fo=1, routed)           0.028     9.433    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_36_n_1
    SLICE_X7Y57          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.456 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_18/CO[7]
                         net (fo=1, routed)           0.028     9.484    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_18_n_1
    SLICE_X7Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.507 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_6/CO[7]
                         net (fo=1, routed)           0.028     9.535    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_6_n_1
    SLICE_X7Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     9.590 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___34_i_2/CO[1]
                         net (fo=37, routed)          0.368     9.958    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[29]
    SLICE_X8Y55          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174    10.132 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_75/O
                         net (fo=1, routed)           0.010    10.142    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_75_n_1
    SLICE_X8Y55          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    10.337 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_54/CO[7]
                         net (fo=1, routed)           0.028    10.365    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_54_n_1
    SLICE_X8Y56          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.388 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_44/CO[7]
                         net (fo=1, routed)           0.028    10.416    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_44_n_1
    SLICE_X8Y57          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.439 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_18/CO[7]
                         net (fo=1, routed)           0.028    10.467    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_18_n_1
    SLICE_X8Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.490 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_6/CO[7]
                         net (fo=1, routed)           0.028    10.518    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_6_n_1
    SLICE_X8Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    10.573 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_2/CO[1]
                         net (fo=37, routed)          0.589    11.162    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[28]
    SLICE_X9Y57          LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    11.336 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_76/O
                         net (fo=1, routed)           0.023    11.359    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_76_n_1
    SLICE_X9Y57          CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    11.562 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_54/CO[7]
                         net (fo=1, routed)           0.028    11.590    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_54_n_1
    SLICE_X9Y58          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.613 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_36/CO[7]
                         net (fo=1, routed)           0.028    11.641    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_36_n_1
    SLICE_X9Y59          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.664 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_26/CO[7]
                         net (fo=1, routed)           0.028    11.692    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_26_n_1
    SLICE_X9Y60          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.715 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_6/CO[7]
                         net (fo=1, routed)           0.028    11.743    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_6_n_1
    SLICE_X9Y61          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    11.798 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_2/CO[1]
                         net (fo=37, routed)          1.411    13.209    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[27]
    SLICE_X13Y57         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178    13.387 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_196/O
                         net (fo=1, routed)           0.009    13.396    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_196_n_1
    SLICE_X13Y57         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148    13.544 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_148/CO[7]
                         net (fo=1, routed)           0.028    13.572    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_148_n_1
    SLICE_X13Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    13.595 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_36/CO[7]
                         net (fo=1, routed)           0.028    13.623    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_36_n_1
    SLICE_X13Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    13.646 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_18/CO[7]
                         net (fo=1, routed)           0.028    13.674    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_18_n_1
    SLICE_X13Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    13.697 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_14/CO[7]
                         net (fo=1, routed)           0.028    13.725    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_14_n_1
    SLICE_X13Y61         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    13.780 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_2/CO[1]
                         net (fo=37, routed)          0.768    14.548    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[26]
    SLICE_X10Y56         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179    14.727 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_187/O
                         net (fo=1, routed)           0.011    14.738    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_187_n_1
    SLICE_X10Y56         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148    14.886 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_139/CO[7]
                         net (fo=1, routed)           0.028    14.914    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_139_n_1
    SLICE_X10Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.937 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_94/CO[7]
                         net (fo=1, routed)           0.028    14.965    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_94_n_1
    SLICE_X10Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.988 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_18/CO[7]
                         net (fo=1, routed)           0.028    15.016    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_18_n_1
    SLICE_X10Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    15.039 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_6/CO[7]
                         net (fo=1, routed)           0.028    15.067    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_6_n_1
    SLICE_X10Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    15.122 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_3/CO[1]
                         net (fo=37, routed)          0.887    16.009    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[25]
    SLICE_X11Y53         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    16.186 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_185/O
                         net (fo=1, routed)           0.010    16.196    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_185_n_1
    SLICE_X11Y53         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    16.429 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_130/CO[7]
                         net (fo=1, routed)           0.028    16.457    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_130_n_1
    SLICE_X11Y54         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    16.480 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_85/CO[7]
                         net (fo=1, routed)           0.028    16.508    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_85_n_1
    SLICE_X11Y55         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    16.531 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_40/CO[7]
                         net (fo=1, routed)           0.028    16.559    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_40_n_1
    SLICE_X11Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    16.582 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_6/CO[7]
                         net (fo=1, routed)           0.028    16.610    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_6_n_1
    SLICE_X11Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    16.665 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_2/CO[1]
                         net (fo=37, routed)          0.613    17.278    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[24]
    SLICE_X11Y50         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149    17.427 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_92/O
                         net (fo=1, routed)           0.010    17.437    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_92_n_1
    SLICE_X11Y50         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    17.670 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_31/CO[7]
                         net (fo=1, routed)           0.028    17.698    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_31_n_1
    SLICE_X11Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.721 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_8/CO[7]
                         net (fo=1, routed)           0.028    17.749    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_8_n_1
    SLICE_X11Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    17.804 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_2/CO[1]
                         net (fo=37, routed)          0.321    18.125    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[23]
    SLICE_X9Y49          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    18.303 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_77/O
                         net (fo=1, routed)           0.018    18.321    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_77_n_1
    SLICE_X9Y49          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    18.559 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_54/CO[7]
                         net (fo=1, routed)           0.028    18.587    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_54_n_1
    SLICE_X9Y50          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.610 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_60/CO[7]
                         net (fo=1, routed)           0.028    18.638    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_60_n_1
    SLICE_X9Y51          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.661 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_30/CO[7]
                         net (fo=1, routed)           0.028    18.689    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_30_n_1
    SLICE_X9Y52          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.712 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_7/CO[7]
                         net (fo=1, routed)           0.028    18.740    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_7_n_1
    SLICE_X9Y53          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    18.795 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_2/CO[1]
                         net (fo=37, routed)          0.463    19.258    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[22]
    SLICE_X5Y49          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    19.436 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_89/O
                         net (fo=1, routed)           0.018    19.454    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_89_n_1
    SLICE_X5Y49          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    19.692 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_66/CO[7]
                         net (fo=1, routed)           0.028    19.720    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_66_n_1
    SLICE_X5Y50          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    19.743 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_36/CO[7]
                         net (fo=1, routed)           0.028    19.771    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_36_n_1
    SLICE_X5Y51          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    19.794 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_26/CO[7]
                         net (fo=1, routed)           0.028    19.822    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_26_n_1
    SLICE_X5Y52          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    19.845 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_23/CO[7]
                         net (fo=1, routed)           0.028    19.873    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_23_n_1
    SLICE_X5Y53          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    19.928 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_27/CO[1]
                         net (fo=37, routed)          1.234    21.162    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[21]
    SLICE_X6Y48          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116    21.278 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_75/O
                         net (fo=1, routed)           0.010    21.288    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_75_n_1
    SLICE_X6Y48          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    21.483 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_54/CO[7]
                         net (fo=1, routed)           0.028    21.511    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_54_n_1
    SLICE_X6Y49          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    21.534 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_48/CO[7]
                         net (fo=1, routed)           0.028    21.562    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_48_n_1
    SLICE_X6Y50          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    21.585 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_18/CO[7]
                         net (fo=1, routed)           0.028    21.613    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_18_n_1
    SLICE_X6Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    21.636 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_8/CO[7]
                         net (fo=1, routed)           0.028    21.664    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_8_n_1
    SLICE_X6Y52          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    21.719 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_7/CO[1]
                         net (fo=37, routed)          0.589    22.308    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[20]
    SLICE_X10Y51         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    22.485 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_25/O
                         net (fo=1, routed)           0.010    22.495    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_25_n_1
    SLICE_X10Y51         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    22.728 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_6/CO[7]
                         net (fo=1, routed)           0.028    22.756    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_6_n_1
    SLICE_X10Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    22.811 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_2/CO[1]
                         net (fo=37, routed)          0.864    23.675    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[19]
    SLICE_X7Y47          LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    23.852 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_77/O
                         net (fo=1, routed)           0.010    23.862    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_77_n_1
    SLICE_X7Y47          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    24.095 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_54/CO[7]
                         net (fo=1, routed)           0.028    24.123    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_54_n_1
    SLICE_X7Y48          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.146 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_36/CO[7]
                         net (fo=1, routed)           0.028    24.174    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_36_n_1
    SLICE_X7Y49          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.197 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_18/CO[7]
                         net (fo=1, routed)           0.028    24.225    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_18_n_1
    SLICE_X7Y50          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.248 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_15/CO[7]
                         net (fo=1, routed)           0.028    24.276    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_15_n_1
    SLICE_X7Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    24.331 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_2/CO[1]
                         net (fo=37, routed)          1.457    25.788    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[18]
    SLICE_X6Y43          LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    25.965 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_77/O
                         net (fo=1, routed)           0.010    25.975    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_77_n_1
    SLICE_X6Y43          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    26.208 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_54/CO[7]
                         net (fo=1, routed)           0.028    26.236    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_54_n_1
    SLICE_X6Y44          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    26.259 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_36/CO[7]
                         net (fo=1, routed)           0.028    26.287    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_36_n_1
    SLICE_X6Y45          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    26.310 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_18/CO[7]
                         net (fo=1, routed)           0.028    26.338    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_18_n_1
    SLICE_X6Y46          CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086    26.424 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_6/O[2]
                         net (fo=2, routed)           0.639    27.063    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_6_n_14
    SLICE_X8Y50          LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174    27.237 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_23/O
                         net (fo=1, routed)           0.010    27.247    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_23_n_1
    SLICE_X8Y50          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    27.442 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_6/CO[7]
                         net (fo=1, routed)           0.028    27.470    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_6_n_1
    SLICE_X8Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    27.525 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_2/CO[1]
                         net (fo=37, routed)          1.040    28.565    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[16]
    SLICE_X9Y42          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150    28.715 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_61/O
                         net (fo=1, routed)           0.018    28.733    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_61_n_1
    SLICE_X9Y42          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    28.971 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_36/CO[7]
                         net (fo=1, routed)           0.028    28.999    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_36_n_1
    SLICE_X9Y43          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.022 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_18/CO[7]
                         net (fo=1, routed)           0.028    29.050    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_18_n_1
    SLICE_X9Y44          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.073 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_6/CO[7]
                         net (fo=1, routed)           0.028    29.101    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_6_n_1
    SLICE_X9Y45          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    29.156 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_2/CO[1]
                         net (fo=37, routed)          0.555    29.711    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[15]
    SLICE_X10Y40         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116    29.827 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_246/O
                         net (fo=1, routed)           0.010    29.837    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_246_n_1
    SLICE_X10Y40         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    30.032 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_180/CO[7]
                         net (fo=1, routed)           0.028    30.060    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_180_n_1
    SLICE_X10Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097    30.157 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_36/O[1]
                         net (fo=2, routed)           0.695    30.852    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_36_n_15
    SLICE_X7Y40          LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148    31.000 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_186/O
                         net (fo=1, routed)           0.011    31.011    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_186_n_1
    SLICE_X7Y40          CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    31.207 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_108/CO[7]
                         net (fo=1, routed)           0.028    31.235    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_108_n_1
    SLICE_X7Y41          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    31.258 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_18/CO[7]
                         net (fo=1, routed)           0.028    31.286    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_18_n_1
    SLICE_X7Y42          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    31.309 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_6/CO[7]
                         net (fo=1, routed)           0.028    31.337    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_6_n_1
    SLICE_X7Y43          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    31.392 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_2/CO[1]
                         net (fo=37, routed)          1.126    32.518    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[13]
    SLICE_X11Y40         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149    32.667 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_232/O
                         net (fo=1, routed)           0.010    32.677    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_232_n_1
    SLICE_X11Y40         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    32.910 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_162/CO[7]
                         net (fo=1, routed)           0.028    32.938    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_162_n_1
    SLICE_X11Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    32.961 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_99/CO[7]
                         net (fo=1, routed)           0.028    32.989    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_99_n_1
    SLICE_X11Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.012 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_50/CO[7]
                         net (fo=1, routed)           0.028    33.040    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_50_n_1
    SLICE_X11Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.063 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_6/CO[7]
                         net (fo=1, routed)           0.028    33.091    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_6_n_1
    SLICE_X11Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    33.146 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_2/CO[1]
                         net (fo=37, routed)          0.483    33.630    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[12]
    SLICE_X12Y40         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174    33.804 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_223/O
                         net (fo=1, routed)           0.011    33.815    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_223_n_1
    SLICE_X12Y40         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    34.011 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_153/CO[7]
                         net (fo=1, routed)           0.028    34.039    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_153_n_1
    SLICE_X12Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    34.062 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_90/CO[7]
                         net (fo=1, routed)           0.028    34.090    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_90_n_1
    SLICE_X12Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    34.113 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_41/CO[7]
                         net (fo=1, routed)           0.028    34.141    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_41_n_1
    SLICE_X12Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    34.164 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_17/CO[7]
                         net (fo=1, routed)           0.028    34.192    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_17_n_1
    SLICE_X12Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    34.247 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_2/CO[1]
                         net (fo=37, routed)          0.476    34.723    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[11]
    SLICE_X13Y40         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176    34.899 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_116/O
                         net (fo=1, routed)           0.008    34.907    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_116_n_1
    SLICE_X13Y40         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    35.102 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_96/CO[7]
                         net (fo=1, routed)           0.028    35.130    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_96_n_1
    SLICE_X13Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.153 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_89/CO[7]
                         net (fo=1, routed)           0.028    35.181    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_89_n_1
    SLICE_X13Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.204 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_40/CO[7]
                         net (fo=1, routed)           0.028    35.232    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_40_n_1
    SLICE_X13Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.255 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_16/CO[7]
                         net (fo=1, routed)           0.028    35.283    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_16_n_1
    SLICE_X13Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    35.338 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_3/CO[1]
                         net (fo=37, routed)          0.619    35.956    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[10]
    SLICE_X13Y32         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100    36.056 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_148/O
                         net (fo=1, routed)           0.010    36.066    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_148_n_1
    SLICE_X13Y32         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    36.299 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_110/CO[7]
                         net (fo=1, routed)           0.028    36.327    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_110_n_1
    SLICE_X13Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    36.350 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_62/CO[7]
                         net (fo=1, routed)           0.028    36.378    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_62_n_1
    SLICE_X13Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    36.401 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_53/CO[7]
                         net (fo=1, routed)           0.028    36.429    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_53_n_1
    SLICE_X13Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    36.452 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_96/CO[7]
                         net (fo=1, routed)           0.028    36.480    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_96_n_1
    SLICE_X13Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    36.535 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_39/CO[1]
                         net (fo=37, routed)          1.151    37.686    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[9]
    SLICE_X9Y32          LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174    37.860 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_138/O
                         net (fo=1, routed)           0.026    37.886    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_138_n_1
    SLICE_X9Y32          CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206    38.092 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_101/CO[7]
                         net (fo=1, routed)           0.028    38.120    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_101_n_1
    SLICE_X9Y33          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    38.143 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_74/CO[7]
                         net (fo=1, routed)           0.028    38.171    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_74_n_1
    SLICE_X9Y34          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    38.194 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_26/CO[7]
                         net (fo=1, routed)           0.028    38.222    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_26_n_1
    SLICE_X9Y35          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    38.245 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_23/CO[7]
                         net (fo=1, routed)           0.028    38.273    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_23_n_1
    SLICE_X9Y36          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    38.328 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_44/CO[1]
                         net (fo=37, routed)          0.571    38.899    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[8]
    SLICE_X4Y35          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    39.077 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_81/O
                         net (fo=1, routed)           0.018    39.095    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_81_n_1
    SLICE_X4Y35          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    39.333 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_38/CO[7]
                         net (fo=1, routed)           0.028    39.361    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_38_n_1
    SLICE_X4Y36          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    39.384 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_8/CO[7]
                         net (fo=1, routed)           0.028    39.412    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_8_n_1
    SLICE_X4Y37          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    39.467 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_7/CO[1]
                         net (fo=37, routed)          1.277    40.743    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[7]
    SLICE_X8Y33          LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148    40.891 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_314/O
                         net (fo=1, routed)           0.008    40.899    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_314_n_1
    SLICE_X8Y33          CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    41.094 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_215/CO[7]
                         net (fo=1, routed)           0.028    41.122    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_215_n_1
    SLICE_X8Y34          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    41.145 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_124/CO[7]
                         net (fo=1, routed)           0.028    41.173    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_124_n_1
    SLICE_X8Y35          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    41.196 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_29/CO[7]
                         net (fo=1, routed)           0.028    41.224    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_29_n_1
    SLICE_X8Y36          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    41.247 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_8/CO[7]
                         net (fo=1, routed)           0.028    41.275    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_8_n_1
    SLICE_X8Y37          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    41.330 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_2/CO[1]
                         net (fo=37, routed)          0.509    41.839    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[6]
    SLICE_X7Y32          LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178    42.017 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_223/O
                         net (fo=1, routed)           0.011    42.028    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_223_n_1
    SLICE_X7Y32          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238    42.266 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_115/CO[7]
                         net (fo=1, routed)           0.028    42.294    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_115_n_1
    SLICE_X7Y33          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    42.317 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_59/CO[7]
                         net (fo=1, routed)           0.028    42.345    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_59_n_1
    SLICE_X7Y34          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    42.368 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_7/CO[7]
                         net (fo=1, routed)           0.028    42.396    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_7_n_1
    SLICE_X7Y35          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    42.451 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_2/CO[1]
                         net (fo=37, routed)          0.474    42.925    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[5]
    SLICE_X5Y31          LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113    43.038 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_300/O
                         net (fo=1, routed)           0.023    43.061    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_300_n_1
    SLICE_X5Y31          CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    43.264 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_197/CO[7]
                         net (fo=1, routed)           0.028    43.292    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_197_n_1
    SLICE_X5Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    43.315 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_106/CO[7]
                         net (fo=1, routed)           0.028    43.343    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_106_n_1
    SLICE_X5Y33          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    43.366 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_48/CO[7]
                         net (fo=1, routed)           0.028    43.394    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_48_n_1
    SLICE_X5Y34          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    43.417 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_20/CO[7]
                         net (fo=1, routed)           0.028    43.445    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_20_n_1
    SLICE_X5Y35          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    43.500 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_19/CO[1]
                         net (fo=37, routed)          1.519    45.019    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[4]
    SLICE_X6Y31          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    45.118 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_291/O
                         net (fo=1, routed)           0.010    45.128    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_291_n_1
    SLICE_X6Y31          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    45.323 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_196/CO[7]
                         net (fo=1, routed)           0.028    45.351    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_196_n_1
    SLICE_X6Y32          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    45.374 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_105/CO[7]
                         net (fo=1, routed)           0.028    45.402    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_105_n_1
    SLICE_X6Y33          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    45.425 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_47/CO[7]
                         net (fo=1, routed)           0.028    45.453    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_47_n_1
    SLICE_X6Y34          CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097    45.550 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_18/O[1]
                         net (fo=2, routed)           0.771    46.321    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_18_n_15
    SLICE_X11Y35         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.113    46.434 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_184/O
                         net (fo=1, routed)           0.011    46.445    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_184_n_1
    SLICE_X11Y35         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    46.641 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_99/CO[7]
                         net (fo=1, routed)           0.028    46.669    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_99_n_1
    SLICE_X11Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    46.724 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_45/CO[1]
                         net (fo=37, routed)          0.384    47.107    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[2]
    SLICE_X10Y32         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148    47.255 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_358/O
                         net (fo=1, routed)           0.011    47.266    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_358_n_1
    SLICE_X10Y32         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    47.462 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_335/CO[7]
                         net (fo=1, routed)           0.028    47.490    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_335_n_1
    SLICE_X10Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.513 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_277/CO[7]
                         net (fo=1, routed)           0.028    47.541    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_277_n_1
    SLICE_X10Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.564 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_187/CO[7]
                         net (fo=1, routed)           0.028    47.592    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_187_n_1
    SLICE_X10Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.615 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_102/CO[7]
                         net (fo=1, routed)           0.028    47.643    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_102_n_1
    SLICE_X10Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    47.698 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_46/CO[1]
                         net (fo=37, routed)          0.456    48.154    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[1]
    SLICE_X12Y35         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    48.303 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_45/O
                         net (fo=1, routed)           0.011    48.314    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_45_n_1
    SLICE_X12Y35         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238    48.552 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_19/CO[7]
                         net (fo=1, routed)           0.028    48.580    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_19_n_1
    SLICE_X12Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    48.603 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_8/CO[7]
                         net (fo=1, routed)           0.028    48.631    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_8_n_1
    SLICE_X12Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068    48.699 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_5/CO[0]
                         net (fo=2, routed)           0.747    49.446    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[0]
    SLICE_X27Y45         LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.166    49.612 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_9/O
                         net (fo=1, routed)           0.384    49.996    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_9_n_1
    SLICE_X29Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.242    50.238 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_2/O[4]
                         net (fo=1, routed)           0.179    50.417    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result1[5]
    SLICE_X31Y45         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.178    50.595 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15/O
                         net (fo=1, routed)           0.018    50.613    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_n_1
    SLICE_X31Y45         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.087    50.700 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[5]_i_2/O
                         net (fo=1, routed)           0.313    51.013    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[5]_i_2_n_1
    SLICE_X28Y45         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148    51.161 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[5]_i_1/O
                         net (fo=1, routed)           0.069    51.230    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[5]_i_1_n_1
    SLICE_X28Y45         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.092ns  (logic 16.263ns (33.127%)  route 32.829ns (66.872%))
  Logic Levels:           172  (CARRY8=135 LUT1=2 LUT3=1 LUT4=1 LUT5=31 LUT6=2)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.920ns (routing 0.814ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.920     2.127    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/S_AXI_ACLK
    SLICE_X22Y42         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.223 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[28]/Q
                         net (fo=136, routed)         2.246     4.469    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s[28]
    SLICE_X33Y57         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     4.616 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_121/O
                         net (fo=1, routed)           0.010     4.626    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_121_n_1
    SLICE_X33Y57         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.226     4.852 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_72/O[5]
                         net (fo=69, routed)          2.087     6.939    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i__i_72_n_11
    SLICE_X5Y59          LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     7.039 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_34/O
                         net (fo=1, routed)           0.017     7.056    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_34_n_1
    SLICE_X5Y59          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     7.206 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_6/CO[7]
                         net (fo=1, routed)           0.028     7.234    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_6_n_1
    SLICE_X5Y60          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.068     7.302 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___36_i_2/CO[0]
                         net (fo=37, routed)          0.562     7.864    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[31]
    SLICE_X6Y57          LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     8.041 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_57/O
                         net (fo=1, routed)           0.012     8.053    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_57_n_1
    SLICE_X6Y57          CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     8.250 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_36/CO[7]
                         net (fo=1, routed)           0.028     8.278    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_36_n_1
    SLICE_X6Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.301 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_18/CO[7]
                         net (fo=1, routed)           0.028     8.329    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_18_n_1
    SLICE_X6Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.352 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___34_i_6/CO[7]
                         net (fo=1, routed)           0.028     8.380    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___34_i_6_n_1
    SLICE_X6Y60          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     8.435 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___35_i_2/CO[1]
                         net (fo=37, routed)          0.581     9.016    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[30]
    SLICE_X7Y55          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     9.195 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_79/O
                         net (fo=1, routed)           0.011     9.206    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_79_n_1
    SLICE_X7Y55          CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     9.354 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_62/CO[7]
                         net (fo=1, routed)           0.028     9.382    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_62_n_1
    SLICE_X7Y56          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.405 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_36/CO[7]
                         net (fo=1, routed)           0.028     9.433    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_36_n_1
    SLICE_X7Y57          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.456 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_18/CO[7]
                         net (fo=1, routed)           0.028     9.484    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_18_n_1
    SLICE_X7Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.507 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_6/CO[7]
                         net (fo=1, routed)           0.028     9.535    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_6_n_1
    SLICE_X7Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     9.590 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___34_i_2/CO[1]
                         net (fo=37, routed)          0.368     9.958    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[29]
    SLICE_X8Y55          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174    10.132 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_75/O
                         net (fo=1, routed)           0.010    10.142    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_75_n_1
    SLICE_X8Y55          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    10.337 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_54/CO[7]
                         net (fo=1, routed)           0.028    10.365    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_54_n_1
    SLICE_X8Y56          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.388 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_44/CO[7]
                         net (fo=1, routed)           0.028    10.416    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_44_n_1
    SLICE_X8Y57          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.439 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_18/CO[7]
                         net (fo=1, routed)           0.028    10.467    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_18_n_1
    SLICE_X8Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.490 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_6/CO[7]
                         net (fo=1, routed)           0.028    10.518    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_6_n_1
    SLICE_X8Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    10.573 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___33_i_2/CO[1]
                         net (fo=37, routed)          0.589    11.162    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[28]
    SLICE_X9Y57          LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    11.336 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_76/O
                         net (fo=1, routed)           0.023    11.359    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_76_n_1
    SLICE_X9Y57          CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    11.562 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_54/CO[7]
                         net (fo=1, routed)           0.028    11.590    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_54_n_1
    SLICE_X9Y58          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.613 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_36/CO[7]
                         net (fo=1, routed)           0.028    11.641    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_36_n_1
    SLICE_X9Y59          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.664 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_26/CO[7]
                         net (fo=1, routed)           0.028    11.692    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_26_n_1
    SLICE_X9Y60          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.715 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_6/CO[7]
                         net (fo=1, routed)           0.028    11.743    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_6_n_1
    SLICE_X9Y61          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    11.798 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___32_i_2/CO[1]
                         net (fo=37, routed)          1.411    13.209    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[27]
    SLICE_X13Y57         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178    13.387 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_196/O
                         net (fo=1, routed)           0.009    13.396    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_196_n_1
    SLICE_X13Y57         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148    13.544 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_148/CO[7]
                         net (fo=1, routed)           0.028    13.572    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_148_n_1
    SLICE_X13Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    13.595 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_36/CO[7]
                         net (fo=1, routed)           0.028    13.623    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_36_n_1
    SLICE_X13Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    13.646 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_18/CO[7]
                         net (fo=1, routed)           0.028    13.674    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_18_n_1
    SLICE_X13Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    13.697 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_14/CO[7]
                         net (fo=1, routed)           0.028    13.725    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_14_n_1
    SLICE_X13Y61         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    13.780 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___31_i_2/CO[1]
                         net (fo=37, routed)          0.768    14.548    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[26]
    SLICE_X10Y56         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179    14.727 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_187/O
                         net (fo=1, routed)           0.011    14.738    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_187_n_1
    SLICE_X10Y56         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148    14.886 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_139/CO[7]
                         net (fo=1, routed)           0.028    14.914    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_139_n_1
    SLICE_X10Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.937 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_94/CO[7]
                         net (fo=1, routed)           0.028    14.965    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_94_n_1
    SLICE_X10Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.988 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_18/CO[7]
                         net (fo=1, routed)           0.028    15.016    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_18_n_1
    SLICE_X10Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    15.039 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_6/CO[7]
                         net (fo=1, routed)           0.028    15.067    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_6_n_1
    SLICE_X10Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    15.122 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___30_i_3/CO[1]
                         net (fo=37, routed)          0.887    16.009    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[25]
    SLICE_X11Y53         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    16.186 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_185/O
                         net (fo=1, routed)           0.010    16.196    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_185_n_1
    SLICE_X11Y53         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    16.429 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_130/CO[7]
                         net (fo=1, routed)           0.028    16.457    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_130_n_1
    SLICE_X11Y54         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    16.480 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_85/CO[7]
                         net (fo=1, routed)           0.028    16.508    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_85_n_1
    SLICE_X11Y55         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    16.531 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_40/CO[7]
                         net (fo=1, routed)           0.028    16.559    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_40_n_1
    SLICE_X11Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    16.582 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_6/CO[7]
                         net (fo=1, routed)           0.028    16.610    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_6_n_1
    SLICE_X11Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    16.665 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___29_i_2/CO[1]
                         net (fo=37, routed)          0.613    17.278    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[24]
    SLICE_X11Y50         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149    17.427 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_92/O
                         net (fo=1, routed)           0.010    17.437    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_92_n_1
    SLICE_X11Y50         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    17.670 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_31/CO[7]
                         net (fo=1, routed)           0.028    17.698    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_31_n_1
    SLICE_X11Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.721 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_8/CO[7]
                         net (fo=1, routed)           0.028    17.749    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_8_n_1
    SLICE_X11Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    17.804 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___28_i_2/CO[1]
                         net (fo=37, routed)          0.321    18.125    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[23]
    SLICE_X9Y49          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    18.303 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_77/O
                         net (fo=1, routed)           0.018    18.321    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_77_n_1
    SLICE_X9Y49          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    18.559 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_54/CO[7]
                         net (fo=1, routed)           0.028    18.587    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_54_n_1
    SLICE_X9Y50          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.610 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_60/CO[7]
                         net (fo=1, routed)           0.028    18.638    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_60_n_1
    SLICE_X9Y51          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.661 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_30/CO[7]
                         net (fo=1, routed)           0.028    18.689    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_30_n_1
    SLICE_X9Y52          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.712 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_7/CO[7]
                         net (fo=1, routed)           0.028    18.740    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_7_n_1
    SLICE_X9Y53          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    18.795 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___27_i_2/CO[1]
                         net (fo=37, routed)          0.463    19.258    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[22]
    SLICE_X5Y49          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    19.436 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_89/O
                         net (fo=1, routed)           0.018    19.454    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_89_n_1
    SLICE_X5Y49          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    19.692 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_66/CO[7]
                         net (fo=1, routed)           0.028    19.720    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_66_n_1
    SLICE_X5Y50          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    19.743 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_36/CO[7]
                         net (fo=1, routed)           0.028    19.771    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_36_n_1
    SLICE_X5Y51          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    19.794 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_26/CO[7]
                         net (fo=1, routed)           0.028    19.822    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_26_n_1
    SLICE_X5Y52          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    19.845 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_23/CO[7]
                         net (fo=1, routed)           0.028    19.873    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_23_n_1
    SLICE_X5Y53          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    19.928 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_27/CO[1]
                         net (fo=37, routed)          1.234    21.162    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[21]
    SLICE_X6Y48          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116    21.278 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_75/O
                         net (fo=1, routed)           0.010    21.288    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_75_n_1
    SLICE_X6Y48          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    21.483 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_54/CO[7]
                         net (fo=1, routed)           0.028    21.511    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_54_n_1
    SLICE_X6Y49          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    21.534 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_48/CO[7]
                         net (fo=1, routed)           0.028    21.562    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_48_n_1
    SLICE_X6Y50          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    21.585 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_18/CO[7]
                         net (fo=1, routed)           0.028    21.613    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_18_n_1
    SLICE_X6Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    21.636 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_8/CO[7]
                         net (fo=1, routed)           0.028    21.664    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_8_n_1
    SLICE_X6Y52          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    21.719 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_7/CO[1]
                         net (fo=37, routed)          0.589    22.308    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[20]
    SLICE_X10Y51         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    22.485 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_25/O
                         net (fo=1, routed)           0.010    22.495    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_25_n_1
    SLICE_X10Y51         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    22.728 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_6/CO[7]
                         net (fo=1, routed)           0.028    22.756    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_6_n_1
    SLICE_X10Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    22.811 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___26_i_2/CO[1]
                         net (fo=37, routed)          0.864    23.675    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[19]
    SLICE_X7Y47          LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    23.852 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_77/O
                         net (fo=1, routed)           0.010    23.862    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_77_n_1
    SLICE_X7Y47          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    24.095 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_54/CO[7]
                         net (fo=1, routed)           0.028    24.123    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_54_n_1
    SLICE_X7Y48          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.146 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_36/CO[7]
                         net (fo=1, routed)           0.028    24.174    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_36_n_1
    SLICE_X7Y49          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.197 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_18/CO[7]
                         net (fo=1, routed)           0.028    24.225    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_18_n_1
    SLICE_X7Y50          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.248 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_15/CO[7]
                         net (fo=1, routed)           0.028    24.276    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___24_i_15_n_1
    SLICE_X7Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    24.331 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___25_i_2/CO[1]
                         net (fo=37, routed)          1.457    25.788    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[18]
    SLICE_X6Y43          LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    25.965 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_77/O
                         net (fo=1, routed)           0.010    25.975    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_77_n_1
    SLICE_X6Y43          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    26.208 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_54/CO[7]
                         net (fo=1, routed)           0.028    26.236    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_54_n_1
    SLICE_X6Y44          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    26.259 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_36/CO[7]
                         net (fo=1, routed)           0.028    26.287    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_36_n_1
    SLICE_X6Y45          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    26.310 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_18/CO[7]
                         net (fo=1, routed)           0.028    26.338    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_18_n_1
    SLICE_X6Y46          CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086    26.424 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_6/O[2]
                         net (fo=2, routed)           0.639    27.063    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_6_n_14
    SLICE_X8Y50          LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174    27.237 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_23/O
                         net (fo=1, routed)           0.010    27.247    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_23_n_1
    SLICE_X8Y50          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    27.442 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_6/CO[7]
                         net (fo=1, routed)           0.028    27.470    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_6_n_1
    SLICE_X8Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    27.525 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___23_i_2/CO[1]
                         net (fo=37, routed)          1.040    28.565    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[16]
    SLICE_X9Y42          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150    28.715 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_61/O
                         net (fo=1, routed)           0.018    28.733    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_61_n_1
    SLICE_X9Y42          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    28.971 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_36/CO[7]
                         net (fo=1, routed)           0.028    28.999    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_36_n_1
    SLICE_X9Y43          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.022 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_18/CO[7]
                         net (fo=1, routed)           0.028    29.050    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_18_n_1
    SLICE_X9Y44          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.073 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_6/CO[7]
                         net (fo=1, routed)           0.028    29.101    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___21_i_6_n_1
    SLICE_X9Y45          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    29.156 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___22_i_2/CO[1]
                         net (fo=37, routed)          0.555    29.711    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[15]
    SLICE_X10Y40         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116    29.827 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_246/O
                         net (fo=1, routed)           0.010    29.837    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_246_n_1
    SLICE_X10Y40         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    30.032 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_180/CO[7]
                         net (fo=1, routed)           0.028    30.060    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_180_n_1
    SLICE_X10Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097    30.157 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_36/O[1]
                         net (fo=2, routed)           0.695    30.852    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_36_n_15
    SLICE_X7Y40          LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148    31.000 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_186/O
                         net (fo=1, routed)           0.011    31.011    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_186_n_1
    SLICE_X7Y40          CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    31.207 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_108/CO[7]
                         net (fo=1, routed)           0.028    31.235    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_108_n_1
    SLICE_X7Y41          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    31.258 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_18/CO[7]
                         net (fo=1, routed)           0.028    31.286    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_18_n_1
    SLICE_X7Y42          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    31.309 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_6/CO[7]
                         net (fo=1, routed)           0.028    31.337    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_6_n_1
    SLICE_X7Y43          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    31.392 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___20_i_2/CO[1]
                         net (fo=37, routed)          1.126    32.518    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[13]
    SLICE_X11Y40         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149    32.667 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_232/O
                         net (fo=1, routed)           0.010    32.677    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_232_n_1
    SLICE_X11Y40         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    32.910 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_162/CO[7]
                         net (fo=1, routed)           0.028    32.938    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_162_n_1
    SLICE_X11Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    32.961 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_99/CO[7]
                         net (fo=1, routed)           0.028    32.989    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_99_n_1
    SLICE_X11Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.012 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_50/CO[7]
                         net (fo=1, routed)           0.028    33.040    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_50_n_1
    SLICE_X11Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.063 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_6/CO[7]
                         net (fo=1, routed)           0.028    33.091    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_6_n_1
    SLICE_X11Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    33.146 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___19_i_2/CO[1]
                         net (fo=37, routed)          0.483    33.630    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[12]
    SLICE_X12Y40         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174    33.804 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_223/O
                         net (fo=1, routed)           0.011    33.815    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_223_n_1
    SLICE_X12Y40         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    34.011 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_153/CO[7]
                         net (fo=1, routed)           0.028    34.039    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_153_n_1
    SLICE_X12Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    34.062 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_90/CO[7]
                         net (fo=1, routed)           0.028    34.090    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_90_n_1
    SLICE_X12Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    34.113 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_41/CO[7]
                         net (fo=1, routed)           0.028    34.141    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_41_n_1
    SLICE_X12Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    34.164 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_17/CO[7]
                         net (fo=1, routed)           0.028    34.192    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_17_n_1
    SLICE_X12Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    34.247 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___18_i_2/CO[1]
                         net (fo=37, routed)          0.476    34.723    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[11]
    SLICE_X13Y40         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176    34.899 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_116/O
                         net (fo=1, routed)           0.008    34.907    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_116_n_1
    SLICE_X13Y40         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    35.102 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_96/CO[7]
                         net (fo=1, routed)           0.028    35.130    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_96_n_1
    SLICE_X13Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.153 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_89/CO[7]
                         net (fo=1, routed)           0.028    35.181    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_89_n_1
    SLICE_X13Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.204 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_40/CO[7]
                         net (fo=1, routed)           0.028    35.232    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_40_n_1
    SLICE_X13Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.255 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_16/CO[7]
                         net (fo=1, routed)           0.028    35.283    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_16_n_1
    SLICE_X13Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    35.338 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_3/CO[1]
                         net (fo=37, routed)          0.619    35.956    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[10]
    SLICE_X13Y32         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100    36.056 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_148/O
                         net (fo=1, routed)           0.010    36.066    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_148_n_1
    SLICE_X13Y32         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    36.299 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_110/CO[7]
                         net (fo=1, routed)           0.028    36.327    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_110_n_1
    SLICE_X13Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    36.350 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_62/CO[7]
                         net (fo=1, routed)           0.028    36.378    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_62_n_1
    SLICE_X13Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    36.401 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_53/CO[7]
                         net (fo=1, routed)           0.028    36.429    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_53_n_1
    SLICE_X13Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    36.452 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_96/CO[7]
                         net (fo=1, routed)           0.028    36.480    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_96_n_1
    SLICE_X13Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    36.535 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___17_i_39/CO[1]
                         net (fo=37, routed)          1.151    37.686    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[9]
    SLICE_X9Y32          LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174    37.860 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_138/O
                         net (fo=1, routed)           0.026    37.886    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_138_n_1
    SLICE_X9Y32          CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206    38.092 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_101/CO[7]
                         net (fo=1, routed)           0.028    38.120    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_101_n_1
    SLICE_X9Y33          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    38.143 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_74/CO[7]
                         net (fo=1, routed)           0.028    38.171    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_74_n_1
    SLICE_X9Y34          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    38.194 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_26/CO[7]
                         net (fo=1, routed)           0.028    38.222    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_26_n_1
    SLICE_X9Y35          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    38.245 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_23/CO[7]
                         net (fo=1, routed)           0.028    38.273    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_23_n_1
    SLICE_X9Y36          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    38.328 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_44/CO[1]
                         net (fo=37, routed)          0.571    38.899    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[8]
    SLICE_X4Y35          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    39.077 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_81/O
                         net (fo=1, routed)           0.018    39.095    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_81_n_1
    SLICE_X4Y35          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    39.333 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_38/CO[7]
                         net (fo=1, routed)           0.028    39.361    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_38_n_1
    SLICE_X4Y36          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    39.384 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_8/CO[7]
                         net (fo=1, routed)           0.028    39.412    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_8_n_1
    SLICE_X4Y37          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    39.467 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_7/CO[1]
                         net (fo=37, routed)          1.277    40.743    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[7]
    SLICE_X8Y33          LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148    40.891 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_314/O
                         net (fo=1, routed)           0.008    40.899    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_314_n_1
    SLICE_X8Y33          CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    41.094 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_215/CO[7]
                         net (fo=1, routed)           0.028    41.122    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_215_n_1
    SLICE_X8Y34          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    41.145 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_124/CO[7]
                         net (fo=1, routed)           0.028    41.173    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_124_n_1
    SLICE_X8Y35          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    41.196 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_29/CO[7]
                         net (fo=1, routed)           0.028    41.224    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_29_n_1
    SLICE_X8Y36          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    41.247 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_8/CO[7]
                         net (fo=1, routed)           0.028    41.275    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_8_n_1
    SLICE_X8Y37          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    41.330 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___16_i_2/CO[1]
                         net (fo=37, routed)          0.509    41.839    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[6]
    SLICE_X7Y32          LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178    42.017 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_223/O
                         net (fo=1, routed)           0.011    42.028    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_223_n_1
    SLICE_X7Y32          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238    42.266 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_115/CO[7]
                         net (fo=1, routed)           0.028    42.294    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_115_n_1
    SLICE_X7Y33          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    42.317 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_59/CO[7]
                         net (fo=1, routed)           0.028    42.345    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_59_n_1
    SLICE_X7Y34          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    42.368 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_7/CO[7]
                         net (fo=1, routed)           0.028    42.396    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_7_n_1
    SLICE_X7Y35          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    42.451 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___15_i_2/CO[1]
                         net (fo=37, routed)          0.474    42.925    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[5]
    SLICE_X5Y31          LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113    43.038 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_300/O
                         net (fo=1, routed)           0.023    43.061    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_300_n_1
    SLICE_X5Y31          CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    43.264 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_197/CO[7]
                         net (fo=1, routed)           0.028    43.292    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_197_n_1
    SLICE_X5Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    43.315 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_106/CO[7]
                         net (fo=1, routed)           0.028    43.343    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_106_n_1
    SLICE_X5Y33          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    43.366 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_48/CO[7]
                         net (fo=1, routed)           0.028    43.394    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_48_n_1
    SLICE_X5Y34          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    43.417 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_20/CO[7]
                         net (fo=1, routed)           0.028    43.445    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_20_n_1
    SLICE_X5Y35          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    43.500 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_19/CO[1]
                         net (fo=37, routed)          1.519    45.019    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[4]
    SLICE_X6Y31          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    45.118 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_291/O
                         net (fo=1, routed)           0.010    45.128    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_291_n_1
    SLICE_X6Y31          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    45.323 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_196/CO[7]
                         net (fo=1, routed)           0.028    45.351    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_196_n_1
    SLICE_X6Y32          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    45.374 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_105/CO[7]
                         net (fo=1, routed)           0.028    45.402    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_105_n_1
    SLICE_X6Y33          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    45.425 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_47/CO[7]
                         net (fo=1, routed)           0.028    45.453    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_47_n_1
    SLICE_X6Y34          CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097    45.550 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_18/O[1]
                         net (fo=2, routed)           0.771    46.321    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_18_n_15
    SLICE_X11Y35         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.113    46.434 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_184/O
                         net (fo=1, routed)           0.011    46.445    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_184_n_1
    SLICE_X11Y35         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    46.641 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_99/CO[7]
                         net (fo=1, routed)           0.028    46.669    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_99_n_1
    SLICE_X11Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    46.724 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_45/CO[1]
                         net (fo=37, routed)          0.384    47.107    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[2]
    SLICE_X10Y32         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148    47.255 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_358/O
                         net (fo=1, routed)           0.011    47.266    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_358_n_1
    SLICE_X10Y32         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    47.462 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_335/CO[7]
                         net (fo=1, routed)           0.028    47.490    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_335_n_1
    SLICE_X10Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.513 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_277/CO[7]
                         net (fo=1, routed)           0.028    47.541    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_277_n_1
    SLICE_X10Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.564 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_187/CO[7]
                         net (fo=1, routed)           0.028    47.592    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_187_n_1
    SLICE_X10Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.615 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_102/CO[7]
                         net (fo=1, routed)           0.028    47.643    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_102_n_1
    SLICE_X10Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    47.698 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_46/CO[1]
                         net (fo=37, routed)          0.456    48.154    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[1]
    SLICE_X12Y35         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    48.303 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_45/O
                         net (fo=1, routed)           0.011    48.314    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_45_n_1
    SLICE_X12Y35         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238    48.552 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_19/CO[7]
                         net (fo=1, routed)           0.028    48.580    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_19_n_1
    SLICE_X12Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    48.603 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_8/CO[7]
                         net (fo=1, routed)           0.028    48.631    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_8_n_1
    SLICE_X12Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068    48.699 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_5/CO[0]
                         net (fo=2, routed)           0.747    49.446    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[0]
    SLICE_X27Y45         LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.166    49.612 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_9/O
                         net (fo=1, routed)           0.384    49.996    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_9_n_1
    SLICE_X29Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.167    50.163 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/i___14_i_2/O[1]
                         net (fo=1, routed)           0.264    50.427    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result1[2]
    SLICE_X28Y45         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063    50.490 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[2]_i_5/O
                         net (fo=1, routed)           0.211    50.701    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[2]_i_5_n_1
    SLICE_X28Y45         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.148    50.849 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[2]_i_2/O
                         net (fo=1, routed)           0.119    50.968    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[2]_i_2_n_1
    SLICE_X28Y45         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    51.142 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[2]_i_1/O
                         net (fo=1, routed)           0.077    51.219    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[2]_i_1_n_1
    SLICE_X28Y45         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/MAXI_ip_0/inst/wnextc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.130ns  (logic 0.072ns (55.345%)  route 0.058ns (44.655%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.993ns (routing 0.410ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       0.993     1.104    design_1_i/MAXI_ip_0/inst/M_AXI_ACLK
    SLICE_X0Y31          FDRE                                         r  design_1_i/MAXI_ip_0/inst/wnextc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.143 r  design_1_i/MAXI_ip_0/inst/wnextc_reg[6]/Q
                         net (fo=3, routed)           0.052     1.195    design_1_i/SAXI_ip_0/inst/maxi_debug[14]
    SLICE_X1Y31          LUT4 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.033     1.228 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[22]_i_1/O
                         net (fo=1, routed)           0.006     1.234    design_1_i/SAXI_ip_0/inst/axi_rdata_reg[22]_i_1_n_1
    SLICE_X1Y31          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/alu2/pend_f_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.129ns  (logic 0.054ns (41.772%)  route 0.075ns (58.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.006ns (routing 0.410ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.006     1.117    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/S_AXI_ACLK
    SLICE_X29Y49         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/pend_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.156 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/pend_f_reg[1]/Q
                         net (fo=64, routed)          0.060     1.216    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/pend_f[1]
    SLICE_X30Y49         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     1.231 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[30]_i_1/O
                         net (fo=1, routed)           0.015     1.246    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[30]_i_1_n_1
    SLICE_X30Y49         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/alu2/pend_f_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.154ns  (logic 0.079ns (51.440%)  route 0.075ns (48.560%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.006ns (routing 0.410ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.006     1.117    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/S_AXI_ACLK
    SLICE_X29Y49         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/pend_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.156 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/pend_f_reg[1]/Q
                         net (fo=64, routed)          0.058     1.214    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/pend_f[1]
    SLICE_X30Y49         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.040     1.254 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[27]_i_1/O
                         net (fo=1, routed)           0.017     1.271    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[27]_i_1_n_1
    SLICE_X30Y49         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/alu2/pend_f_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.157ns  (logic 0.052ns (33.164%)  route 0.105ns (66.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.006ns (routing 0.410ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.006     1.117    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/S_AXI_ACLK
    SLICE_X29Y49         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/pend_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.154 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/pend_f_reg[2]/Q
                         net (fo=32, routed)          0.088     1.242    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/pend_f[2]
    SLICE_X30Y49         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     1.257 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[17]_i_1/O
                         net (fo=1, routed)           0.017     1.274    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[17]_i_1_n_1
    SLICE_X30Y49         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/alu2/pend_f_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.157ns  (logic 0.066ns (42.041%)  route 0.091ns (57.959%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.006ns (routing 0.410ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.006     1.117    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/S_AXI_ACLK
    SLICE_X29Y49         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/pend_f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.155 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/pend_f_reg[0]/Q
                         net (fo=93, routed)          0.042     1.197    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/pend_f[0]
    SLICE_X29Y50         LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.014     1.211 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[25]_i_3/O
                         net (fo=1, routed)           0.023     1.234    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[25]_i_3_n_1
    SLICE_X29Y50         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.014     1.248 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[25]_i_1/O
                         net (fo=1, routed)           0.026     1.274    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[25]_i_1_n_1
    SLICE_X29Y50         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/alu2/pend_f_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.160ns  (logic 0.059ns (36.829%)  route 0.101ns (63.171%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.006ns (routing 0.410ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.006     1.117    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/S_AXI_ACLK
    SLICE_X29Y49         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/pend_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.154 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/pend_f_reg[2]/Q
                         net (fo=32, routed)          0.085     1.239    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/pend_f[2]
    SLICE_X30Y49         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     1.261 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[19]_i_1/O
                         net (fo=1, routed)           0.016     1.277    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[19]_i_1_n_1
    SLICE_X30Y49         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/alu2/pend_f_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.161ns  (logic 0.077ns (47.811%)  route 0.084ns (52.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.006ns (routing 0.410ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.006     1.117    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/S_AXI_ACLK
    SLICE_X29Y49         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/pend_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.154 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/pend_f_reg[2]/Q
                         net (fo=32, routed)          0.068     1.222    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/pend_f[2]
    SLICE_X30Y49         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     1.262 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[23]_i_1/O
                         net (fo=1, routed)           0.016     1.278    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[23]_i_1_n_1
    SLICE_X30Y49         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/StartAddress_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.074ns (39.012%)  route 0.116ns (60.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.988ns (routing 0.410ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       0.988     1.099    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X4Y33          FDRE                                         r  design_1_i/SAXI_ip_0/inst/StartAddress_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.138 r  design_1_i/SAXI_ip_0/inst/StartAddress_reg[15]/Q
                         net (fo=2, routed)           0.054     1.192    design_1_i/SAXI_ip_0/inst/c0/il1/StartAddress[15]
    SLICE_X4Y32          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.035     1.227 r  design_1_i/SAXI_ip_0/inst/c0/il1/axi_rdata_reg[15]_i_1/O
                         net (fo=1, routed)           0.062     1.289    design_1_i/SAXI_ip_0/inst/c0_n_8
    SLICE_X4Y33          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/MAXI_ip_0/inst/burst_starts_w_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.191ns  (logic 0.091ns (47.723%)  route 0.100ns (52.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.992ns (routing 0.410ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       0.992     1.103    design_1_i/MAXI_ip_0/inst/M_AXI_ACLK
    SLICE_X4Y31          FDRE                                         r  design_1_i/MAXI_ip_0/inst/burst_starts_w_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.144 r  design_1_i/MAXI_ip_0/inst/burst_starts_w_reg[7]/Q
                         net (fo=2, routed)           0.058     1.201    design_1_i/SAXI_ip_0/inst/c0/il1/maxi_debug[7]
    SLICE_X3Y31          LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     1.251 r  design_1_i/SAXI_ip_0/inst/c0/il1/axi_rdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.042     1.293    design_1_i/SAXI_ip_0/inst/c0_n_16
    SLICE_X3Y31          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/alu2/pend_f_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.185ns  (logic 0.078ns (42.208%)  route 0.107ns (57.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.006ns (routing 0.410ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.006     1.117    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/S_AXI_ACLK
    SLICE_X29Y49         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/pend_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.154 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/pend_f_reg[2]/Q
                         net (fo=32, routed)          0.091     1.245    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/pend_f[2]
    SLICE_X30Y50         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.041     1.286 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[24]_i_1/O
                         net (fo=1, routed)           0.016     1.302    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[24]_i_1_n_1
    SLICE_X30Y50         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[24]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay          3976 Endpoints
Min Delay          3976 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc1/set_real_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[10][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.569ns  (logic 1.393ns (16.256%)  route 7.176ns (83.744%))
  Logic Levels:           12  (LDCE=1 LUT2=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.733ns (routing 0.736ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc1/set_real_reg[1]/G
    SLICE_X39Y53         LDCE (EnToQ_AFF2_SLICEM_G_Q)
                                                      0.150     0.150 r  design_1_i/SAXI_ip_0/inst/c0/dc1/set_real_reg[1]/Q
                         net (fo=1, routed)           0.173     0.323    design_1_i/SAXI_ip_0/inst/c0/dc1/set_real[1]
    SLICE_X39Y53         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.039     0.362 f  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_12/O
                         net (fo=1, routed)           0.283     0.645    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_12_n_1
    SLICE_X39Y53         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.148     0.793 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_5/O
                         net (fo=12, routed)          0.117     0.910    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_5_n_1
    SLICE_X38Y53         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     1.024 f  design_1_i/SAXI_ip_0/inst/c0/dc1/read_rq_i_out[1]_i_1/O
                         net (fo=25, routed)          1.162     2.187    design_1_i/SAXI_ip_0/inst/c0/c0/readyB
    SLICE_X20Y19         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     2.251 r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[28][30]_i_10/O
                         net (fo=61, routed)          0.720     2.970    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[28][30]_i_10_n_1
    SLICE_X9Y17          LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.198     3.168 f  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[14][14]_i_7/O
                         net (fo=21, routed)          1.139     4.307    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[14][14]_i_7_n_1
    SLICE_X6Y27          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     4.421 f  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[10][30]_i_11/O
                         net (fo=31, routed)          1.857     6.278    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file_reg[10][14]_0
    SLICE_X4Y55          LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     6.455 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[10][26]_i_2/O
                         net (fo=7, routed)           0.273     6.728    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[10][26]
    SLICE_X5Y53          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     6.767 f  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[10][26]_i_10/O
                         net (fo=1, routed)           0.053     6.820    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[10][26]_i_10_n_1
    SLICE_X5Y53          LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.113     6.933 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[10][26]_i_7/O
                         net (fo=1, routed)           0.843     7.776    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[10][26]_i_7_n_1
    SLICE_X5Y64          LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     7.839 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[10][26]_i_4/O
                         net (fo=1, routed)           0.474     8.313    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[10][26]_i_4_n_1
    SLICE_X4Y61          LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.174     8.487 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[10][26]_i_1/O
                         net (fo=1, routed)           0.082     8.569    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[10][31]_0[26]
    SLICE_X4Y61          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[10][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.733     1.900    design_1_i/SAXI_ip_0/inst/c0/c0/S_AXI_ACLK
    SLICE_X4Y61          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[10][26]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc1/set_real_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[27][29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.037ns  (logic 0.789ns (9.817%)  route 7.248ns (90.183%))
  Logic Levels:           7  (LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.743ns (routing 0.736ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc1/set_real_reg[1]/G
    SLICE_X39Y53         LDCE (EnToQ_AFF2_SLICEM_G_Q)
                                                      0.150     0.150 r  design_1_i/SAXI_ip_0/inst/c0/dc1/set_real_reg[1]/Q
                         net (fo=1, routed)           0.173     0.323    design_1_i/SAXI_ip_0/inst/c0/dc1/set_real[1]
    SLICE_X39Y53         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.039     0.362 f  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_12/O
                         net (fo=1, routed)           0.283     0.645    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_12_n_1
    SLICE_X39Y53         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.148     0.793 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_5/O
                         net (fo=12, routed)          0.117     0.910    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_5_n_1
    SLICE_X38Y53         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     1.024 r  design_1_i/SAXI_ip_0/inst/c0/dc1/read_rq_i_out[1]_i_1/O
                         net (fo=25, routed)          1.289     2.313    design_1_i/SAXI_ip_0/inst/c0/c0/readyB
    SLICE_X23Y4          LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     2.413 r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[31][31]_i_13/O
                         net (fo=32, routed)          0.667     3.080    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[31][31]_i_13_n_1
    SLICE_X7Y8           LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     3.144 r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[31][31]_i_3/O
                         net (fo=31, routed)          0.272     3.415    design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/reg_file_reg[1][0]
    SLICE_X8Y7           LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     3.589 r  design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/reg_file[27][31]_i_1/O
                         net (fo=32, routed)          4.448     8.037    design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg_n_16
    SLICE_X9Y47          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[27][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.743     1.910    design_1_i/SAXI_ip_0/inst/c0/c0/S_AXI_ACLK
    SLICE_X9Y47          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[27][29]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc1/set_real_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[7][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.971ns  (logic 1.200ns (15.054%)  route 6.771ns (84.946%))
  Logic Levels:           11  (LDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.724ns (routing 0.736ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc1/set_real_reg[1]/G
    SLICE_X39Y53         LDCE (EnToQ_AFF2_SLICEM_G_Q)
                                                      0.150     0.150 r  design_1_i/SAXI_ip_0/inst/c0/dc1/set_real_reg[1]/Q
                         net (fo=1, routed)           0.173     0.323    design_1_i/SAXI_ip_0/inst/c0/dc1/set_real[1]
    SLICE_X39Y53         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.039     0.362 f  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_12/O
                         net (fo=1, routed)           0.283     0.645    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_12_n_1
    SLICE_X39Y53         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.148     0.793 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_5/O
                         net (fo=12, routed)          0.117     0.910    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_5_n_1
    SLICE_X38Y53         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     1.024 r  design_1_i/SAXI_ip_0/inst/c0/dc1/read_rq_i_out[1]_i_1/O
                         net (fo=25, routed)          1.162     2.187    design_1_i/SAXI_ip_0/inst/c0/c0/readyB
    SLICE_X20Y19         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     2.251 f  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[28][30]_i_10/O
                         net (fo=61, routed)          0.720     2.970    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[28][30]_i_10_n_1
    SLICE_X9Y17          LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.198     3.168 r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[14][14]_i_7/O
                         net (fo=21, routed)          2.058     5.226    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[14][14]_i_7_n_1
    SLICE_X24Y20         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     5.339 r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[7][27]_i_6/O
                         net (fo=5, routed)           0.774     6.114    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file_reg[7][27]
    SLICE_X16Y7          LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.040     6.154 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[7][7]_i_3/O
                         net (fo=3, routed)           0.890     7.043    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[7][7]
    SLICE_X12Y6          LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.118     7.161 f  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][7]_i_7/O
                         net (fo=1, routed)           0.295     7.456    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][7]_i_7_n_1
    SLICE_X12Y6          LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     7.633 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][7]_i_2/O
                         net (fo=1, routed)           0.241     7.874    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][7]_i_2_n_1
    SLICE_X13Y6          LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     7.913 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][7]_i_1/O
                         net (fo=1, routed)           0.058     7.971    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[7][31]_0[7]
    SLICE_X13Y6          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.724     1.891    design_1_i/SAXI_ip_0/inst/c0/c0/S_AXI_ACLK
    SLICE_X13Y6          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[7][7]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc1/set_real_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[10][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.960ns  (logic 1.314ns (16.507%)  route 6.646ns (83.493%))
  Logic Levels:           11  (LDCE=1 LUT2=1 LUT4=3 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.742ns (routing 0.736ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc1/set_real_reg[1]/G
    SLICE_X39Y53         LDCE (EnToQ_AFF2_SLICEM_G_Q)
                                                      0.150     0.150 r  design_1_i/SAXI_ip_0/inst/c0/dc1/set_real_reg[1]/Q
                         net (fo=1, routed)           0.173     0.323    design_1_i/SAXI_ip_0/inst/c0/dc1/set_real[1]
    SLICE_X39Y53         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.039     0.362 f  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_12/O
                         net (fo=1, routed)           0.283     0.645    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_12_n_1
    SLICE_X39Y53         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.148     0.793 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_5/O
                         net (fo=12, routed)          0.117     0.910    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_5_n_1
    SLICE_X38Y53         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     1.024 f  design_1_i/SAXI_ip_0/inst/c0/dc1/read_rq_i_out[1]_i_1/O
                         net (fo=25, routed)          1.162     2.187    design_1_i/SAXI_ip_0/inst/c0/c0/readyB
    SLICE_X20Y19         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     2.251 r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[28][30]_i_10/O
                         net (fo=61, routed)          0.720     2.970    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[28][30]_i_10_n_1
    SLICE_X9Y17          LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.198     3.168 f  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[14][14]_i_7/O
                         net (fo=21, routed)          1.139     4.307    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[14][14]_i_7_n_1
    SLICE_X6Y27          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     4.421 f  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[10][30]_i_11/O
                         net (fo=31, routed)          1.921     6.342    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file_reg[10][14]_0
    SLICE_X5Y60          LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174     6.516 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[10][25]_i_3/O
                         net (fo=4, routed)           0.569     7.085    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[10][25]
    SLICE_X4Y66          LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.101     7.186 f  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[10][25]_i_5/O
                         net (fo=1, routed)           0.112     7.298    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[10][25]_i_5_n_1
    SLICE_X4Y64          LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     7.396 f  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[10][25]_i_4/O
                         net (fo=1, routed)           0.368     7.764    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[10][25]_i_4_n_1
    SLICE_X5Y61          LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.114     7.878 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[10][25]_i_1/O
                         net (fo=1, routed)           0.082     7.960    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[10][31]_0[25]
    SLICE_X5Y61          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[10][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.742     1.909    design_1_i/SAXI_ip_0/inst/c0/c0/S_AXI_ACLK
    SLICE_X5Y61          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[10][25]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc1/set_real_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.836ns  (logic 1.235ns (15.760%)  route 6.601ns (84.240%))
  Logic Levels:           12  (LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.733ns (routing 0.736ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc1/set_real_reg[1]/G
    SLICE_X39Y53         LDCE (EnToQ_AFF2_SLICEM_G_Q)
                                                      0.150     0.150 r  design_1_i/SAXI_ip_0/inst/c0/dc1/set_real_reg[1]/Q
                         net (fo=1, routed)           0.173     0.323    design_1_i/SAXI_ip_0/inst/c0/dc1/set_real[1]
    SLICE_X39Y53         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.039     0.362 f  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_12/O
                         net (fo=1, routed)           0.283     0.645    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_12_n_1
    SLICE_X39Y53         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.148     0.793 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_5/O
                         net (fo=12, routed)          0.117     0.910    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_5_n_1
    SLICE_X38Y53         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     1.024 r  design_1_i/SAXI_ip_0/inst/c0/dc1/read_rq_i_out[1]_i_1/O
                         net (fo=25, routed)          1.162     2.187    design_1_i/SAXI_ip_0/inst/c0/c0/readyB
    SLICE_X20Y19         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     2.251 f  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[28][30]_i_10/O
                         net (fo=61, routed)          0.720     2.970    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[28][30]_i_10_n_1
    SLICE_X9Y17          LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.198     3.168 r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[14][14]_i_7/O
                         net (fo=21, routed)          2.016     5.184    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[14][14]_i_7_n_1
    SLICE_X22Y16         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     5.247 r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[1][15]_i_10/O
                         net (fo=16, routed)          0.856     6.103    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file_reg[1][15]_1
    SLICE_X12Y15         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     6.203 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[1][8]_i_2/O
                         net (fo=5, routed)           0.436     6.639    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[1][8]
    SLICE_X8Y12          LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.100     6.739 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[1][8]_i_8/O
                         net (fo=1, routed)           0.255     6.994    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[1][8]_i_8_n_1
    SLICE_X8Y12          LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     7.092 f  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[1][8]_i_7/O
                         net (fo=1, routed)           0.175     7.267    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[1][8]_i_7_n_1
    SLICE_X9Y12          LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     7.365 f  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[1][8]_i_5/O
                         net (fo=1, routed)           0.350     7.715    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[1][8]_i_5_n_1
    SLICE_X11Y8          LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     7.778 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[1][8]_i_1/O
                         net (fo=1, routed)           0.058     7.836    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[1][31]_0[8]
    SLICE_X11Y8          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.733     1.900    design_1_i/SAXI_ip_0/inst/c0/c0/S_AXI_ACLK
    SLICE_X11Y8          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[1][8]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc1/set_real_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[2][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.834ns  (logic 1.433ns (18.291%)  route 6.401ns (81.709%))
  Logic Levels:           12  (LDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.729ns (routing 0.736ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc1/set_real_reg[1]/G
    SLICE_X39Y53         LDCE (EnToQ_AFF2_SLICEM_G_Q)
                                                      0.150     0.150 r  design_1_i/SAXI_ip_0/inst/c0/dc1/set_real_reg[1]/Q
                         net (fo=1, routed)           0.173     0.323    design_1_i/SAXI_ip_0/inst/c0/dc1/set_real[1]
    SLICE_X39Y53         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.039     0.362 f  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_12/O
                         net (fo=1, routed)           0.283     0.645    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_12_n_1
    SLICE_X39Y53         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.148     0.793 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_5/O
                         net (fo=12, routed)          0.117     0.910    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_5_n_1
    SLICE_X38Y53         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     1.024 r  design_1_i/SAXI_ip_0/inst/c0/dc1/read_rq_i_out[1]_i_1/O
                         net (fo=25, routed)          1.162     2.187    design_1_i/SAXI_ip_0/inst/c0/c0/readyB
    SLICE_X20Y19         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     2.251 f  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[28][30]_i_10/O
                         net (fo=61, routed)          0.720     2.970    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[28][30]_i_10_n_1
    SLICE_X9Y17          LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.198     3.168 r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[14][14]_i_7/O
                         net (fo=21, routed)          0.768     3.936    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[14][14]_i_7_n_1
    SLICE_X13Y12         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     4.052 r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[2][15]_i_7/O
                         net (fo=16, routed)          1.191     5.243    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file_reg[2][8]_0
    SLICE_X7Y16          LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.116     5.359 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[2][14]_i_5/O
                         net (fo=4, routed)           0.708     6.067    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[2][14]
    SLICE_X0Y10          LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.113     6.180 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[2][14]_i_7/O
                         net (fo=1, routed)           0.241     6.421    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[2][14]_i_7_n_1
    SLICE_X0Y10          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     6.570 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[2][14]_i_4/O
                         net (fo=1, routed)           0.360     6.930    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[2][14]_i_4_n_1
    SLICE_X1Y17          LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     6.992 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[2][14]_i_2/O
                         net (fo=1, routed)           0.656     7.648    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[2][14]_i_2_n_1
    SLICE_X7Y29          LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.164     7.812 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[2][14]_i_1/O
                         net (fo=1, routed)           0.022     7.834    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[2][14]_0
    SLICE_X7Y29          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.729     1.896    design_1_i/SAXI_ip_0/inst/c0/c0/S_AXI_ACLK
    SLICE_X7Y29          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[2][14]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc1/set_real_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[10][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.799ns  (logic 1.452ns (18.619%)  route 6.347ns (81.381%))
  Logic Levels:           11  (LDCE=1 LUT2=1 LUT4=3 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.729ns (routing 0.736ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc1/set_real_reg[1]/G
    SLICE_X39Y53         LDCE (EnToQ_AFF2_SLICEM_G_Q)
                                                      0.150     0.150 r  design_1_i/SAXI_ip_0/inst/c0/dc1/set_real_reg[1]/Q
                         net (fo=1, routed)           0.173     0.323    design_1_i/SAXI_ip_0/inst/c0/dc1/set_real[1]
    SLICE_X39Y53         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.039     0.362 f  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_12/O
                         net (fo=1, routed)           0.283     0.645    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_12_n_1
    SLICE_X39Y53         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.148     0.793 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_5/O
                         net (fo=12, routed)          0.117     0.910    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_5_n_1
    SLICE_X38Y53         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     1.024 f  design_1_i/SAXI_ip_0/inst/c0/dc1/read_rq_i_out[1]_i_1/O
                         net (fo=25, routed)          1.162     2.187    design_1_i/SAXI_ip_0/inst/c0/c0/readyB
    SLICE_X20Y19         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     2.251 r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[28][30]_i_10/O
                         net (fo=61, routed)          0.720     2.970    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[28][30]_i_10_n_1
    SLICE_X9Y17          LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.198     3.168 f  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[14][14]_i_7/O
                         net (fo=21, routed)          1.139     4.307    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[14][14]_i_7_n_1
    SLICE_X6Y27          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     4.421 f  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[10][30]_i_11/O
                         net (fo=31, routed)          1.692     6.114    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file_reg[10][14]_0
    SLICE_X13Y55         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     6.292 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[10][24]_i_5/O
                         net (fo=4, routed)           0.459     6.751    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[10][24]
    SLICE_X12Y64         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     6.898 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[10][24]_i_6/O
                         net (fo=1, routed)           0.108     7.006    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[10][24]_i_6_n_1
    SLICE_X12Y64         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     7.155 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[10][24]_i_2/O
                         net (fo=1, routed)           0.425     7.580    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[10][24]_i_2_n_1
    SLICE_X14Y56         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     7.731 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[10][24]_i_1/O
                         net (fo=1, routed)           0.068     7.799    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[10][31]_0[24]
    SLICE_X14Y56         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[10][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.729     1.896    design_1_i/SAXI_ip_0/inst/c0/c0/S_AXI_ACLK
    SLICE_X14Y56         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[10][24]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc1/set_real_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.718ns  (logic 1.318ns (17.077%)  route 6.400ns (82.923%))
  Logic Levels:           11  (LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.736ns (routing 0.736ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc1/set_real_reg[1]/G
    SLICE_X39Y53         LDCE (EnToQ_AFF2_SLICEM_G_Q)
                                                      0.150     0.150 r  design_1_i/SAXI_ip_0/inst/c0/dc1/set_real_reg[1]/Q
                         net (fo=1, routed)           0.173     0.323    design_1_i/SAXI_ip_0/inst/c0/dc1/set_real[1]
    SLICE_X39Y53         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.039     0.362 f  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_12/O
                         net (fo=1, routed)           0.283     0.645    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_12_n_1
    SLICE_X39Y53         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.148     0.793 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_5/O
                         net (fo=12, routed)          0.117     0.910    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_5_n_1
    SLICE_X38Y53         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     1.024 r  design_1_i/SAXI_ip_0/inst/c0/dc1/read_rq_i_out[1]_i_1/O
                         net (fo=25, routed)          1.162     2.187    design_1_i/SAXI_ip_0/inst/c0/c0/readyB
    SLICE_X20Y19         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     2.251 f  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[28][30]_i_10/O
                         net (fo=61, routed)          0.720     2.970    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[28][30]_i_10_n_1
    SLICE_X9Y17          LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.198     3.168 r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[14][14]_i_7/O
                         net (fo=21, routed)          2.016     5.184    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[14][14]_i_7_n_1
    SLICE_X22Y16         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     5.247 r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[1][15]_i_10/O
                         net (fo=16, routed)          0.785     6.033    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file_reg[1][15]_1
    SLICE_X6Y17          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     6.180 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[1][14]_i_2/O
                         net (fo=6, routed)           0.640     6.820    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[1][14]
    SLICE_X2Y23          LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.116     6.936 f  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[1][14]_i_8/O
                         net (fo=1, routed)           0.251     7.187    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[1][14]_i_8_n_1
    SLICE_X2Y23          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     7.287 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[1][14]_i_4/O
                         net (fo=1, routed)           0.192     7.479    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[1][14]_i_4_n_1
    SLICE_X2Y24          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     7.658 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[1][14]_i_1/O
                         net (fo=1, routed)           0.060     7.718    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[1][31]_0[14]
    SLICE_X2Y24          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.736     1.903    design_1_i/SAXI_ip_0/inst/c0/c0/S_AXI_ACLK
    SLICE_X2Y24          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[1][14]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc1/set_real_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[13][23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.707ns  (logic 0.653ns (8.473%)  route 7.054ns (91.527%))
  Logic Levels:           7  (LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.732ns (routing 0.736ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc1/set_real_reg[1]/G
    SLICE_X39Y53         LDCE (EnToQ_AFF2_SLICEM_G_Q)
                                                      0.150     0.150 r  design_1_i/SAXI_ip_0/inst/c0/dc1/set_real_reg[1]/Q
                         net (fo=1, routed)           0.173     0.323    design_1_i/SAXI_ip_0/inst/c0/dc1/set_real[1]
    SLICE_X39Y53         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.039     0.362 f  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_12/O
                         net (fo=1, routed)           0.283     0.645    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_12_n_1
    SLICE_X39Y53         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.148     0.793 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_5/O
                         net (fo=12, routed)          0.117     0.910    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_5_n_1
    SLICE_X38Y53         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     1.024 r  design_1_i/SAXI_ip_0/inst/c0/dc1/read_rq_i_out[1]_i_1/O
                         net (fo=25, routed)          1.289     2.313    design_1_i/SAXI_ip_0/inst/c0/c0/readyB
    SLICE_X23Y4          LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     2.413 r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[31][31]_i_13/O
                         net (fo=32, routed)          0.667     3.080    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[31][31]_i_13_n_1
    SLICE_X7Y8           LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     3.144 r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[31][31]_i_3/O
                         net (fo=31, routed)          0.625     3.768    design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/reg_file_reg[1][0]
    SLICE_X3Y7           LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     3.806 r  design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/reg_file[13][31]_i_1/O
                         net (fo=32, routed)          3.901     7.707    design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg_n_14
    SLICE_X8Y63          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[13][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.732     1.899    design_1_i/SAXI_ip_0/inst/c0/c0/S_AXI_ACLK
    SLICE_X8Y63          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[13][23]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc1/set_real_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[13][26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.669ns  (logic 0.653ns (8.515%)  route 7.016ns (91.485%))
  Logic Levels:           7  (LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.733ns (routing 0.736ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc1/set_real_reg[1]/G
    SLICE_X39Y53         LDCE (EnToQ_AFF2_SLICEM_G_Q)
                                                      0.150     0.150 r  design_1_i/SAXI_ip_0/inst/c0/dc1/set_real_reg[1]/Q
                         net (fo=1, routed)           0.173     0.323    design_1_i/SAXI_ip_0/inst/c0/dc1/set_real[1]
    SLICE_X39Y53         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.039     0.362 f  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_12/O
                         net (fo=1, routed)           0.283     0.645    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_12_n_1
    SLICE_X39Y53         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.148     0.793 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_5/O
                         net (fo=12, routed)          0.117     0.910    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[71]_i_5_n_1
    SLICE_X38Y53         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     1.024 r  design_1_i/SAXI_ip_0/inst/c0/dc1/read_rq_i_out[1]_i_1/O
                         net (fo=25, routed)          1.289     2.313    design_1_i/SAXI_ip_0/inst/c0/c0/readyB
    SLICE_X23Y4          LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     2.413 r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[31][31]_i_13/O
                         net (fo=32, routed)          0.667     3.080    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[31][31]_i_13_n_1
    SLICE_X7Y8           LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     3.144 r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[31][31]_i_3/O
                         net (fo=31, routed)          0.625     3.768    design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/reg_file_reg[1][0]
    SLICE_X3Y7           LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     3.806 r  design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/reg_file[13][31]_i_1/O
                         net (fo=32, routed)          3.863     7.669    design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg_n_14
    SLICE_X4Y63          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[13][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.733     1.900    design_1_i/SAXI_ip_0/inst/c0/c0/S_AXI_ACLK
    SLICE_X4Y63          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[13][26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.059ns (47.725%)  route 0.065ns (52.275%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.127ns (routing 0.459ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[28]/G
    SLICE_X1Y26          LDCE (EnToQ_AFF_SLICEM_G_Q)
                                                      0.059     0.059 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[28]/Q
                         net (fo=8, routed)           0.065     0.124    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[28]
    SLICE_X2Y26          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.127     1.265    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X2Y26          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[124]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[30]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.126ns  (logic 0.060ns (47.795%)  route 0.066ns (52.205%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.126ns (routing 0.459ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[30]/G
    SLICE_X2Y32          LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.060     0.060 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[30]/Q
                         net (fo=8, routed)           0.066     0.126    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[30]
    SLICE_X2Y31          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.126     1.264    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X2Y31          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[126]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[25]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.132ns  (logic 0.060ns (45.488%)  route 0.072ns (54.512%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.126ns (routing 0.459ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[25]/G
    SLICE_X2Y32          LDCE (EnToQ_HFF2_SLICEL_G_Q)
                                                      0.060     0.060 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[25]/Q
                         net (fo=8, routed)           0.072     0.132    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[25]
    SLICE_X2Y31          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.126     1.264    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X2Y31          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[57]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.134ns  (logic 0.059ns (43.874%)  route 0.075ns (56.126%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.127ns (routing 0.459ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[28]/G
    SLICE_X1Y26          LDCE (EnToQ_AFF_SLICEM_G_Q)
                                                      0.059     0.059 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[28]/Q
                         net (fo=8, routed)           0.075     0.134    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[28]
    SLICE_X0Y26          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.127     1.265    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X0Y26          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[60]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.146ns  (logic 0.059ns (40.473%)  route 0.087ns (59.527%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.125ns (routing 0.459ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[9]/G
    SLICE_X5Y22          LDCE (EnToQ_EFF_SLICEM_G_Q)
                                                      0.059     0.059 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[9]/Q
                         net (fo=8, routed)           0.087     0.146    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[9]
    SLICE_X5Y22          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.125     1.263    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X5Y22          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[73]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.150ns  (logic 0.060ns (40.080%)  route 0.090ns (59.920%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.122ns (routing 0.459ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[3]/G
    SLICE_X4Y28          LDCE (EnToQ_AFF2_SLICEM_G_Q)
                                                      0.060     0.060 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[3]/Q
                         net (fo=8, routed)           0.090     0.150    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[3]
    SLICE_X3Y29          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.122     1.260    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X3Y29          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[67]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.059ns (38.978%)  route 0.092ns (61.022%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.124ns (routing 0.459ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[21]/G
    SLICE_X0Y30          LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[21]/Q
                         net (fo=8, routed)           0.092     0.151    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[21]
    SLICE_X0Y29          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.124     1.262    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X0Y29          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[117]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.152ns  (logic 0.059ns (38.794%)  route 0.093ns (61.206%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.119ns (routing 0.459ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[7]/G
    SLICE_X3Y31          LDCE (EnToQ_FFF_SLICEL_G_Q)
                                                      0.059     0.059 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[7]/Q
                         net (fo=8, routed)           0.093     0.152    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[7]
    SLICE_X4Y30          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.119     1.257    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X4Y30          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[103]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[26]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.153ns  (logic 0.059ns (38.578%)  route 0.094ns (61.422%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.118ns (routing 0.459ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[26]/G
    SLICE_X0Y34          LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[26]/Q
                         net (fo=8, routed)           0.094     0.153    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[26]
    SLICE_X0Y31          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.118     1.256    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X0Y31          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[26]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.153ns  (logic 0.060ns (39.175%)  route 0.093ns (60.825%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.122ns (routing 0.459ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[15]/G
    SLICE_X4Y33          LDCE (EnToQ_AFF2_SLICEM_G_Q)
                                                      0.060     0.060 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[15]/Q
                         net (fo=8, routed)           0.093     0.153    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[15]
    SLICE_X3Y32          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=10039, routed)       1.122     1.260    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X3Y32          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[111]/C





