
---------- Begin Simulation Statistics ----------
final_tick                                23948563000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 517516                       # Simulator instruction rate (inst/s)
host_mem_usage                                 699632                       # Number of bytes of host memory used
host_op_rate                                  1031881                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     9.66                       # Real time elapsed on the host
host_tick_rate                             2478707334                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5000001                       # Number of instructions simulated
sim_ops                                       9969695                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023949                       # Number of seconds simulated
sim_ticks                                 23948563000                       # Number of ticks simulated
system.cpu.Branches                           1120253                       # Number of branches fetched
system.cpu.committedInsts                     5000001                       # Number of instructions committed
system.cpu.committedOps                       9969695                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                      955374                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            35                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      602085                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           162                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     6616353                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            89                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         23948563                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   23948563                       # Number of busy cycles
system.cpu.num_cc_register_reads              6411715                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             3199132                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       846674                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 526856                       # Number of float alu accesses
system.cpu.num_fp_insts                        526856                       # number of float instructions
system.cpu.num_fp_register_reads               788157                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              412838                       # number of times the floating registers were written
system.cpu.num_func_calls                      148678                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               9593857                       # Number of integer alu accesses
system.cpu.num_int_insts                      9593857                       # number of integer instructions
system.cpu.num_int_register_reads            18558382                       # number of times the integer registers were read
system.cpu.num_int_register_writes            7943379                       # number of times the integer registers were written
system.cpu.num_load_insts                      950539                       # Number of load instructions
system.cpu.num_mem_refs                       1551946                       # number of memory refs
system.cpu.num_store_insts                     601407                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 92008      0.92%      0.92% # Class of executed instruction
system.cpu.op_class::IntAlu                   7879242     79.03%     79.95% # Class of executed instruction
system.cpu.op_class::IntMult                     6639      0.07%     80.02% # Class of executed instruction
system.cpu.op_class::IntDiv                     80435      0.81%     80.83% # Class of executed instruction
system.cpu.op_class::FloatAdd                    6946      0.07%     80.90% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     80.90% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     80.90% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     80.90% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.90% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     80.90% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     80.90% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     80.90% # Class of executed instruction
system.cpu.op_class::SimdAdd                     3102      0.03%     80.93% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     80.93% # Class of executed instruction
system.cpu.op_class::SimdAlu                    98466      0.99%     81.92% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     81.92% # Class of executed instruction
system.cpu.op_class::SimdCvt                    81480      0.82%     82.73% # Class of executed instruction
system.cpu.op_class::SimdMisc                   95563      0.96%     83.69% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     83.69% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     83.69% # Class of executed instruction
system.cpu.op_class::SimdShift                   5235      0.05%     83.74% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     83.74% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     83.74% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     83.74% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               31220      0.31%     84.06% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.06% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.06% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt               12488      0.13%     84.18% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     84.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              18732      0.19%     84.37% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.37% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt               6244      0.06%     84.43% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.43% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.43% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.43% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.43% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.43% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.43% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.43% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.43% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.43% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.43% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.43% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.43% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.43% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.43% # Class of executed instruction
system.cpu.op_class::MemRead                   809379      8.12%     92.55% # Class of executed instruction
system.cpu.op_class::MemWrite                  579015      5.81%     98.36% # Class of executed instruction
system.cpu.op_class::FloatMemRead              141160      1.42%     99.78% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              22392      0.22%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    9969746                       # Class of executed instruction
system.cpu.workload.numSyscalls                    39                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests        77594                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops        12279                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         156143                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops            12279                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          128                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7233                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1430                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           12                       # Transaction distribution
system.membus.trans_dist::CleanEvict              116                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5675                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5675                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1430                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave        14338                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total        14338                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14338                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave       455488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total       455488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  455488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7105                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7105    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7105                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7281000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           37815000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  23948563000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          6548918                       # number of demand (read+write) hits
system.icache.demand_hits::total              6548918                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         6548918                       # number of overall hits
system.icache.overall_hits::total             6548918                       # number of overall hits
system.icache.demand_misses::.cpu.inst          67435                       # number of demand (read+write) misses
system.icache.demand_misses::total              67435                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         67435                       # number of overall misses
system.icache.overall_misses::total             67435                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst   3215913000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total   3215913000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst   3215913000                       # number of overall miss cycles
system.icache.overall_miss_latency::total   3215913000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      6616353                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          6616353                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      6616353                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         6616353                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.010192                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.010192                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.010192                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.010192                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 47689.078372                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 47689.078372                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 47689.078372                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 47689.078372                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        67435                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         67435                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        67435                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        67435                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst   3081043000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total   3081043000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst   3081043000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total   3081043000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.010192                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.010192                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.010192                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.010192                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 45689.078372                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 45689.078372                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 45689.078372                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 45689.078372                       # average overall mshr miss latency
system.icache.replacements                      66989                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         6548918                       # number of ReadReq hits
system.icache.ReadReq_hits::total             6548918                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         67435                       # number of ReadReq misses
system.icache.ReadReq_misses::total             67435                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst   3215913000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total   3215913000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      6616353                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         6616353                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.010192                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.010192                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 47689.078372                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 47689.078372                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        67435                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        67435                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst   3081043000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total   3081043000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010192                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.010192                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 45689.078372                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 45689.078372                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  23948563000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               431.253682                       # Cycle average of tags in use
system.icache.tags.total_refs                 6616353                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 67435                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 98.114525                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   431.253682                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.842292                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.842292                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          383                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               6683788                       # Number of tag accesses
system.icache.tags.data_accesses              6683788                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23948563000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  23948563000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           67136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          387584                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              454720                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        67136                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          67136                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          768                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              768                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1049                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             6056                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 7105                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            12                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  12                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            2803341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           16184019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               18987361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       2803341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           2803341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           32069                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 32069                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           32069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           2803341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          16184019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              19019429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1049.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      6056.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                20372                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         7105                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          12                       # Number of write requests accepted
system.mem_ctrl.readBursts                       7105                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        12                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                497                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                425                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                460                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                460                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                475                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                491                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                489                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                425                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                485                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                362                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               367                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               480                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               440                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               467                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               434                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               348                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        5.51                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                      57178250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    35525000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                190397000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       8047.61                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 26797.61                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      5074                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  71.41                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                  0.00                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   7105                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    12                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     7105                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         2031                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     223.889710                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    162.632938                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    168.154713                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           729     35.89%     35.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          474     23.34%     59.23% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          159      7.83%     67.06% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          542     26.69%     93.75% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          117      5.76%     99.51% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            6      0.30%     99.80% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            1      0.05%     99.85% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151            3      0.15%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          2031                       # Bytes accessed per row activation
system.mem_ctrl.bytesReadDRAM                  454720                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   454720                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                   768                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         18.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      18.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.15                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.15                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    23861061000                       # Total gap between requests
system.mem_ctrl.avgGap                     3352685.26                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        67136                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       387584                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 2803341.478150484618                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 16184019.057844933122                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1049                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         6056                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           12                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     31578000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    158819000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     30102.96                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     26225.07                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     71.29                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy               8339520                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               4432560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             24154620                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      1890018000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        2427415110                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        7152109440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         11506469250                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         480.465957                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  18570979250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    799500000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   4578083750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy               6161820                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               3275085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             26575080                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      1890018000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        2187025020                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        7354543200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         11467598205                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         478.842852                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  19101146000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    799500000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   4047917000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  23948563000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           61226                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4171                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               65397                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          61226                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4171                       # number of overall hits
system.l2cache.overall_hits::total              65397                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          6209                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          6943                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13152                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         6209                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         6943                       # number of overall misses
system.l2cache.overall_misses::total            13152                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst   1592908000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   4444764000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   6037672000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst   1592908000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   4444764000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   6037672000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        67435                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        11114                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           78549                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        67435                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        11114                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          78549                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.092074                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.624708                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.167437                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.092074                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.624708                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.167437                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 256548.236431                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 640179.173268                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 459068.734793                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 256548.236431                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 640179.173268                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 459068.734793                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           2349                       # number of writebacks
system.l2cache.writebacks::total                 2349                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         6209                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         6943                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13152                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         6209                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         6943                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13152                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst   1468728000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   4305904000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   5774632000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst   1468728000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   4305904000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   5774632000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.092074                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.624708                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.167437                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.092074                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.624708                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.167437                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 236548.236431                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 620179.173268                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 439068.734793                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 236548.236431                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 620179.173268                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 439068.734793                       # average overall mshr miss latency
system.l2cache.replacements                     10457                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         8362                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         8362                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         8362                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         8362                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks         6137                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total         6137                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data            1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total             1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data        92000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total        92000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.333333                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data        92000                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total        92000                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data        72000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total        72000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data        72000                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total        72000                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data         1907                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1907                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5710                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5710                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   4083501000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   4083501000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         7617                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         7617                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.749639                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.749639                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 715149.036778                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 715149.036778                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5710                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5710                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   3969301000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   3969301000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.749639                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.749639                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 695149.036778                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 695149.036778                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        61226                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         2264                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        63490                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         6209                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         1233                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         7442                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst   1592908000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    361263000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   1954171000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        67435                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         3497                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        70932                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.092074                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.352588                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.104917                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 256548.236431                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 292995.133820                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 262586.804622                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         6209                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         1233                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         7442                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst   1468728000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    336603000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   1805331000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.092074                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.352588                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.104917                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 236548.236431                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 272995.133820                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 242586.804622                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  23948563000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3375.537367                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 150006                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                14350                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                10.453380                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   100.876076                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   345.083923                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2929.577368                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.024628                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.084249                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.715229                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.824106                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         3893                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          176                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1233                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2464                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.950439                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               170493                       # Number of tag accesses
system.l2cache.tags.data_accesses              170493                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23948563000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst             3175                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data              856                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                 4031                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst            3175                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data             856                       # number of overall hits
system.l3Dram.overall_hits::total                4031                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst           3034                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data           6087                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total               9121                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst          3034                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data          6087                       # number of overall misses
system.l3Dram.overall_misses::total              9121                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst   1176414000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data   4116445000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total   5292859000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst   1176414000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data   4116445000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total   5292859000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst         6209                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data         6943                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total            13152                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst         6209                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data         6943                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total           13152                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.488646                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.876710                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.693507                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.488646                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.876710                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.693507                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 387743.572841                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 676268.276655                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 580293.717794                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 387743.572841                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 676268.276655                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 580293.717794                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks             237                       # number of writebacks
system.l3Dram.writebacks::total                   237                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst         3034                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data         6087                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total          9121                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst         3034                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data         6087                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total         9121                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst   1021680000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data   3806008000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total   4827688000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst   1021680000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data   3806008000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total   4827688000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.488646                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.876710                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.693507                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.488646                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.876710                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.693507                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 336743.572841                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 625268.276655                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 529293.717794                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 336743.572841                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 625268.276655                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 529293.717794                       # average overall mshr miss latency
system.l3Dram.replacements                       6622                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks         2349                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total         2349                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks         2349                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total         2349                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks         2396                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total         2396                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total                1                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.ReadExReq_hits::.cpu.data            35                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total                35                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data         5675                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total            5675                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data   3847606000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total   3847606000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data         5710                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total          5710                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.993870                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.993870                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 677992.246696                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 677992.246696                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data         5675                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total         5675                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data   3558181000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total   3558181000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.993870                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.993870                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 626992.246696                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 626992.246696                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst         3175                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data          821                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total          3996                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst         3034                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data          412                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total         3446                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst   1176414000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data    268839000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total   1445253000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst         6209                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data         1233                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total         7442                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.488646                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.334144                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.463048                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 387743.572841                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 652521.844660                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 419400.174115                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst         3034                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data          412                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total         3446                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst   1021680000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data    247827000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total   1269507000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.488646                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.334144                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.463048                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 336743.572841                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 601521.844660                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 368400.174115                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  23948563000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              3823.709536                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                   19694                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                 11045                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  1.783069                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks   665.424986                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst   340.319973                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  2817.964577                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.081229                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.041543                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.343990                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.466761                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         4423                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          176                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         1231                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         3000                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024     0.539917                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                 33135                       # Number of tag accesses
system.l3Dram.tags.data_accesses                33135                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23948563000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          1546196                       # number of demand (read+write) hits
system.dcache.demand_hits::total              1546196                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         1546216                       # number of overall hits
system.dcache.overall_hits::total             1546216                       # number of overall hits
system.dcache.demand_misses::.cpu.data          11114                       # number of demand (read+write) misses
system.dcache.demand_misses::total              11114                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         11192                       # number of overall misses
system.dcache.overall_misses::total             11192                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   4547850000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   4547850000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   4547850000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   4547850000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      1557310                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          1557310                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      1557408                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         1557408                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.007137                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.007137                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.007186                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.007186                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 409200.107972                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 409200.107972                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 406348.284489                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 406348.284489                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks            8362                       # number of writebacks
system.dcache.writebacks::total                  8362                       # number of writebacks
system.dcache.demand_mshr_hits::.cpu.data           75                       # number of demand (read+write) MSHR hits
system.dcache.demand_mshr_hits::total              75                       # number of demand (read+write) MSHR hits
system.dcache.overall_mshr_hits::.cpu.data           75                       # number of overall MSHR hits
system.dcache.overall_mshr_hits::total             75                       # number of overall MSHR hits
system.dcache.demand_mshr_misses::.cpu.data        11039                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         11039                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        11117                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        11117                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   4510778000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   4510778000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   4566531000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   4566531000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.007089                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.007089                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.007138                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.007138                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 408621.976628                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 408621.976628                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 410770.081857                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 410770.081857                       # average overall mshr miss latency
system.dcache.replacements                      10602                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data          951857                       # number of ReadReq hits
system.dcache.ReadReq_hits::total              951857                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data          3419                       # number of ReadReq misses
system.dcache.ReadReq_misses::total              3419                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data    370785000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total    370785000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data       955276                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total          955276                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.003579                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.003579                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 108448.376718                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 108448.376718                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data         3419                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total         3419                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data    363947000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total    363947000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003579                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.003579                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 106448.376718                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 106448.376718                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         594339                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             594339                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         7695                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             7695                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data   4177065000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total   4177065000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       602034                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         602034                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.012782                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.012782                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 542828.460039                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 542828.460039                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_hits::.cpu.data           75                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_hits::total            75                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_misses::.cpu.data         7620                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         7620                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data   4146831000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total   4146831000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012657                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.012657                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 544203.543307                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 544203.543307                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data            20                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total                20                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data           78                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total              78                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data           98                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total            98                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.795918                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.795918                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data           78                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total           78                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     55753000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total     55753000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.795918                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.795918                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 714782.051282                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 714782.051282                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  23948563000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               496.852800                       # Cycle average of tags in use
system.dcache.tags.total_refs                 1557333                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 11114                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                140.123538                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   496.852800                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.970416                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.970416                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          201                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          283                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               1568522                       # Number of tag accesses
system.dcache.tags.data_accesses              1568522                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23948563000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst         1985                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data           31                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total           2016                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst         1985                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data           31                       # number of overall hits
system.DynamicCache.overall_hits::total          2016                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst         1049                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data         6056                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total         7105                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst         1049                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data         6056                       # number of overall misses
system.DynamicCache.overall_misses::total         7105                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst    608896000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data   3491541000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total   4100437000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst    608896000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data   3491541000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total   4100437000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst         3034                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data         6087                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total         9121                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst         3034                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data         6087                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total         9121                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.345748                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.994907                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.778972                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.345748                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.994907                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.778972                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 580453.765491                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 576542.437252                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 577119.915552                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 580453.765491                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 576542.437252                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 577119.915552                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks           12                       # number of writebacks
system.DynamicCache.writebacks::total              12                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst         1049                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data         6056                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total         7105                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst         1049                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data         6056                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total         7105                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst    472526000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data   2704261000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total   3176787000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst    472526000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data   2704261000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total   3176787000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.345748                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.994907                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.778972                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.345748                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.994907                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.778972                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 450453.765491                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 446542.437252                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 447119.915552                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 450453.765491                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 446542.437252                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 447119.915552                       # average overall mshr miss latency
system.DynamicCache.replacements                  686                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks          237                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total          237                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks          237                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total          237                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks          111                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total          111                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.ReadExReq_misses::.cpu.data         5675                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total         5675                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data   3268756000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total   3268756000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data         5675                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total         5675                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 575992.246696                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 575992.246696                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data         5675                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total         5675                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data   2531006000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total   2531006000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 445992.246696                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 445992.246696                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst         1985                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data           31                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total         2016                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst         1049                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data          381                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total         1430                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst    608896000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data    222785000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total    831681000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst         3034                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data          412                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total         3446                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.345748                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.924757                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.414974                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 580453.765491                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 584737.532808                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 581595.104895                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst         1049                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data          381                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total         1430                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst    472526000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data    173255000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total    645781000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.345748                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.924757                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.414974                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 450453.765491                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 454737.532808                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 451595.104895                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  23948563000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        4911.690159                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs             11677                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs            7310                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.597401                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks    72.161266                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst   814.086234                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  4025.442659                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.008809                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.099376                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.491387                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.599572                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         6624                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2          187                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         1303                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4         5122                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses           19098                       # Number of tag accesses
system.DynamicCache.tags.data_accesses          19098                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23948563000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               70932                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         10960                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             84396                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq                 3                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp                3                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               7617                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              7617                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          70932                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side        32836                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side       201859                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  234695                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      1246464                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      4315840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  5562304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                             17765                       # Total snoops (count)
system.l2bar.snoopTraffic                      166272                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples              96317                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.127485                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.333518                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                    84038     87.25%     87.25% # Request fanout histogram
system.l2bar.snoop_fanout::1                    12279     12.75%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total                96317                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy            172867000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.7                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy           202305000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy            33345000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  23948563000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23948563000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23948563000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  23948563000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
