Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Oct  8 10:34:16 2023
| Host         : DESKTOP-1PFU4II running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.151        0.000                      0                   87        0.227        0.000                      0                   87        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_100m  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100m            6.151        0.000                      0                   87        0.227        0.000                      0                   87        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_100m                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100m
  To Clock:  clk_100m

Setup :            0  Failing Endpoints,  Worst Slack        6.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 cnt_stb_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_stb_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.704ns (20.957%)  route 2.655ns (79.043%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.622     5.173    clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  cnt_stb_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456     5.629 r  cnt_stb_reg[23]/Q
                         net (fo=2, routed)           1.109     6.738    cnt_stb_reg[23]
    SLICE_X63Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.862 r  cnt_stb[0]_i_7/O
                         net (fo=1, routed)           0.716     7.579    cnt_stb[0]_i_7_n_0
    SLICE_X63Y56         LUT5 (Prop_lut5_I4_O)        0.124     7.703 r  cnt_stb[0]_i_1/O
                         net (fo=28, routed)          0.830     8.533    cnt_stb[0]_i_1_n_0
    SLICE_X62Y60         FDRE                                         r  cnt_stb_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.504    14.875    clk_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  cnt_stb_reg[24]/C
                         clock pessimism              0.273    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X62Y60         FDRE (Setup_fdre_C_R)       -0.429    14.684    cnt_stb_reg[24]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -8.533    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 cnt_stb_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_stb_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.704ns (20.957%)  route 2.655ns (79.043%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.622     5.173    clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  cnt_stb_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456     5.629 r  cnt_stb_reg[23]/Q
                         net (fo=2, routed)           1.109     6.738    cnt_stb_reg[23]
    SLICE_X63Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.862 r  cnt_stb[0]_i_7/O
                         net (fo=1, routed)           0.716     7.579    cnt_stb[0]_i_7_n_0
    SLICE_X63Y56         LUT5 (Prop_lut5_I4_O)        0.124     7.703 r  cnt_stb[0]_i_1/O
                         net (fo=28, routed)          0.830     8.533    cnt_stb[0]_i_1_n_0
    SLICE_X62Y60         FDRE                                         r  cnt_stb_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.504    14.875    clk_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  cnt_stb_reg[25]/C
                         clock pessimism              0.273    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X62Y60         FDRE (Setup_fdre_C_R)       -0.429    14.684    cnt_stb_reg[25]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -8.533    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 cnt_stb_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_stb_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.704ns (20.957%)  route 2.655ns (79.043%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.622     5.173    clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  cnt_stb_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456     5.629 r  cnt_stb_reg[23]/Q
                         net (fo=2, routed)           1.109     6.738    cnt_stb_reg[23]
    SLICE_X63Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.862 r  cnt_stb[0]_i_7/O
                         net (fo=1, routed)           0.716     7.579    cnt_stb[0]_i_7_n_0
    SLICE_X63Y56         LUT5 (Prop_lut5_I4_O)        0.124     7.703 r  cnt_stb[0]_i_1/O
                         net (fo=28, routed)          0.830     8.533    cnt_stb[0]_i_1_n_0
    SLICE_X62Y60         FDRE                                         r  cnt_stb_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.504    14.875    clk_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  cnt_stb_reg[26]/C
                         clock pessimism              0.273    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X62Y60         FDRE (Setup_fdre_C_R)       -0.429    14.684    cnt_stb_reg[26]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -8.533    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 cnt_phase_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_phase_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 1.124ns (31.944%)  route 2.395ns (68.056%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.622     5.173    clk_IBUF_BUFG
    SLICE_X59Y58         FDRE                                         r  cnt_phase_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDRE (Prop_fdre_C_Q)         0.419     5.592 r  cnt_phase_reg[0]/Q
                         net (fo=4, routed)           0.829     6.422    cnt_phase_reg_n_0_[0]
    SLICE_X60Y58         LUT4 (Prop_lut4_I0_O)        0.327     6.749 f  FSM_sequential_state[2]_i_2/O
                         net (fo=7, routed)           1.001     7.749    FSM_sequential_state[2]_i_2_n_0
    SLICE_X59Y58         LUT5 (Prop_lut5_I4_O)        0.378     8.127 r  cnt_phase[0]_i_1/O
                         net (fo=1, routed)           0.565     8.692    cnt_phase[0]_i_1_n_0
    SLICE_X59Y58         FDRE                                         r  cnt_phase_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.504    14.875    clk_IBUF_BUFG
    SLICE_X59Y58         FDRE                                         r  cnt_phase_reg[0]/C
                         clock pessimism              0.298    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X59Y58         FDRE (Setup_fdre_C_D)       -0.250    14.888    cnt_phase_reg[0]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -8.692    
  -------------------------------------------------------------------
                         slack                                  6.196    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 cnt_stb_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_stb_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.704ns (21.952%)  route 2.503ns (78.048%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.622     5.173    clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  cnt_stb_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456     5.629 r  cnt_stb_reg[23]/Q
                         net (fo=2, routed)           1.109     6.738    cnt_stb_reg[23]
    SLICE_X63Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.862 r  cnt_stb[0]_i_7/O
                         net (fo=1, routed)           0.716     7.579    cnt_stb[0]_i_7_n_0
    SLICE_X63Y56         LUT5 (Prop_lut5_I4_O)        0.124     7.703 r  cnt_stb[0]_i_1/O
                         net (fo=28, routed)          0.678     8.380    cnt_stb[0]_i_1_n_0
    SLICE_X62Y58         FDRE                                         r  cnt_stb_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.505    14.876    clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  cnt_stb_reg[16]/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X62Y58         FDRE (Setup_fdre_C_R)       -0.429    14.685    cnt_stb_reg[16]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 cnt_stb_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_stb_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.704ns (21.952%)  route 2.503ns (78.048%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.622     5.173    clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  cnt_stb_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456     5.629 r  cnt_stb_reg[23]/Q
                         net (fo=2, routed)           1.109     6.738    cnt_stb_reg[23]
    SLICE_X63Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.862 r  cnt_stb[0]_i_7/O
                         net (fo=1, routed)           0.716     7.579    cnt_stb[0]_i_7_n_0
    SLICE_X63Y56         LUT5 (Prop_lut5_I4_O)        0.124     7.703 r  cnt_stb[0]_i_1/O
                         net (fo=28, routed)          0.678     8.380    cnt_stb[0]_i_1_n_0
    SLICE_X62Y58         FDRE                                         r  cnt_stb_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.505    14.876    clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  cnt_stb_reg[17]/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X62Y58         FDRE (Setup_fdre_C_R)       -0.429    14.685    cnt_stb_reg[17]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 cnt_stb_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_stb_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.704ns (21.952%)  route 2.503ns (78.048%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.622     5.173    clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  cnt_stb_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456     5.629 r  cnt_stb_reg[23]/Q
                         net (fo=2, routed)           1.109     6.738    cnt_stb_reg[23]
    SLICE_X63Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.862 r  cnt_stb[0]_i_7/O
                         net (fo=1, routed)           0.716     7.579    cnt_stb[0]_i_7_n_0
    SLICE_X63Y56         LUT5 (Prop_lut5_I4_O)        0.124     7.703 r  cnt_stb[0]_i_1/O
                         net (fo=28, routed)          0.678     8.380    cnt_stb[0]_i_1_n_0
    SLICE_X62Y58         FDRE                                         r  cnt_stb_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.505    14.876    clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  cnt_stb_reg[18]/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X62Y58         FDRE (Setup_fdre_C_R)       -0.429    14.685    cnt_stb_reg[18]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 cnt_stb_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_stb_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.704ns (21.952%)  route 2.503ns (78.048%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.622     5.173    clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  cnt_stb_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456     5.629 r  cnt_stb_reg[23]/Q
                         net (fo=2, routed)           1.109     6.738    cnt_stb_reg[23]
    SLICE_X63Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.862 r  cnt_stb[0]_i_7/O
                         net (fo=1, routed)           0.716     7.579    cnt_stb[0]_i_7_n_0
    SLICE_X63Y56         LUT5 (Prop_lut5_I4_O)        0.124     7.703 r  cnt_stb[0]_i_1/O
                         net (fo=28, routed)          0.678     8.380    cnt_stb[0]_i_1_n_0
    SLICE_X62Y58         FDRE                                         r  cnt_stb_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.505    14.876    clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  cnt_stb_reg[19]/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X62Y58         FDRE (Setup_fdre_C_R)       -0.429    14.685    cnt_stb_reg[19]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.318ns  (required time - arrival time)
  Source:                 cnt_stb_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_stb_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 0.704ns (21.882%)  route 2.513ns (78.118%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.622     5.173    clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  cnt_stb_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456     5.629 r  cnt_stb_reg[23]/Q
                         net (fo=2, routed)           1.109     6.738    cnt_stb_reg[23]
    SLICE_X63Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.862 r  cnt_stb[0]_i_7/O
                         net (fo=1, routed)           0.716     7.579    cnt_stb[0]_i_7_n_0
    SLICE_X63Y56         LUT5 (Prop_lut5_I4_O)        0.124     7.703 r  cnt_stb[0]_i_1/O
                         net (fo=28, routed)          0.688     8.391    cnt_stb[0]_i_1_n_0
    SLICE_X62Y59         FDRE                                         r  cnt_stb_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.504    14.875    clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  cnt_stb_reg[20]/C
                         clock pessimism              0.298    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X62Y59         FDRE (Setup_fdre_C_R)       -0.429    14.709    cnt_stb_reg[20]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                  6.318    

Slack (MET) :             6.318ns  (required time - arrival time)
  Source:                 cnt_stb_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_stb_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 0.704ns (21.882%)  route 2.513ns (78.118%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.622     5.173    clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  cnt_stb_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456     5.629 r  cnt_stb_reg[23]/Q
                         net (fo=2, routed)           1.109     6.738    cnt_stb_reg[23]
    SLICE_X63Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.862 r  cnt_stb[0]_i_7/O
                         net (fo=1, routed)           0.716     7.579    cnt_stb[0]_i_7_n_0
    SLICE_X63Y56         LUT5 (Prop_lut5_I4_O)        0.124     7.703 r  cnt_stb[0]_i_1/O
                         net (fo=28, routed)          0.688     8.391    cnt_stb[0]_i_1_n_0
    SLICE_X62Y59         FDRE                                         r  cnt_stb_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.504    14.875    clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  cnt_stb_reg[21]/C
                         clock pessimism              0.298    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X62Y59         FDRE (Setup_fdre_C_R)       -0.429    14.709    cnt_stb_reg[21]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                  6.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 pwm_main_r/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_main_r/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.620%)  route 0.148ns (44.380%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.590     1.503    pwm_main_r/clk_IBUF_BUFG
    SLICE_X59Y56         FDRE                                         r  pwm_main_r/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  pwm_main_r/cnt_reg[0]/Q
                         net (fo=8, routed)           0.148     1.793    pwm_main_r/cnt_reg_n_0_[0]
    SLICE_X59Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.838 r  pwm_main_r/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.838    pwm_main_r/p_0_in[6]
    SLICE_X59Y57         FDRE                                         r  pwm_main_r/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.859     2.017    pwm_main_r/clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  pwm_main_r/cnt_reg[6]/C
                         clock pessimism             -0.498     1.518    
    SLICE_X59Y57         FDRE (Hold_fdre_C_D)         0.092     1.610    pwm_main_r/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.189ns (48.751%)  route 0.199ns (51.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.589     1.502    clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  FSM_sequential_state_reg[2]/Q
                         net (fo=20, routed)          0.199     1.842    state__0[2]
    SLICE_X60Y58         LUT4 (Prop_lut4_I2_O)        0.048     1.890 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.890    FSM_sequential_state[1]_i_1_n_0
    SLICE_X60Y58         FDRE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.859     2.017    clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.498     1.518    
    SLICE_X60Y58         FDRE (Hold_fdre_C_D)         0.131     1.649    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.351%)  route 0.199ns (51.649%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.589     1.502    clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  FSM_sequential_state_reg[2]/Q
                         net (fo=20, routed)          0.199     1.842    state__0[2]
    SLICE_X60Y58         LUT4 (Prop_lut4_I1_O)        0.045     1.887 r  FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.887    FSM_sequential_state[0]_i_1_n_0
    SLICE_X60Y58         FDRE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.859     2.017    clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.498     1.518    
    SLICE_X60Y58         FDRE (Hold_fdre_C_D)         0.120     1.638    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 pwm_main_r/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_main_r/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.213ns (55.554%)  route 0.170ns (44.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.590     1.503    pwm_main_r/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  pwm_main_r/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  pwm_main_r/cnt_reg[1]/Q
                         net (fo=7, routed)           0.170     1.838    pwm_main_r/cnt_reg_n_0_[1]
    SLICE_X59Y56         LUT5 (Prop_lut5_I1_O)        0.049     1.887 r  pwm_main_r/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.887    pwm_main_r/p_0_in[4]
    SLICE_X59Y56         FDRE                                         r  pwm_main_r/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.860     2.018    pwm_main_r/clk_IBUF_BUFG
    SLICE_X59Y56         FDRE                                         r  pwm_main_r/cnt_reg[4]/C
                         clock pessimism             -0.498     1.519    
    SLICE_X59Y56         FDRE (Hold_fdre_C_D)         0.107     1.626    pwm_main_r/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_side_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.212ns (55.076%)  route 0.173ns (44.924%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.589     1.502    clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          0.173     1.839    state__0[0]
    SLICE_X59Y57         LUT4 (Prop_lut4_I2_O)        0.048     1.887 r  duty_side_r[5]_i_1/O
                         net (fo=1, routed)           0.000     1.887    duty_side_r[5]
    SLICE_X59Y57         FDRE                                         r  duty_side_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.859     2.017    clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  duty_side_r_reg[5]/C
                         clock pessimism             -0.498     1.518    
    SLICE_X59Y57         FDRE (Hold_fdre_C_D)         0.107     1.625    duty_side_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_side_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.190ns (48.292%)  route 0.203ns (51.708%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.589     1.502    clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  FSM_sequential_state_reg[2]/Q
                         net (fo=20, routed)          0.203     1.847    state__0[2]
    SLICE_X59Y57         LUT4 (Prop_lut4_I0_O)        0.049     1.896 r  duty_side_r[6]_i_1/O
                         net (fo=1, routed)           0.000     1.896    duty_side_r[6]_i_1_n_0
    SLICE_X59Y57         FDRE                                         r  duty_side_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.859     2.017    clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  duty_side_r_reg[6]/C
                         clock pessimism             -0.498     1.518    
    SLICE_X59Y57         FDRE (Hold_fdre_C_D)         0.107     1.625    duty_side_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 pwm_main_r/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_main_r/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.086%)  route 0.170ns (44.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.590     1.503    pwm_main_r/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  pwm_main_r/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  pwm_main_r/cnt_reg[1]/Q
                         net (fo=7, routed)           0.170     1.838    pwm_main_r/cnt_reg_n_0_[1]
    SLICE_X59Y56         LUT4 (Prop_lut4_I2_O)        0.045     1.883 r  pwm_main_r/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.883    pwm_main_r/p_0_in[3]
    SLICE_X59Y56         FDRE                                         r  pwm_main_r/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.860     2.018    pwm_main_r/clk_IBUF_BUFG
    SLICE_X59Y56         FDRE                                         r  pwm_main_r/cnt_reg[3]/C
                         clock pessimism             -0.498     1.519    
    SLICE_X59Y56         FDRE (Hold_fdre_C_D)         0.092     1.611    pwm_main_r/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_main_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.723%)  route 0.173ns (45.277%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.589     1.502    clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          0.173     1.839    state__0[0]
    SLICE_X59Y57         LUT4 (Prop_lut4_I2_O)        0.045     1.884 r  duty_main_r[5]_i_1/O
                         net (fo=1, routed)           0.000     1.884    duty_main_r[5]
    SLICE_X59Y57         FDRE                                         r  duty_main_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.859     2.017    clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  duty_main_r_reg[5]/C
                         clock pessimism             -0.498     1.518    
    SLICE_X59Y57         FDRE (Hold_fdre_C_D)         0.091     1.609    duty_main_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cnt_stb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_stb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.591     1.504    clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  cnt_stb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  cnt_stb_reg[2]/Q
                         net (fo=2, routed)           0.133     1.778    cnt_stb_reg[2]
    SLICE_X62Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.889 r  cnt_stb_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.889    cnt_stb_reg[0]_i_2_n_5
    SLICE_X62Y54         FDRE                                         r  cnt_stb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.861     2.020    clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  cnt_stb_reg[2]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X62Y54         FDRE (Hold_fdre_C_D)         0.105     1.609    cnt_stb_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_set_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.334%)  route 0.204ns (52.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.589     1.502    clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  FSM_sequential_state_reg[2]/Q
                         net (fo=20, routed)          0.204     1.847    state__0[2]
    SLICE_X61Y57         LUT5 (Prop_lut5_I4_O)        0.042     1.889 r  light_set_i_1/O
                         net (fo=1, routed)           0.000     1.889    light_set_i_1_n_0
    SLICE_X61Y57         FDRE                                         r  light_set_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.859     2.017    clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  light_set_reg/C
                         clock pessimism             -0.514     1.502    
    SLICE_X61Y57         FDRE (Hold_fdre_C_D)         0.107     1.609    light_set_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100m
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y58    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y58    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y57    FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y58    cnt_phase_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y58    cnt_phase_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y58    cnt_phase_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y58    cnt_phase_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y54    cnt_stb_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y56    cnt_stb_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y58    FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y58    FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y58    FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y58    FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y57    FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y57    FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y58    cnt_phase_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y58    cnt_phase_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y58    cnt_phase_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y58    cnt_phase_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y58    FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y58    FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y58    FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y58    FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y57    FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y57    FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y58    cnt_phase_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y58    cnt_phase_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y58    cnt_phase_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y58    cnt_phase_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100m
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_main_r/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_main_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.007ns  (logic 5.043ns (62.979%)  route 2.964ns (37.021%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.623     5.174    pwm_main_r/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  pwm_main_r/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.478     5.652 f  pwm_main_r/cnt_reg[2]/Q
                         net (fo=10, routed)          1.066     6.718    pwm_main_r/pwm_walk_side_g/cnt_reg[2]
    SLICE_X58Y56         LUT3 (Prop_lut3_I1_O)        0.301     7.019 r  pwm_main_r/pwm_out0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.019    pwm_main_r/pwm_out0_carry_i_6__1_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.555 r  pwm_main_r/pwm_out0_carry/CO[2]
                         net (fo=1, routed)           1.898     9.454    led_main_r_OBUF
    G6                   OBUF (Prop_obuf_I_O)         3.728    13.181 r  led_main_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.181    led_main_r
    G6                                                                r  led_main_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_main_r/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_side_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.922ns  (logic 5.045ns (63.688%)  route 2.877ns (36.312%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.623     5.174    pwm_main_r/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  pwm_main_r/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.478     5.652 f  pwm_main_r/cnt_reg[2]/Q
                         net (fo=10, routed)          1.032     6.685    pwm_main_r/pwm_walk_side_g/cnt_reg[2]
    SLICE_X58Y57         LUT3 (Prop_lut3_I1_O)        0.301     6.986 r  pwm_main_r/pwm_out0_carry_i_6__2/O
                         net (fo=1, routed)           0.000     6.986    pwm_side_r/S[0]
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.522 r  pwm_side_r/pwm_out0_carry/CO[2]
                         net (fo=1, routed)           1.844     9.366    led_side_r_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.730    13.096 r  led_side_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.096    led_side_r
    G3                                                                r  led_side_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_main_r/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_side_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.783ns  (logic 5.031ns (64.647%)  route 2.752ns (35.353%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.623     5.174    pwm_main_r/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  pwm_main_r/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.478     5.652 f  pwm_main_r/cnt_reg[2]/Q
                         net (fo=10, routed)          0.887     6.539    pwm_main_r/pwm_walk_side_g/cnt_reg[2]
    SLICE_X60Y55         LUT3 (Prop_lut3_I1_O)        0.301     6.840 r  pwm_main_r/pwm_out0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.840    pwm_side_g/led_side_g_0[0]
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.378 r  pwm_side_g/pwm_out0_carry/CO[2]
                         net (fo=1, routed)           1.865     9.243    led_side_g_OBUF
    J4                   OBUF (Prop_obuf_I_O)         3.714    12.957 r  led_side_g_OBUF_inst/O
                         net (fo=0)                   0.000    12.957    led_side_g
    J4                                                                r  led_side_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_main_r/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_main_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.727ns  (logic 4.875ns (63.096%)  route 2.851ns (36.904%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.623     5.174    pwm_main_r/clk_IBUF_BUFG
    SLICE_X59Y56         FDRE                                         r  pwm_main_r/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDRE (Prop_fdre_C_Q)         0.456     5.630 f  pwm_main_r/cnt_reg[5]/Q
                         net (fo=11, routed)          0.990     6.621    pwm_main_r/pwm_walk_side_g/cnt_reg[5]
    SLICE_X60Y57         LUT3 (Prop_lut3_I2_O)        0.124     6.745 r  pwm_main_r/pwm_out0_carry_i_5__2/O
                         net (fo=1, routed)           0.000     6.745    pwm_main_g/S[1]
    SLICE_X60Y57         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.319 r  pwm_main_g/pwm_out0_carry/CO[2]
                         net (fo=1, routed)           1.861     9.180    led_main_g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         3.721    12.901 r  led_main_g_OBUF_inst/O
                         net (fo=0)                   0.000    12.901    led_main_g
    F6                                                                r  led_main_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_main_r/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_walk_side_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.357ns  (logic 4.336ns (58.931%)  route 3.022ns (41.069%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.622     5.173    pwm_main_r/clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  pwm_main_r/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.456     5.629 f  pwm_main_r/cnt_reg[6]/Q
                         net (fo=14, routed)          1.192     6.821    pwm_main_r/pwm_walk_side_g/cnt_reg[6]
    SLICE_X61Y55         LUT3 (Prop_lut3_I1_O)        0.152     6.973 r  pwm_main_r/led_walk_side_r_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.830     8.803    led_walk_side_r_OBUF
    K1                   OBUF (Prop_obuf_I_O)         3.728    12.531 r  led_walk_side_r_OBUF_inst/O
                         net (fo=0)                   0.000    12.531    led_walk_side_r
    K1                                                                r  led_walk_side_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_main_r/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_walk_main_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.976ns  (logic 4.100ns (58.771%)  route 2.876ns (41.229%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.622     5.173    pwm_main_r/clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  pwm_main_r/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.456     5.629 f  pwm_main_r/cnt_reg[6]/Q
                         net (fo=14, routed)          1.191     6.820    pwm_main_r/pwm_walk_side_g/cnt_reg[6]
    SLICE_X61Y55         LUT3 (Prop_lut3_I1_O)        0.124     6.944 r  pwm_main_r/led_walk_main_r_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.685     8.630    led_walk_main_r_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.520    12.150 r  led_walk_main_r_OBUF_inst/O
                         net (fo=0)                   0.000    12.150    led_walk_main_r
    J3                                                                r  led_walk_main_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_main_r/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_walk_main_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 4.098ns (58.778%)  route 2.874ns (41.222%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.622     5.173    pwm_main_r/clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  pwm_main_r/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.456     5.629 f  pwm_main_r/cnt_reg[6]/Q
                         net (fo=14, routed)          1.192     6.821    pwm_main_r/pwm_walk_side_g/cnt_reg[6]
    SLICE_X61Y55         LUT3 (Prop_lut3_I1_O)        0.124     6.945 r  pwm_main_r/led_walk_main_g_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.682     8.628    led_walk_main_g_OBUF
    J2                   OBUF (Prop_obuf_I_O)         3.518    12.146 r  led_walk_main_g_OBUF_inst/O
                         net (fo=0)                   0.000    12.146    led_walk_main_g
    J2                                                                r  led_walk_main_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 duty_main_g_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_walk_side_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.952ns  (logic 4.237ns (60.948%)  route 2.715ns (39.052%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.622     5.173    clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  duty_main_g_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.419     5.592 r  duty_main_g_reg[6]/Q
                         net (fo=3, routed)           0.997     6.589    pwm_main_r/duty_main_g__0[1]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.296     6.885 r  pwm_main_r/led_walk_side_g_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.718     8.603    led_walk_side_g_OBUF
    H6                   OBUF (Prop_obuf_I_O)         3.522    12.125 r  led_walk_side_g_OBUF_inst/O
                         net (fo=0)                   0.000    12.125    led_walk_side_g
    H6                                                                r  led_walk_side_g (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 duty_walk_main_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_walk_main_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.448ns (76.567%)  route 0.443ns (23.433%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.590     1.503    clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  duty_walk_main_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  duty_walk_main_r_reg[6]/Q
                         net (fo=1, routed)           0.108     1.739    pwm_main_r/duty_walk_main_r__0[0]
    SLICE_X61Y55         LUT3 (Prop_lut3_I2_O)        0.099     1.838 r  pwm_main_r/led_walk_main_r_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.335     2.174    led_walk_main_r_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.221     3.395 r  led_walk_main_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.395    led_walk_main_r
    J3                                                                r  led_walk_main_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 duty_side_g_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_walk_main_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.405ns (69.669%)  route 0.612ns (30.331%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.590     1.503    clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  duty_side_g_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  duty_side_g_reg[6]/Q
                         net (fo=3, routed)           0.282     1.926    pwm_main_r/duty_side_g__0[1]
    SLICE_X61Y55         LUT3 (Prop_lut3_I2_O)        0.045     1.971 r  pwm_main_r/led_walk_main_g_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.330     2.301    led_walk_main_g_OBUF
    J2                   OBUF (Prop_obuf_I_O)         1.219     3.520 r  led_walk_main_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.520    led_walk_main_g
    J2                                                                r  led_walk_main_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_main_r/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_walk_side_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 1.409ns (69.631%)  route 0.615ns (30.369%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.590     1.503    pwm_main_r/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  pwm_main_r/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  pwm_main_r/cnt_reg[7]/Q
                         net (fo=13, routed)          0.256     1.900    pwm_main_r/pwm_walk_side_g/cnt_reg[7]
    SLICE_X61Y56         LUT3 (Prop_lut3_I0_O)        0.045     1.945 r  pwm_main_r/led_walk_side_g_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.359     2.304    led_walk_side_g_OBUF
    H6                   OBUF (Prop_obuf_I_O)         1.223     3.527 r  led_walk_side_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.527    led_walk_side_g
    H6                                                                r  led_walk_side_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_main_r/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_main_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.158ns  (logic 1.564ns (72.492%)  route 0.594ns (27.508%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.589     1.502    pwm_main_r/clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  pwm_main_r/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.141     1.643 f  pwm_main_r/cnt_reg[6]/Q
                         net (fo=14, routed)          0.179     1.823    pwm_main_r/pwm_walk_side_g/cnt_reg[6]
    SLICE_X60Y57         LUT3 (Prop_lut3_I1_O)        0.049     1.872 r  pwm_main_r/pwm_out0_carry_i_1__1/O
                         net (fo=1, routed)           0.000     1.872    pwm_main_g/DI[2]
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.073     1.945 r  pwm_main_g/pwm_out0_carry/CO[2]
                         net (fo=1, routed)           0.414     2.359    led_main_g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         1.301     3.660 r  led_main_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.660    led_main_g
    F6                                                                r  led_main_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_main_r/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_side_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.158ns  (logic 1.570ns (72.743%)  route 0.588ns (27.257%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.589     1.502    pwm_main_r/clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  pwm_main_r/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.141     1.643 f  pwm_main_r/cnt_reg[6]/Q
                         net (fo=14, routed)          0.179     1.822    pwm_main_r/pwm_walk_side_g/cnt_reg[6]
    SLICE_X58Y57         LUT3 (Prop_lut3_I1_O)        0.045     1.867 r  pwm_main_r/pwm_out0_carry_i_1/O
                         net (fo=1, routed)           0.000     1.867    pwm_side_r/DI[2]
    SLICE_X58Y57         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.077     1.944 r  pwm_side_r/pwm_out0_carry/CO[2]
                         net (fo=1, routed)           0.409     2.354    led_side_r_OBUF
    G3                   OBUF (Prop_obuf_I_O)         1.307     3.661 r  led_side_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.661    led_side_r
    G3                                                                r  led_side_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 duty_side_g_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_side_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.162ns  (logic 1.557ns (72.035%)  route 0.605ns (27.965%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.590     1.503    clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  duty_side_g_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  duty_side_g_reg[6]/Q
                         net (fo=3, routed)           0.203     1.848    pwm_main_r/duty_side_g__0[1]
    SLICE_X60Y55         LUT3 (Prop_lut3_I2_O)        0.049     1.897 r  pwm_main_r/pwm_out0_carry_i_1__2/O
                         net (fo=1, routed)           0.000     1.897    pwm_side_g/led_side_g[2]
    SLICE_X60Y55         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.073     1.970 r  pwm_side_g/pwm_out0_carry/CO[2]
                         net (fo=1, routed)           0.402     2.371    led_side_g_OBUF
    J4                   OBUF (Prop_obuf_I_O)         1.294     3.665 r  led_side_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.665    led_side_g
    J4                                                                r  led_side_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 duty_main_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_main_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.625ns (75.011%)  route 0.541ns (24.989%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.590     1.503    clk_IBUF_BUFG
    SLICE_X59Y56         FDRE                                         r  duty_main_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  duty_main_r_reg[3]/Q
                         net (fo=4, routed)           0.109     1.754    pwm_main_r/duty_main_r__0[0]
    SLICE_X58Y56         LUT2 (Prop_lut2_I0_O)        0.048     1.802 r  pwm_main_r/pwm_out0_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.802    pwm_main_r/pwm_out0_carry_i_3__1_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.132     1.934 r  pwm_main_r/pwm_out0_carry/CO[2]
                         net (fo=1, routed)           0.432     2.366    led_main_r_OBUF
    G6                   OBUF (Prop_obuf_I_O)         1.304     3.670 r  led_main_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.670    led_main_r
    G6                                                                r  led_main_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 duty_walk_side_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_walk_side_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.182ns  (logic 1.536ns (70.383%)  route 0.646ns (29.617%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.590     1.503    clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  duty_walk_side_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.148     1.651 r  duty_walk_side_r_reg[6]/Q
                         net (fo=1, routed)           0.251     1.903    pwm_main_r/duty_walk_side_r__0[0]
    SLICE_X61Y55         LUT3 (Prop_lut3_I2_O)        0.099     2.002 r  pwm_main_r/led_walk_side_r_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.395     2.397    led_walk_side_r_OBUF
    K1                   OBUF (Prop_obuf_I_O)         1.289     3.685 r  led_walk_side_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.685    led_walk_side_r
    K1                                                                r  led_walk_side_r (OUT)
  -------------------------------------------------------------------    -------------------





