Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> Reading design: kjb5568_rjl5336_lab06.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "kjb5568_rjl5336_lab06.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "kjb5568_rjl5336_lab06"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : kjb5568_rjl5336_lab06
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab06\kjb5568_rjl5336_library\kjb5568_rjl5336_components.vhd" into library kjb5568_rjl5336_library
Parsing package <kjb5568_rjl5336_Components>.
Parsing package body <kjb5568_rjl5336_Components>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab06\kjb5568_rjl5336_library\DFF_enable.vhd" into library kjb5568_rjl5336_library
Parsing entity <DFF_CE>.
Parsing architecture <Behavioral> of entity <dff_ce>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab06\kjb5568_rjl5336_library\DFF.vhd" into library kjb5568_rjl5336_library
Parsing entity <DFF>.
Parsing architecture <Behavioral> of entity <dff>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab06\kjb5568_rjl5336_library\shiftregister_32bit.vhd" into library kjb5568_rjl5336_library
Parsing entity <shiftregister_32bit>.
Parsing architecture <Behavioral> of entity <shiftregister_32bit>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab06\kjb5568_rjl5336_library\shift10.vhd" into library kjb5568_rjl5336_library
Parsing entity <shift10>.
Parsing architecture <Behavioral> of entity <shift10>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab06\kjb5568_rjl5336_library\OneShot.vhd" into library kjb5568_rjl5336_library
Parsing entity <OneShot>.
Parsing architecture <Behavioral> of entity <oneshot>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab06\kjb5568_rjl5336_library\hextosevenseg.vhd" into library kjb5568_rjl5336_library
Parsing entity <hextosevenseg>.
Parsing architecture <structural> of entity <hextosevenseg>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab06\kjb5568_rjl5336_library\Counter_nbit.vhd" into library kjb5568_rjl5336_library
Parsing entity <Counter_nbit>.
Parsing architecture <Behavioral> of entity <counter_nbit>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab06\kjb5568_rjl5336_library\pulse_gen.vhd" into library kjb5568_rjl5336_library
Parsing entity <pulse_gen>.
Parsing architecture <Behavioral> of entity <pulse_gen>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab06\kjb5568_rjl5336_library\numeric_display.vhd" into library kjb5568_rjl5336_library
Parsing entity <WordTo8dig7seg>.
Parsing architecture <Behavioral> of entity <wordto8dig7seg>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab06\kjb5568_rjl5336_library\KB_Read_FSM.vhd" into library kjb5568_rjl5336_library
Parsing entity <KB_Read_FSM>.
Parsing architecture <Behavioral> of entity <kb_read_fsm>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab06\kjb5568_rjl5336_library\FSM_Datapath.vhd" into library kjb5568_rjl5336_library
Parsing entity <FSM_Datapath>.
Parsing architecture <Behavioral> of entity <fsm_datapath>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab06\kjb5568_rjl5336_library\Debouncer.vhd" into library kjb5568_rjl5336_library
Parsing entity <Debouncer>.
Parsing architecture <Behavioral> of entity <debouncer>.
Parsing VHDL file "C:\Users\Kevin\Desktop\Lab06\Lab06\kjb5568_rjl5336_lab06.vhd" into library work
Parsing entity <kjb5568_rjl5336_lab06>.
Parsing architecture <Behavioral> of entity <kjb5568_rjl5336_lab06>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <kjb5568_rjl5336_lab06> (architecture <Behavioral>) from library <work>.

Elaborating entity <Debouncer> (architecture <Behavioral>) from library <kjb5568_rjl5336_library>.

Elaborating entity <DFF_CE> (architecture <Behavioral>) from library <kjb5568_rjl5336_library>.

Elaborating entity <pulse_gen> (architecture <Behavioral>) with generics from library <kjb5568_rjl5336_library>.

Elaborating entity <Counter_nbit> (architecture <Behavioral>) with generics from library <kjb5568_rjl5336_library>.

Elaborating entity <KB_Read_FSM> (architecture <Behavioral>) from library <kjb5568_rjl5336_library>.

Elaborating entity <FSM_Datapath> (architecture <Behavioral>) from library <kjb5568_rjl5336_library>.

Elaborating entity <OneShot> (architecture <Behavioral>) from library <kjb5568_rjl5336_library>.

Elaborating entity <DFF> (architecture <Behavioral>) from library <kjb5568_rjl5336_library>.

Elaborating entity <shift10> (architecture <Behavioral>) from library <kjb5568_rjl5336_library>.

Elaborating entity <shiftregister_32bit> (architecture <Behavioral>) from library <kjb5568_rjl5336_library>.

Elaborating entity <pulse_gen> (architecture <Behavioral>) with generics from library <kjb5568_rjl5336_library>.

Elaborating entity <Counter_nbit> (architecture <Behavioral>) with generics from library <kjb5568_rjl5336_library>.

Elaborating entity <WordTo8dig7seg> (architecture <Behavioral>) from library <kjb5568_rjl5336_library>.

Elaborating entity <Counter_nbit> (architecture <Behavioral>) with generics from library <kjb5568_rjl5336_library>.

Elaborating entity <hextosevenseg> (architecture <structural>) from library <kjb5568_rjl5336_library>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <kjb5568_rjl5336_lab06>.
    Related source file is "C:\Users\Kevin\Desktop\Lab06\Lab06\kjb5568_rjl5336_lab06.vhd".
WARNING:Xst:647 - Input <SWITCH> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BUTTON<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BUTTON<4:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <kjb5568_rjl5336_lab06> synthesized.

Synthesizing Unit <Debouncer>.
    Related source file is "C:\Users\Kevin\Desktop\Lab06\kjb5568_rjl5336_library\Debouncer.vhd".
    Summary:
	no macro.
Unit <Debouncer> synthesized.

Synthesizing Unit <DFF_CE>.
    Related source file is "C:\Users\Kevin\Desktop\Lab06\kjb5568_rjl5336_library\DFF_enable.vhd".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DFF_CE> synthesized.

Synthesizing Unit <pulse_gen_1>.
    Related source file is "C:\Users\Kevin\Desktop\Lab06\kjb5568_rjl5336_library\pulse_gen.vhd".
        n = 2
        maxCount = 2
    Summary:
	no macro.
Unit <pulse_gen_1> synthesized.

Synthesizing Unit <Counter_nbit_1>.
    Related source file is "C:\Users\Kevin\Desktop\Lab06\kjb5568_rjl5336_library\Counter_nbit.vhd".
        n = 2
    Found 2-bit register for signal <Q>.
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_count[31]_mux_1_OUT> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
Unit <Counter_nbit_1> synthesized.

Synthesizing Unit <KB_Read_FSM>.
    Related source file is "C:\Users\Kevin\Desktop\Lab06\kjb5568_rjl5336_library\KB_Read_FSM.vhd".
    Found 4-bit register for signal <presentstate>.
    Found finite state machine <FSM_0> for signal <presentstate>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 14                                             |
    | Inputs             | 2                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | int                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <count[31]_GND_10_o_add_10_OUT> created at line 107.
WARNING:Xst:737 - Found 1-bit latch for signal <count<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <GND_10_o_count[31]_LessThan_6_o> created at line 79
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 Latch(s).
	inferred   1 Comparator(s).
	inferred  32 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <KB_Read_FSM> synthesized.

Synthesizing Unit <FSM_Datapath>.
    Related source file is "C:\Users\Kevin\Desktop\Lab06\kjb5568_rjl5336_library\FSM_Datapath.vhd".
    Summary:
	no macro.
Unit <FSM_Datapath> synthesized.

Synthesizing Unit <OneShot>.
    Related source file is "C:\Users\Kevin\Desktop\Lab06\kjb5568_rjl5336_library\OneShot.vhd".
    Summary:
	no macro.
Unit <OneShot> synthesized.

Synthesizing Unit <DFF>.
    Related source file is "C:\Users\Kevin\Desktop\Lab06\kjb5568_rjl5336_library\DFF.vhd".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DFF> synthesized.

Synthesizing Unit <shift10>.
    Related source file is "C:\Users\Kevin\Desktop\Lab06\kjb5568_rjl5336_library\shift10.vhd".
    Summary:
	no macro.
Unit <shift10> synthesized.

Synthesizing Unit <shiftregister_32bit>.
    Related source file is "C:\Users\Kevin\Desktop\Lab06\kjb5568_rjl5336_library\shiftregister_32bit.vhd".
    Found 32-bit register for signal <out_int>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <shiftregister_32bit> synthesized.

Synthesizing Unit <pulse_gen_2>.
    Related source file is "C:\Users\Kevin\Desktop\Lab06\kjb5568_rjl5336_library\pulse_gen.vhd".
        n = 17
        maxCount = 100000
    Summary:
	no macro.
Unit <pulse_gen_2> synthesized.

Synthesizing Unit <Counter_nbit_2>.
    Related source file is "C:\Users\Kevin\Desktop\Lab06\kjb5568_rjl5336_library\Counter_nbit.vhd".
        n = 17
    Found 17-bit register for signal <Q>.
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_count[31]_mux_1_OUT> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
Unit <Counter_nbit_2> synthesized.

Synthesizing Unit <WordTo8dig7seg>.
    Related source file is "C:\Users\Kevin\Desktop\Lab06\kjb5568_rjl5336_library\numeric_display.vhd".
    Found 8x8-bit Read Only RAM for signal <anode>
    Found 4-bit 8-to-1 multiplexer for signal <w2h> created at line 31.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <WordTo8dig7seg> synthesized.

Synthesizing Unit <Counter_nbit_3>.
    Related source file is "C:\Users\Kevin\Desktop\Lab06\kjb5568_rjl5336_library\Counter_nbit.vhd".
        n = 3
    Found 3-bit register for signal <Q>.
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_GND_53_o_add_0_OUT> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
Unit <Counter_nbit_3> synthesized.

Synthesizing Unit <hextosevenseg>.
    Related source file is "C:\Users\Kevin\Desktop\Lab06\kjb5568_rjl5336_library\hextosevenseg.vhd".
    Found 16x7-bit Read Only RAM for signal <Segment>
    Summary:
	inferred   1 RAM(s).
Unit <hextosevenseg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 8x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 4
# Registers                                            : 24
 1-bit register                                        : 17
 17-bit register                                       : 1
 2-bit register                                        : 1
 3-bit register                                        : 1
 32-bit register                                       : 4
# Latches                                              : 32
 1-bit latch                                           : 32
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 34
 1-bit 2-to-1 multiplexer                              : 32
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 8-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <Flip16> is unconnected in block <shift10right>.
   It will be removed from the design.

Synthesizing (advanced) Unit <Counter_nbit_1>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Counter_nbit_1> synthesized (advanced).

Synthesizing (advanced) Unit <Counter_nbit_2>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Counter_nbit_2> synthesized (advanced).

Synthesizing (advanced) Unit <Counter_nbit_3>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Counter_nbit_3> synthesized (advanced).

Synthesizing (advanced) Unit <WordTo8dig7seg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_anode> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sel>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <anode>         |          |
    -----------------------------------------------------------------------
Unit <WordTo8dig7seg> synthesized (advanced).

Synthesizing (advanced) Unit <hextosevenseg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Segment> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Hex>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Segment>       |          |
    -----------------------------------------------------------------------
Unit <hextosevenseg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 8x8-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 3
 32-bit up counter                                     : 3
# Registers                                            : 71
 Flip-Flops                                            : 71
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 34
 1-bit 2-to-1 multiplexer                              : 32
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 8-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <KB_FSM/FSM_0> on signal <presentstate[1:4]> with user encoding.
---------------------
 State   | Encoding
---------------------
 int     | 0000
 idle    | 0001
 compare | 0010
 wait1   | 0011
 wait2   | 0100
 load1   | 0101
 inc     | 0110
 ready   | 0111
 reset   | 1000
---------------------
WARNING:Xst:2677 - Node <count_17> of sequential type is unconnected in block <Counter_nbit_2>.
WARNING:Xst:2677 - Node <count_18> of sequential type is unconnected in block <Counter_nbit_2>.
WARNING:Xst:2677 - Node <count_19> of sequential type is unconnected in block <Counter_nbit_2>.
WARNING:Xst:2677 - Node <count_20> of sequential type is unconnected in block <Counter_nbit_2>.
WARNING:Xst:2677 - Node <count_21> of sequential type is unconnected in block <Counter_nbit_2>.
WARNING:Xst:2677 - Node <count_22> of sequential type is unconnected in block <Counter_nbit_2>.
WARNING:Xst:2677 - Node <count_23> of sequential type is unconnected in block <Counter_nbit_2>.
WARNING:Xst:2677 - Node <count_24> of sequential type is unconnected in block <Counter_nbit_2>.
WARNING:Xst:2677 - Node <count_25> of sequential type is unconnected in block <Counter_nbit_2>.
WARNING:Xst:2677 - Node <count_26> of sequential type is unconnected in block <Counter_nbit_2>.
WARNING:Xst:2677 - Node <count_27> of sequential type is unconnected in block <Counter_nbit_2>.
WARNING:Xst:2677 - Node <count_28> of sequential type is unconnected in block <Counter_nbit_2>.
WARNING:Xst:2677 - Node <count_29> of sequential type is unconnected in block <Counter_nbit_2>.
WARNING:Xst:2677 - Node <count_30> of sequential type is unconnected in block <Counter_nbit_2>.
WARNING:Xst:2677 - Node <count_31> of sequential type is unconnected in block <Counter_nbit_2>.
WARNING:Xst:2677 - Node <pulse1000/cnt/count_2> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <pulse1000/cnt/count_3> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <pulse1000/cnt/count_4> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <pulse1000/cnt/count_5> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <pulse1000/cnt/count_6> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <pulse1000/cnt/count_7> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <pulse1000/cnt/count_8> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <pulse1000/cnt/count_9> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <pulse1000/cnt/count_10> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <pulse1000/cnt/count_11> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <pulse1000/cnt/count_12> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <pulse1000/cnt/count_13> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <pulse1000/cnt/count_14> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <pulse1000/cnt/count_15> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <pulse1000/cnt/count_16> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <pulse1000/cnt/count_17> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <pulse1000/cnt/count_18> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <pulse1000/cnt/count_19> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <pulse1000/cnt/count_20> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <pulse1000/cnt/count_21> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <pulse1000/cnt/count_22> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <pulse1000/cnt/count_23> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <pulse1000/cnt/count_24> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <pulse1000/cnt/count_25> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <pulse1000/cnt/count_26> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <pulse1000/cnt/count_27> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <pulse1000/cnt/count_28> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <pulse1000/cnt/count_29> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <pulse1000/cnt/count_30> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <pulse1000/cnt/count_31> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <display/cnt/count_3> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <display/cnt/count_4> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <display/cnt/count_5> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <display/cnt/count_6> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <display/cnt/count_7> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <display/cnt/count_8> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <display/cnt/count_9> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <display/cnt/count_10> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <display/cnt/count_11> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <display/cnt/count_12> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <display/cnt/count_13> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <display/cnt/count_14> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <display/cnt/count_15> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <display/cnt/count_16> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <display/cnt/count_17> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <display/cnt/count_18> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <display/cnt/count_19> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <display/cnt/count_20> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <display/cnt/count_21> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <display/cnt/count_22> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <display/cnt/count_23> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <display/cnt/count_24> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <display/cnt/count_25> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <display/cnt/count_26> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <display/cnt/count_27> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <display/cnt/count_28> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <display/cnt/count_29> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <display/cnt/count_30> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.
WARNING:Xst:2677 - Node <display/cnt/count_31> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.

Optimizing unit <shift10> ...

Optimizing unit <Counter_nbit_2> ...

Optimizing unit <kjb5568_rjl5336_lab06> ...

Optimizing unit <KB_Read_FSM> ...

Optimizing unit <shiftregister_32bit> ...
WARNING:Xst:2677 - Node <KB_Data/shift10right/Flip16/Q> of sequential type is unconnected in block <kjb5568_rjl5336_lab06>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block kjb5568_rjl5336_lab06, actual ratio is 0.

Final Macro Processing ...

Processing Unit <kjb5568_rjl5336_lab06> :
	Found 2-bit shift register for signal <Debounce_DATA/Flip2/Q>.
	Found 2-bit shift register for signal <Debounce_CLK/Flip2/Q>.
Unit <kjb5568_rjl5336_lab06> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 92
 Flip-Flops                                            : 92
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : kjb5568_rjl5336_lab06.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 286
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 50
#      LUT2                        : 2
#      LUT3                        : 45
#      LUT4                        : 10
#      LUT5                        : 15
#      LUT6                        : 44
#      MUXCY                       : 56
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 54
# FlipFlops/Latches                : 126
#      FD                          : 5
#      FDE                         : 13
#      FDR                         : 38
#      FDRE                        : 38
#      LD                          : 32
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 34
#      IBUF                        : 3
#      OBUF                        : 31

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:             126  out of  126800     0%  
 Number of Slice LUTs:                  172  out of  63400     0%  
    Number used as Logic:               170  out of  63400     0%  
    Number used as Memory:                2  out of  19000     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    194
   Number with an unused Flip Flop:      68  out of    194    35%  
   Number with an unused LUT:            22  out of    194    11%  
   Number of fully used LUT-FF pairs:   104  out of    194    53%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          55
 Number of bonded IOBs:                  35  out of    210    16%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------+-------------------------+-------+
Clock Signal                                                              | Clock buffer(FF name)   | Load  |
--------------------------------------------------------------------------+-------------------------+-------+
clk                                                                       | BUFGP                   | 96    |
KB_FSM/presentstate[3]_GND_11_o_Mux_17_o(KB_FSM/presentstate__n0114<2>1:O)| BUFG(*)(KB_FSM/count_31)| 32    |
--------------------------------------------------------------------------+-------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.591ns (Maximum Frequency: 278.435MHz)
   Minimum input arrival time before clock: 1.888ns
   Maximum output required time after clock: 3.346ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.408ns (frequency: 293.403MHz)
  Total number of paths / destination ports: 1364 / 217
-------------------------------------------------------------------------
Delay:               3.408ns (Levels of Logic = 2)
  Source:            pulse500/cnt/Q_11 (FF)
  Destination:       pulse500/cnt/count_16 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: pulse500/cnt/Q_11 to pulse500/cnt/count_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.478   0.919  pulse500/cnt/Q_11 (pulse500/cnt/Q_11)
     LUT5:I0->O            1   0.124   0.716  pulse500/clear<16>3 (pulse500/clear<16>2)
     LUT3:I0->O           40   0.124   0.553  pulse500/clear<16>4 (strobe)
     FDR:R                     0.494          pulse500/cnt/Q_0
    ----------------------------------------
    Total                      3.408ns (1.220ns logic, 2.188ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'KB_FSM/presentstate[3]_GND_11_o_Mux_17_o'
  Clock period: 3.591ns (frequency: 278.435MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               3.591ns (Levels of Logic = 34)
  Source:            KB_FSM/count_0 (LATCH)
  Destination:       KB_FSM/count_31 (LATCH)
  Source Clock:      KB_FSM/presentstate[3]_GND_11_o_Mux_17_o falling
  Destination Clock: KB_FSM/presentstate[3]_GND_11_o_Mux_17_o falling

  Data Path: KB_FSM/count_0 to KB_FSM/count_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.625   0.405  KB_FSM/count_0 (KB_FSM/count_0)
     INV:I->O              1   0.146   0.000  KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_lut<0>_INV_0 (KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<0> (KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<1> (KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<2> (KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<3> (KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<4> (KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<5> (KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<6> (KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<7> (KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<8> (KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<9> (KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<10> (KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<11> (KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<12> (KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<13> (KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<14> (KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<15> (KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<16> (KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<17> (KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<18> (KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<19> (KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<20> (KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<21> (KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<22> (KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<23> (KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<24> (KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<25> (KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<26> (KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<27> (KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<28> (KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<29> (KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<30> (KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_cy<30>)
     XORCY:CI->O           1   0.510   0.421  KB_FSM/Madd_count[31]_GND_10_o_add_10_OUT_xor<31> (KB_FSM/count[31]_GND_10_o_add_10_OUT<31>)
     LUT3:I2->O            1   0.124   0.000  KB_FSM/Mmux_presentstate[3]_count[31]_Mux_16_o11 (KB_FSM/presentstate[3]_count[31]_Mux_16_o)
     LD:D                      0.011          KB_FSM/count_31
    ----------------------------------------
    Total                      3.591ns (2.765ns logic, 0.826ns route)
                                       (77.0% logic, 23.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 102 / 102
-------------------------------------------------------------------------
Offset:              1.888ns (Levels of Logic = 2)
  Source:            BUTTON<2> (PAD)
  Destination:       KB_Data/shift_right/out_int_31 (FF)
  Destination Clock: clk rising

  Data Path: BUTTON<2> to KB_Data/shift_right/out_int_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.001   1.072  BUTTON_2_IBUF (BUTTON_2_IBUF)
     LUT5:I0->O           32   0.124   0.552  KB_Data/shift_right/_n0021_inv1 (KB_Data/shift_right/_n0021_inv)
     FDRE:CE                   0.139          KB_Data/shift_right/out_int_0
    ----------------------------------------
    Total                      1.888ns (0.264ns logic, 1.624ns route)
                                       (14.0% logic, 86.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 388 / 15
-------------------------------------------------------------------------
Offset:              3.346ns (Levels of Logic = 4)
  Source:            display/cnt/Q_1 (FF)
  Destination:       SEGMENT<0> (PAD)
  Source Clock:      clk rising

  Data Path: display/cnt/Q_1 to SEGMENT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            16   0.478   1.037  display/cnt/Q_1 (display/cnt/Q_1)
     LUT6:I0->O            1   0.124   0.000  display/Mmux_w2h_3 (display/Mmux_w2h_3)
     MUXF7:I1->O           7   0.368   0.816  display/Mmux_w2h_2_f7 (display/w2h<0>)
     LUT4:I0->O            1   0.124   0.399  display/h27/Mram_Segment21 (SEGMENT_4_OBUF)
     OBUF:I->O                 0.000          SEGMENT_4_OBUF (SEGMENT<4>)
    ----------------------------------------
    Total                      3.346ns (1.094ns logic, 2.252ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock KB_FSM/presentstate[3]_GND_11_o_Mux_17_o
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
KB_FSM/presentstate[3]_GND_11_o_Mux_17_o|         |         |    3.591|         |
clk                                     |         |         |    1.491|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
KB_FSM/presentstate[3]_GND_11_o_Mux_17_o|         |    3.725|         |         |
clk                                     |    3.408|         |         |         |
----------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 23.00 secs
Total CPU time to Xst completion: 22.83 secs
 
--> 

Total memory usage is 406540 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  111 (   0 filtered)
Number of infos    :    2 (   0 filtered)

