Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 1cdb97a9503c4b44b800ae10e8d7d672 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_moduletb_behav xil_defaultlib.Top_moduletb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ma09202/Desktop/PipelineProcessorRISCV/task 1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ma09202/Desktop/PipelineProcessorRISCV/task 1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.InstructionParser
Compiling module xil_defaultlib.ALU_64_Bit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Branch
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.Top_moduletb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_moduletb_behav
