{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541460770290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541460770290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 05 17:32:50 2018 " "Processing started: Mon Nov 05 17:32:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541460770290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541460770290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mivga -c mivga " "Command: quartus_map --read_settings_files=on --write_settings_files=off mivga -c mivga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541460770290 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541460770680 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541460770680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mivga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mivga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mivga-behaivoral " "Found design unit 1: mivga-behaivoral" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541460779791 ""} { "Info" "ISGN_ENTITY_NAME" "1 mivga " "Found entity 1: mivga" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541460779791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541460779791 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mivga " "Elaborating entity \"mivga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541460779838 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h_period mivga.vhd(46) " "VHDL Signal Declaration warning at mivga.vhd(46): used explicit default value for signal \"h_period\" because signal was never assigned a value" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1541460779838 "|mivga"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "v_period mivga.vhd(47) " "VHDL Signal Declaration warning at mivga.vhd(47): used explicit default value for signal \"v_period\" because signal was never assigned a value" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1541460779838 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorA mivga.vhd(451) " "VHDL Process Statement warning at mivga.vhd(451): signal \"colorA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 451 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779838 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorA mivga.vhd(452) " "VHDL Process Statement warning at mivga.vhd(452): signal \"colorA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 452 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779838 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorA mivga.vhd(453) " "VHDL Process Statement warning at mivga.vhd(453): signal \"colorA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 453 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779838 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorA mivga.vhd(454) " "VHDL Process Statement warning at mivga.vhd(454): signal \"colorA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 454 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779838 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorA mivga.vhd(455) " "VHDL Process Statement warning at mivga.vhd(455): signal \"colorA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 455 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779838 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorA mivga.vhd(456) " "VHDL Process Statement warning at mivga.vhd(456): signal \"colorA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 456 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779838 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorA mivga.vhd(457) " "VHDL Process Statement warning at mivga.vhd(457): signal \"colorA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 457 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779838 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorA mivga.vhd(458) " "VHDL Process Statement warning at mivga.vhd(458): signal \"colorA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 458 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorA mivga.vhd(459) " "VHDL Process Statement warning at mivga.vhd(459): signal \"colorA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 459 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorA mivga.vhd(460) " "VHDL Process Statement warning at mivga.vhd(460): signal \"colorA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 460 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorA mivga.vhd(461) " "VHDL Process Statement warning at mivga.vhd(461): signal \"colorA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 461 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorA mivga.vhd(462) " "VHDL Process Statement warning at mivga.vhd(462): signal \"colorA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 462 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorB mivga.vhd(464) " "VHDL Process Statement warning at mivga.vhd(464): signal \"colorB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 464 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorB mivga.vhd(465) " "VHDL Process Statement warning at mivga.vhd(465): signal \"colorB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 465 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorB mivga.vhd(466) " "VHDL Process Statement warning at mivga.vhd(466): signal \"colorB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 466 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorB mivga.vhd(467) " "VHDL Process Statement warning at mivga.vhd(467): signal \"colorB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 467 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorB mivga.vhd(468) " "VHDL Process Statement warning at mivga.vhd(468): signal \"colorB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 468 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorB mivga.vhd(469) " "VHDL Process Statement warning at mivga.vhd(469): signal \"colorB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 469 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorB mivga.vhd(470) " "VHDL Process Statement warning at mivga.vhd(470): signal \"colorB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 470 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorB mivga.vhd(471) " "VHDL Process Statement warning at mivga.vhd(471): signal \"colorB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 471 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorB mivga.vhd(472) " "VHDL Process Statement warning at mivga.vhd(472): signal \"colorB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 472 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorB mivga.vhd(473) " "VHDL Process Statement warning at mivga.vhd(473): signal \"colorB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 473 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorB mivga.vhd(474) " "VHDL Process Statement warning at mivga.vhd(474): signal \"colorB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 474 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorB mivga.vhd(475) " "VHDL Process Statement warning at mivga.vhd(475): signal \"colorB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 475 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorC mivga.vhd(477) " "VHDL Process Statement warning at mivga.vhd(477): signal \"colorC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 477 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorC mivga.vhd(478) " "VHDL Process Statement warning at mivga.vhd(478): signal \"colorC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 478 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorC mivga.vhd(479) " "VHDL Process Statement warning at mivga.vhd(479): signal \"colorC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 479 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorC mivga.vhd(480) " "VHDL Process Statement warning at mivga.vhd(480): signal \"colorC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 480 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorC mivga.vhd(481) " "VHDL Process Statement warning at mivga.vhd(481): signal \"colorC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 481 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorC mivga.vhd(482) " "VHDL Process Statement warning at mivga.vhd(482): signal \"colorC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 482 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorC mivga.vhd(483) " "VHDL Process Statement warning at mivga.vhd(483): signal \"colorC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 483 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorC mivga.vhd(484) " "VHDL Process Statement warning at mivga.vhd(484): signal \"colorC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 484 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorC mivga.vhd(485) " "VHDL Process Statement warning at mivga.vhd(485): signal \"colorC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 485 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorC mivga.vhd(486) " "VHDL Process Statement warning at mivga.vhd(486): signal \"colorC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 486 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorC mivga.vhd(487) " "VHDL Process Statement warning at mivga.vhd(487): signal \"colorC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 487 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorC mivga.vhd(488) " "VHDL Process Statement warning at mivga.vhd(488): signal \"colorC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 488 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ColorD mivga.vhd(490) " "VHDL Process Statement warning at mivga.vhd(490): signal \"ColorD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 490 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ColorD mivga.vhd(491) " "VHDL Process Statement warning at mivga.vhd(491): signal \"ColorD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 491 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ColorD mivga.vhd(492) " "VHDL Process Statement warning at mivga.vhd(492): signal \"ColorD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 492 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ColorD mivga.vhd(493) " "VHDL Process Statement warning at mivga.vhd(493): signal \"ColorD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 493 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ColorD mivga.vhd(494) " "VHDL Process Statement warning at mivga.vhd(494): signal \"ColorD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 494 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ColorD mivga.vhd(495) " "VHDL Process Statement warning at mivga.vhd(495): signal \"ColorD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 495 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ColorD mivga.vhd(496) " "VHDL Process Statement warning at mivga.vhd(496): signal \"ColorD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 496 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ColorD mivga.vhd(497) " "VHDL Process Statement warning at mivga.vhd(497): signal \"ColorD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 497 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ColorD mivga.vhd(498) " "VHDL Process Statement warning at mivga.vhd(498): signal \"ColorD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 498 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ColorD mivga.vhd(499) " "VHDL Process Statement warning at mivga.vhd(499): signal \"ColorD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 499 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ColorD mivga.vhd(500) " "VHDL Process Statement warning at mivga.vhd(500): signal \"ColorD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 500 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ColorD mivga.vhd(501) " "VHDL Process Statement warning at mivga.vhd(501): signal \"ColorD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 501 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ColorE mivga.vhd(503) " "VHDL Process Statement warning at mivga.vhd(503): signal \"ColorE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 503 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ColorE mivga.vhd(504) " "VHDL Process Statement warning at mivga.vhd(504): signal \"ColorE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 504 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ColorE mivga.vhd(505) " "VHDL Process Statement warning at mivga.vhd(505): signal \"ColorE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 505 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ColorE mivga.vhd(506) " "VHDL Process Statement warning at mivga.vhd(506): signal \"ColorE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 506 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ColorE mivga.vhd(507) " "VHDL Process Statement warning at mivga.vhd(507): signal \"ColorE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 507 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ColorE mivga.vhd(508) " "VHDL Process Statement warning at mivga.vhd(508): signal \"ColorE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 508 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ColorE mivga.vhd(509) " "VHDL Process Statement warning at mivga.vhd(509): signal \"ColorE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 509 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ColorE mivga.vhd(510) " "VHDL Process Statement warning at mivga.vhd(510): signal \"ColorE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 510 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ColorE mivga.vhd(511) " "VHDL Process Statement warning at mivga.vhd(511): signal \"ColorE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 511 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ColorE mivga.vhd(512) " "VHDL Process Statement warning at mivga.vhd(512): signal \"ColorE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 512 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ColorE mivga.vhd(513) " "VHDL Process Statement warning at mivga.vhd(513): signal \"ColorE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 513 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ColorE mivga.vhd(514) " "VHDL Process Statement warning at mivga.vhd(514): signal \"ColorE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 514 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorF mivga.vhd(516) " "VHDL Process Statement warning at mivga.vhd(516): signal \"colorF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 516 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorF mivga.vhd(517) " "VHDL Process Statement warning at mivga.vhd(517): signal \"colorF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 517 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorF mivga.vhd(518) " "VHDL Process Statement warning at mivga.vhd(518): signal \"colorF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 518 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorF mivga.vhd(519) " "VHDL Process Statement warning at mivga.vhd(519): signal \"colorF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 519 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorF mivga.vhd(520) " "VHDL Process Statement warning at mivga.vhd(520): signal \"colorF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 520 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorF mivga.vhd(521) " "VHDL Process Statement warning at mivga.vhd(521): signal \"colorF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 521 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorF mivga.vhd(522) " "VHDL Process Statement warning at mivga.vhd(522): signal \"colorF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 522 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorF mivga.vhd(523) " "VHDL Process Statement warning at mivga.vhd(523): signal \"colorF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 523 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorF mivga.vhd(524) " "VHDL Process Statement warning at mivga.vhd(524): signal \"colorF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 524 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorF mivga.vhd(525) " "VHDL Process Statement warning at mivga.vhd(525): signal \"colorF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 525 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorF mivga.vhd(526) " "VHDL Process Statement warning at mivga.vhd(526): signal \"colorF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 526 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorF mivga.vhd(527) " "VHDL Process Statement warning at mivga.vhd(527): signal \"colorF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 527 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorG mivga.vhd(529) " "VHDL Process Statement warning at mivga.vhd(529): signal \"colorG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 529 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorG mivga.vhd(530) " "VHDL Process Statement warning at mivga.vhd(530): signal \"colorG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 530 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorG mivga.vhd(531) " "VHDL Process Statement warning at mivga.vhd(531): signal \"colorG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 531 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorG mivga.vhd(532) " "VHDL Process Statement warning at mivga.vhd(532): signal \"colorG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 532 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorG mivga.vhd(533) " "VHDL Process Statement warning at mivga.vhd(533): signal \"colorG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 533 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorG mivga.vhd(534) " "VHDL Process Statement warning at mivga.vhd(534): signal \"colorG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 534 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorG mivga.vhd(535) " "VHDL Process Statement warning at mivga.vhd(535): signal \"colorG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 535 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorG mivga.vhd(536) " "VHDL Process Statement warning at mivga.vhd(536): signal \"colorG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 536 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorG mivga.vhd(537) " "VHDL Process Statement warning at mivga.vhd(537): signal \"colorG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 537 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorG mivga.vhd(538) " "VHDL Process Statement warning at mivga.vhd(538): signal \"colorG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 538 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorG mivga.vhd(539) " "VHDL Process Statement warning at mivga.vhd(539): signal \"colorG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 539 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorG mivga.vhd(540) " "VHDL Process Statement warning at mivga.vhd(540): signal \"colorG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 540 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red mivga.vhd(253) " "VHDL Process Statement warning at mivga.vhd(253): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 253 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green mivga.vhd(253) " "VHDL Process Statement warning at mivga.vhd(253): inferring latch(es) for signal or variable \"green\", which holds its previous value in one or more paths through the process" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 253 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue mivga.vhd(253) " "VHDL Process Statement warning at mivga.vhd(253): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 253 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] mivga.vhd(253) " "Inferred latch for \"blue\[0\]\" at mivga.vhd(253)" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] mivga.vhd(253) " "Inferred latch for \"blue\[1\]\" at mivga.vhd(253)" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] mivga.vhd(253) " "Inferred latch for \"blue\[2\]\" at mivga.vhd(253)" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] mivga.vhd(253) " "Inferred latch for \"blue\[3\]\" at mivga.vhd(253)" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] mivga.vhd(253) " "Inferred latch for \"green\[0\]\" at mivga.vhd(253)" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] mivga.vhd(253) " "Inferred latch for \"green\[1\]\" at mivga.vhd(253)" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] mivga.vhd(253) " "Inferred latch for \"green\[2\]\" at mivga.vhd(253)" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] mivga.vhd(253) " "Inferred latch for \"green\[3\]\" at mivga.vhd(253)" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] mivga.vhd(253) " "Inferred latch for \"red\[0\]\" at mivga.vhd(253)" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] mivga.vhd(253) " "Inferred latch for \"red\[1\]\" at mivga.vhd(253)" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] mivga.vhd(253) " "Inferred latch for \"red\[2\]\" at mivga.vhd(253)" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] mivga.vhd(253) " "Inferred latch for \"red\[3\]\" at mivga.vhd(253)" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541460779853 "|mivga"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "red\[2\]\$latch red\[0\]\$latch " "Duplicate LATCH primitive \"red\[2\]\$latch\" merged with LATCH primitive \"red\[0\]\$latch\"" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 253 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1541460780384 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "red\[1\]\$latch red\[0\]\$latch " "Duplicate LATCH primitive \"red\[1\]\$latch\" merged with LATCH primitive \"red\[0\]\$latch\"" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 253 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1541460780384 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "red\[3\]\$latch red\[0\]\$latch " "Duplicate LATCH primitive \"red\[3\]\$latch\" merged with LATCH primitive \"red\[0\]\$latch\"" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 253 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1541460780384 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "green\[3\]\$latch green\[0\]\$latch " "Duplicate LATCH primitive \"green\[3\]\$latch\" merged with LATCH primitive \"green\[0\]\$latch\"" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 253 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1541460780384 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "green\[2\]\$latch green\[0\]\$latch " "Duplicate LATCH primitive \"green\[2\]\$latch\" merged with LATCH primitive \"green\[0\]\$latch\"" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 253 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1541460780384 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "green\[1\]\$latch green\[0\]\$latch " "Duplicate LATCH primitive \"green\[1\]\$latch\" merged with LATCH primitive \"green\[0\]\$latch\"" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 253 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1541460780384 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue\[3\]\$latch blue\[0\]\$latch " "Duplicate LATCH primitive \"blue\[3\]\$latch\" merged with LATCH primitive \"blue\[0\]\$latch\"" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 253 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1541460780384 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue\[2\]\$latch blue\[0\]\$latch " "Duplicate LATCH primitive \"blue\[2\]\$latch\" merged with LATCH primitive \"blue\[0\]\$latch\"" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 253 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1541460780384 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue\[1\]\$latch blue\[0\]\$latch " "Duplicate LATCH primitive \"blue\[1\]\$latch\" merged with LATCH primitive \"blue\[0\]\$latch\"" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 253 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1541460780384 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1541460780384 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1541460780619 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541460781337 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541460781337 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "278 " "Implemented 278 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541460781478 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541460781478 ""} { "Info" "ICUT_CUT_TM_LCELLS" "252 " "Implemented 252 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541460781478 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541460781478 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 90 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541460781525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 05 17:33:01 2018 " "Processing ended: Mon Nov 05 17:33:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541460781525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541460781525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541460781525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541460781525 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1541460782824 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541460782824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 05 17:33:02 2018 " "Processing started: Mon Nov 05 17:33:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541460782824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1541460782824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mivga -c mivga " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mivga -c mivga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1541460782824 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1541460782933 ""}
{ "Info" "0" "" "Project  = mivga" {  } {  } 0 0 "Project  = mivga" 0 0 "Fitter" 0 0 1541460782933 ""}
{ "Info" "0" "" "Revision = mivga" {  } {  } 0 0 "Revision = mivga" 0 0 "Fitter" 0 0 1541460782933 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1541460783027 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1541460783027 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mivga 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"mivga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1541460783043 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541460783121 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541460783121 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1541460783339 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1541460783355 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541460783543 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541460783543 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541460783543 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541460783543 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541460783543 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541460783543 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541460783543 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541460783543 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541460783543 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541460783543 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541460783543 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1541460783543 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/programas/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ramse/Downloads/Prac11/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541460783543 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/programas/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ramse/Downloads/Prac11/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541460783543 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/programas/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ramse/Downloads/Prac11/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541460783543 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/programas/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ramse/Downloads/Prac11/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541460783543 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/programas/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ramse/Downloads/Prac11/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541460783543 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/programas/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ramse/Downloads/Prac11/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541460783543 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/programas/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ramse/Downloads/Prac11/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541460783543 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/programas/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ramse/Downloads/Prac11/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541460783543 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1541460783543 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1541460783543 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1541460783543 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1541460783543 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1541460783543 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1541460783543 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1541460784199 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mivga.sdc " "Synopsys Design Constraints File file not found: 'mivga.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1541460784199 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1541460784199 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1541460784199 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1541460784199 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1541460784199 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50MHz~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk50MHz~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541460784214 ""}  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ramse/Downloads/Prac11/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541460784214 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reloj_pixel  " "Automatically promoted node reloj_pixel " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541460784214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reloj_pixel~0 " "Destination node reloj_pixel~0" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ramse/Downloads/Prac11/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541460784214 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1541460784214 ""}  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ramse/Downloads/Prac11/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541460784214 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display_ena  " "Automatically promoted node display_ena " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541460784214 ""}  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ramse/Downloads/Prac11/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541460784214 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "temporal  " "Automatically promoted node temporal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541460784214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "temporal~0 " "Destination node temporal~0" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ramse/Downloads/Prac11/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541460784214 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1541460784214 ""}  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ramse/Downloads/Prac11/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541460784214 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1541460784590 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1541460784590 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1541460784590 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1541460784590 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1541460784590 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1541460784590 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1541460784590 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1541460784590 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1541460784605 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1541460784621 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1541460784621 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541460784652 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1541460784652 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1541460786121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541460786246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1541460786277 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1541460788230 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541460788230 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1541460788730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "C:/Users/ramse/Downloads/Prac11/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1541460790475 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1541460790475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1541460791565 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1541460791565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541460791575 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.30 " "Total time spent on timing analysis during the Fitter is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1541460791768 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1541460791775 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1541460792105 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1541460792105 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1541460792508 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541460792965 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 MAX 10 " "5 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dipsw\[0\] 3.3-V LVTTL C10 " "Pin dipsw\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "d:/programas/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dipsw[0] } } } { "d:/programas/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dipsw\[0\]" } } } } { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ramse/Downloads/Prac11/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541460793175 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dipsw\[1\] 3.3-V LVTTL C11 " "Pin dipsw\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "d:/programas/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dipsw[1] } } } { "d:/programas/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dipsw\[1\]" } } } } { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ramse/Downloads/Prac11/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541460793175 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dipsw\[2\] 3.3-V LVTTL D12 " "Pin dipsw\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "d:/programas/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dipsw[2] } } } { "d:/programas/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dipsw\[2\]" } } } } { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ramse/Downloads/Prac11/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541460793175 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dipsw\[3\] 3.3-V LVTTL C12 " "Pin dipsw\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "d:/programas/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dipsw[3] } } } { "d:/programas/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dipsw\[3\]" } } } } { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ramse/Downloads/Prac11/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541460793175 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk50MHz 3.3-V LVTTL P11 " "Pin clk50MHz uses I/O standard 3.3-V LVTTL at P11" {  } { { "d:/programas/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk50MHz } } } { "d:/programas/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk50MHz" } } } } { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11/mivga.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ramse/Downloads/Prac11/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541460793175 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1541460793175 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ramse/Downloads/Prac11/output_files/mivga.fit.smsg " "Generated suppressed messages file C:/Users/ramse/Downloads/Prac11/output_files/mivga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1541460793225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5688 " "Peak virtual memory: 5688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541460793755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 05 17:33:13 2018 " "Processing ended: Mon Nov 05 17:33:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541460793755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541460793755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541460793755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1541460793755 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1541460794837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541460794837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 05 17:33:14 2018 " "Processing started: Mon Nov 05 17:33:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541460794837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1541460794837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mivga -c mivga " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mivga -c mivga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1541460794837 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1541460795095 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1541460796638 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1541460796765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541460797625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 05 17:33:17 2018 " "Processing ended: Mon Nov 05 17:33:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541460797625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541460797625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541460797625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1541460797625 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1541460798265 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1541460798775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541460798775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 05 17:33:18 2018 " "Processing started: Mon Nov 05 17:33:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541460798775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1541460798775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mivga -c mivga " "Command: quartus_sta mivga -c mivga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1541460798775 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1541460798905 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1541460799135 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1541460799135 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541460799175 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541460799175 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1541460799385 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mivga.sdc " "Synopsys Design Constraints File file not found: 'mivga.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1541460799415 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1541460799415 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reloj_pixel reloj_pixel " "create_clock -period 1.000 -name reloj_pixel reloj_pixel" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1541460799415 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk50MHz clk50MHz " "create_clock -period 1.000 -name clk50MHz clk50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1541460799415 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name temporal temporal " "create_clock -period 1.000 -name temporal temporal" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1541460799415 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display_ena display_ena " "create_clock -period 1.000 -name display_ena display_ena" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1541460799415 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1541460799415 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1541460799415 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1541460799415 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1541460799415 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1541460799429 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1541460799435 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1541460799435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.069 " "Worst-case setup slack is -7.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460799447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460799447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.069             -20.502 display_ena  " "   -7.069             -20.502 display_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460799447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.369             -47.822 clk50MHz  " "   -4.369             -47.822 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460799447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000             -78.273 reloj_pixel  " "   -2.000             -78.273 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460799447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.280              -0.819 temporal  " "   -0.280              -0.819 temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460799447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541460799447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.348 " "Worst-case hold slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460799459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460799459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 temporal  " "    0.348               0.000 temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460799459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 reloj_pixel  " "    0.450               0.000 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460799459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.638               0.000 clk50MHz  " "    0.638               0.000 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460799459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.984               0.000 display_ena  " "    1.984               0.000 display_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460799459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541460799459 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1541460799467 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1541460799475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460799485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460799485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -39.478 clk50MHz  " "   -3.000             -39.478 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460799485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -61.732 reloj_pixel  " "   -1.403             -61.732 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460799485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -4.209 temporal  " "   -1.403              -4.209 temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460799485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 display_ena  " "    0.433               0.000 display_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460799485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541460799485 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1541460799495 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1541460799515 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1541460799948 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1541460800053 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1541460800067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.434 " "Worst-case setup slack is -6.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.434             -18.736 display_ena  " "   -6.434             -18.736 display_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.959             -41.421 clk50MHz  " "   -3.959             -41.421 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.773             -69.062 reloj_pixel  " "   -1.773             -69.062 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.166              -0.480 temporal  " "   -0.166              -0.480 temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541460800085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 temporal  " "    0.312               0.000 temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 reloj_pixel  " "    0.413               0.000 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.589               0.000 clk50MHz  " "    0.589               0.000 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.895               0.000 display_ena  " "    1.895               0.000 display_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541460800095 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1541460800095 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1541460800108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -39.478 clk50MHz  " "   -3.000             -39.478 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -61.732 reloj_pixel  " "   -1.403             -61.732 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -4.209 temporal  " "   -1.403              -4.209 temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478               0.000 display_ena  " "    0.478               0.000 display_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541460800135 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1541460800154 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1541460800319 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1541460800319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.534 " "Worst-case setup slack is -2.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.534              -7.397 display_ena  " "   -2.534              -7.397 display_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.447              -7.065 clk50MHz  " "   -1.447              -7.065 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.244              -7.161 reloj_pixel  " "   -0.244              -7.161 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 temporal  " "    0.442               0.000 temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541460800325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.153 " "Worst-case hold slack is 0.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 temporal  " "    0.153               0.000 temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 reloj_pixel  " "    0.183               0.000 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 clk50MHz  " "    0.248               0.000 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.950               0.000 display_ena  " "    0.950               0.000 display_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541460800339 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1541460800354 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1541460800365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.433 clk50MHz  " "   -3.000             -33.433 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -44.000 reloj_pixel  " "   -1.000             -44.000 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 temporal  " "   -1.000              -3.000 temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 display_ena  " "    0.391               0.000 display_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541460800375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541460800375 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1541460801235 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1541460801235 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541460801319 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 05 17:33:21 2018 " "Processing ended: Mon Nov 05 17:33:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541460801319 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541460801319 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541460801319 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1541460801319 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 103 s " "Quartus Prime Full Compilation was successful. 0 errors, 103 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1541460802015 ""}
