{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700469499099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700469499100 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 15:38:18 2023 " "Processing started: Mon Nov 20 15:38:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700469499100 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700469499100 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off butterfly -c butterfly " "Command: quartus_map --read_settings_files=on --write_settings_files=off butterfly -c butterfly" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700469499100 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700469499474 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700469499474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "butterfly.v 1 1 " "Found 1 design units, including 1 entities, in source file butterfly.v" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly " "Found entity 1: butterfly" {  } { { "butterfly.v" "" { Text "/home/doe/Downloads/BUKYBER/butterfly.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700469509016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700469509016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_xx2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_xx2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_xx2 " "Found entity 1: mux_xx2" {  } { { "mux_xx2.v" "" { Text "/home/doe/Downloads/BUKYBER/mux_xx2.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700469509018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700469509018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gray.v 1 1 " "Found 1 design units, including 1 entities, in source file gray.v" { { "Info" "ISGN_ENTITY_NAME" "1 gray " "Found entity 1: gray" {  } { { "gray.v" "" { Text "/home/doe/Downloads/BUKYBER/gray.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700469509019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700469509019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "black.v 1 1 " "Found 1 design units, including 1 entities, in source file black.v" { { "Info" "ISGN_ENTITY_NAME" "1 black " "Found entity 1: black" {  } { { "black.v" "" { Text "/home/doe/Downloads/BUKYBER/black.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700469509019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700469509019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BKmodSUB.v 3 3 " "Found 3 design units, including 3 entities, in source file BKmodSUB.v" { { "Info" "ISGN_ENTITY_NAME" "1 BKmodSUB " "Found entity 1: BKmodSUB" {  } { { "BKmodSUB.v" "" { Text "/home/doe/Downloads/BUKYBER/BKmodSUB.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700469509021 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor16SUB " "Found entity 2: xor16SUB" {  } { { "BKmodSUB.v" "" { Text "/home/doe/Downloads/BUKYBER/BKmodSUB.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700469509021 ""} { "Info" "ISGN_ENTITY_NAME" "3 pg16SUB " "Found entity 3: pg16SUB" {  } { { "BKmodSUB.v" "" { Text "/home/doe/Downloads/BUKYBER/BKmodSUB.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700469509021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700469509021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BKmodADD.v 3 3 " "Found 3 design units, including 3 entities, in source file BKmodADD.v" { { "Info" "ISGN_ENTITY_NAME" "1 BKmodADD " "Found entity 1: BKmodADD" {  } { { "BKmodADD.v" "" { Text "/home/doe/Downloads/BUKYBER/BKmodADD.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700469509023 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor16SUM " "Found entity 2: xor16SUM" {  } { { "BKmodADD.v" "" { Text "/home/doe/Downloads/BUKYBER/BKmodADD.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700469509023 ""} { "Info" "ISGN_ENTITY_NAME" "3 pg16SUM " "Found entity 3: pg16SUM" {  } { { "BKmodADD.v" "" { Text "/home/doe/Downloads/BUKYBER/BKmodADD.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700469509023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700469509023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrett.v 1 1 " "Found 1 design units, including 1 entities, in source file barrett.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrett " "Found entity 1: barrett" {  } { { "barrett.v" "" { Text "/home/doe/Downloads/BUKYBER/barrett.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700469509024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700469509024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "butb.v 1 1 " "Found 1 design units, including 1 entities, in source file butb.v" { { "Info" "ISGN_ENTITY_NAME" "1 butb " "Found entity 1: butb" {  } { { "butb.v" "" { Text "/home/doe/Downloads/BUKYBER/butb.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700469509025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700469509025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MULT3.v 1 1 " "Found 1 design units, including 1 entities, in source file MULT3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT3 " "Found entity 1: MULT3" {  } { { "MULT3.v" "" { Text "/home/doe/Downloads/BUKYBER/MULT3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700469509026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700469509026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GrayCell.v 1 1 " "Found 1 design units, including 1 entities, in source file GrayCell.v" { { "Info" "ISGN_ENTITY_NAME" "1 GrayCell " "Found entity 1: GrayCell" {  } { { "GrayCell.v" "" { Text "/home/doe/Downloads/BUKYBER/GrayCell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700469509027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700469509027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BlackCell.v 1 1 " "Found 1 design units, including 1 entities, in source file BlackCell.v" { { "Info" "ISGN_ENTITY_NAME" "1 BlackCell " "Found entity 1: BlackCell" {  } { { "BlackCell.v" "" { Text "/home/doe/Downloads/BUKYBER/BlackCell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700469509027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700469509027 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MULT4 MULT4.v " "Entity \"MULT4\" obtained from \"MULT4.v\" instead of from Quartus Prime megafunction library" {  } { { "MULT4.v" "" { Text "/home/doe/Downloads/BUKYBER/MULT4.v" 39 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1700469509028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MULT4.v 1 1 " "Found 1 design units, including 1 entities, in source file MULT4.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT4 " "Found entity 1: MULT4" {  } { { "MULT4.v" "" { Text "/home/doe/Downloads/BUKYBER/MULT4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700469509028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700469509028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MULT6.v 1 1 " "Found 1 design units, including 1 entities, in source file MULT6.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT6 " "Found entity 1: MULT6" {  } { { "MULT6.v" "" { Text "/home/doe/Downloads/BUKYBER/MULT6.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700469509030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700469509030 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "butterfly " "Elaborating entity \"butterfly\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700469509093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT3 MULT3:iMULT31 " "Elaborating entity \"MULT3\" for hierarchy \"MULT3:iMULT31\"" {  } { { "butterfly.v" "iMULT31" { Text "/home/doe/Downloads/BUKYBER/butterfly.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700469509104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult MULT3:iMULT31\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"MULT3:iMULT31\|lpm_mult:lpm_mult_component\"" {  } { { "MULT3.v" "lpm_mult_component" { Text "/home/doe/Downloads/BUKYBER/MULT3.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700469509144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MULT3:iMULT31\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"MULT3:iMULT31\|lpm_mult:lpm_mult_component\"" {  } { { "MULT3.v" "" { Text "/home/doe/Downloads/BUKYBER/MULT3.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700469509144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MULT3:iMULT31\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"MULT3:iMULT31\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=9 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700469509145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700469509145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700469509145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700469509145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700469509145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700469509145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700469509145 ""}  } { { "MULT3.v" "" { Text "/home/doe/Downloads/BUKYBER/MULT3.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700469509145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7vo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7vo.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7vo " "Found entity 1: mult_7vo" {  } { { "db/mult_7vo.v" "" { Text "/home/doe/Downloads/BUKYBER/db/mult_7vo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700469509187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700469509187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_7vo MULT3:iMULT31\|lpm_mult:lpm_mult_component\|mult_7vo:auto_generated " "Elaborating entity \"mult_7vo\" for hierarchy \"MULT3:iMULT31\|lpm_mult:lpm_mult_component\|mult_7vo:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/doe/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700469509187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrett barrett:ibarrett " "Elaborating entity \"barrett\" for hierarchy \"barrett:ibarrett\"" {  } { { "butterfly.v" "ibarrett" { Text "/home/doe/Downloads/BUKYBER/butterfly.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700469509190 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 barrett.v(74) " "Verilog HDL assignment warning at barrett.v(74): truncated value with size 64 to match size of target (32)" {  } { { "barrett.v" "" { Text "/home/doe/Downloads/BUKYBER/barrett.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700469509192 "|butterfly|barrett:ibarrett"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 barrett.v(77) " "Verilog HDL assignment warning at barrett.v(77): truncated value with size 64 to match size of target (16)" {  } { { "barrett.v" "" { Text "/home/doe/Downloads/BUKYBER/barrett.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700469509193 "|butterfly|barrett:ibarrett"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT6 barrett:ibarrett\|MULT6:iMULT62 " "Elaborating entity \"MULT6\" for hierarchy \"barrett:ibarrett\|MULT6:iMULT62\"" {  } { { "barrett.v" "iMULT62" { Text "/home/doe/Downloads/BUKYBER/barrett.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700469509211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult barrett:ibarrett\|MULT6:iMULT62\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"barrett:ibarrett\|MULT6:iMULT62\|lpm_mult:lpm_mult_component\"" {  } { { "MULT6.v" "lpm_mult_component" { Text "/home/doe/Downloads/BUKYBER/MULT6.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700469509218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "barrett:ibarrett\|MULT6:iMULT62\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"barrett:ibarrett\|MULT6:iMULT62\|lpm_mult:lpm_mult_component\"" {  } { { "MULT6.v" "" { Text "/home/doe/Downloads/BUKYBER/MULT6.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700469509218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "barrett:ibarrett\|MULT6:iMULT62\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"barrett:ibarrett\|MULT6:iMULT62\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=9 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700469509218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700469509218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700469509218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700469509218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 32 " "Parameter \"lpm_widtha\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700469509218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 32 " "Parameter \"lpm_widthb\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700469509218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 64 " "Parameter \"lpm_widthp\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700469509218 ""}  } { { "MULT6.v" "" { Text "/home/doe/Downloads/BUKYBER/MULT6.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700469509218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6vo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6vo.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6vo " "Found entity 1: mult_6vo" {  } { { "db/mult_6vo.v" "" { Text "/home/doe/Downloads/BUKYBER/db/mult_6vo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700469509256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700469509256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_6vo barrett:ibarrett\|MULT6:iMULT62\|lpm_mult:lpm_mult_component\|mult_6vo:auto_generated " "Elaborating entity \"mult_6vo\" for hierarchy \"barrett:ibarrett\|MULT6:iMULT62\|lpm_mult:lpm_mult_component\|mult_6vo:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/doe/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700469509256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BKmodADD BKmodADD:iBKmodADD " "Elaborating entity \"BKmodADD\" for hierarchy \"BKmodADD:iBKmodADD\"" {  } { { "butterfly.v" "iBKmodADD" { Text "/home/doe/Downloads/BUKYBER/butterfly.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700469509267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pg16SUM BKmodADD:iBKmodADD\|pg16SUM:ipg16SUM1 " "Elaborating entity \"pg16SUM\" for hierarchy \"BKmodADD:iBKmodADD\|pg16SUM:ipg16SUM1\"" {  } { { "BKmodADD.v" "ipg16SUM1" { Text "/home/doe/Downloads/BUKYBER/BKmodADD.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700469509269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GrayCell BKmodADD:iBKmodADD\|GrayCell:blockr1c1 " "Elaborating entity \"GrayCell\" for hierarchy \"BKmodADD:iBKmodADD\|GrayCell:blockr1c1\"" {  } { { "BKmodADD.v" "blockr1c1" { Text "/home/doe/Downloads/BUKYBER/BKmodADD.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700469509270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlackCell BKmodADD:iBKmodADD\|BlackCell:blockr1c3 " "Elaborating entity \"BlackCell\" for hierarchy \"BKmodADD:iBKmodADD\|BlackCell:blockr1c3\"" {  } { { "BKmodADD.v" "blockr1c3" { Text "/home/doe/Downloads/BUKYBER/BKmodADD.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700469509271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor16SUM BKmodADD:iBKmodADD\|xor16SUM:ixor16SUM_1 " "Elaborating entity \"xor16SUM\" for hierarchy \"BKmodADD:iBKmodADD\|xor16SUM:ixor16SUM_1\"" {  } { { "BKmodADD.v" "ixor16SUM_1" { Text "/home/doe/Downloads/BUKYBER/BKmodADD.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700469509279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BKmodSUB BKmodSUB:iBKmodSUB " "Elaborating entity \"BKmodSUB\" for hierarchy \"BKmodSUB:iBKmodSUB\"" {  } { { "butterfly.v" "iBKmodSUB" { Text "/home/doe/Downloads/BUKYBER/butterfly.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700469509280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pg16SUB BKmodSUB:iBKmodSUB\|pg16SUB:ipg16SUB1 " "Elaborating entity \"pg16SUB\" for hierarchy \"BKmodSUB:iBKmodSUB\|pg16SUB:ipg16SUB1\"" {  } { { "BKmodSUB.v" "ipg16SUB1" { Text "/home/doe/Downloads/BUKYBER/BKmodSUB.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700469509282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor16SUB BKmodSUB:iBKmodSUB\|xor16SUB:ixor16SUB_1 " "Elaborating entity \"xor16SUB\" for hierarchy \"BKmodSUB:iBKmodSUB\|xor16SUB:ixor16SUB_1\"" {  } { { "BKmodSUB.v" "ixor16SUB_1" { Text "/home/doe/Downloads/BUKYBER/BKmodSUB.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700469509291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_xx2 mux_xx2:imux_xx21 " "Elaborating entity \"mux_xx2\" for hierarchy \"mux_xx2:imux_xx21\"" {  } { { "butterfly.v" "imux_xx21" { Text "/home/doe/Downloads/BUKYBER/butterfly.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700469509293 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700469510253 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "444 " "444 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700469510917 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700469511110 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700469511110 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "butterfly.v" "" { Text "/home/doe/Downloads/BUKYBER/butterfly.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700469511226 "|butterfly|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1700469511226 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "480 " "Implemented 480 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "52 " "Implemented 52 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700469511228 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700469511228 ""} { "Info" "ICUT_CUT_TM_LCELLS" "392 " "Implemented 392 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700469511228 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1700469511228 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700469511228 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1068 " "Peak virtual memory: 1068 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700469511239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 20 15:38:31 2023 " "Processing ended: Mon Nov 20 15:38:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700469511239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700469511239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700469511239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700469511239 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1700469512258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700469512258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 15:38:31 2023 " "Processing started: Mon Nov 20 15:38:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700469512258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1700469512258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off butterfly -c butterfly " "Command: quartus_fit --read_settings_files=off --write_settings_files=off butterfly -c butterfly" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1700469512258 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1700469512325 ""}
{ "Info" "0" "" "Project  = butterfly" {  } {  } 0 0 "Project  = butterfly" 0 0 "Fitter" 0 0 1700469512326 ""}
{ "Info" "0" "" "Revision = butterfly" {  } {  } 0 0 "Revision = butterfly" 0 0 "Fitter" 0 0 1700469512327 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1700469512527 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1700469512527 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "butterfly 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"butterfly\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1700469512535 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700469512583 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700469512583 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1700469513107 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1700469513132 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1700469513230 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "84 84 " "No exact pin location assignment(s) for 84 pins of 84 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1700469513377 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1700469526482 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 180 global CLKCTRL_G10 " "clk~inputCLKENA0 with 180 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1700469526869 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1700469526869 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700469526869 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1700469526881 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700469526881 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700469526883 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1700469526884 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "butterfly.sdc " "Synopsys Design Constraints File file not found: 'butterfly.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1700469527755 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1700469527756 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1700469527763 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1700469527763 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1700469527764 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1700469527777 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1700469527778 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1700469527889 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "136 DSP block " "Packed 136 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1700469527890 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "18 " "Created 18 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1700469527890 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1700469527890 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700469527959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1700469531996 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1700469532288 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700469534854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1700469540781 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1700469544406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700469544406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1700469545651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "/home/doe/Downloads/BUKYBER/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1700469550003 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1700469550003 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1700469552996 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1700469552996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700469553000 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.84 " "Total time spent on timing analysis during the Fitter is 0.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1700469554802 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700469554869 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700469555385 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700469555385 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700469555848 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700469558553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2688 " "Peak virtual memory: 2688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700469559403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 20 15:39:19 2023 " "Processing ended: Mon Nov 20 15:39:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700469559403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700469559403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:11 " "Total CPU time (on all processors): 00:02:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700469559403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1700469559403 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1700469560825 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700469560827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 15:39:20 2023 " "Processing started: Mon Nov 20 15:39:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700469560827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1700469560827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off butterfly -c butterfly " "Command: quartus_asm --read_settings_files=off --write_settings_files=off butterfly -c butterfly" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1700469560827 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1700469561642 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1700469567501 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "949 " "Peak virtual memory: 949 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700469567953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 20 15:39:27 2023 " "Processing ended: Mon Nov 20 15:39:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700469567953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700469567953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700469567953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1700469567953 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1700469568182 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1700469569026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700469569026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 15:39:28 2023 " "Processing started: Mon Nov 20 15:39:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700469569026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1700469569026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta butterfly -c butterfly " "Command: quartus_sta butterfly -c butterfly" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1700469569027 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1700469569096 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1700469569677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1700469569677 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700469569727 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700469569727 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "butterfly.sdc " "Synopsys Design Constraints File file not found: 'butterfly.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1700469570460 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1700469570460 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700469570463 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700469570463 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1700469570465 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700469570465 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1700469570466 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1700469570475 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700469570493 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700469570493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.946 " "Worst-case setup slack is -5.946" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469570494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469570494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.946            -359.640 clk  " "   -5.946            -359.640 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469570494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700469570494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.262 " "Worst-case hold slack is 0.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469570496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469570496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 clk  " "    0.262               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469570496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700469570496 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700469570497 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700469570498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469570499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469570499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225            -355.051 clk  " "   -2.225            -355.051 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469570499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700469570499 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1700469570519 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1700469570561 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1700469571661 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700469571752 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700469571757 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700469571757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.855 " "Worst-case setup slack is -5.855" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469571757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469571757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.855            -357.319 clk  " "   -5.855            -357.319 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469571757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700469571757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.110 " "Worst-case hold slack is 0.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469571759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469571759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.110               0.000 clk  " "    0.110               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469571759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700469571759 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700469571760 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700469571761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469571762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469571762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225            -357.892 clk  " "   -2.225            -357.892 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469571762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700469571762 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1700469571772 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1700469571950 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1700469572866 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700469572946 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700469572948 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700469572948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.962 " "Worst-case setup slack is -2.962" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469572949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469572949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.962            -196.885 clk  " "   -2.962            -196.885 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469572949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700469572949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.205 " "Worst-case hold slack is 0.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469572951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469572951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 clk  " "    0.205               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469572951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700469572951 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700469572952 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700469572953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469572954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469572954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702            -251.726 clk  " "   -1.702            -251.726 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469572954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700469572954 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1700469572965 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700469573156 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700469573158 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700469573158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.590 " "Worst-case setup slack is -2.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469573159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469573159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.590            -178.771 clk  " "   -2.590            -178.771 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469573159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700469573159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.128 " "Worst-case hold slack is 0.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469573160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469573160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 clk  " "    0.128               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469573160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700469573160 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700469573162 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700469573163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469573163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469573163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702            -251.792 clk  " "   -1.702            -251.792 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700469573163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700469573163 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1700469574978 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1700469574986 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1251 " "Peak virtual memory: 1251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700469575033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 20 15:39:35 2023 " "Processing ended: Mon Nov 20 15:39:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700469575033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700469575033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700469575033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1700469575033 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1700469576180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700469576180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 15:39:36 2023 " "Processing started: Mon Nov 20 15:39:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700469576180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1700469576180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off butterfly -c butterfly " "Command: quartus_eda --read_settings_files=off --write_settings_files=off butterfly -c butterfly" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1700469576181 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1700469577010 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1700469577056 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "butterfly.vo /home/doe/Downloads/BUKYBER/simulation/modelsim/ simulation " "Generated file butterfly.vo in folder \"/home/doe/Downloads/BUKYBER/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1700469577270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1125 " "Peak virtual memory: 1125 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700469577348 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 20 15:39:37 2023 " "Processing ended: Mon Nov 20 15:39:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700469577348 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700469577348 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700469577348 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1700469577348 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1700469578146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700469578146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 15:39:37 2023 " "Processing started: Mon Nov 20 15:39:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700469578146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1700469578146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t /home/doe/intelFPGA_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui butterfly butterfly " "Command: quartus_sh -t /home/doe/intelFPGA_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui butterfly butterfly" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1700469578146 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui butterfly butterfly " "Quartus(args): --block_on_gui butterfly butterfly" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1700469578147 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1700469578208 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1700469578299 ""}
{ "Warning" "0" "" "Warning: File butterfly_run_msim_gate_verilog.do already exists - backing up current file as butterfly_run_msim_gate_verilog.do.bak11" {  } {  } 0 0 "Warning: File butterfly_run_msim_gate_verilog.do already exists - backing up current file as butterfly_run_msim_gate_verilog.do.bak11" 0 0 "Shell" 0 0 1700469578387 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file /home/doe/Downloads/BUKYBER/simulation/modelsim/butterfly_run_msim_gate_verilog.do" {  } { { "/home/doe/Downloads/BUKYBER/simulation/modelsim/butterfly_run_msim_gate_verilog.do" "0" { Text "/home/doe/Downloads/BUKYBER/simulation/modelsim/butterfly_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file /home/doe/Downloads/BUKYBER/simulation/modelsim/butterfly_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1700469578393 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1700469638320 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do butterfly_run_msim_gate_verilog.do" {  } {  } 0 0 "ModelSim-Altera Info: # do butterfly_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1700469638320 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1700469638320 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1700469638320 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Shell" 0 0 1700469638320 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Shell" 0 0 1700469638321 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Shell" 0 0 1700469638321 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1700469638321 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work " {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work " 0 0 "Shell" 0 0 1700469638321 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying /home/doe/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying /home/doe/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1700469638321 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1700469638321 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1700469638321 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{butterfly.vo\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{butterfly.vo\}" 0 0 "Shell" 0 0 1700469638321 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1700469638321 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 15:39:41 on Nov 20,2023" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 15:39:41 on Nov 20,2023" 0 0 "Shell" 0 0 1700469638321 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" butterfly.vo " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" butterfly.vo " 0 0 "Shell" 0 0 1700469638322 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module butterfly" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module butterfly" 0 0 "Shell" 0 0 1700469638322 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1700469638322 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1700469638322 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     butterfly" {  } {  } 0 0 "ModelSim-Altera Info: #     butterfly" 0 0 "Shell" 0 0 1700469638322 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 15:39:41 on Nov 20,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 15:39:41 on Nov 20,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1700469638322 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1700469638322 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1700469638322 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+/home/doe/Downloads/BUKYBER \{/home/doe/Downloads/BUKYBER/butb.v\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+/home/doe/Downloads/BUKYBER \{/home/doe/Downloads/BUKYBER/butb.v\}" 0 0 "Shell" 0 0 1700469638322 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1700469638322 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 15:39:41 on Nov 20,2023" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 15:39:41 on Nov 20,2023" 0 0 "Shell" 0 0 1700469638322 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+/home/doe/Downloads/BUKYBER\" /home/doe/Downloads/BUKYBER/butb.v " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+/home/doe/Downloads/BUKYBER\" /home/doe/Downloads/BUKYBER/butb.v " 0 0 "Shell" 0 0 1700469638322 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module butb" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module butb" 0 0 "Shell" 0 0 1700469638323 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1700469638323 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1700469638323 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     butb" {  } {  } 0 0 "ModelSim-Altera Info: #     butb" 0 0 "Shell" 0 0 1700469638323 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 15:39:41 on Nov 20,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 15:39:41 on Nov 20,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1700469638323 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1700469638323 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1700469638323 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"+acc\"  butb" {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"+acc\"  butb" 0 0 "Shell" 0 0 1700469638323 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps \"+transport_int_delays\" \"+transport_path_delays\" -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"\"+acc\"\" butb " {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps \"+transport_int_delays\" \"+transport_path_delays\" -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"\"+acc\"\" butb " 0 0 "Shell" 0 0 1700469638323 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 15:39:41 on Nov 20,2023" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 15:39:41 on Nov 20,2023" 0 0 "Shell" 0 0 1700469638323 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.butb" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.butb" 0 0 "Shell" 0 0 1700469638323 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.butterfly" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.butterfly" 0 0 "Shell" 0 0 1700469638323 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_obuf" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_obuf" 0 0 "Shell" 0 0 1700469638323 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_ibuf" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_ibuf" 0 0 "Shell" 0 0 1700469638324 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_lcell_comb" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_lcell_comb" 0 0 "Shell" 0 0 1700469638324 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_clkena" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_clkena" 0 0 "Shell" 0 0 1700469638324 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_mac" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_mac" 0 0 "Shell" 0 0 1700469638324 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_ver.dffeas" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_ver.dffeas" 0 0 "Shell" 0 0 1700469638324 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(2104): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(2104): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700469638324 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638324 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(2104): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(2104): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700469638324 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638324 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(2104): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(2104): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700469638324 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638324 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(2104): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(2104): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700469638325 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638325 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(2104): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(2104): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1700469638325 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638325 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(2104): \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(2104): \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1700469638325 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638325 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(2104): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(2104): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1700469638325 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638325 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(2104): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(2104): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1700469638325 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638325 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(2104): \[PCDPC\] - Port size (17) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(2104): \[PCDPC\] - Port size (17) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1700469638325 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638326 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(2104): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(2104): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1700469638326 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638326 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1700469638326 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /butb/dut/\\ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8 /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /butb/dut/\\ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8 /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1700469638326 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1700469638326 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /butb/dut/\\ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8 /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /butb/dut/\\ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8 /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1700469638326 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_ver.PRIM_GDFF_LOW" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_ver.PRIM_GDFF_LOW" 0 0 "Shell" 0 0 1700469638326 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(3854): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(3854): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1700469638326 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638326 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(3854): \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(3854): \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1700469638326 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638327 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(3854): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(3854): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1700469638327 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638327 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(3854): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(3854): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1700469638327 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638327 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(3854): \[PCDPC\] - Port size (19) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(3854): \[PCDPC\] - Port size (19) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1700469638327 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638327 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(3854): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(3854): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1700469638327 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638327 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1700469638327 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /butb/dut/\\iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /butb/dut/\\iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1700469638327 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1700469638328 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /butb/dut/\\iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /butb/dut/\\iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1700469638328 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5339): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5339): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700469638328 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638328 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5339): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5339): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700469638328 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638328 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5339): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5339): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700469638328 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638328 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5339): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5339): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700469638328 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638328 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5339): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5339): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700469638328 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638328 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5339): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5339): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700469638329 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638329 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5339): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5339): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700469638329 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638329 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5339): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5339): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700469638329 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638329 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5339): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5339): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700469638329 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638329 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5339): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5339): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700469638329 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638329 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5339): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5339): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700469638330 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638330 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(5339): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(5339): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1700469638330 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638330 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(5339): \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(5339): \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1700469638330 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638330 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(5339): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(5339): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1700469638330 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638330 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(5339): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(5339): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1700469638330 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638330 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(5339): \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(5339): \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1700469638331 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638331 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(5339): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(5339): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1700469638331 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638331 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1700469638331 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377 /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377 /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1700469638331 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1700469638331 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377 /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377 /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1700469638331 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5822): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5822): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1700469638331 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638331 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5822): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5822): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1700469638332 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638332 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5822): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5822): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1700469638332 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638332 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5822): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5822): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1700469638332 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638332 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5822): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5822): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1700469638332 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638332 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5822): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5822): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1700469638332 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638332 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5822): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5822): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1700469638332 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638332 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5822): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5822): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1700469638333 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638333 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5822): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5822): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1700469638333 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638333 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5822): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5822): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1700469638333 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638333 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5822): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) butterfly.vo(5822): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1700469638333 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638333 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(5822): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(5822): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1700469638333 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638333 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(5822): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(5822): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1700469638333 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638334 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(5822): \[PCDPC\] - Port size (17) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(5822): \[PCDPC\] - Port size (17) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1700469638334 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638334 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(5822): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) butterfly.vo(5822): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1700469638334 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700469638334 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1700469638334 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36 /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36 /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1700469638334 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1700469638334 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36 /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /butb/dut/\\ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36 /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1700469638334 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1700469638334 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # add wave *" {  } {  } 0 0 "ModelSim-Altera Info: # add wave *" 0 0 "Shell" 0 0 1700469638334 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view structure" {  } {  } 0 0 "ModelSim-Altera Info: # view structure" 0 0 "Shell" 0 0 1700469638335 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" 0 0 "Shell" 0 0 1700469638335 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view signals" {  } {  } 0 0 "ModelSim-Altera Info: # view signals" 0 0 "Shell" 0 0 1700469638335 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" 0 0 "Shell" 0 0 1700469638335 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # run -all" {  } {  } 0 0 "ModelSim-Altera Info: # run -all" 0 0 "Shell" 0 0 1700469638335 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file." 0 0 "Shell" 0 0 1700469638335 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address." 0 0 "Shell" 0 0 1700469638335 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address." 0 0 "Shell" 0 0 1700469638335 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address." 0 0 "Shell" 0 0 1700469638335 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address." 0 0 "Shell" 0 0 1700469638335 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address." 0 0 "Shell" 0 0 1700469638335 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address." 0 0 "Shell" 0 0 1700469638335 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ** Note: \$finish    : /home/doe/Downloads/BUKYBER/butb.v(118)" {  } {  } 0 0 "ModelSim-Altera Info: # ** Note: \$finish    : /home/doe/Downloads/BUKYBER/butb.v(118)" 0 0 "Shell" 0 0 1700469638335 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 1450 ns  Iteration: 0  Instance: /butb" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 1450 ns  Iteration: 0  Instance: /butb" 0 0 "Shell" 0 0 1700469638336 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # 1" {  } {  } 0 0 "ModelSim-Altera Info: # 1" 0 0 "Shell" 0 0 1700469638336 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Break in Module butb at /home/doe/Downloads/BUKYBER/butb.v line 118" {  } {  } 0 0 "ModelSim-Altera Info: # Break in Module butb at /home/doe/Downloads/BUKYBER/butb.v line 118" 0 0 "Shell" 0 0 1700469638336 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 15:40:36 on Nov 20,2023, Elapsed time: 0:00:55" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 15:40:36 on Nov 20,2023, Elapsed time: 0:00:55" 0 0 "Shell" 0 0 1700469638336 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 63" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 63" 0 0 "Shell" 0 0 1700469638336 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1700469638437 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file /home/doe/Downloads/BUKYBER/butterfly_nativelink_simulation.rpt" {  } { { "/home/doe/Downloads/BUKYBER/butterfly_nativelink_simulation.rpt" "0" { Text "/home/doe/Downloads/BUKYBER/butterfly_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file /home/doe/Downloads/BUKYBER/butterfly_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1700469638437 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/doe/intelFPGA_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script /home/doe/intelFPGA_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1700469638438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 64 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "761 " "Peak virtual memory: 761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700469638438 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 20 15:40:38 2023 " "Processing ended: Mon Nov 20 15:40:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700469638438 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700469638438 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700469638438 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1700469638438 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 84 s " "Quartus Prime Full Compilation was successful. 0 errors, 84 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1700469638547 ""}
