; Assura generated file -- DO NOT EDIT --
; Do NOT rely on the content of this file, it may change.
;
2 statistics extraction device net pin parameter rewire total
stat extr dev net pin param rewire total 
none matched expanded errors param_err pin_err empty_sch empty_lay not_run 
00000005
28 counter_full_PT layout pixel 1 0 0 0 1 135 1 154 1 173 1 195 1 217 1 237 1 257 1 277 1 299 1 319 1 339 1 360 1 381 1 400 1 420 1 442 1 466 1 485 1 504 1 524 1 547 1 570 1 592 1 614 1 639 1 665 1 689 1 713 1 738 1 761 1 784 1 808 1 826 1 849 1 873 1 897 1 920 1 943 1 966 1 989 1 1012 1 1037 1 1061 1 1084 1 1107 1 1132 1 1155 1 1180 1 1203 1 1228 1 1251 1 1273 1 1295 1 1320 1 1345 1 1366 1 1387 1 1410 1 1433 1 1456 1 1479 1 1508 1 1538 1 1568 1 1599 1 1621 1 1645 1 1667 1 1691 1 1713 1 1737 1 1760 1 1785 1 1809 1 1831 1 1855 1 1890 1 1925 1 1960 1 1995 1 2030 1 2065 1 2100
30 dff-standalone_PT layout pixel 2 33 dff-standalone_PT schematic pixel 1 0
24 dff_PT_even layout pixel 3 27 dff_PT_even schematic pixel 1 0
23 dff_PT_odd layout pixel 4 26 dff_PT_odd schematic pixel 1 0
17 2mux layout pixel 5 0 0 0 0 129 3 138 3 250 4 198 3 362 6 126 6 165 6 204 6 243 6 282 6 321 4 215 2 126 2 207 2 288 2 369 2 450 2 531 7 142
17 2mux layout pixel 5 20 2mux schematic pixel 3 0
28 counter_full_PT layout pixel 1 0 0 0 0 230 4 241 3 379 4 265 3 755 4 310 3 2662 3 2761 3 2953 3 3110 3 3293 3 3429 3 3565 3 3692 3 3808 3 3925 3 4069 3 4220 3 4336 3 4480 3 4681 3 4818 3 4946 3 5062 3 5179 3 5324 3 5475 3 5611 3 5739 3 5856 3 5973 3 6118 3 6269 3 6403 3 6528 3 6642 3 6758 3 6899 3 7048 3 7183 3 7309 3 7423 3 7539 3 7681 3 7830 3 7928 6 360 6 401 6 442 6 485 6 529 6 573 6 617 6 661 6 692 6 723 6 766 6 799 6 831 6 865 6 899 6 933 6 965 2 612 2 700 2 788 2 896 2 1004 2 1139 2 1276 2 1412 2 1691 2 1966 2 2242 2 2515 2 2777 2 3032 2 3151 2 3270 2 3357 2 3444 2 3531 2 3617 2 3702 2 3788 2 3934 2 4081 2 4228 2 4515 2 4803 2 5093 2 5383 2 5673 2 5964 2 6094 7 236
28 counter_full_PT layout pixel 1 31 counter_full_PT schematic pixel 3 5
