--nv_scan SI_DDR_PHY_DLL_TRACK_UPD_THRESHOLD[0xa] 
--nv_scan SI_DDR_PHY_DLL_TRACK_UPD_THRESHOLD_AC[0xa] 
--nv_scan SI_DDR_VMARGIN[0.-60.60] 
--nv_scan SI_SOC_VMARGIN[0.-38.37] 
--nv_scan SI_RO_BOARD_DDR_ADCMD_2T_MODE[0] 
--nv_scan SI_S0_PCP_ACTIVECPM_0_31,SI_S0_PCP_ACTIVECPM_32_63,SI_S1_PCP_ACTIVECPM_0_31,SI_S1_PCP_ACTIVECPM_32_63[0xffffffff] 
--board_setting jade_board_setting.txt
--nv_scan SI_FAILSAFE_DISABLE[1]
--nv_scan SI_CPUPLL_FREQ_MHZ[3300]
--nv_scan SI_DDR_CE_RAS_THRESHOLD[1]
--nv_scan SI_DDR_CE_RAS_INTERVAL[0]