
LIBRARY ieee;
USE ieee.std_logic_1164.all;
use ieee.numeric_std.all;

ENTITY INST_Mem IS 
	GENERIC (WIDTH: integer := 16; ADDRESS_BITS: integer := 8);
	PORT(
		clk : IN std_logic;
		add: IN std_logic_vector(ADDRESS_BITS-1 downto 0);
		out_inst: OUT std_logic_vector(WIDTH-1 downto 0)
	);
END ENTITY;

ARCHITECTURE INST_Mem_arch OF INST_Mem IS
	type ram_type is array((2**ADDRESS_BITS)-1 downto 0) of std_logic_vector(WIDTH-1 downto 0);
	signal MEM : ram_type := (
		0 => b"0000_001_001_001_101", -- R1 = R1 nand R1
		1 => b"0000_011_010_001_100", -- R3 = R1 xor R2
		2 => b"0000_011_010_001_010", -- NOP
		others => (others => '0')
	);
BEGIN
	out_inst <= MEM(to_integer(unsigned(add)));
END ARCHITECTURE;