

================================================================
== Vitis HLS Report for 'matrix_mul_Pipeline_initC_initC_inner'
================================================================
* Date:           Wed Nov 13 09:18:14 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        matrix_mul_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.305 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- initC_initC_inner  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     253|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      54|    -|
|Register             |        -|     -|      131|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      131|     307|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln56_1_fu_117_p2     |         +|   0|  0|  70|          63|           1|
    |add_ln56_fu_126_p2       |         +|   0|  0|  38|          31|           1|
    |add_ln57_fu_170_p2       |         +|   0|  0|  24|          17|           1|
    |add_ln59_fu_164_p2       |         +|   0|  0|  23|          16|          16|
    |icmp_ln56_fu_112_p2      |      icmp|   0|  0|  28|          63|          63|
    |icmp_ln57_fu_107_p2      |      icmp|   0|  0|  20|          32|          32|
    |select_ln56_1_fu_140_p3  |    select|   0|  0|  31|           1|          31|
    |select_ln56_fu_132_p3    |    select|   0|  0|  17|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 253|         225|         148|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_48                  |   9|          2|   31|         62|
    |indvar_flatten_fu_52     |   9|          2|   63|        126|
    |j_2_fu_44                |   9|          2|   17|         34|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  114|        228|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln59_reg_229         |  16|   0|   16|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_fu_48                  |  31|   0|   31|          0|
    |indvar_flatten_fu_52     |  63|   0|   63|          0|
    |j_2_fu_44                |  17|   0|   17|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 131|   0|  131|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  matrix_mul_Pipeline_initC_initC_inner|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  matrix_mul_Pipeline_initC_initC_inner|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  matrix_mul_Pipeline_initC_initC_inner|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  matrix_mul_Pipeline_initC_initC_inner|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  matrix_mul_Pipeline_initC_initC_inner|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  matrix_mul_Pipeline_initC_initC_inner|  return value|
|N                 |   in|   32|     ap_none|                                      N|        scalar|
|mul_ln56          |   in|   63|     ap_none|                               mul_ln56|        scalar|
|local_C_address0  |  out|   16|   ap_memory|                                local_C|         array|
|local_C_ce0       |  out|    1|   ap_memory|                                local_C|         array|
|local_C_we0       |  out|    1|   ap_memory|                                local_C|         array|
|local_C_d0        |  out|   32|   ap_memory|                                local_C|         array|
+------------------+-----+-----+------------+---------------------------------------+--------------+

