 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : FIFO
Version: M-2016.12-SP1
Date   : Wed Feb  1 11:45:09 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: FInN (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][21]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  FInN (in)                                               0.00       0.10 r
  memblk/writeN (FIFO_MEM_BLK)                            0.00       0.10 r
  memblk/U136/Y (NOR4X1_RVT)                              0.03       0.13 f
  memblk/U178/Y (AND4X1_RVT)                              0.01       0.13 f
  memblk/U177/Y (AND4X1_RVT)                              0.01       0.14 f
  memblk/U173/Y (NAND3X0_RVT)                             0.02       0.16 r
  memblk/U21/Y (INVX1_RVT)                                0.17       0.33 f
  memblk/U7/Y (INVX1_RVT)                                 0.23       0.56 r
  memblk/U106/Y (AO22X1_RVT)                              0.20       0.76 r
  memblk/FIFO_reg[2][21]/D (DFFX1_RVT)                    0.00       0.76 r
  data arrival time                                                  0.76

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[2][21]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


1
