{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 465, "design__inferred_latch__count": 0, "design__instance__count": 1909, "design__instance__area": 15616.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 10, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0013451079139485955, "power__switching__total": 0.0006711180903948843, "power__leakage__total": 1.432625751363048e-08, "power__total": 0.0020162404980510473, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.677288688747745, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 1.8267300411592993, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.32308800993516407, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.6420203439493233, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.323088, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.474482, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 15, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 10, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 1.5499977295938505, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 3.2781114306456423, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8161098694499811, "timing__setup__ws__corner:nom_ss_100C_1v60": -4.0879256692341315, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -76.6331517711555, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -4.0879256692341315, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.895779, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 30, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.826097, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 10, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.3402941635907012, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 1.258644668559005, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11487661147488804, "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.8672870445073992, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.114877, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.720072, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 15, "design__max_fanout_violation__count": 10, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 1.5869676022479353, "clock__skew__worst_setup": 1.244151039629523, "timing__hold__ws": 0.11211237810999845, "timing__setup__ws": -4.32218806312595, "timing__hold__tns": 0, "timing__setup__tns": -82.71566066209928, "timing__hold__wns": 0, "timing__setup__wns": -4.32218806312595, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.112112, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 90, "timing__setup_r2r__ws": 2.749431, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 151.325 162.045", "design__core__bbox": "5.52 10.88 145.36 149.6", "design__io": 213, "design__die__area": 24521.5, "design__core__area": 19398.6, "design__instance__count__stdcell": 1909, "design__instance__area__stdcell": 15616.2, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.805018, "design__instance__utilization__stdcell": 0.805018, "design__instance__count__class:buffer": 258, "design__instance__count__class:inverter": 38, "design__instance__count__class:sequential_cell": 190, "design__instance__count__class:multi_input_combinational_cell": 829, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 884, "design__instance__count__class:tap_cell": 265, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 211, "design__io__hpwl": 8661902, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 37762.7, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 295, "design__instance__count__class:clock_buffer": 17, "design__instance__count__class:clock_inverter": 15, "design__instance__count__setup_buffer": 31, "design__instance__count__hold_buffer": 40, "antenna__violating__nets": 1, "antenna__violating__pins": 1, "route__antenna_violation__count": 1, "antenna_diodes_count": 2, "design__instance__count__class:antenna_cell": 2, "route__net": 1734, "route__net__special": 2, "route__drc_errors__iter:1": 870, "route__wirelength__iter:1": 43469, "route__drc_errors__iter:2": 526, "route__wirelength__iter:2": 43127, "route__drc_errors__iter:3": 515, "route__wirelength__iter:3": 43013, "route__drc_errors__iter:4": 72, "route__wirelength__iter:4": 42956, "route__drc_errors__iter:5": 11, "route__wirelength__iter:5": 42956, "route__drc_errors__iter:6": 9, "route__wirelength__iter:6": 42955, "route__drc_errors__iter:7": 8, "route__wirelength__iter:7": 42955, "route__drc_errors__iter:8": 5, "route__wirelength__iter:8": 42958, "route__drc_errors__iter:9": 5, "route__wirelength__iter:9": 42958, "route__drc_errors__iter:10": 0, "route__wirelength__iter:10": 42952, "route__drc_errors": 0, "route__wirelength": 42952, "route__vias": 11491, "route__vias__singlecut": 11491, "route__vias__multicut": 0, "design__disconnected_pin__count": 20, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 372.74, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 10, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.6614114998458456, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 1.8014483747944283, "timing__hold__ws__corner:min_tt_025C_1v80": 0.31972564389884134, "timing__setup__ws__corner:min_tt_025C_1v80": 1.766781437825455, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.319726, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.527803, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 15, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 10, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 1.5206142331261916, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 3.23187885601284, "timing__hold__ws__corner:min_ss_100C_1v60": 0.827253178263298, "timing__setup__ws__corner:min_ss_100C_1v60": -3.868977248087891, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -71.28645253646556, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -3.868977248087891, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.895667, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 29, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.902819, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 10, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.32950296201960233, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 1.244151039629523, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11211237810999845, "timing__setup__ws__corner:min_ff_n40C_1v95": 3.9346038651971607, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.112112, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.760729, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 10, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.6984477638386806, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 1.851609140644056, "timing__hold__ws__corner:max_tt_025C_1v80": 0.32525100200406365, "timing__setup__ws__corner:max_tt_025C_1v80": 1.509937995152544, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.325251, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.422699, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 15, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 10, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 1.5869676022479353, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 3.3233976511454895, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8040406346079397, "timing__setup__ws__corner:max_ss_100C_1v60": -4.32218806312595, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -82.71566066209928, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -4.32218806312595, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.899244, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 31, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.749431, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 10, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.3545413230017456, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 1.2739007986833644, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11714712864676355, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.7885975429209457, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.117147, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.687144, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 38, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79873, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79964, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.0012657, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00114429, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000333377, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00114429, "design_powergrid__voltage__worst": 0.00114429, "design_powergrid__voltage__worst__net:VPWR": 1.79873, "design_powergrid__drop__worst": 0.0012657, "design_powergrid__drop__worst__net:VPWR": 0.0012657, "design_powergrid__voltage__worst__net:VGND": 0.00114429, "design_powergrid__drop__worst__net:VGND": 0.00114429, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000359, "ir__drop__worst": 0.00127, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}