$date
	Thu Jul 10 18:42:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top_module $end
$var wire 1 ! Q $end
$var reg 1 " E $end
$var reg 1 # L $end
$var reg 1 $ R $end
$var reg 1 % clk $end
$var reg 1 & w $end
$scope module dut $end
$var wire 1 " E $end
$var wire 1 # L $end
$var wire 1 $ R $end
$var wire 1 % clk $end
$var wire 1 & w $end
$var wire 1 ' d2 $end
$var wire 1 ( d1 $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x(
x'
0&
0%
0$
0#
0"
x!
$end
#5000
1%
#10000
1'
1(
0%
1"
1$
1&
#15000
1!
1%
#20000
0%
0$
#25000
1%
#30000
0%
0"
1$
0&
#35000
1%
#40000
0%
0$
#45000
1%
#50000
0%
