
---------- Begin Simulation Statistics ----------
final_tick                               159279597500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    655                       # Simulator instruction rate (inst/s)
host_mem_usage                               36043284                       # Number of bytes of host memory used
host_op_rate                                      672                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                206351.98                       # Real time elapsed on the host
host_tick_rate                                 261781                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   135180438                       # Number of instructions simulated
sim_ops                                     138642036                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.054019                       # Number of seconds simulated
sim_ticks                                 54019088125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.069295                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  478853                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               583474                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4534                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             37977                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            600395                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              64984                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           74385                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9401                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1036180                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  173108                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6989                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     6453662                       # Number of instructions committed
system.cpu.committedOps                       6925160                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.564510                       # CPI: cycles per instruction
system.cpu.discardedOps                        104182                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4499934                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1054310                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           477002                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8733068                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.389938                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4400                       # number of quiesce instructions executed
system.cpu.numCycles                         16550479                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4400                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 5036730     72.73%     72.73% # Class of committed instruction
system.cpu.op_class_0::IntMult                  18563      0.27%     73.00% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.00% # Class of committed instruction
system.cpu.op_class_0::MemRead                1148151     16.58%     89.58% # Class of committed instruction
system.cpu.op_class_0::MemWrite                721716     10.42%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6925160                       # Class of committed instruction
system.cpu.quiesceCycles                     69880062                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7817411                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1455                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        23473                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         47076                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1807669                       # Transaction distribution
system.membus.trans_dist::ReadResp            1828997                       # Transaction distribution
system.membus.trans_dist::WriteReq             688653                       # Transaction distribution
system.membus.trans_dist::WriteResp            688653                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5113                       # Transaction distribution
system.membus.trans_dist::CleanEvict            18326                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2282                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2282                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          16340                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4996                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        48841                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        48841                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        21592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        74060                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       113716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4900754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4900754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5063311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1045760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1045760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         5632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        35644                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       787392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        98179                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       926847                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    156822852                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    156822852                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               158795459                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2522789                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000590                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024287                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2521300     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1489      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2522789                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5751220690                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            93774375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            47248592                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17752125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           92058709                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10709480832                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             19.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           82746250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1452544                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1452544                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3801644                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3801643                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        38340                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        33656                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        74060                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       246000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       368880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      9846784                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10031104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3611                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3611                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10508375                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        42174                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        52888                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        98179                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3935160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5901240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    157548544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    160497664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        57708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        57708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    167046311                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        17985951000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             33.3                       # Network utilization (%)
system.acctest.local_bus.numRequests         11327383                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          711                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.15                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14859879322                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         27.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   8161579000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         15.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3639602                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     18198012                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2729702                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3639602                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     28206918                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3639602                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2729702                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6369304                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3639602                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     18198012                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6369304                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6369304                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     34576222                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        57708                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       205164                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1806                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149262                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2729702                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6369304                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9099006                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2729702                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1068289                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3797991                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2729702                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9099006                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1068289                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      12896997                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1803213                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1803205                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       647168                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       647168                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        61560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4831232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1818                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4900754                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1969080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    154599424                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        57740                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    156822852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2880932                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2880932    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2880932                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6137626690                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9663154000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         17.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100401600                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24240240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1785839846                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     36396023                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     36396023                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1858631893                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     36396023                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     36451559                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     72847583                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1822235869                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     72847583                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     36396023                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1931479476                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    221380608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     39256064                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    262406144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    125632512                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    118292480                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    243924992                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     55345152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1226752                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     56627200                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     31408128                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3696640                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     35104768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     32756421                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4098192244                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    726707269                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4857655934                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2325705901                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2189827413                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4515533314                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     32756421                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6423898145                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2916534682                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9373189248                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1045760                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         5632                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1051392                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1045760                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1045760                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        16340                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           88                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        16428                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     19359083                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       104259                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       19463342                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     19359083                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     19359083                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     19359083                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       104259                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      19463342                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    115343360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        57932                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         460160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          115864452                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       327232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     39256064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41745984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1802240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          908                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1810398                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5113                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       613376                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             652281                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        55536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2135233378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1072436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8518470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2144879820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6057711                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     36396023                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    726707269                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3639602                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            772800605                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6057711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     36451559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2861940647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3639602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1072436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8518470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2917680425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5113.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     30780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2414147.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       913.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7184.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000471164000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2251                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2251                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3255461                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             691512                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1810403                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     652281                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1810403                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   652281                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1475                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            113065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            113148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            113048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            113043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            113048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            113145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            113037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            113020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            113021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            112990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           113074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           113108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           113020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           113052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           113064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           113045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             40777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             40794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             40749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             40750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             40790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             40762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             40763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             40769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            40778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            40763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            40758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            40775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            40768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            40756                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  58936996155                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9044640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            106421356155                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32581.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58831.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2830                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1686517                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  604700                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1810400                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               652281                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   13213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1584516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   63409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   63213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   63140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 106332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 101775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   6366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   8437                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       169988                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    926.626162                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   835.340726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.624215                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5564      3.27%      3.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4848      2.85%      6.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2662      1.57%      7.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3074      1.81%      9.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3520      2.07%     11.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2196      1.29%     12.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2264      1.33%     14.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2749      1.62%     15.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       143111     84.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       169988                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2251                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     803.593514                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1590.564823                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1669     74.14%     74.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.04%     74.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.09%     74.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.09%     74.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          134      5.95%     80.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            4      0.18%     80.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.09%     80.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.04%     80.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            3      0.13%     80.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            3      0.13%     80.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.04%     80.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.04%     80.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           32      1.42%     82.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            3      0.13%     82.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%     82.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.09%     82.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           19      0.84%     83.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          209      9.28%     92.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.04%     92.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.04%     92.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.04%     92.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            3      0.13%     93.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           13      0.58%     93.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-4991            1      0.04%     93.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           47      2.09%     95.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           47      2.09%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           48      2.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2251                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     289.773434                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     56.631106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    443.105059                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1552     68.95%     68.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            45      2.00%     70.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            16      0.71%     71.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      0.22%     71.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      0.18%     72.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            6      0.27%     72.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           10      0.44%     72.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           10      0.44%     73.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      0.18%     73.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.04%     73.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.04%     73.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.04%     73.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.04%     73.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.04%     73.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            2      0.09%     73.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            2      0.09%     73.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.04%     73.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            2      0.09%     73.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.04%     73.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           15      0.67%     74.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          571     25.37%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2251                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              115771392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   94400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41745920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               115864772                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41745984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2143.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       772.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2144.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    772.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   54019085625                       # Total gap between requests
system.mem_ctrls.avgGap                      21935.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    115249344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        58252                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       459776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       328640                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     39254592                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 55535.924506130301                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2133492955.921680450439                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1078359.558110367507                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8511361.741910187528                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6083775.409898220561                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 36396023.484337553382                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 726680019.276982188225                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3639602.348433755338                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1802240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          913                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7190                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5113                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       613376                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      4547770                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 105905514390                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    221989955                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    289304040                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 167605356410                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  46982817930                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 908373337005                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3884179315                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     75796.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58763.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    243143.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40237.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32780237.91                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1529388.60                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1480940.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1264381.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         83877809.174996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         58543867.199995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3289984162.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          906506130                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     517132885.499885                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     902842139.549939                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     390906449.100041                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6149793443.025208                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        113.844821                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20098986395                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2922360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30997758730                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8800                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4400                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9926599.857955                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2269963.556715                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4400    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        53500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12491750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4400                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    115602558125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  43677039375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2075402                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2075402                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2075402                       # number of overall hits
system.cpu.icache.overall_hits::total         2075402                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        16340                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          16340                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        16340                       # number of overall misses
system.cpu.icache.overall_misses::total         16340                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    709721875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    709721875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    709721875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    709721875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2091742                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2091742                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2091742                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2091742                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007812                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007812                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007812                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007812                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43434.631273                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43434.631273                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43434.631273                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43434.631273                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        16340                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        16340                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        16340                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        16340                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    684218125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    684218125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    684218125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    684218125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007812                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007812                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007812                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007812                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41873.814259                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41873.814259                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41873.814259                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41873.814259                       # average overall mshr miss latency
system.cpu.icache.replacements                  16161                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2075402                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2075402                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        16340                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         16340                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    709721875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    709721875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2091742                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2091742                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007812                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007812                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43434.631273                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43434.631273                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        16340                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        16340                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    684218125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    684218125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007812                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007812                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41873.814259                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41873.814259                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           452.513915                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9530097                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             16161                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            589.697234                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   452.513915                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.883816                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.883816                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4199824                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4199824                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1823468                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1823468                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1823468                       # number of overall hits
system.cpu.dcache.overall_hits::total         1823468                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9499                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9499                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9499                       # number of overall misses
system.cpu.dcache.overall_misses::total          9499                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    701279625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    701279625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    701279625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    701279625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1832967                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1832967                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1832967                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1832967                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005182                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005182                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005182                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005182                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73826.679124                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73826.679124                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73826.679124                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73826.679124                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5113                       # number of writebacks
system.cpu.dcache.writebacks::total              5113                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2221                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2221                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2221                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2221                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7278                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7278                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7278                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7278                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        45941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        45941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    529052750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    529052750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    529052750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    529052750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     96964250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     96964250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003971                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003971                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003971                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003971                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72692.051388                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72692.051388                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72692.051388                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72692.051388                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2110.625585                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2110.625585                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7278                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1150636                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1150636                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5425                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5425                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    405956750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    405956750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1156061                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1156061                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004693                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004693                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74830.737327                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74830.737327                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          427                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          427                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4998                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4998                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4456                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4456                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    367768875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    367768875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     96964250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     96964250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004323                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004323                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73583.208283                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73583.208283                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21760.379264                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21760.379264                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       672832                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         672832                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4074                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4074                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    295322875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    295322875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       676906                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       676906                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006019                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006019                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72489.660039                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72489.660039                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1794                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1794                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2280                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2280                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        41485                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        41485                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    161283875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    161283875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003368                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003368                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70738.541667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70738.541667                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              251084                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7278                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             34.499038                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          328                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7339146                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7339146                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159279597500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               159281439375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    655                       # Simulator instruction rate (inst/s)
host_mem_usage                               36043284                       # Number of bytes of host memory used
host_op_rate                                      672                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                206353.34                       # Real time elapsed on the host
host_tick_rate                                 261788                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   135182401                       # Number of instructions simulated
sim_ops                                     138644460                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.054021                       # Number of seconds simulated
sim_ticks                                 54020930000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.061505                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  478961                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               583661                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4534                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             37996                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            600443                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              64984                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           74385                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9401                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1036472                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  173202                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6989                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     6455625                       # Number of instructions committed
system.cpu.committedOps                       6927584                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.564186                       # CPI: cycles per instruction
system.cpu.discardedOps                        104229                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4501129                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1054808                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           477197                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8733679                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.389987                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4400                       # number of quiesce instructions executed
system.cpu.numCycles                         16553426                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4400                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 5038131     72.73%     72.73% # Class of committed instruction
system.cpu.op_class_0::IntMult                  18563      0.27%     72.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.99% # Class of committed instruction
system.cpu.op_class_0::MemRead                1148712     16.58%     89.58% # Class of committed instruction
system.cpu.op_class_0::MemWrite                722177     10.42%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6927584                       # Class of committed instruction
system.cpu.quiesceCycles                     69880062                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7819747                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1455                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        23478                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         47086                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1807816                       # Transaction distribution
system.membus.trans_dist::ReadResp            1829157                       # Transaction distribution
system.membus.trans_dist::WriteReq             688653                       # Transaction distribution
system.membus.trans_dist::WriteResp            688653                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5116                       # Transaction distribution
system.membus.trans_dist::CleanEvict            18328                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2282                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2282                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          16340                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5001                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        48841                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        48841                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        21607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        74060                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       113731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4901056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4901056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5063628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1045760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1045760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         5632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        35644                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       787904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        98179                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       927359                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    156832712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    156832712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               158805831                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2522941                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000590                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024287                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2521452     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1489      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2522941                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5751393690                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            93774375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            47248592                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17752125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           92086279                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10710326257                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             19.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           82746250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1452544                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1452544                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3801954                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3801954                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        38340                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        33656                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        74060                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       246000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       368880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      9846784                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10031104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10508996                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        42174                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        52888                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        98179                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3935160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5901240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    157548544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    160497664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    167056203                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        17987036000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             33.3                       # Network utilization (%)
system.acctest.local_bus.numRequests         11328004                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          711                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.15                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14860808322                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         27.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   8161890000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         15.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3639478                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     18197391                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2729609                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3639478                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     28205956                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3639478                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2729609                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6369087                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3639478                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     18197391                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6369087                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6369087                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     34575043                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        67600                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       215056                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2116                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149572                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2729609                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6369087                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9098696                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2729609                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1251367                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3980976                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2729609                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9098696                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1251367                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13079671                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1803360                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1803360                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       647168                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       647168                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        61560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4831232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4901056                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1969080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    154599424                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    156832712                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2881079                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2881079    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2881079                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6137773690                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9663926000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         17.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100401600                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24240240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1785778956                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     36394783                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     36394783                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1858568521                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     36394783                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     36450317                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     72845099                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1822173739                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     72845099                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     36394783                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1931413621                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    221380608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     39256064                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    262406144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    125632512                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    118292480                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    243924992                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     55345152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1226752                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     56627200                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     31408128                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3696640                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     35104768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     32755304                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4098052514                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    726682491                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4857490310                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2325626604                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2189752750                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4515379354                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     32755304                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6423679118                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2916435241                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9372869664                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1045760                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         5632                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1051392                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1045760                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1045760                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        16340                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           88                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        16428                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     19358423                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       104256                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       19462679                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     19358423                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     19358423                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     19358423                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       104256                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      19462679                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    115343360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        67600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         460480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          115874440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       327424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     39256064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41746176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1802240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1810555                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5116                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       613376                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             652284                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        55534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2135160576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1251367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8524104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2144991580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6061058                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     36394783                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    726682491                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3639478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            772777810                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6061058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     36450317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2861843067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3639478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1251367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8524104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2917769390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     30780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2414147.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000471164000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2251                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2251                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3255732                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             691512                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1810555                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     652284                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1810555                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   652284                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1475                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            113065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            113148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            113048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            113043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            113048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            113145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            113056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            113052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            113053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            113022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           113106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           113110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           113020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           113052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           113066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           113046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             40777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             40794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             40749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             40750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             40790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             40762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             40763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             40769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            40778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            40763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            40758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            40775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            40768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            40756                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  58941330160                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9045400000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            106429680160                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32580.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58830.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2830                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1686656                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  604700                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     4                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1810551                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               652284                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   13214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1584629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   63436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   63218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   63145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 106332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 101775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   6366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   8437                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       169998                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    926.631890                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   835.350732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.617855                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5564      3.27%      3.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4848      2.85%      6.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2662      1.57%      7.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3074      1.81%      9.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3520      2.07%     11.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2196      1.29%     12.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2264      1.33%     14.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2749      1.62%     15.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       143121     84.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       169998                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2251                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     803.593514                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1590.564823                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1669     74.14%     74.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.04%     74.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.09%     74.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.09%     74.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          134      5.95%     80.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            4      0.18%     80.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.09%     80.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.04%     80.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            3      0.13%     80.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            3      0.13%     80.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.04%     80.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.04%     80.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           32      1.42%     82.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            3      0.13%     82.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%     82.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.09%     82.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           19      0.84%     83.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          209      9.28%     92.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.04%     92.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.04%     92.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.04%     92.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            3      0.13%     93.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           13      0.58%     93.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-4991            1      0.04%     93.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           47      2.09%     95.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           47      2.09%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           48      2.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2251                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     289.773434                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     56.631106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    443.105059                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1552     68.95%     68.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            45      2.00%     70.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            16      0.71%     71.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      0.22%     71.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      0.18%     72.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            6      0.27%     72.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           10      0.44%     72.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           10      0.44%     73.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      0.18%     73.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.04%     73.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.04%     73.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.04%     73.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.04%     73.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.04%     73.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            2      0.09%     73.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            2      0.09%     73.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.04%     73.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            2      0.09%     73.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.04%     73.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           15      0.67%     74.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          571     25.37%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2251                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              115781120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   94400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41745920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               115874440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41746176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2143.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       772.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2144.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    772.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   54020732500                       # Total gap between requests
system.mem_ctrls.avgGap                      21934.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    115249344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        67600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       460096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       328640                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     39254592                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 55534.030976512251                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2133420213.239572048187                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1251366.831337409327                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8516995.172056460753                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6083567.980040328577                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 36394782.540767066181                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 726655242.699450016022                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3639478.254076706711                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1802240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7195                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5116                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       613376                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      4547770                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 105905514390                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    230059530                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    289558470                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 167605356410                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  46982817930                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 908373337005                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3884179315                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     75796.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58763.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    217037.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40244.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32761015.72                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1529388.60                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1480940.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1264381.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         83884223.699996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         58547311.199995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3290264250                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          906506130                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     517132885.499885                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     902891942.324939                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     390906449.100041                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6150133191.825208                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        113.847229                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20098986395                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2922360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30999600605                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8800                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4400                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9926599.857955                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2269963.556715                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4400    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        53500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12491750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4400                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    115604400000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  43677039375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2076038                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2076038                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2076038                       # number of overall hits
system.cpu.icache.overall_hits::total         2076038                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        16340                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          16340                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        16340                       # number of overall misses
system.cpu.icache.overall_misses::total         16340                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    709721875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    709721875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    709721875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    709721875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2092378                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2092378                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2092378                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2092378                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007809                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007809                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007809                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007809                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43434.631273                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43434.631273                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43434.631273                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43434.631273                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        16340                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        16340                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        16340                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        16340                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    684218125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    684218125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    684218125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    684218125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007809                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007809                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007809                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007809                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41873.814259                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41873.814259                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41873.814259                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41873.814259                       # average overall mshr miss latency
system.cpu.icache.replacements                  16161                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2076038                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2076038                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        16340                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         16340                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    709721875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    709721875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2092378                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2092378                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007809                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007809                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43434.631273                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43434.631273                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        16340                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        16340                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    684218125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    684218125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007809                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007809                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41873.814259                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41873.814259                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           452.513966                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            35417530                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             16615                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2131.659946                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   452.513966                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.883816                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.883816                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4201096                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4201096                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1824503                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1824503                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1824503                       # number of overall hits
system.cpu.dcache.overall_hits::total         1824503                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9504                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9504                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9504                       # number of overall misses
system.cpu.dcache.overall_misses::total          9504                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    701702125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    701702125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    701702125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    701702125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1834007                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1834007                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1834007                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1834007                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005182                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005182                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005182                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005182                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73832.294297                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73832.294297                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73832.294297                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73832.294297                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5116                       # number of writebacks
system.cpu.dcache.writebacks::total              5116                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2221                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2221                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2221                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2221                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7283                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7283                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7283                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7283                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        45941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        45941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    529467625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    529467625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    529467625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    529467625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     96964250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     96964250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003971                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003971                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003971                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003971                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72699.110943                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72699.110943                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72699.110943                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72699.110943                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2110.625585                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2110.625585                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7283                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1151210                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1151210                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5430                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5430                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    406379250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    406379250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1156640                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1156640                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004695                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004695                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74839.640884                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74839.640884                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          427                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          427                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5003                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5003                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4456                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4456                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    368183750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    368183750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     96964250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     96964250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004325                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004325                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73592.594443                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73592.594443                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21760.379264                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21760.379264                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       673293                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         673293                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4074                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4074                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    295322875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    295322875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       677367                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       677367                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006014                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006014                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72489.660039                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72489.660039                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1794                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1794                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2280                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2280                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        41485                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        41485                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    161283875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    161283875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70738.541667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70738.541667                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1835578                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7795                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            235.481462                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          324                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7343311                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7343311                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159281439375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
