# Generated by Yosys 0.9+4008 (git sha1 1af99480, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model eight_bit_for_pass_through
.inputs a[0] a[1] a[2] a[3] a[4] a[5] a[6] a[7] clk rst
.outputs c[0] c[1] c[2] c[3] c[4] c[5] c[6] c[7]
.subckt $pmux A=$undef B[0]=$false B[1]=pass_wire_0.a S[0]=pass_wire_0.rst S[1]=pass_wire_0.rst_$not_A_Y Y=pass_wire_0.c_$dff_Q_D
.param S_WIDTH 00000000000000000000000000000010
.param WIDTH 00000000000000000000000000000001
.subckt $dff CLK=pass_wire_0.clk D=pass_wire_0.c_$dff_Q_D Q=pass_wire_0.c
.param CLK_POLARITY 1
.param WIDTH 00000000000000000000000000000001
.subckt $not A=pass_wire_0.rst Y=pass_wire_0.rst_$not_A_Y
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $pmux A=$undef B[0]=$false B[1]=pass_wire_1.a S[0]=pass_wire_1.rst S[1]=pass_wire_1.rst_$not_A_Y Y=pass_wire_1.c_$dff_Q_D
.param S_WIDTH 00000000000000000000000000000010
.param WIDTH 00000000000000000000000000000001
.subckt $dff CLK=pass_wire_1.clk D=pass_wire_1.c_$dff_Q_D Q=pass_wire_1.c
.param CLK_POLARITY 1
.param WIDTH 00000000000000000000000000000001
.subckt $not A=pass_wire_1.rst Y=pass_wire_1.rst_$not_A_Y
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $pmux A=$undef B[0]=$false B[1]=pass_wire_2.a S[0]=pass_wire_2.rst S[1]=pass_wire_2.rst_$not_A_Y Y=pass_wire_2.c_$dff_Q_D
.param S_WIDTH 00000000000000000000000000000010
.param WIDTH 00000000000000000000000000000001
.subckt $dff CLK=pass_wire_2.clk D=pass_wire_2.c_$dff_Q_D Q=pass_wire_2.c
.param CLK_POLARITY 1
.param WIDTH 00000000000000000000000000000001
.subckt $not A=pass_wire_2.rst Y=pass_wire_2.rst_$not_A_Y
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $pmux A=$undef B[0]=$false B[1]=pass_wire_3.a S[0]=pass_wire_3.rst S[1]=pass_wire_3.rst_$not_A_Y Y=pass_wire_3.c_$dff_Q_D
.param S_WIDTH 00000000000000000000000000000010
.param WIDTH 00000000000000000000000000000001
.subckt $dff CLK=pass_wire_3.clk D=pass_wire_3.c_$dff_Q_D Q=pass_wire_3.c
.param CLK_POLARITY 1
.param WIDTH 00000000000000000000000000000001
.subckt $not A=pass_wire_3.rst Y=pass_wire_3.rst_$not_A_Y
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $pmux A=$undef B[0]=$false B[1]=pass_wire_4.a S[0]=pass_wire_4.rst S[1]=pass_wire_4.rst_$not_A_Y Y=pass_wire_4.c_$dff_Q_D
.param S_WIDTH 00000000000000000000000000000010
.param WIDTH 00000000000000000000000000000001
.subckt $dff CLK=pass_wire_4.clk D=pass_wire_4.c_$dff_Q_D Q=pass_wire_4.c
.param CLK_POLARITY 1
.param WIDTH 00000000000000000000000000000001
.subckt $not A=pass_wire_4.rst Y=pass_wire_4.rst_$not_A_Y
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $pmux A=$undef B[0]=$false B[1]=pass_wire_5.a S[0]=pass_wire_5.rst S[1]=pass_wire_5.rst_$not_A_Y Y=pass_wire_5.c_$dff_Q_D
.param S_WIDTH 00000000000000000000000000000010
.param WIDTH 00000000000000000000000000000001
.subckt $dff CLK=pass_wire_5.clk D=pass_wire_5.c_$dff_Q_D Q=pass_wire_5.c
.param CLK_POLARITY 1
.param WIDTH 00000000000000000000000000000001
.subckt $not A=pass_wire_5.rst Y=pass_wire_5.rst_$not_A_Y
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $pmux A=$undef B[0]=$false B[1]=pass_wire_6.a S[0]=pass_wire_6.rst S[1]=pass_wire_6.rst_$not_A_Y Y=pass_wire_6.c_$dff_Q_D
.param S_WIDTH 00000000000000000000000000000010
.param WIDTH 00000000000000000000000000000001
.subckt $dff CLK=pass_wire_6.clk D=pass_wire_6.c_$dff_Q_D Q=pass_wire_6.c
.param CLK_POLARITY 1
.param WIDTH 00000000000000000000000000000001
.subckt $not A=pass_wire_6.rst Y=pass_wire_6.rst_$not_A_Y
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $pmux A=$undef B[0]=$false B[1]=pass_wire_7.a S[0]=pass_wire_7.rst S[1]=pass_wire_7.rst_$not_A_Y Y=pass_wire_7.c_$dff_Q_D
.param S_WIDTH 00000000000000000000000000000010
.param WIDTH 00000000000000000000000000000001
.subckt $dff CLK=pass_wire_7.clk D=pass_wire_7.c_$dff_Q_D Q=pass_wire_7.c
.param CLK_POLARITY 1
.param WIDTH 00000000000000000000000000000001
.subckt $not A=pass_wire_7.rst Y=pass_wire_7.rst_$not_A_Y
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.names a[7] pass_wire_7.a
1 1
.names pass_wire_7.c c[7]
1 1
.names clk pass_wire_7.clk
1 1
.names rst pass_wire_7.rst
1 1
.names a[6] pass_wire_6.a
1 1
.names pass_wire_6.c c[6]
1 1
.names clk pass_wire_6.clk
1 1
.names rst pass_wire_6.rst
1 1
.names a[5] pass_wire_5.a
1 1
.names pass_wire_5.c c[5]
1 1
.names clk pass_wire_5.clk
1 1
.names rst pass_wire_5.rst
1 1
.names a[4] pass_wire_4.a
1 1
.names pass_wire_4.c c[4]
1 1
.names clk pass_wire_4.clk
1 1
.names rst pass_wire_4.rst
1 1
.names a[3] pass_wire_3.a
1 1
.names pass_wire_3.c c[3]
1 1
.names clk pass_wire_3.clk
1 1
.names rst pass_wire_3.rst
1 1
.names a[2] pass_wire_2.a
1 1
.names pass_wire_2.c c[2]
1 1
.names clk pass_wire_2.clk
1 1
.names rst pass_wire_2.rst
1 1
.names a[1] pass_wire_1.a
1 1
.names pass_wire_1.c c[1]
1 1
.names clk pass_wire_1.clk
1 1
.names rst pass_wire_1.rst
1 1
.names a[0] pass_wire_0.a
1 1
.names pass_wire_0.c c[0]
1 1
.names clk pass_wire_0.clk
1 1
.names rst pass_wire_0.rst
1 1
.end
