Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec 14 21:41:24 2023
| Host         : DeLiAssistant running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DemoTop_control_sets_placed.rpt
| Design       : DemoTop
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           13 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |              56 |           15 |
| Yes          | No                    | No                     |              23 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------+------------------------------------+----------------------------------------+------------------+----------------+
|           Clock Signal           |            Enable Signal           |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------------------------+------------------------------------+----------------------------------------+------------------+----------------+
|  uart_module/dataOut_valid       |                                    |                                        |                1 |              1 |
|  func/n_state_reg[1]_i_2_n_0     |                                    |                                        |                1 |              2 |
|  clock/state_reg[1]              |                                    | func/state[1]_i_1_n_0                  |                1 |              2 |
|  uart_module/dataOut_valid       | uart_module/led_reg[0]             | receiver/feedbackSignal/led[3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG                   |                                    |                                        |                3 |              4 |
|  io_dataOut_valid_reg_i_2_n_0    |                                    | uart_module/rx/spacing[3]_i_1_n_0      |                2 |              4 |
|  io_dataOut_valid_reg_i_2_n_0    | uart_module/rx/state[3]_i_1_n_0    |                                        |                1 |              4 |
|  uart_module/dataOut_valid       |                                    | uart_module/led2_reg[2]                |                1 |              6 |
|  func/dataIn_bits_reg[6]_i_2_n_0 |                                    |                                        |                2 |              7 |
|  io_dataOut_valid_reg_i_2_n_0    | uart_module/rx/tick                |                                        |                1 |              8 |
|  io_dataOut_valid_reg_i_2_n_0    | uart_module/tx/state[3]_i_1__0_n_0 |                                        |                2 |             11 |
|  clk_IBUF_BUFG                   |                                    | clock/uart_clk                         |                4 |             15 |
|  io_dataOut_valid_reg_i_2_n_0    |                                    |                                        |                6 |             19 |
|  clk_IBUF_BUFG                   |                                    | clock/slow_clk                         |                8 |             31 |
+----------------------------------+------------------------------------+----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     2 |
| 4      |                     4 |
| 6      |                     1 |
| 7      |                     1 |
| 8      |                     1 |
| 11     |                     1 |
| 15     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


