-- Project:   MuxAdvance
-- Generated: 05/12/2017 13:22:51
-- PSoC Creator  3.3 SP1

ENTITY MuxAdvance IS
    PORT(
        Rx_TW(0)_PAD : IN std_ulogic;
        Tx_TW(0)_PAD : OUT std_ulogic;
        Rx_PL(0)_PAD : IN std_ulogic;
        Tx_PL(0)_PAD : OUT std_ulogic;
        Rx_LCD1(0)_PAD : IN std_ulogic;
        Tx_LCD1(0)_PAD : OUT std_ulogic;
        Tx_LCD2(0)_PAD : OUT std_ulogic;
        Rx_LCD2(0)_PAD : IN std_ulogic;
        IB1(0)_PAD : INOUT std_ulogic;
        IB2(0)_PAD : INOUT std_ulogic;
        Pin_B1(0)_PAD : IN std_ulogic;
        Pin_B4(0)_PAD : IN std_ulogic;
        Pin_B2(0)_PAD : IN std_ulogic;
        Pin_B3(0)_PAD : IN std_ulogic;
        SDA(0)_PAD : INOUT std_ulogic;
        SCL(0)_PAD : INOUT std_ulogic;
        Rx_Beagle(0)_PAD : IN std_ulogic;
        Tx_Beagle(0)_PAD : OUT std_ulogic;
        Rx_Tag(0)_PAD : IN std_ulogic;
        Tx_Tag(0)_PAD : OUT std_ulogic;
        Rs1(0)_PAD : OUT std_ulogic;
        Rs2(0)_PAD : OUT std_ulogic;
        Rs3(0)_PAD : OUT std_ulogic;
        Rs4(0)_PAD : OUT std_ulogic;
        Rs5(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END MuxAdvance;

ARCHITECTURE __DEFAULT__ OF MuxAdvance IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL IB1(0)__PA : bit;
    SIGNAL IB2(0)__PA : bit;
    SIGNAL MODIN12_3 : bit;
    SIGNAL MODIN12_4 : bit;
    SIGNAL MODIN12_5 : bit;
    SIGNAL MODIN12_6 : bit;
    SIGNAL MODIN13_0 : bit;
    SIGNAL MODIN13_1 : bit;
    SIGNAL MODIN16_3 : bit;
    SIGNAL MODIN16_4 : bit;
    SIGNAL MODIN16_5 : bit;
    SIGNAL MODIN16_6 : bit;
    SIGNAL MODIN17_0 : bit;
    SIGNAL MODIN17_1 : bit;
    SIGNAL MODIN1_0 : bit;
    SIGNAL MODIN1_1 : bit;
    SIGNAL MODIN20_3 : bit;
    SIGNAL MODIN20_4 : bit;
    SIGNAL MODIN20_5 : bit;
    SIGNAL MODIN20_6 : bit;
    SIGNAL MODIN4_3 : bit;
    SIGNAL MODIN4_4 : bit;
    SIGNAL MODIN4_5 : bit;
    SIGNAL MODIN4_6 : bit;
    SIGNAL MODIN5_0 : bit;
    SIGNAL MODIN5_1 : bit;
    SIGNAL MODIN8_3 : bit;
    SIGNAL MODIN8_4 : bit;
    SIGNAL MODIN8_5 : bit;
    SIGNAL MODIN8_6 : bit;
    SIGNAL MODIN9_0 : bit;
    SIGNAL MODIN9_1 : bit;
    SIGNAL Net_1410 : bit;
    ATTRIBUTE global_signal OF Net_1410 : SIGNAL IS true;
    SIGNAL Net_1410_local : bit;
    SIGNAL Net_1750 : bit;
    SIGNAL Net_1751 : bit;
    SIGNAL Net_1751_SYNCOUT : bit;
    SIGNAL Net_1758 : bit;
    SIGNAL Net_1764 : bit;
    SIGNAL Net_1769 : bit;
    SIGNAL Net_1769_SYNCOUT : bit;
    SIGNAL Net_1771 : bit;
    SIGNAL Net_1776 : bit;
    SIGNAL Net_1777 : bit;
    SIGNAL Net_1791 : bit;
    SIGNAL Net_1807 : bit;
    SIGNAL Net_1815 : bit;
    SIGNAL Net_1816 : bit;
    SIGNAL Net_1816_SYNCOUT : bit;
    SIGNAL Net_1823 : bit;
    SIGNAL Net_1828 : bit;
    SIGNAL Net_1829 : bit;
    SIGNAL Net_1829_SYNCOUT : bit;
    SIGNAL Net_1836 : bit;
    SIGNAL Net_1841 : bit;
    SIGNAL Net_1842 : bit;
    SIGNAL Net_1842_SYNCOUT : bit;
    SIGNAL Net_1853 : bit;
    SIGNAL Net_1854 : bit;
    SIGNAL Net_1854_SYNCOUT : bit;
    SIGNAL Net_1860 : bit;
    SIGNAL Net_1878 : bit;
    ATTRIBUTE udbclken_assigned OF Net_1878 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_1878 : SIGNAL IS true;
    SIGNAL Net_1878_local : bit;
    SIGNAL Net_1893 : bit;
    SIGNAL Pin_B1(0)__PA : bit;
    SIGNAL Pin_B2(0)__PA : bit;
    SIGNAL Pin_B3(0)__PA : bit;
    SIGNAL Pin_B4(0)__PA : bit;
    SIGNAL Rs1(0)__PA : bit;
    SIGNAL Rs2(0)__PA : bit;
    SIGNAL Rs3(0)__PA : bit;
    SIGNAL Rs4(0)__PA : bit;
    SIGNAL Rs5(0)__PA : bit;
    SIGNAL Rx_Beagle(0)__PA : bit;
    SIGNAL Rx_LCD1(0)__PA : bit;
    SIGNAL Rx_LCD2(0)__PA : bit;
    SIGNAL Rx_PL(0)__PA : bit;
    SIGNAL Rx_TW(0)__PA : bit;
    SIGNAL Rx_Tag(0)__PA : bit;
    SIGNAL SCL(0)__PA : bit;
    SIGNAL SDA(0)__PA : bit;
    SIGNAL Tx_Beagle(0)__PA : bit;
    SIGNAL Tx_LCD1(0)__PA : bit;
    SIGNAL Tx_LCD2(0)__PA : bit;
    SIGNAL Tx_PL(0)__PA : bit;
    SIGNAL Tx_TW(0)__PA : bit;
    SIGNAL Tx_Tag(0)__PA : bit;
    SIGNAL \Beagle:BUART:counter_load_not\ : bit;
    SIGNAL \Beagle:BUART:rx_bitclk_enable\ : bit;
    SIGNAL \Beagle:BUART:rx_count7_tc\ : bit;
    SIGNAL \Beagle:BUART:rx_count_0\ : bit;
    SIGNAL \Beagle:BUART:rx_count_1\ : bit;
    SIGNAL \Beagle:BUART:rx_count_2\ : bit;
    SIGNAL \Beagle:BUART:rx_counter_load\ : bit;
    SIGNAL \Beagle:BUART:rx_fifofull\ : bit;
    SIGNAL \Beagle:BUART:rx_fifonotempty\ : bit;
    SIGNAL \Beagle:BUART:rx_last\ : bit;
    SIGNAL \Beagle:BUART:rx_load_fifo\ : bit;
    SIGNAL \Beagle:BUART:rx_postpoll\ : bit;
    SIGNAL \Beagle:BUART:rx_state_0\ : bit;
    SIGNAL \Beagle:BUART:rx_state_2\ : bit;
    SIGNAL \Beagle:BUART:rx_state_3\ : bit;
    SIGNAL \Beagle:BUART:rx_state_stop1_reg\ : bit;
    SIGNAL \Beagle:BUART:rx_status_3\ : bit;
    SIGNAL \Beagle:BUART:rx_status_4\ : bit;
    SIGNAL \Beagle:BUART:rx_status_5\ : bit;
    SIGNAL \Beagle:BUART:tx_bitclk\ : bit;
    SIGNAL \Beagle:BUART:tx_bitclk_dp\ : bit;
    SIGNAL \Beagle:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \Beagle:BUART:tx_counter_dp\ : bit;
    SIGNAL \Beagle:BUART:tx_ctrl_mark_last\ : bit;
    SIGNAL \Beagle:BUART:tx_fifo_empty\ : bit;
    SIGNAL \Beagle:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \Beagle:BUART:tx_shift_out\ : bit;
    SIGNAL \Beagle:BUART:tx_state_0\ : bit;
    SIGNAL \Beagle:BUART:tx_state_1\ : bit;
    SIGNAL \Beagle:BUART:tx_state_2\ : bit;
    SIGNAL \Beagle:BUART:tx_status_0\ : bit;
    SIGNAL \Beagle:BUART:tx_status_2\ : bit;
    SIGNAL \Beagle:BUART:txn\ : bit;
    SIGNAL \Beagle:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \Beagle:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \Beagle:Net_9\ : SIGNAL IS true;
    SIGNAL \Beagle:Net_9_local\ : bit;
    SIGNAL \Code_Bar:BUART:counter_load_not\ : bit;
    SIGNAL \Code_Bar:BUART:rx_bitclk_enable\ : bit;
    SIGNAL \Code_Bar:BUART:rx_count7_tc\ : bit;
    SIGNAL \Code_Bar:BUART:rx_count_0\ : bit;
    SIGNAL \Code_Bar:BUART:rx_count_1\ : bit;
    SIGNAL \Code_Bar:BUART:rx_count_2\ : bit;
    SIGNAL \Code_Bar:BUART:rx_counter_load\ : bit;
    SIGNAL \Code_Bar:BUART:rx_fifofull\ : bit;
    SIGNAL \Code_Bar:BUART:rx_fifonotempty\ : bit;
    SIGNAL \Code_Bar:BUART:rx_last\ : bit;
    SIGNAL \Code_Bar:BUART:rx_load_fifo\ : bit;
    SIGNAL \Code_Bar:BUART:rx_postpoll\ : bit;
    SIGNAL \Code_Bar:BUART:rx_state_0\ : bit;
    SIGNAL \Code_Bar:BUART:rx_state_2\ : bit;
    SIGNAL \Code_Bar:BUART:rx_state_3\ : bit;
    SIGNAL \Code_Bar:BUART:rx_state_stop1_reg\ : bit;
    SIGNAL \Code_Bar:BUART:rx_status_3\ : bit;
    SIGNAL \Code_Bar:BUART:rx_status_4\ : bit;
    SIGNAL \Code_Bar:BUART:rx_status_5\ : bit;
    SIGNAL \Code_Bar:BUART:tx_bitclk\ : bit;
    SIGNAL \Code_Bar:BUART:tx_bitclk_dp\ : bit;
    SIGNAL \Code_Bar:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \Code_Bar:BUART:tx_counter_dp\ : bit;
    SIGNAL \Code_Bar:BUART:tx_ctrl_mark_last\ : bit;
    SIGNAL \Code_Bar:BUART:tx_fifo_empty\ : bit;
    SIGNAL \Code_Bar:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \Code_Bar:BUART:tx_shift_out\ : bit;
    SIGNAL \Code_Bar:BUART:tx_state_0\ : bit;
    SIGNAL \Code_Bar:BUART:tx_state_1\ : bit;
    SIGNAL \Code_Bar:BUART:tx_state_2\ : bit;
    SIGNAL \Code_Bar:BUART:tx_status_0\ : bit;
    SIGNAL \Code_Bar:BUART:tx_status_2\ : bit;
    SIGNAL \Code_Bar:BUART:txn\ : bit;
    SIGNAL \Code_Bar:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \Code_Bar:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \Code_Bar:Net_9\ : SIGNAL IS true;
    SIGNAL \Code_Bar:Net_9_local\ : bit;
    SIGNAL \I2C_1:Net_1109_0\ : bit;
    SIGNAL \I2C_1:Net_1109_0_SYNCOUT\ : bit;
    SIGNAL \I2C_1:Net_1109_1\ : bit;
    SIGNAL \I2C_1:Net_1109_1_SYNCOUT\ : bit;
    SIGNAL \I2C_1:Net_643_0\ : bit;
    SIGNAL \I2C_1:Net_697\ : bit;
    SIGNAL \I2C_1:sda_x_wire\ : bit;
    SIGNAL \LCD1:BUART:counter_load_not\ : bit;
    SIGNAL \LCD1:BUART:rx_bitclk_enable\ : bit;
    SIGNAL \LCD1:BUART:rx_count7_tc\ : bit;
    SIGNAL \LCD1:BUART:rx_count_0\ : bit;
    SIGNAL \LCD1:BUART:rx_count_1\ : bit;
    SIGNAL \LCD1:BUART:rx_count_2\ : bit;
    SIGNAL \LCD1:BUART:rx_counter_load\ : bit;
    SIGNAL \LCD1:BUART:rx_fifofull\ : bit;
    SIGNAL \LCD1:BUART:rx_fifonotempty\ : bit;
    SIGNAL \LCD1:BUART:rx_last\ : bit;
    SIGNAL \LCD1:BUART:rx_load_fifo\ : bit;
    SIGNAL \LCD1:BUART:rx_postpoll\ : bit;
    SIGNAL \LCD1:BUART:rx_state_0\ : bit;
    SIGNAL \LCD1:BUART:rx_state_2\ : bit;
    SIGNAL \LCD1:BUART:rx_state_3\ : bit;
    SIGNAL \LCD1:BUART:rx_state_stop1_reg\ : bit;
    SIGNAL \LCD1:BUART:rx_status_3\ : bit;
    SIGNAL \LCD1:BUART:rx_status_4\ : bit;
    SIGNAL \LCD1:BUART:rx_status_5\ : bit;
    SIGNAL \LCD1:BUART:tx_bitclk\ : bit;
    SIGNAL \LCD1:BUART:tx_bitclk_dp\ : bit;
    SIGNAL \LCD1:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \LCD1:BUART:tx_counter_dp\ : bit;
    SIGNAL \LCD1:BUART:tx_ctrl_mark_last\ : bit;
    SIGNAL \LCD1:BUART:tx_fifo_empty\ : bit;
    SIGNAL \LCD1:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \LCD1:BUART:tx_shift_out\ : bit;
    SIGNAL \LCD1:BUART:tx_state_0\ : bit;
    SIGNAL \LCD1:BUART:tx_state_1\ : bit;
    SIGNAL \LCD1:BUART:tx_state_2\ : bit;
    SIGNAL \LCD1:BUART:tx_status_0\ : bit;
    SIGNAL \LCD1:BUART:tx_status_2\ : bit;
    SIGNAL \LCD1:BUART:txn\ : bit;
    SIGNAL \LCD1:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \LCD1:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \LCD1:Net_9\ : SIGNAL IS true;
    SIGNAL \LCD1:Net_9_local\ : bit;
    SIGNAL \LCD2:BUART:counter_load_not\ : bit;
    SIGNAL \LCD2:BUART:rx_bitclk_enable\ : bit;
    SIGNAL \LCD2:BUART:rx_count7_tc\ : bit;
    SIGNAL \LCD2:BUART:rx_count_0\ : bit;
    SIGNAL \LCD2:BUART:rx_count_1\ : bit;
    SIGNAL \LCD2:BUART:rx_count_2\ : bit;
    SIGNAL \LCD2:BUART:rx_counter_load\ : bit;
    SIGNAL \LCD2:BUART:rx_fifofull\ : bit;
    SIGNAL \LCD2:BUART:rx_fifonotempty\ : bit;
    SIGNAL \LCD2:BUART:rx_last\ : bit;
    SIGNAL \LCD2:BUART:rx_load_fifo\ : bit;
    SIGNAL \LCD2:BUART:rx_postpoll\ : bit;
    SIGNAL \LCD2:BUART:rx_state_0\ : bit;
    SIGNAL \LCD2:BUART:rx_state_2\ : bit;
    SIGNAL \LCD2:BUART:rx_state_3\ : bit;
    SIGNAL \LCD2:BUART:rx_state_stop1_reg\ : bit;
    SIGNAL \LCD2:BUART:rx_status_3\ : bit;
    SIGNAL \LCD2:BUART:rx_status_4\ : bit;
    SIGNAL \LCD2:BUART:rx_status_5\ : bit;
    SIGNAL \LCD2:BUART:tx_bitclk\ : bit;
    SIGNAL \LCD2:BUART:tx_bitclk_dp\ : bit;
    SIGNAL \LCD2:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \LCD2:BUART:tx_counter_dp\ : bit;
    SIGNAL \LCD2:BUART:tx_ctrl_mark_last\ : bit;
    SIGNAL \LCD2:BUART:tx_fifo_empty\ : bit;
    SIGNAL \LCD2:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \LCD2:BUART:tx_shift_out\ : bit;
    SIGNAL \LCD2:BUART:tx_state_0\ : bit;
    SIGNAL \LCD2:BUART:tx_state_1\ : bit;
    SIGNAL \LCD2:BUART:tx_state_2\ : bit;
    SIGNAL \LCD2:BUART:tx_status_0\ : bit;
    SIGNAL \LCD2:BUART:tx_status_2\ : bit;
    SIGNAL \LCD2:BUART:txn\ : bit;
    SIGNAL \LCD2:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \LCD2:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \LCD2:Net_9\ : SIGNAL IS true;
    SIGNAL \LCD2:Net_9_local\ : bit;
    SIGNAL \Pump_AL:BUART:counter_load_not\ : bit;
    SIGNAL \Pump_AL:BUART:rx_bitclk_enable\ : bit;
    SIGNAL \Pump_AL:BUART:rx_count7_tc\ : bit;
    SIGNAL \Pump_AL:BUART:rx_count_0\ : bit;
    SIGNAL \Pump_AL:BUART:rx_count_1\ : bit;
    SIGNAL \Pump_AL:BUART:rx_count_2\ : bit;
    SIGNAL \Pump_AL:BUART:rx_counter_load\ : bit;
    SIGNAL \Pump_AL:BUART:rx_fifofull\ : bit;
    SIGNAL \Pump_AL:BUART:rx_fifonotempty\ : bit;
    SIGNAL \Pump_AL:BUART:rx_last\ : bit;
    SIGNAL \Pump_AL:BUART:rx_load_fifo\ : bit;
    SIGNAL \Pump_AL:BUART:rx_parity_bit\ : bit;
    SIGNAL \Pump_AL:BUART:rx_parity_error_pre\ : bit;
    SIGNAL \Pump_AL:BUART:rx_postpoll\ : bit;
    ATTRIBUTE soft OF \Pump_AL:BUART:rx_postpoll\ : SIGNAL IS 1;
    SIGNAL \Pump_AL:BUART:rx_state_0\ : bit;
    SIGNAL \Pump_AL:BUART:rx_state_2\ : bit;
    SIGNAL \Pump_AL:BUART:rx_state_3\ : bit;
    SIGNAL \Pump_AL:BUART:rx_state_stop1_reg\ : bit;
    SIGNAL \Pump_AL:BUART:rx_status_2\ : bit;
    SIGNAL \Pump_AL:BUART:rx_status_3\ : bit;
    SIGNAL \Pump_AL:BUART:rx_status_4\ : bit;
    SIGNAL \Pump_AL:BUART:rx_status_5\ : bit;
    SIGNAL \Pump_AL:BUART:tx_bitclk\ : bit;
    SIGNAL \Pump_AL:BUART:tx_bitclk_dp\ : bit;
    SIGNAL \Pump_AL:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \Pump_AL:BUART:tx_counter_dp\ : bit;
    SIGNAL \Pump_AL:BUART:tx_ctrl_mark_last\ : bit;
    SIGNAL \Pump_AL:BUART:tx_fifo_empty\ : bit;
    SIGNAL \Pump_AL:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \Pump_AL:BUART:tx_parity_bit\ : bit;
    SIGNAL \Pump_AL:BUART:tx_shift_out\ : bit;
    SIGNAL \Pump_AL:BUART:tx_state_0\ : bit;
    SIGNAL \Pump_AL:BUART:tx_state_1\ : bit;
    SIGNAL \Pump_AL:BUART:tx_state_2\ : bit;
    SIGNAL \Pump_AL:BUART:tx_status_0\ : bit;
    SIGNAL \Pump_AL:BUART:tx_status_2\ : bit;
    SIGNAL \Pump_AL:BUART:txn\ : bit;
    SIGNAL \Tag:BUART:counter_load_not\ : bit;
    SIGNAL \Tag:BUART:pollcount_0\ : bit;
    SIGNAL \Tag:BUART:pollcount_1\ : bit;
    SIGNAL \Tag:BUART:rx_bitclk_enable\ : bit;
    SIGNAL \Tag:BUART:rx_count7_tc\ : bit;
    SIGNAL \Tag:BUART:rx_count_0\ : bit;
    SIGNAL \Tag:BUART:rx_count_1\ : bit;
    SIGNAL \Tag:BUART:rx_count_2\ : bit;
    SIGNAL \Tag:BUART:rx_count_3\ : bit;
    SIGNAL \Tag:BUART:rx_count_4\ : bit;
    SIGNAL \Tag:BUART:rx_count_5\ : bit;
    SIGNAL \Tag:BUART:rx_count_6\ : bit;
    SIGNAL \Tag:BUART:rx_counter_load\ : bit;
    SIGNAL \Tag:BUART:rx_fifofull\ : bit;
    SIGNAL \Tag:BUART:rx_fifonotempty\ : bit;
    SIGNAL \Tag:BUART:rx_last\ : bit;
    SIGNAL \Tag:BUART:rx_load_fifo\ : bit;
    SIGNAL \Tag:BUART:rx_postpoll\ : bit;
    SIGNAL \Tag:BUART:rx_state_0\ : bit;
    SIGNAL \Tag:BUART:rx_state_2\ : bit;
    SIGNAL \Tag:BUART:rx_state_3\ : bit;
    SIGNAL \Tag:BUART:rx_state_stop1_reg\ : bit;
    SIGNAL \Tag:BUART:rx_status_3\ : bit;
    SIGNAL \Tag:BUART:rx_status_4\ : bit;
    SIGNAL \Tag:BUART:rx_status_5\ : bit;
    SIGNAL \Tag:BUART:tx_bitclk\ : bit;
    SIGNAL \Tag:BUART:tx_bitclk_dp\ : bit;
    SIGNAL \Tag:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \Tag:BUART:tx_counter_dp\ : bit;
    SIGNAL \Tag:BUART:tx_ctrl_mark_last\ : bit;
    SIGNAL \Tag:BUART:tx_fifo_empty\ : bit;
    SIGNAL \Tag:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \Tag:BUART:tx_shift_out\ : bit;
    SIGNAL \Tag:BUART:tx_state_0\ : bit;
    SIGNAL \Tag:BUART:tx_state_1\ : bit;
    SIGNAL \Tag:BUART:tx_state_2\ : bit;
    SIGNAL \Tag:BUART:tx_status_0\ : bit;
    SIGNAL \Tag:BUART:tx_status_2\ : bit;
    SIGNAL \Tag:BUART:txn\ : bit;
    SIGNAL \Tag:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \Tag:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \Tag:Net_9\ : SIGNAL IS true;
    SIGNAL \Tag:Net_9_local\ : bit;
    SIGNAL \Waitable_1:Net_261\ : bit;
    SIGNAL \Waitable_1:Net_51\ : bit;
    SIGNAL \Waitable_2:Net_261\ : bit;
    SIGNAL \Waitable_2:Net_51\ : bit;
    SIGNAL \Waitable_3:Net_261\ : bit;
    SIGNAL \Waitable_3:Net_51\ : bit;
    SIGNAL \Waitable_4:Net_261\ : bit;
    SIGNAL \Waitable_4:Net_51\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.clk_bus_glb_ff__sig\ : bit;
    SIGNAL \ClockBlock.dclk_glb_ff_6__sig\ : bit;
    ATTRIBUTE lib_model OF Rx_TW(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF Rx_TW(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF Tx_TW(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF Tx_TW(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF Rx_PL(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF Rx_PL(0) : LABEL IS "P5[4]";
    ATTRIBUTE lib_model OF Tx_PL(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF Tx_PL(0) : LABEL IS "P5[5]";
    ATTRIBUTE lib_model OF Rx_LCD1(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF Rx_LCD1(0) : LABEL IS "P15[5]";
    ATTRIBUTE lib_model OF Tx_LCD1(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF Tx_LCD1(0) : LABEL IS "P15[4]";
    ATTRIBUTE lib_model OF Tx_LCD2(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF Tx_LCD2(0) : LABEL IS "P6[2]";
    ATTRIBUTE lib_model OF Rx_LCD2(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF Rx_LCD2(0) : LABEL IS "P6[1]";
    ATTRIBUTE lib_model OF IB1(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF IB1(0) : LABEL IS "P5[7]";
    ATTRIBUTE lib_model OF IB2(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF IB2(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF Pin_B1(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF Pin_B1(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF Pin_B4(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF Pin_B4(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF Pin_B2(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF Pin_B2(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF Pin_B3(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF Pin_B3(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF SDA(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF SDA(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF SCL(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF SCL(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF Rx_Beagle(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF Rx_Beagle(0) : LABEL IS "P4[0]";
    ATTRIBUTE lib_model OF Tx_Beagle(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF Tx_Beagle(0) : LABEL IS "P4[1]";
    ATTRIBUTE lib_model OF Rx_Tag(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF Rx_Tag(0) : LABEL IS "P5[1]";
    ATTRIBUTE lib_model OF Tx_Tag(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF Tx_Tag(0) : LABEL IS "P5[2]";
    ATTRIBUTE lib_model OF Rs1(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF Rs1(0) : LABEL IS "P4[2]";
    ATTRIBUTE lib_model OF Rs2(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF Rs2(0) : LABEL IS "P4[3]";
    ATTRIBUTE lib_model OF Rs3(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF Rs3(0) : LABEL IS "P4[4]";
    ATTRIBUTE lib_model OF Rs4(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF Rs4(0) : LABEL IS "P4[5]";
    ATTRIBUTE lib_model OF Rs5(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF Rs5(0) : LABEL IS "P4[6]";
    ATTRIBUTE lib_model OF Net_1853 : LABEL IS "macrocell1";
    ATTRIBUTE lib_model OF \Pump_AL:BUART:counter_load_not\ : LABEL IS "macrocell2";
    ATTRIBUTE lib_model OF \Pump_AL:BUART:tx_bitclk_enable_pre\ : LABEL IS "macrocell3";
    ATTRIBUTE lib_model OF \Pump_AL:BUART:tx_status_0\ : LABEL IS "macrocell4";
    ATTRIBUTE lib_model OF \Pump_AL:BUART:tx_status_2\ : LABEL IS "macrocell5";
    ATTRIBUTE lib_model OF \Pump_AL:BUART:rx_counter_load\ : LABEL IS "macrocell6";
    ATTRIBUTE lib_model OF \Pump_AL:BUART:rx_postpoll\ : LABEL IS "macrocell7";
    ATTRIBUTE lib_model OF \Pump_AL:BUART:rx_status_4\ : LABEL IS "macrocell8";
    ATTRIBUTE lib_model OF \Pump_AL:BUART:rx_status_5\ : LABEL IS "macrocell9";
    ATTRIBUTE lib_model OF Net_1828 : LABEL IS "macrocell10";
    ATTRIBUTE lib_model OF \LCD1:BUART:counter_load_not\ : LABEL IS "macrocell11";
    ATTRIBUTE lib_model OF \LCD1:BUART:tx_bitclk_enable_pre\ : LABEL IS "macrocell12";
    ATTRIBUTE lib_model OF \LCD1:BUART:tx_status_0\ : LABEL IS "macrocell13";
    ATTRIBUTE lib_model OF \LCD1:BUART:tx_status_2\ : LABEL IS "macrocell14";
    ATTRIBUTE lib_model OF \LCD1:BUART:rx_counter_load\ : LABEL IS "macrocell15";
    ATTRIBUTE lib_model OF \LCD1:BUART:rx_postpoll\ : LABEL IS "macrocell16";
    ATTRIBUTE lib_model OF \LCD1:BUART:rx_status_4\ : LABEL IS "macrocell17";
    ATTRIBUTE lib_model OF \LCD1:BUART:rx_status_5\ : LABEL IS "macrocell18";
    ATTRIBUTE lib_model OF Net_1841 : LABEL IS "macrocell19";
    ATTRIBUTE lib_model OF \Code_Bar:BUART:counter_load_not\ : LABEL IS "macrocell20";
    ATTRIBUTE lib_model OF \Code_Bar:BUART:tx_bitclk_enable_pre\ : LABEL IS "macrocell21";
    ATTRIBUTE lib_model OF \Code_Bar:BUART:tx_status_0\ : LABEL IS "macrocell22";
    ATTRIBUTE lib_model OF \Code_Bar:BUART:tx_status_2\ : LABEL IS "macrocell23";
    ATTRIBUTE lib_model OF \Code_Bar:BUART:rx_counter_load\ : LABEL IS "macrocell24";
    ATTRIBUTE lib_model OF \Code_Bar:BUART:rx_postpoll\ : LABEL IS "macrocell25";
    ATTRIBUTE lib_model OF \Code_Bar:BUART:rx_status_4\ : LABEL IS "macrocell26";
    ATTRIBUTE lib_model OF \Code_Bar:BUART:rx_status_5\ : LABEL IS "macrocell27";
    ATTRIBUTE lib_model OF Net_1815 : LABEL IS "macrocell28";
    ATTRIBUTE lib_model OF \LCD2:BUART:counter_load_not\ : LABEL IS "macrocell29";
    ATTRIBUTE lib_model OF \LCD2:BUART:tx_bitclk_enable_pre\ : LABEL IS "macrocell30";
    ATTRIBUTE lib_model OF \LCD2:BUART:tx_status_0\ : LABEL IS "macrocell31";
    ATTRIBUTE lib_model OF \LCD2:BUART:tx_status_2\ : LABEL IS "macrocell32";
    ATTRIBUTE lib_model OF \LCD2:BUART:rx_counter_load\ : LABEL IS "macrocell33";
    ATTRIBUTE lib_model OF \LCD2:BUART:rx_postpoll\ : LABEL IS "macrocell34";
    ATTRIBUTE lib_model OF \LCD2:BUART:rx_status_4\ : LABEL IS "macrocell35";
    ATTRIBUTE lib_model OF \LCD2:BUART:rx_status_5\ : LABEL IS "macrocell36";
    ATTRIBUTE lib_model OF Net_1764 : LABEL IS "macrocell37";
    ATTRIBUTE lib_model OF \Beagle:BUART:counter_load_not\ : LABEL IS "macrocell38";
    ATTRIBUTE lib_model OF \Beagle:BUART:tx_bitclk_enable_pre\ : LABEL IS "macrocell39";
    ATTRIBUTE lib_model OF \Beagle:BUART:tx_status_0\ : LABEL IS "macrocell40";
    ATTRIBUTE lib_model OF \Beagle:BUART:tx_status_2\ : LABEL IS "macrocell41";
    ATTRIBUTE lib_model OF \Beagle:BUART:rx_counter_load\ : LABEL IS "macrocell42";
    ATTRIBUTE lib_model OF \Beagle:BUART:rx_postpoll\ : LABEL IS "macrocell43";
    ATTRIBUTE lib_model OF \Beagle:BUART:rx_status_4\ : LABEL IS "macrocell44";
    ATTRIBUTE lib_model OF \Beagle:BUART:rx_status_5\ : LABEL IS "macrocell45";
    ATTRIBUTE lib_model OF Net_1750 : LABEL IS "macrocell46";
    ATTRIBUTE lib_model OF \Tag:BUART:counter_load_not\ : LABEL IS "macrocell47";
    ATTRIBUTE lib_model OF \Tag:BUART:tx_bitclk_enable_pre\ : LABEL IS "macrocell48";
    ATTRIBUTE lib_model OF \Tag:BUART:tx_status_0\ : LABEL IS "macrocell49";
    ATTRIBUTE lib_model OF \Tag:BUART:tx_status_2\ : LABEL IS "macrocell50";
    ATTRIBUTE lib_model OF \Tag:BUART:rx_counter_load\ : LABEL IS "macrocell51";
    ATTRIBUTE lib_model OF \Tag:BUART:rx_postpoll\ : LABEL IS "macrocell52";
    ATTRIBUTE lib_model OF \Tag:BUART:rx_status_4\ : LABEL IS "macrocell53";
    ATTRIBUTE lib_model OF \Tag:BUART:rx_status_5\ : LABEL IS "macrocell54";
    ATTRIBUTE lib_model OF \Pump_AL:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE lib_model OF \Pump_AL:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell2";
    ATTRIBUTE lib_model OF \Pump_AL:BUART:sTX:TxSts\ : LABEL IS "statusicell1";
    ATTRIBUTE lib_model OF \Pump_AL:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE lib_model OF \Pump_AL:BUART:sRX:RxSts\ : LABEL IS "statusicell2";
    ATTRIBUTE lib_model OF \LCD1:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE lib_model OF \LCD1:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell5";
    ATTRIBUTE lib_model OF \LCD1:BUART:sTX:TxSts\ : LABEL IS "statusicell3";
    ATTRIBUTE lib_model OF \LCD1:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE lib_model OF \LCD1:BUART:sRX:RxSts\ : LABEL IS "statusicell4";
    ATTRIBUTE lib_model OF \Code_Bar:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE lib_model OF \Code_Bar:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell8";
    ATTRIBUTE lib_model OF \Code_Bar:BUART:sTX:TxSts\ : LABEL IS "statusicell5";
    ATTRIBUTE lib_model OF \Code_Bar:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell9";
    ATTRIBUTE lib_model OF \Code_Bar:BUART:sRX:RxSts\ : LABEL IS "statusicell6";
    ATTRIBUTE lib_model OF \LCD2:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell10";
    ATTRIBUTE lib_model OF \LCD2:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell11";
    ATTRIBUTE lib_model OF \LCD2:BUART:sTX:TxSts\ : LABEL IS "statusicell7";
    ATTRIBUTE lib_model OF \LCD2:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell12";
    ATTRIBUTE lib_model OF \LCD2:BUART:sRX:RxSts\ : LABEL IS "statusicell8";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell55";
    ATTRIBUTE lib_model OF \Beagle:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell13";
    ATTRIBUTE lib_model OF \Beagle:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell14";
    ATTRIBUTE lib_model OF \Beagle:BUART:sTX:TxSts\ : LABEL IS "statusicell9";
    ATTRIBUTE lib_model OF \Beagle:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell15";
    ATTRIBUTE lib_model OF \Beagle:BUART:sRX:RxSts\ : LABEL IS "statusicell10";
    ATTRIBUTE lib_model OF \Tag:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell16";
    ATTRIBUTE lib_model OF \Tag:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell17";
    ATTRIBUTE lib_model OF \Tag:BUART:sTX:TxSts\ : LABEL IS "statusicell11";
    ATTRIBUTE lib_model OF \Tag:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell18";
    ATTRIBUTE lib_model OF \Tag:BUART:sRX:RxSts\ : LABEL IS "statusicell12";
    ATTRIBUTE lib_model OF \Pump_AL:BUART:txn\ : LABEL IS "macrocell56";
    ATTRIBUTE lib_model OF \Pump_AL:BUART:tx_state_1\ : LABEL IS "macrocell57";
    ATTRIBUTE lib_model OF \Pump_AL:BUART:tx_state_0\ : LABEL IS "macrocell58";
    ATTRIBUTE lib_model OF \Pump_AL:BUART:tx_state_2\ : LABEL IS "macrocell59";
    ATTRIBUTE lib_model OF \Pump_AL:BUART:tx_bitclk\ : LABEL IS "macrocell60";
    ATTRIBUTE lib_model OF \Pump_AL:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell61";
    ATTRIBUTE lib_model OF \Pump_AL:BUART:tx_parity_bit\ : LABEL IS "macrocell62";
    ATTRIBUTE lib_model OF \Pump_AL:BUART:rx_state_0\ : LABEL IS "macrocell63";
    ATTRIBUTE lib_model OF \Pump_AL:BUART:rx_load_fifo\ : LABEL IS "macrocell64";
    ATTRIBUTE lib_model OF \Pump_AL:BUART:rx_state_3\ : LABEL IS "macrocell65";
    ATTRIBUTE lib_model OF \Pump_AL:BUART:rx_state_2\ : LABEL IS "macrocell66";
    ATTRIBUTE lib_model OF \Pump_AL:BUART:rx_bitclk_enable\ : LABEL IS "macrocell67";
    ATTRIBUTE lib_model OF \Pump_AL:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell68";
    ATTRIBUTE lib_model OF MODIN1_1 : LABEL IS "macrocell69";
    ATTRIBUTE lib_model OF MODIN1_0 : LABEL IS "macrocell70";
    ATTRIBUTE lib_model OF \Pump_AL:BUART:rx_status_2\ : LABEL IS "macrocell71";
    ATTRIBUTE lib_model OF \Pump_AL:BUART:rx_status_3\ : LABEL IS "macrocell72";
    ATTRIBUTE lib_model OF \Pump_AL:BUART:rx_parity_error_pre\ : LABEL IS "macrocell73";
    ATTRIBUTE lib_model OF \Pump_AL:BUART:rx_last\ : LABEL IS "macrocell74";
    ATTRIBUTE lib_model OF \Pump_AL:BUART:rx_parity_bit\ : LABEL IS "macrocell75";
    ATTRIBUTE lib_model OF \LCD1:BUART:txn\ : LABEL IS "macrocell76";
    ATTRIBUTE lib_model OF \LCD1:BUART:tx_state_1\ : LABEL IS "macrocell77";
    ATTRIBUTE lib_model OF \LCD1:BUART:tx_state_0\ : LABEL IS "macrocell78";
    ATTRIBUTE lib_model OF \LCD1:BUART:tx_state_2\ : LABEL IS "macrocell79";
    ATTRIBUTE lib_model OF \LCD1:BUART:tx_bitclk\ : LABEL IS "macrocell80";
    ATTRIBUTE lib_model OF \LCD1:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell81";
    ATTRIBUTE lib_model OF \LCD1:BUART:rx_state_0\ : LABEL IS "macrocell82";
    ATTRIBUTE lib_model OF \LCD1:BUART:rx_load_fifo\ : LABEL IS "macrocell83";
    ATTRIBUTE lib_model OF \LCD1:BUART:rx_state_3\ : LABEL IS "macrocell84";
    ATTRIBUTE lib_model OF \LCD1:BUART:rx_state_2\ : LABEL IS "macrocell85";
    ATTRIBUTE lib_model OF \LCD1:BUART:rx_bitclk_enable\ : LABEL IS "macrocell86";
    ATTRIBUTE lib_model OF \LCD1:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell87";
    ATTRIBUTE lib_model OF MODIN5_1 : LABEL IS "macrocell88";
    ATTRIBUTE lib_model OF MODIN5_0 : LABEL IS "macrocell89";
    ATTRIBUTE lib_model OF \LCD1:BUART:rx_status_3\ : LABEL IS "macrocell90";
    ATTRIBUTE lib_model OF \LCD1:BUART:rx_last\ : LABEL IS "macrocell91";
    ATTRIBUTE lib_model OF \Code_Bar:BUART:txn\ : LABEL IS "macrocell92";
    ATTRIBUTE lib_model OF \Code_Bar:BUART:tx_state_1\ : LABEL IS "macrocell93";
    ATTRIBUTE lib_model OF \Code_Bar:BUART:tx_state_0\ : LABEL IS "macrocell94";
    ATTRIBUTE lib_model OF \Code_Bar:BUART:tx_state_2\ : LABEL IS "macrocell95";
    ATTRIBUTE lib_model OF \Code_Bar:BUART:tx_bitclk\ : LABEL IS "macrocell96";
    ATTRIBUTE lib_model OF \Code_Bar:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell97";
    ATTRIBUTE lib_model OF \Code_Bar:BUART:rx_state_0\ : LABEL IS "macrocell98";
    ATTRIBUTE lib_model OF \Code_Bar:BUART:rx_load_fifo\ : LABEL IS "macrocell99";
    ATTRIBUTE lib_model OF \Code_Bar:BUART:rx_state_3\ : LABEL IS "macrocell100";
    ATTRIBUTE lib_model OF \Code_Bar:BUART:rx_state_2\ : LABEL IS "macrocell101";
    ATTRIBUTE lib_model OF \Code_Bar:BUART:rx_bitclk_enable\ : LABEL IS "macrocell102";
    ATTRIBUTE lib_model OF \Code_Bar:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell103";
    ATTRIBUTE lib_model OF MODIN9_1 : LABEL IS "macrocell104";
    ATTRIBUTE lib_model OF MODIN9_0 : LABEL IS "macrocell105";
    ATTRIBUTE lib_model OF \Code_Bar:BUART:rx_status_3\ : LABEL IS "macrocell106";
    ATTRIBUTE lib_model OF \Code_Bar:BUART:rx_last\ : LABEL IS "macrocell107";
    ATTRIBUTE lib_model OF \LCD2:BUART:txn\ : LABEL IS "macrocell108";
    ATTRIBUTE lib_model OF \LCD2:BUART:tx_state_1\ : LABEL IS "macrocell109";
    ATTRIBUTE lib_model OF \LCD2:BUART:tx_state_0\ : LABEL IS "macrocell110";
    ATTRIBUTE lib_model OF \LCD2:BUART:tx_state_2\ : LABEL IS "macrocell111";
    ATTRIBUTE lib_model OF \LCD2:BUART:tx_bitclk\ : LABEL IS "macrocell112";
    ATTRIBUTE lib_model OF \LCD2:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell113";
    ATTRIBUTE lib_model OF \LCD2:BUART:rx_state_0\ : LABEL IS "macrocell114";
    ATTRIBUTE lib_model OF \LCD2:BUART:rx_load_fifo\ : LABEL IS "macrocell115";
    ATTRIBUTE lib_model OF \LCD2:BUART:rx_state_3\ : LABEL IS "macrocell116";
    ATTRIBUTE lib_model OF \LCD2:BUART:rx_state_2\ : LABEL IS "macrocell117";
    ATTRIBUTE lib_model OF \LCD2:BUART:rx_bitclk_enable\ : LABEL IS "macrocell118";
    ATTRIBUTE lib_model OF \LCD2:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell119";
    ATTRIBUTE lib_model OF MODIN13_1 : LABEL IS "macrocell120";
    ATTRIBUTE lib_model OF MODIN13_0 : LABEL IS "macrocell121";
    ATTRIBUTE lib_model OF \LCD2:BUART:rx_status_3\ : LABEL IS "macrocell122";
    ATTRIBUTE lib_model OF \LCD2:BUART:rx_last\ : LABEL IS "macrocell123";
    ATTRIBUTE lib_model OF \Beagle:BUART:txn\ : LABEL IS "macrocell124";
    ATTRIBUTE lib_model OF \Beagle:BUART:tx_state_1\ : LABEL IS "macrocell125";
    ATTRIBUTE lib_model OF \Beagle:BUART:tx_state_0\ : LABEL IS "macrocell126";
    ATTRIBUTE lib_model OF \Beagle:BUART:tx_state_2\ : LABEL IS "macrocell127";
    ATTRIBUTE lib_model OF \Beagle:BUART:tx_bitclk\ : LABEL IS "macrocell128";
    ATTRIBUTE lib_model OF \Beagle:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell129";
    ATTRIBUTE lib_model OF \Beagle:BUART:rx_state_0\ : LABEL IS "macrocell130";
    ATTRIBUTE lib_model OF \Beagle:BUART:rx_load_fifo\ : LABEL IS "macrocell131";
    ATTRIBUTE lib_model OF \Beagle:BUART:rx_state_3\ : LABEL IS "macrocell132";
    ATTRIBUTE lib_model OF \Beagle:BUART:rx_state_2\ : LABEL IS "macrocell133";
    ATTRIBUTE lib_model OF \Beagle:BUART:rx_bitclk_enable\ : LABEL IS "macrocell134";
    ATTRIBUTE lib_model OF \Beagle:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell135";
    ATTRIBUTE lib_model OF MODIN17_1 : LABEL IS "macrocell136";
    ATTRIBUTE lib_model OF MODIN17_0 : LABEL IS "macrocell137";
    ATTRIBUTE lib_model OF \Beagle:BUART:rx_status_3\ : LABEL IS "macrocell138";
    ATTRIBUTE lib_model OF \Beagle:BUART:rx_last\ : LABEL IS "macrocell139";
    ATTRIBUTE lib_model OF \Tag:BUART:txn\ : LABEL IS "macrocell140";
    ATTRIBUTE lib_model OF \Tag:BUART:tx_state_1\ : LABEL IS "macrocell141";
    ATTRIBUTE lib_model OF \Tag:BUART:tx_state_0\ : LABEL IS "macrocell142";
    ATTRIBUTE lib_model OF \Tag:BUART:tx_state_2\ : LABEL IS "macrocell143";
    ATTRIBUTE lib_model OF \Tag:BUART:tx_bitclk\ : LABEL IS "macrocell144";
    ATTRIBUTE lib_model OF \Tag:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell145";
    ATTRIBUTE lib_model OF \Tag:BUART:rx_state_0\ : LABEL IS "macrocell146";
    ATTRIBUTE lib_model OF \Tag:BUART:rx_load_fifo\ : LABEL IS "macrocell147";
    ATTRIBUTE lib_model OF \Tag:BUART:rx_state_3\ : LABEL IS "macrocell148";
    ATTRIBUTE lib_model OF \Tag:BUART:rx_state_2\ : LABEL IS "macrocell149";
    ATTRIBUTE lib_model OF \Tag:BUART:rx_bitclk_enable\ : LABEL IS "macrocell150";
    ATTRIBUTE lib_model OF \Tag:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell151";
    ATTRIBUTE lib_model OF \Tag:BUART:pollcount_1\ : LABEL IS "macrocell152";
    ATTRIBUTE lib_model OF \Tag:BUART:pollcount_0\ : LABEL IS "macrocell153";
    ATTRIBUTE lib_model OF \Tag:BUART:rx_status_3\ : LABEL IS "macrocell154";
    ATTRIBUTE lib_model OF \Tag:BUART:rx_last\ : LABEL IS "macrocell155";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF count7cell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF count7cell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF count7cell : COMPONENT IS "reset";
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF datapathcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF datapathcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF datapathcell : COMPONENT IS "reset";
    ATTRIBUTE udb_chain OF datapathcell : COMPONENT IS "ce0i,ce0,cl0i,cl0,z0i,z0,ff0i,ff0,ce1i,ce1,cl1i,cl1,z1i,z1,ff1i,ff1,cap0i,cap0,cap1i,cap1,ci,co_msb,sir,sol_msb,cfbi,cfbo,sil,sor,cmsbi,cmsbo";
    ATTRIBUTE chain_lsb OF datapathcell : COMPONENT IS "ce0i,cl0i,z0i,ff0i,ce1i,cl1i,z1i,ff1i,cap0i,cap1i,ci,sir,cfbi,sor,cmsbo";
    ATTRIBUTE chain_msb OF datapathcell : COMPONENT IS "ce0,cl0,z0,ff0,ce1,cl1,z1,ff1,cap0,cap1,co_msb,sol_msb,cfbo,sil,cmsbi";
    COMPONENT i2ccell
        PORT (
            clock : IN std_ulogic;
            scl_in : IN std_ulogic;
            sda_in : IN std_ulogic;
            scl_out : OUT std_ulogic;
            sda_out : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF macrocell : COMPONENT IS "clock_0";
    ATTRIBUTE udb_clken OF macrocell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF macrocell : COMPONENT IS "ar_0";
    ATTRIBUTE udb_preset OF macrocell : COMPONENT IS "ap_0";
    ATTRIBUTE udb_chain OF macrocell : COMPONENT IS "cin,cout";
    ATTRIBUTE chain_lsb OF macrocell : COMPONENT IS "cin";
    ATTRIBUTE chain_msb OF macrocell : COMPONENT IS "cout";
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statusicell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statusicell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statusicell : COMPONENT IS "reset";
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF synccell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF synccell : COMPONENT IS "clk_en";
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => \Beagle:Net_9\,
            dclk_0 => \Beagle:Net_9_local\,
            dclk_glb_1 => \LCD1:Net_9\,
            dclk_1 => \LCD1:Net_9_local\,
            dclk_glb_2 => \Tag:Net_9\,
            dclk_2 => \Tag:Net_9_local\,
            dclk_glb_3 => \LCD2:Net_9\,
            dclk_3 => \LCD2:Net_9_local\,
            dclk_glb_4 => \Code_Bar:Net_9\,
            dclk_4 => \Code_Bar:Net_9_local\,
            dclk_glb_5 => Net_1878,
            dclk_5 => Net_1878_local,
            dclk_glb_6 => Net_1410,
            dclk_6 => Net_1410_local,
            clk_bus_glb_ff => \ClockBlock.clk_bus_glb_ff__sig\,
            dclk_glb_ff_6 => \ClockBlock.dclk_glb_ff_6__sig\);

    Rx_TW:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_TW(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_TW",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_TW(0)__PA,
            oe => open,
            fb => Net_1854,
            pad_in => Rx_TW(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_TW:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_TW(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_TW",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_TW(0)__PA,
            oe => open,
            pin_input => Net_1853,
            pad_out => Tx_TW(0)_PAD,
            pad_in => Tx_TW(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_PL:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "68b0ca42-54f5-4477-bd9e-4f25c5856533",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_PL(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_PL",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_PL(0)__PA,
            oe => open,
            fb => Net_1842,
            pad_in => Rx_PL(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_PL:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3737703a-0410-4117-82c5-126b43246453",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_PL(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_PL",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_PL(0)__PA,
            oe => open,
            pin_input => Net_1841,
            pad_out => Tx_PL(0)_PAD,
            pad_in => Tx_PL(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_LCD1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "55465e8d-b2a9-4226-8775-bd3e7997dcec",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_LCD1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_LCD1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_LCD1(0)__PA,
            oe => open,
            fb => Net_1829,
            pad_in => Rx_LCD1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_LCD1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "4885ade4-42ba-4b2d-bce7-ba7376bb23c2",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_LCD1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_LCD1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_LCD1(0)__PA,
            oe => open,
            pin_input => Net_1828,
            pad_out => Tx_LCD1(0)_PAD,
            pad_in => Tx_LCD1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_LCD2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "50da43e5-87d1-4095-b657-c5b5fc7cf7ab",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_LCD2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_LCD2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_LCD2(0)__PA,
            oe => open,
            pin_input => Net_1815,
            pad_out => Tx_LCD2(0)_PAD,
            pad_in => Tx_LCD2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_LCD2:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "69635696-c5c7-4dc9-9389-3054be599ba2",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_LCD2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_LCD2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_LCD2(0)__PA,
            oe => open,
            fb => Net_1816,
            pad_in => Rx_LCD2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    IB1:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "5c1decb5-69e3-4a8d-bb0c-281221d15217",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    IB1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "IB1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => IB1(0)__PA,
            oe => open,
            pad_in => IB1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    IB2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b2ce9cbb-42ba-452e-8a5b-36a7a42e7d78",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    IB2(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "IB2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => IB2(0)__PA,
            oe => open,
            pad_in => IB2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_B1:logicalport
        GENERIC MAP(
            drive_mode => "111",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Pin_B1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_B1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_B1(0)__PA,
            oe => open,
            pad_in => Pin_B1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_B4:logicalport
        GENERIC MAP(
            drive_mode => "111",
            ibuf_enabled => "1",
            id => "83585ae9-eb6f-45e1-b776-11e6afd290e4",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Pin_B4(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_B4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_B4(0)__PA,
            oe => open,
            pad_in => Pin_B4(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_B2:logicalport
        GENERIC MAP(
            drive_mode => "111",
            ibuf_enabled => "1",
            id => "b1996d6a-d537-42ee-879b-a7fca118b7a4",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Pin_B2(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_B2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_B2(0)__PA,
            oe => open,
            pad_in => Pin_B2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_B3:logicalport
        GENERIC MAP(
            drive_mode => "111",
            ibuf_enabled => "1",
            id => "7aea6b1e-a010-4b6b-8cc6-eeb2b40b041b",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Pin_B3(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_B3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_B3(0)__PA,
            oe => open,
            pad_in => Pin_B3(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SDA:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "22863ebe-a37b-476f-b252-6e49a8c00b12",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SDA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SDA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SDA(0)__PA,
            oe => open,
            fb => \I2C_1:Net_1109_1\,
            pin_input => \I2C_1:sda_x_wire\,
            pad_out => SDA(0)_PAD,
            pad_in => SDA(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCL:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "02f2cf2c-2c7a-49df-9246-7a3435c21be3",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SCL(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCL",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCL(0)__PA,
            oe => open,
            fb => \I2C_1:Net_1109_0\,
            pin_input => \I2C_1:Net_643_0\,
            pad_out => SCL(0)_PAD,
            pad_in => SCL(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_Beagle:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "baa4069d-e775-47a7-b87b-4a0d7194f1aa",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_Beagle(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_Beagle",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_Beagle(0)__PA,
            oe => open,
            fb => Net_1769,
            pad_in => Rx_Beagle(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_Beagle:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "5d1a7efd-d3d7-460c-b195-fb290b7c0578",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_Beagle(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_Beagle",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_Beagle(0)__PA,
            oe => open,
            pin_input => Net_1764,
            pad_out => Tx_Beagle(0)_PAD,
            pad_in => Tx_Beagle(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_Tag:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "e0f18925-8633-4832-baae-54b802b3bd1b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_Tag(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_Tag",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_Tag(0)__PA,
            oe => open,
            fb => Net_1751,
            pad_in => Rx_Tag(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_Tag:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_Tag(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_Tag",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_Tag(0)__PA,
            oe => open,
            pin_input => Net_1750,
            pad_out => Tx_Tag(0)_PAD,
            pad_in => Tx_Tag(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rs1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "68dc54e6-404b-4057-b277-e126de5f90a6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Rs1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rs1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Rs1(0)__PA,
            oe => open,
            pad_in => Rs1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rs2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "cf4c5dae-ce13-4f06-bb2d-17058331586e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Rs2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rs2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Rs2(0)__PA,
            oe => open,
            pad_in => Rs2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rs3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "301f5f63-da9c-4e35-af8a-6f71b8f6a45a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Rs3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rs3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Rs3(0)__PA,
            oe => open,
            pad_in => Rs3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rs4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f5a1f38c-c557-4ea5-8e16-266dcd767684",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Rs4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rs4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Rs4(0)__PA,
            oe => open,
            pad_in => Rs4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rs5:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "81dc528f-900f-4f0c-85d2-a5700522c740",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Rs5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rs5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Rs5(0)__PA,
            oe => open,
            pad_in => Rs5(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_1853:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_1853,
            main_0 => \Pump_AL:BUART:txn\);

    \Pump_AL:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * !main_1 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \Pump_AL:BUART:counter_load_not\,
            main_0 => \Pump_AL:BUART:tx_state_1\,
            main_1 => \Pump_AL:BUART:tx_state_0\,
            main_2 => \Pump_AL:BUART:tx_state_2\,
            main_3 => \Pump_AL:BUART:tx_bitclk\);

    \Pump_AL:BUART:tx_bitclk_enable_pre\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \Pump_AL:BUART:tx_bitclk_enable_pre\,
            main_0 => \Pump_AL:BUART:tx_bitclk_dp\);

    \Pump_AL:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \Pump_AL:BUART:tx_status_0\,
            main_0 => \Pump_AL:BUART:tx_state_1\,
            main_1 => \Pump_AL:BUART:tx_state_0\,
            main_2 => \Pump_AL:BUART:tx_fifo_empty\,
            main_3 => \Pump_AL:BUART:tx_state_2\,
            main_4 => \Pump_AL:BUART:tx_bitclk\);

    \Pump_AL:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \Pump_AL:BUART:tx_status_2\,
            main_0 => \Pump_AL:BUART:tx_fifo_notfull\);

    \Pump_AL:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \Pump_AL:BUART:rx_counter_load\,
            main_0 => \Pump_AL:BUART:tx_ctrl_mark_last\,
            main_1 => \Pump_AL:BUART:rx_state_0\,
            main_2 => \Pump_AL:BUART:rx_state_3\,
            main_3 => \Pump_AL:BUART:rx_state_2\);

    \Pump_AL:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0) + (main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \Pump_AL:BUART:rx_postpoll\,
            main_0 => MODIN1_1,
            main_1 => MODIN1_0,
            main_2 => Net_1854_SYNCOUT);

    \Pump_AL:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Pump_AL:BUART:rx_status_4\,
            main_0 => \Pump_AL:BUART:rx_load_fifo\,
            main_1 => \Pump_AL:BUART:rx_fifofull\);

    \Pump_AL:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Pump_AL:BUART:rx_status_5\,
            main_0 => \Pump_AL:BUART:rx_fifonotempty\,
            main_1 => \Pump_AL:BUART:rx_state_stop1_reg\);

    Net_1828:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_1828,
            main_0 => \LCD1:BUART:txn\);

    \LCD1:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * !main_1 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:counter_load_not\,
            main_0 => \LCD1:BUART:tx_state_1\,
            main_1 => \LCD1:BUART:tx_state_0\,
            main_2 => \LCD1:BUART:tx_state_2\,
            main_3 => \LCD1:BUART:tx_bitclk\);

    \LCD1:BUART:tx_bitclk_enable_pre\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:tx_bitclk_enable_pre\,
            main_0 => \LCD1:BUART:tx_bitclk_dp\);

    \LCD1:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:tx_status_0\,
            main_0 => \LCD1:BUART:tx_state_1\,
            main_1 => \LCD1:BUART:tx_state_0\,
            main_2 => \LCD1:BUART:tx_fifo_empty\,
            main_3 => \LCD1:BUART:tx_state_2\,
            main_4 => \LCD1:BUART:tx_bitclk\);

    \LCD1:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:tx_status_2\,
            main_0 => \LCD1:BUART:tx_fifo_notfull\);

    \LCD1:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:rx_counter_load\,
            main_0 => \LCD1:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD1:BUART:rx_state_0\,
            main_2 => \LCD1:BUART:rx_state_3\,
            main_3 => \LCD1:BUART:rx_state_2\);

    \LCD1:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:rx_postpoll\,
            main_0 => MODIN5_1,
            main_1 => MODIN5_0,
            main_2 => Net_1829_SYNCOUT);

    \LCD1:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:rx_status_4\,
            main_0 => \LCD1:BUART:rx_load_fifo\,
            main_1 => \LCD1:BUART:rx_fifofull\);

    \LCD1:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:rx_status_5\,
            main_0 => \LCD1:BUART:rx_fifonotempty\,
            main_1 => \LCD1:BUART:rx_state_stop1_reg\);

    Net_1841:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_1841,
            main_0 => \Code_Bar:BUART:txn\);

    \Code_Bar:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * !main_1 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \Code_Bar:BUART:counter_load_not\,
            main_0 => \Code_Bar:BUART:tx_state_1\,
            main_1 => \Code_Bar:BUART:tx_state_0\,
            main_2 => \Code_Bar:BUART:tx_state_2\,
            main_3 => \Code_Bar:BUART:tx_bitclk\);

    \Code_Bar:BUART:tx_bitclk_enable_pre\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \Code_Bar:BUART:tx_bitclk_enable_pre\,
            main_0 => \Code_Bar:BUART:tx_bitclk_dp\);

    \Code_Bar:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \Code_Bar:BUART:tx_status_0\,
            main_0 => \Code_Bar:BUART:tx_state_1\,
            main_1 => \Code_Bar:BUART:tx_state_0\,
            main_2 => \Code_Bar:BUART:tx_fifo_empty\,
            main_3 => \Code_Bar:BUART:tx_state_2\,
            main_4 => \Code_Bar:BUART:tx_bitclk\);

    \Code_Bar:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \Code_Bar:BUART:tx_status_2\,
            main_0 => \Code_Bar:BUART:tx_fifo_notfull\);

    \Code_Bar:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \Code_Bar:BUART:rx_counter_load\,
            main_0 => \Code_Bar:BUART:tx_ctrl_mark_last\,
            main_1 => \Code_Bar:BUART:rx_state_0\,
            main_2 => \Code_Bar:BUART:rx_state_3\,
            main_3 => \Code_Bar:BUART:rx_state_2\);

    \Code_Bar:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \Code_Bar:BUART:rx_postpoll\,
            main_0 => MODIN9_1,
            main_1 => MODIN9_0,
            main_2 => Net_1842_SYNCOUT);

    \Code_Bar:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Code_Bar:BUART:rx_status_4\,
            main_0 => \Code_Bar:BUART:rx_load_fifo\,
            main_1 => \Code_Bar:BUART:rx_fifofull\);

    \Code_Bar:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Code_Bar:BUART:rx_status_5\,
            main_0 => \Code_Bar:BUART:rx_fifonotempty\,
            main_1 => \Code_Bar:BUART:rx_state_stop1_reg\);

    Net_1815:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_1815,
            main_0 => \LCD2:BUART:txn\);

    \LCD2:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * !main_1 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:counter_load_not\,
            main_0 => \LCD2:BUART:tx_state_1\,
            main_1 => \LCD2:BUART:tx_state_0\,
            main_2 => \LCD2:BUART:tx_state_2\,
            main_3 => \LCD2:BUART:tx_bitclk\);

    \LCD2:BUART:tx_bitclk_enable_pre\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:tx_bitclk_enable_pre\,
            main_0 => \LCD2:BUART:tx_bitclk_dp\);

    \LCD2:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:tx_status_0\,
            main_0 => \LCD2:BUART:tx_state_1\,
            main_1 => \LCD2:BUART:tx_state_0\,
            main_2 => \LCD2:BUART:tx_fifo_empty\,
            main_3 => \LCD2:BUART:tx_state_2\,
            main_4 => \LCD2:BUART:tx_bitclk\);

    \LCD2:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:tx_status_2\,
            main_0 => \LCD2:BUART:tx_fifo_notfull\);

    \LCD2:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:rx_counter_load\,
            main_0 => \LCD2:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD2:BUART:rx_state_0\,
            main_2 => \LCD2:BUART:rx_state_3\,
            main_3 => \LCD2:BUART:rx_state_2\);

    \LCD2:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:rx_postpoll\,
            main_0 => MODIN13_1,
            main_1 => MODIN13_0,
            main_2 => Net_1816_SYNCOUT);

    \LCD2:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:rx_status_4\,
            main_0 => \LCD2:BUART:rx_load_fifo\,
            main_1 => \LCD2:BUART:rx_fifofull\);

    \LCD2:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:rx_status_5\,
            main_0 => \LCD2:BUART:rx_fifonotempty\,
            main_1 => \LCD2:BUART:rx_state_stop1_reg\);

    Net_1764:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_1764,
            main_0 => \Beagle:BUART:txn\);

    \Beagle:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * !main_1 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \Beagle:BUART:counter_load_not\,
            main_0 => \Beagle:BUART:tx_state_1\,
            main_1 => \Beagle:BUART:tx_state_0\,
            main_2 => \Beagle:BUART:tx_state_2\,
            main_3 => \Beagle:BUART:tx_bitclk\);

    \Beagle:BUART:tx_bitclk_enable_pre\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \Beagle:BUART:tx_bitclk_enable_pre\,
            main_0 => \Beagle:BUART:tx_bitclk_dp\);

    \Beagle:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \Beagle:BUART:tx_status_0\,
            main_0 => \Beagle:BUART:tx_state_1\,
            main_1 => \Beagle:BUART:tx_state_0\,
            main_2 => \Beagle:BUART:tx_fifo_empty\,
            main_3 => \Beagle:BUART:tx_state_2\,
            main_4 => \Beagle:BUART:tx_bitclk\);

    \Beagle:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \Beagle:BUART:tx_status_2\,
            main_0 => \Beagle:BUART:tx_fifo_notfull\);

    \Beagle:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \Beagle:BUART:rx_counter_load\,
            main_0 => \Beagle:BUART:tx_ctrl_mark_last\,
            main_1 => \Beagle:BUART:rx_state_0\,
            main_2 => \Beagle:BUART:rx_state_3\,
            main_3 => \Beagle:BUART:rx_state_2\);

    \Beagle:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \Beagle:BUART:rx_postpoll\,
            main_0 => MODIN17_1,
            main_1 => MODIN17_0,
            main_2 => Net_1769_SYNCOUT);

    \Beagle:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Beagle:BUART:rx_status_4\,
            main_0 => \Beagle:BUART:rx_load_fifo\,
            main_1 => \Beagle:BUART:rx_fifofull\);

    \Beagle:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Beagle:BUART:rx_status_5\,
            main_0 => \Beagle:BUART:rx_fifonotempty\,
            main_1 => \Beagle:BUART:rx_state_stop1_reg\);

    Net_1750:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_1750,
            main_0 => \Tag:BUART:txn\);

    \Tag:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * !main_1 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \Tag:BUART:counter_load_not\,
            main_0 => \Tag:BUART:tx_state_1\,
            main_1 => \Tag:BUART:tx_state_0\,
            main_2 => \Tag:BUART:tx_state_2\,
            main_3 => \Tag:BUART:tx_bitclk\);

    \Tag:BUART:tx_bitclk_enable_pre\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \Tag:BUART:tx_bitclk_enable_pre\,
            main_0 => \Tag:BUART:tx_bitclk_dp\);

    \Tag:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \Tag:BUART:tx_status_0\,
            main_0 => \Tag:BUART:tx_state_1\,
            main_1 => \Tag:BUART:tx_state_0\,
            main_2 => \Tag:BUART:tx_fifo_empty\,
            main_3 => \Tag:BUART:tx_state_2\,
            main_4 => \Tag:BUART:tx_bitclk\);

    \Tag:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \Tag:BUART:tx_status_2\,
            main_0 => \Tag:BUART:tx_fifo_notfull\);

    \Tag:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \Tag:BUART:rx_counter_load\,
            main_0 => \Tag:BUART:tx_ctrl_mark_last\,
            main_1 => \Tag:BUART:rx_state_0\,
            main_2 => \Tag:BUART:rx_state_3\,
            main_3 => \Tag:BUART:rx_state_2\);

    \Tag:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \Tag:BUART:rx_postpoll\,
            main_0 => \Tag:BUART:pollcount_1\,
            main_1 => \Tag:BUART:pollcount_0\,
            main_2 => Net_1751_SYNCOUT);

    \Tag:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Tag:BUART:rx_status_4\,
            main_0 => \Tag:BUART:rx_load_fifo\,
            main_1 => \Tag:BUART:rx_fifofull\);

    \Tag:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Tag:BUART:rx_status_5\,
            main_0 => \Tag:BUART:rx_fifonotempty\,
            main_1 => \Tag:BUART:rx_state_stop1_reg\);

    \Pump_AL:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_1860,
            clock => ClockBlock_BUS_CLK);

    \Pump_AL:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_1878,
            cs_addr_2 => \Pump_AL:BUART:tx_state_1\,
            cs_addr_1 => \Pump_AL:BUART:tx_state_0\,
            cs_addr_0 => \Pump_AL:BUART:tx_bitclk_enable_pre\,
            so_comb => \Pump_AL:BUART:tx_shift_out\,
            f0_bus_stat_comb => \Pump_AL:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \Pump_AL:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \Pump_AL:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_1878,
            cs_addr_0 => \Pump_AL:BUART:counter_load_not\,
            cl0_comb => \Pump_AL:BUART:tx_bitclk_dp\,
            cl1_comb => \Pump_AL:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \Pump_AL:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_1878,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Pump_AL:BUART:tx_fifo_notfull\,
            status_2 => \Pump_AL:BUART:tx_status_2\,
            status_1 => \Pump_AL:BUART:tx_fifo_empty\,
            status_0 => \Pump_AL:BUART:tx_status_0\);

    \Pump_AL:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_1878,
            cs_addr_2 => \Pump_AL:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \Pump_AL:BUART:rx_state_0\,
            cs_addr_0 => \Pump_AL:BUART:rx_bitclk_enable\,
            route_si => \Pump_AL:BUART:rx_postpoll\,
            f0_load => \Pump_AL:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \Pump_AL:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \Pump_AL:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \Pump_AL:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1878,
            reset => open,
            load => \Pump_AL:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN4_6,
            count_5 => MODIN4_5,
            count_4 => MODIN4_4,
            count_3 => MODIN4_3,
            count_2 => \Pump_AL:BUART:rx_count_2\,
            count_1 => \Pump_AL:BUART:rx_count_1\,
            count_0 => \Pump_AL:BUART:rx_count_0\,
            tc => \Pump_AL:BUART:rx_count7_tc\);

    \Pump_AL:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_1878,
            status_6 => open,
            status_5 => \Pump_AL:BUART:rx_status_5\,
            status_4 => \Pump_AL:BUART:rx_status_4\,
            status_3 => \Pump_AL:BUART:rx_status_3\,
            status_2 => \Pump_AL:BUART:rx_status_2\,
            status_1 => open,
            status_0 => open,
            interrupt => Net_1860);

    \LCD1:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_1836,
            clock => ClockBlock_BUS_CLK);

    \LCD1:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \LCD1:Net_9\,
            cs_addr_2 => \LCD1:BUART:tx_state_1\,
            cs_addr_1 => \LCD1:BUART:tx_state_0\,
            cs_addr_0 => \LCD1:BUART:tx_bitclk_enable_pre\,
            so_comb => \LCD1:BUART:tx_shift_out\,
            f0_bus_stat_comb => \LCD1:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \LCD1:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \LCD1:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \LCD1:Net_9\,
            cs_addr_0 => \LCD1:BUART:counter_load_not\,
            cl0_comb => \LCD1:BUART:tx_bitclk_dp\,
            cl1_comb => \LCD1:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \LCD1:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \LCD1:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \LCD1:BUART:tx_fifo_notfull\,
            status_2 => \LCD1:BUART:tx_status_2\,
            status_1 => \LCD1:BUART:tx_fifo_empty\,
            status_0 => \LCD1:BUART:tx_status_0\);

    \LCD1:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \LCD1:Net_9\,
            cs_addr_2 => \LCD1:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \LCD1:BUART:rx_state_0\,
            cs_addr_0 => \LCD1:BUART:rx_bitclk_enable\,
            route_si => \LCD1:BUART:rx_postpoll\,
            f0_load => \LCD1:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \LCD1:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \LCD1:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \LCD1:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \LCD1:Net_9\,
            reset => open,
            load => \LCD1:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN8_6,
            count_5 => MODIN8_5,
            count_4 => MODIN8_4,
            count_3 => MODIN8_3,
            count_2 => \LCD1:BUART:rx_count_2\,
            count_1 => \LCD1:BUART:rx_count_1\,
            count_0 => \LCD1:BUART:rx_count_0\,
            tc => \LCD1:BUART:rx_count7_tc\);

    \LCD1:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \LCD1:Net_9\,
            status_6 => open,
            status_5 => \LCD1:BUART:rx_status_5\,
            status_4 => \LCD1:BUART:rx_status_4\,
            status_3 => \LCD1:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_1836);

    \Code_Bar:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_1893,
            clock => ClockBlock_BUS_CLK);

    \Code_Bar:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Code_Bar:Net_9\,
            cs_addr_2 => \Code_Bar:BUART:tx_state_1\,
            cs_addr_1 => \Code_Bar:BUART:tx_state_0\,
            cs_addr_0 => \Code_Bar:BUART:tx_bitclk_enable_pre\,
            so_comb => \Code_Bar:BUART:tx_shift_out\,
            f0_bus_stat_comb => \Code_Bar:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \Code_Bar:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \Code_Bar:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Code_Bar:Net_9\,
            cs_addr_0 => \Code_Bar:BUART:counter_load_not\,
            cl0_comb => \Code_Bar:BUART:tx_bitclk_dp\,
            cl1_comb => \Code_Bar:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \Code_Bar:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Code_Bar:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Code_Bar:BUART:tx_fifo_notfull\,
            status_2 => \Code_Bar:BUART:tx_status_2\,
            status_1 => \Code_Bar:BUART:tx_fifo_empty\,
            status_0 => \Code_Bar:BUART:tx_status_0\);

    \Code_Bar:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Code_Bar:Net_9\,
            cs_addr_2 => \Code_Bar:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \Code_Bar:BUART:rx_state_0\,
            cs_addr_0 => \Code_Bar:BUART:rx_bitclk_enable\,
            route_si => \Code_Bar:BUART:rx_postpoll\,
            f0_load => \Code_Bar:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \Code_Bar:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \Code_Bar:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \Code_Bar:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \Code_Bar:Net_9\,
            reset => open,
            load => \Code_Bar:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN12_6,
            count_5 => MODIN12_5,
            count_4 => MODIN12_4,
            count_3 => MODIN12_3,
            count_2 => \Code_Bar:BUART:rx_count_2\,
            count_1 => \Code_Bar:BUART:rx_count_1\,
            count_0 => \Code_Bar:BUART:rx_count_0\,
            tc => \Code_Bar:BUART:rx_count7_tc\);

    \Code_Bar:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Code_Bar:Net_9\,
            status_6 => open,
            status_5 => \Code_Bar:BUART:rx_status_5\,
            status_4 => \Code_Bar:BUART:rx_status_4\,
            status_3 => \Code_Bar:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_1893);

    \LCD2:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_1823,
            clock => ClockBlock_BUS_CLK);

    \LCD2:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \LCD2:Net_9\,
            cs_addr_2 => \LCD2:BUART:tx_state_1\,
            cs_addr_1 => \LCD2:BUART:tx_state_0\,
            cs_addr_0 => \LCD2:BUART:tx_bitclk_enable_pre\,
            so_comb => \LCD2:BUART:tx_shift_out\,
            f0_bus_stat_comb => \LCD2:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \LCD2:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \LCD2:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \LCD2:Net_9\,
            cs_addr_0 => \LCD2:BUART:counter_load_not\,
            cl0_comb => \LCD2:BUART:tx_bitclk_dp\,
            cl1_comb => \LCD2:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \LCD2:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \LCD2:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \LCD2:BUART:tx_fifo_notfull\,
            status_2 => \LCD2:BUART:tx_status_2\,
            status_1 => \LCD2:BUART:tx_fifo_empty\,
            status_0 => \LCD2:BUART:tx_status_0\);

    \LCD2:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \LCD2:Net_9\,
            cs_addr_2 => \LCD2:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \LCD2:BUART:rx_state_0\,
            cs_addr_0 => \LCD2:BUART:rx_bitclk_enable\,
            route_si => \LCD2:BUART:rx_postpoll\,
            f0_load => \LCD2:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \LCD2:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \LCD2:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \LCD2:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \LCD2:Net_9\,
            reset => open,
            load => \LCD2:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN16_6,
            count_5 => MODIN16_5,
            count_4 => MODIN16_4,
            count_3 => MODIN16_3,
            count_2 => \LCD2:BUART:rx_count_2\,
            count_1 => \LCD2:BUART:rx_count_1\,
            count_0 => \LCD2:BUART:rx_count_0\,
            tc => \LCD2:BUART:rx_count7_tc\);

    \LCD2:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \LCD2:Net_9\,
            status_6 => open,
            status_5 => \LCD2:BUART:rx_status_5\,
            status_4 => \LCD2:BUART:rx_status_4\,
            status_3 => \LCD2:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_1823);

    \Waitable_1:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_6__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \Waitable_1:Net_51\,
            cmp => \Waitable_1:Net_261\,
            irq => Net_1807);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    isr_1:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_1807,
            clock => ClockBlock_BUS_CLK);

    isr_3:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_1777,
            clock => ClockBlock_BUS_CLK);

    \Waitable_4:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_6__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \Waitable_4:Net_51\,
            cmp => \Waitable_4:Net_261\,
            irq => Net_1776);

    \I2C_1:I2C_IRQ\:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => \I2C_1:Net_697\,
            clock => ClockBlock_BUS_CLK);

    \I2C_1:I2C_FF\:i2ccell
        GENERIC MAP(
            cy_registers => "",
            use_wakeup => 0)
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            scl_in => \I2C_1:Net_1109_0\,
            sda_in => \I2C_1:Net_1109_1\,
            scl_out => \I2C_1:Net_643_0\,
            sda_out => \I2C_1:sda_x_wire\,
            interrupt => \I2C_1:Net_697\);

    \Waitable_2:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_6__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \Waitable_2:Net_51\,
            cmp => \Waitable_2:Net_261\,
            irq => Net_1791);

    isr_2:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_1791,
            clock => ClockBlock_BUS_CLK);

    \Waitable_3:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_6__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \Waitable_3:Net_51\,
            cmp => \Waitable_3:Net_261\,
            irq => Net_1777);

    isr_4:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_1776,
            clock => ClockBlock_BUS_CLK);

    \Beagle:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_1771,
            clock => ClockBlock_BUS_CLK);

    \Beagle:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Beagle:Net_9\,
            cs_addr_2 => \Beagle:BUART:tx_state_1\,
            cs_addr_1 => \Beagle:BUART:tx_state_0\,
            cs_addr_0 => \Beagle:BUART:tx_bitclk_enable_pre\,
            so_comb => \Beagle:BUART:tx_shift_out\,
            f0_bus_stat_comb => \Beagle:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \Beagle:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \Beagle:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Beagle:Net_9\,
            cs_addr_0 => \Beagle:BUART:counter_load_not\,
            cl0_comb => \Beagle:BUART:tx_bitclk_dp\,
            cl1_comb => \Beagle:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \Beagle:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Beagle:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Beagle:BUART:tx_fifo_notfull\,
            status_2 => \Beagle:BUART:tx_status_2\,
            status_1 => \Beagle:BUART:tx_fifo_empty\,
            status_0 => \Beagle:BUART:tx_status_0\);

    \Beagle:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Beagle:Net_9\,
            cs_addr_2 => \Beagle:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \Beagle:BUART:rx_state_0\,
            cs_addr_0 => \Beagle:BUART:rx_bitclk_enable\,
            route_si => \Beagle:BUART:rx_postpoll\,
            f0_load => \Beagle:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \Beagle:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \Beagle:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \Beagle:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \Beagle:Net_9\,
            reset => open,
            load => \Beagle:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN20_6,
            count_5 => MODIN20_5,
            count_4 => MODIN20_4,
            count_3 => MODIN20_3,
            count_2 => \Beagle:BUART:rx_count_2\,
            count_1 => \Beagle:BUART:rx_count_1\,
            count_0 => \Beagle:BUART:rx_count_0\,
            tc => \Beagle:BUART:rx_count7_tc\);

    \Beagle:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Beagle:Net_9\,
            status_6 => open,
            status_5 => \Beagle:BUART:rx_status_5\,
            status_4 => \Beagle:BUART:rx_status_4\,
            status_3 => \Beagle:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_1771);

    \Tag:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_1758,
            clock => ClockBlock_BUS_CLK);

    \Tag:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Tag:Net_9\,
            cs_addr_2 => \Tag:BUART:tx_state_1\,
            cs_addr_1 => \Tag:BUART:tx_state_0\,
            cs_addr_0 => \Tag:BUART:tx_bitclk_enable_pre\,
            so_comb => \Tag:BUART:tx_shift_out\,
            f0_bus_stat_comb => \Tag:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \Tag:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \Tag:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Tag:Net_9\,
            cs_addr_0 => \Tag:BUART:counter_load_not\,
            cl0_comb => \Tag:BUART:tx_bitclk_dp\,
            cl1_comb => \Tag:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \Tag:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Tag:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Tag:BUART:tx_fifo_notfull\,
            status_2 => \Tag:BUART:tx_status_2\,
            status_1 => \Tag:BUART:tx_fifo_empty\,
            status_0 => \Tag:BUART:tx_status_0\);

    \Tag:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Tag:Net_9\,
            cs_addr_2 => \Tag:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \Tag:BUART:rx_state_0\,
            cs_addr_0 => \Tag:BUART:rx_bitclk_enable\,
            route_si => \Tag:BUART:rx_postpoll\,
            f0_load => \Tag:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \Tag:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \Tag:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \Tag:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \Tag:Net_9\,
            reset => open,
            load => \Tag:BUART:rx_counter_load\,
            enable => open,
            count_6 => \Tag:BUART:rx_count_6\,
            count_5 => \Tag:BUART:rx_count_5\,
            count_4 => \Tag:BUART:rx_count_4\,
            count_3 => \Tag:BUART:rx_count_3\,
            count_2 => \Tag:BUART:rx_count_2\,
            count_1 => \Tag:BUART:rx_count_1\,
            count_0 => \Tag:BUART:rx_count_0\,
            tc => \Tag:BUART:rx_count7_tc\);

    \Tag:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Tag:Net_9\,
            status_6 => open,
            status_5 => \Tag:BUART:rx_status_5\,
            status_4 => \Tag:BUART:rx_status_4\,
            status_3 => \Tag:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_1758);

    \Pump_AL:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_4 * main_5 * !main_6 * main_7) + (main_0 * main_1 * !main_2 * !main_6 * !main_7) + (main_0 * main_1 * !main_5) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Pump_AL:BUART:txn\,
            clock_0 => Net_1878,
            main_0 => \Pump_AL:BUART:txn\,
            main_1 => \Pump_AL:BUART:tx_state_1\,
            main_2 => \Pump_AL:BUART:tx_state_0\,
            main_3 => \Pump_AL:BUART:tx_shift_out\,
            main_4 => \Pump_AL:BUART:tx_state_2\,
            main_5 => \Pump_AL:BUART:tx_bitclk\,
            main_6 => \Pump_AL:BUART:tx_counter_dp\,
            main_7 => \Pump_AL:BUART:tx_parity_bit\);

    \Pump_AL:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_1 * !main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Pump_AL:BUART:tx_state_1\,
            clock_0 => Net_1878,
            main_0 => \Pump_AL:BUART:tx_state_1\,
            main_1 => \Pump_AL:BUART:tx_state_0\,
            main_2 => \Pump_AL:BUART:tx_state_2\,
            main_3 => \Pump_AL:BUART:tx_bitclk\);

    \Pump_AL:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3) + (!main_0 * !main_1 * !main_2 * main_4) + (main_0 * main_1 * main_2 * main_4) + (main_0 * !main_3 * main_4 * !main_5) + (main_1 * !main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Pump_AL:BUART:tx_state_0\,
            clock_0 => Net_1878,
            main_0 => \Pump_AL:BUART:tx_state_1\,
            main_1 => \Pump_AL:BUART:tx_state_0\,
            main_2 => \Pump_AL:BUART:tx_fifo_empty\,
            main_3 => \Pump_AL:BUART:tx_state_2\,
            main_4 => \Pump_AL:BUART:tx_bitclk\,
            main_5 => \Pump_AL:BUART:tx_counter_dp\);

    \Pump_AL:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Pump_AL:BUART:tx_state_2\,
            clock_0 => Net_1878,
            main_0 => \Pump_AL:BUART:tx_state_1\,
            main_1 => \Pump_AL:BUART:tx_state_0\,
            main_2 => \Pump_AL:BUART:tx_state_2\,
            main_3 => \Pump_AL:BUART:tx_bitclk\);

    \Pump_AL:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Pump_AL:BUART:tx_bitclk\,
            clock_0 => Net_1878,
            main_0 => \Pump_AL:BUART:tx_bitclk_dp\);

    \Pump_AL:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Pump_AL:BUART:tx_ctrl_mark_last\,
            clock_0 => Net_1878);

    \Pump_AL:BUART:tx_parity_bit\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * main_4) + (!main_1 * main_2 * !main_3 * main_4 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Pump_AL:BUART:tx_parity_bit\,
            clock_0 => Net_1878,
            main_0 => \Pump_AL:BUART:txn\,
            main_1 => \Pump_AL:BUART:tx_state_1\,
            main_2 => \Pump_AL:BUART:tx_state_0\,
            main_3 => \Pump_AL:BUART:tx_state_2\,
            main_4 => \Pump_AL:BUART:tx_bitclk\,
            main_5 => \Pump_AL:BUART:tx_parity_bit\);

    \Pump_AL:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5) + (!main_0 * main_1 * !main_4 * !main_5 * !main_6 * !main_7) + (!main_0 * main_1 * !main_4 * !main_5 * !main_6 * !main_8)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Pump_AL:BUART:rx_state_0\,
            clock_0 => Net_1878,
            main_0 => \Pump_AL:BUART:tx_ctrl_mark_last\,
            main_1 => \Pump_AL:BUART:rx_state_0\,
            main_2 => \Pump_AL:BUART:rx_bitclk_enable\,
            main_3 => \Pump_AL:BUART:rx_postpoll\,
            main_4 => \Pump_AL:BUART:rx_state_3\,
            main_5 => \Pump_AL:BUART:rx_state_2\,
            main_6 => MODIN4_6,
            main_7 => MODIN4_5,
            main_8 => MODIN4_4);

    \Pump_AL:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Pump_AL:BUART:rx_load_fifo\,
            clock_0 => Net_1878,
            main_0 => \Pump_AL:BUART:tx_ctrl_mark_last\,
            main_1 => \Pump_AL:BUART:rx_state_0\,
            main_2 => \Pump_AL:BUART:rx_bitclk_enable\,
            main_3 => \Pump_AL:BUART:rx_state_3\,
            main_4 => \Pump_AL:BUART:rx_state_2\);

    \Pump_AL:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Pump_AL:BUART:rx_state_3\,
            clock_0 => Net_1878,
            main_0 => \Pump_AL:BUART:tx_ctrl_mark_last\,
            main_1 => \Pump_AL:BUART:rx_state_0\,
            main_2 => \Pump_AL:BUART:rx_bitclk_enable\,
            main_3 => \Pump_AL:BUART:rx_state_3\,
            main_4 => \Pump_AL:BUART:rx_state_2\,
            main_5 => MODIN4_6,
            main_6 => MODIN4_5,
            main_7 => MODIN4_4);

    \Pump_AL:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Pump_AL:BUART:rx_state_2\,
            clock_0 => Net_1878,
            main_0 => \Pump_AL:BUART:tx_ctrl_mark_last\,
            main_1 => \Pump_AL:BUART:rx_state_0\,
            main_2 => \Pump_AL:BUART:rx_bitclk_enable\,
            main_3 => \Pump_AL:BUART:rx_state_3\,
            main_4 => \Pump_AL:BUART:rx_state_2\,
            main_5 => \Pump_AL:BUART:rx_last\,
            main_6 => Net_1854_SYNCOUT);

    \Pump_AL:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Pump_AL:BUART:rx_bitclk_enable\,
            clock_0 => Net_1878,
            main_0 => \Pump_AL:BUART:rx_count_2\,
            main_1 => \Pump_AL:BUART:rx_count_1\,
            main_2 => \Pump_AL:BUART:rx_count_0\);

    \Pump_AL:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Pump_AL:BUART:rx_state_stop1_reg\,
            clock_0 => Net_1878,
            main_0 => \Pump_AL:BUART:tx_ctrl_mark_last\,
            main_1 => \Pump_AL:BUART:rx_state_0\,
            main_2 => \Pump_AL:BUART:rx_state_3\,
            main_3 => \Pump_AL:BUART:rx_state_2\);

    MODIN1_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN1_1,
            clock_0 => Net_1878,
            main_0 => \Pump_AL:BUART:rx_count_2\,
            main_1 => \Pump_AL:BUART:rx_count_1\,
            main_2 => MODIN1_1,
            main_3 => MODIN1_0,
            main_4 => Net_1854_SYNCOUT);

    MODIN1_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN1_0,
            clock_0 => Net_1878,
            main_0 => \Pump_AL:BUART:rx_count_2\,
            main_1 => \Pump_AL:BUART:rx_count_1\,
            main_2 => MODIN1_0,
            main_3 => Net_1854_SYNCOUT);

    \Pump_AL:BUART:rx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Pump_AL:BUART:rx_status_2\,
            clock_0 => Net_1878,
            main_0 => \Pump_AL:BUART:tx_ctrl_mark_last\,
            main_1 => \Pump_AL:BUART:rx_state_0\,
            main_2 => \Pump_AL:BUART:rx_bitclk_enable\,
            main_3 => \Pump_AL:BUART:rx_state_3\,
            main_4 => \Pump_AL:BUART:rx_state_2\,
            main_5 => \Pump_AL:BUART:rx_parity_error_pre\);

    \Pump_AL:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Pump_AL:BUART:rx_status_3\,
            clock_0 => Net_1878,
            main_0 => \Pump_AL:BUART:tx_ctrl_mark_last\,
            main_1 => \Pump_AL:BUART:rx_state_0\,
            main_2 => \Pump_AL:BUART:rx_bitclk_enable\,
            main_3 => \Pump_AL:BUART:rx_postpoll\,
            main_4 => \Pump_AL:BUART:rx_state_3\,
            main_5 => \Pump_AL:BUART:rx_state_2\);

    \Pump_AL:BUART:rx_parity_error_pre\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6 * main_7) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Pump_AL:BUART:rx_parity_error_pre\,
            clock_0 => Net_1878,
            main_0 => \Pump_AL:BUART:tx_ctrl_mark_last\,
            main_1 => \Pump_AL:BUART:rx_state_0\,
            main_2 => \Pump_AL:BUART:rx_bitclk_enable\,
            main_3 => \Pump_AL:BUART:rx_postpoll\,
            main_4 => \Pump_AL:BUART:rx_state_3\,
            main_5 => \Pump_AL:BUART:rx_state_2\,
            main_6 => \Pump_AL:BUART:rx_parity_error_pre\,
            main_7 => \Pump_AL:BUART:rx_parity_bit\);

    \Pump_AL:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Pump_AL:BUART:rx_last\,
            clock_0 => Net_1878,
            main_0 => Net_1854_SYNCOUT);

    \Pump_AL:BUART:rx_parity_bit\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Pump_AL:BUART:rx_parity_bit\,
            clock_0 => Net_1878,
            main_0 => \Pump_AL:BUART:tx_ctrl_mark_last\,
            main_1 => \Pump_AL:BUART:rx_state_0\,
            main_2 => \Pump_AL:BUART:rx_bitclk_enable\,
            main_3 => \Pump_AL:BUART:rx_postpoll\,
            main_4 => \Pump_AL:BUART:rx_state_3\,
            main_5 => \Pump_AL:BUART:rx_state_2\,
            main_6 => \Pump_AL:BUART:rx_parity_bit\);

    \LCD1:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_5) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:txn\,
            clock_0 => \LCD1:Net_9\,
            main_0 => \LCD1:BUART:txn\,
            main_1 => \LCD1:BUART:tx_state_1\,
            main_2 => \LCD1:BUART:tx_state_0\,
            main_3 => \LCD1:BUART:tx_shift_out\,
            main_4 => \LCD1:BUART:tx_state_2\,
            main_5 => \LCD1:BUART:tx_bitclk\,
            main_6 => \LCD1:BUART:tx_counter_dp\);

    \LCD1:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * !main_2 * main_3 * !main_4) + (main_1 * !main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:tx_state_1\,
            clock_0 => \LCD1:Net_9\,
            main_0 => \LCD1:BUART:tx_state_1\,
            main_1 => \LCD1:BUART:tx_state_0\,
            main_2 => \LCD1:BUART:tx_state_2\,
            main_3 => \LCD1:BUART:tx_bitclk\,
            main_4 => \LCD1:BUART:tx_counter_dp\);

    \LCD1:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3) + (!main_0 * !main_1 * !main_2 * main_4) + (main_0 * main_1 * main_2 * main_4) + (main_1 * !main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:tx_state_0\,
            clock_0 => \LCD1:Net_9\,
            main_0 => \LCD1:BUART:tx_state_1\,
            main_1 => \LCD1:BUART:tx_state_0\,
            main_2 => \LCD1:BUART:tx_fifo_empty\,
            main_3 => \LCD1:BUART:tx_state_2\,
            main_4 => \LCD1:BUART:tx_bitclk\);

    \LCD1:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_3) + (main_0 * !main_2 * main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:tx_state_2\,
            clock_0 => \LCD1:Net_9\,
            main_0 => \LCD1:BUART:tx_state_1\,
            main_1 => \LCD1:BUART:tx_state_0\,
            main_2 => \LCD1:BUART:tx_state_2\,
            main_3 => \LCD1:BUART:tx_bitclk\,
            main_4 => \LCD1:BUART:tx_counter_dp\);

    \LCD1:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:tx_bitclk\,
            clock_0 => \LCD1:Net_9\,
            main_0 => \LCD1:BUART:tx_bitclk_dp\);

    \LCD1:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:tx_ctrl_mark_last\,
            clock_0 => \LCD1:Net_9\);

    \LCD1:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_8) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_9)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:rx_state_0\,
            clock_0 => \LCD1:Net_9\,
            main_0 => \LCD1:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD1:BUART:rx_state_0\,
            main_2 => \LCD1:BUART:rx_bitclk_enable\,
            main_3 => \LCD1:BUART:rx_state_3\,
            main_4 => \LCD1:BUART:rx_state_2\,
            main_5 => MODIN5_1,
            main_6 => MODIN5_0,
            main_7 => MODIN8_6,
            main_8 => MODIN8_5,
            main_9 => MODIN8_4,
            main_10 => Net_1829_SYNCOUT);

    \LCD1:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:rx_load_fifo\,
            clock_0 => \LCD1:Net_9\,
            main_0 => \LCD1:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD1:BUART:rx_state_0\,
            main_2 => \LCD1:BUART:rx_bitclk_enable\,
            main_3 => \LCD1:BUART:rx_state_3\,
            main_4 => \LCD1:BUART:rx_state_2\,
            main_5 => MODIN8_6,
            main_6 => MODIN8_5,
            main_7 => MODIN8_4);

    \LCD1:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:rx_state_3\,
            clock_0 => \LCD1:Net_9\,
            main_0 => \LCD1:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD1:BUART:rx_state_0\,
            main_2 => \LCD1:BUART:rx_bitclk_enable\,
            main_3 => \LCD1:BUART:rx_state_3\,
            main_4 => \LCD1:BUART:rx_state_2\,
            main_5 => MODIN8_6,
            main_6 => MODIN8_5,
            main_7 => MODIN8_4);

    \LCD1:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_5 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_7) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_8)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:rx_state_2\,
            clock_0 => \LCD1:Net_9\,
            main_0 => \LCD1:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD1:BUART:rx_state_0\,
            main_2 => \LCD1:BUART:rx_bitclk_enable\,
            main_3 => \LCD1:BUART:rx_state_3\,
            main_4 => \LCD1:BUART:rx_state_2\,
            main_5 => \LCD1:BUART:rx_last\,
            main_6 => MODIN8_6,
            main_7 => MODIN8_5,
            main_8 => MODIN8_4,
            main_9 => Net_1829_SYNCOUT);

    \LCD1:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:rx_bitclk_enable\,
            clock_0 => \LCD1:Net_9\,
            main_0 => \LCD1:BUART:rx_count_2\,
            main_1 => \LCD1:BUART:rx_count_1\,
            main_2 => \LCD1:BUART:rx_count_0\);

    \LCD1:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:rx_state_stop1_reg\,
            clock_0 => \LCD1:Net_9\,
            main_0 => \LCD1:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD1:BUART:rx_state_0\,
            main_2 => \LCD1:BUART:rx_state_3\,
            main_3 => \LCD1:BUART:rx_state_2\);

    MODIN5_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN5_1,
            clock_0 => \LCD1:Net_9\,
            main_0 => \LCD1:BUART:rx_count_2\,
            main_1 => \LCD1:BUART:rx_count_1\,
            main_2 => MODIN5_1,
            main_3 => MODIN5_0,
            main_4 => Net_1829_SYNCOUT);

    MODIN5_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN5_0,
            clock_0 => \LCD1:Net_9\,
            main_0 => \LCD1:BUART:rx_count_2\,
            main_1 => \LCD1:BUART:rx_count_1\,
            main_2 => MODIN5_0,
            main_3 => Net_1829_SYNCOUT);

    \LCD1:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:rx_status_3\,
            clock_0 => \LCD1:Net_9\,
            main_0 => \LCD1:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD1:BUART:rx_state_0\,
            main_2 => \LCD1:BUART:rx_bitclk_enable\,
            main_3 => \LCD1:BUART:rx_state_3\,
            main_4 => \LCD1:BUART:rx_state_2\,
            main_5 => MODIN5_1,
            main_6 => MODIN5_0,
            main_7 => Net_1829_SYNCOUT);

    \LCD1:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD1:BUART:rx_last\,
            clock_0 => \LCD1:Net_9\,
            main_0 => Net_1829_SYNCOUT);

    \Code_Bar:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_5) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Code_Bar:BUART:txn\,
            clock_0 => \Code_Bar:Net_9\,
            main_0 => \Code_Bar:BUART:txn\,
            main_1 => \Code_Bar:BUART:tx_state_1\,
            main_2 => \Code_Bar:BUART:tx_state_0\,
            main_3 => \Code_Bar:BUART:tx_shift_out\,
            main_4 => \Code_Bar:BUART:tx_state_2\,
            main_5 => \Code_Bar:BUART:tx_bitclk\,
            main_6 => \Code_Bar:BUART:tx_counter_dp\);

    \Code_Bar:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * !main_2 * main_3 * !main_4) + (main_1 * !main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Code_Bar:BUART:tx_state_1\,
            clock_0 => \Code_Bar:Net_9\,
            main_0 => \Code_Bar:BUART:tx_state_1\,
            main_1 => \Code_Bar:BUART:tx_state_0\,
            main_2 => \Code_Bar:BUART:tx_state_2\,
            main_3 => \Code_Bar:BUART:tx_bitclk\,
            main_4 => \Code_Bar:BUART:tx_counter_dp\);

    \Code_Bar:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3) + (!main_0 * !main_1 * !main_2 * main_4) + (main_0 * main_1 * main_2 * main_4) + (main_1 * !main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Code_Bar:BUART:tx_state_0\,
            clock_0 => \Code_Bar:Net_9\,
            main_0 => \Code_Bar:BUART:tx_state_1\,
            main_1 => \Code_Bar:BUART:tx_state_0\,
            main_2 => \Code_Bar:BUART:tx_fifo_empty\,
            main_3 => \Code_Bar:BUART:tx_state_2\,
            main_4 => \Code_Bar:BUART:tx_bitclk\);

    \Code_Bar:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_3) + (main_0 * !main_2 * main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Code_Bar:BUART:tx_state_2\,
            clock_0 => \Code_Bar:Net_9\,
            main_0 => \Code_Bar:BUART:tx_state_1\,
            main_1 => \Code_Bar:BUART:tx_state_0\,
            main_2 => \Code_Bar:BUART:tx_state_2\,
            main_3 => \Code_Bar:BUART:tx_bitclk\,
            main_4 => \Code_Bar:BUART:tx_counter_dp\);

    \Code_Bar:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Code_Bar:BUART:tx_bitclk\,
            clock_0 => \Code_Bar:Net_9\,
            main_0 => \Code_Bar:BUART:tx_bitclk_dp\);

    \Code_Bar:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Code_Bar:BUART:tx_ctrl_mark_last\,
            clock_0 => \Code_Bar:Net_9\);

    \Code_Bar:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_8) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_9)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Code_Bar:BUART:rx_state_0\,
            clock_0 => \Code_Bar:Net_9\,
            main_0 => \Code_Bar:BUART:tx_ctrl_mark_last\,
            main_1 => \Code_Bar:BUART:rx_state_0\,
            main_2 => \Code_Bar:BUART:rx_bitclk_enable\,
            main_3 => \Code_Bar:BUART:rx_state_3\,
            main_4 => \Code_Bar:BUART:rx_state_2\,
            main_5 => MODIN9_1,
            main_6 => MODIN9_0,
            main_7 => MODIN12_6,
            main_8 => MODIN12_5,
            main_9 => MODIN12_4,
            main_10 => Net_1842_SYNCOUT);

    \Code_Bar:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Code_Bar:BUART:rx_load_fifo\,
            clock_0 => \Code_Bar:Net_9\,
            main_0 => \Code_Bar:BUART:tx_ctrl_mark_last\,
            main_1 => \Code_Bar:BUART:rx_state_0\,
            main_2 => \Code_Bar:BUART:rx_bitclk_enable\,
            main_3 => \Code_Bar:BUART:rx_state_3\,
            main_4 => \Code_Bar:BUART:rx_state_2\,
            main_5 => MODIN12_6,
            main_6 => MODIN12_5,
            main_7 => MODIN12_4);

    \Code_Bar:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Code_Bar:BUART:rx_state_3\,
            clock_0 => \Code_Bar:Net_9\,
            main_0 => \Code_Bar:BUART:tx_ctrl_mark_last\,
            main_1 => \Code_Bar:BUART:rx_state_0\,
            main_2 => \Code_Bar:BUART:rx_bitclk_enable\,
            main_3 => \Code_Bar:BUART:rx_state_3\,
            main_4 => \Code_Bar:BUART:rx_state_2\,
            main_5 => MODIN12_6,
            main_6 => MODIN12_5,
            main_7 => MODIN12_4);

    \Code_Bar:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_5 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_7) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_8)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Code_Bar:BUART:rx_state_2\,
            clock_0 => \Code_Bar:Net_9\,
            main_0 => \Code_Bar:BUART:tx_ctrl_mark_last\,
            main_1 => \Code_Bar:BUART:rx_state_0\,
            main_2 => \Code_Bar:BUART:rx_bitclk_enable\,
            main_3 => \Code_Bar:BUART:rx_state_3\,
            main_4 => \Code_Bar:BUART:rx_state_2\,
            main_5 => \Code_Bar:BUART:rx_last\,
            main_6 => MODIN12_6,
            main_7 => MODIN12_5,
            main_8 => MODIN12_4,
            main_9 => Net_1842_SYNCOUT);

    \Code_Bar:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Code_Bar:BUART:rx_bitclk_enable\,
            clock_0 => \Code_Bar:Net_9\,
            main_0 => \Code_Bar:BUART:rx_count_2\,
            main_1 => \Code_Bar:BUART:rx_count_1\,
            main_2 => \Code_Bar:BUART:rx_count_0\);

    \Code_Bar:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Code_Bar:BUART:rx_state_stop1_reg\,
            clock_0 => \Code_Bar:Net_9\,
            main_0 => \Code_Bar:BUART:tx_ctrl_mark_last\,
            main_1 => \Code_Bar:BUART:rx_state_0\,
            main_2 => \Code_Bar:BUART:rx_state_3\,
            main_3 => \Code_Bar:BUART:rx_state_2\);

    MODIN9_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN9_1,
            clock_0 => \Code_Bar:Net_9\,
            main_0 => \Code_Bar:BUART:rx_count_2\,
            main_1 => \Code_Bar:BUART:rx_count_1\,
            main_2 => MODIN9_1,
            main_3 => MODIN9_0,
            main_4 => Net_1842_SYNCOUT);

    MODIN9_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN9_0,
            clock_0 => \Code_Bar:Net_9\,
            main_0 => \Code_Bar:BUART:rx_count_2\,
            main_1 => \Code_Bar:BUART:rx_count_1\,
            main_2 => MODIN9_0,
            main_3 => Net_1842_SYNCOUT);

    \Code_Bar:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Code_Bar:BUART:rx_status_3\,
            clock_0 => \Code_Bar:Net_9\,
            main_0 => \Code_Bar:BUART:tx_ctrl_mark_last\,
            main_1 => \Code_Bar:BUART:rx_state_0\,
            main_2 => \Code_Bar:BUART:rx_bitclk_enable\,
            main_3 => \Code_Bar:BUART:rx_state_3\,
            main_4 => \Code_Bar:BUART:rx_state_2\,
            main_5 => MODIN9_1,
            main_6 => MODIN9_0,
            main_7 => Net_1842_SYNCOUT);

    \Code_Bar:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Code_Bar:BUART:rx_last\,
            clock_0 => \Code_Bar:Net_9\,
            main_0 => Net_1842_SYNCOUT);

    \LCD2:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_5) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:txn\,
            clock_0 => \LCD2:Net_9\,
            main_0 => \LCD2:BUART:txn\,
            main_1 => \LCD2:BUART:tx_state_1\,
            main_2 => \LCD2:BUART:tx_state_0\,
            main_3 => \LCD2:BUART:tx_shift_out\,
            main_4 => \LCD2:BUART:tx_state_2\,
            main_5 => \LCD2:BUART:tx_bitclk\,
            main_6 => \LCD2:BUART:tx_counter_dp\);

    \LCD2:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * !main_2 * main_3 * !main_4) + (main_1 * !main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:tx_state_1\,
            clock_0 => \LCD2:Net_9\,
            main_0 => \LCD2:BUART:tx_state_1\,
            main_1 => \LCD2:BUART:tx_state_0\,
            main_2 => \LCD2:BUART:tx_state_2\,
            main_3 => \LCD2:BUART:tx_bitclk\,
            main_4 => \LCD2:BUART:tx_counter_dp\);

    \LCD2:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3) + (!main_0 * !main_1 * !main_2 * main_4) + (main_0 * main_1 * main_2 * main_4) + (main_1 * !main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:tx_state_0\,
            clock_0 => \LCD2:Net_9\,
            main_0 => \LCD2:BUART:tx_state_1\,
            main_1 => \LCD2:BUART:tx_state_0\,
            main_2 => \LCD2:BUART:tx_fifo_empty\,
            main_3 => \LCD2:BUART:tx_state_2\,
            main_4 => \LCD2:BUART:tx_bitclk\);

    \LCD2:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_3) + (main_0 * !main_2 * main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:tx_state_2\,
            clock_0 => \LCD2:Net_9\,
            main_0 => \LCD2:BUART:tx_state_1\,
            main_1 => \LCD2:BUART:tx_state_0\,
            main_2 => \LCD2:BUART:tx_state_2\,
            main_3 => \LCD2:BUART:tx_bitclk\,
            main_4 => \LCD2:BUART:tx_counter_dp\);

    \LCD2:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:tx_bitclk\,
            clock_0 => \LCD2:Net_9\,
            main_0 => \LCD2:BUART:tx_bitclk_dp\);

    \LCD2:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:tx_ctrl_mark_last\,
            clock_0 => \LCD2:Net_9\);

    \LCD2:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_8) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_9)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:rx_state_0\,
            clock_0 => \LCD2:Net_9\,
            main_0 => \LCD2:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD2:BUART:rx_state_0\,
            main_2 => \LCD2:BUART:rx_bitclk_enable\,
            main_3 => \LCD2:BUART:rx_state_3\,
            main_4 => \LCD2:BUART:rx_state_2\,
            main_5 => MODIN13_1,
            main_6 => MODIN13_0,
            main_7 => MODIN16_6,
            main_8 => MODIN16_5,
            main_9 => MODIN16_4,
            main_10 => Net_1816_SYNCOUT);

    \LCD2:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:rx_load_fifo\,
            clock_0 => \LCD2:Net_9\,
            main_0 => \LCD2:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD2:BUART:rx_state_0\,
            main_2 => \LCD2:BUART:rx_bitclk_enable\,
            main_3 => \LCD2:BUART:rx_state_3\,
            main_4 => \LCD2:BUART:rx_state_2\,
            main_5 => MODIN16_6,
            main_6 => MODIN16_5,
            main_7 => MODIN16_4);

    \LCD2:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:rx_state_3\,
            clock_0 => \LCD2:Net_9\,
            main_0 => \LCD2:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD2:BUART:rx_state_0\,
            main_2 => \LCD2:BUART:rx_bitclk_enable\,
            main_3 => \LCD2:BUART:rx_state_3\,
            main_4 => \LCD2:BUART:rx_state_2\,
            main_5 => MODIN16_6,
            main_6 => MODIN16_5,
            main_7 => MODIN16_4);

    \LCD2:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_5 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_7) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_8)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:rx_state_2\,
            clock_0 => \LCD2:Net_9\,
            main_0 => \LCD2:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD2:BUART:rx_state_0\,
            main_2 => \LCD2:BUART:rx_bitclk_enable\,
            main_3 => \LCD2:BUART:rx_state_3\,
            main_4 => \LCD2:BUART:rx_state_2\,
            main_5 => \LCD2:BUART:rx_last\,
            main_6 => MODIN16_6,
            main_7 => MODIN16_5,
            main_8 => MODIN16_4,
            main_9 => Net_1816_SYNCOUT);

    \LCD2:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:rx_bitclk_enable\,
            clock_0 => \LCD2:Net_9\,
            main_0 => \LCD2:BUART:rx_count_2\,
            main_1 => \LCD2:BUART:rx_count_1\,
            main_2 => \LCD2:BUART:rx_count_0\);

    \LCD2:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:rx_state_stop1_reg\,
            clock_0 => \LCD2:Net_9\,
            main_0 => \LCD2:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD2:BUART:rx_state_0\,
            main_2 => \LCD2:BUART:rx_state_3\,
            main_3 => \LCD2:BUART:rx_state_2\);

    MODIN13_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN13_1,
            clock_0 => \LCD2:Net_9\,
            main_0 => \LCD2:BUART:rx_count_2\,
            main_1 => \LCD2:BUART:rx_count_1\,
            main_2 => MODIN13_1,
            main_3 => MODIN13_0,
            main_4 => Net_1816_SYNCOUT);

    MODIN13_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN13_0,
            clock_0 => \LCD2:Net_9\,
            main_0 => \LCD2:BUART:rx_count_2\,
            main_1 => \LCD2:BUART:rx_count_1\,
            main_2 => MODIN13_0,
            main_3 => Net_1816_SYNCOUT);

    \LCD2:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:rx_status_3\,
            clock_0 => \LCD2:Net_9\,
            main_0 => \LCD2:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD2:BUART:rx_state_0\,
            main_2 => \LCD2:BUART:rx_bitclk_enable\,
            main_3 => \LCD2:BUART:rx_state_3\,
            main_4 => \LCD2:BUART:rx_state_2\,
            main_5 => MODIN13_1,
            main_6 => MODIN13_0,
            main_7 => Net_1816_SYNCOUT);

    \LCD2:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD2:BUART:rx_last\,
            clock_0 => \LCD2:Net_9\,
            main_0 => Net_1816_SYNCOUT);

    \Beagle:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_5) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Beagle:BUART:txn\,
            clock_0 => \Beagle:Net_9\,
            main_0 => \Beagle:BUART:txn\,
            main_1 => \Beagle:BUART:tx_state_1\,
            main_2 => \Beagle:BUART:tx_state_0\,
            main_3 => \Beagle:BUART:tx_shift_out\,
            main_4 => \Beagle:BUART:tx_state_2\,
            main_5 => \Beagle:BUART:tx_bitclk\,
            main_6 => \Beagle:BUART:tx_counter_dp\);

    \Beagle:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * !main_2 * main_3 * !main_4) + (main_1 * !main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Beagle:BUART:tx_state_1\,
            clock_0 => \Beagle:Net_9\,
            main_0 => \Beagle:BUART:tx_state_1\,
            main_1 => \Beagle:BUART:tx_state_0\,
            main_2 => \Beagle:BUART:tx_state_2\,
            main_3 => \Beagle:BUART:tx_bitclk\,
            main_4 => \Beagle:BUART:tx_counter_dp\);

    \Beagle:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3) + (!main_0 * !main_1 * !main_2 * main_4) + (main_0 * main_1 * main_2 * main_4) + (main_1 * !main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Beagle:BUART:tx_state_0\,
            clock_0 => \Beagle:Net_9\,
            main_0 => \Beagle:BUART:tx_state_1\,
            main_1 => \Beagle:BUART:tx_state_0\,
            main_2 => \Beagle:BUART:tx_fifo_empty\,
            main_3 => \Beagle:BUART:tx_state_2\,
            main_4 => \Beagle:BUART:tx_bitclk\);

    \Beagle:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_3) + (main_0 * !main_2 * main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Beagle:BUART:tx_state_2\,
            clock_0 => \Beagle:Net_9\,
            main_0 => \Beagle:BUART:tx_state_1\,
            main_1 => \Beagle:BUART:tx_state_0\,
            main_2 => \Beagle:BUART:tx_state_2\,
            main_3 => \Beagle:BUART:tx_bitclk\,
            main_4 => \Beagle:BUART:tx_counter_dp\);

    \Beagle:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Beagle:BUART:tx_bitclk\,
            clock_0 => \Beagle:Net_9\,
            main_0 => \Beagle:BUART:tx_bitclk_dp\);

    Rx_Tag(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_1751,
            out => Net_1751_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \Beagle:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Beagle:BUART:tx_ctrl_mark_last\,
            clock_0 => \Beagle:Net_9\);

    \Beagle:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_8) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_9)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Beagle:BUART:rx_state_0\,
            clock_0 => \Beagle:Net_9\,
            main_0 => \Beagle:BUART:tx_ctrl_mark_last\,
            main_1 => \Beagle:BUART:rx_state_0\,
            main_2 => \Beagle:BUART:rx_bitclk_enable\,
            main_3 => \Beagle:BUART:rx_state_3\,
            main_4 => \Beagle:BUART:rx_state_2\,
            main_5 => MODIN17_1,
            main_6 => MODIN17_0,
            main_7 => MODIN20_6,
            main_8 => MODIN20_5,
            main_9 => MODIN20_4,
            main_10 => Net_1769_SYNCOUT);

    \Beagle:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Beagle:BUART:rx_load_fifo\,
            clock_0 => \Beagle:Net_9\,
            main_0 => \Beagle:BUART:tx_ctrl_mark_last\,
            main_1 => \Beagle:BUART:rx_state_0\,
            main_2 => \Beagle:BUART:rx_bitclk_enable\,
            main_3 => \Beagle:BUART:rx_state_3\,
            main_4 => \Beagle:BUART:rx_state_2\,
            main_5 => MODIN20_6,
            main_6 => MODIN20_5,
            main_7 => MODIN20_4);

    \Beagle:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Beagle:BUART:rx_state_3\,
            clock_0 => \Beagle:Net_9\,
            main_0 => \Beagle:BUART:tx_ctrl_mark_last\,
            main_1 => \Beagle:BUART:rx_state_0\,
            main_2 => \Beagle:BUART:rx_bitclk_enable\,
            main_3 => \Beagle:BUART:rx_state_3\,
            main_4 => \Beagle:BUART:rx_state_2\,
            main_5 => MODIN20_6,
            main_6 => MODIN20_5,
            main_7 => MODIN20_4);

    \Beagle:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_5 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_7) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_8)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Beagle:BUART:rx_state_2\,
            clock_0 => \Beagle:Net_9\,
            main_0 => \Beagle:BUART:tx_ctrl_mark_last\,
            main_1 => \Beagle:BUART:rx_state_0\,
            main_2 => \Beagle:BUART:rx_bitclk_enable\,
            main_3 => \Beagle:BUART:rx_state_3\,
            main_4 => \Beagle:BUART:rx_state_2\,
            main_5 => \Beagle:BUART:rx_last\,
            main_6 => MODIN20_6,
            main_7 => MODIN20_5,
            main_8 => MODIN20_4,
            main_9 => Net_1769_SYNCOUT);

    \Beagle:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Beagle:BUART:rx_bitclk_enable\,
            clock_0 => \Beagle:Net_9\,
            main_0 => \Beagle:BUART:rx_count_2\,
            main_1 => \Beagle:BUART:rx_count_1\,
            main_2 => \Beagle:BUART:rx_count_0\);

    \Beagle:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Beagle:BUART:rx_state_stop1_reg\,
            clock_0 => \Beagle:Net_9\,
            main_0 => \Beagle:BUART:tx_ctrl_mark_last\,
            main_1 => \Beagle:BUART:rx_state_0\,
            main_2 => \Beagle:BUART:rx_state_3\,
            main_3 => \Beagle:BUART:rx_state_2\);

    MODIN17_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN17_1,
            clock_0 => \Beagle:Net_9\,
            main_0 => \Beagle:BUART:rx_count_2\,
            main_1 => \Beagle:BUART:rx_count_1\,
            main_2 => MODIN17_1,
            main_3 => MODIN17_0,
            main_4 => Net_1769_SYNCOUT);

    MODIN17_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN17_0,
            clock_0 => \Beagle:Net_9\,
            main_0 => \Beagle:BUART:rx_count_2\,
            main_1 => \Beagle:BUART:rx_count_1\,
            main_2 => MODIN17_0,
            main_3 => Net_1769_SYNCOUT);

    Rx_Beagle(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_1769,
            out => Net_1769_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \Beagle:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Beagle:BUART:rx_status_3\,
            clock_0 => \Beagle:Net_9\,
            main_0 => \Beagle:BUART:tx_ctrl_mark_last\,
            main_1 => \Beagle:BUART:rx_state_0\,
            main_2 => \Beagle:BUART:rx_bitclk_enable\,
            main_3 => \Beagle:BUART:rx_state_3\,
            main_4 => \Beagle:BUART:rx_state_2\,
            main_5 => MODIN17_1,
            main_6 => MODIN17_0,
            main_7 => Net_1769_SYNCOUT);

    SCL(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => \I2C_1:Net_1109_0\,
            out => \I2C_1:Net_1109_0_SYNCOUT\,
            clock => ClockBlock_BUS_CLK);

    SDA(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => \I2C_1:Net_1109_1\,
            out => \I2C_1:Net_1109_1_SYNCOUT\,
            clock => ClockBlock_BUS_CLK);

    \Beagle:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Beagle:BUART:rx_last\,
            clock_0 => \Beagle:Net_9\,
            main_0 => Net_1769_SYNCOUT);

    \Tag:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_5) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Tag:BUART:txn\,
            clock_0 => \Tag:Net_9\,
            main_0 => \Tag:BUART:txn\,
            main_1 => \Tag:BUART:tx_state_1\,
            main_2 => \Tag:BUART:tx_state_0\,
            main_3 => \Tag:BUART:tx_shift_out\,
            main_4 => \Tag:BUART:tx_state_2\,
            main_5 => \Tag:BUART:tx_bitclk\,
            main_6 => \Tag:BUART:tx_counter_dp\);

    \Tag:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * !main_2 * main_3 * !main_4) + (main_1 * !main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Tag:BUART:tx_state_1\,
            clock_0 => \Tag:Net_9\,
            main_0 => \Tag:BUART:tx_state_1\,
            main_1 => \Tag:BUART:tx_state_0\,
            main_2 => \Tag:BUART:tx_state_2\,
            main_3 => \Tag:BUART:tx_bitclk\,
            main_4 => \Tag:BUART:tx_counter_dp\);

    \Tag:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3) + (!main_0 * !main_1 * !main_2 * main_4) + (main_0 * main_1 * main_2 * main_4) + (main_1 * !main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Tag:BUART:tx_state_0\,
            clock_0 => \Tag:Net_9\,
            main_0 => \Tag:BUART:tx_state_1\,
            main_1 => \Tag:BUART:tx_state_0\,
            main_2 => \Tag:BUART:tx_fifo_empty\,
            main_3 => \Tag:BUART:tx_state_2\,
            main_4 => \Tag:BUART:tx_bitclk\);

    \Tag:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_3) + (main_0 * !main_2 * main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Tag:BUART:tx_state_2\,
            clock_0 => \Tag:Net_9\,
            main_0 => \Tag:BUART:tx_state_1\,
            main_1 => \Tag:BUART:tx_state_0\,
            main_2 => \Tag:BUART:tx_state_2\,
            main_3 => \Tag:BUART:tx_bitclk\,
            main_4 => \Tag:BUART:tx_counter_dp\);

    \Tag:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Tag:BUART:tx_bitclk\,
            clock_0 => \Tag:Net_9\,
            main_0 => \Tag:BUART:tx_bitclk_dp\);

    Rx_LCD2(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_1816,
            out => Net_1816_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \Tag:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Tag:BUART:tx_ctrl_mark_last\,
            clock_0 => \Tag:Net_9\);

    \Tag:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_9) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Tag:BUART:rx_state_0\,
            clock_0 => \Tag:Net_9\,
            main_0 => \Tag:BUART:tx_ctrl_mark_last\,
            main_1 => \Tag:BUART:rx_state_0\,
            main_2 => \Tag:BUART:rx_bitclk_enable\,
            main_3 => \Tag:BUART:rx_state_3\,
            main_4 => \Tag:BUART:rx_state_2\,
            main_5 => \Tag:BUART:rx_count_6\,
            main_6 => \Tag:BUART:rx_count_5\,
            main_7 => \Tag:BUART:rx_count_4\,
            main_8 => \Tag:BUART:pollcount_1\,
            main_9 => \Tag:BUART:pollcount_0\,
            main_10 => Net_1751_SYNCOUT);

    \Tag:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Tag:BUART:rx_load_fifo\,
            clock_0 => \Tag:Net_9\,
            main_0 => \Tag:BUART:tx_ctrl_mark_last\,
            main_1 => \Tag:BUART:rx_state_0\,
            main_2 => \Tag:BUART:rx_bitclk_enable\,
            main_3 => \Tag:BUART:rx_state_3\,
            main_4 => \Tag:BUART:rx_state_2\,
            main_5 => \Tag:BUART:rx_count_6\,
            main_6 => \Tag:BUART:rx_count_5\,
            main_7 => \Tag:BUART:rx_count_4\);

    \Tag:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Tag:BUART:rx_state_3\,
            clock_0 => \Tag:Net_9\,
            main_0 => \Tag:BUART:tx_ctrl_mark_last\,
            main_1 => \Tag:BUART:rx_state_0\,
            main_2 => \Tag:BUART:rx_bitclk_enable\,
            main_3 => \Tag:BUART:rx_state_3\,
            main_4 => \Tag:BUART:rx_state_2\,
            main_5 => \Tag:BUART:rx_count_6\,
            main_6 => \Tag:BUART:rx_count_5\,
            main_7 => \Tag:BUART:rx_count_4\);

    \Tag:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_8 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Tag:BUART:rx_state_2\,
            clock_0 => \Tag:Net_9\,
            main_0 => \Tag:BUART:tx_ctrl_mark_last\,
            main_1 => \Tag:BUART:rx_state_0\,
            main_2 => \Tag:BUART:rx_bitclk_enable\,
            main_3 => \Tag:BUART:rx_state_3\,
            main_4 => \Tag:BUART:rx_state_2\,
            main_5 => \Tag:BUART:rx_count_6\,
            main_6 => \Tag:BUART:rx_count_5\,
            main_7 => \Tag:BUART:rx_count_4\,
            main_8 => \Tag:BUART:rx_last\,
            main_9 => Net_1751_SYNCOUT);

    \Tag:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Tag:BUART:rx_bitclk_enable\,
            clock_0 => \Tag:Net_9\,
            main_0 => \Tag:BUART:rx_count_2\,
            main_1 => \Tag:BUART:rx_count_1\,
            main_2 => \Tag:BUART:rx_count_0\);

    \Tag:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Tag:BUART:rx_state_stop1_reg\,
            clock_0 => \Tag:Net_9\,
            main_0 => \Tag:BUART:tx_ctrl_mark_last\,
            main_1 => \Tag:BUART:rx_state_0\,
            main_2 => \Tag:BUART:rx_state_3\,
            main_3 => \Tag:BUART:rx_state_2\);

    \Tag:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Tag:BUART:pollcount_1\,
            clock_0 => \Tag:Net_9\,
            main_0 => \Tag:BUART:rx_count_2\,
            main_1 => \Tag:BUART:rx_count_1\,
            main_2 => \Tag:BUART:pollcount_1\,
            main_3 => \Tag:BUART:pollcount_0\,
            main_4 => Net_1751_SYNCOUT);

    \Tag:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Tag:BUART:pollcount_0\,
            clock_0 => \Tag:Net_9\,
            main_0 => \Tag:BUART:rx_count_2\,
            main_1 => \Tag:BUART:rx_count_1\,
            main_2 => \Tag:BUART:pollcount_0\,
            main_3 => Net_1751_SYNCOUT);

    Rx_LCD1(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_1829,
            out => Net_1829_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \Tag:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Tag:BUART:rx_status_3\,
            clock_0 => \Tag:Net_9\,
            main_0 => \Tag:BUART:tx_ctrl_mark_last\,
            main_1 => \Tag:BUART:rx_state_0\,
            main_2 => \Tag:BUART:rx_bitclk_enable\,
            main_3 => \Tag:BUART:rx_state_3\,
            main_4 => \Tag:BUART:rx_state_2\,
            main_5 => \Tag:BUART:pollcount_1\,
            main_6 => \Tag:BUART:pollcount_0\,
            main_7 => Net_1751_SYNCOUT);

    Rx_PL(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_1842,
            out => Net_1842_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    Rx_TW(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_1854,
            out => Net_1854_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \Tag:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Tag:BUART:rx_last\,
            clock_0 => \Tag:Net_9\,
            main_0 => Net_1751_SYNCOUT);

END __DEFAULT__;
