#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0067EA80 .scope module, "test_1x4" "test_1x4" 2 52;
 .timescale 0 0;
v006BF7D8_0 .var "a", 0 0;
v006BF830_0 .net "clock", 0 0, v006BF780_0; 1 drivers
v006BF888_0 .var "clr", 0 0;
v006BF8E0_0 .var "i", 3 0;
RS_00693284 .resolv tri, L_006BF9E8, L_006BFA98, L_006BFB48, L_006BFBF8;
v006BF938_0 .net8 "o", 3 0, RS_00693284; 4 drivers
v006BF990_0 .var "r", 0 0;
S_0067EEC0 .scope module, "clk" "clock" 2 58, 3 1, S_0067EA80;
 .timescale 0 0;
v006BF780_0 .var "clk", 0 0;
S_0067E9F8 .scope module, "test" "RAM1x4" 2 60, 2 43, S_0067EA80;
 .timescale 0 0;
v006BF570_0 .net "addr", 0 0, v006BF7D8_0; 1 drivers
v006BF5C8_0 .alias "clk", 0 0, v006BF830_0;
v006BF620_0 .net "clr", 0 0, v006BF888_0; 1 drivers
v006BF678_0 .net "in", 3 0, v006BF8E0_0; 1 drivers
v006BF6D0_0 .alias "out", 3 0, v006BF938_0;
v006BF728_0 .net "rw", 0 0, v006BF990_0; 1 drivers
L_006BF9E8 .part/pv L_00692318, 0, 1, 4;
L_006BFA40 .part v006BF8E0_0, 0, 1;
L_006BFA98 .part/pv L_00692548, 1, 1, 4;
L_006BFAF0 .part v006BF8E0_0, 1, 1;
L_006BFB48 .part/pv L_00692708, 2, 1, 4;
L_006BFBA0 .part v006BF8E0_0, 2, 1;
L_006BFBF8 .part/pv L_0068D8A0, 3, 1, 4;
L_006BFC50 .part v006BF8E0_0, 3, 1;
S_0067EDB0 .scope module, "Rx1" "RAM1x1" 2 45, 2 34, S_0067E9F8;
 .timescale 0 0;
L_00692270 .functor AND 1, v006BF7D8_0, v006BF990_0, v006BF780_0, C4<1>;
L_00692200 .functor NOT 1, L_006BFA40, C4<0>, C4<0>, C4<0>;
L_00692318 .functor AND 1, v006BF7D8_0, v006BF150_0, C4<1>, C4<1>;
v006BF200_0 .alias "addr", 0 0, v006BF570_0;
v006BF258_0 .net "c", 0 0, L_00692270; 1 drivers
v006BF2B0_0 .alias "clk", 0 0, v006BF830_0;
v006BF308_0 .alias "clr", 0 0, v006BF620_0;
v006BF360_0 .net "in", 0 0, L_006BFA40; 1 drivers
v006BF3B8_0 .net "k", 0 0, L_00692200; 1 drivers
v006BF410_0 .net "out", 0 0, L_00692318; 1 drivers
v006BF468_0 .net "q", 0 0, v006BF150_0; 1 drivers
v006BF4C0_0 .net "qnot", 0 0, v006BF1A8_0; 1 drivers
v006BF518_0 .alias "rw", 0 0, v006BF728_0;
S_0067EE38 .scope module, "JK1" "FFJK" 2 39, 2 8, S_0067EDB0;
 .timescale 0 0;
v006BEFF0_0 .alias "clk", 0 0, v006BF258_0;
v006BF048_0 .alias "clr", 0 0, v006BF620_0;
v006BF0A0_0 .alias "j", 0 0, v006BF360_0;
v006BF0F8_0 .alias "k", 0 0, v006BF3B8_0;
v006BF150_0 .var "q", 0 0;
v006BF1A8_0 .var "qnot", 0 0;
E_006866A0 .event posedge, v006BEFF0_0;
S_0067E8E8 .scope module, "Rx2" "RAM1x1" 2 46, 2 34, S_0067E9F8;
 .timescale 0 0;
L_00692430 .functor AND 1, v006BF7D8_0, v006BF990_0, v006BF780_0, C4<1>;
L_006924A0 .functor NOT 1, L_006BFAF0, C4<0>, C4<0>, C4<0>;
L_00692548 .functor AND 1, v006BF7D8_0, v006BEBA0_0, C4<1>, C4<1>;
v006BEC50_0 .alias "addr", 0 0, v006BF570_0;
v006BECA8_0 .net "c", 0 0, L_00692430; 1 drivers
v006BED00_0 .alias "clk", 0 0, v006BF830_0;
v006BED58_0 .alias "clr", 0 0, v006BF620_0;
v006BEDB0_0 .net "in", 0 0, L_006BFAF0; 1 drivers
v006BEE08_0 .net "k", 0 0, L_006924A0; 1 drivers
v006BEE60_0 .net "out", 0 0, L_00692548; 1 drivers
v006BEEB8_0 .net "q", 0 0, v006BEBA0_0; 1 drivers
v006BEF10_0 .net "qnot", 0 0, v006BEBF8_0; 1 drivers
v006BEF68_0 .alias "rw", 0 0, v006BF728_0;
S_0067ED28 .scope module, "JK1" "FFJK" 2 39, 2 8, S_0067E8E8;
 .timescale 0 0;
v006BEA40_0 .alias "clk", 0 0, v006BECA8_0;
v006BEA98_0 .alias "clr", 0 0, v006BF620_0;
v006BEAF0_0 .alias "j", 0 0, v006BEDB0_0;
v006BEB48_0 .alias "k", 0 0, v006BEE08_0;
v006BEBA0_0 .var "q", 0 0;
v006BEBF8_0 .var "qnot", 0 0;
E_006866C0 .event posedge, v006BEA40_0;
S_0067EC18 .scope module, "Rx3" "RAM1x1" 2 47, 2 34, S_0067E9F8;
 .timescale 0 0;
L_006925F0 .functor AND 1, v006BF7D8_0, v006BF990_0, v006BF780_0, C4<1>;
L_00692660 .functor NOT 1, L_006BFBA0, C4<0>, C4<0>, C4<0>;
L_00692708 .functor AND 1, v006BF7D8_0, v006BE620_0, C4<1>, C4<1>;
v006BE6D0_0 .alias "addr", 0 0, v006BF570_0;
v006BE728_0 .net "c", 0 0, L_006925F0; 1 drivers
v006BE780_0 .alias "clk", 0 0, v006BF830_0;
v006BE7D8_0 .alias "clr", 0 0, v006BF620_0;
v006BE830_0 .net "in", 0 0, L_006BFBA0; 1 drivers
v006BE888_0 .net "k", 0 0, L_00692660; 1 drivers
v006BE8E0_0 .net "out", 0 0, L_00692708; 1 drivers
v006BE938_0 .net "q", 0 0, v006BE620_0; 1 drivers
v006BE990_0 .net "qnot", 0 0, v006BE678_0; 1 drivers
v006BE9E8_0 .alias "rw", 0 0, v006BF728_0;
S_0067EB90 .scope module, "JK1" "FFJK" 2 39, 2 8, S_0067EC18;
 .timescale 0 0;
v006BE4C0_0 .alias "clk", 0 0, v006BE728_0;
v006BE518_0 .alias "clr", 0 0, v006BF620_0;
v006BE570_0 .alias "j", 0 0, v006BE830_0;
v006BE5C8_0 .alias "k", 0 0, v006BE888_0;
v006BE620_0 .var "q", 0 0;
v006BE678_0 .var "qnot", 0 0;
E_006865A0 .event posedge, v006BE4C0_0;
S_0067E970 .scope module, "Rx4" "RAM1x1" 2 48, 2 34, S_0067E9F8;
 .timescale 0 0;
L_006923F8 .functor AND 1, v006BF7D8_0, v006BF990_0, v006BF780_0, C4<1>;
L_0068D7F8 .functor NOT 1, L_006BFC50, C4<0>, C4<0>, C4<0>;
L_0068D8A0 .functor AND 1, v006BF7D8_0, v006BE0A0_0, C4<1>, C4<1>;
v006BE150_0 .alias "addr", 0 0, v006BF570_0;
v006BE1A8_0 .net "c", 0 0, L_006923F8; 1 drivers
v006BE200_0 .alias "clk", 0 0, v006BF830_0;
v006BE258_0 .alias "clr", 0 0, v006BF620_0;
v006BE2B0_0 .net "in", 0 0, L_006BFC50; 1 drivers
v006BE308_0 .net "k", 0 0, L_0068D7F8; 1 drivers
v006BE360_0 .net "out", 0 0, L_0068D8A0; 1 drivers
v006BE3B8_0 .net "q", 0 0, v006BE0A0_0; 1 drivers
v006BE410_0 .net "qnot", 0 0, v006BE0F8_0; 1 drivers
v006BE468_0 .alias "rw", 0 0, v006BF728_0;
S_0067ECA0 .scope module, "JK1" "FFJK" 2 39, 2 8, S_0067E970;
 .timescale 0 0;
v00683588_0 .alias "clk", 0 0, v006BE1A8_0;
v0068E858_0 .alias "clr", 0 0, v006BF620_0;
v006BDFF0_0 .alias "j", 0 0, v006BE2B0_0;
v006BE048_0 .alias "k", 0 0, v006BE308_0;
v006BE0A0_0 .var "q", 0 0;
v006BE0F8_0 .var "qnot", 0 0;
E_00682928 .event posedge, v00683588_0;
    .scope S_0067EEC0;
T_0 ;
    %set/v v006BF780_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0067EEC0;
T_1 ;
    %delay 3, 0;
    %load/v 8, v006BF780_0, 1;
    %inv 8, 1;
    %set/v v006BF780_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0067EE38;
T_2 ;
    %wait E_006866A0;
    %load/v 8, v006BF048_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006BF150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006BF1A8_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v006BF0A0_0, 1;
    %load/v 9, v006BF0F8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006BF150_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006BF1A8_0, 0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v006BF0A0_0, 1;
    %inv 8, 1;
    %load/v 9, v006BF0F8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006BF150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006BF1A8_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %load/v 8, v006BF0A0_0, 1;
    %load/v 9, v006BF0F8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.6, 8;
    %load/v 8, v006BF150_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006BF150_0, 0, 8;
    %load/v 8, v006BF1A8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006BF1A8_0, 0, 8;
T_2.6 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0067ED28;
T_3 ;
    %wait E_006866C0;
    %load/v 8, v006BEA98_0, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006BEBA0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006BEBF8_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v006BEAF0_0, 1;
    %load/v 9, v006BEB48_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006BEBA0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006BEBF8_0, 0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v006BEAF0_0, 1;
    %inv 8, 1;
    %load/v 9, v006BEB48_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006BEBA0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006BEBF8_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v006BEAF0_0, 1;
    %load/v 9, v006BEB48_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.6, 8;
    %load/v 8, v006BEBA0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006BEBA0_0, 0, 8;
    %load/v 8, v006BEBF8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006BEBF8_0, 0, 8;
T_3.6 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0067EB90;
T_4 ;
    %wait E_006865A0;
    %load/v 8, v006BE518_0, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006BE620_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006BE678_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v006BE570_0, 1;
    %load/v 9, v006BE5C8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006BE620_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006BE678_0, 0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v006BE570_0, 1;
    %inv 8, 1;
    %load/v 9, v006BE5C8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006BE620_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006BE678_0, 0, 1;
    %jmp T_4.5;
T_4.4 ;
    %load/v 8, v006BE570_0, 1;
    %load/v 9, v006BE5C8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.6, 8;
    %load/v 8, v006BE620_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006BE620_0, 0, 8;
    %load/v 8, v006BE678_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006BE678_0, 0, 8;
T_4.6 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0067ECA0;
T_5 ;
    %wait E_00682928;
    %load/v 8, v0068E858_0, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006BE0A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006BE0F8_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v006BDFF0_0, 1;
    %load/v 9, v006BE048_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006BE0A0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006BE0F8_0, 0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v006BDFF0_0, 1;
    %inv 8, 1;
    %load/v 9, v006BE048_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006BE0A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006BE0F8_0, 0, 1;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v006BDFF0_0, 1;
    %load/v 9, v006BE048_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.6, 8;
    %load/v 8, v006BE0A0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006BE0A0_0, 0, 8;
    %load/v 8, v006BE0F8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006BE0F8_0, 0, 8;
T_5.6 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0067EA80;
T_6 ;
    %delay 6, 0;
    %set/v v006BF888_0, 1, 1;
    %delay 6, 0;
    %set/v v006BF888_0, 0, 1;
    %set/v v006BF7D8_0, 0, 1;
    %set/v v006BF990_0, 0, 1;
    %set/v v006BF8E0_0, 0, 4;
    %vpi_call 2 65 "$display", "Guia 10 - Exercicio 01 - RAM 1x4 - Gabriel Luiz M. G. Vieira ~ 441691";
    %vpi_call 2 66 "$display", "ADDR  RW CLK    IN    OUT";
    %vpi_call 2 67 "$monitor", " %b    %b   %b    %b   %b", v006BF7D8_0, v006BF990_0, v006BF830_0, v006BF8E0_0, v006BF938_0;
    %delay 6, 0;
    %set/v v006BF7D8_0, 0, 1;
    %set/v v006BF990_0, 0, 1;
    %movi 8, 1, 4;
    %set/v v006BF8E0_0, 8, 4;
    %delay 6, 0;
    %set/v v006BF7D8_0, 0, 1;
    %set/v v006BF990_0, 1, 1;
    %movi 8, 10, 4;
    %set/v v006BF8E0_0, 8, 4;
    %delay 6, 0;
    %set/v v006BF7D8_0, 1, 1;
    %set/v v006BF990_0, 1, 1;
    %movi 8, 11, 4;
    %set/v v006BF8E0_0, 8, 4;
    %delay 6, 0;
    %set/v v006BF7D8_0, 1, 1;
    %set/v v006BF990_0, 1, 1;
    %movi 8, 4, 4;
    %set/v v006BF8E0_0, 8, 4;
    %delay 6, 0;
    %set/v v006BF7D8_0, 1, 1;
    %set/v v006BF990_0, 0, 1;
    %movi 8, 5, 4;
    %set/v v006BF8E0_0, 8, 4;
    %delay 6, 0;
    %set/v v006BF7D8_0, 0, 1;
    %set/v v006BF990_0, 0, 1;
    %movi 8, 14, 4;
    %set/v v006BF8E0_0, 8, 4;
    %delay 6, 0;
    %set/v v006BF7D8_0, 1, 1;
    %set/v v006BF8E0_0, 0, 4;
    %delay 6, 0;
    %set/v v006BF7D8_0, 1, 1;
    %set/v v006BF888_0, 1, 1;
    %delay 6, 0;
    %set/v v006BF7D8_0, 1, 1;
    %set/v v006BF888_0, 0, 1;
    %delay 6, 0;
    %set/v v006BF7D8_0, 0, 1;
    %delay 3, 0;
    %vpi_call 2 78 "$finish";
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "D:\Gabriel\PUC\2º\ARQ\Guia10\Exercicio01.v";
    "./clock.v";
