INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Lab7/Lab7.srcs/sources_1/imports/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Lab7/Lab7.srcs/sources_1/imports/new/addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Lab7/Lab7.srcs/sources_1/imports/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Lab7/Lab7.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Lab7/Lab7.srcs/sources_1/imports/sources_1/imports/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Lab7/Lab7.srcs/sources_1/imports/new/logical.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Lab7/Lab7.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Lab7/Lab7.srcs/sources_1/imports/new/shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Lab7/Lab7.srcs/sim_1/new/datapath_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_test
WARNING: [VRFC 10-756] identifier ERROR_RD1 is used before its declaration [E:/Lab7/Lab7.srcs/sim_1/new/datapath_test.sv:108]
INFO: [VRFC 10-311] analyzing module selfcheck
