// Seed: 2317950202
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 (
    output wand id_0,
    output tri0 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wand id_5,
    output wire id_6,
    output uwire id_7,
    input supply1 id_8,
    input wire id_9,
    input tri1 id_10,
    input tri0 id_11,
    output supply0 id_12
    , id_17,
    input tri1 id_13,
    output tri0 id_14,
    output tri id_15
);
  wire id_18;
  wire id_19;
  wire id_20;
  assign id_20 = ~1;
  module_0(
      id_20, id_20, id_20, id_17
  );
endmodule
