<!DOCTYPE html>
<html lang="en">
    <head>
        <meta charset="UTF-8">
<meta http-equiv="X-UA-Compatible" content="ie=edge">
<meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
<meta name="author" content="">
<meta name="description" content="This is a write-up about the Internals of TLM connection port-to-imp. I am using uvm_blocking_put_port but others shouldn&amp;rsquo;t be different.
Producer/Consumer example The producer creates port and calls put with the transaction
class producer extesnds uvm_component; ... ... uvm_blocking_put_port #(transaction) put_port; function build_phase(...); put_port = new(&amp;#34;foo&amp;#34;, this); endfunction function run_phase(....); .... put_port.put(t); endfunction endclass The consumer creates imp and providesput method that gets called eventually.
class consumer extends ...; uvm_blocking_put_imp #(transction, consumer) imp; function void build_phase(." />
<meta name="keywords" content=", UVM" />
<meta name="robots" content="noodp" />
<meta name="theme-color" content="" />
<link rel="canonical" href="/posts/2021/01/uvm-internals-tlm-port-to-imp-connection/" />


    <title>
        
            UVM Internals - TLM port to imp Connection :: Techiedeepdive 
        
    </title>



<link href="https://cdnjs.cloudflare.com/ajax/libs/flag-icon-css/3.5.0/css/flag-icon.min.css" rel="stylesheet"
    type="text/css">



<link rel="stylesheet" href="/main.de188b3201233c251f4fd6306dbd2cb41e408fb8846c09781b2925de7df5025c.css">






<meta itemprop="name" content="UVM Internals - TLM port to imp Connection">
<meta itemprop="description" content="This is a write-up about the Internals of TLM connection port-to-imp. I am using uvm_blocking_put_port but others shouldn&rsquo;t be different.
Producer/Consumer example The producer creates port and calls put with the transaction
class producer extesnds uvm_component; ... ... uvm_blocking_put_port #(transaction) put_port; function build_phase(...); put_port = new(&#34;foo&#34;, this); endfunction function run_phase(....); .... put_port.put(t); endfunction endclass The consumer creates imp and providesput method that gets called eventually.
class consumer extends ...; uvm_blocking_put_imp #(transction, consumer) imp; function void build_phase(."><meta itemprop="datePublished" content="2021-01-12T00:00:00+00:00" />
<meta itemprop="dateModified" content="2021-01-12T00:00:00+00:00" />
<meta itemprop="wordCount" content="799"><meta itemprop="image" content=""/>
<meta itemprop="keywords" content="UVM," />
<meta name="twitter:card" content="summary_large_image"/>
<meta name="twitter:image" content=""/>

<meta name="twitter:title" content="UVM Internals - TLM port to imp Connection"/>
<meta name="twitter:description" content="This is a write-up about the Internals of TLM connection port-to-imp. I am using uvm_blocking_put_port but others shouldn&rsquo;t be different.
Producer/Consumer example The producer creates port and calls put with the transaction
class producer extesnds uvm_component; ... ... uvm_blocking_put_port #(transaction) put_port; function build_phase(...); put_port = new(&#34;foo&#34;, this); endfunction function run_phase(....); .... put_port.put(t); endfunction endclass The consumer creates imp and providesput method that gets called eventually.
class consumer extends ...; uvm_blocking_put_imp #(transction, consumer) imp; function void build_phase(."/>




    <meta property="og:title" content="UVM Internals - TLM port to imp Connection" />
<meta property="og:description" content="This is a write-up about the Internals of TLM connection port-to-imp. I am using uvm_blocking_put_port but others shouldn&rsquo;t be different.
Producer/Consumer example The producer creates port and calls put with the transaction
class producer extesnds uvm_component; ... ... uvm_blocking_put_port #(transaction) put_port; function build_phase(...); put_port = new(&#34;foo&#34;, this); endfunction function run_phase(....); .... put_port.put(t); endfunction endclass The consumer creates imp and providesput method that gets called eventually.
class consumer extends ...; uvm_blocking_put_imp #(transction, consumer) imp; function void build_phase(." />
<meta property="og:type" content="article" />
<meta property="og:url" content="/posts/2021/01/uvm-internals-tlm-port-to-imp-connection/" /><meta property="og:image" content=""/><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2021-01-12T00:00:00+00:00" />
<meta property="article:modified_time" content="2021-01-12T00:00:00+00:00" /><meta property="og:site_name" content="Techiedeepdive" />
<meta property="og:see_also" content="/posts/2023/02/uvm-internals-deepdive-into-uvm_reg_predictor/" /><meta property="og:see_also" content="/posts/2023/02/uvm-internals-deepdive-into-uvm_reg_bit_bash_seq/" /><meta property="og:see_also" content="/posts/2023/02/uvm-internals-what-happens-when-you-call-set_auto_predict/" /><meta property="og:see_also" content="/posts/2023/01/uvm-internals-uvm_pool/" /><meta property="og:see_also" content="/posts/2023/01/uvm-internals-uvm_barrier/" /><meta property="og:see_also" content="/posts/2022/09/uvm-internals-objections/" />







    <meta property="article:published_time" content="2021-01-12 00:00:00 &#43;0000 UTC" />








    </head>

    
        <body>
    
    
        <div class="container">
            <header class="header">
    <span class="header__inner">
        <a href="/" style="text-decoration: none;">
    <div class="logo">
        
            <span class="logo__mark">></span>
            <span class="logo__text">$ cd /home/</span>
            <span class="logo__cursor" style=
                  "
                   
                   ">
            </span>
        
    </div>
</a>


        <span class="header__right">
            
                <nav class="menu">
    <ul class="menu__inner"><li><a href="/about/">About</a></li><li><a href="/posts">Blog</a></li><li><a href="/reading-list/">Reading list</a></li>
    </ul>
</nav>

                <span class="menu-trigger">
                    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24">
                        <path d="M0 0h24v24H0z" fill="none"/>
                        <path d="M3 18h18v-2H3v2zm0-5h18v-2H3v2zm0-7v2h18V6H3z"/>
                    </svg>
                </span>
            
        </span>
    </span>
</header>


            <div class="content">
                
  <main class="post">

    <div class="post-info">
      <p>
        <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-clock">
          <circle cx="12" cy="12" r="10"></circle>
          <polyline points="12 6 12 12 16 14"></polyline>
        </svg>
        4 minutes

        
      </p>
    </div>

    <article>
      <h1 class="post-title">
        <a href="/posts/2021/01/uvm-internals-tlm-port-to-imp-connection/">UVM Internals - TLM port to imp Connection</a>
      </h1>

      

      

      <div class="post-content">
        <p>This is a write-up about the Internals of TLM connection port-to-imp. I am using <code>uvm_blocking_put_port</code> but others shouldn&rsquo;t be different.</p>
<h1 id="producerconsumer-example">Producer/Consumer example</h1>
<p>The producer creates <code>port</code> and calls <code>put</code> with the transaction</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">class producer extesnds uvm_component;
...
...

uvm_blocking_put_port #(transaction) put_port;

<span style="color:#66d9ef">function</span> build_phase(...);
put_port <span style="color:#f92672">=</span> new(<span style="color:#e6db74">&#34;foo&#34;</span>, this);
<span style="color:#66d9ef">endfunction</span>

<span style="color:#66d9ef">function</span> run_phase(....);
    ....
    put_port.put(t);

<span style="color:#66d9ef">endfunction</span>

endclass
</code></pre></div><p>The consumer creates <code>imp</code> and provides<code>put</code> method that gets called eventually.</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">class consumer extends ...;

uvm_blocking_put_imp #(transction, consumer) imp;

<span style="color:#66d9ef">function</span> <span style="color:#66d9ef">void</span> build_phase(...);
    imp <span style="color:#f92672">=</span> new(<span style="color:#e6db74">&#34;bar&#34;</span>, this);
<span style="color:#66d9ef">endfunction</span>

<span style="color:#66d9ef">task</span> put(transaction t);
<span style="color:#75715e">//  do something with transaction here
</span><span style="color:#75715e"></span>endclass


endclass
</code></pre></div><p>and <code>connect_phase</code> calls <code>connect</code> between port to imp.</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">producer_inst.put_port.connect(consumer_inst.imp)
</code></pre></div><h1 id="uvm_blocking_put_port">uvm_blocking_put_port</h1>
<p>Starting with <code>uvm_blocking_put_port</code></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">class uvm_blocking_put_port #(<span style="color:#66d9ef">type</span> T<span style="color:#f92672">=</span><span style="color:#66d9ef">int</span>)
  extends uvm_port_base<span style="color:#960050;background-color:#1e0010">`</span> #(uvm_tlm_if_base #(T,T));
  <span style="color:#66d9ef">`UVM_PORT_COMMON</span>(<span style="color:#66d9ef">`UVM_TLM_BLOCKING_PUT_MASK</span>,<span style="color:#e6db74">&#34;uvm_blocking_put_port&#34;</span>)
  <span style="color:#66d9ef">`UVM_BLOCKING_PUT_IMP</span> (this.m_if, T, t)
endclass 
</code></pre></div><p>The two macros used here are:</p>
<ul>
<li><code>UVM_PORT_COMMON</code> defines constructor and <code>get_type_name</code></li>
<li><code>UVM_BLOCKING_PUT_IMP</code> calls <code>put</code> from <code>m_if</code> defined in <code>uvm_port_base</code></li>
</ul>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog"><span style="color:#75715e">`define UVM_TLM_GET_TYPE_NAME(NAME) \
</span><span style="color:#75715e">  virtual function string get_type_name(); \
</span><span style="color:#75715e">    return NAME; \
</span><span style="color:#75715e">
</span><span style="color:#75715e"></span>  <span style="color:#66d9ef">endfunction</span>
<span style="color:#75715e">`define UVM_PORT_COMMON(MASK,TYPE_NAME) \
</span><span style="color:#75715e">  function new (string name, uvm_component parent, \
</span><span style="color:#75715e">                int min_size=1, int max_size=1); \
</span><span style="color:#75715e">    super.new (name, parent, UVM_PORT, min_size, max_size); \
</span><span style="color:#75715e">    m_if_mask = MASK; \
</span><span style="color:#75715e">  endfunction \
</span><span style="color:#75715e">  `UVM_TLM_GET_TYPE_NAME(TYPE_NAME)
</span></code></pre></div><p>and</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog"><span style="color:#75715e">`define UVM_BLOCKING_PUT_IMP(imp, TYPE, arg) \
</span><span style="color:#75715e">  task put (TYPE arg); \
</span><span style="color:#75715e">    imp.put(arg); \
</span><span style="color:#75715e">  endtask
</span></code></pre></div><p>To sum up, <code>put</code> is defined by the macro <code>UVM_BLOCKING_PUT_IMP</code> and calls <code>put</code> from <code>imp.put</code> which is set to <code>this.m_if</code> after macro expansion. So, what is <code>m_if</code>?</p>
<h1 id="uvm_blocking_put_imp">uvm_blocking_put_imp</h1>
<p>On the consumer side, <code>uvm_blocking_put_imp</code> extends <code>uvm_port_base</code> as well.</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">class uvm_blocking_put_imp #(<span style="color:#66d9ef">type</span> T<span style="color:#f92672">=</span><span style="color:#66d9ef">int</span>, <span style="color:#66d9ef">type</span> IMP<span style="color:#f92672">=</span><span style="color:#66d9ef">int</span>)
  extends uvm_port_base #(uvm_tlm_if_base #(T,T));
  <span style="color:#66d9ef">`UVM_IMP_COMMON</span>(<span style="color:#66d9ef">`UVM_TLM_BLOCKING_PUT_MASK</span>,<span style="color:#e6db74">&#34;uvm_blocking_put_imp&#34;</span>,IMP)
  <span style="color:#66d9ef">`UVM_BLOCKING_PUT_IMP</span> (m_imp, T, t)
endclass
</code></pre></div><p>and <code>UVM_IMP_COMMON</code>, which calls <code>super.new</code> with <code>imp</code>. Note that <code>imp</code> is <code>this</code> which point to consumer component.</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog"><span style="color:#75715e">`define UVM_IMP_COMMON(MASK,TYPE_NAME,IMP) \
</span><span style="color:#75715e">  local IMP m_imp; \
</span><span style="color:#75715e">  function new (string name, IMP imp); \
</span><span style="color:#75715e">    super.new (name, imp, UVM_IMPLEMENTATION, 1, 1); \
</span><span style="color:#75715e">    m_imp = imp; \
</span><span style="color:#75715e">    m_if_mask = MASK; \
</span><span style="color:#75715e">  endfunction \
</span><span style="color:#75715e">  `UVM_TLM_GET_TYPE_NAME(TYPE_NAME)
</span></code></pre></div><p>and <code>UVM_BLOCKING_PUT_IMP</code> expands to <code>put</code> method with <code>m_imp</code> to <code>m_imp.put</code>.</p>
<p>The magic is happening in <code>uvm_port_base</code> depending on the type passed <code>UVM_IMPLEMENTATION</code> or <code>UVM_PORT</code>.</p>
<h1 id="uvm_port_base">uvm_port_base</h1>
<h2 id="connect">connect</h2>
<p>A good place to start is <code>connect</code>. the most important part here is the assignment to <code>m_provided_by</code>.</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">  virtual <span style="color:#66d9ef">function</span> <span style="color:#66d9ef">void</span> connect (this_type provider);
    <span style="color:#75715e">// Some error checking
</span><span style="color:#75715e"></span>    ...

    m_provided_by[provider.get_full_name()] <span style="color:#f92672">=</span> provider;
    provider.m_provided_to[get_full_name()] <span style="color:#f92672">=</span> this;
  <span style="color:#66d9ef">endfunction</span>

</code></pre></div><p>Side note, <code>uvm_port_base</code> extends <code>uvm_tlm_if_base</code> which provides empty interface for child classes to implement.</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">class uvm_blocking_put_port #(<span style="color:#66d9ef">type</span> T<span style="color:#f92672">=</span><span style="color:#66d9ef">int</span>)
  extends uvm_port_base<span style="color:#960050;background-color:#1e0010">`</span> #(uvm_tlm_if_base #(T,T));
</code></pre></div><p>and <code>uvm_tlm_if_base</code></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">virtual class uvm_tlm_if_base #(<span style="color:#66d9ef">type</span> T1<span style="color:#f92672">=</span><span style="color:#66d9ef">int</span>, <span style="color:#66d9ef">type</span> T2<span style="color:#f92672">=</span><span style="color:#66d9ef">int</span>);
  virtual <span style="color:#66d9ef">task</span> put( <span style="color:#66d9ef">input</span> T1 t );
    uvm_report_error(<span style="color:#e6db74">&#34;put&#34;</span>, <span style="color:#66d9ef">`UVM_TASK_ERROR</span>, UVM_NONE);
  <span style="color:#66d9ef">endtask</span>
  ...
  ...
endclass
</code></pre></div><h2 id="resolve_bindings">resolve_bindings</h2>
<p>So, what is the link between <code>connect</code> and <code>m_if.put</code> and <code>imp.put</code>? Here where <code>resolve_bindings</code> shows up.
The comments in <code>uvm_port_base.svh</code> says this called at end_of_elaboration (ie after the build and connect).</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">  <span style="color:#75715e">// Function: resolve_bindings
</span><span style="color:#75715e"></span>  <span style="color:#75715e">//
</span><span style="color:#75715e"></span>  <span style="color:#75715e">// This callback is called just before entering the end_of_elaboration phase.
</span><span style="color:#75715e"></span>  <span style="color:#75715e">// It recurses through each port&#39;s fanout to determine all the imp destina-
</span><span style="color:#75715e"></span>  <span style="color:#75715e">// tions. It then checks against the required min and max connections.
</span><span style="color:#75715e"></span>  <span style="color:#75715e">// After resolution, &lt;size&gt; returns a valid value and &lt;get_if&gt;
</span><span style="color:#75715e"></span>  <span style="color:#75715e">// can be used to access a particular imp.
</span><span style="color:#75715e"></span>  <span style="color:#75715e">//
</span><span style="color:#75715e"></span>  <span style="color:#75715e">// This method is automatically called just before the start of the
</span><span style="color:#75715e"></span>  <span style="color:#75715e">// end_of_elaboration phase. Users should not need to call it directly.
</span><span style="color:#75715e"></span>
</code></pre></div><p>The key part in <code>resolve_bindings</code> is the following snippet:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">    <span style="color:#66d9ef">if</span> (is_imp()) <span style="color:#66d9ef">begin</span>
      m_imp_list[get_full_name()] <span style="color:#f92672">=</span> this;
    <span style="color:#66d9ef">end</span>
    <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">begin</span>
      foreach (m_provided_by[nm]) <span style="color:#66d9ef">begin</span>
        this_type port;
        port <span style="color:#f92672">=</span> m_provided_by[nm];
        port.resolve_bindings();
        m_add_list(port);
      <span style="color:#66d9ef">end</span>
    <span style="color:#66d9ef">end</span>

    ...
    ...
    <span style="color:#66d9ef">if</span> (size())
      set_if(<span style="color:#ae81ff">0</span>);
</code></pre></div><p>let&rsquo;s start from the bottom, <code>set_if</code> is called to set <code>m_if</code></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">  <span style="color:#66d9ef">function</span> <span style="color:#66d9ef">void</span> set_if (<span style="color:#66d9ef">int</span> index<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>);
    m_if <span style="color:#f92672">=</span> get_if(index);
    <span style="color:#66d9ef">if</span> (m_if <span style="color:#f92672">!=</span> null)
      m_def_index <span style="color:#f92672">=</span> index;
  <span style="color:#66d9ef">endfunction</span>
</code></pre></div><p>and <code>get_if</code> searches for <code>index</code> in <code>m_imp_list</code></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">  <span style="color:#66d9ef">function</span> uvm_port_base #(IF) get_if(<span style="color:#66d9ef">int</span> index<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>);
    <span style="color:#66d9ef">string</span> s;
    ...
    ...
    foreach (m_imp_list[nm]) <span style="color:#66d9ef">begin</span>
      <span style="color:#66d9ef">if</span> (index <span style="color:#f92672">==</span> <span style="color:#ae81ff">0</span>)
        <span style="color:#66d9ef">return</span> m_imp_list[nm];
      index<span style="color:#f92672">--</span>;
    <span style="color:#66d9ef">end</span>
  <span style="color:#66d9ef">endfunction</span>
</code></pre></div><p>So, <code>m_imp_list</code> is used to set the <code>m_if</code>. This leads to the first part in <code>resolve_bindings</code>.</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">    <span style="color:#66d9ef">if</span> (is_imp()) <span style="color:#66d9ef">begin</span>
      m_imp_list[get_full_name()] <span style="color:#f92672">=</span> this;
    <span style="color:#66d9ef">end</span>
    <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">begin</span>
      foreach (m_provided_by[nm]) <span style="color:#66d9ef">begin</span>
        this_type port;
        port <span style="color:#f92672">=</span> m_provided_by[nm];
        port.resolve_bindings();
        m_add_list(port);
      <span style="color:#66d9ef">end</span>
    <span style="color:#66d9ef">end</span>
</code></pre></div><p>There are two scenarios for uvm_port_base:</p>
<ul>
<li>imp</li>
<li>not imp(port, or export)</li>
</ul>
<p>For <code>imp</code>, <code>this</code> (which points to imp port) is added to <code>m_imp_list</code>.</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">      m_imp_list[get_full_name()] <span style="color:#f92672">=</span> this;
</code></pre></div><p>For port, <code>m_add_list</code> is called which adds provider (consumer imp) into <code>m_imp_list</code></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">  local <span style="color:#66d9ef">function</span> <span style="color:#66d9ef">void</span> m_add_list           (this_type provider);
    <span style="color:#66d9ef">string</span> sz;
    this_type imp;

    <span style="color:#66d9ef">for</span> (<span style="color:#66d9ef">int</span> i <span style="color:#f92672">=</span> <span style="color:#ae81ff">0</span>; i <span style="color:#f92672">&lt;</span> provider.size(); i<span style="color:#f92672">++</span>) <span style="color:#66d9ef">begin</span>
      imp <span style="color:#f92672">=</span> provider.get_if(i);
      <span style="color:#66d9ef">if</span> (<span style="color:#f92672">!</span>m_imp_list.exists(imp.get_full_name()))
        m_imp_list[imp.get_full_name()] <span style="color:#f92672">=</span> imp;
    <span style="color:#66d9ef">end</span>

  <span style="color:#66d9ef">endfunction</span>
</code></pre></div><p>So, To sum up what happened in the last 10 years since i started writing this</p>
<p>During elaboration:</p>
<ul>
<li>port and imp are created</li>
<li><code>connect</code> is called to connect port to imp and updates <code>m_provided_by</code>.</li>
<li><code>resolve_bindings</code> is called on both port and imp. It updates <code>m_imp_list</code> on both sides. In case of port, it sets <code>m_if</code> to consumer interface (which is the consumer imp port)</li>
</ul>
<p>During run:</p>
<ul>
<li>producer calls <code>port.put</code> which calls</li>
<li><code>m_if.put</code> from <code>uvm_port_base</code> which points to <code>consumer imp port put</code>, which calls put from <code>consumer component put</code>.</li>
</ul>

      </div>
    </article>

    <hr />

    <div class="post-info">
      
    <p>
        <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-tag meta-icon"><path d="M20.59 13.41l-7.17 7.17a2 2 0 0 1-2.83 0L2 12V2h10l8.59 8.59a2 2 0 0 1 0 2.82z"></path><line x1="7" y1="7" x2="7" y2="7"></line></svg>

        <span class="tag"><a href="tags/uvm/">UVM</a></span>
        
    </p>

      

      <p>
        <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-file-text">
          <path d="M14 2H6a2 2 0 0 0-2 2v16a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2V8z"></path>
          <polyline points="14 2 14 8 20 8"></polyline>
          <line x1="16" y1="13" x2="8" y2="13"></line>
          <line x1="16" y1="17" x2="8" y2="17"></line>
          <polyline points="10 9 9 9 8 9"></polyline>
        </svg>
        799 Words
      </p>

      <p>
        <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-calendar">
          <rect x="3" y="4" width="18" height="18" rx="2" ry="2"></rect>
          <line x1="16" y1="2" x2="16" y2="6"></line>
          <line x1="8" y1="2" x2="8" y2="6"></line>
          <line x1="3" y1="10" x2="21" y2="10"></line>
        </svg>
        
          2021-01-12 00:00 &#43;0000
        

         
          
        
      </p>
    </div>

    
      <div class="pagination">
        <div class="pagination__title">
          <span class="pagination__title-h">Read other posts</span>
          <hr />
        </div>

        <div class="pagination__buttons">
          
            <span class="button previous">
              <a href="/posts/2021/04/python-generator-vs-iterator/">
                <span class="button__icon">←</span>
                <span class="button__text">Python Generator vs Iterator</span>
              </a>
            </span>
          

          
            <span class="button next">
              <a href="/posts/2021/01/sshd-with-fail2ban/">
                <span class="button__text">sshd with fail2ban</span>
                <span class="button__icon">→</span>
              </a>
            </span>
          
        </div>
      </div>
    


    

    

  </main>

            </div>

            
                <footer class="footer">
    <div class="footer__inner">
        <div class="footer__content">
            <span>&copy; 2023</span>
            
            <span><a href="https://creativecommons.org/licenses/by-nc/4.0/" target="_blank" rel="noopener">CC BY-NC 4.0</a></span><span><a href="posts/index.xml" target="_blank" title="rss"><svg xmlns="http://www.w3.org/2000/svg" width="18" height="18" viewBox="0 0 20 20" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-rss"><path d="M4 11a9 9 0 0 1 9 9"></path><path d="M4 4a16 16 0 0 1 16 16"></path><circle cx="5" cy="19" r="1"></circle></svg></a></span>
        </div>
    </div>
    <div class="footer__inner">
        <div class="footer__content">
            <span>Powered by <a href="http://gohugo.io">Hugo</a></span>
            <span>Made with &#10084; by <a href="https://github.com/rhazdon">Djordje Atlialp</a></span>
          </div>
    </div>
</footer>

            
        </div>

        



<script type="text/javascript" src="/bundle.min.2ce64ea6ea44a72b13dd812fc2eb5cca3efe878cce258a47c137c17edf46e0602a05e422b618a5b80b5939c731b7a293351c2f2222a21f6ee27e54a8448dd20e.js" integrity="sha512-LOZOpupEpysT3YEvwutcyj7&#43;h4zOJYpHwTfBft9G4GAqBeQithiluAtZOccxt6KTNRwvIiKiH27iflSoRI3SDg=="></script>



    </body>
</html>
