<block name="/home/ubuntu/RASP_Workspace/test_0609_cap_ota_mite//test_0609_cap_ota_mite.net" instance="FPGA_packed_netlist[0]">
	<inputs>
		dummy1 net4_1 net1_1 
	</inputs>

	<outputs>
		out:dummy2 out:gnd 
	</outputs>

	<globals>
		
	</globals>

	<block name="out:gnd" instance="io[0]" mode="outpad">
		<inputs>
			<port name="outpad">gnd </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:gnd" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="gnd" instance="cab2[1]" mode="cab2">
		<inputs>
			<port name="I">net2_1 open open open open open open open open open open net4_1 open open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open meas_volt_mite[0].out[0]->crossbar  cap[0].out[0]->crossbar  open open open </port>
		</outputs>
		<globals>
			<port name="clk">open </port>
		</globals>
		<block name="open" instance="ota_buffer[0]"/>
		<block name="open" instance="tgate[0]"/>
		<block name="open" instance="tgate[1]"/>
		<block name="open" instance="tgate[2]"/>
		<block name="net3_1" instance="cap[0]">
			<inputs>
				<port name="in">cab2.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">net3_1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="cap[1]"/>
		<block name="open" instance="cap[2]"/>
		<block name="open" instance="tgate2[0]"/>
		<block name="open" instance="tgate2[1]"/>
		<block name="open" instance="tgate2[2]"/>
		<block name="open" instance="mult[0]"/>
		<block name="open" instance="mult[1]"/>
		<block name="gnd" instance="meas_volt_mite[0]">
			<inputs>
				<port name="in">cab2.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">gnd </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="meas_volt_mite[1]"/>
		<block name="open" instance="volswc[0]"/>
		<block name="open" instance="volswc[1]"/>
	</block>
	<block name="net2_1" instance="cab[2]" mode="cab">
		<inputs>
			<port name="I">open open open open open open net1_1 open open open open open net3_1 open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open ota[0].out[0]->crossbar  open open open </port>
		</outputs>
		<globals>
			<port name="gnd">open </port>
			<port name="vdd">open </port>
		</globals>
		<block name="open" instance="fgota[0]"/>
		<block name="open" instance="fgota[1]"/>
		<block name="open" instance="ota_buf[0]"/>
		<block name="net2_1" instance="ota[0]">
			<inputs>
				<port name="in">cab.I[6]->crossbar  cab.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">net2_1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="cap[0]"/>
		<block name="open" instance="cap[1]"/>
		<block name="open" instance="cap[2]"/>
		<block name="open" instance="cap[3]"/>
		<block name="open" instance="nfet[0]"/>
		<block name="open" instance="nfet[1]"/>
		<block name="open" instance="pfet[0]"/>
		<block name="open" instance="pfet[1]"/>
		<block name="open" instance="tgate[0]"/>
		<block name="open" instance="tgate[1]"/>
		<block name="open" instance="tgate[2]"/>
		<block name="open" instance="tgate[3]"/>
		<block name="open" instance="nmirror[0]"/>
		<block name="open" instance="nmirror[1]"/>
		<block name="open" instance="volswc[0]"/>
		<block name="open" instance="volswc[1]"/>
	</block>
	<block name="net4_1" instance="io[3]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="net4_1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">net4_1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="net1_1" instance="io[4]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="net1_1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">net1_1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:dummy2" instance="io[5]" mode="outpad">
		<inputs>
			<port name="outpad">dummy2 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:dummy2" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="dummy2" instance="clb[6]" mode="clb">
		<inputs>
			<port name="I">dummy1 open open open open open open open open open open open open open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open open open open open open </port>
		</outputs>
		<globals>
			<port name="clk">open </port>
		</globals>
		<block name="dummy2" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="dummy2" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="dummy2" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="dummy2" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">dummy2 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="open" instance="ble[1]"/>
		<block name="open" instance="ble[2]"/>
		<block name="open" instance="ble[3]"/>
		<block name="open" instance="ble[4]"/>
		<block name="open" instance="ble[5]"/>
		<block name="open" instance="ble[6]"/>
		<block name="open" instance="ble[7]"/>
	</block>
	<block name="dummy1" instance="io[7]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="dummy1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">dummy1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
</block>

