# SystemVerilog-Practice

1. Averager for N number of inputs, Average output is given after N number of clock cycle with Valid
