$date
	Sat Feb 25 12:22:18 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module seventb $end
$var wire 1 ! q $end
$var reg 1 " clock $end
$var reg 1 # y $end
$scope module uut $end
$var wire 1 " clock $end
$var wire 1 # y $end
$var reg 1 ! q $end
$scope module uut $end
$var wire 1 # d $end
$var wire 1 " enable $end
$var wire 1 ! q $end
$var reg 1 $ y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
x#
0"
x!
$end
#5
0$
1"
0#
#10
x$
0"
1#
#15
1$
1"
#20
x$
0"
0#
#25
1$
1"
1#
#30
x$
0"
#35
1$
1"
#40
x$
0"
#45
1$
1"
#50
x$
0"
#55
1$
1"
#60
x$
0"
#65
1$
1"
#70
x$
0"
#75
1$
1"
#80
x$
0"
#85
1$
1"
#90
x$
0"
#95
1$
1"
#100
x$
0"
#105
1$
1"
#110
x$
0"
#115
1$
1"
#120
x$
0"
#125
1$
1"
