Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Reading design: MULTI_DIV_SHIFT.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MULTI_DIV_SHIFT.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MULTI_DIV_SHIFT"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg225

---- Source Options
Top Module Name                    : MULTI_DIV_SHIFT
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/Documents/P9_MULTI_DIV_SHIFT/MULTI_DIV_SHIFT.v" into library work
Parsing module <MULTI_DIV_SHIFT>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <MULTI_DIV_SHIFT>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MULTI_DIV_SHIFT>.
    Related source file is "/home/ise/Documents/P9_MULTI_DIV_SHIFT/MULTI_DIV_SHIFT.v".
    Found 9-bit register for signal <REG_UNIV>.
    Found 16-bit register for signal <timer>.
    Found 8-bit register for signal <LEDS_R>.
    Found 4-bit register for signal <sampled_BOTON>.
    Found 4-bit register for signal <BOTON_PRES>.
    Found 22-bit register for signal <sclk>.
    Found 17-bit register for signal <CONT_FREC_300>.
    Found 1-bit register for signal <FREC_300>.
    Found 2-bit register for signal <CONTADOR_DISP>.
    Found 8-bit register for signal <DIGIT_1_DISP>.
    Found 8-bit register for signal <DIGIT_2_DISP>.
    Found 8-bit register for signal <DIGIT_3_DISP>.
    Found 8-bit register for signal <DIGIT_4_DISP>.
    Found 16-bit register for signal <DISPLAY>.
    Found 4-bit register for signal <datos>.
    Found 16-bit adder for signal <timer[15]_GND_1_o_add_9_OUT> created at line 42.
    Found 22-bit adder for signal <sclk[21]_GND_1_o_add_20_OUT> created at line 65.
    Found 17-bit adder for signal <CONT_FREC_300[16]_GND_1_o_add_29_OUT> created at line 82.
    Found 2-bit adder for signal <CONTADOR_DISP[1]_GND_1_o_add_34_OUT> created at line 88.
    Found 4-bit 4-to-1 multiplexer for signal <ENCODER[1]_GND_1_o_wide_mux_2_OUT> created at line 29.
    Found 16-bit 4-to-1 multiplexer for signal <CONTADOR_DISP[1]_DIGIT_1_DISP[7]_wide_mux_84_OUT> created at line 148.
    Found 4-bit comparator not equal for signal <sampled_BOTON[3]_BOTON[3]_equal_19_o> created at line 62
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <MULTI_DIV_SHIFT> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 1
 17-bit adder                                          : 1
 2-bit adder                                           : 1
 22-bit adder                                          : 1
# Registers                                            : 15
 1-bit register                                        : 1
 16-bit register                                       : 2
 17-bit register                                       : 1
 2-bit register                                        : 1
 22-bit register                                       : 1
 4-bit register                                        : 3
 8-bit register                                        : 5
 9-bit register                                        : 1
# Comparators                                          : 1
 4-bit comparator not equal                            : 1
# Multiplexers                                         : 7
 16-bit 4-to-1 multiplexer                             : 1
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <DIGIT_4_DISP_0> has a constant value of 1 in block <MULTI_DIV_SHIFT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DIGIT_4_DISP_1> has a constant value of 1 in block <MULTI_DIV_SHIFT>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <MULTI_DIV_SHIFT>.
The following registers are absorbed into counter <timer>: 1 register on signal <timer>.
The following registers are absorbed into counter <sclk>: 1 register on signal <sclk>.
The following registers are absorbed into counter <CONT_FREC_300>: 1 register on signal <CONT_FREC_300>.
The following registers are absorbed into counter <CONTADOR_DISP>: 1 register on signal <CONTADOR_DISP>.
Unit <MULTI_DIV_SHIFT> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 16-bit up counter                                     : 1
 17-bit up counter                                     : 1
 2-bit up counter                                      : 1
 22-bit up counter                                     : 1
# Registers                                            : 78
 Flip-Flops                                            : 78
# Comparators                                          : 1
 4-bit comparator not equal                            : 1
# Multiplexers                                         : 7
 16-bit 4-to-1 multiplexer                             : 1
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <DIGIT_4_DISP_0> has a constant value of 1 in block <MULTI_DIV_SHIFT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DIGIT_4_DISP_1> has a constant value of 1 in block <MULTI_DIV_SHIFT>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <DIGIT_4_DISP_2> in Unit <MULTI_DIV_SHIFT> is equivalent to the following 5 FFs/Latches, which will be removed : <DIGIT_4_DISP_3> <DIGIT_4_DISP_4> <DIGIT_4_DISP_5> <DIGIT_4_DISP_6> <DIGIT_4_DISP_7> 
WARNING:Xst:1293 - FF/Latch <DISPLAY_0> has a constant value of 1 in block <MULTI_DIV_SHIFT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DISPLAY_1> has a constant value of 1 in block <MULTI_DIV_SHIFT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DISPLAY_2> has a constant value of 1 in block <MULTI_DIV_SHIFT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DISPLAY_3> has a constant value of 1 in block <MULTI_DIV_SHIFT>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <DIGIT_2_DISP_4> in Unit <MULTI_DIV_SHIFT> is equivalent to the following FF/Latch, which will be removed : <DIGIT_2_DISP_7> 
INFO:Xst:2261 - The FF/Latch <DIGIT_2_DISP_5> in Unit <MULTI_DIV_SHIFT> is equivalent to the following 2 FFs/Latches, which will be removed : <DIGIT_3_DISP_4> <DIGIT_3_DISP_7> 
INFO:Xst:2261 - The FF/Latch <DIGIT_1_DISP_3> in Unit <MULTI_DIV_SHIFT> is equivalent to the following 2 FFs/Latches, which will be removed : <DIGIT_1_DISP_4> <DIGIT_1_DISP_7> 

Optimizing unit <MULTI_DIV_SHIFT> ...
INFO:Xst:2261 - The FF/Latch <DISPLAY_12> in Unit <MULTI_DIV_SHIFT> is equivalent to the following FF/Latch, which will be removed : <DISPLAY_15> 
INFO:Xst:2261 - The FF/Latch <DIGIT_2_DISP_0> in Unit <MULTI_DIV_SHIFT> is equivalent to the following FF/Latch, which will be removed : <DIGIT_1_DISP_0> 
INFO:Xst:2261 - The FF/Latch <DISPLAY_12> in Unit <MULTI_DIV_SHIFT> is equivalent to the following FF/Latch, which will be removed : <DISPLAY_15> 
WARNING:Xst:1293 - FF/Latch <DIGIT_2_DISP_0> has a constant value of 1 in block <MULTI_DIV_SHIFT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DIGIT_3_DISP_0> has a constant value of 1 in block <MULTI_DIV_SHIFT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DISPLAY_8> has a constant value of 1 in block <MULTI_DIV_SHIFT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DIGIT_2_DISP_0> has a constant value of 1 in block <MULTI_DIV_SHIFT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DIGIT_3_DISP_0> has a constant value of 1 in block <MULTI_DIV_SHIFT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DISPLAY_8> has a constant value of 1 in block <MULTI_DIV_SHIFT>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MULTI_DIV_SHIFT, actual ratio is 3.
FlipFlop BOTON_PRES_0 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop BOTON_PRES_0 connected to a primary input has been replicated
FlipFlop BOTON_PRES_1 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop BOTON_PRES_1 connected to a primary input has been replicated
FlipFlop BOTON_PRES_2 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop BOTON_PRES_2 connected to a primary input has been replicated
FlipFlop BOTON_PRES_3 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop BOTON_PRES_3 connected to a primary input has been replicated
FlipFlop REG_UNIV_5 has been replicated 1 time(s)
FlipFlop REG_UNIV_6 has been replicated 1 time(s)
FlipFlop REG_UNIV_7 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 126
 Flip-Flops                                            : 126

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MULTI_DIV_SHIFT.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 345
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 52
#      LUT2                        : 11
#      LUT3                        : 13
#      LUT4                        : 19
#      LUT5                        : 28
#      LUT6                        : 108
#      MUXCY                       : 52
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 55
# FlipFlops/Latches                : 126
#      FD                          : 40
#      FDE                         : 29
#      FDR                         : 57
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 6
#      OBUF                        : 24

Device utilization summary:
---------------------------

Selected Device : 6slx9csg225-2 


Slice Logic Utilization: 
 Number of Slice Registers:             126  out of  11440     1%  
 Number of Slice LUTs:                  235  out of   5720     4%  
    Number used as Logic:               235  out of   5720     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    263
   Number with an unused Flip Flop:     137  out of    263    52%  
   Number with an unused LUT:            28  out of    263    10%  
   Number of fully used LUT-FF pairs:    98  out of    263    37%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          31
 Number of bonded IOBs:                  31  out of    160    19%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 114   |
FREC_300                           | NONE(DISPLAY_4)        | 12    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.322ns (Maximum Frequency: 120.163MHz)
   Minimum input arrival time before clock: 5.499ns
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 8.322ns (frequency: 120.163MHz)
  Total number of paths / destination ports: 15337 / 181
-------------------------------------------------------------------------
Delay:               8.322ns (Levels of Logic = 6)
  Source:            REG_UNIV_3 (FF)
  Destination:       DIGIT_1_DISP_2 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: REG_UNIV_3 to DIGIT_1_DISP_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             14   0.525   1.355  REG_UNIV_3 (REG_UNIV_3)
     LUT6:I3->O            1   0.235   0.682  REG_UNIV_SHIFTED<2>1 (REG_UNIV_SHIFTED<2>1)
     LUT6:I5->O           11   0.254   1.315  REG_UNIV_SHIFTED<2>3 (REG_UNIV_SHIFTED<2>)
     LUT6:I2->O           16   0.254   1.182  REG_UNIV_SHIFTED[9]_PWR_1_o_equal_70_o<9>11 (REG_UNIV_SHIFTED[9]_PWR_1_o_equal_70_o<9>1)
     LUT3:I2->O            2   0.254   1.002  REG_UNIV_SHIFTED[9]_GND_1_o_equal_61_o<9>1 (REG_UNIV_SHIFTED[9]_GND_1_o_equal_61_o)
     LUT6:I2->O            1   0.254   0.682  _n01611_SW14 (N61)
     LUT6:I5->O            1   0.254   0.000  Mmux_REG_UNIV_SHIFTED[9]_REG_UNIV[7]_mux_75_OUT31 (REG_UNIV_SHIFTED[9]_REG_UNIV[7]_mux_75_OUT<2>)
     FD:D                      0.074          DIGIT_1_DISP_2
    ----------------------------------------
    Total                      8.322ns (2.104ns logic, 6.218ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'FREC_300'
  Clock period: 3.136ns (frequency: 318.878MHz)
  Total number of paths / destination ports: 27 / 14
-------------------------------------------------------------------------
Delay:               3.136ns (Levels of Logic = 1)
  Source:            CONTADOR_DISP_1 (FF)
  Destination:       CONTADOR_DISP_0 (FF)
  Source Clock:      FREC_300 rising
  Destination Clock: FREC_300 rising

  Data Path: CONTADOR_DISP_1 to CONTADOR_DISP_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.525   1.177  CONTADOR_DISP_1 (CONTADOR_DISP_1)
     LUT2:I0->O            2   0.250   0.725  CONTADOR_DISP[1]_PWR_1_o_equal_34_o<1>1 (CONTADOR_DISP[1]_PWR_1_o_equal_34_o)
     FDR:R                     0.459          CONTADOR_DISP_0
    ----------------------------------------
    Total                      3.136ns (1.234ns logic, 1.902ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 149 / 46
-------------------------------------------------------------------------
Offset:              5.499ns (Levels of Logic = 3)
  Source:            BOTON<1> (PAD)
  Destination:       BOTON_PRES_0 (FF)
  Destination Clock: CLK rising

  Data Path: BOTON<1> to BOTON_PRES_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.328   1.152  BOTON_1_IBUF (BOTON_1_IBUF)
     LUT4:I0->O            1   0.254   1.112  _n0167_inv_SW0 (N0)
     LUT6:I1->O           13   0.254   1.097  _n0167_inv (_n0167_inv)
     FDE:CE                    0.302          BOTON_PRES_0
    ----------------------------------------
    Total                      5.499ns (2.138ns logic, 3.361ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            LEDS_R_7 (FF)
  Destination:       LEDS_R<7> (PAD)
  Source Clock:      CLK rising

  Data Path: LEDS_R_7 to LEDS_R<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  LEDS_R_7 (LEDS_R_7)
     OBUF:I->O                 2.912          LEDS_R_7_OBUF (LEDS_R<7>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'FREC_300'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            DISPLAY_12 (FF)
  Destination:       DISPLAY<15> (PAD)
  Source Clock:      FREC_300 rising

  Data Path: DISPLAY_12 to DISPLAY<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  DISPLAY_12 (DISPLAY_12)
     OBUF:I->O                 2.912          DISPLAY_15_OBUF (DISPLAY<15>)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    8.322|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock FREC_300
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.855|         |         |         |
FREC_300       |    3.136|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 17.11 secs
 
--> 


Total memory usage is 387024 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :   12 (   0 filtered)

