INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/M-Labs/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/diff_counter_transfer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module diff_counter_transfer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/M-Labs/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/fifo_dualclk.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_dualclk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/M-Labs/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/gray_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/M-Labs/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/rising_edge_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rising_edge_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/M-Labs/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/rti_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rti_core
INFO: [VRFC 10-2458] undeclared symbol wr_en, assumed default net type wire [C:/M-Labs/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/rti_core.sv:61]
INFO: [VRFC 10-2458] undeclared symbol wrst, assumed default net type wire [C:/M-Labs/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/rti_core.sv:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/M-Labs/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/rti_core.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/M-Labs/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sim_1/new/testbench_rti_core2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_rti_core2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/M-Labs/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
