// Seed: 720908303
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_8 = id_8;
  assign module_1.id_0 = 0;
  wire id_11;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1,
    input  tri0  id_2
);
  uwire id_4 = -1;
  wand  id_5;
  always @(posedge -1)
    if (id_5)
      if (1'h0 != id_5) id_0 <= id_1;
      else id_4 = id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_5
  );
  wor id_6;
  assign id_4 = -1;
  assign id_5 = id_6;
  assign id_0 = -1'b0;
endmodule
