<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://iverilog.icarus.com/" target="_blank">icarus</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 4 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p732.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p732.sv</a>
defines: 
time_elapsed: 0.007s
ram usage: 9040 KB
</pre>
<pre class="log">

iverilog -g2012 -o iverilog.out -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p732.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p732.sv</a>
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p732.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p732.sv:1</a>: error: Port a (1) of module m1 is not declared within module.
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p732.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p732.sv:1</a>: error: Port b (2) of module m1 is not declared within module.
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p732.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p732.sv:1</a>: error: no wire/reg a in module m2.f1.
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p732.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p732.sv:1</a>: error: no wire/reg b in module m2.f1.
4 error(s) during elaboration.

</pre>
</body>