This lab is an FIR verilog design, simulated by xsim, and synthesized by Vivado
