/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* CK */
#define CK__0__DR CYREG_GPIO_PRT0_DR
#define CK__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CK__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CK__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CK__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define CK__0__HSIOM_MASK 0x0000000Fu
#define CK__0__HSIOM_SHIFT 0u
#define CK__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CK__0__INTR CYREG_GPIO_PRT0_INTR
#define CK__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CK__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define CK__0__MASK 0x01u
#define CK__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CK__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CK__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CK__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CK__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CK__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CK__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CK__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CK__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CK__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CK__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CK__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CK__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CK__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CK__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CK__0__PC CYREG_GPIO_PRT0_PC
#define CK__0__PC2 CYREG_GPIO_PRT0_PC2
#define CK__0__PORT 0u
#define CK__0__PS CYREG_GPIO_PRT0_PS
#define CK__0__SHIFT 0u
#define CK__DR CYREG_GPIO_PRT0_DR
#define CK__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CK__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CK__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CK__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CK__INTR CYREG_GPIO_PRT0_INTR
#define CK__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CK__INTSTAT CYREG_GPIO_PRT0_INTR
#define CK__MASK 0x01u
#define CK__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CK__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CK__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CK__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CK__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CK__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CK__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CK__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CK__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CK__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CK__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CK__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CK__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CK__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CK__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CK__PC CYREG_GPIO_PRT0_PC
#define CK__PC2 CYREG_GPIO_PRT0_PC2
#define CK__PORT 0u
#define CK__PS CYREG_GPIO_PRT0_PS
#define CK__SHIFT 0u

/* D0 */
#define D0__0__DR CYREG_GPIO_PRT0_DR
#define D0__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define D0__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define D0__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define D0__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define D0__0__HSIOM_MASK 0x000000F0u
#define D0__0__HSIOM_SHIFT 4u
#define D0__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define D0__0__INTR CYREG_GPIO_PRT0_INTR
#define D0__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define D0__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define D0__0__MASK 0x02u
#define D0__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define D0__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define D0__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define D0__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define D0__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define D0__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define D0__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define D0__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define D0__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define D0__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define D0__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define D0__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define D0__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define D0__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define D0__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define D0__0__PC CYREG_GPIO_PRT0_PC
#define D0__0__PC2 CYREG_GPIO_PRT0_PC2
#define D0__0__PORT 0u
#define D0__0__PS CYREG_GPIO_PRT0_PS
#define D0__0__SHIFT 1u
#define D0__DR CYREG_GPIO_PRT0_DR
#define D0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define D0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define D0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define D0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define D0__INTR CYREG_GPIO_PRT0_INTR
#define D0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define D0__INTSTAT CYREG_GPIO_PRT0_INTR
#define D0__MASK 0x02u
#define D0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define D0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define D0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define D0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define D0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define D0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define D0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define D0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define D0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define D0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define D0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define D0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define D0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define D0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define D0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define D0__PC CYREG_GPIO_PRT0_PC
#define D0__PC2 CYREG_GPIO_PRT0_PC2
#define D0__PORT 0u
#define D0__PS CYREG_GPIO_PRT0_PS
#define D0__SHIFT 1u

/* D1 */
#define D1__0__DR CYREG_GPIO_PRT0_DR
#define D1__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define D1__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define D1__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define D1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define D1__0__HSIOM_MASK 0x00000F00u
#define D1__0__HSIOM_SHIFT 8u
#define D1__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define D1__0__INTR CYREG_GPIO_PRT0_INTR
#define D1__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define D1__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define D1__0__MASK 0x04u
#define D1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define D1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define D1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define D1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define D1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define D1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define D1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define D1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define D1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define D1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define D1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define D1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define D1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define D1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define D1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define D1__0__PC CYREG_GPIO_PRT0_PC
#define D1__0__PC2 CYREG_GPIO_PRT0_PC2
#define D1__0__PORT 0u
#define D1__0__PS CYREG_GPIO_PRT0_PS
#define D1__0__SHIFT 2u
#define D1__DR CYREG_GPIO_PRT0_DR
#define D1__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define D1__DR_INV CYREG_GPIO_PRT0_DR_INV
#define D1__DR_SET CYREG_GPIO_PRT0_DR_SET
#define D1__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define D1__INTR CYREG_GPIO_PRT0_INTR
#define D1__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define D1__INTSTAT CYREG_GPIO_PRT0_INTR
#define D1__MASK 0x04u
#define D1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define D1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define D1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define D1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define D1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define D1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define D1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define D1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define D1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define D1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define D1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define D1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define D1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define D1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define D1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define D1__PC CYREG_GPIO_PRT0_PC
#define D1__PC2 CYREG_GPIO_PRT0_PC2
#define D1__PORT 0u
#define D1__PS CYREG_GPIO_PRT0_PS
#define D1__SHIFT 2u

/* D2 */
#define D2__0__DR CYREG_GPIO_PRT0_DR
#define D2__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define D2__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define D2__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define D2__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define D2__0__HSIOM_MASK 0x0000F000u
#define D2__0__HSIOM_SHIFT 12u
#define D2__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define D2__0__INTR CYREG_GPIO_PRT0_INTR
#define D2__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define D2__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define D2__0__MASK 0x08u
#define D2__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define D2__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define D2__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define D2__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define D2__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define D2__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define D2__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define D2__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define D2__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define D2__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define D2__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define D2__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define D2__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define D2__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define D2__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define D2__0__PC CYREG_GPIO_PRT0_PC
#define D2__0__PC2 CYREG_GPIO_PRT0_PC2
#define D2__0__PORT 0u
#define D2__0__PS CYREG_GPIO_PRT0_PS
#define D2__0__SHIFT 3u
#define D2__DR CYREG_GPIO_PRT0_DR
#define D2__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define D2__DR_INV CYREG_GPIO_PRT0_DR_INV
#define D2__DR_SET CYREG_GPIO_PRT0_DR_SET
#define D2__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define D2__INTR CYREG_GPIO_PRT0_INTR
#define D2__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define D2__INTSTAT CYREG_GPIO_PRT0_INTR
#define D2__MASK 0x08u
#define D2__PA__CFG0 CYREG_UDB_PA0_CFG0
#define D2__PA__CFG1 CYREG_UDB_PA0_CFG1
#define D2__PA__CFG10 CYREG_UDB_PA0_CFG10
#define D2__PA__CFG11 CYREG_UDB_PA0_CFG11
#define D2__PA__CFG12 CYREG_UDB_PA0_CFG12
#define D2__PA__CFG13 CYREG_UDB_PA0_CFG13
#define D2__PA__CFG14 CYREG_UDB_PA0_CFG14
#define D2__PA__CFG2 CYREG_UDB_PA0_CFG2
#define D2__PA__CFG3 CYREG_UDB_PA0_CFG3
#define D2__PA__CFG4 CYREG_UDB_PA0_CFG4
#define D2__PA__CFG5 CYREG_UDB_PA0_CFG5
#define D2__PA__CFG6 CYREG_UDB_PA0_CFG6
#define D2__PA__CFG7 CYREG_UDB_PA0_CFG7
#define D2__PA__CFG8 CYREG_UDB_PA0_CFG8
#define D2__PA__CFG9 CYREG_UDB_PA0_CFG9
#define D2__PC CYREG_GPIO_PRT0_PC
#define D2__PC2 CYREG_GPIO_PRT0_PC2
#define D2__PORT 0u
#define D2__PS CYREG_GPIO_PRT0_PS
#define D2__SHIFT 3u

/* D3 */
#define D3__0__DR CYREG_GPIO_PRT0_DR
#define D3__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define D3__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define D3__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define D3__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define D3__0__HSIOM_MASK 0x000F0000u
#define D3__0__HSIOM_SHIFT 16u
#define D3__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define D3__0__INTR CYREG_GPIO_PRT0_INTR
#define D3__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define D3__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define D3__0__MASK 0x10u
#define D3__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define D3__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define D3__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define D3__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define D3__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define D3__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define D3__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define D3__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define D3__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define D3__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define D3__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define D3__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define D3__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define D3__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define D3__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define D3__0__PC CYREG_GPIO_PRT0_PC
#define D3__0__PC2 CYREG_GPIO_PRT0_PC2
#define D3__0__PORT 0u
#define D3__0__PS CYREG_GPIO_PRT0_PS
#define D3__0__SHIFT 4u
#define D3__DR CYREG_GPIO_PRT0_DR
#define D3__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define D3__DR_INV CYREG_GPIO_PRT0_DR_INV
#define D3__DR_SET CYREG_GPIO_PRT0_DR_SET
#define D3__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define D3__INTR CYREG_GPIO_PRT0_INTR
#define D3__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define D3__INTSTAT CYREG_GPIO_PRT0_INTR
#define D3__MASK 0x10u
#define D3__PA__CFG0 CYREG_UDB_PA0_CFG0
#define D3__PA__CFG1 CYREG_UDB_PA0_CFG1
#define D3__PA__CFG10 CYREG_UDB_PA0_CFG10
#define D3__PA__CFG11 CYREG_UDB_PA0_CFG11
#define D3__PA__CFG12 CYREG_UDB_PA0_CFG12
#define D3__PA__CFG13 CYREG_UDB_PA0_CFG13
#define D3__PA__CFG14 CYREG_UDB_PA0_CFG14
#define D3__PA__CFG2 CYREG_UDB_PA0_CFG2
#define D3__PA__CFG3 CYREG_UDB_PA0_CFG3
#define D3__PA__CFG4 CYREG_UDB_PA0_CFG4
#define D3__PA__CFG5 CYREG_UDB_PA0_CFG5
#define D3__PA__CFG6 CYREG_UDB_PA0_CFG6
#define D3__PA__CFG7 CYREG_UDB_PA0_CFG7
#define D3__PA__CFG8 CYREG_UDB_PA0_CFG8
#define D3__PA__CFG9 CYREG_UDB_PA0_CFG9
#define D3__PC CYREG_GPIO_PRT0_PC
#define D3__PC2 CYREG_GPIO_PRT0_PC2
#define D3__PORT 0u
#define D3__PS CYREG_GPIO_PRT0_PS
#define D3__SHIFT 4u

/* D4 */
#define D4__0__DR CYREG_GPIO_PRT0_DR
#define D4__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define D4__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define D4__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define D4__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define D4__0__HSIOM_MASK 0x00F00000u
#define D4__0__HSIOM_SHIFT 20u
#define D4__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define D4__0__INTR CYREG_GPIO_PRT0_INTR
#define D4__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define D4__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define D4__0__MASK 0x20u
#define D4__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define D4__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define D4__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define D4__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define D4__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define D4__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define D4__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define D4__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define D4__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define D4__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define D4__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define D4__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define D4__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define D4__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define D4__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define D4__0__PC CYREG_GPIO_PRT0_PC
#define D4__0__PC2 CYREG_GPIO_PRT0_PC2
#define D4__0__PORT 0u
#define D4__0__PS CYREG_GPIO_PRT0_PS
#define D4__0__SHIFT 5u
#define D4__DR CYREG_GPIO_PRT0_DR
#define D4__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define D4__DR_INV CYREG_GPIO_PRT0_DR_INV
#define D4__DR_SET CYREG_GPIO_PRT0_DR_SET
#define D4__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define D4__INTR CYREG_GPIO_PRT0_INTR
#define D4__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define D4__INTSTAT CYREG_GPIO_PRT0_INTR
#define D4__MASK 0x20u
#define D4__PA__CFG0 CYREG_UDB_PA0_CFG0
#define D4__PA__CFG1 CYREG_UDB_PA0_CFG1
#define D4__PA__CFG10 CYREG_UDB_PA0_CFG10
#define D4__PA__CFG11 CYREG_UDB_PA0_CFG11
#define D4__PA__CFG12 CYREG_UDB_PA0_CFG12
#define D4__PA__CFG13 CYREG_UDB_PA0_CFG13
#define D4__PA__CFG14 CYREG_UDB_PA0_CFG14
#define D4__PA__CFG2 CYREG_UDB_PA0_CFG2
#define D4__PA__CFG3 CYREG_UDB_PA0_CFG3
#define D4__PA__CFG4 CYREG_UDB_PA0_CFG4
#define D4__PA__CFG5 CYREG_UDB_PA0_CFG5
#define D4__PA__CFG6 CYREG_UDB_PA0_CFG6
#define D4__PA__CFG7 CYREG_UDB_PA0_CFG7
#define D4__PA__CFG8 CYREG_UDB_PA0_CFG8
#define D4__PA__CFG9 CYREG_UDB_PA0_CFG9
#define D4__PC CYREG_GPIO_PRT0_PC
#define D4__PC2 CYREG_GPIO_PRT0_PC2
#define D4__PORT 0u
#define D4__PS CYREG_GPIO_PRT0_PS
#define D4__SHIFT 5u

/* D5 */
#define D5__0__DR CYREG_GPIO_PRT1_DR
#define D5__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define D5__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define D5__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define D5__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define D5__0__HSIOM_MASK 0x0000000Fu
#define D5__0__HSIOM_SHIFT 0u
#define D5__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define D5__0__INTR CYREG_GPIO_PRT1_INTR
#define D5__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define D5__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define D5__0__MASK 0x01u
#define D5__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define D5__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define D5__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define D5__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define D5__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define D5__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define D5__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define D5__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define D5__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define D5__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define D5__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define D5__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define D5__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define D5__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define D5__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define D5__0__PC CYREG_GPIO_PRT1_PC
#define D5__0__PC2 CYREG_GPIO_PRT1_PC2
#define D5__0__PORT 1u
#define D5__0__PS CYREG_GPIO_PRT1_PS
#define D5__0__SHIFT 0u
#define D5__DR CYREG_GPIO_PRT1_DR
#define D5__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define D5__DR_INV CYREG_GPIO_PRT1_DR_INV
#define D5__DR_SET CYREG_GPIO_PRT1_DR_SET
#define D5__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define D5__INTR CYREG_GPIO_PRT1_INTR
#define D5__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define D5__INTSTAT CYREG_GPIO_PRT1_INTR
#define D5__MASK 0x01u
#define D5__PA__CFG0 CYREG_UDB_PA1_CFG0
#define D5__PA__CFG1 CYREG_UDB_PA1_CFG1
#define D5__PA__CFG10 CYREG_UDB_PA1_CFG10
#define D5__PA__CFG11 CYREG_UDB_PA1_CFG11
#define D5__PA__CFG12 CYREG_UDB_PA1_CFG12
#define D5__PA__CFG13 CYREG_UDB_PA1_CFG13
#define D5__PA__CFG14 CYREG_UDB_PA1_CFG14
#define D5__PA__CFG2 CYREG_UDB_PA1_CFG2
#define D5__PA__CFG3 CYREG_UDB_PA1_CFG3
#define D5__PA__CFG4 CYREG_UDB_PA1_CFG4
#define D5__PA__CFG5 CYREG_UDB_PA1_CFG5
#define D5__PA__CFG6 CYREG_UDB_PA1_CFG6
#define D5__PA__CFG7 CYREG_UDB_PA1_CFG7
#define D5__PA__CFG8 CYREG_UDB_PA1_CFG8
#define D5__PA__CFG9 CYREG_UDB_PA1_CFG9
#define D5__PC CYREG_GPIO_PRT1_PC
#define D5__PC2 CYREG_GPIO_PRT1_PC2
#define D5__PORT 1u
#define D5__PS CYREG_GPIO_PRT1_PS
#define D5__SHIFT 0u

/* D6 */
#define D6__0__DR CYREG_GPIO_PRT1_DR
#define D6__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define D6__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define D6__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define D6__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define D6__0__HSIOM_MASK 0x000000F0u
#define D6__0__HSIOM_SHIFT 4u
#define D6__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define D6__0__INTR CYREG_GPIO_PRT1_INTR
#define D6__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define D6__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define D6__0__MASK 0x02u
#define D6__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define D6__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define D6__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define D6__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define D6__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define D6__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define D6__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define D6__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define D6__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define D6__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define D6__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define D6__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define D6__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define D6__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define D6__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define D6__0__PC CYREG_GPIO_PRT1_PC
#define D6__0__PC2 CYREG_GPIO_PRT1_PC2
#define D6__0__PORT 1u
#define D6__0__PS CYREG_GPIO_PRT1_PS
#define D6__0__SHIFT 1u
#define D6__DR CYREG_GPIO_PRT1_DR
#define D6__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define D6__DR_INV CYREG_GPIO_PRT1_DR_INV
#define D6__DR_SET CYREG_GPIO_PRT1_DR_SET
#define D6__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define D6__INTR CYREG_GPIO_PRT1_INTR
#define D6__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define D6__INTSTAT CYREG_GPIO_PRT1_INTR
#define D6__MASK 0x02u
#define D6__PA__CFG0 CYREG_UDB_PA1_CFG0
#define D6__PA__CFG1 CYREG_UDB_PA1_CFG1
#define D6__PA__CFG10 CYREG_UDB_PA1_CFG10
#define D6__PA__CFG11 CYREG_UDB_PA1_CFG11
#define D6__PA__CFG12 CYREG_UDB_PA1_CFG12
#define D6__PA__CFG13 CYREG_UDB_PA1_CFG13
#define D6__PA__CFG14 CYREG_UDB_PA1_CFG14
#define D6__PA__CFG2 CYREG_UDB_PA1_CFG2
#define D6__PA__CFG3 CYREG_UDB_PA1_CFG3
#define D6__PA__CFG4 CYREG_UDB_PA1_CFG4
#define D6__PA__CFG5 CYREG_UDB_PA1_CFG5
#define D6__PA__CFG6 CYREG_UDB_PA1_CFG6
#define D6__PA__CFG7 CYREG_UDB_PA1_CFG7
#define D6__PA__CFG8 CYREG_UDB_PA1_CFG8
#define D6__PA__CFG9 CYREG_UDB_PA1_CFG9
#define D6__PC CYREG_GPIO_PRT1_PC
#define D6__PC2 CYREG_GPIO_PRT1_PC2
#define D6__PORT 1u
#define D6__PS CYREG_GPIO_PRT1_PS
#define D6__SHIFT 1u

/* D7 */
#define D7__0__DR CYREG_GPIO_PRT1_DR
#define D7__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define D7__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define D7__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define D7__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define D7__0__HSIOM_MASK 0x00000F00u
#define D7__0__HSIOM_SHIFT 8u
#define D7__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define D7__0__INTR CYREG_GPIO_PRT1_INTR
#define D7__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define D7__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define D7__0__MASK 0x04u
#define D7__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define D7__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define D7__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define D7__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define D7__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define D7__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define D7__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define D7__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define D7__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define D7__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define D7__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define D7__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define D7__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define D7__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define D7__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define D7__0__PC CYREG_GPIO_PRT1_PC
#define D7__0__PC2 CYREG_GPIO_PRT1_PC2
#define D7__0__PORT 1u
#define D7__0__PS CYREG_GPIO_PRT1_PS
#define D7__0__SHIFT 2u
#define D7__DR CYREG_GPIO_PRT1_DR
#define D7__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define D7__DR_INV CYREG_GPIO_PRT1_DR_INV
#define D7__DR_SET CYREG_GPIO_PRT1_DR_SET
#define D7__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define D7__INTR CYREG_GPIO_PRT1_INTR
#define D7__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define D7__INTSTAT CYREG_GPIO_PRT1_INTR
#define D7__MASK 0x04u
#define D7__PA__CFG0 CYREG_UDB_PA1_CFG0
#define D7__PA__CFG1 CYREG_UDB_PA1_CFG1
#define D7__PA__CFG10 CYREG_UDB_PA1_CFG10
#define D7__PA__CFG11 CYREG_UDB_PA1_CFG11
#define D7__PA__CFG12 CYREG_UDB_PA1_CFG12
#define D7__PA__CFG13 CYREG_UDB_PA1_CFG13
#define D7__PA__CFG14 CYREG_UDB_PA1_CFG14
#define D7__PA__CFG2 CYREG_UDB_PA1_CFG2
#define D7__PA__CFG3 CYREG_UDB_PA1_CFG3
#define D7__PA__CFG4 CYREG_UDB_PA1_CFG4
#define D7__PA__CFG5 CYREG_UDB_PA1_CFG5
#define D7__PA__CFG6 CYREG_UDB_PA1_CFG6
#define D7__PA__CFG7 CYREG_UDB_PA1_CFG7
#define D7__PA__CFG8 CYREG_UDB_PA1_CFG8
#define D7__PA__CFG9 CYREG_UDB_PA1_CFG9
#define D7__PC CYREG_GPIO_PRT1_PC
#define D7__PC2 CYREG_GPIO_PRT1_PC2
#define D7__PORT 1u
#define D7__PS CYREG_GPIO_PRT1_PS
#define D7__SHIFT 2u

/* OE */
#define OE__0__DR CYREG_GPIO_PRT1_DR
#define OE__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define OE__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define OE__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define OE__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define OE__0__HSIOM_MASK 0x0000F000u
#define OE__0__HSIOM_SHIFT 12u
#define OE__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define OE__0__INTR CYREG_GPIO_PRT1_INTR
#define OE__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define OE__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define OE__0__MASK 0x08u
#define OE__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define OE__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define OE__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define OE__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define OE__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define OE__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define OE__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define OE__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define OE__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define OE__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define OE__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define OE__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define OE__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define OE__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define OE__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define OE__0__PC CYREG_GPIO_PRT1_PC
#define OE__0__PC2 CYREG_GPIO_PRT1_PC2
#define OE__0__PORT 1u
#define OE__0__PS CYREG_GPIO_PRT1_PS
#define OE__0__SHIFT 3u
#define OE__DR CYREG_GPIO_PRT1_DR
#define OE__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define OE__DR_INV CYREG_GPIO_PRT1_DR_INV
#define OE__DR_SET CYREG_GPIO_PRT1_DR_SET
#define OE__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define OE__INTR CYREG_GPIO_PRT1_INTR
#define OE__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define OE__INTSTAT CYREG_GPIO_PRT1_INTR
#define OE__MASK 0x08u
#define OE__PA__CFG0 CYREG_UDB_PA1_CFG0
#define OE__PA__CFG1 CYREG_UDB_PA1_CFG1
#define OE__PA__CFG10 CYREG_UDB_PA1_CFG10
#define OE__PA__CFG11 CYREG_UDB_PA1_CFG11
#define OE__PA__CFG12 CYREG_UDB_PA1_CFG12
#define OE__PA__CFG13 CYREG_UDB_PA1_CFG13
#define OE__PA__CFG14 CYREG_UDB_PA1_CFG14
#define OE__PA__CFG2 CYREG_UDB_PA1_CFG2
#define OE__PA__CFG3 CYREG_UDB_PA1_CFG3
#define OE__PA__CFG4 CYREG_UDB_PA1_CFG4
#define OE__PA__CFG5 CYREG_UDB_PA1_CFG5
#define OE__PA__CFG6 CYREG_UDB_PA1_CFG6
#define OE__PA__CFG7 CYREG_UDB_PA1_CFG7
#define OE__PA__CFG8 CYREG_UDB_PA1_CFG8
#define OE__PA__CFG9 CYREG_UDB_PA1_CFG9
#define OE__PC CYREG_GPIO_PRT1_PC
#define OE__PC2 CYREG_GPIO_PRT1_PC2
#define OE__PORT 1u
#define OE__PS CYREG_GPIO_PRT1_PS
#define OE__SHIFT 3u

/* Q0 */
#define Q0__0__DR CYREG_GPIO_PRT1_DR
#define Q0__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Q0__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Q0__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Q0__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Q0__0__HSIOM_MASK 0x000F0000u
#define Q0__0__HSIOM_SHIFT 16u
#define Q0__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Q0__0__INTR CYREG_GPIO_PRT1_INTR
#define Q0__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Q0__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Q0__0__MASK 0x10u
#define Q0__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Q0__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Q0__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Q0__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Q0__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Q0__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Q0__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Q0__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Q0__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Q0__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Q0__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Q0__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Q0__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Q0__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Q0__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Q0__0__PC CYREG_GPIO_PRT1_PC
#define Q0__0__PC2 CYREG_GPIO_PRT1_PC2
#define Q0__0__PORT 1u
#define Q0__0__PS CYREG_GPIO_PRT1_PS
#define Q0__0__SHIFT 4u
#define Q0__DR CYREG_GPIO_PRT1_DR
#define Q0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Q0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Q0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Q0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Q0__INTR CYREG_GPIO_PRT1_INTR
#define Q0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Q0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Q0__MASK 0x10u
#define Q0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Q0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Q0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Q0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Q0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Q0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Q0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Q0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Q0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Q0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Q0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Q0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Q0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Q0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Q0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Q0__PC CYREG_GPIO_PRT1_PC
#define Q0__PC2 CYREG_GPIO_PRT1_PC2
#define Q0__PORT 1u
#define Q0__PS CYREG_GPIO_PRT1_PS
#define Q0__SHIFT 4u

/* Q1 */
#define Q1__0__DR CYREG_GPIO_PRT1_DR
#define Q1__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Q1__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Q1__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Q1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Q1__0__HSIOM_MASK 0x00F00000u
#define Q1__0__HSIOM_SHIFT 20u
#define Q1__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Q1__0__INTR CYREG_GPIO_PRT1_INTR
#define Q1__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Q1__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Q1__0__MASK 0x20u
#define Q1__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Q1__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Q1__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Q1__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Q1__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Q1__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Q1__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Q1__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Q1__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Q1__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Q1__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Q1__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Q1__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Q1__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Q1__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Q1__0__PC CYREG_GPIO_PRT1_PC
#define Q1__0__PC2 CYREG_GPIO_PRT1_PC2
#define Q1__0__PORT 1u
#define Q1__0__PS CYREG_GPIO_PRT1_PS
#define Q1__0__SHIFT 5u
#define Q1__DR CYREG_GPIO_PRT1_DR
#define Q1__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Q1__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Q1__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Q1__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Q1__INTR CYREG_GPIO_PRT1_INTR
#define Q1__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Q1__INTSTAT CYREG_GPIO_PRT1_INTR
#define Q1__MASK 0x20u
#define Q1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Q1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Q1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Q1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Q1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Q1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Q1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Q1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Q1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Q1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Q1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Q1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Q1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Q1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Q1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Q1__PC CYREG_GPIO_PRT1_PC
#define Q1__PC2 CYREG_GPIO_PRT1_PC2
#define Q1__PORT 1u
#define Q1__PS CYREG_GPIO_PRT1_PS
#define Q1__SHIFT 5u

/* Q2 */
#define Q2__0__DR CYREG_GPIO_PRT1_DR
#define Q2__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Q2__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Q2__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Q2__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Q2__0__HSIOM_MASK 0x0F000000u
#define Q2__0__HSIOM_SHIFT 24u
#define Q2__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Q2__0__INTR CYREG_GPIO_PRT1_INTR
#define Q2__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Q2__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Q2__0__MASK 0x40u
#define Q2__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Q2__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Q2__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Q2__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Q2__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Q2__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Q2__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Q2__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Q2__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Q2__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Q2__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Q2__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Q2__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Q2__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Q2__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Q2__0__PC CYREG_GPIO_PRT1_PC
#define Q2__0__PC2 CYREG_GPIO_PRT1_PC2
#define Q2__0__PORT 1u
#define Q2__0__PS CYREG_GPIO_PRT1_PS
#define Q2__0__SHIFT 6u
#define Q2__DR CYREG_GPIO_PRT1_DR
#define Q2__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Q2__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Q2__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Q2__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Q2__INTR CYREG_GPIO_PRT1_INTR
#define Q2__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Q2__INTSTAT CYREG_GPIO_PRT1_INTR
#define Q2__MASK 0x40u
#define Q2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Q2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Q2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Q2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Q2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Q2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Q2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Q2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Q2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Q2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Q2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Q2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Q2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Q2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Q2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Q2__PC CYREG_GPIO_PRT1_PC
#define Q2__PC2 CYREG_GPIO_PRT1_PC2
#define Q2__PORT 1u
#define Q2__PS CYREG_GPIO_PRT1_PS
#define Q2__SHIFT 6u

/* Q3 */
#define Q3__0__DR CYREG_GPIO_PRT1_DR
#define Q3__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Q3__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Q3__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Q3__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Q3__0__HSIOM_MASK 0xF0000000u
#define Q3__0__HSIOM_SHIFT 28u
#define Q3__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Q3__0__INTR CYREG_GPIO_PRT1_INTR
#define Q3__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Q3__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Q3__0__MASK 0x80u
#define Q3__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Q3__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Q3__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Q3__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Q3__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Q3__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Q3__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Q3__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Q3__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Q3__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Q3__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Q3__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Q3__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Q3__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Q3__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Q3__0__PC CYREG_GPIO_PRT1_PC
#define Q3__0__PC2 CYREG_GPIO_PRT1_PC2
#define Q3__0__PORT 1u
#define Q3__0__PS CYREG_GPIO_PRT1_PS
#define Q3__0__SHIFT 7u
#define Q3__DR CYREG_GPIO_PRT1_DR
#define Q3__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Q3__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Q3__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Q3__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Q3__INTR CYREG_GPIO_PRT1_INTR
#define Q3__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Q3__INTSTAT CYREG_GPIO_PRT1_INTR
#define Q3__MASK 0x80u
#define Q3__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Q3__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Q3__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Q3__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Q3__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Q3__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Q3__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Q3__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Q3__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Q3__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Q3__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Q3__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Q3__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Q3__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Q3__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Q3__PC CYREG_GPIO_PRT1_PC
#define Q3__PC2 CYREG_GPIO_PRT1_PC2
#define Q3__PORT 1u
#define Q3__PS CYREG_GPIO_PRT1_PS
#define Q3__SHIFT 7u

/* Q4 */
#define Q4__0__DR CYREG_GPIO_PRT2_DR
#define Q4__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Q4__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Q4__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Q4__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Q4__0__HSIOM_MASK 0x0000000Fu
#define Q4__0__HSIOM_SHIFT 0u
#define Q4__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Q4__0__INTR CYREG_GPIO_PRT2_INTR
#define Q4__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Q4__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Q4__0__MASK 0x01u
#define Q4__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Q4__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Q4__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Q4__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Q4__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Q4__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Q4__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Q4__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Q4__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Q4__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Q4__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Q4__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Q4__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Q4__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Q4__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Q4__0__PC CYREG_GPIO_PRT2_PC
#define Q4__0__PC2 CYREG_GPIO_PRT2_PC2
#define Q4__0__PORT 2u
#define Q4__0__PS CYREG_GPIO_PRT2_PS
#define Q4__0__SHIFT 0u
#define Q4__DR CYREG_GPIO_PRT2_DR
#define Q4__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Q4__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Q4__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Q4__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Q4__INTR CYREG_GPIO_PRT2_INTR
#define Q4__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Q4__INTSTAT CYREG_GPIO_PRT2_INTR
#define Q4__MASK 0x01u
#define Q4__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Q4__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Q4__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Q4__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Q4__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Q4__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Q4__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Q4__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Q4__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Q4__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Q4__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Q4__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Q4__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Q4__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Q4__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Q4__PC CYREG_GPIO_PRT2_PC
#define Q4__PC2 CYREG_GPIO_PRT2_PC2
#define Q4__PORT 2u
#define Q4__PS CYREG_GPIO_PRT2_PS
#define Q4__SHIFT 0u

/* Q5 */
#define Q5__0__DR CYREG_GPIO_PRT2_DR
#define Q5__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Q5__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Q5__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Q5__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Q5__0__HSIOM_MASK 0x000000F0u
#define Q5__0__HSIOM_SHIFT 4u
#define Q5__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Q5__0__INTR CYREG_GPIO_PRT2_INTR
#define Q5__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Q5__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Q5__0__MASK 0x02u
#define Q5__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Q5__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Q5__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Q5__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Q5__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Q5__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Q5__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Q5__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Q5__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Q5__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Q5__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Q5__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Q5__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Q5__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Q5__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Q5__0__PC CYREG_GPIO_PRT2_PC
#define Q5__0__PC2 CYREG_GPIO_PRT2_PC2
#define Q5__0__PORT 2u
#define Q5__0__PS CYREG_GPIO_PRT2_PS
#define Q5__0__SHIFT 1u
#define Q5__DR CYREG_GPIO_PRT2_DR
#define Q5__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Q5__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Q5__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Q5__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Q5__INTR CYREG_GPIO_PRT2_INTR
#define Q5__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Q5__INTSTAT CYREG_GPIO_PRT2_INTR
#define Q5__MASK 0x02u
#define Q5__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Q5__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Q5__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Q5__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Q5__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Q5__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Q5__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Q5__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Q5__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Q5__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Q5__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Q5__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Q5__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Q5__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Q5__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Q5__PC CYREG_GPIO_PRT2_PC
#define Q5__PC2 CYREG_GPIO_PRT2_PC2
#define Q5__PORT 2u
#define Q5__PS CYREG_GPIO_PRT2_PS
#define Q5__SHIFT 1u

/* Q6 */
#define Q6__0__DR CYREG_GPIO_PRT2_DR
#define Q6__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Q6__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Q6__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Q6__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Q6__0__HSIOM_MASK 0x00000F00u
#define Q6__0__HSIOM_SHIFT 8u
#define Q6__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Q6__0__INTR CYREG_GPIO_PRT2_INTR
#define Q6__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Q6__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Q6__0__MASK 0x04u
#define Q6__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Q6__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Q6__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Q6__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Q6__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Q6__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Q6__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Q6__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Q6__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Q6__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Q6__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Q6__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Q6__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Q6__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Q6__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Q6__0__PC CYREG_GPIO_PRT2_PC
#define Q6__0__PC2 CYREG_GPIO_PRT2_PC2
#define Q6__0__PORT 2u
#define Q6__0__PS CYREG_GPIO_PRT2_PS
#define Q6__0__SHIFT 2u
#define Q6__DR CYREG_GPIO_PRT2_DR
#define Q6__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Q6__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Q6__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Q6__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Q6__INTR CYREG_GPIO_PRT2_INTR
#define Q6__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Q6__INTSTAT CYREG_GPIO_PRT2_INTR
#define Q6__MASK 0x04u
#define Q6__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Q6__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Q6__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Q6__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Q6__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Q6__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Q6__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Q6__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Q6__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Q6__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Q6__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Q6__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Q6__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Q6__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Q6__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Q6__PC CYREG_GPIO_PRT2_PC
#define Q6__PC2 CYREG_GPIO_PRT2_PC2
#define Q6__PORT 2u
#define Q6__PS CYREG_GPIO_PRT2_PS
#define Q6__SHIFT 2u

/* Q7 */
#define Q7__0__DR CYREG_GPIO_PRT2_DR
#define Q7__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Q7__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Q7__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Q7__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Q7__0__HSIOM_MASK 0x0000F000u
#define Q7__0__HSIOM_SHIFT 12u
#define Q7__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Q7__0__INTR CYREG_GPIO_PRT2_INTR
#define Q7__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Q7__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Q7__0__MASK 0x08u
#define Q7__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Q7__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Q7__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Q7__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Q7__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Q7__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Q7__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Q7__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Q7__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Q7__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Q7__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Q7__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Q7__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Q7__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Q7__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Q7__0__PC CYREG_GPIO_PRT2_PC
#define Q7__0__PC2 CYREG_GPIO_PRT2_PC2
#define Q7__0__PORT 2u
#define Q7__0__PS CYREG_GPIO_PRT2_PS
#define Q7__0__SHIFT 3u
#define Q7__DR CYREG_GPIO_PRT2_DR
#define Q7__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Q7__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Q7__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Q7__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Q7__INTR CYREG_GPIO_PRT2_INTR
#define Q7__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Q7__INTSTAT CYREG_GPIO_PRT2_INTR
#define Q7__MASK 0x08u
#define Q7__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Q7__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Q7__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Q7__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Q7__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Q7__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Q7__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Q7__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Q7__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Q7__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Q7__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Q7__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Q7__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Q7__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Q7__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Q7__PC CYREG_GPIO_PRT2_PC
#define Q7__PC2 CYREG_GPIO_PRT2_PC2
#define Q7__PORT 2u
#define Q7__PS CYREG_GPIO_PRT2_PS
#define Q7__SHIFT 3u

/* LED_OK */
#define LED_OK__0__DR CYREG_GPIO_PRT3_DR
#define LED_OK__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define LED_OK__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define LED_OK__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define LED_OK__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define LED_OK__0__HSIOM_MASK 0x0F000000u
#define LED_OK__0__HSIOM_SHIFT 24u
#define LED_OK__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_OK__0__INTR CYREG_GPIO_PRT3_INTR
#define LED_OK__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_OK__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define LED_OK__0__MASK 0x40u
#define LED_OK__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define LED_OK__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define LED_OK__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define LED_OK__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define LED_OK__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define LED_OK__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define LED_OK__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define LED_OK__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define LED_OK__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define LED_OK__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define LED_OK__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define LED_OK__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define LED_OK__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define LED_OK__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define LED_OK__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define LED_OK__0__PC CYREG_GPIO_PRT3_PC
#define LED_OK__0__PC2 CYREG_GPIO_PRT3_PC2
#define LED_OK__0__PORT 3u
#define LED_OK__0__PS CYREG_GPIO_PRT3_PS
#define LED_OK__0__SHIFT 6u
#define LED_OK__DR CYREG_GPIO_PRT3_DR
#define LED_OK__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define LED_OK__DR_INV CYREG_GPIO_PRT3_DR_INV
#define LED_OK__DR_SET CYREG_GPIO_PRT3_DR_SET
#define LED_OK__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_OK__INTR CYREG_GPIO_PRT3_INTR
#define LED_OK__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_OK__INTSTAT CYREG_GPIO_PRT3_INTR
#define LED_OK__MASK 0x40u
#define LED_OK__PA__CFG0 CYREG_UDB_PA3_CFG0
#define LED_OK__PA__CFG1 CYREG_UDB_PA3_CFG1
#define LED_OK__PA__CFG10 CYREG_UDB_PA3_CFG10
#define LED_OK__PA__CFG11 CYREG_UDB_PA3_CFG11
#define LED_OK__PA__CFG12 CYREG_UDB_PA3_CFG12
#define LED_OK__PA__CFG13 CYREG_UDB_PA3_CFG13
#define LED_OK__PA__CFG14 CYREG_UDB_PA3_CFG14
#define LED_OK__PA__CFG2 CYREG_UDB_PA3_CFG2
#define LED_OK__PA__CFG3 CYREG_UDB_PA3_CFG3
#define LED_OK__PA__CFG4 CYREG_UDB_PA3_CFG4
#define LED_OK__PA__CFG5 CYREG_UDB_PA3_CFG5
#define LED_OK__PA__CFG6 CYREG_UDB_PA3_CFG6
#define LED_OK__PA__CFG7 CYREG_UDB_PA3_CFG7
#define LED_OK__PA__CFG8 CYREG_UDB_PA3_CFG8
#define LED_OK__PA__CFG9 CYREG_UDB_PA3_CFG9
#define LED_OK__PC CYREG_GPIO_PRT3_PC
#define LED_OK__PC2 CYREG_GPIO_PRT3_PC2
#define LED_OK__PORT 3u
#define LED_OK__PS CYREG_GPIO_PRT3_PS
#define LED_OK__SHIFT 6u

/* LED_FAIL */
#define LED_FAIL__0__DR CYREG_GPIO_PRT2_DR
#define LED_FAIL__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LED_FAIL__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LED_FAIL__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LED_FAIL__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define LED_FAIL__0__HSIOM_MASK 0x0F000000u
#define LED_FAIL__0__HSIOM_SHIFT 24u
#define LED_FAIL__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LED_FAIL__0__INTR CYREG_GPIO_PRT2_INTR
#define LED_FAIL__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LED_FAIL__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define LED_FAIL__0__MASK 0x40u
#define LED_FAIL__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED_FAIL__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED_FAIL__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED_FAIL__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED_FAIL__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED_FAIL__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED_FAIL__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED_FAIL__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED_FAIL__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED_FAIL__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED_FAIL__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED_FAIL__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED_FAIL__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED_FAIL__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED_FAIL__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED_FAIL__0__PC CYREG_GPIO_PRT2_PC
#define LED_FAIL__0__PC2 CYREG_GPIO_PRT2_PC2
#define LED_FAIL__0__PORT 2u
#define LED_FAIL__0__PS CYREG_GPIO_PRT2_PS
#define LED_FAIL__0__SHIFT 6u
#define LED_FAIL__DR CYREG_GPIO_PRT2_DR
#define LED_FAIL__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LED_FAIL__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LED_FAIL__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LED_FAIL__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LED_FAIL__INTR CYREG_GPIO_PRT2_INTR
#define LED_FAIL__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LED_FAIL__INTSTAT CYREG_GPIO_PRT2_INTR
#define LED_FAIL__MASK 0x40u
#define LED_FAIL__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED_FAIL__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED_FAIL__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED_FAIL__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED_FAIL__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED_FAIL__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED_FAIL__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED_FAIL__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED_FAIL__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED_FAIL__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED_FAIL__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED_FAIL__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED_FAIL__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED_FAIL__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED_FAIL__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED_FAIL__PC CYREG_GPIO_PRT2_PC
#define LED_FAIL__PC2 CYREG_GPIO_PRT2_PC2
#define LED_FAIL__PORT 2u
#define LED_FAIL__PS CYREG_GPIO_PRT2_PS
#define LED_FAIL__SHIFT 6u

/* Miscellaneous */
#define CY_PROJECT_NAME "374"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x1A1711AAu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4F
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 21u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDR 3.3
#define CYDEV_VDDR_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8bless_VERSION 2
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
