
ptm_dyktafon.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000097fc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000200  0800998c  0800998c  0001998c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009b8c  08009b8c  000201f8  2**0
                  CONTENTS
  4 .ARM          00000008  08009b8c  08009b8c  00019b8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009b94  08009b94  000201f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009b94  08009b94  00019b94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009b98  08009b98  00019b98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  08009b9c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a38  200001f8  08009d94  000201f8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000c30  08009d94  00020c30  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012bf7  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000027df  00000000  00000000  00032e1f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001128  00000000  00000000  00035600  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ff0  00000000  00000000  00036728  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00023916  00000000  00000000  00037718  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000d40e  00000000  00000000  0005b02e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d3fac  00000000  00000000  0006843c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013c3e8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e88  00000000  00000000  0013c464  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f8 	.word	0x200001f8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009974 	.word	0x08009974

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001fc 	.word	0x200001fc
 80001cc:	08009974 	.word	0x08009974

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_d2uiz>:
 8000b4c:	004a      	lsls	r2, r1, #1
 8000b4e:	d211      	bcs.n	8000b74 <__aeabi_d2uiz+0x28>
 8000b50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b54:	d211      	bcs.n	8000b7a <__aeabi_d2uiz+0x2e>
 8000b56:	d50d      	bpl.n	8000b74 <__aeabi_d2uiz+0x28>
 8000b58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b60:	d40e      	bmi.n	8000b80 <__aeabi_d2uiz+0x34>
 8000b62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b72:	4770      	bx	lr
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b7e:	d102      	bne.n	8000b86 <__aeabi_d2uiz+0x3a>
 8000b80:	f04f 30ff 	mov.w	r0, #4294967295
 8000b84:	4770      	bx	lr
 8000b86:	f04f 0000 	mov.w	r0, #0
 8000b8a:	4770      	bx	lr

08000b8c <__aeabi_uldivmod>:
 8000b8c:	b953      	cbnz	r3, 8000ba4 <__aeabi_uldivmod+0x18>
 8000b8e:	b94a      	cbnz	r2, 8000ba4 <__aeabi_uldivmod+0x18>
 8000b90:	2900      	cmp	r1, #0
 8000b92:	bf08      	it	eq
 8000b94:	2800      	cmpeq	r0, #0
 8000b96:	bf1c      	itt	ne
 8000b98:	f04f 31ff 	movne.w	r1, #4294967295
 8000b9c:	f04f 30ff 	movne.w	r0, #4294967295
 8000ba0:	f000 b972 	b.w	8000e88 <__aeabi_idiv0>
 8000ba4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ba8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bac:	f000 f806 	bl	8000bbc <__udivmoddi4>
 8000bb0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bb8:	b004      	add	sp, #16
 8000bba:	4770      	bx	lr

08000bbc <__udivmoddi4>:
 8000bbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bc0:	9e08      	ldr	r6, [sp, #32]
 8000bc2:	4604      	mov	r4, r0
 8000bc4:	4688      	mov	r8, r1
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d14b      	bne.n	8000c62 <__udivmoddi4+0xa6>
 8000bca:	428a      	cmp	r2, r1
 8000bcc:	4615      	mov	r5, r2
 8000bce:	d967      	bls.n	8000ca0 <__udivmoddi4+0xe4>
 8000bd0:	fab2 f282 	clz	r2, r2
 8000bd4:	b14a      	cbz	r2, 8000bea <__udivmoddi4+0x2e>
 8000bd6:	f1c2 0720 	rsb	r7, r2, #32
 8000bda:	fa01 f302 	lsl.w	r3, r1, r2
 8000bde:	fa20 f707 	lsr.w	r7, r0, r7
 8000be2:	4095      	lsls	r5, r2
 8000be4:	ea47 0803 	orr.w	r8, r7, r3
 8000be8:	4094      	lsls	r4, r2
 8000bea:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bee:	0c23      	lsrs	r3, r4, #16
 8000bf0:	fbb8 f7fe 	udiv	r7, r8, lr
 8000bf4:	fa1f fc85 	uxth.w	ip, r5
 8000bf8:	fb0e 8817 	mls	r8, lr, r7, r8
 8000bfc:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c00:	fb07 f10c 	mul.w	r1, r7, ip
 8000c04:	4299      	cmp	r1, r3
 8000c06:	d909      	bls.n	8000c1c <__udivmoddi4+0x60>
 8000c08:	18eb      	adds	r3, r5, r3
 8000c0a:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c0e:	f080 811b 	bcs.w	8000e48 <__udivmoddi4+0x28c>
 8000c12:	4299      	cmp	r1, r3
 8000c14:	f240 8118 	bls.w	8000e48 <__udivmoddi4+0x28c>
 8000c18:	3f02      	subs	r7, #2
 8000c1a:	442b      	add	r3, r5
 8000c1c:	1a5b      	subs	r3, r3, r1
 8000c1e:	b2a4      	uxth	r4, r4
 8000c20:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c24:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c2c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c30:	45a4      	cmp	ip, r4
 8000c32:	d909      	bls.n	8000c48 <__udivmoddi4+0x8c>
 8000c34:	192c      	adds	r4, r5, r4
 8000c36:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c3a:	f080 8107 	bcs.w	8000e4c <__udivmoddi4+0x290>
 8000c3e:	45a4      	cmp	ip, r4
 8000c40:	f240 8104 	bls.w	8000e4c <__udivmoddi4+0x290>
 8000c44:	3802      	subs	r0, #2
 8000c46:	442c      	add	r4, r5
 8000c48:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c4c:	eba4 040c 	sub.w	r4, r4, ip
 8000c50:	2700      	movs	r7, #0
 8000c52:	b11e      	cbz	r6, 8000c5c <__udivmoddi4+0xa0>
 8000c54:	40d4      	lsrs	r4, r2
 8000c56:	2300      	movs	r3, #0
 8000c58:	e9c6 4300 	strd	r4, r3, [r6]
 8000c5c:	4639      	mov	r1, r7
 8000c5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c62:	428b      	cmp	r3, r1
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0xbe>
 8000c66:	2e00      	cmp	r6, #0
 8000c68:	f000 80eb 	beq.w	8000e42 <__udivmoddi4+0x286>
 8000c6c:	2700      	movs	r7, #0
 8000c6e:	e9c6 0100 	strd	r0, r1, [r6]
 8000c72:	4638      	mov	r0, r7
 8000c74:	4639      	mov	r1, r7
 8000c76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7a:	fab3 f783 	clz	r7, r3
 8000c7e:	2f00      	cmp	r7, #0
 8000c80:	d147      	bne.n	8000d12 <__udivmoddi4+0x156>
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d302      	bcc.n	8000c8c <__udivmoddi4+0xd0>
 8000c86:	4282      	cmp	r2, r0
 8000c88:	f200 80fa 	bhi.w	8000e80 <__udivmoddi4+0x2c4>
 8000c8c:	1a84      	subs	r4, r0, r2
 8000c8e:	eb61 0303 	sbc.w	r3, r1, r3
 8000c92:	2001      	movs	r0, #1
 8000c94:	4698      	mov	r8, r3
 8000c96:	2e00      	cmp	r6, #0
 8000c98:	d0e0      	beq.n	8000c5c <__udivmoddi4+0xa0>
 8000c9a:	e9c6 4800 	strd	r4, r8, [r6]
 8000c9e:	e7dd      	b.n	8000c5c <__udivmoddi4+0xa0>
 8000ca0:	b902      	cbnz	r2, 8000ca4 <__udivmoddi4+0xe8>
 8000ca2:	deff      	udf	#255	; 0xff
 8000ca4:	fab2 f282 	clz	r2, r2
 8000ca8:	2a00      	cmp	r2, #0
 8000caa:	f040 808f 	bne.w	8000dcc <__udivmoddi4+0x210>
 8000cae:	1b49      	subs	r1, r1, r5
 8000cb0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cb4:	fa1f f885 	uxth.w	r8, r5
 8000cb8:	2701      	movs	r7, #1
 8000cba:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cbe:	0c23      	lsrs	r3, r4, #16
 8000cc0:	fb0e 111c 	mls	r1, lr, ip, r1
 8000cc4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cc8:	fb08 f10c 	mul.w	r1, r8, ip
 8000ccc:	4299      	cmp	r1, r3
 8000cce:	d907      	bls.n	8000ce0 <__udivmoddi4+0x124>
 8000cd0:	18eb      	adds	r3, r5, r3
 8000cd2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cd6:	d202      	bcs.n	8000cde <__udivmoddi4+0x122>
 8000cd8:	4299      	cmp	r1, r3
 8000cda:	f200 80cd 	bhi.w	8000e78 <__udivmoddi4+0x2bc>
 8000cde:	4684      	mov	ip, r0
 8000ce0:	1a59      	subs	r1, r3, r1
 8000ce2:	b2a3      	uxth	r3, r4
 8000ce4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ce8:	fb0e 1410 	mls	r4, lr, r0, r1
 8000cec:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cf0:	fb08 f800 	mul.w	r8, r8, r0
 8000cf4:	45a0      	cmp	r8, r4
 8000cf6:	d907      	bls.n	8000d08 <__udivmoddi4+0x14c>
 8000cf8:	192c      	adds	r4, r5, r4
 8000cfa:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfe:	d202      	bcs.n	8000d06 <__udivmoddi4+0x14a>
 8000d00:	45a0      	cmp	r8, r4
 8000d02:	f200 80b6 	bhi.w	8000e72 <__udivmoddi4+0x2b6>
 8000d06:	4618      	mov	r0, r3
 8000d08:	eba4 0408 	sub.w	r4, r4, r8
 8000d0c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d10:	e79f      	b.n	8000c52 <__udivmoddi4+0x96>
 8000d12:	f1c7 0c20 	rsb	ip, r7, #32
 8000d16:	40bb      	lsls	r3, r7
 8000d18:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d1c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d20:	fa01 f407 	lsl.w	r4, r1, r7
 8000d24:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d28:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d2c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d30:	4325      	orrs	r5, r4
 8000d32:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d36:	0c2c      	lsrs	r4, r5, #16
 8000d38:	fb08 3319 	mls	r3, r8, r9, r3
 8000d3c:	fa1f fa8e 	uxth.w	sl, lr
 8000d40:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d44:	fb09 f40a 	mul.w	r4, r9, sl
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	fa02 f207 	lsl.w	r2, r2, r7
 8000d4e:	fa00 f107 	lsl.w	r1, r0, r7
 8000d52:	d90b      	bls.n	8000d6c <__udivmoddi4+0x1b0>
 8000d54:	eb1e 0303 	adds.w	r3, lr, r3
 8000d58:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d5c:	f080 8087 	bcs.w	8000e6e <__udivmoddi4+0x2b2>
 8000d60:	429c      	cmp	r4, r3
 8000d62:	f240 8084 	bls.w	8000e6e <__udivmoddi4+0x2b2>
 8000d66:	f1a9 0902 	sub.w	r9, r9, #2
 8000d6a:	4473      	add	r3, lr
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	b2ad      	uxth	r5, r5
 8000d70:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d74:	fb08 3310 	mls	r3, r8, r0, r3
 8000d78:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d7c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d80:	45a2      	cmp	sl, r4
 8000d82:	d908      	bls.n	8000d96 <__udivmoddi4+0x1da>
 8000d84:	eb1e 0404 	adds.w	r4, lr, r4
 8000d88:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d8c:	d26b      	bcs.n	8000e66 <__udivmoddi4+0x2aa>
 8000d8e:	45a2      	cmp	sl, r4
 8000d90:	d969      	bls.n	8000e66 <__udivmoddi4+0x2aa>
 8000d92:	3802      	subs	r0, #2
 8000d94:	4474      	add	r4, lr
 8000d96:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d9a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d9e:	eba4 040a 	sub.w	r4, r4, sl
 8000da2:	454c      	cmp	r4, r9
 8000da4:	46c2      	mov	sl, r8
 8000da6:	464b      	mov	r3, r9
 8000da8:	d354      	bcc.n	8000e54 <__udivmoddi4+0x298>
 8000daa:	d051      	beq.n	8000e50 <__udivmoddi4+0x294>
 8000dac:	2e00      	cmp	r6, #0
 8000dae:	d069      	beq.n	8000e84 <__udivmoddi4+0x2c8>
 8000db0:	ebb1 050a 	subs.w	r5, r1, sl
 8000db4:	eb64 0403 	sbc.w	r4, r4, r3
 8000db8:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000dbc:	40fd      	lsrs	r5, r7
 8000dbe:	40fc      	lsrs	r4, r7
 8000dc0:	ea4c 0505 	orr.w	r5, ip, r5
 8000dc4:	e9c6 5400 	strd	r5, r4, [r6]
 8000dc8:	2700      	movs	r7, #0
 8000dca:	e747      	b.n	8000c5c <__udivmoddi4+0xa0>
 8000dcc:	f1c2 0320 	rsb	r3, r2, #32
 8000dd0:	fa20 f703 	lsr.w	r7, r0, r3
 8000dd4:	4095      	lsls	r5, r2
 8000dd6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dda:	fa21 f303 	lsr.w	r3, r1, r3
 8000dde:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000de2:	4338      	orrs	r0, r7
 8000de4:	0c01      	lsrs	r1, r0, #16
 8000de6:	fbb3 f7fe 	udiv	r7, r3, lr
 8000dea:	fa1f f885 	uxth.w	r8, r5
 8000dee:	fb0e 3317 	mls	r3, lr, r7, r3
 8000df2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df6:	fb07 f308 	mul.w	r3, r7, r8
 8000dfa:	428b      	cmp	r3, r1
 8000dfc:	fa04 f402 	lsl.w	r4, r4, r2
 8000e00:	d907      	bls.n	8000e12 <__udivmoddi4+0x256>
 8000e02:	1869      	adds	r1, r5, r1
 8000e04:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e08:	d22f      	bcs.n	8000e6a <__udivmoddi4+0x2ae>
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d92d      	bls.n	8000e6a <__udivmoddi4+0x2ae>
 8000e0e:	3f02      	subs	r7, #2
 8000e10:	4429      	add	r1, r5
 8000e12:	1acb      	subs	r3, r1, r3
 8000e14:	b281      	uxth	r1, r0
 8000e16:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e1a:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e22:	fb00 f308 	mul.w	r3, r0, r8
 8000e26:	428b      	cmp	r3, r1
 8000e28:	d907      	bls.n	8000e3a <__udivmoddi4+0x27e>
 8000e2a:	1869      	adds	r1, r5, r1
 8000e2c:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e30:	d217      	bcs.n	8000e62 <__udivmoddi4+0x2a6>
 8000e32:	428b      	cmp	r3, r1
 8000e34:	d915      	bls.n	8000e62 <__udivmoddi4+0x2a6>
 8000e36:	3802      	subs	r0, #2
 8000e38:	4429      	add	r1, r5
 8000e3a:	1ac9      	subs	r1, r1, r3
 8000e3c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e40:	e73b      	b.n	8000cba <__udivmoddi4+0xfe>
 8000e42:	4637      	mov	r7, r6
 8000e44:	4630      	mov	r0, r6
 8000e46:	e709      	b.n	8000c5c <__udivmoddi4+0xa0>
 8000e48:	4607      	mov	r7, r0
 8000e4a:	e6e7      	b.n	8000c1c <__udivmoddi4+0x60>
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	e6fb      	b.n	8000c48 <__udivmoddi4+0x8c>
 8000e50:	4541      	cmp	r1, r8
 8000e52:	d2ab      	bcs.n	8000dac <__udivmoddi4+0x1f0>
 8000e54:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e58:	eb69 020e 	sbc.w	r2, r9, lr
 8000e5c:	3801      	subs	r0, #1
 8000e5e:	4613      	mov	r3, r2
 8000e60:	e7a4      	b.n	8000dac <__udivmoddi4+0x1f0>
 8000e62:	4660      	mov	r0, ip
 8000e64:	e7e9      	b.n	8000e3a <__udivmoddi4+0x27e>
 8000e66:	4618      	mov	r0, r3
 8000e68:	e795      	b.n	8000d96 <__udivmoddi4+0x1da>
 8000e6a:	4667      	mov	r7, ip
 8000e6c:	e7d1      	b.n	8000e12 <__udivmoddi4+0x256>
 8000e6e:	4681      	mov	r9, r0
 8000e70:	e77c      	b.n	8000d6c <__udivmoddi4+0x1b0>
 8000e72:	3802      	subs	r0, #2
 8000e74:	442c      	add	r4, r5
 8000e76:	e747      	b.n	8000d08 <__udivmoddi4+0x14c>
 8000e78:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e7c:	442b      	add	r3, r5
 8000e7e:	e72f      	b.n	8000ce0 <__udivmoddi4+0x124>
 8000e80:	4638      	mov	r0, r7
 8000e82:	e708      	b.n	8000c96 <__udivmoddi4+0xda>
 8000e84:	4637      	mov	r7, r6
 8000e86:	e6e9      	b.n	8000c5c <__udivmoddi4+0xa0>

08000e88 <__aeabi_idiv0>:
 8000e88:	4770      	bx	lr
 8000e8a:	bf00      	nop

08000e8c <LCD1602_EnablePulse>:

//***** Functions definitions *****//
//Private functions
//1) Enable EN pulse
static void LCD1602_EnablePulse(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_SET);
 8000e90:	4b0c      	ldr	r3, [pc, #48]	; (8000ec4 <LCD1602_EnablePulse+0x38>)
 8000e92:	6818      	ldr	r0, [r3, #0]
 8000e94:	4b0c      	ldr	r3, [pc, #48]	; (8000ec8 <LCD1602_EnablePulse+0x3c>)
 8000e96:	881b      	ldrh	r3, [r3, #0]
 8000e98:	2201      	movs	r2, #1
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	f006 f8cc 	bl	8007038 <HAL_GPIO_WritePin>
	LCD1602_TIM_MicorSecDelay(writeTimeConstant);
 8000ea0:	230a      	movs	r3, #10
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f000 f97c 	bl	80011a0 <LCD1602_TIM_MicorSecDelay>
	HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_RESET);
 8000ea8:	4b06      	ldr	r3, [pc, #24]	; (8000ec4 <LCD1602_EnablePulse+0x38>)
 8000eaa:	6818      	ldr	r0, [r3, #0]
 8000eac:	4b06      	ldr	r3, [pc, #24]	; (8000ec8 <LCD1602_EnablePulse+0x3c>)
 8000eae:	881b      	ldrh	r3, [r3, #0]
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	f006 f8c0 	bl	8007038 <HAL_GPIO_WritePin>
	LCD1602_TIM_MicorSecDelay(60);
 8000eb8:	203c      	movs	r0, #60	; 0x3c
 8000eba:	f000 f971 	bl	80011a0 <LCD1602_TIM_MicorSecDelay>
}
 8000ebe:	bf00      	nop
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	20000214 	.word	0x20000214
 8000ec8:	2000021a 	.word	0x2000021a

08000ecc <LCD1602_RS>:
//2) RS control
static void LCD1602_RS(bool state)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	71fb      	strb	r3, [r7, #7]
	if(state) HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_SET);
 8000ed6:	79fb      	ldrb	r3, [r7, #7]
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d008      	beq.n	8000eee <LCD1602_RS+0x22>
 8000edc:	4b0a      	ldr	r3, [pc, #40]	; (8000f08 <LCD1602_RS+0x3c>)
 8000ede:	6818      	ldr	r0, [r3, #0]
 8000ee0:	4b0a      	ldr	r3, [pc, #40]	; (8000f0c <LCD1602_RS+0x40>)
 8000ee2:	881b      	ldrh	r3, [r3, #0]
 8000ee4:	2201      	movs	r2, #1
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	f006 f8a6 	bl	8007038 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_RESET);
}
 8000eec:	e007      	b.n	8000efe <LCD1602_RS+0x32>
	else HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_RESET);
 8000eee:	4b06      	ldr	r3, [pc, #24]	; (8000f08 <LCD1602_RS+0x3c>)
 8000ef0:	6818      	ldr	r0, [r3, #0]
 8000ef2:	4b06      	ldr	r3, [pc, #24]	; (8000f0c <LCD1602_RS+0x40>)
 8000ef4:	881b      	ldrh	r3, [r3, #0]
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	4619      	mov	r1, r3
 8000efa:	f006 f89d 	bl	8007038 <HAL_GPIO_WritePin>
}
 8000efe:	bf00      	nop
 8000f00:	3708      	adds	r7, #8
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	20000214 	.word	0x20000214
 8000f0c:	20000218 	.word	0x20000218

08000f10 <LCD1602_write>:

//3) Write Parallel interface
static void LCD1602_write(uint8_t byte)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b084      	sub	sp, #16
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	4603      	mov	r3, r0
 8000f18:	71fb      	strb	r3, [r7, #7]
	uint8_t LSB_nibble = byte&0xF, MSB_nibble = (byte>>4)&0xF;
 8000f1a:	79fb      	ldrb	r3, [r7, #7]
 8000f1c:	f003 030f 	and.w	r3, r3, #15
 8000f20:	73fb      	strb	r3, [r7, #15]
 8000f22:	79fb      	ldrb	r3, [r7, #7]
 8000f24:	091b      	lsrs	r3, r3, #4
 8000f26:	73bb      	strb	r3, [r7, #14]
	 
	if(mode_8_4_I2C == 1)		//8bits mode
 8000f28:	4b61      	ldr	r3, [pc, #388]	; (80010b0 <LCD1602_write+0x1a0>)
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	2b01      	cmp	r3, #1
 8000f2e:	d15a      	bne.n	8000fe6 <LCD1602_write+0xd6>
	{
		//write data to output pins
		//LSB data
		HAL_GPIO_WritePin(PORT_LSB, D0_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 8000f30:	4b60      	ldr	r3, [pc, #384]	; (80010b4 <LCD1602_write+0x1a4>)
 8000f32:	6818      	ldr	r0, [r3, #0]
 8000f34:	4b60      	ldr	r3, [pc, #384]	; (80010b8 <LCD1602_write+0x1a8>)
 8000f36:	8819      	ldrh	r1, [r3, #0]
 8000f38:	7bfb      	ldrb	r3, [r7, #15]
 8000f3a:	f003 0301 	and.w	r3, r3, #1
 8000f3e:	b2db      	uxtb	r3, r3
 8000f40:	461a      	mov	r2, r3
 8000f42:	f006 f879 	bl	8007038 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_LSB, D1_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 8000f46:	4b5b      	ldr	r3, [pc, #364]	; (80010b4 <LCD1602_write+0x1a4>)
 8000f48:	6818      	ldr	r0, [r3, #0]
 8000f4a:	4b5c      	ldr	r3, [pc, #368]	; (80010bc <LCD1602_write+0x1ac>)
 8000f4c:	8819      	ldrh	r1, [r3, #0]
 8000f4e:	7bfb      	ldrb	r3, [r7, #15]
 8000f50:	f003 0302 	and.w	r3, r3, #2
 8000f54:	b2db      	uxtb	r3, r3
 8000f56:	461a      	mov	r2, r3
 8000f58:	f006 f86e 	bl	8007038 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_LSB, D2_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 8000f5c:	4b55      	ldr	r3, [pc, #340]	; (80010b4 <LCD1602_write+0x1a4>)
 8000f5e:	6818      	ldr	r0, [r3, #0]
 8000f60:	4b57      	ldr	r3, [pc, #348]	; (80010c0 <LCD1602_write+0x1b0>)
 8000f62:	8819      	ldrh	r1, [r3, #0]
 8000f64:	7bfb      	ldrb	r3, [r7, #15]
 8000f66:	f003 0304 	and.w	r3, r3, #4
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	461a      	mov	r2, r3
 8000f6e:	f006 f863 	bl	8007038 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_LSB, D3_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 8000f72:	4b50      	ldr	r3, [pc, #320]	; (80010b4 <LCD1602_write+0x1a4>)
 8000f74:	6818      	ldr	r0, [r3, #0]
 8000f76:	4b53      	ldr	r3, [pc, #332]	; (80010c4 <LCD1602_write+0x1b4>)
 8000f78:	8819      	ldrh	r1, [r3, #0]
 8000f7a:	7bfb      	ldrb	r3, [r7, #15]
 8000f7c:	f003 0308 	and.w	r3, r3, #8
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	461a      	mov	r2, r3
 8000f84:	f006 f858 	bl	8007038 <HAL_GPIO_WritePin>
		//MSB data
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 8000f88:	4b4f      	ldr	r3, [pc, #316]	; (80010c8 <LCD1602_write+0x1b8>)
 8000f8a:	6818      	ldr	r0, [r3, #0]
 8000f8c:	4b4f      	ldr	r3, [pc, #316]	; (80010cc <LCD1602_write+0x1bc>)
 8000f8e:	8819      	ldrh	r1, [r3, #0]
 8000f90:	7bbb      	ldrb	r3, [r7, #14]
 8000f92:	f003 0301 	and.w	r3, r3, #1
 8000f96:	b2db      	uxtb	r3, r3
 8000f98:	461a      	mov	r2, r3
 8000f9a:	f006 f84d 	bl	8007038 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 8000f9e:	4b4a      	ldr	r3, [pc, #296]	; (80010c8 <LCD1602_write+0x1b8>)
 8000fa0:	6818      	ldr	r0, [r3, #0]
 8000fa2:	4b4b      	ldr	r3, [pc, #300]	; (80010d0 <LCD1602_write+0x1c0>)
 8000fa4:	8819      	ldrh	r1, [r3, #0]
 8000fa6:	7bbb      	ldrb	r3, [r7, #14]
 8000fa8:	f003 0302 	and.w	r3, r3, #2
 8000fac:	b2db      	uxtb	r3, r3
 8000fae:	461a      	mov	r2, r3
 8000fb0:	f006 f842 	bl	8007038 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 8000fb4:	4b44      	ldr	r3, [pc, #272]	; (80010c8 <LCD1602_write+0x1b8>)
 8000fb6:	6818      	ldr	r0, [r3, #0]
 8000fb8:	4b46      	ldr	r3, [pc, #280]	; (80010d4 <LCD1602_write+0x1c4>)
 8000fba:	8819      	ldrh	r1, [r3, #0]
 8000fbc:	7bbb      	ldrb	r3, [r7, #14]
 8000fbe:	f003 0304 	and.w	r3, r3, #4
 8000fc2:	b2db      	uxtb	r3, r3
 8000fc4:	461a      	mov	r2, r3
 8000fc6:	f006 f837 	bl	8007038 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 8000fca:	4b3f      	ldr	r3, [pc, #252]	; (80010c8 <LCD1602_write+0x1b8>)
 8000fcc:	6818      	ldr	r0, [r3, #0]
 8000fce:	4b42      	ldr	r3, [pc, #264]	; (80010d8 <LCD1602_write+0x1c8>)
 8000fd0:	8819      	ldrh	r1, [r3, #0]
 8000fd2:	7bbb      	ldrb	r3, [r7, #14]
 8000fd4:	f003 0308 	and.w	r3, r3, #8
 8000fd8:	b2db      	uxtb	r3, r3
 8000fda:	461a      	mov	r2, r3
 8000fdc:	f006 f82c 	bl	8007038 <HAL_GPIO_WritePin>
		//Write the Enable pulse
		LCD1602_EnablePulse();
 8000fe0:	f7ff ff54 	bl	8000e8c <LCD1602_EnablePulse>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
		//Write the Enable pulse
		LCD1602_EnablePulse();
	}
}
 8000fe4:	e05f      	b.n	80010a6 <LCD1602_write+0x196>
	else if(mode_8_4_I2C == 2)	//4 bits mode
 8000fe6:	4b32      	ldr	r3, [pc, #200]	; (80010b0 <LCD1602_write+0x1a0>)
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	2b02      	cmp	r3, #2
 8000fec:	d15b      	bne.n	80010a6 <LCD1602_write+0x196>
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 8000fee:	4b36      	ldr	r3, [pc, #216]	; (80010c8 <LCD1602_write+0x1b8>)
 8000ff0:	6818      	ldr	r0, [r3, #0]
 8000ff2:	4b36      	ldr	r3, [pc, #216]	; (80010cc <LCD1602_write+0x1bc>)
 8000ff4:	8819      	ldrh	r1, [r3, #0]
 8000ff6:	7bbb      	ldrb	r3, [r7, #14]
 8000ff8:	f003 0301 	and.w	r3, r3, #1
 8000ffc:	b2db      	uxtb	r3, r3
 8000ffe:	461a      	mov	r2, r3
 8001000:	f006 f81a 	bl	8007038 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 8001004:	4b30      	ldr	r3, [pc, #192]	; (80010c8 <LCD1602_write+0x1b8>)
 8001006:	6818      	ldr	r0, [r3, #0]
 8001008:	4b31      	ldr	r3, [pc, #196]	; (80010d0 <LCD1602_write+0x1c0>)
 800100a:	8819      	ldrh	r1, [r3, #0]
 800100c:	7bbb      	ldrb	r3, [r7, #14]
 800100e:	f003 0302 	and.w	r3, r3, #2
 8001012:	b2db      	uxtb	r3, r3
 8001014:	461a      	mov	r2, r3
 8001016:	f006 f80f 	bl	8007038 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 800101a:	4b2b      	ldr	r3, [pc, #172]	; (80010c8 <LCD1602_write+0x1b8>)
 800101c:	6818      	ldr	r0, [r3, #0]
 800101e:	4b2d      	ldr	r3, [pc, #180]	; (80010d4 <LCD1602_write+0x1c4>)
 8001020:	8819      	ldrh	r1, [r3, #0]
 8001022:	7bbb      	ldrb	r3, [r7, #14]
 8001024:	f003 0304 	and.w	r3, r3, #4
 8001028:	b2db      	uxtb	r3, r3
 800102a:	461a      	mov	r2, r3
 800102c:	f006 f804 	bl	8007038 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 8001030:	4b25      	ldr	r3, [pc, #148]	; (80010c8 <LCD1602_write+0x1b8>)
 8001032:	6818      	ldr	r0, [r3, #0]
 8001034:	4b28      	ldr	r3, [pc, #160]	; (80010d8 <LCD1602_write+0x1c8>)
 8001036:	8819      	ldrh	r1, [r3, #0]
 8001038:	7bbb      	ldrb	r3, [r7, #14]
 800103a:	f003 0308 	and.w	r3, r3, #8
 800103e:	b2db      	uxtb	r3, r3
 8001040:	461a      	mov	r2, r3
 8001042:	f005 fff9 	bl	8007038 <HAL_GPIO_WritePin>
		LCD1602_EnablePulse();
 8001046:	f7ff ff21 	bl	8000e8c <LCD1602_EnablePulse>
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 800104a:	4b1f      	ldr	r3, [pc, #124]	; (80010c8 <LCD1602_write+0x1b8>)
 800104c:	6818      	ldr	r0, [r3, #0]
 800104e:	4b1f      	ldr	r3, [pc, #124]	; (80010cc <LCD1602_write+0x1bc>)
 8001050:	8819      	ldrh	r1, [r3, #0]
 8001052:	7bfb      	ldrb	r3, [r7, #15]
 8001054:	f003 0301 	and.w	r3, r3, #1
 8001058:	b2db      	uxtb	r3, r3
 800105a:	461a      	mov	r2, r3
 800105c:	f005 ffec 	bl	8007038 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 8001060:	4b19      	ldr	r3, [pc, #100]	; (80010c8 <LCD1602_write+0x1b8>)
 8001062:	6818      	ldr	r0, [r3, #0]
 8001064:	4b1a      	ldr	r3, [pc, #104]	; (80010d0 <LCD1602_write+0x1c0>)
 8001066:	8819      	ldrh	r1, [r3, #0]
 8001068:	7bfb      	ldrb	r3, [r7, #15]
 800106a:	f003 0302 	and.w	r3, r3, #2
 800106e:	b2db      	uxtb	r3, r3
 8001070:	461a      	mov	r2, r3
 8001072:	f005 ffe1 	bl	8007038 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 8001076:	4b14      	ldr	r3, [pc, #80]	; (80010c8 <LCD1602_write+0x1b8>)
 8001078:	6818      	ldr	r0, [r3, #0]
 800107a:	4b16      	ldr	r3, [pc, #88]	; (80010d4 <LCD1602_write+0x1c4>)
 800107c:	8819      	ldrh	r1, [r3, #0]
 800107e:	7bfb      	ldrb	r3, [r7, #15]
 8001080:	f003 0304 	and.w	r3, r3, #4
 8001084:	b2db      	uxtb	r3, r3
 8001086:	461a      	mov	r2, r3
 8001088:	f005 ffd6 	bl	8007038 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 800108c:	4b0e      	ldr	r3, [pc, #56]	; (80010c8 <LCD1602_write+0x1b8>)
 800108e:	6818      	ldr	r0, [r3, #0]
 8001090:	4b11      	ldr	r3, [pc, #68]	; (80010d8 <LCD1602_write+0x1c8>)
 8001092:	8819      	ldrh	r1, [r3, #0]
 8001094:	7bfb      	ldrb	r3, [r7, #15]
 8001096:	f003 0308 	and.w	r3, r3, #8
 800109a:	b2db      	uxtb	r3, r3
 800109c:	461a      	mov	r2, r3
 800109e:	f005 ffcb 	bl	8007038 <HAL_GPIO_WritePin>
		LCD1602_EnablePulse();
 80010a2:	f7ff fef3 	bl	8000e8c <LCD1602_EnablePulse>
}
 80010a6:	bf00      	nop
 80010a8:	3710      	adds	r7, #16
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	20000000 	.word	0x20000000
 80010b4:	2000021c 	.word	0x2000021c
 80010b8:	20000220 	.word	0x20000220
 80010bc:	20000222 	.word	0x20000222
 80010c0:	20000224 	.word	0x20000224
 80010c4:	20000226 	.word	0x20000226
 80010c8:	20000228 	.word	0x20000228
 80010cc:	2000022c 	.word	0x2000022c
 80010d0:	2000022e 	.word	0x2000022e
 80010d4:	20000230 	.word	0x20000230
 80010d8:	20000232 	.word	0x20000232
 80010dc:	00000000 	.word	0x00000000

080010e0 <LCD1602_TIM_Config>:
//4) Microsecond delay functions
static void LCD1602_TIM_Config(void)
{
 80010e0:	b590      	push	{r4, r7, lr}
 80010e2:	b089      	sub	sp, #36	; 0x24
 80010e4:	af00      	add	r7, sp, #0
	RCC_ClkInitTypeDef myCLKtypeDef;
	uint32_t clockSpeed;
	uint32_t flashLatencyVar;
	HAL_RCC_GetClockConfig(&myCLKtypeDef, &flashLatencyVar);
 80010e6:	1d3a      	adds	r2, r7, #4
 80010e8:	f107 0308 	add.w	r3, r7, #8
 80010ec:	4611      	mov	r1, r2
 80010ee:	4618      	mov	r0, r3
 80010f0:	f006 fc0a 	bl	8007908 <HAL_RCC_GetClockConfig>
	if(myCLKtypeDef.APB1CLKDivider == RCC_HCLK_DIV1)
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d103      	bne.n	8001102 <LCD1602_TIM_Config+0x22>
	{
		clockSpeed = HAL_RCC_GetPCLK1Freq();
 80010fa:	f006 fbf1 	bl	80078e0 <HAL_RCC_GetPCLK1Freq>
 80010fe:	61f8      	str	r0, [r7, #28]
 8001100:	e004      	b.n	800110c <LCD1602_TIM_Config+0x2c>
	}
	else
	{
		clockSpeed = HAL_RCC_GetPCLK1Freq()*2;
 8001102:	f006 fbed 	bl	80078e0 <HAL_RCC_GetPCLK1Freq>
 8001106:	4603      	mov	r3, r0
 8001108:	005b      	lsls	r3, r3, #1
 800110a:	61fb      	str	r3, [r7, #28]
	}
	clockSpeed *= 0.000001;
 800110c:	69f8      	ldr	r0, [r7, #28]
 800110e:	f7ff fa09 	bl	8000524 <__aeabi_ui2d>
 8001112:	a321      	add	r3, pc, #132	; (adr r3, 8001198 <LCD1602_TIM_Config+0xb8>)
 8001114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001118:	f7ff fa7e 	bl	8000618 <__aeabi_dmul>
 800111c:	4603      	mov	r3, r0
 800111e:	460c      	mov	r4, r1
 8001120:	4618      	mov	r0, r3
 8001122:	4621      	mov	r1, r4
 8001124:	f7ff fd12 	bl	8000b4c <__aeabi_d2uiz>
 8001128:	4603      	mov	r3, r0
 800112a:	61fb      	str	r3, [r7, #28]
	
	//Enable clock for TIM2 timer
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;  // 0x1
 800112c:	4b18      	ldr	r3, [pc, #96]	; (8001190 <LCD1602_TIM_Config+0xb0>)
 800112e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001130:	4a17      	ldr	r2, [pc, #92]	; (8001190 <LCD1602_TIM_Config+0xb0>)
 8001132:	f043 0302 	orr.w	r3, r3, #2
 8001136:	6413      	str	r3, [r2, #64]	; 0x40
	//Set the mode to Count up
	TIM3->CR1 &= ~(0x0010);
 8001138:	4b16      	ldr	r3, [pc, #88]	; (8001194 <LCD1602_TIM_Config+0xb4>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	4a15      	ldr	r2, [pc, #84]	; (8001194 <LCD1602_TIM_Config+0xb4>)
 800113e:	f023 0310 	bic.w	r3, r3, #16
 8001142:	6013      	str	r3, [r2, #0]
	//Enable Update Event
	TIM3->CR1 &= ~(0x0001);
 8001144:	4b13      	ldr	r3, [pc, #76]	; (8001194 <LCD1602_TIM_Config+0xb4>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4a12      	ldr	r2, [pc, #72]	; (8001194 <LCD1602_TIM_Config+0xb4>)
 800114a:	f023 0301 	bic.w	r3, r3, #1
 800114e:	6013      	str	r3, [r2, #0]
	//Update request source 
	TIM3->CR1 &= ~(1UL << 2);
 8001150:	4b10      	ldr	r3, [pc, #64]	; (8001194 <LCD1602_TIM_Config+0xb4>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a0f      	ldr	r2, [pc, #60]	; (8001194 <LCD1602_TIM_Config+0xb4>)
 8001156:	f023 0304 	bic.w	r3, r3, #4
 800115a:	6013      	str	r3, [r2, #0]
	// Set bit 3 High to enable One-Pulse mode
	TIM3->CR1 |= (1UL << 3);				  
 800115c:	4b0d      	ldr	r3, [pc, #52]	; (8001194 <LCD1602_TIM_Config+0xb4>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a0c      	ldr	r2, [pc, #48]	; (8001194 <LCD1602_TIM_Config+0xb4>)
 8001162:	f043 0308 	orr.w	r3, r3, #8
 8001166:	6013      	str	r3, [r2, #0]
	//Set the Prescalar
	TIM3->PSC = clockSpeed-1;
 8001168:	4a0a      	ldr	r2, [pc, #40]	; (8001194 <LCD1602_TIM_Config+0xb4>)
 800116a:	69fb      	ldr	r3, [r7, #28]
 800116c:	3b01      	subs	r3, #1
 800116e:	6293      	str	r3, [r2, #40]	; 0x28
	//Set and Auto-Reload Value to delay the timer 1 sec
	TIM3->ARR = 10-1; 								// The Flag sets when overflows
 8001170:	4b08      	ldr	r3, [pc, #32]	; (8001194 <LCD1602_TIM_Config+0xb4>)
 8001172:	2209      	movs	r2, #9
 8001174:	62da      	str	r2, [r3, #44]	; 0x2c
	//Event generation handling to reset the counter
	TIM3->EGR = 1; 					//Update generate auto
 8001176:	4b07      	ldr	r3, [pc, #28]	; (8001194 <LCD1602_TIM_Config+0xb4>)
 8001178:	2201      	movs	r2, #1
 800117a:	615a      	str	r2, [r3, #20]
	TIM3->SR &= ~(0x0001);	//Clear Update interrupt flag
 800117c:	4b05      	ldr	r3, [pc, #20]	; (8001194 <LCD1602_TIM_Config+0xb4>)
 800117e:	691b      	ldr	r3, [r3, #16]
 8001180:	4a04      	ldr	r2, [pc, #16]	; (8001194 <LCD1602_TIM_Config+0xb4>)
 8001182:	f023 0301 	bic.w	r3, r3, #1
 8001186:	6113      	str	r3, [r2, #16]
}
 8001188:	bf00      	nop
 800118a:	3724      	adds	r7, #36	; 0x24
 800118c:	46bd      	mov	sp, r7
 800118e:	bd90      	pop	{r4, r7, pc}
 8001190:	40023800 	.word	0x40023800
 8001194:	40000400 	.word	0x40000400
 8001198:	a0b5ed8d 	.word	0xa0b5ed8d
 800119c:	3eb0c6f7 	.word	0x3eb0c6f7

080011a0 <LCD1602_TIM_MicorSecDelay>:
static void LCD1602_TIM_MicorSecDelay(uint32_t uSecDelay)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
	TIM3->ARR = uSecDelay-1;
 80011a8:	4a0e      	ldr	r2, [pc, #56]	; (80011e4 <LCD1602_TIM_MicorSecDelay+0x44>)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	3b01      	subs	r3, #1
 80011ae:	62d3      	str	r3, [r2, #44]	; 0x2c
	TIM3->SR &= ~(0x0001);  // Clear UEV flag
 80011b0:	4b0c      	ldr	r3, [pc, #48]	; (80011e4 <LCD1602_TIM_MicorSecDelay+0x44>)
 80011b2:	691b      	ldr	r3, [r3, #16]
 80011b4:	4a0b      	ldr	r2, [pc, #44]	; (80011e4 <LCD1602_TIM_MicorSecDelay+0x44>)
 80011b6:	f023 0301 	bic.w	r3, r3, #1
 80011ba:	6113      	str	r3, [r2, #16]
	TIM3->CR1 |= 1UL;
 80011bc:	4b09      	ldr	r3, [pc, #36]	; (80011e4 <LCD1602_TIM_MicorSecDelay+0x44>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4a08      	ldr	r2, [pc, #32]	; (80011e4 <LCD1602_TIM_MicorSecDelay+0x44>)
 80011c2:	f043 0301 	orr.w	r3, r3, #1
 80011c6:	6013      	str	r3, [r2, #0]
	while((TIM3->SR&0x0001) != 1);
 80011c8:	bf00      	nop
 80011ca:	4b06      	ldr	r3, [pc, #24]	; (80011e4 <LCD1602_TIM_MicorSecDelay+0x44>)
 80011cc:	691b      	ldr	r3, [r3, #16]
 80011ce:	f003 0301 	and.w	r3, r3, #1
 80011d2:	2b01      	cmp	r3, #1
 80011d4:	d1f9      	bne.n	80011ca <LCD1602_TIM_MicorSecDelay+0x2a>
}
 80011d6:	bf00      	nop
 80011d8:	370c      	adds	r7, #12
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr
 80011e2:	bf00      	nop
 80011e4:	40000400 	.word	0x40000400

080011e8 <LCD1602_writeCommand>:
//5) Write command
static void LCD1602_writeCommand(uint8_t command)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	4603      	mov	r3, r0
 80011f0:	71fb      	strb	r3, [r7, #7]
	//Set RS to 0
	LCD1602_RS(false);
 80011f2:	2000      	movs	r0, #0
 80011f4:	f7ff fe6a 	bl	8000ecc <LCD1602_RS>
	//Call low level write parallel function
	LCD1602_write(command);
 80011f8:	79fb      	ldrb	r3, [r7, #7]
 80011fa:	4618      	mov	r0, r3
 80011fc:	f7ff fe88 	bl	8000f10 <LCD1602_write>
}
 8001200:	bf00      	nop
 8001202:	3708      	adds	r7, #8
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}

08001208 <LCD1602_writeData>:
//6) Write 8 bits data
static void LCD1602_writeData(uint8_t data)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b082      	sub	sp, #8
 800120c:	af00      	add	r7, sp, #0
 800120e:	4603      	mov	r3, r0
 8001210:	71fb      	strb	r3, [r7, #7]
	//Set RS to 1
	LCD1602_RS(true);
 8001212:	2001      	movs	r0, #1
 8001214:	f7ff fe5a 	bl	8000ecc <LCD1602_RS>
	//Call low level write parallel function
	LCD1602_write(data);
 8001218:	79fb      	ldrb	r3, [r7, #7]
 800121a:	4618      	mov	r0, r3
 800121c:	f7ff fe78 	bl	8000f10 <LCD1602_write>
}
 8001220:	bf00      	nop
 8001222:	3708      	adds	r7, #8
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}

08001228 <LCD1602_Begin8BIT>:
}

//Public functions
//1) LCD begin 8 bits function
void LCD1602_Begin8BIT(GPIO_TypeDef* PORT_RS_E, uint16_t RS, uint16_t E, GPIO_TypeDef* PORT_LSBs0to3, uint16_t D0, uint16_t D1, uint16_t D2, uint16_t D3, GPIO_TypeDef* PORT_MSBs4to7, uint16_t D4, uint16_t D5, uint16_t D6, uint16_t D7)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af00      	add	r7, sp, #0
 800122e:	60f8      	str	r0, [r7, #12]
 8001230:	607b      	str	r3, [r7, #4]
 8001232:	460b      	mov	r3, r1
 8001234:	817b      	strh	r3, [r7, #10]
 8001236:	4613      	mov	r3, r2
 8001238:	813b      	strh	r3, [r7, #8]
	//Set GPIO Ports and Pins data
	PORT_RS_and_E = PORT_RS_E;
 800123a:	4a2a      	ldr	r2, [pc, #168]	; (80012e4 <LCD1602_Begin8BIT+0xbc>)
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	6013      	str	r3, [r2, #0]
	PIN_RS = RS;
 8001240:	4a29      	ldr	r2, [pc, #164]	; (80012e8 <LCD1602_Begin8BIT+0xc0>)
 8001242:	897b      	ldrh	r3, [r7, #10]
 8001244:	8013      	strh	r3, [r2, #0]
	PIN_E = E;
 8001246:	4a29      	ldr	r2, [pc, #164]	; (80012ec <LCD1602_Begin8BIT+0xc4>)
 8001248:	893b      	ldrh	r3, [r7, #8]
 800124a:	8013      	strh	r3, [r2, #0]
	PORT_LSB = PORT_LSBs0to3;
 800124c:	4a28      	ldr	r2, [pc, #160]	; (80012f0 <LCD1602_Begin8BIT+0xc8>)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	6013      	str	r3, [r2, #0]
	D0_PIN = D0;
 8001252:	4a28      	ldr	r2, [pc, #160]	; (80012f4 <LCD1602_Begin8BIT+0xcc>)
 8001254:	8b3b      	ldrh	r3, [r7, #24]
 8001256:	8013      	strh	r3, [r2, #0]
	D1_PIN = D1;
 8001258:	4a27      	ldr	r2, [pc, #156]	; (80012f8 <LCD1602_Begin8BIT+0xd0>)
 800125a:	8bbb      	ldrh	r3, [r7, #28]
 800125c:	8013      	strh	r3, [r2, #0]
	D2_PIN = D2;
 800125e:	4a27      	ldr	r2, [pc, #156]	; (80012fc <LCD1602_Begin8BIT+0xd4>)
 8001260:	8c3b      	ldrh	r3, [r7, #32]
 8001262:	8013      	strh	r3, [r2, #0]
	D3_PIN = D3;
 8001264:	4a26      	ldr	r2, [pc, #152]	; (8001300 <LCD1602_Begin8BIT+0xd8>)
 8001266:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001268:	8013      	strh	r3, [r2, #0]
	PORT_MSB = PORT_MSBs4to7;
 800126a:	4a26      	ldr	r2, [pc, #152]	; (8001304 <LCD1602_Begin8BIT+0xdc>)
 800126c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800126e:	6013      	str	r3, [r2, #0]
	D4_PIN = D4;
 8001270:	4a25      	ldr	r2, [pc, #148]	; (8001308 <LCD1602_Begin8BIT+0xe0>)
 8001272:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001274:	8013      	strh	r3, [r2, #0]
	D5_PIN = D5;
 8001276:	4a25      	ldr	r2, [pc, #148]	; (800130c <LCD1602_Begin8BIT+0xe4>)
 8001278:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800127a:	8013      	strh	r3, [r2, #0]
	D6_PIN = D6;
 800127c:	4a24      	ldr	r2, [pc, #144]	; (8001310 <LCD1602_Begin8BIT+0xe8>)
 800127e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001280:	8013      	strh	r3, [r2, #0]
	D7_PIN = D7;
 8001282:	4a24      	ldr	r2, [pc, #144]	; (8001314 <LCD1602_Begin8BIT+0xec>)
 8001284:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001286:	8013      	strh	r3, [r2, #0]
	//Initialise microsecond timer
	LCD1602_TIM_Config();
 8001288:	f7ff ff2a 	bl	80010e0 <LCD1602_TIM_Config>
	//Set the mode to 8 bits
	mode_8_4_I2C = 1;
 800128c:	4b22      	ldr	r3, [pc, #136]	; (8001318 <LCD1602_Begin8BIT+0xf0>)
 800128e:	2201      	movs	r2, #1
 8001290:	701a      	strb	r2, [r3, #0]
	//Function set variable to 8 bits mode
	FunctionSet = 0x38;
 8001292:	4b22      	ldr	r3, [pc, #136]	; (800131c <LCD1602_Begin8BIT+0xf4>)
 8001294:	2238      	movs	r2, #56	; 0x38
 8001296:	701a      	strb	r2, [r3, #0]
	
	//Initialise LCD
	//1. Wait at least 15ms
	HAL_Delay(20);
 8001298:	2014      	movs	r0, #20
 800129a:	f004 ff33 	bl	8006104 <HAL_Delay>
	//2. Attentions sequence
	LCD1602_writeCommand(0x30);
 800129e:	2030      	movs	r0, #48	; 0x30
 80012a0:	f7ff ffa2 	bl	80011e8 <LCD1602_writeCommand>
	HAL_Delay(5);
 80012a4:	2005      	movs	r0, #5
 80012a6:	f004 ff2d 	bl	8006104 <HAL_Delay>
	LCD1602_writeCommand(0x30);
 80012aa:	2030      	movs	r0, #48	; 0x30
 80012ac:	f7ff ff9c 	bl	80011e8 <LCD1602_writeCommand>
	HAL_Delay(1);
 80012b0:	2001      	movs	r0, #1
 80012b2:	f004 ff27 	bl	8006104 <HAL_Delay>
	LCD1602_writeCommand(0x30);
 80012b6:	2030      	movs	r0, #48	; 0x30
 80012b8:	f7ff ff96 	bl	80011e8 <LCD1602_writeCommand>
	HAL_Delay(1);
 80012bc:	2001      	movs	r0, #1
 80012be:	f004 ff21 	bl	8006104 <HAL_Delay>
	//3. Function set; Enable 2 lines, Data length to 8 bits
	LCD1602_writeCommand(LCD_FUNCTIONSET | LCD_FUNCTION_N | LCD_FUNCTION_DL);
 80012c2:	2038      	movs	r0, #56	; 0x38
 80012c4:	f7ff ff90 	bl	80011e8 <LCD1602_writeCommand>
	//4. Display control (Display ON, Cursor ON, blink cursor)
	LCD1602_writeCommand(LCD_DISPLAYCONTROL | LCD_DISPLAY_B | LCD_DISPLAY_C | LCD_DISPLAY_D);
 80012c8:	200f      	movs	r0, #15
 80012ca:	f7ff ff8d 	bl	80011e8 <LCD1602_writeCommand>
	//5. Clear LCD and return home
	LCD1602_writeCommand(LCD_CLEARDISPLAY);
 80012ce:	2001      	movs	r0, #1
 80012d0:	f7ff ff8a 	bl	80011e8 <LCD1602_writeCommand>
	HAL_Delay(2);
 80012d4:	2002      	movs	r0, #2
 80012d6:	f004 ff15 	bl	8006104 <HAL_Delay>
}
 80012da:	bf00      	nop
 80012dc:	3710      	adds	r7, #16
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	20000214 	.word	0x20000214
 80012e8:	20000218 	.word	0x20000218
 80012ec:	2000021a 	.word	0x2000021a
 80012f0:	2000021c 	.word	0x2000021c
 80012f4:	20000220 	.word	0x20000220
 80012f8:	20000222 	.word	0x20000222
 80012fc:	20000224 	.word	0x20000224
 8001300:	20000226 	.word	0x20000226
 8001304:	20000228 	.word	0x20000228
 8001308:	2000022c 	.word	0x2000022c
 800130c:	2000022e 	.word	0x2000022e
 8001310:	20000230 	.word	0x20000230
 8001314:	20000232 	.word	0x20000232
 8001318:	20000000 	.word	0x20000000
 800131c:	20000001 	.word	0x20000001

08001320 <LCD1602_print>:
	LCD1602_writeCommand(LCD_FUNCTIONSET | LCD_FUNCTION_N);
	HAL_Delay(3);
}
//3) LCD print string
void LCD1602_print(char string[])
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b084      	sub	sp, #16
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
	for(uint8_t i=0;  i< 16 && string[i]!=NULL; i++)
 8001328:	2300      	movs	r3, #0
 800132a:	73fb      	strb	r3, [r7, #15]
 800132c:	e009      	b.n	8001342 <LCD1602_print+0x22>
	{
		LCD1602_writeData((uint8_t)string[i]);
 800132e:	7bfb      	ldrb	r3, [r7, #15]
 8001330:	687a      	ldr	r2, [r7, #4]
 8001332:	4413      	add	r3, r2
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	4618      	mov	r0, r3
 8001338:	f7ff ff66 	bl	8001208 <LCD1602_writeData>
	for(uint8_t i=0;  i< 16 && string[i]!=NULL; i++)
 800133c:	7bfb      	ldrb	r3, [r7, #15]
 800133e:	3301      	adds	r3, #1
 8001340:	73fb      	strb	r3, [r7, #15]
 8001342:	7bfb      	ldrb	r3, [r7, #15]
 8001344:	2b0f      	cmp	r3, #15
 8001346:	d805      	bhi.n	8001354 <LCD1602_print+0x34>
 8001348:	7bfb      	ldrb	r3, [r7, #15]
 800134a:	687a      	ldr	r2, [r7, #4]
 800134c:	4413      	add	r3, r2
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d1ec      	bne.n	800132e <LCD1602_print+0xe>
	}
}
 8001354:	bf00      	nop
 8001356:	3710      	adds	r7, #16
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}

0800135c <LCD1602_setCursor>:
//4) set cursor position
void LCD1602_setCursor(uint8_t row, uint8_t col)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b084      	sub	sp, #16
 8001360:	af00      	add	r7, sp, #0
 8001362:	4603      	mov	r3, r0
 8001364:	460a      	mov	r2, r1
 8001366:	71fb      	strb	r3, [r7, #7]
 8001368:	4613      	mov	r3, r2
 800136a:	71bb      	strb	r3, [r7, #6]
	uint8_t maskData;
	maskData = (col-1)&0x0F;
 800136c:	79bb      	ldrb	r3, [r7, #6]
 800136e:	3b01      	subs	r3, #1
 8001370:	b2db      	uxtb	r3, r3
 8001372:	f003 030f 	and.w	r3, r3, #15
 8001376:	73fb      	strb	r3, [r7, #15]
	if(row==1)
 8001378:	79fb      	ldrb	r3, [r7, #7]
 800137a:	2b01      	cmp	r3, #1
 800137c:	d108      	bne.n	8001390 <LCD1602_setCursor+0x34>
	{
		maskData |= (0x80);
 800137e:	7bfb      	ldrb	r3, [r7, #15]
 8001380:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001384:	73fb      	strb	r3, [r7, #15]
		LCD1602_writeCommand(maskData);
 8001386:	7bfb      	ldrb	r3, [r7, #15]
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff ff2d 	bl	80011e8 <LCD1602_writeCommand>
	else
	{
		maskData |= (0xc0);
		LCD1602_writeCommand(maskData);
	}
}	
 800138e:	e007      	b.n	80013a0 <LCD1602_setCursor+0x44>
		maskData |= (0xc0);
 8001390:	7bfb      	ldrb	r3, [r7, #15]
 8001392:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8001396:	73fb      	strb	r3, [r7, #15]
		LCD1602_writeCommand(maskData);
 8001398:	7bfb      	ldrb	r3, [r7, #15]
 800139a:	4618      	mov	r0, r3
 800139c:	f7ff ff24 	bl	80011e8 <LCD1602_writeCommand>
}	
 80013a0:	bf00      	nop
 80013a2:	3710      	adds	r7, #16
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}

080013a8 <LCD1602_2ndLine>:
void LCD1602_1stLine(void)
{
	LCD1602_setCursor(1,1);
}
void LCD1602_2ndLine(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
	LCD1602_setCursor(2,1);
 80013ac:	2101      	movs	r1, #1
 80013ae:	2002      	movs	r0, #2
 80013b0:	f7ff ffd4 	bl	800135c <LCD1602_setCursor>
}
 80013b4:	bf00      	nop
 80013b6:	bd80      	pop	{r7, pc}

080013b8 <SELECT>:

static BYTE PowerFlag = 0; /* indicates if "power" is on */

static
inline void SELECT(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0

}
 80013bc:	bf00      	nop
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr

080013c6 <DESELECT>:

static
inline void DESELECT(void)
{
 80013c6:	b480      	push	{r7}
 80013c8:	af00      	add	r7, sp, #0

}
 80013ca:	bf00      	nop
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr

080013d4 <xmit_spi>:

extern SPI_HandleTypeDef hspi1;

static
void xmit_spi(BYTE Data)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0
 80013da:	4603      	mov	r3, r0
 80013dc:	71fb      	strb	r3, [r7, #7]
	while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 80013de:	bf00      	nop
 80013e0:	4808      	ldr	r0, [pc, #32]	; (8001404 <xmit_spi+0x30>)
 80013e2:	f006 fdfd 	bl	8007fe0 <HAL_SPI_GetState>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b01      	cmp	r3, #1
 80013ea:	d1f9      	bne.n	80013e0 <xmit_spi+0xc>
	HAL_SPI_Transmit(&hspi1, &Data, 1, 5000);
 80013ec:	1df9      	adds	r1, r7, #7
 80013ee:	f241 3388 	movw	r3, #5000	; 0x1388
 80013f2:	2201      	movs	r2, #1
 80013f4:	4803      	ldr	r0, [pc, #12]	; (8001404 <xmit_spi+0x30>)
 80013f6:	f006 fb1d 	bl	8007a34 <HAL_SPI_Transmit>
}
 80013fa:	bf00      	nop
 80013fc:	3708      	adds	r7, #8
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	20000b8c 	.word	0x20000b8c

08001408 <rcvr_spi>:

static BYTE rcvr_spi(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b084      	sub	sp, #16
 800140c:	af02      	add	r7, sp, #8
	unsigned char Dummy, Data;
	Dummy = 0xFF;
 800140e:	23ff      	movs	r3, #255	; 0xff
 8001410:	71fb      	strb	r3, [r7, #7]
	Data = 0;
 8001412:	2300      	movs	r3, #0
 8001414:	71bb      	strb	r3, [r7, #6]
	while ((HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY));
 8001416:	bf00      	nop
 8001418:	4809      	ldr	r0, [pc, #36]	; (8001440 <rcvr_spi+0x38>)
 800141a:	f006 fde1 	bl	8007fe0 <HAL_SPI_GetState>
 800141e:	4603      	mov	r3, r0
 8001420:	2b01      	cmp	r3, #1
 8001422:	d1f9      	bne.n	8001418 <rcvr_spi+0x10>
	HAL_SPI_TransmitReceive(&hspi1, &Dummy, &Data, 1, 5000);
 8001424:	1dba      	adds	r2, r7, #6
 8001426:	1df9      	adds	r1, r7, #7
 8001428:	f241 3388 	movw	r3, #5000	; 0x1388
 800142c:	9300      	str	r3, [sp, #0]
 800142e:	2301      	movs	r3, #1
 8001430:	4803      	ldr	r0, [pc, #12]	; (8001440 <rcvr_spi+0x38>)
 8001432:	f006 fc33 	bl	8007c9c <HAL_SPI_TransmitReceive>

	return Data;
 8001436:	79bb      	ldrb	r3, [r7, #6]
}
 8001438:	4618      	mov	r0, r3
 800143a:	3708      	adds	r7, #8
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	20000b8c 	.word	0x20000b8c

08001444 <rcvr_spi_m>:

static
void rcvr_spi_m(BYTE *dst) {
 8001444:	b580      	push	{r7, lr}
 8001446:	b082      	sub	sp, #8
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
	*dst = rcvr_spi();
 800144c:	f7ff ffdc 	bl	8001408 <rcvr_spi>
 8001450:	4603      	mov	r3, r0
 8001452:	461a      	mov	r2, r3
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	701a      	strb	r2, [r3, #0]
}
 8001458:	bf00      	nop
 800145a:	3708      	adds	r7, #8
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}

08001460 <wait_ready>:

/*-----------------------------------------------------------------------*/
/* Wait for card ready                                                   */
/*-----------------------------z------------------------------------------*/

static BYTE wait_ready(void) {
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
	BYTE res;

	Timer2 = 50;
 8001466:	4b0b      	ldr	r3, [pc, #44]	; (8001494 <wait_ready+0x34>)
 8001468:	2232      	movs	r2, #50	; 0x32
 800146a:	701a      	strb	r2, [r3, #0]
	rcvr_spi();
 800146c:	f7ff ffcc 	bl	8001408 <rcvr_spi>
	do
		res = rcvr_spi();
 8001470:	f7ff ffca 	bl	8001408 <rcvr_spi>
 8001474:	4603      	mov	r3, r0
 8001476:	71fb      	strb	r3, [r7, #7]
	while ((res != 0xFF) && Timer2);
 8001478:	79fb      	ldrb	r3, [r7, #7]
 800147a:	2bff      	cmp	r3, #255	; 0xff
 800147c:	d004      	beq.n	8001488 <wait_ready+0x28>
 800147e:	4b05      	ldr	r3, [pc, #20]	; (8001494 <wait_ready+0x34>)
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	b2db      	uxtb	r3, r3
 8001484:	2b00      	cmp	r3, #0
 8001486:	d1f3      	bne.n	8001470 <wait_ready+0x10>

	return res;
 8001488:	79fb      	ldrb	r3, [r7, #7]
}
 800148a:	4618      	mov	r0, r3
 800148c:	3708      	adds	r7, #8
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	20000235 	.word	0x20000235

08001498 <power_on>:
/*-----------------------------------------------------------------------*/
/* When the target system does not support socket power control, there   */
/* is nothing to do in these functions and chk_power always returns 1.   */

static
void power_on(void) {
 8001498:	b580      	push	{r7, lr}
 800149a:	b084      	sub	sp, #16
 800149c:	af00      	add	r7, sp, #0
	unsigned char i, cmd_arg[6];
	unsigned int Count = 0x1FFF;
 800149e:	f641 73ff 	movw	r3, #8191	; 0x1fff
 80014a2:	60bb      	str	r3, [r7, #8]

	DESELECT();
 80014a4:	f7ff ff8f 	bl	80013c6 <DESELECT>

	for (i = 0; i < 10; i++)
 80014a8:	2300      	movs	r3, #0
 80014aa:	73fb      	strb	r3, [r7, #15]
 80014ac:	e005      	b.n	80014ba <power_on+0x22>
		xmit_spi(0xFF);
 80014ae:	20ff      	movs	r0, #255	; 0xff
 80014b0:	f7ff ff90 	bl	80013d4 <xmit_spi>
	for (i = 0; i < 10; i++)
 80014b4:	7bfb      	ldrb	r3, [r7, #15]
 80014b6:	3301      	adds	r3, #1
 80014b8:	73fb      	strb	r3, [r7, #15]
 80014ba:	7bfb      	ldrb	r3, [r7, #15]
 80014bc:	2b09      	cmp	r3, #9
 80014be:	d9f6      	bls.n	80014ae <power_on+0x16>

	SELECT();
 80014c0:	f7ff ff7a 	bl	80013b8 <SELECT>

	cmd_arg[0] = (CMD0 | 0x40);
 80014c4:	2340      	movs	r3, #64	; 0x40
 80014c6:	703b      	strb	r3, [r7, #0]
	cmd_arg[1] = 0;
 80014c8:	2300      	movs	r3, #0
 80014ca:	707b      	strb	r3, [r7, #1]
	cmd_arg[2] = 0;
 80014cc:	2300      	movs	r3, #0
 80014ce:	70bb      	strb	r3, [r7, #2]
	cmd_arg[3] = 0;
 80014d0:	2300      	movs	r3, #0
 80014d2:	70fb      	strb	r3, [r7, #3]
	cmd_arg[4] = 0;
 80014d4:	2300      	movs	r3, #0
 80014d6:	713b      	strb	r3, [r7, #4]
	cmd_arg[5] = 0x95;
 80014d8:	2395      	movs	r3, #149	; 0x95
 80014da:	717b      	strb	r3, [r7, #5]

	for (i = 0; i < 6; i++)
 80014dc:	2300      	movs	r3, #0
 80014de:	73fb      	strb	r3, [r7, #15]
 80014e0:	e00b      	b.n	80014fa <power_on+0x62>
		xmit_spi(cmd_arg[i]);
 80014e2:	7bfb      	ldrb	r3, [r7, #15]
 80014e4:	f107 0210 	add.w	r2, r7, #16
 80014e8:	4413      	add	r3, r2
 80014ea:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80014ee:	4618      	mov	r0, r3
 80014f0:	f7ff ff70 	bl	80013d4 <xmit_spi>
	for (i = 0; i < 6; i++)
 80014f4:	7bfb      	ldrb	r3, [r7, #15]
 80014f6:	3301      	adds	r3, #1
 80014f8:	73fb      	strb	r3, [r7, #15]
 80014fa:	7bfb      	ldrb	r3, [r7, #15]
 80014fc:	2b05      	cmp	r3, #5
 80014fe:	d9f0      	bls.n	80014e2 <power_on+0x4a>

	while ((rcvr_spi() != 0x01) && Count)
 8001500:	e002      	b.n	8001508 <power_on+0x70>
		Count--;
 8001502:	68bb      	ldr	r3, [r7, #8]
 8001504:	3b01      	subs	r3, #1
 8001506:	60bb      	str	r3, [r7, #8]
	while ((rcvr_spi() != 0x01) && Count)
 8001508:	f7ff ff7e 	bl	8001408 <rcvr_spi>
 800150c:	4603      	mov	r3, r0
 800150e:	2b01      	cmp	r3, #1
 8001510:	d002      	beq.n	8001518 <power_on+0x80>
 8001512:	68bb      	ldr	r3, [r7, #8]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d1f4      	bne.n	8001502 <power_on+0x6a>

	DESELECT();
 8001518:	f7ff ff55 	bl	80013c6 <DESELECT>
	xmit_spi(0XFF);
 800151c:	20ff      	movs	r0, #255	; 0xff
 800151e:	f7ff ff59 	bl	80013d4 <xmit_spi>

	PowerFlag = 1;
 8001522:	4b03      	ldr	r3, [pc, #12]	; (8001530 <power_on+0x98>)
 8001524:	2201      	movs	r2, #1
 8001526:	701a      	strb	r2, [r3, #0]
}
 8001528:	bf00      	nop
 800152a:	3710      	adds	r7, #16
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	20000237 	.word	0x20000237

08001534 <power_off>:

static
void power_off(void) {
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 8001538:	4b03      	ldr	r3, [pc, #12]	; (8001548 <power_off+0x14>)
 800153a:	2200      	movs	r2, #0
 800153c:	701a      	strb	r2, [r3, #0]
}
 800153e:	bf00      	nop
 8001540:	46bd      	mov	sp, r7
 8001542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001546:	4770      	bx	lr
 8001548:	20000237 	.word	0x20000237

0800154c <chk_power>:

static
int chk_power(void) /* Socket power state: 0=off, 1=on */
{
 800154c:	b480      	push	{r7}
 800154e:	af00      	add	r7, sp, #0
	return PowerFlag;
 8001550:	4b03      	ldr	r3, [pc, #12]	; (8001560 <chk_power+0x14>)
 8001552:	781b      	ldrb	r3, [r3, #0]
}
 8001554:	4618      	mov	r0, r3
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr
 800155e:	bf00      	nop
 8001560:	20000237 	.word	0x20000237

08001564 <rcvr_datablock>:
/* Receive a data packet from MMC                                        */
/*-----------------------------------------------------------------------*/

static bool rcvr_datablock(BYTE *buff, /* Data buffer to store received data */
UINT btr /* Byte count (must be even number) */
) {
 8001564:	b580      	push	{r7, lr}
 8001566:	b084      	sub	sp, #16
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
 800156c:	6039      	str	r1, [r7, #0]
	BYTE token;

	Timer1 = 10;
 800156e:	4b17      	ldr	r3, [pc, #92]	; (80015cc <rcvr_datablock+0x68>)
 8001570:	220a      	movs	r2, #10
 8001572:	701a      	strb	r2, [r3, #0]
	do { /* Wait for data packet in timeout of 100ms */
		token = rcvr_spi();
 8001574:	f7ff ff48 	bl	8001408 <rcvr_spi>
 8001578:	4603      	mov	r3, r0
 800157a:	73fb      	strb	r3, [r7, #15]
	} while ((token == 0xFF) && Timer1);
 800157c:	7bfb      	ldrb	r3, [r7, #15]
 800157e:	2bff      	cmp	r3, #255	; 0xff
 8001580:	d104      	bne.n	800158c <rcvr_datablock+0x28>
 8001582:	4b12      	ldr	r3, [pc, #72]	; (80015cc <rcvr_datablock+0x68>)
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	b2db      	uxtb	r3, r3
 8001588:	2b00      	cmp	r3, #0
 800158a:	d1f3      	bne.n	8001574 <rcvr_datablock+0x10>
	if (token != 0xFE)
 800158c:	7bfb      	ldrb	r3, [r7, #15]
 800158e:	2bfe      	cmp	r3, #254	; 0xfe
 8001590:	d001      	beq.n	8001596 <rcvr_datablock+0x32>
		return FALSE; /* If not valid data token, retutn with error */
 8001592:	2300      	movs	r3, #0
 8001594:	e016      	b.n	80015c4 <rcvr_datablock+0x60>

	do { /* Receive the data block into buffer */
		rcvr_spi_m(buff++);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	1c5a      	adds	r2, r3, #1
 800159a:	607a      	str	r2, [r7, #4]
 800159c:	4618      	mov	r0, r3
 800159e:	f7ff ff51 	bl	8001444 <rcvr_spi_m>
		rcvr_spi_m(buff++);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	1c5a      	adds	r2, r3, #1
 80015a6:	607a      	str	r2, [r7, #4]
 80015a8:	4618      	mov	r0, r3
 80015aa:	f7ff ff4b 	bl	8001444 <rcvr_spi_m>
	} while (btr -= 2);
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	3b02      	subs	r3, #2
 80015b2:	603b      	str	r3, [r7, #0]
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d1ed      	bne.n	8001596 <rcvr_datablock+0x32>
	rcvr_spi(); /* Discard CRC */
 80015ba:	f7ff ff25 	bl	8001408 <rcvr_spi>
	rcvr_spi();
 80015be:	f7ff ff23 	bl	8001408 <rcvr_spi>

	return TRUE; /* Return with success */
 80015c2:	2301      	movs	r3, #1
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3710      	adds	r7, #16
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	20000234 	.word	0x20000234

080015d0 <xmit_datablock>:
/*-----------------------------------------------------------------------*/

#if _READONLY == 0
static bool xmit_datablock(const BYTE *buff, /* 512 byte data block to be transmitted */
BYTE token /* Data/Stop token */
) {
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b084      	sub	sp, #16
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
 80015d8:	460b      	mov	r3, r1
 80015da:	70fb      	strb	r3, [r7, #3]
	BYTE resp, wc;
	uint32_t i = 0;
 80015dc:	2300      	movs	r3, #0
 80015de:	60bb      	str	r3, [r7, #8]

	if (wait_ready() != 0xFF)
 80015e0:	f7ff ff3e 	bl	8001460 <wait_ready>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2bff      	cmp	r3, #255	; 0xff
 80015e8:	d001      	beq.n	80015ee <xmit_datablock+0x1e>
		return FALSE;
 80015ea:	2300      	movs	r3, #0
 80015ec:	e040      	b.n	8001670 <xmit_datablock+0xa0>

	xmit_spi(token); /* Xmit data token */
 80015ee:	78fb      	ldrb	r3, [r7, #3]
 80015f0:	4618      	mov	r0, r3
 80015f2:	f7ff feef 	bl	80013d4 <xmit_spi>
	if (token != 0xFD) { /* Is data token */
 80015f6:	78fb      	ldrb	r3, [r7, #3]
 80015f8:	2bfd      	cmp	r3, #253	; 0xfd
 80015fa:	d031      	beq.n	8001660 <xmit_datablock+0x90>
		wc = 0;
 80015fc:	2300      	movs	r3, #0
 80015fe:	73bb      	strb	r3, [r7, #14]
		do { /* Xmit the 512 byte data block to MMC */
			xmit_spi(*buff++);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	1c5a      	adds	r2, r3, #1
 8001604:	607a      	str	r2, [r7, #4]
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	4618      	mov	r0, r3
 800160a:	f7ff fee3 	bl	80013d4 <xmit_spi>
			xmit_spi(*buff++);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	1c5a      	adds	r2, r3, #1
 8001612:	607a      	str	r2, [r7, #4]
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	4618      	mov	r0, r3
 8001618:	f7ff fedc 	bl	80013d4 <xmit_spi>
		} while (--wc);
 800161c:	7bbb      	ldrb	r3, [r7, #14]
 800161e:	3b01      	subs	r3, #1
 8001620:	73bb      	strb	r3, [r7, #14]
 8001622:	7bbb      	ldrb	r3, [r7, #14]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d1eb      	bne.n	8001600 <xmit_datablock+0x30>

		rcvr_spi();
 8001628:	f7ff feee 	bl	8001408 <rcvr_spi>
		rcvr_spi();
 800162c:	f7ff feec 	bl	8001408 <rcvr_spi>

		while (i <= 64) {
 8001630:	e00b      	b.n	800164a <xmit_datablock+0x7a>
			resp = rcvr_spi(); /* Reveive data response */
 8001632:	f7ff fee9 	bl	8001408 <rcvr_spi>
 8001636:	4603      	mov	r3, r0
 8001638:	73fb      	strb	r3, [r7, #15]
			if ((resp & 0x1F) == 0x05) /* If not accepted, return with error */
 800163a:	7bfb      	ldrb	r3, [r7, #15]
 800163c:	f003 031f 	and.w	r3, r3, #31
 8001640:	2b05      	cmp	r3, #5
 8001642:	d006      	beq.n	8001652 <xmit_datablock+0x82>
				break;
			i++;
 8001644:	68bb      	ldr	r3, [r7, #8]
 8001646:	3301      	adds	r3, #1
 8001648:	60bb      	str	r3, [r7, #8]
		while (i <= 64) {
 800164a:	68bb      	ldr	r3, [r7, #8]
 800164c:	2b40      	cmp	r3, #64	; 0x40
 800164e:	d9f0      	bls.n	8001632 <xmit_datablock+0x62>
 8001650:	e000      	b.n	8001654 <xmit_datablock+0x84>
				break;
 8001652:	bf00      	nop
		}
		while (rcvr_spi() == 0)
 8001654:	bf00      	nop
 8001656:	f7ff fed7 	bl	8001408 <rcvr_spi>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d0fa      	beq.n	8001656 <xmit_datablock+0x86>
			;
	}
	if ((resp & 0x1F) == 0x05)
 8001660:	7bfb      	ldrb	r3, [r7, #15]
 8001662:	f003 031f 	and.w	r3, r3, #31
 8001666:	2b05      	cmp	r3, #5
 8001668:	d101      	bne.n	800166e <xmit_datablock+0x9e>
		return TRUE;
 800166a:	2301      	movs	r3, #1
 800166c:	e000      	b.n	8001670 <xmit_datablock+0xa0>
	else
		return FALSE;
 800166e:	2300      	movs	r3, #0
}
 8001670:	4618      	mov	r0, r3
 8001672:	3710      	adds	r7, #16
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}

08001678 <send_cmd>:
/* Send a command packet to MMC                                          */
/*-----------------------------------------------------------------------*/

static BYTE send_cmd(BYTE cmd, /* Command byte */
DWORD arg /* Argument */
) {
 8001678:	b580      	push	{r7, lr}
 800167a:	b084      	sub	sp, #16
 800167c:	af00      	add	r7, sp, #0
 800167e:	4603      	mov	r3, r0
 8001680:	6039      	str	r1, [r7, #0]
 8001682:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;

	if (wait_ready() != 0xFF)
 8001684:	f7ff feec 	bl	8001460 <wait_ready>
 8001688:	4603      	mov	r3, r0
 800168a:	2bff      	cmp	r3, #255	; 0xff
 800168c:	d001      	beq.n	8001692 <send_cmd+0x1a>
		return 0xFF;
 800168e:	23ff      	movs	r3, #255	; 0xff
 8001690:	e040      	b.n	8001714 <send_cmd+0x9c>

	/* Send command packet */
	xmit_spi(cmd); /* Command */
 8001692:	79fb      	ldrb	r3, [r7, #7]
 8001694:	4618      	mov	r0, r3
 8001696:	f7ff fe9d 	bl	80013d4 <xmit_spi>
	xmit_spi((BYTE) (arg >> 24)); /* Argument[31..24] */
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	0e1b      	lsrs	r3, r3, #24
 800169e:	b2db      	uxtb	r3, r3
 80016a0:	4618      	mov	r0, r3
 80016a2:	f7ff fe97 	bl	80013d4 <xmit_spi>
	xmit_spi((BYTE) (arg >> 16)); /* Argument[23..16] */
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	0c1b      	lsrs	r3, r3, #16
 80016aa:	b2db      	uxtb	r3, r3
 80016ac:	4618      	mov	r0, r3
 80016ae:	f7ff fe91 	bl	80013d4 <xmit_spi>
	xmit_spi((BYTE) (arg >> 8)); /* Argument[15..8] */
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	0a1b      	lsrs	r3, r3, #8
 80016b6:	b2db      	uxtb	r3, r3
 80016b8:	4618      	mov	r0, r3
 80016ba:	f7ff fe8b 	bl	80013d4 <xmit_spi>
	xmit_spi((BYTE) arg); /* Argument[7..0] */
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	b2db      	uxtb	r3, r3
 80016c2:	4618      	mov	r0, r3
 80016c4:	f7ff fe86 	bl	80013d4 <xmit_spi>
	n = 0;
 80016c8:	2300      	movs	r3, #0
 80016ca:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0)
 80016cc:	79fb      	ldrb	r3, [r7, #7]
 80016ce:	2b40      	cmp	r3, #64	; 0x40
 80016d0:	d101      	bne.n	80016d6 <send_cmd+0x5e>
		n = 0x95; /* CRC for CMD0(0) */
 80016d2:	2395      	movs	r3, #149	; 0x95
 80016d4:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8)
 80016d6:	79fb      	ldrb	r3, [r7, #7]
 80016d8:	2b48      	cmp	r3, #72	; 0x48
 80016da:	d101      	bne.n	80016e0 <send_cmd+0x68>
		n = 0x87; /* CRC for CMD8(0x1AA) */
 80016dc:	2387      	movs	r3, #135	; 0x87
 80016de:	73fb      	strb	r3, [r7, #15]
	xmit_spi(n);
 80016e0:	7bfb      	ldrb	r3, [r7, #15]
 80016e2:	4618      	mov	r0, r3
 80016e4:	f7ff fe76 	bl	80013d4 <xmit_spi>

	/* Receive command response */
	if (cmd == CMD12)
 80016e8:	79fb      	ldrb	r3, [r7, #7]
 80016ea:	2b4c      	cmp	r3, #76	; 0x4c
 80016ec:	d101      	bne.n	80016f2 <send_cmd+0x7a>
		rcvr_spi(); /* Skip a stuff byte when stop reading */
 80016ee:	f7ff fe8b 	bl	8001408 <rcvr_spi>
	n = 10; /* Wait for a valid response in timeout of 10 attempts */
 80016f2:	230a      	movs	r3, #10
 80016f4:	73fb      	strb	r3, [r7, #15]
	do
		res = rcvr_spi();
 80016f6:	f7ff fe87 	bl	8001408 <rcvr_spi>
 80016fa:	4603      	mov	r3, r0
 80016fc:	73bb      	strb	r3, [r7, #14]
	while ((res & 0x80) && --n);
 80016fe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001702:	2b00      	cmp	r3, #0
 8001704:	da05      	bge.n	8001712 <send_cmd+0x9a>
 8001706:	7bfb      	ldrb	r3, [r7, #15]
 8001708:	3b01      	subs	r3, #1
 800170a:	73fb      	strb	r3, [r7, #15]
 800170c:	7bfb      	ldrb	r3, [r7, #15]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d1f1      	bne.n	80016f6 <send_cmd+0x7e>

	return res; /* Return with the response value */
 8001712:	7bbb      	ldrb	r3, [r7, #14]
}
 8001714:	4618      	mov	r0, r3
 8001716:	3710      	adds	r7, #16
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}

0800171c <disk_initialize>:
/*-----------------------------------------------------------------------*/
/* Initialize Disk Drive                                                 */
/*-----------------------------------------------------------------------*/

DSTATUS disk_initialize(BYTE drv /* Physical drive nmuber (0) */
) {
 800171c:	b590      	push	{r4, r7, lr}
 800171e:	b085      	sub	sp, #20
 8001720:	af00      	add	r7, sp, #0
 8001722:	4603      	mov	r3, r0
 8001724:	71fb      	strb	r3, [r7, #7]
	BYTE n, ty, ocr[4];

	if (drv)
 8001726:	79fb      	ldrb	r3, [r7, #7]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d001      	beq.n	8001730 <disk_initialize+0x14>
		return STA_NOINIT; /* Supports only single drive */
 800172c:	2301      	movs	r3, #1
 800172e:	e0d5      	b.n	80018dc <disk_initialize+0x1c0>
	if (Stat & STA_NODISK)
 8001730:	4b6c      	ldr	r3, [pc, #432]	; (80018e4 <disk_initialize+0x1c8>)
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	b2db      	uxtb	r3, r3
 8001736:	f003 0302 	and.w	r3, r3, #2
 800173a:	2b00      	cmp	r3, #0
 800173c:	d003      	beq.n	8001746 <disk_initialize+0x2a>
		return Stat; /* No card in the socket */
 800173e:	4b69      	ldr	r3, [pc, #420]	; (80018e4 <disk_initialize+0x1c8>)
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	b2db      	uxtb	r3, r3
 8001744:	e0ca      	b.n	80018dc <disk_initialize+0x1c0>

	power_on(); /* Force socket power on */
 8001746:	f7ff fea7 	bl	8001498 <power_on>
	//send_initial_clock_train();

	SELECT(); /* CS = L */
 800174a:	f7ff fe35 	bl	80013b8 <SELECT>
	ty = 0;
 800174e:	2300      	movs	r3, #0
 8001750:	73bb      	strb	r3, [r7, #14]
	if (send_cmd(CMD0, 0) == 1) { /* Enter Idle state */
 8001752:	2100      	movs	r1, #0
 8001754:	2040      	movs	r0, #64	; 0x40
 8001756:	f7ff ff8f 	bl	8001678 <send_cmd>
 800175a:	4603      	mov	r3, r0
 800175c:	2b01      	cmp	r3, #1
 800175e:	f040 80a5 	bne.w	80018ac <disk_initialize+0x190>
		Timer1 = 100; /* Initialization timeout of 1000 msec */
 8001762:	4b61      	ldr	r3, [pc, #388]	; (80018e8 <disk_initialize+0x1cc>)
 8001764:	2264      	movs	r2, #100	; 0x64
 8001766:	701a      	strb	r2, [r3, #0]
		if (send_cmd(CMD8, 0x1AA) == 1) { /* SDC Ver2+ */
 8001768:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800176c:	2048      	movs	r0, #72	; 0x48
 800176e:	f7ff ff83 	bl	8001678 <send_cmd>
 8001772:	4603      	mov	r3, r0
 8001774:	2b01      	cmp	r3, #1
 8001776:	d158      	bne.n	800182a <disk_initialize+0x10e>
			for (n = 0; n < 4; n++)
 8001778:	2300      	movs	r3, #0
 800177a:	73fb      	strb	r3, [r7, #15]
 800177c:	e00c      	b.n	8001798 <disk_initialize+0x7c>
				ocr[n] = rcvr_spi();
 800177e:	7bfc      	ldrb	r4, [r7, #15]
 8001780:	f7ff fe42 	bl	8001408 <rcvr_spi>
 8001784:	4603      	mov	r3, r0
 8001786:	461a      	mov	r2, r3
 8001788:	f107 0310 	add.w	r3, r7, #16
 800178c:	4423      	add	r3, r4
 800178e:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 8001792:	7bfb      	ldrb	r3, [r7, #15]
 8001794:	3301      	adds	r3, #1
 8001796:	73fb      	strb	r3, [r7, #15]
 8001798:	7bfb      	ldrb	r3, [r7, #15]
 800179a:	2b03      	cmp	r3, #3
 800179c:	d9ef      	bls.n	800177e <disk_initialize+0x62>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) { /* The card can work at vdd range of 2.7-3.6V */
 800179e:	7abb      	ldrb	r3, [r7, #10]
 80017a0:	2b01      	cmp	r3, #1
 80017a2:	f040 8083 	bne.w	80018ac <disk_initialize+0x190>
 80017a6:	7afb      	ldrb	r3, [r7, #11]
 80017a8:	2baa      	cmp	r3, #170	; 0xaa
 80017aa:	d17f      	bne.n	80018ac <disk_initialize+0x190>
				do {
					if (send_cmd(CMD55, 0) <= 1
 80017ac:	2100      	movs	r1, #0
 80017ae:	2077      	movs	r0, #119	; 0x77
 80017b0:	f7ff ff62 	bl	8001678 <send_cmd>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b01      	cmp	r3, #1
 80017b8:	d807      	bhi.n	80017ca <disk_initialize+0xae>
							&& send_cmd(CMD41, 1UL << 30) == 0)
 80017ba:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80017be:	2069      	movs	r0, #105	; 0x69
 80017c0:	f7ff ff5a 	bl	8001678 <send_cmd>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d005      	beq.n	80017d6 <disk_initialize+0xba>
						break; /* ACMD41 with HCS bit */
				} while (Timer1);
 80017ca:	4b47      	ldr	r3, [pc, #284]	; (80018e8 <disk_initialize+0x1cc>)
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	b2db      	uxtb	r3, r3
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d1eb      	bne.n	80017ac <disk_initialize+0x90>
 80017d4:	e000      	b.n	80017d8 <disk_initialize+0xbc>
						break; /* ACMD41 with HCS bit */
 80017d6:	bf00      	nop
				if (Timer1 && send_cmd(CMD58, 0) == 0) { /* Check CCS bit */
 80017d8:	4b43      	ldr	r3, [pc, #268]	; (80018e8 <disk_initialize+0x1cc>)
 80017da:	781b      	ldrb	r3, [r3, #0]
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d064      	beq.n	80018ac <disk_initialize+0x190>
 80017e2:	2100      	movs	r1, #0
 80017e4:	207a      	movs	r0, #122	; 0x7a
 80017e6:	f7ff ff47 	bl	8001678 <send_cmd>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d15d      	bne.n	80018ac <disk_initialize+0x190>
					for (n = 0; n < 4; n++)
 80017f0:	2300      	movs	r3, #0
 80017f2:	73fb      	strb	r3, [r7, #15]
 80017f4:	e00c      	b.n	8001810 <disk_initialize+0xf4>
						ocr[n] = rcvr_spi();
 80017f6:	7bfc      	ldrb	r4, [r7, #15]
 80017f8:	f7ff fe06 	bl	8001408 <rcvr_spi>
 80017fc:	4603      	mov	r3, r0
 80017fe:	461a      	mov	r2, r3
 8001800:	f107 0310 	add.w	r3, r7, #16
 8001804:	4423      	add	r3, r4
 8001806:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 800180a:	7bfb      	ldrb	r3, [r7, #15]
 800180c:	3301      	adds	r3, #1
 800180e:	73fb      	strb	r3, [r7, #15]
 8001810:	7bfb      	ldrb	r3, [r7, #15]
 8001812:	2b03      	cmp	r3, #3
 8001814:	d9ef      	bls.n	80017f6 <disk_initialize+0xda>
					ty = (ocr[0] & 0x40) ? 6 : 2;
 8001816:	7a3b      	ldrb	r3, [r7, #8]
 8001818:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <disk_initialize+0x108>
 8001820:	2306      	movs	r3, #6
 8001822:	e000      	b.n	8001826 <disk_initialize+0x10a>
 8001824:	2302      	movs	r3, #2
 8001826:	73bb      	strb	r3, [r7, #14]
 8001828:	e040      	b.n	80018ac <disk_initialize+0x190>
				}
			}
		} else { /* SDC Ver1 or MMC */
			ty = (send_cmd(CMD55, 0) <= 1 && send_cmd(CMD41, 0) <= 1) ? 2 : 1; /* SDC : MMC */
 800182a:	2100      	movs	r1, #0
 800182c:	2077      	movs	r0, #119	; 0x77
 800182e:	f7ff ff23 	bl	8001678 <send_cmd>
 8001832:	4603      	mov	r3, r0
 8001834:	2b01      	cmp	r3, #1
 8001836:	d808      	bhi.n	800184a <disk_initialize+0x12e>
 8001838:	2100      	movs	r1, #0
 800183a:	2069      	movs	r0, #105	; 0x69
 800183c:	f7ff ff1c 	bl	8001678 <send_cmd>
 8001840:	4603      	mov	r3, r0
 8001842:	2b01      	cmp	r3, #1
 8001844:	d801      	bhi.n	800184a <disk_initialize+0x12e>
 8001846:	2302      	movs	r3, #2
 8001848:	e000      	b.n	800184c <disk_initialize+0x130>
 800184a:	2301      	movs	r3, #1
 800184c:	73bb      	strb	r3, [r7, #14]
			do {
				if (ty == 2) {
 800184e:	7bbb      	ldrb	r3, [r7, #14]
 8001850:	2b02      	cmp	r3, #2
 8001852:	d10e      	bne.n	8001872 <disk_initialize+0x156>
					if (send_cmd(CMD55, 0) <= 1 && send_cmd(CMD41, 0) == 0)
 8001854:	2100      	movs	r1, #0
 8001856:	2077      	movs	r0, #119	; 0x77
 8001858:	f7ff ff0e 	bl	8001678 <send_cmd>
 800185c:	4603      	mov	r3, r0
 800185e:	2b01      	cmp	r3, #1
 8001860:	d80e      	bhi.n	8001880 <disk_initialize+0x164>
 8001862:	2100      	movs	r1, #0
 8001864:	2069      	movs	r0, #105	; 0x69
 8001866:	f7ff ff07 	bl	8001678 <send_cmd>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d107      	bne.n	8001880 <disk_initialize+0x164>
						break; /* ACMD41 */
 8001870:	e00d      	b.n	800188e <disk_initialize+0x172>
				} else {
					if (send_cmd(CMD1, 0) == 0)
 8001872:	2100      	movs	r1, #0
 8001874:	2041      	movs	r0, #65	; 0x41
 8001876:	f7ff feff 	bl	8001678 <send_cmd>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d005      	beq.n	800188c <disk_initialize+0x170>
						break; /* CMD1 */
				}
			} while (Timer1);
 8001880:	4b19      	ldr	r3, [pc, #100]	; (80018e8 <disk_initialize+0x1cc>)
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	b2db      	uxtb	r3, r3
 8001886:	2b00      	cmp	r3, #0
 8001888:	d1e1      	bne.n	800184e <disk_initialize+0x132>
 800188a:	e000      	b.n	800188e <disk_initialize+0x172>
						break; /* CMD1 */
 800188c:	bf00      	nop
			if (!Timer1 || send_cmd(CMD16, 512) != 0) /* Select R/W block length */
 800188e:	4b16      	ldr	r3, [pc, #88]	; (80018e8 <disk_initialize+0x1cc>)
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	b2db      	uxtb	r3, r3
 8001894:	2b00      	cmp	r3, #0
 8001896:	d007      	beq.n	80018a8 <disk_initialize+0x18c>
 8001898:	f44f 7100 	mov.w	r1, #512	; 0x200
 800189c:	2050      	movs	r0, #80	; 0x50
 800189e:	f7ff feeb 	bl	8001678 <send_cmd>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d001      	beq.n	80018ac <disk_initialize+0x190>
				ty = 0;
 80018a8:	2300      	movs	r3, #0
 80018aa:	73bb      	strb	r3, [r7, #14]
		}
	}
	CardType = ty;
 80018ac:	4a0f      	ldr	r2, [pc, #60]	; (80018ec <disk_initialize+0x1d0>)
 80018ae:	7bbb      	ldrb	r3, [r7, #14]
 80018b0:	7013      	strb	r3, [r2, #0]
	DESELECT(); /* CS = H */
 80018b2:	f7ff fd88 	bl	80013c6 <DESELECT>
	rcvr_spi(); /* Idle (Release DO) */
 80018b6:	f7ff fda7 	bl	8001408 <rcvr_spi>

	if (ty) /* Initialization succeded */
 80018ba:	7bbb      	ldrb	r3, [r7, #14]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d008      	beq.n	80018d2 <disk_initialize+0x1b6>
		Stat &= ~STA_NOINIT; /* Clear STA_NOINIT */
 80018c0:	4b08      	ldr	r3, [pc, #32]	; (80018e4 <disk_initialize+0x1c8>)
 80018c2:	781b      	ldrb	r3, [r3, #0]
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	f023 0301 	bic.w	r3, r3, #1
 80018ca:	b2da      	uxtb	r2, r3
 80018cc:	4b05      	ldr	r3, [pc, #20]	; (80018e4 <disk_initialize+0x1c8>)
 80018ce:	701a      	strb	r2, [r3, #0]
 80018d0:	e001      	b.n	80018d6 <disk_initialize+0x1ba>
	else
		/* Initialization failed */
		power_off();
 80018d2:	f7ff fe2f 	bl	8001534 <power_off>

	return Stat;
 80018d6:	4b03      	ldr	r3, [pc, #12]	; (80018e4 <disk_initialize+0x1c8>)
 80018d8:	781b      	ldrb	r3, [r3, #0]
 80018da:	b2db      	uxtb	r3, r3
}
 80018dc:	4618      	mov	r0, r3
 80018de:	3714      	adds	r7, #20
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd90      	pop	{r4, r7, pc}
 80018e4:	20000002 	.word	0x20000002
 80018e8:	20000234 	.word	0x20000234
 80018ec:	20000236 	.word	0x20000236

080018f0 <disk_status>:
/*-----------------------------------------------------------------------*/
/* Get Disk Status                                                       */
/*-----------------------------------------------------------------------*/

DSTATUS disk_status(BYTE drv /* Physical drive nmuber (0) */
) {
 80018f0:	b480      	push	{r7}
 80018f2:	b083      	sub	sp, #12
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	4603      	mov	r3, r0
 80018f8:	71fb      	strb	r3, [r7, #7]
	if (drv)
 80018fa:	79fb      	ldrb	r3, [r7, #7]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d001      	beq.n	8001904 <disk_status+0x14>
		return STA_NOINIT; /* Supports only single drive */
 8001900:	2301      	movs	r3, #1
 8001902:	e002      	b.n	800190a <disk_status+0x1a>
	return Stat;
 8001904:	4b04      	ldr	r3, [pc, #16]	; (8001918 <disk_status+0x28>)
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	b2db      	uxtb	r3, r3
}
 800190a:	4618      	mov	r0, r3
 800190c:	370c      	adds	r7, #12
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop
 8001918:	20000002 	.word	0x20000002

0800191c <disk_read>:

/*-----------------------------------------------------------------------*/
/* Read Sector(s)                                                        */
/*-----------------------------------------------------------------------*/

DRESULT disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) {
 800191c:	b580      	push	{r7, lr}
 800191e:	b084      	sub	sp, #16
 8001920:	af00      	add	r7, sp, #0
 8001922:	60b9      	str	r1, [r7, #8]
 8001924:	607a      	str	r2, [r7, #4]
 8001926:	603b      	str	r3, [r7, #0]
 8001928:	4603      	mov	r3, r0
 800192a:	73fb      	strb	r3, [r7, #15]
	if (pdrv || !count)
 800192c:	7bfb      	ldrb	r3, [r7, #15]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d102      	bne.n	8001938 <disk_read+0x1c>
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d101      	bne.n	800193c <disk_read+0x20>
		return RES_PARERR;
 8001938:	2304      	movs	r3, #4
 800193a:	e051      	b.n	80019e0 <disk_read+0xc4>
	if (Stat & STA_NOINIT)
 800193c:	4b2a      	ldr	r3, [pc, #168]	; (80019e8 <disk_read+0xcc>)
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	b2db      	uxtb	r3, r3
 8001942:	f003 0301 	and.w	r3, r3, #1
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <disk_read+0x32>
		return RES_NOTRDY;
 800194a:	2303      	movs	r3, #3
 800194c:	e048      	b.n	80019e0 <disk_read+0xc4>

	if (!(CardType & 4))
 800194e:	4b27      	ldr	r3, [pc, #156]	; (80019ec <disk_read+0xd0>)
 8001950:	781b      	ldrb	r3, [r3, #0]
 8001952:	f003 0304 	and.w	r3, r3, #4
 8001956:	2b00      	cmp	r3, #0
 8001958:	d102      	bne.n	8001960 <disk_read+0x44>
		sector *= 512; /* Convert to byte address if needed */
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	025b      	lsls	r3, r3, #9
 800195e:	607b      	str	r3, [r7, #4]

	SELECT(); /* CS = L */
 8001960:	f7ff fd2a 	bl	80013b8 <SELECT>

	if (count == 1) { /* Single block read */
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	2b01      	cmp	r3, #1
 8001968:	d111      	bne.n	800198e <disk_read+0x72>
		if ((send_cmd(CMD17, sector) == 0) /* READ_SINGLE_BLOCK */
 800196a:	6879      	ldr	r1, [r7, #4]
 800196c:	2051      	movs	r0, #81	; 0x51
 800196e:	f7ff fe83 	bl	8001678 <send_cmd>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d129      	bne.n	80019cc <disk_read+0xb0>
		&& rcvr_datablock(buff, 512))
 8001978:	f44f 7100 	mov.w	r1, #512	; 0x200
 800197c:	68b8      	ldr	r0, [r7, #8]
 800197e:	f7ff fdf1 	bl	8001564 <rcvr_datablock>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d021      	beq.n	80019cc <disk_read+0xb0>
			count = 0;
 8001988:	2300      	movs	r3, #0
 800198a:	603b      	str	r3, [r7, #0]
 800198c:	e01e      	b.n	80019cc <disk_read+0xb0>
	} else { /* Multiple block read */
		if (send_cmd(CMD18, sector) == 0) { /* READ_MULTIPLE_BLOCK */
 800198e:	6879      	ldr	r1, [r7, #4]
 8001990:	2052      	movs	r0, #82	; 0x52
 8001992:	f7ff fe71 	bl	8001678 <send_cmd>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d117      	bne.n	80019cc <disk_read+0xb0>
			do {
				if (!rcvr_datablock(buff, 512))
 800199c:	f44f 7100 	mov.w	r1, #512	; 0x200
 80019a0:	68b8      	ldr	r0, [r7, #8]
 80019a2:	f7ff fddf 	bl	8001564 <rcvr_datablock>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d00a      	beq.n	80019c2 <disk_read+0xa6>
					break;
				buff += 512;
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80019b2:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	3b01      	subs	r3, #1
 80019b8:	603b      	str	r3, [r7, #0]
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d1ed      	bne.n	800199c <disk_read+0x80>
 80019c0:	e000      	b.n	80019c4 <disk_read+0xa8>
					break;
 80019c2:	bf00      	nop
			send_cmd(CMD12, 0); /* STOP_TRANSMISSION */
 80019c4:	2100      	movs	r1, #0
 80019c6:	204c      	movs	r0, #76	; 0x4c
 80019c8:	f7ff fe56 	bl	8001678 <send_cmd>
		}
	}

	DESELECT(); /* CS = H */
 80019cc:	f7ff fcfb 	bl	80013c6 <DESELECT>
	rcvr_spi(); /* Idle (Release DO) */
 80019d0:	f7ff fd1a 	bl	8001408 <rcvr_spi>

	return count ? RES_ERROR : RES_OK;
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	bf14      	ite	ne
 80019da:	2301      	movne	r3, #1
 80019dc:	2300      	moveq	r3, #0
 80019de:	b2db      	uxtb	r3, r3
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	3710      	adds	r7, #16
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	20000002 	.word	0x20000002
 80019ec:	20000236 	.word	0x20000236

080019f0 <disk_write>:
/*-----------------------------------------------------------------------*/
/* Write Sector(s)                                                       */
/*-----------------------------------------------------------------------*/

#if _READONLY == 0
DRESULT disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) {
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b084      	sub	sp, #16
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	60b9      	str	r1, [r7, #8]
 80019f8:	607a      	str	r2, [r7, #4]
 80019fa:	603b      	str	r3, [r7, #0]
 80019fc:	4603      	mov	r3, r0
 80019fe:	73fb      	strb	r3, [r7, #15]
	if (pdrv || !count)
 8001a00:	7bfb      	ldrb	r3, [r7, #15]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d102      	bne.n	8001a0c <disk_write+0x1c>
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d101      	bne.n	8001a10 <disk_write+0x20>
		return RES_PARERR;
 8001a0c:	2304      	movs	r3, #4
 8001a0e:	e06b      	b.n	8001ae8 <disk_write+0xf8>
	if (Stat & STA_NOINIT)
 8001a10:	4b37      	ldr	r3, [pc, #220]	; (8001af0 <disk_write+0x100>)
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	b2db      	uxtb	r3, r3
 8001a16:	f003 0301 	and.w	r3, r3, #1
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d001      	beq.n	8001a22 <disk_write+0x32>
		return RES_NOTRDY;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	e062      	b.n	8001ae8 <disk_write+0xf8>
	if (Stat & STA_PROTECT)
 8001a22:	4b33      	ldr	r3, [pc, #204]	; (8001af0 <disk_write+0x100>)
 8001a24:	781b      	ldrb	r3, [r3, #0]
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	f003 0304 	and.w	r3, r3, #4
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d001      	beq.n	8001a34 <disk_write+0x44>
		return RES_WRPRT;
 8001a30:	2302      	movs	r3, #2
 8001a32:	e059      	b.n	8001ae8 <disk_write+0xf8>

	if (!(CardType & 4))
 8001a34:	4b2f      	ldr	r3, [pc, #188]	; (8001af4 <disk_write+0x104>)
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	f003 0304 	and.w	r3, r3, #4
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d102      	bne.n	8001a46 <disk_write+0x56>
		sector *= 512; /* Convert to byte address if needed */
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	025b      	lsls	r3, r3, #9
 8001a44:	607b      	str	r3, [r7, #4]

	SELECT(); /* CS = L */
 8001a46:	f7ff fcb7 	bl	80013b8 <SELECT>

	if (count == 1) { /* Single block write */
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	2b01      	cmp	r3, #1
 8001a4e:	d110      	bne.n	8001a72 <disk_write+0x82>
		if ((send_cmd(CMD24, sector) == 0) /* WRITE_BLOCK */
 8001a50:	6879      	ldr	r1, [r7, #4]
 8001a52:	2058      	movs	r0, #88	; 0x58
 8001a54:	f7ff fe10 	bl	8001678 <send_cmd>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d13a      	bne.n	8001ad4 <disk_write+0xe4>
		&& xmit_datablock(buff, 0xFE))
 8001a5e:	21fe      	movs	r1, #254	; 0xfe
 8001a60:	68b8      	ldr	r0, [r7, #8]
 8001a62:	f7ff fdb5 	bl	80015d0 <xmit_datablock>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d033      	beq.n	8001ad4 <disk_write+0xe4>
			count = 0;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	603b      	str	r3, [r7, #0]
 8001a70:	e030      	b.n	8001ad4 <disk_write+0xe4>
	} else { /* Multiple block write */
		if (CardType & 2) {
 8001a72:	4b20      	ldr	r3, [pc, #128]	; (8001af4 <disk_write+0x104>)
 8001a74:	781b      	ldrb	r3, [r3, #0]
 8001a76:	f003 0302 	and.w	r3, r3, #2
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d007      	beq.n	8001a8e <disk_write+0x9e>
			send_cmd(CMD55, 0);
 8001a7e:	2100      	movs	r1, #0
 8001a80:	2077      	movs	r0, #119	; 0x77
 8001a82:	f7ff fdf9 	bl	8001678 <send_cmd>
			send_cmd(CMD23, count); /* ACMD23 */
 8001a86:	6839      	ldr	r1, [r7, #0]
 8001a88:	2057      	movs	r0, #87	; 0x57
 8001a8a:	f7ff fdf5 	bl	8001678 <send_cmd>
		}
		if (send_cmd(CMD25, sector) == 0) { /* WRITE_MULTIPLE_BLOCK */
 8001a8e:	6879      	ldr	r1, [r7, #4]
 8001a90:	2059      	movs	r0, #89	; 0x59
 8001a92:	f7ff fdf1 	bl	8001678 <send_cmd>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d11b      	bne.n	8001ad4 <disk_write+0xe4>
			do {
				if (!xmit_datablock(buff, 0xFC))
 8001a9c:	21fc      	movs	r1, #252	; 0xfc
 8001a9e:	68b8      	ldr	r0, [r7, #8]
 8001aa0:	f7ff fd96 	bl	80015d0 <xmit_datablock>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d00a      	beq.n	8001ac0 <disk_write+0xd0>
					break;
				buff += 512;
 8001aaa:	68bb      	ldr	r3, [r7, #8]
 8001aac:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001ab0:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	3b01      	subs	r3, #1
 8001ab6:	603b      	str	r3, [r7, #0]
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d1ee      	bne.n	8001a9c <disk_write+0xac>
 8001abe:	e000      	b.n	8001ac2 <disk_write+0xd2>
					break;
 8001ac0:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) /* STOP_TRAN token */
 8001ac2:	21fd      	movs	r1, #253	; 0xfd
 8001ac4:	2000      	movs	r0, #0
 8001ac6:	f7ff fd83 	bl	80015d0 <xmit_datablock>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d101      	bne.n	8001ad4 <disk_write+0xe4>
				count = 1;
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	603b      	str	r3, [r7, #0]
		}
	}

	DESELECT(); /* CS = H */
 8001ad4:	f7ff fc77 	bl	80013c6 <DESELECT>
	rcvr_spi(); /* Idle (Release DO) */
 8001ad8:	f7ff fc96 	bl	8001408 <rcvr_spi>

	return count ? RES_ERROR : RES_OK;
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	bf14      	ite	ne
 8001ae2:	2301      	movne	r3, #1
 8001ae4:	2300      	moveq	r3, #0
 8001ae6:	b2db      	uxtb	r3, r3
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	3710      	adds	r7, #16
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	20000002 	.word	0x20000002
 8001af4:	20000236 	.word	0x20000236

08001af8 <disk_ioctl>:
/*-----------------------------------------------------------------------*/

DRESULT disk_ioctl(BYTE drv, /* Physical drive nmuber (0) */
BYTE ctrl, /* Control code */
void *buff /* Buffer to send/receive control data */
) {
 8001af8:	b590      	push	{r4, r7, lr}
 8001afa:	b08b      	sub	sp, #44	; 0x2c
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	4603      	mov	r3, r0
 8001b00:	603a      	str	r2, [r7, #0]
 8001b02:	71fb      	strb	r3, [r7, #7]
 8001b04:	460b      	mov	r3, r1
 8001b06:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16], *ptr = buff;
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	623b      	str	r3, [r7, #32]
	WORD csize;

	if (drv)
 8001b0c:	79fb      	ldrb	r3, [r7, #7]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d001      	beq.n	8001b16 <disk_ioctl+0x1e>
		return RES_PARERR;
 8001b12:	2304      	movs	r3, #4
 8001b14:	e16a      	b.n	8001dec <disk_ioctl+0x2f4>

	res = RES_ERROR;
 8001b16:	2301      	movs	r3, #1
 8001b18:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (ctrl == CTRL_POWER_OFF) {
 8001b1c:	79bb      	ldrb	r3, [r7, #6]
 8001b1e:	2b07      	cmp	r3, #7
 8001b20:	d127      	bne.n	8001b72 <disk_ioctl+0x7a>
		switch (*ptr) {
 8001b22:	6a3b      	ldr	r3, [r7, #32]
 8001b24:	781b      	ldrb	r3, [r3, #0]
 8001b26:	2b01      	cmp	r3, #1
 8001b28:	d00e      	beq.n	8001b48 <disk_ioctl+0x50>
 8001b2a:	2b02      	cmp	r3, #2
 8001b2c:	d012      	beq.n	8001b54 <disk_ioctl+0x5c>
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d11b      	bne.n	8001b6a <disk_ioctl+0x72>
		case 0: /* Sub control code == 0 (POWER_OFF) */
			if (chk_power())
 8001b32:	f7ff fd0b 	bl	800154c <chk_power>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d001      	beq.n	8001b40 <disk_ioctl+0x48>
				power_off(); /* Power off */
 8001b3c:	f7ff fcfa 	bl	8001534 <power_off>
			res = RES_OK;
 8001b40:	2300      	movs	r3, #0
 8001b42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001b46:	e14f      	b.n	8001de8 <disk_ioctl+0x2f0>
		case 1: /* Sub control code == 1 (POWER_ON) */
			power_on(); /* Power on */
 8001b48:	f7ff fca6 	bl	8001498 <power_on>
			res = RES_OK;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001b52:	e149      	b.n	8001de8 <disk_ioctl+0x2f0>
		case 2: /* Sub control code == 2 (POWER_GET) */
			*(ptr + 1) = (BYTE) chk_power();
 8001b54:	f7ff fcfa 	bl	800154c <chk_power>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	6a3b      	ldr	r3, [r7, #32]
 8001b5c:	3301      	adds	r3, #1
 8001b5e:	b2d2      	uxtb	r2, r2
 8001b60:	701a      	strb	r2, [r3, #0]
			res = RES_OK;
 8001b62:	2300      	movs	r3, #0
 8001b64:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001b68:	e13e      	b.n	8001de8 <disk_ioctl+0x2f0>
		default:
			res = RES_PARERR;
 8001b6a:	2304      	movs	r3, #4
 8001b6c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001b70:	e13a      	b.n	8001de8 <disk_ioctl+0x2f0>
		}
	} else {
		if (Stat & STA_NOINIT)
 8001b72:	4ba0      	ldr	r3, [pc, #640]	; (8001df4 <disk_ioctl+0x2fc>)
 8001b74:	781b      	ldrb	r3, [r3, #0]
 8001b76:	b2db      	uxtb	r3, r3
 8001b78:	f003 0301 	and.w	r3, r3, #1
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d001      	beq.n	8001b84 <disk_ioctl+0x8c>
			return RES_NOTRDY;
 8001b80:	2303      	movs	r3, #3
 8001b82:	e133      	b.n	8001dec <disk_ioctl+0x2f4>

		SELECT(); /* CS = L */
 8001b84:	f7ff fc18 	bl	80013b8 <SELECT>

		switch (ctrl) {
 8001b88:	79bb      	ldrb	r3, [r7, #6]
 8001b8a:	2b35      	cmp	r3, #53	; 0x35
 8001b8c:	f200 811d 	bhi.w	8001dca <disk_ioctl+0x2d2>
 8001b90:	a201      	add	r2, pc, #4	; (adr r2, 8001b98 <disk_ioctl+0xa0>)
 8001b92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b96:	bf00      	nop
 8001b98:	08001d33 	.word	0x08001d33
 8001b9c:	08001c71 	.word	0x08001c71
 8001ba0:	08001d23 	.word	0x08001d23
 8001ba4:	08001dcb 	.word	0x08001dcb
 8001ba8:	08001dcb 	.word	0x08001dcb
 8001bac:	08001dcb 	.word	0x08001dcb
 8001bb0:	08001dcb 	.word	0x08001dcb
 8001bb4:	08001dcb 	.word	0x08001dcb
 8001bb8:	08001dcb 	.word	0x08001dcb
 8001bbc:	08001dcb 	.word	0x08001dcb
 8001bc0:	08001dcb 	.word	0x08001dcb
 8001bc4:	08001dcb 	.word	0x08001dcb
 8001bc8:	08001dcb 	.word	0x08001dcb
 8001bcc:	08001dcb 	.word	0x08001dcb
 8001bd0:	08001dcb 	.word	0x08001dcb
 8001bd4:	08001dcb 	.word	0x08001dcb
 8001bd8:	08001dcb 	.word	0x08001dcb
 8001bdc:	08001dcb 	.word	0x08001dcb
 8001be0:	08001dcb 	.word	0x08001dcb
 8001be4:	08001dcb 	.word	0x08001dcb
 8001be8:	08001dcb 	.word	0x08001dcb
 8001bec:	08001dcb 	.word	0x08001dcb
 8001bf0:	08001dcb 	.word	0x08001dcb
 8001bf4:	08001dcb 	.word	0x08001dcb
 8001bf8:	08001dcb 	.word	0x08001dcb
 8001bfc:	08001dcb 	.word	0x08001dcb
 8001c00:	08001dcb 	.word	0x08001dcb
 8001c04:	08001dcb 	.word	0x08001dcb
 8001c08:	08001dcb 	.word	0x08001dcb
 8001c0c:	08001dcb 	.word	0x08001dcb
 8001c10:	08001dcb 	.word	0x08001dcb
 8001c14:	08001dcb 	.word	0x08001dcb
 8001c18:	08001dcb 	.word	0x08001dcb
 8001c1c:	08001dcb 	.word	0x08001dcb
 8001c20:	08001dcb 	.word	0x08001dcb
 8001c24:	08001dcb 	.word	0x08001dcb
 8001c28:	08001dcb 	.word	0x08001dcb
 8001c2c:	08001dcb 	.word	0x08001dcb
 8001c30:	08001dcb 	.word	0x08001dcb
 8001c34:	08001dcb 	.word	0x08001dcb
 8001c38:	08001dcb 	.word	0x08001dcb
 8001c3c:	08001dcb 	.word	0x08001dcb
 8001c40:	08001dcb 	.word	0x08001dcb
 8001c44:	08001dcb 	.word	0x08001dcb
 8001c48:	08001dcb 	.word	0x08001dcb
 8001c4c:	08001dcb 	.word	0x08001dcb
 8001c50:	08001dcb 	.word	0x08001dcb
 8001c54:	08001dcb 	.word	0x08001dcb
 8001c58:	08001dcb 	.word	0x08001dcb
 8001c5c:	08001dcb 	.word	0x08001dcb
 8001c60:	08001dcb 	.word	0x08001dcb
 8001c64:	08001d45 	.word	0x08001d45
 8001c68:	08001d69 	.word	0x08001d69
 8001c6c:	08001d8d 	.word	0x08001d8d
		case GET_SECTOR_COUNT: /* Get number of sectors on the disk (DWORD) */
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8001c70:	2100      	movs	r1, #0
 8001c72:	2049      	movs	r0, #73	; 0x49
 8001c74:	f7ff fd00 	bl	8001678 <send_cmd>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	f040 80a9 	bne.w	8001dd2 <disk_ioctl+0x2da>
 8001c80:	f107 030c 	add.w	r3, r7, #12
 8001c84:	2110      	movs	r1, #16
 8001c86:	4618      	mov	r0, r3
 8001c88:	f7ff fc6c 	bl	8001564 <rcvr_datablock>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	f000 809f 	beq.w	8001dd2 <disk_ioctl+0x2da>
				if ((csd[0] >> 6) == 1) { /* SDC ver 2.00 */
 8001c94:	7b3b      	ldrb	r3, [r7, #12]
 8001c96:	099b      	lsrs	r3, r3, #6
 8001c98:	b2db      	uxtb	r3, r3
 8001c9a:	2b01      	cmp	r3, #1
 8001c9c:	d10e      	bne.n	8001cbc <disk_ioctl+0x1c4>
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8001c9e:	7d7b      	ldrb	r3, [r7, #21]
 8001ca0:	b29a      	uxth	r2, r3
 8001ca2:	7d3b      	ldrb	r3, [r7, #20]
 8001ca4:	b29b      	uxth	r3, r3
 8001ca6:	021b      	lsls	r3, r3, #8
 8001ca8:	b29b      	uxth	r3, r3
 8001caa:	4413      	add	r3, r2
 8001cac:	b29b      	uxth	r3, r3
 8001cae:	3301      	adds	r3, #1
 8001cb0:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 8001cb2:	8bfb      	ldrh	r3, [r7, #30]
 8001cb4:	029a      	lsls	r2, r3, #10
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	601a      	str	r2, [r3, #0]
 8001cba:	e02e      	b.n	8001d1a <disk_ioctl+0x222>
				} else { /* MMC or SDC ver 1.XX */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7)
 8001cbc:	7c7b      	ldrb	r3, [r7, #17]
 8001cbe:	f003 030f 	and.w	r3, r3, #15
 8001cc2:	b2da      	uxtb	r2, r3
 8001cc4:	7dbb      	ldrb	r3, [r7, #22]
 8001cc6:	09db      	lsrs	r3, r3, #7
 8001cc8:	b2db      	uxtb	r3, r3
 8001cca:	4413      	add	r3, r2
 8001ccc:	b2da      	uxtb	r2, r3
							+ ((csd[9] & 3) << 1) + 2;
 8001cce:	7d7b      	ldrb	r3, [r7, #21]
 8001cd0:	005b      	lsls	r3, r3, #1
 8001cd2:	b2db      	uxtb	r3, r3
 8001cd4:	f003 0306 	and.w	r3, r3, #6
 8001cd8:	b2db      	uxtb	r3, r3
 8001cda:	4413      	add	r3, r2
 8001cdc:	b2db      	uxtb	r3, r3
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7)
 8001cde:	3302      	adds	r3, #2
 8001ce0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2)
 8001ce4:	7d3b      	ldrb	r3, [r7, #20]
 8001ce6:	099b      	lsrs	r3, r3, #6
 8001ce8:	b2db      	uxtb	r3, r3
 8001cea:	b29a      	uxth	r2, r3
 8001cec:	7cfb      	ldrb	r3, [r7, #19]
 8001cee:	b29b      	uxth	r3, r3
 8001cf0:	009b      	lsls	r3, r3, #2
 8001cf2:	b29b      	uxth	r3, r3
 8001cf4:	4413      	add	r3, r2
 8001cf6:	b29a      	uxth	r2, r3
							+ ((WORD) (csd[6] & 3) << 10) + 1;
 8001cf8:	7cbb      	ldrb	r3, [r7, #18]
 8001cfa:	029b      	lsls	r3, r3, #10
 8001cfc:	b29b      	uxth	r3, r3
 8001cfe:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001d02:	b29b      	uxth	r3, r3
 8001d04:	4413      	add	r3, r2
 8001d06:	b29b      	uxth	r3, r3
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2)
 8001d08:	3301      	adds	r3, #1
 8001d0a:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 8001d0c:	8bfa      	ldrh	r2, [r7, #30]
 8001d0e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001d12:	3b09      	subs	r3, #9
 8001d14:	409a      	lsls	r2, r3
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 8001d20:	e057      	b.n	8001dd2 <disk_ioctl+0x2da>

		case GET_SECTOR_SIZE: /* Get sectors on the disk (WORD) */
			*(WORD*) buff = 512;
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d28:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001d30:	e056      	b.n	8001de0 <disk_ioctl+0x2e8>

		case CTRL_SYNC: /* Make sure that data has been written */
			if (wait_ready() == 0xFF)
 8001d32:	f7ff fb95 	bl	8001460 <wait_ready>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2bff      	cmp	r3, #255	; 0xff
 8001d3a:	d14c      	bne.n	8001dd6 <disk_ioctl+0x2de>
				res = RES_OK;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001d42:	e048      	b.n	8001dd6 <disk_ioctl+0x2de>

		case MMC_GET_CSD: /* Receive CSD as a data block (16 bytes) */
			if (send_cmd(CMD9, 0) == 0 /* READ_CSD */
 8001d44:	2100      	movs	r1, #0
 8001d46:	2049      	movs	r0, #73	; 0x49
 8001d48:	f7ff fc96 	bl	8001678 <send_cmd>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d143      	bne.n	8001dda <disk_ioctl+0x2e2>
			&& rcvr_datablock(ptr, 16))
 8001d52:	2110      	movs	r1, #16
 8001d54:	6a38      	ldr	r0, [r7, #32]
 8001d56:	f7ff fc05 	bl	8001564 <rcvr_datablock>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d03c      	beq.n	8001dda <disk_ioctl+0x2e2>
				res = RES_OK;
 8001d60:	2300      	movs	r3, #0
 8001d62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001d66:	e038      	b.n	8001dda <disk_ioctl+0x2e2>

		case MMC_GET_CID: /* Receive CID as a data block (16 bytes) */
			if (send_cmd(CMD10, 0) == 0 /* READ_CID */
 8001d68:	2100      	movs	r1, #0
 8001d6a:	204a      	movs	r0, #74	; 0x4a
 8001d6c:	f7ff fc84 	bl	8001678 <send_cmd>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d133      	bne.n	8001dde <disk_ioctl+0x2e6>
			&& rcvr_datablock(ptr, 16))
 8001d76:	2110      	movs	r1, #16
 8001d78:	6a38      	ldr	r0, [r7, #32]
 8001d7a:	f7ff fbf3 	bl	8001564 <rcvr_datablock>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d02c      	beq.n	8001dde <disk_ioctl+0x2e6>
				res = RES_OK;
 8001d84:	2300      	movs	r3, #0
 8001d86:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001d8a:	e028      	b.n	8001dde <disk_ioctl+0x2e6>

		case MMC_GET_OCR: /* Receive OCR as an R3 resp (4 bytes) */
			if (send_cmd(CMD58, 0) == 0) { /* READ_OCR */
 8001d8c:	2100      	movs	r1, #0
 8001d8e:	207a      	movs	r0, #122	; 0x7a
 8001d90:	f7ff fc72 	bl	8001678 <send_cmd>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d117      	bne.n	8001dca <disk_ioctl+0x2d2>
				for (n = 0; n < 4; n++)
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001da0:	e00b      	b.n	8001dba <disk_ioctl+0x2c2>
					*ptr++ = rcvr_spi();
 8001da2:	6a3c      	ldr	r4, [r7, #32]
 8001da4:	1c63      	adds	r3, r4, #1
 8001da6:	623b      	str	r3, [r7, #32]
 8001da8:	f7ff fb2e 	bl	8001408 <rcvr_spi>
 8001dac:	4603      	mov	r3, r0
 8001dae:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 8001db0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001db4:	3301      	adds	r3, #1
 8001db6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001dba:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001dbe:	2b03      	cmp	r3, #3
 8001dc0:	d9ef      	bls.n	8001da2 <disk_ioctl+0x2aa>
				res = RES_OK;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				break;
 8001dc8:	e00a      	b.n	8001de0 <disk_ioctl+0x2e8>
//            *ptr = CardType;
//            res = RES_OK;
//            break;

		default:
			res = RES_PARERR;
 8001dca:	2304      	movs	r3, #4
 8001dcc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001dd0:	e006      	b.n	8001de0 <disk_ioctl+0x2e8>
			break;
 8001dd2:	bf00      	nop
 8001dd4:	e004      	b.n	8001de0 <disk_ioctl+0x2e8>
			break;
 8001dd6:	bf00      	nop
 8001dd8:	e002      	b.n	8001de0 <disk_ioctl+0x2e8>
			break;
 8001dda:	bf00      	nop
 8001ddc:	e000      	b.n	8001de0 <disk_ioctl+0x2e8>
			break;
 8001dde:	bf00      	nop
		}

		DESELECT(); /* CS = H */
 8001de0:	f7ff faf1 	bl	80013c6 <DESELECT>
		rcvr_spi(); /* Idle (Release DO) */
 8001de4:	f7ff fb10 	bl	8001408 <rcvr_spi>
	}

	return res;
 8001de8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	372c      	adds	r7, #44	; 0x2c
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd90      	pop	{r4, r7, pc}
 8001df4:	20000002 	.word	0x20000002

08001df8 <disk_timerproc>:
/*-----------------------------------------------------------------------*/
/* Device Timer Interrupt Procedure  (Platform dependent)                */
/*-----------------------------------------------------------------------*/
/* This function must be called in period of 10ms                        */

void disk_timerproc(void) {
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
//    BYTE n, s;
	BYTE n;

	n = Timer1; /* 100Hz decrement timer */
 8001dfe:	4b0f      	ldr	r3, [pc, #60]	; (8001e3c <disk_timerproc+0x44>)
 8001e00:	781b      	ldrb	r3, [r3, #0]
 8001e02:	71fb      	strb	r3, [r7, #7]
	if (n)
 8001e04:	79fb      	ldrb	r3, [r7, #7]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d005      	beq.n	8001e16 <disk_timerproc+0x1e>
		Timer1 = --n;
 8001e0a:	79fb      	ldrb	r3, [r7, #7]
 8001e0c:	3b01      	subs	r3, #1
 8001e0e:	71fb      	strb	r3, [r7, #7]
 8001e10:	4a0a      	ldr	r2, [pc, #40]	; (8001e3c <disk_timerproc+0x44>)
 8001e12:	79fb      	ldrb	r3, [r7, #7]
 8001e14:	7013      	strb	r3, [r2, #0]
	n = Timer2;
 8001e16:	4b0a      	ldr	r3, [pc, #40]	; (8001e40 <disk_timerproc+0x48>)
 8001e18:	781b      	ldrb	r3, [r3, #0]
 8001e1a:	71fb      	strb	r3, [r7, #7]
	if (n)
 8001e1c:	79fb      	ldrb	r3, [r7, #7]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d005      	beq.n	8001e2e <disk_timerproc+0x36>
		Timer2 = --n;
 8001e22:	79fb      	ldrb	r3, [r7, #7]
 8001e24:	3b01      	subs	r3, #1
 8001e26:	71fb      	strb	r3, [r7, #7]
 8001e28:	4a05      	ldr	r2, [pc, #20]	; (8001e40 <disk_timerproc+0x48>)
 8001e2a:	79fb      	ldrb	r3, [r7, #7]
 8001e2c:	7013      	strb	r3, [r2, #0]

}
 8001e2e:	bf00      	nop
 8001e30:	370c      	adds	r7, #12
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr
 8001e3a:	bf00      	nop
 8001e3c:	20000234 	.word	0x20000234
 8001e40:	20000235 	.word	0x20000235

08001e44 <sdcard_systick_timerproc>:

volatile unsigned short int sdcard_timer;

void sdcard_systick_timerproc(void) {
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0
	++sdcard_timer;
 8001e48:	4b09      	ldr	r3, [pc, #36]	; (8001e70 <sdcard_systick_timerproc+0x2c>)
 8001e4a:	881b      	ldrh	r3, [r3, #0]
 8001e4c:	b29b      	uxth	r3, r3
 8001e4e:	3301      	adds	r3, #1
 8001e50:	b29a      	uxth	r2, r3
 8001e52:	4b07      	ldr	r3, [pc, #28]	; (8001e70 <sdcard_systick_timerproc+0x2c>)
 8001e54:	801a      	strh	r2, [r3, #0]
	if (sdcard_timer >= 10) {
 8001e56:	4b06      	ldr	r3, [pc, #24]	; (8001e70 <sdcard_systick_timerproc+0x2c>)
 8001e58:	881b      	ldrh	r3, [r3, #0]
 8001e5a:	b29b      	uxth	r3, r3
 8001e5c:	2b09      	cmp	r3, #9
 8001e5e:	d904      	bls.n	8001e6a <sdcard_systick_timerproc+0x26>
		sdcard_timer = 0;
 8001e60:	4b03      	ldr	r3, [pc, #12]	; (8001e70 <sdcard_systick_timerproc+0x2c>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	801a      	strh	r2, [r3, #0]
		disk_timerproc();
 8001e66:	f7ff ffc7 	bl	8001df8 <disk_timerproc>
	}
}
 8001e6a:	bf00      	nop
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	200004f0 	.word	0x200004f0

08001e74 <get_fattime>:
/*---------------------------------------------------------*/
/* This is a real time clock service to be called from     */
/* FatFs module. Any valid time must be returned even if   */
/* the system does not support a real time clock.          */

DWORD get_fattime(void) {
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0

	return ((2007UL - 1980) << 25) // Year = 2007
 8001e78:	4b02      	ldr	r3, [pc, #8]	; (8001e84 <get_fattime+0x10>)
			| (11U << 11) // Hour = 11
			| (38U << 5) // Min = 38
			| (0U >> 1) // Sec = 0
	;

}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr
 8001e84:	36c55cc0 	.word	0x36c55cc0

08001e88 <ld_word>:
/*-----------------------------------------------------------------------*/
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b085      	sub	sp, #20
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	3301      	adds	r3, #1
 8001e94:	781b      	ldrb	r3, [r3, #0]
 8001e96:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8001e98:	89fb      	ldrh	r3, [r7, #14]
 8001e9a:	021b      	lsls	r3, r3, #8
 8001e9c:	b21a      	sxth	r2, r3
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	b21b      	sxth	r3, r3
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	b21b      	sxth	r3, r3
 8001ea8:	81fb      	strh	r3, [r7, #14]
	return rv;
 8001eaa:	89fb      	ldrh	r3, [r7, #14]
}
 8001eac:	4618      	mov	r0, r3
 8001eae:	3714      	adds	r7, #20
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr

08001eb8 <ld_dword>:

static DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b085      	sub	sp, #20
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	3303      	adds	r3, #3
 8001ec4:	781b      	ldrb	r3, [r3, #0]
 8001ec6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	021b      	lsls	r3, r3, #8
 8001ecc:	687a      	ldr	r2, [r7, #4]
 8001ece:	3202      	adds	r2, #2
 8001ed0:	7812      	ldrb	r2, [r2, #0]
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	021b      	lsls	r3, r3, #8
 8001eda:	687a      	ldr	r2, [r7, #4]
 8001edc:	3201      	adds	r2, #1
 8001ede:	7812      	ldrb	r2, [r2, #0]
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	021b      	lsls	r3, r3, #8
 8001ee8:	687a      	ldr	r2, [r7, #4]
 8001eea:	7812      	ldrb	r2, [r2, #0]
 8001eec:	4313      	orrs	r3, r2
 8001eee:	60fb      	str	r3, [r7, #12]
	return rv;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	3714      	adds	r7, #20
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr

08001efe <st_word>:
}
#endif

#if !FF_FS_READONLY
static void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8001efe:	b480      	push	{r7}
 8001f00:	b083      	sub	sp, #12
 8001f02:	af00      	add	r7, sp, #0
 8001f04:	6078      	str	r0, [r7, #4]
 8001f06:	460b      	mov	r3, r1
 8001f08:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	1c5a      	adds	r2, r3, #1
 8001f0e:	607a      	str	r2, [r7, #4]
 8001f10:	887a      	ldrh	r2, [r7, #2]
 8001f12:	b2d2      	uxtb	r2, r2
 8001f14:	701a      	strb	r2, [r3, #0]
 8001f16:	887b      	ldrh	r3, [r7, #2]
 8001f18:	0a1b      	lsrs	r3, r3, #8
 8001f1a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	1c5a      	adds	r2, r3, #1
 8001f20:	607a      	str	r2, [r7, #4]
 8001f22:	887a      	ldrh	r2, [r7, #2]
 8001f24:	b2d2      	uxtb	r2, r2
 8001f26:	701a      	strb	r2, [r3, #0]
}
 8001f28:	bf00      	nop
 8001f2a:	370c      	adds	r7, #12
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr

08001f34 <st_dword>:

static void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
 8001f3c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	1c5a      	adds	r2, r3, #1
 8001f42:	607a      	str	r2, [r7, #4]
 8001f44:	683a      	ldr	r2, [r7, #0]
 8001f46:	b2d2      	uxtb	r2, r2
 8001f48:	701a      	strb	r2, [r3, #0]
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	0a1b      	lsrs	r3, r3, #8
 8001f4e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	1c5a      	adds	r2, r3, #1
 8001f54:	607a      	str	r2, [r7, #4]
 8001f56:	683a      	ldr	r2, [r7, #0]
 8001f58:	b2d2      	uxtb	r2, r2
 8001f5a:	701a      	strb	r2, [r3, #0]
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	0a1b      	lsrs	r3, r3, #8
 8001f60:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	1c5a      	adds	r2, r3, #1
 8001f66:	607a      	str	r2, [r7, #4]
 8001f68:	683a      	ldr	r2, [r7, #0]
 8001f6a:	b2d2      	uxtb	r2, r2
 8001f6c:	701a      	strb	r2, [r3, #0]
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	0a1b      	lsrs	r3, r3, #8
 8001f72:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	1c5a      	adds	r2, r3, #1
 8001f78:	607a      	str	r2, [r7, #4]
 8001f7a:	683a      	ldr	r2, [r7, #0]
 8001f7c:	b2d2      	uxtb	r2, r2
 8001f7e:	701a      	strb	r2, [r3, #0]
}
 8001f80:	bf00      	nop
 8001f82:	370c      	adds	r7, #12
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr

08001f8c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static void mem_cpy (void* dst, const void* src, UINT cnt)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b087      	sub	sp, #28
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	60f8      	str	r0, [r7, #12]
 8001f94:	60b9      	str	r1, [r7, #8]
 8001f96:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	613b      	str	r3, [r7, #16]

	if (cnt != 0) {
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d00d      	beq.n	8001fc2 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8001fa6:	693a      	ldr	r2, [r7, #16]
 8001fa8:	1c53      	adds	r3, r2, #1
 8001faa:	613b      	str	r3, [r7, #16]
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	1c59      	adds	r1, r3, #1
 8001fb0:	6179      	str	r1, [r7, #20]
 8001fb2:	7812      	ldrb	r2, [r2, #0]
 8001fb4:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	3b01      	subs	r3, #1
 8001fba:	607b      	str	r3, [r7, #4]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d1f1      	bne.n	8001fa6 <mem_cpy+0x1a>
	}
}
 8001fc2:	bf00      	nop
 8001fc4:	371c      	adds	r7, #28
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fcc:	4770      	bx	lr

08001fce <mem_set>:


/* Fill memory block */
static void mem_set (void* dst, int val, UINT cnt)
{
 8001fce:	b480      	push	{r7}
 8001fd0:	b087      	sub	sp, #28
 8001fd2:	af00      	add	r7, sp, #0
 8001fd4:	60f8      	str	r0, [r7, #12]
 8001fd6:	60b9      	str	r1, [r7, #8]
 8001fd8:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	1c5a      	adds	r2, r3, #1
 8001fe2:	617a      	str	r2, [r7, #20]
 8001fe4:	68ba      	ldr	r2, [r7, #8]
 8001fe6:	b2d2      	uxtb	r2, r2
 8001fe8:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	3b01      	subs	r3, #1
 8001fee:	607b      	str	r3, [r7, #4]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d1f3      	bne.n	8001fde <mem_set+0x10>
}
 8001ff6:	bf00      	nop
 8001ff8:	371c      	adds	r7, #28
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr

08002002 <mem_cmp>:


/* Compare memory block */
static int mem_cmp (const void* dst, const void* src, UINT cnt)	/* ZR:same, NZ:different */
{
 8002002:	b480      	push	{r7}
 8002004:	b089      	sub	sp, #36	; 0x24
 8002006:	af00      	add	r7, sp, #0
 8002008:	60f8      	str	r0, [r7, #12]
 800200a:	60b9      	str	r1, [r7, #8]
 800200c:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	61fb      	str	r3, [r7, #28]
 8002012:	68bb      	ldr	r3, [r7, #8]
 8002014:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8002016:	2300      	movs	r3, #0
 8002018:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800201a:	69fb      	ldr	r3, [r7, #28]
 800201c:	1c5a      	adds	r2, r3, #1
 800201e:	61fa      	str	r2, [r7, #28]
 8002020:	781b      	ldrb	r3, [r3, #0]
 8002022:	4619      	mov	r1, r3
 8002024:	69bb      	ldr	r3, [r7, #24]
 8002026:	1c5a      	adds	r2, r3, #1
 8002028:	61ba      	str	r2, [r7, #24]
 800202a:	781b      	ldrb	r3, [r3, #0]
 800202c:	1acb      	subs	r3, r1, r3
 800202e:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	3b01      	subs	r3, #1
 8002034:	607b      	str	r3, [r7, #4]
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d002      	beq.n	8002042 <mem_cmp+0x40>
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d0eb      	beq.n	800201a <mem_cmp+0x18>

	return r;
 8002042:	697b      	ldr	r3, [r7, #20]
}
 8002044:	4618      	mov	r0, r3
 8002046:	3724      	adds	r7, #36	; 0x24
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <chk_chr>:


/* Check if chr is contained in the string */
static int chk_chr (const char* str, int chr)	/* NZ:contained, ZR:not contained */
{
 8002050:	b480      	push	{r7}
 8002052:	b083      	sub	sp, #12
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
 8002058:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800205a:	e002      	b.n	8002062 <chk_chr+0x12>
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	3301      	adds	r3, #1
 8002060:	607b      	str	r3, [r7, #4]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	781b      	ldrb	r3, [r3, #0]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d005      	beq.n	8002076 <chk_chr+0x26>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	781b      	ldrb	r3, [r3, #0]
 800206e:	461a      	mov	r2, r3
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	4293      	cmp	r3, r2
 8002074:	d1f2      	bne.n	800205c <chk_chr+0xc>
	return *str;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	781b      	ldrb	r3, [r3, #0]
}
 800207a:	4618      	mov	r0, r3
 800207c:	370c      	adds	r7, #12
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr

08002086 <dbc_1st>:


/* Test if the character is DBC 1st byte */
static int dbc_1st (BYTE c)
{
 8002086:	b480      	push	{r7}
 8002088:	b083      	sub	sp, #12
 800208a:	af00      	add	r7, sp, #0
 800208c:	4603      	mov	r3, r0
 800208e:	71fb      	strb	r3, [r7, #7]
	if (DbcTbl && c >= DbcTbl[0]) {
		if (c <= DbcTbl[1]) return 1;					/* 1st byte range 1 */
		if (c >= DbcTbl[2] && c <= DbcTbl[3]) return 1;	/* 1st byte range 2 */
	}
#elif FF_CODE_PAGE >= 900	/* DBCS fixed code page */
	if (c >= DbcTbl[0]) {
 8002090:	2281      	movs	r2, #129	; 0x81
 8002092:	79fb      	ldrb	r3, [r7, #7]
 8002094:	4293      	cmp	r3, r2
 8002096:	d30f      	bcc.n	80020b8 <dbc_1st+0x32>
		if (c <= DbcTbl[1]) return 1;
 8002098:	229f      	movs	r2, #159	; 0x9f
 800209a:	79fb      	ldrb	r3, [r7, #7]
 800209c:	4293      	cmp	r3, r2
 800209e:	d801      	bhi.n	80020a4 <dbc_1st+0x1e>
 80020a0:	2301      	movs	r3, #1
 80020a2:	e00a      	b.n	80020ba <dbc_1st+0x34>
		if (c >= DbcTbl[2] && c <= DbcTbl[3]) return 1;
 80020a4:	22e0      	movs	r2, #224	; 0xe0
 80020a6:	79fb      	ldrb	r3, [r7, #7]
 80020a8:	4293      	cmp	r3, r2
 80020aa:	d305      	bcc.n	80020b8 <dbc_1st+0x32>
 80020ac:	22fc      	movs	r2, #252	; 0xfc
 80020ae:	79fb      	ldrb	r3, [r7, #7]
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d801      	bhi.n	80020b8 <dbc_1st+0x32>
 80020b4:	2301      	movs	r3, #1
 80020b6:	e000      	b.n	80020ba <dbc_1st+0x34>
	}
#else						/* SBCS fixed code page */
	if (c != 0) return 0;	/* Always false */
#endif
	return 0;
 80020b8:	2300      	movs	r3, #0
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	370c      	adds	r7, #12
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr

080020c6 <dbc_2nd>:


/* Test if the character is DBC 2nd byte */
static int dbc_2nd (BYTE c)
{
 80020c6:	b480      	push	{r7}
 80020c8:	b083      	sub	sp, #12
 80020ca:	af00      	add	r7, sp, #0
 80020cc:	4603      	mov	r3, r0
 80020ce:	71fb      	strb	r3, [r7, #7]
		if (c <= DbcTbl[5]) return 1;					/* 2nd byte range 1 */
		if (c >= DbcTbl[6] && c <= DbcTbl[7]) return 1;	/* 2nd byte range 2 */
		if (c >= DbcTbl[8] && c <= DbcTbl[9]) return 1;	/* 2nd byte range 3 */
	}
#elif FF_CODE_PAGE >= 900	/* DBCS fixed code page */
	if (c >= DbcTbl[4]) {
 80020d0:	2240      	movs	r2, #64	; 0x40
 80020d2:	79fb      	ldrb	r3, [r7, #7]
 80020d4:	4293      	cmp	r3, r2
 80020d6:	d319      	bcc.n	800210c <dbc_2nd+0x46>
		if (c <= DbcTbl[5]) return 1;
 80020d8:	227e      	movs	r2, #126	; 0x7e
 80020da:	79fb      	ldrb	r3, [r7, #7]
 80020dc:	4293      	cmp	r3, r2
 80020de:	d801      	bhi.n	80020e4 <dbc_2nd+0x1e>
 80020e0:	2301      	movs	r3, #1
 80020e2:	e014      	b.n	800210e <dbc_2nd+0x48>
		if (c >= DbcTbl[6] && c <= DbcTbl[7]) return 1;
 80020e4:	2280      	movs	r2, #128	; 0x80
 80020e6:	79fb      	ldrb	r3, [r7, #7]
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d305      	bcc.n	80020f8 <dbc_2nd+0x32>
 80020ec:	22fc      	movs	r2, #252	; 0xfc
 80020ee:	79fb      	ldrb	r3, [r7, #7]
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d801      	bhi.n	80020f8 <dbc_2nd+0x32>
 80020f4:	2301      	movs	r3, #1
 80020f6:	e00a      	b.n	800210e <dbc_2nd+0x48>
		if (c >= DbcTbl[8] && c <= DbcTbl[9]) return 1;
 80020f8:	2200      	movs	r2, #0
 80020fa:	79fb      	ldrb	r3, [r7, #7]
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d305      	bcc.n	800210c <dbc_2nd+0x46>
 8002100:	2200      	movs	r2, #0
 8002102:	79fb      	ldrb	r3, [r7, #7]
 8002104:	4293      	cmp	r3, r2
 8002106:	d801      	bhi.n	800210c <dbc_2nd+0x46>
 8002108:	2301      	movs	r3, #1
 800210a:	e000      	b.n	800210e <dbc_2nd+0x48>
	}
#else						/* SBCS fixed code page */
	if (c != 0) return 0;	/* Always false */
#endif
	return 0;
 800210c:	2300      	movs	r3, #0
}
 800210e:	4618      	mov	r0, r3
 8002110:	370c      	adds	r7, #12
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr

0800211a <sync_window>:
/*-----------------------------------------------------------------------*/
#if !FF_FS_READONLY
static FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs			/* Filesystem object */
)
{
 800211a:	b580      	push	{r7, lr}
 800211c:	b084      	sub	sp, #16
 800211e:	af00      	add	r7, sp, #0
 8002120:	6078      	str	r0, [r7, #4]
	FRESULT res = FR_OK;
 8002122:	2300      	movs	r3, #0
 8002124:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Is the disk access window dirty */
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	78db      	ldrb	r3, [r3, #3]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d02c      	beq.n	8002188 <sync_window+0x6e>
		if (disk_write(fs->pdrv, fs->win, fs->winsect, 1) == RES_OK) {	/* Write back the window */
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	7858      	ldrb	r0, [r3, #1]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800213c:	2301      	movs	r3, #1
 800213e:	f7ff fc57 	bl	80019f0 <disk_write>
 8002142:	4603      	mov	r3, r0
 8002144:	2b00      	cmp	r3, #0
 8002146:	d11d      	bne.n	8002184 <sync_window+0x6a>
			fs->wflag = 0;	/* Clear window dirty flag */
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2200      	movs	r2, #0
 800214c:	70da      	strb	r2, [r3, #3]
			if (fs->winsect - fs->fatbase < fs->fsize) {	/* Is it in the 1st FAT? */
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6a1b      	ldr	r3, [r3, #32]
 8002156:	1ad2      	subs	r2, r2, r3
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	699b      	ldr	r3, [r3, #24]
 800215c:	429a      	cmp	r2, r3
 800215e:	d213      	bcs.n	8002188 <sync_window+0x6e>
				if (fs->n_fats == 2) disk_write(fs->pdrv, fs->win, fs->winsect + fs->fsize, 1);	/* Reflect it to 2nd FAT if needed */
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	789b      	ldrb	r3, [r3, #2]
 8002164:	2b02      	cmp	r3, #2
 8002166:	d10f      	bne.n	8002188 <sync_window+0x6e>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	7858      	ldrb	r0, [r3, #1]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	699b      	ldr	r3, [r3, #24]
 800217a:	441a      	add	r2, r3
 800217c:	2301      	movs	r3, #1
 800217e:	f7ff fc37 	bl	80019f0 <disk_write>
 8002182:	e001      	b.n	8002188 <sync_window+0x6e>
			}
		} else {
			res = FR_DISK_ERR;
 8002184:	2301      	movs	r3, #1
 8002186:	73fb      	strb	r3, [r7, #15]
		}
	}
	return res;
 8002188:	7bfb      	ldrb	r3, [r7, #15]
}
 800218a:	4618      	mov	r0, r3
 800218c:	3710      	adds	r7, #16
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}

08002192 <move_window>:

static FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs,			/* Filesystem object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8002192:	b580      	push	{r7, lr}
 8002194:	b084      	sub	sp, #16
 8002196:	af00      	add	r7, sp, #0
 8002198:	6078      	str	r0, [r7, #4]
 800219a:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800219c:	2300      	movs	r3, #0
 800219e:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021a4:	683a      	ldr	r2, [r7, #0]
 80021a6:	429a      	cmp	r2, r3
 80021a8:	d01b      	beq.n	80021e2 <move_window+0x50>
#if !FF_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80021aa:	6878      	ldr	r0, [r7, #4]
 80021ac:	f7ff ffb5 	bl	800211a <sync_window>
 80021b0:	4603      	mov	r3, r0
 80021b2:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80021b4:	7bfb      	ldrb	r3, [r7, #15]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d113      	bne.n	80021e2 <move_window+0x50>
			if (disk_read(fs->pdrv, fs->win, sector, 1) != RES_OK) {
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	7858      	ldrb	r0, [r3, #1]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80021c4:	2301      	movs	r3, #1
 80021c6:	683a      	ldr	r2, [r7, #0]
 80021c8:	f7ff fba8 	bl	800191c <disk_read>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d004      	beq.n	80021dc <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if read data is not valid */
 80021d2:	f04f 33ff 	mov.w	r3, #4294967295
 80021d6:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80021d8:	2301      	movs	r3, #1
 80021da:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	683a      	ldr	r2, [r7, #0]
 80021e0:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 80021e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	3710      	adds	r7, #16
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}

080021ec <sync_fs>:
/*-----------------------------------------------------------------------*/

static FRESULT sync_fs (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs		/* Filesystem object */
)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b084      	sub	sp, #16
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80021f4:	6878      	ldr	r0, [r7, #4]
 80021f6:	f7ff ff90 	bl	800211a <sync_window>
 80021fa:	4603      	mov	r3, r0
 80021fc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80021fe:	7bfb      	ldrb	r3, [r7, #15]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d158      	bne.n	80022b6 <sync_fs+0xca>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {	/* FAT32: Update FSInfo sector if needed */
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	781b      	ldrb	r3, [r3, #0]
 8002208:	2b03      	cmp	r3, #3
 800220a:	d148      	bne.n	800229e <sync_fs+0xb2>
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	791b      	ldrb	r3, [r3, #4]
 8002210:	2b01      	cmp	r3, #1
 8002212:	d144      	bne.n	800229e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, sizeof fs->win);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	3330      	adds	r3, #48	; 0x30
 8002218:	f44f 7200 	mov.w	r2, #512	; 0x200
 800221c:	2100      	movs	r1, #0
 800221e:	4618      	mov	r0, r3
 8002220:	f7ff fed5 	bl	8001fce <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	3330      	adds	r3, #48	; 0x30
 8002228:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800222c:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8002230:	4618      	mov	r0, r3
 8002232:	f7ff fe64 	bl	8001efe <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	3330      	adds	r3, #48	; 0x30
 800223a:	4921      	ldr	r1, [pc, #132]	; (80022c0 <sync_fs+0xd4>)
 800223c:	4618      	mov	r0, r3
 800223e:	f7ff fe79 	bl	8001f34 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	3330      	adds	r3, #48	; 0x30
 8002246:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800224a:	491e      	ldr	r1, [pc, #120]	; (80022c4 <sync_fs+0xd8>)
 800224c:	4618      	mov	r0, r3
 800224e:	f7ff fe71 	bl	8001f34 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	3330      	adds	r3, #48	; 0x30
 8002256:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	691b      	ldr	r3, [r3, #16]
 800225e:	4619      	mov	r1, r3
 8002260:	4610      	mov	r0, r2
 8002262:	f7ff fe67 	bl	8001f34 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	3330      	adds	r3, #48	; 0x30
 800226a:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	68db      	ldr	r3, [r3, #12]
 8002272:	4619      	mov	r1, r3
 8002274:	4610      	mov	r0, r2
 8002276:	f7ff fe5d 	bl	8001f34 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	69db      	ldr	r3, [r3, #28]
 800227e:	1c5a      	adds	r2, r3, #1
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->pdrv, fs->win, fs->winsect, 1);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	7858      	ldrb	r0, [r3, #1]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002292:	2301      	movs	r3, #1
 8002294:	f7ff fbac 	bl	80019f0 <disk_write>
			fs->fsi_flag = 0;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2200      	movs	r2, #0
 800229c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the lower layer */
		if (disk_ioctl(fs->pdrv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	785b      	ldrb	r3, [r3, #1]
 80022a2:	2200      	movs	r2, #0
 80022a4:	2100      	movs	r1, #0
 80022a6:	4618      	mov	r0, r3
 80022a8:	f7ff fc26 	bl	8001af8 <disk_ioctl>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d001      	beq.n	80022b6 <sync_fs+0xca>
 80022b2:	2301      	movs	r3, #1
 80022b4:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80022b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	3710      	adds	r7, #16
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	41615252 	.word	0x41615252
 80022c4:	61417272 	.word	0x61417272

080022c8 <clst2sect>:

static DWORD clst2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* Filesystem object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
 80022d0:	6039      	str	r1, [r7, #0]
	clst -= 2;		/* Cluster number is origin from 2 */
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	3b02      	subs	r3, #2
 80022d6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Is it invalid cluster number? */
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	695b      	ldr	r3, [r3, #20]
 80022dc:	3b02      	subs	r3, #2
 80022de:	683a      	ldr	r2, [r7, #0]
 80022e0:	429a      	cmp	r2, r3
 80022e2:	d301      	bcc.n	80022e8 <clst2sect+0x20>
 80022e4:	2300      	movs	r3, #0
 80022e6:	e008      	b.n	80022fa <clst2sect+0x32>
	return fs->database + fs->csize * clst;		/* Start sector number of the cluster */
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	895b      	ldrh	r3, [r3, #10]
 80022f0:	4619      	mov	r1, r3
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	fb03 f301 	mul.w	r3, r3, r1
 80022f8:	4413      	add	r3, r2
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	370c      	adds	r7, #12
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr

08002306 <get_fat>:

static DWORD get_fat (		/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	FFOBJID* obj,	/* Corresponding object */
	DWORD clst		/* Cluster number to get the value */
)
{
 8002306:	b580      	push	{r7, lr}
 8002308:	b086      	sub	sp, #24
 800230a:	af00      	add	r7, sp, #0
 800230c:	6078      	str	r0, [r7, #4]
 800230e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	2b01      	cmp	r3, #1
 800231a:	d904      	bls.n	8002326 <get_fat+0x20>
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	695b      	ldr	r3, [r3, #20]
 8002320:	683a      	ldr	r2, [r7, #0]
 8002322:	429a      	cmp	r2, r3
 8002324:	d302      	bcc.n	800232c <get_fat+0x26>
		val = 1;	/* Internal error */
 8002326:	2301      	movs	r3, #1
 8002328:	617b      	str	r3, [r7, #20]
 800232a:	e08c      	b.n	8002446 <get_fat+0x140>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800232c:	f04f 33ff 	mov.w	r3, #4294967295
 8002330:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8002332:	693b      	ldr	r3, [r7, #16]
 8002334:	781b      	ldrb	r3, [r3, #0]
 8002336:	2b02      	cmp	r3, #2
 8002338:	d045      	beq.n	80023c6 <get_fat+0xc0>
 800233a:	2b03      	cmp	r3, #3
 800233c:	d05d      	beq.n	80023fa <get_fat+0xf4>
 800233e:	2b01      	cmp	r3, #1
 8002340:	d177      	bne.n	8002432 <get_fat+0x12c>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	60fb      	str	r3, [r7, #12]
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	085b      	lsrs	r3, r3, #1
 800234a:	68fa      	ldr	r2, [r7, #12]
 800234c:	4413      	add	r3, r2
 800234e:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002350:	693b      	ldr	r3, [r7, #16]
 8002352:	6a1a      	ldr	r2, [r3, #32]
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	0a5b      	lsrs	r3, r3, #9
 8002358:	4413      	add	r3, r2
 800235a:	4619      	mov	r1, r3
 800235c:	6938      	ldr	r0, [r7, #16]
 800235e:	f7ff ff18 	bl	8002192 <move_window>
 8002362:	4603      	mov	r3, r0
 8002364:	2b00      	cmp	r3, #0
 8002366:	d167      	bne.n	8002438 <get_fat+0x132>
			wc = fs->win[bc++ % SS(fs)];		/* Get 1st byte of the entry */
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	1c5a      	adds	r2, r3, #1
 800236c:	60fa      	str	r2, [r7, #12]
 800236e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002372:	693a      	ldr	r2, [r7, #16]
 8002374:	4413      	add	r3, r2
 8002376:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800237a:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800237c:	693b      	ldr	r3, [r7, #16]
 800237e:	6a1a      	ldr	r2, [r3, #32]
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	0a5b      	lsrs	r3, r3, #9
 8002384:	4413      	add	r3, r2
 8002386:	4619      	mov	r1, r3
 8002388:	6938      	ldr	r0, [r7, #16]
 800238a:	f7ff ff02 	bl	8002192 <move_window>
 800238e:	4603      	mov	r3, r0
 8002390:	2b00      	cmp	r3, #0
 8002392:	d153      	bne.n	800243c <get_fat+0x136>
			wc |= fs->win[bc % SS(fs)] << 8;	/* Merge 2nd byte of the entry */
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800239a:	693a      	ldr	r2, [r7, #16]
 800239c:	4413      	add	r3, r2
 800239e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80023a2:	021b      	lsls	r3, r3, #8
 80023a4:	461a      	mov	r2, r3
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	4313      	orrs	r3, r2
 80023aa:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);	/* Adjust bit position */
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	f003 0301 	and.w	r3, r3, #1
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d002      	beq.n	80023bc <get_fat+0xb6>
 80023b6:	68bb      	ldr	r3, [r7, #8]
 80023b8:	091b      	lsrs	r3, r3, #4
 80023ba:	e002      	b.n	80023c2 <get_fat+0xbc>
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023c2:	617b      	str	r3, [r7, #20]
			break;
 80023c4:	e03f      	b.n	8002446 <get_fat+0x140>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80023c6:	693b      	ldr	r3, [r7, #16]
 80023c8:	6a1a      	ldr	r2, [r3, #32]
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	0a1b      	lsrs	r3, r3, #8
 80023ce:	4413      	add	r3, r2
 80023d0:	4619      	mov	r1, r3
 80023d2:	6938      	ldr	r0, [r7, #16]
 80023d4:	f7ff fedd 	bl	8002192 <move_window>
 80023d8:	4603      	mov	r3, r0
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d130      	bne.n	8002440 <get_fat+0x13a>
			val = ld_word(fs->win + clst * 2 % SS(fs));		/* Simple WORD array */
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	005b      	lsls	r3, r3, #1
 80023e8:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80023ec:	4413      	add	r3, r2
 80023ee:	4618      	mov	r0, r3
 80023f0:	f7ff fd4a 	bl	8001e88 <ld_word>
 80023f4:	4603      	mov	r3, r0
 80023f6:	617b      	str	r3, [r7, #20]
			break;
 80023f8:	e025      	b.n	8002446 <get_fat+0x140>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80023fa:	693b      	ldr	r3, [r7, #16]
 80023fc:	6a1a      	ldr	r2, [r3, #32]
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	09db      	lsrs	r3, r3, #7
 8002402:	4413      	add	r3, r2
 8002404:	4619      	mov	r1, r3
 8002406:	6938      	ldr	r0, [r7, #16]
 8002408:	f7ff fec3 	bl	8002192 <move_window>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d118      	bne.n	8002444 <get_fat+0x13e>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;	/* Simple DWORD array but mask out upper 4 bits */
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8002420:	4413      	add	r3, r2
 8002422:	4618      	mov	r0, r3
 8002424:	f7ff fd48 	bl	8001eb8 <ld_dword>
 8002428:	4603      	mov	r3, r0
 800242a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800242e:	617b      	str	r3, [r7, #20]
			break;
 8002430:	e009      	b.n	8002446 <get_fat+0x140>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8002432:	2301      	movs	r3, #1
 8002434:	617b      	str	r3, [r7, #20]
 8002436:	e006      	b.n	8002446 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002438:	bf00      	nop
 800243a:	e004      	b.n	8002446 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800243c:	bf00      	nop
 800243e:	e002      	b.n	8002446 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8002440:	bf00      	nop
 8002442:	e000      	b.n	8002446 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8002444:	bf00      	nop
		}
	}

	return val;
 8002446:	697b      	ldr	r3, [r7, #20]
}
 8002448:	4618      	mov	r0, r3
 800244a:	3718      	adds	r7, #24
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}

08002450 <put_fat>:
static FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding filesystem object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8002450:	b590      	push	{r4, r7, lr}
 8002452:	b089      	sub	sp, #36	; 0x24
 8002454:	af00      	add	r7, sp, #0
 8002456:	60f8      	str	r0, [r7, #12]
 8002458:	60b9      	str	r1, [r7, #8]
 800245a:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800245c:	2302      	movs	r3, #2
 800245e:	77fb      	strb	r3, [r7, #31]


	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	2b01      	cmp	r3, #1
 8002464:	f240 80d6 	bls.w	8002614 <put_fat+0x1c4>
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	695b      	ldr	r3, [r3, #20]
 800246c:	68ba      	ldr	r2, [r7, #8]
 800246e:	429a      	cmp	r2, r3
 8002470:	f080 80d0 	bcs.w	8002614 <put_fat+0x1c4>
		switch (fs->fs_type) {
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	781b      	ldrb	r3, [r3, #0]
 8002478:	2b02      	cmp	r3, #2
 800247a:	d073      	beq.n	8002564 <put_fat+0x114>
 800247c:	2b03      	cmp	r3, #3
 800247e:	f000 8091 	beq.w	80025a4 <put_fat+0x154>
 8002482:	2b01      	cmp	r3, #1
 8002484:	f040 80c6 	bne.w	8002614 <put_fat+0x1c4>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;	/* bc: byte offset of the entry */
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	61bb      	str	r3, [r7, #24]
 800248c:	69bb      	ldr	r3, [r7, #24]
 800248e:	085b      	lsrs	r3, r3, #1
 8002490:	69ba      	ldr	r2, [r7, #24]
 8002492:	4413      	add	r3, r2
 8002494:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	6a1a      	ldr	r2, [r3, #32]
 800249a:	69bb      	ldr	r3, [r7, #24]
 800249c:	0a5b      	lsrs	r3, r3, #9
 800249e:	4413      	add	r3, r2
 80024a0:	4619      	mov	r1, r3
 80024a2:	68f8      	ldr	r0, [r7, #12]
 80024a4:	f7ff fe75 	bl	8002192 <move_window>
 80024a8:	4603      	mov	r3, r0
 80024aa:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80024ac:	7ffb      	ldrb	r3, [r7, #31]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	f040 80a9 	bne.w	8002606 <put_fat+0x1b6>
			p = fs->win + bc++ % SS(fs);
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80024ba:	69bb      	ldr	r3, [r7, #24]
 80024bc:	1c59      	adds	r1, r3, #1
 80024be:	61b9      	str	r1, [r7, #24]
 80024c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024c4:	4413      	add	r3, r2
 80024c6:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;		/* Put 1st byte */
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	f003 0301 	and.w	r3, r3, #1
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d00d      	beq.n	80024ee <put_fat+0x9e>
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	781b      	ldrb	r3, [r3, #0]
 80024d6:	b25b      	sxtb	r3, r3
 80024d8:	f003 030f 	and.w	r3, r3, #15
 80024dc:	b25a      	sxtb	r2, r3
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	b2db      	uxtb	r3, r3
 80024e2:	011b      	lsls	r3, r3, #4
 80024e4:	b25b      	sxtb	r3, r3
 80024e6:	4313      	orrs	r3, r2
 80024e8:	b25b      	sxtb	r3, r3
 80024ea:	b2db      	uxtb	r3, r3
 80024ec:	e001      	b.n	80024f2 <put_fat+0xa2>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	b2db      	uxtb	r3, r3
 80024f2:	697a      	ldr	r2, [r7, #20]
 80024f4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	2201      	movs	r2, #1
 80024fa:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	6a1a      	ldr	r2, [r3, #32]
 8002500:	69bb      	ldr	r3, [r7, #24]
 8002502:	0a5b      	lsrs	r3, r3, #9
 8002504:	4413      	add	r3, r2
 8002506:	4619      	mov	r1, r3
 8002508:	68f8      	ldr	r0, [r7, #12]
 800250a:	f7ff fe42 	bl	8002192 <move_window>
 800250e:	4603      	mov	r3, r0
 8002510:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8002512:	7ffb      	ldrb	r3, [r7, #31]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d178      	bne.n	800260a <put_fat+0x1ba>
			p = fs->win + bc % SS(fs);
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800251e:	69bb      	ldr	r3, [r7, #24]
 8002520:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002524:	4413      	add	r3, r2
 8002526:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));	/* Put 2nd byte */
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	f003 0301 	and.w	r3, r3, #1
 800252e:	2b00      	cmp	r3, #0
 8002530:	d003      	beq.n	800253a <put_fat+0xea>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	091b      	lsrs	r3, r3, #4
 8002536:	b2db      	uxtb	r3, r3
 8002538:	e00e      	b.n	8002558 <put_fat+0x108>
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	781b      	ldrb	r3, [r3, #0]
 800253e:	b25b      	sxtb	r3, r3
 8002540:	f023 030f 	bic.w	r3, r3, #15
 8002544:	b25a      	sxtb	r2, r3
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	0a1b      	lsrs	r3, r3, #8
 800254a:	b25b      	sxtb	r3, r3
 800254c:	f003 030f 	and.w	r3, r3, #15
 8002550:	b25b      	sxtb	r3, r3
 8002552:	4313      	orrs	r3, r2
 8002554:	b25b      	sxtb	r3, r3
 8002556:	b2db      	uxtb	r3, r3
 8002558:	697a      	ldr	r2, [r7, #20]
 800255a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	2201      	movs	r2, #1
 8002560:	70da      	strb	r2, [r3, #3]
			break;
 8002562:	e057      	b.n	8002614 <put_fat+0x1c4>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	6a1a      	ldr	r2, [r3, #32]
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	0a1b      	lsrs	r3, r3, #8
 800256c:	4413      	add	r3, r2
 800256e:	4619      	mov	r1, r3
 8002570:	68f8      	ldr	r0, [r7, #12]
 8002572:	f7ff fe0e 	bl	8002192 <move_window>
 8002576:	4603      	mov	r3, r0
 8002578:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800257a:	7ffb      	ldrb	r3, [r7, #31]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d146      	bne.n	800260e <put_fat+0x1be>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);	/* Simple WORD array */
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002586:	68bb      	ldr	r3, [r7, #8]
 8002588:	005b      	lsls	r3, r3, #1
 800258a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800258e:	4413      	add	r3, r2
 8002590:	687a      	ldr	r2, [r7, #4]
 8002592:	b292      	uxth	r2, r2
 8002594:	4611      	mov	r1, r2
 8002596:	4618      	mov	r0, r3
 8002598:	f7ff fcb1 	bl	8001efe <st_word>
			fs->wflag = 1;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	2201      	movs	r2, #1
 80025a0:	70da      	strb	r2, [r3, #3]
			break;
 80025a2:	e037      	b.n	8002614 <put_fat+0x1c4>

		case FS_FAT32 :
#if FF_FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	6a1a      	ldr	r2, [r3, #32]
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	09db      	lsrs	r3, r3, #7
 80025ac:	4413      	add	r3, r2
 80025ae:	4619      	mov	r1, r3
 80025b0:	68f8      	ldr	r0, [r7, #12]
 80025b2:	f7ff fdee 	bl	8002192 <move_window>
 80025b6:	4603      	mov	r3, r0
 80025b8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80025ba:	7ffb      	ldrb	r3, [r7, #31]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d128      	bne.n	8002612 <put_fat+0x1c2>
			if (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	009b      	lsls	r3, r3, #2
 80025d0:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80025d4:	4413      	add	r3, r2
 80025d6:	4618      	mov	r0, r3
 80025d8:	f7ff fc6e 	bl	8001eb8 <ld_dword>
 80025dc:	4603      	mov	r3, r0
 80025de:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80025e2:	4323      	orrs	r3, r4
 80025e4:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	009b      	lsls	r3, r3, #2
 80025f0:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80025f4:	4413      	add	r3, r2
 80025f6:	6879      	ldr	r1, [r7, #4]
 80025f8:	4618      	mov	r0, r3
 80025fa:	f7ff fc9b 	bl	8001f34 <st_dword>
			fs->wflag = 1;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	2201      	movs	r2, #1
 8002602:	70da      	strb	r2, [r3, #3]
			break;
 8002604:	e006      	b.n	8002614 <put_fat+0x1c4>
			if (res != FR_OK) break;
 8002606:	bf00      	nop
 8002608:	e004      	b.n	8002614 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800260a:	bf00      	nop
 800260c:	e002      	b.n	8002614 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800260e:	bf00      	nop
 8002610:	e000      	b.n	8002614 <put_fat+0x1c4>
			if (res != FR_OK) break;
 8002612:	bf00      	nop
		}
	}
	return res;
 8002614:	7ffb      	ldrb	r3, [r7, #31]
}
 8002616:	4618      	mov	r0, r3
 8002618:	3724      	adds	r7, #36	; 0x24
 800261a:	46bd      	mov	sp, r7
 800261c:	bd90      	pop	{r4, r7, pc}

0800261e <remove_chain>:
static FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	FFOBJID* obj,		/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0 if entire chain) */
)
{
 800261e:	b580      	push	{r7, lr}
 8002620:	b088      	sub	sp, #32
 8002622:	af00      	add	r7, sp, #0
 8002624:	60f8      	str	r0, [r7, #12]
 8002626:	60b9      	str	r1, [r7, #8]
 8002628:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800262a:	2300      	movs	r3, #0
 800262c:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	61bb      	str	r3, [r7, #24]
#endif
#if FF_USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	2b01      	cmp	r3, #1
 8002638:	d904      	bls.n	8002644 <remove_chain+0x26>
 800263a:	69bb      	ldr	r3, [r7, #24]
 800263c:	695b      	ldr	r3, [r3, #20]
 800263e:	68ba      	ldr	r2, [r7, #8]
 8002640:	429a      	cmp	r2, r3
 8002642:	d301      	bcc.n	8002648 <remove_chain+0x2a>
 8002644:	2302      	movs	r3, #2
 8002646:	e04b      	b.n	80026e0 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst != 0 && (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d00c      	beq.n	8002668 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800264e:	f04f 32ff 	mov.w	r2, #4294967295
 8002652:	6879      	ldr	r1, [r7, #4]
 8002654:	69b8      	ldr	r0, [r7, #24]
 8002656:	f7ff fefb 	bl	8002450 <put_fat>
 800265a:	4603      	mov	r3, r0
 800265c:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800265e:	7ffb      	ldrb	r3, [r7, #31]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d001      	beq.n	8002668 <remove_chain+0x4a>
 8002664:	7ffb      	ldrb	r3, [r7, #31]
 8002666:	e03b      	b.n	80026e0 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8002668:	68b9      	ldr	r1, [r7, #8]
 800266a:	68f8      	ldr	r0, [r7, #12]
 800266c:	f7ff fe4b 	bl	8002306 <get_fat>
 8002670:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d031      	beq.n	80026dc <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	2b01      	cmp	r3, #1
 800267c:	d101      	bne.n	8002682 <remove_chain+0x64>
 800267e:	2302      	movs	r3, #2
 8002680:	e02e      	b.n	80026e0 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002688:	d101      	bne.n	800268e <remove_chain+0x70>
 800268a:	2301      	movs	r3, #1
 800268c:	e028      	b.n	80026e0 <remove_chain+0xc2>
		if (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800268e:	2200      	movs	r2, #0
 8002690:	68b9      	ldr	r1, [r7, #8]
 8002692:	69b8      	ldr	r0, [r7, #24]
 8002694:	f7ff fedc 	bl	8002450 <put_fat>
 8002698:	4603      	mov	r3, r0
 800269a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800269c:	7ffb      	ldrb	r3, [r7, #31]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d001      	beq.n	80026a6 <remove_chain+0x88>
 80026a2:	7ffb      	ldrb	r3, [r7, #31]
 80026a4:	e01c      	b.n	80026e0 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80026a6:	69bb      	ldr	r3, [r7, #24]
 80026a8:	691a      	ldr	r2, [r3, #16]
 80026aa:	69bb      	ldr	r3, [r7, #24]
 80026ac:	695b      	ldr	r3, [r3, #20]
 80026ae:	3b02      	subs	r3, #2
 80026b0:	429a      	cmp	r2, r3
 80026b2:	d20b      	bcs.n	80026cc <remove_chain+0xae>
			fs->free_clst++;
 80026b4:	69bb      	ldr	r3, [r7, #24]
 80026b6:	691b      	ldr	r3, [r3, #16]
 80026b8:	1c5a      	adds	r2, r3, #1
 80026ba:	69bb      	ldr	r3, [r7, #24]
 80026bc:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 80026be:	69bb      	ldr	r3, [r7, #24]
 80026c0:	791b      	ldrb	r3, [r3, #4]
 80026c2:	f043 0301 	orr.w	r3, r3, #1
 80026c6:	b2da      	uxtb	r2, r3
 80026c8:	69bb      	ldr	r3, [r7, #24]
 80026ca:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->pdrv, CTRL_TRIM, rt);		/* Inform device the data in the block is no longer needed */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80026cc:	697b      	ldr	r3, [r7, #20]
 80026ce:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80026d0:	69bb      	ldr	r3, [r7, #24]
 80026d2:	695b      	ldr	r3, [r3, #20]
 80026d4:	68ba      	ldr	r2, [r7, #8]
 80026d6:	429a      	cmp	r2, r3
 80026d8:	d3c6      	bcc.n	8002668 <remove_chain+0x4a>
 80026da:	e000      	b.n	80026de <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80026dc:	bf00      	nop
				}
			}
		}
	}
#endif
	return FR_OK;
 80026de:	2300      	movs	r3, #0
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3720      	adds	r7, #32
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}

080026e8 <create_chain>:

static DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FFOBJID* obj,		/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b088      	sub	sp, #32
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
 80026f0:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d10d      	bne.n	800271a <create_chain+0x32>
		scl = fs->last_clst;				/* Suggested cluster to start to find */
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	68db      	ldr	r3, [r3, #12]
 8002702:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8002704:	69bb      	ldr	r3, [r7, #24]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d004      	beq.n	8002714 <create_chain+0x2c>
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	695b      	ldr	r3, [r3, #20]
 800270e:	69ba      	ldr	r2, [r7, #24]
 8002710:	429a      	cmp	r2, r3
 8002712:	d31b      	bcc.n	800274c <create_chain+0x64>
 8002714:	2301      	movs	r3, #1
 8002716:	61bb      	str	r3, [r7, #24]
 8002718:	e018      	b.n	800274c <create_chain+0x64>
	}
	else {				/* Stretch a chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800271a:	6839      	ldr	r1, [r7, #0]
 800271c:	6878      	ldr	r0, [r7, #4]
 800271e:	f7ff fdf2 	bl	8002306 <get_fat>
 8002722:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Test for insanity */
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	2b01      	cmp	r3, #1
 8002728:	d801      	bhi.n	800272e <create_chain+0x46>
 800272a:	2301      	movs	r3, #1
 800272c:	e0a9      	b.n	8002882 <create_chain+0x19a>
		if (cs == 0xFFFFFFFF) return cs;	/* Test for disk error */
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002734:	d101      	bne.n	800273a <create_chain+0x52>
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	e0a3      	b.n	8002882 <create_chain+0x19a>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800273a:	693b      	ldr	r3, [r7, #16]
 800273c:	695b      	ldr	r3, [r3, #20]
 800273e:	68fa      	ldr	r2, [r7, #12]
 8002740:	429a      	cmp	r2, r3
 8002742:	d201      	bcs.n	8002748 <create_chain+0x60>
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	e09c      	b.n	8002882 <create_chain+0x19a>
		scl = clst;							/* Cluster to start to find */
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	61bb      	str	r3, [r7, #24]
	}
	if (fs->free_clst == 0) return 0;		/* No free cluster */
 800274c:	693b      	ldr	r3, [r7, #16]
 800274e:	691b      	ldr	r3, [r3, #16]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d101      	bne.n	8002758 <create_chain+0x70>
 8002754:	2300      	movs	r3, #0
 8002756:	e094      	b.n	8002882 <create_chain+0x19a>
			}
		}
	} else
#endif
	{	/* On the FAT/FAT32 volume */
		ncl = 0;
 8002758:	2300      	movs	r3, #0
 800275a:	61fb      	str	r3, [r7, #28]
		if (scl == clst) {						/* Stretching an existing chain? */
 800275c:	69ba      	ldr	r2, [r7, #24]
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	429a      	cmp	r2, r3
 8002762:	d129      	bne.n	80027b8 <create_chain+0xd0>
			ncl = scl + 1;						/* Test if next cluster is free */
 8002764:	69bb      	ldr	r3, [r7, #24]
 8002766:	3301      	adds	r3, #1
 8002768:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) ncl = 2;
 800276a:	693b      	ldr	r3, [r7, #16]
 800276c:	695b      	ldr	r3, [r3, #20]
 800276e:	69fa      	ldr	r2, [r7, #28]
 8002770:	429a      	cmp	r2, r3
 8002772:	d301      	bcc.n	8002778 <create_chain+0x90>
 8002774:	2302      	movs	r3, #2
 8002776:	61fb      	str	r3, [r7, #28]
			cs = get_fat(obj, ncl);				/* Get next cluster status */
 8002778:	69f9      	ldr	r1, [r7, #28]
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f7ff fdc3 	bl	8002306 <get_fat>
 8002780:	60f8      	str	r0, [r7, #12]
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* Test for error */
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	2b01      	cmp	r3, #1
 8002786:	d003      	beq.n	8002790 <create_chain+0xa8>
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800278e:	d101      	bne.n	8002794 <create_chain+0xac>
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	e076      	b.n	8002882 <create_chain+0x19a>
			if (cs != 0) {						/* Not free? */
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d00e      	beq.n	80027b8 <create_chain+0xd0>
				cs = fs->last_clst;				/* Start at suggested cluster if it is valid */
 800279a:	693b      	ldr	r3, [r7, #16]
 800279c:	68db      	ldr	r3, [r3, #12]
 800279e:	60fb      	str	r3, [r7, #12]
				if (cs >= 2 && cs < fs->n_fatent) scl = cs;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2b01      	cmp	r3, #1
 80027a4:	d906      	bls.n	80027b4 <create_chain+0xcc>
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	695b      	ldr	r3, [r3, #20]
 80027aa:	68fa      	ldr	r2, [r7, #12]
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d201      	bcs.n	80027b4 <create_chain+0xcc>
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	61bb      	str	r3, [r7, #24]
				ncl = 0;
 80027b4:	2300      	movs	r3, #0
 80027b6:	61fb      	str	r3, [r7, #28]
			}
		}
		if (ncl == 0) {	/* The new cluster cannot be contiguous and find another fragment */
 80027b8:	69fb      	ldr	r3, [r7, #28]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d129      	bne.n	8002812 <create_chain+0x12a>
			ncl = scl;	/* Start cluster */
 80027be:	69bb      	ldr	r3, [r7, #24]
 80027c0:	61fb      	str	r3, [r7, #28]
			for (;;) {
				ncl++;							/* Next cluster */
 80027c2:	69fb      	ldr	r3, [r7, #28]
 80027c4:	3301      	adds	r3, #1
 80027c6:	61fb      	str	r3, [r7, #28]
				if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80027c8:	693b      	ldr	r3, [r7, #16]
 80027ca:	695b      	ldr	r3, [r3, #20]
 80027cc:	69fa      	ldr	r2, [r7, #28]
 80027ce:	429a      	cmp	r2, r3
 80027d0:	d307      	bcc.n	80027e2 <create_chain+0xfa>
					ncl = 2;
 80027d2:	2302      	movs	r3, #2
 80027d4:	61fb      	str	r3, [r7, #28]
					if (ncl > scl) return 0;	/* No free cluster found? */
 80027d6:	69fa      	ldr	r2, [r7, #28]
 80027d8:	69bb      	ldr	r3, [r7, #24]
 80027da:	429a      	cmp	r2, r3
 80027dc:	d901      	bls.n	80027e2 <create_chain+0xfa>
 80027de:	2300      	movs	r3, #0
 80027e0:	e04f      	b.n	8002882 <create_chain+0x19a>
				}
				cs = get_fat(obj, ncl);			/* Get the cluster status */
 80027e2:	69f9      	ldr	r1, [r7, #28]
 80027e4:	6878      	ldr	r0, [r7, #4]
 80027e6:	f7ff fd8e 	bl	8002306 <get_fat>
 80027ea:	60f8      	str	r0, [r7, #12]
				if (cs == 0) break;				/* Found a free cluster? */
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d00e      	beq.n	8002810 <create_chain+0x128>
				if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* Test for error */
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2b01      	cmp	r3, #1
 80027f6:	d003      	beq.n	8002800 <create_chain+0x118>
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027fe:	d101      	bne.n	8002804 <create_chain+0x11c>
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	e03e      	b.n	8002882 <create_chain+0x19a>
				if (ncl == scl) return 0;		/* No free cluster found? */
 8002804:	69fa      	ldr	r2, [r7, #28]
 8002806:	69bb      	ldr	r3, [r7, #24]
 8002808:	429a      	cmp	r2, r3
 800280a:	d1da      	bne.n	80027c2 <create_chain+0xda>
 800280c:	2300      	movs	r3, #0
 800280e:	e038      	b.n	8002882 <create_chain+0x19a>
				if (cs == 0) break;				/* Found a free cluster? */
 8002810:	bf00      	nop
			}
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);		/* Mark the new cluster 'EOC' */
 8002812:	f04f 32ff 	mov.w	r2, #4294967295
 8002816:	69f9      	ldr	r1, [r7, #28]
 8002818:	6938      	ldr	r0, [r7, #16]
 800281a:	f7ff fe19 	bl	8002450 <put_fat>
 800281e:	4603      	mov	r3, r0
 8002820:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8002822:	7dfb      	ldrb	r3, [r7, #23]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d109      	bne.n	800283c <create_chain+0x154>
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d006      	beq.n	800283c <create_chain+0x154>
			res = put_fat(fs, clst, ncl);		/* Link it from the previous one if needed */
 800282e:	69fa      	ldr	r2, [r7, #28]
 8002830:	6839      	ldr	r1, [r7, #0]
 8002832:	6938      	ldr	r0, [r7, #16]
 8002834:	f7ff fe0c 	bl	8002450 <put_fat>
 8002838:	4603      	mov	r3, r0
 800283a:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800283c:	7dfb      	ldrb	r3, [r7, #23]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d116      	bne.n	8002870 <create_chain+0x188>
		fs->last_clst = ncl;
 8002842:	693b      	ldr	r3, [r7, #16]
 8002844:	69fa      	ldr	r2, [r7, #28]
 8002846:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	691a      	ldr	r2, [r3, #16]
 800284c:	693b      	ldr	r3, [r7, #16]
 800284e:	695b      	ldr	r3, [r3, #20]
 8002850:	3b02      	subs	r3, #2
 8002852:	429a      	cmp	r2, r3
 8002854:	d804      	bhi.n	8002860 <create_chain+0x178>
 8002856:	693b      	ldr	r3, [r7, #16]
 8002858:	691b      	ldr	r3, [r3, #16]
 800285a:	1e5a      	subs	r2, r3, #1
 800285c:	693b      	ldr	r3, [r7, #16]
 800285e:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	791b      	ldrb	r3, [r3, #4]
 8002864:	f043 0301 	orr.w	r3, r3, #1
 8002868:	b2da      	uxtb	r2, r3
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	711a      	strb	r2, [r3, #4]
 800286e:	e007      	b.n	8002880 <create_chain+0x198>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8002870:	7dfb      	ldrb	r3, [r7, #23]
 8002872:	2b01      	cmp	r3, #1
 8002874:	d102      	bne.n	800287c <create_chain+0x194>
 8002876:	f04f 33ff 	mov.w	r3, #4294967295
 800287a:	e000      	b.n	800287e <create_chain+0x196>
 800287c:	2301      	movs	r3, #1
 800287e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8002880:	69fb      	ldr	r3, [r7, #28]
}
 8002882:	4618      	mov	r0, r3
 8002884:	3720      	adds	r7, #32
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}

0800288a <dir_clear>:
#if !FF_FS_READONLY
static FRESULT dir_clear (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS *fs,		/* Filesystem object */
	DWORD clst		/* Directory table to clear */
)
{
 800288a:	b580      	push	{r7, lr}
 800288c:	b086      	sub	sp, #24
 800288e:	af00      	add	r7, sp, #0
 8002890:	6078      	str	r0, [r7, #4]
 8002892:	6039      	str	r1, [r7, #0]
	DWORD sect;
	UINT n, szb;
	BYTE *ibuf;


	if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8002894:	6878      	ldr	r0, [r7, #4]
 8002896:	f7ff fc40 	bl	800211a <sync_window>
 800289a:	4603      	mov	r3, r0
 800289c:	2b00      	cmp	r3, #0
 800289e:	d001      	beq.n	80028a4 <dir_clear+0x1a>
 80028a0:	2301      	movs	r3, #1
 80028a2:	e036      	b.n	8002912 <dir_clear+0x88>
	sect = clst2sect(fs, clst);		/* Top of the cluster */
 80028a4:	6839      	ldr	r1, [r7, #0]
 80028a6:	6878      	ldr	r0, [r7, #4]
 80028a8:	f7ff fd0e 	bl	80022c8 <clst2sect>
 80028ac:	6138      	str	r0, [r7, #16]
	fs->winsect = sect;				/* Set window to top of the cluster */
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	693a      	ldr	r2, [r7, #16]
 80028b2:	62da      	str	r2, [r3, #44]	; 0x2c
	mem_set(fs->win, 0, sizeof fs->win);	/* Clear window buffer */
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	3330      	adds	r3, #48	; 0x30
 80028b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028bc:	2100      	movs	r1, #0
 80028be:	4618      	mov	r0, r3
 80028c0:	f7ff fb85 	bl	8001fce <mem_set>
		for (n = 0; n < fs->csize && disk_write(fs->pdrv, ibuf, sect + n, szb) == RES_OK; n += szb) ;	/* Fill the cluster with 0 */
		ff_memfree(ibuf);
	} else
#endif
	{
		ibuf = fs->win; szb = 1;	/* Use window buffer (many single-sector writes may take a time) */
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	3330      	adds	r3, #48	; 0x30
 80028c8:	60fb      	str	r3, [r7, #12]
 80028ca:	2301      	movs	r3, #1
 80028cc:	60bb      	str	r3, [r7, #8]
		for (n = 0; n < fs->csize && disk_write(fs->pdrv, ibuf, sect + n, szb) == RES_OK; n += szb) ;	/* Fill the cluster with 0 */
 80028ce:	2300      	movs	r3, #0
 80028d0:	617b      	str	r3, [r7, #20]
 80028d2:	e003      	b.n	80028dc <dir_clear+0x52>
 80028d4:	697a      	ldr	r2, [r7, #20]
 80028d6:	68bb      	ldr	r3, [r7, #8]
 80028d8:	4413      	add	r3, r2
 80028da:	617b      	str	r3, [r7, #20]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	895b      	ldrh	r3, [r3, #10]
 80028e0:	461a      	mov	r2, r3
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	4293      	cmp	r3, r2
 80028e6:	d20b      	bcs.n	8002900 <dir_clear+0x76>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	7858      	ldrb	r0, [r3, #1]
 80028ec:	693a      	ldr	r2, [r7, #16]
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	441a      	add	r2, r3
 80028f2:	68bb      	ldr	r3, [r7, #8]
 80028f4:	68f9      	ldr	r1, [r7, #12]
 80028f6:	f7ff f87b 	bl	80019f0 <disk_write>
 80028fa:	4603      	mov	r3, r0
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d0e9      	beq.n	80028d4 <dir_clear+0x4a>
	}
	return (n == fs->csize) ? FR_OK : FR_DISK_ERR;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	895b      	ldrh	r3, [r3, #10]
 8002904:	461a      	mov	r2, r3
 8002906:	697b      	ldr	r3, [r7, #20]
 8002908:	4293      	cmp	r3, r2
 800290a:	bf14      	ite	ne
 800290c:	2301      	movne	r3, #1
 800290e:	2300      	moveq	r3, #0
 8002910:	b2db      	uxtb	r3, r3
}
 8002912:	4618      	mov	r0, r3
 8002914:	3718      	adds	r7, #24
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}

0800291a <dir_sdi>:

static FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800291a:	b580      	push	{r7, lr}
 800291c:	b086      	sub	sp, #24
 800291e:	af00      	add	r7, sp, #0
 8002920:	6078      	str	r0, [r7, #4]
 8002922:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((FF_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002930:	d204      	bcs.n	800293c <dir_sdi+0x22>
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	f003 031f 	and.w	r3, r3, #31
 8002938:	2b00      	cmp	r3, #0
 800293a:	d001      	beq.n	8002940 <dir_sdi+0x26>
		return FR_INT_ERR;
 800293c:	2302      	movs	r3, #2
 800293e:	e063      	b.n	8002a08 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	683a      	ldr	r2, [r7, #0]
 8002944:	611a      	str	r2, [r3, #16]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d106      	bne.n	8002960 <dir_sdi+0x46>
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	781b      	ldrb	r3, [r3, #0]
 8002956:	2b02      	cmp	r3, #2
 8002958:	d902      	bls.n	8002960 <dir_sdi+0x46>
		clst = fs->dirbase;
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800295e:	617b      	str	r3, [r7, #20]
		if (FF_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory on the FAT volume) */
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d10c      	bne.n	8002980 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir) return FR_INT_ERR;	/* Is index out of range? */
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	095b      	lsrs	r3, r3, #5
 800296a:	693a      	ldr	r2, [r7, #16]
 800296c:	8912      	ldrh	r2, [r2, #8]
 800296e:	4293      	cmp	r3, r2
 8002970:	d301      	bcc.n	8002976 <dir_sdi+0x5c>
 8002972:	2302      	movs	r3, #2
 8002974:	e048      	b.n	8002a08 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8002976:	693b      	ldr	r3, [r7, #16]
 8002978:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	619a      	str	r2, [r3, #24]
 800297e:	e029      	b.n	80029d4 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory on the FAT32/exFAT volume) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	895b      	ldrh	r3, [r3, #10]
 8002984:	025b      	lsls	r3, r3, #9
 8002986:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8002988:	e019      	b.n	80029be <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6979      	ldr	r1, [r7, #20]
 800298e:	4618      	mov	r0, r3
 8002990:	f7ff fcb9 	bl	8002306 <get_fat>
 8002994:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8002996:	697b      	ldr	r3, [r7, #20]
 8002998:	f1b3 3fff 	cmp.w	r3, #4294967295
 800299c:	d101      	bne.n	80029a2 <dir_sdi+0x88>
 800299e:	2301      	movs	r3, #1
 80029a0:	e032      	b.n	8002a08 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	2b01      	cmp	r3, #1
 80029a6:	d904      	bls.n	80029b2 <dir_sdi+0x98>
 80029a8:	693b      	ldr	r3, [r7, #16]
 80029aa:	695b      	ldr	r3, [r3, #20]
 80029ac:	697a      	ldr	r2, [r7, #20]
 80029ae:	429a      	cmp	r2, r3
 80029b0:	d301      	bcc.n	80029b6 <dir_sdi+0x9c>
 80029b2:	2302      	movs	r3, #2
 80029b4:	e028      	b.n	8002a08 <dir_sdi+0xee>
			ofs -= csz;
 80029b6:	683a      	ldr	r2, [r7, #0]
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	1ad3      	subs	r3, r2, r3
 80029bc:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80029be:	683a      	ldr	r2, [r7, #0]
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	429a      	cmp	r2, r3
 80029c4:	d2e1      	bcs.n	800298a <dir_sdi+0x70>
		}
		dp->sect = clst2sect(fs, clst);
 80029c6:	6979      	ldr	r1, [r7, #20]
 80029c8:	6938      	ldr	r0, [r7, #16]
 80029ca:	f7ff fc7d 	bl	80022c8 <clst2sect>
 80029ce:	4602      	mov	r2, r0
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	619a      	str	r2, [r3, #24]
	}
	dp->clust = clst;					/* Current cluster# */
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	697a      	ldr	r2, [r7, #20]
 80029d8:	615a      	str	r2, [r3, #20]
	if (dp->sect == 0) return FR_INT_ERR;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	699b      	ldr	r3, [r3, #24]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d101      	bne.n	80029e6 <dir_sdi+0xcc>
 80029e2:	2302      	movs	r3, #2
 80029e4:	e010      	b.n	8002a08 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	699a      	ldr	r2, [r3, #24]
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	0a5b      	lsrs	r3, r3, #9
 80029ee:	441a      	add	r2, r3
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	619a      	str	r2, [r3, #24]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a00:	441a      	add	r2, r3
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	61da      	str	r2, [r3, #28]

	return FR_OK;
 8002a06:	2300      	movs	r3, #0
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	3718      	adds	r7, #24
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}

08002a10 <dir_next>:

static FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,				/* Pointer to the directory object */
	int stretch				/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b086      	sub	sp, #24
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
 8002a18:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	613b      	str	r3, [r7, #16]


	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	691b      	ldr	r3, [r3, #16]
 8002a24:	3320      	adds	r3, #32
 8002a26:	60fb      	str	r3, [r7, #12]
	if (ofs >= (DWORD)((FF_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) dp->sect = 0;	/* Disable it if the offset reached the max value */
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002a2e:	d302      	bcc.n	8002a36 <dir_next+0x26>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2200      	movs	r2, #0
 8002a34:	619a      	str	r2, [r3, #24]
	if (dp->sect == 0) return FR_NO_FILE;	/* Report EOT if it has been disabled */
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	699b      	ldr	r3, [r3, #24]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d101      	bne.n	8002a42 <dir_next+0x32>
 8002a3e:	2304      	movs	r3, #4
 8002a40:	e078      	b.n	8002b34 <dir_next+0x124>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d166      	bne.n	8002b1a <dir_next+0x10a>
		dp->sect++;				/* Next sector */
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	699b      	ldr	r3, [r3, #24]
 8002a50:	1c5a      	adds	r2, r3, #1
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	619a      	str	r2, [r3, #24]

		if (dp->clust == 0) {	/* Static table */
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	695b      	ldr	r3, [r3, #20]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d10a      	bne.n	8002a74 <dir_next+0x64>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	095b      	lsrs	r3, r3, #5
 8002a62:	693a      	ldr	r2, [r7, #16]
 8002a64:	8912      	ldrh	r2, [r2, #8]
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d357      	bcc.n	8002b1a <dir_next+0x10a>
				dp->sect = 0; return FR_NO_FILE;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	619a      	str	r2, [r3, #24]
 8002a70:	2304      	movs	r3, #4
 8002a72:	e05f      	b.n	8002b34 <dir_next+0x124>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {	/* Cluster changed? */
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	0a5b      	lsrs	r3, r3, #9
 8002a78:	693a      	ldr	r2, [r7, #16]
 8002a7a:	8952      	ldrh	r2, [r2, #10]
 8002a7c:	3a01      	subs	r2, #1
 8002a7e:	4013      	ands	r3, r2
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d14a      	bne.n	8002b1a <dir_next+0x10a>
				clst = get_fat(&dp->obj, dp->clust);		/* Get next cluster */
 8002a84:	687a      	ldr	r2, [r7, #4]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	695b      	ldr	r3, [r3, #20]
 8002a8a:	4619      	mov	r1, r3
 8002a8c:	4610      	mov	r0, r2
 8002a8e:	f7ff fc3a 	bl	8002306 <get_fat>
 8002a92:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;			/* Internal error */
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	2b01      	cmp	r3, #1
 8002a98:	d801      	bhi.n	8002a9e <dir_next+0x8e>
 8002a9a:	2302      	movs	r3, #2
 8002a9c:	e04a      	b.n	8002b34 <dir_next+0x124>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8002a9e:	697b      	ldr	r3, [r7, #20]
 8002aa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002aa4:	d101      	bne.n	8002aaa <dir_next+0x9a>
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e044      	b.n	8002b34 <dir_next+0x124>
				if (clst >= fs->n_fatent) {					/* It reached end of dynamic table */
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	695b      	ldr	r3, [r3, #20]
 8002aae:	697a      	ldr	r2, [r7, #20]
 8002ab0:	429a      	cmp	r2, r3
 8002ab2:	d328      	bcc.n	8002b06 <dir_next+0xf6>
#if !FF_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d104      	bne.n	8002ac4 <dir_next+0xb4>
						dp->sect = 0; return FR_NO_FILE;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2200      	movs	r2, #0
 8002abe:	619a      	str	r2, [r3, #24]
 8002ac0:	2304      	movs	r3, #4
 8002ac2:	e037      	b.n	8002b34 <dir_next+0x124>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8002ac4:	687a      	ldr	r2, [r7, #4]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	695b      	ldr	r3, [r3, #20]
 8002aca:	4619      	mov	r1, r3
 8002acc:	4610      	mov	r0, r2
 8002ace:	f7ff fe0b 	bl	80026e8 <create_chain>
 8002ad2:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d101      	bne.n	8002ade <dir_next+0xce>
 8002ada:	2307      	movs	r3, #7
 8002adc:	e02a      	b.n	8002b34 <dir_next+0x124>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d101      	bne.n	8002ae8 <dir_next+0xd8>
 8002ae4:	2302      	movs	r3, #2
 8002ae6:	e025      	b.n	8002b34 <dir_next+0x124>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002aee:	d101      	bne.n	8002af4 <dir_next+0xe4>
 8002af0:	2301      	movs	r3, #1
 8002af2:	e01f      	b.n	8002b34 <dir_next+0x124>
					if (dir_clear(fs, clst) != FR_OK) return FR_DISK_ERR;	/* Clean up the stretched table */
 8002af4:	6979      	ldr	r1, [r7, #20]
 8002af6:	6938      	ldr	r0, [r7, #16]
 8002af8:	f7ff fec7 	bl	800288a <dir_clear>
 8002afc:	4603      	mov	r3, r0
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d001      	beq.n	8002b06 <dir_next+0xf6>
 8002b02:	2301      	movs	r3, #1
 8002b04:	e016      	b.n	8002b34 <dir_next+0x124>
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	697a      	ldr	r2, [r7, #20]
 8002b0a:	615a      	str	r2, [r3, #20]
				dp->sect = clst2sect(fs, clst);
 8002b0c:	6979      	ldr	r1, [r7, #20]
 8002b0e:	6938      	ldr	r0, [r7, #16]
 8002b10:	f7ff fbda 	bl	80022c8 <clst2sect>
 8002b14:	4602      	mov	r2, r0
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	619a      	str	r2, [r3, #24]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	68fa      	ldr	r2, [r7, #12]
 8002b1e:	611a      	str	r2, [r3, #16]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8002b20:	693b      	ldr	r3, [r7, #16]
 8002b22:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b2c:	441a      	add	r2, r3
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	61da      	str	r2, [r3, #28]

	return FR_OK;
 8002b32:	2300      	movs	r3, #0
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	3718      	adds	r7, #24
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}

08002b3c <dir_alloc>:

static FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,				/* Pointer to the directory object */
	UINT nent				/* Number of contiguous entries to allocate */
)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b086      	sub	sp, #24
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
 8002b44:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8002b4c:	2100      	movs	r1, #0
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	f7ff fee3 	bl	800291a <dir_sdi>
 8002b54:	4603      	mov	r3, r0
 8002b56:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8002b58:	7dfb      	ldrb	r3, [r7, #23]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d12b      	bne.n	8002bb6 <dir_alloc+0x7a>
		n = 0;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	699b      	ldr	r3, [r3, #24]
 8002b66:	4619      	mov	r1, r3
 8002b68:	68f8      	ldr	r0, [r7, #12]
 8002b6a:	f7ff fb12 	bl	8002192 <move_window>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8002b72:	7dfb      	ldrb	r3, [r7, #23]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d11d      	bne.n	8002bb4 <dir_alloc+0x78>
#if FF_FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	69db      	ldr	r3, [r3, #28]
 8002b7c:	781b      	ldrb	r3, [r3, #0]
 8002b7e:	2be5      	cmp	r3, #229	; 0xe5
 8002b80:	d004      	beq.n	8002b8c <dir_alloc+0x50>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	69db      	ldr	r3, [r3, #28]
 8002b86:	781b      	ldrb	r3, [r3, #0]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d107      	bne.n	8002b9c <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8002b8c:	693b      	ldr	r3, [r7, #16]
 8002b8e:	3301      	adds	r3, #1
 8002b90:	613b      	str	r3, [r7, #16]
 8002b92:	693a      	ldr	r2, [r7, #16]
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	429a      	cmp	r2, r3
 8002b98:	d102      	bne.n	8002ba0 <dir_alloc+0x64>
 8002b9a:	e00c      	b.n	8002bb6 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8002ba0:	2101      	movs	r1, #1
 8002ba2:	6878      	ldr	r0, [r7, #4]
 8002ba4:	f7ff ff34 	bl	8002a10 <dir_next>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8002bac:	7dfb      	ldrb	r3, [r7, #23]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d0d7      	beq.n	8002b62 <dir_alloc+0x26>
 8002bb2:	e000      	b.n	8002bb6 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8002bb4:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8002bb6:	7dfb      	ldrb	r3, [r7, #23]
 8002bb8:	2b04      	cmp	r3, #4
 8002bba:	d101      	bne.n	8002bc0 <dir_alloc+0x84>
 8002bbc:	2307      	movs	r3, #7
 8002bbe:	75fb      	strb	r3, [r7, #23]
	return res;
 8002bc0:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	3718      	adds	r7, #24
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}

08002bca <ld_clust>:

static DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,			/* Pointer to the fs object */
	const BYTE* dir		/* Pointer to the key entry */
)
{
 8002bca:	b580      	push	{r7, lr}
 8002bcc:	b084      	sub	sp, #16
 8002bce:	af00      	add	r7, sp, #0
 8002bd0:	6078      	str	r0, [r7, #4]
 8002bd2:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	331a      	adds	r3, #26
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f7ff f955 	bl	8001e88 <ld_word>
 8002bde:	4603      	mov	r3, r0
 8002be0:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	781b      	ldrb	r3, [r3, #0]
 8002be6:	2b03      	cmp	r3, #3
 8002be8:	d109      	bne.n	8002bfe <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	3314      	adds	r3, #20
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f7ff f94a 	bl	8001e88 <ld_word>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	041b      	lsls	r3, r3, #16
 8002bf8:	68fa      	ldr	r2, [r7, #12]
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8002bfe:	68fb      	ldr	r3, [r7, #12]
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	3710      	adds	r7, #16
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}

08002c08 <st_clust>:
static void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b084      	sub	sp, #16
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	60f8      	str	r0, [r7, #12]
 8002c10:	60b9      	str	r1, [r7, #8]
 8002c12:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	331a      	adds	r3, #26
 8002c18:	687a      	ldr	r2, [r7, #4]
 8002c1a:	b292      	uxth	r2, r2
 8002c1c:	4611      	mov	r1, r2
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f7ff f96d 	bl	8001efe <st_word>
	if (fs->fs_type == FS_FAT32) {
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	2b03      	cmp	r3, #3
 8002c2a:	d109      	bne.n	8002c40 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	f103 0214 	add.w	r2, r3, #20
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	0c1b      	lsrs	r3, r3, #16
 8002c36:	b29b      	uxth	r3, r3
 8002c38:	4619      	mov	r1, r3
 8002c3a:	4610      	mov	r0, r2
 8002c3c:	f7ff f95f 	bl	8001efe <st_word>
	}
}
 8002c40:	bf00      	nop
 8002c42:	3710      	adds	r7, #16
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bd80      	pop	{r7, pc}

08002c48 <dir_read>:

static FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b086      	sub	sp, #24
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
 8002c50:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8002c52:	2304      	movs	r3, #4
 8002c54:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	613b      	str	r3, [r7, #16]
	BYTE attr, b;
#if FF_USE_LFN
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 8002c5c:	e03c      	b.n	8002cd8 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	699b      	ldr	r3, [r3, #24]
 8002c62:	4619      	mov	r1, r3
 8002c64:	6938      	ldr	r0, [r7, #16]
 8002c66:	f7ff fa94 	bl	8002192 <move_window>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8002c6e:	7dfb      	ldrb	r3, [r7, #23]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d136      	bne.n	8002ce2 <dir_read+0x9a>
		b = dp->dir[DIR_Name];	/* Test for the entry type */
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	69db      	ldr	r3, [r3, #28]
 8002c78:	781b      	ldrb	r3, [r3, #0]
 8002c7a:	73fb      	strb	r3, [r7, #15]
		if (b == 0) {
 8002c7c:	7bfb      	ldrb	r3, [r7, #15]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d102      	bne.n	8002c88 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8002c82:	2304      	movs	r3, #4
 8002c84:	75fb      	strb	r3, [r7, #23]
 8002c86:	e031      	b.n	8002cec <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT/FAT32 volume */
			dp->obj.attr = attr = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	69db      	ldr	r3, [r3, #28]
 8002c8c:	330b      	adds	r3, #11
 8002c8e:	781b      	ldrb	r3, [r3, #0]
 8002c90:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002c94:	73bb      	strb	r3, [r7, #14]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	7bba      	ldrb	r2, [r7, #14]
 8002c9a:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (b != DDEM && b != '.' && attr != AM_LFN && (int)((attr & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 8002c9c:	7bfb      	ldrb	r3, [r7, #15]
 8002c9e:	2be5      	cmp	r3, #229	; 0xe5
 8002ca0:	d011      	beq.n	8002cc6 <dir_read+0x7e>
 8002ca2:	7bfb      	ldrb	r3, [r7, #15]
 8002ca4:	2b2e      	cmp	r3, #46	; 0x2e
 8002ca6:	d00e      	beq.n	8002cc6 <dir_read+0x7e>
 8002ca8:	7bbb      	ldrb	r3, [r7, #14]
 8002caa:	2b0f      	cmp	r3, #15
 8002cac:	d00b      	beq.n	8002cc6 <dir_read+0x7e>
 8002cae:	7bbb      	ldrb	r3, [r7, #14]
 8002cb0:	f023 0320 	bic.w	r3, r3, #32
 8002cb4:	2b08      	cmp	r3, #8
 8002cb6:	bf0c      	ite	eq
 8002cb8:	2301      	moveq	r3, #1
 8002cba:	2300      	movne	r3, #0
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	461a      	mov	r2, r3
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d00f      	beq.n	8002ce6 <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 8002cc6:	2100      	movs	r1, #0
 8002cc8:	6878      	ldr	r0, [r7, #4]
 8002cca:	f7ff fea1 	bl	8002a10 <dir_next>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8002cd2:	7dfb      	ldrb	r3, [r7, #23]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d108      	bne.n	8002cea <dir_read+0xa2>
	while (dp->sect) {
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	699b      	ldr	r3, [r3, #24]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d1be      	bne.n	8002c5e <dir_read+0x16>
 8002ce0:	e004      	b.n	8002cec <dir_read+0xa4>
		if (res != FR_OK) break;
 8002ce2:	bf00      	nop
 8002ce4:	e002      	b.n	8002cec <dir_read+0xa4>
				break;
 8002ce6:	bf00      	nop
 8002ce8:	e000      	b.n	8002cec <dir_read+0xa4>
		if (res != FR_OK) break;
 8002cea:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8002cec:	7dfb      	ldrb	r3, [r7, #23]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d002      	beq.n	8002cf8 <dir_read+0xb0>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	619a      	str	r2, [r3, #24]
	return res;
 8002cf8:	7dfb      	ldrb	r3, [r7, #23]
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	3718      	adds	r7, #24
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}

08002d02 <dir_find>:
/*-----------------------------------------------------------------------*/

static FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp					/* Pointer to the directory object with the file name */
)
{
 8002d02:	b580      	push	{r7, lr}
 8002d04:	b086      	sub	sp, #24
 8002d06:	af00      	add	r7, sp, #0
 8002d08:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	613b      	str	r3, [r7, #16]
	BYTE c;
#if FF_USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8002d10:	2100      	movs	r1, #0
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	f7ff fe01 	bl	800291a <dir_sdi>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8002d1c:	7dfb      	ldrb	r3, [r7, #23]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d001      	beq.n	8002d26 <dir_find+0x24>
 8002d22:	7dfb      	ldrb	r3, [r7, #23]
 8002d24:	e03e      	b.n	8002da4 <dir_find+0xa2>
	/* On the FAT/FAT32 volume */
#if FF_USE_LFN
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	699b      	ldr	r3, [r3, #24]
 8002d2a:	4619      	mov	r1, r3
 8002d2c:	6938      	ldr	r0, [r7, #16]
 8002d2e:	f7ff fa30 	bl	8002192 <move_window>
 8002d32:	4603      	mov	r3, r0
 8002d34:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8002d36:	7dfb      	ldrb	r3, [r7, #23]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d12f      	bne.n	8002d9c <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	69db      	ldr	r3, [r3, #28]
 8002d40:	781b      	ldrb	r3, [r3, #0]
 8002d42:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8002d44:	7bfb      	ldrb	r3, [r7, #15]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d102      	bne.n	8002d50 <dir_find+0x4e>
 8002d4a:	2304      	movs	r3, #4
 8002d4c:	75fb      	strb	r3, [r7, #23]
 8002d4e:	e028      	b.n	8002da2 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	69db      	ldr	r3, [r3, #28]
 8002d54:	330b      	adds	r3, #11
 8002d56:	781b      	ldrb	r3, [r3, #0]
 8002d58:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002d5c:	b2da      	uxtb	r2, r3
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	69db      	ldr	r3, [r3, #28]
 8002d66:	330b      	adds	r3, #11
 8002d68:	781b      	ldrb	r3, [r3, #0]
 8002d6a:	f003 0308 	and.w	r3, r3, #8
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d10a      	bne.n	8002d88 <dir_find+0x86>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	69d8      	ldr	r0, [r3, #28]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	3320      	adds	r3, #32
 8002d7a:	220b      	movs	r2, #11
 8002d7c:	4619      	mov	r1, r3
 8002d7e:	f7ff f940 	bl	8002002 <mem_cmp>
 8002d82:	4603      	mov	r3, r0
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d00b      	beq.n	8002da0 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8002d88:	2100      	movs	r1, #0
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f7ff fe40 	bl	8002a10 <dir_next>
 8002d90:	4603      	mov	r3, r0
 8002d92:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8002d94:	7dfb      	ldrb	r3, [r7, #23]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d0c5      	beq.n	8002d26 <dir_find+0x24>
 8002d9a:	e002      	b.n	8002da2 <dir_find+0xa0>
		if (res != FR_OK) break;
 8002d9c:	bf00      	nop
 8002d9e:	e000      	b.n	8002da2 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8002da0:	bf00      	nop

	return res;
 8002da2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	3718      	adds	r7, #24
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}

08002dac <dir_register>:
/*-----------------------------------------------------------------------*/

static FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp						/* Target directory with object name to be created */
)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b084      	sub	sp, #16
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8002dba:	2101      	movs	r1, #1
 8002dbc:	6878      	ldr	r0, [r7, #4]
 8002dbe:	f7ff febd 	bl	8002b3c <dir_alloc>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8002dc6:	7bfb      	ldrb	r3, [r7, #15]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d11c      	bne.n	8002e06 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	699b      	ldr	r3, [r3, #24]
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	68b8      	ldr	r0, [r7, #8]
 8002dd4:	f7ff f9dd 	bl	8002192 <move_window>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8002ddc:	7bfb      	ldrb	r3, [r7, #15]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d111      	bne.n	8002e06 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	69db      	ldr	r3, [r3, #28]
 8002de6:	2220      	movs	r2, #32
 8002de8:	2100      	movs	r1, #0
 8002dea:	4618      	mov	r0, r3
 8002dec:	f7ff f8ef 	bl	8001fce <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	69d8      	ldr	r0, [r3, #28]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	3320      	adds	r3, #32
 8002df8:	220b      	movs	r2, #11
 8002dfa:	4619      	mov	r1, r3
 8002dfc:	f7ff f8c6 	bl	8001f8c <mem_cpy>
#if FF_USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	2201      	movs	r2, #1
 8002e04:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8002e06:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	3710      	adds	r7, #16
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd80      	pop	{r7, pc}

08002e10 <get_fileinfo>:

static void get_fileinfo (
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno		/* Pointer to the file information to be filled */
)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b086      	sub	sp, #24
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
 8002e18:	6039      	str	r1, [r7, #0]
#else
	TCHAR c;
#endif


	fno->fname[0] = 0;			/* Invaidate file info */
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	725a      	strb	r2, [r3, #9]
	if (dp->sect == 0) return;	/* Exit if read pointer has reached end of directory */
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	699b      	ldr	r3, [r3, #24]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d052      	beq.n	8002ece <get_fileinfo+0xbe>
		fno->fname[di] = 0;	/* Terminate the LFN */
		if (!dp->dir[DIR_NTres]) fno->altname[0] = 0;	/* Altname is not needed if neither LFN nor case info is exist. */
	}

#else	/* Non-LFN configuration */
	si = di = 0;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	613b      	str	r3, [r7, #16]
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	617b      	str	r3, [r7, #20]
	while (si < 11) {		/* Copy name body and extension */
 8002e30:	e021      	b.n	8002e76 <get_fileinfo+0x66>
		c = (TCHAR)dp->dir[si++];
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	69da      	ldr	r2, [r3, #28]
 8002e36:	697b      	ldr	r3, [r7, #20]
 8002e38:	1c59      	adds	r1, r3, #1
 8002e3a:	6179      	str	r1, [r7, #20]
 8002e3c:	4413      	add	r3, r2
 8002e3e:	781b      	ldrb	r3, [r3, #0]
 8002e40:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;		/* Skip padding spaces */
 8002e42:	7bfb      	ldrb	r3, [r7, #15]
 8002e44:	2b20      	cmp	r3, #32
 8002e46:	d100      	bne.n	8002e4a <get_fileinfo+0x3a>
 8002e48:	e015      	b.n	8002e76 <get_fileinfo+0x66>
		if (c == RDDEM) c = DDEM;	/* Restore replaced DDEM character */
 8002e4a:	7bfb      	ldrb	r3, [r7, #15]
 8002e4c:	2b05      	cmp	r3, #5
 8002e4e:	d101      	bne.n	8002e54 <get_fileinfo+0x44>
 8002e50:	23e5      	movs	r3, #229	; 0xe5
 8002e52:	73fb      	strb	r3, [r7, #15]
		if (si == 9) fno->fname[di++] = '.';/* Insert a . if extension is exist */
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	2b09      	cmp	r3, #9
 8002e58:	d106      	bne.n	8002e68 <get_fileinfo+0x58>
 8002e5a:	693b      	ldr	r3, [r7, #16]
 8002e5c:	1c5a      	adds	r2, r3, #1
 8002e5e:	613a      	str	r2, [r7, #16]
 8002e60:	683a      	ldr	r2, [r7, #0]
 8002e62:	4413      	add	r3, r2
 8002e64:	222e      	movs	r2, #46	; 0x2e
 8002e66:	725a      	strb	r2, [r3, #9]
		fno->fname[di++] = c;
 8002e68:	693b      	ldr	r3, [r7, #16]
 8002e6a:	1c5a      	adds	r2, r3, #1
 8002e6c:	613a      	str	r2, [r7, #16]
 8002e6e:	683a      	ldr	r2, [r7, #0]
 8002e70:	4413      	add	r3, r2
 8002e72:	7bfa      	ldrb	r2, [r7, #15]
 8002e74:	725a      	strb	r2, [r3, #9]
	while (si < 11) {		/* Copy name body and extension */
 8002e76:	697b      	ldr	r3, [r7, #20]
 8002e78:	2b0a      	cmp	r3, #10
 8002e7a:	d9da      	bls.n	8002e32 <get_fileinfo+0x22>
	}
	fno->fname[di] = 0;
 8002e7c:	683a      	ldr	r2, [r7, #0]
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	4413      	add	r3, r2
 8002e82:	3309      	adds	r3, #9
 8002e84:	2200      	movs	r2, #0
 8002e86:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];					/* Attribute */
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	69db      	ldr	r3, [r3, #28]
 8002e8c:	7ada      	ldrb	r2, [r3, #11]
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);		/* Size */
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	69db      	ldr	r3, [r3, #28]
 8002e96:	331c      	adds	r3, #28
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f7ff f80d 	bl	8001eb8 <ld_dword>
 8002e9e:	4602      	mov	r2, r0
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	601a      	str	r2, [r3, #0]
	fno->ftime = ld_word(dp->dir + DIR_ModTime + 0);	/* Time */
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	69db      	ldr	r3, [r3, #28]
 8002ea8:	3316      	adds	r3, #22
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f7fe ffec 	bl	8001e88 <ld_word>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	461a      	mov	r2, r3
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	80da      	strh	r2, [r3, #6]
	fno->fdate = ld_word(dp->dir + DIR_ModTime + 2);	/* Date */
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	69db      	ldr	r3, [r3, #28]
 8002ebc:	3318      	adds	r3, #24
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f7fe ffe2 	bl	8001e88 <ld_word>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	461a      	mov	r2, r3
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	809a      	strh	r2, [r3, #4]
 8002ecc:	e000      	b.n	8002ed0 <get_fileinfo+0xc0>
	if (dp->sect == 0) return;	/* Exit if read pointer has reached end of directory */
 8002ece:	bf00      	nop
}
 8002ed0:	3718      	adds	r7, #24
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}
	...

08002ed8 <create_name>:

static FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,					/* Pointer to the directory object */
	const TCHAR** path			/* Pointer to pointer to the segment in the path string */
)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b08a      	sub	sp, #40	; 0x28
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
 8002ee0:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	617b      	str	r3, [r7, #20]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	3320      	adds	r3, #32
 8002eec:	613b      	str	r3, [r7, #16]
	mem_set(sfn, ' ', 11);
 8002eee:	220b      	movs	r2, #11
 8002ef0:	2120      	movs	r1, #32
 8002ef2:	6938      	ldr	r0, [r7, #16]
 8002ef4:	f7ff f86b 	bl	8001fce <mem_set>
	si = i = 0; ni = 8;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	61bb      	str	r3, [r7, #24]
 8002efc:	69bb      	ldr	r3, [r7, #24]
 8002efe:	61fb      	str	r3, [r7, #28]
 8002f00:	2308      	movs	r3, #8
 8002f02:	623b      	str	r3, [r7, #32]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];				/* Get a byte */
 8002f04:	69fb      	ldr	r3, [r7, #28]
 8002f06:	1c5a      	adds	r2, r3, #1
 8002f08:	61fa      	str	r2, [r7, #28]
 8002f0a:	697a      	ldr	r2, [r7, #20]
 8002f0c:	4413      	add	r3, r2
 8002f0e:	781b      	ldrb	r3, [r3, #0]
 8002f10:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (c <= ' ') break; 			/* Break if end of the path name */
 8002f14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002f18:	2b20      	cmp	r3, #32
 8002f1a:	d97c      	bls.n	8003016 <create_name+0x13e>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8002f1c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002f20:	2b2f      	cmp	r3, #47	; 0x2f
 8002f22:	d007      	beq.n	8002f34 <create_name+0x5c>
 8002f24:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002f28:	2b5c      	cmp	r3, #92	; 0x5c
 8002f2a:	d110      	bne.n	8002f4e <create_name+0x76>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8002f2c:	e002      	b.n	8002f34 <create_name+0x5c>
 8002f2e:	69fb      	ldr	r3, [r7, #28]
 8002f30:	3301      	adds	r3, #1
 8002f32:	61fb      	str	r3, [r7, #28]
 8002f34:	697a      	ldr	r2, [r7, #20]
 8002f36:	69fb      	ldr	r3, [r7, #28]
 8002f38:	4413      	add	r3, r2
 8002f3a:	781b      	ldrb	r3, [r3, #0]
 8002f3c:	2b2f      	cmp	r3, #47	; 0x2f
 8002f3e:	d0f6      	beq.n	8002f2e <create_name+0x56>
 8002f40:	697a      	ldr	r2, [r7, #20]
 8002f42:	69fb      	ldr	r3, [r7, #28]
 8002f44:	4413      	add	r3, r2
 8002f46:	781b      	ldrb	r3, [r3, #0]
 8002f48:	2b5c      	cmp	r3, #92	; 0x5c
 8002f4a:	d0f0      	beq.n	8002f2e <create_name+0x56>
			break;
 8002f4c:	e064      	b.n	8003018 <create_name+0x140>
		}
		if (c == '.' || i >= ni) {		/* End of body or field overflow? */
 8002f4e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002f52:	2b2e      	cmp	r3, #46	; 0x2e
 8002f54:	d003      	beq.n	8002f5e <create_name+0x86>
 8002f56:	69ba      	ldr	r2, [r7, #24]
 8002f58:	6a3b      	ldr	r3, [r7, #32]
 8002f5a:	429a      	cmp	r2, r3
 8002f5c:	d30d      	bcc.n	8002f7a <create_name+0xa2>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Field overflow or invalid dot? */
 8002f5e:	6a3b      	ldr	r3, [r7, #32]
 8002f60:	2b0b      	cmp	r3, #11
 8002f62:	d003      	beq.n	8002f6c <create_name+0x94>
 8002f64:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002f68:	2b2e      	cmp	r3, #46	; 0x2e
 8002f6a:	d001      	beq.n	8002f70 <create_name+0x98>
 8002f6c:	2306      	movs	r3, #6
 8002f6e:	e06f      	b.n	8003050 <create_name+0x178>
			i = 8; ni = 11;				/* Enter file extension field */
 8002f70:	2308      	movs	r3, #8
 8002f72:	61bb      	str	r3, [r7, #24]
 8002f74:	230b      	movs	r3, #11
 8002f76:	623b      	str	r3, [r7, #32]
			continue;
 8002f78:	e04c      	b.n	8003014 <create_name+0x13c>
#elif FF_CODE_PAGE < 900
		if (c >= 0x80) {				/* Is SBC extended character? */
			c = ExCvt[c & 0x7F];		/* To upper SBC extended character */
		}
#endif
		if (dbc_1st(c)) {				/* Check if it is a DBC 1st byte */
 8002f7a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f7ff f881 	bl	8002086 <dbc_1st>
 8002f84:	4603      	mov	r3, r0
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d024      	beq.n	8002fd4 <create_name+0xfc>
			d = (BYTE)p[si++];			/* Get 2nd byte */
 8002f8a:	69fb      	ldr	r3, [r7, #28]
 8002f8c:	1c5a      	adds	r2, r3, #1
 8002f8e:	61fa      	str	r2, [r7, #28]
 8002f90:	697a      	ldr	r2, [r7, #20]
 8002f92:	4413      	add	r3, r2
 8002f94:	781b      	ldrb	r3, [r3, #0]
 8002f96:	73fb      	strb	r3, [r7, #15]
			if (!dbc_2nd(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
 8002f98:	7bfb      	ldrb	r3, [r7, #15]
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	f7ff f893 	bl	80020c6 <dbc_2nd>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d004      	beq.n	8002fb0 <create_name+0xd8>
 8002fa6:	6a3b      	ldr	r3, [r7, #32]
 8002fa8:	3b01      	subs	r3, #1
 8002faa:	69ba      	ldr	r2, [r7, #24]
 8002fac:	429a      	cmp	r2, r3
 8002fae:	d301      	bcc.n	8002fb4 <create_name+0xdc>
 8002fb0:	2306      	movs	r3, #6
 8002fb2:	e04d      	b.n	8003050 <create_name+0x178>
			sfn[i++] = c;
 8002fb4:	69bb      	ldr	r3, [r7, #24]
 8002fb6:	1c5a      	adds	r2, r3, #1
 8002fb8:	61ba      	str	r2, [r7, #24]
 8002fba:	693a      	ldr	r2, [r7, #16]
 8002fbc:	4413      	add	r3, r2
 8002fbe:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8002fc2:	701a      	strb	r2, [r3, #0]
			sfn[i++] = d;
 8002fc4:	69bb      	ldr	r3, [r7, #24]
 8002fc6:	1c5a      	adds	r2, r3, #1
 8002fc8:	61ba      	str	r2, [r7, #24]
 8002fca:	693a      	ldr	r2, [r7, #16]
 8002fcc:	4413      	add	r3, r2
 8002fce:	7bfa      	ldrb	r2, [r7, #15]
 8002fd0:	701a      	strb	r2, [r3, #0]
 8002fd2:	e797      	b.n	8002f04 <create_name+0x2c>
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8002fd4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002fd8:	4619      	mov	r1, r3
 8002fda:	481f      	ldr	r0, [pc, #124]	; (8003058 <create_name+0x180>)
 8002fdc:	f7ff f838 	bl	8002050 <chk_chr>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d001      	beq.n	8002fea <create_name+0x112>
 8002fe6:	2306      	movs	r3, #6
 8002fe8:	e032      	b.n	8003050 <create_name+0x178>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8002fea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002fee:	2b60      	cmp	r3, #96	; 0x60
 8002ff0:	d908      	bls.n	8003004 <create_name+0x12c>
 8002ff2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002ff6:	2b7a      	cmp	r3, #122	; 0x7a
 8002ff8:	d804      	bhi.n	8003004 <create_name+0x12c>
 8002ffa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002ffe:	3b20      	subs	r3, #32
 8003000:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			sfn[i++] = c;
 8003004:	69bb      	ldr	r3, [r7, #24]
 8003006:	1c5a      	adds	r2, r3, #1
 8003008:	61ba      	str	r2, [r7, #24]
 800300a:	693a      	ldr	r2, [r7, #16]
 800300c:	4413      	add	r3, r2
 800300e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003012:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];				/* Get a byte */
 8003014:	e776      	b.n	8002f04 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8003016:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8003018:	697a      	ldr	r2, [r7, #20]
 800301a:	69fb      	ldr	r3, [r7, #28]
 800301c:	441a      	add	r2, r3
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8003022:	69bb      	ldr	r3, [r7, #24]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d101      	bne.n	800302c <create_name+0x154>
 8003028:	2306      	movs	r3, #6
 800302a:	e011      	b.n	8003050 <create_name+0x178>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800302c:	693b      	ldr	r3, [r7, #16]
 800302e:	781b      	ldrb	r3, [r3, #0]
 8003030:	2be5      	cmp	r3, #229	; 0xe5
 8003032:	d102      	bne.n	800303a <create_name+0x162>
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	2205      	movs	r2, #5
 8003038:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800303a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800303e:	2b20      	cmp	r3, #32
 8003040:	d801      	bhi.n	8003046 <create_name+0x16e>
 8003042:	2204      	movs	r2, #4
 8003044:	e000      	b.n	8003048 <create_name+0x170>
 8003046:	2200      	movs	r2, #0
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	330b      	adds	r3, #11
 800304c:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800304e:	2300      	movs	r3, #0
#endif /* FF_USE_LFN */
}
 8003050:	4618      	mov	r0, r3
 8003052:	3728      	adds	r7, #40	; 0x28
 8003054:	46bd      	mov	sp, r7
 8003056:	bd80      	pop	{r7, pc}
 8003058:	0800998c 	.word	0x0800998c

0800305c <follow_path>:

static FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,					/* Directory object to return last directory and found object */
	const TCHAR* path			/* Full-path string to find a file or directory */
)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b086      	sub	sp, #24
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
 8003064:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	FATFS *fs = dp->obj.fs;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	613b      	str	r3, [r7, #16]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		dp->obj.sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800306c:	e002      	b.n	8003074 <follow_path+0x18>
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	3301      	adds	r3, #1
 8003072:	603b      	str	r3, [r7, #0]
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	781b      	ldrb	r3, [r3, #0]
 8003078:	2b2f      	cmp	r3, #47	; 0x2f
 800307a:	d0f8      	beq.n	800306e <follow_path+0x12>
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	781b      	ldrb	r3, [r3, #0]
 8003080:	2b5c      	cmp	r3, #92	; 0x5c
 8003082:	d0f4      	beq.n	800306e <follow_path+0x12>
		dp->obj.sclust = 0;					/* Start from root directory */
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2200      	movs	r2, #0
 8003088:	609a      	str	r2, [r3, #8]
		dp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	781b      	ldrb	r3, [r3, #0]
 800308e:	2b1f      	cmp	r3, #31
 8003090:	d80a      	bhi.n	80030a8 <follow_path+0x4c>
		dp->fn[NSFLAG] = NS_NONAME;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2280      	movs	r2, #128	; 0x80
 8003096:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
		res = dir_sdi(dp, 0);
 800309a:	2100      	movs	r1, #0
 800309c:	6878      	ldr	r0, [r7, #4]
 800309e:	f7ff fc3c 	bl	800291a <dir_sdi>
 80030a2:	4603      	mov	r3, r0
 80030a4:	75fb      	strb	r3, [r7, #23]
 80030a6:	e043      	b.n	8003130 <follow_path+0xd4>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80030a8:	463b      	mov	r3, r7
 80030aa:	4619      	mov	r1, r3
 80030ac:	6878      	ldr	r0, [r7, #4]
 80030ae:	f7ff ff13 	bl	8002ed8 <create_name>
 80030b2:	4603      	mov	r3, r0
 80030b4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80030b6:	7dfb      	ldrb	r3, [r7, #23]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d134      	bne.n	8003126 <follow_path+0xca>
			res = dir_find(dp);				/* Find an object with the segment name */
 80030bc:	6878      	ldr	r0, [r7, #4]
 80030be:	f7ff fe20 	bl	8002d02 <dir_find>
 80030c2:	4603      	mov	r3, r0
 80030c4:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80030cc:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) {				/* Failed to find the object */
 80030ce:	7dfb      	ldrb	r3, [r7, #23]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d00a      	beq.n	80030ea <follow_path+0x8e>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80030d4:	7dfb      	ldrb	r3, [r7, #23]
 80030d6:	2b04      	cmp	r3, #4
 80030d8:	d127      	bne.n	800312a <follow_path+0xce>
					if (FF_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80030da:	7bfb      	ldrb	r3, [r7, #15]
 80030dc:	f003 0304 	and.w	r3, r3, #4
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d122      	bne.n	800312a <follow_path+0xce>
 80030e4:	2305      	movs	r3, #5
 80030e6:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80030e8:	e01f      	b.n	800312a <follow_path+0xce>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80030ea:	7bfb      	ldrb	r3, [r7, #15]
 80030ec:	f003 0304 	and.w	r3, r3, #4
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d11c      	bne.n	800312e <follow_path+0xd2>
			/* Get into the sub-directory */
			if (!(dp->obj.attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	799b      	ldrb	r3, [r3, #6]
 80030f8:	f003 0310 	and.w	r3, r3, #16
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d102      	bne.n	8003106 <follow_path+0xaa>
				res = FR_NO_PATH; break;
 8003100:	2305      	movs	r3, #5
 8003102:	75fb      	strb	r3, [r7, #23]
 8003104:	e014      	b.n	8003130 <follow_path+0xd4>
				dp->obj.c_ofs = dp->blk_ofs;
				init_alloc_info(fs, &dp->obj);	/* Open next directory */
			} else
#endif
			{
				dp->obj.sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	691b      	ldr	r3, [r3, #16]
 8003110:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003114:	4413      	add	r3, r2
 8003116:	4619      	mov	r1, r3
 8003118:	6938      	ldr	r0, [r7, #16]
 800311a:	f7ff fd56 	bl	8002bca <ld_clust>
 800311e:	4602      	mov	r2, r0
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8003124:	e7c0      	b.n	80030a8 <follow_path+0x4c>
			if (res != FR_OK) break;
 8003126:	bf00      	nop
 8003128:	e002      	b.n	8003130 <follow_path+0xd4>
				break;
 800312a:	bf00      	nop
 800312c:	e000      	b.n	8003130 <follow_path+0xd4>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800312e:	bf00      	nop
			}
		}
	}

	return res;
 8003130:	7dfb      	ldrb	r3, [r7, #23]
}
 8003132:	4618      	mov	r0, r3
 8003134:	3718      	adds	r7, #24
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}

0800313a <get_ldnumber>:
/*-----------------------------------------------------------------------*/

static int get_ldnumber (	/* Returns logical drive number (-1:invalid drive number or null pointer) */
	const TCHAR** path		/* Pointer to pointer to the path name */
)
{
 800313a:	b480      	push	{r7}
 800313c:	b089      	sub	sp, #36	; 0x24
 800313e:	af00      	add	r7, sp, #0
 8003140:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	TCHAR tc;
	int i, vol = -1;
 8003142:	f04f 33ff 	mov.w	r3, #4294967295
 8003146:	617b      	str	r3, [r7, #20]
#if FF_STR_VOLUME_ID		/* Find string volume ID */
	const char *sp;
	char c;
#endif

	tt = tp = *path;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	613b      	str	r3, [r7, #16]
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	61fb      	str	r3, [r7, #28]
	if (!tp) return vol;	/* Invalid path name? */
 8003152:	693b      	ldr	r3, [r7, #16]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d101      	bne.n	800315c <get_ldnumber+0x22>
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	e02d      	b.n	80031b8 <get_ldnumber+0x7e>
	do tc = *tt++; while ((UINT)tc >= (FF_USE_LFN ? ' ' : '!') && tc != ':');	/* Find a colon in the path */
 800315c:	69fb      	ldr	r3, [r7, #28]
 800315e:	1c5a      	adds	r2, r3, #1
 8003160:	61fa      	str	r2, [r7, #28]
 8003162:	781b      	ldrb	r3, [r3, #0]
 8003164:	73fb      	strb	r3, [r7, #15]
 8003166:	7bfb      	ldrb	r3, [r7, #15]
 8003168:	2b20      	cmp	r3, #32
 800316a:	d902      	bls.n	8003172 <get_ldnumber+0x38>
 800316c:	7bfb      	ldrb	r3, [r7, #15]
 800316e:	2b3a      	cmp	r3, #58	; 0x3a
 8003170:	d1f4      	bne.n	800315c <get_ldnumber+0x22>

	if (tc == ':') {	/* DOS/Windows style volume ID? */
 8003172:	7bfb      	ldrb	r3, [r7, #15]
 8003174:	2b3a      	cmp	r3, #58	; 0x3a
 8003176:	d11c      	bne.n	80031b2 <get_ldnumber+0x78>
		i = FF_VOLUMES;
 8003178:	2301      	movs	r3, #1
 800317a:	61bb      	str	r3, [r7, #24]
		if (IsDigit(*tp) && tp + 2 == tt) {	/* Is there a numeric volume ID + colon? */
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	781b      	ldrb	r3, [r3, #0]
 8003180:	2b2f      	cmp	r3, #47	; 0x2f
 8003182:	d90c      	bls.n	800319e <get_ldnumber+0x64>
 8003184:	693b      	ldr	r3, [r7, #16]
 8003186:	781b      	ldrb	r3, [r3, #0]
 8003188:	2b39      	cmp	r3, #57	; 0x39
 800318a:	d808      	bhi.n	800319e <get_ldnumber+0x64>
 800318c:	693b      	ldr	r3, [r7, #16]
 800318e:	3302      	adds	r3, #2
 8003190:	69fa      	ldr	r2, [r7, #28]
 8003192:	429a      	cmp	r2, r3
 8003194:	d103      	bne.n	800319e <get_ldnumber+0x64>
			i = (int)*tp - '0';	/* Get the LD number */
 8003196:	693b      	ldr	r3, [r7, #16]
 8003198:	781b      	ldrb	r3, [r3, #0]
 800319a:	3b30      	subs	r3, #48	; 0x30
 800319c:	61bb      	str	r3, [r7, #24]
					if (IsLower(tc)) tc -= 0x20;
				} while (c && (TCHAR)c == tc);
			} while ((c || tp != tt) && ++i < FF_VOLUMES);	/* Repeat for each id until pattern match */
		}
#endif
		if (i < FF_VOLUMES) {	/* If a volume ID is found, get the drive number and strip it */
 800319e:	69bb      	ldr	r3, [r7, #24]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	dc04      	bgt.n	80031ae <get_ldnumber+0x74>
			vol = i;		/* Drive number */
 80031a4:	69bb      	ldr	r3, [r7, #24]
 80031a6:	617b      	str	r3, [r7, #20]
			*path = tt;		/* Snip the drive prefix off */
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	69fa      	ldr	r2, [r7, #28]
 80031ac:	601a      	str	r2, [r3, #0]
		}
		return vol;
 80031ae:	697b      	ldr	r3, [r7, #20]
 80031b0:	e002      	b.n	80031b8 <get_ldnumber+0x7e>
#endif
	/* No drive prefix is found */
#if FF_FS_RPATH != 0
	vol = CurrVol;	/* Default drive is current drive */
#else
	vol = 0;		/* Default drive is 0 */
 80031b2:	2300      	movs	r3, #0
 80031b4:	617b      	str	r3, [r7, #20]
#endif
	return vol;		/* Return the default drive */
 80031b6:	697b      	ldr	r3, [r7, #20]
}
 80031b8:	4618      	mov	r0, r3
 80031ba:	3724      	adds	r7, #36	; 0x24
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr

080031c4 <check_fs>:

static BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,			/* Filesystem object */
	DWORD sect			/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b082      	sub	sp, #8
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
 80031cc:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2200      	movs	r2, #0
 80031d2:	70da      	strb	r2, [r3, #3]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	f04f 32ff 	mov.w	r2, #4294967295
 80031da:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80031dc:	6839      	ldr	r1, [r7, #0]
 80031de:	6878      	ldr	r0, [r7, #4]
 80031e0:	f7fe ffd7 	bl	8002192 <move_window>
 80031e4:	4603      	mov	r3, r0
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d001      	beq.n	80031ee <check_fs+0x2a>
 80031ea:	2304      	movs	r3, #4
 80031ec:	e038      	b.n	8003260 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always here regardless of the sector size) */
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	3330      	adds	r3, #48	; 0x30
 80031f2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80031f6:	4618      	mov	r0, r3
 80031f8:	f7fe fe46 	bl	8001e88 <ld_word>
 80031fc:	4603      	mov	r3, r0
 80031fe:	461a      	mov	r2, r3
 8003200:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8003204:	429a      	cmp	r2, r3
 8003206:	d001      	beq.n	800320c <check_fs+0x48>
 8003208:	2303      	movs	r3, #3
 800320a:	e029      	b.n	8003260 <check_fs+0x9c>

#if FF_FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;	/* Check if exFAT VBR */
#endif
	if (fs->win[BS_JmpBoot] == 0xE9 || fs->win[BS_JmpBoot] == 0xEB || fs->win[BS_JmpBoot] == 0xE8) {	/* Valid JumpBoot code? */
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003212:	2be9      	cmp	r3, #233	; 0xe9
 8003214:	d009      	beq.n	800322a <check_fs+0x66>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800321c:	2beb      	cmp	r3, #235	; 0xeb
 800321e:	d004      	beq.n	800322a <check_fs+0x66>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003226:	2be8      	cmp	r3, #232	; 0xe8
 8003228:	d119      	bne.n	800325e <check_fs+0x9a>
		if (!mem_cmp(fs->win + BS_FilSysType, "FAT", 3)) return 0;		/* Is it an FAT VBR? */
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	3330      	adds	r3, #48	; 0x30
 800322e:	3336      	adds	r3, #54	; 0x36
 8003230:	2203      	movs	r2, #3
 8003232:	490d      	ldr	r1, [pc, #52]	; (8003268 <check_fs+0xa4>)
 8003234:	4618      	mov	r0, r3
 8003236:	f7fe fee4 	bl	8002002 <mem_cmp>
 800323a:	4603      	mov	r3, r0
 800323c:	2b00      	cmp	r3, #0
 800323e:	d101      	bne.n	8003244 <check_fs+0x80>
 8003240:	2300      	movs	r3, #0
 8003242:	e00d      	b.n	8003260 <check_fs+0x9c>
		if (!mem_cmp(fs->win + BS_FilSysType32, "FAT32", 5)) return 0;	/* Is it an FAT32 VBR? */
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	3330      	adds	r3, #48	; 0x30
 8003248:	3352      	adds	r3, #82	; 0x52
 800324a:	2205      	movs	r2, #5
 800324c:	4907      	ldr	r1, [pc, #28]	; (800326c <check_fs+0xa8>)
 800324e:	4618      	mov	r0, r3
 8003250:	f7fe fed7 	bl	8002002 <mem_cmp>
 8003254:	4603      	mov	r3, r0
 8003256:	2b00      	cmp	r3, #0
 8003258:	d101      	bne.n	800325e <check_fs+0x9a>
 800325a:	2300      	movs	r3, #0
 800325c:	e000      	b.n	8003260 <check_fs+0x9c>
	}
	return 2;	/* Valid BS but not FAT */
 800325e:	2302      	movs	r3, #2
}
 8003260:	4618      	mov	r0, r3
 8003262:	3708      	adds	r7, #8
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}
 8003268:	0800999c 	.word	0x0800999c
 800326c:	080099a0 	.word	0x080099a0

08003270 <find_volume>:
static FRESULT find_volume (	/* FR_OK(0): successful, !=0: an error occurred */
	const TCHAR** path,			/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,				/* Pointer to pointer to the found filesystem object */
	BYTE mode					/* !=0: Check write protection for write access */
)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b096      	sub	sp, #88	; 0x58
 8003274:	af00      	add	r7, sp, #0
 8003276:	60f8      	str	r0, [r7, #12]
 8003278:	60b9      	str	r1, [r7, #8]
 800327a:	4613      	mov	r3, r2
 800327c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800327e:	68bb      	ldr	r3, [r7, #8]
 8003280:	2200      	movs	r2, #0
 8003282:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8003284:	68f8      	ldr	r0, [r7, #12]
 8003286:	f7ff ff58 	bl	800313a <get_ldnumber>
 800328a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800328c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800328e:	2b00      	cmp	r3, #0
 8003290:	da01      	bge.n	8003296 <find_volume+0x26>
 8003292:	230b      	movs	r3, #11
 8003294:	e238      	b.n	8003708 <find_volume+0x498>

	/* Check if the filesystem object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the filesystem object */
 8003296:	4aa8      	ldr	r2, [pc, #672]	; (8003538 <find_volume+0x2c8>)
 8003298:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800329a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800329e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the filesystem object available? */
 80032a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d101      	bne.n	80032aa <find_volume+0x3a>
 80032a6:	230c      	movs	r3, #12
 80032a8:	e22e      	b.n	8003708 <find_volume+0x498>
#if FF_FS_REENTRANT
	if (!lock_fs(fs)) return FR_TIMEOUT;	/* Lock the volume */
#endif
	*rfs = fs;							/* Return pointer to the filesystem object */
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80032ae:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80032b0:	79fb      	ldrb	r3, [r7, #7]
 80032b2:	f023 0301 	bic.w	r3, r3, #1
 80032b6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type != 0) {				/* If the volume has been mounted */
 80032b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032ba:	781b      	ldrb	r3, [r3, #0]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d01a      	beq.n	80032f6 <find_volume+0x86>
		stat = disk_status(fs->pdrv);
 80032c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032c2:	785b      	ldrb	r3, [r3, #1]
 80032c4:	4618      	mov	r0, r3
 80032c6:	f7fe fb13 	bl	80018f0 <disk_status>
 80032ca:	4603      	mov	r3, r0
 80032cc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80032d0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80032d4:	f003 0301 	and.w	r3, r3, #1
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d10c      	bne.n	80032f6 <find_volume+0x86>
			if (!FF_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80032dc:	79fb      	ldrb	r3, [r7, #7]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d007      	beq.n	80032f2 <find_volume+0x82>
 80032e2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80032e6:	f003 0304 	and.w	r3, r3, #4
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d001      	beq.n	80032f2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 80032ee:	230a      	movs	r3, #10
 80032f0:	e20a      	b.n	8003708 <find_volume+0x498>
			}
			return FR_OK;				/* The filesystem object is valid */
 80032f2:	2300      	movs	r3, #0
 80032f4:	e208      	b.n	8003708 <find_volume+0x498>
	}

	/* The filesystem object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the filesystem object) */

	fs->fs_type = 0;					/* Clear the filesystem object */
 80032f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032f8:	2200      	movs	r2, #0
 80032fa:	701a      	strb	r2, [r3, #0]
	fs->pdrv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80032fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032fe:	b2da      	uxtb	r2, r3
 8003300:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003302:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->pdrv);	/* Initialize the physical drive */
 8003304:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003306:	785b      	ldrb	r3, [r3, #1]
 8003308:	4618      	mov	r0, r3
 800330a:	f7fe fa07 	bl	800171c <disk_initialize>
 800330e:	4603      	mov	r3, r0
 8003310:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8003314:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003318:	f003 0301 	and.w	r3, r3, #1
 800331c:	2b00      	cmp	r3, #0
 800331e:	d001      	beq.n	8003324 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8003320:	2303      	movs	r3, #3
 8003322:	e1f1      	b.n	8003708 <find_volume+0x498>
	}
	if (!FF_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8003324:	79fb      	ldrb	r3, [r7, #7]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d007      	beq.n	800333a <find_volume+0xca>
 800332a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800332e:	f003 0304 	and.w	r3, r3, #4
 8003332:	2b00      	cmp	r3, #0
 8003334:	d001      	beq.n	800333a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8003336:	230a      	movs	r3, #10
 8003338:	e1e6      	b.n	8003708 <find_volume+0x498>
	if (disk_ioctl(fs->pdrv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > FF_MAX_SS || SS(fs) < FF_MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK (MBR) and SFD (w/o partition). */
	bsect = 0;
 800333a:	2300      	movs	r3, #0
 800333c:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800333e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003340:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003342:	f7ff ff3f 	bl	80031c4 <check_fs>
 8003346:	4603      	mov	r3, r0
 8003348:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800334c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003350:	2b02      	cmp	r3, #2
 8003352:	d14b      	bne.n	80033ec <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8003354:	2300      	movs	r3, #0
 8003356:	643b      	str	r3, [r7, #64]	; 0x40
 8003358:	e01f      	b.n	800339a <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800335a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800335c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8003360:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003362:	011b      	lsls	r3, r3, #4
 8003364:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8003368:	4413      	add	r3, r2
 800336a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800336c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800336e:	3304      	adds	r3, #4
 8003370:	781b      	ldrb	r3, [r3, #0]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d006      	beq.n	8003384 <find_volume+0x114>
 8003376:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003378:	3308      	adds	r3, #8
 800337a:	4618      	mov	r0, r3
 800337c:	f7fe fd9c 	bl	8001eb8 <ld_dword>
 8003380:	4602      	mov	r2, r0
 8003382:	e000      	b.n	8003386 <find_volume+0x116>
 8003384:	2200      	movs	r2, #0
 8003386:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003388:	009b      	lsls	r3, r3, #2
 800338a:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800338e:	440b      	add	r3, r1
 8003390:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8003394:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003396:	3301      	adds	r3, #1
 8003398:	643b      	str	r3, [r7, #64]	; 0x40
 800339a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800339c:	2b03      	cmp	r3, #3
 800339e:	d9dc      	bls.n	800335a <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80033a0:	2300      	movs	r3, #0
 80033a2:	643b      	str	r3, [r7, #64]	; 0x40
		if (i != 0) i--;
 80033a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d002      	beq.n	80033b0 <find_volume+0x140>
 80033aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033ac:	3b01      	subs	r3, #1
 80033ae:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80033b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033b2:	009b      	lsls	r3, r3, #2
 80033b4:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80033b8:	4413      	add	r3, r2
 80033ba:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80033be:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80033c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d005      	beq.n	80033d2 <find_volume+0x162>
 80033c6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80033c8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80033ca:	f7ff fefb 	bl	80031c4 <check_fs>
 80033ce:	4603      	mov	r3, r0
 80033d0:	e000      	b.n	80033d4 <find_volume+0x164>
 80033d2:	2303      	movs	r3, #3
 80033d4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80033d8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80033dc:	2b01      	cmp	r3, #1
 80033de:	d905      	bls.n	80033ec <find_volume+0x17c>
 80033e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033e2:	3301      	adds	r3, #1
 80033e4:	643b      	str	r3, [r7, #64]	; 0x40
 80033e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033e8:	2b03      	cmp	r3, #3
 80033ea:	d9e1      	bls.n	80033b0 <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80033ec:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80033f0:	2b04      	cmp	r3, #4
 80033f2:	d101      	bne.n	80033f8 <find_volume+0x188>
 80033f4:	2301      	movs	r3, #1
 80033f6:	e187      	b.n	8003708 <find_volume+0x498>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80033f8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	d901      	bls.n	8003404 <find_volume+0x194>
 8003400:	230d      	movs	r3, #13
 8003402:	e181      	b.n	8003708 <find_volume+0x498>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* FF_FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8003404:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003406:	3330      	adds	r3, #48	; 0x30
 8003408:	330b      	adds	r3, #11
 800340a:	4618      	mov	r0, r3
 800340c:	f7fe fd3c 	bl	8001e88 <ld_word>
 8003410:	4603      	mov	r3, r0
 8003412:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003416:	d001      	beq.n	800341c <find_volume+0x1ac>
 8003418:	230d      	movs	r3, #13
 800341a:	e175      	b.n	8003708 <find_volume+0x498>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800341c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800341e:	3330      	adds	r3, #48	; 0x30
 8003420:	3316      	adds	r3, #22
 8003422:	4618      	mov	r0, r3
 8003424:	f7fe fd30 	bl	8001e88 <ld_word>
 8003428:	4603      	mov	r3, r0
 800342a:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800342c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800342e:	2b00      	cmp	r3, #0
 8003430:	d106      	bne.n	8003440 <find_volume+0x1d0>
 8003432:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003434:	3330      	adds	r3, #48	; 0x30
 8003436:	3324      	adds	r3, #36	; 0x24
 8003438:	4618      	mov	r0, r3
 800343a:	f7fe fd3d 	bl	8001eb8 <ld_dword>
 800343e:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8003440:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003442:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003444:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8003446:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003448:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 800344c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800344e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8003450:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003452:	789b      	ldrb	r3, [r3, #2]
 8003454:	2b01      	cmp	r3, #1
 8003456:	d005      	beq.n	8003464 <find_volume+0x1f4>
 8003458:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800345a:	789b      	ldrb	r3, [r3, #2]
 800345c:	2b02      	cmp	r3, #2
 800345e:	d001      	beq.n	8003464 <find_volume+0x1f4>
 8003460:	230d      	movs	r3, #13
 8003462:	e151      	b.n	8003708 <find_volume+0x498>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8003464:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003466:	789b      	ldrb	r3, [r3, #2]
 8003468:	461a      	mov	r2, r3
 800346a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800346c:	fb02 f303 	mul.w	r3, r2, r3
 8003470:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8003472:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003474:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003478:	b29a      	uxth	r2, r3
 800347a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800347c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800347e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003480:	895b      	ldrh	r3, [r3, #10]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d008      	beq.n	8003498 <find_volume+0x228>
 8003486:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003488:	895b      	ldrh	r3, [r3, #10]
 800348a:	461a      	mov	r2, r3
 800348c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800348e:	895b      	ldrh	r3, [r3, #10]
 8003490:	3b01      	subs	r3, #1
 8003492:	4013      	ands	r3, r2
 8003494:	2b00      	cmp	r3, #0
 8003496:	d001      	beq.n	800349c <find_volume+0x22c>
 8003498:	230d      	movs	r3, #13
 800349a:	e135      	b.n	8003708 <find_volume+0x498>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800349c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800349e:	3330      	adds	r3, #48	; 0x30
 80034a0:	3311      	adds	r3, #17
 80034a2:	4618      	mov	r0, r3
 80034a4:	f7fe fcf0 	bl	8001e88 <ld_word>
 80034a8:	4603      	mov	r3, r0
 80034aa:	461a      	mov	r2, r3
 80034ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034ae:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80034b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034b2:	891b      	ldrh	r3, [r3, #8]
 80034b4:	f003 030f 	and.w	r3, r3, #15
 80034b8:	b29b      	uxth	r3, r3
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d001      	beq.n	80034c2 <find_volume+0x252>
 80034be:	230d      	movs	r3, #13
 80034c0:	e122      	b.n	8003708 <find_volume+0x498>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80034c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034c4:	3330      	adds	r3, #48	; 0x30
 80034c6:	3313      	adds	r3, #19
 80034c8:	4618      	mov	r0, r3
 80034ca:	f7fe fcdd 	bl	8001e88 <ld_word>
 80034ce:	4603      	mov	r3, r0
 80034d0:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80034d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d106      	bne.n	80034e6 <find_volume+0x276>
 80034d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034da:	3330      	adds	r3, #48	; 0x30
 80034dc:	3320      	adds	r3, #32
 80034de:	4618      	mov	r0, r3
 80034e0:	f7fe fcea 	bl	8001eb8 <ld_dword>
 80034e4:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80034e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034e8:	3330      	adds	r3, #48	; 0x30
 80034ea:	330e      	adds	r3, #14
 80034ec:	4618      	mov	r0, r3
 80034ee:	f7fe fccb 	bl	8001e88 <ld_word>
 80034f2:	4603      	mov	r3, r0
 80034f4:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80034f6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d101      	bne.n	8003500 <find_volume+0x290>
 80034fc:	230d      	movs	r3, #13
 80034fe:	e103      	b.n	8003708 <find_volume+0x498>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8003500:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8003502:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003504:	4413      	add	r3, r2
 8003506:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003508:	8912      	ldrh	r2, [r2, #8]
 800350a:	0912      	lsrs	r2, r2, #4
 800350c:	b292      	uxth	r2, r2
 800350e:	4413      	add	r3, r2
 8003510:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8003512:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003514:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003516:	429a      	cmp	r2, r3
 8003518:	d201      	bcs.n	800351e <find_volume+0x2ae>
 800351a:	230d      	movs	r3, #13
 800351c:	e0f4      	b.n	8003708 <find_volume+0x498>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800351e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003520:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003522:	1ad3      	subs	r3, r2, r3
 8003524:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003526:	8952      	ldrh	r2, [r2, #10]
 8003528:	fbb3 f3f2 	udiv	r3, r3, r2
 800352c:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800352e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003530:	2b00      	cmp	r3, #0
 8003532:	d103      	bne.n	800353c <find_volume+0x2cc>
 8003534:	230d      	movs	r3, #13
 8003536:	e0e7      	b.n	8003708 <find_volume+0x498>
 8003538:	20000238 	.word	0x20000238
		fmt = 0;
 800353c:	2300      	movs	r3, #0
 800353e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT32) fmt = FS_FAT32;
 8003542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003544:	4a72      	ldr	r2, [pc, #456]	; (8003710 <find_volume+0x4a0>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d802      	bhi.n	8003550 <find_volume+0x2e0>
 800354a:	2303      	movs	r3, #3
 800354c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8003550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003552:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8003556:	4293      	cmp	r3, r2
 8003558:	d802      	bhi.n	8003560 <find_volume+0x2f0>
 800355a:	2302      	movs	r3, #2
 800355c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8003560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003562:	f640 72f5 	movw	r2, #4085	; 0xff5
 8003566:	4293      	cmp	r3, r2
 8003568:	d802      	bhi.n	8003570 <find_volume+0x300>
 800356a:	2301      	movs	r3, #1
 800356c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (fmt == 0) return FR_NO_FILESYSTEM;
 8003570:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003574:	2b00      	cmp	r3, #0
 8003576:	d101      	bne.n	800357c <find_volume+0x30c>
 8003578:	230d      	movs	r3, #13
 800357a:	e0c5      	b.n	8003708 <find_volume+0x498>

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800357c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800357e:	1c9a      	adds	r2, r3, #2
 8003580:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003582:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8003584:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003586:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003588:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800358a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800358c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800358e:	441a      	add	r2, r3
 8003590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003592:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8003594:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003596:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003598:	441a      	add	r2, r3
 800359a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800359c:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 800359e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80035a2:	2b03      	cmp	r3, #3
 80035a4:	d11e      	bne.n	80035e4 <find_volume+0x374>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80035a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035a8:	3330      	adds	r3, #48	; 0x30
 80035aa:	332a      	adds	r3, #42	; 0x2a
 80035ac:	4618      	mov	r0, r3
 80035ae:	f7fe fc6b 	bl	8001e88 <ld_word>
 80035b2:	4603      	mov	r3, r0
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d001      	beq.n	80035bc <find_volume+0x34c>
 80035b8:	230d      	movs	r3, #13
 80035ba:	e0a5      	b.n	8003708 <find_volume+0x498>
			if (fs->n_rootdir != 0) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80035bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035be:	891b      	ldrh	r3, [r3, #8]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d001      	beq.n	80035c8 <find_volume+0x358>
 80035c4:	230d      	movs	r3, #13
 80035c6:	e09f      	b.n	8003708 <find_volume+0x498>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80035c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035ca:	3330      	adds	r3, #48	; 0x30
 80035cc:	332c      	adds	r3, #44	; 0x2c
 80035ce:	4618      	mov	r0, r3
 80035d0:	f7fe fc72 	bl	8001eb8 <ld_dword>
 80035d4:	4602      	mov	r2, r0
 80035d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035d8:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80035da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035dc:	695b      	ldr	r3, [r3, #20]
 80035de:	009b      	lsls	r3, r3, #2
 80035e0:	647b      	str	r3, [r7, #68]	; 0x44
 80035e2:	e01f      	b.n	8003624 <find_volume+0x3b4>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 80035e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035e6:	891b      	ldrh	r3, [r3, #8]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d101      	bne.n	80035f0 <find_volume+0x380>
 80035ec:	230d      	movs	r3, #13
 80035ee:	e08b      	b.n	8003708 <find_volume+0x498>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80035f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035f2:	6a1a      	ldr	r2, [r3, #32]
 80035f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80035f6:	441a      	add	r2, r3
 80035f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035fa:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80035fc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003600:	2b02      	cmp	r3, #2
 8003602:	d103      	bne.n	800360c <find_volume+0x39c>
 8003604:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003606:	695b      	ldr	r3, [r3, #20]
 8003608:	005b      	lsls	r3, r3, #1
 800360a:	e00a      	b.n	8003622 <find_volume+0x3b2>
 800360c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800360e:	695a      	ldr	r2, [r3, #20]
 8003610:	4613      	mov	r3, r2
 8003612:	005b      	lsls	r3, r3, #1
 8003614:	4413      	add	r3, r2
 8003616:	085a      	lsrs	r2, r3, #1
 8003618:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800361a:	695b      	ldr	r3, [r3, #20]
 800361c:	f003 0301 	and.w	r3, r3, #1
 8003620:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8003622:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8003624:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003626:	699a      	ldr	r2, [r3, #24]
 8003628:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800362a:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800362e:	0a5b      	lsrs	r3, r3, #9
 8003630:	429a      	cmp	r2, r3
 8003632:	d201      	bcs.n	8003638 <find_volume+0x3c8>
 8003634:	230d      	movs	r3, #13
 8003636:	e067      	b.n	8003708 <find_volume+0x498>

#if !FF_FS_READONLY
		/* Get FSInfo if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8003638:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800363a:	f04f 32ff 	mov.w	r2, #4294967295
 800363e:	611a      	str	r2, [r3, #16]
 8003640:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003642:	691a      	ldr	r2, [r3, #16]
 8003644:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003646:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8003648:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800364a:	2280      	movs	r2, #128	; 0x80
 800364c:	711a      	strb	r2, [r3, #4]
#if (FF_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Allow to update FSInfo only if BPB_FSInfo32 == 1 */
 800364e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003652:	2b03      	cmp	r3, #3
 8003654:	d149      	bne.n	80036ea <find_volume+0x47a>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8003656:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003658:	3330      	adds	r3, #48	; 0x30
 800365a:	3330      	adds	r3, #48	; 0x30
 800365c:	4618      	mov	r0, r3
 800365e:	f7fe fc13 	bl	8001e88 <ld_word>
 8003662:	4603      	mov	r3, r0
 8003664:	2b01      	cmp	r3, #1
 8003666:	d140      	bne.n	80036ea <find_volume+0x47a>
			&& move_window(fs, bsect + 1) == FR_OK)
 8003668:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800366a:	3301      	adds	r3, #1
 800366c:	4619      	mov	r1, r3
 800366e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003670:	f7fe fd8f 	bl	8002192 <move_window>
 8003674:	4603      	mov	r3, r0
 8003676:	2b00      	cmp	r3, #0
 8003678:	d137      	bne.n	80036ea <find_volume+0x47a>
		{
			fs->fsi_flag = 0;
 800367a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800367c:	2200      	movs	r2, #0
 800367e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSInfo data if available */
 8003680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003682:	3330      	adds	r3, #48	; 0x30
 8003684:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8003688:	4618      	mov	r0, r3
 800368a:	f7fe fbfd 	bl	8001e88 <ld_word>
 800368e:	4603      	mov	r3, r0
 8003690:	461a      	mov	r2, r3
 8003692:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8003696:	429a      	cmp	r2, r3
 8003698:	d127      	bne.n	80036ea <find_volume+0x47a>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800369a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800369c:	3330      	adds	r3, #48	; 0x30
 800369e:	4618      	mov	r0, r3
 80036a0:	f7fe fc0a 	bl	8001eb8 <ld_dword>
 80036a4:	4602      	mov	r2, r0
 80036a6:	4b1b      	ldr	r3, [pc, #108]	; (8003714 <find_volume+0x4a4>)
 80036a8:	429a      	cmp	r2, r3
 80036aa:	d11e      	bne.n	80036ea <find_volume+0x47a>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80036ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036ae:	3330      	adds	r3, #48	; 0x30
 80036b0:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80036b4:	4618      	mov	r0, r3
 80036b6:	f7fe fbff 	bl	8001eb8 <ld_dword>
 80036ba:	4602      	mov	r2, r0
 80036bc:	4b16      	ldr	r3, [pc, #88]	; (8003718 <find_volume+0x4a8>)
 80036be:	429a      	cmp	r2, r3
 80036c0:	d113      	bne.n	80036ea <find_volume+0x47a>
			{
#if (FF_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80036c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036c4:	3330      	adds	r3, #48	; 0x30
 80036c6:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80036ca:	4618      	mov	r0, r3
 80036cc:	f7fe fbf4 	bl	8001eb8 <ld_dword>
 80036d0:	4602      	mov	r2, r0
 80036d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036d4:	611a      	str	r2, [r3, #16]
#endif
#if (FF_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80036d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036d8:	3330      	adds	r3, #48	; 0x30
 80036da:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 80036de:	4618      	mov	r0, r3
 80036e0:	f7fe fbea 	bl	8001eb8 <ld_dword>
 80036e4:	4602      	mov	r2, r0
 80036e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036e8:	60da      	str	r2, [r3, #12]
		}
#endif	/* (FF_FS_NOFSINFO & 3) != 3 */
#endif	/* !FF_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80036ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036ec:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80036f0:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* Volume mount ID */
 80036f2:	4b0a      	ldr	r3, [pc, #40]	; (800371c <find_volume+0x4ac>)
 80036f4:	881b      	ldrh	r3, [r3, #0]
 80036f6:	3301      	adds	r3, #1
 80036f8:	b29a      	uxth	r2, r3
 80036fa:	4b08      	ldr	r3, [pc, #32]	; (800371c <find_volume+0x4ac>)
 80036fc:	801a      	strh	r2, [r3, #0]
 80036fe:	4b07      	ldr	r3, [pc, #28]	; (800371c <find_volume+0x4ac>)
 8003700:	881a      	ldrh	r2, [r3, #0]
 8003702:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003704:	80da      	strh	r2, [r3, #6]
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if FF_FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
#endif
	return FR_OK;
 8003706:	2300      	movs	r3, #0
}
 8003708:	4618      	mov	r0, r3
 800370a:	3758      	adds	r7, #88	; 0x58
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}
 8003710:	0ffffff5 	.word	0x0ffffff5
 8003714:	41615252 	.word	0x41615252
 8003718:	61417272 	.word	0x61417272
 800371c:	2000023c 	.word	0x2000023c

08003720 <validate>:

static FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	FFOBJID* obj,			/* Pointer to the FFOBJID, the 1st member in the FIL/DIR object, to check validity */
	FATFS** rfs				/* Pointer to pointer to the owner filesystem object to return */
)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b084      	sub	sp, #16
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
 8003728:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800372a:	2309      	movs	r3, #9
 800372c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d01c      	beq.n	800376e <validate+0x4e>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d018      	beq.n	800376e <validate+0x4e>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	781b      	ldrb	r3, [r3, #0]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d013      	beq.n	800376e <validate+0x4e>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	889a      	ldrh	r2, [r3, #4]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	88db      	ldrh	r3, [r3, #6]
 8003750:	429a      	cmp	r2, r3
 8003752:	d10c      	bne.n	800376e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->pdrv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	785b      	ldrb	r3, [r3, #1]
 800375a:	4618      	mov	r0, r3
 800375c:	f7fe f8c8 	bl	80018f0 <disk_status>
 8003760:	4603      	mov	r3, r0
 8003762:	f003 0301 	and.w	r3, r3, #1
 8003766:	2b00      	cmp	r3, #0
 8003768:	d101      	bne.n	800376e <validate+0x4e>
			res = FR_OK;
 800376a:	2300      	movs	r3, #0
 800376c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*rfs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800376e:	7bfb      	ldrb	r3, [r7, #15]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d102      	bne.n	800377a <validate+0x5a>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	e000      	b.n	800377c <validate+0x5c>
 800377a:	2300      	movs	r3, #0
 800377c:	683a      	ldr	r2, [r7, #0]
 800377e:	6013      	str	r3, [r2, #0]
	return res;
 8003780:	7bfb      	ldrb	r3, [r7, #15]
}
 8003782:	4618      	mov	r0, r3
 8003784:	3710      	adds	r7, #16
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}
	...

0800378c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the filesystem object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b088      	sub	sp, #32
 8003790:	af00      	add	r7, sp, #0
 8003792:	60f8      	str	r0, [r7, #12]
 8003794:	60b9      	str	r1, [r7, #8]
 8003796:	4613      	mov	r3, r2
 8003798:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800379a:	68bb      	ldr	r3, [r7, #8]
 800379c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800379e:	f107 0310 	add.w	r3, r7, #16
 80037a2:	4618      	mov	r0, r3
 80037a4:	f7ff fcc9 	bl	800313a <get_ldnumber>
 80037a8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80037aa:	69fb      	ldr	r3, [r7, #28]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	da01      	bge.n	80037b4 <f_mount+0x28>
 80037b0:	230b      	movs	r3, #11
 80037b2:	e025      	b.n	8003800 <f_mount+0x74>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80037b4:	4a14      	ldr	r2, [pc, #80]	; (8003808 <f_mount+0x7c>)
 80037b6:	69fb      	ldr	r3, [r7, #28]
 80037b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037bc:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80037be:	69bb      	ldr	r3, [r7, #24]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d002      	beq.n	80037ca <f_mount+0x3e>
		clear_lock(cfs);
#endif
#if FF_FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80037c4:	69bb      	ldr	r3, [r7, #24]
 80037c6:	2200      	movs	r2, #0
 80037c8:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d002      	beq.n	80037d6 <f_mount+0x4a>
		fs->fs_type = 0;				/* Clear new fs object */
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2200      	movs	r2, #0
 80037d4:	701a      	strb	r2, [r3, #0]
#if FF_FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80037d6:	68fa      	ldr	r2, [r7, #12]
 80037d8:	490b      	ldr	r1, [pc, #44]	; (8003808 <f_mount+0x7c>)
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (opt == 0) return FR_OK;			/* Do not mount now, it will be mounted later */
 80037e0:	79fb      	ldrb	r3, [r7, #7]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d101      	bne.n	80037ea <f_mount+0x5e>
 80037e6:	2300      	movs	r3, #0
 80037e8:	e00a      	b.n	8003800 <f_mount+0x74>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80037ea:	f107 010c 	add.w	r1, r7, #12
 80037ee:	f107 0308 	add.w	r3, r7, #8
 80037f2:	2200      	movs	r2, #0
 80037f4:	4618      	mov	r0, r3
 80037f6:	f7ff fd3b 	bl	8003270 <find_volume>
 80037fa:	4603      	mov	r3, r0
 80037fc:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80037fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8003800:	4618      	mov	r0, r3
 8003802:	3720      	adds	r7, #32
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}
 8003808:	20000238 	.word	0x20000238

0800380c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800380c:	b590      	push	{r4, r7, lr}
 800380e:	b099      	sub	sp, #100	; 0x64
 8003810:	af00      	add	r7, sp, #0
 8003812:	60f8      	str	r0, [r7, #12]
 8003814:	60b9      	str	r1, [r7, #8]
 8003816:	4613      	mov	r3, r2
 8003818:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d101      	bne.n	8003824 <f_open+0x18>
 8003820:	2309      	movs	r3, #9
 8003822:	e172      	b.n	8003b0a <f_open+0x2fe>

	/* Get logical drive number */
	mode &= FF_FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND;
 8003824:	79fb      	ldrb	r3, [r7, #7]
 8003826:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800382a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800382c:	79fa      	ldrb	r2, [r7, #7]
 800382e:	f107 0114 	add.w	r1, r7, #20
 8003832:	f107 0308 	add.w	r3, r7, #8
 8003836:	4618      	mov	r0, r3
 8003838:	f7ff fd1a 	bl	8003270 <find_volume>
 800383c:	4603      	mov	r3, r0
 800383e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8003842:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003846:	2b00      	cmp	r3, #0
 8003848:	f040 8156 	bne.w	8003af8 <f_open+0x2ec>
		dj.obj.fs = fs;
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8003850:	68ba      	ldr	r2, [r7, #8]
 8003852:	f107 0318 	add.w	r3, r7, #24
 8003856:	4611      	mov	r1, r2
 8003858:	4618      	mov	r0, r3
 800385a:	f7ff fbff 	bl	800305c <follow_path>
 800385e:	4603      	mov	r3, r0
 8003860:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !FF_FS_READONLY	/* Read/Write configuration */
		if (res == FR_OK) {
 8003864:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003868:	2b00      	cmp	r3, #0
 800386a:	d107      	bne.n	800387c <f_open+0x70>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800386c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8003870:	b25b      	sxtb	r3, r3
 8003872:	2b00      	cmp	r3, #0
 8003874:	da02      	bge.n	800387c <f_open+0x70>
				res = FR_INVALID_NAME;
 8003876:	2306      	movs	r3, #6
 8003878:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);		/* Check if the file can be used */
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800387c:	79fb      	ldrb	r3, [r7, #7]
 800387e:	f003 031c 	and.w	r3, r3, #28
 8003882:	2b00      	cmp	r3, #0
 8003884:	d073      	beq.n	800396e <f_open+0x162>
			if (res != FR_OK) {					/* No file, create new */
 8003886:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800388a:	2b00      	cmp	r3, #0
 800388c:	d010      	beq.n	80038b0 <f_open+0xa4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800388e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003892:	2b04      	cmp	r3, #4
 8003894:	d107      	bne.n	80038a6 <f_open+0x9a>
#if FF_FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
#else
					res = dir_register(&dj);
 8003896:	f107 0318 	add.w	r3, r7, #24
 800389a:	4618      	mov	r0, r3
 800389c:	f7ff fa86 	bl	8002dac <dir_register>
 80038a0:	4603      	mov	r3, r0
 80038a2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80038a6:	79fb      	ldrb	r3, [r7, #7]
 80038a8:	f043 0308 	orr.w	r3, r3, #8
 80038ac:	71fb      	strb	r3, [r7, #7]
 80038ae:	e010      	b.n	80038d2 <f_open+0xc6>
			}
			else {								/* Any object with the same name is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80038b0:	7fbb      	ldrb	r3, [r7, #30]
 80038b2:	f003 0311 	and.w	r3, r3, #17
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d003      	beq.n	80038c2 <f_open+0xb6>
					res = FR_DENIED;
 80038ba:	2307      	movs	r3, #7
 80038bc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80038c0:	e007      	b.n	80038d2 <f_open+0xc6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80038c2:	79fb      	ldrb	r3, [r7, #7]
 80038c4:	f003 0304 	and.w	r3, r3, #4
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d002      	beq.n	80038d2 <f_open+0xc6>
 80038cc:	2308      	movs	r3, #8
 80038ce:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate the file if overwrite mode */
 80038d2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d163      	bne.n	80039a2 <f_open+0x196>
 80038da:	79fb      	ldrb	r3, [r7, #7]
 80038dc:	f003 0308 	and.w	r3, r3, #8
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d05e      	beq.n	80039a2 <f_open+0x196>
					}
				} else
#endif
				{
					/* Set directory entry initial state */
					cl = ld_clust(fs, dj.dir);			/* Get current cluster chain */
 80038e4:	697b      	ldr	r3, [r7, #20]
 80038e6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80038e8:	4611      	mov	r1, r2
 80038ea:	4618      	mov	r0, r3
 80038ec:	f7ff f96d 	bl	8002bca <ld_clust>
 80038f0:	6538      	str	r0, [r7, #80]	; 0x50
					st_dword(dj.dir + DIR_CrtTime, GET_FATTIME());	/* Set created time */
 80038f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038f4:	f103 040e 	add.w	r4, r3, #14
 80038f8:	f7fe fabc 	bl	8001e74 <get_fattime>
 80038fc:	4603      	mov	r3, r0
 80038fe:	4619      	mov	r1, r3
 8003900:	4620      	mov	r0, r4
 8003902:	f7fe fb17 	bl	8001f34 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8003906:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003908:	330b      	adds	r3, #11
 800390a:	2220      	movs	r2, #32
 800390c:	701a      	strb	r2, [r3, #0]
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003912:	2200      	movs	r2, #0
 8003914:	4618      	mov	r0, r3
 8003916:	f7ff f977 	bl	8002c08 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800391a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800391c:	331c      	adds	r3, #28
 800391e:	2100      	movs	r1, #0
 8003920:	4618      	mov	r0, r3
 8003922:	f7fe fb07 	bl	8001f34 <st_dword>
					fs->wflag = 1;
 8003926:	697b      	ldr	r3, [r7, #20]
 8003928:	2201      	movs	r2, #1
 800392a:	70da      	strb	r2, [r3, #3]
					if (cl != 0) {						/* Remove the cluster chain if exist */
 800392c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800392e:	2b00      	cmp	r3, #0
 8003930:	d037      	beq.n	80039a2 <f_open+0x196>
						dw = fs->winsect;
 8003932:	697b      	ldr	r3, [r7, #20]
 8003934:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003936:	64fb      	str	r3, [r7, #76]	; 0x4c
						res = remove_chain(&dj.obj, cl, 0);
 8003938:	f107 0318 	add.w	r3, r7, #24
 800393c:	2200      	movs	r2, #0
 800393e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003940:	4618      	mov	r0, r3
 8003942:	f7fe fe6c 	bl	800261e <remove_chain>
 8003946:	4603      	mov	r3, r0
 8003948:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800394c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003950:	2b00      	cmp	r3, #0
 8003952:	d126      	bne.n	80039a2 <f_open+0x196>
							res = move_window(fs, dw);
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8003958:	4618      	mov	r0, r3
 800395a:	f7fe fc1a 	bl	8002192 <move_window>
 800395e:	4603      	mov	r3, r0
 8003960:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003968:	3a01      	subs	r2, #1
 800396a:	60da      	str	r2, [r3, #12]
 800396c:	e019      	b.n	80039a2 <f_open+0x196>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Is the object exsiting? */
 800396e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003972:	2b00      	cmp	r3, #0
 8003974:	d115      	bne.n	80039a2 <f_open+0x196>
				if (dj.obj.attr & AM_DIR) {		/* File open against a directory */
 8003976:	7fbb      	ldrb	r3, [r7, #30]
 8003978:	f003 0310 	and.w	r3, r3, #16
 800397c:	2b00      	cmp	r3, #0
 800397e:	d003      	beq.n	8003988 <f_open+0x17c>
					res = FR_NO_FILE;
 8003980:	2304      	movs	r3, #4
 8003982:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8003986:	e00c      	b.n	80039a2 <f_open+0x196>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* Write mode open against R/O file */
 8003988:	79fb      	ldrb	r3, [r7, #7]
 800398a:	f003 0302 	and.w	r3, r3, #2
 800398e:	2b00      	cmp	r3, #0
 8003990:	d007      	beq.n	80039a2 <f_open+0x196>
 8003992:	7fbb      	ldrb	r3, [r7, #30]
 8003994:	f003 0301 	and.w	r3, r3, #1
 8003998:	2b00      	cmp	r3, #0
 800399a:	d002      	beq.n	80039a2 <f_open+0x196>
						res = FR_DENIED;
 800399c:	2307      	movs	r3, #7
 800399e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 80039a2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d10f      	bne.n	80039ca <f_open+0x1be>
			if (mode & FA_CREATE_ALWAYS) mode |= FA_MODIFIED;	/* Set file change flag if created or overwritten */
 80039aa:	79fb      	ldrb	r3, [r7, #7]
 80039ac:	f003 0308 	and.w	r3, r3, #8
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d003      	beq.n	80039bc <f_open+0x1b0>
 80039b4:	79fb      	ldrb	r3, [r7, #7]
 80039b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80039ba:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80039bc:	697b      	ldr	r3, [r7, #20]
 80039be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	621a      	str	r2, [r3, #32]
			fp->dir_ptr = dj.dir;
 80039c4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	625a      	str	r2, [r3, #36]	; 0x24
				}
			}
		}
#endif

		if (res == FR_OK) {
 80039ca:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	f040 8092 	bne.w	8003af8 <f_open+0x2ec>
				fp->obj.c_ofs = dj.blk_ofs;
				init_alloc_info(fs, &fp->obj);
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80039d8:	4611      	mov	r1, r2
 80039da:	4618      	mov	r0, r3
 80039dc:	f7ff f8f5 	bl	8002bca <ld_clust>
 80039e0:	4602      	mov	r2, r0
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80039e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80039e8:	331c      	adds	r3, #28
 80039ea:	4618      	mov	r0, r3
 80039ec:	f7fe fa64 	bl	8001eb8 <ld_dword>
 80039f0:	4602      	mov	r2, r0
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	60da      	str	r2, [r3, #12]
			}
#if FF_USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80039f6:	697a      	ldr	r2, [r7, #20]
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	88da      	ldrh	r2, [r3, #6]
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	79fa      	ldrb	r2, [r7, #7]
 8003a08:	741a      	strb	r2, [r3, #16]
			fp->err = 0;			/* Clear error flag */
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	745a      	strb	r2, [r3, #17]
			fp->sect = 0;			/* Invalidate current data sector */
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2200      	movs	r2, #0
 8003a14:	61da      	str	r2, [r3, #28]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	2200      	movs	r2, #0
 8003a1a:	615a      	str	r2, [r3, #20]
#if !FF_FS_READONLY
#if !FF_FS_TINY
			mem_set(fp->buf, 0, sizeof fp->buf);	/* Clear sector buffer */
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	3328      	adds	r3, #40	; 0x28
 8003a20:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a24:	2100      	movs	r1, #0
 8003a26:	4618      	mov	r0, r3
 8003a28:	f7fe fad1 	bl	8001fce <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8003a2c:	79fb      	ldrb	r3, [r7, #7]
 8003a2e:	f003 0320 	and.w	r3, r3, #32
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d060      	beq.n	8003af8 <f_open+0x2ec>
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	68db      	ldr	r3, [r3, #12]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d05c      	beq.n	8003af8 <f_open+0x2ec>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	68da      	ldr	r2, [r3, #12]
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	615a      	str	r2, [r3, #20]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	895b      	ldrh	r3, [r3, #10]
 8003a4a:	025b      	lsls	r3, r3, #9
 8003a4c:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	689b      	ldr	r3, [r3, #8]
 8003a52:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	68db      	ldr	r3, [r3, #12]
 8003a58:	657b      	str	r3, [r7, #84]	; 0x54
 8003a5a:	e016      	b.n	8003a8a <f_open+0x27e>
					clst = get_fat(&fp->obj, clst);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003a60:	4618      	mov	r0, r3
 8003a62:	f7fe fc50 	bl	8002306 <get_fat>
 8003a66:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8003a68:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a6a:	2b01      	cmp	r3, #1
 8003a6c:	d802      	bhi.n	8003a74 <f_open+0x268>
 8003a6e:	2302      	movs	r3, #2
 8003a70:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8003a74:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a7a:	d102      	bne.n	8003a82 <f_open+0x276>
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8003a82:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003a84:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a86:	1ad3      	subs	r3, r2, r3
 8003a88:	657b      	str	r3, [r7, #84]	; 0x54
 8003a8a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d103      	bne.n	8003a9a <f_open+0x28e>
 8003a92:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003a94:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a96:	429a      	cmp	r2, r3
 8003a98:	d8e0      	bhi.n	8003a5c <f_open+0x250>
				}
				fp->clust = clst;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003a9e:	619a      	str	r2, [r3, #24]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8003aa0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d127      	bne.n	8003af8 <f_open+0x2ec>
 8003aa8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003aaa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d022      	beq.n	8003af8 <f_open+0x2ec>
					if ((sc = clst2sect(fs, clst)) == 0) {
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	f7fe fc06 	bl	80022c8 <clst2sect>
 8003abc:	6478      	str	r0, [r7, #68]	; 0x44
 8003abe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d103      	bne.n	8003acc <f_open+0x2c0>
						res = FR_INT_ERR;
 8003ac4:	2302      	movs	r3, #2
 8003ac6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8003aca:	e015      	b.n	8003af8 <f_open+0x2ec>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8003acc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ace:	0a5a      	lsrs	r2, r3, #9
 8003ad0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ad2:	441a      	add	r2, r3
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	61da      	str	r2, [r3, #28]
#if !FF_FS_TINY
						if (disk_read(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	7858      	ldrb	r0, [r3, #1]
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	69da      	ldr	r2, [r3, #28]
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	f7fd ff18 	bl	800191c <disk_read>
 8003aec:	4603      	mov	r3, r0
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d002      	beq.n	8003af8 <f_open+0x2ec>
 8003af2:	2301      	movs	r3, #1
 8003af4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8003af8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d002      	beq.n	8003b06 <f_open+0x2fa>
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2200      	movs	r2, #0
 8003b04:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8003b06:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	3764      	adds	r7, #100	; 0x64
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bd90      	pop	{r4, r7, pc}

08003b12 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8003b12:	b580      	push	{r7, lr}
 8003b14:	b08e      	sub	sp, #56	; 0x38
 8003b16:	af00      	add	r7, sp, #0
 8003b18:	60f8      	str	r0, [r7, #12]
 8003b1a:	60b9      	str	r1, [r7, #8]
 8003b1c:	607a      	str	r2, [r7, #4]
 8003b1e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	2200      	movs	r2, #0
 8003b28:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	f107 0214 	add.w	r2, r7, #20
 8003b30:	4611      	mov	r1, r2
 8003b32:	4618      	mov	r0, r3
 8003b34:	f7ff fdf4 	bl	8003720 <validate>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8003b3e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d107      	bne.n	8003b56 <f_read+0x44>
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	7c5b      	ldrb	r3, [r3, #17]
 8003b4a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8003b4e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d002      	beq.n	8003b5c <f_read+0x4a>
 8003b56:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003b5a:	e109      	b.n	8003d70 <f_read+0x25e>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	7c1b      	ldrb	r3, [r3, #16]
 8003b60:	f003 0301 	and.w	r3, r3, #1
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d101      	bne.n	8003b6c <f_read+0x5a>
 8003b68:	2307      	movs	r3, #7
 8003b6a:	e101      	b.n	8003d70 <f_read+0x25e>
	remain = fp->obj.objsize - fp->fptr;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	68da      	ldr	r2, [r3, #12]
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	695b      	ldr	r3, [r3, #20]
 8003b74:	1ad3      	subs	r3, r2, r3
 8003b76:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8003b78:	687a      	ldr	r2, [r7, #4]
 8003b7a:	6a3b      	ldr	r3, [r7, #32]
 8003b7c:	429a      	cmp	r2, r3
 8003b7e:	f240 80f2 	bls.w	8003d66 <f_read+0x254>
 8003b82:	6a3b      	ldr	r3, [r7, #32]
 8003b84:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until btr bytes read */
 8003b86:	e0ee      	b.n	8003d66 <f_read+0x254>
		btr -= rcnt, *br += rcnt, rbuff += rcnt, fp->fptr += rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	695b      	ldr	r3, [r3, #20]
 8003b8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	f040 80ba 	bne.w	8003d0a <f_read+0x1f8>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	695b      	ldr	r3, [r3, #20]
 8003b9a:	0a5b      	lsrs	r3, r3, #9
 8003b9c:	697a      	ldr	r2, [r7, #20]
 8003b9e:	8952      	ldrh	r2, [r2, #10]
 8003ba0:	3a01      	subs	r2, #1
 8003ba2:	4013      	ands	r3, r2
 8003ba4:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8003ba6:	69fb      	ldr	r3, [r7, #28]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d123      	bne.n	8003bf4 <f_read+0xe2>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	695b      	ldr	r3, [r3, #20]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d103      	bne.n	8003bbc <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	633b      	str	r3, [r7, #48]	; 0x30
 8003bba:	e007      	b.n	8003bcc <f_read+0xba>
					if (fp->cltbl) {
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8003bbc:	68fa      	ldr	r2, [r7, #12]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	699b      	ldr	r3, [r3, #24]
 8003bc2:	4619      	mov	r1, r3
 8003bc4:	4610      	mov	r0, r2
 8003bc6:	f7fe fb9e 	bl	8002306 <get_fat>
 8003bca:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8003bcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bce:	2b01      	cmp	r3, #1
 8003bd0:	d804      	bhi.n	8003bdc <f_read+0xca>
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	2202      	movs	r2, #2
 8003bd6:	745a      	strb	r2, [r3, #17]
 8003bd8:	2302      	movs	r3, #2
 8003bda:	e0c9      	b.n	8003d70 <f_read+0x25e>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8003bdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003be2:	d104      	bne.n	8003bee <f_read+0xdc>
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2201      	movs	r2, #1
 8003be8:	745a      	strb	r2, [r3, #17]
 8003bea:	2301      	movs	r3, #1
 8003bec:	e0c0      	b.n	8003d70 <f_read+0x25e>
				fp->clust = clst;				/* Update current cluster */
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003bf2:	619a      	str	r2, [r3, #24]
			}
			sect = clst2sect(fs, fp->clust);	/* Get current sector */
 8003bf4:	697a      	ldr	r2, [r7, #20]
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	699b      	ldr	r3, [r3, #24]
 8003bfa:	4619      	mov	r1, r3
 8003bfc:	4610      	mov	r0, r2
 8003bfe:	f7fe fb63 	bl	80022c8 <clst2sect>
 8003c02:	61b8      	str	r0, [r7, #24]
			if (sect == 0) ABORT(fs, FR_INT_ERR);
 8003c04:	69bb      	ldr	r3, [r7, #24]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d104      	bne.n	8003c14 <f_read+0x102>
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	2202      	movs	r2, #2
 8003c0e:	745a      	strb	r2, [r3, #17]
 8003c10:	2302      	movs	r3, #2
 8003c12:	e0ad      	b.n	8003d70 <f_read+0x25e>
			sect += csect;
 8003c14:	69ba      	ldr	r2, [r7, #24]
 8003c16:	69fb      	ldr	r3, [r7, #28]
 8003c18:	4413      	add	r3, r2
 8003c1a:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	0a5b      	lsrs	r3, r3, #9
 8003c20:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc > 0) {						/* Read maximum contiguous sectors directly */
 8003c22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d039      	beq.n	8003c9c <f_read+0x18a>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8003c28:	69fa      	ldr	r2, [r7, #28]
 8003c2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c2c:	4413      	add	r3, r2
 8003c2e:	697a      	ldr	r2, [r7, #20]
 8003c30:	8952      	ldrh	r2, [r2, #10]
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d905      	bls.n	8003c42 <f_read+0x130>
					cc = fs->csize - csect;
 8003c36:	697b      	ldr	r3, [r7, #20]
 8003c38:	895b      	ldrh	r3, [r3, #10]
 8003c3a:	461a      	mov	r2, r3
 8003c3c:	69fb      	ldr	r3, [r7, #28]
 8003c3e:	1ad3      	subs	r3, r2, r3
 8003c40:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->pdrv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	7858      	ldrb	r0, [r3, #1]
 8003c46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c48:	69ba      	ldr	r2, [r7, #24]
 8003c4a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003c4c:	f7fd fe66 	bl	800191c <disk_read>
 8003c50:	4603      	mov	r3, r0
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d004      	beq.n	8003c60 <f_read+0x14e>
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	2201      	movs	r2, #1
 8003c5a:	745a      	strb	r2, [r3, #17]
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	e087      	b.n	8003d70 <f_read+0x25e>
#if FF_FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	7c1b      	ldrb	r3, [r3, #16]
 8003c64:	b25b      	sxtb	r3, r3
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	da14      	bge.n	8003c94 <f_read+0x182>
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	69da      	ldr	r2, [r3, #28]
 8003c6e:	69bb      	ldr	r3, [r7, #24]
 8003c70:	1ad3      	subs	r3, r2, r3
 8003c72:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c74:	429a      	cmp	r2, r3
 8003c76:	d90d      	bls.n	8003c94 <f_read+0x182>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	69da      	ldr	r2, [r3, #28]
 8003c7c:	69bb      	ldr	r3, [r7, #24]
 8003c7e:	1ad3      	subs	r3, r2, r3
 8003c80:	025b      	lsls	r3, r3, #9
 8003c82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c84:	18d0      	adds	r0, r2, r3
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	3328      	adds	r3, #40	; 0x28
 8003c8a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c8e:	4619      	mov	r1, r3
 8003c90:	f7fe f97c 	bl	8001f8c <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8003c94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c96:	025b      	lsls	r3, r3, #9
 8003c98:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8003c9a:	e050      	b.n	8003d3e <f_read+0x22c>
			}
#if !FF_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	69db      	ldr	r3, [r3, #28]
 8003ca0:	69ba      	ldr	r2, [r7, #24]
 8003ca2:	429a      	cmp	r2, r3
 8003ca4:	d02e      	beq.n	8003d04 <f_read+0x1f2>
#if !FF_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	7c1b      	ldrb	r3, [r3, #16]
 8003caa:	b25b      	sxtb	r3, r3
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	da18      	bge.n	8003ce2 <f_read+0x1d0>
					if (disk_write(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8003cb0:	697b      	ldr	r3, [r7, #20]
 8003cb2:	7858      	ldrb	r0, [r3, #1]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	69da      	ldr	r2, [r3, #28]
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	f7fd fe96 	bl	80019f0 <disk_write>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d004      	beq.n	8003cd4 <f_read+0x1c2>
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	2201      	movs	r2, #1
 8003cce:	745a      	strb	r2, [r3, #17]
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	e04d      	b.n	8003d70 <f_read+0x25e>
					fp->flag &= (BYTE)~FA_DIRTY;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	7c1b      	ldrb	r3, [r3, #16]
 8003cd8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003cdc:	b2da      	uxtb	r2, r3
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	741a      	strb	r2, [r3, #16]
				}
#endif
				if (disk_read(fs->pdrv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8003ce2:	697b      	ldr	r3, [r7, #20]
 8003ce4:	7858      	ldrb	r0, [r3, #1]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8003cec:	2301      	movs	r3, #1
 8003cee:	69ba      	ldr	r2, [r7, #24]
 8003cf0:	f7fd fe14 	bl	800191c <disk_read>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d004      	beq.n	8003d04 <f_read+0x1f2>
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	2201      	movs	r2, #1
 8003cfe:	745a      	strb	r2, [r3, #17]
 8003d00:	2301      	movs	r3, #1
 8003d02:	e035      	b.n	8003d70 <f_read+0x25e>
			}
#endif
			fp->sect = sect;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	69ba      	ldr	r2, [r7, #24]
 8003d08:	61da      	str	r2, [r3, #28]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	695b      	ldr	r3, [r3, #20]
 8003d0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d12:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8003d16:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8003d18:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	429a      	cmp	r2, r3
 8003d1e:	d901      	bls.n	8003d24 <f_read+0x212>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	62fb      	str	r3, [r7, #44]	; 0x2c
#if FF_FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	695b      	ldr	r3, [r3, #20]
 8003d2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d32:	4413      	add	r3, r2
 8003d34:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003d36:	4619      	mov	r1, r3
 8003d38:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003d3a:	f7fe f927 	bl	8001f8c <mem_cpy>
		btr -= rcnt, *br += rcnt, rbuff += rcnt, fp->fptr += rcnt) {
 8003d3e:	687a      	ldr	r2, [r7, #4]
 8003d40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d42:	1ad3      	subs	r3, r2, r3
 8003d44:	607b      	str	r3, [r7, #4]
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d4c:	441a      	add	r2, r3
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	601a      	str	r2, [r3, #0]
 8003d52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d56:	4413      	add	r3, r2
 8003d58:	627b      	str	r3, [r7, #36]	; 0x24
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	695a      	ldr	r2, [r3, #20]
 8003d5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d60:	441a      	add	r2, r3
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	615a      	str	r2, [r3, #20]
	for ( ;  btr;								/* Repeat until btr bytes read */
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	f47f af0d 	bne.w	8003b88 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8003d6e:	2300      	movs	r3, #0
}
 8003d70:	4618      	mov	r0, r3
 8003d72:	3738      	adds	r7, #56	; 0x38
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bd80      	pop	{r7, pc}

08003d78 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b08c      	sub	sp, #48	; 0x30
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	60f8      	str	r0, [r7, #12]
 8003d80:	60b9      	str	r1, [r7, #8]
 8003d82:	607a      	str	r2, [r7, #4]
 8003d84:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	f107 0210 	add.w	r2, r7, #16
 8003d96:	4611      	mov	r1, r2
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f7ff fcc1 	bl	8003720 <validate>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8003da4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d107      	bne.n	8003dbc <f_write+0x44>
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	7c5b      	ldrb	r3, [r3, #17]
 8003db0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8003db4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d002      	beq.n	8003dc2 <f_write+0x4a>
 8003dbc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003dc0:	e13f      	b.n	8004042 <f_write+0x2ca>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	7c1b      	ldrb	r3, [r3, #16]
 8003dc6:	f003 0302 	and.w	r3, r3, #2
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d101      	bne.n	8003dd2 <f_write+0x5a>
 8003dce:	2307      	movs	r3, #7
 8003dd0:	e137      	b.n	8004042 <f_write+0x2ca>

	/* Check fptr wrap-around (file size cannot reach 4 GiB at FAT volume) */
	if ((!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	695a      	ldr	r2, [r3, #20]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	441a      	add	r2, r3
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	695b      	ldr	r3, [r3, #20]
 8003dde:	429a      	cmp	r2, r3
 8003de0:	f080 8121 	bcs.w	8004026 <f_write+0x2ae>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	695b      	ldr	r3, [r3, #20]
 8003de8:	43db      	mvns	r3, r3
 8003dea:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8003dec:	e11b      	b.n	8004026 <f_write+0x2ae>
		btw -= wcnt, *bw += wcnt, wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	695b      	ldr	r3, [r3, #20]
 8003df2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	f040 80d7 	bne.w	8003faa <f_write+0x232>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	695b      	ldr	r3, [r3, #20]
 8003e00:	0a5b      	lsrs	r3, r3, #9
 8003e02:	693a      	ldr	r2, [r7, #16]
 8003e04:	8952      	ldrh	r2, [r2, #10]
 8003e06:	3a01      	subs	r2, #1
 8003e08:	4013      	ands	r3, r2
 8003e0a:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8003e0c:	69bb      	ldr	r3, [r7, #24]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d137      	bne.n	8003e82 <f_write+0x10a>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	695b      	ldr	r3, [r3, #20]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d10c      	bne.n	8003e34 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8003e20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d10e      	bne.n	8003e44 <f_write+0xcc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2100      	movs	r1, #0
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f7fe fc5c 	bl	80026e8 <create_chain>
 8003e30:	62b8      	str	r0, [r7, #40]	; 0x28
 8003e32:	e007      	b.n	8003e44 <f_write+0xcc>
					if (fp->cltbl) {
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8003e34:	68fa      	ldr	r2, [r7, #12]
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	699b      	ldr	r3, [r3, #24]
 8003e3a:	4619      	mov	r1, r3
 8003e3c:	4610      	mov	r0, r2
 8003e3e:	f7fe fc53 	bl	80026e8 <create_chain>
 8003e42:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8003e44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	f000 80f2 	beq.w	8004030 <f_write+0x2b8>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8003e4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e4e:	2b01      	cmp	r3, #1
 8003e50:	d104      	bne.n	8003e5c <f_write+0xe4>
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	2202      	movs	r2, #2
 8003e56:	745a      	strb	r2, [r3, #17]
 8003e58:	2302      	movs	r3, #2
 8003e5a:	e0f2      	b.n	8004042 <f_write+0x2ca>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8003e5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e62:	d104      	bne.n	8003e6e <f_write+0xf6>
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2201      	movs	r2, #1
 8003e68:	745a      	strb	r2, [r3, #17]
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e0e9      	b.n	8004042 <f_write+0x2ca>
				fp->clust = clst;			/* Update current cluster */
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e72:	619a      	str	r2, [r3, #24]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d102      	bne.n	8003e82 <f_write+0x10a>
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e80:	609a      	str	r2, [r3, #8]
			}
#if FF_FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	7c1b      	ldrb	r3, [r3, #16]
 8003e86:	b25b      	sxtb	r3, r3
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	da18      	bge.n	8003ebe <f_write+0x146>
				if (disk_write(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	7858      	ldrb	r0, [r3, #1]
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	69da      	ldr	r2, [r3, #28]
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	f7fd fda8 	bl	80019f0 <disk_write>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d004      	beq.n	8003eb0 <f_write+0x138>
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	745a      	strb	r2, [r3, #17]
 8003eac:	2301      	movs	r3, #1
 8003eae:	e0c8      	b.n	8004042 <f_write+0x2ca>
				fp->flag &= (BYTE)~FA_DIRTY;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	7c1b      	ldrb	r3, [r3, #16]
 8003eb4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003eb8:	b2da      	uxtb	r2, r3
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	741a      	strb	r2, [r3, #16]
			}
#endif
			sect = clst2sect(fs, fp->clust);	/* Get current sector */
 8003ebe:	693a      	ldr	r2, [r7, #16]
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	699b      	ldr	r3, [r3, #24]
 8003ec4:	4619      	mov	r1, r3
 8003ec6:	4610      	mov	r0, r2
 8003ec8:	f7fe f9fe 	bl	80022c8 <clst2sect>
 8003ecc:	6178      	str	r0, [r7, #20]
			if (sect == 0) ABORT(fs, FR_INT_ERR);
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d104      	bne.n	8003ede <f_write+0x166>
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2202      	movs	r2, #2
 8003ed8:	745a      	strb	r2, [r3, #17]
 8003eda:	2302      	movs	r3, #2
 8003edc:	e0b1      	b.n	8004042 <f_write+0x2ca>
			sect += csect;
 8003ede:	697a      	ldr	r2, [r7, #20]
 8003ee0:	69bb      	ldr	r3, [r7, #24]
 8003ee2:	4413      	add	r3, r2
 8003ee4:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	0a5b      	lsrs	r3, r3, #9
 8003eea:	623b      	str	r3, [r7, #32]
			if (cc > 0) {					/* Write maximum contiguous sectors directly */
 8003eec:	6a3b      	ldr	r3, [r7, #32]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d03c      	beq.n	8003f6c <f_write+0x1f4>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8003ef2:	69ba      	ldr	r2, [r7, #24]
 8003ef4:	6a3b      	ldr	r3, [r7, #32]
 8003ef6:	4413      	add	r3, r2
 8003ef8:	693a      	ldr	r2, [r7, #16]
 8003efa:	8952      	ldrh	r2, [r2, #10]
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d905      	bls.n	8003f0c <f_write+0x194>
					cc = fs->csize - csect;
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	895b      	ldrh	r3, [r3, #10]
 8003f04:	461a      	mov	r2, r3
 8003f06:	69bb      	ldr	r3, [r7, #24]
 8003f08:	1ad3      	subs	r3, r2, r3
 8003f0a:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->pdrv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	7858      	ldrb	r0, [r3, #1]
 8003f10:	6a3b      	ldr	r3, [r7, #32]
 8003f12:	697a      	ldr	r2, [r7, #20]
 8003f14:	69f9      	ldr	r1, [r7, #28]
 8003f16:	f7fd fd6b 	bl	80019f0 <disk_write>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d004      	beq.n	8003f2a <f_write+0x1b2>
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2201      	movs	r2, #1
 8003f24:	745a      	strb	r2, [r3, #17]
 8003f26:	2301      	movs	r3, #1
 8003f28:	e08b      	b.n	8004042 <f_write+0x2ca>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	69da      	ldr	r2, [r3, #28]
 8003f2e:	697b      	ldr	r3, [r7, #20]
 8003f30:	1ad3      	subs	r3, r2, r3
 8003f32:	6a3a      	ldr	r2, [r7, #32]
 8003f34:	429a      	cmp	r2, r3
 8003f36:	d915      	bls.n	8003f64 <f_write+0x1ec>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	f103 0028 	add.w	r0, r3, #40	; 0x28
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	69da      	ldr	r2, [r3, #28]
 8003f42:	697b      	ldr	r3, [r7, #20]
 8003f44:	1ad3      	subs	r3, r2, r3
 8003f46:	025b      	lsls	r3, r3, #9
 8003f48:	69fa      	ldr	r2, [r7, #28]
 8003f4a:	4413      	add	r3, r2
 8003f4c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f50:	4619      	mov	r1, r3
 8003f52:	f7fe f81b 	bl	8001f8c <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	7c1b      	ldrb	r3, [r3, #16]
 8003f5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003f5e:	b2da      	uxtb	r2, r3
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	741a      	strb	r2, [r3, #16]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8003f64:	6a3b      	ldr	r3, [r7, #32]
 8003f66:	025b      	lsls	r3, r3, #9
 8003f68:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8003f6a:	e03f      	b.n	8003fec <f_write+0x274>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	69db      	ldr	r3, [r3, #28]
 8003f70:	697a      	ldr	r2, [r7, #20]
 8003f72:	429a      	cmp	r2, r3
 8003f74:	d016      	beq.n	8003fa4 <f_write+0x22c>
				fp->fptr < fp->obj.objsize &&
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	695a      	ldr	r2, [r3, #20]
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d210      	bcs.n	8003fa4 <f_write+0x22c>
				disk_read(fs->pdrv, fp->buf, sect, 1) != RES_OK) {
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	7858      	ldrb	r0, [r3, #1]
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	697a      	ldr	r2, [r7, #20]
 8003f90:	f7fd fcc4 	bl	800191c <disk_read>
 8003f94:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d004      	beq.n	8003fa4 <f_write+0x22c>
					ABORT(fs, FR_DISK_ERR);
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	745a      	strb	r2, [r3, #17]
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	e04e      	b.n	8004042 <f_write+0x2ca>
			}
#endif
			fp->sect = sect;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	697a      	ldr	r2, [r7, #20]
 8003fa8:	61da      	str	r2, [r3, #28]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	695b      	ldr	r3, [r3, #20]
 8003fae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fb2:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8003fb6:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8003fb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	429a      	cmp	r2, r3
 8003fbe:	d901      	bls.n	8003fc4 <f_write+0x24c>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	627b      	str	r3, [r7, #36]	; 0x24
#if FF_FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	695b      	ldr	r3, [r3, #20]
 8003fce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fd2:	4413      	add	r3, r2
 8003fd4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fd6:	69f9      	ldr	r1, [r7, #28]
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f7fd ffd7 	bl	8001f8c <mem_cpy>
		fp->flag |= FA_DIRTY;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	7c1b      	ldrb	r3, [r3, #16]
 8003fe2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003fe6:	b2da      	uxtb	r2, r3
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	741a      	strb	r2, [r3, #16]
		btw -= wcnt, *bw += wcnt, wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize) {
 8003fec:	687a      	ldr	r2, [r7, #4]
 8003fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ff0:	1ad3      	subs	r3, r2, r3
 8003ff2:	607b      	str	r3, [r7, #4]
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	681a      	ldr	r2, [r3, #0]
 8003ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ffa:	441a      	add	r2, r3
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	601a      	str	r2, [r3, #0]
 8004000:	69fa      	ldr	r2, [r7, #28]
 8004002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004004:	4413      	add	r3, r2
 8004006:	61fb      	str	r3, [r7, #28]
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	695a      	ldr	r2, [r3, #20]
 800400c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800400e:	441a      	add	r2, r3
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	615a      	str	r2, [r3, #20]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	68da      	ldr	r2, [r3, #12]
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	695b      	ldr	r3, [r3, #20]
 800401c:	429a      	cmp	r2, r3
 800401e:	bf38      	it	cc
 8004020:	461a      	movcc	r2, r3
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	60da      	str	r2, [r3, #12]
	for ( ;  btw;							/* Repeat until all data written */
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2b00      	cmp	r3, #0
 800402a:	f47f aee0 	bne.w	8003dee <f_write+0x76>
 800402e:	e000      	b.n	8004032 <f_write+0x2ba>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8004030:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	7c1b      	ldrb	r3, [r3, #16]
 8004036:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800403a:	b2da      	uxtb	r2, r3
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	741a      	strb	r2, [r3, #16]

	LEAVE_FF(fs, FR_OK);
 8004040:	2300      	movs	r3, #0
}
 8004042:	4618      	mov	r0, r3
 8004044:	3730      	adds	r7, #48	; 0x30
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}

0800404a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800404a:	b580      	push	{r7, lr}
 800404c:	b086      	sub	sp, #24
 800404e:	af00      	add	r7, sp, #0
 8004050:	6078      	str	r0, [r7, #4]
	FATFS *fs;
	DWORD tm;
	BYTE *dir;


	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	f107 0208 	add.w	r2, r7, #8
 8004058:	4611      	mov	r1, r2
 800405a:	4618      	mov	r0, r3
 800405c:	f7ff fb60 	bl	8003720 <validate>
 8004060:	4603      	mov	r3, r0
 8004062:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8004064:	7dfb      	ldrb	r3, [r7, #23]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d168      	bne.n	800413c <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	7c1b      	ldrb	r3, [r3, #16]
 800406e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004072:	2b00      	cmp	r3, #0
 8004074:	d062      	beq.n	800413c <f_sync+0xf2>
#if !FF_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	7c1b      	ldrb	r3, [r3, #16]
 800407a:	b25b      	sxtb	r3, r3
 800407c:	2b00      	cmp	r3, #0
 800407e:	da15      	bge.n	80040ac <f_sync+0x62>
				if (disk_write(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	7858      	ldrb	r0, [r3, #1]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	f103 0128 	add.w	r1, r3, #40	; 0x28
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	69da      	ldr	r2, [r3, #28]
 800408e:	2301      	movs	r3, #1
 8004090:	f7fd fcae 	bl	80019f0 <disk_write>
 8004094:	4603      	mov	r3, r0
 8004096:	2b00      	cmp	r3, #0
 8004098:	d001      	beq.n	800409e <f_sync+0x54>
 800409a:	2301      	movs	r3, #1
 800409c:	e04f      	b.n	800413e <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	7c1b      	ldrb	r3, [r3, #16]
 80040a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80040a6:	b2da      	uxtb	r2, r3
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	741a      	strb	r2, [r3, #16]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80040ac:	f7fd fee2 	bl	8001e74 <get_fattime>
 80040b0:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80040b2:	68ba      	ldr	r2, [r7, #8]
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6a1b      	ldr	r3, [r3, #32]
 80040b8:	4619      	mov	r1, r3
 80040ba:	4610      	mov	r0, r2
 80040bc:	f7fe f869 	bl	8002192 <move_window>
 80040c0:	4603      	mov	r3, r0
 80040c2:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80040c4:	7dfb      	ldrb	r3, [r7, #23]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d138      	bne.n	800413c <f_sync+0xf2>
					dir = fp->dir_ptr;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ce:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive attribute to indicate that the file has been changed */
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	330b      	adds	r3, #11
 80040d4:	781a      	ldrb	r2, [r3, #0]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	330b      	adds	r3, #11
 80040da:	f042 0220 	orr.w	r2, r2, #32
 80040de:	b2d2      	uxtb	r2, r2
 80040e0:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation information  */
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6818      	ldr	r0, [r3, #0]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	689b      	ldr	r3, [r3, #8]
 80040ea:	461a      	mov	r2, r3
 80040ec:	68f9      	ldr	r1, [r7, #12]
 80040ee:	f7fe fd8b 	bl	8002c08 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	f103 021c 	add.w	r2, r3, #28
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	68db      	ldr	r3, [r3, #12]
 80040fc:	4619      	mov	r1, r3
 80040fe:	4610      	mov	r0, r2
 8004100:	f7fd ff18 	bl	8001f34 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	3316      	adds	r3, #22
 8004108:	6939      	ldr	r1, [r7, #16]
 800410a:	4618      	mov	r0, r3
 800410c:	f7fd ff12 	bl	8001f34 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	3312      	adds	r3, #18
 8004114:	2100      	movs	r1, #0
 8004116:	4618      	mov	r0, r3
 8004118:	f7fd fef1 	bl	8001efe <st_word>
					fs->wflag = 1;
 800411c:	68bb      	ldr	r3, [r7, #8]
 800411e:	2201      	movs	r2, #1
 8004120:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8004122:	68bb      	ldr	r3, [r7, #8]
 8004124:	4618      	mov	r0, r3
 8004126:	f7fe f861 	bl	80021ec <sync_fs>
 800412a:	4603      	mov	r3, r0
 800412c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	7c1b      	ldrb	r3, [r3, #16]
 8004132:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004136:	b2da      	uxtb	r2, r3
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	741a      	strb	r2, [r3, #16]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800413c:	7dfb      	ldrb	r3, [r7, #23]
}
 800413e:	4618      	mov	r0, r3
 8004140:	3718      	adds	r7, #24
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}

08004146 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8004146:	b580      	push	{r7, lr}
 8004148:	b084      	sub	sp, #16
 800414a:	af00      	add	r7, sp, #0
 800414c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !FF_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800414e:	6878      	ldr	r0, [r7, #4]
 8004150:	f7ff ff7b 	bl	800404a <f_sync>
 8004154:	4603      	mov	r3, r0
 8004156:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8004158:	7bfb      	ldrb	r3, [r7, #15]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d10e      	bne.n	800417c <f_close+0x36>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	f107 0208 	add.w	r2, r7, #8
 8004164:	4611      	mov	r1, r2
 8004166:	4618      	mov	r0, r3
 8004168:	f7ff fada 	bl	8003720 <validate>
 800416c:	4603      	mov	r3, r0
 800416e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8004170:	7bfb      	ldrb	r3, [r7, #15]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d102      	bne.n	800417c <f_close+0x36>
#if FF_FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);		/* Decrement file open counter */
			if (res == FR_OK) fp->obj.fs = 0;	/* Invalidate file object */
#else
			fp->obj.fs = 0;	/* Invalidate file object */
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2200      	movs	r2, #0
 800417a:	601a      	str	r2, [r3, #0]
#if FF_FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800417c:	7bfb      	ldrb	r3, [r7, #15]
}
 800417e:	4618      	mov	r0, r3
 8004180:	3710      	adds	r7, #16
 8004182:	46bd      	mov	sp, r7
 8004184:	bd80      	pop	{r7, pc}

08004186 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8004186:	b580      	push	{r7, lr}
 8004188:	b088      	sub	sp, #32
 800418a:	af00      	add	r7, sp, #0
 800418c:	6078      	str	r0, [r7, #4]
 800418e:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if FF_USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	f107 0208 	add.w	r2, r7, #8
 8004196:	4611      	mov	r1, r2
 8004198:	4618      	mov	r0, r3
 800419a:	f7ff fac1 	bl	8003720 <validate>
 800419e:	4603      	mov	r3, r0
 80041a0:	77fb      	strb	r3, [r7, #31]
	if (res == FR_OK) res = (FRESULT)fp->err;
 80041a2:	7ffb      	ldrb	r3, [r7, #31]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d102      	bne.n	80041ae <f_lseek+0x28>
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	7c5b      	ldrb	r3, [r3, #17]
 80041ac:	77fb      	strb	r3, [r7, #31]
#if FF_FS_EXFAT && !FF_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 80041ae:	7ffb      	ldrb	r3, [r7, #31]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d001      	beq.n	80041b8 <f_lseek+0x32>
 80041b4:	7ffb      	ldrb	r3, [r7, #31]
 80041b6:	e10f      	b.n	80043d8 <f_lseek+0x252>
	/* Normal Seek */
	{
#if FF_FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4 GiB - 1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (FF_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	68db      	ldr	r3, [r3, #12]
 80041bc:	683a      	ldr	r2, [r7, #0]
 80041be:	429a      	cmp	r2, r3
 80041c0:	d908      	bls.n	80041d4 <f_lseek+0x4e>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	7c1b      	ldrb	r3, [r3, #16]
 80041c6:	f003 0302 	and.w	r3, r3, #2
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d102      	bne.n	80041d4 <f_lseek+0x4e>
			ofs = fp->obj.objsize;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	68db      	ldr	r3, [r3, #12]
 80041d2:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	695b      	ldr	r3, [r3, #20]
 80041d8:	613b      	str	r3, [r7, #16]
		fp->fptr = nsect = 0;
 80041da:	2300      	movs	r3, #0
 80041dc:	617b      	str	r3, [r7, #20]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	697a      	ldr	r2, [r7, #20]
 80041e2:	615a      	str	r2, [r3, #20]
		if (ofs > 0) {
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	f000 80a7 	beq.w	800433a <f_lseek+0x1b4>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	895b      	ldrh	r3, [r3, #10]
 80041f0:	025b      	lsls	r3, r3, #9
 80041f2:	60fb      	str	r3, [r7, #12]
			if (ifptr > 0 &&
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d01b      	beq.n	8004232 <f_lseek+0xac>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	1e5a      	subs	r2, r3, #1
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	fbb2 f2f3 	udiv	r2, r2, r3
 8004204:	693b      	ldr	r3, [r7, #16]
 8004206:	1e59      	subs	r1, r3, #1
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800420e:	429a      	cmp	r2, r3
 8004210:	d30f      	bcc.n	8004232 <f_lseek+0xac>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	1e5a      	subs	r2, r3, #1
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	425b      	negs	r3, r3
 800421a:	401a      	ands	r2, r3
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	615a      	str	r2, [r3, #20]
				ofs -= fp->fptr;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	695b      	ldr	r3, [r3, #20]
 8004224:	683a      	ldr	r2, [r7, #0]
 8004226:	1ad3      	subs	r3, r2, r3
 8004228:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	699b      	ldr	r3, [r3, #24]
 800422e:	61bb      	str	r3, [r7, #24]
 8004230:	e022      	b.n	8004278 <f_lseek+0xf2>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	689b      	ldr	r3, [r3, #8]
 8004236:	61bb      	str	r3, [r7, #24]
#if !FF_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8004238:	69bb      	ldr	r3, [r7, #24]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d119      	bne.n	8004272 <f_lseek+0xec>
					clst = create_chain(&fp->obj, 0);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2100      	movs	r1, #0
 8004242:	4618      	mov	r0, r3
 8004244:	f7fe fa50 	bl	80026e8 <create_chain>
 8004248:	61b8      	str	r0, [r7, #24]
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800424a:	69bb      	ldr	r3, [r7, #24]
 800424c:	2b01      	cmp	r3, #1
 800424e:	d104      	bne.n	800425a <f_lseek+0xd4>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2202      	movs	r2, #2
 8004254:	745a      	strb	r2, [r3, #17]
 8004256:	2302      	movs	r3, #2
 8004258:	e0be      	b.n	80043d8 <f_lseek+0x252>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800425a:	69bb      	ldr	r3, [r7, #24]
 800425c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004260:	d104      	bne.n	800426c <f_lseek+0xe6>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2201      	movs	r2, #1
 8004266:	745a      	strb	r2, [r3, #17]
 8004268:	2301      	movs	r3, #1
 800426a:	e0b5      	b.n	80043d8 <f_lseek+0x252>
					fp->obj.sclust = clst;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	69ba      	ldr	r2, [r7, #24]
 8004270:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	69ba      	ldr	r2, [r7, #24]
 8004276:	619a      	str	r2, [r3, #24]
			}
			if (clst != 0) {
 8004278:	69bb      	ldr	r3, [r7, #24]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d05d      	beq.n	800433a <f_lseek+0x1b4>
				while (ofs > bcs) {						/* Cluster following loop */
 800427e:	e03a      	b.n	80042f6 <f_lseek+0x170>
					ofs -= bcs; fp->fptr += bcs;
 8004280:	683a      	ldr	r2, [r7, #0]
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	1ad3      	subs	r3, r2, r3
 8004286:	603b      	str	r3, [r7, #0]
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	695a      	ldr	r2, [r3, #20]
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	441a      	add	r2, r3
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	615a      	str	r2, [r3, #20]
#if !FF_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	7c1b      	ldrb	r3, [r3, #16]
 8004298:	f003 0302 	and.w	r3, r3, #2
 800429c:	2b00      	cmp	r3, #0
 800429e:	d00b      	beq.n	80042b8 <f_lseek+0x132>
						if (FF_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	69b9      	ldr	r1, [r7, #24]
 80042a4:	4618      	mov	r0, r3
 80042a6:	f7fe fa1f 	bl	80026e8 <create_chain>
 80042aa:	61b8      	str	r0, [r7, #24]
						if (clst == 0) {				/* Clip file size in case of disk full */
 80042ac:	69bb      	ldr	r3, [r7, #24]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d108      	bne.n	80042c4 <f_lseek+0x13e>
							ofs = 0; break;
 80042b2:	2300      	movs	r3, #0
 80042b4:	603b      	str	r3, [r7, #0]
 80042b6:	e022      	b.n	80042fe <f_lseek+0x178>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	69b9      	ldr	r1, [r7, #24]
 80042bc:	4618      	mov	r0, r3
 80042be:	f7fe f822 	bl	8002306 <get_fat>
 80042c2:	61b8      	str	r0, [r7, #24]
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80042c4:	69bb      	ldr	r3, [r7, #24]
 80042c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042ca:	d104      	bne.n	80042d6 <f_lseek+0x150>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2201      	movs	r2, #1
 80042d0:	745a      	strb	r2, [r3, #17]
 80042d2:	2301      	movs	r3, #1
 80042d4:	e080      	b.n	80043d8 <f_lseek+0x252>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 80042d6:	69bb      	ldr	r3, [r7, #24]
 80042d8:	2b01      	cmp	r3, #1
 80042da:	d904      	bls.n	80042e6 <f_lseek+0x160>
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	695b      	ldr	r3, [r3, #20]
 80042e0:	69ba      	ldr	r2, [r7, #24]
 80042e2:	429a      	cmp	r2, r3
 80042e4:	d304      	bcc.n	80042f0 <f_lseek+0x16a>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2202      	movs	r2, #2
 80042ea:	745a      	strb	r2, [r3, #17]
 80042ec:	2302      	movs	r3, #2
 80042ee:	e073      	b.n	80043d8 <f_lseek+0x252>
					fp->clust = clst;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	69ba      	ldr	r2, [r7, #24]
 80042f4:	619a      	str	r2, [r3, #24]
				while (ofs > bcs) {						/* Cluster following loop */
 80042f6:	683a      	ldr	r2, [r7, #0]
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	429a      	cmp	r2, r3
 80042fc:	d8c0      	bhi.n	8004280 <f_lseek+0xfa>
				}
				fp->fptr += ofs;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	695a      	ldr	r2, [r3, #20]
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	441a      	add	r2, r3
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	615a      	str	r2, [r3, #20]
				if (ofs % SS(fs)) {
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004310:	2b00      	cmp	r3, #0
 8004312:	d012      	beq.n	800433a <f_lseek+0x1b4>
					nsect = clst2sect(fs, clst);	/* Current sector */
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	69b9      	ldr	r1, [r7, #24]
 8004318:	4618      	mov	r0, r3
 800431a:	f7fd ffd5 	bl	80022c8 <clst2sect>
 800431e:	6178      	str	r0, [r7, #20]
					if (nsect == 0) ABORT(fs, FR_INT_ERR);
 8004320:	697b      	ldr	r3, [r7, #20]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d104      	bne.n	8004330 <f_lseek+0x1aa>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2202      	movs	r2, #2
 800432a:	745a      	strb	r2, [r3, #17]
 800432c:	2302      	movs	r3, #2
 800432e:	e053      	b.n	80043d8 <f_lseek+0x252>
					nsect += (DWORD)(ofs / SS(fs));
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	0a5b      	lsrs	r3, r3, #9
 8004334:	697a      	ldr	r2, [r7, #20]
 8004336:	4413      	add	r3, r2
 8004338:	617b      	str	r3, [r7, #20]
				}
			}
		}
		if (!FF_FS_READONLY && fp->fptr > fp->obj.objsize) {	/* Set file change flag if the file size is extended */
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	695a      	ldr	r2, [r3, #20]
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	68db      	ldr	r3, [r3, #12]
 8004342:	429a      	cmp	r2, r3
 8004344:	d90a      	bls.n	800435c <f_lseek+0x1d6>
			fp->obj.objsize = fp->fptr;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	695a      	ldr	r2, [r3, #20]
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	7c1b      	ldrb	r3, [r3, #16]
 8004352:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004356:	b2da      	uxtb	r2, r3
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	741a      	strb	r2, [r3, #16]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	695b      	ldr	r3, [r3, #20]
 8004360:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004364:	2b00      	cmp	r3, #0
 8004366:	d036      	beq.n	80043d6 <f_lseek+0x250>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	69db      	ldr	r3, [r3, #28]
 800436c:	697a      	ldr	r2, [r7, #20]
 800436e:	429a      	cmp	r2, r3
 8004370:	d031      	beq.n	80043d6 <f_lseek+0x250>
#if !FF_FS_TINY
#if !FF_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	7c1b      	ldrb	r3, [r3, #16]
 8004376:	b25b      	sxtb	r3, r3
 8004378:	2b00      	cmp	r3, #0
 800437a:	da18      	bge.n	80043ae <f_lseek+0x228>
				if (disk_write(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	7858      	ldrb	r0, [r3, #1]
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	69da      	ldr	r2, [r3, #28]
 800438a:	2301      	movs	r3, #1
 800438c:	f7fd fb30 	bl	80019f0 <disk_write>
 8004390:	4603      	mov	r3, r0
 8004392:	2b00      	cmp	r3, #0
 8004394:	d004      	beq.n	80043a0 <f_lseek+0x21a>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2201      	movs	r2, #1
 800439a:	745a      	strb	r2, [r3, #17]
 800439c:	2301      	movs	r3, #1
 800439e:	e01b      	b.n	80043d8 <f_lseek+0x252>
				fp->flag &= (BYTE)~FA_DIRTY;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	7c1b      	ldrb	r3, [r3, #16]
 80043a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80043a8:	b2da      	uxtb	r2, r3
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	741a      	strb	r2, [r3, #16]
			}
#endif
			if (disk_read(fs->pdrv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	7858      	ldrb	r0, [r3, #1]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	f103 0128 	add.w	r1, r3, #40	; 0x28
 80043b8:	2301      	movs	r3, #1
 80043ba:	697a      	ldr	r2, [r7, #20]
 80043bc:	f7fd faae 	bl	800191c <disk_read>
 80043c0:	4603      	mov	r3, r0
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d004      	beq.n	80043d0 <f_lseek+0x24a>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2201      	movs	r2, #1
 80043ca:	745a      	strb	r2, [r3, #17]
 80043cc:	2301      	movs	r3, #1
 80043ce:	e003      	b.n	80043d8 <f_lseek+0x252>
#endif
			fp->sect = nsect;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	697a      	ldr	r2, [r7, #20]
 80043d4:	61da      	str	r2, [r3, #28]
		}
	}

	LEAVE_FF(fs, res);
 80043d6:	7ffb      	ldrb	r3, [r7, #31]
}
 80043d8:	4618      	mov	r0, r3
 80043da:	3720      	adds	r7, #32
 80043dc:	46bd      	mov	sp, r7
 80043de:	bd80      	pop	{r7, pc}

080043e0 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b084      	sub	sp, #16
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
 80043e8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d101      	bne.n	80043f4 <f_opendir+0x14>
 80043f0:	2309      	movs	r3, #9
 80043f2:	e04a      	b.n	800448a <f_opendir+0xaa>

	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 80043f4:	f107 0108 	add.w	r1, r7, #8
 80043f8:	463b      	mov	r3, r7
 80043fa:	2200      	movs	r2, #0
 80043fc:	4618      	mov	r0, r3
 80043fe:	f7fe ff37 	bl	8003270 <find_volume>
 8004402:	4603      	mov	r3, r0
 8004404:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8004406:	7bfb      	ldrb	r3, [r7, #15]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d137      	bne.n	800447c <f_opendir+0x9c>
		dp->obj.fs = fs;
 800440c:	68ba      	ldr	r2, [r7, #8]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	4619      	mov	r1, r3
 8004416:	6878      	ldr	r0, [r7, #4]
 8004418:	f7fe fe20 	bl	800305c <follow_path>
 800441c:	4603      	mov	r3, r0
 800441e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {						/* Follow completed */
 8004420:	7bfb      	ldrb	r3, [r7, #15]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d125      	bne.n	8004472 <f_opendir+0x92>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800442c:	b25b      	sxtb	r3, r3
 800442e:	2b00      	cmp	r3, #0
 8004430:	db12      	blt.n	8004458 <f_opendir+0x78>
				if (dp->obj.attr & AM_DIR) {		/* This object is a sub-directory */
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	799b      	ldrb	r3, [r3, #6]
 8004436:	f003 0310 	and.w	r3, r3, #16
 800443a:	2b00      	cmp	r3, #0
 800443c:	d00a      	beq.n	8004454 <f_opendir+0x74>
						dp->obj.c_ofs = dp->blk_ofs;
						init_alloc_info(fs, &dp->obj);	/* Get object allocation info */
					} else
#endif
					{
						dp->obj.sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 800443e:	68ba      	ldr	r2, [r7, #8]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	69db      	ldr	r3, [r3, #28]
 8004444:	4619      	mov	r1, r3
 8004446:	4610      	mov	r0, r2
 8004448:	f7fe fbbf 	bl	8002bca <ld_clust>
 800444c:	4602      	mov	r2, r0
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	609a      	str	r2, [r3, #8]
 8004452:	e001      	b.n	8004458 <f_opendir+0x78>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 8004454:	2305      	movs	r3, #5
 8004456:	73fb      	strb	r3, [r7, #15]
				}
			}
			if (res == FR_OK) {
 8004458:	7bfb      	ldrb	r3, [r7, #15]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d109      	bne.n	8004472 <f_opendir+0x92>
				dp->obj.id = fs->id;
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	88da      	ldrh	r2, [r3, #6]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 8004466:	2100      	movs	r1, #0
 8004468:	6878      	ldr	r0, [r7, #4]
 800446a:	f7fe fa56 	bl	800291a <dir_sdi>
 800446e:	4603      	mov	r3, r0
 8004470:	73fb      	strb	r3, [r7, #15]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8004472:	7bfb      	ldrb	r3, [r7, #15]
 8004474:	2b04      	cmp	r3, #4
 8004476:	d101      	bne.n	800447c <f_opendir+0x9c>
 8004478:	2305      	movs	r3, #5
 800447a:	73fb      	strb	r3, [r7, #15]
	}
	if (res != FR_OK) dp->obj.fs = 0;		/* Invalidate the directory object if function faild */
 800447c:	7bfb      	ldrb	r3, [r7, #15]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d002      	beq.n	8004488 <f_opendir+0xa8>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2200      	movs	r2, #0
 8004486:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8004488:	7bfb      	ldrb	r3, [r7, #15]
}
 800448a:	4618      	mov	r0, r3
 800448c:	3710      	adds	r7, #16
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}

08004492 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 8004492:	b580      	push	{r7, lr}
 8004494:	b084      	sub	sp, #16
 8004496:	af00      	add	r7, sp, #0
 8004498:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);	/* Check validity of the file object */
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	f107 0208 	add.w	r2, r7, #8
 80044a0:	4611      	mov	r1, r2
 80044a2:	4618      	mov	r0, r3
 80044a4:	f7ff f93c 	bl	8003720 <validate>
 80044a8:	4603      	mov	r3, r0
 80044aa:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80044ac:	7bfb      	ldrb	r3, [r7, #15]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d102      	bne.n	80044b8 <f_closedir+0x26>
#if FF_FS_LOCK != 0
		if (dp->obj.lockid) res = dec_lock(dp->obj.lockid);	/* Decrement sub-directory open counter */
		if (res == FR_OK) dp->obj.fs = 0;	/* Invalidate directory object */
#else
		dp->obj.fs = 0;	/* Invalidate directory object */
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2200      	movs	r2, #0
 80044b6:	601a      	str	r2, [r3, #0]
#endif
#if FF_FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 80044b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80044ba:	4618      	mov	r0, r3
 80044bc:	3710      	adds	r7, #16
 80044be:	46bd      	mov	sp, r7
 80044c0:	bd80      	pop	{r7, pc}

080044c2 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 80044c2:	b580      	push	{r7, lr}
 80044c4:	b084      	sub	sp, #16
 80044c6:	af00      	add	r7, sp, #0
 80044c8:	6078      	str	r0, [r7, #4]
 80044ca:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	f107 0208 	add.w	r2, r7, #8
 80044d2:	4611      	mov	r1, r2
 80044d4:	4618      	mov	r0, r3
 80044d6:	f7ff f923 	bl	8003720 <validate>
 80044da:	4603      	mov	r3, r0
 80044dc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80044de:	7bfb      	ldrb	r3, [r7, #15]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d126      	bne.n	8004532 <f_readdir+0x70>
		if (!fno) {
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d106      	bne.n	80044f8 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 80044ea:	2100      	movs	r1, #0
 80044ec:	6878      	ldr	r0, [r7, #4]
 80044ee:	f7fe fa14 	bl	800291a <dir_sdi>
 80044f2:	4603      	mov	r3, r0
 80044f4:	73fb      	strb	r3, [r7, #15]
 80044f6:	e01c      	b.n	8004532 <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = DIR_READ_FILE(dp);		/* Read an item */
 80044f8:	2100      	movs	r1, #0
 80044fa:	6878      	ldr	r0, [r7, #4]
 80044fc:	f7fe fba4 	bl	8002c48 <dir_read>
 8004500:	4603      	mov	r3, r0
 8004502:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 8004504:	7bfb      	ldrb	r3, [r7, #15]
 8004506:	2b04      	cmp	r3, #4
 8004508:	d101      	bne.n	800450e <f_readdir+0x4c>
 800450a:	2300      	movs	r3, #0
 800450c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 800450e:	7bfb      	ldrb	r3, [r7, #15]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d10e      	bne.n	8004532 <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 8004514:	6839      	ldr	r1, [r7, #0]
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f7fe fc7a 	bl	8002e10 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 800451c:	2100      	movs	r1, #0
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f7fe fa76 	bl	8002a10 <dir_next>
 8004524:	4603      	mov	r3, r0
 8004526:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 8004528:	7bfb      	ldrb	r3, [r7, #15]
 800452a:	2b04      	cmp	r3, #4
 800452c:	d101      	bne.n	8004532 <f_readdir+0x70>
 800452e:	2300      	movs	r3, #0
 8004530:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 8004532:	7bfb      	ldrb	r3, [r7, #15]
}
 8004534:	4618      	mov	r0, r3
 8004536:	3710      	adds	r7, #16
 8004538:	46bd      	mov	sp, r7
 800453a:	bd80      	pop	{r7, pc}

0800453c <GetNextFileName>:
#include <stdio.h>
#include <stdlib.h>
#include <string.h>

char* GetNextFileName()
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b090      	sub	sp, #64	; 0x40
 8004540:	af00      	add	r7, sp, #0
	 FRESULT res;
	 DIR dir;
	 static FILINFO fno;
	 char* path="/";
 8004542:	4b27      	ldr	r3, [pc, #156]	; (80045e0 <GetNextFileName+0xa4>)
 8004544:	63bb      	str	r3, [r7, #56]	; 0x38

	 int ID=0;
 8004546:	2300      	movs	r3, #0
 8004548:	63fb      	str	r3, [r7, #60]	; 0x3c

	 res = f_opendir(&dir, path);                       /* Open the directory */
 800454a:	1d3b      	adds	r3, r7, #4
 800454c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800454e:	4618      	mov	r0, r3
 8004550:	f7ff ff46 	bl	80043e0 <f_opendir>
 8004554:	4603      	mov	r3, r0
 8004556:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	 if (res == FR_OK) {
 800455a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800455e:	2b00      	cmp	r3, #0
 8004560:	d11f      	bne.n	80045a2 <GetNextFileName+0x66>
		 for (;;) {
			 res = f_readdir(&dir, &fno);                   /* Read a directory item */
 8004562:	1d3b      	adds	r3, r7, #4
 8004564:	491f      	ldr	r1, [pc, #124]	; (80045e4 <GetNextFileName+0xa8>)
 8004566:	4618      	mov	r0, r3
 8004568:	f7ff ffab 	bl	80044c2 <f_readdir>
 800456c:	4603      	mov	r3, r0
 800456e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			 if (res != FR_OK || fno.fname[0] == 0) break;  /* Break on error or end of dir */
 8004572:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004576:	2b00      	cmp	r3, #0
 8004578:	d10f      	bne.n	800459a <GetNextFileName+0x5e>
 800457a:	4b1a      	ldr	r3, [pc, #104]	; (80045e4 <GetNextFileName+0xa8>)
 800457c:	7a5b      	ldrb	r3, [r3, #9]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d00b      	beq.n	800459a <GetNextFileName+0x5e>
			 else {                                       /* It is a file. */
				 if (ID < atoi(fno.fname))
 8004582:	4819      	ldr	r0, [pc, #100]	; (80045e8 <GetNextFileName+0xac>)
 8004584:	f004 fcec 	bl	8008f60 <atoi>
 8004588:	4602      	mov	r2, r0
 800458a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800458c:	4293      	cmp	r3, r2
 800458e:	dae8      	bge.n	8004562 <GetNextFileName+0x26>
				 {
					 ID = atoi(fno.fname);
 8004590:	4815      	ldr	r0, [pc, #84]	; (80045e8 <GetNextFileName+0xac>)
 8004592:	f004 fce5 	bl	8008f60 <atoi>
 8004596:	63f8      	str	r0, [r7, #60]	; 0x3c
			 res = f_readdir(&dir, &fno);                   /* Read a directory item */
 8004598:	e7e3      	b.n	8004562 <GetNextFileName+0x26>
				 }
			 }
		 }
		 f_closedir(&dir);
 800459a:	1d3b      	adds	r3, r7, #4
 800459c:	4618      	mov	r0, r3
 800459e:	f7ff ff78 	bl	8004492 <f_closedir>
	 }

	 ID++;
 80045a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80045a4:	3301      	adds	r3, #1
 80045a6:	63fb      	str	r3, [r7, #60]	; 0x3c
	 char *c;
	 c=malloc(8);
 80045a8:	2008      	movs	r0, #8
 80045aa:	f004 fd07 	bl	8008fbc <malloc>
 80045ae:	4603      	mov	r3, r0
 80045b0:	633b      	str	r3, [r7, #48]	; 0x30
	 sprintf(c, "%d", ID);
 80045b2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80045b4:	490d      	ldr	r1, [pc, #52]	; (80045ec <GetNextFileName+0xb0>)
 80045b6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80045b8:	f004 fdd0 	bl	800915c <siprintf>
	 strcat(c,".wav");
 80045bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80045be:	f7fb fe11 	bl	80001e4 <strlen>
 80045c2:	4603      	mov	r3, r0
 80045c4:	461a      	mov	r2, r3
 80045c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045c8:	4413      	add	r3, r2
 80045ca:	4a09      	ldr	r2, [pc, #36]	; (80045f0 <GetNextFileName+0xb4>)
 80045cc:	6810      	ldr	r0, [r2, #0]
 80045ce:	6018      	str	r0, [r3, #0]
 80045d0:	7912      	ldrb	r2, [r2, #4]
 80045d2:	711a      	strb	r2, [r3, #4]
	 return c;
 80045d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80045d6:	4618      	mov	r0, r3
 80045d8:	3740      	adds	r7, #64	; 0x40
 80045da:	46bd      	mov	sp, r7
 80045dc:	bd80      	pop	{r7, pc}
 80045de:	bf00      	nop
 80045e0:	080099a8 	.word	0x080099a8
 80045e4:	20000240 	.word	0x20000240
 80045e8:	20000249 	.word	0x20000249
 80045ec:	080099ac 	.word	0x080099ac
 80045f0:	080099b0 	.word	0x080099b0

080045f4 <NextFile>:

char * NextFile(char* file_name)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b090      	sub	sp, #64	; 0x40
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dir;
	static FILINFO fno;
	char* path="/";
 80045fc:	4b2a      	ldr	r3, [pc, #168]	; (80046a8 <NextFile+0xb4>)
 80045fe:	63bb      	str	r3, [r7, #56]	; 0x38
	char * prev;
	res = f_opendir(&dir, path);                       /* Open the directory */
 8004600:	f107 0308 	add.w	r3, r7, #8
 8004604:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004606:	4618      	mov	r0, r3
 8004608:	f7ff feea 	bl	80043e0 <f_opendir>
 800460c:	4603      	mov	r3, r0
 800460e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res == FR_OK) {
 8004612:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004616:	2b00      	cmp	r3, #0
 8004618:	d141      	bne.n	800469e <NextFile+0xaa>
		 for (;;) {
			 res = f_readdir(&dir, &fno);                   /* Read a directory item */
 800461a:	f107 0308 	add.w	r3, r7, #8
 800461e:	4923      	ldr	r1, [pc, #140]	; (80046ac <NextFile+0xb8>)
 8004620:	4618      	mov	r0, r3
 8004622:	f7ff ff4e 	bl	80044c2 <f_readdir>
 8004626:	4603      	mov	r3, r0
 8004628:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			 if (res != FR_OK) break;  /* Break on error*/
 800462c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004630:	2b00      	cmp	r3, #0
 8004632:	d12e      	bne.n	8004692 <NextFile+0x9e>
			 if (!strcmp(file_name, fno.fname)){
 8004634:	491e      	ldr	r1, [pc, #120]	; (80046b0 <NextFile+0xbc>)
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	f7fb fdca 	bl	80001d0 <strcmp>
 800463c:	4603      	mov	r3, r0
 800463e:	2b00      	cmp	r3, #0
 8004640:	d1eb      	bne.n	800461a <NextFile+0x26>
				 free(prev);
 8004642:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8004644:	f004 fcc2 	bl	8008fcc <free>
				 prev = malloc(strlen(fno.fname));
 8004648:	4819      	ldr	r0, [pc, #100]	; (80046b0 <NextFile+0xbc>)
 800464a:	f7fb fdcb 	bl	80001e4 <strlen>
 800464e:	4603      	mov	r3, r0
 8004650:	4618      	mov	r0, r3
 8004652:	f004 fcb3 	bl	8008fbc <malloc>
 8004656:	4603      	mov	r3, r0
 8004658:	63fb      	str	r3, [r7, #60]	; 0x3c
				 strcpy(prev, fno.fname);
 800465a:	4915      	ldr	r1, [pc, #84]	; (80046b0 <NextFile+0xbc>)
 800465c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800465e:	f004 fd9d 	bl	800919c <strcpy>
				 res = f_readdir(&dir, &fno);
 8004662:	f107 0308 	add.w	r3, r7, #8
 8004666:	4911      	ldr	r1, [pc, #68]	; (80046ac <NextFile+0xb8>)
 8004668:	4618      	mov	r0, r3
 800466a:	f7ff ff2a 	bl	80044c2 <f_readdir>
 800466e:	4603      	mov	r3, r0
 8004670:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				 if (res != FR_OK || fno.fname[0] == 0) break;
 8004674:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004678:	2b00      	cmp	r3, #0
 800467a:	d10b      	bne.n	8004694 <NextFile+0xa0>
 800467c:	4b0b      	ldr	r3, [pc, #44]	; (80046ac <NextFile+0xb8>)
 800467e:	7a5b      	ldrb	r3, [r3, #9]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d007      	beq.n	8004694 <NextFile+0xa0>
				 f_closedir(&dir);
 8004684:	f107 0308 	add.w	r3, r7, #8
 8004688:	4618      	mov	r0, r3
 800468a:	f7ff ff02 	bl	8004492 <f_closedir>
				 return fno.fname;
 800468e:	4b08      	ldr	r3, [pc, #32]	; (80046b0 <NextFile+0xbc>)
 8004690:	e006      	b.n	80046a0 <NextFile+0xac>
			 if (res != FR_OK) break;  /* Break on error*/
 8004692:	bf00      	nop
			 }
		 }
		 f_closedir(&dir);
 8004694:	f107 0308 	add.w	r3, r7, #8
 8004698:	4618      	mov	r0, r3
 800469a:	f7ff fefa 	bl	8004492 <f_closedir>
	 }
	 return prev;
 800469e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	3740      	adds	r7, #64	; 0x40
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}
 80046a8:	080099a8 	.word	0x080099a8
 80046ac:	20000258 	.word	0x20000258
 80046b0:	20000261 	.word	0x20000261

080046b4 <PreviousFile>:
char * PreviousFile(char* file_name) // to jeszcze do poprawki
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b090      	sub	sp, #64	; 0x40
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dir;
	static FILINFO fno;
	char* path="/";
 80046bc:	4b26      	ldr	r3, [pc, #152]	; (8004758 <PreviousFile+0xa4>)
 80046be:	63fb      	str	r3, [r7, #60]	; 0x3c
	char* previous_name = malloc(strlen(file_name));
 80046c0:	6878      	ldr	r0, [r7, #4]
 80046c2:	f7fb fd8f 	bl	80001e4 <strlen>
 80046c6:	4603      	mov	r3, r0
 80046c8:	4618      	mov	r0, r3
 80046ca:	f004 fc77 	bl	8008fbc <malloc>
 80046ce:	4603      	mov	r3, r0
 80046d0:	63bb      	str	r3, [r7, #56]	; 0x38

	res = f_opendir(&dir, path);                       /* Open the directory */
 80046d2:	f107 0308 	add.w	r3, r7, #8
 80046d6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80046d8:	4618      	mov	r0, r3
 80046da:	f7ff fe81 	bl	80043e0 <f_opendir>
 80046de:	4603      	mov	r3, r0
 80046e0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res == FR_OK) {
 80046e4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d130      	bne.n	800474e <PreviousFile+0x9a>
		 for (;;) {
			 previous_name = malloc(strlen(file_name));
 80046ec:	6878      	ldr	r0, [r7, #4]
 80046ee:	f7fb fd79 	bl	80001e4 <strlen>
 80046f2:	4603      	mov	r3, r0
 80046f4:	4618      	mov	r0, r3
 80046f6:	f004 fc61 	bl	8008fbc <malloc>
 80046fa:	4603      	mov	r3, r0
 80046fc:	63bb      	str	r3, [r7, #56]	; 0x38
			 res = f_readdir(&dir, &fno);                   /* Read a directory item */
 80046fe:	f107 0308 	add.w	r3, r7, #8
 8004702:	4916      	ldr	r1, [pc, #88]	; (800475c <PreviousFile+0xa8>)
 8004704:	4618      	mov	r0, r3
 8004706:	f7ff fedc 	bl	80044c2 <f_readdir>
 800470a:	4603      	mov	r3, r0
 800470c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			 if (res != FR_OK || fno.fname[0] == 0) break;  /* Break on error or end of dir */
 8004710:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004714:	2b00      	cmp	r3, #0
 8004716:	d115      	bne.n	8004744 <PreviousFile+0x90>
 8004718:	4b10      	ldr	r3, [pc, #64]	; (800475c <PreviousFile+0xa8>)
 800471a:	7a5b      	ldrb	r3, [r3, #9]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d011      	beq.n	8004744 <PreviousFile+0x90>
			 if (!strcmp(file_name, fno.fname)){
 8004720:	490f      	ldr	r1, [pc, #60]	; (8004760 <PreviousFile+0xac>)
 8004722:	6878      	ldr	r0, [r7, #4]
 8004724:	f7fb fd54 	bl	80001d0 <strcmp>
 8004728:	4603      	mov	r3, r0
 800472a:	2b00      	cmp	r3, #0
 800472c:	d1de      	bne.n	80046ec <PreviousFile+0x38>
				 res = f_readdir(&dir, &fno);
 800472e:	f107 0308 	add.w	r3, r7, #8
 8004732:	490a      	ldr	r1, [pc, #40]	; (800475c <PreviousFile+0xa8>)
 8004734:	4618      	mov	r0, r3
 8004736:	f7ff fec4 	bl	80044c2 <f_readdir>
 800473a:	4603      	mov	r3, r0
 800473c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				 return previous_name;
 8004740:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004742:	e005      	b.n	8004750 <PreviousFile+0x9c>
			 }

		 }
		 f_closedir(&dir);
 8004744:	f107 0308 	add.w	r3, r7, #8
 8004748:	4618      	mov	r0, r3
 800474a:	f7ff fea2 	bl	8004492 <f_closedir>
	 }
	 return fno.fname;
 800474e:	4b04      	ldr	r3, [pc, #16]	; (8004760 <PreviousFile+0xac>)
}
 8004750:	4618      	mov	r0, r3
 8004752:	3740      	adds	r7, #64	; 0x40
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}
 8004758:	080099a8 	.word	0x080099a8
 800475c:	20000270 	.word	0x20000270
 8004760:	20000279 	.word	0x20000279

08004764 <writeSD>:
static void MX_ADC2_Init(void);
/* USER CODE BEGIN PFP */

/*---------------------Zapis na karte SD-----------------------*/
void writeSD()
{
 8004764:	b590      	push	{r4, r7, lr}
 8004766:	b083      	sub	sp, #12
 8004768:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, 0);
	//fresult = f_mount(&FatFs, "", 0);
	fresult = f_open(&file, "plik1234.wav", FA_OPEN_ALWAYS | FA_CREATE_ALWAYS | FA_WRITE); //nazwa pliku moze miec maksymalnie 12 znakow z rozszerzeniem
 800476a:	221a      	movs	r2, #26
 800476c:	4913      	ldr	r1, [pc, #76]	; (80047bc <writeSD+0x58>)
 800476e:	4814      	ldr	r0, [pc, #80]	; (80047c0 <writeSD+0x5c>)
 8004770:	f7ff f84c 	bl	800380c <f_open>
 8004774:	4603      	mov	r3, r0
 8004776:	461a      	mov	r2, r3
 8004778:	4b12      	ldr	r3, [pc, #72]	; (80047c4 <writeSD+0x60>)
 800477a:	701a      	strb	r2, [r3, #0]
	int len = sprintf( buffer, "Hello PTM!\r\n");
 800477c:	4a12      	ldr	r2, [pc, #72]	; (80047c8 <writeSD+0x64>)
 800477e:	4b13      	ldr	r3, [pc, #76]	; (80047cc <writeSD+0x68>)
 8004780:	4614      	mov	r4, r2
 8004782:	cb07      	ldmia	r3!, {r0, r1, r2}
 8004784:	6020      	str	r0, [r4, #0]
 8004786:	6061      	str	r1, [r4, #4]
 8004788:	60a2      	str	r2, [r4, #8]
 800478a:	781b      	ldrb	r3, [r3, #0]
 800478c:	7323      	strb	r3, [r4, #12]
 800478e:	230c      	movs	r3, #12
 8004790:	607b      	str	r3, [r7, #4]
	fresult = f_write(&file, buffer, len, &bytes_written);
 8004792:	687a      	ldr	r2, [r7, #4]
 8004794:	4b0e      	ldr	r3, [pc, #56]	; (80047d0 <writeSD+0x6c>)
 8004796:	490c      	ldr	r1, [pc, #48]	; (80047c8 <writeSD+0x64>)
 8004798:	4809      	ldr	r0, [pc, #36]	; (80047c0 <writeSD+0x5c>)
 800479a:	f7ff faed 	bl	8003d78 <f_write>
 800479e:	4603      	mov	r3, r0
 80047a0:	461a      	mov	r2, r3
 80047a2:	4b08      	ldr	r3, [pc, #32]	; (80047c4 <writeSD+0x60>)
 80047a4:	701a      	strb	r2, [r3, #0]
	fresult = f_close (&file);
 80047a6:	4806      	ldr	r0, [pc, #24]	; (80047c0 <writeSD+0x5c>)
 80047a8:	f7ff fccd 	bl	8004146 <f_close>
 80047ac:	4603      	mov	r3, r0
 80047ae:	461a      	mov	r2, r3
 80047b0:	4b04      	ldr	r3, [pc, #16]	; (80047c4 <writeSD+0x60>)
 80047b2:	701a      	strb	r2, [r3, #0]
}
 80047b4:	bf00      	nop
 80047b6:	370c      	adds	r7, #12
 80047b8:	46bd      	mov	sp, r7
 80047ba:	bd90      	pop	{r4, r7, pc}
 80047bc:	080099c0 	.word	0x080099c0
 80047c0:	20000600 	.word	0x20000600
 80047c4:	20000b88 	.word	0x20000b88
 80047c8:	20000888 	.word	0x20000888
 80047cc:	080099d0 	.word	0x080099d0
 80047d0:	20000c24 	.word	0x20000c24

080047d4 <ReadChunk>:
	fresult = f_close(&file);

}
/*------------------------Odczyt jednego fragmentu danych------------*/
int ReadChunk(char* file_path, int16_t data[], uint32_t sample)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b086      	sub	sp, #24
 80047d8:	af00      	add	r7, sp, #0
 80047da:	60f8      	str	r0, [r7, #12]
 80047dc:	60b9      	str	r1, [r7, #8]
 80047de:	607a      	str	r2, [r7, #4]
	FIL* f;
	f_open(f, file_path, FA_READ);
 80047e0:	2201      	movs	r2, #1
 80047e2:	68f9      	ldr	r1, [r7, #12]
 80047e4:	6978      	ldr	r0, [r7, #20]
 80047e6:	f7ff f811 	bl	800380c <f_open>
	uint16_t br;
	f_lseek(f, sample + 44);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	332c      	adds	r3, #44	; 0x2c
 80047ee:	4619      	mov	r1, r3
 80047f0:	6978      	ldr	r0, [r7, #20]
 80047f2:	f7ff fcc8 	bl	8004186 <f_lseek>
	f_read(f, data, CHUNK_SIZE, &br);
 80047f6:	f107 0312 	add.w	r3, r7, #18
 80047fa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80047fe:	68b9      	ldr	r1, [r7, #8]
 8004800:	6978      	ldr	r0, [r7, #20]
 8004802:	f7ff f986 	bl	8003b12 <f_read>
	f_close(f);
 8004806:	6978      	ldr	r0, [r7, #20]
 8004808:	f7ff fc9d 	bl	8004146 <f_close>
	if (CHUNK_SIZE != br) return 1;
 800480c:	8a7b      	ldrh	r3, [r7, #18]
 800480e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004812:	d001      	beq.n	8004818 <ReadChunk+0x44>
 8004814:	2301      	movs	r3, #1
 8004816:	e000      	b.n	800481a <ReadChunk+0x46>
	return 0;
 8004818:	2300      	movs	r3, #0
}
 800481a:	4618      	mov	r0, r3
 800481c:	3718      	adds	r7, #24
 800481e:	46bd      	mov	sp, r7
 8004820:	bd80      	pop	{r7, pc}
	...

08004824 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef*htim) //2,5,4 timer wykorzystany 3 do diody1
{
 8004824:	b5b0      	push	{r4, r5, r7, lr}
 8004826:	b082      	sub	sp, #8
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
	/*--------------------Odczyt z mikrofonu------------------*/
	if(htim->Instance== TIM4)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4a87      	ldr	r2, [pc, #540]	; (8004a50 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d131      	bne.n	800489a <HAL_TIM_PeriodElapsedCallback+0x76>
	{
		if (recording)
 8004836:	4b87      	ldr	r3, [pc, #540]	; (8004a54 <HAL_TIM_PeriodElapsedCallback+0x230>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d02d      	beq.n	800489a <HAL_TIM_PeriodElapsedCallback+0x76>
		{
		HAL_ADC_Start(&hadc1);
 800483e:	4886      	ldr	r0, [pc, #536]	; (8004a58 <HAL_TIM_PeriodElapsedCallback+0x234>)
 8004840:	f001 fcc6 	bl	80061d0 <HAL_ADC_Start>
			  if(HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK)
 8004844:	210a      	movs	r1, #10
 8004846:	4884      	ldr	r0, [pc, #528]	; (8004a58 <HAL_TIM_PeriodElapsedCallback+0x234>)
 8004848:	f001 fd88 	bl	800635c <HAL_ADC_PollForConversion>
 800484c:	4603      	mov	r3, r0
 800484e:	2b00      	cmp	r3, #0
 8004850:	d123      	bne.n	800489a <HAL_TIM_PeriodElapsedCallback+0x76>
			  {
				  adc_value = HAL_ADC_GetValue(&hadc1);
 8004852:	4881      	ldr	r0, [pc, #516]	; (8004a58 <HAL_TIM_PeriodElapsedCallback+0x234>)
 8004854:	f001 fe06 	bl	8006464 <HAL_ADC_GetValue>
 8004858:	4603      	mov	r3, r0
 800485a:	b29a      	uxth	r2, r3
 800485c:	4b7f      	ldr	r3, [pc, #508]	; (8004a5c <HAL_TIM_PeriodElapsedCallback+0x238>)
 800485e:	801a      	strh	r2, [r3, #0]
				  x = (int16_t)(2.95/(double)4096) * adc_value;
 8004860:	4b7f      	ldr	r3, [pc, #508]	; (8004a60 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8004862:	2200      	movs	r2, #0
 8004864:	801a      	strh	r2, [r3, #0]
				  data_chunk[data_iterator]  = x;
 8004866:	4b7f      	ldr	r3, [pc, #508]	; (8004a64 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a7d      	ldr	r2, [pc, #500]	; (8004a60 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 800486c:	8812      	ldrh	r2, [r2, #0]
 800486e:	b211      	sxth	r1, r2
 8004870:	4a7d      	ldr	r2, [pc, #500]	; (8004a68 <HAL_TIM_PeriodElapsedCallback+0x244>)
 8004872:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				  data_iterator++;
 8004876:	4b7b      	ldr	r3, [pc, #492]	; (8004a64 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	3301      	adds	r3, #1
 800487c:	4a79      	ldr	r2, [pc, #484]	; (8004a64 <HAL_TIM_PeriodElapsedCallback+0x240>)
 800487e:	6013      	str	r3, [r2, #0]
				  if (data_iterator >= CHUNK_SIZE - 1)
 8004880:	4b78      	ldr	r3, [pc, #480]	; (8004a64 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	2bfe      	cmp	r3, #254	; 0xfe
 8004886:	dd08      	ble.n	800489a <HAL_TIM_PeriodElapsedCallback+0x76>
					  {
					  SaveChunk(file_name, data_chunk);
 8004888:	4b78      	ldr	r3, [pc, #480]	; (8004a6c <HAL_TIM_PeriodElapsedCallback+0x248>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4976      	ldr	r1, [pc, #472]	; (8004a68 <HAL_TIM_PeriodElapsedCallback+0x244>)
 800488e:	4618      	mov	r0, r3
 8004890:	f001 f8a0 	bl	80059d4 <SaveChunk>
					  data_iterator = 0;
 8004894:	4b73      	ldr	r3, [pc, #460]	; (8004a64 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8004896:	2200      	movs	r2, #0
 8004898:	601a      	str	r2, [r3, #0]
			  }
		}
	}

	/*--------------------Odwarzanie z glosniczka------------------*/
	if(htim->Instance== TIM5)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4a74      	ldr	r2, [pc, #464]	; (8004a70 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d14f      	bne.n	8004944 <HAL_TIM_PeriodElapsedCallback+0x120>
		{
			if(playing)
 80048a4:	4b73      	ldr	r3, [pc, #460]	; (8004a74 <HAL_TIM_PeriodElapsedCallback+0x250>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d04b      	beq.n	8004944 <HAL_TIM_PeriodElapsedCallback+0x120>
			{
				if(sample <= file_size)
 80048ac:	4b72      	ldr	r3, [pc, #456]	; (8004a78 <HAL_TIM_PeriodElapsedCallback+0x254>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4618      	mov	r0, r3
 80048b2:	f7fb fe37 	bl	8000524 <__aeabi_ui2d>
 80048b6:	4b71      	ldr	r3, [pc, #452]	; (8004a7c <HAL_TIM_PeriodElapsedCallback+0x258>)
 80048b8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80048bc:	461a      	mov	r2, r3
 80048be:	4623      	mov	r3, r4
 80048c0:	f7fc f930 	bl	8000b24 <__aeabi_dcmpge>
 80048c4:	4603      	mov	r3, r0
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d032      	beq.n	8004930 <HAL_TIM_PeriodElapsedCallback+0x10c>
				{
					HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, data_chunk[data_iterator] /**volume*/);
 80048ca:	4b66      	ldr	r3, [pc, #408]	; (8004a64 <HAL_TIM_PeriodElapsedCallback+0x240>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a66      	ldr	r2, [pc, #408]	; (8004a68 <HAL_TIM_PeriodElapsedCallback+0x244>)
 80048d0:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80048d4:	2200      	movs	r2, #0
 80048d6:	2110      	movs	r1, #16
 80048d8:	4869      	ldr	r0, [pc, #420]	; (8004a80 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 80048da:	f002 f9d5 	bl	8006c88 <HAL_DAC_SetValue>
					data_iterator++;
 80048de:	4b61      	ldr	r3, [pc, #388]	; (8004a64 <HAL_TIM_PeriodElapsedCallback+0x240>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	3301      	adds	r3, #1
 80048e4:	4a5f      	ldr	r2, [pc, #380]	; (8004a64 <HAL_TIM_PeriodElapsedCallback+0x240>)
 80048e6:	6013      	str	r3, [r2, #0]
					if (data_iterator >= CHUNK_SIZE - 1)
 80048e8:	4b5e      	ldr	r3, [pc, #376]	; (8004a64 <HAL_TIM_PeriodElapsedCallback+0x240>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	2bfe      	cmp	r3, #254	; 0xfe
 80048ee:	dd29      	ble.n	8004944 <HAL_TIM_PeriodElapsedCallback+0x120>
					{
						sample += CHUNK_SIZE;
 80048f0:	4b62      	ldr	r3, [pc, #392]	; (8004a7c <HAL_TIM_PeriodElapsedCallback+0x258>)
 80048f2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80048f6:	f04f 0200 	mov.w	r2, #0
 80048fa:	4b62      	ldr	r3, [pc, #392]	; (8004a84 <HAL_TIM_PeriodElapsedCallback+0x260>)
 80048fc:	f7fb fcd6 	bl	80002ac <__adddf3>
 8004900:	4603      	mov	r3, r0
 8004902:	460c      	mov	r4, r1
 8004904:	4a5d      	ldr	r2, [pc, #372]	; (8004a7c <HAL_TIM_PeriodElapsedCallback+0x258>)
 8004906:	e9c2 3400 	strd	r3, r4, [r2]
						ReadChunk(file_name, data_chunk,sample);
 800490a:	4b58      	ldr	r3, [pc, #352]	; (8004a6c <HAL_TIM_PeriodElapsedCallback+0x248>)
 800490c:	681d      	ldr	r5, [r3, #0]
 800490e:	4b5b      	ldr	r3, [pc, #364]	; (8004a7c <HAL_TIM_PeriodElapsedCallback+0x258>)
 8004910:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004914:	4618      	mov	r0, r3
 8004916:	4621      	mov	r1, r4
 8004918:	f7fc f918 	bl	8000b4c <__aeabi_d2uiz>
 800491c:	4603      	mov	r3, r0
 800491e:	461a      	mov	r2, r3
 8004920:	4951      	ldr	r1, [pc, #324]	; (8004a68 <HAL_TIM_PeriodElapsedCallback+0x244>)
 8004922:	4628      	mov	r0, r5
 8004924:	f7ff ff56 	bl	80047d4 <ReadChunk>
						data_iterator = 0;
 8004928:	4b4e      	ldr	r3, [pc, #312]	; (8004a64 <HAL_TIM_PeriodElapsedCallback+0x240>)
 800492a:	2200      	movs	r2, #0
 800492c:	601a      	str	r2, [r3, #0]
 800492e:	e009      	b.n	8004944 <HAL_TIM_PeriodElapsedCallback+0x120>
					 }
				}
				else
				{
					sample = 0;
 8004930:	4a52      	ldr	r2, [pc, #328]	; (8004a7c <HAL_TIM_PeriodElapsedCallback+0x258>)
 8004932:	f04f 0300 	mov.w	r3, #0
 8004936:	f04f 0400 	mov.w	r4, #0
 800493a:	e9c2 3400 	strd	r3, r4, [r2]
					playing = 0;
 800493e:	4b4d      	ldr	r3, [pc, #308]	; (8004a74 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8004940:	2200      	movs	r2, #0
 8004942:	601a      	str	r2, [r3, #0]
				//else {sample=0;}
			}
		}

	/*-----Proba ustawienia janosci diody--------------*/
	if(htim->Instance== TIM2)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800494c:	d17c      	bne.n	8004a48 <HAL_TIM_PeriodElapsedCallback+0x224>
			{
					rgb2_set(255);
 800494e:	20ff      	movs	r0, #255	; 0xff
 8004950:	f000 f90c 	bl	8004b6c <rgb2_set>
					y=100;
 8004954:	4b4c      	ldr	r3, [pc, #304]	; (8004a88 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8004956:	2264      	movs	r2, #100	; 0x64
 8004958:	601a      	str	r2, [r3, #0]
						switch(diode_state)
 800495a:	4b4c      	ldr	r3, [pc, #304]	; (8004a8c <HAL_TIM_PeriodElapsedCallback+0x268>)
 800495c:	781b      	ldrb	r3, [r3, #0]
 800495e:	b2db      	uxtb	r3, r3
 8004960:	2b05      	cmp	r3, #5
 8004962:	d871      	bhi.n	8004a48 <HAL_TIM_PeriodElapsedCallback+0x224>
 8004964:	a201      	add	r2, pc, #4	; (adr r2, 800496c <HAL_TIM_PeriodElapsedCallback+0x148>)
 8004966:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800496a:	bf00      	nop
 800496c:	08004985 	.word	0x08004985
 8004970:	0800499f 	.word	0x0800499f
 8004974:	080049c1 	.word	0x080049c1
 8004978:	080049e3 	.word	0x080049e3
 800497c:	08004a09 	.word	0x08004a09
 8004980:	08004a2b 	.word	0x08004a2b
							{
								case 0:
									TIM2->CCR1=2100;
 8004984:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004988:	f640 0234 	movw	r2, #2100	; 0x834
 800498c:	635a      	str	r2, [r3, #52]	; 0x34
									diode_state++;
 800498e:	4b3f      	ldr	r3, [pc, #252]	; (8004a8c <HAL_TIM_PeriodElapsedCallback+0x268>)
 8004990:	781b      	ldrb	r3, [r3, #0]
 8004992:	b2db      	uxtb	r3, r3
 8004994:	3301      	adds	r3, #1
 8004996:	b2da      	uxtb	r2, r3
 8004998:	4b3c      	ldr	r3, [pc, #240]	; (8004a8c <HAL_TIM_PeriodElapsedCallback+0x268>)
 800499a:	701a      	strb	r2, [r3, #0]
									break;
 800499c:	e054      	b.n	8004a48 <HAL_TIM_PeriodElapsedCallback+0x224>
								case 1:
									TIM2->CCR1=2100-2*y;
 800499e:	4b3a      	ldr	r3, [pc, #232]	; (8004a88 <HAL_TIM_PeriodElapsedCallback+0x264>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f5c3 6383 	rsb	r3, r3, #1048	; 0x418
 80049a6:	3302      	adds	r3, #2
 80049a8:	005a      	lsls	r2, r3, #1
 80049aa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80049ae:	635a      	str	r2, [r3, #52]	; 0x34
									diode_state++;
 80049b0:	4b36      	ldr	r3, [pc, #216]	; (8004a8c <HAL_TIM_PeriodElapsedCallback+0x268>)
 80049b2:	781b      	ldrb	r3, [r3, #0]
 80049b4:	b2db      	uxtb	r3, r3
 80049b6:	3301      	adds	r3, #1
 80049b8:	b2da      	uxtb	r2, r3
 80049ba:	4b34      	ldr	r3, [pc, #208]	; (8004a8c <HAL_TIM_PeriodElapsedCallback+0x268>)
 80049bc:	701a      	strb	r2, [r3, #0]
									break;
 80049be:	e043      	b.n	8004a48 <HAL_TIM_PeriodElapsedCallback+0x224>
								case 2:
									TIM2->CCR1=2100-4*y;
 80049c0:	4b31      	ldr	r3, [pc, #196]	; (8004a88 <HAL_TIM_PeriodElapsedCallback+0x264>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f5c3 7303 	rsb	r3, r3, #524	; 0x20c
 80049c8:	3301      	adds	r3, #1
 80049ca:	009a      	lsls	r2, r3, #2
 80049cc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80049d0:	635a      	str	r2, [r3, #52]	; 0x34
										diode_state++;
 80049d2:	4b2e      	ldr	r3, [pc, #184]	; (8004a8c <HAL_TIM_PeriodElapsedCallback+0x268>)
 80049d4:	781b      	ldrb	r3, [r3, #0]
 80049d6:	b2db      	uxtb	r3, r3
 80049d8:	3301      	adds	r3, #1
 80049da:	b2da      	uxtb	r2, r3
 80049dc:	4b2b      	ldr	r3, [pc, #172]	; (8004a8c <HAL_TIM_PeriodElapsedCallback+0x268>)
 80049de:	701a      	strb	r2, [r3, #0]
										break;
 80049e0:	e032      	b.n	8004a48 <HAL_TIM_PeriodElapsedCallback+0x224>
								case 3:
									TIM2->CCR1=2100-6*y;
 80049e2:	4b29      	ldr	r3, [pc, #164]	; (8004a88 <HAL_TIM_PeriodElapsedCallback+0x264>)
 80049e4:	681a      	ldr	r2, [r3, #0]
 80049e6:	4613      	mov	r3, r2
 80049e8:	0092      	lsls	r2, r2, #2
 80049ea:	1a9b      	subs	r3, r3, r2
 80049ec:	005b      	lsls	r3, r3, #1
 80049ee:	f603 0234 	addw	r2, r3, #2100	; 0x834
 80049f2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80049f6:	635a      	str	r2, [r3, #52]	; 0x34
										diode_state++;
 80049f8:	4b24      	ldr	r3, [pc, #144]	; (8004a8c <HAL_TIM_PeriodElapsedCallback+0x268>)
 80049fa:	781b      	ldrb	r3, [r3, #0]
 80049fc:	b2db      	uxtb	r3, r3
 80049fe:	3301      	adds	r3, #1
 8004a00:	b2da      	uxtb	r2, r3
 8004a02:	4b22      	ldr	r3, [pc, #136]	; (8004a8c <HAL_TIM_PeriodElapsedCallback+0x268>)
 8004a04:	701a      	strb	r2, [r3, #0]
										break;
 8004a06:	e01f      	b.n	8004a48 <HAL_TIM_PeriodElapsedCallback+0x224>
								case 4:
									TIM2->CCR1=2100-8*y;
 8004a08:	4b1f      	ldr	r3, [pc, #124]	; (8004a88 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	00db      	lsls	r3, r3, #3
 8004a0e:	f5c3 6303 	rsb	r3, r3, #2096	; 0x830
 8004a12:	3304      	adds	r3, #4
 8004a14:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004a18:	6353      	str	r3, [r2, #52]	; 0x34
										diode_state++;
 8004a1a:	4b1c      	ldr	r3, [pc, #112]	; (8004a8c <HAL_TIM_PeriodElapsedCallback+0x268>)
 8004a1c:	781b      	ldrb	r3, [r3, #0]
 8004a1e:	b2db      	uxtb	r3, r3
 8004a20:	3301      	adds	r3, #1
 8004a22:	b2da      	uxtb	r2, r3
 8004a24:	4b19      	ldr	r3, [pc, #100]	; (8004a8c <HAL_TIM_PeriodElapsedCallback+0x268>)
 8004a26:	701a      	strb	r2, [r3, #0]
										break;
 8004a28:	e00e      	b.n	8004a48 <HAL_TIM_PeriodElapsedCallback+0x224>
								case 5:
									TIM2->CCR1=2100-10*y;
 8004a2a:	4b17      	ldr	r3, [pc, #92]	; (8004a88 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f06f 0209 	mvn.w	r2, #9
 8004a32:	fb02 f303 	mul.w	r3, r2, r3
 8004a36:	f603 0234 	addw	r2, r3, #2100	; 0x834
 8004a3a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004a3e:	635a      	str	r2, [r3, #52]	; 0x34
										diode_state=0;
 8004a40:	4b12      	ldr	r3, [pc, #72]	; (8004a8c <HAL_TIM_PeriodElapsedCallback+0x268>)
 8004a42:	2200      	movs	r2, #0
 8004a44:	701a      	strb	r2, [r3, #0]
										break;
 8004a46:	bf00      	nop
							}
			}
}
 8004a48:	bf00      	nop
 8004a4a:	3708      	adds	r7, #8
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bdb0      	pop	{r4, r5, r7, pc}
 8004a50:	40000800 	.word	0x40000800
 8004a54:	200002a4 	.word	0x200002a4
 8004a58:	20000828 	.word	0x20000828
 8004a5c:	200005fc 	.word	0x200005fc
 8004a60:	200002a8 	.word	0x200002a8
 8004a64:	200004e0 	.word	0x200004e0
 8004a68:	20000988 	.word	0x20000988
 8004a6c:	20000014 	.word	0x20000014
 8004a70:	40000c00 	.word	0x40000c00
 8004a74:	2000029c 	.word	0x2000029c
 8004a78:	200002a0 	.word	0x200002a0
 8004a7c:	20000288 	.word	0x20000288
 8004a80:	20000874 	.word	0x20000874
 8004a84:	40700000 	.word	0x40700000
 8004a88:	200002ac 	.word	0x200002ac
 8004a8c:	20000298 	.word	0x20000298

08004a90 <set_volume>:

/*--------------------Ustalanie glosnosci------------------*/
void set_volume()
{
 8004a90:	b598      	push	{r3, r4, r7, lr}
 8004a92:	af00      	add	r7, sp, #0

	V=2.95;
 8004a94:	4a1a      	ldr	r2, [pc, #104]	; (8004b00 <set_volume+0x70>)
 8004a96:	a418      	add	r4, pc, #96	; (adr r4, 8004af8 <set_volume+0x68>)
 8004a98:	e9d4 3400 	ldrd	r3, r4, [r4]
 8004a9c:	e9c2 3400 	strd	r3, r4, [r2]
	  HAL_ADC_Start(&hadc2);
 8004aa0:	4818      	ldr	r0, [pc, #96]	; (8004b04 <set_volume+0x74>)
 8004aa2:	f001 fb95 	bl	80061d0 <HAL_ADC_Start>
	  if(HAL_ADC_PollForConversion(&hadc2, 10) == HAL_OK)
 8004aa6:	210a      	movs	r1, #10
 8004aa8:	4816      	ldr	r0, [pc, #88]	; (8004b04 <set_volume+0x74>)
 8004aaa:	f001 fc57 	bl	800635c <HAL_ADC_PollForConversion>
 8004aae:	4603      	mov	r3, r0
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d11e      	bne.n	8004af2 <set_volume+0x62>
	  {
		  value = HAL_ADC_GetValue(&hadc2);
 8004ab4:	4813      	ldr	r0, [pc, #76]	; (8004b04 <set_volume+0x74>)
 8004ab6:	f001 fcd5 	bl	8006464 <HAL_ADC_GetValue>
 8004aba:	4603      	mov	r3, r0
 8004abc:	b29a      	uxth	r2, r3
 8004abe:	4b12      	ldr	r3, [pc, #72]	; (8004b08 <set_volume+0x78>)
 8004ac0:	801a      	strh	r2, [r3, #0]
		  volume = 0.5 + value/(double)4096;
 8004ac2:	4b11      	ldr	r3, [pc, #68]	; (8004b08 <set_volume+0x78>)
 8004ac4:	881b      	ldrh	r3, [r3, #0]
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	f7fb fd3c 	bl	8000544 <__aeabi_i2d>
 8004acc:	f04f 0200 	mov.w	r2, #0
 8004ad0:	4b0e      	ldr	r3, [pc, #56]	; (8004b0c <set_volume+0x7c>)
 8004ad2:	f7fb fecb 	bl	800086c <__aeabi_ddiv>
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	460c      	mov	r4, r1
 8004ada:	4618      	mov	r0, r3
 8004adc:	4621      	mov	r1, r4
 8004ade:	f04f 0200 	mov.w	r2, #0
 8004ae2:	4b0b      	ldr	r3, [pc, #44]	; (8004b10 <set_volume+0x80>)
 8004ae4:	f7fb fbe2 	bl	80002ac <__adddf3>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	460c      	mov	r4, r1
 8004aec:	4a09      	ldr	r2, [pc, #36]	; (8004b14 <set_volume+0x84>)
 8004aee:	e9c2 3400 	strd	r3, r4, [r2]
		  //volume=(V/(double)4096)*value*10;
	  }
}
 8004af2:	bf00      	nop
 8004af4:	bd98      	pop	{r3, r4, r7, pc}
 8004af6:	bf00      	nop
 8004af8:	9999999a 	.word	0x9999999a
 8004afc:	40079999 	.word	0x40079999
 8004b00:	20000008 	.word	0x20000008
 8004b04:	20000534 	.word	0x20000534
 8004b08:	20000c26 	.word	0x20000c26
 8004b0c:	40b00000 	.word	0x40b00000
 8004b10:	3fe00000 	.word	0x3fe00000
 8004b14:	20000290 	.word	0x20000290

08004b18 <rgb1_set>:

/*-------------------Konfiguracja diody RGB1----------------------------*/
void rgb1_set(uint8_t red, uint8_t green, uint8_t blue)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b083      	sub	sp, #12
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	4603      	mov	r3, r0
 8004b20:	71fb      	strb	r3, [r7, #7]
 8004b22:	460b      	mov	r3, r1
 8004b24:	71bb      	strb	r3, [r7, #6]
 8004b26:	4613      	mov	r3, r2
 8004b28:	717b      	strb	r3, [r7, #5]
	htim3.Instance->CCR1=red*2000;
 8004b2a:	79fb      	ldrb	r3, [r7, #7]
 8004b2c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004b30:	fb02 f203 	mul.w	r2, r2, r3
 8004b34:	4b0c      	ldr	r3, [pc, #48]	; (8004b68 <rgb1_set+0x50>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	635a      	str	r2, [r3, #52]	; 0x34
	htim3.Instance->CCR2=green*2000;
 8004b3a:	79bb      	ldrb	r3, [r7, #6]
 8004b3c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004b40:	fb02 f203 	mul.w	r2, r2, r3
 8004b44:	4b08      	ldr	r3, [pc, #32]	; (8004b68 <rgb1_set+0x50>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	639a      	str	r2, [r3, #56]	; 0x38
	htim3.Instance->CCR3=blue*2000;
 8004b4a:	797b      	ldrb	r3, [r7, #5]
 8004b4c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004b50:	fb02 f203 	mul.w	r2, r2, r3
 8004b54:	4b04      	ldr	r3, [pc, #16]	; (8004b68 <rgb1_set+0x50>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8004b5a:	bf00      	nop
 8004b5c:	370c      	adds	r7, #12
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b64:	4770      	bx	lr
 8004b66:	bf00      	nop
 8004b68:	200005bc 	.word	0x200005bc

08004b6c <rgb2_set>:

/*-------------------Konfiguracja diody RGB2----------------------------*/

void rgb2_set(uint8_t red)
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b083      	sub	sp, #12
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	4603      	mov	r3, r0
 8004b74:	71fb      	strb	r3, [r7, #7]
	htim2.Instance->CCR1=red*2000;
 8004b76:	79fb      	ldrb	r3, [r7, #7]
 8004b78:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004b7c:	fb02 f203 	mul.w	r2, r2, r3
 8004b80:	4b04      	ldr	r3, [pc, #16]	; (8004b94 <rgb2_set+0x28>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	635a      	str	r2, [r3, #52]	; 0x34
}
 8004b86:	bf00      	nop
 8004b88:	370c      	adds	r7, #12
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b90:	4770      	bx	lr
 8004b92:	bf00      	nop
 8004b94:	20000be4 	.word	0x20000be4

08004b98 <rgb2_set_intensity>:

/*-------Ustalenie jasnosci diody  RGB2 zaleznie od głosnosci lub czestotliwosci
 *  odbieranego dźwięku------*/
//do zrobienia
void rgb2_set_intensity()
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	af00      	add	r7, sp, #0
	if (x<0)
 8004b9c:	4b0f      	ldr	r3, [pc, #60]	; (8004bdc <rgb2_set_intensity+0x44>)
 8004b9e:	881b      	ldrh	r3, [r3, #0]
 8004ba0:	b21b      	sxth	r3, r3
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	da03      	bge.n	8004bae <rgb2_set_intensity+0x16>
	{
		rgb2_set(155);
 8004ba6:	209b      	movs	r0, #155	; 0x9b
 8004ba8:	f7ff ffe0 	bl	8004b6c <rgb2_set>
	}
	else
	{
		rgb2_set(255);
	}
}
 8004bac:	e014      	b.n	8004bd8 <rgb2_set_intensity+0x40>
	else if ((x>=0)&&(x<256))
 8004bae:	4b0b      	ldr	r3, [pc, #44]	; (8004bdc <rgb2_set_intensity+0x44>)
 8004bb0:	881b      	ldrh	r3, [r3, #0]
 8004bb2:	b21b      	sxth	r3, r3
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	db0c      	blt.n	8004bd2 <rgb2_set_intensity+0x3a>
 8004bb8:	4b08      	ldr	r3, [pc, #32]	; (8004bdc <rgb2_set_intensity+0x44>)
 8004bba:	881b      	ldrh	r3, [r3, #0]
 8004bbc:	b21b      	sxth	r3, r3
 8004bbe:	2bff      	cmp	r3, #255	; 0xff
 8004bc0:	dc07      	bgt.n	8004bd2 <rgb2_set_intensity+0x3a>
		rgb2_set(x);
 8004bc2:	4b06      	ldr	r3, [pc, #24]	; (8004bdc <rgb2_set_intensity+0x44>)
 8004bc4:	881b      	ldrh	r3, [r3, #0]
 8004bc6:	b21b      	sxth	r3, r3
 8004bc8:	b2db      	uxtb	r3, r3
 8004bca:	4618      	mov	r0, r3
 8004bcc:	f7ff ffce 	bl	8004b6c <rgb2_set>
}
 8004bd0:	e002      	b.n	8004bd8 <rgb2_set_intensity+0x40>
		rgb2_set(255);
 8004bd2:	20ff      	movs	r0, #255	; 0xff
 8004bd4:	f7ff ffca 	bl	8004b6c <rgb2_set>
}
 8004bd8:	bf00      	nop
 8004bda:	bd80      	pop	{r7, pc}
 8004bdc:	200002a8 	.word	0x200002a8

08004be0 <read_bottoms>:



/*----------Czytanie z przyciskow---------------*/
void read_bottoms()
{
 8004be0:	b5b0      	push	{r4, r5, r7, lr}
 8004be2:	af00      	add	r7, sp, #0
	rgb2_set_intensity();
 8004be4:	f7ff ffd8 	bl	8004b98 <rgb2_set_intensity>
	  	 if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7)==GPIO_PIN_RESET)
 8004be8:	2180      	movs	r1, #128	; 0x80
 8004bea:	48bd      	ldr	r0, [pc, #756]	; (8004ee0 <read_bottoms+0x300>)
 8004bec:	f002 fa0c 	bl	8007008 <HAL_GPIO_ReadPin>
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d102      	bne.n	8004bfc <read_bottoms+0x1c>
	  	 	  	 			  	  	{selection=0;}
 8004bf6:	4bbb      	ldr	r3, [pc, #748]	; (8004ee4 <read_bottoms+0x304>)
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	601a      	str	r2, [r3, #0]
	  	 if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9)==GPIO_PIN_RESET)
 8004bfc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004c00:	48b7      	ldr	r0, [pc, #732]	; (8004ee0 <read_bottoms+0x300>)
 8004c02:	f002 fa01 	bl	8007008 <HAL_GPIO_ReadPin>
 8004c06:	4603      	mov	r3, r0
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d102      	bne.n	8004c12 <read_bottoms+0x32>
	  	 	  	  	 			  	{selection=1;}
 8004c0c:	4bb5      	ldr	r3, [pc, #724]	; (8004ee4 <read_bottoms+0x304>)
 8004c0e:	2201      	movs	r2, #1
 8004c10:	601a      	str	r2, [r3, #0]
	  	 if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_2)==GPIO_PIN_RESET)
 8004c12:	2104      	movs	r1, #4
 8004c14:	48b4      	ldr	r0, [pc, #720]	; (8004ee8 <read_bottoms+0x308>)
 8004c16:	f002 f9f7 	bl	8007008 <HAL_GPIO_ReadPin>
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d102      	bne.n	8004c26 <read_bottoms+0x46>
	  		  	  	  	  	 		{selection=2;}
 8004c20:	4bb0      	ldr	r3, [pc, #704]	; (8004ee4 <read_bottoms+0x304>)
 8004c22:	2202      	movs	r2, #2
 8004c24:	601a      	str	r2, [r3, #0]
	  	 if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_3)==GPIO_PIN_RESET)
 8004c26:	2108      	movs	r1, #8
 8004c28:	48af      	ldr	r0, [pc, #700]	; (8004ee8 <read_bottoms+0x308>)
 8004c2a:	f002 f9ed 	bl	8007008 <HAL_GPIO_ReadPin>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d102      	bne.n	8004c3a <read_bottoms+0x5a>
	  		  	  	 	  	  	 	{selection=3;}
 8004c34:	4bab      	ldr	r3, [pc, #684]	; (8004ee4 <read_bottoms+0x304>)
 8004c36:	2203      	movs	r2, #3
 8004c38:	601a      	str	r2, [r3, #0]
	  	 if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_4)==GPIO_PIN_RESET)
 8004c3a:	2110      	movs	r1, #16
 8004c3c:	48aa      	ldr	r0, [pc, #680]	; (8004ee8 <read_bottoms+0x308>)
 8004c3e:	f002 f9e3 	bl	8007008 <HAL_GPIO_ReadPin>
 8004c42:	4603      	mov	r3, r0
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d102      	bne.n	8004c4e <read_bottoms+0x6e>
	  	  	  	  	  	 			{selection=4;}
 8004c48:	4ba6      	ldr	r3, [pc, #664]	; (8004ee4 <read_bottoms+0x304>)
 8004c4a:	2204      	movs	r2, #4
 8004c4c:	601a      	str	r2, [r3, #0]
	  	 if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_5)==GPIO_PIN_RESET)
 8004c4e:	2120      	movs	r1, #32
 8004c50:	48a5      	ldr	r0, [pc, #660]	; (8004ee8 <read_bottoms+0x308>)
 8004c52:	f002 f9d9 	bl	8007008 <HAL_GPIO_ReadPin>
 8004c56:	4603      	mov	r3, r0
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d102      	bne.n	8004c62 <read_bottoms+0x82>
	  	  	  	 	  	  	 		{selection=5;}
 8004c5c:	4ba1      	ldr	r3, [pc, #644]	; (8004ee4 <read_bottoms+0x304>)
 8004c5e:	2205      	movs	r2, #5
 8004c60:	601a      	str	r2, [r3, #0]
	  	 if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_6)==GPIO_PIN_RESET)
 8004c62:	2140      	movs	r1, #64	; 0x40
 8004c64:	48a0      	ldr	r0, [pc, #640]	; (8004ee8 <read_bottoms+0x308>)
 8004c66:	f002 f9cf 	bl	8007008 <HAL_GPIO_ReadPin>
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d102      	bne.n	8004c76 <read_bottoms+0x96>
	  	  	  		  	  	  	  	 {selection=6;}
 8004c70:	4b9c      	ldr	r3, [pc, #624]	; (8004ee4 <read_bottoms+0x304>)
 8004c72:	2206      	movs	r2, #6
 8004c74:	601a      	str	r2, [r3, #0]
	  	 if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_7)==GPIO_PIN_RESET)
 8004c76:	2180      	movs	r1, #128	; 0x80
 8004c78:	489b      	ldr	r0, [pc, #620]	; (8004ee8 <read_bottoms+0x308>)
 8004c7a:	f002 f9c5 	bl	8007008 <HAL_GPIO_ReadPin>
 8004c7e:	4603      	mov	r3, r0
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d102      	bne.n	8004c8a <read_bottoms+0xaa>
	  	  	  		  	  	 	  	 {selection=7;}
 8004c84:	4b97      	ldr	r3, [pc, #604]	; (8004ee4 <read_bottoms+0x304>)
 8004c86:	2207      	movs	r2, #7
 8004c88:	601a      	str	r2, [r3, #0]

	  switch(selection)
 8004c8a:	4b96      	ldr	r3, [pc, #600]	; (8004ee4 <read_bottoms+0x304>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	2b07      	cmp	r3, #7
 8004c90:	f200 818b 	bhi.w	8004faa <read_bottoms+0x3ca>
 8004c94:	a201      	add	r2, pc, #4	; (adr r2, 8004c9c <read_bottoms+0xbc>)
 8004c96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c9a:	bf00      	nop
 8004c9c:	08004cbd 	.word	0x08004cbd
 8004ca0:	08004d51 	.word	0x08004d51
 8004ca4:	08004d8f 	.word	0x08004d8f
 8004ca8:	08004dcb 	.word	0x08004dcb
 8004cac:	08004e67 	.word	0x08004e67
 8004cb0:	08004ebd 	.word	0x08004ebd
 8004cb4:	08004f25 	.word	0x08004f25
 8004cb8:	08004f77 	.word	0x08004f77
	  	  {
				 case 0: {
					  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, SET);
 8004cbc:	2201      	movs	r2, #1
 8004cbe:	2180      	movs	r1, #128	; 0x80
 8004cc0:	4887      	ldr	r0, [pc, #540]	; (8004ee0 <read_bottoms+0x300>)
 8004cc2:	f002 f9b9 	bl	8007038 <HAL_GPIO_WritePin>
					  if (sample < 10 * SAMPLE_RATE)
 8004cc6:	4b89      	ldr	r3, [pc, #548]	; (8004eec <read_bottoms+0x30c>)
 8004cc8:	681a      	ldr	r2, [r3, #0]
 8004cca:	4613      	mov	r3, r2
 8004ccc:	009b      	lsls	r3, r3, #2
 8004cce:	4413      	add	r3, r2
 8004cd0:	005b      	lsls	r3, r3, #1
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f7fb fc26 	bl	8000524 <__aeabi_ui2d>
 8004cd8:	4b85      	ldr	r3, [pc, #532]	; (8004ef0 <read_bottoms+0x310>)
 8004cda:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004cde:	461a      	mov	r2, r3
 8004ce0:	4623      	mov	r3, r4
 8004ce2:	f7fb ff29 	bl	8000b38 <__aeabi_dcmpgt>
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d007      	beq.n	8004cfc <read_bottoms+0x11c>
						  {
							  sample = 0;
 8004cec:	4a80      	ldr	r2, [pc, #512]	; (8004ef0 <read_bottoms+0x310>)
 8004cee:	f04f 0300 	mov.w	r3, #0
 8004cf2:	f04f 0400 	mov.w	r4, #0
 8004cf6:	e9c2 3400 	strd	r3, r4, [r2]
						  sample -= 10 * SAMPLE_RATE;
						  LCD1602_2ndLine();
						  LCD1602_print("-10");
						  }

					  break;
 8004cfa:	e15d      	b.n	8004fb8 <read_bottoms+0x3d8>
					  else if (sample==0)
 8004cfc:	4b7c      	ldr	r3, [pc, #496]	; (8004ef0 <read_bottoms+0x310>)
 8004cfe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004d02:	f04f 0200 	mov.w	r2, #0
 8004d06:	f04f 0300 	mov.w	r3, #0
 8004d0a:	f7fb feed 	bl	8000ae8 <__aeabi_dcmpeq>
 8004d0e:	4603      	mov	r3, r0
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	f040 8151 	bne.w	8004fb8 <read_bottoms+0x3d8>
						  sample -= 10 * SAMPLE_RATE;
 8004d16:	4b76      	ldr	r3, [pc, #472]	; (8004ef0 <read_bottoms+0x310>)
 8004d18:	e9d3 4500 	ldrd	r4, r5, [r3]
 8004d1c:	4b73      	ldr	r3, [pc, #460]	; (8004eec <read_bottoms+0x30c>)
 8004d1e:	681a      	ldr	r2, [r3, #0]
 8004d20:	4613      	mov	r3, r2
 8004d22:	009b      	lsls	r3, r3, #2
 8004d24:	4413      	add	r3, r2
 8004d26:	005b      	lsls	r3, r3, #1
 8004d28:	4618      	mov	r0, r3
 8004d2a:	f7fb fbfb 	bl	8000524 <__aeabi_ui2d>
 8004d2e:	4602      	mov	r2, r0
 8004d30:	460b      	mov	r3, r1
 8004d32:	4620      	mov	r0, r4
 8004d34:	4629      	mov	r1, r5
 8004d36:	f7fb fab7 	bl	80002a8 <__aeabi_dsub>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	460c      	mov	r4, r1
 8004d3e:	4a6c      	ldr	r2, [pc, #432]	; (8004ef0 <read_bottoms+0x310>)
 8004d40:	e9c2 3400 	strd	r3, r4, [r2]
						  LCD1602_2ndLine();
 8004d44:	f7fc fb30 	bl	80013a8 <LCD1602_2ndLine>
						  LCD1602_print("-10");
 8004d48:	486a      	ldr	r0, [pc, #424]	; (8004ef4 <read_bottoms+0x314>)
 8004d4a:	f7fc fae9 	bl	8001320 <LCD1602_print>
					  break;
 8004d4e:	e133      	b.n	8004fb8 <read_bottoms+0x3d8>
						}
				case 1: {
					  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET);
 8004d50:	2200      	movs	r2, #0
 8004d52:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004d56:	4862      	ldr	r0, [pc, #392]	; (8004ee0 <read_bottoms+0x300>)
 8004d58:	f002 f96e 	bl	8007038 <HAL_GPIO_WritePin>
					  sample=sample+0;
 8004d5c:	4b64      	ldr	r3, [pc, #400]	; (8004ef0 <read_bottoms+0x310>)
 8004d5e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004d62:	f04f 0200 	mov.w	r2, #0
 8004d66:	f04f 0300 	mov.w	r3, #0
 8004d6a:	f7fb fa9f 	bl	80002ac <__adddf3>
 8004d6e:	4603      	mov	r3, r0
 8004d70:	460c      	mov	r4, r1
 8004d72:	4a5f      	ldr	r2, [pc, #380]	; (8004ef0 <read_bottoms+0x310>)
 8004d74:	e9c2 3400 	strd	r3, r4, [r2]
					  LCD1602_2ndLine();
 8004d78:	f7fc fb16 	bl	80013a8 <LCD1602_2ndLine>
					  LCD1602_print("stop");
 8004d7c:	485e      	ldr	r0, [pc, #376]	; (8004ef8 <read_bottoms+0x318>)
 8004d7e:	f7fc facf 	bl	8001320 <LCD1602_print>
					  rgb1_set(255, 255, 0); //pomaranczowy
 8004d82:	2200      	movs	r2, #0
 8004d84:	21ff      	movs	r1, #255	; 0xff
 8004d86:	20ff      	movs	r0, #255	; 0xff
 8004d88:	f7ff fec6 	bl	8004b18 <rgb1_set>
					  break;
 8004d8c:	e117      	b.n	8004fbe <read_bottoms+0x3de>
						}
				case 2: {
					  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, SET);
 8004d8e:	2201      	movs	r2, #1
 8004d90:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004d94:	4859      	ldr	r0, [pc, #356]	; (8004efc <read_bottoms+0x31c>)
 8004d96:	f002 f94f 	bl	8007038 <HAL_GPIO_WritePin>
					  sample++;
 8004d9a:	4b55      	ldr	r3, [pc, #340]	; (8004ef0 <read_bottoms+0x310>)
 8004d9c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004da0:	f04f 0200 	mov.w	r2, #0
 8004da4:	4b56      	ldr	r3, [pc, #344]	; (8004f00 <read_bottoms+0x320>)
 8004da6:	f7fb fa81 	bl	80002ac <__adddf3>
 8004daa:	4603      	mov	r3, r0
 8004dac:	460c      	mov	r4, r1
 8004dae:	4a50      	ldr	r2, [pc, #320]	; (8004ef0 <read_bottoms+0x310>)
 8004db0:	e9c2 3400 	strd	r3, r4, [r2]
					  LCD1602_2ndLine();
 8004db4:	f7fc faf8 	bl	80013a8 <LCD1602_2ndLine>
					  LCD1602_print("start");
 8004db8:	4852      	ldr	r0, [pc, #328]	; (8004f04 <read_bottoms+0x324>)
 8004dba:	f7fc fab1 	bl	8001320 <LCD1602_print>
					  rgb1_set(0, 255, 0); //zielony
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	21ff      	movs	r1, #255	; 0xff
 8004dc2:	2000      	movs	r0, #0
 8004dc4:	f7ff fea8 	bl	8004b18 <rgb1_set>
					  break;
 8004dc8:	e0f9      	b.n	8004fbe <read_bottoms+0x3de>
						}
				case 3: {
					 HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, RESET);
 8004dca:	2200      	movs	r2, #0
 8004dcc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004dd0:	484a      	ldr	r0, [pc, #296]	; (8004efc <read_bottoms+0x31c>)
 8004dd2:	f002 f931 	bl	8007038 <HAL_GPIO_WritePin>
					 if (sample + 10 * SAMPLE_RATE > file_size)
 8004dd6:	4b45      	ldr	r3, [pc, #276]	; (8004eec <read_bottoms+0x30c>)
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	4613      	mov	r3, r2
 8004ddc:	009b      	lsls	r3, r3, #2
 8004dde:	4413      	add	r3, r2
 8004de0:	005b      	lsls	r3, r3, #1
 8004de2:	4618      	mov	r0, r3
 8004de4:	f7fb fb9e 	bl	8000524 <__aeabi_ui2d>
 8004de8:	4b41      	ldr	r3, [pc, #260]	; (8004ef0 <read_bottoms+0x310>)
 8004dea:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004dee:	461a      	mov	r2, r3
 8004df0:	4623      	mov	r3, r4
 8004df2:	f7fb fa5b 	bl	80002ac <__adddf3>
 8004df6:	4603      	mov	r3, r0
 8004df8:	460c      	mov	r4, r1
 8004dfa:	4625      	mov	r5, r4
 8004dfc:	461c      	mov	r4, r3
 8004dfe:	4b42      	ldr	r3, [pc, #264]	; (8004f08 <read_bottoms+0x328>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4618      	mov	r0, r3
 8004e04:	f7fb fb8e 	bl	8000524 <__aeabi_ui2d>
 8004e08:	4602      	mov	r2, r0
 8004e0a:	460b      	mov	r3, r1
 8004e0c:	4620      	mov	r0, r4
 8004e0e:	4629      	mov	r1, r5
 8004e10:	f7fb fe92 	bl	8000b38 <__aeabi_dcmpgt>
 8004e14:	4603      	mov	r3, r0
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d00a      	beq.n	8004e30 <read_bottoms+0x250>
					 {
						 sample=0;
 8004e1a:	4a35      	ldr	r2, [pc, #212]	; (8004ef0 <read_bottoms+0x310>)
 8004e1c:	f04f 0300 	mov.w	r3, #0
 8004e20:	f04f 0400 	mov.w	r4, #0
 8004e24:	e9c2 3400 	strd	r3, r4, [r2]
						 playing = 0;
 8004e28:	4b38      	ldr	r3, [pc, #224]	; (8004f0c <read_bottoms+0x32c>)
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	601a      	str	r2, [r3, #0]
					 {
						sample += 10 * SAMPLE_RATE;
						LCD1602_2ndLine();
						LCD1602_print("+10");
					 }
					break;
 8004e2e:	e0c6      	b.n	8004fbe <read_bottoms+0x3de>
						sample += 10 * SAMPLE_RATE;
 8004e30:	4b2e      	ldr	r3, [pc, #184]	; (8004eec <read_bottoms+0x30c>)
 8004e32:	681a      	ldr	r2, [r3, #0]
 8004e34:	4613      	mov	r3, r2
 8004e36:	009b      	lsls	r3, r3, #2
 8004e38:	4413      	add	r3, r2
 8004e3a:	005b      	lsls	r3, r3, #1
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	f7fb fb71 	bl	8000524 <__aeabi_ui2d>
 8004e42:	4b2b      	ldr	r3, [pc, #172]	; (8004ef0 <read_bottoms+0x310>)
 8004e44:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004e48:	461a      	mov	r2, r3
 8004e4a:	4623      	mov	r3, r4
 8004e4c:	f7fb fa2e 	bl	80002ac <__adddf3>
 8004e50:	4603      	mov	r3, r0
 8004e52:	460c      	mov	r4, r1
 8004e54:	4a26      	ldr	r2, [pc, #152]	; (8004ef0 <read_bottoms+0x310>)
 8004e56:	e9c2 3400 	strd	r3, r4, [r2]
						LCD1602_2ndLine();
 8004e5a:	f7fc faa5 	bl	80013a8 <LCD1602_2ndLine>
						LCD1602_print("+10");
 8004e5e:	482c      	ldr	r0, [pc, #176]	; (8004f10 <read_bottoms+0x330>)
 8004e60:	f7fc fa5e 	bl	8001320 <LCD1602_print>
					break;
 8004e64:	e0ab      	b.n	8004fbe <read_bottoms+0x3de>
						}
				case 4: {
					HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, SET);
 8004e66:	2201      	movs	r2, #1
 8004e68:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004e6c:	4823      	ldr	r0, [pc, #140]	; (8004efc <read_bottoms+0x31c>)
 8004e6e:	f002 f8e3 	bl	8007038 <HAL_GPIO_WritePin>
					LCD1602_2ndLine();
 8004e72:	f7fc fa99 	bl	80013a8 <LCD1602_2ndLine>
					LCD1602_print("recording");
 8004e76:	4827      	ldr	r0, [pc, #156]	; (8004f14 <read_bottoms+0x334>)
 8004e78:	f7fc fa52 	bl	8001320 <LCD1602_print>
					rgb1_set(255, 0, 0);//czerwony
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	2100      	movs	r1, #0
 8004e80:	20ff      	movs	r0, #255	; 0xff
 8004e82:	f7ff fe49 	bl	8004b18 <rgb1_set>
					if (recording)
 8004e86:	4b24      	ldr	r3, [pc, #144]	; (8004f18 <read_bottoms+0x338>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d008      	beq.n	8004ea0 <read_bottoms+0x2c0>
						{
						recording = 0;
 8004e8e:	4b22      	ldr	r3, [pc, #136]	; (8004f18 <read_bottoms+0x338>)
 8004e90:	2200      	movs	r2, #0
 8004e92:	601a      	str	r2, [r3, #0]
						AddWaveHeader(file_name); // nadpisuje nagłówek
 8004e94:	4b21      	ldr	r3, [pc, #132]	; (8004f1c <read_bottoms+0x33c>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4618      	mov	r0, r3
 8004e9a:	f000 fccc 	bl	8005836 <AddWaveHeader>
					{
						file_name = GetNextFileName();
						AddWaveHeader(file_name); // dodaje  nagłówek
						recording = 1;
					}
					break;
 8004e9e:	e08e      	b.n	8004fbe <read_bottoms+0x3de>
						file_name = GetNextFileName();
 8004ea0:	f7ff fb4c 	bl	800453c <GetNextFileName>
 8004ea4:	4602      	mov	r2, r0
 8004ea6:	4b1d      	ldr	r3, [pc, #116]	; (8004f1c <read_bottoms+0x33c>)
 8004ea8:	601a      	str	r2, [r3, #0]
						AddWaveHeader(file_name); // dodaje  nagłówek
 8004eaa:	4b1c      	ldr	r3, [pc, #112]	; (8004f1c <read_bottoms+0x33c>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	4618      	mov	r0, r3
 8004eb0:	f000 fcc1 	bl	8005836 <AddWaveHeader>
						recording = 1;
 8004eb4:	4b18      	ldr	r3, [pc, #96]	; (8004f18 <read_bottoms+0x338>)
 8004eb6:	2201      	movs	r2, #1
 8004eb8:	601a      	str	r2, [r3, #0]
					break;
 8004eba:	e080      	b.n	8004fbe <read_bottoms+0x3de>
					}
				case 5: {
					HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, RESET);
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004ec2:	480e      	ldr	r0, [pc, #56]	; (8004efc <read_bottoms+0x31c>)
 8004ec4:	f002 f8b8 	bl	8007038 <HAL_GPIO_WritePin>
					rgb1_set(0, 0, 255);//niebieski
 8004ec8:	22ff      	movs	r2, #255	; 0xff
 8004eca:	2100      	movs	r1, #0
 8004ecc:	2000      	movs	r0, #0
 8004ece:	f7ff fe23 	bl	8004b18 <rgb1_set>
					LCD1602_2ndLine();
 8004ed2:	f7fc fa69 	bl	80013a8 <LCD1602_2ndLine>
					LCD1602_print("stop recording");
 8004ed6:	4812      	ldr	r0, [pc, #72]	; (8004f20 <read_bottoms+0x340>)
 8004ed8:	f7fc fa22 	bl	8001320 <LCD1602_print>
					break;
 8004edc:	e06f      	b.n	8004fbe <read_bottoms+0x3de>
 8004ede:	bf00      	nop
 8004ee0:	40020400 	.word	0x40020400
 8004ee4:	20000010 	.word	0x20000010
 8004ee8:	40021000 	.word	0x40021000
 8004eec:	08009a30 	.word	0x08009a30
 8004ef0:	20000288 	.word	0x20000288
 8004ef4:	080099ec 	.word	0x080099ec
 8004ef8:	080099f0 	.word	0x080099f0
 8004efc:	40020c00 	.word	0x40020c00
 8004f00:	3ff00000 	.word	0x3ff00000
 8004f04:	080099f8 	.word	0x080099f8
 8004f08:	200002a0 	.word	0x200002a0
 8004f0c:	2000029c 	.word	0x2000029c
 8004f10:	08009a00 	.word	0x08009a00
 8004f14:	08009a04 	.word	0x08009a04
 8004f18:	200002a4 	.word	0x200002a4
 8004f1c:	20000014 	.word	0x20000014
 8004f20:	08009a10 	.word	0x08009a10
				}
				case 6: {
					if (atoi(file_name)>0)
 8004f24:	4b27      	ldr	r3, [pc, #156]	; (8004fc4 <read_bottoms+0x3e4>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4618      	mov	r0, r3
 8004f2a:	f004 f819 	bl	8008f60 <atoi>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	dd43      	ble.n	8004fbc <read_bottoms+0x3dc>
					{
						file_name = PreviousFile(file_name);
 8004f34:	4b23      	ldr	r3, [pc, #140]	; (8004fc4 <read_bottoms+0x3e4>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4618      	mov	r0, r3
 8004f3a:	f7ff fbbb 	bl	80046b4 <PreviousFile>
 8004f3e:	4602      	mov	r2, r0
 8004f40:	4b20      	ldr	r3, [pc, #128]	; (8004fc4 <read_bottoms+0x3e4>)
 8004f42:	601a      	str	r2, [r3, #0]
						fresult = f_close (&file);
 8004f44:	4820      	ldr	r0, [pc, #128]	; (8004fc8 <read_bottoms+0x3e8>)
 8004f46:	f7ff f8fe 	bl	8004146 <f_close>
 8004f4a:	4603      	mov	r3, r0
 8004f4c:	461a      	mov	r2, r3
 8004f4e:	4b1f      	ldr	r3, [pc, #124]	; (8004fcc <read_bottoms+0x3ec>)
 8004f50:	701a      	strb	r2, [r3, #0]
						fresult = f_open(&file, file_name, FA_READ);
 8004f52:	4b1c      	ldr	r3, [pc, #112]	; (8004fc4 <read_bottoms+0x3e4>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	2201      	movs	r2, #1
 8004f58:	4619      	mov	r1, r3
 8004f5a:	481b      	ldr	r0, [pc, #108]	; (8004fc8 <read_bottoms+0x3e8>)
 8004f5c:	f7fe fc56 	bl	800380c <f_open>
 8004f60:	4603      	mov	r3, r0
 8004f62:	461a      	mov	r2, r3
 8004f64:	4b19      	ldr	r3, [pc, #100]	; (8004fcc <read_bottoms+0x3ec>)
 8004f66:	701a      	strb	r2, [r3, #0]
						HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, SET);
 8004f68:	2201      	movs	r2, #1
 8004f6a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004f6e:	4818      	ldr	r0, [pc, #96]	; (8004fd0 <read_bottoms+0x3f0>)
 8004f70:	f002 f862 	bl	8007038 <HAL_GPIO_WritePin>
					}
					break;
 8004f74:	e022      	b.n	8004fbc <read_bottoms+0x3dc>
				}
				case 7: {
					file_name = NextFile(file_name);
 8004f76:	4b13      	ldr	r3, [pc, #76]	; (8004fc4 <read_bottoms+0x3e4>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	f7ff fb3a 	bl	80045f4 <NextFile>
 8004f80:	4602      	mov	r2, r0
 8004f82:	4b10      	ldr	r3, [pc, #64]	; (8004fc4 <read_bottoms+0x3e4>)
 8004f84:	601a      	str	r2, [r3, #0]
					fresult = f_open(&file, file_name, FA_READ);
 8004f86:	4b0f      	ldr	r3, [pc, #60]	; (8004fc4 <read_bottoms+0x3e4>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	4619      	mov	r1, r3
 8004f8e:	480e      	ldr	r0, [pc, #56]	; (8004fc8 <read_bottoms+0x3e8>)
 8004f90:	f7fe fc3c 	bl	800380c <f_open>
 8004f94:	4603      	mov	r3, r0
 8004f96:	461a      	mov	r2, r3
 8004f98:	4b0c      	ldr	r3, [pc, #48]	; (8004fcc <read_bottoms+0x3ec>)
 8004f9a:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, RESET);
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004fa2:	480b      	ldr	r0, [pc, #44]	; (8004fd0 <read_bottoms+0x3f0>)
 8004fa4:	f002 f848 	bl	8007038 <HAL_GPIO_WritePin>
					break;
 8004fa8:	e009      	b.n	8004fbe <read_bottoms+0x3de>
				}
				default: {HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, RESET);
 8004faa:	2200      	movs	r2, #0
 8004fac:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8004fb0:	4807      	ldr	r0, [pc, #28]	; (8004fd0 <read_bottoms+0x3f0>)
 8004fb2:	f002 f841 	bl	8007038 <HAL_GPIO_WritePin>
							break;}
 8004fb6:	e002      	b.n	8004fbe <read_bottoms+0x3de>
					  break;
 8004fb8:	bf00      	nop
 8004fba:	e000      	b.n	8004fbe <read_bottoms+0x3de>
					break;
 8004fbc:	bf00      	nop
	    7 - wybranie utworu w przod

	   */


}
 8004fbe:	bf00      	nop
 8004fc0:	bdb0      	pop	{r4, r5, r7, pc}
 8004fc2:	bf00      	nop
 8004fc4:	20000014 	.word	0x20000014
 8004fc8:	20000600 	.word	0x20000600
 8004fcc:	20000b88 	.word	0x20000b88
 8004fd0:	40020c00 	.word	0x40020c00

08004fd4 <petla>:

void petla()
	{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b08a      	sub	sp, #40	; 0x28
 8004fd8:	af0a      	add	r7, sp, #40	; 0x28
		//HAL_DAC_SetValue(&hdac,DAC_CHANNEL_1,DAC_ALIGN_12B_R,2048);
			 	 //writeSD(); //dziala
			 	 //readSD(); // dziala
			 	set_volume();
 8004fda:	f7ff fd59 	bl	8004a90 <set_volume>
					//LCD1602_1stLine();
		 	 	LCD1602_Begin8BIT(RS_GPIO_Port, RS_Pin, E_Pin, D0_GPIO_Port, D0_Pin, D1_Pin, D2_Pin, D3_Pin, D4_GPIO_Port, D4_Pin, D5_Pin, D6_Pin, D7_Pin);
 8004fde:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004fe2:	9308      	str	r3, [sp, #32]
 8004fe4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004fe8:	9307      	str	r3, [sp, #28]
 8004fea:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004fee:	9306      	str	r3, [sp, #24]
 8004ff0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004ff4:	9305      	str	r3, [sp, #20]
 8004ff6:	4b0e      	ldr	r3, [pc, #56]	; (8005030 <petla+0x5c>)
 8004ff8:	9304      	str	r3, [sp, #16]
 8004ffa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004ffe:	9303      	str	r3, [sp, #12]
 8005000:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005004:	9302      	str	r3, [sp, #8]
 8005006:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800500a:	9301      	str	r3, [sp, #4]
 800500c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005010:	9300      	str	r3, [sp, #0]
 8005012:	4b08      	ldr	r3, [pc, #32]	; (8005034 <petla+0x60>)
 8005014:	2202      	movs	r2, #2
 8005016:	2101      	movs	r1, #1
 8005018:	4807      	ldr	r0, [pc, #28]	; (8005038 <petla+0x64>)
 800501a:	f7fc f905 	bl	8001228 <LCD1602_Begin8BIT>
				//LCD1602_1stLine();
				LCD1602_print("sprawdzam");
 800501e:	4807      	ldr	r0, [pc, #28]	; (800503c <petla+0x68>)
 8005020:	f7fc f97e 	bl	8001320 <LCD1602_print>

					//rgb2_set(255);

			 	  read_bottoms();
 8005024:	f7ff fddc 	bl	8004be0 <read_bottoms>
	}
 8005028:	bf00      	nop
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}
 800502e:	bf00      	nop
 8005030:	40020c00 	.word	0x40020c00
 8005034:	40020400 	.word	0x40020400
 8005038:	40021000 	.word	0x40021000
 800503c:	08009a20 	.word	0x08009a20

08005040 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005044:	f000 ffec 	bl	8006020 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005048:	f000 f852 	bl	80050f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800504c:	f000 fb2a 	bl	80056a4 <MX_GPIO_Init>
  MX_TIM2_Init();
 8005050:	f000 f9c6 	bl	80053e0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8005054:	f000 fa1e 	bl	8005494 <MX_TIM3_Init>
  MX_SPI1_Init();
 8005058:	f000 f98c 	bl	8005374 <MX_SPI1_Init>
  MX_DAC_Init();
 800505c:	f000 f956 	bl	800530c <MX_DAC_Init>
  MX_TIM5_Init();
 8005060:	f000 fad4 	bl	800560c <MX_TIM5_Init>
  MX_ADC1_Init();
 8005064:	f000 f8ae 	bl	80051c4 <MX_ADC1_Init>
  MX_TIM4_Init();
 8005068:	f000 fa84 	bl	8005574 <MX_TIM4_Init>
  MX_ADC2_Init();
 800506c:	f000 f8fc 	bl	8005268 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  HAL_DAC_Start(&hdac,DAC_CHANNEL_2);
 8005070:	2110      	movs	r1, #16
 8005072:	4816      	ldr	r0, [pc, #88]	; (80050cc <main+0x8c>)
 8005074:	f001 fd55 	bl	8006b22 <HAL_DAC_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8005078:	2100      	movs	r1, #0
 800507a:	4815      	ldr	r0, [pc, #84]	; (80050d0 <main+0x90>)
 800507c:	f003 f8e4 	bl	8008248 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8005080:	2104      	movs	r1, #4
 8005082:	4813      	ldr	r0, [pc, #76]	; (80050d0 <main+0x90>)
 8005084:	f003 f8e0 	bl	8008248 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8005088:	2108      	movs	r1, #8
 800508a:	4811      	ldr	r0, [pc, #68]	; (80050d0 <main+0x90>)
 800508c:	f003 f8dc 	bl	8008248 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8005090:	2100      	movs	r1, #0
 8005092:	4810      	ldr	r0, [pc, #64]	; (80050d4 <main+0x94>)
 8005094:	f003 f8d8 	bl	8008248 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim5);
 8005098:	480f      	ldr	r0, [pc, #60]	; (80050d8 <main+0x98>)
 800509a:	f003 f886 	bl	80081aa <HAL_TIM_Base_Start_IT>

  HAL_ADC_Start(&hadc1);
 800509e:	480f      	ldr	r0, [pc, #60]	; (80050dc <main+0x9c>)
 80050a0:	f001 f896 	bl	80061d0 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2);
 80050a4:	480e      	ldr	r0, [pc, #56]	; (80050e0 <main+0xa0>)
 80050a6:	f001 f893 	bl	80061d0 <HAL_ADC_Start>
  fresult = f_mount(&FatFs, "", 0);
 80050aa:	2200      	movs	r2, #0
 80050ac:	490d      	ldr	r1, [pc, #52]	; (80050e4 <main+0xa4>)
 80050ae:	480e      	ldr	r0, [pc, #56]	; (80050e8 <main+0xa8>)
 80050b0:	f7fe fb6c 	bl	800378c <f_mount>
 80050b4:	4603      	mov	r3, r0
 80050b6:	461a      	mov	r2, r3
 80050b8:	4b0c      	ldr	r3, [pc, #48]	; (80050ec <main+0xac>)
 80050ba:	701a      	strb	r2, [r3, #0]
//readSD();
writeSD();
 80050bc:	f7ff fb52 	bl	8004764 <writeSD>

  	//LCD1602_Begin8BIT(RS_GPIO_Port, RS_Pin, E_Pin, D0_GPIO_Port, D0_Pin, D1_Pin, D2_Pin, D3_Pin, D4_GPIO_Port, D4_Pin, D5_Pin, D6_Pin, D7_Pin);
  	//LCD1602_print("sprzawdzam");
rgb2_set(255);
 80050c0:	20ff      	movs	r0, #255	; 0xff
 80050c2:	f7ff fd53 	bl	8004b6c <rgb2_set>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

 petla();
 80050c6:	f7ff ff85 	bl	8004fd4 <petla>
 80050ca:	e7fc      	b.n	80050c6 <main+0x86>
 80050cc:	20000874 	.word	0x20000874
 80050d0:	200005bc 	.word	0x200005bc
 80050d4:	20000be4 	.word	0x20000be4
 80050d8:	2000057c 	.word	0x2000057c
 80050dc:	20000828 	.word	0x20000828
 80050e0:	20000534 	.word	0x20000534
 80050e4:	08009a2c 	.word	0x08009a2c
 80050e8:	200002b0 	.word	0x200002b0
 80050ec:	20000b88 	.word	0x20000b88

080050f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b094      	sub	sp, #80	; 0x50
 80050f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80050f6:	f107 0320 	add.w	r3, r7, #32
 80050fa:	2230      	movs	r2, #48	; 0x30
 80050fc:	2100      	movs	r1, #0
 80050fe:	4618      	mov	r0, r3
 8005100:	f003 ff6c 	bl	8008fdc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005104:	f107 030c 	add.w	r3, r7, #12
 8005108:	2200      	movs	r2, #0
 800510a:	601a      	str	r2, [r3, #0]
 800510c:	605a      	str	r2, [r3, #4]
 800510e:	609a      	str	r2, [r3, #8]
 8005110:	60da      	str	r2, [r3, #12]
 8005112:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005114:	2300      	movs	r3, #0
 8005116:	60bb      	str	r3, [r7, #8]
 8005118:	4b28      	ldr	r3, [pc, #160]	; (80051bc <SystemClock_Config+0xcc>)
 800511a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800511c:	4a27      	ldr	r2, [pc, #156]	; (80051bc <SystemClock_Config+0xcc>)
 800511e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005122:	6413      	str	r3, [r2, #64]	; 0x40
 8005124:	4b25      	ldr	r3, [pc, #148]	; (80051bc <SystemClock_Config+0xcc>)
 8005126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005128:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800512c:	60bb      	str	r3, [r7, #8]
 800512e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005130:	2300      	movs	r3, #0
 8005132:	607b      	str	r3, [r7, #4]
 8005134:	4b22      	ldr	r3, [pc, #136]	; (80051c0 <SystemClock_Config+0xd0>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a21      	ldr	r2, [pc, #132]	; (80051c0 <SystemClock_Config+0xd0>)
 800513a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800513e:	6013      	str	r3, [r2, #0]
 8005140:	4b1f      	ldr	r3, [pc, #124]	; (80051c0 <SystemClock_Config+0xd0>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005148:	607b      	str	r3, [r7, #4]
 800514a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800514c:	2301      	movs	r3, #1
 800514e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005150:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005154:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005156:	2302      	movs	r3, #2
 8005158:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800515a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800515e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8005160:	2304      	movs	r3, #4
 8005162:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8005164:	23a8      	movs	r3, #168	; 0xa8
 8005166:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005168:	2302      	movs	r3, #2
 800516a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800516c:	2304      	movs	r3, #4
 800516e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005170:	f107 0320 	add.w	r3, r7, #32
 8005174:	4618      	mov	r0, r3
 8005176:	f001 ff79 	bl	800706c <HAL_RCC_OscConfig>
 800517a:	4603      	mov	r3, r0
 800517c:	2b00      	cmp	r3, #0
 800517e:	d001      	beq.n	8005184 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8005180:	f000 fb52 	bl	8005828 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005184:	230f      	movs	r3, #15
 8005186:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005188:	2302      	movs	r3, #2
 800518a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800518c:	2300      	movs	r3, #0
 800518e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8005190:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8005194:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8005196:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800519a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800519c:	f107 030c 	add.w	r3, r7, #12
 80051a0:	2105      	movs	r1, #5
 80051a2:	4618      	mov	r0, r3
 80051a4:	f002 f9d2 	bl	800754c <HAL_RCC_ClockConfig>
 80051a8:	4603      	mov	r3, r0
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d001      	beq.n	80051b2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80051ae:	f000 fb3b 	bl	8005828 <Error_Handler>
  }
}
 80051b2:	bf00      	nop
 80051b4:	3750      	adds	r7, #80	; 0x50
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bd80      	pop	{r7, pc}
 80051ba:	bf00      	nop
 80051bc:	40023800 	.word	0x40023800
 80051c0:	40007000 	.word	0x40007000

080051c4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b084      	sub	sp, #16
 80051c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80051ca:	463b      	mov	r3, r7
 80051cc:	2200      	movs	r2, #0
 80051ce:	601a      	str	r2, [r3, #0]
 80051d0:	605a      	str	r2, [r3, #4]
 80051d2:	609a      	str	r2, [r3, #8]
 80051d4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 80051d6:	4b21      	ldr	r3, [pc, #132]	; (800525c <MX_ADC1_Init+0x98>)
 80051d8:	4a21      	ldr	r2, [pc, #132]	; (8005260 <MX_ADC1_Init+0x9c>)
 80051da:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80051dc:	4b1f      	ldr	r3, [pc, #124]	; (800525c <MX_ADC1_Init+0x98>)
 80051de:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80051e2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80051e4:	4b1d      	ldr	r3, [pc, #116]	; (800525c <MX_ADC1_Init+0x98>)
 80051e6:	2200      	movs	r2, #0
 80051e8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80051ea:	4b1c      	ldr	r3, [pc, #112]	; (800525c <MX_ADC1_Init+0x98>)
 80051ec:	2200      	movs	r2, #0
 80051ee:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80051f0:	4b1a      	ldr	r3, [pc, #104]	; (800525c <MX_ADC1_Init+0x98>)
 80051f2:	2200      	movs	r2, #0
 80051f4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80051f6:	4b19      	ldr	r3, [pc, #100]	; (800525c <MX_ADC1_Init+0x98>)
 80051f8:	2200      	movs	r2, #0
 80051fa:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80051fe:	4b17      	ldr	r3, [pc, #92]	; (800525c <MX_ADC1_Init+0x98>)
 8005200:	2200      	movs	r2, #0
 8005202:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005204:	4b15      	ldr	r3, [pc, #84]	; (800525c <MX_ADC1_Init+0x98>)
 8005206:	4a17      	ldr	r2, [pc, #92]	; (8005264 <MX_ADC1_Init+0xa0>)
 8005208:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800520a:	4b14      	ldr	r3, [pc, #80]	; (800525c <MX_ADC1_Init+0x98>)
 800520c:	2200      	movs	r2, #0
 800520e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8005210:	4b12      	ldr	r3, [pc, #72]	; (800525c <MX_ADC1_Init+0x98>)
 8005212:	2201      	movs	r2, #1
 8005214:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8005216:	4b11      	ldr	r3, [pc, #68]	; (800525c <MX_ADC1_Init+0x98>)
 8005218:	2200      	movs	r2, #0
 800521a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800521e:	4b0f      	ldr	r3, [pc, #60]	; (800525c <MX_ADC1_Init+0x98>)
 8005220:	2201      	movs	r2, #1
 8005222:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005224:	480d      	ldr	r0, [pc, #52]	; (800525c <MX_ADC1_Init+0x98>)
 8005226:	f000 ff8f 	bl	8006148 <HAL_ADC_Init>
 800522a:	4603      	mov	r3, r0
 800522c:	2b00      	cmp	r3, #0
 800522e:	d001      	beq.n	8005234 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8005230:	f000 fafa 	bl	8005828 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8005234:	230f      	movs	r3, #15
 8005236:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8005238:	2301      	movs	r3, #1
 800523a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800523c:	2300      	movs	r3, #0
 800523e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005240:	463b      	mov	r3, r7
 8005242:	4619      	mov	r1, r3
 8005244:	4805      	ldr	r0, [pc, #20]	; (800525c <MX_ADC1_Init+0x98>)
 8005246:	f001 f91b 	bl	8006480 <HAL_ADC_ConfigChannel>
 800524a:	4603      	mov	r3, r0
 800524c:	2b00      	cmp	r3, #0
 800524e:	d001      	beq.n	8005254 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8005250:	f000 faea 	bl	8005828 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8005254:	bf00      	nop
 8005256:	3710      	adds	r7, #16
 8005258:	46bd      	mov	sp, r7
 800525a:	bd80      	pop	{r7, pc}
 800525c:	20000828 	.word	0x20000828
 8005260:	40012000 	.word	0x40012000
 8005264:	0f000001 	.word	0x0f000001

08005268 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	b084      	sub	sp, #16
 800526c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800526e:	463b      	mov	r3, r7
 8005270:	2200      	movs	r2, #0
 8005272:	601a      	str	r2, [r3, #0]
 8005274:	605a      	str	r2, [r3, #4]
 8005276:	609a      	str	r2, [r3, #8]
 8005278:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc2.Instance = ADC2;
 800527a:	4b21      	ldr	r3, [pc, #132]	; (8005300 <MX_ADC2_Init+0x98>)
 800527c:	4a21      	ldr	r2, [pc, #132]	; (8005304 <MX_ADC2_Init+0x9c>)
 800527e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8005280:	4b1f      	ldr	r3, [pc, #124]	; (8005300 <MX_ADC2_Init+0x98>)
 8005282:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005286:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8005288:	4b1d      	ldr	r3, [pc, #116]	; (8005300 <MX_ADC2_Init+0x98>)
 800528a:	2200      	movs	r2, #0
 800528c:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 800528e:	4b1c      	ldr	r3, [pc, #112]	; (8005300 <MX_ADC2_Init+0x98>)
 8005290:	2200      	movs	r2, #0
 8005292:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8005294:	4b1a      	ldr	r3, [pc, #104]	; (8005300 <MX_ADC2_Init+0x98>)
 8005296:	2200      	movs	r2, #0
 8005298:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800529a:	4b19      	ldr	r3, [pc, #100]	; (8005300 <MX_ADC2_Init+0x98>)
 800529c:	2200      	movs	r2, #0
 800529e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80052a2:	4b17      	ldr	r3, [pc, #92]	; (8005300 <MX_ADC2_Init+0x98>)
 80052a4:	2200      	movs	r2, #0
 80052a6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80052a8:	4b15      	ldr	r3, [pc, #84]	; (8005300 <MX_ADC2_Init+0x98>)
 80052aa:	4a17      	ldr	r2, [pc, #92]	; (8005308 <MX_ADC2_Init+0xa0>)
 80052ac:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80052ae:	4b14      	ldr	r3, [pc, #80]	; (8005300 <MX_ADC2_Init+0x98>)
 80052b0:	2200      	movs	r2, #0
 80052b2:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 80052b4:	4b12      	ldr	r3, [pc, #72]	; (8005300 <MX_ADC2_Init+0x98>)
 80052b6:	2201      	movs	r2, #1
 80052b8:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80052ba:	4b11      	ldr	r3, [pc, #68]	; (8005300 <MX_ADC2_Init+0x98>)
 80052bc:	2200      	movs	r2, #0
 80052be:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80052c2:	4b0f      	ldr	r3, [pc, #60]	; (8005300 <MX_ADC2_Init+0x98>)
 80052c4:	2201      	movs	r2, #1
 80052c6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80052c8:	480d      	ldr	r0, [pc, #52]	; (8005300 <MX_ADC2_Init+0x98>)
 80052ca:	f000 ff3d 	bl	8006148 <HAL_ADC_Init>
 80052ce:	4603      	mov	r3, r0
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d001      	beq.n	80052d8 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 80052d4:	f000 faa8 	bl	8005828 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80052d8:	2306      	movs	r3, #6
 80052da:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80052dc:	2301      	movs	r3, #1
 80052de:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80052e0:	2300      	movs	r3, #0
 80052e2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80052e4:	463b      	mov	r3, r7
 80052e6:	4619      	mov	r1, r3
 80052e8:	4805      	ldr	r0, [pc, #20]	; (8005300 <MX_ADC2_Init+0x98>)
 80052ea:	f001 f8c9 	bl	8006480 <HAL_ADC_ConfigChannel>
 80052ee:	4603      	mov	r3, r0
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d001      	beq.n	80052f8 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 80052f4:	f000 fa98 	bl	8005828 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80052f8:	bf00      	nop
 80052fa:	3710      	adds	r7, #16
 80052fc:	46bd      	mov	sp, r7
 80052fe:	bd80      	pop	{r7, pc}
 8005300:	20000534 	.word	0x20000534
 8005304:	40012100 	.word	0x40012100
 8005308:	0f000001 	.word	0x0f000001

0800530c <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b082      	sub	sp, #8
 8005310:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8005312:	463b      	mov	r3, r7
 8005314:	2200      	movs	r2, #0
 8005316:	601a      	str	r2, [r3, #0]
 8005318:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization 
  */
  hdac.Instance = DAC;
 800531a:	4b14      	ldr	r3, [pc, #80]	; (800536c <MX_DAC_Init+0x60>)
 800531c:	4a14      	ldr	r2, [pc, #80]	; (8005370 <MX_DAC_Init+0x64>)
 800531e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8005320:	4812      	ldr	r0, [pc, #72]	; (800536c <MX_DAC_Init+0x60>)
 8005322:	f001 fbdc 	bl	8006ade <HAL_DAC_Init>
 8005326:	4603      	mov	r3, r0
 8005328:	2b00      	cmp	r3, #0
 800532a:	d001      	beq.n	8005330 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 800532c:	f000 fa7c 	bl	8005828 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8005330:	2300      	movs	r3, #0
 8005332:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8005334:	2300      	movs	r3, #0
 8005336:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8005338:	463b      	mov	r3, r7
 800533a:	2200      	movs	r2, #0
 800533c:	4619      	mov	r1, r3
 800533e:	480b      	ldr	r0, [pc, #44]	; (800536c <MX_DAC_Init+0x60>)
 8005340:	f001 fc55 	bl	8006bee <HAL_DAC_ConfigChannel>
 8005344:	4603      	mov	r3, r0
 8005346:	2b00      	cmp	r3, #0
 8005348:	d001      	beq.n	800534e <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800534a:	f000 fa6d 	bl	8005828 <Error_Handler>
  }
  /** DAC channel OUT2 config 
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800534e:	463b      	mov	r3, r7
 8005350:	2210      	movs	r2, #16
 8005352:	4619      	mov	r1, r3
 8005354:	4805      	ldr	r0, [pc, #20]	; (800536c <MX_DAC_Init+0x60>)
 8005356:	f001 fc4a 	bl	8006bee <HAL_DAC_ConfigChannel>
 800535a:	4603      	mov	r3, r0
 800535c:	2b00      	cmp	r3, #0
 800535e:	d001      	beq.n	8005364 <MX_DAC_Init+0x58>
  {
    Error_Handler();
 8005360:	f000 fa62 	bl	8005828 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8005364:	bf00      	nop
 8005366:	3708      	adds	r7, #8
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}
 800536c:	20000874 	.word	0x20000874
 8005370:	40007400 	.word	0x40007400

08005374 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8005378:	4b17      	ldr	r3, [pc, #92]	; (80053d8 <MX_SPI1_Init+0x64>)
 800537a:	4a18      	ldr	r2, [pc, #96]	; (80053dc <MX_SPI1_Init+0x68>)
 800537c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800537e:	4b16      	ldr	r3, [pc, #88]	; (80053d8 <MX_SPI1_Init+0x64>)
 8005380:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005384:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8005386:	4b14      	ldr	r3, [pc, #80]	; (80053d8 <MX_SPI1_Init+0x64>)
 8005388:	2200      	movs	r2, #0
 800538a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800538c:	4b12      	ldr	r3, [pc, #72]	; (80053d8 <MX_SPI1_Init+0x64>)
 800538e:	2200      	movs	r2, #0
 8005390:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005392:	4b11      	ldr	r3, [pc, #68]	; (80053d8 <MX_SPI1_Init+0x64>)
 8005394:	2200      	movs	r2, #0
 8005396:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005398:	4b0f      	ldr	r3, [pc, #60]	; (80053d8 <MX_SPI1_Init+0x64>)
 800539a:	2200      	movs	r2, #0
 800539c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800539e:	4b0e      	ldr	r3, [pc, #56]	; (80053d8 <MX_SPI1_Init+0x64>)
 80053a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80053a4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80053a6:	4b0c      	ldr	r3, [pc, #48]	; (80053d8 <MX_SPI1_Init+0x64>)
 80053a8:	2218      	movs	r2, #24
 80053aa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80053ac:	4b0a      	ldr	r3, [pc, #40]	; (80053d8 <MX_SPI1_Init+0x64>)
 80053ae:	2200      	movs	r2, #0
 80053b0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80053b2:	4b09      	ldr	r3, [pc, #36]	; (80053d8 <MX_SPI1_Init+0x64>)
 80053b4:	2200      	movs	r2, #0
 80053b6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80053b8:	4b07      	ldr	r3, [pc, #28]	; (80053d8 <MX_SPI1_Init+0x64>)
 80053ba:	2200      	movs	r2, #0
 80053bc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80053be:	4b06      	ldr	r3, [pc, #24]	; (80053d8 <MX_SPI1_Init+0x64>)
 80053c0:	220a      	movs	r2, #10
 80053c2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80053c4:	4804      	ldr	r0, [pc, #16]	; (80053d8 <MX_SPI1_Init+0x64>)
 80053c6:	f002 fad1 	bl	800796c <HAL_SPI_Init>
 80053ca:	4603      	mov	r3, r0
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d001      	beq.n	80053d4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80053d0:	f000 fa2a 	bl	8005828 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80053d4:	bf00      	nop
 80053d6:	bd80      	pop	{r7, pc}
 80053d8:	20000b8c 	.word	0x20000b8c
 80053dc:	40013000 	.word	0x40013000

080053e0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b08a      	sub	sp, #40	; 0x28
 80053e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80053e6:	f107 0320 	add.w	r3, r7, #32
 80053ea:	2200      	movs	r2, #0
 80053ec:	601a      	str	r2, [r3, #0]
 80053ee:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80053f0:	1d3b      	adds	r3, r7, #4
 80053f2:	2200      	movs	r2, #0
 80053f4:	601a      	str	r2, [r3, #0]
 80053f6:	605a      	str	r2, [r3, #4]
 80053f8:	609a      	str	r2, [r3, #8]
 80053fa:	60da      	str	r2, [r3, #12]
 80053fc:	611a      	str	r2, [r3, #16]
 80053fe:	615a      	str	r2, [r3, #20]
 8005400:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005402:	4b23      	ldr	r3, [pc, #140]	; (8005490 <MX_TIM2_Init+0xb0>)
 8005404:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005408:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 20999;
 800540a:	4b21      	ldr	r3, [pc, #132]	; (8005490 <MX_TIM2_Init+0xb0>)
 800540c:	f245 2207 	movw	r2, #20999	; 0x5207
 8005410:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005412:	4b1f      	ldr	r3, [pc, #124]	; (8005490 <MX_TIM2_Init+0xb0>)
 8005414:	2200      	movs	r2, #0
 8005416:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3999;
 8005418:	4b1d      	ldr	r3, [pc, #116]	; (8005490 <MX_TIM2_Init+0xb0>)
 800541a:	f640 729f 	movw	r2, #3999	; 0xf9f
 800541e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005420:	4b1b      	ldr	r3, [pc, #108]	; (8005490 <MX_TIM2_Init+0xb0>)
 8005422:	2200      	movs	r2, #0
 8005424:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005426:	4b1a      	ldr	r3, [pc, #104]	; (8005490 <MX_TIM2_Init+0xb0>)
 8005428:	2200      	movs	r2, #0
 800542a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800542c:	4818      	ldr	r0, [pc, #96]	; (8005490 <MX_TIM2_Init+0xb0>)
 800542e:	f002 fee0 	bl	80081f2 <HAL_TIM_PWM_Init>
 8005432:	4603      	mov	r3, r0
 8005434:	2b00      	cmp	r3, #0
 8005436:	d001      	beq.n	800543c <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8005438:	f000 f9f6 	bl	8005828 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800543c:	2300      	movs	r3, #0
 800543e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005440:	2300      	movs	r3, #0
 8005442:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005444:	f107 0320 	add.w	r3, r7, #32
 8005448:	4619      	mov	r1, r3
 800544a:	4811      	ldr	r0, [pc, #68]	; (8005490 <MX_TIM2_Init+0xb0>)
 800544c:	f003 fcf8 	bl	8008e40 <HAL_TIMEx_MasterConfigSynchronization>
 8005450:	4603      	mov	r3, r0
 8005452:	2b00      	cmp	r3, #0
 8005454:	d001      	beq.n	800545a <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8005456:	f000 f9e7 	bl	8005828 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800545a:	2360      	movs	r3, #96	; 0x60
 800545c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800545e:	2300      	movs	r3, #0
 8005460:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005462:	2300      	movs	r3, #0
 8005464:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005466:	2300      	movs	r3, #0
 8005468:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800546a:	1d3b      	adds	r3, r7, #4
 800546c:	2200      	movs	r2, #0
 800546e:	4619      	mov	r1, r3
 8005470:	4807      	ldr	r0, [pc, #28]	; (8005490 <MX_TIM2_Init+0xb0>)
 8005472:	f003 f82f 	bl	80084d4 <HAL_TIM_PWM_ConfigChannel>
 8005476:	4603      	mov	r3, r0
 8005478:	2b00      	cmp	r3, #0
 800547a:	d001      	beq.n	8005480 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 800547c:	f000 f9d4 	bl	8005828 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8005480:	4803      	ldr	r0, [pc, #12]	; (8005490 <MX_TIM2_Init+0xb0>)
 8005482:	f000 fc93 	bl	8005dac <HAL_TIM_MspPostInit>

}
 8005486:	bf00      	nop
 8005488:	3728      	adds	r7, #40	; 0x28
 800548a:	46bd      	mov	sp, r7
 800548c:	bd80      	pop	{r7, pc}
 800548e:	bf00      	nop
 8005490:	20000be4 	.word	0x20000be4

08005494 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b08a      	sub	sp, #40	; 0x28
 8005498:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800549a:	f107 0320 	add.w	r3, r7, #32
 800549e:	2200      	movs	r2, #0
 80054a0:	601a      	str	r2, [r3, #0]
 80054a2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80054a4:	1d3b      	adds	r3, r7, #4
 80054a6:	2200      	movs	r2, #0
 80054a8:	601a      	str	r2, [r3, #0]
 80054aa:	605a      	str	r2, [r3, #4]
 80054ac:	609a      	str	r2, [r3, #8]
 80054ae:	60da      	str	r2, [r3, #12]
 80054b0:	611a      	str	r2, [r3, #16]
 80054b2:	615a      	str	r2, [r3, #20]
 80054b4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80054b6:	4b2d      	ldr	r3, [pc, #180]	; (800556c <MX_TIM3_Init+0xd8>)
 80054b8:	4a2d      	ldr	r2, [pc, #180]	; (8005570 <MX_TIM3_Init+0xdc>)
 80054ba:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 49999;
 80054bc:	4b2b      	ldr	r3, [pc, #172]	; (800556c <MX_TIM3_Init+0xd8>)
 80054be:	f24c 324f 	movw	r2, #49999	; 0xc34f
 80054c2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80054c4:	4b29      	ldr	r3, [pc, #164]	; (800556c <MX_TIM3_Init+0xd8>)
 80054c6:	2200      	movs	r2, #0
 80054c8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1999;
 80054ca:	4b28      	ldr	r3, [pc, #160]	; (800556c <MX_TIM3_Init+0xd8>)
 80054cc:	f240 72cf 	movw	r2, #1999	; 0x7cf
 80054d0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80054d2:	4b26      	ldr	r3, [pc, #152]	; (800556c <MX_TIM3_Init+0xd8>)
 80054d4:	2200      	movs	r2, #0
 80054d6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80054d8:	4b24      	ldr	r3, [pc, #144]	; (800556c <MX_TIM3_Init+0xd8>)
 80054da:	2200      	movs	r2, #0
 80054dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80054de:	4823      	ldr	r0, [pc, #140]	; (800556c <MX_TIM3_Init+0xd8>)
 80054e0:	f002 fe87 	bl	80081f2 <HAL_TIM_PWM_Init>
 80054e4:	4603      	mov	r3, r0
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d001      	beq.n	80054ee <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 80054ea:	f000 f99d 	bl	8005828 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80054ee:	2300      	movs	r3, #0
 80054f0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80054f2:	2300      	movs	r3, #0
 80054f4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80054f6:	f107 0320 	add.w	r3, r7, #32
 80054fa:	4619      	mov	r1, r3
 80054fc:	481b      	ldr	r0, [pc, #108]	; (800556c <MX_TIM3_Init+0xd8>)
 80054fe:	f003 fc9f 	bl	8008e40 <HAL_TIMEx_MasterConfigSynchronization>
 8005502:	4603      	mov	r3, r0
 8005504:	2b00      	cmp	r3, #0
 8005506:	d001      	beq.n	800550c <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8005508:	f000 f98e 	bl	8005828 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800550c:	2360      	movs	r3, #96	; 0x60
 800550e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005510:	2300      	movs	r3, #0
 8005512:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005514:	2300      	movs	r3, #0
 8005516:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005518:	2300      	movs	r3, #0
 800551a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800551c:	1d3b      	adds	r3, r7, #4
 800551e:	2200      	movs	r2, #0
 8005520:	4619      	mov	r1, r3
 8005522:	4812      	ldr	r0, [pc, #72]	; (800556c <MX_TIM3_Init+0xd8>)
 8005524:	f002 ffd6 	bl	80084d4 <HAL_TIM_PWM_ConfigChannel>
 8005528:	4603      	mov	r3, r0
 800552a:	2b00      	cmp	r3, #0
 800552c:	d001      	beq.n	8005532 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 800552e:	f000 f97b 	bl	8005828 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005532:	1d3b      	adds	r3, r7, #4
 8005534:	2204      	movs	r2, #4
 8005536:	4619      	mov	r1, r3
 8005538:	480c      	ldr	r0, [pc, #48]	; (800556c <MX_TIM3_Init+0xd8>)
 800553a:	f002 ffcb 	bl	80084d4 <HAL_TIM_PWM_ConfigChannel>
 800553e:	4603      	mov	r3, r0
 8005540:	2b00      	cmp	r3, #0
 8005542:	d001      	beq.n	8005548 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8005544:	f000 f970 	bl	8005828 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005548:	1d3b      	adds	r3, r7, #4
 800554a:	2208      	movs	r2, #8
 800554c:	4619      	mov	r1, r3
 800554e:	4807      	ldr	r0, [pc, #28]	; (800556c <MX_TIM3_Init+0xd8>)
 8005550:	f002 ffc0 	bl	80084d4 <HAL_TIM_PWM_ConfigChannel>
 8005554:	4603      	mov	r3, r0
 8005556:	2b00      	cmp	r3, #0
 8005558:	d001      	beq.n	800555e <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 800555a:	f000 f965 	bl	8005828 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800555e:	4803      	ldr	r0, [pc, #12]	; (800556c <MX_TIM3_Init+0xd8>)
 8005560:	f000 fc24 	bl	8005dac <HAL_TIM_MspPostInit>

}
 8005564:	bf00      	nop
 8005566:	3728      	adds	r7, #40	; 0x28
 8005568:	46bd      	mov	sp, r7
 800556a:	bd80      	pop	{r7, pc}
 800556c:	200005bc 	.word	0x200005bc
 8005570:	40000400 	.word	0x40000400

08005574 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b086      	sub	sp, #24
 8005578:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800557a:	f107 0308 	add.w	r3, r7, #8
 800557e:	2200      	movs	r2, #0
 8005580:	601a      	str	r2, [r3, #0]
 8005582:	605a      	str	r2, [r3, #4]
 8005584:	609a      	str	r2, [r3, #8]
 8005586:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005588:	463b      	mov	r3, r7
 800558a:	2200      	movs	r2, #0
 800558c:	601a      	str	r2, [r3, #0]
 800558e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8005590:	4b1c      	ldr	r3, [pc, #112]	; (8005604 <MX_TIM4_Init+0x90>)
 8005592:	4a1d      	ldr	r2, [pc, #116]	; (8005608 <MX_TIM4_Init+0x94>)
 8005594:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 49;
 8005596:	4b1b      	ldr	r3, [pc, #108]	; (8005604 <MX_TIM4_Init+0x90>)
 8005598:	2231      	movs	r2, #49	; 0x31
 800559a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800559c:	4b19      	ldr	r3, [pc, #100]	; (8005604 <MX_TIM4_Init+0x90>)
 800559e:	2200      	movs	r2, #0
 80055a0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 209;
 80055a2:	4b18      	ldr	r3, [pc, #96]	; (8005604 <MX_TIM4_Init+0x90>)
 80055a4:	22d1      	movs	r2, #209	; 0xd1
 80055a6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80055a8:	4b16      	ldr	r3, [pc, #88]	; (8005604 <MX_TIM4_Init+0x90>)
 80055aa:	2200      	movs	r2, #0
 80055ac:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80055ae:	4b15      	ldr	r3, [pc, #84]	; (8005604 <MX_TIM4_Init+0x90>)
 80055b0:	2200      	movs	r2, #0
 80055b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80055b4:	4813      	ldr	r0, [pc, #76]	; (8005604 <MX_TIM4_Init+0x90>)
 80055b6:	f002 fdcd 	bl	8008154 <HAL_TIM_Base_Init>
 80055ba:	4603      	mov	r3, r0
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d001      	beq.n	80055c4 <MX_TIM4_Init+0x50>
  {
    Error_Handler();
 80055c0:	f000 f932 	bl	8005828 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80055c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80055c8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80055ca:	f107 0308 	add.w	r3, r7, #8
 80055ce:	4619      	mov	r1, r3
 80055d0:	480c      	ldr	r0, [pc, #48]	; (8005604 <MX_TIM4_Init+0x90>)
 80055d2:	f003 f845 	bl	8008660 <HAL_TIM_ConfigClockSource>
 80055d6:	4603      	mov	r3, r0
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d001      	beq.n	80055e0 <MX_TIM4_Init+0x6c>
  {
    Error_Handler();
 80055dc:	f000 f924 	bl	8005828 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80055e0:	2300      	movs	r3, #0
 80055e2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80055e4:	2300      	movs	r3, #0
 80055e6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80055e8:	463b      	mov	r3, r7
 80055ea:	4619      	mov	r1, r3
 80055ec:	4805      	ldr	r0, [pc, #20]	; (8005604 <MX_TIM4_Init+0x90>)
 80055ee:	f003 fc27 	bl	8008e40 <HAL_TIMEx_MasterConfigSynchronization>
 80055f2:	4603      	mov	r3, r0
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d001      	beq.n	80055fc <MX_TIM4_Init+0x88>
  {
    Error_Handler();
 80055f8:	f000 f916 	bl	8005828 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80055fc:	bf00      	nop
 80055fe:	3718      	adds	r7, #24
 8005600:	46bd      	mov	sp, r7
 8005602:	bd80      	pop	{r7, pc}
 8005604:	200004f4 	.word	0x200004f4
 8005608:	40000800 	.word	0x40000800

0800560c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800560c:	b580      	push	{r7, lr}
 800560e:	b086      	sub	sp, #24
 8005610:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005612:	f107 0308 	add.w	r3, r7, #8
 8005616:	2200      	movs	r2, #0
 8005618:	601a      	str	r2, [r3, #0]
 800561a:	605a      	str	r2, [r3, #4]
 800561c:	609a      	str	r2, [r3, #8]
 800561e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005620:	463b      	mov	r3, r7
 8005622:	2200      	movs	r2, #0
 8005624:	601a      	str	r2, [r3, #0]
 8005626:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8005628:	4b1c      	ldr	r3, [pc, #112]	; (800569c <MX_TIM5_Init+0x90>)
 800562a:	4a1d      	ldr	r2, [pc, #116]	; (80056a0 <MX_TIM5_Init+0x94>)
 800562c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 49;
 800562e:	4b1b      	ldr	r3, [pc, #108]	; (800569c <MX_TIM5_Init+0x90>)
 8005630:	2231      	movs	r2, #49	; 0x31
 8005632:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005634:	4b19      	ldr	r3, [pc, #100]	; (800569c <MX_TIM5_Init+0x90>)
 8005636:	2200      	movs	r2, #0
 8005638:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 104;
 800563a:	4b18      	ldr	r3, [pc, #96]	; (800569c <MX_TIM5_Init+0x90>)
 800563c:	2268      	movs	r2, #104	; 0x68
 800563e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005640:	4b16      	ldr	r3, [pc, #88]	; (800569c <MX_TIM5_Init+0x90>)
 8005642:	2200      	movs	r2, #0
 8005644:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005646:	4b15      	ldr	r3, [pc, #84]	; (800569c <MX_TIM5_Init+0x90>)
 8005648:	2200      	movs	r2, #0
 800564a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800564c:	4813      	ldr	r0, [pc, #76]	; (800569c <MX_TIM5_Init+0x90>)
 800564e:	f002 fd81 	bl	8008154 <HAL_TIM_Base_Init>
 8005652:	4603      	mov	r3, r0
 8005654:	2b00      	cmp	r3, #0
 8005656:	d001      	beq.n	800565c <MX_TIM5_Init+0x50>
  {
    Error_Handler();
 8005658:	f000 f8e6 	bl	8005828 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800565c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005660:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8005662:	f107 0308 	add.w	r3, r7, #8
 8005666:	4619      	mov	r1, r3
 8005668:	480c      	ldr	r0, [pc, #48]	; (800569c <MX_TIM5_Init+0x90>)
 800566a:	f002 fff9 	bl	8008660 <HAL_TIM_ConfigClockSource>
 800566e:	4603      	mov	r3, r0
 8005670:	2b00      	cmp	r3, #0
 8005672:	d001      	beq.n	8005678 <MX_TIM5_Init+0x6c>
  {
    Error_Handler();
 8005674:	f000 f8d8 	bl	8005828 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005678:	2300      	movs	r3, #0
 800567a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800567c:	2300      	movs	r3, #0
 800567e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8005680:	463b      	mov	r3, r7
 8005682:	4619      	mov	r1, r3
 8005684:	4805      	ldr	r0, [pc, #20]	; (800569c <MX_TIM5_Init+0x90>)
 8005686:	f003 fbdb 	bl	8008e40 <HAL_TIMEx_MasterConfigSynchronization>
 800568a:	4603      	mov	r3, r0
 800568c:	2b00      	cmp	r3, #0
 800568e:	d001      	beq.n	8005694 <MX_TIM5_Init+0x88>
  {
    Error_Handler();
 8005690:	f000 f8ca 	bl	8005828 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8005694:	bf00      	nop
 8005696:	3718      	adds	r7, #24
 8005698:	46bd      	mov	sp, r7
 800569a:	bd80      	pop	{r7, pc}
 800569c:	2000057c 	.word	0x2000057c
 80056a0:	40000c00 	.word	0x40000c00

080056a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b08c      	sub	sp, #48	; 0x30
 80056a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80056aa:	f107 031c 	add.w	r3, r7, #28
 80056ae:	2200      	movs	r2, #0
 80056b0:	601a      	str	r2, [r3, #0]
 80056b2:	605a      	str	r2, [r3, #4]
 80056b4:	609a      	str	r2, [r3, #8]
 80056b6:	60da      	str	r2, [r3, #12]
 80056b8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80056ba:	2300      	movs	r3, #0
 80056bc:	61bb      	str	r3, [r7, #24]
 80056be:	4b56      	ldr	r3, [pc, #344]	; (8005818 <MX_GPIO_Init+0x174>)
 80056c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056c2:	4a55      	ldr	r2, [pc, #340]	; (8005818 <MX_GPIO_Init+0x174>)
 80056c4:	f043 0310 	orr.w	r3, r3, #16
 80056c8:	6313      	str	r3, [r2, #48]	; 0x30
 80056ca:	4b53      	ldr	r3, [pc, #332]	; (8005818 <MX_GPIO_Init+0x174>)
 80056cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056ce:	f003 0310 	and.w	r3, r3, #16
 80056d2:	61bb      	str	r3, [r7, #24]
 80056d4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80056d6:	2300      	movs	r3, #0
 80056d8:	617b      	str	r3, [r7, #20]
 80056da:	4b4f      	ldr	r3, [pc, #316]	; (8005818 <MX_GPIO_Init+0x174>)
 80056dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056de:	4a4e      	ldr	r2, [pc, #312]	; (8005818 <MX_GPIO_Init+0x174>)
 80056e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80056e4:	6313      	str	r3, [r2, #48]	; 0x30
 80056e6:	4b4c      	ldr	r3, [pc, #304]	; (8005818 <MX_GPIO_Init+0x174>)
 80056e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056ee:	617b      	str	r3, [r7, #20]
 80056f0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80056f2:	2300      	movs	r3, #0
 80056f4:	613b      	str	r3, [r7, #16]
 80056f6:	4b48      	ldr	r3, [pc, #288]	; (8005818 <MX_GPIO_Init+0x174>)
 80056f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056fa:	4a47      	ldr	r2, [pc, #284]	; (8005818 <MX_GPIO_Init+0x174>)
 80056fc:	f043 0301 	orr.w	r3, r3, #1
 8005700:	6313      	str	r3, [r2, #48]	; 0x30
 8005702:	4b45      	ldr	r3, [pc, #276]	; (8005818 <MX_GPIO_Init+0x174>)
 8005704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005706:	f003 0301 	and.w	r3, r3, #1
 800570a:	613b      	str	r3, [r7, #16]
 800570c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800570e:	2300      	movs	r3, #0
 8005710:	60fb      	str	r3, [r7, #12]
 8005712:	4b41      	ldr	r3, [pc, #260]	; (8005818 <MX_GPIO_Init+0x174>)
 8005714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005716:	4a40      	ldr	r2, [pc, #256]	; (8005818 <MX_GPIO_Init+0x174>)
 8005718:	f043 0304 	orr.w	r3, r3, #4
 800571c:	6313      	str	r3, [r2, #48]	; 0x30
 800571e:	4b3e      	ldr	r3, [pc, #248]	; (8005818 <MX_GPIO_Init+0x174>)
 8005720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005722:	f003 0304 	and.w	r3, r3, #4
 8005726:	60fb      	str	r3, [r7, #12]
 8005728:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800572a:	2300      	movs	r3, #0
 800572c:	60bb      	str	r3, [r7, #8]
 800572e:	4b3a      	ldr	r3, [pc, #232]	; (8005818 <MX_GPIO_Init+0x174>)
 8005730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005732:	4a39      	ldr	r2, [pc, #228]	; (8005818 <MX_GPIO_Init+0x174>)
 8005734:	f043 0302 	orr.w	r3, r3, #2
 8005738:	6313      	str	r3, [r2, #48]	; 0x30
 800573a:	4b37      	ldr	r3, [pc, #220]	; (8005818 <MX_GPIO_Init+0x174>)
 800573c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800573e:	f003 0302 	and.w	r3, r3, #2
 8005742:	60bb      	str	r3, [r7, #8]
 8005744:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005746:	2300      	movs	r3, #0
 8005748:	607b      	str	r3, [r7, #4]
 800574a:	4b33      	ldr	r3, [pc, #204]	; (8005818 <MX_GPIO_Init+0x174>)
 800574c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800574e:	4a32      	ldr	r2, [pc, #200]	; (8005818 <MX_GPIO_Init+0x174>)
 8005750:	f043 0308 	orr.w	r3, r3, #8
 8005754:	6313      	str	r3, [r2, #48]	; 0x30
 8005756:	4b30      	ldr	r3, [pc, #192]	; (8005818 <MX_GPIO_Init+0x174>)
 8005758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800575a:	f003 0308 	and.w	r3, r3, #8
 800575e:	607b      	str	r3, [r7, #4]
 8005760:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D0_Pin|D1_Pin|D2_Pin|D3_Pin 
 8005762:	2200      	movs	r2, #0
 8005764:	f44f 4171 	mov.w	r1, #61696	; 0xf100
 8005768:	482c      	ldr	r0, [pc, #176]	; (800581c <MX_GPIO_Init+0x178>)
 800576a:	f001 fc65 	bl	8007038 <HAL_GPIO_WritePin>
                          |GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, D4_Pin|D5_Pin|D6_Pin|D7_Pin 
 800576e:	2200      	movs	r2, #0
 8005770:	f64f 7180 	movw	r1, #65408	; 0xff80
 8005774:	482a      	ldr	r0, [pc, #168]	; (8005820 <MX_GPIO_Init+0x17c>)
 8005776:	f001 fc5f 	bl	8007038 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15 
                          |GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, RS_Pin|E_Pin, GPIO_PIN_RESET);
 800577a:	2200      	movs	r2, #0
 800577c:	2103      	movs	r1, #3
 800577e:	4829      	ldr	r0, [pc, #164]	; (8005824 <MX_GPIO_Init+0x180>)
 8005780:	f001 fc5a 	bl	8007038 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE4 PE5 
                           PE6 PE7 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
 8005784:	23fc      	movs	r3, #252	; 0xfc
 8005786:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005788:	2300      	movs	r3, #0
 800578a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800578c:	2301      	movs	r3, #1
 800578e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005790:	f107 031c 	add.w	r3, r7, #28
 8005794:	4619      	mov	r1, r3
 8005796:	4823      	ldr	r0, [pc, #140]	; (8005824 <MX_GPIO_Init+0x180>)
 8005798:	f001 fa9c 	bl	8006cd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : D0_Pin D1_Pin D2_Pin D3_Pin 
                           PB8 */
  GPIO_InitStruct.Pin = D0_Pin|D1_Pin|D2_Pin|D3_Pin 
 800579c:	f44f 4371 	mov.w	r3, #61696	; 0xf100
 80057a0:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80057a2:	2301      	movs	r3, #1
 80057a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057a6:	2300      	movs	r3, #0
 80057a8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80057aa:	2300      	movs	r3, #0
 80057ac:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80057ae:	f107 031c 	add.w	r3, r7, #28
 80057b2:	4619      	mov	r1, r3
 80057b4:	4819      	ldr	r0, [pc, #100]	; (800581c <MX_GPIO_Init+0x178>)
 80057b6:	f001 fa8d 	bl	8006cd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin 
                           PD12 PD13 PD14 PD15 
                           PD7 */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin 
 80057ba:	f64f 7380 	movw	r3, #65408	; 0xff80
 80057be:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15 
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80057c0:	2301      	movs	r3, #1
 80057c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057c4:	2300      	movs	r3, #0
 80057c6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80057c8:	2300      	movs	r3, #0
 80057ca:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80057cc:	f107 031c 	add.w	r3, r7, #28
 80057d0:	4619      	mov	r1, r3
 80057d2:	4813      	ldr	r0, [pc, #76]	; (8005820 <MX_GPIO_Init+0x17c>)
 80057d4:	f001 fa7e 	bl	8006cd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB7 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 80057d8:	f44f 7320 	mov.w	r3, #640	; 0x280
 80057dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80057de:	2300      	movs	r3, #0
 80057e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80057e2:	2301      	movs	r3, #1
 80057e4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80057e6:	f107 031c 	add.w	r3, r7, #28
 80057ea:	4619      	mov	r1, r3
 80057ec:	480b      	ldr	r0, [pc, #44]	; (800581c <MX_GPIO_Init+0x178>)
 80057ee:	f001 fa71 	bl	8006cd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS_Pin E_Pin */
  GPIO_InitStruct.Pin = RS_Pin|E_Pin;
 80057f2:	2303      	movs	r3, #3
 80057f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80057f6:	2301      	movs	r3, #1
 80057f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057fa:	2300      	movs	r3, #0
 80057fc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80057fe:	2300      	movs	r3, #0
 8005800:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005802:	f107 031c 	add.w	r3, r7, #28
 8005806:	4619      	mov	r1, r3
 8005808:	4806      	ldr	r0, [pc, #24]	; (8005824 <MX_GPIO_Init+0x180>)
 800580a:	f001 fa63 	bl	8006cd4 <HAL_GPIO_Init>

}
 800580e:	bf00      	nop
 8005810:	3730      	adds	r7, #48	; 0x30
 8005812:	46bd      	mov	sp, r7
 8005814:	bd80      	pop	{r7, pc}
 8005816:	bf00      	nop
 8005818:	40023800 	.word	0x40023800
 800581c:	40020400 	.word	0x40020400
 8005820:	40020c00 	.word	0x40020c00
 8005824:	40021000 	.word	0x40021000

08005828 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005828:	b480      	push	{r7}
 800582a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800582c:	bf00      	nop
 800582e:	46bd      	mov	sp, r7
 8005830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005834:	4770      	bx	lr

08005836 <AddWaveHeader>:
volatile int data_iterator = 0;

//funkcja musi być uruchomiona na początku i na końcu nagrania żeby przygotować miejsce na nagłowek
// oraz nadpisać go odpoweidnimi danymi
int AddWaveHeader(char* file_path)
{
 8005836:	b580      	push	{r7, lr}
 8005838:	b0b4      	sub	sp, #208	; 0xd0
 800583a:	af00      	add	r7, sp, #0
 800583c:	6078      	str	r0, [r7, #4]
	FIL *f;
	char* wave_header[44];

	f_open(f, file_path, FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 800583e:	2213      	movs	r2, #19
 8005840:	6879      	ldr	r1, [r7, #4]
 8005842:	f8d7 00cc 	ldr.w	r0, [r7, #204]	; 0xcc
 8005846:	f7fd ffe1 	bl	800380c <f_open>
	if (!f)
 800584a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800584e:	2b00      	cmp	r3, #0
 8005850:	d101      	bne.n	8005856 <AddWaveHeader+0x20>
	{
		// błąd otwarcia pliku
		return 1;
 8005852:	2301      	movs	r3, #1
 8005854:	e0ba      	b.n	80059cc <AddWaveHeader+0x196>
	}
	// sprawdzenie rozmiaru pliku
	uint32_t data_size = f_size(f) - 44;
 8005856:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800585a:	68db      	ldr	r3, [r3, #12]
 800585c:	3b2c      	subs	r3, #44	; 0x2c
 800585e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	/* write chunkID, must be 'RIFF'  ------------------------------------------*/
	  wave_header[0] = 'R';
 8005862:	2352      	movs	r3, #82	; 0x52
 8005864:	613b      	str	r3, [r7, #16]
	  wave_header[1] = 'I';
 8005866:	2349      	movs	r3, #73	; 0x49
 8005868:	617b      	str	r3, [r7, #20]
	  wave_header[2] = 'F';
 800586a:	2346      	movs	r3, #70	; 0x46
 800586c:	61bb      	str	r3, [r7, #24]
	  wave_header[3] = 'F';
 800586e:	2346      	movs	r3, #70	; 0x46
 8005870:	61fb      	str	r3, [r7, #28]

	  /*CHUNK_SIZE - Write the file length */
	  int ChunkSize = data_size + 36;
 8005872:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005876:	3324      	adds	r3, #36	; 0x24
 8005878:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	  wave_header[4]  = (uint8_t)((ChunkSize & 0xFF));
 800587c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005880:	b2db      	uxtb	r3, r3
 8005882:	623b      	str	r3, [r7, #32]
	  wave_header[5]  = (uint8_t)((ChunkSize >> 8) & 0xFF);
 8005884:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005888:	121b      	asrs	r3, r3, #8
 800588a:	b2db      	uxtb	r3, r3
 800588c:	627b      	str	r3, [r7, #36]	; 0x24
	  wave_header[6]  = (uint8_t)((ChunkSize >> 16) & 0xFF);
 800588e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005892:	141b      	asrs	r3, r3, #16
 8005894:	b2db      	uxtb	r3, r3
 8005896:	62bb      	str	r3, [r7, #40]	; 0x28
	  wave_header[7]  = (uint8_t)((ChunkSize >> 24) & 0xFF);
 8005898:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800589c:	161b      	asrs	r3, r3, #24
 800589e:	b2db      	uxtb	r3, r3
 80058a0:	62fb      	str	r3, [r7, #44]	; 0x2c


	  /*FORMAT - Write the file format, must be 'WAVE' */
	  wave_header[8]  = 'W';
 80058a2:	2357      	movs	r3, #87	; 0x57
 80058a4:	633b      	str	r3, [r7, #48]	; 0x30
	  wave_header[9]  = 'A';
 80058a6:	2341      	movs	r3, #65	; 0x41
 80058a8:	637b      	str	r3, [r7, #52]	; 0x34
	  wave_header[10] = 'V';
 80058aa:	2356      	movs	r3, #86	; 0x56
 80058ac:	63bb      	str	r3, [r7, #56]	; 0x38
	  wave_header[11] = 'E';
 80058ae:	2345      	movs	r3, #69	; 0x45
 80058b0:	63fb      	str	r3, [r7, #60]	; 0x3c

	  /*SUBCHUNK_1_ID - Write the format chunk, must be'fmt ' */
	  wave_header[12]  = 'f';
 80058b2:	2366      	movs	r3, #102	; 0x66
 80058b4:	643b      	str	r3, [r7, #64]	; 0x40
	  wave_header[13]  = 'm';
 80058b6:	236d      	movs	r3, #109	; 0x6d
 80058b8:	647b      	str	r3, [r7, #68]	; 0x44
	  wave_header[14]  = 't';
 80058ba:	2374      	movs	r3, #116	; 0x74
 80058bc:	64bb      	str	r3, [r7, #72]	; 0x48
	  wave_header[15]  = ' ';
 80058be:	2320      	movs	r3, #32
 80058c0:	64fb      	str	r3, [r7, #76]	; 0x4c

	  /*SUBCHUN_1_SIZE - Write the length of the 'fmt' data, must be 0x10 */
	  wave_header[16]  = 0x10;
 80058c2:	2310      	movs	r3, #16
 80058c4:	653b      	str	r3, [r7, #80]	; 0x50
	  wave_header[17]  = 0x00;
 80058c6:	2300      	movs	r3, #0
 80058c8:	657b      	str	r3, [r7, #84]	; 0x54
	  wave_header[18]  = 0x00;
 80058ca:	2300      	movs	r3, #0
 80058cc:	65bb      	str	r3, [r7, #88]	; 0x58
	  wave_header[19]  = 0x00;
 80058ce:	2300      	movs	r3, #0
 80058d0:	65fb      	str	r3, [r7, #92]	; 0x5c

	  /*AUDIO_FORMAT -  Write the audio format, must be 0x01 (PCM) */
	  wave_header[20]  = 0x01;
 80058d2:	2301      	movs	r3, #1
 80058d4:	663b      	str	r3, [r7, #96]	; 0x60
	  wave_header[21]  = 0x00;
 80058d6:	2300      	movs	r3, #0
 80058d8:	667b      	str	r3, [r7, #100]	; 0x64

	  /*NUM_CHANNELS Write the number of channels, must be 0x01 (Mono) or 0x02 (Stereo) */
	  wave_header[22]  = 0x01;
 80058da:	2301      	movs	r3, #1
 80058dc:	66bb      	str	r3, [r7, #104]	; 0x68
	  wave_header[23]  = 0x00;
 80058de:	2300      	movs	r3, #0
 80058e0:	66fb      	str	r3, [r7, #108]	; 0x6c

	  /*SAMPLE_RATE Write the Sample Rate 8000 Hz */
	  wave_header[24]  = (uint8_t)((SAMPLE_RATE  & 0xFF));
 80058e2:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 80058e6:	b2db      	uxtb	r3, r3
 80058e8:	673b      	str	r3, [r7, #112]	; 0x70
	  wave_header[25]  = (uint8_t)((SAMPLE_RATE  >> 8) & 0xFF);
 80058ea:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 80058ee:	0a1b      	lsrs	r3, r3, #8
 80058f0:	b2db      	uxtb	r3, r3
 80058f2:	677b      	str	r3, [r7, #116]	; 0x74
	  wave_header[26]  = (uint8_t)((SAMPLE_RATE >> 16) & 0xFF);
 80058f4:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 80058f8:	0c1b      	lsrs	r3, r3, #16
 80058fa:	b2db      	uxtb	r3, r3
 80058fc:	67bb      	str	r3, [r7, #120]	; 0x78
	  wave_header[27]  = (uint8_t)((SAMPLE_RATE >> 24) & 0xFF);
 80058fe:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8005902:	0e1b      	lsrs	r3, r3, #24
 8005904:	b2db      	uxtb	r3, r3
 8005906:	67fb      	str	r3, [r7, #124]	; 0x7c

	  /*BYTE_RATE Write the Byte Rate ( == SampleRate * NumChannels * BitsPerSample/8)*/
	  int byte_rate = SAMPLE_RATE * BITS_PER_SAMPLE / 8;
 8005908:	2310      	movs	r3, #16
 800590a:	461a      	mov	r2, r3
 800590c:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8005910:	fb03 f302 	mul.w	r3, r3, r2
 8005914:	08db      	lsrs	r3, r3, #3
 8005916:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
	  wave_header[28]  = (uint8_t)((byte_rate & 0xFF));
 800591a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800591e:	b2db      	uxtb	r3, r3
 8005920:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	  wave_header[29]  = (uint8_t)((byte_rate >> 8) & 0xFF);
 8005924:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005928:	121b      	asrs	r3, r3, #8
 800592a:	b2db      	uxtb	r3, r3
 800592c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	  wave_header[30]  = (uint8_t)((byte_rate >> 16) & 0xFF);
 8005930:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005934:	141b      	asrs	r3, r3, #16
 8005936:	b2db      	uxtb	r3, r3
 8005938:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	  wave_header[31]  = (uint8_t)((byte_rate >> 24) & 0xFF);
 800593c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005940:	161b      	asrs	r3, r3, #24
 8005942:	b2db      	uxtb	r3, r3
 8005944:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

	  /* Write the block alignment  == NumChannels * BitsPerSample/8*/
	  wave_header[32]  = 0x02;
 8005948:	2302      	movs	r3, #2
 800594a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	  wave_header[33]  = 0x00;
 800594e:	2300      	movs	r3, #0
 8005950:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

	  /* Write the number of bits per sample */
	  wave_header[34]  = 0x10;
 8005954:	2310      	movs	r3, #16
 8005956:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	  wave_header[35]  = 0x00;
 800595a:	2300      	movs	r3, #0
 800595c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

	  /* Write the Data chunk, must be 'data' */
	  wave_header[36]  = 'd';
 8005960:	2364      	movs	r3, #100	; 0x64
 8005962:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	  wave_header[37]  = 'a';
 8005966:	2361      	movs	r3, #97	; 0x61
 8005968:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	  wave_header[38]  = 't';
 800596c:	2374      	movs	r3, #116	; 0x74
 800596e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	  wave_header[39]  = 'a';
 8005972:	2361      	movs	r3, #97	; 0x61
 8005974:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

	  /* Write the number of sample data */
	  wave_header[40]  = (uint8_t)((data_size & 0xFF));
 8005978:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800597c:	b2db      	uxtb	r3, r3
 800597e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	  wave_header[41]  = (uint8_t)((data_size >> 8) & 0xFF);
 8005982:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005986:	0a1b      	lsrs	r3, r3, #8
 8005988:	b2db      	uxtb	r3, r3
 800598a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	  wave_header[42]  = (uint8_t)((data_size >> 16) & 0xFF);
 800598e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005992:	0c1b      	lsrs	r3, r3, #16
 8005994:	b2db      	uxtb	r3, r3
 8005996:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
	  wave_header[43]  = (uint8_t)((data_size >> 24) & 0xFF);
 800599a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800599e:	0e1b      	lsrs	r3, r3, #24
 80059a0:	b2db      	uxtb	r3, r3
 80059a2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

	  uint16_t bw;
	  f_write(f, wave_header, 44, &bw);
 80059a6:	f107 030e 	add.w	r3, r7, #14
 80059aa:	f107 0110 	add.w	r1, r7, #16
 80059ae:	222c      	movs	r2, #44	; 0x2c
 80059b0:	f8d7 00cc 	ldr.w	r0, [r7, #204]	; 0xcc
 80059b4:	f7fe f9e0 	bl	8003d78 <f_write>
	  f_close(f);
 80059b8:	f8d7 00cc 	ldr.w	r0, [r7, #204]	; 0xcc
 80059bc:	f7fe fbc3 	bl	8004146 <f_close>
	  if (bw!=44) return 1;
 80059c0:	89fb      	ldrh	r3, [r7, #14]
 80059c2:	2b2c      	cmp	r3, #44	; 0x2c
 80059c4:	d001      	beq.n	80059ca <AddWaveHeader+0x194>
 80059c6:	2301      	movs	r3, #1
 80059c8:	e000      	b.n	80059cc <AddWaveHeader+0x196>
	  return 0;
 80059ca:	2300      	movs	r3, #0
}
 80059cc:	4618      	mov	r0, r3
 80059ce:	37d0      	adds	r7, #208	; 0xd0
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd80      	pop	{r7, pc}

080059d4 <SaveChunk>:

int SaveChunk(char* file_path, int16_t data[])
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b084      	sub	sp, #16
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
 80059dc:	6039      	str	r1, [r7, #0]
	FIL* f;
	f_open(f, file_path, FA_OPEN_APPEND | FA_WRITE);
 80059de:	2232      	movs	r2, #50	; 0x32
 80059e0:	6879      	ldr	r1, [r7, #4]
 80059e2:	68f8      	ldr	r0, [r7, #12]
 80059e4:	f7fd ff12 	bl	800380c <f_open>
	uint16_t bw;
	f_write(f, data, CHUNK_SIZE, &bw);
 80059e8:	4b0c      	ldr	r3, [pc, #48]	; (8005a1c <SaveChunk+0x48>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	461a      	mov	r2, r3
 80059ee:	f107 030a 	add.w	r3, r7, #10
 80059f2:	6839      	ldr	r1, [r7, #0]
 80059f4:	68f8      	ldr	r0, [r7, #12]
 80059f6:	f7fe f9bf 	bl	8003d78 <f_write>
	f_close(f);
 80059fa:	68f8      	ldr	r0, [r7, #12]
 80059fc:	f7fe fba3 	bl	8004146 <f_close>
	if (CHUNK_SIZE!=bw) return 1;
 8005a00:	897b      	ldrh	r3, [r7, #10]
 8005a02:	461a      	mov	r2, r3
 8005a04:	4b05      	ldr	r3, [pc, #20]	; (8005a1c <SaveChunk+0x48>)
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	429a      	cmp	r2, r3
 8005a0a:	d001      	beq.n	8005a10 <SaveChunk+0x3c>
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	e000      	b.n	8005a12 <SaveChunk+0x3e>
	return 0;
 8005a10:	2300      	movs	r3, #0
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	3710      	adds	r7, #16
 8005a16:	46bd      	mov	sp, r7
 8005a18:	bd80      	pop	{r7, pc}
 8005a1a:	bf00      	nop
 8005a1c:	20000018 	.word	0x20000018

08005a20 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005a20:	b480      	push	{r7}
 8005a22:	b083      	sub	sp, #12
 8005a24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a26:	2300      	movs	r3, #0
 8005a28:	607b      	str	r3, [r7, #4]
 8005a2a:	4b10      	ldr	r3, [pc, #64]	; (8005a6c <HAL_MspInit+0x4c>)
 8005a2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a2e:	4a0f      	ldr	r2, [pc, #60]	; (8005a6c <HAL_MspInit+0x4c>)
 8005a30:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005a34:	6453      	str	r3, [r2, #68]	; 0x44
 8005a36:	4b0d      	ldr	r3, [pc, #52]	; (8005a6c <HAL_MspInit+0x4c>)
 8005a38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a3a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005a3e:	607b      	str	r3, [r7, #4]
 8005a40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005a42:	2300      	movs	r3, #0
 8005a44:	603b      	str	r3, [r7, #0]
 8005a46:	4b09      	ldr	r3, [pc, #36]	; (8005a6c <HAL_MspInit+0x4c>)
 8005a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a4a:	4a08      	ldr	r2, [pc, #32]	; (8005a6c <HAL_MspInit+0x4c>)
 8005a4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a50:	6413      	str	r3, [r2, #64]	; 0x40
 8005a52:	4b06      	ldr	r3, [pc, #24]	; (8005a6c <HAL_MspInit+0x4c>)
 8005a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a5a:	603b      	str	r3, [r7, #0]
 8005a5c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005a5e:	bf00      	nop
 8005a60:	370c      	adds	r7, #12
 8005a62:	46bd      	mov	sp, r7
 8005a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a68:	4770      	bx	lr
 8005a6a:	bf00      	nop
 8005a6c:	40023800 	.word	0x40023800

08005a70 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b08c      	sub	sp, #48	; 0x30
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a78:	f107 031c 	add.w	r3, r7, #28
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	601a      	str	r2, [r3, #0]
 8005a80:	605a      	str	r2, [r3, #4]
 8005a82:	609a      	str	r2, [r3, #8]
 8005a84:	60da      	str	r2, [r3, #12]
 8005a86:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	4a3b      	ldr	r2, [pc, #236]	; (8005b7c <HAL_ADC_MspInit+0x10c>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d142      	bne.n	8005b18 <HAL_ADC_MspInit+0xa8>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005a92:	2300      	movs	r3, #0
 8005a94:	61bb      	str	r3, [r7, #24]
 8005a96:	4b3a      	ldr	r3, [pc, #232]	; (8005b80 <HAL_ADC_MspInit+0x110>)
 8005a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a9a:	4a39      	ldr	r2, [pc, #228]	; (8005b80 <HAL_ADC_MspInit+0x110>)
 8005a9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005aa0:	6453      	str	r3, [r2, #68]	; 0x44
 8005aa2:	4b37      	ldr	r3, [pc, #220]	; (8005b80 <HAL_ADC_MspInit+0x110>)
 8005aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005aa6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005aaa:	61bb      	str	r3, [r7, #24]
 8005aac:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005aae:	2300      	movs	r3, #0
 8005ab0:	617b      	str	r3, [r7, #20]
 8005ab2:	4b33      	ldr	r3, [pc, #204]	; (8005b80 <HAL_ADC_MspInit+0x110>)
 8005ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ab6:	4a32      	ldr	r2, [pc, #200]	; (8005b80 <HAL_ADC_MspInit+0x110>)
 8005ab8:	f043 0301 	orr.w	r3, r3, #1
 8005abc:	6313      	str	r3, [r2, #48]	; 0x30
 8005abe:	4b30      	ldr	r3, [pc, #192]	; (8005b80 <HAL_ADC_MspInit+0x110>)
 8005ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ac2:	f003 0301 	and.w	r3, r3, #1
 8005ac6:	617b      	str	r3, [r7, #20]
 8005ac8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005aca:	2300      	movs	r3, #0
 8005acc:	613b      	str	r3, [r7, #16]
 8005ace:	4b2c      	ldr	r3, [pc, #176]	; (8005b80 <HAL_ADC_MspInit+0x110>)
 8005ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ad2:	4a2b      	ldr	r2, [pc, #172]	; (8005b80 <HAL_ADC_MspInit+0x110>)
 8005ad4:	f043 0304 	orr.w	r3, r3, #4
 8005ad8:	6313      	str	r3, [r2, #48]	; 0x30
 8005ada:	4b29      	ldr	r3, [pc, #164]	; (8005b80 <HAL_ADC_MspInit+0x110>)
 8005adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ade:	f003 0304 	and.w	r3, r3, #4
 8005ae2:	613b      	str	r3, [r7, #16]
 8005ae4:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PC5     ------> ADC1_IN15 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005ae6:	2303      	movs	r3, #3
 8005ae8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005aea:	2303      	movs	r3, #3
 8005aec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005aee:	2300      	movs	r3, #0
 8005af0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005af2:	f107 031c 	add.w	r3, r7, #28
 8005af6:	4619      	mov	r1, r3
 8005af8:	4822      	ldr	r0, [pc, #136]	; (8005b84 <HAL_ADC_MspInit+0x114>)
 8005afa:	f001 f8eb 	bl	8006cd4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8005afe:	2320      	movs	r3, #32
 8005b00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005b02:	2303      	movs	r3, #3
 8005b04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b06:	2300      	movs	r3, #0
 8005b08:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005b0a:	f107 031c 	add.w	r3, r7, #28
 8005b0e:	4619      	mov	r1, r3
 8005b10:	481d      	ldr	r0, [pc, #116]	; (8005b88 <HAL_ADC_MspInit+0x118>)
 8005b12:	f001 f8df 	bl	8006cd4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8005b16:	e02c      	b.n	8005b72 <HAL_ADC_MspInit+0x102>
  else if(hadc->Instance==ADC2)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	4a1b      	ldr	r2, [pc, #108]	; (8005b8c <HAL_ADC_MspInit+0x11c>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d127      	bne.n	8005b72 <HAL_ADC_MspInit+0x102>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8005b22:	2300      	movs	r3, #0
 8005b24:	60fb      	str	r3, [r7, #12]
 8005b26:	4b16      	ldr	r3, [pc, #88]	; (8005b80 <HAL_ADC_MspInit+0x110>)
 8005b28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b2a:	4a15      	ldr	r2, [pc, #84]	; (8005b80 <HAL_ADC_MspInit+0x110>)
 8005b2c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005b30:	6453      	str	r3, [r2, #68]	; 0x44
 8005b32:	4b13      	ldr	r3, [pc, #76]	; (8005b80 <HAL_ADC_MspInit+0x110>)
 8005b34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b36:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005b3a:	60fb      	str	r3, [r7, #12]
 8005b3c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005b3e:	2300      	movs	r3, #0
 8005b40:	60bb      	str	r3, [r7, #8]
 8005b42:	4b0f      	ldr	r3, [pc, #60]	; (8005b80 <HAL_ADC_MspInit+0x110>)
 8005b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b46:	4a0e      	ldr	r2, [pc, #56]	; (8005b80 <HAL_ADC_MspInit+0x110>)
 8005b48:	f043 0301 	orr.w	r3, r3, #1
 8005b4c:	6313      	str	r3, [r2, #48]	; 0x30
 8005b4e:	4b0c      	ldr	r3, [pc, #48]	; (8005b80 <HAL_ADC_MspInit+0x110>)
 8005b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b52:	f003 0301 	and.w	r3, r3, #1
 8005b56:	60bb      	str	r3, [r7, #8]
 8005b58:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8005b5a:	2340      	movs	r3, #64	; 0x40
 8005b5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005b5e:	2303      	movs	r3, #3
 8005b60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b62:	2300      	movs	r3, #0
 8005b64:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005b66:	f107 031c 	add.w	r3, r7, #28
 8005b6a:	4619      	mov	r1, r3
 8005b6c:	4805      	ldr	r0, [pc, #20]	; (8005b84 <HAL_ADC_MspInit+0x114>)
 8005b6e:	f001 f8b1 	bl	8006cd4 <HAL_GPIO_Init>
}
 8005b72:	bf00      	nop
 8005b74:	3730      	adds	r7, #48	; 0x30
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}
 8005b7a:	bf00      	nop
 8005b7c:	40012000 	.word	0x40012000
 8005b80:	40023800 	.word	0x40023800
 8005b84:	40020000 	.word	0x40020000
 8005b88:	40020800 	.word	0x40020800
 8005b8c:	40012100 	.word	0x40012100

08005b90 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b08a      	sub	sp, #40	; 0x28
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005b98:	f107 0314 	add.w	r3, r7, #20
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	601a      	str	r2, [r3, #0]
 8005ba0:	605a      	str	r2, [r3, #4]
 8005ba2:	609a      	str	r2, [r3, #8]
 8005ba4:	60da      	str	r2, [r3, #12]
 8005ba6:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4a17      	ldr	r2, [pc, #92]	; (8005c0c <HAL_DAC_MspInit+0x7c>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d127      	bne.n	8005c02 <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	613b      	str	r3, [r7, #16]
 8005bb6:	4b16      	ldr	r3, [pc, #88]	; (8005c10 <HAL_DAC_MspInit+0x80>)
 8005bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bba:	4a15      	ldr	r2, [pc, #84]	; (8005c10 <HAL_DAC_MspInit+0x80>)
 8005bbc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005bc0:	6413      	str	r3, [r2, #64]	; 0x40
 8005bc2:	4b13      	ldr	r3, [pc, #76]	; (8005c10 <HAL_DAC_MspInit+0x80>)
 8005bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bc6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005bca:	613b      	str	r3, [r7, #16]
 8005bcc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005bce:	2300      	movs	r3, #0
 8005bd0:	60fb      	str	r3, [r7, #12]
 8005bd2:	4b0f      	ldr	r3, [pc, #60]	; (8005c10 <HAL_DAC_MspInit+0x80>)
 8005bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bd6:	4a0e      	ldr	r2, [pc, #56]	; (8005c10 <HAL_DAC_MspInit+0x80>)
 8005bd8:	f043 0301 	orr.w	r3, r3, #1
 8005bdc:	6313      	str	r3, [r2, #48]	; 0x30
 8005bde:	4b0c      	ldr	r3, [pc, #48]	; (8005c10 <HAL_DAC_MspInit+0x80>)
 8005be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005be2:	f003 0301 	and.w	r3, r3, #1
 8005be6:	60fb      	str	r3, [r7, #12]
 8005be8:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration    
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8005bea:	2330      	movs	r3, #48	; 0x30
 8005bec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005bee:	2303      	movs	r3, #3
 8005bf0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005bf6:	f107 0314 	add.w	r3, r7, #20
 8005bfa:	4619      	mov	r1, r3
 8005bfc:	4805      	ldr	r0, [pc, #20]	; (8005c14 <HAL_DAC_MspInit+0x84>)
 8005bfe:	f001 f869 	bl	8006cd4 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8005c02:	bf00      	nop
 8005c04:	3728      	adds	r7, #40	; 0x28
 8005c06:	46bd      	mov	sp, r7
 8005c08:	bd80      	pop	{r7, pc}
 8005c0a:	bf00      	nop
 8005c0c:	40007400 	.word	0x40007400
 8005c10:	40023800 	.word	0x40023800
 8005c14:	40020000 	.word	0x40020000

08005c18 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b08a      	sub	sp, #40	; 0x28
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c20:	f107 0314 	add.w	r3, r7, #20
 8005c24:	2200      	movs	r2, #0
 8005c26:	601a      	str	r2, [r3, #0]
 8005c28:	605a      	str	r2, [r3, #4]
 8005c2a:	609a      	str	r2, [r3, #8]
 8005c2c:	60da      	str	r2, [r3, #12]
 8005c2e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4a19      	ldr	r2, [pc, #100]	; (8005c9c <HAL_SPI_MspInit+0x84>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d12b      	bne.n	8005c92 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	613b      	str	r3, [r7, #16]
 8005c3e:	4b18      	ldr	r3, [pc, #96]	; (8005ca0 <HAL_SPI_MspInit+0x88>)
 8005c40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c42:	4a17      	ldr	r2, [pc, #92]	; (8005ca0 <HAL_SPI_MspInit+0x88>)
 8005c44:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005c48:	6453      	str	r3, [r2, #68]	; 0x44
 8005c4a:	4b15      	ldr	r3, [pc, #84]	; (8005ca0 <HAL_SPI_MspInit+0x88>)
 8005c4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c4e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005c52:	613b      	str	r3, [r7, #16]
 8005c54:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005c56:	2300      	movs	r3, #0
 8005c58:	60fb      	str	r3, [r7, #12]
 8005c5a:	4b11      	ldr	r3, [pc, #68]	; (8005ca0 <HAL_SPI_MspInit+0x88>)
 8005c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c5e:	4a10      	ldr	r2, [pc, #64]	; (8005ca0 <HAL_SPI_MspInit+0x88>)
 8005c60:	f043 0302 	orr.w	r3, r3, #2
 8005c64:	6313      	str	r3, [r2, #48]	; 0x30
 8005c66:	4b0e      	ldr	r3, [pc, #56]	; (8005ca0 <HAL_SPI_MspInit+0x88>)
 8005c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c6a:	f003 0302 	and.w	r3, r3, #2
 8005c6e:	60fb      	str	r3, [r7, #12]
 8005c70:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8005c72:	2338      	movs	r3, #56	; 0x38
 8005c74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c76:	2302      	movs	r3, #2
 8005c78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005c7e:	2303      	movs	r3, #3
 8005c80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005c82:	2305      	movs	r3, #5
 8005c84:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005c86:	f107 0314 	add.w	r3, r7, #20
 8005c8a:	4619      	mov	r1, r3
 8005c8c:	4805      	ldr	r0, [pc, #20]	; (8005ca4 <HAL_SPI_MspInit+0x8c>)
 8005c8e:	f001 f821 	bl	8006cd4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8005c92:	bf00      	nop
 8005c94:	3728      	adds	r7, #40	; 0x28
 8005c96:	46bd      	mov	sp, r7
 8005c98:	bd80      	pop	{r7, pc}
 8005c9a:	bf00      	nop
 8005c9c:	40013000 	.word	0x40013000
 8005ca0:	40023800 	.word	0x40023800
 8005ca4:	40020400 	.word	0x40020400

08005ca8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b084      	sub	sp, #16
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cb8:	d116      	bne.n	8005ce8 <HAL_TIM_PWM_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005cba:	2300      	movs	r3, #0
 8005cbc:	60fb      	str	r3, [r7, #12]
 8005cbe:	4b1a      	ldr	r3, [pc, #104]	; (8005d28 <HAL_TIM_PWM_MspInit+0x80>)
 8005cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cc2:	4a19      	ldr	r2, [pc, #100]	; (8005d28 <HAL_TIM_PWM_MspInit+0x80>)
 8005cc4:	f043 0301 	orr.w	r3, r3, #1
 8005cc8:	6413      	str	r3, [r2, #64]	; 0x40
 8005cca:	4b17      	ldr	r3, [pc, #92]	; (8005d28 <HAL_TIM_PWM_MspInit+0x80>)
 8005ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cce:	f003 0301 	and.w	r3, r3, #1
 8005cd2:	60fb      	str	r3, [r7, #12]
 8005cd4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	2100      	movs	r1, #0
 8005cda:	201c      	movs	r0, #28
 8005cdc:	f000 fec9 	bl	8006a72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005ce0:	201c      	movs	r0, #28
 8005ce2:	f000 fee2 	bl	8006aaa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8005ce6:	e01a      	b.n	8005d1e <HAL_TIM_PWM_MspInit+0x76>
  else if(htim_pwm->Instance==TIM3)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a0f      	ldr	r2, [pc, #60]	; (8005d2c <HAL_TIM_PWM_MspInit+0x84>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d115      	bne.n	8005d1e <HAL_TIM_PWM_MspInit+0x76>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	60bb      	str	r3, [r7, #8]
 8005cf6:	4b0c      	ldr	r3, [pc, #48]	; (8005d28 <HAL_TIM_PWM_MspInit+0x80>)
 8005cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cfa:	4a0b      	ldr	r2, [pc, #44]	; (8005d28 <HAL_TIM_PWM_MspInit+0x80>)
 8005cfc:	f043 0302 	orr.w	r3, r3, #2
 8005d00:	6413      	str	r3, [r2, #64]	; 0x40
 8005d02:	4b09      	ldr	r3, [pc, #36]	; (8005d28 <HAL_TIM_PWM_MspInit+0x80>)
 8005d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d06:	f003 0302 	and.w	r3, r3, #2
 8005d0a:	60bb      	str	r3, [r7, #8]
 8005d0c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8005d0e:	2200      	movs	r2, #0
 8005d10:	2100      	movs	r1, #0
 8005d12:	201d      	movs	r0, #29
 8005d14:	f000 fead 	bl	8006a72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005d18:	201d      	movs	r0, #29
 8005d1a:	f000 fec6 	bl	8006aaa <HAL_NVIC_EnableIRQ>
}
 8005d1e:	bf00      	nop
 8005d20:	3710      	adds	r7, #16
 8005d22:	46bd      	mov	sp, r7
 8005d24:	bd80      	pop	{r7, pc}
 8005d26:	bf00      	nop
 8005d28:	40023800 	.word	0x40023800
 8005d2c:	40000400 	.word	0x40000400

08005d30 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b084      	sub	sp, #16
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	4a18      	ldr	r2, [pc, #96]	; (8005da0 <HAL_TIM_Base_MspInit+0x70>)
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d10e      	bne.n	8005d60 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005d42:	2300      	movs	r3, #0
 8005d44:	60fb      	str	r3, [r7, #12]
 8005d46:	4b17      	ldr	r3, [pc, #92]	; (8005da4 <HAL_TIM_Base_MspInit+0x74>)
 8005d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d4a:	4a16      	ldr	r2, [pc, #88]	; (8005da4 <HAL_TIM_Base_MspInit+0x74>)
 8005d4c:	f043 0304 	orr.w	r3, r3, #4
 8005d50:	6413      	str	r3, [r2, #64]	; 0x40
 8005d52:	4b14      	ldr	r3, [pc, #80]	; (8005da4 <HAL_TIM_Base_MspInit+0x74>)
 8005d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d56:	f003 0304 	and.w	r3, r3, #4
 8005d5a:	60fb      	str	r3, [r7, #12]
 8005d5c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8005d5e:	e01a      	b.n	8005d96 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM5)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4a10      	ldr	r2, [pc, #64]	; (8005da8 <HAL_TIM_Base_MspInit+0x78>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d115      	bne.n	8005d96 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	60bb      	str	r3, [r7, #8]
 8005d6e:	4b0d      	ldr	r3, [pc, #52]	; (8005da4 <HAL_TIM_Base_MspInit+0x74>)
 8005d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d72:	4a0c      	ldr	r2, [pc, #48]	; (8005da4 <HAL_TIM_Base_MspInit+0x74>)
 8005d74:	f043 0308 	orr.w	r3, r3, #8
 8005d78:	6413      	str	r3, [r2, #64]	; 0x40
 8005d7a:	4b0a      	ldr	r3, [pc, #40]	; (8005da4 <HAL_TIM_Base_MspInit+0x74>)
 8005d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d7e:	f003 0308 	and.w	r3, r3, #8
 8005d82:	60bb      	str	r3, [r7, #8]
 8005d84:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8005d86:	2200      	movs	r2, #0
 8005d88:	2100      	movs	r1, #0
 8005d8a:	2032      	movs	r0, #50	; 0x32
 8005d8c:	f000 fe71 	bl	8006a72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8005d90:	2032      	movs	r0, #50	; 0x32
 8005d92:	f000 fe8a 	bl	8006aaa <HAL_NVIC_EnableIRQ>
}
 8005d96:	bf00      	nop
 8005d98:	3710      	adds	r7, #16
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	bd80      	pop	{r7, pc}
 8005d9e:	bf00      	nop
 8005da0:	40000800 	.word	0x40000800
 8005da4:	40023800 	.word	0x40023800
 8005da8:	40000c00 	.word	0x40000c00

08005dac <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b08a      	sub	sp, #40	; 0x28
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005db4:	f107 0314 	add.w	r3, r7, #20
 8005db8:	2200      	movs	r2, #0
 8005dba:	601a      	str	r2, [r3, #0]
 8005dbc:	605a      	str	r2, [r3, #4]
 8005dbe:	609a      	str	r2, [r3, #8]
 8005dc0:	60da      	str	r2, [r3, #12]
 8005dc2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005dcc:	d11f      	bne.n	8005e0e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005dce:	2300      	movs	r3, #0
 8005dd0:	613b      	str	r3, [r7, #16]
 8005dd2:	4b31      	ldr	r3, [pc, #196]	; (8005e98 <HAL_TIM_MspPostInit+0xec>)
 8005dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dd6:	4a30      	ldr	r2, [pc, #192]	; (8005e98 <HAL_TIM_MspPostInit+0xec>)
 8005dd8:	f043 0301 	orr.w	r3, r3, #1
 8005ddc:	6313      	str	r3, [r2, #48]	; 0x30
 8005dde:	4b2e      	ldr	r3, [pc, #184]	; (8005e98 <HAL_TIM_MspPostInit+0xec>)
 8005de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005de2:	f003 0301 	and.w	r3, r3, #1
 8005de6:	613b      	str	r3, [r7, #16]
 8005de8:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration    
    PA15     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8005dea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005dee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005df0:	2302      	movs	r3, #2
 8005df2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005df4:	2300      	movs	r3, #0
 8005df6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005df8:	2300      	movs	r3, #0
 8005dfa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e00:	f107 0314 	add.w	r3, r7, #20
 8005e04:	4619      	mov	r1, r3
 8005e06:	4825      	ldr	r0, [pc, #148]	; (8005e9c <HAL_TIM_MspPostInit+0xf0>)
 8005e08:	f000 ff64 	bl	8006cd4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8005e0c:	e040      	b.n	8005e90 <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM3)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4a23      	ldr	r2, [pc, #140]	; (8005ea0 <HAL_TIM_MspPostInit+0xf4>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d13b      	bne.n	8005e90 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005e18:	2300      	movs	r3, #0
 8005e1a:	60fb      	str	r3, [r7, #12]
 8005e1c:	4b1e      	ldr	r3, [pc, #120]	; (8005e98 <HAL_TIM_MspPostInit+0xec>)
 8005e1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e20:	4a1d      	ldr	r2, [pc, #116]	; (8005e98 <HAL_TIM_MspPostInit+0xec>)
 8005e22:	f043 0302 	orr.w	r3, r3, #2
 8005e26:	6313      	str	r3, [r2, #48]	; 0x30
 8005e28:	4b1b      	ldr	r3, [pc, #108]	; (8005e98 <HAL_TIM_MspPostInit+0xec>)
 8005e2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e2c:	f003 0302 	and.w	r3, r3, #2
 8005e30:	60fb      	str	r3, [r7, #12]
 8005e32:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005e34:	2300      	movs	r3, #0
 8005e36:	60bb      	str	r3, [r7, #8]
 8005e38:	4b17      	ldr	r3, [pc, #92]	; (8005e98 <HAL_TIM_MspPostInit+0xec>)
 8005e3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e3c:	4a16      	ldr	r2, [pc, #88]	; (8005e98 <HAL_TIM_MspPostInit+0xec>)
 8005e3e:	f043 0304 	orr.w	r3, r3, #4
 8005e42:	6313      	str	r3, [r2, #48]	; 0x30
 8005e44:	4b14      	ldr	r3, [pc, #80]	; (8005e98 <HAL_TIM_MspPostInit+0xec>)
 8005e46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e48:	f003 0304 	and.w	r3, r3, #4
 8005e4c:	60bb      	str	r3, [r7, #8]
 8005e4e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8005e50:	2301      	movs	r3, #1
 8005e52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e54:	2302      	movs	r3, #2
 8005e56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e58:	2300      	movs	r3, #0
 8005e5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005e60:	2302      	movs	r3, #2
 8005e62:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005e64:	f107 0314 	add.w	r3, r7, #20
 8005e68:	4619      	mov	r1, r3
 8005e6a:	480e      	ldr	r0, [pc, #56]	; (8005ea4 <HAL_TIM_MspPostInit+0xf8>)
 8005e6c:	f000 ff32 	bl	8006cd4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005e70:	23c0      	movs	r3, #192	; 0xc0
 8005e72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e74:	2302      	movs	r3, #2
 8005e76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e78:	2300      	movs	r3, #0
 8005e7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005e80:	2302      	movs	r3, #2
 8005e82:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005e84:	f107 0314 	add.w	r3, r7, #20
 8005e88:	4619      	mov	r1, r3
 8005e8a:	4807      	ldr	r0, [pc, #28]	; (8005ea8 <HAL_TIM_MspPostInit+0xfc>)
 8005e8c:	f000 ff22 	bl	8006cd4 <HAL_GPIO_Init>
}
 8005e90:	bf00      	nop
 8005e92:	3728      	adds	r7, #40	; 0x28
 8005e94:	46bd      	mov	sp, r7
 8005e96:	bd80      	pop	{r7, pc}
 8005e98:	40023800 	.word	0x40023800
 8005e9c:	40020000 	.word	0x40020000
 8005ea0:	40000400 	.word	0x40000400
 8005ea4:	40020400 	.word	0x40020400
 8005ea8:	40020800 	.word	0x40020800

08005eac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005eac:	b480      	push	{r7}
 8005eae:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8005eb0:	bf00      	nop
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb8:	4770      	bx	lr

08005eba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005eba:	b480      	push	{r7}
 8005ebc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005ebe:	e7fe      	b.n	8005ebe <HardFault_Handler+0x4>

08005ec0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005ec0:	b480      	push	{r7}
 8005ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005ec4:	e7fe      	b.n	8005ec4 <MemManage_Handler+0x4>

08005ec6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005ec6:	b480      	push	{r7}
 8005ec8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005eca:	e7fe      	b.n	8005eca <BusFault_Handler+0x4>

08005ecc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005ecc:	b480      	push	{r7}
 8005ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005ed0:	e7fe      	b.n	8005ed0 <UsageFault_Handler+0x4>

08005ed2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005ed2:	b480      	push	{r7}
 8005ed4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005ed6:	bf00      	nop
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ede:	4770      	bx	lr

08005ee0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005ee0:	b480      	push	{r7}
 8005ee2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005ee4:	bf00      	nop
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eec:	4770      	bx	lr

08005eee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005eee:	b480      	push	{r7}
 8005ef0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005ef2:	bf00      	nop
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efa:	4770      	bx	lr

08005efc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	sdcard_systick_timerproc();
 8005f00:	f7fb ffa0 	bl	8001e44 <sdcard_systick_timerproc>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005f04:	f000 f8de 	bl	80060c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005f08:	bf00      	nop
 8005f0a:	bd80      	pop	{r7, pc}

08005f0c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005f10:	4802      	ldr	r0, [pc, #8]	; (8005f1c <TIM2_IRQHandler+0x10>)
 8005f12:	f002 f9d7 	bl	80082c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8005f16:	bf00      	nop
 8005f18:	bd80      	pop	{r7, pc}
 8005f1a:	bf00      	nop
 8005f1c:	20000be4 	.word	0x20000be4

08005f20 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005f24:	4802      	ldr	r0, [pc, #8]	; (8005f30 <TIM3_IRQHandler+0x10>)
 8005f26:	f002 f9cd 	bl	80082c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8005f2a:	bf00      	nop
 8005f2c:	bd80      	pop	{r7, pc}
 8005f2e:	bf00      	nop
 8005f30:	200005bc 	.word	0x200005bc

08005f34 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8005f38:	4802      	ldr	r0, [pc, #8]	; (8005f44 <TIM5_IRQHandler+0x10>)
 8005f3a:	f002 f9c3 	bl	80082c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8005f3e:	bf00      	nop
 8005f40:	bd80      	pop	{r7, pc}
 8005f42:	bf00      	nop
 8005f44:	2000057c 	.word	0x2000057c

08005f48 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b084      	sub	sp, #16
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8005f50:	4b11      	ldr	r3, [pc, #68]	; (8005f98 <_sbrk+0x50>)
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d102      	bne.n	8005f5e <_sbrk+0x16>
		heap_end = &end;
 8005f58:	4b0f      	ldr	r3, [pc, #60]	; (8005f98 <_sbrk+0x50>)
 8005f5a:	4a10      	ldr	r2, [pc, #64]	; (8005f9c <_sbrk+0x54>)
 8005f5c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8005f5e:	4b0e      	ldr	r3, [pc, #56]	; (8005f98 <_sbrk+0x50>)
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8005f64:	4b0c      	ldr	r3, [pc, #48]	; (8005f98 <_sbrk+0x50>)
 8005f66:	681a      	ldr	r2, [r3, #0]
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	4413      	add	r3, r2
 8005f6c:	466a      	mov	r2, sp
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d907      	bls.n	8005f82 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8005f72:	f002 fff9 	bl	8008f68 <__errno>
 8005f76:	4602      	mov	r2, r0
 8005f78:	230c      	movs	r3, #12
 8005f7a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8005f7c:	f04f 33ff 	mov.w	r3, #4294967295
 8005f80:	e006      	b.n	8005f90 <_sbrk+0x48>
	}

	heap_end += incr;
 8005f82:	4b05      	ldr	r3, [pc, #20]	; (8005f98 <_sbrk+0x50>)
 8005f84:	681a      	ldr	r2, [r3, #0]
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	4413      	add	r3, r2
 8005f8a:	4a03      	ldr	r2, [pc, #12]	; (8005f98 <_sbrk+0x50>)
 8005f8c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
}
 8005f90:	4618      	mov	r0, r3
 8005f92:	3710      	adds	r7, #16
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bd80      	pop	{r7, pc}
 8005f98:	200004e4 	.word	0x200004e4
 8005f9c:	20000c30 	.word	0x20000c30

08005fa0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005fa0:	b480      	push	{r7}
 8005fa2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005fa4:	4b08      	ldr	r3, [pc, #32]	; (8005fc8 <SystemInit+0x28>)
 8005fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005faa:	4a07      	ldr	r2, [pc, #28]	; (8005fc8 <SystemInit+0x28>)
 8005fac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005fb0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005fb4:	4b04      	ldr	r3, [pc, #16]	; (8005fc8 <SystemInit+0x28>)
 8005fb6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005fba:	609a      	str	r2, [r3, #8]
#endif
}
 8005fbc:	bf00      	nop
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc4:	4770      	bx	lr
 8005fc6:	bf00      	nop
 8005fc8:	e000ed00 	.word	0xe000ed00

08005fcc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005fcc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006004 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005fd0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005fd2:	e003      	b.n	8005fdc <LoopCopyDataInit>

08005fd4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005fd4:	4b0c      	ldr	r3, [pc, #48]	; (8006008 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8005fd6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005fd8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005fda:	3104      	adds	r1, #4

08005fdc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005fdc:	480b      	ldr	r0, [pc, #44]	; (800600c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8005fde:	4b0c      	ldr	r3, [pc, #48]	; (8006010 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005fe0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005fe2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005fe4:	d3f6      	bcc.n	8005fd4 <CopyDataInit>
  ldr  r2, =_sbss
 8005fe6:	4a0b      	ldr	r2, [pc, #44]	; (8006014 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005fe8:	e002      	b.n	8005ff0 <LoopFillZerobss>

08005fea <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8005fea:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005fec:	f842 3b04 	str.w	r3, [r2], #4

08005ff0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005ff0:	4b09      	ldr	r3, [pc, #36]	; (8006018 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005ff2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005ff4:	d3f9      	bcc.n	8005fea <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005ff6:	f7ff ffd3 	bl	8005fa0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005ffa:	f002 ffbb 	bl	8008f74 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005ffe:	f7ff f81f 	bl	8005040 <main>
  bx  lr    
 8006002:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8006004:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8006008:	08009b9c 	.word	0x08009b9c
  ldr  r0, =_sdata
 800600c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8006010:	200001f8 	.word	0x200001f8
  ldr  r2, =_sbss
 8006014:	200001f8 	.word	0x200001f8
  ldr  r3, = _ebss
 8006018:	20000c30 	.word	0x20000c30

0800601c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800601c:	e7fe      	b.n	800601c <ADC_IRQHandler>
	...

08006020 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006024:	4b0e      	ldr	r3, [pc, #56]	; (8006060 <HAL_Init+0x40>)
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4a0d      	ldr	r2, [pc, #52]	; (8006060 <HAL_Init+0x40>)
 800602a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800602e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006030:	4b0b      	ldr	r3, [pc, #44]	; (8006060 <HAL_Init+0x40>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	4a0a      	ldr	r2, [pc, #40]	; (8006060 <HAL_Init+0x40>)
 8006036:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800603a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800603c:	4b08      	ldr	r3, [pc, #32]	; (8006060 <HAL_Init+0x40>)
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4a07      	ldr	r2, [pc, #28]	; (8006060 <HAL_Init+0x40>)
 8006042:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006046:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006048:	2003      	movs	r0, #3
 800604a:	f000 fd07 	bl	8006a5c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800604e:	2000      	movs	r0, #0
 8006050:	f000 f808 	bl	8006064 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006054:	f7ff fce4 	bl	8005a20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006058:	2300      	movs	r3, #0
}
 800605a:	4618      	mov	r0, r3
 800605c:	bd80      	pop	{r7, pc}
 800605e:	bf00      	nop
 8006060:	40023c00 	.word	0x40023c00

08006064 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b082      	sub	sp, #8
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800606c:	4b12      	ldr	r3, [pc, #72]	; (80060b8 <HAL_InitTick+0x54>)
 800606e:	681a      	ldr	r2, [r3, #0]
 8006070:	4b12      	ldr	r3, [pc, #72]	; (80060bc <HAL_InitTick+0x58>)
 8006072:	781b      	ldrb	r3, [r3, #0]
 8006074:	4619      	mov	r1, r3
 8006076:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800607a:	fbb3 f3f1 	udiv	r3, r3, r1
 800607e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006082:	4618      	mov	r0, r3
 8006084:	f000 fd1f 	bl	8006ac6 <HAL_SYSTICK_Config>
 8006088:	4603      	mov	r3, r0
 800608a:	2b00      	cmp	r3, #0
 800608c:	d001      	beq.n	8006092 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800608e:	2301      	movs	r3, #1
 8006090:	e00e      	b.n	80060b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2b0f      	cmp	r3, #15
 8006096:	d80a      	bhi.n	80060ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006098:	2200      	movs	r2, #0
 800609a:	6879      	ldr	r1, [r7, #4]
 800609c:	f04f 30ff 	mov.w	r0, #4294967295
 80060a0:	f000 fce7 	bl	8006a72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80060a4:	4a06      	ldr	r2, [pc, #24]	; (80060c0 <HAL_InitTick+0x5c>)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80060aa:	2300      	movs	r3, #0
 80060ac:	e000      	b.n	80060b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80060ae:	2301      	movs	r3, #1
}
 80060b0:	4618      	mov	r0, r3
 80060b2:	3708      	adds	r7, #8
 80060b4:	46bd      	mov	sp, r7
 80060b6:	bd80      	pop	{r7, pc}
 80060b8:	2000001c 	.word	0x2000001c
 80060bc:	20000024 	.word	0x20000024
 80060c0:	20000020 	.word	0x20000020

080060c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80060c4:	b480      	push	{r7}
 80060c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80060c8:	4b06      	ldr	r3, [pc, #24]	; (80060e4 <HAL_IncTick+0x20>)
 80060ca:	781b      	ldrb	r3, [r3, #0]
 80060cc:	461a      	mov	r2, r3
 80060ce:	4b06      	ldr	r3, [pc, #24]	; (80060e8 <HAL_IncTick+0x24>)
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	4413      	add	r3, r2
 80060d4:	4a04      	ldr	r2, [pc, #16]	; (80060e8 <HAL_IncTick+0x24>)
 80060d6:	6013      	str	r3, [r2, #0]
}
 80060d8:	bf00      	nop
 80060da:	46bd      	mov	sp, r7
 80060dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e0:	4770      	bx	lr
 80060e2:	bf00      	nop
 80060e4:	20000024 	.word	0x20000024
 80060e8:	20000c28 	.word	0x20000c28

080060ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80060ec:	b480      	push	{r7}
 80060ee:	af00      	add	r7, sp, #0
  return uwTick;
 80060f0:	4b03      	ldr	r3, [pc, #12]	; (8006100 <HAL_GetTick+0x14>)
 80060f2:	681b      	ldr	r3, [r3, #0]
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	46bd      	mov	sp, r7
 80060f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fc:	4770      	bx	lr
 80060fe:	bf00      	nop
 8006100:	20000c28 	.word	0x20000c28

08006104 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b084      	sub	sp, #16
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800610c:	f7ff ffee 	bl	80060ec <HAL_GetTick>
 8006110:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	f1b3 3fff 	cmp.w	r3, #4294967295
 800611c:	d005      	beq.n	800612a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800611e:	4b09      	ldr	r3, [pc, #36]	; (8006144 <HAL_Delay+0x40>)
 8006120:	781b      	ldrb	r3, [r3, #0]
 8006122:	461a      	mov	r2, r3
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	4413      	add	r3, r2
 8006128:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800612a:	bf00      	nop
 800612c:	f7ff ffde 	bl	80060ec <HAL_GetTick>
 8006130:	4602      	mov	r2, r0
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	1ad3      	subs	r3, r2, r3
 8006136:	68fa      	ldr	r2, [r7, #12]
 8006138:	429a      	cmp	r2, r3
 800613a:	d8f7      	bhi.n	800612c <HAL_Delay+0x28>
  {
  }
}
 800613c:	bf00      	nop
 800613e:	3710      	adds	r7, #16
 8006140:	46bd      	mov	sp, r7
 8006142:	bd80      	pop	{r7, pc}
 8006144:	20000024 	.word	0x20000024

08006148 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006148:	b580      	push	{r7, lr}
 800614a:	b084      	sub	sp, #16
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006150:	2300      	movs	r3, #0
 8006152:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d101      	bne.n	800615e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800615a:	2301      	movs	r3, #1
 800615c:	e033      	b.n	80061c6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006162:	2b00      	cmp	r3, #0
 8006164:	d109      	bne.n	800617a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006166:	6878      	ldr	r0, [r7, #4]
 8006168:	f7ff fc82 	bl	8005a70 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2200      	movs	r2, #0
 8006170:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2200      	movs	r2, #0
 8006176:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800617e:	f003 0310 	and.w	r3, r3, #16
 8006182:	2b00      	cmp	r3, #0
 8006184:	d118      	bne.n	80061b8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800618a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800618e:	f023 0302 	bic.w	r3, r3, #2
 8006192:	f043 0202 	orr.w	r2, r3, #2
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800619a:	6878      	ldr	r0, [r7, #4]
 800619c:	f000 fa92 	bl	80066c4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2200      	movs	r2, #0
 80061a4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061aa:	f023 0303 	bic.w	r3, r3, #3
 80061ae:	f043 0201 	orr.w	r2, r3, #1
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	641a      	str	r2, [r3, #64]	; 0x40
 80061b6:	e001      	b.n	80061bc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80061b8:	2301      	movs	r3, #1
 80061ba:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2200      	movs	r2, #0
 80061c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80061c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80061c6:	4618      	mov	r0, r3
 80061c8:	3710      	adds	r7, #16
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bd80      	pop	{r7, pc}
	...

080061d0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b085      	sub	sp, #20
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80061d8:	2300      	movs	r3, #0
 80061da:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061e2:	2b01      	cmp	r3, #1
 80061e4:	d101      	bne.n	80061ea <HAL_ADC_Start+0x1a>
 80061e6:	2302      	movs	r3, #2
 80061e8:	e0a5      	b.n	8006336 <HAL_ADC_Start+0x166>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2201      	movs	r2, #1
 80061ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	689b      	ldr	r3, [r3, #8]
 80061f8:	f003 0301 	and.w	r3, r3, #1
 80061fc:	2b01      	cmp	r3, #1
 80061fe:	d018      	beq.n	8006232 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	689a      	ldr	r2, [r3, #8]
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f042 0201 	orr.w	r2, r2, #1
 800620e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8006210:	4b4c      	ldr	r3, [pc, #304]	; (8006344 <HAL_ADC_Start+0x174>)
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4a4c      	ldr	r2, [pc, #304]	; (8006348 <HAL_ADC_Start+0x178>)
 8006216:	fba2 2303 	umull	r2, r3, r2, r3
 800621a:	0c9a      	lsrs	r2, r3, #18
 800621c:	4613      	mov	r3, r2
 800621e:	005b      	lsls	r3, r3, #1
 8006220:	4413      	add	r3, r2
 8006222:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8006224:	e002      	b.n	800622c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8006226:	68bb      	ldr	r3, [r7, #8]
 8006228:	3b01      	subs	r3, #1
 800622a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800622c:	68bb      	ldr	r3, [r7, #8]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d1f9      	bne.n	8006226 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	689b      	ldr	r3, [r3, #8]
 8006238:	f003 0301 	and.w	r3, r3, #1
 800623c:	2b01      	cmp	r3, #1
 800623e:	d179      	bne.n	8006334 <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006244:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8006248:	f023 0301 	bic.w	r3, r3, #1
 800624c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	685b      	ldr	r3, [r3, #4]
 800625a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800625e:	2b00      	cmp	r3, #0
 8006260:	d007      	beq.n	8006272 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006266:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800626a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006276:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800627a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800627e:	d106      	bne.n	800628e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006284:	f023 0206 	bic.w	r2, r3, #6
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	645a      	str	r2, [r3, #68]	; 0x44
 800628c:	e002      	b.n	8006294 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2200      	movs	r2, #0
 8006292:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2200      	movs	r2, #0
 8006298:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800629c:	4b2b      	ldr	r3, [pc, #172]	; (800634c <HAL_ADC_Start+0x17c>)
 800629e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80062a8:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	685b      	ldr	r3, [r3, #4]
 80062ae:	f003 031f 	and.w	r3, r3, #31
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d12a      	bne.n	800630c <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4a25      	ldr	r2, [pc, #148]	; (8006350 <HAL_ADC_Start+0x180>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d015      	beq.n	80062ec <HAL_ADC_Start+0x11c>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	4a23      	ldr	r2, [pc, #140]	; (8006354 <HAL_ADC_Start+0x184>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d105      	bne.n	80062d6 <HAL_ADC_Start+0x106>
 80062ca:	4b20      	ldr	r3, [pc, #128]	; (800634c <HAL_ADC_Start+0x17c>)
 80062cc:	685b      	ldr	r3, [r3, #4]
 80062ce:	f003 031f 	and.w	r3, r3, #31
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d00a      	beq.n	80062ec <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	4a1f      	ldr	r2, [pc, #124]	; (8006358 <HAL_ADC_Start+0x188>)
 80062dc:	4293      	cmp	r3, r2
 80062de:	d129      	bne.n	8006334 <HAL_ADC_Start+0x164>
 80062e0:	4b1a      	ldr	r3, [pc, #104]	; (800634c <HAL_ADC_Start+0x17c>)
 80062e2:	685b      	ldr	r3, [r3, #4]
 80062e4:	f003 031f 	and.w	r3, r3, #31
 80062e8:	2b0f      	cmp	r3, #15
 80062ea:	d823      	bhi.n	8006334 <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	689b      	ldr	r3, [r3, #8]
 80062f2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d11c      	bne.n	8006334 <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	689a      	ldr	r2, [r3, #8]
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006308:	609a      	str	r2, [r3, #8]
 800630a:	e013      	b.n	8006334 <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4a0f      	ldr	r2, [pc, #60]	; (8006350 <HAL_ADC_Start+0x180>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d10e      	bne.n	8006334 <HAL_ADC_Start+0x164>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	689b      	ldr	r3, [r3, #8]
 800631c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006320:	2b00      	cmp	r3, #0
 8006322:	d107      	bne.n	8006334 <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	689a      	ldr	r2, [r3, #8]
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006332:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8006334:	2300      	movs	r3, #0
}
 8006336:	4618      	mov	r0, r3
 8006338:	3714      	adds	r7, #20
 800633a:	46bd      	mov	sp, r7
 800633c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006340:	4770      	bx	lr
 8006342:	bf00      	nop
 8006344:	2000001c 	.word	0x2000001c
 8006348:	431bde83 	.word	0x431bde83
 800634c:	40012300 	.word	0x40012300
 8006350:	40012000 	.word	0x40012000
 8006354:	40012100 	.word	0x40012100
 8006358:	40012200 	.word	0x40012200

0800635c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b084      	sub	sp, #16
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
 8006364:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8006366:	2300      	movs	r3, #0
 8006368:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	689b      	ldr	r3, [r3, #8]
 8006370:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006374:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006378:	d113      	bne.n	80063a2 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	689b      	ldr	r3, [r3, #8]
 8006380:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8006384:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006388:	d10b      	bne.n	80063a2 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800638e:	f043 0220 	orr.w	r2, r3, #32
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	2200      	movs	r2, #0
 800639a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800639e:	2301      	movs	r3, #1
 80063a0:	e05c      	b.n	800645c <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80063a2:	f7ff fea3 	bl	80060ec <HAL_GetTick>
 80063a6:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80063a8:	e01a      	b.n	80063e0 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063b0:	d016      	beq.n	80063e0 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d007      	beq.n	80063c8 <HAL_ADC_PollForConversion+0x6c>
 80063b8:	f7ff fe98 	bl	80060ec <HAL_GetTick>
 80063bc:	4602      	mov	r2, r0
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	1ad3      	subs	r3, r2, r3
 80063c2:	683a      	ldr	r2, [r7, #0]
 80063c4:	429a      	cmp	r2, r3
 80063c6:	d20b      	bcs.n	80063e0 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063cc:	f043 0204 	orr.w	r2, r3, #4
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2200      	movs	r2, #0
 80063d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 80063dc:	2303      	movs	r3, #3
 80063de:	e03d      	b.n	800645c <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f003 0302 	and.w	r3, r3, #2
 80063ea:	2b02      	cmp	r3, #2
 80063ec:	d1dd      	bne.n	80063aa <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f06f 0212 	mvn.w	r2, #18
 80063f6:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063fc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	689b      	ldr	r3, [r3, #8]
 800640a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800640e:	2b00      	cmp	r3, #0
 8006410:	d123      	bne.n	800645a <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006416:	2b00      	cmp	r3, #0
 8006418:	d11f      	bne.n	800645a <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006420:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006424:	2b00      	cmp	r3, #0
 8006426:	d006      	beq.n	8006436 <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	689b      	ldr	r3, [r3, #8]
 800642e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8006432:	2b00      	cmp	r3, #0
 8006434:	d111      	bne.n	800645a <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800643a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006446:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800644a:	2b00      	cmp	r3, #0
 800644c:	d105      	bne.n	800645a <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006452:	f043 0201 	orr.w	r2, r3, #1
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800645a:	2300      	movs	r3, #0
}
 800645c:	4618      	mov	r0, r3
 800645e:	3710      	adds	r7, #16
 8006460:	46bd      	mov	sp, r7
 8006462:	bd80      	pop	{r7, pc}

08006464 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8006464:	b480      	push	{r7}
 8006466:	b083      	sub	sp, #12
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8006472:	4618      	mov	r0, r3
 8006474:	370c      	adds	r7, #12
 8006476:	46bd      	mov	sp, r7
 8006478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647c:	4770      	bx	lr
	...

08006480 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8006480:	b480      	push	{r7}
 8006482:	b085      	sub	sp, #20
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
 8006488:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800648a:	2300      	movs	r3, #0
 800648c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006494:	2b01      	cmp	r3, #1
 8006496:	d101      	bne.n	800649c <HAL_ADC_ConfigChannel+0x1c>
 8006498:	2302      	movs	r3, #2
 800649a:	e105      	b.n	80066a8 <HAL_ADC_ConfigChannel+0x228>
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2201      	movs	r2, #1
 80064a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	2b09      	cmp	r3, #9
 80064aa:	d925      	bls.n	80064f8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	68d9      	ldr	r1, [r3, #12]
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	b29b      	uxth	r3, r3
 80064b8:	461a      	mov	r2, r3
 80064ba:	4613      	mov	r3, r2
 80064bc:	005b      	lsls	r3, r3, #1
 80064be:	4413      	add	r3, r2
 80064c0:	3b1e      	subs	r3, #30
 80064c2:	2207      	movs	r2, #7
 80064c4:	fa02 f303 	lsl.w	r3, r2, r3
 80064c8:	43da      	mvns	r2, r3
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	400a      	ands	r2, r1
 80064d0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	68d9      	ldr	r1, [r3, #12]
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	689a      	ldr	r2, [r3, #8]
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	b29b      	uxth	r3, r3
 80064e2:	4618      	mov	r0, r3
 80064e4:	4603      	mov	r3, r0
 80064e6:	005b      	lsls	r3, r3, #1
 80064e8:	4403      	add	r3, r0
 80064ea:	3b1e      	subs	r3, #30
 80064ec:	409a      	lsls	r2, r3
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	430a      	orrs	r2, r1
 80064f4:	60da      	str	r2, [r3, #12]
 80064f6:	e022      	b.n	800653e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	6919      	ldr	r1, [r3, #16]
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	b29b      	uxth	r3, r3
 8006504:	461a      	mov	r2, r3
 8006506:	4613      	mov	r3, r2
 8006508:	005b      	lsls	r3, r3, #1
 800650a:	4413      	add	r3, r2
 800650c:	2207      	movs	r2, #7
 800650e:	fa02 f303 	lsl.w	r3, r2, r3
 8006512:	43da      	mvns	r2, r3
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	400a      	ands	r2, r1
 800651a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	6919      	ldr	r1, [r3, #16]
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	689a      	ldr	r2, [r3, #8]
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	b29b      	uxth	r3, r3
 800652c:	4618      	mov	r0, r3
 800652e:	4603      	mov	r3, r0
 8006530:	005b      	lsls	r3, r3, #1
 8006532:	4403      	add	r3, r0
 8006534:	409a      	lsls	r2, r3
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	430a      	orrs	r2, r1
 800653c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	685b      	ldr	r3, [r3, #4]
 8006542:	2b06      	cmp	r3, #6
 8006544:	d824      	bhi.n	8006590 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	685a      	ldr	r2, [r3, #4]
 8006550:	4613      	mov	r3, r2
 8006552:	009b      	lsls	r3, r3, #2
 8006554:	4413      	add	r3, r2
 8006556:	3b05      	subs	r3, #5
 8006558:	221f      	movs	r2, #31
 800655a:	fa02 f303 	lsl.w	r3, r2, r3
 800655e:	43da      	mvns	r2, r3
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	400a      	ands	r2, r1
 8006566:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	b29b      	uxth	r3, r3
 8006574:	4618      	mov	r0, r3
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	685a      	ldr	r2, [r3, #4]
 800657a:	4613      	mov	r3, r2
 800657c:	009b      	lsls	r3, r3, #2
 800657e:	4413      	add	r3, r2
 8006580:	3b05      	subs	r3, #5
 8006582:	fa00 f203 	lsl.w	r2, r0, r3
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	430a      	orrs	r2, r1
 800658c:	635a      	str	r2, [r3, #52]	; 0x34
 800658e:	e04c      	b.n	800662a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	685b      	ldr	r3, [r3, #4]
 8006594:	2b0c      	cmp	r3, #12
 8006596:	d824      	bhi.n	80065e2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	685a      	ldr	r2, [r3, #4]
 80065a2:	4613      	mov	r3, r2
 80065a4:	009b      	lsls	r3, r3, #2
 80065a6:	4413      	add	r3, r2
 80065a8:	3b23      	subs	r3, #35	; 0x23
 80065aa:	221f      	movs	r2, #31
 80065ac:	fa02 f303 	lsl.w	r3, r2, r3
 80065b0:	43da      	mvns	r2, r3
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	400a      	ands	r2, r1
 80065b8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	b29b      	uxth	r3, r3
 80065c6:	4618      	mov	r0, r3
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	685a      	ldr	r2, [r3, #4]
 80065cc:	4613      	mov	r3, r2
 80065ce:	009b      	lsls	r3, r3, #2
 80065d0:	4413      	add	r3, r2
 80065d2:	3b23      	subs	r3, #35	; 0x23
 80065d4:	fa00 f203 	lsl.w	r2, r0, r3
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	430a      	orrs	r2, r1
 80065de:	631a      	str	r2, [r3, #48]	; 0x30
 80065e0:	e023      	b.n	800662a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	685a      	ldr	r2, [r3, #4]
 80065ec:	4613      	mov	r3, r2
 80065ee:	009b      	lsls	r3, r3, #2
 80065f0:	4413      	add	r3, r2
 80065f2:	3b41      	subs	r3, #65	; 0x41
 80065f4:	221f      	movs	r2, #31
 80065f6:	fa02 f303 	lsl.w	r3, r2, r3
 80065fa:	43da      	mvns	r2, r3
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	400a      	ands	r2, r1
 8006602:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	b29b      	uxth	r3, r3
 8006610:	4618      	mov	r0, r3
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	685a      	ldr	r2, [r3, #4]
 8006616:	4613      	mov	r3, r2
 8006618:	009b      	lsls	r3, r3, #2
 800661a:	4413      	add	r3, r2
 800661c:	3b41      	subs	r3, #65	; 0x41
 800661e:	fa00 f203 	lsl.w	r2, r0, r3
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	430a      	orrs	r2, r1
 8006628:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800662a:	4b22      	ldr	r3, [pc, #136]	; (80066b4 <HAL_ADC_ConfigChannel+0x234>)
 800662c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	4a21      	ldr	r2, [pc, #132]	; (80066b8 <HAL_ADC_ConfigChannel+0x238>)
 8006634:	4293      	cmp	r3, r2
 8006636:	d109      	bne.n	800664c <HAL_ADC_ConfigChannel+0x1cc>
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	2b12      	cmp	r3, #18
 800663e:	d105      	bne.n	800664c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	685b      	ldr	r3, [r3, #4]
 8006644:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	4a19      	ldr	r2, [pc, #100]	; (80066b8 <HAL_ADC_ConfigChannel+0x238>)
 8006652:	4293      	cmp	r3, r2
 8006654:	d123      	bne.n	800669e <HAL_ADC_ConfigChannel+0x21e>
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	2b10      	cmp	r3, #16
 800665c:	d003      	beq.n	8006666 <HAL_ADC_ConfigChannel+0x1e6>
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	2b11      	cmp	r3, #17
 8006664:	d11b      	bne.n	800669e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	685b      	ldr	r3, [r3, #4]
 800666a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	2b10      	cmp	r3, #16
 8006678:	d111      	bne.n	800669e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800667a:	4b10      	ldr	r3, [pc, #64]	; (80066bc <HAL_ADC_ConfigChannel+0x23c>)
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	4a10      	ldr	r2, [pc, #64]	; (80066c0 <HAL_ADC_ConfigChannel+0x240>)
 8006680:	fba2 2303 	umull	r2, r3, r2, r3
 8006684:	0c9a      	lsrs	r2, r3, #18
 8006686:	4613      	mov	r3, r2
 8006688:	009b      	lsls	r3, r3, #2
 800668a:	4413      	add	r3, r2
 800668c:	005b      	lsls	r3, r3, #1
 800668e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006690:	e002      	b.n	8006698 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8006692:	68bb      	ldr	r3, [r7, #8]
 8006694:	3b01      	subs	r3, #1
 8006696:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d1f9      	bne.n	8006692 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	2200      	movs	r2, #0
 80066a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80066a6:	2300      	movs	r3, #0
}
 80066a8:	4618      	mov	r0, r3
 80066aa:	3714      	adds	r7, #20
 80066ac:	46bd      	mov	sp, r7
 80066ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b2:	4770      	bx	lr
 80066b4:	40012300 	.word	0x40012300
 80066b8:	40012000 	.word	0x40012000
 80066bc:	2000001c 	.word	0x2000001c
 80066c0:	431bde83 	.word	0x431bde83

080066c4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80066c4:	b480      	push	{r7}
 80066c6:	b085      	sub	sp, #20
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80066cc:	4b79      	ldr	r3, [pc, #484]	; (80068b4 <ADC_Init+0x1f0>)
 80066ce:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	685b      	ldr	r3, [r3, #4]
 80066d4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	685a      	ldr	r2, [r3, #4]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	431a      	orrs	r2, r3
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	685a      	ldr	r2, [r3, #4]
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80066f8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	6859      	ldr	r1, [r3, #4]
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	691b      	ldr	r3, [r3, #16]
 8006704:	021a      	lsls	r2, r3, #8
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	430a      	orrs	r2, r1
 800670c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	685a      	ldr	r2, [r3, #4]
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800671c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	6859      	ldr	r1, [r3, #4]
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	689a      	ldr	r2, [r3, #8]
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	430a      	orrs	r2, r1
 800672e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	689a      	ldr	r2, [r3, #8]
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800673e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	6899      	ldr	r1, [r3, #8]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	68da      	ldr	r2, [r3, #12]
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	430a      	orrs	r2, r1
 8006750:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006756:	4a58      	ldr	r2, [pc, #352]	; (80068b8 <ADC_Init+0x1f4>)
 8006758:	4293      	cmp	r3, r2
 800675a:	d022      	beq.n	80067a2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	689a      	ldr	r2, [r3, #8]
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800676a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	6899      	ldr	r1, [r3, #8]
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	430a      	orrs	r2, r1
 800677c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	689a      	ldr	r2, [r3, #8]
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800678c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	6899      	ldr	r1, [r3, #8]
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	430a      	orrs	r2, r1
 800679e:	609a      	str	r2, [r3, #8]
 80067a0:	e00f      	b.n	80067c2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	689a      	ldr	r2, [r3, #8]
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80067b0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	689a      	ldr	r2, [r3, #8]
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80067c0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	689a      	ldr	r2, [r3, #8]
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f022 0202 	bic.w	r2, r2, #2
 80067d0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	6899      	ldr	r1, [r3, #8]
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	7e1b      	ldrb	r3, [r3, #24]
 80067dc:	005a      	lsls	r2, r3, #1
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	430a      	orrs	r2, r1
 80067e4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d01b      	beq.n	8006828 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	685a      	ldr	r2, [r3, #4]
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80067fe:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	685a      	ldr	r2, [r3, #4]
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800680e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	6859      	ldr	r1, [r3, #4]
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800681a:	3b01      	subs	r3, #1
 800681c:	035a      	lsls	r2, r3, #13
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	430a      	orrs	r2, r1
 8006824:	605a      	str	r2, [r3, #4]
 8006826:	e007      	b.n	8006838 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	685a      	ldr	r2, [r3, #4]
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006836:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8006846:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	69db      	ldr	r3, [r3, #28]
 8006852:	3b01      	subs	r3, #1
 8006854:	051a      	lsls	r2, r3, #20
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	430a      	orrs	r2, r1
 800685c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	689a      	ldr	r2, [r3, #8]
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800686c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	6899      	ldr	r1, [r3, #8]
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800687a:	025a      	lsls	r2, r3, #9
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	430a      	orrs	r2, r1
 8006882:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	689a      	ldr	r2, [r3, #8]
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006892:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	6899      	ldr	r1, [r3, #8]
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	695b      	ldr	r3, [r3, #20]
 800689e:	029a      	lsls	r2, r3, #10
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	430a      	orrs	r2, r1
 80068a6:	609a      	str	r2, [r3, #8]
}
 80068a8:	bf00      	nop
 80068aa:	3714      	adds	r7, #20
 80068ac:	46bd      	mov	sp, r7
 80068ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b2:	4770      	bx	lr
 80068b4:	40012300 	.word	0x40012300
 80068b8:	0f000001 	.word	0x0f000001

080068bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80068bc:	b480      	push	{r7}
 80068be:	b085      	sub	sp, #20
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	f003 0307 	and.w	r3, r3, #7
 80068ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80068cc:	4b0c      	ldr	r3, [pc, #48]	; (8006900 <__NVIC_SetPriorityGrouping+0x44>)
 80068ce:	68db      	ldr	r3, [r3, #12]
 80068d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80068d2:	68ba      	ldr	r2, [r7, #8]
 80068d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80068d8:	4013      	ands	r3, r2
 80068da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80068e0:	68bb      	ldr	r3, [r7, #8]
 80068e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80068e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80068e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80068ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80068ee:	4a04      	ldr	r2, [pc, #16]	; (8006900 <__NVIC_SetPriorityGrouping+0x44>)
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	60d3      	str	r3, [r2, #12]
}
 80068f4:	bf00      	nop
 80068f6:	3714      	adds	r7, #20
 80068f8:	46bd      	mov	sp, r7
 80068fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fe:	4770      	bx	lr
 8006900:	e000ed00 	.word	0xe000ed00

08006904 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006904:	b480      	push	{r7}
 8006906:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006908:	4b04      	ldr	r3, [pc, #16]	; (800691c <__NVIC_GetPriorityGrouping+0x18>)
 800690a:	68db      	ldr	r3, [r3, #12]
 800690c:	0a1b      	lsrs	r3, r3, #8
 800690e:	f003 0307 	and.w	r3, r3, #7
}
 8006912:	4618      	mov	r0, r3
 8006914:	46bd      	mov	sp, r7
 8006916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691a:	4770      	bx	lr
 800691c:	e000ed00 	.word	0xe000ed00

08006920 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006920:	b480      	push	{r7}
 8006922:	b083      	sub	sp, #12
 8006924:	af00      	add	r7, sp, #0
 8006926:	4603      	mov	r3, r0
 8006928:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800692a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800692e:	2b00      	cmp	r3, #0
 8006930:	db0b      	blt.n	800694a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006932:	79fb      	ldrb	r3, [r7, #7]
 8006934:	f003 021f 	and.w	r2, r3, #31
 8006938:	4907      	ldr	r1, [pc, #28]	; (8006958 <__NVIC_EnableIRQ+0x38>)
 800693a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800693e:	095b      	lsrs	r3, r3, #5
 8006940:	2001      	movs	r0, #1
 8006942:	fa00 f202 	lsl.w	r2, r0, r2
 8006946:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800694a:	bf00      	nop
 800694c:	370c      	adds	r7, #12
 800694e:	46bd      	mov	sp, r7
 8006950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006954:	4770      	bx	lr
 8006956:	bf00      	nop
 8006958:	e000e100 	.word	0xe000e100

0800695c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800695c:	b480      	push	{r7}
 800695e:	b083      	sub	sp, #12
 8006960:	af00      	add	r7, sp, #0
 8006962:	4603      	mov	r3, r0
 8006964:	6039      	str	r1, [r7, #0]
 8006966:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006968:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800696c:	2b00      	cmp	r3, #0
 800696e:	db0a      	blt.n	8006986 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	b2da      	uxtb	r2, r3
 8006974:	490c      	ldr	r1, [pc, #48]	; (80069a8 <__NVIC_SetPriority+0x4c>)
 8006976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800697a:	0112      	lsls	r2, r2, #4
 800697c:	b2d2      	uxtb	r2, r2
 800697e:	440b      	add	r3, r1
 8006980:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006984:	e00a      	b.n	800699c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	b2da      	uxtb	r2, r3
 800698a:	4908      	ldr	r1, [pc, #32]	; (80069ac <__NVIC_SetPriority+0x50>)
 800698c:	79fb      	ldrb	r3, [r7, #7]
 800698e:	f003 030f 	and.w	r3, r3, #15
 8006992:	3b04      	subs	r3, #4
 8006994:	0112      	lsls	r2, r2, #4
 8006996:	b2d2      	uxtb	r2, r2
 8006998:	440b      	add	r3, r1
 800699a:	761a      	strb	r2, [r3, #24]
}
 800699c:	bf00      	nop
 800699e:	370c      	adds	r7, #12
 80069a0:	46bd      	mov	sp, r7
 80069a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a6:	4770      	bx	lr
 80069a8:	e000e100 	.word	0xe000e100
 80069ac:	e000ed00 	.word	0xe000ed00

080069b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80069b0:	b480      	push	{r7}
 80069b2:	b089      	sub	sp, #36	; 0x24
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	60f8      	str	r0, [r7, #12]
 80069b8:	60b9      	str	r1, [r7, #8]
 80069ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	f003 0307 	and.w	r3, r3, #7
 80069c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80069c4:	69fb      	ldr	r3, [r7, #28]
 80069c6:	f1c3 0307 	rsb	r3, r3, #7
 80069ca:	2b04      	cmp	r3, #4
 80069cc:	bf28      	it	cs
 80069ce:	2304      	movcs	r3, #4
 80069d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80069d2:	69fb      	ldr	r3, [r7, #28]
 80069d4:	3304      	adds	r3, #4
 80069d6:	2b06      	cmp	r3, #6
 80069d8:	d902      	bls.n	80069e0 <NVIC_EncodePriority+0x30>
 80069da:	69fb      	ldr	r3, [r7, #28]
 80069dc:	3b03      	subs	r3, #3
 80069de:	e000      	b.n	80069e2 <NVIC_EncodePriority+0x32>
 80069e0:	2300      	movs	r3, #0
 80069e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80069e4:	f04f 32ff 	mov.w	r2, #4294967295
 80069e8:	69bb      	ldr	r3, [r7, #24]
 80069ea:	fa02 f303 	lsl.w	r3, r2, r3
 80069ee:	43da      	mvns	r2, r3
 80069f0:	68bb      	ldr	r3, [r7, #8]
 80069f2:	401a      	ands	r2, r3
 80069f4:	697b      	ldr	r3, [r7, #20]
 80069f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80069f8:	f04f 31ff 	mov.w	r1, #4294967295
 80069fc:	697b      	ldr	r3, [r7, #20]
 80069fe:	fa01 f303 	lsl.w	r3, r1, r3
 8006a02:	43d9      	mvns	r1, r3
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006a08:	4313      	orrs	r3, r2
         );
}
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	3724      	adds	r7, #36	; 0x24
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a14:	4770      	bx	lr
	...

08006a18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b082      	sub	sp, #8
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	3b01      	subs	r3, #1
 8006a24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006a28:	d301      	bcc.n	8006a2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006a2a:	2301      	movs	r3, #1
 8006a2c:	e00f      	b.n	8006a4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006a2e:	4a0a      	ldr	r2, [pc, #40]	; (8006a58 <SysTick_Config+0x40>)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	3b01      	subs	r3, #1
 8006a34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006a36:	210f      	movs	r1, #15
 8006a38:	f04f 30ff 	mov.w	r0, #4294967295
 8006a3c:	f7ff ff8e 	bl	800695c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006a40:	4b05      	ldr	r3, [pc, #20]	; (8006a58 <SysTick_Config+0x40>)
 8006a42:	2200      	movs	r2, #0
 8006a44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006a46:	4b04      	ldr	r3, [pc, #16]	; (8006a58 <SysTick_Config+0x40>)
 8006a48:	2207      	movs	r2, #7
 8006a4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006a4c:	2300      	movs	r3, #0
}
 8006a4e:	4618      	mov	r0, r3
 8006a50:	3708      	adds	r7, #8
 8006a52:	46bd      	mov	sp, r7
 8006a54:	bd80      	pop	{r7, pc}
 8006a56:	bf00      	nop
 8006a58:	e000e010 	.word	0xe000e010

08006a5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b082      	sub	sp, #8
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006a64:	6878      	ldr	r0, [r7, #4]
 8006a66:	f7ff ff29 	bl	80068bc <__NVIC_SetPriorityGrouping>
}
 8006a6a:	bf00      	nop
 8006a6c:	3708      	adds	r7, #8
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	bd80      	pop	{r7, pc}

08006a72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006a72:	b580      	push	{r7, lr}
 8006a74:	b086      	sub	sp, #24
 8006a76:	af00      	add	r7, sp, #0
 8006a78:	4603      	mov	r3, r0
 8006a7a:	60b9      	str	r1, [r7, #8]
 8006a7c:	607a      	str	r2, [r7, #4]
 8006a7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006a80:	2300      	movs	r3, #0
 8006a82:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006a84:	f7ff ff3e 	bl	8006904 <__NVIC_GetPriorityGrouping>
 8006a88:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006a8a:	687a      	ldr	r2, [r7, #4]
 8006a8c:	68b9      	ldr	r1, [r7, #8]
 8006a8e:	6978      	ldr	r0, [r7, #20]
 8006a90:	f7ff ff8e 	bl	80069b0 <NVIC_EncodePriority>
 8006a94:	4602      	mov	r2, r0
 8006a96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006a9a:	4611      	mov	r1, r2
 8006a9c:	4618      	mov	r0, r3
 8006a9e:	f7ff ff5d 	bl	800695c <__NVIC_SetPriority>
}
 8006aa2:	bf00      	nop
 8006aa4:	3718      	adds	r7, #24
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	bd80      	pop	{r7, pc}

08006aaa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006aaa:	b580      	push	{r7, lr}
 8006aac:	b082      	sub	sp, #8
 8006aae:	af00      	add	r7, sp, #0
 8006ab0:	4603      	mov	r3, r0
 8006ab2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006ab4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ab8:	4618      	mov	r0, r3
 8006aba:	f7ff ff31 	bl	8006920 <__NVIC_EnableIRQ>
}
 8006abe:	bf00      	nop
 8006ac0:	3708      	adds	r7, #8
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	bd80      	pop	{r7, pc}

08006ac6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006ac6:	b580      	push	{r7, lr}
 8006ac8:	b082      	sub	sp, #8
 8006aca:	af00      	add	r7, sp, #0
 8006acc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006ace:	6878      	ldr	r0, [r7, #4]
 8006ad0:	f7ff ffa2 	bl	8006a18 <SysTick_Config>
 8006ad4:	4603      	mov	r3, r0
}
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	3708      	adds	r7, #8
 8006ada:	46bd      	mov	sp, r7
 8006adc:	bd80      	pop	{r7, pc}

08006ade <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8006ade:	b580      	push	{r7, lr}
 8006ae0:	b082      	sub	sp, #8
 8006ae2:	af00      	add	r7, sp, #0
 8006ae4:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d101      	bne.n	8006af0 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8006aec:	2301      	movs	r3, #1
 8006aee:	e014      	b.n	8006b1a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	791b      	ldrb	r3, [r3, #4]
 8006af4:	b2db      	uxtb	r3, r3
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d105      	bne.n	8006b06 <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2200      	movs	r2, #0
 8006afe:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8006b00:	6878      	ldr	r0, [r7, #4]
 8006b02:	f7ff f845 	bl	8005b90 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2202      	movs	r2, #2
 8006b0a:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2200      	movs	r2, #0
 8006b10:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	2201      	movs	r2, #1
 8006b16:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8006b18:	2300      	movs	r3, #0
}
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	3708      	adds	r7, #8
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	bd80      	pop	{r7, pc}

08006b22 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8006b22:	b480      	push	{r7}
 8006b24:	b085      	sub	sp, #20
 8006b26:	af00      	add	r7, sp, #0
 8006b28:	6078      	str	r0, [r7, #4]
 8006b2a:	6039      	str	r1, [r7, #0]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	60fb      	str	r3, [r7, #12]
 8006b30:	2300      	movs	r3, #0
 8006b32:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	795b      	ldrb	r3, [r3, #5]
 8006b38:	2b01      	cmp	r3, #1
 8006b3a:	d101      	bne.n	8006b40 <HAL_DAC_Start+0x1e>
 8006b3c:	2302      	movs	r3, #2
 8006b3e:	e050      	b.n	8006be2 <HAL_DAC_Start+0xc0>
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2201      	movs	r2, #1
 8006b44:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2202      	movs	r2, #2
 8006b4a:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	6819      	ldr	r1, [r3, #0]
 8006b52:	2201      	movs	r2, #1
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	409a      	lsls	r2, r3
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	430a      	orrs	r2, r1
 8006b5e:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d11a      	bne.n	8006b9c <HAL_DAC_Start+0x7a>
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN1;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f003 0304 	and.w	r3, r3, #4
 8006b70:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL1;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006b7c:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 ==  DAC_CR_TEN1) && (tmp2 ==  DAC_CR_TSEL1))
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	2b04      	cmp	r3, #4
 8006b82:	d127      	bne.n	8006bd4 <HAL_DAC_Start+0xb2>
 8006b84:	68bb      	ldr	r3, [r7, #8]
 8006b86:	2b38      	cmp	r3, #56	; 0x38
 8006b88:	d124      	bne.n	8006bd4 <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion */
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG1;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	685a      	ldr	r2, [r3, #4]
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f042 0201 	orr.w	r2, r2, #1
 8006b98:	605a      	str	r2, [r3, #4]
 8006b9a:	e01b      	b.n	8006bd4 <HAL_DAC_Start+0xb2>
    }
  }
  else
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN2;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006ba6:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL2;    
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f403 1360 	and.w	r3, r3, #3670016	; 0x380000
 8006bb2:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 == DAC_CR_TEN2) && (tmp2 == DAC_CR_TSEL2))
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006bba:	d10b      	bne.n	8006bd4 <HAL_DAC_Start+0xb2>
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 8006bc2:	d107      	bne.n	8006bd4 <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion*/
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG2;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	685a      	ldr	r2, [r3, #4]
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f042 0202 	orr.w	r2, r2, #2
 8006bd2:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2201      	movs	r2, #1
 8006bd8:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 8006be0:	2300      	movs	r3, #0
}
 8006be2:	4618      	mov	r0, r3
 8006be4:	3714      	adds	r7, #20
 8006be6:	46bd      	mov	sp, r7
 8006be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bec:	4770      	bx	lr

08006bee <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8006bee:	b480      	push	{r7}
 8006bf0:	b087      	sub	sp, #28
 8006bf2:	af00      	add	r7, sp, #0
 8006bf4:	60f8      	str	r0, [r7, #12]
 8006bf6:	60b9      	str	r1, [r7, #8]
 8006bf8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	617b      	str	r3, [r7, #20]
 8006bfe:	2300      	movs	r3, #0
 8006c00:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	795b      	ldrb	r3, [r3, #5]
 8006c06:	2b01      	cmp	r3, #1
 8006c08:	d101      	bne.n	8006c0e <HAL_DAC_ConfigChannel+0x20>
 8006c0a:	2302      	movs	r3, #2
 8006c0c:	e036      	b.n	8006c7c <HAL_DAC_ConfigChannel+0x8e>
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	2201      	movs	r2, #1
 8006c12:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	2202      	movs	r2, #2
 8006c18:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8006c22:	f640 72fe 	movw	r2, #4094	; 0xffe
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	fa02 f303 	lsl.w	r3, r2, r3
 8006c2c:	43db      	mvns	r3, r3
 8006c2e:	697a      	ldr	r2, [r7, #20]
 8006c30:	4013      	ands	r3, r2
 8006c32:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	681a      	ldr	r2, [r3, #0]
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	685b      	ldr	r3, [r3, #4]
 8006c3c:	4313      	orrs	r3, r2
 8006c3e:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8006c40:	693a      	ldr	r2, [r7, #16]
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	fa02 f303 	lsl.w	r3, r2, r3
 8006c48:	697a      	ldr	r2, [r7, #20]
 8006c4a:	4313      	orrs	r3, r2
 8006c4c:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	697a      	ldr	r2, [r7, #20]
 8006c54:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	6819      	ldr	r1, [r3, #0]
 8006c5c:	22c0      	movs	r2, #192	; 0xc0
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	fa02 f303 	lsl.w	r3, r2, r3
 8006c64:	43da      	mvns	r2, r3
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	400a      	ands	r2, r1
 8006c6c:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	2201      	movs	r2, #1
 8006c72:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	2200      	movs	r2, #0
 8006c78:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8006c7a:	2300      	movs	r3, #0
}
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	371c      	adds	r7, #28
 8006c80:	46bd      	mov	sp, r7
 8006c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c86:	4770      	bx	lr

08006c88 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 8006c88:	b480      	push	{r7}
 8006c8a:	b087      	sub	sp, #28
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	60f8      	str	r0, [r7, #12]
 8006c90:	60b9      	str	r1, [r7, #8]
 8006c92:	607a      	str	r2, [r7, #4]
 8006c94:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0U;
 8006c96:	2300      	movs	r3, #0
 8006c98:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)hdac->Instance; 
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	617b      	str	r3, [r7, #20]
  if(Channel == DAC_CHANNEL_1)
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d105      	bne.n	8006cb2 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8006ca6:	697a      	ldr	r2, [r7, #20]
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	4413      	add	r3, r2
 8006cac:	3308      	adds	r3, #8
 8006cae:	617b      	str	r3, [r7, #20]
 8006cb0:	e004      	b.n	8006cbc <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8006cb2:	697a      	ldr	r2, [r7, #20]
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	4413      	add	r3, r2
 8006cb8:	3314      	adds	r3, #20
 8006cba:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8006cbc:	697b      	ldr	r3, [r7, #20]
 8006cbe:	461a      	mov	r2, r3
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	6013      	str	r3, [r2, #0]
  
  /* Return function status */
  return HAL_OK;
 8006cc4:	2300      	movs	r3, #0
}
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	371c      	adds	r7, #28
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd0:	4770      	bx	lr
	...

08006cd4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006cd4:	b480      	push	{r7}
 8006cd6:	b089      	sub	sp, #36	; 0x24
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
 8006cdc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006cde:	2300      	movs	r3, #0
 8006ce0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006cea:	2300      	movs	r3, #0
 8006cec:	61fb      	str	r3, [r7, #28]
 8006cee:	e16b      	b.n	8006fc8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006cf0:	2201      	movs	r2, #1
 8006cf2:	69fb      	ldr	r3, [r7, #28]
 8006cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8006cf8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	697a      	ldr	r2, [r7, #20]
 8006d00:	4013      	ands	r3, r2
 8006d02:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006d04:	693a      	ldr	r2, [r7, #16]
 8006d06:	697b      	ldr	r3, [r7, #20]
 8006d08:	429a      	cmp	r2, r3
 8006d0a:	f040 815a 	bne.w	8006fc2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006d0e:	683b      	ldr	r3, [r7, #0]
 8006d10:	685b      	ldr	r3, [r3, #4]
 8006d12:	2b01      	cmp	r3, #1
 8006d14:	d00b      	beq.n	8006d2e <HAL_GPIO_Init+0x5a>
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	685b      	ldr	r3, [r3, #4]
 8006d1a:	2b02      	cmp	r3, #2
 8006d1c:	d007      	beq.n	8006d2e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006d22:	2b11      	cmp	r3, #17
 8006d24:	d003      	beq.n	8006d2e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	685b      	ldr	r3, [r3, #4]
 8006d2a:	2b12      	cmp	r3, #18
 8006d2c:	d130      	bne.n	8006d90 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	689b      	ldr	r3, [r3, #8]
 8006d32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006d34:	69fb      	ldr	r3, [r7, #28]
 8006d36:	005b      	lsls	r3, r3, #1
 8006d38:	2203      	movs	r2, #3
 8006d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8006d3e:	43db      	mvns	r3, r3
 8006d40:	69ba      	ldr	r2, [r7, #24]
 8006d42:	4013      	ands	r3, r2
 8006d44:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	68da      	ldr	r2, [r3, #12]
 8006d4a:	69fb      	ldr	r3, [r7, #28]
 8006d4c:	005b      	lsls	r3, r3, #1
 8006d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8006d52:	69ba      	ldr	r2, [r7, #24]
 8006d54:	4313      	orrs	r3, r2
 8006d56:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	69ba      	ldr	r2, [r7, #24]
 8006d5c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	685b      	ldr	r3, [r3, #4]
 8006d62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006d64:	2201      	movs	r2, #1
 8006d66:	69fb      	ldr	r3, [r7, #28]
 8006d68:	fa02 f303 	lsl.w	r3, r2, r3
 8006d6c:	43db      	mvns	r3, r3
 8006d6e:	69ba      	ldr	r2, [r7, #24]
 8006d70:	4013      	ands	r3, r2
 8006d72:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	685b      	ldr	r3, [r3, #4]
 8006d78:	091b      	lsrs	r3, r3, #4
 8006d7a:	f003 0201 	and.w	r2, r3, #1
 8006d7e:	69fb      	ldr	r3, [r7, #28]
 8006d80:	fa02 f303 	lsl.w	r3, r2, r3
 8006d84:	69ba      	ldr	r2, [r7, #24]
 8006d86:	4313      	orrs	r3, r2
 8006d88:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	69ba      	ldr	r2, [r7, #24]
 8006d8e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	68db      	ldr	r3, [r3, #12]
 8006d94:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006d96:	69fb      	ldr	r3, [r7, #28]
 8006d98:	005b      	lsls	r3, r3, #1
 8006d9a:	2203      	movs	r2, #3
 8006d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8006da0:	43db      	mvns	r3, r3
 8006da2:	69ba      	ldr	r2, [r7, #24]
 8006da4:	4013      	ands	r3, r2
 8006da6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	689a      	ldr	r2, [r3, #8]
 8006dac:	69fb      	ldr	r3, [r7, #28]
 8006dae:	005b      	lsls	r3, r3, #1
 8006db0:	fa02 f303 	lsl.w	r3, r2, r3
 8006db4:	69ba      	ldr	r2, [r7, #24]
 8006db6:	4313      	orrs	r3, r2
 8006db8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	69ba      	ldr	r2, [r7, #24]
 8006dbe:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	685b      	ldr	r3, [r3, #4]
 8006dc4:	2b02      	cmp	r3, #2
 8006dc6:	d003      	beq.n	8006dd0 <HAL_GPIO_Init+0xfc>
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	685b      	ldr	r3, [r3, #4]
 8006dcc:	2b12      	cmp	r3, #18
 8006dce:	d123      	bne.n	8006e18 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006dd0:	69fb      	ldr	r3, [r7, #28]
 8006dd2:	08da      	lsrs	r2, r3, #3
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	3208      	adds	r2, #8
 8006dd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ddc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006dde:	69fb      	ldr	r3, [r7, #28]
 8006de0:	f003 0307 	and.w	r3, r3, #7
 8006de4:	009b      	lsls	r3, r3, #2
 8006de6:	220f      	movs	r2, #15
 8006de8:	fa02 f303 	lsl.w	r3, r2, r3
 8006dec:	43db      	mvns	r3, r3
 8006dee:	69ba      	ldr	r2, [r7, #24]
 8006df0:	4013      	ands	r3, r2
 8006df2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	691a      	ldr	r2, [r3, #16]
 8006df8:	69fb      	ldr	r3, [r7, #28]
 8006dfa:	f003 0307 	and.w	r3, r3, #7
 8006dfe:	009b      	lsls	r3, r3, #2
 8006e00:	fa02 f303 	lsl.w	r3, r2, r3
 8006e04:	69ba      	ldr	r2, [r7, #24]
 8006e06:	4313      	orrs	r3, r2
 8006e08:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006e0a:	69fb      	ldr	r3, [r7, #28]
 8006e0c:	08da      	lsrs	r2, r3, #3
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	3208      	adds	r2, #8
 8006e12:	69b9      	ldr	r1, [r7, #24]
 8006e14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006e1e:	69fb      	ldr	r3, [r7, #28]
 8006e20:	005b      	lsls	r3, r3, #1
 8006e22:	2203      	movs	r2, #3
 8006e24:	fa02 f303 	lsl.w	r3, r2, r3
 8006e28:	43db      	mvns	r3, r3
 8006e2a:	69ba      	ldr	r2, [r7, #24]
 8006e2c:	4013      	ands	r3, r2
 8006e2e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	685b      	ldr	r3, [r3, #4]
 8006e34:	f003 0203 	and.w	r2, r3, #3
 8006e38:	69fb      	ldr	r3, [r7, #28]
 8006e3a:	005b      	lsls	r3, r3, #1
 8006e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8006e40:	69ba      	ldr	r2, [r7, #24]
 8006e42:	4313      	orrs	r3, r2
 8006e44:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	69ba      	ldr	r2, [r7, #24]
 8006e4a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006e4c:	683b      	ldr	r3, [r7, #0]
 8006e4e:	685b      	ldr	r3, [r3, #4]
 8006e50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	f000 80b4 	beq.w	8006fc2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	60fb      	str	r3, [r7, #12]
 8006e5e:	4b5f      	ldr	r3, [pc, #380]	; (8006fdc <HAL_GPIO_Init+0x308>)
 8006e60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e62:	4a5e      	ldr	r2, [pc, #376]	; (8006fdc <HAL_GPIO_Init+0x308>)
 8006e64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006e68:	6453      	str	r3, [r2, #68]	; 0x44
 8006e6a:	4b5c      	ldr	r3, [pc, #368]	; (8006fdc <HAL_GPIO_Init+0x308>)
 8006e6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006e72:	60fb      	str	r3, [r7, #12]
 8006e74:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006e76:	4a5a      	ldr	r2, [pc, #360]	; (8006fe0 <HAL_GPIO_Init+0x30c>)
 8006e78:	69fb      	ldr	r3, [r7, #28]
 8006e7a:	089b      	lsrs	r3, r3, #2
 8006e7c:	3302      	adds	r3, #2
 8006e7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e82:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006e84:	69fb      	ldr	r3, [r7, #28]
 8006e86:	f003 0303 	and.w	r3, r3, #3
 8006e8a:	009b      	lsls	r3, r3, #2
 8006e8c:	220f      	movs	r2, #15
 8006e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8006e92:	43db      	mvns	r3, r3
 8006e94:	69ba      	ldr	r2, [r7, #24]
 8006e96:	4013      	ands	r3, r2
 8006e98:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	4a51      	ldr	r2, [pc, #324]	; (8006fe4 <HAL_GPIO_Init+0x310>)
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d02b      	beq.n	8006efa <HAL_GPIO_Init+0x226>
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	4a50      	ldr	r2, [pc, #320]	; (8006fe8 <HAL_GPIO_Init+0x314>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d025      	beq.n	8006ef6 <HAL_GPIO_Init+0x222>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	4a4f      	ldr	r2, [pc, #316]	; (8006fec <HAL_GPIO_Init+0x318>)
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d01f      	beq.n	8006ef2 <HAL_GPIO_Init+0x21e>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	4a4e      	ldr	r2, [pc, #312]	; (8006ff0 <HAL_GPIO_Init+0x31c>)
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d019      	beq.n	8006eee <HAL_GPIO_Init+0x21a>
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	4a4d      	ldr	r2, [pc, #308]	; (8006ff4 <HAL_GPIO_Init+0x320>)
 8006ebe:	4293      	cmp	r3, r2
 8006ec0:	d013      	beq.n	8006eea <HAL_GPIO_Init+0x216>
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	4a4c      	ldr	r2, [pc, #304]	; (8006ff8 <HAL_GPIO_Init+0x324>)
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	d00d      	beq.n	8006ee6 <HAL_GPIO_Init+0x212>
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	4a4b      	ldr	r2, [pc, #300]	; (8006ffc <HAL_GPIO_Init+0x328>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d007      	beq.n	8006ee2 <HAL_GPIO_Init+0x20e>
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	4a4a      	ldr	r2, [pc, #296]	; (8007000 <HAL_GPIO_Init+0x32c>)
 8006ed6:	4293      	cmp	r3, r2
 8006ed8:	d101      	bne.n	8006ede <HAL_GPIO_Init+0x20a>
 8006eda:	2307      	movs	r3, #7
 8006edc:	e00e      	b.n	8006efc <HAL_GPIO_Init+0x228>
 8006ede:	2308      	movs	r3, #8
 8006ee0:	e00c      	b.n	8006efc <HAL_GPIO_Init+0x228>
 8006ee2:	2306      	movs	r3, #6
 8006ee4:	e00a      	b.n	8006efc <HAL_GPIO_Init+0x228>
 8006ee6:	2305      	movs	r3, #5
 8006ee8:	e008      	b.n	8006efc <HAL_GPIO_Init+0x228>
 8006eea:	2304      	movs	r3, #4
 8006eec:	e006      	b.n	8006efc <HAL_GPIO_Init+0x228>
 8006eee:	2303      	movs	r3, #3
 8006ef0:	e004      	b.n	8006efc <HAL_GPIO_Init+0x228>
 8006ef2:	2302      	movs	r3, #2
 8006ef4:	e002      	b.n	8006efc <HAL_GPIO_Init+0x228>
 8006ef6:	2301      	movs	r3, #1
 8006ef8:	e000      	b.n	8006efc <HAL_GPIO_Init+0x228>
 8006efa:	2300      	movs	r3, #0
 8006efc:	69fa      	ldr	r2, [r7, #28]
 8006efe:	f002 0203 	and.w	r2, r2, #3
 8006f02:	0092      	lsls	r2, r2, #2
 8006f04:	4093      	lsls	r3, r2
 8006f06:	69ba      	ldr	r2, [r7, #24]
 8006f08:	4313      	orrs	r3, r2
 8006f0a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006f0c:	4934      	ldr	r1, [pc, #208]	; (8006fe0 <HAL_GPIO_Init+0x30c>)
 8006f0e:	69fb      	ldr	r3, [r7, #28]
 8006f10:	089b      	lsrs	r3, r3, #2
 8006f12:	3302      	adds	r3, #2
 8006f14:	69ba      	ldr	r2, [r7, #24]
 8006f16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006f1a:	4b3a      	ldr	r3, [pc, #232]	; (8007004 <HAL_GPIO_Init+0x330>)
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006f20:	693b      	ldr	r3, [r7, #16]
 8006f22:	43db      	mvns	r3, r3
 8006f24:	69ba      	ldr	r2, [r7, #24]
 8006f26:	4013      	ands	r3, r2
 8006f28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	685b      	ldr	r3, [r3, #4]
 8006f2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d003      	beq.n	8006f3e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8006f36:	69ba      	ldr	r2, [r7, #24]
 8006f38:	693b      	ldr	r3, [r7, #16]
 8006f3a:	4313      	orrs	r3, r2
 8006f3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006f3e:	4a31      	ldr	r2, [pc, #196]	; (8007004 <HAL_GPIO_Init+0x330>)
 8006f40:	69bb      	ldr	r3, [r7, #24]
 8006f42:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006f44:	4b2f      	ldr	r3, [pc, #188]	; (8007004 <HAL_GPIO_Init+0x330>)
 8006f46:	685b      	ldr	r3, [r3, #4]
 8006f48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006f4a:	693b      	ldr	r3, [r7, #16]
 8006f4c:	43db      	mvns	r3, r3
 8006f4e:	69ba      	ldr	r2, [r7, #24]
 8006f50:	4013      	ands	r3, r2
 8006f52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006f54:	683b      	ldr	r3, [r7, #0]
 8006f56:	685b      	ldr	r3, [r3, #4]
 8006f58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d003      	beq.n	8006f68 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006f60:	69ba      	ldr	r2, [r7, #24]
 8006f62:	693b      	ldr	r3, [r7, #16]
 8006f64:	4313      	orrs	r3, r2
 8006f66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006f68:	4a26      	ldr	r2, [pc, #152]	; (8007004 <HAL_GPIO_Init+0x330>)
 8006f6a:	69bb      	ldr	r3, [r7, #24]
 8006f6c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006f6e:	4b25      	ldr	r3, [pc, #148]	; (8007004 <HAL_GPIO_Init+0x330>)
 8006f70:	689b      	ldr	r3, [r3, #8]
 8006f72:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006f74:	693b      	ldr	r3, [r7, #16]
 8006f76:	43db      	mvns	r3, r3
 8006f78:	69ba      	ldr	r2, [r7, #24]
 8006f7a:	4013      	ands	r3, r2
 8006f7c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	685b      	ldr	r3, [r3, #4]
 8006f82:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d003      	beq.n	8006f92 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006f8a:	69ba      	ldr	r2, [r7, #24]
 8006f8c:	693b      	ldr	r3, [r7, #16]
 8006f8e:	4313      	orrs	r3, r2
 8006f90:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006f92:	4a1c      	ldr	r2, [pc, #112]	; (8007004 <HAL_GPIO_Init+0x330>)
 8006f94:	69bb      	ldr	r3, [r7, #24]
 8006f96:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006f98:	4b1a      	ldr	r3, [pc, #104]	; (8007004 <HAL_GPIO_Init+0x330>)
 8006f9a:	68db      	ldr	r3, [r3, #12]
 8006f9c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006f9e:	693b      	ldr	r3, [r7, #16]
 8006fa0:	43db      	mvns	r3, r3
 8006fa2:	69ba      	ldr	r2, [r7, #24]
 8006fa4:	4013      	ands	r3, r2
 8006fa6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	685b      	ldr	r3, [r3, #4]
 8006fac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d003      	beq.n	8006fbc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006fb4:	69ba      	ldr	r2, [r7, #24]
 8006fb6:	693b      	ldr	r3, [r7, #16]
 8006fb8:	4313      	orrs	r3, r2
 8006fba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006fbc:	4a11      	ldr	r2, [pc, #68]	; (8007004 <HAL_GPIO_Init+0x330>)
 8006fbe:	69bb      	ldr	r3, [r7, #24]
 8006fc0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006fc2:	69fb      	ldr	r3, [r7, #28]
 8006fc4:	3301      	adds	r3, #1
 8006fc6:	61fb      	str	r3, [r7, #28]
 8006fc8:	69fb      	ldr	r3, [r7, #28]
 8006fca:	2b0f      	cmp	r3, #15
 8006fcc:	f67f ae90 	bls.w	8006cf0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006fd0:	bf00      	nop
 8006fd2:	3724      	adds	r7, #36	; 0x24
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fda:	4770      	bx	lr
 8006fdc:	40023800 	.word	0x40023800
 8006fe0:	40013800 	.word	0x40013800
 8006fe4:	40020000 	.word	0x40020000
 8006fe8:	40020400 	.word	0x40020400
 8006fec:	40020800 	.word	0x40020800
 8006ff0:	40020c00 	.word	0x40020c00
 8006ff4:	40021000 	.word	0x40021000
 8006ff8:	40021400 	.word	0x40021400
 8006ffc:	40021800 	.word	0x40021800
 8007000:	40021c00 	.word	0x40021c00
 8007004:	40013c00 	.word	0x40013c00

08007008 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007008:	b480      	push	{r7}
 800700a:	b085      	sub	sp, #20
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
 8007010:	460b      	mov	r3, r1
 8007012:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	691a      	ldr	r2, [r3, #16]
 8007018:	887b      	ldrh	r3, [r7, #2]
 800701a:	4013      	ands	r3, r2
 800701c:	2b00      	cmp	r3, #0
 800701e:	d002      	beq.n	8007026 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007020:	2301      	movs	r3, #1
 8007022:	73fb      	strb	r3, [r7, #15]
 8007024:	e001      	b.n	800702a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007026:	2300      	movs	r3, #0
 8007028:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800702a:	7bfb      	ldrb	r3, [r7, #15]
}
 800702c:	4618      	mov	r0, r3
 800702e:	3714      	adds	r7, #20
 8007030:	46bd      	mov	sp, r7
 8007032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007036:	4770      	bx	lr

08007038 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007038:	b480      	push	{r7}
 800703a:	b083      	sub	sp, #12
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
 8007040:	460b      	mov	r3, r1
 8007042:	807b      	strh	r3, [r7, #2]
 8007044:	4613      	mov	r3, r2
 8007046:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007048:	787b      	ldrb	r3, [r7, #1]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d003      	beq.n	8007056 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800704e:	887a      	ldrh	r2, [r7, #2]
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007054:	e003      	b.n	800705e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007056:	887b      	ldrh	r3, [r7, #2]
 8007058:	041a      	lsls	r2, r3, #16
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	619a      	str	r2, [r3, #24]
}
 800705e:	bf00      	nop
 8007060:	370c      	adds	r7, #12
 8007062:	46bd      	mov	sp, r7
 8007064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007068:	4770      	bx	lr
	...

0800706c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	b086      	sub	sp, #24
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d101      	bne.n	800707e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800707a:	2301      	movs	r3, #1
 800707c:	e25b      	b.n	8007536 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	f003 0301 	and.w	r3, r3, #1
 8007086:	2b00      	cmp	r3, #0
 8007088:	d075      	beq.n	8007176 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800708a:	4ba3      	ldr	r3, [pc, #652]	; (8007318 <HAL_RCC_OscConfig+0x2ac>)
 800708c:	689b      	ldr	r3, [r3, #8]
 800708e:	f003 030c 	and.w	r3, r3, #12
 8007092:	2b04      	cmp	r3, #4
 8007094:	d00c      	beq.n	80070b0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007096:	4ba0      	ldr	r3, [pc, #640]	; (8007318 <HAL_RCC_OscConfig+0x2ac>)
 8007098:	689b      	ldr	r3, [r3, #8]
 800709a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800709e:	2b08      	cmp	r3, #8
 80070a0:	d112      	bne.n	80070c8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80070a2:	4b9d      	ldr	r3, [pc, #628]	; (8007318 <HAL_RCC_OscConfig+0x2ac>)
 80070a4:	685b      	ldr	r3, [r3, #4]
 80070a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80070aa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80070ae:	d10b      	bne.n	80070c8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80070b0:	4b99      	ldr	r3, [pc, #612]	; (8007318 <HAL_RCC_OscConfig+0x2ac>)
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d05b      	beq.n	8007174 <HAL_RCC_OscConfig+0x108>
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	685b      	ldr	r3, [r3, #4]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d157      	bne.n	8007174 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80070c4:	2301      	movs	r3, #1
 80070c6:	e236      	b.n	8007536 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	685b      	ldr	r3, [r3, #4]
 80070cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80070d0:	d106      	bne.n	80070e0 <HAL_RCC_OscConfig+0x74>
 80070d2:	4b91      	ldr	r3, [pc, #580]	; (8007318 <HAL_RCC_OscConfig+0x2ac>)
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	4a90      	ldr	r2, [pc, #576]	; (8007318 <HAL_RCC_OscConfig+0x2ac>)
 80070d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80070dc:	6013      	str	r3, [r2, #0]
 80070de:	e01d      	b.n	800711c <HAL_RCC_OscConfig+0xb0>
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	685b      	ldr	r3, [r3, #4]
 80070e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80070e8:	d10c      	bne.n	8007104 <HAL_RCC_OscConfig+0x98>
 80070ea:	4b8b      	ldr	r3, [pc, #556]	; (8007318 <HAL_RCC_OscConfig+0x2ac>)
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	4a8a      	ldr	r2, [pc, #552]	; (8007318 <HAL_RCC_OscConfig+0x2ac>)
 80070f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80070f4:	6013      	str	r3, [r2, #0]
 80070f6:	4b88      	ldr	r3, [pc, #544]	; (8007318 <HAL_RCC_OscConfig+0x2ac>)
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	4a87      	ldr	r2, [pc, #540]	; (8007318 <HAL_RCC_OscConfig+0x2ac>)
 80070fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007100:	6013      	str	r3, [r2, #0]
 8007102:	e00b      	b.n	800711c <HAL_RCC_OscConfig+0xb0>
 8007104:	4b84      	ldr	r3, [pc, #528]	; (8007318 <HAL_RCC_OscConfig+0x2ac>)
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	4a83      	ldr	r2, [pc, #524]	; (8007318 <HAL_RCC_OscConfig+0x2ac>)
 800710a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800710e:	6013      	str	r3, [r2, #0]
 8007110:	4b81      	ldr	r3, [pc, #516]	; (8007318 <HAL_RCC_OscConfig+0x2ac>)
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	4a80      	ldr	r2, [pc, #512]	; (8007318 <HAL_RCC_OscConfig+0x2ac>)
 8007116:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800711a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	685b      	ldr	r3, [r3, #4]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d013      	beq.n	800714c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007124:	f7fe ffe2 	bl	80060ec <HAL_GetTick>
 8007128:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800712a:	e008      	b.n	800713e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800712c:	f7fe ffde 	bl	80060ec <HAL_GetTick>
 8007130:	4602      	mov	r2, r0
 8007132:	693b      	ldr	r3, [r7, #16]
 8007134:	1ad3      	subs	r3, r2, r3
 8007136:	2b64      	cmp	r3, #100	; 0x64
 8007138:	d901      	bls.n	800713e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800713a:	2303      	movs	r3, #3
 800713c:	e1fb      	b.n	8007536 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800713e:	4b76      	ldr	r3, [pc, #472]	; (8007318 <HAL_RCC_OscConfig+0x2ac>)
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007146:	2b00      	cmp	r3, #0
 8007148:	d0f0      	beq.n	800712c <HAL_RCC_OscConfig+0xc0>
 800714a:	e014      	b.n	8007176 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800714c:	f7fe ffce 	bl	80060ec <HAL_GetTick>
 8007150:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007152:	e008      	b.n	8007166 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007154:	f7fe ffca 	bl	80060ec <HAL_GetTick>
 8007158:	4602      	mov	r2, r0
 800715a:	693b      	ldr	r3, [r7, #16]
 800715c:	1ad3      	subs	r3, r2, r3
 800715e:	2b64      	cmp	r3, #100	; 0x64
 8007160:	d901      	bls.n	8007166 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007162:	2303      	movs	r3, #3
 8007164:	e1e7      	b.n	8007536 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007166:	4b6c      	ldr	r3, [pc, #432]	; (8007318 <HAL_RCC_OscConfig+0x2ac>)
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800716e:	2b00      	cmp	r3, #0
 8007170:	d1f0      	bne.n	8007154 <HAL_RCC_OscConfig+0xe8>
 8007172:	e000      	b.n	8007176 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007174:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f003 0302 	and.w	r3, r3, #2
 800717e:	2b00      	cmp	r3, #0
 8007180:	d063      	beq.n	800724a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007182:	4b65      	ldr	r3, [pc, #404]	; (8007318 <HAL_RCC_OscConfig+0x2ac>)
 8007184:	689b      	ldr	r3, [r3, #8]
 8007186:	f003 030c 	and.w	r3, r3, #12
 800718a:	2b00      	cmp	r3, #0
 800718c:	d00b      	beq.n	80071a6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800718e:	4b62      	ldr	r3, [pc, #392]	; (8007318 <HAL_RCC_OscConfig+0x2ac>)
 8007190:	689b      	ldr	r3, [r3, #8]
 8007192:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007196:	2b08      	cmp	r3, #8
 8007198:	d11c      	bne.n	80071d4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800719a:	4b5f      	ldr	r3, [pc, #380]	; (8007318 <HAL_RCC_OscConfig+0x2ac>)
 800719c:	685b      	ldr	r3, [r3, #4]
 800719e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d116      	bne.n	80071d4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80071a6:	4b5c      	ldr	r3, [pc, #368]	; (8007318 <HAL_RCC_OscConfig+0x2ac>)
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f003 0302 	and.w	r3, r3, #2
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d005      	beq.n	80071be <HAL_RCC_OscConfig+0x152>
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	68db      	ldr	r3, [r3, #12]
 80071b6:	2b01      	cmp	r3, #1
 80071b8:	d001      	beq.n	80071be <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80071ba:	2301      	movs	r3, #1
 80071bc:	e1bb      	b.n	8007536 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80071be:	4b56      	ldr	r3, [pc, #344]	; (8007318 <HAL_RCC_OscConfig+0x2ac>)
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	691b      	ldr	r3, [r3, #16]
 80071ca:	00db      	lsls	r3, r3, #3
 80071cc:	4952      	ldr	r1, [pc, #328]	; (8007318 <HAL_RCC_OscConfig+0x2ac>)
 80071ce:	4313      	orrs	r3, r2
 80071d0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80071d2:	e03a      	b.n	800724a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	68db      	ldr	r3, [r3, #12]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d020      	beq.n	800721e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80071dc:	4b4f      	ldr	r3, [pc, #316]	; (800731c <HAL_RCC_OscConfig+0x2b0>)
 80071de:	2201      	movs	r2, #1
 80071e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071e2:	f7fe ff83 	bl	80060ec <HAL_GetTick>
 80071e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80071e8:	e008      	b.n	80071fc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80071ea:	f7fe ff7f 	bl	80060ec <HAL_GetTick>
 80071ee:	4602      	mov	r2, r0
 80071f0:	693b      	ldr	r3, [r7, #16]
 80071f2:	1ad3      	subs	r3, r2, r3
 80071f4:	2b02      	cmp	r3, #2
 80071f6:	d901      	bls.n	80071fc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80071f8:	2303      	movs	r3, #3
 80071fa:	e19c      	b.n	8007536 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80071fc:	4b46      	ldr	r3, [pc, #280]	; (8007318 <HAL_RCC_OscConfig+0x2ac>)
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f003 0302 	and.w	r3, r3, #2
 8007204:	2b00      	cmp	r3, #0
 8007206:	d0f0      	beq.n	80071ea <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007208:	4b43      	ldr	r3, [pc, #268]	; (8007318 <HAL_RCC_OscConfig+0x2ac>)
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	691b      	ldr	r3, [r3, #16]
 8007214:	00db      	lsls	r3, r3, #3
 8007216:	4940      	ldr	r1, [pc, #256]	; (8007318 <HAL_RCC_OscConfig+0x2ac>)
 8007218:	4313      	orrs	r3, r2
 800721a:	600b      	str	r3, [r1, #0]
 800721c:	e015      	b.n	800724a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800721e:	4b3f      	ldr	r3, [pc, #252]	; (800731c <HAL_RCC_OscConfig+0x2b0>)
 8007220:	2200      	movs	r2, #0
 8007222:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007224:	f7fe ff62 	bl	80060ec <HAL_GetTick>
 8007228:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800722a:	e008      	b.n	800723e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800722c:	f7fe ff5e 	bl	80060ec <HAL_GetTick>
 8007230:	4602      	mov	r2, r0
 8007232:	693b      	ldr	r3, [r7, #16]
 8007234:	1ad3      	subs	r3, r2, r3
 8007236:	2b02      	cmp	r3, #2
 8007238:	d901      	bls.n	800723e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800723a:	2303      	movs	r3, #3
 800723c:	e17b      	b.n	8007536 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800723e:	4b36      	ldr	r3, [pc, #216]	; (8007318 <HAL_RCC_OscConfig+0x2ac>)
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f003 0302 	and.w	r3, r3, #2
 8007246:	2b00      	cmp	r3, #0
 8007248:	d1f0      	bne.n	800722c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f003 0308 	and.w	r3, r3, #8
 8007252:	2b00      	cmp	r3, #0
 8007254:	d030      	beq.n	80072b8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	695b      	ldr	r3, [r3, #20]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d016      	beq.n	800728c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800725e:	4b30      	ldr	r3, [pc, #192]	; (8007320 <HAL_RCC_OscConfig+0x2b4>)
 8007260:	2201      	movs	r2, #1
 8007262:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007264:	f7fe ff42 	bl	80060ec <HAL_GetTick>
 8007268:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800726a:	e008      	b.n	800727e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800726c:	f7fe ff3e 	bl	80060ec <HAL_GetTick>
 8007270:	4602      	mov	r2, r0
 8007272:	693b      	ldr	r3, [r7, #16]
 8007274:	1ad3      	subs	r3, r2, r3
 8007276:	2b02      	cmp	r3, #2
 8007278:	d901      	bls.n	800727e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800727a:	2303      	movs	r3, #3
 800727c:	e15b      	b.n	8007536 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800727e:	4b26      	ldr	r3, [pc, #152]	; (8007318 <HAL_RCC_OscConfig+0x2ac>)
 8007280:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007282:	f003 0302 	and.w	r3, r3, #2
 8007286:	2b00      	cmp	r3, #0
 8007288:	d0f0      	beq.n	800726c <HAL_RCC_OscConfig+0x200>
 800728a:	e015      	b.n	80072b8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800728c:	4b24      	ldr	r3, [pc, #144]	; (8007320 <HAL_RCC_OscConfig+0x2b4>)
 800728e:	2200      	movs	r2, #0
 8007290:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007292:	f7fe ff2b 	bl	80060ec <HAL_GetTick>
 8007296:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007298:	e008      	b.n	80072ac <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800729a:	f7fe ff27 	bl	80060ec <HAL_GetTick>
 800729e:	4602      	mov	r2, r0
 80072a0:	693b      	ldr	r3, [r7, #16]
 80072a2:	1ad3      	subs	r3, r2, r3
 80072a4:	2b02      	cmp	r3, #2
 80072a6:	d901      	bls.n	80072ac <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80072a8:	2303      	movs	r3, #3
 80072aa:	e144      	b.n	8007536 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80072ac:	4b1a      	ldr	r3, [pc, #104]	; (8007318 <HAL_RCC_OscConfig+0x2ac>)
 80072ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80072b0:	f003 0302 	and.w	r3, r3, #2
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d1f0      	bne.n	800729a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f003 0304 	and.w	r3, r3, #4
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	f000 80a0 	beq.w	8007406 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80072c6:	2300      	movs	r3, #0
 80072c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80072ca:	4b13      	ldr	r3, [pc, #76]	; (8007318 <HAL_RCC_OscConfig+0x2ac>)
 80072cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d10f      	bne.n	80072f6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80072d6:	2300      	movs	r3, #0
 80072d8:	60bb      	str	r3, [r7, #8]
 80072da:	4b0f      	ldr	r3, [pc, #60]	; (8007318 <HAL_RCC_OscConfig+0x2ac>)
 80072dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072de:	4a0e      	ldr	r2, [pc, #56]	; (8007318 <HAL_RCC_OscConfig+0x2ac>)
 80072e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80072e4:	6413      	str	r3, [r2, #64]	; 0x40
 80072e6:	4b0c      	ldr	r3, [pc, #48]	; (8007318 <HAL_RCC_OscConfig+0x2ac>)
 80072e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80072ee:	60bb      	str	r3, [r7, #8]
 80072f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80072f2:	2301      	movs	r3, #1
 80072f4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80072f6:	4b0b      	ldr	r3, [pc, #44]	; (8007324 <HAL_RCC_OscConfig+0x2b8>)
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d121      	bne.n	8007346 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007302:	4b08      	ldr	r3, [pc, #32]	; (8007324 <HAL_RCC_OscConfig+0x2b8>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	4a07      	ldr	r2, [pc, #28]	; (8007324 <HAL_RCC_OscConfig+0x2b8>)
 8007308:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800730c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800730e:	f7fe feed 	bl	80060ec <HAL_GetTick>
 8007312:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007314:	e011      	b.n	800733a <HAL_RCC_OscConfig+0x2ce>
 8007316:	bf00      	nop
 8007318:	40023800 	.word	0x40023800
 800731c:	42470000 	.word	0x42470000
 8007320:	42470e80 	.word	0x42470e80
 8007324:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007328:	f7fe fee0 	bl	80060ec <HAL_GetTick>
 800732c:	4602      	mov	r2, r0
 800732e:	693b      	ldr	r3, [r7, #16]
 8007330:	1ad3      	subs	r3, r2, r3
 8007332:	2b02      	cmp	r3, #2
 8007334:	d901      	bls.n	800733a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8007336:	2303      	movs	r3, #3
 8007338:	e0fd      	b.n	8007536 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800733a:	4b81      	ldr	r3, [pc, #516]	; (8007540 <HAL_RCC_OscConfig+0x4d4>)
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007342:	2b00      	cmp	r3, #0
 8007344:	d0f0      	beq.n	8007328 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	689b      	ldr	r3, [r3, #8]
 800734a:	2b01      	cmp	r3, #1
 800734c:	d106      	bne.n	800735c <HAL_RCC_OscConfig+0x2f0>
 800734e:	4b7d      	ldr	r3, [pc, #500]	; (8007544 <HAL_RCC_OscConfig+0x4d8>)
 8007350:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007352:	4a7c      	ldr	r2, [pc, #496]	; (8007544 <HAL_RCC_OscConfig+0x4d8>)
 8007354:	f043 0301 	orr.w	r3, r3, #1
 8007358:	6713      	str	r3, [r2, #112]	; 0x70
 800735a:	e01c      	b.n	8007396 <HAL_RCC_OscConfig+0x32a>
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	689b      	ldr	r3, [r3, #8]
 8007360:	2b05      	cmp	r3, #5
 8007362:	d10c      	bne.n	800737e <HAL_RCC_OscConfig+0x312>
 8007364:	4b77      	ldr	r3, [pc, #476]	; (8007544 <HAL_RCC_OscConfig+0x4d8>)
 8007366:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007368:	4a76      	ldr	r2, [pc, #472]	; (8007544 <HAL_RCC_OscConfig+0x4d8>)
 800736a:	f043 0304 	orr.w	r3, r3, #4
 800736e:	6713      	str	r3, [r2, #112]	; 0x70
 8007370:	4b74      	ldr	r3, [pc, #464]	; (8007544 <HAL_RCC_OscConfig+0x4d8>)
 8007372:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007374:	4a73      	ldr	r2, [pc, #460]	; (8007544 <HAL_RCC_OscConfig+0x4d8>)
 8007376:	f043 0301 	orr.w	r3, r3, #1
 800737a:	6713      	str	r3, [r2, #112]	; 0x70
 800737c:	e00b      	b.n	8007396 <HAL_RCC_OscConfig+0x32a>
 800737e:	4b71      	ldr	r3, [pc, #452]	; (8007544 <HAL_RCC_OscConfig+0x4d8>)
 8007380:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007382:	4a70      	ldr	r2, [pc, #448]	; (8007544 <HAL_RCC_OscConfig+0x4d8>)
 8007384:	f023 0301 	bic.w	r3, r3, #1
 8007388:	6713      	str	r3, [r2, #112]	; 0x70
 800738a:	4b6e      	ldr	r3, [pc, #440]	; (8007544 <HAL_RCC_OscConfig+0x4d8>)
 800738c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800738e:	4a6d      	ldr	r2, [pc, #436]	; (8007544 <HAL_RCC_OscConfig+0x4d8>)
 8007390:	f023 0304 	bic.w	r3, r3, #4
 8007394:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	689b      	ldr	r3, [r3, #8]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d015      	beq.n	80073ca <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800739e:	f7fe fea5 	bl	80060ec <HAL_GetTick>
 80073a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80073a4:	e00a      	b.n	80073bc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80073a6:	f7fe fea1 	bl	80060ec <HAL_GetTick>
 80073aa:	4602      	mov	r2, r0
 80073ac:	693b      	ldr	r3, [r7, #16]
 80073ae:	1ad3      	subs	r3, r2, r3
 80073b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80073b4:	4293      	cmp	r3, r2
 80073b6:	d901      	bls.n	80073bc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80073b8:	2303      	movs	r3, #3
 80073ba:	e0bc      	b.n	8007536 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80073bc:	4b61      	ldr	r3, [pc, #388]	; (8007544 <HAL_RCC_OscConfig+0x4d8>)
 80073be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073c0:	f003 0302 	and.w	r3, r3, #2
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d0ee      	beq.n	80073a6 <HAL_RCC_OscConfig+0x33a>
 80073c8:	e014      	b.n	80073f4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80073ca:	f7fe fe8f 	bl	80060ec <HAL_GetTick>
 80073ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80073d0:	e00a      	b.n	80073e8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80073d2:	f7fe fe8b 	bl	80060ec <HAL_GetTick>
 80073d6:	4602      	mov	r2, r0
 80073d8:	693b      	ldr	r3, [r7, #16]
 80073da:	1ad3      	subs	r3, r2, r3
 80073dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80073e0:	4293      	cmp	r3, r2
 80073e2:	d901      	bls.n	80073e8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80073e4:	2303      	movs	r3, #3
 80073e6:	e0a6      	b.n	8007536 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80073e8:	4b56      	ldr	r3, [pc, #344]	; (8007544 <HAL_RCC_OscConfig+0x4d8>)
 80073ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073ec:	f003 0302 	and.w	r3, r3, #2
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d1ee      	bne.n	80073d2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80073f4:	7dfb      	ldrb	r3, [r7, #23]
 80073f6:	2b01      	cmp	r3, #1
 80073f8:	d105      	bne.n	8007406 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80073fa:	4b52      	ldr	r3, [pc, #328]	; (8007544 <HAL_RCC_OscConfig+0x4d8>)
 80073fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073fe:	4a51      	ldr	r2, [pc, #324]	; (8007544 <HAL_RCC_OscConfig+0x4d8>)
 8007400:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007404:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	699b      	ldr	r3, [r3, #24]
 800740a:	2b00      	cmp	r3, #0
 800740c:	f000 8092 	beq.w	8007534 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007410:	4b4c      	ldr	r3, [pc, #304]	; (8007544 <HAL_RCC_OscConfig+0x4d8>)
 8007412:	689b      	ldr	r3, [r3, #8]
 8007414:	f003 030c 	and.w	r3, r3, #12
 8007418:	2b08      	cmp	r3, #8
 800741a:	d05c      	beq.n	80074d6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	699b      	ldr	r3, [r3, #24]
 8007420:	2b02      	cmp	r3, #2
 8007422:	d141      	bne.n	80074a8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007424:	4b48      	ldr	r3, [pc, #288]	; (8007548 <HAL_RCC_OscConfig+0x4dc>)
 8007426:	2200      	movs	r2, #0
 8007428:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800742a:	f7fe fe5f 	bl	80060ec <HAL_GetTick>
 800742e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007430:	e008      	b.n	8007444 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007432:	f7fe fe5b 	bl	80060ec <HAL_GetTick>
 8007436:	4602      	mov	r2, r0
 8007438:	693b      	ldr	r3, [r7, #16]
 800743a:	1ad3      	subs	r3, r2, r3
 800743c:	2b02      	cmp	r3, #2
 800743e:	d901      	bls.n	8007444 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8007440:	2303      	movs	r3, #3
 8007442:	e078      	b.n	8007536 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007444:	4b3f      	ldr	r3, [pc, #252]	; (8007544 <HAL_RCC_OscConfig+0x4d8>)
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800744c:	2b00      	cmp	r3, #0
 800744e:	d1f0      	bne.n	8007432 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	69da      	ldr	r2, [r3, #28]
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	6a1b      	ldr	r3, [r3, #32]
 8007458:	431a      	orrs	r2, r3
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800745e:	019b      	lsls	r3, r3, #6
 8007460:	431a      	orrs	r2, r3
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007466:	085b      	lsrs	r3, r3, #1
 8007468:	3b01      	subs	r3, #1
 800746a:	041b      	lsls	r3, r3, #16
 800746c:	431a      	orrs	r2, r3
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007472:	061b      	lsls	r3, r3, #24
 8007474:	4933      	ldr	r1, [pc, #204]	; (8007544 <HAL_RCC_OscConfig+0x4d8>)
 8007476:	4313      	orrs	r3, r2
 8007478:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800747a:	4b33      	ldr	r3, [pc, #204]	; (8007548 <HAL_RCC_OscConfig+0x4dc>)
 800747c:	2201      	movs	r2, #1
 800747e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007480:	f7fe fe34 	bl	80060ec <HAL_GetTick>
 8007484:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007486:	e008      	b.n	800749a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007488:	f7fe fe30 	bl	80060ec <HAL_GetTick>
 800748c:	4602      	mov	r2, r0
 800748e:	693b      	ldr	r3, [r7, #16]
 8007490:	1ad3      	subs	r3, r2, r3
 8007492:	2b02      	cmp	r3, #2
 8007494:	d901      	bls.n	800749a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8007496:	2303      	movs	r3, #3
 8007498:	e04d      	b.n	8007536 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800749a:	4b2a      	ldr	r3, [pc, #168]	; (8007544 <HAL_RCC_OscConfig+0x4d8>)
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d0f0      	beq.n	8007488 <HAL_RCC_OscConfig+0x41c>
 80074a6:	e045      	b.n	8007534 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80074a8:	4b27      	ldr	r3, [pc, #156]	; (8007548 <HAL_RCC_OscConfig+0x4dc>)
 80074aa:	2200      	movs	r2, #0
 80074ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80074ae:	f7fe fe1d 	bl	80060ec <HAL_GetTick>
 80074b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80074b4:	e008      	b.n	80074c8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80074b6:	f7fe fe19 	bl	80060ec <HAL_GetTick>
 80074ba:	4602      	mov	r2, r0
 80074bc:	693b      	ldr	r3, [r7, #16]
 80074be:	1ad3      	subs	r3, r2, r3
 80074c0:	2b02      	cmp	r3, #2
 80074c2:	d901      	bls.n	80074c8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80074c4:	2303      	movs	r3, #3
 80074c6:	e036      	b.n	8007536 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80074c8:	4b1e      	ldr	r3, [pc, #120]	; (8007544 <HAL_RCC_OscConfig+0x4d8>)
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d1f0      	bne.n	80074b6 <HAL_RCC_OscConfig+0x44a>
 80074d4:	e02e      	b.n	8007534 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	699b      	ldr	r3, [r3, #24]
 80074da:	2b01      	cmp	r3, #1
 80074dc:	d101      	bne.n	80074e2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80074de:	2301      	movs	r3, #1
 80074e0:	e029      	b.n	8007536 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80074e2:	4b18      	ldr	r3, [pc, #96]	; (8007544 <HAL_RCC_OscConfig+0x4d8>)
 80074e4:	685b      	ldr	r3, [r3, #4]
 80074e6:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	69db      	ldr	r3, [r3, #28]
 80074f2:	429a      	cmp	r2, r3
 80074f4:	d11c      	bne.n	8007530 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007500:	429a      	cmp	r2, r3
 8007502:	d115      	bne.n	8007530 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8007504:	68fa      	ldr	r2, [r7, #12]
 8007506:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800750a:	4013      	ands	r3, r2
 800750c:	687a      	ldr	r2, [r7, #4]
 800750e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007510:	4293      	cmp	r3, r2
 8007512:	d10d      	bne.n	8007530 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800751e:	429a      	cmp	r2, r3
 8007520:	d106      	bne.n	8007530 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800752c:	429a      	cmp	r2, r3
 800752e:	d001      	beq.n	8007534 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8007530:	2301      	movs	r3, #1
 8007532:	e000      	b.n	8007536 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8007534:	2300      	movs	r3, #0
}
 8007536:	4618      	mov	r0, r3
 8007538:	3718      	adds	r7, #24
 800753a:	46bd      	mov	sp, r7
 800753c:	bd80      	pop	{r7, pc}
 800753e:	bf00      	nop
 8007540:	40007000 	.word	0x40007000
 8007544:	40023800 	.word	0x40023800
 8007548:	42470060 	.word	0x42470060

0800754c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b084      	sub	sp, #16
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
 8007554:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d101      	bne.n	8007560 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800755c:	2301      	movs	r3, #1
 800755e:	e0cc      	b.n	80076fa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007560:	4b68      	ldr	r3, [pc, #416]	; (8007704 <HAL_RCC_ClockConfig+0x1b8>)
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f003 030f 	and.w	r3, r3, #15
 8007568:	683a      	ldr	r2, [r7, #0]
 800756a:	429a      	cmp	r2, r3
 800756c:	d90c      	bls.n	8007588 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800756e:	4b65      	ldr	r3, [pc, #404]	; (8007704 <HAL_RCC_ClockConfig+0x1b8>)
 8007570:	683a      	ldr	r2, [r7, #0]
 8007572:	b2d2      	uxtb	r2, r2
 8007574:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007576:	4b63      	ldr	r3, [pc, #396]	; (8007704 <HAL_RCC_ClockConfig+0x1b8>)
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f003 030f 	and.w	r3, r3, #15
 800757e:	683a      	ldr	r2, [r7, #0]
 8007580:	429a      	cmp	r2, r3
 8007582:	d001      	beq.n	8007588 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007584:	2301      	movs	r3, #1
 8007586:	e0b8      	b.n	80076fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f003 0302 	and.w	r3, r3, #2
 8007590:	2b00      	cmp	r3, #0
 8007592:	d020      	beq.n	80075d6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f003 0304 	and.w	r3, r3, #4
 800759c:	2b00      	cmp	r3, #0
 800759e:	d005      	beq.n	80075ac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80075a0:	4b59      	ldr	r3, [pc, #356]	; (8007708 <HAL_RCC_ClockConfig+0x1bc>)
 80075a2:	689b      	ldr	r3, [r3, #8]
 80075a4:	4a58      	ldr	r2, [pc, #352]	; (8007708 <HAL_RCC_ClockConfig+0x1bc>)
 80075a6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80075aa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f003 0308 	and.w	r3, r3, #8
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d005      	beq.n	80075c4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80075b8:	4b53      	ldr	r3, [pc, #332]	; (8007708 <HAL_RCC_ClockConfig+0x1bc>)
 80075ba:	689b      	ldr	r3, [r3, #8]
 80075bc:	4a52      	ldr	r2, [pc, #328]	; (8007708 <HAL_RCC_ClockConfig+0x1bc>)
 80075be:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80075c2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80075c4:	4b50      	ldr	r3, [pc, #320]	; (8007708 <HAL_RCC_ClockConfig+0x1bc>)
 80075c6:	689b      	ldr	r3, [r3, #8]
 80075c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	689b      	ldr	r3, [r3, #8]
 80075d0:	494d      	ldr	r1, [pc, #308]	; (8007708 <HAL_RCC_ClockConfig+0x1bc>)
 80075d2:	4313      	orrs	r3, r2
 80075d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	f003 0301 	and.w	r3, r3, #1
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d044      	beq.n	800766c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	685b      	ldr	r3, [r3, #4]
 80075e6:	2b01      	cmp	r3, #1
 80075e8:	d107      	bne.n	80075fa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80075ea:	4b47      	ldr	r3, [pc, #284]	; (8007708 <HAL_RCC_ClockConfig+0x1bc>)
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d119      	bne.n	800762a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80075f6:	2301      	movs	r3, #1
 80075f8:	e07f      	b.n	80076fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	685b      	ldr	r3, [r3, #4]
 80075fe:	2b02      	cmp	r3, #2
 8007600:	d003      	beq.n	800760a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007606:	2b03      	cmp	r3, #3
 8007608:	d107      	bne.n	800761a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800760a:	4b3f      	ldr	r3, [pc, #252]	; (8007708 <HAL_RCC_ClockConfig+0x1bc>)
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007612:	2b00      	cmp	r3, #0
 8007614:	d109      	bne.n	800762a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007616:	2301      	movs	r3, #1
 8007618:	e06f      	b.n	80076fa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800761a:	4b3b      	ldr	r3, [pc, #236]	; (8007708 <HAL_RCC_ClockConfig+0x1bc>)
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f003 0302 	and.w	r3, r3, #2
 8007622:	2b00      	cmp	r3, #0
 8007624:	d101      	bne.n	800762a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007626:	2301      	movs	r3, #1
 8007628:	e067      	b.n	80076fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800762a:	4b37      	ldr	r3, [pc, #220]	; (8007708 <HAL_RCC_ClockConfig+0x1bc>)
 800762c:	689b      	ldr	r3, [r3, #8]
 800762e:	f023 0203 	bic.w	r2, r3, #3
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	685b      	ldr	r3, [r3, #4]
 8007636:	4934      	ldr	r1, [pc, #208]	; (8007708 <HAL_RCC_ClockConfig+0x1bc>)
 8007638:	4313      	orrs	r3, r2
 800763a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800763c:	f7fe fd56 	bl	80060ec <HAL_GetTick>
 8007640:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007642:	e00a      	b.n	800765a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007644:	f7fe fd52 	bl	80060ec <HAL_GetTick>
 8007648:	4602      	mov	r2, r0
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	1ad3      	subs	r3, r2, r3
 800764e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007652:	4293      	cmp	r3, r2
 8007654:	d901      	bls.n	800765a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007656:	2303      	movs	r3, #3
 8007658:	e04f      	b.n	80076fa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800765a:	4b2b      	ldr	r3, [pc, #172]	; (8007708 <HAL_RCC_ClockConfig+0x1bc>)
 800765c:	689b      	ldr	r3, [r3, #8]
 800765e:	f003 020c 	and.w	r2, r3, #12
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	685b      	ldr	r3, [r3, #4]
 8007666:	009b      	lsls	r3, r3, #2
 8007668:	429a      	cmp	r2, r3
 800766a:	d1eb      	bne.n	8007644 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800766c:	4b25      	ldr	r3, [pc, #148]	; (8007704 <HAL_RCC_ClockConfig+0x1b8>)
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	f003 030f 	and.w	r3, r3, #15
 8007674:	683a      	ldr	r2, [r7, #0]
 8007676:	429a      	cmp	r2, r3
 8007678:	d20c      	bcs.n	8007694 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800767a:	4b22      	ldr	r3, [pc, #136]	; (8007704 <HAL_RCC_ClockConfig+0x1b8>)
 800767c:	683a      	ldr	r2, [r7, #0]
 800767e:	b2d2      	uxtb	r2, r2
 8007680:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007682:	4b20      	ldr	r3, [pc, #128]	; (8007704 <HAL_RCC_ClockConfig+0x1b8>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f003 030f 	and.w	r3, r3, #15
 800768a:	683a      	ldr	r2, [r7, #0]
 800768c:	429a      	cmp	r2, r3
 800768e:	d001      	beq.n	8007694 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007690:	2301      	movs	r3, #1
 8007692:	e032      	b.n	80076fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f003 0304 	and.w	r3, r3, #4
 800769c:	2b00      	cmp	r3, #0
 800769e:	d008      	beq.n	80076b2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80076a0:	4b19      	ldr	r3, [pc, #100]	; (8007708 <HAL_RCC_ClockConfig+0x1bc>)
 80076a2:	689b      	ldr	r3, [r3, #8]
 80076a4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	68db      	ldr	r3, [r3, #12]
 80076ac:	4916      	ldr	r1, [pc, #88]	; (8007708 <HAL_RCC_ClockConfig+0x1bc>)
 80076ae:	4313      	orrs	r3, r2
 80076b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	f003 0308 	and.w	r3, r3, #8
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d009      	beq.n	80076d2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80076be:	4b12      	ldr	r3, [pc, #72]	; (8007708 <HAL_RCC_ClockConfig+0x1bc>)
 80076c0:	689b      	ldr	r3, [r3, #8]
 80076c2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	691b      	ldr	r3, [r3, #16]
 80076ca:	00db      	lsls	r3, r3, #3
 80076cc:	490e      	ldr	r1, [pc, #56]	; (8007708 <HAL_RCC_ClockConfig+0x1bc>)
 80076ce:	4313      	orrs	r3, r2
 80076d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80076d2:	f000 f821 	bl	8007718 <HAL_RCC_GetSysClockFreq>
 80076d6:	4601      	mov	r1, r0
 80076d8:	4b0b      	ldr	r3, [pc, #44]	; (8007708 <HAL_RCC_ClockConfig+0x1bc>)
 80076da:	689b      	ldr	r3, [r3, #8]
 80076dc:	091b      	lsrs	r3, r3, #4
 80076de:	f003 030f 	and.w	r3, r3, #15
 80076e2:	4a0a      	ldr	r2, [pc, #40]	; (800770c <HAL_RCC_ClockConfig+0x1c0>)
 80076e4:	5cd3      	ldrb	r3, [r2, r3]
 80076e6:	fa21 f303 	lsr.w	r3, r1, r3
 80076ea:	4a09      	ldr	r2, [pc, #36]	; (8007710 <HAL_RCC_ClockConfig+0x1c4>)
 80076ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80076ee:	4b09      	ldr	r3, [pc, #36]	; (8007714 <HAL_RCC_ClockConfig+0x1c8>)
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	4618      	mov	r0, r3
 80076f4:	f7fe fcb6 	bl	8006064 <HAL_InitTick>

  return HAL_OK;
 80076f8:	2300      	movs	r3, #0
}
 80076fa:	4618      	mov	r0, r3
 80076fc:	3710      	adds	r7, #16
 80076fe:	46bd      	mov	sp, r7
 8007700:	bd80      	pop	{r7, pc}
 8007702:	bf00      	nop
 8007704:	40023c00 	.word	0x40023c00
 8007708:	40023800 	.word	0x40023800
 800770c:	08009a34 	.word	0x08009a34
 8007710:	2000001c 	.word	0x2000001c
 8007714:	20000020 	.word	0x20000020

08007718 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007718:	b5f0      	push	{r4, r5, r6, r7, lr}
 800771a:	b085      	sub	sp, #20
 800771c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800771e:	2300      	movs	r3, #0
 8007720:	607b      	str	r3, [r7, #4]
 8007722:	2300      	movs	r3, #0
 8007724:	60fb      	str	r3, [r7, #12]
 8007726:	2300      	movs	r3, #0
 8007728:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800772a:	2300      	movs	r3, #0
 800772c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800772e:	4b63      	ldr	r3, [pc, #396]	; (80078bc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007730:	689b      	ldr	r3, [r3, #8]
 8007732:	f003 030c 	and.w	r3, r3, #12
 8007736:	2b04      	cmp	r3, #4
 8007738:	d007      	beq.n	800774a <HAL_RCC_GetSysClockFreq+0x32>
 800773a:	2b08      	cmp	r3, #8
 800773c:	d008      	beq.n	8007750 <HAL_RCC_GetSysClockFreq+0x38>
 800773e:	2b00      	cmp	r3, #0
 8007740:	f040 80b4 	bne.w	80078ac <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007744:	4b5e      	ldr	r3, [pc, #376]	; (80078c0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8007746:	60bb      	str	r3, [r7, #8]
       break;
 8007748:	e0b3      	b.n	80078b2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800774a:	4b5e      	ldr	r3, [pc, #376]	; (80078c4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800774c:	60bb      	str	r3, [r7, #8]
      break;
 800774e:	e0b0      	b.n	80078b2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007750:	4b5a      	ldr	r3, [pc, #360]	; (80078bc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007752:	685b      	ldr	r3, [r3, #4]
 8007754:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007758:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800775a:	4b58      	ldr	r3, [pc, #352]	; (80078bc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800775c:	685b      	ldr	r3, [r3, #4]
 800775e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007762:	2b00      	cmp	r3, #0
 8007764:	d04a      	beq.n	80077fc <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007766:	4b55      	ldr	r3, [pc, #340]	; (80078bc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007768:	685b      	ldr	r3, [r3, #4]
 800776a:	099b      	lsrs	r3, r3, #6
 800776c:	f04f 0400 	mov.w	r4, #0
 8007770:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007774:	f04f 0200 	mov.w	r2, #0
 8007778:	ea03 0501 	and.w	r5, r3, r1
 800777c:	ea04 0602 	and.w	r6, r4, r2
 8007780:	4629      	mov	r1, r5
 8007782:	4632      	mov	r2, r6
 8007784:	f04f 0300 	mov.w	r3, #0
 8007788:	f04f 0400 	mov.w	r4, #0
 800778c:	0154      	lsls	r4, r2, #5
 800778e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8007792:	014b      	lsls	r3, r1, #5
 8007794:	4619      	mov	r1, r3
 8007796:	4622      	mov	r2, r4
 8007798:	1b49      	subs	r1, r1, r5
 800779a:	eb62 0206 	sbc.w	r2, r2, r6
 800779e:	f04f 0300 	mov.w	r3, #0
 80077a2:	f04f 0400 	mov.w	r4, #0
 80077a6:	0194      	lsls	r4, r2, #6
 80077a8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80077ac:	018b      	lsls	r3, r1, #6
 80077ae:	1a5b      	subs	r3, r3, r1
 80077b0:	eb64 0402 	sbc.w	r4, r4, r2
 80077b4:	f04f 0100 	mov.w	r1, #0
 80077b8:	f04f 0200 	mov.w	r2, #0
 80077bc:	00e2      	lsls	r2, r4, #3
 80077be:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80077c2:	00d9      	lsls	r1, r3, #3
 80077c4:	460b      	mov	r3, r1
 80077c6:	4614      	mov	r4, r2
 80077c8:	195b      	adds	r3, r3, r5
 80077ca:	eb44 0406 	adc.w	r4, r4, r6
 80077ce:	f04f 0100 	mov.w	r1, #0
 80077d2:	f04f 0200 	mov.w	r2, #0
 80077d6:	0262      	lsls	r2, r4, #9
 80077d8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80077dc:	0259      	lsls	r1, r3, #9
 80077de:	460b      	mov	r3, r1
 80077e0:	4614      	mov	r4, r2
 80077e2:	4618      	mov	r0, r3
 80077e4:	4621      	mov	r1, r4
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	f04f 0400 	mov.w	r4, #0
 80077ec:	461a      	mov	r2, r3
 80077ee:	4623      	mov	r3, r4
 80077f0:	f7f9 f9cc 	bl	8000b8c <__aeabi_uldivmod>
 80077f4:	4603      	mov	r3, r0
 80077f6:	460c      	mov	r4, r1
 80077f8:	60fb      	str	r3, [r7, #12]
 80077fa:	e049      	b.n	8007890 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80077fc:	4b2f      	ldr	r3, [pc, #188]	; (80078bc <HAL_RCC_GetSysClockFreq+0x1a4>)
 80077fe:	685b      	ldr	r3, [r3, #4]
 8007800:	099b      	lsrs	r3, r3, #6
 8007802:	f04f 0400 	mov.w	r4, #0
 8007806:	f240 11ff 	movw	r1, #511	; 0x1ff
 800780a:	f04f 0200 	mov.w	r2, #0
 800780e:	ea03 0501 	and.w	r5, r3, r1
 8007812:	ea04 0602 	and.w	r6, r4, r2
 8007816:	4629      	mov	r1, r5
 8007818:	4632      	mov	r2, r6
 800781a:	f04f 0300 	mov.w	r3, #0
 800781e:	f04f 0400 	mov.w	r4, #0
 8007822:	0154      	lsls	r4, r2, #5
 8007824:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8007828:	014b      	lsls	r3, r1, #5
 800782a:	4619      	mov	r1, r3
 800782c:	4622      	mov	r2, r4
 800782e:	1b49      	subs	r1, r1, r5
 8007830:	eb62 0206 	sbc.w	r2, r2, r6
 8007834:	f04f 0300 	mov.w	r3, #0
 8007838:	f04f 0400 	mov.w	r4, #0
 800783c:	0194      	lsls	r4, r2, #6
 800783e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007842:	018b      	lsls	r3, r1, #6
 8007844:	1a5b      	subs	r3, r3, r1
 8007846:	eb64 0402 	sbc.w	r4, r4, r2
 800784a:	f04f 0100 	mov.w	r1, #0
 800784e:	f04f 0200 	mov.w	r2, #0
 8007852:	00e2      	lsls	r2, r4, #3
 8007854:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8007858:	00d9      	lsls	r1, r3, #3
 800785a:	460b      	mov	r3, r1
 800785c:	4614      	mov	r4, r2
 800785e:	195b      	adds	r3, r3, r5
 8007860:	eb44 0406 	adc.w	r4, r4, r6
 8007864:	f04f 0100 	mov.w	r1, #0
 8007868:	f04f 0200 	mov.w	r2, #0
 800786c:	02a2      	lsls	r2, r4, #10
 800786e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8007872:	0299      	lsls	r1, r3, #10
 8007874:	460b      	mov	r3, r1
 8007876:	4614      	mov	r4, r2
 8007878:	4618      	mov	r0, r3
 800787a:	4621      	mov	r1, r4
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	f04f 0400 	mov.w	r4, #0
 8007882:	461a      	mov	r2, r3
 8007884:	4623      	mov	r3, r4
 8007886:	f7f9 f981 	bl	8000b8c <__aeabi_uldivmod>
 800788a:	4603      	mov	r3, r0
 800788c:	460c      	mov	r4, r1
 800788e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007890:	4b0a      	ldr	r3, [pc, #40]	; (80078bc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007892:	685b      	ldr	r3, [r3, #4]
 8007894:	0c1b      	lsrs	r3, r3, #16
 8007896:	f003 0303 	and.w	r3, r3, #3
 800789a:	3301      	adds	r3, #1
 800789c:	005b      	lsls	r3, r3, #1
 800789e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80078a0:	68fa      	ldr	r2, [r7, #12]
 80078a2:	683b      	ldr	r3, [r7, #0]
 80078a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80078a8:	60bb      	str	r3, [r7, #8]
      break;
 80078aa:	e002      	b.n	80078b2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80078ac:	4b04      	ldr	r3, [pc, #16]	; (80078c0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80078ae:	60bb      	str	r3, [r7, #8]
      break;
 80078b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80078b2:	68bb      	ldr	r3, [r7, #8]
}
 80078b4:	4618      	mov	r0, r3
 80078b6:	3714      	adds	r7, #20
 80078b8:	46bd      	mov	sp, r7
 80078ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078bc:	40023800 	.word	0x40023800
 80078c0:	00f42400 	.word	0x00f42400
 80078c4:	007a1200 	.word	0x007a1200

080078c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80078c8:	b480      	push	{r7}
 80078ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80078cc:	4b03      	ldr	r3, [pc, #12]	; (80078dc <HAL_RCC_GetHCLKFreq+0x14>)
 80078ce:	681b      	ldr	r3, [r3, #0]
}
 80078d0:	4618      	mov	r0, r3
 80078d2:	46bd      	mov	sp, r7
 80078d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d8:	4770      	bx	lr
 80078da:	bf00      	nop
 80078dc:	2000001c 	.word	0x2000001c

080078e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80078e0:	b580      	push	{r7, lr}
 80078e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80078e4:	f7ff fff0 	bl	80078c8 <HAL_RCC_GetHCLKFreq>
 80078e8:	4601      	mov	r1, r0
 80078ea:	4b05      	ldr	r3, [pc, #20]	; (8007900 <HAL_RCC_GetPCLK1Freq+0x20>)
 80078ec:	689b      	ldr	r3, [r3, #8]
 80078ee:	0a9b      	lsrs	r3, r3, #10
 80078f0:	f003 0307 	and.w	r3, r3, #7
 80078f4:	4a03      	ldr	r2, [pc, #12]	; (8007904 <HAL_RCC_GetPCLK1Freq+0x24>)
 80078f6:	5cd3      	ldrb	r3, [r2, r3]
 80078f8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80078fc:	4618      	mov	r0, r3
 80078fe:	bd80      	pop	{r7, pc}
 8007900:	40023800 	.word	0x40023800
 8007904:	08009a44 	.word	0x08009a44

08007908 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007908:	b480      	push	{r7}
 800790a:	b083      	sub	sp, #12
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
 8007910:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	220f      	movs	r2, #15
 8007916:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007918:	4b12      	ldr	r3, [pc, #72]	; (8007964 <HAL_RCC_GetClockConfig+0x5c>)
 800791a:	689b      	ldr	r3, [r3, #8]
 800791c:	f003 0203 	and.w	r2, r3, #3
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007924:	4b0f      	ldr	r3, [pc, #60]	; (8007964 <HAL_RCC_GetClockConfig+0x5c>)
 8007926:	689b      	ldr	r3, [r3, #8]
 8007928:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007930:	4b0c      	ldr	r3, [pc, #48]	; (8007964 <HAL_RCC_GetClockConfig+0x5c>)
 8007932:	689b      	ldr	r3, [r3, #8]
 8007934:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800793c:	4b09      	ldr	r3, [pc, #36]	; (8007964 <HAL_RCC_GetClockConfig+0x5c>)
 800793e:	689b      	ldr	r3, [r3, #8]
 8007940:	08db      	lsrs	r3, r3, #3
 8007942:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800794a:	4b07      	ldr	r3, [pc, #28]	; (8007968 <HAL_RCC_GetClockConfig+0x60>)
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f003 020f 	and.w	r2, r3, #15
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	601a      	str	r2, [r3, #0]
}
 8007956:	bf00      	nop
 8007958:	370c      	adds	r7, #12
 800795a:	46bd      	mov	sp, r7
 800795c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007960:	4770      	bx	lr
 8007962:	bf00      	nop
 8007964:	40023800 	.word	0x40023800
 8007968:	40023c00 	.word	0x40023c00

0800796c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b082      	sub	sp, #8
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d101      	bne.n	800797e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800797a:	2301      	movs	r3, #1
 800797c:	e056      	b.n	8007a2c <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2200      	movs	r2, #0
 8007982:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800798a:	b2db      	uxtb	r3, r3
 800798c:	2b00      	cmp	r3, #0
 800798e:	d106      	bne.n	800799e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2200      	movs	r2, #0
 8007994:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007998:	6878      	ldr	r0, [r7, #4]
 800799a:	f7fe f93d 	bl	8005c18 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2202      	movs	r2, #2
 80079a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	681a      	ldr	r2, [r3, #0]
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80079b4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	685a      	ldr	r2, [r3, #4]
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	689b      	ldr	r3, [r3, #8]
 80079be:	431a      	orrs	r2, r3
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	68db      	ldr	r3, [r3, #12]
 80079c4:	431a      	orrs	r2, r3
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	691b      	ldr	r3, [r3, #16]
 80079ca:	431a      	orrs	r2, r3
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	695b      	ldr	r3, [r3, #20]
 80079d0:	431a      	orrs	r2, r3
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	699b      	ldr	r3, [r3, #24]
 80079d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80079da:	431a      	orrs	r2, r3
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	69db      	ldr	r3, [r3, #28]
 80079e0:	431a      	orrs	r2, r3
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6a1b      	ldr	r3, [r3, #32]
 80079e6:	ea42 0103 	orr.w	r1, r2, r3
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	430a      	orrs	r2, r1
 80079f4:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	699b      	ldr	r3, [r3, #24]
 80079fa:	0c1b      	lsrs	r3, r3, #16
 80079fc:	f003 0104 	and.w	r1, r3, #4
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	430a      	orrs	r2, r1
 8007a0a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	69da      	ldr	r2, [r3, #28]
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007a1a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2200      	movs	r2, #0
 8007a20:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2201      	movs	r2, #1
 8007a26:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007a2a:	2300      	movs	r3, #0
}
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	3708      	adds	r7, #8
 8007a30:	46bd      	mov	sp, r7
 8007a32:	bd80      	pop	{r7, pc}

08007a34 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b088      	sub	sp, #32
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	60f8      	str	r0, [r7, #12]
 8007a3c:	60b9      	str	r1, [r7, #8]
 8007a3e:	603b      	str	r3, [r7, #0]
 8007a40:	4613      	mov	r3, r2
 8007a42:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007a44:	2300      	movs	r3, #0
 8007a46:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007a4e:	2b01      	cmp	r3, #1
 8007a50:	d101      	bne.n	8007a56 <HAL_SPI_Transmit+0x22>
 8007a52:	2302      	movs	r3, #2
 8007a54:	e11e      	b.n	8007c94 <HAL_SPI_Transmit+0x260>
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	2201      	movs	r2, #1
 8007a5a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007a5e:	f7fe fb45 	bl	80060ec <HAL_GetTick>
 8007a62:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007a64:	88fb      	ldrh	r3, [r7, #6]
 8007a66:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007a6e:	b2db      	uxtb	r3, r3
 8007a70:	2b01      	cmp	r3, #1
 8007a72:	d002      	beq.n	8007a7a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007a74:	2302      	movs	r3, #2
 8007a76:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007a78:	e103      	b.n	8007c82 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007a7a:	68bb      	ldr	r3, [r7, #8]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d002      	beq.n	8007a86 <HAL_SPI_Transmit+0x52>
 8007a80:	88fb      	ldrh	r3, [r7, #6]
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d102      	bne.n	8007a8c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007a86:	2301      	movs	r3, #1
 8007a88:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007a8a:	e0fa      	b.n	8007c82 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	2203      	movs	r2, #3
 8007a90:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	2200      	movs	r2, #0
 8007a98:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	68ba      	ldr	r2, [r7, #8]
 8007a9e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	88fa      	ldrh	r2, [r7, #6]
 8007aa4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	88fa      	ldrh	r2, [r7, #6]
 8007aaa:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	2200      	movs	r2, #0
 8007ab0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	2200      	movs	r2, #0
 8007abc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	689b      	ldr	r3, [r3, #8]
 8007ace:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ad2:	d107      	bne.n	8007ae4 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	681a      	ldr	r2, [r3, #0]
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007ae2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007aee:	2b40      	cmp	r3, #64	; 0x40
 8007af0:	d007      	beq.n	8007b02 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	681a      	ldr	r2, [r3, #0]
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007b00:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	68db      	ldr	r3, [r3, #12]
 8007b06:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007b0a:	d14b      	bne.n	8007ba4 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	685b      	ldr	r3, [r3, #4]
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d002      	beq.n	8007b1a <HAL_SPI_Transmit+0xe6>
 8007b14:	8afb      	ldrh	r3, [r7, #22]
 8007b16:	2b01      	cmp	r3, #1
 8007b18:	d13e      	bne.n	8007b98 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b1e:	881a      	ldrh	r2, [r3, #0]
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b2a:	1c9a      	adds	r2, r3, #2
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b34:	b29b      	uxth	r3, r3
 8007b36:	3b01      	subs	r3, #1
 8007b38:	b29a      	uxth	r2, r3
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007b3e:	e02b      	b.n	8007b98 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	689b      	ldr	r3, [r3, #8]
 8007b46:	f003 0302 	and.w	r3, r3, #2
 8007b4a:	2b02      	cmp	r3, #2
 8007b4c:	d112      	bne.n	8007b74 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b52:	881a      	ldrh	r2, [r3, #0]
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b5e:	1c9a      	adds	r2, r3, #2
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b68:	b29b      	uxth	r3, r3
 8007b6a:	3b01      	subs	r3, #1
 8007b6c:	b29a      	uxth	r2, r3
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	86da      	strh	r2, [r3, #54]	; 0x36
 8007b72:	e011      	b.n	8007b98 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007b74:	f7fe faba 	bl	80060ec <HAL_GetTick>
 8007b78:	4602      	mov	r2, r0
 8007b7a:	69bb      	ldr	r3, [r7, #24]
 8007b7c:	1ad3      	subs	r3, r2, r3
 8007b7e:	683a      	ldr	r2, [r7, #0]
 8007b80:	429a      	cmp	r2, r3
 8007b82:	d803      	bhi.n	8007b8c <HAL_SPI_Transmit+0x158>
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b8a:	d102      	bne.n	8007b92 <HAL_SPI_Transmit+0x15e>
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d102      	bne.n	8007b98 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8007b92:	2303      	movs	r3, #3
 8007b94:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007b96:	e074      	b.n	8007c82 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b9c:	b29b      	uxth	r3, r3
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d1ce      	bne.n	8007b40 <HAL_SPI_Transmit+0x10c>
 8007ba2:	e04c      	b.n	8007c3e <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	685b      	ldr	r3, [r3, #4]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d002      	beq.n	8007bb2 <HAL_SPI_Transmit+0x17e>
 8007bac:	8afb      	ldrh	r3, [r7, #22]
 8007bae:	2b01      	cmp	r3, #1
 8007bb0:	d140      	bne.n	8007c34 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	330c      	adds	r3, #12
 8007bbc:	7812      	ldrb	r2, [r2, #0]
 8007bbe:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bc4:	1c5a      	adds	r2, r3, #1
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007bce:	b29b      	uxth	r3, r3
 8007bd0:	3b01      	subs	r3, #1
 8007bd2:	b29a      	uxth	r2, r3
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007bd8:	e02c      	b.n	8007c34 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	689b      	ldr	r3, [r3, #8]
 8007be0:	f003 0302 	and.w	r3, r3, #2
 8007be4:	2b02      	cmp	r3, #2
 8007be6:	d113      	bne.n	8007c10 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	330c      	adds	r3, #12
 8007bf2:	7812      	ldrb	r2, [r2, #0]
 8007bf4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bfa:	1c5a      	adds	r2, r3, #1
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c04:	b29b      	uxth	r3, r3
 8007c06:	3b01      	subs	r3, #1
 8007c08:	b29a      	uxth	r2, r3
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	86da      	strh	r2, [r3, #54]	; 0x36
 8007c0e:	e011      	b.n	8007c34 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007c10:	f7fe fa6c 	bl	80060ec <HAL_GetTick>
 8007c14:	4602      	mov	r2, r0
 8007c16:	69bb      	ldr	r3, [r7, #24]
 8007c18:	1ad3      	subs	r3, r2, r3
 8007c1a:	683a      	ldr	r2, [r7, #0]
 8007c1c:	429a      	cmp	r2, r3
 8007c1e:	d803      	bhi.n	8007c28 <HAL_SPI_Transmit+0x1f4>
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c26:	d102      	bne.n	8007c2e <HAL_SPI_Transmit+0x1fa>
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d102      	bne.n	8007c34 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8007c2e:	2303      	movs	r3, #3
 8007c30:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007c32:	e026      	b.n	8007c82 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c38:	b29b      	uxth	r3, r3
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d1cd      	bne.n	8007bda <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007c3e:	69ba      	ldr	r2, [r7, #24]
 8007c40:	6839      	ldr	r1, [r7, #0]
 8007c42:	68f8      	ldr	r0, [r7, #12]
 8007c44:	f000 fa44 	bl	80080d0 <SPI_EndRxTxTransaction>
 8007c48:	4603      	mov	r3, r0
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d002      	beq.n	8007c54 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	2220      	movs	r2, #32
 8007c52:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	689b      	ldr	r3, [r3, #8]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d10a      	bne.n	8007c72 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	613b      	str	r3, [r7, #16]
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	68db      	ldr	r3, [r3, #12]
 8007c66:	613b      	str	r3, [r7, #16]
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	689b      	ldr	r3, [r3, #8]
 8007c6e:	613b      	str	r3, [r7, #16]
 8007c70:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d002      	beq.n	8007c80 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8007c7a:	2301      	movs	r3, #1
 8007c7c:	77fb      	strb	r3, [r7, #31]
 8007c7e:	e000      	b.n	8007c82 <HAL_SPI_Transmit+0x24e>
  }

error:
 8007c80:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	2201      	movs	r2, #1
 8007c86:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007c92:	7ffb      	ldrb	r3, [r7, #31]
}
 8007c94:	4618      	mov	r0, r3
 8007c96:	3720      	adds	r7, #32
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	bd80      	pop	{r7, pc}

08007c9c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b08c      	sub	sp, #48	; 0x30
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	60f8      	str	r0, [r7, #12]
 8007ca4:	60b9      	str	r1, [r7, #8]
 8007ca6:	607a      	str	r2, [r7, #4]
 8007ca8:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007caa:	2301      	movs	r3, #1
 8007cac:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007cae:	2300      	movs	r3, #0
 8007cb0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007cba:	2b01      	cmp	r3, #1
 8007cbc:	d101      	bne.n	8007cc2 <HAL_SPI_TransmitReceive+0x26>
 8007cbe:	2302      	movs	r3, #2
 8007cc0:	e18a      	b.n	8007fd8 <HAL_SPI_TransmitReceive+0x33c>
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	2201      	movs	r2, #1
 8007cc6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007cca:	f7fe fa0f 	bl	80060ec <HAL_GetTick>
 8007cce:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007cd6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	685b      	ldr	r3, [r3, #4]
 8007cde:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007ce0:	887b      	ldrh	r3, [r7, #2]
 8007ce2:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007ce4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007ce8:	2b01      	cmp	r3, #1
 8007cea:	d00f      	beq.n	8007d0c <HAL_SPI_TransmitReceive+0x70>
 8007cec:	69fb      	ldr	r3, [r7, #28]
 8007cee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007cf2:	d107      	bne.n	8007d04 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	689b      	ldr	r3, [r3, #8]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d103      	bne.n	8007d04 <HAL_SPI_TransmitReceive+0x68>
 8007cfc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007d00:	2b04      	cmp	r3, #4
 8007d02:	d003      	beq.n	8007d0c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007d04:	2302      	movs	r3, #2
 8007d06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007d0a:	e15b      	b.n	8007fc4 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007d0c:	68bb      	ldr	r3, [r7, #8]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d005      	beq.n	8007d1e <HAL_SPI_TransmitReceive+0x82>
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d002      	beq.n	8007d1e <HAL_SPI_TransmitReceive+0x82>
 8007d18:	887b      	ldrh	r3, [r7, #2]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d103      	bne.n	8007d26 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007d1e:	2301      	movs	r3, #1
 8007d20:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007d24:	e14e      	b.n	8007fc4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007d2c:	b2db      	uxtb	r3, r3
 8007d2e:	2b04      	cmp	r3, #4
 8007d30:	d003      	beq.n	8007d3a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	2205      	movs	r2, #5
 8007d36:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	687a      	ldr	r2, [r7, #4]
 8007d44:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	887a      	ldrh	r2, [r7, #2]
 8007d4a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	887a      	ldrh	r2, [r7, #2]
 8007d50:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	68ba      	ldr	r2, [r7, #8]
 8007d56:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	887a      	ldrh	r2, [r7, #2]
 8007d5c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	887a      	ldrh	r2, [r7, #2]
 8007d62:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	2200      	movs	r2, #0
 8007d68:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d7a:	2b40      	cmp	r3, #64	; 0x40
 8007d7c:	d007      	beq.n	8007d8e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	681a      	ldr	r2, [r3, #0]
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007d8c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	68db      	ldr	r3, [r3, #12]
 8007d92:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d96:	d178      	bne.n	8007e8a <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	685b      	ldr	r3, [r3, #4]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d002      	beq.n	8007da6 <HAL_SPI_TransmitReceive+0x10a>
 8007da0:	8b7b      	ldrh	r3, [r7, #26]
 8007da2:	2b01      	cmp	r3, #1
 8007da4:	d166      	bne.n	8007e74 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007daa:	881a      	ldrh	r2, [r3, #0]
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007db6:	1c9a      	adds	r2, r3, #2
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007dc0:	b29b      	uxth	r3, r3
 8007dc2:	3b01      	subs	r3, #1
 8007dc4:	b29a      	uxth	r2, r3
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007dca:	e053      	b.n	8007e74 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	689b      	ldr	r3, [r3, #8]
 8007dd2:	f003 0302 	and.w	r3, r3, #2
 8007dd6:	2b02      	cmp	r3, #2
 8007dd8:	d11b      	bne.n	8007e12 <HAL_SPI_TransmitReceive+0x176>
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007dde:	b29b      	uxth	r3, r3
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d016      	beq.n	8007e12 <HAL_SPI_TransmitReceive+0x176>
 8007de4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007de6:	2b01      	cmp	r3, #1
 8007de8:	d113      	bne.n	8007e12 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007dee:	881a      	ldrh	r2, [r3, #0]
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007dfa:	1c9a      	adds	r2, r3, #2
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e04:	b29b      	uxth	r3, r3
 8007e06:	3b01      	subs	r3, #1
 8007e08:	b29a      	uxth	r2, r3
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007e0e:	2300      	movs	r3, #0
 8007e10:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	689b      	ldr	r3, [r3, #8]
 8007e18:	f003 0301 	and.w	r3, r3, #1
 8007e1c:	2b01      	cmp	r3, #1
 8007e1e:	d119      	bne.n	8007e54 <HAL_SPI_TransmitReceive+0x1b8>
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e24:	b29b      	uxth	r3, r3
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d014      	beq.n	8007e54 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	68da      	ldr	r2, [r3, #12]
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e34:	b292      	uxth	r2, r2
 8007e36:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e3c:	1c9a      	adds	r2, r3, #2
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e46:	b29b      	uxth	r3, r3
 8007e48:	3b01      	subs	r3, #1
 8007e4a:	b29a      	uxth	r2, r3
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007e50:	2301      	movs	r3, #1
 8007e52:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007e54:	f7fe f94a 	bl	80060ec <HAL_GetTick>
 8007e58:	4602      	mov	r2, r0
 8007e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e5c:	1ad3      	subs	r3, r2, r3
 8007e5e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007e60:	429a      	cmp	r2, r3
 8007e62:	d807      	bhi.n	8007e74 <HAL_SPI_TransmitReceive+0x1d8>
 8007e64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e6a:	d003      	beq.n	8007e74 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8007e6c:	2303      	movs	r3, #3
 8007e6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007e72:	e0a7      	b.n	8007fc4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e78:	b29b      	uxth	r3, r3
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d1a6      	bne.n	8007dcc <HAL_SPI_TransmitReceive+0x130>
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e82:	b29b      	uxth	r3, r3
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d1a1      	bne.n	8007dcc <HAL_SPI_TransmitReceive+0x130>
 8007e88:	e07c      	b.n	8007f84 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	685b      	ldr	r3, [r3, #4]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d002      	beq.n	8007e98 <HAL_SPI_TransmitReceive+0x1fc>
 8007e92:	8b7b      	ldrh	r3, [r7, #26]
 8007e94:	2b01      	cmp	r3, #1
 8007e96:	d16b      	bne.n	8007f70 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	330c      	adds	r3, #12
 8007ea2:	7812      	ldrb	r2, [r2, #0]
 8007ea4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007eaa:	1c5a      	adds	r2, r3, #1
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007eb4:	b29b      	uxth	r3, r3
 8007eb6:	3b01      	subs	r3, #1
 8007eb8:	b29a      	uxth	r2, r3
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007ebe:	e057      	b.n	8007f70 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	689b      	ldr	r3, [r3, #8]
 8007ec6:	f003 0302 	and.w	r3, r3, #2
 8007eca:	2b02      	cmp	r3, #2
 8007ecc:	d11c      	bne.n	8007f08 <HAL_SPI_TransmitReceive+0x26c>
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ed2:	b29b      	uxth	r3, r3
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d017      	beq.n	8007f08 <HAL_SPI_TransmitReceive+0x26c>
 8007ed8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007eda:	2b01      	cmp	r3, #1
 8007edc:	d114      	bne.n	8007f08 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	330c      	adds	r3, #12
 8007ee8:	7812      	ldrb	r2, [r2, #0]
 8007eea:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ef0:	1c5a      	adds	r2, r3, #1
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007efa:	b29b      	uxth	r3, r3
 8007efc:	3b01      	subs	r3, #1
 8007efe:	b29a      	uxth	r2, r3
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007f04:	2300      	movs	r3, #0
 8007f06:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	689b      	ldr	r3, [r3, #8]
 8007f0e:	f003 0301 	and.w	r3, r3, #1
 8007f12:	2b01      	cmp	r3, #1
 8007f14:	d119      	bne.n	8007f4a <HAL_SPI_TransmitReceive+0x2ae>
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f1a:	b29b      	uxth	r3, r3
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d014      	beq.n	8007f4a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	68da      	ldr	r2, [r3, #12]
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f2a:	b2d2      	uxtb	r2, r2
 8007f2c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f32:	1c5a      	adds	r2, r3, #1
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f3c:	b29b      	uxth	r3, r3
 8007f3e:	3b01      	subs	r3, #1
 8007f40:	b29a      	uxth	r2, r3
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007f46:	2301      	movs	r3, #1
 8007f48:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007f4a:	f7fe f8cf 	bl	80060ec <HAL_GetTick>
 8007f4e:	4602      	mov	r2, r0
 8007f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f52:	1ad3      	subs	r3, r2, r3
 8007f54:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007f56:	429a      	cmp	r2, r3
 8007f58:	d803      	bhi.n	8007f62 <HAL_SPI_TransmitReceive+0x2c6>
 8007f5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f60:	d102      	bne.n	8007f68 <HAL_SPI_TransmitReceive+0x2cc>
 8007f62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d103      	bne.n	8007f70 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8007f68:	2303      	movs	r3, #3
 8007f6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007f6e:	e029      	b.n	8007fc4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007f74:	b29b      	uxth	r3, r3
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d1a2      	bne.n	8007ec0 <HAL_SPI_TransmitReceive+0x224>
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f7e:	b29b      	uxth	r3, r3
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d19d      	bne.n	8007ec0 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007f84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f86:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007f88:	68f8      	ldr	r0, [r7, #12]
 8007f8a:	f000 f8a1 	bl	80080d0 <SPI_EndRxTxTransaction>
 8007f8e:	4603      	mov	r3, r0
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d006      	beq.n	8007fa2 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8007f94:	2301      	movs	r3, #1
 8007f96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	2220      	movs	r2, #32
 8007f9e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007fa0:	e010      	b.n	8007fc4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	689b      	ldr	r3, [r3, #8]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d10b      	bne.n	8007fc2 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007faa:	2300      	movs	r3, #0
 8007fac:	617b      	str	r3, [r7, #20]
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	68db      	ldr	r3, [r3, #12]
 8007fb4:	617b      	str	r3, [r7, #20]
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	689b      	ldr	r3, [r3, #8]
 8007fbc:	617b      	str	r3, [r7, #20]
 8007fbe:	697b      	ldr	r3, [r7, #20]
 8007fc0:	e000      	b.n	8007fc4 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007fc2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	2201      	movs	r2, #1
 8007fc8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	2200      	movs	r2, #0
 8007fd0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007fd4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007fd8:	4618      	mov	r0, r3
 8007fda:	3730      	adds	r7, #48	; 0x30
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	bd80      	pop	{r7, pc}

08007fe0 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8007fe0:	b480      	push	{r7}
 8007fe2:	b083      	sub	sp, #12
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007fee:	b2db      	uxtb	r3, r3
}
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	370c      	adds	r7, #12
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffa:	4770      	bx	lr

08007ffc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007ffc:	b580      	push	{r7, lr}
 8007ffe:	b084      	sub	sp, #16
 8008000:	af00      	add	r7, sp, #0
 8008002:	60f8      	str	r0, [r7, #12]
 8008004:	60b9      	str	r1, [r7, #8]
 8008006:	603b      	str	r3, [r7, #0]
 8008008:	4613      	mov	r3, r2
 800800a:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800800c:	e04c      	b.n	80080a8 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800800e:	683b      	ldr	r3, [r7, #0]
 8008010:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008014:	d048      	beq.n	80080a8 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8008016:	f7fe f869 	bl	80060ec <HAL_GetTick>
 800801a:	4602      	mov	r2, r0
 800801c:	69bb      	ldr	r3, [r7, #24]
 800801e:	1ad3      	subs	r3, r2, r3
 8008020:	683a      	ldr	r2, [r7, #0]
 8008022:	429a      	cmp	r2, r3
 8008024:	d902      	bls.n	800802c <SPI_WaitFlagStateUntilTimeout+0x30>
 8008026:	683b      	ldr	r3, [r7, #0]
 8008028:	2b00      	cmp	r3, #0
 800802a:	d13d      	bne.n	80080a8 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	685a      	ldr	r2, [r3, #4]
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800803a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	685b      	ldr	r3, [r3, #4]
 8008040:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008044:	d111      	bne.n	800806a <SPI_WaitFlagStateUntilTimeout+0x6e>
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	689b      	ldr	r3, [r3, #8]
 800804a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800804e:	d004      	beq.n	800805a <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	689b      	ldr	r3, [r3, #8]
 8008054:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008058:	d107      	bne.n	800806a <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	681a      	ldr	r2, [r3, #0]
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008068:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800806e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008072:	d10f      	bne.n	8008094 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	681a      	ldr	r2, [r3, #0]
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008082:	601a      	str	r2, [r3, #0]
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	681a      	ldr	r2, [r3, #0]
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008092:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	2201      	movs	r2, #1
 8008098:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	2200      	movs	r2, #0
 80080a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80080a4:	2303      	movs	r3, #3
 80080a6:	e00f      	b.n	80080c8 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	689a      	ldr	r2, [r3, #8]
 80080ae:	68bb      	ldr	r3, [r7, #8]
 80080b0:	4013      	ands	r3, r2
 80080b2:	68ba      	ldr	r2, [r7, #8]
 80080b4:	429a      	cmp	r2, r3
 80080b6:	bf0c      	ite	eq
 80080b8:	2301      	moveq	r3, #1
 80080ba:	2300      	movne	r3, #0
 80080bc:	b2db      	uxtb	r3, r3
 80080be:	461a      	mov	r2, r3
 80080c0:	79fb      	ldrb	r3, [r7, #7]
 80080c2:	429a      	cmp	r2, r3
 80080c4:	d1a3      	bne.n	800800e <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80080c6:	2300      	movs	r3, #0
}
 80080c8:	4618      	mov	r0, r3
 80080ca:	3710      	adds	r7, #16
 80080cc:	46bd      	mov	sp, r7
 80080ce:	bd80      	pop	{r7, pc}

080080d0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80080d0:	b580      	push	{r7, lr}
 80080d2:	b088      	sub	sp, #32
 80080d4:	af02      	add	r7, sp, #8
 80080d6:	60f8      	str	r0, [r7, #12]
 80080d8:	60b9      	str	r1, [r7, #8]
 80080da:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80080dc:	4b1b      	ldr	r3, [pc, #108]	; (800814c <SPI_EndRxTxTransaction+0x7c>)
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	4a1b      	ldr	r2, [pc, #108]	; (8008150 <SPI_EndRxTxTransaction+0x80>)
 80080e2:	fba2 2303 	umull	r2, r3, r2, r3
 80080e6:	0d5b      	lsrs	r3, r3, #21
 80080e8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80080ec:	fb02 f303 	mul.w	r3, r2, r3
 80080f0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	685b      	ldr	r3, [r3, #4]
 80080f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80080fa:	d112      	bne.n	8008122 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	9300      	str	r3, [sp, #0]
 8008100:	68bb      	ldr	r3, [r7, #8]
 8008102:	2200      	movs	r2, #0
 8008104:	2180      	movs	r1, #128	; 0x80
 8008106:	68f8      	ldr	r0, [r7, #12]
 8008108:	f7ff ff78 	bl	8007ffc <SPI_WaitFlagStateUntilTimeout>
 800810c:	4603      	mov	r3, r0
 800810e:	2b00      	cmp	r3, #0
 8008110:	d016      	beq.n	8008140 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008116:	f043 0220 	orr.w	r2, r3, #32
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800811e:	2303      	movs	r3, #3
 8008120:	e00f      	b.n	8008142 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008122:	697b      	ldr	r3, [r7, #20]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d00a      	beq.n	800813e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8008128:	697b      	ldr	r3, [r7, #20]
 800812a:	3b01      	subs	r3, #1
 800812c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	689b      	ldr	r3, [r3, #8]
 8008134:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008138:	2b80      	cmp	r3, #128	; 0x80
 800813a:	d0f2      	beq.n	8008122 <SPI_EndRxTxTransaction+0x52>
 800813c:	e000      	b.n	8008140 <SPI_EndRxTxTransaction+0x70>
        break;
 800813e:	bf00      	nop
  }

  return HAL_OK;
 8008140:	2300      	movs	r3, #0
}
 8008142:	4618      	mov	r0, r3
 8008144:	3718      	adds	r7, #24
 8008146:	46bd      	mov	sp, r7
 8008148:	bd80      	pop	{r7, pc}
 800814a:	bf00      	nop
 800814c:	2000001c 	.word	0x2000001c
 8008150:	165e9f81 	.word	0x165e9f81

08008154 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008154:	b580      	push	{r7, lr}
 8008156:	b082      	sub	sp, #8
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d101      	bne.n	8008166 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008162:	2301      	movs	r3, #1
 8008164:	e01d      	b.n	80081a2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800816c:	b2db      	uxtb	r3, r3
 800816e:	2b00      	cmp	r3, #0
 8008170:	d106      	bne.n	8008180 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	2200      	movs	r2, #0
 8008176:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800817a:	6878      	ldr	r0, [r7, #4]
 800817c:	f7fd fdd8 	bl	8005d30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2202      	movs	r2, #2
 8008184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681a      	ldr	r2, [r3, #0]
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	3304      	adds	r3, #4
 8008190:	4619      	mov	r1, r3
 8008192:	4610      	mov	r0, r2
 8008194:	f000 fb44 	bl	8008820 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2201      	movs	r2, #1
 800819c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80081a0:	2300      	movs	r3, #0
}
 80081a2:	4618      	mov	r0, r3
 80081a4:	3708      	adds	r7, #8
 80081a6:	46bd      	mov	sp, r7
 80081a8:	bd80      	pop	{r7, pc}

080081aa <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80081aa:	b480      	push	{r7}
 80081ac:	b085      	sub	sp, #20
 80081ae:	af00      	add	r7, sp, #0
 80081b0:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	68da      	ldr	r2, [r3, #12]
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	f042 0201 	orr.w	r2, r2, #1
 80081c0:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	689b      	ldr	r3, [r3, #8]
 80081c8:	f003 0307 	and.w	r3, r3, #7
 80081cc:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	2b06      	cmp	r3, #6
 80081d2:	d007      	beq.n	80081e4 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	681a      	ldr	r2, [r3, #0]
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	f042 0201 	orr.w	r2, r2, #1
 80081e2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80081e4:	2300      	movs	r3, #0
}
 80081e6:	4618      	mov	r0, r3
 80081e8:	3714      	adds	r7, #20
 80081ea:	46bd      	mov	sp, r7
 80081ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f0:	4770      	bx	lr

080081f2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80081f2:	b580      	push	{r7, lr}
 80081f4:	b082      	sub	sp, #8
 80081f6:	af00      	add	r7, sp, #0
 80081f8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d101      	bne.n	8008204 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008200:	2301      	movs	r3, #1
 8008202:	e01d      	b.n	8008240 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800820a:	b2db      	uxtb	r3, r3
 800820c:	2b00      	cmp	r3, #0
 800820e:	d106      	bne.n	800821e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2200      	movs	r2, #0
 8008214:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008218:	6878      	ldr	r0, [r7, #4]
 800821a:	f7fd fd45 	bl	8005ca8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	2202      	movs	r2, #2
 8008222:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681a      	ldr	r2, [r3, #0]
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	3304      	adds	r3, #4
 800822e:	4619      	mov	r1, r3
 8008230:	4610      	mov	r0, r2
 8008232:	f000 faf5 	bl	8008820 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	2201      	movs	r2, #1
 800823a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800823e:	2300      	movs	r3, #0
}
 8008240:	4618      	mov	r0, r3
 8008242:	3708      	adds	r7, #8
 8008244:	46bd      	mov	sp, r7
 8008246:	bd80      	pop	{r7, pc}

08008248 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008248:	b580      	push	{r7, lr}
 800824a:	b084      	sub	sp, #16
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
 8008250:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	2201      	movs	r2, #1
 8008258:	6839      	ldr	r1, [r7, #0]
 800825a:	4618      	mov	r0, r3
 800825c:	f000 fdca 	bl	8008df4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	4a15      	ldr	r2, [pc, #84]	; (80082bc <HAL_TIM_PWM_Start+0x74>)
 8008266:	4293      	cmp	r3, r2
 8008268:	d004      	beq.n	8008274 <HAL_TIM_PWM_Start+0x2c>
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	4a14      	ldr	r2, [pc, #80]	; (80082c0 <HAL_TIM_PWM_Start+0x78>)
 8008270:	4293      	cmp	r3, r2
 8008272:	d101      	bne.n	8008278 <HAL_TIM_PWM_Start+0x30>
 8008274:	2301      	movs	r3, #1
 8008276:	e000      	b.n	800827a <HAL_TIM_PWM_Start+0x32>
 8008278:	2300      	movs	r3, #0
 800827a:	2b00      	cmp	r3, #0
 800827c:	d007      	beq.n	800828e <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800828c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	689b      	ldr	r3, [r3, #8]
 8008294:	f003 0307 	and.w	r3, r3, #7
 8008298:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	2b06      	cmp	r3, #6
 800829e:	d007      	beq.n	80082b0 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	681a      	ldr	r2, [r3, #0]
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	f042 0201 	orr.w	r2, r2, #1
 80082ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80082b0:	2300      	movs	r3, #0
}
 80082b2:	4618      	mov	r0, r3
 80082b4:	3710      	adds	r7, #16
 80082b6:	46bd      	mov	sp, r7
 80082b8:	bd80      	pop	{r7, pc}
 80082ba:	bf00      	nop
 80082bc:	40010000 	.word	0x40010000
 80082c0:	40010400 	.word	0x40010400

080082c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80082c4:	b580      	push	{r7, lr}
 80082c6:	b082      	sub	sp, #8
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	691b      	ldr	r3, [r3, #16]
 80082d2:	f003 0302 	and.w	r3, r3, #2
 80082d6:	2b02      	cmp	r3, #2
 80082d8:	d122      	bne.n	8008320 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	68db      	ldr	r3, [r3, #12]
 80082e0:	f003 0302 	and.w	r3, r3, #2
 80082e4:	2b02      	cmp	r3, #2
 80082e6:	d11b      	bne.n	8008320 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f06f 0202 	mvn.w	r2, #2
 80082f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	2201      	movs	r2, #1
 80082f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	699b      	ldr	r3, [r3, #24]
 80082fe:	f003 0303 	and.w	r3, r3, #3
 8008302:	2b00      	cmp	r3, #0
 8008304:	d003      	beq.n	800830e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008306:	6878      	ldr	r0, [r7, #4]
 8008308:	f000 fa6b 	bl	80087e2 <HAL_TIM_IC_CaptureCallback>
 800830c:	e005      	b.n	800831a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800830e:	6878      	ldr	r0, [r7, #4]
 8008310:	f000 fa5d 	bl	80087ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008314:	6878      	ldr	r0, [r7, #4]
 8008316:	f000 fa6e 	bl	80087f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	2200      	movs	r2, #0
 800831e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	691b      	ldr	r3, [r3, #16]
 8008326:	f003 0304 	and.w	r3, r3, #4
 800832a:	2b04      	cmp	r3, #4
 800832c:	d122      	bne.n	8008374 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	68db      	ldr	r3, [r3, #12]
 8008334:	f003 0304 	and.w	r3, r3, #4
 8008338:	2b04      	cmp	r3, #4
 800833a:	d11b      	bne.n	8008374 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f06f 0204 	mvn.w	r2, #4
 8008344:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	2202      	movs	r2, #2
 800834a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	699b      	ldr	r3, [r3, #24]
 8008352:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008356:	2b00      	cmp	r3, #0
 8008358:	d003      	beq.n	8008362 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800835a:	6878      	ldr	r0, [r7, #4]
 800835c:	f000 fa41 	bl	80087e2 <HAL_TIM_IC_CaptureCallback>
 8008360:	e005      	b.n	800836e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008362:	6878      	ldr	r0, [r7, #4]
 8008364:	f000 fa33 	bl	80087ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008368:	6878      	ldr	r0, [r7, #4]
 800836a:	f000 fa44 	bl	80087f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	2200      	movs	r2, #0
 8008372:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	691b      	ldr	r3, [r3, #16]
 800837a:	f003 0308 	and.w	r3, r3, #8
 800837e:	2b08      	cmp	r3, #8
 8008380:	d122      	bne.n	80083c8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	68db      	ldr	r3, [r3, #12]
 8008388:	f003 0308 	and.w	r3, r3, #8
 800838c:	2b08      	cmp	r3, #8
 800838e:	d11b      	bne.n	80083c8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	f06f 0208 	mvn.w	r2, #8
 8008398:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	2204      	movs	r2, #4
 800839e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	69db      	ldr	r3, [r3, #28]
 80083a6:	f003 0303 	and.w	r3, r3, #3
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d003      	beq.n	80083b6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80083ae:	6878      	ldr	r0, [r7, #4]
 80083b0:	f000 fa17 	bl	80087e2 <HAL_TIM_IC_CaptureCallback>
 80083b4:	e005      	b.n	80083c2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80083b6:	6878      	ldr	r0, [r7, #4]
 80083b8:	f000 fa09 	bl	80087ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80083bc:	6878      	ldr	r0, [r7, #4]
 80083be:	f000 fa1a 	bl	80087f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	2200      	movs	r2, #0
 80083c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	691b      	ldr	r3, [r3, #16]
 80083ce:	f003 0310 	and.w	r3, r3, #16
 80083d2:	2b10      	cmp	r3, #16
 80083d4:	d122      	bne.n	800841c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	68db      	ldr	r3, [r3, #12]
 80083dc:	f003 0310 	and.w	r3, r3, #16
 80083e0:	2b10      	cmp	r3, #16
 80083e2:	d11b      	bne.n	800841c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f06f 0210 	mvn.w	r2, #16
 80083ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	2208      	movs	r2, #8
 80083f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	69db      	ldr	r3, [r3, #28]
 80083fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d003      	beq.n	800840a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008402:	6878      	ldr	r0, [r7, #4]
 8008404:	f000 f9ed 	bl	80087e2 <HAL_TIM_IC_CaptureCallback>
 8008408:	e005      	b.n	8008416 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800840a:	6878      	ldr	r0, [r7, #4]
 800840c:	f000 f9df 	bl	80087ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008410:	6878      	ldr	r0, [r7, #4]
 8008412:	f000 f9f0 	bl	80087f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	2200      	movs	r2, #0
 800841a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	691b      	ldr	r3, [r3, #16]
 8008422:	f003 0301 	and.w	r3, r3, #1
 8008426:	2b01      	cmp	r3, #1
 8008428:	d10e      	bne.n	8008448 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	68db      	ldr	r3, [r3, #12]
 8008430:	f003 0301 	and.w	r3, r3, #1
 8008434:	2b01      	cmp	r3, #1
 8008436:	d107      	bne.n	8008448 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	f06f 0201 	mvn.w	r2, #1
 8008440:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008442:	6878      	ldr	r0, [r7, #4]
 8008444:	f7fc f9ee 	bl	8004824 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	691b      	ldr	r3, [r3, #16]
 800844e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008452:	2b80      	cmp	r3, #128	; 0x80
 8008454:	d10e      	bne.n	8008474 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	68db      	ldr	r3, [r3, #12]
 800845c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008460:	2b80      	cmp	r3, #128	; 0x80
 8008462:	d107      	bne.n	8008474 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800846c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800846e:	6878      	ldr	r0, [r7, #4]
 8008470:	f000 fd6c 	bl	8008f4c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	691b      	ldr	r3, [r3, #16]
 800847a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800847e:	2b40      	cmp	r3, #64	; 0x40
 8008480:	d10e      	bne.n	80084a0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	68db      	ldr	r3, [r3, #12]
 8008488:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800848c:	2b40      	cmp	r3, #64	; 0x40
 800848e:	d107      	bne.n	80084a0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008498:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800849a:	6878      	ldr	r0, [r7, #4]
 800849c:	f000 f9b5 	bl	800880a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	691b      	ldr	r3, [r3, #16]
 80084a6:	f003 0320 	and.w	r3, r3, #32
 80084aa:	2b20      	cmp	r3, #32
 80084ac:	d10e      	bne.n	80084cc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	68db      	ldr	r3, [r3, #12]
 80084b4:	f003 0320 	and.w	r3, r3, #32
 80084b8:	2b20      	cmp	r3, #32
 80084ba:	d107      	bne.n	80084cc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	f06f 0220 	mvn.w	r2, #32
 80084c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80084c6:	6878      	ldr	r0, [r7, #4]
 80084c8:	f000 fd36 	bl	8008f38 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80084cc:	bf00      	nop
 80084ce:	3708      	adds	r7, #8
 80084d0:	46bd      	mov	sp, r7
 80084d2:	bd80      	pop	{r7, pc}

080084d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80084d4:	b580      	push	{r7, lr}
 80084d6:	b084      	sub	sp, #16
 80084d8:	af00      	add	r7, sp, #0
 80084da:	60f8      	str	r0, [r7, #12]
 80084dc:	60b9      	str	r1, [r7, #8]
 80084de:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80084e6:	2b01      	cmp	r3, #1
 80084e8:	d101      	bne.n	80084ee <HAL_TIM_PWM_ConfigChannel+0x1a>
 80084ea:	2302      	movs	r3, #2
 80084ec:	e0b4      	b.n	8008658 <HAL_TIM_PWM_ConfigChannel+0x184>
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	2201      	movs	r2, #1
 80084f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	2202      	movs	r2, #2
 80084fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	2b0c      	cmp	r3, #12
 8008502:	f200 809f 	bhi.w	8008644 <HAL_TIM_PWM_ConfigChannel+0x170>
 8008506:	a201      	add	r2, pc, #4	; (adr r2, 800850c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8008508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800850c:	08008541 	.word	0x08008541
 8008510:	08008645 	.word	0x08008645
 8008514:	08008645 	.word	0x08008645
 8008518:	08008645 	.word	0x08008645
 800851c:	08008581 	.word	0x08008581
 8008520:	08008645 	.word	0x08008645
 8008524:	08008645 	.word	0x08008645
 8008528:	08008645 	.word	0x08008645
 800852c:	080085c3 	.word	0x080085c3
 8008530:	08008645 	.word	0x08008645
 8008534:	08008645 	.word	0x08008645
 8008538:	08008645 	.word	0x08008645
 800853c:	08008603 	.word	0x08008603
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	68b9      	ldr	r1, [r7, #8]
 8008546:	4618      	mov	r0, r3
 8008548:	f000 fa0a 	bl	8008960 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	699a      	ldr	r2, [r3, #24]
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	f042 0208 	orr.w	r2, r2, #8
 800855a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	699a      	ldr	r2, [r3, #24]
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	f022 0204 	bic.w	r2, r2, #4
 800856a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	6999      	ldr	r1, [r3, #24]
 8008572:	68bb      	ldr	r3, [r7, #8]
 8008574:	691a      	ldr	r2, [r3, #16]
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	430a      	orrs	r2, r1
 800857c:	619a      	str	r2, [r3, #24]
      break;
 800857e:	e062      	b.n	8008646 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	68b9      	ldr	r1, [r7, #8]
 8008586:	4618      	mov	r0, r3
 8008588:	f000 fa5a 	bl	8008a40 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	699a      	ldr	r2, [r3, #24]
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800859a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	699a      	ldr	r2, [r3, #24]
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80085aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	6999      	ldr	r1, [r3, #24]
 80085b2:	68bb      	ldr	r3, [r7, #8]
 80085b4:	691b      	ldr	r3, [r3, #16]
 80085b6:	021a      	lsls	r2, r3, #8
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	430a      	orrs	r2, r1
 80085be:	619a      	str	r2, [r3, #24]
      break;
 80085c0:	e041      	b.n	8008646 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	68b9      	ldr	r1, [r7, #8]
 80085c8:	4618      	mov	r0, r3
 80085ca:	f000 faaf 	bl	8008b2c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	69da      	ldr	r2, [r3, #28]
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	f042 0208 	orr.w	r2, r2, #8
 80085dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	69da      	ldr	r2, [r3, #28]
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	f022 0204 	bic.w	r2, r2, #4
 80085ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	69d9      	ldr	r1, [r3, #28]
 80085f4:	68bb      	ldr	r3, [r7, #8]
 80085f6:	691a      	ldr	r2, [r3, #16]
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	430a      	orrs	r2, r1
 80085fe:	61da      	str	r2, [r3, #28]
      break;
 8008600:	e021      	b.n	8008646 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	68b9      	ldr	r1, [r7, #8]
 8008608:	4618      	mov	r0, r3
 800860a:	f000 fb03 	bl	8008c14 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	69da      	ldr	r2, [r3, #28]
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800861c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	69da      	ldr	r2, [r3, #28]
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800862c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	69d9      	ldr	r1, [r3, #28]
 8008634:	68bb      	ldr	r3, [r7, #8]
 8008636:	691b      	ldr	r3, [r3, #16]
 8008638:	021a      	lsls	r2, r3, #8
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	430a      	orrs	r2, r1
 8008640:	61da      	str	r2, [r3, #28]
      break;
 8008642:	e000      	b.n	8008646 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8008644:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	2201      	movs	r2, #1
 800864a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	2200      	movs	r2, #0
 8008652:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008656:	2300      	movs	r3, #0
}
 8008658:	4618      	mov	r0, r3
 800865a:	3710      	adds	r7, #16
 800865c:	46bd      	mov	sp, r7
 800865e:	bd80      	pop	{r7, pc}

08008660 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008660:	b580      	push	{r7, lr}
 8008662:	b084      	sub	sp, #16
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
 8008668:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008670:	2b01      	cmp	r3, #1
 8008672:	d101      	bne.n	8008678 <HAL_TIM_ConfigClockSource+0x18>
 8008674:	2302      	movs	r3, #2
 8008676:	e0a6      	b.n	80087c6 <HAL_TIM_ConfigClockSource+0x166>
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	2201      	movs	r2, #1
 800867c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	2202      	movs	r2, #2
 8008684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	689b      	ldr	r3, [r3, #8]
 800868e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008696:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800869e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	68fa      	ldr	r2, [r7, #12]
 80086a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	2b40      	cmp	r3, #64	; 0x40
 80086ae:	d067      	beq.n	8008780 <HAL_TIM_ConfigClockSource+0x120>
 80086b0:	2b40      	cmp	r3, #64	; 0x40
 80086b2:	d80b      	bhi.n	80086cc <HAL_TIM_ConfigClockSource+0x6c>
 80086b4:	2b10      	cmp	r3, #16
 80086b6:	d073      	beq.n	80087a0 <HAL_TIM_ConfigClockSource+0x140>
 80086b8:	2b10      	cmp	r3, #16
 80086ba:	d802      	bhi.n	80086c2 <HAL_TIM_ConfigClockSource+0x62>
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d06f      	beq.n	80087a0 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80086c0:	e078      	b.n	80087b4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80086c2:	2b20      	cmp	r3, #32
 80086c4:	d06c      	beq.n	80087a0 <HAL_TIM_ConfigClockSource+0x140>
 80086c6:	2b30      	cmp	r3, #48	; 0x30
 80086c8:	d06a      	beq.n	80087a0 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80086ca:	e073      	b.n	80087b4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80086cc:	2b70      	cmp	r3, #112	; 0x70
 80086ce:	d00d      	beq.n	80086ec <HAL_TIM_ConfigClockSource+0x8c>
 80086d0:	2b70      	cmp	r3, #112	; 0x70
 80086d2:	d804      	bhi.n	80086de <HAL_TIM_ConfigClockSource+0x7e>
 80086d4:	2b50      	cmp	r3, #80	; 0x50
 80086d6:	d033      	beq.n	8008740 <HAL_TIM_ConfigClockSource+0xe0>
 80086d8:	2b60      	cmp	r3, #96	; 0x60
 80086da:	d041      	beq.n	8008760 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80086dc:	e06a      	b.n	80087b4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80086de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80086e2:	d066      	beq.n	80087b2 <HAL_TIM_ConfigClockSource+0x152>
 80086e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80086e8:	d017      	beq.n	800871a <HAL_TIM_ConfigClockSource+0xba>
      break;
 80086ea:	e063      	b.n	80087b4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	6818      	ldr	r0, [r3, #0]
 80086f0:	683b      	ldr	r3, [r7, #0]
 80086f2:	6899      	ldr	r1, [r3, #8]
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	685a      	ldr	r2, [r3, #4]
 80086f8:	683b      	ldr	r3, [r7, #0]
 80086fa:	68db      	ldr	r3, [r3, #12]
 80086fc:	f000 fb5a 	bl	8008db4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	689b      	ldr	r3, [r3, #8]
 8008706:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800870e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	68fa      	ldr	r2, [r7, #12]
 8008716:	609a      	str	r2, [r3, #8]
      break;
 8008718:	e04c      	b.n	80087b4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	6818      	ldr	r0, [r3, #0]
 800871e:	683b      	ldr	r3, [r7, #0]
 8008720:	6899      	ldr	r1, [r3, #8]
 8008722:	683b      	ldr	r3, [r7, #0]
 8008724:	685a      	ldr	r2, [r3, #4]
 8008726:	683b      	ldr	r3, [r7, #0]
 8008728:	68db      	ldr	r3, [r3, #12]
 800872a:	f000 fb43 	bl	8008db4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	689a      	ldr	r2, [r3, #8]
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800873c:	609a      	str	r2, [r3, #8]
      break;
 800873e:	e039      	b.n	80087b4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	6818      	ldr	r0, [r3, #0]
 8008744:	683b      	ldr	r3, [r7, #0]
 8008746:	6859      	ldr	r1, [r3, #4]
 8008748:	683b      	ldr	r3, [r7, #0]
 800874a:	68db      	ldr	r3, [r3, #12]
 800874c:	461a      	mov	r2, r3
 800874e:	f000 fab7 	bl	8008cc0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	2150      	movs	r1, #80	; 0x50
 8008758:	4618      	mov	r0, r3
 800875a:	f000 fb10 	bl	8008d7e <TIM_ITRx_SetConfig>
      break;
 800875e:	e029      	b.n	80087b4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	6818      	ldr	r0, [r3, #0]
 8008764:	683b      	ldr	r3, [r7, #0]
 8008766:	6859      	ldr	r1, [r3, #4]
 8008768:	683b      	ldr	r3, [r7, #0]
 800876a:	68db      	ldr	r3, [r3, #12]
 800876c:	461a      	mov	r2, r3
 800876e:	f000 fad6 	bl	8008d1e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	2160      	movs	r1, #96	; 0x60
 8008778:	4618      	mov	r0, r3
 800877a:	f000 fb00 	bl	8008d7e <TIM_ITRx_SetConfig>
      break;
 800877e:	e019      	b.n	80087b4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	6818      	ldr	r0, [r3, #0]
 8008784:	683b      	ldr	r3, [r7, #0]
 8008786:	6859      	ldr	r1, [r3, #4]
 8008788:	683b      	ldr	r3, [r7, #0]
 800878a:	68db      	ldr	r3, [r3, #12]
 800878c:	461a      	mov	r2, r3
 800878e:	f000 fa97 	bl	8008cc0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	2140      	movs	r1, #64	; 0x40
 8008798:	4618      	mov	r0, r3
 800879a:	f000 faf0 	bl	8008d7e <TIM_ITRx_SetConfig>
      break;
 800879e:	e009      	b.n	80087b4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681a      	ldr	r2, [r3, #0]
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	4619      	mov	r1, r3
 80087aa:	4610      	mov	r0, r2
 80087ac:	f000 fae7 	bl	8008d7e <TIM_ITRx_SetConfig>
      break;
 80087b0:	e000      	b.n	80087b4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80087b2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	2201      	movs	r2, #1
 80087b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	2200      	movs	r2, #0
 80087c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80087c4:	2300      	movs	r3, #0
}
 80087c6:	4618      	mov	r0, r3
 80087c8:	3710      	adds	r7, #16
 80087ca:	46bd      	mov	sp, r7
 80087cc:	bd80      	pop	{r7, pc}

080087ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80087ce:	b480      	push	{r7}
 80087d0:	b083      	sub	sp, #12
 80087d2:	af00      	add	r7, sp, #0
 80087d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80087d6:	bf00      	nop
 80087d8:	370c      	adds	r7, #12
 80087da:	46bd      	mov	sp, r7
 80087dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e0:	4770      	bx	lr

080087e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80087e2:	b480      	push	{r7}
 80087e4:	b083      	sub	sp, #12
 80087e6:	af00      	add	r7, sp, #0
 80087e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80087ea:	bf00      	nop
 80087ec:	370c      	adds	r7, #12
 80087ee:	46bd      	mov	sp, r7
 80087f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f4:	4770      	bx	lr

080087f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80087f6:	b480      	push	{r7}
 80087f8:	b083      	sub	sp, #12
 80087fa:	af00      	add	r7, sp, #0
 80087fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80087fe:	bf00      	nop
 8008800:	370c      	adds	r7, #12
 8008802:	46bd      	mov	sp, r7
 8008804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008808:	4770      	bx	lr

0800880a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800880a:	b480      	push	{r7}
 800880c:	b083      	sub	sp, #12
 800880e:	af00      	add	r7, sp, #0
 8008810:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008812:	bf00      	nop
 8008814:	370c      	adds	r7, #12
 8008816:	46bd      	mov	sp, r7
 8008818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881c:	4770      	bx	lr
	...

08008820 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008820:	b480      	push	{r7}
 8008822:	b085      	sub	sp, #20
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
 8008828:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	4a40      	ldr	r2, [pc, #256]	; (8008934 <TIM_Base_SetConfig+0x114>)
 8008834:	4293      	cmp	r3, r2
 8008836:	d013      	beq.n	8008860 <TIM_Base_SetConfig+0x40>
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800883e:	d00f      	beq.n	8008860 <TIM_Base_SetConfig+0x40>
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	4a3d      	ldr	r2, [pc, #244]	; (8008938 <TIM_Base_SetConfig+0x118>)
 8008844:	4293      	cmp	r3, r2
 8008846:	d00b      	beq.n	8008860 <TIM_Base_SetConfig+0x40>
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	4a3c      	ldr	r2, [pc, #240]	; (800893c <TIM_Base_SetConfig+0x11c>)
 800884c:	4293      	cmp	r3, r2
 800884e:	d007      	beq.n	8008860 <TIM_Base_SetConfig+0x40>
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	4a3b      	ldr	r2, [pc, #236]	; (8008940 <TIM_Base_SetConfig+0x120>)
 8008854:	4293      	cmp	r3, r2
 8008856:	d003      	beq.n	8008860 <TIM_Base_SetConfig+0x40>
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	4a3a      	ldr	r2, [pc, #232]	; (8008944 <TIM_Base_SetConfig+0x124>)
 800885c:	4293      	cmp	r3, r2
 800885e:	d108      	bne.n	8008872 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008866:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	685b      	ldr	r3, [r3, #4]
 800886c:	68fa      	ldr	r2, [r7, #12]
 800886e:	4313      	orrs	r3, r2
 8008870:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	4a2f      	ldr	r2, [pc, #188]	; (8008934 <TIM_Base_SetConfig+0x114>)
 8008876:	4293      	cmp	r3, r2
 8008878:	d02b      	beq.n	80088d2 <TIM_Base_SetConfig+0xb2>
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008880:	d027      	beq.n	80088d2 <TIM_Base_SetConfig+0xb2>
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	4a2c      	ldr	r2, [pc, #176]	; (8008938 <TIM_Base_SetConfig+0x118>)
 8008886:	4293      	cmp	r3, r2
 8008888:	d023      	beq.n	80088d2 <TIM_Base_SetConfig+0xb2>
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	4a2b      	ldr	r2, [pc, #172]	; (800893c <TIM_Base_SetConfig+0x11c>)
 800888e:	4293      	cmp	r3, r2
 8008890:	d01f      	beq.n	80088d2 <TIM_Base_SetConfig+0xb2>
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	4a2a      	ldr	r2, [pc, #168]	; (8008940 <TIM_Base_SetConfig+0x120>)
 8008896:	4293      	cmp	r3, r2
 8008898:	d01b      	beq.n	80088d2 <TIM_Base_SetConfig+0xb2>
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	4a29      	ldr	r2, [pc, #164]	; (8008944 <TIM_Base_SetConfig+0x124>)
 800889e:	4293      	cmp	r3, r2
 80088a0:	d017      	beq.n	80088d2 <TIM_Base_SetConfig+0xb2>
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	4a28      	ldr	r2, [pc, #160]	; (8008948 <TIM_Base_SetConfig+0x128>)
 80088a6:	4293      	cmp	r3, r2
 80088a8:	d013      	beq.n	80088d2 <TIM_Base_SetConfig+0xb2>
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	4a27      	ldr	r2, [pc, #156]	; (800894c <TIM_Base_SetConfig+0x12c>)
 80088ae:	4293      	cmp	r3, r2
 80088b0:	d00f      	beq.n	80088d2 <TIM_Base_SetConfig+0xb2>
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	4a26      	ldr	r2, [pc, #152]	; (8008950 <TIM_Base_SetConfig+0x130>)
 80088b6:	4293      	cmp	r3, r2
 80088b8:	d00b      	beq.n	80088d2 <TIM_Base_SetConfig+0xb2>
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	4a25      	ldr	r2, [pc, #148]	; (8008954 <TIM_Base_SetConfig+0x134>)
 80088be:	4293      	cmp	r3, r2
 80088c0:	d007      	beq.n	80088d2 <TIM_Base_SetConfig+0xb2>
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	4a24      	ldr	r2, [pc, #144]	; (8008958 <TIM_Base_SetConfig+0x138>)
 80088c6:	4293      	cmp	r3, r2
 80088c8:	d003      	beq.n	80088d2 <TIM_Base_SetConfig+0xb2>
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	4a23      	ldr	r2, [pc, #140]	; (800895c <TIM_Base_SetConfig+0x13c>)
 80088ce:	4293      	cmp	r3, r2
 80088d0:	d108      	bne.n	80088e4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80088d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80088da:	683b      	ldr	r3, [r7, #0]
 80088dc:	68db      	ldr	r3, [r3, #12]
 80088de:	68fa      	ldr	r2, [r7, #12]
 80088e0:	4313      	orrs	r3, r2
 80088e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	695b      	ldr	r3, [r3, #20]
 80088ee:	4313      	orrs	r3, r2
 80088f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	68fa      	ldr	r2, [r7, #12]
 80088f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80088f8:	683b      	ldr	r3, [r7, #0]
 80088fa:	689a      	ldr	r2, [r3, #8]
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008900:	683b      	ldr	r3, [r7, #0]
 8008902:	681a      	ldr	r2, [r3, #0]
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	4a0a      	ldr	r2, [pc, #40]	; (8008934 <TIM_Base_SetConfig+0x114>)
 800890c:	4293      	cmp	r3, r2
 800890e:	d003      	beq.n	8008918 <TIM_Base_SetConfig+0xf8>
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	4a0c      	ldr	r2, [pc, #48]	; (8008944 <TIM_Base_SetConfig+0x124>)
 8008914:	4293      	cmp	r3, r2
 8008916:	d103      	bne.n	8008920 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008918:	683b      	ldr	r3, [r7, #0]
 800891a:	691a      	ldr	r2, [r3, #16]
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	2201      	movs	r2, #1
 8008924:	615a      	str	r2, [r3, #20]
}
 8008926:	bf00      	nop
 8008928:	3714      	adds	r7, #20
 800892a:	46bd      	mov	sp, r7
 800892c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008930:	4770      	bx	lr
 8008932:	bf00      	nop
 8008934:	40010000 	.word	0x40010000
 8008938:	40000400 	.word	0x40000400
 800893c:	40000800 	.word	0x40000800
 8008940:	40000c00 	.word	0x40000c00
 8008944:	40010400 	.word	0x40010400
 8008948:	40014000 	.word	0x40014000
 800894c:	40014400 	.word	0x40014400
 8008950:	40014800 	.word	0x40014800
 8008954:	40001800 	.word	0x40001800
 8008958:	40001c00 	.word	0x40001c00
 800895c:	40002000 	.word	0x40002000

08008960 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008960:	b480      	push	{r7}
 8008962:	b087      	sub	sp, #28
 8008964:	af00      	add	r7, sp, #0
 8008966:	6078      	str	r0, [r7, #4]
 8008968:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	6a1b      	ldr	r3, [r3, #32]
 800896e:	f023 0201 	bic.w	r2, r3, #1
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	6a1b      	ldr	r3, [r3, #32]
 800897a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	685b      	ldr	r3, [r3, #4]
 8008980:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	699b      	ldr	r3, [r3, #24]
 8008986:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800898e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	f023 0303 	bic.w	r3, r3, #3
 8008996:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008998:	683b      	ldr	r3, [r7, #0]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	68fa      	ldr	r2, [r7, #12]
 800899e:	4313      	orrs	r3, r2
 80089a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80089a2:	697b      	ldr	r3, [r7, #20]
 80089a4:	f023 0302 	bic.w	r3, r3, #2
 80089a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80089aa:	683b      	ldr	r3, [r7, #0]
 80089ac:	689b      	ldr	r3, [r3, #8]
 80089ae:	697a      	ldr	r2, [r7, #20]
 80089b0:	4313      	orrs	r3, r2
 80089b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	4a20      	ldr	r2, [pc, #128]	; (8008a38 <TIM_OC1_SetConfig+0xd8>)
 80089b8:	4293      	cmp	r3, r2
 80089ba:	d003      	beq.n	80089c4 <TIM_OC1_SetConfig+0x64>
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	4a1f      	ldr	r2, [pc, #124]	; (8008a3c <TIM_OC1_SetConfig+0xdc>)
 80089c0:	4293      	cmp	r3, r2
 80089c2:	d10c      	bne.n	80089de <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80089c4:	697b      	ldr	r3, [r7, #20]
 80089c6:	f023 0308 	bic.w	r3, r3, #8
 80089ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80089cc:	683b      	ldr	r3, [r7, #0]
 80089ce:	68db      	ldr	r3, [r3, #12]
 80089d0:	697a      	ldr	r2, [r7, #20]
 80089d2:	4313      	orrs	r3, r2
 80089d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80089d6:	697b      	ldr	r3, [r7, #20]
 80089d8:	f023 0304 	bic.w	r3, r3, #4
 80089dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	4a15      	ldr	r2, [pc, #84]	; (8008a38 <TIM_OC1_SetConfig+0xd8>)
 80089e2:	4293      	cmp	r3, r2
 80089e4:	d003      	beq.n	80089ee <TIM_OC1_SetConfig+0x8e>
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	4a14      	ldr	r2, [pc, #80]	; (8008a3c <TIM_OC1_SetConfig+0xdc>)
 80089ea:	4293      	cmp	r3, r2
 80089ec:	d111      	bne.n	8008a12 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80089ee:	693b      	ldr	r3, [r7, #16]
 80089f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80089f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80089f6:	693b      	ldr	r3, [r7, #16]
 80089f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80089fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80089fe:	683b      	ldr	r3, [r7, #0]
 8008a00:	695b      	ldr	r3, [r3, #20]
 8008a02:	693a      	ldr	r2, [r7, #16]
 8008a04:	4313      	orrs	r3, r2
 8008a06:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008a08:	683b      	ldr	r3, [r7, #0]
 8008a0a:	699b      	ldr	r3, [r3, #24]
 8008a0c:	693a      	ldr	r2, [r7, #16]
 8008a0e:	4313      	orrs	r3, r2
 8008a10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	693a      	ldr	r2, [r7, #16]
 8008a16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	68fa      	ldr	r2, [r7, #12]
 8008a1c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008a1e:	683b      	ldr	r3, [r7, #0]
 8008a20:	685a      	ldr	r2, [r3, #4]
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	697a      	ldr	r2, [r7, #20]
 8008a2a:	621a      	str	r2, [r3, #32]
}
 8008a2c:	bf00      	nop
 8008a2e:	371c      	adds	r7, #28
 8008a30:	46bd      	mov	sp, r7
 8008a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a36:	4770      	bx	lr
 8008a38:	40010000 	.word	0x40010000
 8008a3c:	40010400 	.word	0x40010400

08008a40 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008a40:	b480      	push	{r7}
 8008a42:	b087      	sub	sp, #28
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	6078      	str	r0, [r7, #4]
 8008a48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	6a1b      	ldr	r3, [r3, #32]
 8008a4e:	f023 0210 	bic.w	r2, r3, #16
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6a1b      	ldr	r3, [r3, #32]
 8008a5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	685b      	ldr	r3, [r3, #4]
 8008a60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	699b      	ldr	r3, [r3, #24]
 8008a66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008a6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008a76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008a78:	683b      	ldr	r3, [r7, #0]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	021b      	lsls	r3, r3, #8
 8008a7e:	68fa      	ldr	r2, [r7, #12]
 8008a80:	4313      	orrs	r3, r2
 8008a82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008a84:	697b      	ldr	r3, [r7, #20]
 8008a86:	f023 0320 	bic.w	r3, r3, #32
 8008a8a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	689b      	ldr	r3, [r3, #8]
 8008a90:	011b      	lsls	r3, r3, #4
 8008a92:	697a      	ldr	r2, [r7, #20]
 8008a94:	4313      	orrs	r3, r2
 8008a96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	4a22      	ldr	r2, [pc, #136]	; (8008b24 <TIM_OC2_SetConfig+0xe4>)
 8008a9c:	4293      	cmp	r3, r2
 8008a9e:	d003      	beq.n	8008aa8 <TIM_OC2_SetConfig+0x68>
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	4a21      	ldr	r2, [pc, #132]	; (8008b28 <TIM_OC2_SetConfig+0xe8>)
 8008aa4:	4293      	cmp	r3, r2
 8008aa6:	d10d      	bne.n	8008ac4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008aa8:	697b      	ldr	r3, [r7, #20]
 8008aaa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008aae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008ab0:	683b      	ldr	r3, [r7, #0]
 8008ab2:	68db      	ldr	r3, [r3, #12]
 8008ab4:	011b      	lsls	r3, r3, #4
 8008ab6:	697a      	ldr	r2, [r7, #20]
 8008ab8:	4313      	orrs	r3, r2
 8008aba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008abc:	697b      	ldr	r3, [r7, #20]
 8008abe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008ac2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	4a17      	ldr	r2, [pc, #92]	; (8008b24 <TIM_OC2_SetConfig+0xe4>)
 8008ac8:	4293      	cmp	r3, r2
 8008aca:	d003      	beq.n	8008ad4 <TIM_OC2_SetConfig+0x94>
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	4a16      	ldr	r2, [pc, #88]	; (8008b28 <TIM_OC2_SetConfig+0xe8>)
 8008ad0:	4293      	cmp	r3, r2
 8008ad2:	d113      	bne.n	8008afc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008ad4:	693b      	ldr	r3, [r7, #16]
 8008ad6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008ada:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008adc:	693b      	ldr	r3, [r7, #16]
 8008ade:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008ae2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008ae4:	683b      	ldr	r3, [r7, #0]
 8008ae6:	695b      	ldr	r3, [r3, #20]
 8008ae8:	009b      	lsls	r3, r3, #2
 8008aea:	693a      	ldr	r2, [r7, #16]
 8008aec:	4313      	orrs	r3, r2
 8008aee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008af0:	683b      	ldr	r3, [r7, #0]
 8008af2:	699b      	ldr	r3, [r3, #24]
 8008af4:	009b      	lsls	r3, r3, #2
 8008af6:	693a      	ldr	r2, [r7, #16]
 8008af8:	4313      	orrs	r3, r2
 8008afa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	693a      	ldr	r2, [r7, #16]
 8008b00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	68fa      	ldr	r2, [r7, #12]
 8008b06:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008b08:	683b      	ldr	r3, [r7, #0]
 8008b0a:	685a      	ldr	r2, [r3, #4]
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	697a      	ldr	r2, [r7, #20]
 8008b14:	621a      	str	r2, [r3, #32]
}
 8008b16:	bf00      	nop
 8008b18:	371c      	adds	r7, #28
 8008b1a:	46bd      	mov	sp, r7
 8008b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b20:	4770      	bx	lr
 8008b22:	bf00      	nop
 8008b24:	40010000 	.word	0x40010000
 8008b28:	40010400 	.word	0x40010400

08008b2c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008b2c:	b480      	push	{r7}
 8008b2e:	b087      	sub	sp, #28
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]
 8008b34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	6a1b      	ldr	r3, [r3, #32]
 8008b3a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	6a1b      	ldr	r3, [r3, #32]
 8008b46:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	685b      	ldr	r3, [r3, #4]
 8008b4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	69db      	ldr	r3, [r3, #28]
 8008b52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	f023 0303 	bic.w	r3, r3, #3
 8008b62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	68fa      	ldr	r2, [r7, #12]
 8008b6a:	4313      	orrs	r3, r2
 8008b6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008b6e:	697b      	ldr	r3, [r7, #20]
 8008b70:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008b74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008b76:	683b      	ldr	r3, [r7, #0]
 8008b78:	689b      	ldr	r3, [r3, #8]
 8008b7a:	021b      	lsls	r3, r3, #8
 8008b7c:	697a      	ldr	r2, [r7, #20]
 8008b7e:	4313      	orrs	r3, r2
 8008b80:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	4a21      	ldr	r2, [pc, #132]	; (8008c0c <TIM_OC3_SetConfig+0xe0>)
 8008b86:	4293      	cmp	r3, r2
 8008b88:	d003      	beq.n	8008b92 <TIM_OC3_SetConfig+0x66>
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	4a20      	ldr	r2, [pc, #128]	; (8008c10 <TIM_OC3_SetConfig+0xe4>)
 8008b8e:	4293      	cmp	r3, r2
 8008b90:	d10d      	bne.n	8008bae <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008b92:	697b      	ldr	r3, [r7, #20]
 8008b94:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008b98:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	68db      	ldr	r3, [r3, #12]
 8008b9e:	021b      	lsls	r3, r3, #8
 8008ba0:	697a      	ldr	r2, [r7, #20]
 8008ba2:	4313      	orrs	r3, r2
 8008ba4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008ba6:	697b      	ldr	r3, [r7, #20]
 8008ba8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008bac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	4a16      	ldr	r2, [pc, #88]	; (8008c0c <TIM_OC3_SetConfig+0xe0>)
 8008bb2:	4293      	cmp	r3, r2
 8008bb4:	d003      	beq.n	8008bbe <TIM_OC3_SetConfig+0x92>
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	4a15      	ldr	r2, [pc, #84]	; (8008c10 <TIM_OC3_SetConfig+0xe4>)
 8008bba:	4293      	cmp	r3, r2
 8008bbc:	d113      	bne.n	8008be6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008bbe:	693b      	ldr	r3, [r7, #16]
 8008bc0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008bc4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008bc6:	693b      	ldr	r3, [r7, #16]
 8008bc8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008bcc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008bce:	683b      	ldr	r3, [r7, #0]
 8008bd0:	695b      	ldr	r3, [r3, #20]
 8008bd2:	011b      	lsls	r3, r3, #4
 8008bd4:	693a      	ldr	r2, [r7, #16]
 8008bd6:	4313      	orrs	r3, r2
 8008bd8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008bda:	683b      	ldr	r3, [r7, #0]
 8008bdc:	699b      	ldr	r3, [r3, #24]
 8008bde:	011b      	lsls	r3, r3, #4
 8008be0:	693a      	ldr	r2, [r7, #16]
 8008be2:	4313      	orrs	r3, r2
 8008be4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	693a      	ldr	r2, [r7, #16]
 8008bea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	68fa      	ldr	r2, [r7, #12]
 8008bf0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	685a      	ldr	r2, [r3, #4]
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	697a      	ldr	r2, [r7, #20]
 8008bfe:	621a      	str	r2, [r3, #32]
}
 8008c00:	bf00      	nop
 8008c02:	371c      	adds	r7, #28
 8008c04:	46bd      	mov	sp, r7
 8008c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0a:	4770      	bx	lr
 8008c0c:	40010000 	.word	0x40010000
 8008c10:	40010400 	.word	0x40010400

08008c14 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008c14:	b480      	push	{r7}
 8008c16:	b087      	sub	sp, #28
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	6078      	str	r0, [r7, #4]
 8008c1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	6a1b      	ldr	r3, [r3, #32]
 8008c22:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	6a1b      	ldr	r3, [r3, #32]
 8008c2e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	685b      	ldr	r3, [r3, #4]
 8008c34:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	69db      	ldr	r3, [r3, #28]
 8008c3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008c42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008c4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008c4c:	683b      	ldr	r3, [r7, #0]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	021b      	lsls	r3, r3, #8
 8008c52:	68fa      	ldr	r2, [r7, #12]
 8008c54:	4313      	orrs	r3, r2
 8008c56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008c58:	693b      	ldr	r3, [r7, #16]
 8008c5a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008c5e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	689b      	ldr	r3, [r3, #8]
 8008c64:	031b      	lsls	r3, r3, #12
 8008c66:	693a      	ldr	r2, [r7, #16]
 8008c68:	4313      	orrs	r3, r2
 8008c6a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	4a12      	ldr	r2, [pc, #72]	; (8008cb8 <TIM_OC4_SetConfig+0xa4>)
 8008c70:	4293      	cmp	r3, r2
 8008c72:	d003      	beq.n	8008c7c <TIM_OC4_SetConfig+0x68>
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	4a11      	ldr	r2, [pc, #68]	; (8008cbc <TIM_OC4_SetConfig+0xa8>)
 8008c78:	4293      	cmp	r3, r2
 8008c7a:	d109      	bne.n	8008c90 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008c7c:	697b      	ldr	r3, [r7, #20]
 8008c7e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008c82:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008c84:	683b      	ldr	r3, [r7, #0]
 8008c86:	695b      	ldr	r3, [r3, #20]
 8008c88:	019b      	lsls	r3, r3, #6
 8008c8a:	697a      	ldr	r2, [r7, #20]
 8008c8c:	4313      	orrs	r3, r2
 8008c8e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	697a      	ldr	r2, [r7, #20]
 8008c94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	68fa      	ldr	r2, [r7, #12]
 8008c9a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008c9c:	683b      	ldr	r3, [r7, #0]
 8008c9e:	685a      	ldr	r2, [r3, #4]
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	693a      	ldr	r2, [r7, #16]
 8008ca8:	621a      	str	r2, [r3, #32]
}
 8008caa:	bf00      	nop
 8008cac:	371c      	adds	r7, #28
 8008cae:	46bd      	mov	sp, r7
 8008cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb4:	4770      	bx	lr
 8008cb6:	bf00      	nop
 8008cb8:	40010000 	.word	0x40010000
 8008cbc:	40010400 	.word	0x40010400

08008cc0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008cc0:	b480      	push	{r7}
 8008cc2:	b087      	sub	sp, #28
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	60f8      	str	r0, [r7, #12]
 8008cc8:	60b9      	str	r1, [r7, #8]
 8008cca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	6a1b      	ldr	r3, [r3, #32]
 8008cd0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	6a1b      	ldr	r3, [r3, #32]
 8008cd6:	f023 0201 	bic.w	r2, r3, #1
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	699b      	ldr	r3, [r3, #24]
 8008ce2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008ce4:	693b      	ldr	r3, [r7, #16]
 8008ce6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008cea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	011b      	lsls	r3, r3, #4
 8008cf0:	693a      	ldr	r2, [r7, #16]
 8008cf2:	4313      	orrs	r3, r2
 8008cf4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008cf6:	697b      	ldr	r3, [r7, #20]
 8008cf8:	f023 030a 	bic.w	r3, r3, #10
 8008cfc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008cfe:	697a      	ldr	r2, [r7, #20]
 8008d00:	68bb      	ldr	r3, [r7, #8]
 8008d02:	4313      	orrs	r3, r2
 8008d04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	693a      	ldr	r2, [r7, #16]
 8008d0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	697a      	ldr	r2, [r7, #20]
 8008d10:	621a      	str	r2, [r3, #32]
}
 8008d12:	bf00      	nop
 8008d14:	371c      	adds	r7, #28
 8008d16:	46bd      	mov	sp, r7
 8008d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1c:	4770      	bx	lr

08008d1e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008d1e:	b480      	push	{r7}
 8008d20:	b087      	sub	sp, #28
 8008d22:	af00      	add	r7, sp, #0
 8008d24:	60f8      	str	r0, [r7, #12]
 8008d26:	60b9      	str	r1, [r7, #8]
 8008d28:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	6a1b      	ldr	r3, [r3, #32]
 8008d2e:	f023 0210 	bic.w	r2, r3, #16
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	699b      	ldr	r3, [r3, #24]
 8008d3a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	6a1b      	ldr	r3, [r3, #32]
 8008d40:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008d42:	697b      	ldr	r3, [r7, #20]
 8008d44:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008d48:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	031b      	lsls	r3, r3, #12
 8008d4e:	697a      	ldr	r2, [r7, #20]
 8008d50:	4313      	orrs	r3, r2
 8008d52:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008d54:	693b      	ldr	r3, [r7, #16]
 8008d56:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008d5a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008d5c:	68bb      	ldr	r3, [r7, #8]
 8008d5e:	011b      	lsls	r3, r3, #4
 8008d60:	693a      	ldr	r2, [r7, #16]
 8008d62:	4313      	orrs	r3, r2
 8008d64:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	697a      	ldr	r2, [r7, #20]
 8008d6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	693a      	ldr	r2, [r7, #16]
 8008d70:	621a      	str	r2, [r3, #32]
}
 8008d72:	bf00      	nop
 8008d74:	371c      	adds	r7, #28
 8008d76:	46bd      	mov	sp, r7
 8008d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d7c:	4770      	bx	lr

08008d7e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008d7e:	b480      	push	{r7}
 8008d80:	b085      	sub	sp, #20
 8008d82:	af00      	add	r7, sp, #0
 8008d84:	6078      	str	r0, [r7, #4]
 8008d86:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	689b      	ldr	r3, [r3, #8]
 8008d8c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d94:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008d96:	683a      	ldr	r2, [r7, #0]
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	4313      	orrs	r3, r2
 8008d9c:	f043 0307 	orr.w	r3, r3, #7
 8008da0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	68fa      	ldr	r2, [r7, #12]
 8008da6:	609a      	str	r2, [r3, #8]
}
 8008da8:	bf00      	nop
 8008daa:	3714      	adds	r7, #20
 8008dac:	46bd      	mov	sp, r7
 8008dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db2:	4770      	bx	lr

08008db4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008db4:	b480      	push	{r7}
 8008db6:	b087      	sub	sp, #28
 8008db8:	af00      	add	r7, sp, #0
 8008dba:	60f8      	str	r0, [r7, #12]
 8008dbc:	60b9      	str	r1, [r7, #8]
 8008dbe:	607a      	str	r2, [r7, #4]
 8008dc0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	689b      	ldr	r3, [r3, #8]
 8008dc6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008dc8:	697b      	ldr	r3, [r7, #20]
 8008dca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008dce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008dd0:	683b      	ldr	r3, [r7, #0]
 8008dd2:	021a      	lsls	r2, r3, #8
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	431a      	orrs	r2, r3
 8008dd8:	68bb      	ldr	r3, [r7, #8]
 8008dda:	4313      	orrs	r3, r2
 8008ddc:	697a      	ldr	r2, [r7, #20]
 8008dde:	4313      	orrs	r3, r2
 8008de0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	697a      	ldr	r2, [r7, #20]
 8008de6:	609a      	str	r2, [r3, #8]
}
 8008de8:	bf00      	nop
 8008dea:	371c      	adds	r7, #28
 8008dec:	46bd      	mov	sp, r7
 8008dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df2:	4770      	bx	lr

08008df4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008df4:	b480      	push	{r7}
 8008df6:	b087      	sub	sp, #28
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	60f8      	str	r0, [r7, #12]
 8008dfc:	60b9      	str	r1, [r7, #8]
 8008dfe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008e00:	68bb      	ldr	r3, [r7, #8]
 8008e02:	f003 031f 	and.w	r3, r3, #31
 8008e06:	2201      	movs	r2, #1
 8008e08:	fa02 f303 	lsl.w	r3, r2, r3
 8008e0c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	6a1a      	ldr	r2, [r3, #32]
 8008e12:	697b      	ldr	r3, [r7, #20]
 8008e14:	43db      	mvns	r3, r3
 8008e16:	401a      	ands	r2, r3
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	6a1a      	ldr	r2, [r3, #32]
 8008e20:	68bb      	ldr	r3, [r7, #8]
 8008e22:	f003 031f 	and.w	r3, r3, #31
 8008e26:	6879      	ldr	r1, [r7, #4]
 8008e28:	fa01 f303 	lsl.w	r3, r1, r3
 8008e2c:	431a      	orrs	r2, r3
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	621a      	str	r2, [r3, #32]
}
 8008e32:	bf00      	nop
 8008e34:	371c      	adds	r7, #28
 8008e36:	46bd      	mov	sp, r7
 8008e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e3c:	4770      	bx	lr
	...

08008e40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008e40:	b480      	push	{r7}
 8008e42:	b085      	sub	sp, #20
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	6078      	str	r0, [r7, #4]
 8008e48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008e50:	2b01      	cmp	r3, #1
 8008e52:	d101      	bne.n	8008e58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008e54:	2302      	movs	r3, #2
 8008e56:	e05a      	b.n	8008f0e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2201      	movs	r2, #1
 8008e5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	2202      	movs	r2, #2
 8008e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	685b      	ldr	r3, [r3, #4]
 8008e6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	689b      	ldr	r3, [r3, #8]
 8008e76:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008e80:	683b      	ldr	r3, [r7, #0]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	68fa      	ldr	r2, [r7, #12]
 8008e86:	4313      	orrs	r3, r2
 8008e88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	68fa      	ldr	r2, [r7, #12]
 8008e90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	4a21      	ldr	r2, [pc, #132]	; (8008f1c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008e98:	4293      	cmp	r3, r2
 8008e9a:	d022      	beq.n	8008ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ea4:	d01d      	beq.n	8008ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	4a1d      	ldr	r2, [pc, #116]	; (8008f20 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008eac:	4293      	cmp	r3, r2
 8008eae:	d018      	beq.n	8008ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	4a1b      	ldr	r2, [pc, #108]	; (8008f24 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008eb6:	4293      	cmp	r3, r2
 8008eb8:	d013      	beq.n	8008ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	4a1a      	ldr	r2, [pc, #104]	; (8008f28 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008ec0:	4293      	cmp	r3, r2
 8008ec2:	d00e      	beq.n	8008ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	4a18      	ldr	r2, [pc, #96]	; (8008f2c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008eca:	4293      	cmp	r3, r2
 8008ecc:	d009      	beq.n	8008ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	4a17      	ldr	r2, [pc, #92]	; (8008f30 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008ed4:	4293      	cmp	r3, r2
 8008ed6:	d004      	beq.n	8008ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	4a15      	ldr	r2, [pc, #84]	; (8008f34 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008ede:	4293      	cmp	r3, r2
 8008ee0:	d10c      	bne.n	8008efc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008ee2:	68bb      	ldr	r3, [r7, #8]
 8008ee4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008ee8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008eea:	683b      	ldr	r3, [r7, #0]
 8008eec:	685b      	ldr	r3, [r3, #4]
 8008eee:	68ba      	ldr	r2, [r7, #8]
 8008ef0:	4313      	orrs	r3, r2
 8008ef2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	68ba      	ldr	r2, [r7, #8]
 8008efa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	2201      	movs	r2, #1
 8008f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	2200      	movs	r2, #0
 8008f08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008f0c:	2300      	movs	r3, #0
}
 8008f0e:	4618      	mov	r0, r3
 8008f10:	3714      	adds	r7, #20
 8008f12:	46bd      	mov	sp, r7
 8008f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f18:	4770      	bx	lr
 8008f1a:	bf00      	nop
 8008f1c:	40010000 	.word	0x40010000
 8008f20:	40000400 	.word	0x40000400
 8008f24:	40000800 	.word	0x40000800
 8008f28:	40000c00 	.word	0x40000c00
 8008f2c:	40010400 	.word	0x40010400
 8008f30:	40014000 	.word	0x40014000
 8008f34:	40001800 	.word	0x40001800

08008f38 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008f38:	b480      	push	{r7}
 8008f3a:	b083      	sub	sp, #12
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008f40:	bf00      	nop
 8008f42:	370c      	adds	r7, #12
 8008f44:	46bd      	mov	sp, r7
 8008f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4a:	4770      	bx	lr

08008f4c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008f4c:	b480      	push	{r7}
 8008f4e:	b083      	sub	sp, #12
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008f54:	bf00      	nop
 8008f56:	370c      	adds	r7, #12
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5e:	4770      	bx	lr

08008f60 <atoi>:
 8008f60:	220a      	movs	r2, #10
 8008f62:	2100      	movs	r1, #0
 8008f64:	f000 b99e 	b.w	80092a4 <strtol>

08008f68 <__errno>:
 8008f68:	4b01      	ldr	r3, [pc, #4]	; (8008f70 <__errno+0x8>)
 8008f6a:	6818      	ldr	r0, [r3, #0]
 8008f6c:	4770      	bx	lr
 8008f6e:	bf00      	nop
 8008f70:	20000028 	.word	0x20000028

08008f74 <__libc_init_array>:
 8008f74:	b570      	push	{r4, r5, r6, lr}
 8008f76:	4e0d      	ldr	r6, [pc, #52]	; (8008fac <__libc_init_array+0x38>)
 8008f78:	4c0d      	ldr	r4, [pc, #52]	; (8008fb0 <__libc_init_array+0x3c>)
 8008f7a:	1ba4      	subs	r4, r4, r6
 8008f7c:	10a4      	asrs	r4, r4, #2
 8008f7e:	2500      	movs	r5, #0
 8008f80:	42a5      	cmp	r5, r4
 8008f82:	d109      	bne.n	8008f98 <__libc_init_array+0x24>
 8008f84:	4e0b      	ldr	r6, [pc, #44]	; (8008fb4 <__libc_init_array+0x40>)
 8008f86:	4c0c      	ldr	r4, [pc, #48]	; (8008fb8 <__libc_init_array+0x44>)
 8008f88:	f000 fcf4 	bl	8009974 <_init>
 8008f8c:	1ba4      	subs	r4, r4, r6
 8008f8e:	10a4      	asrs	r4, r4, #2
 8008f90:	2500      	movs	r5, #0
 8008f92:	42a5      	cmp	r5, r4
 8008f94:	d105      	bne.n	8008fa2 <__libc_init_array+0x2e>
 8008f96:	bd70      	pop	{r4, r5, r6, pc}
 8008f98:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008f9c:	4798      	blx	r3
 8008f9e:	3501      	adds	r5, #1
 8008fa0:	e7ee      	b.n	8008f80 <__libc_init_array+0xc>
 8008fa2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008fa6:	4798      	blx	r3
 8008fa8:	3501      	adds	r5, #1
 8008faa:	e7f2      	b.n	8008f92 <__libc_init_array+0x1e>
 8008fac:	08009b94 	.word	0x08009b94
 8008fb0:	08009b94 	.word	0x08009b94
 8008fb4:	08009b94 	.word	0x08009b94
 8008fb8:	08009b98 	.word	0x08009b98

08008fbc <malloc>:
 8008fbc:	4b02      	ldr	r3, [pc, #8]	; (8008fc8 <malloc+0xc>)
 8008fbe:	4601      	mov	r1, r0
 8008fc0:	6818      	ldr	r0, [r3, #0]
 8008fc2:	f000 b861 	b.w	8009088 <_malloc_r>
 8008fc6:	bf00      	nop
 8008fc8:	20000028 	.word	0x20000028

08008fcc <free>:
 8008fcc:	4b02      	ldr	r3, [pc, #8]	; (8008fd8 <free+0xc>)
 8008fce:	4601      	mov	r1, r0
 8008fd0:	6818      	ldr	r0, [r3, #0]
 8008fd2:	f000 b80b 	b.w	8008fec <_free_r>
 8008fd6:	bf00      	nop
 8008fd8:	20000028 	.word	0x20000028

08008fdc <memset>:
 8008fdc:	4402      	add	r2, r0
 8008fde:	4603      	mov	r3, r0
 8008fe0:	4293      	cmp	r3, r2
 8008fe2:	d100      	bne.n	8008fe6 <memset+0xa>
 8008fe4:	4770      	bx	lr
 8008fe6:	f803 1b01 	strb.w	r1, [r3], #1
 8008fea:	e7f9      	b.n	8008fe0 <memset+0x4>

08008fec <_free_r>:
 8008fec:	b538      	push	{r3, r4, r5, lr}
 8008fee:	4605      	mov	r5, r0
 8008ff0:	2900      	cmp	r1, #0
 8008ff2:	d045      	beq.n	8009080 <_free_r+0x94>
 8008ff4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ff8:	1f0c      	subs	r4, r1, #4
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	bfb8      	it	lt
 8008ffe:	18e4      	addlt	r4, r4, r3
 8009000:	f000 f97b 	bl	80092fa <__malloc_lock>
 8009004:	4a1f      	ldr	r2, [pc, #124]	; (8009084 <_free_r+0x98>)
 8009006:	6813      	ldr	r3, [r2, #0]
 8009008:	4610      	mov	r0, r2
 800900a:	b933      	cbnz	r3, 800901a <_free_r+0x2e>
 800900c:	6063      	str	r3, [r4, #4]
 800900e:	6014      	str	r4, [r2, #0]
 8009010:	4628      	mov	r0, r5
 8009012:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009016:	f000 b971 	b.w	80092fc <__malloc_unlock>
 800901a:	42a3      	cmp	r3, r4
 800901c:	d90c      	bls.n	8009038 <_free_r+0x4c>
 800901e:	6821      	ldr	r1, [r4, #0]
 8009020:	1862      	adds	r2, r4, r1
 8009022:	4293      	cmp	r3, r2
 8009024:	bf04      	itt	eq
 8009026:	681a      	ldreq	r2, [r3, #0]
 8009028:	685b      	ldreq	r3, [r3, #4]
 800902a:	6063      	str	r3, [r4, #4]
 800902c:	bf04      	itt	eq
 800902e:	1852      	addeq	r2, r2, r1
 8009030:	6022      	streq	r2, [r4, #0]
 8009032:	6004      	str	r4, [r0, #0]
 8009034:	e7ec      	b.n	8009010 <_free_r+0x24>
 8009036:	4613      	mov	r3, r2
 8009038:	685a      	ldr	r2, [r3, #4]
 800903a:	b10a      	cbz	r2, 8009040 <_free_r+0x54>
 800903c:	42a2      	cmp	r2, r4
 800903e:	d9fa      	bls.n	8009036 <_free_r+0x4a>
 8009040:	6819      	ldr	r1, [r3, #0]
 8009042:	1858      	adds	r0, r3, r1
 8009044:	42a0      	cmp	r0, r4
 8009046:	d10b      	bne.n	8009060 <_free_r+0x74>
 8009048:	6820      	ldr	r0, [r4, #0]
 800904a:	4401      	add	r1, r0
 800904c:	1858      	adds	r0, r3, r1
 800904e:	4282      	cmp	r2, r0
 8009050:	6019      	str	r1, [r3, #0]
 8009052:	d1dd      	bne.n	8009010 <_free_r+0x24>
 8009054:	6810      	ldr	r0, [r2, #0]
 8009056:	6852      	ldr	r2, [r2, #4]
 8009058:	605a      	str	r2, [r3, #4]
 800905a:	4401      	add	r1, r0
 800905c:	6019      	str	r1, [r3, #0]
 800905e:	e7d7      	b.n	8009010 <_free_r+0x24>
 8009060:	d902      	bls.n	8009068 <_free_r+0x7c>
 8009062:	230c      	movs	r3, #12
 8009064:	602b      	str	r3, [r5, #0]
 8009066:	e7d3      	b.n	8009010 <_free_r+0x24>
 8009068:	6820      	ldr	r0, [r4, #0]
 800906a:	1821      	adds	r1, r4, r0
 800906c:	428a      	cmp	r2, r1
 800906e:	bf04      	itt	eq
 8009070:	6811      	ldreq	r1, [r2, #0]
 8009072:	6852      	ldreq	r2, [r2, #4]
 8009074:	6062      	str	r2, [r4, #4]
 8009076:	bf04      	itt	eq
 8009078:	1809      	addeq	r1, r1, r0
 800907a:	6021      	streq	r1, [r4, #0]
 800907c:	605c      	str	r4, [r3, #4]
 800907e:	e7c7      	b.n	8009010 <_free_r+0x24>
 8009080:	bd38      	pop	{r3, r4, r5, pc}
 8009082:	bf00      	nop
 8009084:	200004e8 	.word	0x200004e8

08009088 <_malloc_r>:
 8009088:	b570      	push	{r4, r5, r6, lr}
 800908a:	1ccd      	adds	r5, r1, #3
 800908c:	f025 0503 	bic.w	r5, r5, #3
 8009090:	3508      	adds	r5, #8
 8009092:	2d0c      	cmp	r5, #12
 8009094:	bf38      	it	cc
 8009096:	250c      	movcc	r5, #12
 8009098:	2d00      	cmp	r5, #0
 800909a:	4606      	mov	r6, r0
 800909c:	db01      	blt.n	80090a2 <_malloc_r+0x1a>
 800909e:	42a9      	cmp	r1, r5
 80090a0:	d903      	bls.n	80090aa <_malloc_r+0x22>
 80090a2:	230c      	movs	r3, #12
 80090a4:	6033      	str	r3, [r6, #0]
 80090a6:	2000      	movs	r0, #0
 80090a8:	bd70      	pop	{r4, r5, r6, pc}
 80090aa:	f000 f926 	bl	80092fa <__malloc_lock>
 80090ae:	4a21      	ldr	r2, [pc, #132]	; (8009134 <_malloc_r+0xac>)
 80090b0:	6814      	ldr	r4, [r2, #0]
 80090b2:	4621      	mov	r1, r4
 80090b4:	b991      	cbnz	r1, 80090dc <_malloc_r+0x54>
 80090b6:	4c20      	ldr	r4, [pc, #128]	; (8009138 <_malloc_r+0xb0>)
 80090b8:	6823      	ldr	r3, [r4, #0]
 80090ba:	b91b      	cbnz	r3, 80090c4 <_malloc_r+0x3c>
 80090bc:	4630      	mov	r0, r6
 80090be:	f000 f83d 	bl	800913c <_sbrk_r>
 80090c2:	6020      	str	r0, [r4, #0]
 80090c4:	4629      	mov	r1, r5
 80090c6:	4630      	mov	r0, r6
 80090c8:	f000 f838 	bl	800913c <_sbrk_r>
 80090cc:	1c43      	adds	r3, r0, #1
 80090ce:	d124      	bne.n	800911a <_malloc_r+0x92>
 80090d0:	230c      	movs	r3, #12
 80090d2:	6033      	str	r3, [r6, #0]
 80090d4:	4630      	mov	r0, r6
 80090d6:	f000 f911 	bl	80092fc <__malloc_unlock>
 80090da:	e7e4      	b.n	80090a6 <_malloc_r+0x1e>
 80090dc:	680b      	ldr	r3, [r1, #0]
 80090de:	1b5b      	subs	r3, r3, r5
 80090e0:	d418      	bmi.n	8009114 <_malloc_r+0x8c>
 80090e2:	2b0b      	cmp	r3, #11
 80090e4:	d90f      	bls.n	8009106 <_malloc_r+0x7e>
 80090e6:	600b      	str	r3, [r1, #0]
 80090e8:	50cd      	str	r5, [r1, r3]
 80090ea:	18cc      	adds	r4, r1, r3
 80090ec:	4630      	mov	r0, r6
 80090ee:	f000 f905 	bl	80092fc <__malloc_unlock>
 80090f2:	f104 000b 	add.w	r0, r4, #11
 80090f6:	1d23      	adds	r3, r4, #4
 80090f8:	f020 0007 	bic.w	r0, r0, #7
 80090fc:	1ac3      	subs	r3, r0, r3
 80090fe:	d0d3      	beq.n	80090a8 <_malloc_r+0x20>
 8009100:	425a      	negs	r2, r3
 8009102:	50e2      	str	r2, [r4, r3]
 8009104:	e7d0      	b.n	80090a8 <_malloc_r+0x20>
 8009106:	428c      	cmp	r4, r1
 8009108:	684b      	ldr	r3, [r1, #4]
 800910a:	bf16      	itet	ne
 800910c:	6063      	strne	r3, [r4, #4]
 800910e:	6013      	streq	r3, [r2, #0]
 8009110:	460c      	movne	r4, r1
 8009112:	e7eb      	b.n	80090ec <_malloc_r+0x64>
 8009114:	460c      	mov	r4, r1
 8009116:	6849      	ldr	r1, [r1, #4]
 8009118:	e7cc      	b.n	80090b4 <_malloc_r+0x2c>
 800911a:	1cc4      	adds	r4, r0, #3
 800911c:	f024 0403 	bic.w	r4, r4, #3
 8009120:	42a0      	cmp	r0, r4
 8009122:	d005      	beq.n	8009130 <_malloc_r+0xa8>
 8009124:	1a21      	subs	r1, r4, r0
 8009126:	4630      	mov	r0, r6
 8009128:	f000 f808 	bl	800913c <_sbrk_r>
 800912c:	3001      	adds	r0, #1
 800912e:	d0cf      	beq.n	80090d0 <_malloc_r+0x48>
 8009130:	6025      	str	r5, [r4, #0]
 8009132:	e7db      	b.n	80090ec <_malloc_r+0x64>
 8009134:	200004e8 	.word	0x200004e8
 8009138:	200004ec 	.word	0x200004ec

0800913c <_sbrk_r>:
 800913c:	b538      	push	{r3, r4, r5, lr}
 800913e:	4c06      	ldr	r4, [pc, #24]	; (8009158 <_sbrk_r+0x1c>)
 8009140:	2300      	movs	r3, #0
 8009142:	4605      	mov	r5, r0
 8009144:	4608      	mov	r0, r1
 8009146:	6023      	str	r3, [r4, #0]
 8009148:	f7fc fefe 	bl	8005f48 <_sbrk>
 800914c:	1c43      	adds	r3, r0, #1
 800914e:	d102      	bne.n	8009156 <_sbrk_r+0x1a>
 8009150:	6823      	ldr	r3, [r4, #0]
 8009152:	b103      	cbz	r3, 8009156 <_sbrk_r+0x1a>
 8009154:	602b      	str	r3, [r5, #0]
 8009156:	bd38      	pop	{r3, r4, r5, pc}
 8009158:	20000c2c 	.word	0x20000c2c

0800915c <siprintf>:
 800915c:	b40e      	push	{r1, r2, r3}
 800915e:	b500      	push	{lr}
 8009160:	b09c      	sub	sp, #112	; 0x70
 8009162:	ab1d      	add	r3, sp, #116	; 0x74
 8009164:	9002      	str	r0, [sp, #8]
 8009166:	9006      	str	r0, [sp, #24]
 8009168:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800916c:	4809      	ldr	r0, [pc, #36]	; (8009194 <siprintf+0x38>)
 800916e:	9107      	str	r1, [sp, #28]
 8009170:	9104      	str	r1, [sp, #16]
 8009172:	4909      	ldr	r1, [pc, #36]	; (8009198 <siprintf+0x3c>)
 8009174:	f853 2b04 	ldr.w	r2, [r3], #4
 8009178:	9105      	str	r1, [sp, #20]
 800917a:	6800      	ldr	r0, [r0, #0]
 800917c:	9301      	str	r3, [sp, #4]
 800917e:	a902      	add	r1, sp, #8
 8009180:	f000 f918 	bl	80093b4 <_svfiprintf_r>
 8009184:	9b02      	ldr	r3, [sp, #8]
 8009186:	2200      	movs	r2, #0
 8009188:	701a      	strb	r2, [r3, #0]
 800918a:	b01c      	add	sp, #112	; 0x70
 800918c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009190:	b003      	add	sp, #12
 8009192:	4770      	bx	lr
 8009194:	20000028 	.word	0x20000028
 8009198:	ffff0208 	.word	0xffff0208

0800919c <strcpy>:
 800919c:	4603      	mov	r3, r0
 800919e:	f811 2b01 	ldrb.w	r2, [r1], #1
 80091a2:	f803 2b01 	strb.w	r2, [r3], #1
 80091a6:	2a00      	cmp	r2, #0
 80091a8:	d1f9      	bne.n	800919e <strcpy+0x2>
 80091aa:	4770      	bx	lr

080091ac <_strtol_l.isra.0>:
 80091ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091b0:	4680      	mov	r8, r0
 80091b2:	4689      	mov	r9, r1
 80091b4:	4692      	mov	sl, r2
 80091b6:	461e      	mov	r6, r3
 80091b8:	460f      	mov	r7, r1
 80091ba:	463d      	mov	r5, r7
 80091bc:	9808      	ldr	r0, [sp, #32]
 80091be:	f815 4b01 	ldrb.w	r4, [r5], #1
 80091c2:	f000 f885 	bl	80092d0 <__locale_ctype_ptr_l>
 80091c6:	4420      	add	r0, r4
 80091c8:	7843      	ldrb	r3, [r0, #1]
 80091ca:	f013 0308 	ands.w	r3, r3, #8
 80091ce:	d132      	bne.n	8009236 <_strtol_l.isra.0+0x8a>
 80091d0:	2c2d      	cmp	r4, #45	; 0x2d
 80091d2:	d132      	bne.n	800923a <_strtol_l.isra.0+0x8e>
 80091d4:	787c      	ldrb	r4, [r7, #1]
 80091d6:	1cbd      	adds	r5, r7, #2
 80091d8:	2201      	movs	r2, #1
 80091da:	2e00      	cmp	r6, #0
 80091dc:	d05d      	beq.n	800929a <_strtol_l.isra.0+0xee>
 80091de:	2e10      	cmp	r6, #16
 80091e0:	d109      	bne.n	80091f6 <_strtol_l.isra.0+0x4a>
 80091e2:	2c30      	cmp	r4, #48	; 0x30
 80091e4:	d107      	bne.n	80091f6 <_strtol_l.isra.0+0x4a>
 80091e6:	782b      	ldrb	r3, [r5, #0]
 80091e8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80091ec:	2b58      	cmp	r3, #88	; 0x58
 80091ee:	d14f      	bne.n	8009290 <_strtol_l.isra.0+0xe4>
 80091f0:	786c      	ldrb	r4, [r5, #1]
 80091f2:	2610      	movs	r6, #16
 80091f4:	3502      	adds	r5, #2
 80091f6:	2a00      	cmp	r2, #0
 80091f8:	bf14      	ite	ne
 80091fa:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80091fe:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8009202:	2700      	movs	r7, #0
 8009204:	fbb1 fcf6 	udiv	ip, r1, r6
 8009208:	4638      	mov	r0, r7
 800920a:	fb06 1e1c 	mls	lr, r6, ip, r1
 800920e:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8009212:	2b09      	cmp	r3, #9
 8009214:	d817      	bhi.n	8009246 <_strtol_l.isra.0+0x9a>
 8009216:	461c      	mov	r4, r3
 8009218:	42a6      	cmp	r6, r4
 800921a:	dd23      	ble.n	8009264 <_strtol_l.isra.0+0xb8>
 800921c:	1c7b      	adds	r3, r7, #1
 800921e:	d007      	beq.n	8009230 <_strtol_l.isra.0+0x84>
 8009220:	4584      	cmp	ip, r0
 8009222:	d31c      	bcc.n	800925e <_strtol_l.isra.0+0xb2>
 8009224:	d101      	bne.n	800922a <_strtol_l.isra.0+0x7e>
 8009226:	45a6      	cmp	lr, r4
 8009228:	db19      	blt.n	800925e <_strtol_l.isra.0+0xb2>
 800922a:	fb00 4006 	mla	r0, r0, r6, r4
 800922e:	2701      	movs	r7, #1
 8009230:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009234:	e7eb      	b.n	800920e <_strtol_l.isra.0+0x62>
 8009236:	462f      	mov	r7, r5
 8009238:	e7bf      	b.n	80091ba <_strtol_l.isra.0+0xe>
 800923a:	2c2b      	cmp	r4, #43	; 0x2b
 800923c:	bf04      	itt	eq
 800923e:	1cbd      	addeq	r5, r7, #2
 8009240:	787c      	ldrbeq	r4, [r7, #1]
 8009242:	461a      	mov	r2, r3
 8009244:	e7c9      	b.n	80091da <_strtol_l.isra.0+0x2e>
 8009246:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800924a:	2b19      	cmp	r3, #25
 800924c:	d801      	bhi.n	8009252 <_strtol_l.isra.0+0xa6>
 800924e:	3c37      	subs	r4, #55	; 0x37
 8009250:	e7e2      	b.n	8009218 <_strtol_l.isra.0+0x6c>
 8009252:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8009256:	2b19      	cmp	r3, #25
 8009258:	d804      	bhi.n	8009264 <_strtol_l.isra.0+0xb8>
 800925a:	3c57      	subs	r4, #87	; 0x57
 800925c:	e7dc      	b.n	8009218 <_strtol_l.isra.0+0x6c>
 800925e:	f04f 37ff 	mov.w	r7, #4294967295
 8009262:	e7e5      	b.n	8009230 <_strtol_l.isra.0+0x84>
 8009264:	1c7b      	adds	r3, r7, #1
 8009266:	d108      	bne.n	800927a <_strtol_l.isra.0+0xce>
 8009268:	2322      	movs	r3, #34	; 0x22
 800926a:	f8c8 3000 	str.w	r3, [r8]
 800926e:	4608      	mov	r0, r1
 8009270:	f1ba 0f00 	cmp.w	sl, #0
 8009274:	d107      	bne.n	8009286 <_strtol_l.isra.0+0xda>
 8009276:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800927a:	b102      	cbz	r2, 800927e <_strtol_l.isra.0+0xd2>
 800927c:	4240      	negs	r0, r0
 800927e:	f1ba 0f00 	cmp.w	sl, #0
 8009282:	d0f8      	beq.n	8009276 <_strtol_l.isra.0+0xca>
 8009284:	b10f      	cbz	r7, 800928a <_strtol_l.isra.0+0xde>
 8009286:	f105 39ff 	add.w	r9, r5, #4294967295
 800928a:	f8ca 9000 	str.w	r9, [sl]
 800928e:	e7f2      	b.n	8009276 <_strtol_l.isra.0+0xca>
 8009290:	2430      	movs	r4, #48	; 0x30
 8009292:	2e00      	cmp	r6, #0
 8009294:	d1af      	bne.n	80091f6 <_strtol_l.isra.0+0x4a>
 8009296:	2608      	movs	r6, #8
 8009298:	e7ad      	b.n	80091f6 <_strtol_l.isra.0+0x4a>
 800929a:	2c30      	cmp	r4, #48	; 0x30
 800929c:	d0a3      	beq.n	80091e6 <_strtol_l.isra.0+0x3a>
 800929e:	260a      	movs	r6, #10
 80092a0:	e7a9      	b.n	80091f6 <_strtol_l.isra.0+0x4a>
	...

080092a4 <strtol>:
 80092a4:	4b08      	ldr	r3, [pc, #32]	; (80092c8 <strtol+0x24>)
 80092a6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80092a8:	681c      	ldr	r4, [r3, #0]
 80092aa:	4d08      	ldr	r5, [pc, #32]	; (80092cc <strtol+0x28>)
 80092ac:	6a23      	ldr	r3, [r4, #32]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	bf08      	it	eq
 80092b2:	462b      	moveq	r3, r5
 80092b4:	9300      	str	r3, [sp, #0]
 80092b6:	4613      	mov	r3, r2
 80092b8:	460a      	mov	r2, r1
 80092ba:	4601      	mov	r1, r0
 80092bc:	4620      	mov	r0, r4
 80092be:	f7ff ff75 	bl	80091ac <_strtol_l.isra.0>
 80092c2:	b003      	add	sp, #12
 80092c4:	bd30      	pop	{r4, r5, pc}
 80092c6:	bf00      	nop
 80092c8:	20000028 	.word	0x20000028
 80092cc:	2000008c 	.word	0x2000008c

080092d0 <__locale_ctype_ptr_l>:
 80092d0:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80092d4:	4770      	bx	lr

080092d6 <__ascii_mbtowc>:
 80092d6:	b082      	sub	sp, #8
 80092d8:	b901      	cbnz	r1, 80092dc <__ascii_mbtowc+0x6>
 80092da:	a901      	add	r1, sp, #4
 80092dc:	b142      	cbz	r2, 80092f0 <__ascii_mbtowc+0x1a>
 80092de:	b14b      	cbz	r3, 80092f4 <__ascii_mbtowc+0x1e>
 80092e0:	7813      	ldrb	r3, [r2, #0]
 80092e2:	600b      	str	r3, [r1, #0]
 80092e4:	7812      	ldrb	r2, [r2, #0]
 80092e6:	1c10      	adds	r0, r2, #0
 80092e8:	bf18      	it	ne
 80092ea:	2001      	movne	r0, #1
 80092ec:	b002      	add	sp, #8
 80092ee:	4770      	bx	lr
 80092f0:	4610      	mov	r0, r2
 80092f2:	e7fb      	b.n	80092ec <__ascii_mbtowc+0x16>
 80092f4:	f06f 0001 	mvn.w	r0, #1
 80092f8:	e7f8      	b.n	80092ec <__ascii_mbtowc+0x16>

080092fa <__malloc_lock>:
 80092fa:	4770      	bx	lr

080092fc <__malloc_unlock>:
 80092fc:	4770      	bx	lr

080092fe <__ssputs_r>:
 80092fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009302:	688e      	ldr	r6, [r1, #8]
 8009304:	429e      	cmp	r6, r3
 8009306:	4682      	mov	sl, r0
 8009308:	460c      	mov	r4, r1
 800930a:	4690      	mov	r8, r2
 800930c:	4699      	mov	r9, r3
 800930e:	d837      	bhi.n	8009380 <__ssputs_r+0x82>
 8009310:	898a      	ldrh	r2, [r1, #12]
 8009312:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009316:	d031      	beq.n	800937c <__ssputs_r+0x7e>
 8009318:	6825      	ldr	r5, [r4, #0]
 800931a:	6909      	ldr	r1, [r1, #16]
 800931c:	1a6f      	subs	r7, r5, r1
 800931e:	6965      	ldr	r5, [r4, #20]
 8009320:	2302      	movs	r3, #2
 8009322:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009326:	fb95 f5f3 	sdiv	r5, r5, r3
 800932a:	f109 0301 	add.w	r3, r9, #1
 800932e:	443b      	add	r3, r7
 8009330:	429d      	cmp	r5, r3
 8009332:	bf38      	it	cc
 8009334:	461d      	movcc	r5, r3
 8009336:	0553      	lsls	r3, r2, #21
 8009338:	d530      	bpl.n	800939c <__ssputs_r+0x9e>
 800933a:	4629      	mov	r1, r5
 800933c:	f7ff fea4 	bl	8009088 <_malloc_r>
 8009340:	4606      	mov	r6, r0
 8009342:	b950      	cbnz	r0, 800935a <__ssputs_r+0x5c>
 8009344:	230c      	movs	r3, #12
 8009346:	f8ca 3000 	str.w	r3, [sl]
 800934a:	89a3      	ldrh	r3, [r4, #12]
 800934c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009350:	81a3      	strh	r3, [r4, #12]
 8009352:	f04f 30ff 	mov.w	r0, #4294967295
 8009356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800935a:	463a      	mov	r2, r7
 800935c:	6921      	ldr	r1, [r4, #16]
 800935e:	f000 fab6 	bl	80098ce <memcpy>
 8009362:	89a3      	ldrh	r3, [r4, #12]
 8009364:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009368:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800936c:	81a3      	strh	r3, [r4, #12]
 800936e:	6126      	str	r6, [r4, #16]
 8009370:	6165      	str	r5, [r4, #20]
 8009372:	443e      	add	r6, r7
 8009374:	1bed      	subs	r5, r5, r7
 8009376:	6026      	str	r6, [r4, #0]
 8009378:	60a5      	str	r5, [r4, #8]
 800937a:	464e      	mov	r6, r9
 800937c:	454e      	cmp	r6, r9
 800937e:	d900      	bls.n	8009382 <__ssputs_r+0x84>
 8009380:	464e      	mov	r6, r9
 8009382:	4632      	mov	r2, r6
 8009384:	4641      	mov	r1, r8
 8009386:	6820      	ldr	r0, [r4, #0]
 8009388:	f000 faac 	bl	80098e4 <memmove>
 800938c:	68a3      	ldr	r3, [r4, #8]
 800938e:	1b9b      	subs	r3, r3, r6
 8009390:	60a3      	str	r3, [r4, #8]
 8009392:	6823      	ldr	r3, [r4, #0]
 8009394:	441e      	add	r6, r3
 8009396:	6026      	str	r6, [r4, #0]
 8009398:	2000      	movs	r0, #0
 800939a:	e7dc      	b.n	8009356 <__ssputs_r+0x58>
 800939c:	462a      	mov	r2, r5
 800939e:	f000 faba 	bl	8009916 <_realloc_r>
 80093a2:	4606      	mov	r6, r0
 80093a4:	2800      	cmp	r0, #0
 80093a6:	d1e2      	bne.n	800936e <__ssputs_r+0x70>
 80093a8:	6921      	ldr	r1, [r4, #16]
 80093aa:	4650      	mov	r0, sl
 80093ac:	f7ff fe1e 	bl	8008fec <_free_r>
 80093b0:	e7c8      	b.n	8009344 <__ssputs_r+0x46>
	...

080093b4 <_svfiprintf_r>:
 80093b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093b8:	461d      	mov	r5, r3
 80093ba:	898b      	ldrh	r3, [r1, #12]
 80093bc:	061f      	lsls	r7, r3, #24
 80093be:	b09d      	sub	sp, #116	; 0x74
 80093c0:	4680      	mov	r8, r0
 80093c2:	460c      	mov	r4, r1
 80093c4:	4616      	mov	r6, r2
 80093c6:	d50f      	bpl.n	80093e8 <_svfiprintf_r+0x34>
 80093c8:	690b      	ldr	r3, [r1, #16]
 80093ca:	b96b      	cbnz	r3, 80093e8 <_svfiprintf_r+0x34>
 80093cc:	2140      	movs	r1, #64	; 0x40
 80093ce:	f7ff fe5b 	bl	8009088 <_malloc_r>
 80093d2:	6020      	str	r0, [r4, #0]
 80093d4:	6120      	str	r0, [r4, #16]
 80093d6:	b928      	cbnz	r0, 80093e4 <_svfiprintf_r+0x30>
 80093d8:	230c      	movs	r3, #12
 80093da:	f8c8 3000 	str.w	r3, [r8]
 80093de:	f04f 30ff 	mov.w	r0, #4294967295
 80093e2:	e0c8      	b.n	8009576 <_svfiprintf_r+0x1c2>
 80093e4:	2340      	movs	r3, #64	; 0x40
 80093e6:	6163      	str	r3, [r4, #20]
 80093e8:	2300      	movs	r3, #0
 80093ea:	9309      	str	r3, [sp, #36]	; 0x24
 80093ec:	2320      	movs	r3, #32
 80093ee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80093f2:	2330      	movs	r3, #48	; 0x30
 80093f4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80093f8:	9503      	str	r5, [sp, #12]
 80093fa:	f04f 0b01 	mov.w	fp, #1
 80093fe:	4637      	mov	r7, r6
 8009400:	463d      	mov	r5, r7
 8009402:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009406:	b10b      	cbz	r3, 800940c <_svfiprintf_r+0x58>
 8009408:	2b25      	cmp	r3, #37	; 0x25
 800940a:	d13e      	bne.n	800948a <_svfiprintf_r+0xd6>
 800940c:	ebb7 0a06 	subs.w	sl, r7, r6
 8009410:	d00b      	beq.n	800942a <_svfiprintf_r+0x76>
 8009412:	4653      	mov	r3, sl
 8009414:	4632      	mov	r2, r6
 8009416:	4621      	mov	r1, r4
 8009418:	4640      	mov	r0, r8
 800941a:	f7ff ff70 	bl	80092fe <__ssputs_r>
 800941e:	3001      	adds	r0, #1
 8009420:	f000 80a4 	beq.w	800956c <_svfiprintf_r+0x1b8>
 8009424:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009426:	4453      	add	r3, sl
 8009428:	9309      	str	r3, [sp, #36]	; 0x24
 800942a:	783b      	ldrb	r3, [r7, #0]
 800942c:	2b00      	cmp	r3, #0
 800942e:	f000 809d 	beq.w	800956c <_svfiprintf_r+0x1b8>
 8009432:	2300      	movs	r3, #0
 8009434:	f04f 32ff 	mov.w	r2, #4294967295
 8009438:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800943c:	9304      	str	r3, [sp, #16]
 800943e:	9307      	str	r3, [sp, #28]
 8009440:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009444:	931a      	str	r3, [sp, #104]	; 0x68
 8009446:	462f      	mov	r7, r5
 8009448:	2205      	movs	r2, #5
 800944a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800944e:	4850      	ldr	r0, [pc, #320]	; (8009590 <_svfiprintf_r+0x1dc>)
 8009450:	f7f6 fed6 	bl	8000200 <memchr>
 8009454:	9b04      	ldr	r3, [sp, #16]
 8009456:	b9d0      	cbnz	r0, 800948e <_svfiprintf_r+0xda>
 8009458:	06d9      	lsls	r1, r3, #27
 800945a:	bf44      	itt	mi
 800945c:	2220      	movmi	r2, #32
 800945e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009462:	071a      	lsls	r2, r3, #28
 8009464:	bf44      	itt	mi
 8009466:	222b      	movmi	r2, #43	; 0x2b
 8009468:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800946c:	782a      	ldrb	r2, [r5, #0]
 800946e:	2a2a      	cmp	r2, #42	; 0x2a
 8009470:	d015      	beq.n	800949e <_svfiprintf_r+0xea>
 8009472:	9a07      	ldr	r2, [sp, #28]
 8009474:	462f      	mov	r7, r5
 8009476:	2000      	movs	r0, #0
 8009478:	250a      	movs	r5, #10
 800947a:	4639      	mov	r1, r7
 800947c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009480:	3b30      	subs	r3, #48	; 0x30
 8009482:	2b09      	cmp	r3, #9
 8009484:	d94d      	bls.n	8009522 <_svfiprintf_r+0x16e>
 8009486:	b1b8      	cbz	r0, 80094b8 <_svfiprintf_r+0x104>
 8009488:	e00f      	b.n	80094aa <_svfiprintf_r+0xf6>
 800948a:	462f      	mov	r7, r5
 800948c:	e7b8      	b.n	8009400 <_svfiprintf_r+0x4c>
 800948e:	4a40      	ldr	r2, [pc, #256]	; (8009590 <_svfiprintf_r+0x1dc>)
 8009490:	1a80      	subs	r0, r0, r2
 8009492:	fa0b f000 	lsl.w	r0, fp, r0
 8009496:	4318      	orrs	r0, r3
 8009498:	9004      	str	r0, [sp, #16]
 800949a:	463d      	mov	r5, r7
 800949c:	e7d3      	b.n	8009446 <_svfiprintf_r+0x92>
 800949e:	9a03      	ldr	r2, [sp, #12]
 80094a0:	1d11      	adds	r1, r2, #4
 80094a2:	6812      	ldr	r2, [r2, #0]
 80094a4:	9103      	str	r1, [sp, #12]
 80094a6:	2a00      	cmp	r2, #0
 80094a8:	db01      	blt.n	80094ae <_svfiprintf_r+0xfa>
 80094aa:	9207      	str	r2, [sp, #28]
 80094ac:	e004      	b.n	80094b8 <_svfiprintf_r+0x104>
 80094ae:	4252      	negs	r2, r2
 80094b0:	f043 0302 	orr.w	r3, r3, #2
 80094b4:	9207      	str	r2, [sp, #28]
 80094b6:	9304      	str	r3, [sp, #16]
 80094b8:	783b      	ldrb	r3, [r7, #0]
 80094ba:	2b2e      	cmp	r3, #46	; 0x2e
 80094bc:	d10c      	bne.n	80094d8 <_svfiprintf_r+0x124>
 80094be:	787b      	ldrb	r3, [r7, #1]
 80094c0:	2b2a      	cmp	r3, #42	; 0x2a
 80094c2:	d133      	bne.n	800952c <_svfiprintf_r+0x178>
 80094c4:	9b03      	ldr	r3, [sp, #12]
 80094c6:	1d1a      	adds	r2, r3, #4
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	9203      	str	r2, [sp, #12]
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	bfb8      	it	lt
 80094d0:	f04f 33ff 	movlt.w	r3, #4294967295
 80094d4:	3702      	adds	r7, #2
 80094d6:	9305      	str	r3, [sp, #20]
 80094d8:	4d2e      	ldr	r5, [pc, #184]	; (8009594 <_svfiprintf_r+0x1e0>)
 80094da:	7839      	ldrb	r1, [r7, #0]
 80094dc:	2203      	movs	r2, #3
 80094de:	4628      	mov	r0, r5
 80094e0:	f7f6 fe8e 	bl	8000200 <memchr>
 80094e4:	b138      	cbz	r0, 80094f6 <_svfiprintf_r+0x142>
 80094e6:	2340      	movs	r3, #64	; 0x40
 80094e8:	1b40      	subs	r0, r0, r5
 80094ea:	fa03 f000 	lsl.w	r0, r3, r0
 80094ee:	9b04      	ldr	r3, [sp, #16]
 80094f0:	4303      	orrs	r3, r0
 80094f2:	3701      	adds	r7, #1
 80094f4:	9304      	str	r3, [sp, #16]
 80094f6:	7839      	ldrb	r1, [r7, #0]
 80094f8:	4827      	ldr	r0, [pc, #156]	; (8009598 <_svfiprintf_r+0x1e4>)
 80094fa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80094fe:	2206      	movs	r2, #6
 8009500:	1c7e      	adds	r6, r7, #1
 8009502:	f7f6 fe7d 	bl	8000200 <memchr>
 8009506:	2800      	cmp	r0, #0
 8009508:	d038      	beq.n	800957c <_svfiprintf_r+0x1c8>
 800950a:	4b24      	ldr	r3, [pc, #144]	; (800959c <_svfiprintf_r+0x1e8>)
 800950c:	bb13      	cbnz	r3, 8009554 <_svfiprintf_r+0x1a0>
 800950e:	9b03      	ldr	r3, [sp, #12]
 8009510:	3307      	adds	r3, #7
 8009512:	f023 0307 	bic.w	r3, r3, #7
 8009516:	3308      	adds	r3, #8
 8009518:	9303      	str	r3, [sp, #12]
 800951a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800951c:	444b      	add	r3, r9
 800951e:	9309      	str	r3, [sp, #36]	; 0x24
 8009520:	e76d      	b.n	80093fe <_svfiprintf_r+0x4a>
 8009522:	fb05 3202 	mla	r2, r5, r2, r3
 8009526:	2001      	movs	r0, #1
 8009528:	460f      	mov	r7, r1
 800952a:	e7a6      	b.n	800947a <_svfiprintf_r+0xc6>
 800952c:	2300      	movs	r3, #0
 800952e:	3701      	adds	r7, #1
 8009530:	9305      	str	r3, [sp, #20]
 8009532:	4619      	mov	r1, r3
 8009534:	250a      	movs	r5, #10
 8009536:	4638      	mov	r0, r7
 8009538:	f810 2b01 	ldrb.w	r2, [r0], #1
 800953c:	3a30      	subs	r2, #48	; 0x30
 800953e:	2a09      	cmp	r2, #9
 8009540:	d903      	bls.n	800954a <_svfiprintf_r+0x196>
 8009542:	2b00      	cmp	r3, #0
 8009544:	d0c8      	beq.n	80094d8 <_svfiprintf_r+0x124>
 8009546:	9105      	str	r1, [sp, #20]
 8009548:	e7c6      	b.n	80094d8 <_svfiprintf_r+0x124>
 800954a:	fb05 2101 	mla	r1, r5, r1, r2
 800954e:	2301      	movs	r3, #1
 8009550:	4607      	mov	r7, r0
 8009552:	e7f0      	b.n	8009536 <_svfiprintf_r+0x182>
 8009554:	ab03      	add	r3, sp, #12
 8009556:	9300      	str	r3, [sp, #0]
 8009558:	4622      	mov	r2, r4
 800955a:	4b11      	ldr	r3, [pc, #68]	; (80095a0 <_svfiprintf_r+0x1ec>)
 800955c:	a904      	add	r1, sp, #16
 800955e:	4640      	mov	r0, r8
 8009560:	f3af 8000 	nop.w
 8009564:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009568:	4681      	mov	r9, r0
 800956a:	d1d6      	bne.n	800951a <_svfiprintf_r+0x166>
 800956c:	89a3      	ldrh	r3, [r4, #12]
 800956e:	065b      	lsls	r3, r3, #25
 8009570:	f53f af35 	bmi.w	80093de <_svfiprintf_r+0x2a>
 8009574:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009576:	b01d      	add	sp, #116	; 0x74
 8009578:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800957c:	ab03      	add	r3, sp, #12
 800957e:	9300      	str	r3, [sp, #0]
 8009580:	4622      	mov	r2, r4
 8009582:	4b07      	ldr	r3, [pc, #28]	; (80095a0 <_svfiprintf_r+0x1ec>)
 8009584:	a904      	add	r1, sp, #16
 8009586:	4640      	mov	r0, r8
 8009588:	f000 f882 	bl	8009690 <_printf_i>
 800958c:	e7ea      	b.n	8009564 <_svfiprintf_r+0x1b0>
 800958e:	bf00      	nop
 8009590:	08009a56 	.word	0x08009a56
 8009594:	08009a5c 	.word	0x08009a5c
 8009598:	08009a60 	.word	0x08009a60
 800959c:	00000000 	.word	0x00000000
 80095a0:	080092ff 	.word	0x080092ff

080095a4 <_printf_common>:
 80095a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095a8:	4691      	mov	r9, r2
 80095aa:	461f      	mov	r7, r3
 80095ac:	688a      	ldr	r2, [r1, #8]
 80095ae:	690b      	ldr	r3, [r1, #16]
 80095b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80095b4:	4293      	cmp	r3, r2
 80095b6:	bfb8      	it	lt
 80095b8:	4613      	movlt	r3, r2
 80095ba:	f8c9 3000 	str.w	r3, [r9]
 80095be:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80095c2:	4606      	mov	r6, r0
 80095c4:	460c      	mov	r4, r1
 80095c6:	b112      	cbz	r2, 80095ce <_printf_common+0x2a>
 80095c8:	3301      	adds	r3, #1
 80095ca:	f8c9 3000 	str.w	r3, [r9]
 80095ce:	6823      	ldr	r3, [r4, #0]
 80095d0:	0699      	lsls	r1, r3, #26
 80095d2:	bf42      	ittt	mi
 80095d4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80095d8:	3302      	addmi	r3, #2
 80095da:	f8c9 3000 	strmi.w	r3, [r9]
 80095de:	6825      	ldr	r5, [r4, #0]
 80095e0:	f015 0506 	ands.w	r5, r5, #6
 80095e4:	d107      	bne.n	80095f6 <_printf_common+0x52>
 80095e6:	f104 0a19 	add.w	sl, r4, #25
 80095ea:	68e3      	ldr	r3, [r4, #12]
 80095ec:	f8d9 2000 	ldr.w	r2, [r9]
 80095f0:	1a9b      	subs	r3, r3, r2
 80095f2:	42ab      	cmp	r3, r5
 80095f4:	dc28      	bgt.n	8009648 <_printf_common+0xa4>
 80095f6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80095fa:	6822      	ldr	r2, [r4, #0]
 80095fc:	3300      	adds	r3, #0
 80095fe:	bf18      	it	ne
 8009600:	2301      	movne	r3, #1
 8009602:	0692      	lsls	r2, r2, #26
 8009604:	d42d      	bmi.n	8009662 <_printf_common+0xbe>
 8009606:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800960a:	4639      	mov	r1, r7
 800960c:	4630      	mov	r0, r6
 800960e:	47c0      	blx	r8
 8009610:	3001      	adds	r0, #1
 8009612:	d020      	beq.n	8009656 <_printf_common+0xb2>
 8009614:	6823      	ldr	r3, [r4, #0]
 8009616:	68e5      	ldr	r5, [r4, #12]
 8009618:	f8d9 2000 	ldr.w	r2, [r9]
 800961c:	f003 0306 	and.w	r3, r3, #6
 8009620:	2b04      	cmp	r3, #4
 8009622:	bf08      	it	eq
 8009624:	1aad      	subeq	r5, r5, r2
 8009626:	68a3      	ldr	r3, [r4, #8]
 8009628:	6922      	ldr	r2, [r4, #16]
 800962a:	bf0c      	ite	eq
 800962c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009630:	2500      	movne	r5, #0
 8009632:	4293      	cmp	r3, r2
 8009634:	bfc4      	itt	gt
 8009636:	1a9b      	subgt	r3, r3, r2
 8009638:	18ed      	addgt	r5, r5, r3
 800963a:	f04f 0900 	mov.w	r9, #0
 800963e:	341a      	adds	r4, #26
 8009640:	454d      	cmp	r5, r9
 8009642:	d11a      	bne.n	800967a <_printf_common+0xd6>
 8009644:	2000      	movs	r0, #0
 8009646:	e008      	b.n	800965a <_printf_common+0xb6>
 8009648:	2301      	movs	r3, #1
 800964a:	4652      	mov	r2, sl
 800964c:	4639      	mov	r1, r7
 800964e:	4630      	mov	r0, r6
 8009650:	47c0      	blx	r8
 8009652:	3001      	adds	r0, #1
 8009654:	d103      	bne.n	800965e <_printf_common+0xba>
 8009656:	f04f 30ff 	mov.w	r0, #4294967295
 800965a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800965e:	3501      	adds	r5, #1
 8009660:	e7c3      	b.n	80095ea <_printf_common+0x46>
 8009662:	18e1      	adds	r1, r4, r3
 8009664:	1c5a      	adds	r2, r3, #1
 8009666:	2030      	movs	r0, #48	; 0x30
 8009668:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800966c:	4422      	add	r2, r4
 800966e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009672:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009676:	3302      	adds	r3, #2
 8009678:	e7c5      	b.n	8009606 <_printf_common+0x62>
 800967a:	2301      	movs	r3, #1
 800967c:	4622      	mov	r2, r4
 800967e:	4639      	mov	r1, r7
 8009680:	4630      	mov	r0, r6
 8009682:	47c0      	blx	r8
 8009684:	3001      	adds	r0, #1
 8009686:	d0e6      	beq.n	8009656 <_printf_common+0xb2>
 8009688:	f109 0901 	add.w	r9, r9, #1
 800968c:	e7d8      	b.n	8009640 <_printf_common+0x9c>
	...

08009690 <_printf_i>:
 8009690:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009694:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8009698:	460c      	mov	r4, r1
 800969a:	7e09      	ldrb	r1, [r1, #24]
 800969c:	b085      	sub	sp, #20
 800969e:	296e      	cmp	r1, #110	; 0x6e
 80096a0:	4617      	mov	r7, r2
 80096a2:	4606      	mov	r6, r0
 80096a4:	4698      	mov	r8, r3
 80096a6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80096a8:	f000 80b3 	beq.w	8009812 <_printf_i+0x182>
 80096ac:	d822      	bhi.n	80096f4 <_printf_i+0x64>
 80096ae:	2963      	cmp	r1, #99	; 0x63
 80096b0:	d036      	beq.n	8009720 <_printf_i+0x90>
 80096b2:	d80a      	bhi.n	80096ca <_printf_i+0x3a>
 80096b4:	2900      	cmp	r1, #0
 80096b6:	f000 80b9 	beq.w	800982c <_printf_i+0x19c>
 80096ba:	2958      	cmp	r1, #88	; 0x58
 80096bc:	f000 8083 	beq.w	80097c6 <_printf_i+0x136>
 80096c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80096c4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80096c8:	e032      	b.n	8009730 <_printf_i+0xa0>
 80096ca:	2964      	cmp	r1, #100	; 0x64
 80096cc:	d001      	beq.n	80096d2 <_printf_i+0x42>
 80096ce:	2969      	cmp	r1, #105	; 0x69
 80096d0:	d1f6      	bne.n	80096c0 <_printf_i+0x30>
 80096d2:	6820      	ldr	r0, [r4, #0]
 80096d4:	6813      	ldr	r3, [r2, #0]
 80096d6:	0605      	lsls	r5, r0, #24
 80096d8:	f103 0104 	add.w	r1, r3, #4
 80096dc:	d52a      	bpl.n	8009734 <_printf_i+0xa4>
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	6011      	str	r1, [r2, #0]
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	da03      	bge.n	80096ee <_printf_i+0x5e>
 80096e6:	222d      	movs	r2, #45	; 0x2d
 80096e8:	425b      	negs	r3, r3
 80096ea:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80096ee:	486f      	ldr	r0, [pc, #444]	; (80098ac <_printf_i+0x21c>)
 80096f0:	220a      	movs	r2, #10
 80096f2:	e039      	b.n	8009768 <_printf_i+0xd8>
 80096f4:	2973      	cmp	r1, #115	; 0x73
 80096f6:	f000 809d 	beq.w	8009834 <_printf_i+0x1a4>
 80096fa:	d808      	bhi.n	800970e <_printf_i+0x7e>
 80096fc:	296f      	cmp	r1, #111	; 0x6f
 80096fe:	d020      	beq.n	8009742 <_printf_i+0xb2>
 8009700:	2970      	cmp	r1, #112	; 0x70
 8009702:	d1dd      	bne.n	80096c0 <_printf_i+0x30>
 8009704:	6823      	ldr	r3, [r4, #0]
 8009706:	f043 0320 	orr.w	r3, r3, #32
 800970a:	6023      	str	r3, [r4, #0]
 800970c:	e003      	b.n	8009716 <_printf_i+0x86>
 800970e:	2975      	cmp	r1, #117	; 0x75
 8009710:	d017      	beq.n	8009742 <_printf_i+0xb2>
 8009712:	2978      	cmp	r1, #120	; 0x78
 8009714:	d1d4      	bne.n	80096c0 <_printf_i+0x30>
 8009716:	2378      	movs	r3, #120	; 0x78
 8009718:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800971c:	4864      	ldr	r0, [pc, #400]	; (80098b0 <_printf_i+0x220>)
 800971e:	e055      	b.n	80097cc <_printf_i+0x13c>
 8009720:	6813      	ldr	r3, [r2, #0]
 8009722:	1d19      	adds	r1, r3, #4
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	6011      	str	r1, [r2, #0]
 8009728:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800972c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009730:	2301      	movs	r3, #1
 8009732:	e08c      	b.n	800984e <_printf_i+0x1be>
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	6011      	str	r1, [r2, #0]
 8009738:	f010 0f40 	tst.w	r0, #64	; 0x40
 800973c:	bf18      	it	ne
 800973e:	b21b      	sxthne	r3, r3
 8009740:	e7cf      	b.n	80096e2 <_printf_i+0x52>
 8009742:	6813      	ldr	r3, [r2, #0]
 8009744:	6825      	ldr	r5, [r4, #0]
 8009746:	1d18      	adds	r0, r3, #4
 8009748:	6010      	str	r0, [r2, #0]
 800974a:	0628      	lsls	r0, r5, #24
 800974c:	d501      	bpl.n	8009752 <_printf_i+0xc2>
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	e002      	b.n	8009758 <_printf_i+0xc8>
 8009752:	0668      	lsls	r0, r5, #25
 8009754:	d5fb      	bpl.n	800974e <_printf_i+0xbe>
 8009756:	881b      	ldrh	r3, [r3, #0]
 8009758:	4854      	ldr	r0, [pc, #336]	; (80098ac <_printf_i+0x21c>)
 800975a:	296f      	cmp	r1, #111	; 0x6f
 800975c:	bf14      	ite	ne
 800975e:	220a      	movne	r2, #10
 8009760:	2208      	moveq	r2, #8
 8009762:	2100      	movs	r1, #0
 8009764:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009768:	6865      	ldr	r5, [r4, #4]
 800976a:	60a5      	str	r5, [r4, #8]
 800976c:	2d00      	cmp	r5, #0
 800976e:	f2c0 8095 	blt.w	800989c <_printf_i+0x20c>
 8009772:	6821      	ldr	r1, [r4, #0]
 8009774:	f021 0104 	bic.w	r1, r1, #4
 8009778:	6021      	str	r1, [r4, #0]
 800977a:	2b00      	cmp	r3, #0
 800977c:	d13d      	bne.n	80097fa <_printf_i+0x16a>
 800977e:	2d00      	cmp	r5, #0
 8009780:	f040 808e 	bne.w	80098a0 <_printf_i+0x210>
 8009784:	4665      	mov	r5, ip
 8009786:	2a08      	cmp	r2, #8
 8009788:	d10b      	bne.n	80097a2 <_printf_i+0x112>
 800978a:	6823      	ldr	r3, [r4, #0]
 800978c:	07db      	lsls	r3, r3, #31
 800978e:	d508      	bpl.n	80097a2 <_printf_i+0x112>
 8009790:	6923      	ldr	r3, [r4, #16]
 8009792:	6862      	ldr	r2, [r4, #4]
 8009794:	429a      	cmp	r2, r3
 8009796:	bfde      	ittt	le
 8009798:	2330      	movle	r3, #48	; 0x30
 800979a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800979e:	f105 35ff 	addle.w	r5, r5, #4294967295
 80097a2:	ebac 0305 	sub.w	r3, ip, r5
 80097a6:	6123      	str	r3, [r4, #16]
 80097a8:	f8cd 8000 	str.w	r8, [sp]
 80097ac:	463b      	mov	r3, r7
 80097ae:	aa03      	add	r2, sp, #12
 80097b0:	4621      	mov	r1, r4
 80097b2:	4630      	mov	r0, r6
 80097b4:	f7ff fef6 	bl	80095a4 <_printf_common>
 80097b8:	3001      	adds	r0, #1
 80097ba:	d14d      	bne.n	8009858 <_printf_i+0x1c8>
 80097bc:	f04f 30ff 	mov.w	r0, #4294967295
 80097c0:	b005      	add	sp, #20
 80097c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80097c6:	4839      	ldr	r0, [pc, #228]	; (80098ac <_printf_i+0x21c>)
 80097c8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80097cc:	6813      	ldr	r3, [r2, #0]
 80097ce:	6821      	ldr	r1, [r4, #0]
 80097d0:	1d1d      	adds	r5, r3, #4
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	6015      	str	r5, [r2, #0]
 80097d6:	060a      	lsls	r2, r1, #24
 80097d8:	d50b      	bpl.n	80097f2 <_printf_i+0x162>
 80097da:	07ca      	lsls	r2, r1, #31
 80097dc:	bf44      	itt	mi
 80097de:	f041 0120 	orrmi.w	r1, r1, #32
 80097e2:	6021      	strmi	r1, [r4, #0]
 80097e4:	b91b      	cbnz	r3, 80097ee <_printf_i+0x15e>
 80097e6:	6822      	ldr	r2, [r4, #0]
 80097e8:	f022 0220 	bic.w	r2, r2, #32
 80097ec:	6022      	str	r2, [r4, #0]
 80097ee:	2210      	movs	r2, #16
 80097f0:	e7b7      	b.n	8009762 <_printf_i+0xd2>
 80097f2:	064d      	lsls	r5, r1, #25
 80097f4:	bf48      	it	mi
 80097f6:	b29b      	uxthmi	r3, r3
 80097f8:	e7ef      	b.n	80097da <_printf_i+0x14a>
 80097fa:	4665      	mov	r5, ip
 80097fc:	fbb3 f1f2 	udiv	r1, r3, r2
 8009800:	fb02 3311 	mls	r3, r2, r1, r3
 8009804:	5cc3      	ldrb	r3, [r0, r3]
 8009806:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800980a:	460b      	mov	r3, r1
 800980c:	2900      	cmp	r1, #0
 800980e:	d1f5      	bne.n	80097fc <_printf_i+0x16c>
 8009810:	e7b9      	b.n	8009786 <_printf_i+0xf6>
 8009812:	6813      	ldr	r3, [r2, #0]
 8009814:	6825      	ldr	r5, [r4, #0]
 8009816:	6961      	ldr	r1, [r4, #20]
 8009818:	1d18      	adds	r0, r3, #4
 800981a:	6010      	str	r0, [r2, #0]
 800981c:	0628      	lsls	r0, r5, #24
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	d501      	bpl.n	8009826 <_printf_i+0x196>
 8009822:	6019      	str	r1, [r3, #0]
 8009824:	e002      	b.n	800982c <_printf_i+0x19c>
 8009826:	066a      	lsls	r2, r5, #25
 8009828:	d5fb      	bpl.n	8009822 <_printf_i+0x192>
 800982a:	8019      	strh	r1, [r3, #0]
 800982c:	2300      	movs	r3, #0
 800982e:	6123      	str	r3, [r4, #16]
 8009830:	4665      	mov	r5, ip
 8009832:	e7b9      	b.n	80097a8 <_printf_i+0x118>
 8009834:	6813      	ldr	r3, [r2, #0]
 8009836:	1d19      	adds	r1, r3, #4
 8009838:	6011      	str	r1, [r2, #0]
 800983a:	681d      	ldr	r5, [r3, #0]
 800983c:	6862      	ldr	r2, [r4, #4]
 800983e:	2100      	movs	r1, #0
 8009840:	4628      	mov	r0, r5
 8009842:	f7f6 fcdd 	bl	8000200 <memchr>
 8009846:	b108      	cbz	r0, 800984c <_printf_i+0x1bc>
 8009848:	1b40      	subs	r0, r0, r5
 800984a:	6060      	str	r0, [r4, #4]
 800984c:	6863      	ldr	r3, [r4, #4]
 800984e:	6123      	str	r3, [r4, #16]
 8009850:	2300      	movs	r3, #0
 8009852:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009856:	e7a7      	b.n	80097a8 <_printf_i+0x118>
 8009858:	6923      	ldr	r3, [r4, #16]
 800985a:	462a      	mov	r2, r5
 800985c:	4639      	mov	r1, r7
 800985e:	4630      	mov	r0, r6
 8009860:	47c0      	blx	r8
 8009862:	3001      	adds	r0, #1
 8009864:	d0aa      	beq.n	80097bc <_printf_i+0x12c>
 8009866:	6823      	ldr	r3, [r4, #0]
 8009868:	079b      	lsls	r3, r3, #30
 800986a:	d413      	bmi.n	8009894 <_printf_i+0x204>
 800986c:	68e0      	ldr	r0, [r4, #12]
 800986e:	9b03      	ldr	r3, [sp, #12]
 8009870:	4298      	cmp	r0, r3
 8009872:	bfb8      	it	lt
 8009874:	4618      	movlt	r0, r3
 8009876:	e7a3      	b.n	80097c0 <_printf_i+0x130>
 8009878:	2301      	movs	r3, #1
 800987a:	464a      	mov	r2, r9
 800987c:	4639      	mov	r1, r7
 800987e:	4630      	mov	r0, r6
 8009880:	47c0      	blx	r8
 8009882:	3001      	adds	r0, #1
 8009884:	d09a      	beq.n	80097bc <_printf_i+0x12c>
 8009886:	3501      	adds	r5, #1
 8009888:	68e3      	ldr	r3, [r4, #12]
 800988a:	9a03      	ldr	r2, [sp, #12]
 800988c:	1a9b      	subs	r3, r3, r2
 800988e:	42ab      	cmp	r3, r5
 8009890:	dcf2      	bgt.n	8009878 <_printf_i+0x1e8>
 8009892:	e7eb      	b.n	800986c <_printf_i+0x1dc>
 8009894:	2500      	movs	r5, #0
 8009896:	f104 0919 	add.w	r9, r4, #25
 800989a:	e7f5      	b.n	8009888 <_printf_i+0x1f8>
 800989c:	2b00      	cmp	r3, #0
 800989e:	d1ac      	bne.n	80097fa <_printf_i+0x16a>
 80098a0:	7803      	ldrb	r3, [r0, #0]
 80098a2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80098a6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80098aa:	e76c      	b.n	8009786 <_printf_i+0xf6>
 80098ac:	08009a67 	.word	0x08009a67
 80098b0:	08009a78 	.word	0x08009a78

080098b4 <__ascii_wctomb>:
 80098b4:	b149      	cbz	r1, 80098ca <__ascii_wctomb+0x16>
 80098b6:	2aff      	cmp	r2, #255	; 0xff
 80098b8:	bf85      	ittet	hi
 80098ba:	238a      	movhi	r3, #138	; 0x8a
 80098bc:	6003      	strhi	r3, [r0, #0]
 80098be:	700a      	strbls	r2, [r1, #0]
 80098c0:	f04f 30ff 	movhi.w	r0, #4294967295
 80098c4:	bf98      	it	ls
 80098c6:	2001      	movls	r0, #1
 80098c8:	4770      	bx	lr
 80098ca:	4608      	mov	r0, r1
 80098cc:	4770      	bx	lr

080098ce <memcpy>:
 80098ce:	b510      	push	{r4, lr}
 80098d0:	1e43      	subs	r3, r0, #1
 80098d2:	440a      	add	r2, r1
 80098d4:	4291      	cmp	r1, r2
 80098d6:	d100      	bne.n	80098da <memcpy+0xc>
 80098d8:	bd10      	pop	{r4, pc}
 80098da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80098de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80098e2:	e7f7      	b.n	80098d4 <memcpy+0x6>

080098e4 <memmove>:
 80098e4:	4288      	cmp	r0, r1
 80098e6:	b510      	push	{r4, lr}
 80098e8:	eb01 0302 	add.w	r3, r1, r2
 80098ec:	d807      	bhi.n	80098fe <memmove+0x1a>
 80098ee:	1e42      	subs	r2, r0, #1
 80098f0:	4299      	cmp	r1, r3
 80098f2:	d00a      	beq.n	800990a <memmove+0x26>
 80098f4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80098f8:	f802 4f01 	strb.w	r4, [r2, #1]!
 80098fc:	e7f8      	b.n	80098f0 <memmove+0xc>
 80098fe:	4283      	cmp	r3, r0
 8009900:	d9f5      	bls.n	80098ee <memmove+0xa>
 8009902:	1881      	adds	r1, r0, r2
 8009904:	1ad2      	subs	r2, r2, r3
 8009906:	42d3      	cmn	r3, r2
 8009908:	d100      	bne.n	800990c <memmove+0x28>
 800990a:	bd10      	pop	{r4, pc}
 800990c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009910:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8009914:	e7f7      	b.n	8009906 <memmove+0x22>

08009916 <_realloc_r>:
 8009916:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009918:	4607      	mov	r7, r0
 800991a:	4614      	mov	r4, r2
 800991c:	460e      	mov	r6, r1
 800991e:	b921      	cbnz	r1, 800992a <_realloc_r+0x14>
 8009920:	4611      	mov	r1, r2
 8009922:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009926:	f7ff bbaf 	b.w	8009088 <_malloc_r>
 800992a:	b922      	cbnz	r2, 8009936 <_realloc_r+0x20>
 800992c:	f7ff fb5e 	bl	8008fec <_free_r>
 8009930:	4625      	mov	r5, r4
 8009932:	4628      	mov	r0, r5
 8009934:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009936:	f000 f814 	bl	8009962 <_malloc_usable_size_r>
 800993a:	42a0      	cmp	r0, r4
 800993c:	d20f      	bcs.n	800995e <_realloc_r+0x48>
 800993e:	4621      	mov	r1, r4
 8009940:	4638      	mov	r0, r7
 8009942:	f7ff fba1 	bl	8009088 <_malloc_r>
 8009946:	4605      	mov	r5, r0
 8009948:	2800      	cmp	r0, #0
 800994a:	d0f2      	beq.n	8009932 <_realloc_r+0x1c>
 800994c:	4631      	mov	r1, r6
 800994e:	4622      	mov	r2, r4
 8009950:	f7ff ffbd 	bl	80098ce <memcpy>
 8009954:	4631      	mov	r1, r6
 8009956:	4638      	mov	r0, r7
 8009958:	f7ff fb48 	bl	8008fec <_free_r>
 800995c:	e7e9      	b.n	8009932 <_realloc_r+0x1c>
 800995e:	4635      	mov	r5, r6
 8009960:	e7e7      	b.n	8009932 <_realloc_r+0x1c>

08009962 <_malloc_usable_size_r>:
 8009962:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009966:	1f18      	subs	r0, r3, #4
 8009968:	2b00      	cmp	r3, #0
 800996a:	bfbc      	itt	lt
 800996c:	580b      	ldrlt	r3, [r1, r0]
 800996e:	18c0      	addlt	r0, r0, r3
 8009970:	4770      	bx	lr
	...

08009974 <_init>:
 8009974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009976:	bf00      	nop
 8009978:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800997a:	bc08      	pop	{r3}
 800997c:	469e      	mov	lr, r3
 800997e:	4770      	bx	lr

08009980 <_fini>:
 8009980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009982:	bf00      	nop
 8009984:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009986:	bc08      	pop	{r3}
 8009988:	469e      	mov	lr, r3
 800998a:	4770      	bx	lr
