Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/Alu_4bits/Alu_4bits_isim_beh.exe -prj E:/Alu_4bits/Alu_4bits_beh.prj work.Alu_4bits 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "E:/Alu_4bits/Xor_4bits.vhd" into library work
Parsing VHDL file "E:/Alu_4bits/suma_4bits.vhd" into library work
Parsing VHDL file "E:/Alu_4bits/restaa_4bits.vhd" into library work
Parsing VHDL file "E:/Alu_4bits/multiplexor_4bits.vhd" into library work
Parsing VHDL file "E:/Alu_4bits/And_4bits.vhd" into library work
Parsing VHDL file "E:/Alu_4bits/Alu_4bits.vhf" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity suma_4bits [suma_4bits_default]
Compiling architecture behavioral of entity Xor_4bits [xor_4bits_default]
Compiling architecture behavioral of entity restaa_4bits [restaa_4bits_default]
Compiling architecture behavioral of entity multiplexor_4bits [multiplexor_4bits_default]
Compiling architecture behavioral of entity And_4bits [and_4bits_default]
Compiling architecture behavioral of entity alu_4bits
Time Resolution for simulation is 1ps.
Waiting for 8 sub-compilation(s) to finish...
Compiled 17 VHDL Units
Built simulation executable E:/Alu_4bits/Alu_4bits_isim_beh.exe
Fuse Memory Usage: 48232 KB
Fuse CPU Usage: 3139 ms
