# do alu_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/jafeth/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:56:54 on Nov 10,2022
# vcom -reportprogress 300 -93 -work work /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package riscv32_coop_funct_pkg
# End time: 08:56:54 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:56:54 on Nov 10,2022
# vcom -reportprogress 300 -93 -work work /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_pkg
# End time: 08:56:54 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:56:54 on Nov 10,2022
# vcom -reportprogress 300 -93 -work work /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package param_disenyo_pkg
# End time: 08:56:54 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:56:54 on Nov 10,2022
# vcom -reportprogress 300 -93 -work work /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package cte_tipos_deco_camino_pkg
# End time: 08:56:54 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:56:54 on Nov 10,2022
# vcom -reportprogress 300 -93 -work work /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Compiling package cte_tipos_UF_pkg
# End time: 08:56:54 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/componentes_ALU_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:56:54 on Nov 10,2022
# vcom -reportprogress 300 -93 -work work /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/componentes_ALU_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling package componentes_ALU_pkg
# End time: 08:56:54 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/mx2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:56:54 on Nov 10,2022
# vcom -reportprogress 300 -93 -work work /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/mx2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling entity mx2
# -- Compiling architecture comportamiento of mx2
# End time: 08:56:54 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:56:54 on Nov 10,2022
# vcom -reportprogress 300 -93 -work work /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package retardos_pkg
# -- Loading package componentes_ALU_pkg
# -- Compiling entity alu
# -- Compiling architecture estruct of alu
# ** Warning: /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(42): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(42): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(42): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(46): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(46): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(46): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(50): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(50): (vcom-1937) Choice in CASE statement alternative must be locally static.
# End time: 08:56:54 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 8
# vcom -93 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/despla.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:56:54 on Nov 10,2022
# vcom -reportprogress 300 -93 -work work /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/despla.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package retardos_pkg
# -- Compiling entity despla
# -- Compiling architecture compor of despla
# ** Warning: /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/despla.vhd(35): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/despla.vhd(36): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/despla.vhd(37): (vcom-1937) Choice in CASE statement alternative must be locally static.
# End time: 08:56:54 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vcom -93 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/logica.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:56:54 on Nov 10,2022
# vcom -reportprogress 300 -93 -work work /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/logica.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package retardos_pkg
# -- Compiling entity logica
# -- Compiling architecture compor of logica
# ** Warning: /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/logica.vhd(28): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/logica.vhd(29): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/logica.vhd(30): (vcom-1937) Choice in CASE statement alternative must be locally static.
# End time: 08:56:55 on Nov 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# vcom -93 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/sumalg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:56:55 on Nov 10,2022
# vcom -reportprogress 300 -93 -work work /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/sumalg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package retardos_pkg
# -- Compiling entity sumalg
# -- Compiling architecture compor of sumalg
# ** Warning: /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/sumalg.vhd(34): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/sumalg.vhd(37): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/sumalg.vhd(40): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/sumalg.vhd(43): (vcom-1937) Choice in CASE statement alternative must be locally static.
# End time: 08:56:55 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vcom -93 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/slt.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:56:55 on Nov 10,2022
# vcom -reportprogress 300 -93 -work work /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/slt.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package retardos_pkg
# -- Compiling entity slt
# -- Compiling architecture compor of slt
# End time: 08:56:55 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/QUARTUS/../PRUEBAS/alu_ref.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:56:55 on Nov 10,2022
# vcom -reportprogress 300 -93 -work work /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/QUARTUS/../PRUEBAS/alu_ref.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package retardos_pkg
# -- Compiling entity alu_ref
# -- Compiling architecture compor of alu_ref
# ** Warning: /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/QUARTUS/../PRUEBAS/alu_ref.vhd(36): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/QUARTUS/../PRUEBAS/alu_ref.vhd(37): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/QUARTUS/../PRUEBAS/alu_ref.vhd(38): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/QUARTUS/../PRUEBAS/alu_ref.vhd(44): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/QUARTUS/../PRUEBAS/alu_ref.vhd(50): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/QUARTUS/../PRUEBAS/alu_ref.vhd(51): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/QUARTUS/../PRUEBAS/alu_ref.vhd(52): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/QUARTUS/../PRUEBAS/alu_ref.vhd(53): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/QUARTUS/../PRUEBAS/alu_ref.vhd(54): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/QUARTUS/../PRUEBAS/alu_ref.vhd(55): (vcom-1937) Choice in CASE statement alternative must be locally static.
# End time: 08:56:55 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 10
# vcom -93 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/QUARTUS/../PRUEBAS/prueba_alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:56:55 on Nov 10,2022
# vcom -reportprogress 300 -93 -work work /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/QUARTUS/../PRUEBAS/prueba_alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Compiling entity prueba_alu
# -- Compiling architecture prueba of prueba_alu
# End time: 08:56:55 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  prueba_alu
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=""+acc"" prueba_alu 
# Start time: 08:56:55 on Nov 10,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.param_disenyo_pkg
# Loading work.cte_tipos_deco_camino_pkg
# Loading work.riscv32_coop_funct_pkg
# Loading work.cte_tipos_uf_pkg
# Loading work.prueba_alu(prueba)
# Loading work.retardos_pkg
# Loading work.componentes_alu_pkg
# Loading work.alu(estruct)
# Loading work.despla(compor)
# Loading work.logica(compor)
# Loading work.sumalg(compor)
# Loading work.slt(compor)
# Loading work.mx2(comportamiento)
# Loading work.alu_ref(compor)
# 
# do /home/jafeth/uni/ac2/AC2/labs/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/QUARTUS/../PRUEBAS/formato_ventanas.do
# log -r /*
# Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jafeth  Hostname: debian  ProcessID: 2726
#           Attempting to use alternate WLF file "./wlftXzQ8sm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftXzQ8sm
# if {[batch_mode] == 0} then { do wave.do }
# transcript off
# run -all
# ** Note: incio
#    Time: 0 ps  Iteration: 0  Instance: /prueba_alu
# ** Note: ALU_ADD 
#    Time: 0 ps  Iteration: 0  Instance: /prueba_alu
# ** Note: ALU_SUB 
#    Time: 108900 ns  Iteration: 0  Instance: /prueba_alu
# ** Note: ALU_SLL 
#    Time: 217800 ns  Iteration: 0  Instance: /prueba_alu
# ** Note: ALU_SLT 
#    Time: 326700 ns  Iteration: 0  Instance: /prueba_alu
# ** Note: ALU_SLTU
#    Time: 435600 ns  Iteration: 0  Instance: /prueba_alu
# ** Note: ALU_XOR 
#    Time: 544500 ns  Iteration: 0  Instance: /prueba_alu
# ** Note: ALU_SRL 
#    Time: 653400 ns  Iteration: 0  Instance: /prueba_alu
# ** Note: ALU_SRA 
#    Time: 762300 ns  Iteration: 0  Instance: /prueba_alu
# ** Note: ALU_OR  
#    Time: 871200 ns  Iteration: 0  Instance: /prueba_alu
# ** Note: ALU_AND 
#    Time: 980100 ns  Iteration: 0  Instance: /prueba_alu
# ** Note: ALU_NO  
#    Time: 1089 us  Iteration: 0  Instance: /prueba_alu
# ** Note: final
#    Time: 1197900 ns  Iteration: 0  Instance: /prueba_alu
# ** Fatal: Unable to read lock file necessary for use of uncounted nodelocked license. Exiting.
# End time: 09:01:55 on Nov 10,2022, Elapsed time: 0:05:00
# Errors: 0, Warnings: 2
