<profile>

<section name = "Vivado HLS Report for 'AXI_DMA_MASTER'" level="0">
<item name = "Date">Mon Jan  6 15:37:40 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">CIFAR_10</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 12.592, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, 3, 1, 1, ?, yes</column>
<column name="- Loop 2">?, ?, 3, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 302</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 0, 0, 6252</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 243</column>
<column name="Register">-, -, 586, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 12</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="cifar_10_mul_32s_bkb_U213">cifar_10_mul_32s_bkb, 0, 0, 0, 1042</column>
<column name="cifar_10_mul_32s_bkb_U214">cifar_10_mul_32s_bkb, 0, 0, 0, 1042</column>
<column name="cifar_10_mul_32s_bkb_U215">cifar_10_mul_32s_bkb, 0, 0, 0, 1042</column>
<column name="cifar_10_mul_32s_bkb_U216">cifar_10_mul_32s_bkb, 0, 0, 0, 1042</column>
<column name="cifar_10_mul_32s_bkb_U217">cifar_10_mul_32s_bkb, 0, 0, 0, 1042</column>
<column name="cifar_10_mul_32s_bkb_U218">cifar_10_mul_32s_bkb, 0, 0, 0, 1042</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_18_fu_176_p2">+, 0, 0, 39, 32, 1</column>
<column name="i_2_fu_146_p2">+, 0, 0, 39, 32, 1</column>
<column name="tmp_132_fu_166_p2">+, 0, 0, 39, 32, 2</column>
<column name="tmp_133_fu_136_p2">+, 0, 0, 39, 32, 2</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state14_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state14_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state15_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state21_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state21_pp1_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state22_io">and, 0, 0, 2, 1, 1</column>
<column name="out_stream_V_data_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="out_stream_V_data_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="out_stream_V_last_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="out_stream_V_last_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="exitcond1_fu_171_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="exitcond_fu_141_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="out_stream_V_data_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="out_stream_V_last_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_last_1_fu_152_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_last_fu_182_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_s_fu_112_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state16">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">93, 19, 1, 19</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="i1_reg_80">9, 2, 32, 64</column>
<column name="i_reg_91">9, 2, 32, 64</column>
<column name="in_stream_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="out_stream_V_data_V_1_data_out">9, 2, 32, 64</column>
<column name="out_stream_V_data_V_1_state">15, 3, 2, 6</column>
<column name="out_stream_V_last_1_data_in">21, 4, 1, 4</column>
<column name="out_stream_V_last_1_data_out">9, 2, 1, 2</column>
<column name="out_stream_V_last_1_state">15, 3, 2, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="KER_bound_reg_231">32, 0, 32, 0</column>
<column name="KER_size_0_reg_216">32, 0, 32, 0</column>
<column name="KER_size_1_reg_226">32, 0, 32, 0</column>
<column name="OFM_bound_reg_261">32, 0, 32, 0</column>
<column name="OFM_size_0_reg_221">32, 0, 32, 0</column>
<column name="OFM_size_1_reg_256">32, 0, 32, 0</column>
<column name="ap_CS_fsm">18, 0, 18, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="exitcond1_reg_272">1, 0, 1, 0</column>
<column name="exitcond1_reg_272_pp1_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond_reg_242">1, 0, 1, 0</column>
<column name="exitcond_reg_242_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i1_reg_80">32, 0, 32, 0</column>
<column name="i_reg_91">32, 0, 32, 0</column>
<column name="out_stream_V_data_V_1_payload_A">32, 0, 32, 0</column>
<column name="out_stream_V_data_V_1_payload_B">32, 0, 32, 0</column>
<column name="out_stream_V_data_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_V_data_V_1_sel_wr">1, 0, 1, 0</column>
<column name="out_stream_V_data_V_1_state">2, 0, 2, 0</column>
<column name="out_stream_V_last_1_payload_A">1, 0, 1, 0</column>
<column name="out_stream_V_last_1_payload_B">1, 0, 1, 0</column>
<column name="out_stream_V_last_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_V_last_1_sel_wr">1, 0, 1, 0</column>
<column name="out_stream_V_last_1_state">2, 0, 2, 0</column>
<column name="reg_102">32, 0, 32, 0</column>
<column name="reg_107">32, 0, 32, 0</column>
<column name="tmp_132_reg_267">32, 0, 32, 0</column>
<column name="tmp_133_reg_237">32, 0, 32, 0</column>
<column name="tmp_V_358_reg_191">32, 0, 32, 0</column>
<column name="tmp_V_359_reg_198">32, 0, 32, 0</column>
<column name="tmp_V_362_reg_204">32, 0, 32, 0</column>
<column name="tmp_last_1_reg_251">1, 0, 1, 0</column>
<column name="tmp_last_reg_281">1, 0, 1, 0</column>
<column name="tmp_s_reg_187">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, AXI_DMA_MASTER, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, AXI_DMA_MASTER, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, AXI_DMA_MASTER, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, AXI_DMA_MASTER, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, AXI_DMA_MASTER, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, AXI_DMA_MASTER, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, AXI_DMA_MASTER, return value</column>
<column name="in_stream_V_V_dout">in, 32, ap_fifo, in_stream_V_V, pointer</column>
<column name="in_stream_V_V_empty_n">in, 1, ap_fifo, in_stream_V_V, pointer</column>
<column name="in_stream_V_V_read">out, 1, ap_fifo, in_stream_V_V, pointer</column>
<column name="out_stream_TDATA">out, 32, axis, out_stream_V_data_V, pointer</column>
<column name="out_stream_TREADY">in, 1, axis, out_stream_V_data_V, pointer</column>
<column name="out_stream_TVALID">out, 1, axis, out_stream_V_last, pointer</column>
<column name="out_stream_TLAST">out, 1, axis, out_stream_V_last, pointer</column>
</table>
</item>
</section>
</profile>
