Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Oct  5 14:45:01 2024
| Host         : henry7090-ROG-Zephyrus-G16 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_control_sets -verbose -file soc_top_control_sets_placed.rpt
| Design       : soc_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   775 |
|    Minimum number of control sets                        |   725 |
|    Addition due to synthesis replication                 |    50 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1593 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   775 |
| >= 0 to < 4        |    47 |
| >= 4 to < 6        |   162 |
| >= 6 to < 8        |    48 |
| >= 8 to < 10       |    84 |
| >= 10 to < 12      |    11 |
| >= 12 to < 14      |    12 |
| >= 14 to < 16      |    11 |
| >= 16              |   400 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           10909 |         2572 |
| No           | No                    | Yes                    |             192 |           64 |
| No           | Yes                   | No                     |            4725 |         1825 |
| Yes          | No                    | No                     |            6944 |         2400 |
| Yes          | No                    | Yes                    |              82 |           17 |
| Yes          | Yes                   | No                     |            7419 |         2287 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                                                                                                           Enable Signal                                                                                                                          |                                                                                                                          Set/Reset Signal                                                                                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                     |                1 |              1 |         1.00 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                |                1 |              1 |         1.00 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                     |                1 |              1 |         1.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                             |                1 |              1 |         1.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__9_1                                                                                                                                                |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                     |                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/I_Cache/valid_write                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/I_Cache/genblk3[2].VALID_RAM_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/I_Cache/genblk3[1].VALID_RAM_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/I_Cache/genblk3[0].VALID_RAM_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  Clock_Generator/inst/clk_out1                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/I_Cache/valid_write                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/I_Cache/genblk3[2].VALID_RAM_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/I_Cache/genblk3[1].VALID_RAM_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/I_Cache/genblk3[0].VALID_RAM_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                              |                1 |              2 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                     | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                           |                1 |              3 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                          | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                          | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  Clock_Generator/inst/clk_out1                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                           |                1 |              3 |         3.00 |
|  Clock_Generator/inst/clk_out1                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                   |                3 |              3 |         1.00 |
|  Clock_Generator/inst/clk_out1                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                   |                3 |              3 |         1.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                           |                1 |              3 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                              | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                           |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                     |                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                |                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  Device_arbiter/n_state                            |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                           |                1 |              3 |         3.00 |
|  Amo_arbiter/n_state                               |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                           |                1 |              3 |         3.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/D_Cache/genblk5[1].DIRTY_RAM/we_i032_out                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/D_Cache/genblk4[1].VALID_RAM/we_i048_out                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/D_Cache/genblk4[0].VALID_RAM/we_i044_out                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/D_Cache/genblk3[3].TAG_BRAM/we_i046_out                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/D_Cache/genblk3[2].TAG_BRAM/we_i047_out                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/D_Cache/genblk3[0].TAG_BRAM/we_i032_out                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/D_Cache/genblk3[0].TAG_BRAM/we_i031_out                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/D_Cache/genblk3[0].TAG_BRAM/we_i030_out                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/D_Cache/genblk3[0].TAG_BRAM/we_i0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/D_Cache/genblk5[1].DIRTY_RAM/we_i030_out                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/D_Cache/genblk4[1].VALID_RAM/we_i048_out                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/D_Cache/genblk4[0].VALID_RAM/we_i044_out                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/D_Cache/genblk3[3].TAG_BRAM/we_i046_out                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/D_Cache/genblk3[2].TAG_BRAM/we_i047_out                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/D_Cache/genblk3[0].TAG_BRAM/we_i031_out                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/D_Cache/genblk3[0].TAG_BRAM/we_i0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                                   | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                                                          |                2 |              4 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                       | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                                       | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                                                       |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                                        | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                                                        |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                                   |                2 |              4 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                   |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |                4 |              4 |         1.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_cmd_r2_reg[1]_1[0]                                                                                                                                                                                | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | genblk1[0].Aquila_SoC/RISCV_CORE/Fetch/sync_reset_reg[7]_0                                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | genblk1[1].Aquila_SoC/RISCV_CORE/Fetch/sync_reset_reg[7]_0                                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                                | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                              | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | UART/uart_rstate0                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                  | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                            | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                                            |                2 |              4 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sel                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                          | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg_0[0]                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                         | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                                          |                2 |              4 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                    | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out3                     | MIG/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                                 | MIG/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                               |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                     |                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                            |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                                      | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                                                                                  |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                                   | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                                | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                       | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                                                        |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                       | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                                                        |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                       | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                                                        |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                       | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                                                        |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                                             |                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                       | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                                                        |                1 |              5 |         5.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/ready1_o_reg_0[0]                                                                                                                                                                                                | genblk1[1].Aquila_SoC/RISCV_CORE/Fetch/pc_o1                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  genblk1[0].Aquila_SoC/I_Cache/S_nxt               |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/ready1_o_reg_0[0]                                                                                                                                                                                                | genblk1[0].Aquila_SoC/RISCV_CORE/Fetch/pc_o1                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                             |                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                               | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                                                            |                2 |              5 |         2.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                       | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                                                        |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                     | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                   |                2 |              5 |         2.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maintenance_request.maint_req_r_lcl_reg                                                                                                                                          |                2 |              5 |         2.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_0                                                                                                                                            |                3 |              5 |         1.67 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                      | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                       | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                                                        |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                                                   |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                                                   |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                             |                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                             |                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                                  | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                   |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                                                    |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                             |                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                             | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                                                                                     |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                            | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                                                        |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_cmd_r2_reg[1]_0[0]                                                                                                                                                                                | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                            |                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  Clock_Generator/inst/clk_out1                     | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                               | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                |                1 |              5 |         5.00 |
|  Clock_Generator/inst/clk_out1                     | Device_arbiter/DEVICE_strobe_r_reg_1[0]                                                                                                                                                                                                                          | rst                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                             | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                      |                4 |              5 |         1.25 |
|  Clock_Generator/inst/clk_out1                     | Device_arbiter/DEVICE_strobe_r_reg_0[0]                                                                                                                                                                                                                          | rst                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                                 | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                                                 |                2 |              5 |         2.50 |
|  genblk1[1].Aquila_SoC/I_Cache/S_nxt               |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  Clock_Generator/inst/clk_out3                     |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                           | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                                  | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                                | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                                             |                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                                         | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                                 | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                                                  |                1 |              6 |         6.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                         | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                      | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                          | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                           | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                              | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                                                                 |                1 |              6 |         6.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/D_Cache/genblk5[0].DIRTY_RAM/sel                                                                                                                                                                                                           | rst                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                           | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                           | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                              | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/D_Cache/genblk5[1].DIRTY_RAM/sel                                                                                                                                                                                                           | rst                                                                                                                                                                                                                                                               |                4 |              6 |         1.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                                        | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                               | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                          | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                                     | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/cnt[5]_i_2_n_0                                                                                                                                                                                                   | genblk1[1].Aquila_SoC/RISCV_CORE/Decode/SR[0]                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                               |                4 |              6 |         1.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                                               |                1 |              6 |         6.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | genblk1[0].Aquila_SoC/D_Cache/init_count[5]_i_1_n_0                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  Clock_Generator/inst/clk_out1                     | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                               | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                1 |              6 |         6.00 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg_0                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/cnt[5]_i_2_n_0                                                                                                                                                                                                   | genblk1[0].Aquila_SoC/RISCV_CORE/Decode/SR[0]                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                                | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                                                                         |                2 |              6 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                                 | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                                                 |                2 |              6 |         3.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | Device_arbiter/DEVICE_addr_r_reg[3]_0                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | genblk1[1].Aquila_SoC/D_Cache/init_count[5]_i_1_n_0                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[12]_i_1_n_0                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                                      | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                                                             |                2 |              6 |         3.00 |
|  Memory_Arbiter/n_state                            |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | UART/uart_rbaud[8]_i_1_n_0                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                     | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                                             |                2 |              7 |         3.50 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                     |                1 |              7 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                       |                2 |              7 |         3.50 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/genblk2[1].TAG_BRAM/genblk4[2].dirty_same_time_r_reg[2]_2                                                                                                                                                                                               |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/genblk5[1].VALID_RAM/RAM_reg_r1_384_511_0_0_i_1__0_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/genblk2[1].TAG_BRAM/FSM_onehot_P0_S_reg[7]_4                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/genblk2[1].TAG_BRAM/init_count_reg[7]_2                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/genblk2[1].TAG_BRAM/init_count_reg[7]_1                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/genblk2[1].TAG_BRAM/init_count_reg[7]_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/sys_jump_r_reg_0[2]                                                                                                                                                                                                   | rst                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/genblk2[1].TAG_BRAM/init_count_reg[7]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/genblk5[1].VALID_RAM/RAM_reg_r1_256_383_0_0_i_1__0_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                           |                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/genblk2[1].TAG_BRAM/genblk4[2].dirty_same_time_r_reg[2]_1                                                                                                                                                                                               |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                              | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                   |                3 |              8 |         2.67 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                  | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                   |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/dout_reg1_reg_0                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/genblk2[1].TAG_BRAM/genblk4[2].dirty_same_time_r_reg[2]_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/genblk2[1].TAG_BRAM/genblk4[2].dirty_same_time_r_reg[2]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/genblk2[1].TAG_BRAM/init_count_reg[7]_3                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                           | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                3 |              8 |         2.67 |
|  Clock_Generator/inst/clk_out1                     | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                                                                                              | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |         8.00 |
|  Clock_Generator/inst/clk_out1                     | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rst_reg                                                                                                                                     |                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                |                3 |              8 |         2.67 |
|  Clock_Generator/inst/clk_out1                     | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                           | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[0]_i_1_n_0                                                                             |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Clock_Generator/inst/clk_out1                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                              |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/genblk2[1].TAG_BRAM/init_count_reg[7]_5                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/genblk2[1].TAG_BRAM/init_count_reg[7]_4                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/genblk5[0].VALID_RAM/RAM_reg_r1_0_127_0_0_i_2_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/genblk5[0].VALID_RAM/RAM_reg_r1_128_255_0_0_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                                                                                              | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |         8.00 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/genblk5[0].VALID_RAM/RAM_reg_r1_256_383_0_0_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/genblk5[0].VALID_RAM/RAM_reg_r1_384_511_0_0_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/genblk5[2].VALID_RAM/RAM_reg_r1_384_511_0_0_i_1__1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/genblk5[2].VALID_RAM/RAM_reg_r1_128_255_0_0_i_1__1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/genblk5[1].VALID_RAM/RAM_reg_r1_0_127_0_0_i_2__0_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/genblk5[2].VALID_RAM/RAM_reg_r1_256_383_0_0_i_1__1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/genblk5[2].VALID_RAM/RAM_reg_r1_0_127_0_0_i_2__1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/genblk5[1].VALID_RAM/RAM_reg_r1_128_255_0_0_i_1__0_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/genblk5[3].VALID_RAM/RAM_reg_r1_256_383_0_0_i_1__2_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                          | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                2 |              8 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                              | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                   |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                              |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/genblk2[1].TAG_BRAM/init_count_reg[8]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                               | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                   |                2 |              8 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                               | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                   |                2 |              8 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                              | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                   |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/genblk5[3].VALID_RAM/RAM_reg_r1_128_255_0_0_i_1__2_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                  | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                   |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/genblk5[3].VALID_RAM/RAM_reg_r1_384_511_0_0_i_1__2_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/genblk5[3].VALID_RAM/RAM_reg_r1_0_127_0_0_i_2__2_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                                 | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                   |                2 |              8 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                         |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/csr_we_addr_r_reg[11]_0[2]                                                                                                                                                                                            | rst                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/genblk2[1].TAG_BRAM/init_count_reg[8]_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                          | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                                                |                2 |              8 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/wrdq_div2_4to1_rdlvl_first.phy_wrdata[127]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                              |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/genblk2[1].TAG_BRAM/genblk4[0].dirty_same_time_r_reg[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                                                                                        |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/genblk2[1].TAG_BRAM/genblk4[0].dirty_same_time_r_reg[0]_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | usr_reset                                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                      | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                3 |              9 |         3.00 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/genblk5[3].VALID_RAM/valid_same_time_all_w                                                                                                                                                                                                              | rst                                                                                                                                                                                                                                                               |                6 |              9 |         1.50 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                          | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                      |                4 |              9 |         2.25 |
|  Clock_Generator/inst/clk_out1                     | genblk3[1].synchronizer/P_done/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  Clock_Generator/inst/clk_out1                     | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[1]                                                                                                                           | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                3 |              9 |         3.00 |
|  Clock_Generator/inst/clk_out1                     | Device_arbiter/E[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | genblk3[1].synchronizer/P_strobe/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | genblk3[1].synchronizer/P_rw/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  Clock_Generator/inst/clk_out1                     | genblk3[0].synchronizer/P_done/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                                            |                2 |              9 |         4.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                                                                                |                3 |              9 |         3.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                3 |              9 |         3.00 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/genblk2[1].TAG_BRAM/dirty_same_time_all_w                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                                               |                8 |              9 |         1.12 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | genblk3[0].synchronizer/P_rw/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | UART/uart_rbaud[15]_i_1_n_0                                                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | L2_Cache/init_count[8]_i_1_n_0                                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | genblk3[0].synchronizer/P_strobe/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                            |                2 |             10 |         5.00 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                                | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                              |                3 |             10 |         3.33 |
|  Clock_Generator/inst/clk_out1                     | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                          | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                4 |             11 |         2.75 |
|  Clock_Generator/inst/clk_out1                     | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg_0                                                                                                                                   | rst                                                                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  Clock_Generator/inst/clk_out3                     | MIG/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                                     | MIG/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                                                                                                    |                3 |             11 |         3.67 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                                    | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                          | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                   |               12 |             12 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                              |                2 |             12 |         6.00 |
|  Clock_Generator/inst/clk_out1                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                              |                2 |             12 |         6.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                5 |             12 |         2.40 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                                  | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                         | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  Clock_Generator/inst/clk_out3                     | MIG/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                         | MIG/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                               |                4 |             12 |         3.00 |
|  Clock_Generator/inst/clk_out3                     |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                               |                2 |             13 |         6.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                           | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                   |                5 |             13 |         2.60 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0                        | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                                   |                5 |             13 |         2.60 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                           | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/CSR/mstatus_r[10]                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                      |                8 |             14 |         1.75 |
|  Clock_Generator/inst/clk_out1                     | genblk3[1].synchronizer/P_strobe/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                   |                3 |             14 |         4.67 |
|  Clock_Generator/inst/clk_out1                     | genblk3[1].synchronizer/P_rw/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                   |                3 |             14 |         4.67 |
|  Clock_Generator/inst/clk_out1                     | genblk3[0].synchronizer/P_strobe/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                   |                3 |             14 |         4.67 |
|  Clock_Generator/inst/clk_out1                     | genblk3[0].synchronizer/P_rw/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                   |                5 |             14 |         2.80 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/csr_we_addr_r_reg[11]_0[3]                                                                                                                                                                                            | rst                                                                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | genblk3[1].synchronizer/P_done/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                   |                3 |             14 |         4.67 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | genblk3[0].synchronizer/P_done/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                   |                3 |             14 |         4.67 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                         |                6 |             15 |         2.50 |
|  Clock_Generator/inst/clk_out3                     |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                                                                      |                2 |             15 |         7.50 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                              |                3 |             16 |         5.33 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                              | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | UART/uart_xbaud[0]_i_1_n_0                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                                                   |                3 |             16 |         5.33 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |               10 |             16 |         1.60 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                              |                3 |             16 |         5.33 |
|  Clock_Generator/inst/clk_out1                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                        |                                                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]         |                                                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                |                                                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |                6 |             17 |         2.83 |
|  Clock_Generator/inst/clk_out1                     | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                      | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                7 |             17 |         2.43 |
|  Clock_Generator/inst/clk_out1                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                           |                5 |             17 |         3.40 |
|  Clock_Generator/inst/clk_out1                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                           |                5 |             17 |         3.40 |
|  Clock_Generator/inst/clk_out1                     | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                            | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                6 |             17 |         2.83 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |                5 |             17 |         3.40 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |                5 |             17 |         3.40 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |                5 |             17 |         3.40 |
|  Clock_Generator/inst/clk_out1                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                           |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                           |                3 |             18 |         6.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                              |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                              |                4 |             18 |         4.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                         | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                                                                    |                5 |             20 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |               14 |             20 |         1.43 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                      |                7 |             20 |         2.86 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                5 |             21 |         4.20 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                     |                7 |             23 |         3.29 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                          | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                      |                7 |             24 |         3.43 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                      |               13 |             24 |         1.85 |
|  Clock_Generator/inst/clk_out1                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                        |                                                                                                                                                                                                                                                                   |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                        |                                                                                                                                                                                                                                                                   |                3 |             24 |         8.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Execute/M_DEVICE_strobe_o                                                                                                                                                                                                       | rst                                                                                                                                                                                                                                                               |                8 |             24 |         3.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Execute/M_DEVICE_strobe_o                                                                                                                                                                                                       | rst                                                                                                                                                                                                                                                               |                7 |             24 |         3.43 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                                                                          |               13 |             25 |         1.92 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |                8 |             25 |         3.12 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |                6 |             25 |         4.17 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |                8 |             25 |         3.12 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |                6 |             25 |         4.17 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |                6 |             25 |         4.17 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |                6 |             25 |         4.17 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |                7 |             25 |         3.57 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |                6 |             25 |         4.17 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | rst                                                                                                                                                                                                                                                               |               14 |             26 |         1.86 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | genblk3[1].synchronizer/P_addr/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                   |                4 |             27 |         6.75 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | genblk3[0].synchronizer/P_addr_i_1_n_0                                                                                                                                                                                                                           | rst                                                                                                                                                                                                                                                               |                6 |             27 |         4.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | genblk3[1].synchronizer/P_addr_i_1__0_n_0                                                                                                                                                                                                                        | rst                                                                                                                                                                                                                                                               |                5 |             27 |         5.40 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | genblk3[0].synchronizer/P_addr/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                   |                4 |             27 |         6.75 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                                           |                7 |             27 |         3.86 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                                           |                8 |             27 |         3.38 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/D_Cache/genblk3[3].TAG_BRAM/probe_needtoWb_w                                                                                                                                                                                               | rst                                                                                                                                                                                                                                                               |                7 |             28 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                           |                5 |             28 |         5.60 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                8 |             28 |         3.50 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | genblk1[0].Aquila_SoC/I_Cache/m_addr_o[31]_i_1_n_0                                                                                                                                                                                                                |                6 |             28 |         4.67 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | genblk1[1].Aquila_SoC/I_Cache/m_addr_o[31]_i_1_n_0                                                                                                                                                                                                                |                9 |             28 |         3.11 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/D_Cache/probe_addr_r0                                                                                                                                                                                                                      | rst                                                                                                                                                                                                                                                               |                6 |             28 |         4.67 |
|  Clock_Generator/inst/clk_out1                     | genblk2[0].L2cache_Arbiter/L1_L2_strobe[0]                                                                                                                                                                                                                       | rst                                                                                                                                                                                                                                                               |               12 |             28 |         2.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                           |                4 |             28 |         7.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/I_Cache/m_strobe_o                                                                                                                                                                                                                         | rst                                                                                                                                                                                                                                                               |                8 |             28 |         3.50 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/I_Cache/cache_write9_out                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                   |                8 |             30 |         3.75 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Execute/is_amo_o_reg_2                                                                                                                                                                                                          | rst                                                                                                                                                                                                                                                               |               14 |             30 |         2.14 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                7 |             30 |         4.29 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/I_Cache/cache_write6_out                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                   |                8 |             30 |         3.75 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/I_Cache/cache_write3_out                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                   |                8 |             30 |         3.75 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/I_Cache/cache_write                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                   |                8 |             30 |         3.75 |
|  Clock_Generator/inst/clk_out1                     | Amo_arbiter/AMO_amo_type_r_reg[1]_1[0]                                                                                                                                                                                                                           | rst                                                                                                                                                                                                                                                               |                7 |             30 |         4.29 |
|  Clock_Generator/inst/clk_out1                     | Amo_arbiter/E[0]                                                                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |                9 |             30 |         3.33 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                   |                7 |             30 |         4.29 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                   |                8 |             30 |         3.75 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Execute/is_amo_o_reg_2                                                                                                                                                                                                          | rst                                                                                                                                                                                                                                                               |               10 |             30 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                   |                8 |             30 |         3.75 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                   |                6 |             30 |         5.00 |
|  Clock_Generator/inst/clk_out1                     | genblk2[1].L2cache_Arbiter/L1_L2_strobe[1]                                                                                                                                                                                                                       | rst                                                                                                                                                                                                                                                               |               14 |             30 |         2.14 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/I_Cache/m_strobe_o                                                                                                                                                                                                                         | rst                                                                                                                                                                                                                                                               |               10 |             30 |         3.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/I_Cache/cache_write9_out                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                   |                8 |             30 |         3.75 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/I_Cache/cache_write3_out                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                   |                8 |             30 |         3.75 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/I_Cache/cache_write6_out                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                   |                8 |             30 |         3.75 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/D_Cache/probe_addr_r0                                                                                                                                                                                                                      | rst                                                                                                                                                                                                                                                               |                8 |             30 |         3.75 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/I_Cache/cache_write                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                   |                8 |             30 |         3.75 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/D_Cache/genblk3[3].TAG_BRAM/probe_needtoWb_w                                                                                                                                                                                               | rst                                                                                                                                                                                                                                                               |                7 |             30 |         4.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                            |                8 |             31 |         3.88 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   |                6 |             31 |         5.17 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[0]_0[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               27 |             32 |         1.19 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[4]_2[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[4]_3[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[4]_4[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               16 |             32 |         2.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[0]_6[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[4]_1[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/regfile_we_r_reg_0[0]                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                      |               18 |             32 |         1.78 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[4]_0[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/xcpt_valid_r_reg_2[0]                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/AMO2C_data_o[31]_INST_0_i_6_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |               18 |             32 |         1.78 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/csr_we_addr_r_reg[9]_3[0]                                                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/instruction_delay_reg[31]_i_3_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                   |               16 |             32 |         2.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[3]_7[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               20 |             32 |         1.60 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/ready1_o_reg_0[0]                                                                                                                                                                                                | genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/sync_reset_reg[7]_2[0]                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | genblk1[0].Aquila_SoC/I_Cache/p_data_reg[31]_i_1_n_0                                                                                                                                                                                                              |               30 |             32 |         1.07 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[3]_2[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/csr_we_addr_r_reg[9]_1[0]                                                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/sync_reset_reg[7][0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                   |               16 |             32 |         2.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[3]_3[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  Clock_Generator/inst/clk_out1                     | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                 | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |                9 |             32 |         3.56 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/csr_we_addr_r_reg[9]_2[0]                                                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[3]_4[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[3]_5[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               14 |             32 |         2.29 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[3]_6[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/csr_irq_taken_r_reg_0[0]                                                                                                                                                                                         | rst                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/sync_reset_reg[7]_0                                                                                                                                                                                              | genblk1[1].Aquila_SoC/RISCV_CORE/Fetch/sync_reset_reg[7]_1                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/result[64]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                   |               20 |             32 |         1.60 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/result[31]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                   |               17 |             32 |         1.88 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | genblk1[1].Aquila_SoC/I_Cache/p_data_reg[31]_i_1_n_0                                                                                                                                                                                                              |               28 |             32 |         1.14 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/FSM_onehot_S_reg_n_0_[2]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                                                                                    |               14 |             32 |         2.29 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Decode/FSM_onehot_S_reg[0][0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                   |               19 |             32 |         1.68 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[0]_1[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               14 |             32 |         2.29 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[2]_3[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               26 |             32 |         1.23 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[3]_4[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               21 |             32 |         1.52 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[3]_3[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[3]_2[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               17 |             32 |         1.88 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[3]_1[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               18 |             32 |         1.78 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/instruction_delay_reg[31]_i_3_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                   |               17 |             32 |         1.88 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[3]_0[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               26 |             32 |         1.23 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[2]_5[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[2]_4[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               15 |             32 |         2.13 |
|  Clock_Generator/inst/clk_out1                     | ATOM_U/FSM_onehot_state_reg[4]_0[3]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   |               17 |             32 |         1.88 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[3]_5[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               20 |             32 |         1.60 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[2]_2[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               16 |             32 |         2.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[2]_1[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               20 |             32 |         1.60 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[1]_4[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               15 |             32 |         2.13 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[1]_3[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               27 |             32 |         1.19 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[1]_2[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[1]_1[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               22 |             32 |         1.45 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[1]_0[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               19 |             32 |         1.68 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[0]_6[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               14 |             32 |         2.29 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[0]_5[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               19 |             32 |         1.68 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/AMO2C_data_o[31]_INST_0_i_6_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |               16 |             32 |         2.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[1]_0[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               17 |             32 |         1.88 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[0]_2[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[0]_3[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               14 |             32 |         2.29 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[0]_4[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  Clock_Generator/inst/clk_out1                     | Coherence_unit/P1_broadcast_rw_r0                                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/xcpt_valid_r_reg_4[0]                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |               16 |             32 |         2.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/xcpt_valid_r_reg_2[0]                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/regfile_we_r_reg_0[0]                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |               16 |             32 |         2.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/xcpt_valid_r_reg_4[0]                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |               15 |             32 |         2.13 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[4]_4[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | Coherence_unit/P0_broadcast_rw_r0                                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[4]_3[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               14 |             32 |         2.29 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[4]_2[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               15 |             32 |         2.13 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[4]_1[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[4]_0[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[3]_7[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               20 |             32 |         1.60 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[3]_6[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               14 |             32 |         2.29 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/result[31]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                   |               20 |             32 |         1.60 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/ready1_o_reg_0[0]                                                                                                                                                                                                | genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/sync_reset_reg[7]_2[0]                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[0]_1[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               15 |             32 |         2.13 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/sync_reset_reg[7][0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                   |               16 |             32 |         2.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Execute/addr_o_reg[3]_2                                                                                                                                                                                                         | rst                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Execute/addr_o_reg[3]_3                                                                                                                                                                                                         | rst                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Execute/addr_o_reg[18]_0[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Execute/addr_o_reg[2]_0[0]                                                                                                                                                                                                      | rst                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/csr_we_addr_r_reg[6]_2[1]                                                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Execute/addr_o_reg[3]_0[0]                                                                                                                                                                                                      | rst                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Execute/addr_o_reg[3]_1[0]                                                                                                                                                                                                      | rst                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Execute/data_sel_r_reg[0][0]                                                                                                                                                                                                    | rst                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Execute/addr_o_reg[3]_2                                                                                                                                                                                                         | rst                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                                                  |               14 |             32 |         2.29 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Fetch/p_0_in_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |               17 |             32 |         1.88 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/csr_we_addr_r_reg[0]_0[0]                                                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |               13 |             32 |         2.46 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/csr_we_addr_r_reg[2]_0[0]                                                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |               18 |             32 |         1.78 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[1]_3[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               29 |             32 |         1.10 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[0]_0[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               17 |             32 |         1.88 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/result[64]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                   |               24 |             32 |         1.33 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/csr_we_addr_r_reg[9]_4[0]                                                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |               13 |             32 |         2.46 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/csr_we_addr_r_reg[9]_3[0]                                                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/csr_we_addr_r_reg[9]_2[0]                                                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[1]_1[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               15 |             32 |         2.13 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/csr_we_addr_r_reg[9]_1[0]                                                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[1]_2[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[3]_1[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               15 |             32 |         2.13 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[1]_4[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[2]_1[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                              |               11 |             32 |         2.91 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[2]_2[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               16 |             32 |         2.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[2]_3[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               22 |             32 |         1.45 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[2]_4[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               17 |             32 |         1.88 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/csr_we_addr_r_reg[9]_0[0]                                                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[2]_5[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Execute/addr_o_reg[3]_0[0]                                                                                                                                                                                                      | rst                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Execute/addr_o_reg[2]_0[0]                                                                                                                                                                                                      | rst                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/csr_irq_taken_r_reg_0[0]                                                                                                                                                                                         | rst                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/sync_reset_reg[7]_0                                                                                                                                                                                              | genblk1[0].Aquila_SoC/RISCV_CORE/Fetch/sync_reset_reg[7]_1                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[0]_2[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/csr_we_addr_r_reg[6]_2[0]                                                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Decode/FSM_onehot_S_reg[0][0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                   |               15 |             32 |         2.13 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/csr_we_addr_r_reg[6]_1[0]                                                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/csr_we_addr_r_reg[6]_0[0]                                                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |               14 |             32 |         2.29 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[0]_5[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               20 |             32 |         1.60 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/csr_we_addr_r_reg[2]_2[0]                                                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |               14 |             32 |         2.29 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Execute/addr_o_reg[3]_1[0]                                                                                                                                                                                                      | rst                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/csr_we_addr_r_reg[2]_1[0]                                                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |               15 |             32 |         2.13 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/csr_we_addr_r_reg[2]_0[0]                                                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |               21 |             32 |         1.52 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Execute/data_sel_r_reg[0][0]                                                                                                                                                                                                    | rst                                                                                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/csr_we_addr_r_reg[0]_0[0]                                                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Fetch/p_0_in_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |               15 |             32 |         2.13 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[0]_4[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/csr_we_addr_r_reg[2]_1[0]                                                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Execute/addr_o_reg[3]_3                                                                                                                                                                                                         | rst                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[0]_3[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/csr_we_addr_r_reg[2]_2[0]                                                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/csr_we_addr_r_reg[4]_0[0]                                                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/csr_we_addr_r_reg[6]_0[0]                                                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Writeback/rd_addr_r_reg[3]_0[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               20 |             32 |         1.60 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/FSM_onehot_S_reg_n_0_[2]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/csr_we_addr_r_reg[6]_1[0]                                                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/csr_we_addr_r_reg[7]_0[0]                                                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |               13 |             32 |         2.46 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/csr_we_addr_r_reg[7]_0[1]                                                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |               13 |             32 |         2.46 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Execute/addr_o_reg[18]_0[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Writeback/csr_we_addr_r_reg[9]_0[0]                                                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  Clock_Generator/inst/clk_out1                     | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |               12 |             33 |         2.75 |
|  Clock_Generator/inst/clk_out1                     | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                          | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |               12 |             33 |         2.75 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   |               10 |             34 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                               |               11 |             34 |         3.09 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   |               10 |             34 |         3.40 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   |               10 |             34 |         3.40 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   |               10 |             34 |         3.40 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | genblk3[1].synchronizer/P_addr/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0]                                                                                                              |                                                                                                                                                                                                                                                                   |                5 |             35 |         7.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                     |               11 |             35 |         3.18 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | genblk3[0].synchronizer/P_addr/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0]                                                                                                              |                                                                                                                                                                                                                                                                   |                9 |             35 |         3.89 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/D_Cache/E[0]                                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                                               |               24 |             36 |         1.50 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/D_Cache/E[0]                                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                                               |               31 |             36 |         1.16 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                9 |             36 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                      |               21 |             41 |         1.95 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                           |               16 |             41 |         2.56 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                      |               23 |             43 |         1.87 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                     |               15 |             47 |         3.13 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                      |               16 |             47 |         2.94 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                     |               12 |             47 |         3.92 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |               10 |             49 |         4.90 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |                8 |             49 |         6.12 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |                9 |             49 |         5.44 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/shift_en_o                                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |               10 |             49 |         4.90 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |                8 |             49 |         6.12 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |               10 |             49 |         4.90 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |                8 |             49 |         6.12 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |               10 |             49 |         4.90 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |                9 |             49 |         5.44 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |               11 |             49 |         4.45 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |               10 |             49 |         4.90 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |               11 |             49 |         4.45 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |               12 |             49 |         4.08 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |                9 |             49 |         5.44 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |                9 |             49 |         5.44 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shift_en_o                                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |                9 |             49 |         5.44 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |                9 |             49 |         5.44 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |               10 |             49 |         4.90 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |               11 |             49 |         4.45 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |               10 |             49 |         4.90 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |               10 |             49 |         4.90 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |               10 |             49 |         4.90 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |                8 |             49 |         6.12 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |                9 |             49 |         5.44 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |                9 |             49 |         5.44 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                                                   |                8 |             49 |         6.12 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |               10 |             49 |         4.90 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |                9 |             49 |         5.44 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |               11 |             49 |         4.45 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |               12 |             49 |         4.08 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |                9 |             49 |         5.44 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |               10 |             49 |         4.90 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |               10 |             49 |         4.90 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |               12 |             49 |         4.08 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |                9 |             49 |         5.44 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |               10 |             49 |         4.90 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |               11 |             49 |         4.45 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/shift_en_o                                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |               10 |             49 |         4.90 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |               12 |             49 |         4.08 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/shift_en_o                                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |               10 |             49 |         4.90 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shift_en_o                                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |                9 |             49 |         5.44 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shift_en_o                                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |               11 |             49 |         4.45 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shift_en_o                                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |                9 |             49 |         5.44 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shift_en_o                                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |                8 |             49 |         6.12 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shift_en_o                                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |               10 |             49 |         4.90 |
|  Clock_Generator/inst/clk_out1                     | genblk3[0].synchronizer/P_addr/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                   |                7 |             52 |         7.43 |
|  Clock_Generator/inst/clk_out1                     | genblk3[1].synchronizer/P_addr/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                   |                7 |             52 |         7.43 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                   |               14 |             53 |         3.79 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                    |                                                                                                                                                                                                                                                                   |                8 |             60 |         7.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |               21 |             63 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                   |               17 |             64 |         3.76 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                  |                                                                                                                                                                                                                                                                   |               11 |             64 |         5.82 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                           |                                                                                                                                                                                                                                                                   |               16 |             64 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                   |               16 |             64 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                                                  |                                                                                                                                                                                                                                                                   |                8 |             64 |         8.00 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |               16 |             64 |         4.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                  |               33 |             66 |         2.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/fast_result0                                                                                                                                                                                                      |               30 |             66 |         2.20 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/fast_result0                                                                                                                                                                                                      |               20 |             66 |         3.30 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Execute/C2AMO_strobe_o                                                                                                                                                                                                          | rst                                                                                                                                                                                                                                                               |               25 |             68 |         2.72 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Execute/C2AMO_strobe_o                                                                                                                                                                                                          | rst                                                                                                                                                                                                                                                               |               29 |             68 |         2.34 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/ready1_o_reg_0[0]                                                                                                                                                                                                | genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/sync_reset_reg[7]_1[0]                                                                                                                                                                                            |               18 |             69 |         3.83 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/ready1_o_reg_0[0]                                                                                                                                                                                                | genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/sync_reset_reg[7]_1[0]                                                                                                                                                                                            |               21 |             69 |         3.29 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |               25 |             79 |         3.16 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Decode/we                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                   |               22 |             86 |         3.91 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Decode/we                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                   |               22 |             86 |         3.91 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in                                       |                                                                                                                                                                                                                                                                   |               11 |             88 |         8.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] |                                                                                                                                                                                                                                                                   |               11 |             88 |         8.00 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                  |               39 |             90 |         2.31 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/ready1_o_reg_0[0]                                                                                                                                                                                                | genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/xcpt_valid_o_reg[0]                                                                                                                                                                                               |               49 |             91 |         1.86 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/ready1_o_reg_0[0]                                                                                                                                                                                                | genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/xcpt_valid_o_reg[0]                                                                                                                                                                                               |               44 |             91 |         2.07 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                    |                                                                                                                                                                                                                                                                   |               12 |             96 |         8.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_2                                                  |                                                                                                                                                                                                                                                                   |               12 |             96 |         8.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul00_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                   |               20 |             98 |         4.90 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul00_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                   |               18 |             98 |         5.44 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                   |               26 |            103 |         3.96 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | genblk3[0].synchronizer/P_wt_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                                   |               27 |            128 |         4.74 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | genblk3[1].synchronizer/P_wt_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                                   |               28 |            128 |         4.57 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | genblk1[0].Aquila_SoC/D_Cache/genblk5[1].DIRTY_RAM/SR[0]                                                                                                                                                                                                          |               75 |            128 |         1.71 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | L2_Cache/P1_m_data_o[127]_i_1_n_0                                                                                                                                                                                                                                 |               55 |            128 |         2.33 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | L2_Cache/P0_m_data_o[127]_i_1_n_0                                                                                                                                                                                                                                 |               61 |            128 |         2.10 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | genblk1[1].Aquila_SoC/D_Cache/genblk5[0].DIRTY_RAM/SR[0]                                                                                                                                                                                                          |              100 |            128 |         1.28 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/FSM_onehot_P0_S_reg[5]_0[1]                                                                                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |               38 |            128 |         3.37 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                               |                                                                                                                                                                                                                                                                   |               32 |            128 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/FSM_onehot_P1_S_reg[5]_0[1]                                                                                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |               46 |            128 |         2.78 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/D_Cache/genblk3[3].TAG_BRAM/sync_reset_reg[7]                                                                                                                                                                                              | genblk1[0].Aquila_SoC/D_Cache/genblk3[3].TAG_BRAM/sync_reset_reg[7]_0                                                                                                                                                                                             |               34 |            128 |         3.76 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/D_Cache/genblk4[3].VALID_RAM/S_reg[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   |               74 |            128 |         1.73 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/D_Cache/genblk5[3].DIRTY_RAM/valid_write4                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |               32 |            128 |         4.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/D_Cache/genblk3[3].TAG_BRAM/sync_reset_reg[7]                                                                                                                                                                                              | genblk1[1].Aquila_SoC/D_Cache/genblk3[3].TAG_BRAM/sync_reset_reg[7]_0                                                                                                                                                                                             |               43 |            128 |         2.98 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/D_Cache/genblk4[3].VALID_RAM/S_reg[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   |               48 |            128 |         2.67 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/D_Cache/genblk5[3].DIRTY_RAM/valid_write4                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |               35 |            128 |         3.66 |
|  Clock_Generator/inst/clk_out1                     | genblk3[1].synchronizer/P_rd_data_i_2__0_n_0                                                                                                                                                                                                                     | rst                                                                                                                                                                                                                                                               |               25 |            128 |         5.12 |
|  Clock_Generator/inst/clk_out1                     | genblk3[0].synchronizer/P_rd_data_i_2_n_0                                                                                                                                                                                                                        | rst                                                                                                                                                                                                                                                               |               23 |            128 |         5.57 |
|  Clock_Generator/inst/clk_out1                     | genblk3[0].synchronizer/P_rd_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                                   |               21 |            128 |         6.10 |
|  Clock_Generator/inst/clk_out1                     | genblk3[1].synchronizer/P_rd_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                                   |               20 |            128 |         6.40 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | genblk3[1].synchronizer/P_wt_data_i_1__0_n_0                                                                                                                                                                                                                     | rst                                                                                                                                                                                                                                                               |               27 |            128 |         4.74 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | genblk3[0].synchronizer/P_wt_data_i_1_n_0                                                                                                                                                                                                                        | rst                                                                                                                                                                                                                                                               |               27 |            128 |         4.74 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |               26 |            128 |         4.92 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | Memory_Arbiter/FSM_onehot_c_state_reg[0]_rep__0_0[0]                                                                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |               22 |            129 |         5.86 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | Memory_Arbiter/E[0]                                                                                                                                                                                                                                              | rst                                                                                                                                                                                                                                                               |               23 |            129 |         5.61 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/valid_same_time_r                                                                                                                                                                                                                                       | rst                                                                                                                                                                                                                                                               |               32 |            131 |         4.09 |
|  Clock_Generator/inst/clk_out1                     | L2_Cache/P0_victim_sel                                                                                                                                                                                                                                           | rst                                                                                                                                                                                                                                                               |               42 |            131 |         3.12 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | genblk3[1].synchronizer/P_wt_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0]                                                                                                           |                                                                                                                                                                                                                                                                   |               28 |            136 |         4.86 |
|  Clock_Generator/inst/clk_out1                     | genblk3[1].synchronizer/P_rd_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0]                                                                                                           |                                                                                                                                                                                                                                                                   |               24 |            136 |         5.67 |
|  Clock_Generator/inst/clk_out1                     | genblk3[0].synchronizer/P_rd_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0]                                                                                                           |                                                                                                                                                                                                                                                                   |               22 |            136 |         6.18 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | genblk3[0].synchronizer/P_wt_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0]                                                                                                           |                                                                                                                                                                                                                                                                   |               25 |            136 |         5.44 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |               21 |            145 |         6.90 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |               24 |            145 |         6.04 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |               23 |            145 |         6.30 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |               22 |            145 |         6.59 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |               24 |            145 |         6.04 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |               22 |            145 |         6.59 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |               22 |            145 |         6.59 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |               20 |            145 |         7.25 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |               19 |            145 |         7.63 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |               20 |            145 |         7.25 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |               22 |            145 |         6.59 |
|  Clock_Generator/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |               21 |            145 |         6.90 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | genblk3[1].synchronizer/P_strobe_r_reg_0[0]                                                                                                                                                                                                                      | rst                                                                                                                                                                                                                                                               |               40 |            156 |         3.90 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | genblk3[0].synchronizer/P_strobe_r_reg_0[0]                                                                                                                                                                                                                      | rst                                                                                                                                                                                                                                                               |               42 |            156 |         3.71 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/D_Cache/M_DMEM_strobe_o                                                                                                                                                                                                                    | rst                                                                                                                                                                                                                                                               |               56 |            157 |         2.80 |
|  Clock_Generator/inst/clk_out1                     | genblk2[0].L2cache_Arbiter/sel_r                                                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |               44 |            158 |         3.59 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | Memory_Arbiter/sel_previous                                                                                                                                                                                                                                      | rst                                                                                                                                                                                                                                                               |               40 |            158 |         3.95 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/D_Cache/M_DMEM_strobe_o                                                                                                                                                                                                                    | rst                                                                                                                                                                                                                                                               |               70 |            159 |         2.27 |
|  Clock_Generator/inst/clk_out1                     | genblk2[1].L2cache_Arbiter/sel_r                                                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |               37 |            160 |         4.32 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/ready1_o_reg_0[0]                                                                                                                                                                                                | genblk1[1].Aquila_SoC/RISCV_CORE/Fetch/sync_reset_reg[7]_0                                                                                                                                                                                                        |               60 |            165 |         2.75 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/ready1_o_reg_0[0]                                                                                                                                                                                                | genblk1[0].Aquila_SoC/RISCV_CORE/Fetch/sync_reset_reg[7]_0                                                                                                                                                                                                        |               60 |            165 |         2.75 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf_we                    |                                                                                                                                                                                                                                                                   |               22 |            176 |         8.00 |
|  Clock_Generator/inst/clk_out1                     | genblk3[1].synchronizer/P_wt_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                   |               25 |            184 |         7.36 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | genblk3[1].synchronizer/P_rd_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                   |               24 |            184 |         7.67 |
|  Clock_Generator/inst/clk_out1                     | genblk3[0].synchronizer/P_wt_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                   |               25 |            184 |         7.36 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | genblk3[0].synchronizer/P_rd_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                   |               24 |            184 |         7.67 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                        |                                                                                                                                                                                                                                                                   |               24 |            192 |         8.00 |
|  Clock_Generator/inst/clk_out1                     | genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/ready_o_reg_2                                                                                                                                                                                                    | genblk1[0].Aquila_SoC/RISCV_CORE/Execute/we_o0                                                                                                                                                                                                                    |               60 |            199 |         3.32 |
|  Clock_Generator/inst/clk_out1                     | genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/ready_o_reg_2                                                                                                                                                                                                    | genblk1[1].Aquila_SoC/RISCV_CORE/Execute/we_o0                                                                                                                                                                                                                    |               56 |            199 |         3.55 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |              584 |           2145 |         3.67 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  | rst                                                                                                                                                                                                                                                               |              805 |           2439 |         3.03 |
|  Clock_Generator/inst/clk_out1                     |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |             1959 |           9188 |         4.69 |
+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


