
*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 46321
Command: open_checkpoint /mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xcvc1902-vsva2197-2MP-e-S
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.289 ; gain = 0.000 ; free physical = 2487 ; free virtual = 8101
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/tmp/Vivado/2023.1/data/ip'.
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading NOC Solution File '/mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper/bd_0_wrapper.ncr'
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3915.941 ; gain = 0.000 ; free physical = 1566 ; free virtual = 7177
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  DSPFP32 => DSPFP32 (DSP_FPA_CREG, DSP_FPA_OPM_REG, DSP_FPM_PIPEREG, DSP_FPM_STAGE0, DSP_FPM_STAGE1, DSP_FP_ADDER, DSP_FP_INMUX, DSP_FP_INREG, DSP_FP_OUTPUT, DSP_FP_SRCMX_OPTINV): 1 instance 
  LUT6CY => LUT6CY (LUTCY1, LUTCY2): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 1 instance 

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.1 (64-bit) build 3865809
open_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3915.941 ; gain = 1956.160 ; free physical = 1566 ; free virtual = 7177
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/impl/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-86] Your Implementation license expires in 22 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3987.977 ; gain = 64.031 ; free physical = 1568 ; free virtual = 7178

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: f57b58c1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3987.977 ; gain = 0.000 ; free physical = 1568 ; free virtual = 7178

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 17 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 183622c61

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3987.977 ; gain = 0.000 ; free physical = 1566 ; free virtual = 7175
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 183622c61

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3987.977 ; gain = 0.000 ; free physical = 1566 ; free virtual = 7175
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e20d9736

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3987.977 ; gain = 0.000 ; free physical = 1566 ; free virtual = 7175
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG  to drive 43 load(s) on clock net ap_clk
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 125bdcb34

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4014.957 ; gain = 26.980 ; free physical = 1565 ; free virtual = 7175
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 9a9bb245

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4014.957 ; gain = 26.980 ; free physical = 1565 ; free virtual = 7175
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 9a9bb245

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4014.957 ; gain = 26.980 ; free physical = 1565 ; free virtual = 7175
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4014.957 ; gain = 0.000 ; free physical = 1565 ; free virtual = 7175
Ending Logic Optimization Task | Checksum: 9a9bb245

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4014.957 ; gain = 26.980 ; free physical = 1565 ; free virtual = 7175

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 9a9bb245

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4014.957 ; gain = 0.000 ; free physical = 1565 ; free virtual = 7175

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4014.957 ; gain = 0.000 ; free physical = 1565 ; free virtual = 7175
Ending Netlist Obfuscation Task | Checksum: 9a9bb245

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4014.957 ; gain = 0.000 ; free physical = 1565 ; free virtual = 7175
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4527.578 ; gain = 32.016 ; free physical = 1115 ; free virtual = 6736
INFO: [Common 17-1381] The checkpoint '/mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4527.578 ; gain = 442.883 ; free physical = 1124 ; free virtual = 6737
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-86] Your Implementation license expires in 22 day(s)
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
CRITICAL WARNING: [DRC CIPS-1] Versal CIPS exists check - place design: Versal designs must contain a CIPS IP in the netlist hierarchy to function properly. Please create an instance of the CIPS IP and configure it. Without a CIPS IP in the design, Vivado will not generate a CDO for the PMC, an elf for the PLM.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Critical Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4577.273 ; gain = 0.000 ; free physical = 1109 ; free virtual = 6726
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00964d61

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4577.273 ; gain = 0.000 ; free physical = 1109 ; free virtual = 6726
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4577.273 ; gain = 0.000 ; free physical = 1109 ; free virtual = 6726

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ca10c780

Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 5060.336 ; gain = 483.062 ; free physical = 620 ; free virtual = 6240

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17009088f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 5270.879 ; gain = 693.605 ; free physical = 451 ; free virtual = 6072

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17009088f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 5270.879 ; gain = 693.605 ; free physical = 451 ; free virtual = 6072
Phase 1 Placer Initialization | Checksum: 17009088f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 5270.879 ; gain = 693.605 ; free physical = 450 ; free virtual = 6072

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 14557f0f2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 5270.879 ; gain = 693.605 ; free physical = 447 ; free virtual = 6070

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3165] Check ILP status: ILP-based clock placer completed successfully 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5270.879 ; gain = 0.000 ; free physical = 443 ; free virtual = 6068
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: ce1612d6

Time (s): cpu = 00:00:36 ; elapsed = 00:00:34 . Memory (MB): peak = 5270.879 ; gain = 693.605 ; free physical = 444 ; free virtual = 6068

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: ce1612d6

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 5824.863 ; gain = 1247.590 ; free physical = 158 ; free virtual = 5516

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 140bc5c2b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 5856.879 ; gain = 1279.605 ; free physical = 157 ; free virtual = 5516

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 140bc5c2b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 5856.879 ; gain = 1279.605 ; free physical = 157 ; free virtual = 5516
Phase 2.1.1 Partition Driven Placement | Checksum: 140bc5c2b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 5856.879 ; gain = 1279.605 ; free physical = 157 ; free virtual = 5516
Phase 2.1 Floorplanning | Checksum: 113352346

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 5856.879 ; gain = 1279.605 ; free physical = 157 ; free virtual = 5515

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 113352346

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 5856.879 ; gain = 1279.605 ; free physical = 157 ; free virtual = 5515

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 113352346

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 5856.879 ; gain = 1279.605 ; free physical = 157 ; free virtual = 5515

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 195f9b998

Time (s): cpu = 00:01:35 ; elapsed = 00:00:59 . Memory (MB): peak = 5948.879 ; gain = 1371.605 ; free physical = 208 ; free virtual = 5401

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5948.879 ; gain = 0.000 ; free physical = 206 ; free virtual = 5398
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5948.879 ; gain = 0.000 ; free physical = 206 ; free virtual = 5398

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 195f9b998

Time (s): cpu = 00:01:35 ; elapsed = 00:00:59 . Memory (MB): peak = 5948.879 ; gain = 1371.605 ; free physical = 198 ; free virtual = 5390
Phase 2.4 Global Placement Core | Checksum: 1d5b1c8d5

Time (s): cpu = 00:01:49 ; elapsed = 00:01:04 . Memory (MB): peak = 5948.879 ; gain = 1371.605 ; free physical = 152 ; free virtual = 5333
Phase 2 Global Placement | Checksum: 1d5b1c8d5

Time (s): cpu = 00:01:49 ; elapsed = 00:01:04 . Memory (MB): peak = 5948.879 ; gain = 1371.605 ; free physical = 152 ; free virtual = 5333

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fd352fd3

Time (s): cpu = 00:02:04 ; elapsed = 00:01:08 . Memory (MB): peak = 5949.879 ; gain = 1372.605 ; free physical = 155 ; free virtual = 5335

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1693b0988

Time (s): cpu = 00:02:04 ; elapsed = 00:01:08 . Memory (MB): peak = 5949.879 ; gain = 1372.605 ; free physical = 154 ; free virtual = 5334

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1674fddfe

Time (s): cpu = 00:02:18 ; elapsed = 00:01:12 . Memory (MB): peak = 5973.875 ; gain = 1396.602 ; free physical = 156 ; free virtual = 5309

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1c8ab8044

Time (s): cpu = 00:02:18 ; elapsed = 00:01:12 . Memory (MB): peak = 5973.875 ; gain = 1396.602 ; free physical = 156 ; free virtual = 5309

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 1f0536a64

Time (s): cpu = 00:02:19 ; elapsed = 00:01:12 . Memory (MB): peak = 5973.875 ; gain = 1396.602 ; free physical = 156 ; free virtual = 5309
Phase 3.3.3 Slice Area Swap | Checksum: 1f0536a64

Time (s): cpu = 00:02:19 ; elapsed = 00:01:12 . Memory (MB): peak = 5973.875 ; gain = 1396.602 ; free physical = 156 ; free virtual = 5309
Phase 3.3 Small Shape DP | Checksum: 194036931

Time (s): cpu = 00:02:19 ; elapsed = 00:01:12 . Memory (MB): peak = 5973.875 ; gain = 1396.602 ; free physical = 156 ; free virtual = 5309

Phase 3.4 Optimize BEL assignments
Phase 3.4 Optimize BEL assignments | Checksum: 287d5b4d8

Time (s): cpu = 00:02:23 ; elapsed = 00:01:16 . Memory (MB): peak = 5973.875 ; gain = 1396.602 ; free physical = 151 ; free virtual = 5304

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 279d04efc

Time (s): cpu = 00:02:23 ; elapsed = 00:01:16 . Memory (MB): peak = 5973.875 ; gain = 1396.602 ; free physical = 151 ; free virtual = 5304
Phase 3 Detail Placement | Checksum: 279d04efc

Time (s): cpu = 00:02:23 ; elapsed = 00:01:16 . Memory (MB): peak = 5973.875 ; gain = 1396.602 ; free physical = 151 ; free virtual = 5304

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5982.863 ; gain = 0.000 ; free physical = 149 ; free virtual = 5276

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18113eff1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.570 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a7425b27

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 5982.863 ; gain = 0.000 ; free physical = 144 ; free virtual = 5272
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 29dbf5bbe

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 5982.863 ; gain = 0.000 ; free physical = 144 ; free virtual = 5272
Phase 4.1.1.1 BUFG Insertion | Checksum: 18113eff1

Time (s): cpu = 00:02:41 ; elapsed = 00:01:24 . Memory (MB): peak = 5982.863 ; gain = 1405.590 ; free physical = 144 ; free virtual = 5272

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 18113eff1

Time (s): cpu = 00:02:41 ; elapsed = 00:01:24 . Memory (MB): peak = 5982.863 ; gain = 1405.590 ; free physical = 144 ; free virtual = 5272

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.570. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 12b2b6204

Time (s): cpu = 00:02:41 ; elapsed = 00:01:24 . Memory (MB): peak = 5982.863 ; gain = 1405.590 ; free physical = 144 ; free virtual = 5272

Time (s): cpu = 00:02:41 ; elapsed = 00:01:24 . Memory (MB): peak = 5982.863 ; gain = 1405.590 ; free physical = 144 ; free virtual = 5272
Phase 4.1 Post Commit Optimization | Checksum: 12b2b6204

Time (s): cpu = 00:02:41 ; elapsed = 00:01:24 . Memory (MB): peak = 5982.863 ; gain = 1405.590 ; free physical = 144 ; free virtual = 5272
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6017.863 ; gain = 0.000 ; free physical = 202 ; free virtual = 5300

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 221a8629b

Time (s): cpu = 00:02:58 ; elapsed = 00:01:31 . Memory (MB): peak = 6017.863 ; gain = 1440.590 ; free physical = 202 ; free virtual = 5300

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 221a8629b

Time (s): cpu = 00:02:58 ; elapsed = 00:01:31 . Memory (MB): peak = 6017.863 ; gain = 1440.590 ; free physical = 202 ; free virtual = 5300
Phase 4.3 Placer Reporting | Checksum: 221a8629b

Time (s): cpu = 00:02:58 ; elapsed = 00:01:31 . Memory (MB): peak = 6017.863 ; gain = 1440.590 ; free physical = 202 ; free virtual = 5300

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6017.863 ; gain = 0.000 ; free physical = 202 ; free virtual = 5300

Time (s): cpu = 00:02:58 ; elapsed = 00:01:31 . Memory (MB): peak = 6017.863 ; gain = 1440.590 ; free physical = 202 ; free virtual = 5300
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2f5831460

Time (s): cpu = 00:02:58 ; elapsed = 00:01:31 . Memory (MB): peak = 6017.863 ; gain = 1440.590 ; free physical = 202 ; free virtual = 5300
Ending Placer Task | Checksum: 2d794a89f

Time (s): cpu = 00:02:58 ; elapsed = 00:01:31 . Memory (MB): peak = 6017.863 ; gain = 1440.590 ; free physical = 202 ; free virtual = 5300
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:03 ; elapsed = 00:01:34 . Memory (MB): peak = 6017.863 ; gain = 1490.285 ; free physical = 202 ; free virtual = 5300
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.76 . Memory (MB): peak = 6017.863 ; gain = 0.000 ; free physical = 172 ; free virtual = 5248
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.14 . Memory (MB): peak = 6017.863 ; gain = 0.000 ; free physical = 167 ; free virtual = 5244
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.21 . Memory (MB): peak = 6033.871 ; gain = 8.004 ; free physical = 157 ; free virtual = 5244
INFO: [Common 17-1381] The checkpoint '/mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-86] Your Implementation license expires in 22 day(s)

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 6033.871 ; gain = 0.000 ; free physical = 171 ; free virtual = 5240
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.23 . Memory (MB): peak = 6033.871 ; gain = 0.000 ; free physical = 160 ; free virtual = 5239
INFO: [Common 17-1381] The checkpoint '/mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-86] Your Implementation license expires in 22 day(s)
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e14c197a ConstDB: 0 ShapeSum: ffcb8e8e RouteDB: f67d0097
INFO: [DRC 23-27] Running DRC with 8 threads
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6049.879 ; gain = 0.000 ; free physical = 219 ; free virtual = 5286
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "c_q1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_q1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_q1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_q1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_q1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_q1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_q1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_q1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_q1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_q1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_q1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_q1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_q1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_q1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_q1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_q1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_q1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_q1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_q1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_q1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_q1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_q1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_q1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_q1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_q1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_q1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_q1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_q1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_q1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_q1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_q1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_q1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_q1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_q1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_q1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_q1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_q1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_q1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_q1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_q1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_q1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_q1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_q1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_q1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_q1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_q1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_q1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_q1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_q1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_q1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_q1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_q1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_q1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_q1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_q1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_q1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_q1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_q1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_q1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_q1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "size[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "size[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "size[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "size[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "size[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "size[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Post Restoration Checksum: NetGraph: 1473795e | NumContArr: 24532934 | Constraints: b5f583da | Timing: 0
Phase 1 Build RT Design | Checksum: eebc266c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 6049.879 ; gain = 0.000 ; free physical = 218 ; free virtual = 5284

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: eebc266c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 6049.879 ; gain = 0.000 ; free physical = 218 ; free virtual = 5285

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: eebc266c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 6049.879 ; gain = 0.000 ; free physical = 218 ; free virtual = 5285

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1aa6e3d4f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 6163.875 ; gain = 113.996 ; free physical = 150 ; free virtual = 5171

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 23601209e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 6163.875 ; gain = 113.996 ; free physical = 150 ; free virtual = 5171
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.696  | TNS=0.000  | WHS=0.099  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 56
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 41
  Number of Partially Routed Nets     = 15
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 23d7dae57

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 6171.875 ; gain = 121.996 ; free physical = 158 ; free virtual = 5164

Phase 3 Initial Routing

Phase 3.1 Global Routing

Phase 3.1.1 SLL Assignment
Phase 3.1.1 SLL Assignment | Checksum: 23d7dae57

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 6171.875 ; gain = 121.996 ; free physical = 158 ; free virtual = 5164
Phase 3.1 Global Routing | Checksum: 23d7dae57

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 6171.875 ; gain = 121.996 ; free physical = 158 ; free virtual = 5164
Phase 3 Initial Routing | Checksum: 19eecb3bd

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 6171.875 ; gain = 121.996 ; free physical = 151 ; free virtual = 5157

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.632  | TNS=0.000  | WHS=0.092  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 264e49e52

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 6171.875 ; gain = 121.996 ; free physical = 151 ; free virtual = 5157

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 2ad54652d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 6171.875 ; gain = 121.996 ; free physical = 151 ; free virtual = 5157
Phase 4 Rip-up And Reroute | Checksum: 2ad54652d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 6171.875 ; gain = 121.996 ; free physical = 151 ; free virtual = 5157

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2ad54652d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 6171.875 ; gain = 121.996 ; free physical = 151 ; free virtual = 5157

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2ad54652d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 6171.875 ; gain = 121.996 ; free physical = 151 ; free virtual = 5157
Phase 5 Delay and Skew Optimization | Checksum: 2ad54652d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 6171.875 ; gain = 121.996 ; free physical = 151 ; free virtual = 5157

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 28d9f8bc6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 6171.875 ; gain = 121.996 ; free physical = 151 ; free virtual = 5157
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.632  | TNS=0.000  | WHS=0.092  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 28d9f8bc6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 6171.875 ; gain = 121.996 ; free physical = 151 ; free virtual = 5157
Phase 6 Post Hold Fix | Checksum: 28d9f8bc6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 6171.875 ; gain = 121.996 ; free physical = 151 ; free virtual = 5157

Phase 7 Leaf Clock Prog Delay Opt
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 28d9f8bc6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 6171.875 ; gain = 121.996 ; free physical = 151 ; free virtual = 5157

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000227771 %
  Global Horizontal Routing Utilization  = 0.000151506 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2c6b97e4f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 6171.875 ; gain = 121.996 ; free physical = 153 ; free virtual = 5098

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2c6b97e4f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 6171.875 ; gain = 121.996 ; free physical = 153 ; free virtual = 5097

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 333c32744

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 6171.875 ; gain = 121.996 ; free physical = 152 ; free virtual = 5097

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.632  | TNS=0.000  | WHS=0.092  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 333c32744

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 6171.875 ; gain = 121.996 ; free physical = 152 ; free virtual = 5097
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 1baefaeeb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 6203.891 ; gain = 154.012 ; free physical = 152 ; free virtual = 5096

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 6203.891 ; gain = 154.012 ; free physical = 152 ; free virtual = 5096

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 101 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 6203.891 ; gain = 170.020 ; free physical = 151 ; free virtual = 5096
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
116 Infos, 101 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2MP, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2MP, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.18 . Memory (MB): peak = 6219.898 ; gain = 0.000 ; free physical = 157 ; free virtual = 5084
INFO: [Common 17-1381] The checkpoint '/mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon May 13 19:57:37 2024...
