//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19659101
// Driver 352.21
// Based on LLVM 3.4svn
//

.version 4.1
.target sm_30, texmode_independent
.address_size 64

	// .globl	cl_orientation

.entry cl_orientation(
	.param .u64 .ptr .global .align 4 cl_orientation_param_0,
	.param .u64 .ptr .global .align 4 cl_orientation_param_1,
	.param .u64 .ptr .global .align 4 cl_orientation_param_2
)
{
	.reg .pred 	%p<18>;
	.reg .f32 	%f<49>;
	.reg .b32 	%r<43>;
	.reg .f64 	%fd<3>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd3, [cl_orientation_param_0];
	ld.param.u64 	%rd4, [cl_orientation_param_1];
	ld.param.u64 	%rd5, [cl_orientation_param_2];
	mov.u32 	%r7, %ctaid.y;
	mov.u32 	%r8, %ntid.y;
	mov.b32	%r9, %envreg4;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %tid.y;
	add.s32 	%r1, %r10, %r11;
	mov.u32 	%r12, %ctaid.z;
	mov.u32 	%r13, %ntid.z;
	mov.b32	%r14, %envreg5;
	mad.lo.s32 	%r15, %r12, %r13, %r14;
	mov.u32 	%r16, %tid.z;
	add.s32 	%r2, %r15, %r16;
	mov.b32	%r17, %envreg7;
	mul.lo.s32 	%r3, %r8, %r17;
	mov.b32	%r18, %envreg8;
	mul.lo.s32 	%r4, %r13, %r18;
	setp.gt.s32	%p1, %r1, 0;
	add.s32 	%r19, %r3, -1;
	setp.lt.s32	%p2, %r1, %r19;
	and.pred  	%p3, %p1, %p2;
	setp.gt.s32	%p4, %r2, 0;
	and.pred  	%p5, %p3, %p4;
	add.s32 	%r20, %r4, -1;
	setp.lt.s32	%p6, %r2, %r20;
	and.pred  	%p7, %p5, %p6;
	@!%p7 bra 	BB0_8;
	bra.uni 	BB0_1;

BB0_1:
	mov.b32	%r21, %envreg3;
	mov.u32 	%r22, %ctaid.x;
	mov.u32 	%r23, %ntid.x;
	mad.lo.s32 	%r24, %r22, %r23, %r21;
	mov.u32 	%r25, %tid.x;
	add.s32 	%r26, %r24, %r25;
	mad.lo.s32 	%r27, %r3, %r26, %r1;
	add.s32 	%r28, %r27, 1;
	mad.lo.s32 	%r29, %r28, %r4, %r2;
	mul.wide.s32 	%rd6, %r29, 4;
	add.s64 	%rd7, %rd3, %rd6;
	add.s32 	%r30, %r27, -1;
	mad.lo.s32 	%r31, %r30, %r4, %r2;
	mul.wide.s32 	%rd8, %r31, 4;
	add.s64 	%rd9, %rd3, %rd8;
	ld.global.f32 	%f8, [%rd9];
	ld.global.f32 	%f9, [%rd7];
	sub.f32 	%f10, %f9, %f8;
	mul.f32 	%f11, %f10, 0f3F000000;
	mad.lo.s32 	%r32, %r27, %r4, %r2;
	cvt.s64.s32	%rd1, %r32;
	mul.wide.s32 	%rd10, %r32, 4;
	add.s64 	%rd11, %rd3, %rd10;
	ld.global.f32 	%f12, [%rd11+-4];
	ld.global.f32 	%f13, [%rd11+4];
	sub.f32 	%f14, %f13, %f12;
	mul.f32 	%f15, %f14, 0f3F000000;
	mul.f32 	%f16, %f11, %f11;
	fma.rn.f32 	%f17, %f15, %f15, %f16;
	sqrt.approx.f32 	%f18, %f17;
	add.s64 	%rd12, %rd4, %rd10;
	st.global.f32 	[%rd12], %f18;
	abs.f32 	%f1, %f15;
	abs.f32 	%f2, %f11;
	setp.eq.f32	%p8, %f1, 0f00000000;
	setp.eq.f32	%p9, %f2, 0f00000000;
	and.pred  	%p10, %p8, %p9;
	mov.b32 	 %r5, %f15;
	mov.b32 	 %r33, %f11;
	and.b32  	%r6, %r33, -2147483648;
	@%p10 bra 	BB0_5;
	bra.uni 	BB0_2;

BB0_5:
	shr.s32 	%r40, %r5, 31;
	and.b32  	%r41, %r40, 1078530011;
	or.b32  	%r42, %r41, %r6;
	mov.b32 	 %f48, %r42;
	bra.uni 	BB0_6;

BB0_2:
	setp.eq.f32	%p11, %f1, 0f7F800000;
	setp.eq.f32	%p12, %f2, 0f7F800000;
	and.pred  	%p13, %p11, %p12;
	@%p13 bra 	BB0_4;
	bra.uni 	BB0_3;

BB0_4:
	shr.s32 	%r36, %r5, 31;
	and.b32  	%r37, %r36, 13483017;
	add.s32 	%r38, %r37, 1061752795;
	or.b32  	%r39, %r38, %r6;
	mov.b32 	 %f48, %r39;
	bra.uni 	BB0_6;

BB0_3:
	max.f32 	%f19, %f2, %f1;
	min.f32 	%f20, %f2, %f1;
	div.full.f32 	%f21, %f20, %f19;
	mul.rn.f32 	%f22, %f21, %f21;
	mov.f32 	%f23, 0fC0B59883;
	mov.f32 	%f24, 0fBF52C7EA;
	fma.rn.f32 	%f25, %f22, %f24, %f23;
	mov.f32 	%f26, 0fC0D21907;
	fma.rn.f32 	%f27, %f25, %f22, %f26;
	mul.f32 	%f28, %f22, %f27;
	mul.f32 	%f29, %f21, %f28;
	add.f32 	%f30, %f22, 0f41355DC0;
	mov.f32 	%f31, 0f41E6BD60;
	fma.rn.f32 	%f32, %f30, %f22, %f31;
	mov.f32 	%f33, 0f419D92C8;
	fma.rn.f32 	%f34, %f32, %f22, %f33;
	rcp.approx.f32 	%f35, %f34;
	fma.rn.f32 	%f36, %f29, %f35, %f21;
	mov.f32 	%f37, 0f3FC90FDB;
	sub.f32 	%f38, %f37, %f36;
	setp.gt.f32	%p14, %f2, %f1;
	selp.f32	%f39, %f38, %f36, %p14;
	mov.f32 	%f40, 0f40490FDB;
	sub.f32 	%f41, %f40, %f39;
	setp.lt.s32	%p15, %r5, 0;
	selp.f32	%f42, %f41, %f39, %p15;
	mov.b32 	 %r34, %f42;
	or.b32  	%r35, %r34, %r6;
	mov.b32 	 %f43, %r35;
	add.f32 	%f44, %f1, %f2;
	setp.gtu.f32	%p16, %f44, 0f7F800000;
	selp.f32	%f48, %f44, %f43, %p16;

BB0_6:
	mul.f32 	%f45, %f48, 0f43340000;
	cvt.f64.f32	%fd1, %f45;
	div.rn.f64 	%fd2, %fd1, 0d400921FB54442D18;
	cvt.rn.f32.f64	%f7, %fd2;
	shl.b64 	%rd13, %rd1, 2;
	add.s64 	%rd2, %rd5, %rd13;
	st.global.f32 	[%rd2], %f7;
	setp.geu.f32	%p17, %f7, 0f00000000;
	@%p17 bra 	BB0_8;

	mov.f32 	%f46, 0f43B40000;
	sub.f32 	%f47, %f46, %f7;
	st.global.f32 	[%rd2], %f47;

BB0_8:
	ret;
}


