#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5ee8ad26da60 .scope module, "FIFO_TB" "FIFO_TB" 2 5;
 .timescale -9 -12;
v0x5ee8ad293030_0 .var *"_ivl_0", 0 0; Local signal
v0x5ee8ad293130_0 .var "clk", 0 0;
v0x5ee8ad2931f0_0 .var "data_in", 14 0;
v0x5ee8ad2932c0_0 .net "data_out", 14 0, v0x5ee8ad2916a0_0;  1 drivers
v0x5ee8ad293390_0 .net "fifo_empty", 0 0, L_0x5ee8ad2939c0;  1 drivers
v0x5ee8ad293480_0 .net "fifo_full", 0 0, L_0x5ee8ad2a3eb0;  1 drivers
v0x5ee8ad293550_0 .net "i2c_clk", 0 0, v0x5ee8ad258e00_0;  1 drivers
v0x5ee8ad293620_0 .var "read_enable", 0 0;
v0x5ee8ad2936f0_0 .var "rst", 0 0;
v0x5ee8ad293790_0 .var "write_enable", 0 0;
S_0x5ee8ad26dbf0 .scope module, "divider" "CLK_DIVIDER" 2 17, 3 1 0, S_0x5ee8ad26da60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "REF_CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /OUTPUT 1 "SCL";
P_0x5ee8ad26dd80 .param/l "DELAY" 0 3 7, +C4<00000000000000000000001111101000>;
v0x5ee8ad253560_0 .net "REF_CLK", 0 0, v0x5ee8ad293130_0;  1 drivers
v0x5ee8ad2587a0_0 .net "RST", 0 0, v0x5ee8ad2936f0_0;  1 drivers
v0x5ee8ad258e00_0 .var "SCL", 0 0;
v0x5ee8ad259330_0 .var "count", 9 0;
E_0x5ee8ad229e90 .event anyedge, v0x5ee8ad253560_0;
S_0x5ee8ad291160 .scope module, "uut" "FIFO" 2 26, 4 1 0, S_0x5ee8ad26da60;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "DATA_IN_I";
    .port_info 1 /INPUT 1 "CLK_IW";
    .port_info 2 /INPUT 1 "I2C_CLK_IW";
    .port_info 3 /INPUT 1 "RST_IW";
    .port_info 4 /INPUT 1 "WRITE_EN_IW";
    .port_info 5 /INPUT 1 "READ_EN_IW";
    .port_info 6 /OUTPUT 15 "DATA_OUT_OR";
    .port_info 7 /OUTPUT 1 "FULL_OW";
    .port_info 8 /OUTPUT 1 "EMPTY_OW";
P_0x5ee8ad256130 .param/l "DATA_LEN" 0 4 2, +C4<00000000000000000000000000001111>;
P_0x5ee8ad256170 .param/l "DEPTH" 0 4 3, +C4<00000000000000000000000000010000>;
L_0x5ee8ad251e50 .functor NOT 1, L_0x5ee8ad2939c0, C4<0>, C4<0>, C4<0>;
L_0x5ee8ad258680 .functor NOT 1, L_0x5ee8ad2a3eb0, C4<0>, C4<0>, C4<0>;
v0x5ee8ad259940_0 .net "CLK_IW", 0 0, v0x5ee8ad293130_0;  alias, 1 drivers
v0x5ee8ad2915e0_0 .net "DATA_IN_I", 14 0, v0x5ee8ad2931f0_0;  1 drivers
v0x5ee8ad2916a0_0 .var "DATA_OUT_OR", 14 0;
v0x5ee8ad291760_0 .net "EMPTY_OW", 0 0, L_0x5ee8ad2939c0;  alias, 1 drivers
v0x5ee8ad291820_0 .net "FULL_OW", 0 0, L_0x5ee8ad2a3eb0;  alias, 1 drivers
v0x5ee8ad291930_0 .net "I2C_CLK_IW", 0 0, v0x5ee8ad293130_0;  alias, 1 drivers
v0x5ee8ad291a20_0 .net "NOT_EMPTY_OW", 0 0, L_0x5ee8ad251e50;  1 drivers
v0x5ee8ad291ae0_0 .net "NOT_FULL_OW", 0 0, L_0x5ee8ad258680;  1 drivers
v0x5ee8ad291ba0_0 .net "READ_EN_IW", 0 0, v0x5ee8ad293620_0;  1 drivers
v0x5ee8ad291c60_0 .net "RST_IW", 0 0, v0x5ee8ad2936f0_0;  alias, 1 drivers
v0x5ee8ad291d00_0 .net "WRITE_EN_IW", 0 0, v0x5ee8ad293790_0;  1 drivers
v0x5ee8ad291da0_0 .net *"_ivl_0", 0 0, L_0x5ee8ad293830;  1 drivers
L_0x79d9180cc0a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ee8ad291e60_0 .net *"_ivl_11", 27 0, L_0x79d9180cc0a8;  1 drivers
L_0x79d9180cc0f0 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x5ee8ad291f40_0 .net/2u *"_ivl_12", 31 0, L_0x79d9180cc0f0;  1 drivers
v0x5ee8ad292020_0 .net *"_ivl_14", 0 0, L_0x5ee8ad2a3cf0;  1 drivers
L_0x79d9180cc138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ee8ad2920e0_0 .net/2u *"_ivl_16", 0 0, L_0x79d9180cc138;  1 drivers
L_0x79d9180cc180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ee8ad2921c0_0 .net/2u *"_ivl_18", 0 0, L_0x79d9180cc180;  1 drivers
L_0x79d9180cc018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ee8ad2922a0_0 .net/2u *"_ivl_2", 0 0, L_0x79d9180cc018;  1 drivers
L_0x79d9180cc060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ee8ad292380_0 .net/2u *"_ivl_4", 0 0, L_0x79d9180cc060;  1 drivers
v0x5ee8ad292460_0 .net *"_ivl_8", 31 0, L_0x5ee8ad293ba0;  1 drivers
v0x5ee8ad292540 .array "memory", 15 0, 14 0;
v0x5ee8ad292600_0 .var "read_ptr", 3 0;
v0x5ee8ad2926e0_0 .var "write_ptr", 3 0;
E_0x5ee8ad22a550 .event posedge, v0x5ee8ad253560_0;
L_0x5ee8ad293830 .cmp/eq 4, v0x5ee8ad2926e0_0, v0x5ee8ad292600_0;
L_0x5ee8ad2939c0 .functor MUXZ 1, L_0x79d9180cc060, L_0x79d9180cc018, L_0x5ee8ad293830, C4<>;
L_0x5ee8ad293ba0 .concat [ 4 28 0 0], v0x5ee8ad2926e0_0, L_0x79d9180cc0a8;
L_0x5ee8ad2a3cf0 .cmp/eq 32, L_0x5ee8ad293ba0, L_0x79d9180cc0f0;
L_0x5ee8ad2a3eb0 .functor MUXZ 1, L_0x79d9180cc180, L_0x79d9180cc138, L_0x5ee8ad2a3cf0, C4<>;
S_0x5ee8ad2928e0 .scope task, "wait_clk_cycles" "wait_clk_cycles" 2 56, 2 56 0, S_0x5ee8ad26da60;
 .timescale -9 -12;
v0x5ee8ad292a70_0 .var/i "i", 31 0;
v0x5ee8ad292b50_0 .var/i "num_cycles", 31 0;
TD_FIFO_TB.wait_clk_cycles ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ee8ad292a70_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5ee8ad292a70_0;
    %load/vec4 v0x5ee8ad292b50_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %wait E_0x5ee8ad22a550;
    %load/vec4 v0x5ee8ad292a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ee8ad292a70_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x5ee8ad292c30 .scope task, "wait_i2c_cycles" "wait_i2c_cycles" 2 46, 2 46 0, S_0x5ee8ad26da60;
 .timescale -9 -12;
v0x5ee8ad292e50_0 .var/i "i", 31 0;
v0x5ee8ad292f50_0 .var/i "num_cycles", 31 0;
E_0x5ee8ad229a50 .event posedge, v0x5ee8ad258e00_0;
TD_FIFO_TB.wait_i2c_cycles ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ee8ad292e50_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5ee8ad292e50_0;
    %load/vec4 v0x5ee8ad292f50_0;
    %cmp/s;
    %jmp/0xz T_1.3, 5;
    %wait E_0x5ee8ad229a50;
    %load/vec4 v0x5ee8ad292e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ee8ad292e50_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x5ee8ad26dbf0;
T_2 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5ee8ad259330_0, 0, 10;
    %end;
    .thread T_2;
    .scope S_0x5ee8ad26dbf0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ee8ad258e00_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x5ee8ad26dbf0;
T_4 ;
    %wait E_0x5ee8ad229e90;
    %load/vec4 v0x5ee8ad259330_0;
    %pad/u 32;
    %cmpi/e 500, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x5ee8ad258e00_0;
    %inv;
    %store/vec4 v0x5ee8ad258e00_0, 0, 1;
    %pushi/vec4 1000, 0, 10;
    %store/vec4 v0x5ee8ad259330_0, 0, 10;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5ee8ad259330_0;
    %addi 1, 0, 10;
    %store/vec4 v0x5ee8ad259330_0, 0, 10;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5ee8ad291160;
T_5 ;
    %wait E_0x5ee8ad22a550;
    %load/vec4 v0x5ee8ad291c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ee8ad2926e0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ee8ad292600_0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5ee8ad291160;
T_6 ;
    %wait E_0x5ee8ad22a550;
    %load/vec4 v0x5ee8ad291c60_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0x5ee8ad291d00_0;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5ee8ad2915e0_0;
    %load/vec4 v0x5ee8ad2926e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ee8ad292540, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5ee8ad291160;
T_7 ;
    %wait E_0x5ee8ad22a550;
    %load/vec4 v0x5ee8ad291c60_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0x5ee8ad291d00_0;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5ee8ad2926e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5ee8ad2926e0_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5ee8ad291160;
T_8 ;
    %wait E_0x5ee8ad22a550;
    %load/vec4 v0x5ee8ad291c60_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0x5ee8ad291ba0_0;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5ee8ad292600_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5ee8ad292540, 4;
    %assign/vec4 v0x5ee8ad2916a0_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5ee8ad291160;
T_9 ;
    %wait E_0x5ee8ad22a550;
    %load/vec4 v0x5ee8ad291c60_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.3, 10;
    %load/vec4 v0x5ee8ad291ba0_0;
    %and;
T_9.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.2, 9;
    %load/vec4 v0x5ee8ad291a20_0;
    %and;
T_9.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5ee8ad292600_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5ee8ad292600_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5ee8ad26da60;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ee8ad293130_0, 0, 1;
T_10.0 ;
    %load/vec4 v0x5ee8ad293130_0;
    %inv;
    %store/vec4 v0x5ee8ad293030_0, 0, 1;
    %pushi/vec4 5000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5ee8ad293030_0;
    %store/vec4 v0x5ee8ad293130_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0x5ee8ad26da60;
T_11 ;
    %vpi_call 2 67 "$dumpfile", "fifo.vcd" {0 0 0};
    %vpi_call 2 68 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5ee8ad26da60 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ee8ad2936f0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ee8ad2936f0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ee8ad293790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ee8ad293620_0, 0, 1;
    %pushi/vec4 32767, 0, 15;
    %store/vec4 v0x5ee8ad2931f0_0, 0, 15;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5ee8ad292b50_0, 0, 32;
    %fork TD_FIFO_TB.wait_clk_cycles, S_0x5ee8ad2928e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ee8ad293790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ee8ad293620_0, 0, 1;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5ee8ad292f50_0, 0, 32;
    %fork TD_FIFO_TB.wait_i2c_cycles, S_0x5ee8ad292c30;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ee8ad293790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ee8ad293620_0, 0, 1;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0x5ee8ad2931f0_0, 0, 15;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5ee8ad292b50_0, 0, 32;
    %fork TD_FIFO_TB.wait_clk_cycles, S_0x5ee8ad2928e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ee8ad293790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ee8ad293620_0, 0, 1;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5ee8ad292f50_0, 0, 32;
    %fork TD_FIFO_TB.wait_i2c_cycles, S_0x5ee8ad292c30;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ee8ad293790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ee8ad293620_0, 0, 1;
    %pushi/vec4 32767, 0, 15;
    %store/vec4 v0x5ee8ad2931f0_0, 0, 15;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5ee8ad292b50_0, 0, 32;
    %fork TD_FIFO_TB.wait_clk_cycles, S_0x5ee8ad2928e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ee8ad293790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ee8ad293620_0, 0, 1;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5ee8ad292f50_0, 0, 32;
    %fork TD_FIFO_TB.wait_i2c_cycles, S_0x5ee8ad292c30;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ee8ad293790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ee8ad293620_0, 0, 1;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0x5ee8ad2931f0_0, 0, 15;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5ee8ad292b50_0, 0, 32;
    %fork TD_FIFO_TB.wait_clk_cycles, S_0x5ee8ad2928e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ee8ad293790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ee8ad293620_0, 0, 1;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5ee8ad292f50_0, 0, 32;
    %fork TD_FIFO_TB.wait_i2c_cycles, S_0x5ee8ad292c30;
    %join;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5ee8ad292f50_0, 0, 32;
    %fork TD_FIFO_TB.wait_i2c_cycles, S_0x5ee8ad292c30;
    %join;
    %vpi_call 2 113 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "fifo_tb.v";
    "./i2c_clk_divider.v";
    "fifo.v";
