set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/addra[0]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/addra[1]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/addra[2]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/addra[3]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/addra[4]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[0]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[10]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[11]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[12]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[13]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[14]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[15]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[16]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[17]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[18]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[19]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[1]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[20]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[21]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[22]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[23]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[24]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[25]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[26]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[27]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[28]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[29]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[2]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[30]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[31]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[32]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[33]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[34]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[35]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[3]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[4]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[5]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[6]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[7]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[8]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[9]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[0]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[10]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[11]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[12]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[13]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[14]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[15]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[16]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[17]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[18]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[19]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[1]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[20]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[21]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[22]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[23]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[24]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[25]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[26]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[27]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[28]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[29]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[2]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[30]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[31]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[32]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[33]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[34]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[35]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[3]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[4]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[5]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[6]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[7]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[8]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[9]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/wea[0]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[0]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[10]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[11]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[12]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[13]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[14]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[15]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[16]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[17]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[18]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[19]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[1]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[20]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[21]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[22]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[23]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[24]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[25]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[26]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[27]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[28]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[29]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[2]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[30]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[31]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[32]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[33]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[34]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[35]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[3]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[4]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[5]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[6]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[7]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[8]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[9]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[0]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[10]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[11]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[12]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[13]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[14]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[15]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[16]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[17]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[18]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[19]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[1]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[20]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[21]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[22]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[23]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[24]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[25]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[26]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[27]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[28]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[29]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[2]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[30]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[31]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[3]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[4]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[5]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[6]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[7]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[8]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[9]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[0]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[10]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[11]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[12]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[13]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[14]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[15]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[16]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[17]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[18]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[19]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[1]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[20]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[21]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[22]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[23]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[24]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[25]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[26]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[27]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[28]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[29]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[2]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[30]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[31]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[3]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[4]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[5]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[6]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[7]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[8]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[9]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[0]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[10]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[11]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[12]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[13]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[14]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[15]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[16]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[17]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[18]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[19]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[1]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[20]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[21]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[22]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[23]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[24]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[25]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[26]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[27]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[28]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[29]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[2]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[30]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[31]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[3]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[4]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[5]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[6]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[7]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[8]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[9]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[0]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[10]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[11]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[12]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[13]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[14]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[15]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[16]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[17]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[18]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[19]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[1]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[20]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[21]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[22]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[23]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[24]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[25]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[26]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[27]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[28]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[29]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[2]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[30]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[31]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[3]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[4]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[5]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[6]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[7]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[8]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[9]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[14]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[15]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[16]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[17]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[18]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[19]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[20]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[21]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[22]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[23]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[24]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[25]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[26]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[27]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[28]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[29]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[30]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[31]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[0]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[10]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[11]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[12]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[13]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[14]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[15]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[16]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[17]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[18]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[19]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[1]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[20]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[21]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[22]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[23]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[24]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[25]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[26]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[27]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[28]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[29]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[2]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[30]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[31]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[32]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[33]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[34]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[35]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[3]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[4]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[5]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[6]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[7]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[8]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[9]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/state[0]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/state[1]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/state[2]}]
set_property MARK_DEBUG true [get_nets Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/source]
set_property MARK_DEBUG true [get_nets Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/weA]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[0]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[10]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[11]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[12]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[13]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[14]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[15]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[16]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[17]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[18]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[19]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[1]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[20]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[21]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[22]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[23]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[24]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[25]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[26]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[27]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[28]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[29]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[2]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[30]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[31]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[32]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[33]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[34]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[35]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[3]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[4]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[5]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[6]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[7]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[8]}]
set_property MARK_DEBUG true [get_nets {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[9]}]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list Top_i/processing_system7_0/inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[0]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[1]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[2]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[3]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[4]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[5]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[6]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[7]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[8]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[9]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[10]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[11]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[12]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[13]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[14]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[15]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[16]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[17]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[18]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[19]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[20]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[21]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[22]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[23]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[24]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[25]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[26]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[27]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[28]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[29]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[30]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b1[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[0]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[1]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[2]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[3]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[4]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[5]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[6]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[7]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[8]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[9]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[10]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[11]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[12]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[13]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[14]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[15]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[16]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[17]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[18]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[19]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[20]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[21]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[22]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[23]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[24]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[25]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[26]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[27]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[28]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[29]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[30]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 18 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[14]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[15]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[16]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[17]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[18]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[19]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[20]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[21]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[22]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[23]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[24]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[25]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[26]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[27]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[28]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[29]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[30]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 3 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/state[0]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/state[1]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/state[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[0]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[1]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[2]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[3]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[4]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[5]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[6]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[7]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[8]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[9]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[10]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[11]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[12]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[13]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[14]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[15]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[16]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[17]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[18]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[19]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[20]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[21]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[22]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[23]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[24]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[25]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[26]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[27]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[28]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[29]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[30]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[0]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[1]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[2]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[3]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[4]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[5]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[6]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[7]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[8]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[9]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[10]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[11]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[12]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[13]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[14]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[15]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[16]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[17]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[18]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[19]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[20]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[21]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[22]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[23]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[24]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[25]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[26]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[27]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[28]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[29]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[30]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/b2[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 36 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[0]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[1]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[2]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[3]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[4]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[5]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[6]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[7]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[8]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[9]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[10]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[11]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[12]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[13]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[14]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[15]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[16]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[17]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[18]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[19]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[20]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[21]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[22]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[23]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[24]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[25]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[26]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[27]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[28]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[29]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[30]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[31]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[32]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[33]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[34]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R2[35]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 36 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[0]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[1]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[2]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[3]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[4]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[5]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[6]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[7]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[8]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[9]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[10]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[11]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[12]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[13]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[14]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[15]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[16]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[17]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[18]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[19]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[20]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[21]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[22]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[23]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[24]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[25]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[26]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[27]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[28]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[29]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[30]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[31]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[32]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[33]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[34]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rx[35]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 36 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[0]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[1]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[2]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[3]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[4]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[5]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[6]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[7]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[8]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[9]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[10]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[11]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[12]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[13]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[14]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[15]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[16]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[17]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[18]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[19]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[20]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[21]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[22]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[23]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[24]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[25]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[26]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[27]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[28]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[29]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[30]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[31]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[32]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[33]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[34]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/douta[35]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 36 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[0]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[1]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[2]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[3]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[4]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[5]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[6]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[7]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[8]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[9]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[10]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[11]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[12]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[13]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[14]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[15]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[16]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[17]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[18]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[19]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[20]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[21]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[22]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[23]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[24]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[25]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[26]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[27]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[28]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[29]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[30]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[31]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[32]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[33]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[34]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R/douta[35]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/wea[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 36 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[0]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[1]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[2]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[3]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[4]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[5]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[6]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[7]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[8]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[9]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[10]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[11]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[12]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[13]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[14]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[15]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[16]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[17]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[18]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[19]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[20]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[21]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[22]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[23]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[24]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[25]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[26]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[27]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[28]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[29]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[30]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[31]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[32]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[33]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[34]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/dina[35]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 5 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/addra[0]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/addra[1]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/addra[2]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/addra[3]} {Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/addra[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/source]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/weA]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK0]
