-- File: jpeg_top.vhd
-- Generated by MyHDL 0.9dev
-- Date: Thu Dec  4 22:12:11 2014


library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use std.textio.all;

use work.pck_myhdl_09.all;

entity jpeg_top is
    port (
        clk_fast: in std_logic;
        addr_r: out unsigned(23 downto 0);
        addr_x: in unsigned(23 downto 0);
        dataToRam_r: out unsigned(15 downto 0);
        dataToRam_x: in unsigned(15 downto 0)
    );
end entity jpeg_top;


architecture MyHDL of jpeg_top is






begin




JPEG_TOP_INSTANCE_7_FSMUPDATE: process (clk_fast) is
begin
    if rising_edge(clk_fast) then
        addr_r <= addr_x;
        dataToRam_r <= dataToRam_x;
    end if;
end process JPEG_TOP_INSTANCE_7_FSMUPDATE;

end architecture MyHDL;
