# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim -Lf /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim -L /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work "+no_glitch_msg" -coverage -voptargs="+acc" -i -t ps mapped_work.tb_gen_key 
# Start time: 14:04:53 on Mar 16,2017
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.tb_gen_key(fast)
# Loading work.gen_key(fast)
# Loading work.gen_sub_9(fast)
# Loading work.operationG_9(fast)
# Loading work.s_box_flex_NUM_BYTES4_9(fast)
# Loading work.s_box_39(fast)
# Loading work.s_box_38(fast)
# Loading work.s_box_37(fast)
# Loading work.s_box_36(fast)
# Loading work.gen_sub_8(fast)
# Loading work.operationG_8(fast)
# Loading work.s_box_flex_NUM_BYTES4_8(fast)
# Loading work.s_box_35(fast)
# Loading work.s_box_34(fast)
# Loading work.s_box_33(fast)
# Loading work.s_box_32(fast)
# Loading work.gen_sub_7(fast)
# Loading work.operationG_7(fast)
# Loading work.s_box_flex_NUM_BYTES4_7(fast)
# Loading work.s_box_31(fast)
# Loading work.s_box_30(fast)
# Loading work.s_box_29(fast)
# Loading work.s_box_28(fast)
# Loading work.gen_sub_6(fast)
# Loading work.operationG_6(fast)
# Loading work.s_box_flex_NUM_BYTES4_6(fast)
# Loading work.s_box_27(fast)
# Loading work.s_box_26(fast)
# Loading work.s_box_25(fast)
# Loading work.s_box_24(fast)
# Loading work.gen_sub_5(fast)
# Loading work.operationG_5(fast)
# Loading work.s_box_flex_NUM_BYTES4_5(fast)
# Loading work.s_box_23(fast)
# Loading work.s_box_22(fast)
# Loading work.s_box_21(fast)
# Loading work.s_box_20(fast)
# Loading work.gen_sub_4(fast)
# Loading work.operationG_4(fast)
# Loading work.s_box_flex_NUM_BYTES4_4(fast)
# Loading work.s_box_19(fast)
# Loading work.s_box_18(fast)
# Loading work.s_box_17(fast)
# Loading work.s_box_16(fast)
# Loading work.gen_sub_3(fast)
# Loading work.operationG_3(fast)
# Loading work.s_box_flex_NUM_BYTES4_3(fast)
# Loading work.s_box_15(fast)
# Loading work.s_box_14(fast)
# Loading work.s_box_13(fast)
# Loading work.s_box_12(fast)
# Loading work.gen_sub_2(fast)
# Loading work.operationG_2(fast)
# Loading work.s_box_flex_NUM_BYTES4_2(fast)
# Loading work.s_box_11(fast)
# Loading work.s_box_10(fast)
# Loading work.s_box_9(fast)
# Loading work.s_box_8(fast)
# Loading work.gen_sub_1(fast)
# Loading work.operationG_1(fast)
# Loading work.s_box_flex_NUM_BYTES4_1(fast)
# Loading work.s_box_7(fast)
# Loading work.s_box_6(fast)
# Loading work.s_box_5(fast)
# Loading work.s_box_4(fast)
# Loading work.gen_sub_0(fast)
# Loading work.operationG_0(fast)
# Loading work.s_box_flex_NUM_BYTES4_0(fast)
# Loading work.s_box_3(fast)
# Loading work.s_box_2(fast)
# Loading work.s_box_1(fast)
# Loading work.s_box_0(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.prim(body)
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.invx2(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.nand3x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.nor2x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.oai21x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.aoi22x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.and2x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.oai22x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.nand2x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.or2x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.invx1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.aoi21x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.xor2x1(behavioral)#1
add wave -position insertpoint sim:/tb_gen_key/*
run 100ns
# ** Error: Incorrect
#    Time: 26 ns  Scope: tb_gen_key File: source/tb_gen_key.sv Line: 68
# ** Error: Incorrect
#    Time: 26 ns  Scope: tb_gen_key File: source/tb_gen_key.sv Line: 77
# ** Error: Incorrect
#    Time: 26 ns  Scope: tb_gen_key File: source/tb_gen_key.sv Line: 86
# ** Error: Incorrect
#    Time: 26 ns  Scope: tb_gen_key File: source/tb_gen_key.sv Line: 95
# ** Error: Incorrect
#    Time: 26 ns  Scope: tb_gen_key File: source/tb_gen_key.sv Line: 104
# ** Error: Incorrect
#    Time: 26 ns  Scope: tb_gen_key File: source/tb_gen_key.sv Line: 113
# ** Error: Incorrect
#    Time: 26 ns  Scope: tb_gen_key File: source/tb_gen_key.sv Line: 122
# ** Error: Incorrect test 2
#    Time: 51 ns  Scope: tb_gen_key File: source/tb_gen_key.sv Line: 136
add wave -position insertpoint  \
sim:/tb_gen_key/tb_data_out
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.tb_gen_key(fast)
# Loading work.gen_key(fast)
# Loading work.gen_sub_9(fast)
# Loading work.operationG_9(fast)
# Loading work.s_box_flex_NUM_BYTES4_9(fast)
# Loading work.s_box_39(fast)
# Loading work.s_box_38(fast)
# Loading work.s_box_37(fast)
# Loading work.s_box_36(fast)
# Loading work.gen_sub_8(fast)
# Loading work.operationG_8(fast)
# Loading work.s_box_flex_NUM_BYTES4_8(fast)
# Loading work.s_box_35(fast)
# Loading work.s_box_34(fast)
# Loading work.s_box_33(fast)
# Loading work.s_box_32(fast)
# Loading work.gen_sub_7(fast)
# Loading work.operationG_7(fast)
# Loading work.s_box_flex_NUM_BYTES4_7(fast)
# Loading work.s_box_31(fast)
# Loading work.s_box_30(fast)
# Loading work.s_box_29(fast)
# Loading work.s_box_28(fast)
# Loading work.gen_sub_6(fast)
# Loading work.operationG_6(fast)
# Loading work.s_box_flex_NUM_BYTES4_6(fast)
# Loading work.s_box_27(fast)
# Loading work.s_box_26(fast)
# Loading work.s_box_25(fast)
# Loading work.s_box_24(fast)
# Loading work.gen_sub_5(fast)
# Loading work.operationG_5(fast)
# Loading work.s_box_flex_NUM_BYTES4_5(fast)
# Loading work.s_box_23(fast)
# Loading work.s_box_22(fast)
# Loading work.s_box_21(fast)
# Loading work.s_box_20(fast)
# Loading work.gen_sub_4(fast)
# Loading work.operationG_4(fast)
# Loading work.s_box_flex_NUM_BYTES4_4(fast)
# Loading work.s_box_19(fast)
# Loading work.s_box_18(fast)
# Loading work.s_box_17(fast)
# Loading work.s_box_16(fast)
# Loading work.gen_sub_3(fast)
# Loading work.operationG_3(fast)
# Loading work.s_box_flex_NUM_BYTES4_3(fast)
# Loading work.s_box_15(fast)
# Loading work.s_box_14(fast)
# Loading work.s_box_13(fast)
# Loading work.s_box_12(fast)
# Loading work.gen_sub_2(fast)
# Loading work.operationG_2(fast)
# Loading work.s_box_flex_NUM_BYTES4_2(fast)
# Loading work.s_box_11(fast)
# Loading work.s_box_10(fast)
# Loading work.s_box_9(fast)
# Loading work.s_box_8(fast)
# Loading work.gen_sub_1(fast)
# Loading work.operationG_1(fast)
# Loading work.s_box_flex_NUM_BYTES4_1(fast)
# Loading work.s_box_7(fast)
# Loading work.s_box_6(fast)
# Loading work.s_box_5(fast)
# Loading work.s_box_4(fast)
# Loading work.gen_sub_0(fast)
# Loading work.operationG_0(fast)
# Loading work.s_box_flex_NUM_BYTES4_0(fast)
# Loading work.s_box_3(fast)
# Loading work.s_box_2(fast)
# Loading work.s_box_1(fast)
# Loading work.s_box_0(fast)
run 100ns
# ** Error: Incorrect
#    Time: 26 ns  Scope: tb_gen_key File: source/tb_gen_key.sv Line: 68
# ** Error: Incorrect
#    Time: 26 ns  Scope: tb_gen_key File: source/tb_gen_key.sv Line: 77
# ** Error: Incorrect
#    Time: 26 ns  Scope: tb_gen_key File: source/tb_gen_key.sv Line: 86
# ** Error: Incorrect
#    Time: 26 ns  Scope: tb_gen_key File: source/tb_gen_key.sv Line: 95
# ** Error: Incorrect
#    Time: 26 ns  Scope: tb_gen_key File: source/tb_gen_key.sv Line: 104
# ** Error: Incorrect
#    Time: 26 ns  Scope: tb_gen_key File: source/tb_gen_key.sv Line: 113
# ** Error: Incorrect
#    Time: 26 ns  Scope: tb_gen_key File: source/tb_gen_key.sv Line: 122
# ** Error: Incorrect test 2
#    Time: 51 ns  Scope: tb_gen_key File: source/tb_gen_key.sv Line: 136
add wave -position insertpoint  \
{sim:/tb_gen_key/DUT/\data_out[10][127] } \
{sim:/tb_gen_key/DUT/\data_out[10][126] } \
{sim:/tb_gen_key/DUT/\data_out[10][125] } \
{sim:/tb_gen_key/DUT/\data_out[10][124] } \
{sim:/tb_gen_key/DUT/\data_out[10][123] } \
{sim:/tb_gen_key/DUT/\data_out[10][122] } \
{sim:/tb_gen_key/DUT/\data_out[10][121] } \
{sim:/tb_gen_key/DUT/\data_out[10][120] } \
{sim:/tb_gen_key/DUT/\data_out[10][119] } \
{sim:/tb_gen_key/DUT/\data_out[10][118] } \
{sim:/tb_gen_key/DUT/\data_out[10][117] } \
{sim:/tb_gen_key/DUT/\data_out[10][116] } \
{sim:/tb_gen_key/DUT/\data_out[10][115] } \
{sim:/tb_gen_key/DUT/\data_out[10][114] } \
{sim:/tb_gen_key/DUT/\data_out[10][113] } \
{sim:/tb_gen_key/DUT/\data_out[10][112] } \
{sim:/tb_gen_key/DUT/\data_out[10][111] } \
{sim:/tb_gen_key/DUT/\data_out[10][110] } \
{sim:/tb_gen_key/DUT/\data_out[10][109] } \
{sim:/tb_gen_key/DUT/\data_out[10][108] } \
{sim:/tb_gen_key/DUT/\data_out[10][107] } \
{sim:/tb_gen_key/DUT/\data_out[10][106] } \
{sim:/tb_gen_key/DUT/\data_out[10][105] } \
{sim:/tb_gen_key/DUT/\data_out[10][104] } \
{sim:/tb_gen_key/DUT/\data_out[10][103] } \
{sim:/tb_gen_key/DUT/\data_out[10][102] } \
{sim:/tb_gen_key/DUT/\data_out[10][101] } \
{sim:/tb_gen_key/DUT/\data_out[10][100] } \
{sim:/tb_gen_key/DUT/\data_out[10][99] } \
{sim:/tb_gen_key/DUT/\data_out[10][98] } \
{sim:/tb_gen_key/DUT/\data_out[10][97] } \
{sim:/tb_gen_key/DUT/\data_out[10][96] } \
{sim:/tb_gen_key/DUT/\data_out[10][95] } \
{sim:/tb_gen_key/DUT/\data_out[10][94] } \
{sim:/tb_gen_key/DUT/\data_out[10][93] } \
{sim:/tb_gen_key/DUT/\data_out[10][92] } \
{sim:/tb_gen_key/DUT/\data_out[10][91] } \
{sim:/tb_gen_key/DUT/\data_out[10][90] } \
{sim:/tb_gen_key/DUT/\data_out[10][89] } \
{sim:/tb_gen_key/DUT/\data_out[10][88] } \
{sim:/tb_gen_key/DUT/\data_out[10][87] } \
{sim:/tb_gen_key/DUT/\data_out[10][86] } \
{sim:/tb_gen_key/DUT/\data_out[10][85] } \
{sim:/tb_gen_key/DUT/\data_out[10][84] } \
{sim:/tb_gen_key/DUT/\data_out[10][83] } \
{sim:/tb_gen_key/DUT/\data_out[10][82] } \
{sim:/tb_gen_key/DUT/\data_out[10][81] } \
{sim:/tb_gen_key/DUT/\data_out[10][80] } \
{sim:/tb_gen_key/DUT/\data_out[10][79] } \
{sim:/tb_gen_key/DUT/\data_out[10][78] } \
{sim:/tb_gen_key/DUT/\data_out[10][77] } \
{sim:/tb_gen_key/DUT/\data_out[10][76] } \
{sim:/tb_gen_key/DUT/\data_out[10][75] } \
{sim:/tb_gen_key/DUT/\data_out[10][74] } \
{sim:/tb_gen_key/DUT/\data_out[10][73] } \
{sim:/tb_gen_key/DUT/\data_out[10][72] } \
{sim:/tb_gen_key/DUT/\data_out[10][71] } \
{sim:/tb_gen_key/DUT/\data_out[10][70] } \
{sim:/tb_gen_key/DUT/\data_out[10][69] } \
{sim:/tb_gen_key/DUT/\data_out[10][68] } \
{sim:/tb_gen_key/DUT/\data_out[10][67] } \
{sim:/tb_gen_key/DUT/\data_out[10][66] } \
{sim:/tb_gen_key/DUT/\data_out[10][65] } \
{sim:/tb_gen_key/DUT/\data_out[10][64] } \
{sim:/tb_gen_key/DUT/\data_out[10][63] } \
{sim:/tb_gen_key/DUT/\data_out[10][62] } \
{sim:/tb_gen_key/DUT/\data_out[10][61] } \
{sim:/tb_gen_key/DUT/\data_out[10][60] } \
{sim:/tb_gen_key/DUT/\data_out[10][59] } \
{sim:/tb_gen_key/DUT/\data_out[10][58] } \
{sim:/tb_gen_key/DUT/\data_out[10][57] } \
{sim:/tb_gen_key/DUT/\data_out[10][56] } \
{sim:/tb_gen_key/DUT/\data_out[10][55] } \
{sim:/tb_gen_key/DUT/\data_out[10][54] } \
{sim:/tb_gen_key/DUT/\data_out[10][53] } \
{sim:/tb_gen_key/DUT/\data_out[10][52] } \
{sim:/tb_gen_key/DUT/\data_out[10][51] } \
{sim:/tb_gen_key/DUT/\data_out[10][50] } \
{sim:/tb_gen_key/DUT/\data_out[10][49] } \
{sim:/tb_gen_key/DUT/\data_out[10][48] } \
{sim:/tb_gen_key/DUT/\data_out[10][47] } \
{sim:/tb_gen_key/DUT/\data_out[10][46] } \
{sim:/tb_gen_key/DUT/\data_out[10][45] } \
{sim:/tb_gen_key/DUT/\data_out[10][44] } \
{sim:/tb_gen_key/DUT/\data_out[10][43] } \
{sim:/tb_gen_key/DUT/\data_out[10][42] } \
{sim:/tb_gen_key/DUT/\data_out[10][41] } \
{sim:/tb_gen_key/DUT/\data_out[10][40] } \
{sim:/tb_gen_key/DUT/\data_out[10][39] } \
{sim:/tb_gen_key/DUT/\data_out[10][38] } \
{sim:/tb_gen_key/DUT/\data_out[10][37] } \
{sim:/tb_gen_key/DUT/\data_out[10][36] } \
{sim:/tb_gen_key/DUT/\data_out[10][35] } \
{sim:/tb_gen_key/DUT/\data_out[10][34] } \
{sim:/tb_gen_key/DUT/\data_out[10][33] } \
{sim:/tb_gen_key/DUT/\data_out[10][32] } \
{sim:/tb_gen_key/DUT/\data_out[10][31] } \
{sim:/tb_gen_key/DUT/\data_out[10][30] } \
{sim:/tb_gen_key/DUT/\data_out[10][29] } \
{sim:/tb_gen_key/DUT/\data_out[10][28] } \
{sim:/tb_gen_key/DUT/\data_out[10][27] } \
{sim:/tb_gen_key/DUT/\data_out[10][26] } \
{sim:/tb_gen_key/DUT/\data_out[10][25] } \
{sim:/tb_gen_key/DUT/\data_out[10][24] } \
{sim:/tb_gen_key/DUT/\data_out[10][23] } \
{sim:/tb_gen_key/DUT/\data_out[10][22] } \
{sim:/tb_gen_key/DUT/\data_out[10][21] } \
{sim:/tb_gen_key/DUT/\data_out[10][20] } \
{sim:/tb_gen_key/DUT/\data_out[10][19] } \
{sim:/tb_gen_key/DUT/\data_out[10][18] } \
{sim:/tb_gen_key/DUT/\data_out[10][17] } \
{sim:/tb_gen_key/DUT/\data_out[10][16] } \
{sim:/tb_gen_key/DUT/\data_out[10][15] } \
{sim:/tb_gen_key/DUT/\data_out[10][14] } \
{sim:/tb_gen_key/DUT/\data_out[10][13] } \
{sim:/tb_gen_key/DUT/\data_out[10][12] } \
{sim:/tb_gen_key/DUT/\data_out[10][11] } \
{sim:/tb_gen_key/DUT/\data_out[10][10] } \
{sim:/tb_gen_key/DUT/\data_out[10][9] } \
{sim:/tb_gen_key/DUT/\data_out[10][8] } \
{sim:/tb_gen_key/DUT/\data_out[10][7] } \
{sim:/tb_gen_key/DUT/\data_out[10][6] } \
{sim:/tb_gen_key/DUT/\data_out[10][5] } \
{sim:/tb_gen_key/DUT/\data_out[10][4] } \
{sim:/tb_gen_key/DUT/\data_out[10][3] } \
{sim:/tb_gen_key/DUT/\data_out[10][2] } \
{sim:/tb_gen_key/DUT/\data_out[10][1] } \
{sim:/tb_gen_key/DUT/\data_out[10][0] }
restart -f 
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.tb_gen_key(fast)
# Loading work.gen_key(fast)
# Loading work.gen_sub_9(fast)
# Loading work.operationG_9(fast)
# Loading work.s_box_flex_NUM_BYTES4_9(fast)
# Loading work.s_box_39(fast)
# Loading work.s_box_38(fast)
# Loading work.s_box_37(fast)
# Loading work.s_box_36(fast)
# Loading work.gen_sub_8(fast)
# Loading work.operationG_8(fast)
# Loading work.s_box_flex_NUM_BYTES4_8(fast)
# Loading work.s_box_35(fast)
# Loading work.s_box_34(fast)
# Loading work.s_box_33(fast)
# Loading work.s_box_32(fast)
# Loading work.gen_sub_7(fast)
# Loading work.operationG_7(fast)
# Loading work.s_box_flex_NUM_BYTES4_7(fast)
# Loading work.s_box_31(fast)
# Loading work.s_box_30(fast)
# Loading work.s_box_29(fast)
# Loading work.s_box_28(fast)
# Loading work.gen_sub_6(fast)
# Loading work.operationG_6(fast)
# Loading work.s_box_flex_NUM_BYTES4_6(fast)
# Loading work.s_box_27(fast)
# Loading work.s_box_26(fast)
# Loading work.s_box_25(fast)
# Loading work.s_box_24(fast)
# Loading work.gen_sub_5(fast)
# Loading work.operationG_5(fast)
# Loading work.s_box_flex_NUM_BYTES4_5(fast)
# Loading work.s_box_23(fast)
# Loading work.s_box_22(fast)
# Loading work.s_box_21(fast)
# Loading work.s_box_20(fast)
# Loading work.gen_sub_4(fast)
# Loading work.operationG_4(fast)
# Loading work.s_box_flex_NUM_BYTES4_4(fast)
# Loading work.s_box_19(fast)
# Loading work.s_box_18(fast)
# Loading work.s_box_17(fast)
# Loading work.s_box_16(fast)
# Loading work.gen_sub_3(fast)
# Loading work.operationG_3(fast)
# Loading work.s_box_flex_NUM_BYTES4_3(fast)
# Loading work.s_box_15(fast)
# Loading work.s_box_14(fast)
# Loading work.s_box_13(fast)
# Loading work.s_box_12(fast)
# Loading work.gen_sub_2(fast)
# Loading work.operationG_2(fast)
# Loading work.s_box_flex_NUM_BYTES4_2(fast)
# Loading work.s_box_11(fast)
# Loading work.s_box_10(fast)
# Loading work.s_box_9(fast)
# Loading work.s_box_8(fast)
# Loading work.gen_sub_1(fast)
# Loading work.operationG_1(fast)
# Loading work.s_box_flex_NUM_BYTES4_1(fast)
# Loading work.s_box_7(fast)
# Loading work.s_box_6(fast)
# Loading work.s_box_5(fast)
# Loading work.s_box_4(fast)
# Loading work.gen_sub_0(fast)
# Loading work.operationG_0(fast)
# Loading work.s_box_flex_NUM_BYTES4_0(fast)
# Loading work.s_box_3(fast)
# Loading work.s_box_2(fast)
# Loading work.s_box_1(fast)
# Loading work.s_box_0(fast)
run 100ns
# ** Error: Incorrect
#    Time: 26 ns  Scope: tb_gen_key File: source/tb_gen_key.sv Line: 68
# ** Error: Incorrect
#    Time: 26 ns  Scope: tb_gen_key File: source/tb_gen_key.sv Line: 77
# ** Error: Incorrect
#    Time: 26 ns  Scope: tb_gen_key File: source/tb_gen_key.sv Line: 86
# ** Error: Incorrect
#    Time: 26 ns  Scope: tb_gen_key File: source/tb_gen_key.sv Line: 95
# ** Error: Incorrect
#    Time: 26 ns  Scope: tb_gen_key File: source/tb_gen_key.sv Line: 104
# ** Error: Incorrect
#    Time: 26 ns  Scope: tb_gen_key File: source/tb_gen_key.sv Line: 113
# ** Error: Incorrect
#    Time: 26 ns  Scope: tb_gen_key File: source/tb_gen_key.sv Line: 122
# ** Error: Incorrect test 2
#    Time: 51 ns  Scope: tb_gen_key File: source/tb_gen_key.sv Line: 136
add wave -position insertpoint  \
{sim:/tb_gen_key/tb_data_out[10]}
# End time: 14:33:15 on Mar 16,2017, Elapsed time: 0:28:22
# Errors: 0, Warnings: 0
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg58/ece337/SD-Card-Data-Security-through-AES-Encryption-Decryption-ASIC/mapped_work/_opt__lock".
# No such file or directory. (errno = ENOENT)
