{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607116387942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607116387942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 14:13:07 2020 " "Processing started: Fri Dec 04 14:13:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607116387942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116387942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off brick_breaker -c brick_breaker " "Command: quartus_map --read_settings_files=on --write_settings_files=off brick_breaker -c brick_breaker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116387943 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607116388672 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607116388672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_movement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ball_movement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball_movement-behavioral " "Found design unit 1: ball_movement-behavioral" {  } { { "ball_movement.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/ball_movement.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116407753 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball_movement " "Found entity 1: ball_movement" {  } { { "ball_movement.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/ball_movement.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116407753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116407753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync-behavioral " "Found design unit 1: sync-behavioral" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116407790 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116407790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116407790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound_board.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sound_board.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sound_board-behavioral " "Found design unit 1: sound_board-behavioral" {  } { { "sound_board.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sound_board.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116407793 ""} { "Info" "ISGN_ENTITY_NAME" "1 sound_board " "Found entity 1: sound_board" {  } { { "sound_board.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sound_board.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116407793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116407793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_adc/synthesis/my_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_adc/synthesis/my_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_adc-rtl " "Found design unit 1: my_adc-rtl" {  } { { "my_adc/synthesis/my_adc.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116407795 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_adc " "Found entity 1: my_adc" {  } { { "my_adc/synthesis/my_adc.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116407795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116407795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116407812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116407812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_adc/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116407825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116407825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116407835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116407835 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(718) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(718): extended using \"x\" or \"z\"" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 718 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607116407848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116407849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116407849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_adc/synthesis/submodules/altera_modular_adc_sample_store.v 1 1 " "Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store " "Found entity 1: altera_modular_adc_sample_store" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116407857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116407857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store_ram " "Found entity 1: altera_modular_adc_sample_store_ram" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116407865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116407865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_adc/synthesis/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_sequencer.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sequencer.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116407884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116407884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116407887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116407887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116407905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116407905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "my_adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116407916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116407916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_adc/synthesis/submodules/de10_lite_adc_core_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/de10_lite_adc_core_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_ADC_Core_modular_adc_0 " "Found entity 1: DE10_Lite_ADC_Core_modular_adc_0" {  } { { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116407930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116407930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "my_adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116407947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116407947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "my_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116407957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116407957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_adc/synthesis/submodules/my_adc_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/my_adc_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_adc_adc_mega_0 " "Found entity 1: my_adc_adc_mega_0" {  } { { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116407960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116407960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mypll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mypll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mypll-SYN " "Found design unit 1: mypll-SYN" {  } { { "myPLL.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/myPLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116407976 ""} { "Info" "ISGN_ENTITY_NAME" "1 myPLL " "Found entity 1: myPLL" {  } { { "myPLL.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/myPLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116407976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116407976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcpll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adcpll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adcpll-SYN " "Found design unit 1: adcpll-SYN" {  } { { "adcPLL.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/adcPLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116407989 ""} { "Info" "ISGN_ENTITY_NAME" "1 adcPLL " "Found entity 1: adcPLL" {  } { { "adcPLL.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/adcPLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116407989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116407989 ""}
{ "Warning" "WSGN_SEARCH_FILE" "brick_breaker.vhd 2 1 " "Using design file brick_breaker.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 brick_breaker-behavioral " "Found design unit 1: brick_breaker-behavioral" {  } { { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116408536 ""} { "Info" "ISGN_ENTITY_NAME" "1 brick_breaker " "Found entity 1: brick_breaker" {  } { { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116408536 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607116408536 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "brick_breaker " "Elaborating entity \"brick_breaker\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607116408541 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rst brick_breaker.vhd(26) " "VHDL Signal Declaration warning at brick_breaker.vhd(26): used explicit default value for signal \"rst\" because signal was never assigned a value" {  } { { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1607116408560 "|brick_breaker"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_rst brick_breaker.vhd(30) " "VHDL Signal Declaration warning at brick_breaker.vhd(30): used explicit default value for signal \"vga_rst\" because signal was never assigned a value" {  } { { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1607116408560 "|brick_breaker"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_clk brick_breaker.vhd(33) " "Verilog HDL or VHDL warning at brick_breaker.vhd(33): object \"adc_clk\" assigned a value but never read" {  } { { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607116408560 "|brick_breaker"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ARDUINO_IO\[15..8\] brick_breaker.vhd(18) " "Using initial value X (don't care) for net \"ARDUINO_IO\[15..8\]\" at brick_breaker.vhd(18)" {  } { { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116408560 "|brick_breaker"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ARDUINO_IO\[6..0\] brick_breaker.vhd(18) " "Using initial value X (don't care) for net \"ARDUINO_IO\[6..0\]\" at brick_breaker.vhd(18)" {  } { { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116408561 "|brick_breaker"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_board sound_board:u0 " "Elaborating entity \"sound_board\" for hierarchy \"sound_board:u0\"" {  } { { "brick_breaker.vhd" "u0" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116408561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_adc my_adc:u1 " "Elaborating entity \"my_adc\" for hierarchy \"my_adc:u1\"" {  } { { "brick_breaker.vhd" "u1" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116408575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_adc_adc_mega_0 my_adc:u1\|my_adc_adc_mega_0:adc_mega_0 " "Elaborating entity \"my_adc_adc_mega_0\" for hierarchy \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\"" {  } { { "my_adc/synthesis/my_adc.vhd" "adc_mega_0" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116408600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "ADC_CTRL" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116408617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Elaborating entity \"altpll\" for hierarchy \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\"" {  } { { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "adc_pll" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116408698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Elaborated megafunction instantiation \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\"" {  } { { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116408708 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Instantiated megafunction \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=MAX10_ADC_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=MAX10_ADC_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116408708 ""}  } { { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607116408708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/max10_adc_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/max10_adc_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAX10_ADC_PLL_altpll " "Found entity 1: MAX10_ADC_PLL_altpll" {  } { { "db/max10_adc_pll_altpll.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/max10_adc_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116408853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116408853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAX10_ADC_PLL_altpll my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated " "Elaborating entity \"MAX10_ADC_PLL_altpll\" for hierarchy \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116408854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_ADC_Core_modular_adc_0 my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core " "Elaborating entity \"DE10_Lite_ADC_Core_modular_adc_0\" for hierarchy \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\"" {  } { { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "max10_adc_core" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116408913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\"" {  } { { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "control_internal" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116408930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116408956 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(83) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(83): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607116408961 "|brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116408976 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116409019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116409019 ""}  } { { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607116409019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116409027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116409321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116409345 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116409345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116409345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116409345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116409345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116409345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116409345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116409345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116409345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116409345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116409345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116409345 ""}  } { { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607116409345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/scfifo_ds61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116409427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116409427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116409427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_dpfifo_3o41.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116409469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116409469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/scfifo_ds61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116409469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_fefifo_c6e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116409501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116409501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116409502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116409598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116409598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_fefifo_c6e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116409598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116409712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116409712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116409714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116409817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116409817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_dpfifo_3o41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116409817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116409849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "my_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116409864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "my_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116409884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal " "Elaborating entity \"altera_modular_adc_sequencer\" for hierarchy \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\"" {  } { { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "sequencer_internal" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116409897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_csr my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr " "Elaborating entity \"altera_modular_adc_sequencer_csr\" for hierarchy \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr\"" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_csr" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sequencer.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116409911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_ctrl my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl " "Elaborating entity \"altera_modular_adc_sequencer_ctrl\" for hierarchy \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl\"" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_ctrl" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sequencer.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116409926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal " "Elaborating entity \"altera_modular_adc_sample_store\" for hierarchy \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\"" {  } { { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "sample_store_internal" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116409942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store_ram my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram " "Elaborating entity \"altera_modular_adc_sample_store_ram\" for hierarchy \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\"" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" "u_ss_ram" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116409955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "altsyncram_component" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116410050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116410070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410070 ""}  } { { "my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607116410070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5s1 " "Found entity 1: altsyncram_v5s1" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_v5s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116410138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116410138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v5s1 my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated " "Elaborating entity \"altsyncram_v5s1\" for hierarchy \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116410139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myPLL myPLL:u2 " "Elaborating entity \"myPLL\" for hierarchy \"myPLL:u2\"" {  } { { "brick_breaker.vhd" "u2" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116410160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll myPLL:u2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"myPLL:u2\|altpll:altpll_component\"" {  } { { "myPLL.vhd" "altpll_component" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/myPLL.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116410229 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myPLL:u2\|altpll:altpll_component " "Elaborated megafunction instantiation \"myPLL:u2\|altpll:altpll_component\"" {  } { { "myPLL.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/myPLL.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116410258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myPLL:u2\|altpll:altpll_component " "Instantiated megafunction \"myPLL:u2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25000000 " "Parameter \"clk0_divide_by\" = \"25000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12587483 " "Parameter \"clk0_multiply_by\" = \"12587483\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=myPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=myPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410258 ""}  } { { "myPLL.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/myPLL.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607116410258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mypll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mypll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 myPLL_altpll " "Found entity 1: myPLL_altpll" {  } { { "db/mypll_altpll.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/mypll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116410335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116410335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myPLL_altpll myPLL:u2\|altpll:altpll_component\|myPLL_altpll:auto_generated " "Elaborating entity \"myPLL_altpll\" for hierarchy \"myPLL:u2\|altpll:altpll_component\|myPLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116410336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:u3 " "Elaborating entity \"sync\" for hierarchy \"sync:u3\"" {  } { { "brick_breaker.vhd" "u3" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116410352 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_x sync.vhd(213) " "VHDL Process Statement warning at sync.vhd(213): signal \"ball_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607116410359 "|brick_breaker|sync:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_y sync.vhd(213) " "VHDL Process Statement warning at sync.vhd(213): signal \"ball_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607116410360 "|brick_breaker|sync:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "brick sync.vhd(215) " "VHDL Process Statement warning at sync.vhd(215): signal \"brick\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607116410360 "|brick_breaker|sync:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cur_brick sync.vhd(215) " "VHDL Process Statement warning at sync.vhd(215): signal \"cur_brick\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607116410360 "|brick_breaker|sync:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "layer sync.vhd(220) " "VHDL Process Statement warning at sync.vhd(220): signal \"layer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607116410360 "|brick_breaker|sync:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_x sync.vhd(229) " "VHDL Process Statement warning at sync.vhd(229): signal \"ball_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607116410360 "|brick_breaker|sync:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_y sync.vhd(230) " "VHDL Process Statement warning at sync.vhd(230): signal \"ball_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607116410360 "|brick_breaker|sync:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_x sync.vhd(241) " "VHDL Process Statement warning at sync.vhd(241): signal \"ball_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607116410360 "|brick_breaker|sync:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_y sync.vhd(241) " "VHDL Process Statement warning at sync.vhd(241): signal \"ball_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607116410360 "|brick_breaker|sync:u3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pixel_data sync.vhd(155) " "VHDL Process Statement warning at sync.vhd(155): inferring latch(es) for signal or variable \"pixel_data\", which holds its previous value in one or more paths through the process" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 155 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1607116410360 "|brick_breaker|sync:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "brick_x sync.vhd(257) " "VHDL Process Statement warning at sync.vhd(257): signal \"brick_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607116410360 "|brick_breaker|sync:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "brick_x sync.vhd(260) " "VHDL Process Statement warning at sync.vhd(260): signal \"brick_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607116410360 "|brick_breaker|sync:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "difference sync.vhd(297) " "VHDL Process Statement warning at sync.vhd(297): signal \"difference\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607116410360 "|brick_breaker|sync:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "difference sync.vhd(300) " "VHDL Process Statement warning at sync.vhd(300): signal \"difference\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 300 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607116410360 "|brick_breaker|sync:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "difference sync.vhd(303) " "VHDL Process Statement warning at sync.vhd(303): signal \"difference\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607116410360 "|brick_breaker|sync:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "difference sync.vhd(306) " "VHDL Process Statement warning at sync.vhd(306): signal \"difference\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 306 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607116410361 "|brick_breaker|sync:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "difference sync.vhd(309) " "VHDL Process Statement warning at sync.vhd(309): signal \"difference\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607116410361 "|brick_breaker|sync:u3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "collision sync.vhd(282) " "VHDL Process Statement warning at sync.vhd(282): inferring latch(es) for signal or variable \"collision\", which holds its previous value in one or more paths through the process" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 282 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1607116410361 "|brick_breaker|sync:u3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sound_fx sync.vhd(282) " "VHDL Process Statement warning at sync.vhd(282): inferring latch(es) for signal or variable \"sound_fx\", which holds its previous value in one or more paths through the process" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 282 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1607116410361 "|brick_breaker|sync:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_fx\[0\] sync.vhd(282) " "Inferred latch for \"sound_fx\[0\]\" at sync.vhd(282)" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116410361 "|brick_breaker|sync:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_fx\[1\] sync.vhd(282) " "Inferred latch for \"sound_fx\[1\]\" at sync.vhd(282)" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116410361 "|brick_breaker|sync:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_fx\[2\] sync.vhd(282) " "Inferred latch for \"sound_fx\[2\]\" at sync.vhd(282)" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116410361 "|brick_breaker|sync:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision\[0\] sync.vhd(282) " "Inferred latch for \"collision\[0\]\" at sync.vhd(282)" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116410361 "|brick_breaker|sync:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision\[1\] sync.vhd(282) " "Inferred latch for \"collision\[1\]\" at sync.vhd(282)" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116410361 "|brick_breaker|sync:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision\[2\] sync.vhd(282) " "Inferred latch for \"collision\[2\]\" at sync.vhd(282)" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116410361 "|brick_breaker|sync:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision\[3\] sync.vhd(282) " "Inferred latch for \"collision\[3\]\" at sync.vhd(282)" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116410361 "|brick_breaker|sync:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_data\[0\] sync.vhd(155) " "Inferred latch for \"pixel_data\[0\]\" at sync.vhd(155)" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116410361 "|brick_breaker|sync:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_data\[1\] sync.vhd(155) " "Inferred latch for \"pixel_data\[1\]\" at sync.vhd(155)" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116410361 "|brick_breaker|sync:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_data\[2\] sync.vhd(155) " "Inferred latch for \"pixel_data\[2\]\" at sync.vhd(155)" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116410361 "|brick_breaker|sync:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_data\[3\] sync.vhd(155) " "Inferred latch for \"pixel_data\[3\]\" at sync.vhd(155)" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116410362 "|brick_breaker|sync:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_data\[4\] sync.vhd(155) " "Inferred latch for \"pixel_data\[4\]\" at sync.vhd(155)" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116410362 "|brick_breaker|sync:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_data\[5\] sync.vhd(155) " "Inferred latch for \"pixel_data\[5\]\" at sync.vhd(155)" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116410362 "|brick_breaker|sync:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_data\[6\] sync.vhd(155) " "Inferred latch for \"pixel_data\[6\]\" at sync.vhd(155)" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116410362 "|brick_breaker|sync:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_data\[7\] sync.vhd(155) " "Inferred latch for \"pixel_data\[7\]\" at sync.vhd(155)" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116410362 "|brick_breaker|sync:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_data\[8\] sync.vhd(155) " "Inferred latch for \"pixel_data\[8\]\" at sync.vhd(155)" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116410362 "|brick_breaker|sync:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_data\[9\] sync.vhd(155) " "Inferred latch for \"pixel_data\[9\]\" at sync.vhd(155)" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116410362 "|brick_breaker|sync:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_data\[10\] sync.vhd(155) " "Inferred latch for \"pixel_data\[10\]\" at sync.vhd(155)" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116410362 "|brick_breaker|sync:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_data\[11\] sync.vhd(155) " "Inferred latch for \"pixel_data\[11\]\" at sync.vhd(155)" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116410362 "|brick_breaker|sync:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball_movement sync:u3\|ball_movement:u0 " "Elaborating entity \"ball_movement\" for hierarchy \"sync:u3\|ball_movement:u0\"" {  } { { "sync.vhd" "u0" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116410363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adcPLL adcPLL:u4 " "Elaborating entity \"adcPLL\" for hierarchy \"adcPLL:u4\"" {  } { { "brick_breaker.vhd" "u4" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116410485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll adcPLL:u4\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"adcPLL:u4\|altpll:altpll_component\"" {  } { { "adcPLL.vhd" "altpll_component" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/adcPLL.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116410518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adcPLL:u4\|altpll:altpll_component " "Elaborated megafunction instantiation \"adcPLL:u4\|altpll:altpll_component\"" {  } { { "adcPLL.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/adcPLL.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116410546 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adcPLL:u4\|altpll:altpll_component " "Instantiated megafunction \"adcPLL:u4\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=adcPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=adcPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116410547 ""}  } { { "adcPLL.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/adcPLL.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607116410547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/adcpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/adcpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 adcPLL_altpll " "Found entity 1: adcPLL_altpll" {  } { { "db/adcpll_altpll.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/adcpll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116410619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116410619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adcPLL_altpll adcPLL:u4\|altpll:altpll_component\|adcPLL_altpll:auto_generated " "Elaborating entity \"adcPLL_altpll\" for hierarchy \"adcPLL:u4\|altpll:altpll_component\|adcPLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116410621 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk adc_pll 1 5 " "Port \"clk\" on the entity instantiation of \"adc_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 5.  The extra bits will be left dangling without any fan-out logic." {  } { { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "adc_pll" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1607116410886 "|brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[12\] " "Synthesized away node \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_v5s1.tdf" 387 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116411179 "|brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[13\] " "Synthesized away node \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_v5s1.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116411179 "|brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[14\] " "Synthesized away node \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_v5s1.tdf" 445 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116411179 "|brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[15\] " "Synthesized away node \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_v5s1.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116411179 "|brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1607116411179 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1607116411179 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adcPLL:u4\|altpll:altpll_component\|adcPLL_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"adcPLL:u4\|altpll:altpll_component\|adcPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/adcpll_altpll.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/adcpll_altpll.v" 78 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "adcPLL.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/adcPLL.vhd" 134 0 0 } } { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116411181 "|brick_breaker|adcPLL:u4|altpll:altpll_component|adcPLL_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1607116411181 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1607116411181 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sync:u3\|count1_mod\[5\] " "Found clock multiplexer sync:u3\|count1_mod\[5\]" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 51 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1607116411392 "|brick_breaker|sync:u3|count1_mod[5]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sync:u3\|count1_mod\[6\] " "Found clock multiplexer sync:u3\|count1_mod\[6\]" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 51 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1607116411392 "|brick_breaker|sync:u3|count1_mod[6]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sync:u3\|count1_mod\[7\] " "Found clock multiplexer sync:u3\|count1_mod\[7\]" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 51 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1607116411392 "|brick_breaker|sync:u3|count1_mod[7]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sync:u3\|count1_mod\[8\] " "Found clock multiplexer sync:u3\|count1_mod\[8\]" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 51 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1607116411392 "|brick_breaker|sync:u3|count1_mod[8]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sync:u3\|count1_mod\[9\] " "Found clock multiplexer sync:u3\|count1_mod\[9\]" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 51 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1607116411392 "|brick_breaker|sync:u3|count1_mod[9]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sync:u3\|count1_mod\[10\] " "Found clock multiplexer sync:u3\|count1_mod\[10\]" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 51 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1607116411392 "|brick_breaker|sync:u3|count1_mod[10]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sync:u3\|count1_mod\[11\] " "Found clock multiplexer sync:u3\|count1_mod\[11\]" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 51 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1607116411392 "|brick_breaker|sync:u3|count1_mod[11]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sync:u3\|count1_mod\[12\] " "Found clock multiplexer sync:u3\|count1_mod\[12\]" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 51 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1607116411392 "|brick_breaker|sync:u3|count1_mod[12]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sync:u3\|count1_mod\[13\] " "Found clock multiplexer sync:u3\|count1_mod\[13\]" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 51 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1607116411392 "|brick_breaker|sync:u3|count1_mod[13]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sync:u3\|count1_mod\[14\] " "Found clock multiplexer sync:u3\|count1_mod\[14\]" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 51 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1607116411392 "|brick_breaker|sync:u3|count1_mod[14]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sync:u3\|count1_mod\[15\] " "Found clock multiplexer sync:u3\|count1_mod\[15\]" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 51 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1607116411392 "|brick_breaker|sync:u3|count1_mod[15]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sync:u3\|count1_mod\[16\] " "Found clock multiplexer sync:u3\|count1_mod\[16\]" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 51 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1607116411392 "|brick_breaker|sync:u3|count1_mod[16]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sync:u3\|count1_mod\[17\] " "Found clock multiplexer sync:u3\|count1_mod\[17\]" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 51 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1607116411392 "|brick_breaker|sync:u3|count1_mod[17]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sync:u3\|count1_mod\[18\] " "Found clock multiplexer sync:u3\|count1_mod\[18\]" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 51 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1607116411392 "|brick_breaker|sync:u3|count1_mod[18]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sync:u3\|count1_mod\[19\] " "Found clock multiplexer sync:u3\|count1_mod\[19\]" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 51 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1607116411392 "|brick_breaker|sync:u3|count1_mod[19]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sync:u3\|count1_mod\[20\] " "Found clock multiplexer sync:u3\|count1_mod\[20\]" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 51 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1607116411392 "|brick_breaker|sync:u3|count1_mod[20]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sync:u3\|count1_mod\[21\] " "Found clock multiplexer sync:u3\|count1_mod\[21\]" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 51 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1607116411392 "|brick_breaker|sync:u3|count1_mod[21]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sync:u3\|count1_mod\[22\] " "Found clock multiplexer sync:u3\|count1_mod\[22\]" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 51 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1607116411392 "|brick_breaker|sync:u3|count1_mod[22]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sync:u3\|count1_mod\[23\] " "Found clock multiplexer sync:u3\|count1_mod\[23\]" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 51 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1607116411392 "|brick_breaker|sync:u3|count1_mod[23]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sync:u3\|count1_mod\[24\] " "Found clock multiplexer sync:u3\|count1_mod\[24\]" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 51 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1607116411392 "|brick_breaker|sync:u3|count1_mod[24]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sync:u3\|count1_mod\[25\] " "Found clock multiplexer sync:u3\|count1_mod\[25\]" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 51 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1607116411392 "|brick_breaker|sync:u3|count1_mod[25]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sync:u3\|count1_mod\[26\] " "Found clock multiplexer sync:u3\|count1_mod\[26\]" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 51 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1607116411392 "|brick_breaker|sync:u3|count1_mod[26]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sync:u3\|count1_mod\[27\] " "Found clock multiplexer sync:u3\|count1_mod\[27\]" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 51 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1607116411392 "|brick_breaker|sync:u3|count1_mod[27]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sync:u3\|count1_mod\[28\] " "Found clock multiplexer sync:u3\|count1_mod\[28\]" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 51 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1607116411392 "|brick_breaker|sync:u3|count1_mod[28]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sync:u3\|count1_mod\[29\] " "Found clock multiplexer sync:u3\|count1_mod\[29\]" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 51 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1607116411392 "|brick_breaker|sync:u3|count1_mod[29]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sync:u3\|count1_mod\[30\] " "Found clock multiplexer sync:u3\|count1_mod\[30\]" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 51 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1607116411392 "|brick_breaker|sync:u3|count1_mod[30]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sync:u3\|count1_mod\[31\] " "Found clock multiplexer sync:u3\|count1_mod\[31\]" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 51 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1607116411392 "|brick_breaker|sync:u3|count1_mod[31]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1607116411392 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116411728 "|brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116411728 "|brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116411728 "|brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116411728 "|brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116411728 "|brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116411728 "|brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116411728 "|brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116411728 "|brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116411728 "|brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116411728 "|brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116411728 "|brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116411728 "|brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1607116411728 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1607116411728 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116411886 "|brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116411886 "|brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116411886 "|brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116411886 "|brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116411886 "|brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116411886 "|brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116411886 "|brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116411886 "|brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116411886 "|brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116411886 "|brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116411886 "|brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116411886 "|brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1607116411886 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1607116411886 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sync:u3\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sync:u3\|Mod1\"" {  } { { "sync.vhd" "Mod1" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 157 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116413041 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sync:u3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sync:u3\|Mod0\"" {  } { { "sync.vhd" "Mod0" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 114 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116413041 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1607116413041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sync:u3\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"sync:u3\|lpm_divide:Mod1\"" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 157 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116413133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sync:u3\|lpm_divide:Mod1 " "Instantiated megafunction \"sync:u3\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116413133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116413133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116413133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116413133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116413133 ""}  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 157 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607116413133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25o " "Found entity 1: lpm_divide_25o" {  } { { "db/lpm_divide_25o.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/lpm_divide_25o.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116413202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116413202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116413249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116413249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/alt_u_div_ske.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116413391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116413391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116413484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116413484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116413578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116413578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/lpm_abs_8b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607116413601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116413601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sync:u3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"sync:u3\|lpm_divide:Mod0\"" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 114 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116413639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sync:u3\|lpm_divide:Mod0 " "Instantiated megafunction \"sync:u3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116413640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116413640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116413640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116413640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116413640 ""}  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 114 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607116413640 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1607116414650 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "62 " "Ignored 62 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "62 " "Ignored 62 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1607116414821 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1607116414821 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1607116414836 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1607116414836 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sync:u3\|pixel_data\[9\] sync:u3\|pixel_data\[8\] " "Duplicate LATCH primitive \"sync:u3\|pixel_data\[9\]\" merged with LATCH primitive \"sync:u3\|pixel_data\[8\]\"" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 155 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116414855 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sync:u3\|pixel_data\[5\] sync:u3\|pixel_data\[10\] " "Duplicate LATCH primitive \"sync:u3\|pixel_data\[5\]\" merged with LATCH primitive \"sync:u3\|pixel_data\[10\]\"" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 155 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116414855 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sync:u3\|pixel_data\[1\] sync:u3\|pixel_data\[10\] " "Duplicate LATCH primitive \"sync:u3\|pixel_data\[1\]\" merged with LATCH primitive \"sync:u3\|pixel_data\[10\]\"" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 155 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116414855 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sync:u3\|pixel_data\[7\] sync:u3\|pixel_data\[4\] " "Duplicate LATCH primitive \"sync:u3\|pixel_data\[7\]\" merged with LATCH primitive \"sync:u3\|pixel_data\[4\]\"" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 155 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116414855 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sync:u3\|pixel_data\[6\] sync:u3\|pixel_data\[4\] " "Duplicate LATCH primitive \"sync:u3\|pixel_data\[6\]\" merged with LATCH primitive \"sync:u3\|pixel_data\[4\]\"" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 155 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116414855 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sync:u3\|pixel_data\[3\] sync:u3\|pixel_data\[4\] " "Duplicate LATCH primitive \"sync:u3\|pixel_data\[3\]\" merged with LATCH primitive \"sync:u3\|pixel_data\[4\]\"" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 155 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116414855 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sync:u3\|pixel_data\[2\] sync:u3\|pixel_data\[4\] " "Duplicate LATCH primitive \"sync:u3\|pixel_data\[2\]\" merged with LATCH primitive \"sync:u3\|pixel_data\[4\]\"" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 155 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116414855 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sync:u3\|pixel_data\[0\] sync:u3\|pixel_data\[4\] " "Duplicate LATCH primitive \"sync:u3\|pixel_data\[0\]\" merged with LATCH primitive \"sync:u3\|pixel_data\[4\]\"" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 155 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1607116414855 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1607116414855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sync:u3\|pixel_data\[8\] " "Latch sync:u3\|pixel_data\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync:u3\|y_pos\[9\] " "Ports D and ENA on the latch are fed by the same signal sync:u3\|y_pos\[9\]" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607116414859 ""}  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607116414859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sync:u3\|pixel_data\[10\] " "Latch sync:u3\|pixel_data\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync:u3\|y_pos\[9\] " "Ports D and ENA on the latch are fed by the same signal sync:u3\|y_pos\[9\]" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607116414860 ""}  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607116414860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sync:u3\|pixel_data\[11\] " "Latch sync:u3\|pixel_data\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync:u3\|y_pos\[9\] " "Ports D and ENA on the latch are fed by the same signal sync:u3\|y_pos\[9\]" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607116414860 ""}  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607116414860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sync:u3\|pixel_data\[4\] " "Latch sync:u3\|pixel_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync:u3\|y_pos\[9\] " "Ports D and ENA on the latch are fed by the same signal sync:u3\|y_pos\[9\]" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607116414860 ""}  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607116414860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sync:u3\|sound_fx\[1\] " "Latch sync:u3\|sound_fx\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE sync:u3\|ball_movement:u0\|ball_y\[9\] " "Ports ENA and PRE on the latch are fed by the same signal sync:u3\|ball_movement:u0\|ball_y\[9\]" {  } { { "ball_movement.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/ball_movement.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607116414860 ""}  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 282 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607116414860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sync:u3\|sound_fx\[0\] " "Latch sync:u3\|sound_fx\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE sync:u3\|ball_movement:u0\|ball_y\[9\] " "Ports ENA and PRE on the latch are fed by the same signal sync:u3\|ball_movement:u0\|ball_y\[9\]" {  } { { "ball_movement.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/ball_movement.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607116414860 ""}  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 282 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607116414860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sync:u3\|collision\[0\] " "Latch sync:u3\|collision\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync:u3\|difference\[5\] " "Ports D and ENA on the latch are fed by the same signal sync:u3\|difference\[5\]" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 321 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607116414860 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE sync:u3\|ball_movement:u0\|ball_y\[9\] " "Ports ENA and PRE on the latch are fed by the same signal sync:u3\|ball_movement:u0\|ball_y\[9\]" {  } { { "ball_movement.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/ball_movement.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607116414860 ""}  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 282 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607116414860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sync:u3\|collision\[1\] " "Latch sync:u3\|collision\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync:u3\|difference\[5\] " "Ports D and ENA on the latch are fed by the same signal sync:u3\|difference\[5\]" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 321 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607116414860 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE sync:u3\|ball_movement:u0\|ball_y\[9\] " "Ports ENA and PRE on the latch are fed by the same signal sync:u3\|ball_movement:u0\|ball_y\[9\]" {  } { { "ball_movement.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/ball_movement.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607116414860 ""}  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 282 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607116414860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sync:u3\|collision\[2\] " "Latch sync:u3\|collision\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync:u3\|difference\[31\] " "Ports D and ENA on the latch are fed by the same signal sync:u3\|difference\[31\]" {  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 321 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607116414860 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE sync:u3\|ball_movement:u0\|ball_y\[9\] " "Ports ENA and PRE on the latch are fed by the same signal sync:u3\|ball_movement:u0\|ball_y\[9\]" {  } { { "ball_movement.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/ball_movement.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607116414860 ""}  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 282 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607116414860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sync:u3\|collision\[3\] " "Latch sync:u3\|collision\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE sync:u3\|ball_movement:u0\|ball_y\[9\] " "Ports ENA and PRE on the latch are fed by the same signal sync:u3\|ball_movement:u0\|ball_y\[9\]" {  } { { "ball_movement.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/ball_movement.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607116414861 ""}  } { { "sync.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd" 282 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607116414861 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[0\] GND " "Pin \"ARDUINO_IO\[0\]\" is stuck at GND" {  } { { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607116418499 "|brick_breaker|ARDUINO_IO[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[1\] GND " "Pin \"ARDUINO_IO\[1\]\" is stuck at GND" {  } { { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607116418499 "|brick_breaker|ARDUINO_IO[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[2\] GND " "Pin \"ARDUINO_IO\[2\]\" is stuck at GND" {  } { { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607116418499 "|brick_breaker|ARDUINO_IO[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[3\] GND " "Pin \"ARDUINO_IO\[3\]\" is stuck at GND" {  } { { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607116418499 "|brick_breaker|ARDUINO_IO[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[4\] GND " "Pin \"ARDUINO_IO\[4\]\" is stuck at GND" {  } { { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607116418499 "|brick_breaker|ARDUINO_IO[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[5\] GND " "Pin \"ARDUINO_IO\[5\]\" is stuck at GND" {  } { { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607116418499 "|brick_breaker|ARDUINO_IO[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[6\] GND " "Pin \"ARDUINO_IO\[6\]\" is stuck at GND" {  } { { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607116418499 "|brick_breaker|ARDUINO_IO[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[8\] GND " "Pin \"ARDUINO_IO\[8\]\" is stuck at GND" {  } { { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607116418499 "|brick_breaker|ARDUINO_IO[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[9\] GND " "Pin \"ARDUINO_IO\[9\]\" is stuck at GND" {  } { { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607116418499 "|brick_breaker|ARDUINO_IO[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[10\] GND " "Pin \"ARDUINO_IO\[10\]\" is stuck at GND" {  } { { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607116418499 "|brick_breaker|ARDUINO_IO[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[11\] GND " "Pin \"ARDUINO_IO\[11\]\" is stuck at GND" {  } { { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607116418499 "|brick_breaker|ARDUINO_IO[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[12\] GND " "Pin \"ARDUINO_IO\[12\]\" is stuck at GND" {  } { { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607116418499 "|brick_breaker|ARDUINO_IO[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[13\] GND " "Pin \"ARDUINO_IO\[13\]\" is stuck at GND" {  } { { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607116418499 "|brick_breaker|ARDUINO_IO[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[14\] GND " "Pin \"ARDUINO_IO\[14\]\" is stuck at GND" {  } { { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607116418499 "|brick_breaker|ARDUINO_IO[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[15\] GND " "Pin \"ARDUINO_IO\[15\]\" is stuck at GND" {  } { { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607116418499 "|brick_breaker|ARDUINO_IO[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1607116418499 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607116418733 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607116421132 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.map.smsg " "Generated suppressed messages file C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116421472 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607116422005 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607116422005 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116422397 "|brick_breaker|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116422397 "|brick_breaker|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116422397 "|brick_breaker|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116422397 "|brick_breaker|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116422397 "|brick_breaker|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116422397 "|brick_breaker|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116422397 "|brick_breaker|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116422397 "|brick_breaker|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116422397 "|brick_breaker|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116422397 "|brick_breaker|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116422397 "|brick_breaker|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "brick_breaker.vhd" "" { Text "C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607116422397 "|brick_breaker|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1607116422397 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4128 " "Implemented 4128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607116422398 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607116422398 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1607116422398 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4057 " "Implemented 4057 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607116422398 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1607116422398 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1607116422398 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607116422398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 148 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 148 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607116422560 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 14:13:42 2020 " "Processing ended: Fri Dec 04 14:13:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607116422560 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607116422560 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607116422560 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607116422560 ""}
