Release 14.7 Map P.20131013 (lin64)
Xilinx Mapping Report File for Design 'TopPCIHostMot2'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx25-ftg256-2 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr b -lc off -power off -o TopPCIHostMot2_map.ncd TopPCIHostMot2.ngd
TopPCIHostMot2.pcf 
Target Device  : xc6slx25
Target Package : ftg256
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Thu Nov 25 00:30:25 2021

Design Summary
--------------
Number of errors:      0
Number of warnings:   43
Slice Logic Utilization:
  Number of Slice Registers:                 5,687 out of  30,064   18%
    Number used as Flip Flops:               5,648
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               39
  Number of Slice LUTs:                      6,648 out of  15,032   44%
    Number used as logic:                    6,253 out of  15,032   41%
      Number using O6 output only:           3,950
      Number using O5 output only:             236
      Number using O5 and O6:                2,067
      Number used as ROM:                        0
    Number used as Memory:                     312 out of   3,664    8%
      Number used as Dual Port RAM:            200
        Number using O6 output only:            32
        Number using O5 output only:             1
        Number using O5 and O6:                167
      Number used as Single Port RAM:            0
      Number used as Shift Register:           112
        Number using O6 output only:            35
        Number using O5 output only:             0
        Number using O5 and O6:                 77
    Number used exclusively as route-thrus:     83
      Number with same-slice register load:     50
      Number with same-slice carry load:        33
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,346 out of   3,758   62%
  Number of MUXCYs used:                     2,080 out of   7,516   27%
  Number of LUT Flip Flop pairs used:        7,591
    Number with an unused Flip Flop:         2,828 out of   7,591   37%
    Number with an unused LUT:                 943 out of   7,591   12%
    Number of fully used LUT-FF pairs:       3,820 out of   7,591   50%
    Number of unique control sets:             380
    Number of slice register sites lost
      to control set restrictions:           1,196 out of  30,064    3%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       132 out of     186   70%
    Number of LOCed IOBs:                      132 out of     132  100%
    IOB Flip Flops:                             58

Specific Feature Utilization:
  Number of RAMB16BWERs:                        14 out of      52   26%
  Number of RAMB8BWERs:                          2 out of     104    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18%
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25%
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                  56 out of     272   20%
    Number used as ILOGIC2s:                    56
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     272    0%
  Number of OLOGIC2/OSERDES2s:                   2 out of     272    1%
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     160    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      38    0%
  Number of ICAPs:                               1 out of       1  100%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.82

Peak Memory Usage:  968 MB
Total REAL time to MAP completion:  5 mins 46 secs 
Total CPU time to MAP completion:   5 mins 37 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/processor/StackRam/Mram_RA
   M1_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/processor/StackRam/Mram_RA
   M2_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramout0/Mram_RAM4
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin3/Mram_RAM5_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin2/Mram_RAM1_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin2/Mram_RAM5_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin3/Mram_RAM1_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin0/Mram_RAM1_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin1/Mram_RAM1_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramout2/Mram_RAM5
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramout3/Mram_RAM5
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramout2/Mram_RAM4
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramout1/Mram_RAM4
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin0/Mram_RAM4_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin0/Mram_RAM5_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin1/Mram_RAM5_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin2/Mram_RAM4_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin1/Mram_RAM4_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin3/Mram_RAM4_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramout0/Mram_RAM5
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramout3/Mram_RAM4
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin0/Mram_RAM2_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramout1/Mram_RAM5
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin1/Mram_RAM3_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin2/Mram_RAM2_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin1/Mram_RAM2_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin3/Mram_RAM2_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramout0/Mram_RAM3
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramout1/Mram_RAM1
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramout0/Mram_RAM1
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramout3/Mram_RAM3
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramout3/Mram_RAM2
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramout2/Mram_RAM3
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramout1/Mram_RAM3
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramout2/Mram_RAM1
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramout3/Mram_RAM1
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin0/Mram_RAM3_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin3/Mram_RAM3_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin2/Mram_RAM3_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramout2/Mram_RAM2
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramout0/Mram_RAM2
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramout1/Mram_RAM2
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Section 3 - Informational
-------------------------
INFO:Security:54 - 'xc6slx25' is a WebPack part.
INFO:LIT:243 - Logical network NLOCK_IBUF has no load.
INFO:LIT:395 - The above info message is repeated 16 more times for the
   following (max. 5 shown):
   ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin1/Mram_RAM62/
   SPO,
   ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin1/Mram_RAM61/
   SPO,
   ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin2/Mram_RAM61/
   SPO,
   ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin0/Mram_RAM62/
   SPO,
   ahostmot2/makesserialmod.makesserials[0].asserial/interfaceramin2/Mram_RAM62/
   SPO
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp ClockMult1, consult the
   device Data Sheet.

Section 4 - Removed Logic Summary
---------------------------------
   5 block(s) removed
   2 block(s) optimized away
   3 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "BUFG_inst0" (CKBUF) removed.
 The signal "clkfx0" is loadless and has been removed.
Loadless block
"ahostmot2/makehm2dpllmod.hm2dpll/Madd_FilteredPhaseErr[23]_ITerm[23]_add_40_OUT
23" (ROM) removed.
Loadless block
"ahostmot2/makehm2dpllmod.hm2dpll/Msub_Accum[41]_DPLLCorrection[23]_sub_14_OUT<4
1:0>41" (ROM) removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "clk0_BUFG" is unused and has been removed.
 Unused block "clk0_BUFG" (CKBUF) removed.
  The signal "clk0" is unused and has been removed.
Unused block "ClockMult0" (DCM_SP) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| AD<0>                              | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | IFF          |          |          |
| AD<1>                              | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | IFF          |          |          |
| AD<2>                              | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | IFF          |          |          |
| AD<3>                              | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | IFF          |          |          |
| AD<4>                              | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | IFF          |          |          |
| AD<5>                              | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | IFF          |          |          |
| AD<6>                              | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | IFF          |          |          |
| AD<7>                              | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | IFF          |          |          |
| AD<8>                              | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | IFF          |          |          |
| AD<9>                              | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | IFF          |          |          |
| AD<10>                             | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | IFF          |          |          |
| AD<11>                             | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | IFF          |          |          |
| AD<12>                             | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | IFF          |          |          |
| AD<13>                             | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | IFF          |          |          |
| AD<14>                             | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | IFF          |          |          |
| AD<15>                             | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | IFF          |          |          |
| AD<16>                             | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | IFF          |          |          |
| AD<17>                             | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | IFF          |          |          |
| AD<18>                             | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | IFF          |          |          |
| AD<19>                             | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | IFF          |          |          |
| AD<20>                             | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | IFF          |          |          |
| AD<21>                             | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | IFF          |          |          |
| AD<22>                             | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | IFF          |          |          |
| AD<23>                             | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | IFF          |          |          |
| AD<24>                             | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | IFF          |          |          |
| AD<25>                             | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | IFF          |          |          |
| AD<26>                             | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | IFF          |          |          |
| AD<27>                             | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | IFF          |          |          |
| AD<28>                             | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | IFF          |          |          |
| AD<29>                             | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | IFF          |          |          |
| AD<30>                             | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | IFF          |          |          |
| AD<31>                             | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | IFF          |          |          |
| IDSEL                              | IOB              | INPUT     | LVTTL                |       |          |      | IFF          |          |          |
| IOBITS<0>                          | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<1>                          | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<2>                          | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<3>                          | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<4>                          | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<5>                          | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<6>                          | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<7>                          | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<8>                          | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<9>                          | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<10>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<11>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<12>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<13>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<14>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<15>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<16>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<17>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<18>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<19>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<20>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<21>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<22>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<23>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<24>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW | IFF          |          |          |
| IOBITS<25>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW | IFF          |          |          |
| IOBITS<26>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW | IFF          |          |          |
| IOBITS<27>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW | IFF          |          |          |
| IOBITS<28>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<29>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<30>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<31>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<32>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<33>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<34>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<35>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<36>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW | IFF          |          |          |
| IOBITS<37>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW | IFF          |          |          |
| IOBITS<38>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW | IFF          |          |          |
| IOBITS<39>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW | IFF          |          |          |
| IOBITS<40>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<41>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<42>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<43>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<44>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<45>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<46>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<47>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<48>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW | IFF          |          |          |
| IOBITS<49>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW | IFF          |          |          |
| IOBITS<50>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW | IFF          |          |          |
| IOBITS<51>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW | IFF          |          |          |
| IOBITS<52>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<53>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<54>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<55>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<56>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<57>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<58>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<59>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<60>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW | IFF          |          |          |
| IOBITS<61>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW | IFF          |          |          |
| IOBITS<62>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW | IFF          |          |          |
| IOBITS<63>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW | IFF          |          |          |
| IOBITS<64>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<65>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<66>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<67>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<68>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<69>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<70>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| IOBITS<71>                         | IOB              | BIDIR     | LVTTL                |       | 24       | SLOW |              |          |          |
| LEDS<0>                            | IOB              | OUTPUT    | LVTTL                |       | 24       | SLOW |              |          |          |
| LEDS<1>                            | IOB              | OUTPUT    | LVTTL                |       | 24       | SLOW |              |          |          |
| LEDS<2>                            | IOB              | OUTPUT    | LVTTL                |       | 24       | SLOW |              |          |          |
| LEDS<3>                            | IOB              | OUTPUT    | LVTTL                |       | 24       | SLOW |              |          |          |
| NCBE<0>                            | IOB              | INPUT     | LVTTL                |       |          |      | IFF          |          |          |
| NCBE<1>                            | IOB              | INPUT     | LVTTL                |       |          |      | IFF          |          |          |
| NCBE<2>                            | IOB              | INPUT     | LVTTL                |       |          |      | IFF          |          |          |
| NCBE<3>                            | IOB              | INPUT     | LVTTL                |       |          |      | IFF          |          |          |
| NDEVSEL                            | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| NFRAME                             | IOB              | INPUT     | LVTTL                |       |          |      | IFF          |          |          |
| NINIT                              | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              | PULLUP   |          |
| NINTA                              | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              | PULLUP   |          |
| NIRDY                              | IOB              | INPUT     | LVTTL                |       |          |      |              |          |          |
| NLOCK                              | IOB              | INPUT     | LVTTL                |       |          |      |              |          |          |
| NPERR                              | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| NREQ                               | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| NRST                               | IOB              | INPUT     | LVTTL                |       |          |      |              |          |          |
| NSERR                              | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| NSTOP                              | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| NTRDY                              | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| PAR                                | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| PCLK                               | IOB              | INPUT     | LVTTL                |       |          |      |              |          |          |
| SPICLK                             | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| SPICS                              | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| SPIDI                              | IOB              | INPUT     | LVTTL                |       |          |      | IFF          |          |          |
| SPIDO                              | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW | OFF          |          |          |
| XCLK                               | IOB              | INPUT     | LVTTL                |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
