IMPROVEMENTS     = wires
CELLS            = 1367
WIRES            = 1026
PERCENT_WIRES    = 10
PERCENT_CELLS    = 8
PERCENT_MEMORIES = 0
SIM             = icarus
WAVE            = True
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/sync_serial_communication_top.sv
TOPLEVEL        = sync_serial_communication_tx_rx
MODULE          = test_sync_serial_communication
PYTHONPATH      = /src
HASH            = 38cd4896d073343e75ece852bd63d7de66ef6786
