// Seed: 437963537
module module_0 (
    input wor id_0,
    output wand id_1,
    output tri0 id_2,
    input wire id_3,
    output supply0 id_4,
    output tri id_5,
    input tri1 id_6
);
  assign id_1 = 1;
  assign id_5 = id_6;
  tri0 id_8 = -1;
  wire id_9;
  integer [-1 : -1 'b0] id_10 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd94,
    parameter id_1 = 32'd39
) (
    input  tri   _id_0,
    input  wire  _id_1,
    input  tri   id_2,
    output uwire id_3,
    output tri0  id_4
);
  wire id_6;
  logic [!  id_1 : id_0] id_7[-1 : 1];
  ;
  assign id_7[1] = -1;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_4,
      id_2,
      id_4,
      id_3,
      id_2
  );
  assign modCall_1.id_1 = 0;
  assign id_3 = 1;
  logic id_8;
endmodule
