
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036994                       # Number of seconds simulated
sim_ticks                                 36993709644                       # Number of ticks simulated
final_tick                               563960072829                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 266019                       # Simulator instruction rate (inst/s)
host_op_rate                                   344419                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3057978                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912248                       # Number of bytes of host memory used
host_seconds                                 12097.44                       # Real time elapsed on the host
sim_insts                                  3218148036                       # Number of instructions simulated
sim_ops                                    4166592733                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2409344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1165568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1884032                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5464320                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1532288                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1532288                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18823                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9106                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14719                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 42690                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11971                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11971                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        48441                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     65128478                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        44981                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     31507194                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        51901                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     50928442                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               147709436                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        48441                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        44981                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        51901                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             145322                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          41420231                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               41420231                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          41420231                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        48441                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     65128478                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        44981                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     31507194                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        51901                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     50928442                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              189129667                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                88713933                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31087340                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25265079                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2120152                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13104060                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12131999                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3279829                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89924                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31203940                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172434329                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31087340                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15411828                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37920283                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11392733                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7245595                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15281085                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       910346                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85594910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.488659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.298657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47674627     55.70%     55.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3331781      3.89%     59.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2687815      3.14%     62.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6548908      7.65%     70.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1771393      2.07%     72.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2279615      2.66%     75.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1650974      1.93%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          925482      1.08%     78.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18724315     21.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85594910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.350422                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.943712                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32642310                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7054487                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36468176                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       247091                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9182844                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5310502                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42582                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206163495                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        82774                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9182844                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35029768                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1510504                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2012955                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34270982                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3587855                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198908406                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        32381                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1489565                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1112416                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2165                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278479988                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928611342                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928611342                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107784397                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41065                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23305                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9828324                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18541518                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9453631                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       147848                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2896177                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188082898                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39659                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149418004                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       295009                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64968120                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198445494                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6591                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85594910                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.745641                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.886242                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30220106     35.31%     35.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18323692     21.41%     56.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11878380     13.88%     70.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8852251     10.34%     80.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7640391      8.93%     89.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3941159      4.60%     94.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3382491      3.95%     98.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633026      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       723414      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85594910                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874127     71.10%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            11      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177419     14.43%     85.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177895     14.47%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124485778     83.31%     83.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2126469      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14833500      9.93%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7955723      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149418004                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.684268                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1229452                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008228                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385955376                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253091315                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145607030                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150647456                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       560509                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7307547                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2934                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          641                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2427855                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9182844                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         646684                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        82784                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188122557                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       409877                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18541518                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9453631                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23125                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         74110                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          641                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1268361                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1191672                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2460033                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147038293                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13918285                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2379708                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21660550                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20743533                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7742265                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.657443                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145703568                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145607030                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94883779                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267896462                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.641310                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354181                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809437                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65314134                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2124984                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76412066                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.607200                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.135295                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30180375     39.50%     39.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20962981     27.43%     66.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8534845     11.17%     78.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4794084      6.27%     84.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3913561      5.12%     89.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1585217      2.07%     91.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1882822      2.46%     94.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       948195      1.24%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3609986      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76412066                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809437                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655598                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3609986                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260925651                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385435821                       # The number of ROB writes
system.switch_cpus0.timesIdled                  45279                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3119023                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809437                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.887139                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.887139                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.127219                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.127219                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661479845                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201238157                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190235208                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                88713933                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31942869                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25998330                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2132406                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13619310                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12591121                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3289558                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94267                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     35308112                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             174467969                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31942869                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15880679                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36661351                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10946946                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5901916                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17259668                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       857052                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     86649270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.479954                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49987919     57.69%     57.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1978322      2.28%     59.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2581441      2.98%     62.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3881370      4.48%     67.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3773197      4.35%     71.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2868618      3.31%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1705153      1.97%     77.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2551946      2.95%     80.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17321304     19.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     86649270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360066                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.966635                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        36473761                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5780415                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35340803                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       276678                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8777611                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5407309                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          291                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     208731600                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1328                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8777611                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        38407698                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1057509                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1907580                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33638113                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2860752                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     202657310                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          915                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1237101                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       897116                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           29                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    282380240                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    943829082                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    943829082                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175637932                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106742287                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42994                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        24338                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8082669                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18785143                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9954574                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       193498                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3237983                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         188369398                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40907                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151751806                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       283231                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     61221694                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    186192151                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6615                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     86649270                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.751334                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897065                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30295012     34.96%     34.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18986490     21.91%     56.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12248437     14.14%     71.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8360378      9.65%     80.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7823174      9.03%     89.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4175133      4.82%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3072789      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       920643      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       767214      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     86649270                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         745776     69.14%     69.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             7      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        153671     14.25%     83.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       179121     16.61%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126271273     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2144111      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17146      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14981913      9.87%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8337363      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151751806                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.710575                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1078575                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007107                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    391514687                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    249632847                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147496502                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152830381                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       516048                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7194489                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2282                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          889                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2525303                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          503                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8777611                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         624626                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       100644                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    188410310                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1288973                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18785143                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9954574                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23761                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         76358                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          889                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1306850                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1200912                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2507762                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148851174                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14104560                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2900631                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22256939                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20848992                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8152379                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.677878                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147535641                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147496502                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94772906                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        266138067                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.662608                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356104                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102863505                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126423744                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     61986885                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34292                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2167753                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77871659                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.623489                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.151034                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     30186342     38.76%     38.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22297323     28.63%     67.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8215473     10.55%     77.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4704106      6.04%     83.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3925372      5.04%     89.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1932925      2.48%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1920642      2.47%     93.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       822616      1.06%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3866860      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77871659                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102863505                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126423744                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19019919                       # Number of memory references committed
system.switch_cpus1.commit.loads             11590648                       # Number of loads committed
system.switch_cpus1.commit.membars              17146                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18132075                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113953941                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2579585                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3866860                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           262415428                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          385603361                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32920                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2064663                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102863505                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126423744                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102863505                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.862443                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.862443                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.159497                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.159497                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       669856646                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203718005                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      192790444                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34292                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                88713933                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31585653                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     27619917                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2000293                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     15794475                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        15194426                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2268977                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        62821                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     37254164                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             175763655                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31585653                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     17463403                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36180283                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9816101                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4441542                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         18363533                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       792232                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     85680420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.361014                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.169695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        49500137     57.77%     57.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1791678      2.09%     59.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3279834      3.83%     63.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3075520      3.59%     67.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         5067703      5.91%     73.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5280177      6.16%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1250205      1.46%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          939474      1.10%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15495692     18.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     85680420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356039                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.981241                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        38427313                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4299624                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35014903                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       139873                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7798703                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3431323                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5738                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     196614396                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1363                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7798703                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        40037208                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1607375                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       476781                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33529686                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2230663                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     191451265                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           34                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        763413                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       899351                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    254162613                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    871383812                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    871383812                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    165455623                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        88706953                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        22507                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        11020                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5973028                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     29486041                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6398196                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       106071                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1943454                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         181186008                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        22024                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        152987056                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       204138                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     54279634                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    148979240                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     85680420                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.785554                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.841565                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29741468     34.71%     34.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16017388     18.69%     53.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13818786     16.13%     69.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8531171      9.96%     79.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8952617     10.45%     89.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5252722      6.13%     96.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2325167      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       615305      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       425796      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85680420                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         599845     66.17%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        193957     21.40%     87.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       112686     12.43%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119962031     78.41%     78.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1203711      0.79%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        11006      0.01%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     26365810     17.23%     96.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5444498      3.56%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     152987056                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.724499                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             906488                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005925                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    392765152                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    235488138                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    148003309                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     153893544                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       373816                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      8405975                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          977                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          472                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1564685                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7798703                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         958034                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        64339                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    181208032                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       211656                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     29486041                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6398196                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        11020                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         33694                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          228                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          472                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1068092                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1175797                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2243889                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    150134629                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     25345267                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2852421                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            30654540                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22696561                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           5309273                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.692346                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             148168699                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            148003309                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         90915442                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        221756947                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.668321                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.409978                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    111185319                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126283472                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     54925259                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        22008                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2005599                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     77881717                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.621478                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.319860                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     35874525     46.06%     46.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16488268     21.17%     67.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9235599     11.86%     79.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3125346      4.01%     83.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2989094      3.84%     86.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1238917      1.59%     88.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3335909      4.28%     92.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       970919      1.25%     94.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4623140      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     77881717                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    111185319                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126283472                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              25913577                       # Number of memory references committed
system.switch_cpus2.commit.loads             21080066                       # Number of loads committed
system.switch_cpus2.commit.membars              11004                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19777509                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        110232613                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1705426                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4623140                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           254467308                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          370222693                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32648                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3033513                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          111185319                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126283472                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    111185319                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.797893                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.797893                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.253302                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.253302                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       694571657                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      193944364                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      202739009                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         22008                       # number of misc regfile writes
system.l20.replacements                         18838                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          727299                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29078                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.012002                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          245.500446                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.335960                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3669.025411                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6316.138183                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023975                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000912                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.358303                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.616810                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        53909                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  53909                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19884                       # number of Writeback hits
system.l20.Writeback_hits::total                19884                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        53909                       # number of demand (read+write) hits
system.l20.demand_hits::total                   53909                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        53909                       # number of overall hits
system.l20.overall_hits::total                  53909                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18823                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18837                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18823                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18837                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18823                       # number of overall misses
system.l20.overall_misses::total                18837                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1429717                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2527077213                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2528506930                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1429717                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2527077213                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2528506930                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1429717                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2527077213                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2528506930                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72732                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72746                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19884                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19884                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72732                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72746                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72732                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72746                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.258799                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.258942                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.258799                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.258942                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.258799                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.258942                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 102122.642857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 134254.752856                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 134230.871689                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 102122.642857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 134254.752856                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 134230.871689                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 102122.642857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 134254.752856                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 134230.871689                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3527                       # number of writebacks
system.l20.writebacks::total                     3527                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18823                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18837                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18823                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18837                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18823                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18837                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1299059                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2349737542                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2351036601                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1299059                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2349737542                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2351036601                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1299059                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2349737542                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2351036601                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.258799                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.258942                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.258799                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.258942                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.258799                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.258942                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92789.928571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 124833.317856                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 124809.502628                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 92789.928571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 124833.317856                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 124809.502628                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 92789.928571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 124833.317856                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 124809.502628                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          9119                       # number of replacements
system.l21.tagsinuse                     10239.976439                       # Cycle average of tags in use
system.l21.total_refs                          555258                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19359                       # Sample count of references to valid blocks.
system.l21.avg_refs                         28.682163                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          561.398648                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.252035                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3868.878528                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5802.447228                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.054824                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000708                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.377820                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.566645                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        44673                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  44673                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           26107                       # number of Writeback hits
system.l21.Writeback_hits::total                26107                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        44673                       # number of demand (read+write) hits
system.l21.demand_hits::total                   44673                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        44673                       # number of overall hits
system.l21.overall_hits::total                  44673                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         9100                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 9113                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            6                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  6                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         9106                       # number of demand (read+write) misses
system.l21.demand_misses::total                  9119                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         9106                       # number of overall misses
system.l21.overall_misses::total                 9119                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1657856                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1122229625                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1123887481                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       813723                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       813723                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1657856                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1123043348                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1124701204                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1657856                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1123043348                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1124701204                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53773                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53786                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        26107                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            26107                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            6                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53779                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53792                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53779                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53792                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.169230                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.169431                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.169323                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.169523                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.169323                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.169523                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 127527.384615                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 123321.936813                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 123327.936025                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 135620.500000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 135620.500000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 127527.384615                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 123330.040413                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 123336.024125                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 127527.384615                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 123330.040413                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 123336.024125                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                6095                       # number of writebacks
system.l21.writebacks::total                     6095                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         9100                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            9113                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            6                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             6                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         9106                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             9119                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         9106                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            9119                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1536038                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1036482696                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1038018734                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       755844                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       755844                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1536038                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1037238540                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1038774578                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1536038                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1037238540                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1038774578                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.169230                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.169431                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.169323                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.169523                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.169323                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.169523                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 118156.769231                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 113899.197363                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 113905.270932                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       125974                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       125974                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 118156.769231                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 113907.153525                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 113913.211756                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 118156.769231                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 113907.153525                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 113913.211756                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         14734                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          205346                       # Total number of references to valid blocks.
system.l22.sampled_refs                         27022                       # Sample count of references to valid blocks.
system.l22.avg_refs                          7.599215                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          414.443629                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.102777                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6135.541052                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5729.912541                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.033728                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000659                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.499312                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.466301                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        40372                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  40372                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11350                       # number of Writeback hits
system.l22.Writeback_hits::total                11350                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        40372                       # number of demand (read+write) hits
system.l22.demand_hits::total                   40372                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        40372                       # number of overall hits
system.l22.overall_hits::total                  40372                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        14719                       # number of ReadReq misses
system.l22.ReadReq_misses::total                14734                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        14719                       # number of demand (read+write) misses
system.l22.demand_misses::total                 14734                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        14719                       # number of overall misses
system.l22.overall_misses::total                14734                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1699940                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1775335987                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1777035927                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1699940                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1775335987                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1777035927                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1699940                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1775335987                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1777035927                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        55091                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              55106                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11350                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11350                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        55091                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               55106                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        55091                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              55106                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.267176                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.267376                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.267176                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.267376                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.267176                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.267376                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 113329.333333                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 120615.258306                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 120607.840844                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 113329.333333                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 120615.258306                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 120607.840844                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 113329.333333                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 120615.258306                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 120607.840844                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2349                       # number of writebacks
system.l22.writebacks::total                     2349                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        14719                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           14734                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        14719                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            14734                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        14719                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           14734                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1559186                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1636585304                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1638144490                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1559186                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1636585304                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1638144490                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1559186                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1636585304                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1638144490                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.267176                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.267376                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.267176                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.267376                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.267176                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.267376                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 103945.733333                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 111188.620423                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 111181.246776                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 103945.733333                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 111188.620423                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 111181.246776                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 103945.733333                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 111188.620423                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 111181.246776                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995432                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015288685                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042834.376258                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995432                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796467                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15281068                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15281068                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15281068                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15281068                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15281068                       # number of overall hits
system.cpu0.icache.overall_hits::total       15281068                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1733363                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1733363                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1733363                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1733363                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1733363                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1733363                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15281085                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15281085                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15281085                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15281085                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15281085                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15281085                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 101962.529412                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 101962.529412                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 101962.529412                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 101962.529412                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 101962.529412                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 101962.529412                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1468387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1468387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1468387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1468387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1468387                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1468387                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 104884.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 104884.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72732                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180561735                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72988                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2473.855086                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.516172                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.483828                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900454                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099546                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10569279                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10569279                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22733                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22733                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17561984                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17561984                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17561984                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17561984                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       158659                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       158659                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       158659                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        158659                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       158659                       # number of overall misses
system.cpu0.dcache.overall_misses::total       158659                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   9037392532                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9037392532                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9037392532                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9037392532                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9037392532                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9037392532                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10727938                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10727938                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17720643                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17720643                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17720643                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17720643                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014789                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014789                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008953                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008953                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008953                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008953                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 56961.108617                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56961.108617                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 56961.108617                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56961.108617                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 56961.108617                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56961.108617                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19884                       # number of writebacks
system.cpu0.dcache.writebacks::total            19884                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        85927                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        85927                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        85927                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        85927                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        85927                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        85927                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72732                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72732                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72732                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72732                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72732                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72732                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2957482348                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2957482348                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2957482348                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2957482348                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2957482348                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2957482348                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006780                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006780                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004104                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004104                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004104                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004104                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40662.739207                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40662.739207                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 40662.739207                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40662.739207                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 40662.739207                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40662.739207                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996571                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015413927                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2047205.497984                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996571                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17259651                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17259651                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17259651                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17259651                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17259651                       # number of overall hits
system.cpu1.icache.overall_hits::total       17259651                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2283397                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2283397                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2283397                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2283397                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2283397                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2283397                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17259668                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17259668                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17259668                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17259668                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17259668                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17259668                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 134317.470588                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 134317.470588                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 134317.470588                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 134317.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 134317.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 134317.470588                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1671157                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1671157                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1671157                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1671157                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1671157                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1671157                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 128550.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 128550.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 128550.538462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 128550.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 128550.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 128550.538462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53779                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               173840732                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54035                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3217.187601                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.211227                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.788773                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910981                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089019                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10729744                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10729744                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7389108                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7389108                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18132                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18132                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17146                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17146                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18118852                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18118852                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18118852                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18118852                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       136044                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       136044                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         4834                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4834                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       140878                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        140878                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       140878                       # number of overall misses
system.cpu1.dcache.overall_misses::total       140878                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6650392425                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6650392425                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    519403397                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    519403397                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7169795822                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7169795822                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7169795822                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7169795822                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10865788                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10865788                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7393942                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7393942                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18132                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18132                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17146                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17146                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18259730                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18259730                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18259730                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18259730                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012520                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012520                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000654                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000654                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007715                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007715                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007715                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007715                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 48884.128848                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 48884.128848                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 107447.951386                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 107447.951386                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 50893.651401                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 50893.651401                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 50893.651401                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 50893.651401                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2258540                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             26                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 86866.923077                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        26107                       # number of writebacks
system.cpu1.dcache.writebacks::total            26107                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        82271                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        82271                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         4828                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         4828                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        87099                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        87099                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        87099                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        87099                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53773                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53773                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53779                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53779                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53779                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53779                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1497421327                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1497421327                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       819723                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       819723                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1498241050                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1498241050                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1498241050                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1498241050                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002945                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002945                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002945                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002945                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 27847.085470                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27847.085470                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 136620.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 136620.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 27859.221071                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27859.221071                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 27859.221071                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27859.221071                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               541.975393                       # Cycle average of tags in use
system.cpu2.icache.total_refs               924348180                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1705439.446494                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.975393                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.023999                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.868550                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     18363517                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       18363517                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     18363517                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        18363517                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     18363517                       # number of overall hits
system.cpu2.icache.overall_hits::total       18363517                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1888620                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1888620                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1888620                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1888620                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1888620                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1888620                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     18363533                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     18363533                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     18363533                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     18363533                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     18363533                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     18363533                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 118038.750000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 118038.750000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 118038.750000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 118038.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 118038.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 118038.750000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1727974                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1727974                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1727974                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1727974                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1727974                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1727974                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 115198.266667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 115198.266667                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 115198.266667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 115198.266667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 115198.266667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 115198.266667                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 55091                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               231770157                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 55347                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4187.583013                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   214.450510                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    41.549490                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.837697                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.162303                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     23019676                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       23019676                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4811480                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4811480                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        11024                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        11024                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        11004                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        11004                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     27831156                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        27831156                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     27831156                       # number of overall hits
system.cpu2.dcache.overall_hits::total       27831156                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       172500                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       172500                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       172500                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        172500                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       172500                       # number of overall misses
system.cpu2.dcache.overall_misses::total       172500                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  12609814500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12609814500                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12609814500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12609814500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12609814500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12609814500                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     23192176                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     23192176                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4811480                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4811480                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        11024                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        11024                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        11004                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        11004                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     28003656                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     28003656                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     28003656                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     28003656                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007438                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007438                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006160                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006160                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006160                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006160                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 73100.373913                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 73100.373913                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 73100.373913                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 73100.373913                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 73100.373913                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 73100.373913                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11350                       # number of writebacks
system.cpu2.dcache.writebacks::total            11350                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       117409                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       117409                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       117409                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       117409                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       117409                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       117409                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        55091                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        55091                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        55091                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        55091                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        55091                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        55091                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2068079271                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2068079271                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2068079271                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2068079271                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2068079271                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2068079271                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002375                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002375                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001967                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001967                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001967                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001967                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 37539.330762                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 37539.330762                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 37539.330762                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 37539.330762                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 37539.330762                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 37539.330762                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
