{
  "Top": "predictive_controller",
  "RtlTop": "predictive_controller",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e"
  },
  "HlsSolution": {
    "DirectiveTcl": [
      "set_directive_pipeline guess_edu ",
      "set_directive_pipeline guess_babay ",
      "set_directive_pipeline sph_dec\/sphdec ",
      "set_directive_array_partition sph_dec ",
      "set_directive_array_partition sph_dec ",
      "set_directive_array_partition sph_dec ",
      "set_directive_array_partition predictive_controller ",
      "set_directive_array_partition predictive_controller ",
      "set_directive_array_partition predictive_controller ",
      "set_directive_array_partition predictive_controller ",
      "set_directive_array_partition predictive_controller ",
      "set_directive_array_partition predictive_controller ",
      "set_directive_array_partition predictive_controller "
    ],
    "DirectiveInfo": [
      "pipeline guess_edu {} {}",
      "pipeline guess_babay {} {}",
      "pipeline sph_dec\/sphdec {} {}",
      "array_partition sph_dec {{partition positionBooleanCmd} {variable positionBooleanTextRequireddist_array} {complete positionBoolean0type} {dim 1}} {}",
      "array_partition sph_dec {{partition positionBooleanCmd} {variable positionBooleanTextRequiredswitch_point} {complete positionBoolean0type} {dim 1}} {}",
      "array_partition sph_dec {{partition positionBooleanCmd} {variable positionBooleanTextRequiredU} {complete positionBoolean0type} {dim 1}} {}",
      "array_partition predictive_controller {{partition positionBooleanCmd} {variable positionBooleanTextRequiredR_Hat_a} {complete positionBoolean0type} {dim 1}} {}",
      "array_partition predictive_controller {{partition positionBooleanCmd} {variable positionBooleanTextRequiredV_Mul_H_Inv_a} {complete positionBoolean0type} {dim 1}} {}",
      "array_partition predictive_controller {{partition positionBooleanCmd} {variable positionBooleanTextRequiredV_Gen_a} {complete positionBoolean0type} {dim 1}} {}",
      "array_partition predictive_controller {{partition positionBooleanCmd} {variable positionBooleanTextRequiredV_Gen_a_cpy} {complete positionBoolean0type} {dim 1}} {}",
      "array_partition predictive_controller {{partition positionBooleanCmd} {variable positionBooleanTextRequiredH_Hat_Inv_a} {complete positionBoolean0type} {dim 1}} {}",
      "array_partition predictive_controller {{partition positionBooleanCmd} {variable positionBooleanTextRequiredY_Hat_a} {complete positionBoolean0type} {dim 1}} {}",
      "array_partition predictive_controller {{partition positionBooleanCmd} {variable positionBooleanTextRequiredU_unc_kk} {complete positionBoolean0type} {dim 1}} {}"
    ]
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "3399",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "predictive_controller",
    "Version": "1.0",
    "DisplayName": "Predictive_controller",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/..\/unconstrained.cpp",
      "..\/..\/sph_dec.cpp",
      "..\/..\/pred_controller.cpp",
      "..\/..\/guess_edu.cpp",
      "..\/..\/guess_babay.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/guess_babay.vhd",
      "impl\/vhdl\/guess_edu.vhd",
      "impl\/vhdl\/predictive_controbkb.vhd",
      "impl\/vhdl\/predictive_controcud.vhd",
      "impl\/vhdl\/predictive_controdEe.vhd",
      "impl\/vhdl\/predictive_controeOg.vhd",
      "impl\/vhdl\/predictive_controfYi.vhd",
      "impl\/vhdl\/predictive_controg8j.vhd",
      "impl\/vhdl\/predictive_controhbi.vhd",
      "impl\/vhdl\/predictive_controibs.vhd",
      "impl\/vhdl\/predictive_controjbC.vhd",
      "impl\/vhdl\/predictive_controkbM.vhd",
      "impl\/vhdl\/predictive_controlbW.vhd",
      "impl\/vhdl\/predictive_controller_crtl_bus_s_axi.vhd",
      "impl\/vhdl\/predictive_controller_data_m_axi.vhd",
      "impl\/vhdl\/predictive_contromb6.vhd",
      "impl\/vhdl\/predictive_controncg.vhd",
      "impl\/vhdl\/predictive_controocq.vhd",
      "impl\/vhdl\/predictive_contropcA.vhd",
      "impl\/vhdl\/predictive_controqcK.vhd",
      "impl\/vhdl\/predictive_controsc4.vhd",
      "impl\/vhdl\/sph_dec.vhd",
      "impl\/vhdl\/unconstrained.vhd",
      "impl\/vhdl\/predictive_controller.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/guess_babay.v",
      "impl\/verilog\/guess_edu.v",
      "impl\/verilog\/predictive_controbkb.v",
      "impl\/verilog\/predictive_controcud.v",
      "impl\/verilog\/predictive_controdEe.v",
      "impl\/verilog\/predictive_controeOg.v",
      "impl\/verilog\/predictive_controfYi.v",
      "impl\/verilog\/predictive_controg8j.v",
      "impl\/verilog\/predictive_controhbi.v",
      "impl\/verilog\/predictive_controibs.v",
      "impl\/verilog\/predictive_controjbC.v",
      "impl\/verilog\/predictive_controkbM.v",
      "impl\/verilog\/predictive_controlbW.v",
      "impl\/verilog\/predictive_controller_crtl_bus_s_axi.v",
      "impl\/verilog\/predictive_controller_data_m_axi.v",
      "impl\/verilog\/predictive_contromb6.v",
      "impl\/verilog\/predictive_controncg.v",
      "impl\/verilog\/predictive_controocq.v",
      "impl\/verilog\/predictive_contropcA.v",
      "impl\/verilog\/predictive_controqcK.v",
      "impl\/verilog\/predictive_controsc4.v",
      "impl\/verilog\/sph_dec.v",
      "impl\/verilog\/unconstrained.v",
      "impl\/verilog\/predictive_controller.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/predictive_controller_v1_0\/data\/predictive_controller.mdd",
      "impl\/misc\/drivers\/predictive_controller_v1_0\/data\/predictive_controller.tcl",
      "impl\/misc\/drivers\/predictive_controller_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/predictive_controller_v1_0\/src\/xpredictive_controller.c",
      "impl\/misc\/drivers\/predictive_controller_v1_0\/src\/xpredictive_controller.h",
      "impl\/misc\/drivers\/predictive_controller_v1_0\/src\/xpredictive_controller_hw.h",
      "impl\/misc\/drivers\/predictive_controller_v1_0\/src\/xpredictive_controller_linux.c",
      "impl\/misc\/drivers\/predictive_controller_v1_0\/src\/xpredictive_controller_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/predictive_controller_ap_dadd_3_full_dsp_64_ip.tcl",
      "impl\/misc\/predictive_controller_ap_dcmp_0_no_dsp_64_ip.tcl",
      "impl\/misc\/predictive_controller_ap_dmul_3_max_dsp_64_ip.tcl",
      "impl\/misc\/predictive_controller_ap_dsub_3_full_dsp_64_ip.tcl",
      "impl\/misc\/predictive_controller_ap_fadd_2_full_dsp_32_ip.tcl",
      "impl\/misc\/predictive_controller_ap_faddfsub_2_full_dsp_32_ip.tcl",
      "impl\/misc\/predictive_controller_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/predictive_controller_ap_fmul_0_max_dsp_32_ip.tcl",
      "impl\/misc\/predictive_controller_ap_fpext_0_no_dsp_32_ip.tcl",
      "impl\/misc\/predictive_controller_ap_fptrunc_0_no_dsp_64_ip.tcl",
      "impl\/misc\/predictive_controller_ap_fsub_2_full_dsp_32_ip.tcl",
      "impl\/misc\/predictive_controller_ap_sitofp_1_no_dsp_32_ip.tcl"
    ],
    "DesignXml": "F:\/Thesis_FPGA\/Vivado_WorkSpace\/pred_ctrl_sep_array_sep_burst_V02\/pred_ctrl_sep_array_sep_burst_V02\/pipe_line\/.autopilot\/db\/predictive_controller.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "predictive_controller_ap_dadd_3_full_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name predictive_controller_ap_dadd_3_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "predictive_controller_ap_dcmp_0_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name predictive_controller_ap_dcmp_0_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "predictive_controller_ap_dmul_3_max_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name predictive_controller_ap_dmul_3_max_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "predictive_controller_ap_dsub_3_full_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name predictive_controller_ap_dsub_3_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "predictive_controller_ap_fadd_2_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name predictive_controller_ap_fadd_2_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "predictive_controller_ap_faddfsub_2_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name predictive_controller_ap_faddfsub_2_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "predictive_controller_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name predictive_controller_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "predictive_controller_ap_fmul_0_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name predictive_controller_ap_fmul_0_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "predictive_controller_ap_fpext_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name predictive_controller_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "predictive_controller_ap_fptrunc_0_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name predictive_controller_ap_fptrunc_0_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "predictive_controller_ap_fsub_2_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name predictive_controller_ap_fsub_2_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "predictive_controller_ap_sitofp_1_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name predictive_controller_ap_sitofp_1_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_crtl_bus m_axi_data",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "m_axi_data": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_data",
      "data_width": "32",
      "param_prefix": "C_M_AXI_DATA",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "offset_slave_name": "s_axi_crtl_bus",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "s_axi_crtl_bus": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_crtl_bus",
      "param_prefix": "C_S_AXI_CRTL_BUS",
      "addr_bits": "7",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "X_KK_src",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of X_KK_src",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "X_KK_src",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of X_KK_src"
            }]
        },
        {
          "offset": "0x18",
          "name": "Y_REF_KK_src",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Y_REF_KK_src",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Y_REF_KK_src",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of Y_REF_KK_src"
            }]
        },
        {
          "offset": "0x20",
          "name": "U_KK_src",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of U_KK_src",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "U_KK_src",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of U_KK_src"
            }]
        },
        {
          "offset": "0x28",
          "name": "Y_HAT_src",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Y_HAT_src",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Y_HAT_src",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of Y_HAT_src"
            }]
        },
        {
          "offset": "0x30",
          "name": "R_HAT_src",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of R_HAT_src",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "R_HAT_src",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of R_HAT_src"
            }]
        },
        {
          "offset": "0x38",
          "name": "V_MUL_H_INV_src",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of V_MUL_H_INV_src",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "V_MUL_H_INV_src",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of V_MUL_H_INV_src"
            }]
        },
        {
          "offset": "0x40",
          "name": "V_GEN_src",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of V_GEN_src",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "V_GEN_src",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of V_GEN_src"
            }]
        },
        {
          "offset": "0x48",
          "name": "H_HAT_INV_src",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of H_HAT_INV_src",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "H_HAT_INV_src",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of H_HAT_INV_src"
            }]
        },
        {
          "offset": "0x50",
          "name": "out_r",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of out_r",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of out_r"
            }]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "7",
        "AWADDR": "7",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_crtl_bus_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_crtl_bus_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_crtl_bus_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_crtl_bus_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_crtl_bus_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_crtl_bus_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_crtl_bus_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_crtl_bus_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_crtl_bus_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_crtl_bus_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_crtl_bus_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_crtl_bus_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_crtl_bus_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_crtl_bus_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_crtl_bus_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_crtl_bus_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_crtl_bus_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_data_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_data_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_data_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_data_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_data_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_data_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_data_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_data_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_data_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_data_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_data_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_data_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_data_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_data_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_data_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_data_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_data_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_data_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_data_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_data_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "X_KK_src": {
      "interfaceRef": "s_axi_crtl_bus",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "crtl_bus",
      "aximmInterfaceRef": "m_axi_data",
      "dataWidth": "32"
    },
    "Y_REF_KK_src": {
      "interfaceRef": "s_axi_crtl_bus",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "crtl_bus",
      "aximmInterfaceRef": "m_axi_data",
      "dataWidth": "32"
    },
    "U_KK_src": {
      "interfaceRef": "s_axi_crtl_bus",
      "dir": "in",
      "offset": "32",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "crtl_bus",
      "aximmInterfaceRef": "m_axi_data",
      "dataWidth": "32"
    },
    "Y_HAT_src": {
      "interfaceRef": "s_axi_crtl_bus",
      "dir": "in",
      "offset": "40",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "crtl_bus",
      "aximmInterfaceRef": "m_axi_data",
      "dataWidth": "32"
    },
    "R_HAT_src": {
      "interfaceRef": "s_axi_crtl_bus",
      "dir": "in",
      "offset": "48",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "crtl_bus",
      "aximmInterfaceRef": "m_axi_data",
      "dataWidth": "32"
    },
    "V_MUL_H_INV_src": {
      "interfaceRef": "s_axi_crtl_bus",
      "dir": "in",
      "offset": "56",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "crtl_bus",
      "aximmInterfaceRef": "m_axi_data",
      "dataWidth": "32"
    },
    "V_GEN_src": {
      "interfaceRef": "s_axi_crtl_bus",
      "dir": "in",
      "offset": "64",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "crtl_bus",
      "aximmInterfaceRef": "m_axi_data",
      "dataWidth": "32"
    },
    "H_HAT_INV_src": {
      "interfaceRef": "s_axi_crtl_bus",
      "dir": "in",
      "offset": "72",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "crtl_bus",
      "aximmInterfaceRef": "m_axi_data",
      "dataWidth": "32"
    },
    "out_r": {
      "interfaceRef": "s_axi_crtl_bus",
      "dir": "in",
      "offset": "80",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "crtl_bus",
      "aximmInterfaceRef": "m_axi_data",
      "dataWidth": "32"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_crtl_bus",
      "dir": "in",
      "offset": "0"
    },
    "data": {
      "interfaceRef": "m_axi_data",
      "dir": "inout"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "predictive_controller",
      "Instances": [
        {
          "ModuleName": "guess_babay",
          "InstanceName": "grp_guess_babay_fu_4259"
        },
        {
          "ModuleName": "unconstrained",
          "InstanceName": "grp_unconstrained_fu_4509"
        },
        {
          "ModuleName": "sph_dec",
          "InstanceName": "grp_sph_dec_fu_4791"
        },
        {
          "ModuleName": "guess_edu",
          "InstanceName": "grp_guess_edu_fu_4953"
        }
      ]
    },
    "Metrics": {
      "unconstrained": {
        "Latency": {
          "LatencyBest": "93",
          "LatencyAvg": "93",
          "LatencyWorst": "93",
          "PipelineII": "4",
          "PipelineDepth": "94",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.682"
        },
        "Area": {
          "BRAM_18K": "6",
          "DSP48E": "382",
          "FF": "97262",
          "LUT": "55416",
          "URAM": "0"
        }
      },
      "guess_edu": {
        "Latency": {
          "LatencyBest": "78",
          "LatencyAvg": "78",
          "LatencyWorst": "78",
          "PipelineII": "6",
          "PipelineDepth": "79",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.858"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "79",
          "FF": "18919",
          "LUT": "9840",
          "URAM": "0"
        }
      },
      "guess_babay": {
        "Latency": {
          "LatencyBest": "111",
          "LatencyAvg": "111",
          "LatencyWorst": "111",
          "PipelineII": "1",
          "PipelineDepth": "112",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.419"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "1194",
          "FF": "138850",
          "LUT": "108540",
          "URAM": "0"
        }
      },
      "sph_dec": {
        "Latency": {
          "LatencyBest": "2220",
          "LatencyAvg": "2220",
          "LatencyWorst": "2220",
          "PipelineII": "2220",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.700"
        },
        "Loops": [
          {
            "Name": "memset_dist_array",
            "TripCount": "12",
            "Latency": "11",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "init",
            "TripCount": "12",
            "Latency": "24",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "sphdec",
            "TripCount": "35",
            "Latency": "2181",
            "PipelineII": "62",
            "PipelineDepth": "74"
          }
        ],
        "Area": {
          "DSP48E": "10",
          "FF": "5750",
          "LUT": "20254",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "predictive_controller": {
        "Latency": {
          "LatencyBest": "3399",
          "LatencyAvg": "3399",
          "LatencyWorst": "3399",
          "PipelineII": "3400",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.858"
        },
        "Loops": [
          {
            "Name": "x_kk_cpy",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "y_ref_kk_cpy",
            "TripCount": "8",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "u_kk_cpy",
            "TripCount": "12",
            "Latency": "13",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "y_hat_cpy",
            "TripCount": "96",
            "Latency": "96",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "r_hat_cpy",
            "TripCount": "32",
            "Latency": "32",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VHinv_cpy",
            "TripCount": "144",
            "Latency": "144",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "Vgen_cpy",
            "TripCount": "144",
            "Latency": "144",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "Hhat_inv_cpy",
            "TripCount": "144",
            "Latency": "144",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "U_Unc_kk_copy",
            "TripCount": "12",
            "Latency": "12",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "V_gen_copy",
            "TripCount": "144",
            "Latency": "288",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "memcpy.out.U_opt.gep",
            "TripCount": "12",
            "Latency": "13",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "8",
          "DSP48E": "1665",
          "FF": "289060",
          "LUT": "199287",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "predictive_controller",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-06-20 18:55:23 +0200",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
