// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        prediction_address0,
        prediction_ce0,
        prediction_we0,
        prediction_d0,
        flat_array_address0,
        flat_array_ce0,
        flat_array_q0
);

parameter    ap_ST_fsm_state1 = 24'd1;
parameter    ap_ST_fsm_state2 = 24'd2;
parameter    ap_ST_fsm_state3 = 24'd4;
parameter    ap_ST_fsm_state4 = 24'd8;
parameter    ap_ST_fsm_state5 = 24'd16;
parameter    ap_ST_fsm_state6 = 24'd32;
parameter    ap_ST_fsm_state7 = 24'd64;
parameter    ap_ST_fsm_state8 = 24'd128;
parameter    ap_ST_fsm_state9 = 24'd256;
parameter    ap_ST_fsm_state10 = 24'd512;
parameter    ap_ST_fsm_state11 = 24'd1024;
parameter    ap_ST_fsm_state12 = 24'd2048;
parameter    ap_ST_fsm_state13 = 24'd4096;
parameter    ap_ST_fsm_state14 = 24'd8192;
parameter    ap_ST_fsm_state15 = 24'd16384;
parameter    ap_ST_fsm_state16 = 24'd32768;
parameter    ap_ST_fsm_state17 = 24'd65536;
parameter    ap_ST_fsm_state18 = 24'd131072;
parameter    ap_ST_fsm_state19 = 24'd262144;
parameter    ap_ST_fsm_state20 = 24'd524288;
parameter    ap_ST_fsm_state21 = 24'd1048576;
parameter    ap_ST_fsm_state22 = 24'd2097152;
parameter    ap_ST_fsm_state23 = 24'd4194304;
parameter    ap_ST_fsm_state24 = 24'd8388608;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] prediction_address0;
output   prediction_ce0;
output   prediction_we0;
output  [31:0] prediction_d0;
output  [10:0] flat_array_address0;
output   flat_array_ce0;
input  [31:0] flat_array_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg prediction_ce0;
reg prediction_we0;
reg flat_array_ce0;

(* fsm_encoding = "none" *) reg   [23:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [13:0] dense_weights_address0;
reg    dense_weights_ce0;
wire   [31:0] dense_weights_q0;
wire   [31:0] dense_array_q0;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state15;
wire   [31:0] grp_fu_211_p2;
reg   [31:0] reg_222;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state18;
wire   [3:0] d_fu_234_p2;
reg   [3:0] d_reg_342;
wire    ap_CS_fsm_state2;
wire   [63:0] zext_ln35_fu_240_p1;
reg   [63:0] zext_ln35_reg_347;
wire   [0:0] icmp_ln29_fu_228_p2;
wire   [14:0] zext_ln33_fu_244_p1;
reg   [14:0] zext_ln33_reg_352;
wire   [10:0] f_fu_254_p2;
reg   [10:0] f_reg_360;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln33_fu_248_p2;
wire    ap_CS_fsm_state4;
wire   [31:0] grp_fu_198_p2;
wire    ap_CS_fsm_state5;
wire   [31:0] grp_fu_192_p2;
wire    ap_CS_fsm_state6;
wire   [3:0] i_fu_311_p2;
reg   [3:0] i_reg_398;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln10_fu_305_p2;
wire    ap_CS_fsm_state13;
wire   [3:0] j_fu_328_p2;
reg   [3:0] j_reg_416;
wire    ap_CS_fsm_state14;
wire   [63:0] zext_ln18_fu_334_p1;
reg   [63:0] zext_ln18_reg_421;
wire   [0:0] icmp_ln16_fu_322_p2;
reg   [3:0] dense_array_address0;
reg    dense_array_ce0;
reg    dense_array_we0;
reg   [3:0] d_0_reg_123;
reg   [31:0] w_sum_0_reg_134;
reg   [10:0] f_0_reg_147;
reg   [31:0] sum_0_i_reg_158;
reg   [3:0] i_0_i_reg_170;
reg   [3:0] j_0_i_reg_181;
wire    ap_CS_fsm_state24;
wire   [63:0] zext_ln35_8_fu_300_p1;
wire   [63:0] zext_ln35_3_fu_260_p1;
wire   [63:0] zext_ln12_fu_317_p1;
wire   [31:0] grp_fu_205_p2;
reg   [31:0] grp_fu_192_p0;
reg   [31:0] grp_fu_192_p1;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state19;
wire   [13:0] tmp_1_fu_265_p3;
wire   [11:0] tmp_2_fu_277_p3;
wire   [14:0] zext_ln35_7_fu_285_p1;
wire   [14:0] zext_ln35_6_fu_273_p1;
wire   [14:0] add_ln35_fu_289_p2;
wire   [14:0] add_ln35_4_fu_295_p2;
reg   [23:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 24'd1;
end

dense_dense_weights #(
    .DataWidth( 32 ),
    .AddressRange( 16000 ),
    .AddressWidth( 14 ))
dense_weights_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_weights_address0),
    .ce0(dense_weights_ce0),
    .q0(dense_weights_q0)
);

dense_dense_array #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
dense_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_array_address0),
    .ce0(dense_array_ce0),
    .we0(dense_array_we0),
    .d0(w_sum_0_reg_134),
    .q0(dense_array_q0)
);

cnn_fadd_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32ncud_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_192_p0),
    .din1(grp_fu_192_p1),
    .ce(1'b1),
    .dout(grp_fu_192_p2)
);

cnn_fmul_32ns_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ndEe_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dense_weights_q0),
    .din1(flat_array_q0),
    .ce(1'b1),
    .dout(grp_fu_198_p2)
);

cnn_fdiv_32ns_32ng8j #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fdiv_32ns_32ng8j_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_222),
    .din1(sum_0_i_reg_158),
    .ce(1'b1),
    .dout(grp_fu_205_p2)
);

cnn_fexp_32ns_32nhbi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fexp_32ns_32nhbi_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(dense_array_q0),
    .ce(1'b1),
    .dout(grp_fu_211_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln33_fu_248_p2 == 1'd1))) begin
        d_0_reg_123 <= d_reg_342;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        d_0_reg_123 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        f_0_reg_147 <= f_reg_360;
    end else if (((icmp_ln29_fu_228_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        f_0_reg_147 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln29_fu_228_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_0_i_reg_170 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        i_0_i_reg_170 <= i_reg_398;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln10_fu_305_p2 == 1'd1))) begin
        j_0_i_reg_181 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        j_0_i_reg_181 <= j_reg_416;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln29_fu_228_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        sum_0_i_reg_158 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        sum_0_i_reg_158 <= grp_fu_192_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        w_sum_0_reg_134 <= grp_fu_192_p2;
    end else if (((icmp_ln29_fu_228_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        w_sum_0_reg_134 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        d_reg_342 <= d_fu_234_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        f_reg_360 <= f_fu_254_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        i_reg_398 <= i_fu_311_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        j_reg_416 <= j_fu_328_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state11))) begin
        reg_222 <= grp_fu_211_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln16_fu_322_p2 == 1'd0))) begin
        zext_ln18_reg_421[3 : 0] <= zext_ln18_fu_334_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln29_fu_228_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        zext_ln33_reg_352[3 : 0] <= zext_ln33_fu_244_p1[3 : 0];
        zext_ln35_reg_347[3 : 0] <= zext_ln35_fu_240_p1[3 : 0];
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state14) & (icmp_ln16_fu_322_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln16_fu_322_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        dense_array_address0 = zext_ln18_fu_334_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dense_array_address0 = zext_ln12_fu_317_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        dense_array_address0 = zext_ln35_reg_347;
    end else begin
        dense_array_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state3))) begin
        dense_array_ce0 = 1'b1;
    end else begin
        dense_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln33_fu_248_p2 == 1'd1))) begin
        dense_array_we0 = 1'b1;
    end else begin
        dense_array_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        dense_weights_ce0 = 1'b1;
    end else begin
        dense_weights_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        flat_array_ce0 = 1'b1;
    end else begin
        flat_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_192_p0 = sum_0_i_reg_158;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_192_p0 = w_sum_0_reg_134;
    end else begin
        grp_fu_192_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_192_p1 = reg_222;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_192_p1 = grp_fu_198_p2;
    end else begin
        grp_fu_192_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        prediction_ce0 = 1'b1;
    end else begin
        prediction_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        prediction_we0 = 1'b1;
    end else begin
        prediction_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln29_fu_228_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln33_fu_248_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln10_fu_305_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln16_fu_322_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln35_4_fu_295_p2 = (add_ln35_fu_289_p2 + zext_ln33_reg_352);

assign add_ln35_fu_289_p2 = (zext_ln35_7_fu_285_p1 + zext_ln35_6_fu_273_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign d_fu_234_p2 = (d_0_reg_123 + 4'd1);

assign dense_weights_address0 = zext_ln35_8_fu_300_p1;

assign f_fu_254_p2 = (f_0_reg_147 + 11'd1);

assign flat_array_address0 = zext_ln35_3_fu_260_p1;

assign i_fu_311_p2 = (i_0_i_reg_170 + 4'd1);

assign icmp_ln10_fu_305_p2 = ((i_0_i_reg_170 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln16_fu_322_p2 = ((j_0_i_reg_181 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln29_fu_228_p2 = ((d_0_reg_123 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln33_fu_248_p2 = ((f_0_reg_147 == 11'd1600) ? 1'b1 : 1'b0);

assign j_fu_328_p2 = (j_0_i_reg_181 + 4'd1);

assign prediction_address0 = zext_ln18_reg_421;

assign prediction_d0 = grp_fu_205_p2;

assign tmp_1_fu_265_p3 = {{f_0_reg_147}, {3'd0}};

assign tmp_2_fu_277_p3 = {{f_0_reg_147}, {1'd0}};

assign zext_ln12_fu_317_p1 = i_0_i_reg_170;

assign zext_ln18_fu_334_p1 = j_0_i_reg_181;

assign zext_ln33_fu_244_p1 = d_0_reg_123;

assign zext_ln35_3_fu_260_p1 = f_0_reg_147;

assign zext_ln35_6_fu_273_p1 = tmp_1_fu_265_p3;

assign zext_ln35_7_fu_285_p1 = tmp_2_fu_277_p3;

assign zext_ln35_8_fu_300_p1 = add_ln35_4_fu_295_p2;

assign zext_ln35_fu_240_p1 = d_0_reg_123;

always @ (posedge ap_clk) begin
    zext_ln35_reg_347[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln33_reg_352[14:4] <= 11'b00000000000;
    zext_ln18_reg_421[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end

endmodule //dense
