<h1 align="center">ğŸ”³ RISC-V SoC Tapeout Program â€” Week 1ï¸âƒ£</h1>

<p align="center">
<img  alt="wwek1" src="https://github.com/user-attachments/assets/cb677106-251e-46a9-81f6-9c2e6d0f99c0" width="600" />
</p>


---

<div align="center">

# ğŸš€ Week 1 â€” RTL Design & Logic Synthesis

ğŸŒŸ This is **Week 1** of the **VSD RISC-V SoC Tapeout Program** â€”

I explored **Verilog RTL design**, learned about **simulation (Icarus + GTKWave)**,

understood **logic synthesis using Yosys**,

and studied the importance of **cell libraries, timing (.lib), and faster vs slower cells** in digital design.

</div>

---

## ğŸ¯ Week 1 Objectives

âœ”ï¸ Introduction to **Verilog RTL design** ğŸ“

âœ”ï¸ Hands-on with **Icarus Verilog & GTKWave** for simulation/debugging ğŸ“ğŸ“Š

âœ”ï¸ Explore **Yosys** for RTL â†’ Gate-level synthesis âš™ï¸

âœ”ï¸ Understand **cell libraries (.lib) and their role in timing closure** â±ï¸

âœ”ï¸ Learn about **Hierarchical vs Flat synthesis** ğŸ—ï¸

âœ”ï¸ Compare **Flop coding styles & optimizations** ğŸ”„

âœ”ï¸ Capture **combinational & sequential optimizations** ğŸ§©

---

## âœ… Tasks Completed

| ğŸ“ Task | ğŸ“Œ Description | ğŸ¯ Status |
| --- | --- | --- |
| 1 | Studied **Verilog RTL design fundamentals** | âœ… Done |
| 2 | Wrote and ran testbenches using **Icarus Verilog** | âœ… Done |
| 3 | Debugged waveforms using **GTKWave** | âœ… Done |
| 4 | Explored **Yosys** for logic synthesis | âœ… Done |
| 5 | Understood **cell libraries (.lib)** and timing concepts | âœ… Done |
| 6 | Analyzed **Hierarchical vs Flat synthesis** | âœ… Done |
| 7 | Learned different **Flop coding styles and optimizations** | âœ… Done |
| 8 | Explored **Combinational & Sequential Logic Optimizations** | âœ… Done |

---

## ğŸ“’ Key Learnings

### ğŸ“Œ Day 1 â€” Verilog RTL Design & Simulation

- **RTL Design** â†’ Circuits at register & logic level (synthesizable Verilog).
- **Icarus Verilog** â†’ For compiling + simulating designs.
- **GTKWave** â†’ To visualize & debug waveform outputs.

### ğŸ“Œ Day 2 â€” Logic Synthesis & Timing Libraries

- **Yosys** â†’ Converts RTL â†’ Gate-level netlist.
- **.lib Files** â†’ Contain timing, power, and area info of standard cells.
- **Hierarchical vs Flat Synthesis**:
    - Hierarchical â†’ preserves design hierarchy.
    - Flat â†’ merges logic for aggressive optimization.

### ğŸ“Œ Day 3 â€” Optimizations in Synthesis

- **Slow Cells** â†’ Prevent hold violations (ensure stability).
- **Fast Cells** â†’ Reduce setup delay, but increase power & area.
- **Optimization Balance** â†’ Synthesizer chooses cells for optimum PPA (Power, Performance, Area).
- **Combinational Optimization** â†’ Removes redundant gates.
- **Sequential Optimization** â†’ Removes unused flops/outputs.

## ğŸ› ï¸ Tools in Use

- **Yosys** â†’ For RTL to gate-level logic synthesis âš™ï¸
- **Icarus Verilog** â†’ For RTL simulation ğŸ“
- **GTKWave** â†’ For debugging waveforms ğŸ“Š

---

ğŸ‘‰ Main Repo Link : [[https://github.com/madhavanshree2006/RISC-V-SoC-Tapeout-Program](https://github.com/madhavanshree2006/RISC-V-SoC-Tapeout-Program)]
