{"vcs1":{"timestamp_begin":1730904781.660995210, "rt":1.69, "ut":0.37, "st":0.26}}
{"vcselab":{"timestamp_begin":1730904783.443819251, "rt":1.41, "ut":0.25, "st":0.22}}
{"link":{"timestamp_begin":1730904784.944163246, "rt":0.40, "ut":0.15, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730904780.936969195}
{"VCS_COMP_START_TIME": 1730904780.936969195}
{"VCS_COMP_END_TIME": 1730904786.625195633}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 329720}}
{"stitch_vcselab": {"peak_mem": 215156}}
