---
title: 'Week-03' 
---


Jul 12
: **Section**{: .label .label-purple }[Architecting Your Machines](#)
  : **Lab 1 due**{: .label .label-red } [**Lab 2 release**{: .label .label-green }](https://canvas.ucsd.edu/files/4762960/download?download_frd=1) [<i class="icon fas fa-file-pdf"></i>](https://canvas.ucsd.edu/files/4763871/download?download_frd=1 "slides"){: .noclassatall}[<i class="icon fas fas fa-video"></i>](https://canvas.ucsd.edu/courses/27993/external_tools/82 "video"){: .noclassatall}[<i class="icon fas fa-chalkboard-teacher"></i>](https://canvas.ucsd.edu/files/4763872/download?download_frd=1 "annotated slides"){: .noclassatall} [**Verilog Review**](https://canvas.ucsd.edu/files/4763882/download?download_frd=1)

Jul 14
: **Lab**{: .label .label-purple } [Verilog Review & Demo (ALU)](#)
  : 

<!-- Oct 9
: [Runtime Analysis](#)
  : [8.1](#), [8.2](#), [8.3](#), [8.4](#)
: **HW 2 due**{: .label .label-red } -->
