{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 08 17:34:04 2012 " "Info: Processing started: Thu Mar 08 17:34:04 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LCD_top -c LCD_top " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off LCD_top -c LCD_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "LCD_top EP3C16F484C6 " "Info (119006): Selected device EP3C16F484C6 for design \"LCD_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info (21077): Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info (176445): Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info (176445): Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info (176445): Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info (169124): Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_workspace/LCD_Driver_top/" { { 0 { 0 ""} 0 578 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_workspace/LCD_Driver_top/" { { 0 { 0 ""} 0 580 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_workspace/LCD_Driver_top/" { { 0 { 0 ""} 0 582 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_workspace/LCD_Driver_top/" { { 0 { 0 ""} 0 584 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info (169125): Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_workspace/LCD_Driver_top/" { { 0 { 0 ""} 0 586 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LCD_top.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'LCD_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info (332144): No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info (332143): No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:clkDivSlow\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:clkDivSlow\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:clkDivSlow\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:clkDivSlow\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:clkDivSlow\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:clkDivSlow\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:clkDivSlow\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:clkDivSlow\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:clkDivSlow\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:clkDivSlow\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:clkDivSlow\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv:clkDivSlow\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:clkDivSlow\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:clkDivSlow\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:clkDivSlow\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv:clkDivSlow\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv1Hz:clkDiv1Hz\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv1Hz:clkDiv1Hz\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv1Hz:clkDiv1Hz\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv1Hz:clkDiv1Hz\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv1Hz:clkDiv1Hz\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv1Hz:clkDiv1Hz\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv1Hz:clkDiv1Hz\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv1Hz:clkDiv1Hz\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv1Hz:clkDiv1Hz\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv1Hz:clkDiv1Hz\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clkDiv1Hz:clkDiv1Hz\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clkDiv1Hz:clkDiv1Hz\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv1Hz:clkDiv1Hz\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv1Hz:clkDiv1Hz\|clkOut\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clkDiv1Hz:clkDiv1Hz\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clkDiv1Hz:clkDiv1Hz\|clkOut\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv:clkDivSlow\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv:clkDivSlow\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv:clkDivSlow\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv:clkDivSlow\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv:clkDivSlow\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv:clkDivSlow\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv:clkDivSlow\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv:clkDivSlow\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv:clkDivSlow\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv:clkDivSlow\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv:clkDivSlow\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv:clkDivSlow\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv:clkDivSlow\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv:clkDivSlow\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv:clkDivSlow\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv:clkDivSlow\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv1Hz:clkDiv1Hz\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv1Hz:clkDiv1Hz\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv1Hz:clkDiv1Hz\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv1Hz:clkDiv1Hz\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv1Hz:clkDiv1Hz\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv1Hz:clkDiv1Hz\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv1Hz:clkDiv1Hz\|clkOut\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv1Hz:clkDiv1Hz\|clkOut\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv1Hz:clkDiv1Hz\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv1Hz:clkDiv1Hz\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv1Hz:clkDiv1Hz\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv1Hz:clkDiv1Hz\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv1Hz:clkDiv1Hz\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clkDiv1Hz:clkDiv1Hz\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv1Hz:clkDiv1Hz\|clkOut\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clkDiv1Hz:clkDiv1Hz\|clkOut\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Info (176353): Automatically promoted node clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "LCD_top.v" "" { Text "E:/quartus_workspace/LCD_Driver_top/LCD_top.v" 3 0 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_workspace/LCD_Driver_top/" { { 0 { 0 ""} 0 571 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkDiv:clkDivSlow\|clkOut  " "Info (176353): Automatically promoted node clkDiv:clkDivSlow\|clkOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkDiv:clkDivSlow\|clkOut~0 " "Info (176357): Destination node clkDiv:clkDivSlow\|clkOut~0" {  } { { "clkDiv.v" "" { Text "E:/quartus_workspace/LCD_Driver_top/clkDiv.v" 5 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkDiv:clkDivSlow|clkOut~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_workspace/LCD_Driver_top/" { { 0 { 0 ""} 0 265 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clkDiv.v" "" { Text "E:/quartus_workspace/LCD_Driver_top/clkDiv.v" 5 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkDiv:clkDivSlow|clkOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_workspace/LCD_Driver_top/" { { 0 { 0 ""} 0 185 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkDiv1Hz:clkDiv1Hz\|clkOut  " "Info (176353): Automatically promoted node clkDiv1Hz:clkDiv1Hz\|clkOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDs\[4\]~reg0 " "Info (176357): Destination node LEDs\[4\]~reg0" {  } { { "LCD_top.v" "" { Text "E:/quartus_workspace/LCD_Driver_top/LCD_top.v" 28 0 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDs[4]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_workspace/LCD_Driver_top/" { { 0 { 0 ""} 0 196 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkDiv1Hz:clkDiv1Hz\|clkOut~0 " "Info (176357): Destination node clkDiv1Hz:clkDiv1Hz\|clkOut~0" {  } { { "clkDiv1Hz.v" "" { Text "E:/quartus_workspace/LCD_Driver_top/clkDiv1Hz.v" 5 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkDiv1Hz:clkDiv1Hz|clkOut~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_workspace/LCD_Driver_top/" { { 0 { 0 ""} 0 352 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clkDiv1Hz.v" "" { Text "E:/quartus_workspace/LCD_Driver_top/clkDiv1Hz.v" 5 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkDiv1Hz:clkDiv1Hz|clkOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus_workspace/LCD_Driver_top/" { { 0 { 0 ""} 0 155 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning (15705): Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lineToggleBt " "Warning (15706): Node \"lineToggleBt\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lineToggleBt" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches\[0\] " "Warning (15706): Node \"switches\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "switches\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches\[1\] " "Warning (15706): Node \"switches\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "switches\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches\[2\] " "Warning (15706): Node \"switches\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "switches\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches\[3\] " "Warning (15706): Node \"switches\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "switches\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches\[4\] " "Warning (15706): Node \"switches\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "switches\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches\[5\] " "Warning (15706): Node \"switches\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "switches\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches\[6\] " "Warning (15706): Node \"switches\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "switches\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches\[7\] " "Warning (15706): Node \"switches\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "switches\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches\[8\] " "Warning (15706): Node \"switches\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "switches\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches\[9\] " "Warning (15706): Node \"switches\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "switches\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info (170195): Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X21_Y20 X30_Y29 " "Info (170196): Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "386 " "Info: Peak virtual memory: 386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 08 17:34:10 2012 " "Info: Processing ended: Thu Mar 08 17:34:10 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
