HelpInfo,C:\Microsemi\Libero_SoC_v11.7\\\Synplify\\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.7\\\Synplify\\bin\mbin\assistant
Implementation;Synthesis;RootName:pixyCam
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_CLKOUT has undriven bits -- simulation mismatch possible.||pixyCam.srr(58);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\synthesis\pixyCam.srr'/linenumber/58||pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v(62);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\component\work\pixyCam_MSS\MSS_CCC_0\pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/62
Implementation;Synthesis|| CL157 ||@W:*Output MAINXIN_CLKOUT has undriven bits -- simulation mismatch possible.||pixyCam.srr(59);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\synthesis\pixyCam.srr'/linenumber/59||pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v(63);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\component\work\pixyCam_MSS\MSS_CCC_0\pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/63
Implementation;Synthesis|| CL157 ||@W:*Output LPXIN_CLKOUT has undriven bits -- simulation mismatch possible.||pixyCam.srr(60);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\synthesis\pixyCam.srr'/linenumber/60||pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v(64);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\component\work\pixyCam_MSS\MSS_CCC_0\pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/64
Implementation;Synthesis|| CL159 ||@W:Input CLKA is unused||pixyCam.srr(61);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\synthesis\pixyCam.srr'/linenumber/61||pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v(36);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\component\work\pixyCam_MSS\MSS_CCC_0\pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/36
Implementation;Synthesis|| CL159 ||@W:Input CLKA_PAD is unused||pixyCam.srr(62);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\synthesis\pixyCam.srr'/linenumber/62||pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v(37);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\component\work\pixyCam_MSS\MSS_CCC_0\pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/37
Implementation;Synthesis|| CL159 ||@W:Input CLKA_PADP is unused||pixyCam.srr(63);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\synthesis\pixyCam.srr'/linenumber/63||pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v(38);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\component\work\pixyCam_MSS\MSS_CCC_0\pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/38
Implementation;Synthesis|| CL159 ||@W:Input CLKA_PADN is unused||pixyCam.srr(64);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\synthesis\pixyCam.srr'/linenumber/64||pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v(39);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\component\work\pixyCam_MSS\MSS_CCC_0\pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/39
Implementation;Synthesis|| CL159 ||@W:Input CLKB is unused||pixyCam.srr(65);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\synthesis\pixyCam.srr'/linenumber/65||pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v(40);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\component\work\pixyCam_MSS\MSS_CCC_0\pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/40
Implementation;Synthesis|| CL159 ||@W:Input CLKB_PAD is unused||pixyCam.srr(66);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\synthesis\pixyCam.srr'/linenumber/66||pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v(41);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\component\work\pixyCam_MSS\MSS_CCC_0\pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/41
Implementation;Synthesis|| CL159 ||@W:Input CLKB_PADP is unused||pixyCam.srr(67);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\synthesis\pixyCam.srr'/linenumber/67||pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v(42);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\component\work\pixyCam_MSS\MSS_CCC_0\pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/42
Implementation;Synthesis|| CL159 ||@W:Input CLKB_PADN is unused||pixyCam.srr(68);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\synthesis\pixyCam.srr'/linenumber/68||pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v(43);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\component\work\pixyCam_MSS\MSS_CCC_0\pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/43
Implementation;Synthesis|| CL159 ||@W:Input CLKC is unused||pixyCam.srr(69);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\synthesis\pixyCam.srr'/linenumber/69||pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v(44);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\component\work\pixyCam_MSS\MSS_CCC_0\pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/44
Implementation;Synthesis|| CL159 ||@W:Input CLKC_PAD is unused||pixyCam.srr(70);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\synthesis\pixyCam.srr'/linenumber/70||pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v(45);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\component\work\pixyCam_MSS\MSS_CCC_0\pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/45
Implementation;Synthesis|| CL159 ||@W:Input CLKC_PADP is unused||pixyCam.srr(71);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\synthesis\pixyCam.srr'/linenumber/71||pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v(46);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\component\work\pixyCam_MSS\MSS_CCC_0\pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/46
Implementation;Synthesis|| CL159 ||@W:Input CLKC_PADN is unused||pixyCam.srr(72);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\synthesis\pixyCam.srr'/linenumber/72||pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v(47);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\component\work\pixyCam_MSS\MSS_CCC_0\pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/47
Implementation;Synthesis|| CL159 ||@W:Input MAINXIN is unused||pixyCam.srr(73);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\synthesis\pixyCam.srr'/linenumber/73||pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v(48);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\component\work\pixyCam_MSS\MSS_CCC_0\pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/48
Implementation;Synthesis|| CL159 ||@W:Input LPXIN is unused||pixyCam.srr(74);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\synthesis\pixyCam.srr'/linenumber/74||pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v(49);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\component\work\pixyCam_MSS\MSS_CCC_0\pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/49
Implementation;Synthesis|| CL159 ||@W:Input MAC_CLK is unused||pixyCam.srr(75);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\synthesis\pixyCam.srr'/linenumber/75||pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v(50);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\component\work\pixyCam_MSS\MSS_CCC_0\pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/50
Implementation;Synthesis|| MO111 ||@W:Tristate driver LPXIN_CLKOUT on net LPXIN_CLKOUT has its enable tied to GND (module pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC) ||pixyCam.srr(171);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\synthesis\pixyCam.srr'/linenumber/171||pixycam_mss_tmp_mss_ccc_0_mss_ccc.v(64);liberoaction://cross_probe/hdl/file/'n:\eecs373\project\pixycam\pixycam\component\work\pixycam_mss\mss_ccc_0\pixycam_mss_tmp_mss_ccc_0_mss_ccc.v'/linenumber/64
Implementation;Synthesis|| MO111 ||@W:Tristate driver MAINXIN_CLKOUT on net MAINXIN_CLKOUT has its enable tied to GND (module pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC) ||pixyCam.srr(172);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\synthesis\pixyCam.srr'/linenumber/172||pixycam_mss_tmp_mss_ccc_0_mss_ccc.v(63);liberoaction://cross_probe/hdl/file/'n:\eecs373\project\pixycam\pixycam\component\work\pixycam_mss\mss_ccc_0\pixycam_mss_tmp_mss_ccc_0_mss_ccc.v'/linenumber/63
Implementation;Synthesis|| MO111 ||@W:Tristate driver RCOSC_CLKOUT on net RCOSC_CLKOUT has its enable tied to GND (module pixyCam_MSS_tmp_MSS_CCC_0_MSS_CCC) ||pixyCam.srr(173);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\synthesis\pixyCam.srr'/linenumber/173||pixycam_mss_tmp_mss_ccc_0_mss_ccc.v(62);liberoaction://cross_probe/hdl/file/'n:\eecs373\project\pixycam\pixycam\component\work\pixycam_mss\mss_ccc_0\pixycam_mss_tmp_mss_ccc_0_mss_ccc.v'/linenumber/62
Implementation;Synthesis|| MT246 ||@W:Blackbox TRIBUFF_MSS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||pixyCam.srr(244);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\synthesis\pixyCam.srr'/linenumber/244||pixycam_mss.v(454);liberoaction://cross_probe/hdl/file/'n:\eecs373\project\pixycam\pixycam\component\work\pixycam_mss\pixycam_mss.v'/linenumber/454
Implementation;Synthesis|| MT320 ||@N: Timing report estimates place and route data. Please look at the place and route timing report for final timing.||pixyCam.srr(260);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\synthesis\pixyCam.srr'/linenumber/260||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints cover only FF-to-FF paths associated with the clock.||pixyCam.srr(262);liberoaction://cross_probe/hdl/file/'N:\eecs373\project\pixyCam\pixyCam\synthesis\pixyCam.srr'/linenumber/262||null;null
Implementation;Synthesis||(null)||Please refer to the log file for details about 22 Warning(s)||pixyCam.srr;liberoaction://open_report/file/pixyCam.srr||(null);(null)
Implementation;Compile;RootName:pixyCam
Implementation;Compile||(null)||Please refer to the log file for details about 327 Warning(s) , 1 Info(s)||pixyCam_compile_log.rpt;liberoaction://open_report/file/pixyCam_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (1) out of (6) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:pixyCam
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||pixyCam_placeroute_log.rpt;liberoaction://open_report/file/pixyCam_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:pixyCam
