INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_mean_float.cpp
   Compiling mean_float.cpp_pre.cpp.tb.cpp
   Compiling tb_mean_float.cpp_pre.cpp.tb.cpp
   Compiling apatb_mean_float_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-322] Starting VHDL simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Entrada: 0.025551
Entrada: 0.006388
Entrada: 0.009582
Entrada: 0.003194
Entrada: 0.003194
Entrada: 0.009582
Entrada: 0.031939
Entrada: 0.006388
Entrada: 0.003194
Entrada: 0.006388
Entrada: 0.01597
Entrada: 0.035133
Entrada: 0.028745
Entrada: 0.060684
Entrada: 0.060684
Entrada: 0.054296
Entrada: 0.01597
Entrada: 0.006388
Entrada: 0.012776
Entrada: 0.006388
Entrada: 0.003194
Entrada: 0
Entrada: 0.031939
Entrada: 0.05749
Entrada: 0.025551
Entrada: 0.003194
Entrada: 0.006388
Entrada: 0
Entrada: 0.009582
Entrada: 0.006388
Entrada: 0.003194
Entrada: 0.054296
Entrada: 0.041521
Entrada: 0.01597
Entrada: 0.01597
Entrada: 0.022357
Entrada: 0.009582
Entrada: 0.022357
Entrada: 0.01597
Entrada: 0.060684
Entrada: 0.006388
Entrada: 0.009582
Entrada: 0.006388
Entrada: 0.006388
Entrada: 0.009582
Entrada: 0.01597
Entrada: 0.038327
Entrada: 0.047909
Entrada: 0.028745
Entrada: 0.01597
Entrada: 0.025551
Entrada: 0.035133
Entrada: 0.019163
Entrada: 0.009582
Entrada: 0.01597
Entrada: 0.003194
Entrada: 0.006388
Entrada: 0.003194
Entrada: 0.003194
Entrada: 0.028745
Entrada: 0.003194
Entrada: 0.003194
Entrada: 0.009582
Entrada: 0.009582
Entrada: 0.003194
Entrada: 0.025551
Entrada: 0.038327
Entrada: 0.019163
Entrada: 0
Entrada: 0.009582
Entrada: 0.019163
Entrada: 0.003194
Entrada: 0.006388
Entrada: 0.006388
Entrada: 0.019163
Entrada: 0.019163
Entrada: 0.01597
Entrada: 0.041521
Entrada: 0.003194
Entrada: 0.070266
Entrada: 0.092623
Entrada: 0.095817
Entrada: 0.044715
Entrada: 0.019163
Entrada: 0.01597
Entrada: 0.01597
Entrada: 0.025551
Entrada: 0.031939
Entrada: 0.022357
Entrada: 0.006388
Entrada: 0
Entrada: 0.003194
Entrada: 0.003194
Entrada: 0.003194
Entrada: 0.009582
Entrada: 0
Entrada: 0.012776
Entrada: 0
Entrada: 0.006388
Entrada: 0.019163
Entrada: 0
Entrada: 0.022357
Entrada: 0.009582
Entrada: 0.031939
Entrada: 0.01597
Entrada: 0.012776
Entrada: 0.01597
Entrada: 0.012776
Entrada: 0.009582
Entrada: 0.009582
Entrada: 0.003194
Entrada: 0.009582
Entrada: 0.006388
Entrada: 0.009582
Entrada: 0.009582
Entrada: 0.003194
Entrada: 0.028745
Entrada: 0.019163
Entrada: 0.003194
Entrada: 0.019163
Entrada: 0.019163
Entrada: 0.012776
Entrada: 0.009582
Entrada: 0
Entrada: 0.009582
Entrada: 0.003194
Entrada: 0.028745
Entrada: 0.047909
Entrada: 0.01597
Entrada: 0.003194
Entrada: 0.022357
Entrada: 0.006388
Entrada: 0.009582
Entrada: 0.019163
Entrada: 0.012776
Entrada: 0.006388
Entrada: 0.022357
Entrada: 0.028745
Entrada: 0
Entrada: 0.003194
Entrada: 0.01597
Entrada: 0.019163
Entrada: 0.006388
Entrada: 0.009582
Entrada: 0.022357
Entrada: 0.038327
Entrada: 0.006388
Entrada: 0.01597
Entrada: 0.006388
Entrada: 0.012776
Entrada: 0.003194
Entrada: 0.035133
Entrada: 0.009582
Entrada: 0.012776
Entrada: 0.01597
Entrada: 0.019163
Entrada: 0.009582
Entrada: 0.003194
Entrada: 0.003194
Entrada: 0.003194
Entrada: 0.012776
Entrada: 0.028745
Entrada: 0.009582
Entrada: 0.006388
Entrada: 0.01597
Entrada: 0.009582
Entrada: 0.012776
Entrada: 0.031939
Entrada: 0.012776
Entrada: 0.003194
Entrada: 0.003194
Entrada: 0
Entrada: 0.009582
Entrada: 0.003194
Entrada: 0.01597
Entrada: 0.009582
Entrada: 0
Entrada: 0.003194
Entrada: 0.003194
Entrada: 0.047909
Entrada: 0.047909
Entrada: 0.012776
Entrada: 0.006388
Entrada: 0.025551
Entrada: 0.031939
Entrada: 0.022357
Entrada: 0.012776
Entrada: 0.025551
Entrada: 0
Entrada: 0.028745
Entrada: 0.041521
Entrada: 0.041521
Entrada: 0.003194
Entrada: 0.019163
Entrada: 0.009582
Entrada: 0.006388
Entrada: 0.01597
Entrada: 0.019163
Entrada: 0.003194
Entrada: 0.003194
Entrada: 0.003194
Entrada: 0.009582
Entrada: 0.019163
Entrada: 0.028745
Entrada: 0.012776
Entrada: 0.035133
Entrada: 0.025551
Entrada: 0.003194
Entrada: 0.047909
Entrada: 0.038327
Entrada: 0.019163
Entrada: 0
Entrada: 0.022357
Entrada: 0.009582
Entrada: 0.012776
Entrada: 0.003194
Entrada: 0.012776
Entrada: 0.041521
Entrada: 0.022357
Entrada: 0
Entrada: 0.025551
Entrada: 0.038327
Entrada: 0.025551
Entrada: 0.031939
Entrada: 0.041521
Entrada: 0.028745
Entrada: 0.012776
Entrada: 0.012776
Entrada: 0.060684
Entrada: 0.044715
Entrada: 0.028745
Entrada: 0.019163
Entrada: 0.012776
Entrada: 0.003194
Entrada: 0.006388
Entrada: 0.003194
Entrada: 0.025551
Entrada: 0.035133
Entrada: 0.006388
Entrada: 0.012776
Entrada: 0.022357
Entrada: 0
Entrada: 0.009582
Entrada: 0.038327
Entrada: 0.01597
Entrada: 0.012776
Entrada: 0.009582
Entrada: 0.041521
Entrada: 0.012776
Entrada: 0
Entrada: 0.009582
Entrada: 0.009582
Entrada: 0.025551
Entrada: 0.009582
Entrada: 0
Entrada: 0.012776
Entrada: 0.022357
Entrada: 0.003194
Entrada: 0.019163
Entrada: 0.038327
Entrada: 0.009582
Entrada: 0
Entrada: 0.003194
Entrada: 0.019163
Entrada: 0.019163
Entrada: 0.006388
Entrada: 0.01597
Entrada: 0.019163
Entrada: 0
Entrada: 0.019163
Entrada: 0.012776
Entrada: 0.012776
Entrada: 0.009582
Entrada: 0.012776
Entrada: 0.006388
Entrada: 0
Entrada: 0.01597
Entrada: 0.025551
Entrada: 0.003194
Entrada: 0.012776
Entrada: 0.003194
Entrada: 0.028745
Entrada: 0.041521
Entrada: 0.022357
Entrada: 0.003194
Entrada: 0.022357
Entrada: 0.022357
Entrada: 0.012776
Entrada: 0.003194
Entrada: 0.012776
Entrada: 0.012776
Entrada: 0.019163
Entrada: 0.028745
Entrada: 0.003194
Entrada: 0.035133
Entrada: 0.035133
Entrada: 0.028745
Entrada: 0.003194
Entrada: 0.022357
Entrada: 0.044715
Entrada: 0.035133
Entrada: 0.003194
Entrada: 0.019163
Entrada: 0.025551
Entrada: 0.019163
Entrada: 0.022357
Entrada: 0.038327
Entrada: 0.01597
Entrada: 0.003194
Entrada: 0.01597
Entrada: 0.019163
Entrada: 0.009582
Entrada: 0.022357
Entrada: 0.003194
Entrada: 0.019163
Entrada: 0.035133
Entrada: 0.019163
Entrada: 0.01597
Entrada: 0.003194
Entrada: 0.009582
Entrada: 0.003194
Entrada: 0.006388
Entrada: 0.019163
Entrada: 0.01597
Entrada: 0.009582
Entrada: 0.01597
Entrada: 0.019163
Entrada: 0.022357
Entrada: 0.003194
Entrada: 0.012776
Entrada: 0.022357
Entrada: 0.012776
Entrada: 0.003194
Entrada: 0.01597
Entrada: 0.022357
Entrada: 0.012776
Entrada: 0.041521
Entrada: 0.012776
Entrada: 0.031939
Entrada: 0.044715
Entrada: 0.003194
Entrada: 0
Entrada: 0.006388
Entrada: 0
Entrada: 0.01597
Entrada: 0
Entrada: 0.006388
Entrada: 0.003194
Entrada: 0.031939
Entrada: 0.01597
Entrada: 0.006388
Entrada: 0.006388
Entrada: 0.012776
Entrada: 0.006388
Entrada: 0.009582
Entrada: 0.003194
Entrada: 0.012776
Entrada: 0.012776
Entrada: 0
Entrada: 0.035133
Entrada: 0.05749
Entrada: 0.041521
Entrada: 0.035133
Entrada: 0.038327
Entrada: 0.025551
Entrada: 0.01597
Entrada: 0.01597
Entrada: 0.028745
Entrada: 0.006388
Entrada: 0.012776
Entrada: 0.006388
Entrada: 0
Entrada: 0
Entrada: 0.012776
Entrada: 0.022357
Entrada: 0.028745
Entrada: 0.041521
Entrada: 0.022357
Entrada: 0.003194
Entrada: 0.025551
Entrada: 0.022357
Entrada: 0.01597
Entrada: 0
Entrada: 0.003194
Entrada: 0
Entrada: 0.012776
Entrada: 0.038327
Entrada: 0.047909
Entrada: 0.038327
Entrada: 0.019163
Entrada: 0.025551
Entrada: 0.028745
Entrada: 0.009582
Entrada: 0.012776
Entrada: 0.028745
Entrada: 0
Entrada: 0.019163
Entrada: 0.009582
Entrada: 0
Entrada: 0.009582
Entrada: 0.003194
Entrada: 0.003194
Entrada: 0
Entrada: 0.035133
Entrada: 0.025551
Entrada: 0.022357
Entrada: 0.038327
Entrada: 0.006388
Entrada: 0
Entrada: 0
Entrada: 0.022357
Entrada: 0.025551
Entrada: 0.003194
Entrada: 0.019163
Entrada: 0.009582
Entrada: 0.006388
Entrada: 0.019163
Entrada: 0
Entrada: 0.01597
Entrada: 0.003194
Entrada: 0.009582
Entrada: 0.003194
Entrada: 0.006388
Entrada: 0.022357
Entrada: 0.025551
Entrada: 0.035133
Entrada: 0.047909
Entrada: 0.038327
Entrada: 0
Entrada: 0.025551
Entrada: 0.028745
Entrada: 0
Entrada: 0.009582
Entrada: 0.028745
Entrada: 0.038327
Entrada: 0.035133
Entrada: 0.022357
Entrada: 0.019163
Entrada: 0.009582
Entrada: 0.022357
Entrada: 0.022357
Entrada: 0.019163
Entrada: 0.01597
Entrada: 0.044715
Entrada: 0.022357
Entrada: 0.028745
Entrada: 0
Entrada: 0.031939
Entrada: 0.022357
Entrada: 0.035133
Entrada: 0.003194
Entrada: 0.009582
Entrada: 0.006388
Entrada: 0.01597
Entrada: 0.022357
Entrada: 0.012776
Entrada: 0.006388
Entrada: 0.006388
Entrada: 0.006388
Entrada: 0.022357
Entrada: 0.012776
Entrada: 0.009582
Entrada: 0.025551
Entrada: 0.012776
Entrada: 0.003194
Entrada: 0.003194
Entrada: 0.038327
Entrada: 0.035133
Entrada: 0.009582
Entrada: 0.025551
Entrada: 0.041521
Entrada: 0.028745
Entrada: 0.022357
Entrada: 0.028745
Entrada: 0.038327
Entrada: 0
Entrada: 0.006388
Entrada: 0.038327
Entrada: 0.025551
Entrada: 0.012776
Entrada: 0.022357
Entrada: 0
Entrada: 0.019163
Entrada: 0.009582
Entrada: 0.003194
Entrada: 0.019163
Entrada: 0.003194
Entrada: 0.012776
Entrada: 0.01597
Entrada: 0.028745
Entrada: 0.012776
Entrada: 0.047909
Entrada: 0.035133
Entrada: 0.012776
Entrada: 0.012776
Entrada: 0.009582
Entrada: 0.006388
Entrada: 0.012776
Entrada: 0.003194
Entrada: 0.025551
Entrada: 0.028745
Entrada: 0.022357
Entrada: 0.003194
Entrada: 0.006388
Entrada: 0.003194
Entrada: 0.022357
Entrada: 0.047909
Entrada: 0.025551
Entrada: 0.006388
Entrada: 0.003194
Entrada: 0.019163
Entrada: 0.009582
Promedio esperado: 0.01708, Promedio obtenido: 0.01708
Testbench Completado con exito
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_mean_float_top glbl -prj mean_float.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s mean_float 
Multi-threading is on. Using 4 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Rectification_mean/mean_float/solution1/sim/vhdl/ip/xil_defaultlib/mean_float_ap_fmul_2_max_dsp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mean_float_ap_fmul_2_max_dsp_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Rectification_mean/mean_float/solution1/sim/vhdl/ip/xil_defaultlib/mean_float_ap_fadd_3_full_dsp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mean_float_ap_fadd_3_full_dsp_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Rectification_mean/mean_float/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Rectification_mean/mean_float/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Rectification_mean/mean_float/solution1/sim/vhdl/mean_float_fmul_32ns_32ns_32_4_max_dsp_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mean_float_fmul_32ns_32ns_32_4_max_dsp_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Rectification_mean/mean_float/solution1/sim/vhdl/mean_float_fadd_32ns_32ns_32_5_full_dsp_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mean_float_fadd_32ns_32ns_32_5_full_dsp_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Rectification_mean/mean_float/solution1/sim/vhdl/mean_float.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mean_float'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Rectification_mean/mean_float/solution1/sim/vhdl/mean_float.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_mean_float_top'
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_exp_table...
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_pkg
Compiling package floating_point_v7_1_11.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module work.glbl
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7z020...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_11.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.mean_float_ap_fadd_3_full_dsp_32
Compiling architecture arch of entity xil_defaultlib.mean_float_fadd_32ns_32ns_32_5_full_dsp_1 [mean_float_fadd_32ns_32ns_32_5_f...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_11.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.mean_float_ap_fmul_2_max_dsp_32
Compiling architecture arch of entity xil_defaultlib.mean_float_fmul_32ns_32ns_32_4_max_dsp_1 [\mean_float_fmul_32ns_32ns_32_4_...]
Compiling architecture behav of entity xil_defaultlib.mean_float [mean_float_default]
Compiling architecture behav of entity xil_defaultlib.apatb_mean_float_top
Built simulation snapshot mean_float

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Rectification_mean/mean_float/solution1/sim/vhdl/xsim.dir/mean_float/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 30 14:08:13 2024...

****** xsim v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/mean_float/xsim_script.tcl
# xsim {mean_float} -autoloadwcfg -tclbatch {mean_float.tcl}
Vivado Simulator 2020.2
Time resolution is 1 ps
source mean_float.tcl
## run all
Note: simulation done!
Time: 46255 ns  Iteration: 1  Process: /apatb_mean_float_top/generate_sim_done_proc  File: /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Rectification_mean/mean_float/solution1/sim/vhdl/mean_float.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 46255 ns  Iteration: 1  Process: /apatb_mean_float_top/generate_sim_done_proc  File: /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Rectification_mean/mean_float/solution1/sim/vhdl/mean_float.autotb.vhd
$finish called at time : 46255 ns
## quit
INFO: [Common 17-206] Exiting xsim at Tue Apr 30 14:08:26 2024...
Entrada: 0.025551
Entrada: 0.006388
Entrada: 0.009582
Entrada: 0.003194
Entrada: 0.003194
Entrada: 0.009582
Entrada: 0.031939
Entrada: 0.006388
Entrada: 0.003194
Entrada: 0.006388
Entrada: 0.01597
Entrada: 0.035133
Entrada: 0.028745
Entrada: 0.060684
Entrada: 0.060684
Entrada: 0.054296
Entrada: 0.01597
Entrada: 0.006388
Entrada: 0.012776
Entrada: 0.006388
Entrada: 0.003194
Entrada: 0
Entrada: 0.031939
Entrada: 0.05749
Entrada: 0.025551
Entrada: 0.003194
Entrada: 0.006388
Entrada: 0
Entrada: 0.009582
Entrada: 0.006388
Entrada: 0.003194
Entrada: 0.054296
Entrada: 0.041521
Entrada: 0.01597
Entrada: 0.01597
Entrada: 0.022357
Entrada: 0.009582
Entrada: 0.022357
Entrada: 0.01597
Entrada: 0.060684
Entrada: 0.006388
Entrada: 0.009582
Entrada: 0.006388
Entrada: 0.006388
Entrada: 0.009582
Entrada: 0.01597
Entrada: 0.038327
Entrada: 0.047909
Entrada: 0.028745
Entrada: 0.01597
Entrada: 0.025551
Entrada: 0.035133
Entrada: 0.019163
Entrada: 0.009582
Entrada: 0.01597
Entrada: 0.003194
Entrada: 0.006388
Entrada: 0.003194
Entrada: 0.003194
Entrada: 0.028745
Entrada: 0.003194
Entrada: 0.003194
Entrada: 0.009582
Entrada: 0.009582
Entrada: 0.003194
Entrada: 0.025551
Entrada: 0.038327
Entrada: 0.019163
Entrada: 0
Entrada: 0.009582
Entrada: 0.019163
Entrada: 0.003194
Entrada: 0.006388
Entrada: 0.006388
Entrada: 0.019163
Entrada: 0.019163
Entrada: 0.01597
Entrada: 0.041521
Entrada: 0.003194
Entrada: 0.070266
Entrada: 0.092623
Entrada: 0.095817
Entrada: 0.044715
Entrada: 0.019163
Entrada: 0.01597
Entrada: 0.01597
Entrada: 0.025551
Entrada: 0.031939
Entrada: 0.022357
Entrada: 0.006388
Entrada: 0
Entrada: 0.003194
Entrada: 0.003194
Entrada: 0.003194
Entrada: 0.009582
Entrada: 0
Entrada: 0.012776
Entrada: 0
Entrada: 0.006388
Entrada: 0.019163
Entrada: 0
Entrada: 0.022357
Entrada: 0.009582
Entrada: 0.031939
Entrada: 0.01597
Entrada: 0.012776
Entrada: 0.01597
Entrada: 0.012776
Entrada: 0.009582
Entrada: 0.009582
Entrada: 0.003194
Entrada: 0.009582
Entrada: 0.006388
Entrada: 0.009582
Entrada: 0.009582
Entrada: 0.003194
Entrada: 0.028745
Entrada: 0.019163
Entrada: 0.003194
Entrada: 0.019163
Entrada: 0.019163
Entrada: 0.012776
Entrada: 0.009582
Entrada: 0
Entrada: 0.009582
Entrada: 0.003194
Entrada: 0.028745
Entrada: 0.047909
Entrada: 0.01597
Entrada: 0.003194
Entrada: 0.022357
Entrada: 0.006388
Entrada: 0.009582
Entrada: 0.019163
Entrada: 0.012776
Entrada: 0.006388
Entrada: 0.022357
Entrada: 0.028745
Entrada: 0
Entrada: 0.003194
Entrada: 0.01597
Entrada: 0.019163
Entrada: 0.006388
Entrada: 0.009582
Entrada: 0.022357
Entrada: 0.038327
Entrada: 0.006388
Entrada: 0.01597
Entrada: 0.006388
Entrada: 0.012776
Entrada: 0.003194
Entrada: 0.035133
Entrada: 0.009582
Entrada: 0.012776
Entrada: 0.01597
Entrada: 0.019163
Entrada: 0.009582
Entrada: 0.003194
Entrada: 0.003194
Entrada: 0.003194
Entrada: 0.012776
Entrada: 0.028745
Entrada: 0.009582
Entrada: 0.006388
Entrada: 0.01597
Entrada: 0.009582
Entrada: 0.012776
Entrada: 0.031939
Entrada: 0.012776
Entrada: 0.003194
Entrada: 0.003194
Entrada: 0
Entrada: 0.009582
Entrada: 0.003194
Entrada: 0.01597
Entrada: 0.009582
Entrada: 0
Entrada: 0.003194
Entrada: 0.003194
Entrada: 0.047909
Entrada: 0.047909
Entrada: 0.012776
Entrada: 0.006388
Entrada: 0.025551
Entrada: 0.031939
Entrada: 0.022357
Entrada: 0.012776
Entrada: 0.025551
Entrada: 0
Entrada: 0.028745
Entrada: 0.041521
Entrada: 0.041521
Entrada: 0.003194
Entrada: 0.019163
Entrada: 0.009582
Entrada: 0.006388
Entrada: 0.01597
Entrada: 0.019163
Entrada: 0.003194
Entrada: 0.003194
Entrada: 0.003194
Entrada: 0.009582
Entrada: 0.019163
Entrada: 0.028745
Entrada: 0.012776
Entrada: 0.035133
Entrada: 0.025551
Entrada: 0.003194
Entrada: 0.047909
Entrada: 0.038327
Entrada: 0.019163
Entrada: 0
Entrada: 0.022357
Entrada: 0.009582
Entrada: 0.012776
Entrada: 0.003194
Entrada: 0.012776
Entrada: 0.041521
Entrada: 0.022357
Entrada: 0
Entrada: 0.025551
Entrada: 0.038327
Entrada: 0.025551
Entrada: 0.031939
Entrada: 0.041521
Entrada: 0.028745
Entrada: 0.012776
Entrada: 0.012776
Entrada: 0.060684
Entrada: 0.044715
Entrada: 0.028745
Entrada: 0.019163
Entrada: 0.012776
Entrada: 0.003194
Entrada: 0.006388
Entrada: 0.003194
Entrada: 0.025551
Entrada: 0.035133
Entrada: 0.006388
Entrada: 0.012776
Entrada: 0.022357
Entrada: 0
Entrada: 0.009582
Entrada: 0.038327
Entrada: 0.01597
Entrada: 0.012776
Entrada: 0.009582
Entrada: 0.041521
Entrada: 0.012776
Entrada: 0
Entrada: 0.009582
Entrada: 0.009582
Entrada: 0.025551
Entrada: 0.009582
Entrada: 0
Entrada: 0.012776
Entrada: 0.022357
Entrada: 0.003194
Entrada: 0.019163
Entrada: 0.038327
Entrada: 0.009582
Entrada: 0
Entrada: 0.003194
Entrada: 0.019163
Entrada: 0.019163
Entrada: 0.006388
Entrada: 0.01597
Entrada: 0.019163
Entrada: 0
Entrada: 0.019163
Entrada: 0.012776
Entrada: 0.012776
Entrada: 0.009582
Entrada: 0.012776
Entrada: 0.006388
Entrada: 0
Entrada: 0.01597
Entrada: 0.025551
Entrada: 0.003194
Entrada: 0.012776
Entrada: 0.003194
Entrada: 0.028745
Entrada: 0.041521
Entrada: 0.022357
Entrada: 0.003194
Entrada: 0.022357
Entrada: 0.022357
Entrada: 0.012776
Entrada: 0.003194
Entrada: 0.012776
Entrada: 0.012776
Entrada: 0.019163
Entrada: 0.028745
Entrada: 0.003194
Entrada: 0.035133
Entrada: 0.035133
Entrada: 0.028745
Entrada: 0.003194
Entrada: 0.022357
Entrada: 0.044715
Entrada: 0.035133
Entrada: 0.003194
Entrada: 0.019163
Entrada: 0.025551
Entrada: 0.019163
Entrada: 0.022357
Entrada: 0.038327
Entrada: 0.01597
Entrada: 0.003194
Entrada: 0.01597
Entrada: 0.019163
Entrada: 0.009582
Entrada: 0.022357
Entrada: 0.003194
Entrada: 0.019163
Entrada: 0.035133
Entrada: 0.019163
Entrada: 0.01597
Entrada: 0.003194
Entrada: 0.009582
Entrada: 0.003194
Entrada: 0.006388
Entrada: 0.019163
Entrada: 0.01597
Entrada: 0.009582
Entrada: 0.01597
Entrada: 0.019163
Entrada: 0.022357
Entrada: 0.003194
Entrada: 0.012776
Entrada: 0.022357
Entrada: 0.012776
Entrada: 0.003194
Entrada: 0.01597
Entrada: 0.022357
Entrada: 0.012776
Entrada: 0.041521
Entrada: 0.012776
Entrada: 0.031939
Entrada: 0.044715
Entrada: 0.003194
Entrada: 0
Entrada: 0.006388
Entrada: 0
Entrada: 0.01597
Entrada: 0
Entrada: 0.006388
Entrada: 0.003194
Entrada: 0.031939
Entrada: 0.01597
Entrada: 0.006388
Entrada: 0.006388
Entrada: 0.012776
Entrada: 0.006388
Entrada: 0.009582
Entrada: 0.003194
Entrada: 0.012776
Entrada: 0.012776
Entrada: 0
Entrada: 0.035133
Entrada: 0.05749
Entrada: 0.041521
Entrada: 0.035133
Entrada: 0.038327
Entrada: 0.025551
Entrada: 0.01597
Entrada: 0.01597
Entrada: 0.028745
Entrada: 0.006388
Entrada: 0.012776
Entrada: 0.006388
Entrada: 0
Entrada: 0
Entrada: 0.012776
Entrada: 0.022357
Entrada: 0.028745
Entrada: 0.041521
Entrada: 0.022357
Entrada: 0.003194
Entrada: 0.025551
Entrada: 0.022357
Entrada: 0.01597
Entrada: 0
Entrada: 0.003194
Entrada: 0
Entrada: 0.012776
Entrada: 0.038327
Entrada: 0.047909
Entrada: 0.038327
Entrada: 0.019163
Entrada: 0.025551
Entrada: 0.028745
Entrada: 0.009582
Entrada: 0.012776
Entrada: 0.028745
Entrada: 0
Entrada: 0.019163
Entrada: 0.009582
Entrada: 0
Entrada: 0.009582
Entrada: 0.003194
Entrada: 0.003194
Entrada: 0
Entrada: 0.035133
Entrada: 0.025551
Entrada: 0.022357
Entrada: 0.038327
Entrada: 0.006388
Entrada: 0
Entrada: 0
Entrada: 0.022357
Entrada: 0.025551
Entrada: 0.003194
Entrada: 0.019163
Entrada: 0.009582
Entrada: 0.006388
Entrada: 0.019163
Entrada: 0
Entrada: 0.01597
Entrada: 0.003194
Entrada: 0.009582
Entrada: 0.003194
Entrada: 0.006388
Entrada: 0.022357
Entrada: 0.025551
Entrada: 0.035133
Entrada: 0.047909
Entrada: 0.038327
Entrada: 0
Entrada: 0.025551
Entrada: 0.028745
Entrada: 0
Entrada: 0.009582
Entrada: 0.028745
Entrada: 0.038327
Entrada: 0.035133
Entrada: 0.022357
Entrada: 0.019163
Entrada: 0.009582
Entrada: 0.022357
Entrada: 0.022357
Entrada: 0.019163
Entrada: 0.01597
Entrada: 0.044715
Entrada: 0.022357
Entrada: 0.028745
Entrada: 0
Entrada: 0.031939
Entrada: 0.022357
Entrada: 0.035133
Entrada: 0.003194
Entrada: 0.009582
Entrada: 0.006388
Entrada: 0.01597
Entrada: 0.022357
Entrada: 0.012776
Entrada: 0.006388
Entrada: 0.006388
Entrada: 0.006388
Entrada: 0.022357
Entrada: 0.012776
Entrada: 0.009582
Entrada: 0.025551
Entrada: 0.012776
Entrada: 0.003194
Entrada: 0.003194
Entrada: 0.038327
Entrada: 0.035133
Entrada: 0.009582
Entrada: 0.025551
Entrada: 0.041521
Entrada: 0.028745
Entrada: 0.022357
Entrada: 0.028745
Entrada: 0.038327
Entrada: 0
Entrada: 0.006388
Entrada: 0.038327
Entrada: 0.025551
Entrada: 0.012776
Entrada: 0.022357
Entrada: 0
Entrada: 0.019163
Entrada: 0.009582
Entrada: 0.003194
Entrada: 0.019163
Entrada: 0.003194
Entrada: 0.012776
Entrada: 0.01597
Entrada: 0.028745
Entrada: 0.012776
Entrada: 0.047909
Entrada: 0.035133
Entrada: 0.012776
Entrada: 0.012776
Entrada: 0.009582
Entrada: 0.006388
Entrada: 0.012776
Entrada: 0.003194
Entrada: 0.025551
Entrada: 0.028745
Entrada: 0.022357
Entrada: 0.003194
Entrada: 0.006388
Entrada: 0.003194
Entrada: 0.022357
Entrada: 0.047909
Entrada: 0.025551
Entrada: 0.006388
Entrada: 0.003194
Entrada: 0.019163
Entrada: 0.009582
Promedio esperado: 0.01708, Promedio obtenido: 0.01708
Testbench Completado con exito
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
