21:26:14 INFO  : Processing command line option -hwspec /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper.hdf.
21:26:35 INFO  : Launching XSDB server: xsdb -s /opt/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
21:30:46 INFO  : System reset is completed.
21:30:49 INFO  : FPGA configured successfully with bitstream "/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:30:49 INFO  : ps7_init is completed.
21:30:49 INFO  : ps7_post_config is completed.
21:32:18 INFO  : Processor reset is completed for ps7_cortexa9_0
22:00:17 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
22:31:09 INFO  : Processing command line option -hwspec /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper.hdf.
22:31:10 INFO  : Launching XSDB server: xsdb -s /opt/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
22:31:11 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:21:26 INFO  : Processing command line option -hwspec /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper.hdf.
18:21:29 INFO  : Launching XSDB server: xsdb -s /opt/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
18:21:30 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:35:27 INFO  : System reset is completed.
18:35:30 INFO  : FPGA configured successfully with bitstream "/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:35:30 INFO  : ps7_init is completed.
18:35:30 INFO  : ps7_post_config is completed.
18:36:47 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:36:50 INFO  : System reset is completed.
18:36:52 INFO  : FPGA configured successfully with bitstream "/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:36:53 INFO  : ps7_init is completed.
18:36:53 INFO  : ps7_post_config is completed.
22:50:57 INFO  : System reset is completed.
22:50:59 INFO  : FPGA configured successfully with bitstream "/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:51:00 INFO  : ps7_init is completed.
22:51:00 INFO  : ps7_post_config is completed.
22:51:57 INFO  : System reset is completed.
22:52:00 INFO  : FPGA configured successfully with bitstream "/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:52:00 INFO  : ps7_init is completed.
22:52:00 INFO  : ps7_post_config is completed.
22:58:17 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:58:20 INFO  : System reset is completed.
22:58:22 INFO  : FPGA configured successfully with bitstream "/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:58:23 INFO  : ps7_init is completed.
22:58:23 INFO  : ps7_post_config is completed.
22:59:18 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:59:21 INFO  : System reset is completed.
22:59:23 INFO  : FPGA configured successfully with bitstream "/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:59:24 INFO  : ps7_init is completed.
22:59:24 INFO  : ps7_post_config is completed.
22:59:59 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
23:00:01 INFO  : System reset is completed.
23:00:04 INFO  : FPGA configured successfully with bitstream "/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:00:04 INFO  : ps7_init is completed.
23:00:04 INFO  : ps7_post_config is completed.
23:00:43 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:58:46 INFO  : Processing command line option -hwspec /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper.hdf.
14:58:49 INFO  : Launching XSDB server: xsdb -s /opt/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
14:58:50 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:58:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1460829643000,  Project:1460683502000
14:58:52 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper.hdf.
14:58:53 INFO  : Copied contents of /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
14:58:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:59:08 INFO  : 
14:59:09 INFO  : 
14:59:11 INFO  : Updating hardware inferred compiler options for reading_TRNG_data.
14:59:11 INFO  : Updating hardware inferred compiler options for trial_figaro.
14:59:11 INFO  : Clearing existing target manager status.
15:02:52 INFO  : System reset is completed.
15:02:55 INFO  : FPGA configured successfully with bitstream "/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:02:55 INFO  : ps7_init is completed.
15:02:55 INFO  : ps7_post_config is completed.
15:04:22 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:04:36 INFO  : System reset is completed.
15:04:40 INFO  : FPGA configured successfully with bitstream "/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:04:46 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot write to target


    AP transaction error (DP CTRL_STAT=0xf0000021)
    Error Address = 0xf8000008


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1069)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:482)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:05:07 INFO  : System reset is completed.
15:05:11 INFO  : FPGA configured successfully with bitstream "/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:05:12 INFO  : ps7_init is completed.
15:05:12 INFO  : ps7_post_config is completed.
15:15:30 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:15:32 INFO  : Processor reset is completed for ps7_cortexa9_0
15:29:04 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:29:06 INFO  : Processor reset is completed for ps7_cortexa9_0
15:30:16 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:30:18 INFO  : System reset is completed.
15:30:23 INFO  : FPGA configured successfully with bitstream "/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:30:23 INFO  : ps7_init is completed.
15:30:23 INFO  : ps7_post_config is completed.
15:32:08 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:32:10 INFO  : System reset is completed.
15:32:14 INFO  : FPGA configured successfully with bitstream "/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:32:15 INFO  : ps7_init is completed.
15:32:15 INFO  : ps7_post_config is completed.
15:37:32 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:37:34 INFO  : System reset is completed.
15:37:39 INFO  : FPGA configured successfully with bitstream "/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:37:40 INFO  : ps7_init is completed.
15:37:40 INFO  : ps7_post_config is completed.
15:42:20 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:42:21 INFO  : System reset is completed.
15:42:26 INFO  : FPGA configured successfully with bitstream "/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:42:26 INFO  : ps7_init is completed.
15:42:26 INFO  : ps7_post_config is completed.
16:29:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1460837461000,  Project:1460829643000
16:29:04 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:29:12 INFO  : Copied contents of /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
16:29:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:29:29 INFO  : 
16:29:30 INFO  : 
16:29:32 INFO  : Updating hardware inferred compiler options for reading_TRNG_data.
16:29:32 INFO  : Updating hardware inferred compiler options for trial_figaro.
16:29:32 INFO  : Clearing existing target manager status.
16:30:33 INFO  : System reset is completed.
16:30:38 INFO  : FPGA configured successfully with bitstream "/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:30:38 INFO  : ps7_init is completed.
16:30:38 INFO  : ps7_post_config is completed.
16:38:05 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:38:09 INFO  : System reset is completed.
16:38:14 INFO  : FPGA configured successfully with bitstream "/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:38:14 INFO  : ps7_init is completed.
16:38:14 INFO  : ps7_post_config is completed.
16:49:47 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:49:49 INFO  : System reset is completed.
16:49:53 INFO  : FPGA configured successfully with bitstream "/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:49:54 INFO  : ps7_init is completed.
16:49:54 INFO  : ps7_post_config is completed.
17:15:58 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:16:00 INFO  : System reset is completed.
17:16:06 INFO  : FPGA configured successfully with bitstream "/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:16:06 INFO  : ps7_init is completed.
17:16:06 INFO  : ps7_post_config is completed.
17:17:24 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:17:25 INFO  : System reset is completed.
17:17:31 INFO  : FPGA configured successfully with bitstream "/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:17:31 INFO  : ps7_init is completed.
17:17:31 INFO  : ps7_post_config is completed.
17:53:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1460843611000,  Project:1460837461000
17:53:54 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:53:58 INFO  : Copied contents of /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
17:54:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:54:14 INFO  : 
17:54:15 INFO  : 
17:54:16 INFO  : Updating hardware inferred compiler options for reading_TRNG_data.
17:54:17 INFO  : Updating hardware inferred compiler options for trial_figaro.
17:54:17 INFO  : Clearing existing target manager status.
17:55:02 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Unknown Error Occured
    Cable is not powered-on

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:55:22 INFO  : System reset is completed.
17:55:27 INFO  : FPGA configured successfully with bitstream "/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:55:28 INFO  : ps7_init is completed.
17:55:28 INFO  : ps7_post_config is completed.
17:55:48 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:55:50 INFO  : System reset is completed.
17:55:54 INFO  : FPGA configured successfully with bitstream "/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:55:55 INFO  : ps7_init is completed.
17:55:55 INFO  : ps7_post_config is completed.
17:59:09 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:59:11 INFO  : System reset is completed.
17:59:15 INFO  : FPGA configured successfully with bitstream "/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:59:16 INFO  : ps7_init is completed.
17:59:16 INFO  : ps7_post_config is completed.
18:04:16 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:04:17 INFO  : Processor reset is completed for ps7_cortexa9_0
18:05:13 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:05:15 INFO  : System reset is completed.
18:05:19 INFO  : FPGA configured successfully with bitstream "/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:05:20 INFO  : ps7_init is completed.
18:05:20 INFO  : ps7_post_config is completed.
18:17:18 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:17:27 INFO  : System reset is completed.
18:17:33 INFO  : FPGA configured successfully with bitstream "/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:17:39 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot write to target


    AP transaction error (DP CTRL_STAT=0xf0000021)
    Error Address = 0xf8000008


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1069)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:482)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
18:18:02 INFO  : System reset is completed.
18:18:06 INFO  : FPGA configured successfully with bitstream "/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:18:07 INFO  : ps7_init is completed.
18:18:07 INFO  : ps7_post_config is completed.
18:21:35 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:21:37 INFO  : Processor reset is completed for ps7_cortexa9_0
18:22:38 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:22:39 INFO  : System reset is completed.
18:22:43 INFO  : FPGA configured successfully with bitstream "/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:22:44 INFO  : ps7_init is completed.
18:22:44 INFO  : ps7_post_config is completed.
