Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,6
design__inferred_latch__count,0
design__instance__count,1318
design__instance__area,19401.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00045833183685317636
power__switching__total,0.00010097859194502234
power__leakage__total,7.564096904388862E-7
power__total,0.0005600668373517692
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.26319272506358526
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26319272506358526
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10848094951604823
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.421706570488784
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.108481
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.919588
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2810116385793186
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2810116385793186
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6102988287479826
timing__setup__ws__corner:nom_slow_1p08V_125C,10.967437046744498
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.610299
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,14.728534
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.27003819389357336
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.27003819389357336
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2931683312425983
timing__setup__ws__corner:nom_typ_1p20V_25C,11.251869088270393
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.293168
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,16.982653
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26319272506358526
clock__skew__worst_setup,0.26319272506358526
timing__hold__ws,0.10848094951604823
timing__setup__ws,10.967437046744498
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108481
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,14.728534
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1318
design__instance__area__stdcell,19401.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.670365
design__instance__utilization__stdcell,0.670365
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,43
design__instance__area__class:inverter,235.872
design__instance__count__class:sequential_cell,146
design__instance__area__class:sequential_cell,6887.46
design__instance__count__class:multi_input_combinational_cell,813
design__instance__area__class:multi_input_combinational_cell,7767.45
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,253
design__instance__area__class:timing_repair_buffer,3989.87
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,23187.3
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,14
design__instance__area__class:clock_inverter,76.2048
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,229
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1469
route__net__special,2
route__drc_errors__iter:0,576
route__wirelength__iter:0,24676
route__drc_errors__iter:1,238
route__wirelength__iter:1,24495
route__drc_errors__iter:2,213
route__wirelength__iter:2,24447
route__drc_errors__iter:3,49
route__wirelength__iter:3,24353
route__drc_errors__iter:4,1
route__wirelength__iter:4,24347
route__drc_errors__iter:5,0
route__wirelength__iter:5,24347
route__drc_errors,0
route__wirelength,24347
route__vias,7170
route__vias__singlecut,7170
route__vias__multicut,0
design__disconnected_pin__count,13
design__critical_disconnected_pin__count,0
route__wirelength__max,440.565
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,150
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,150
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,150
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,150
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000129113
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000153978
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000687974
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000153978
design_powergrid__voltage__worst,0.0000153978
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000153978
design_powergrid__drop__worst__net:VPWR,0.0000129113
design_powergrid__voltage__worst__net:VGND,0.0000153978
design_powergrid__drop__worst__net:VGND,0.0000153978
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000709999999999999978459071237057997905139927752315998077392578125
ir__drop__worst,0.000012900000000000000157404471401445533729201997630298137664794921875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
