brm
reconfigurable
minima
monotone
submesh
pretiled
row
mesh
log
item
ppa
submeshes
meshes
maxima
buses
items
totally
processor
rows
17n
prefix
matrix
omega
bus
theta
parbs
submatrix
ports
polymorphic
nakano
row minima
reconfigurable mesh
monotone matrix
reconfigurable meshes
log n
theta n
log log
basic reconfigurable
item per
the brm
the row
log m
n time
size m
prefix maxima
a monotone
minima of
m theta
minima in
brm of
a brm
monotone matrices
one item
o log
time lower
of size
pretiled one
smallest item
totally monotone
in o
the row minima
a monotone matrix
row minima of
size m theta
log n time
one item per
computing the row
item per processor
of size m
minima of a
3 of time
log log n
in o log
n theta n
m theta n
basic reconfigurable mesh
time unit t
pretiled one item
of time unit
phase 3 of
row minima problem
a brm of
of computing the
time lower bound
the prefix maxima
of a monotone
n time lower
the minima in
prefix maxima of
every processor p
