// Seed: 1544324114
module module_0 (
    output tri1  id_0,
    output tri0  id_1,
    output uwire id_2,
    output tri0  id_3,
    output tri0  id_4
);
  logic [-1 'b0 : 1 'b0] id_6 = id_6;
  assign id_1 = id_6 || -1;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    input wire id_2,
    output supply1 id_3,
    input supply0 id_4
    , id_8,
    input supply1 id_5,
    input tri0 id_6
);
  logic [-1 : 1 'b0] id_9;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_0,
      id_3
  );
  assign modCall_1.id_3 = 0;
  wire id_10;
  assign id_8 = id_4;
endmodule
