0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/seq_aligner/seq_aligner.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/seq_aligner/seq_aligner.srcs/sim_1/imports/Ejercicio_1/t_clock_generator.v,1623516138,verilog,,C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/seq_aligner/seq_aligner.srcs/sim_1/new/seq_aligner_tb.v,,t_clock_generator,,,,,,,,
C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/seq_aligner/seq_aligner.srcs/sim_1/new/seq_aligner_tb.v,1638753697,verilog,,,,seq_aligner_tb,,,,,,,,
C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/seq_aligner/seq_aligner.srcs/sources_1/new/seq_aligner.v,1632174441,verilog,,C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/seq_aligner/seq_aligner.srcs/sim_1/imports/Ejercicio_1/t_clock_generator.v,,seq_aligner,,,,,,,,
