name: PSSI
description: PSSI
groupName: PSSI
source: STM32U535 SVD v1.0
registers:
  - name: CR
    displayName: CR
    description: Control register
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 1073741824
    fields:
      - name: CKPOL
        description: "Parallel data clock polarity\n\t\tThis bit configures the capture edge of the parallel clock or the edge used for driving outputs, depending on OUTEN."
        bitOffset: 5
        bitWidth: 1
      - name: DEPOL
        description: "Data enable (PSSI_DE) polarity\n\t\tThis bit indicates the level on the PSSI_DE pin when the data are not valid on the parallel interface."
        bitOffset: 6
        bitWidth: 1
      - name: RDYPOL
        description: "Ready (PSSI_RDY) polarity\n\t\tThis bit indicates the level on the PSSI_RDY pin when the data are not valid on the parallel interface."
        bitOffset: 8
        bitWidth: 1
      - name: EDM
        description: Extended data mode
        bitOffset: 10
        bitWidth: 2
      - name: ENABLE
        description: "PSSI enable\n\t\tThe contents of the FIFO are flushed when ENABLE is cleared to 0.\n\t\tNote: When ENABLE=1, the content of PSSI_CR must not be changed, except for the ENABLE bit itself. All configuration bits can change as soon as ENABLE changes from 0 to 1.\n\t\tThe DMA controller and all PSSI configuration registers must be programmed correctly before setting the ENABLE bit to 1.\n\t\tThe ENABLE bit and the DCMI ENABLE bit (bit 15 of DCMI_CR) must not be set to 1 at the same time."
        bitOffset: 14
        bitWidth: 1
      - name: DERDYCFG
        description: "Data enable and ready configuration\n\t\tWhen the PSSI_RDY function is mapped to the PSSI_DE pin (settings 101 or 111), it is still the RDYPOL bit which determines its polarity. Similarly, when the PSSI_DE function is mapped to the PSSI_RDY pin (settings 110 or 111), it is still the DEPOL bit which determines its polarity."
        bitOffset: 18
        bitWidth: 3
      - name: DMAEN
        description: DMA enable bit
        bitOffset: 30
        bitWidth: 1
      - name: OUTEN
        description: Data direction selection bit
        bitOffset: 31
        bitWidth: 1
  - name: SR
    displayName: SR
    description: Status register
    addressOffset: 4
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: RTT4B
        description: RTT4B
        bitOffset: 2
        bitWidth: 1
      - name: RTT1B
        description: RTT1B
        bitOffset: 3
        bitWidth: 1
  - name: RIS
    displayName: RIS
    description: Raw interrupt status register
    addressOffset: 8
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: OVR_RIS
        description: OVR_RIS
        bitOffset: 1
        bitWidth: 1
  - name: IER
    displayName: IER
    description: Interrupt enable register
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: OVR_IE
        description: OVR_IE
        bitOffset: 1
        bitWidth: 1
  - name: MIS
    displayName: MIS
    description: Masked interrupt status register
    addressOffset: 16
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: OVR_MIS
        description: OVR_MIS
        bitOffset: 1
        bitWidth: 1
  - name: ICR
    displayName: ICR
    description: Interrupt clear register
    addressOffset: 20
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: OVR_ISC
        description: OVR_ISC
        bitOffset: 1
        bitWidth: 1
  - name: DR
    displayName: DR
    description: Data register
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 3221225472
    fields:
      - name: BYTE0
        description: Data byte 0
        bitOffset: 0
        bitWidth: 8
      - name: BYTE1
        description: Data byte 1
        bitOffset: 8
        bitWidth: 8
      - name: BYTE2
        description: Data byte 2
        bitOffset: 16
        bitWidth: 8
      - name: BYTE3
        description: Data byte 3
        bitOffset: 24
        bitWidth: 8
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
