#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Sep  6 12:17:32 2019
# Process ID: 15902
# Current directory: /home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/impl_1
# Command line: vivado -log microblaze_MCU_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source microblaze_MCU_wrapper.tcl -notrace
# Log file: /home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/impl_1/microblaze_MCU_wrapper.vdi
# Journal file: /home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source microblaze_MCU_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/filip/Basys3_HardestGame/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: link_design -top microblaze_MCU_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_clk_wiz_1_0/microblaze_MCU_clk_wiz_1_0.dcp' for cell 'microblaze_MCU_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_mdm_1_0/microblaze_MCU_mdm_1_0.dcp' for cell 'microblaze_MCU_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_microblaze_0_0/microblaze_MCU_microblaze_0_0.dcp' for cell 'microblaze_MCU_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_ps2_keyboard_0_0/microblaze_MCU_ps2_keyboard_0_0.dcp' for cell 'microblaze_MCU_i/ps2_keyboard_0'
INFO: [Project 1-454] Reading design checkpoint '/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_rst_clk_wiz_1_100M_0/microblaze_MCU_rst_clk_wiz_1_100M_0.dcp' for cell 'microblaze_MCU_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_rst_clk_wiz_1_40M_0/microblaze_MCU_rst_clk_wiz_1_40M_0.dcp' for cell 'microblaze_MCU_i/rst_clk_wiz_1_40M'
INFO: [Project 1-454] Reading design checkpoint '/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_vga_basic_control_0_0/microblaze_MCU_vga_basic_control_0_0.dcp' for cell 'microblaze_MCU_i/vga_basic_control_0'
INFO: [Project 1-454] Reading design checkpoint '/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_xbar_0/microblaze_MCU_xbar_0.dcp' for cell 'microblaze_MCU_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_auto_cc_0/microblaze_MCU_auto_cc_0.dcp' for cell 'microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_dlmb_bram_if_cntlr_0/microblaze_MCU_dlmb_bram_if_cntlr_0.dcp' for cell 'microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_dlmb_v10_0/microblaze_MCU_dlmb_v10_0.dcp' for cell 'microblaze_MCU_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_ilmb_bram_if_cntlr_0/microblaze_MCU_ilmb_bram_if_cntlr_0.dcp' for cell 'microblaze_MCU_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_ilmb_v10_0/microblaze_MCU_ilmb_v10_0.dcp' for cell 'microblaze_MCU_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_lmb_bram_0/microblaze_MCU_lmb_bram_0.dcp' for cell 'microblaze_MCU_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 1925 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_microblaze_0_0/microblaze_MCU_microblaze_0_0.xdc] for cell 'microblaze_MCU_i/microblaze_0/U0'
Finished Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_microblaze_0_0/microblaze_MCU_microblaze_0_0.xdc] for cell 'microblaze_MCU_i/microblaze_0/U0'
Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_dlmb_v10_0/microblaze_MCU_dlmb_v10_0.xdc] for cell 'microblaze_MCU_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_dlmb_v10_0/microblaze_MCU_dlmb_v10_0.xdc] for cell 'microblaze_MCU_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_ilmb_v10_0/microblaze_MCU_ilmb_v10_0.xdc] for cell 'microblaze_MCU_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_ilmb_v10_0/microblaze_MCU_ilmb_v10_0.xdc] for cell 'microblaze_MCU_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_mdm_1_0/microblaze_MCU_mdm_1_0.xdc] for cell 'microblaze_MCU_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_mdm_1_0/microblaze_MCU_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2159.371 ; gain = 509.516 ; free physical = 2572 ; free virtual = 9425
Finished Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_mdm_1_0/microblaze_MCU_mdm_1_0.xdc] for cell 'microblaze_MCU_i/mdm_1/U0'
Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_clk_wiz_1_0/microblaze_MCU_clk_wiz_1_0_board.xdc] for cell 'microblaze_MCU_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_clk_wiz_1_0/microblaze_MCU_clk_wiz_1_0_board.xdc] for cell 'microblaze_MCU_i/clk_wiz_1/inst'
Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_clk_wiz_1_0/microblaze_MCU_clk_wiz_1_0.xdc] for cell 'microblaze_MCU_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_clk_wiz_1_0/microblaze_MCU_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_clk_wiz_1_0/microblaze_MCU_clk_wiz_1_0.xdc] for cell 'microblaze_MCU_i/clk_wiz_1/inst'
Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_rst_clk_wiz_1_100M_0/microblaze_MCU_rst_clk_wiz_1_100M_0_board.xdc] for cell 'microblaze_MCU_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_rst_clk_wiz_1_100M_0/microblaze_MCU_rst_clk_wiz_1_100M_0_board.xdc] for cell 'microblaze_MCU_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_rst_clk_wiz_1_100M_0/microblaze_MCU_rst_clk_wiz_1_100M_0.xdc] for cell 'microblaze_MCU_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_rst_clk_wiz_1_100M_0/microblaze_MCU_rst_clk_wiz_1_100M_0.xdc] for cell 'microblaze_MCU_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_rst_clk_wiz_1_40M_0/microblaze_MCU_rst_clk_wiz_1_40M_0_board.xdc] for cell 'microblaze_MCU_i/rst_clk_wiz_1_40M/U0'
Finished Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_rst_clk_wiz_1_40M_0/microblaze_MCU_rst_clk_wiz_1_40M_0_board.xdc] for cell 'microblaze_MCU_i/rst_clk_wiz_1_40M/U0'
Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_rst_clk_wiz_1_40M_0/microblaze_MCU_rst_clk_wiz_1_40M_0.xdc] for cell 'microblaze_MCU_i/rst_clk_wiz_1_40M/U0'
Finished Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_rst_clk_wiz_1_40M_0/microblaze_MCU_rst_clk_wiz_1_40M_0.xdc] for cell 'microblaze_MCU_i/rst_clk_wiz_1_40M/U0'
Parsing XDC File [/home/filip/Projects/xilinx/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [/home/filip/Projects/xilinx/Basys3_Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/filip/Projects/xilinx/Basys3_Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [/home/filip/Projects/xilinx/Basys3_Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/filip/Projects/xilinx/Basys3_Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/filip/Projects/xilinx/Basys3_Master.xdc]
Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_auto_cc_0/microblaze_MCU_auto_cc_0_clocks.xdc] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_auto_cc_0/microblaze_MCU_auto_cc_0_clocks.xdc] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'microblaze_MCU_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2355.465 ; gain = 0.000 ; free physical = 2582 ; free virtual = 9435
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1120 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 1024 instances

27 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2355.465 ; gain = 995.480 ; free physical = 2582 ; free virtual = 9435
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2355.465 ; gain = 0.000 ; free physical = 2583 ; free virtual = 9436

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1af9d7e5a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2355.465 ; gain = 0.000 ; free physical = 2570 ; free virtual = 9423

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 172b1b18f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2355.465 ; gain = 0.000 ; free physical = 2515 ; free virtual = 9368
INFO: [Opt 31-389] Phase Retarget created 59 cells and removed 116 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d4f10961

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2355.465 ; gain = 0.000 ; free physical = 2515 ; free virtual = 9368
INFO: [Opt 31-389] Phase Constant propagation created 10 cells and removed 56 cells
INFO: [Opt 31-1021] In phase Constant propagation, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c66b1550

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2355.465 ; gain = 0.000 ; free physical = 2515 ; free virtual = 9368
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 650 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0_BUFG_inst to drive 0 load(s) on clock net microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0_BUFG
INFO: [Opt 31-194] Inserted BUFG microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0_BUFG_inst to drive 0 load(s) on clock net microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1e9cb5b0c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2355.465 ; gain = 0.000 ; free physical = 2515 ; free virtual = 9368
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1cc81b120

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2355.465 ; gain = 0.000 ; free physical = 2514 ; free virtual = 9367
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14b9886c2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2355.465 ; gain = 0.000 ; free physical = 2514 ; free virtual = 9367
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              59  |             116  |                                              3  |
|  Constant propagation         |              10  |              56  |                                              8  |
|  Sweep                        |               1  |             650  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2355.465 ; gain = 0.000 ; free physical = 2514 ; free virtual = 9367
Ending Logic Optimization Task | Checksum: 22fa44be6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2355.465 ; gain = 0.000 ; free physical = 2514 ; free virtual = 9367

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.137 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 32 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 1764ef71e

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2568.570 ; gain = 0.000 ; free physical = 2477 ; free virtual = 9330
Ending Power Optimization Task | Checksum: 1764ef71e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2568.570 ; gain = 213.105 ; free physical = 2490 ; free virtual = 9342

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 13bb69989

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2568.570 ; gain = 0.000 ; free physical = 2493 ; free virtual = 9346
Ending Final Cleanup Task | Checksum: 13bb69989

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2568.570 ; gain = 0.000 ; free physical = 2485 ; free virtual = 9338

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.570 ; gain = 0.000 ; free physical = 2485 ; free virtual = 9338
Ending Netlist Obfuscation Task | Checksum: 13bb69989

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2568.570 ; gain = 0.000 ; free physical = 2484 ; free virtual = 9337
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 2568.570 ; gain = 213.105 ; free physical = 2480 ; free virtual = 9332
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.570 ; gain = 0.000 ; free physical = 2481 ; free virtual = 9333
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2568.570 ; gain = 0.000 ; free physical = 2476 ; free virtual = 9330
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2568.570 ; gain = 0.000 ; free physical = 2473 ; free virtual = 9329
INFO: [Common 17-1381] The checkpoint '/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/impl_1/microblaze_MCU_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file microblaze_MCU_wrapper_drc_opted.rpt -pb microblaze_MCU_wrapper_drc_opted.pb -rpx microblaze_MCU_wrapper_drc_opted.rpx
Command: report_drc -file microblaze_MCU_wrapper_drc_opted.rpt -pb microblaze_MCU_wrapper_drc_opted.pb -rpx microblaze_MCU_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/impl_1/microblaze_MCU_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2484 ; free virtual = 9339
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bc362566

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2484 ; free virtual = 9339
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2484 ; free virtual = 9339

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c671edc3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2468 ; free virtual = 9323

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 23c901975

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2431 ; free virtual = 9287

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 23c901975

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2431 ; free virtual = 9287
Phase 1 Placer Initialization | Checksum: 23c901975

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2431 ; free virtual = 9287

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 23310005d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2420 ; free virtual = 9276

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2413 ; free virtual = 9269

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 143748e79

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2411 ; free virtual = 9267
Phase 2 Global Placement | Checksum: 14447ae1d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2407 ; free virtual = 9262

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14447ae1d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2408 ; free virtual = 9263

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12de341d3

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2408 ; free virtual = 9262

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d0292b8b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:26 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2408 ; free virtual = 9262

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1be0b24d3

Time (s): cpu = 00:00:52 ; elapsed = 00:00:26 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2408 ; free virtual = 9262

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: ecc2134c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2407 ; free virtual = 9261

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15d2ea545

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2408 ; free virtual = 9263

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 164fe4391

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2408 ; free virtual = 9263
Phase 3 Detail Placement | Checksum: 164fe4391

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2408 ; free virtual = 9263

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 27a886a9c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 27a886a9c

Time (s): cpu = 00:01:02 ; elapsed = 00:00:32 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2425 ; free virtual = 9280
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.579. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f008e61e

Time (s): cpu = 00:01:02 ; elapsed = 00:00:32 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2425 ; free virtual = 9280
Phase 4.1 Post Commit Optimization | Checksum: 1f008e61e

Time (s): cpu = 00:01:03 ; elapsed = 00:00:32 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2425 ; free virtual = 9280

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f008e61e

Time (s): cpu = 00:01:03 ; elapsed = 00:00:32 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2425 ; free virtual = 9280

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f008e61e

Time (s): cpu = 00:01:03 ; elapsed = 00:00:32 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2425 ; free virtual = 9280

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2425 ; free virtual = 9280
Phase 4.4 Final Placement Cleanup | Checksum: 1d6d2bb98

Time (s): cpu = 00:01:03 ; elapsed = 00:00:33 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2425 ; free virtual = 9280
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d6d2bb98

Time (s): cpu = 00:01:03 ; elapsed = 00:00:33 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2425 ; free virtual = 9279
Ending Placer Task | Checksum: 166bff05a

Time (s): cpu = 00:01:03 ; elapsed = 00:00:33 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2435 ; free virtual = 9291
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:35 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2435 ; free virtual = 9291
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2435 ; free virtual = 9291
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2427 ; free virtual = 9290
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2411 ; free virtual = 9288
INFO: [Common 17-1381] The checkpoint '/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/impl_1/microblaze_MCU_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2277 ; free virtual = 9164
INFO: [runtcl-4] Executing : report_io -file microblaze_MCU_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2261 ; free virtual = 9155
INFO: [runtcl-4] Executing : report_utilization -file microblaze_MCU_wrapper_utilization_placed.rpt -pb microblaze_MCU_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file microblaze_MCU_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2252 ; free virtual = 9151
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: b97bf46d ConstDB: 0 ShapeSum: ad43fbed RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 7a8ca854

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2018 ; free virtual = 8964
Post Restoration Checksum: NetGraph: 4ee61456 NumContArr: 2ba693fe Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 7a8ca854

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 1985 ; free virtual = 8932

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 7a8ca854

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 1970 ; free virtual = 8917

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 7a8ca854

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 1970 ; free virtual = 8917
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 228d8318a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 1953 ; free virtual = 8893
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.662  | TNS=0.000  | WHS=-0.290 | THS=-1406.974|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1ca7100c9

Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 1996 ; free virtual = 8921
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.662  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 179dce109

Time (s): cpu = 00:00:58 ; elapsed = 00:00:33 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 1998 ; free virtual = 8921
Phase 2 Router Initialization | Checksum: 1d89bff5b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:33 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 1998 ; free virtual = 8921

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14467b8c4

Time (s): cpu = 00:01:21 ; elapsed = 00:00:42 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 1991 ; free virtual = 8914

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 973
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.781  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 117748098

Time (s): cpu = 00:01:53 ; elapsed = 00:00:58 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2012 ; free virtual = 8932
Phase 4 Rip-up And Reroute | Checksum: 117748098

Time (s): cpu = 00:01:53 ; elapsed = 00:00:58 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2012 ; free virtual = 8932

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: e9571e96

Time (s): cpu = 00:01:58 ; elapsed = 00:00:59 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2013 ; free virtual = 8932
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.781  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 5df82e0d

Time (s): cpu = 00:01:59 ; elapsed = 00:00:59 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2013 ; free virtual = 8932

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 5df82e0d

Time (s): cpu = 00:01:59 ; elapsed = 00:00:59 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2012 ; free virtual = 8932
Phase 5 Delay and Skew Optimization | Checksum: 5df82e0d

Time (s): cpu = 00:01:59 ; elapsed = 00:00:59 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2012 ; free virtual = 8932

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 40fdf2d0

Time (s): cpu = 00:02:05 ; elapsed = 00:01:02 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2013 ; free virtual = 8932
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.781  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: c5c1e85c

Time (s): cpu = 00:02:05 ; elapsed = 00:01:02 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2012 ; free virtual = 8932
Phase 6 Post Hold Fix | Checksum: c5c1e85c

Time (s): cpu = 00:02:05 ; elapsed = 00:01:02 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2012 ; free virtual = 8932

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.25177 %
  Global Horizontal Routing Utilization  = 7.01249 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: b3896300

Time (s): cpu = 00:02:05 ; elapsed = 00:01:02 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2012 ; free virtual = 8932

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: b3896300

Time (s): cpu = 00:02:06 ; elapsed = 00:01:02 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2012 ; free virtual = 8932

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18c7549fb

Time (s): cpu = 00:02:06 ; elapsed = 00:01:03 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2013 ; free virtual = 8933

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.781  | TNS=0.000  | WHS=0.017  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18c7549fb

Time (s): cpu = 00:02:06 ; elapsed = 00:01:03 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2013 ; free virtual = 8933
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:06 ; elapsed = 00:01:03 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2037 ; free virtual = 8956

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:11 ; elapsed = 00:01:07 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2035 ; free virtual = 8955
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2036 ; free virtual = 8956
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2026 ; free virtual = 8952
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2576.574 ; gain = 0.000 ; free physical = 2010 ; free virtual = 8951
INFO: [Common 17-1381] The checkpoint '/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/impl_1/microblaze_MCU_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file microblaze_MCU_wrapper_drc_routed.rpt -pb microblaze_MCU_wrapper_drc_routed.pb -rpx microblaze_MCU_wrapper_drc_routed.rpx
Command: report_drc -file microblaze_MCU_wrapper_drc_routed.rpt -pb microblaze_MCU_wrapper_drc_routed.pb -rpx microblaze_MCU_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/impl_1/microblaze_MCU_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file microblaze_MCU_wrapper_methodology_drc_routed.rpt -pb microblaze_MCU_wrapper_methodology_drc_routed.pb -rpx microblaze_MCU_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file microblaze_MCU_wrapper_methodology_drc_routed.rpt -pb microblaze_MCU_wrapper_methodology_drc_routed.pb -rpx microblaze_MCU_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/impl_1/microblaze_MCU_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2886.551 ; gain = 271.973 ; free physical = 1614 ; free virtual = 8543
INFO: [runtcl-4] Executing : report_power -file microblaze_MCU_wrapper_power_routed.rpt -pb microblaze_MCU_wrapper_power_summary_routed.pb -rpx microblaze_MCU_wrapper_power_routed.rpx
Command: report_power -file microblaze_MCU_wrapper_power_routed.rpt -pb microblaze_MCU_wrapper_power_summary_routed.pb -rpx microblaze_MCU_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
114 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2945.605 ; gain = 59.055 ; free physical = 1452 ; free virtual = 8403
INFO: [runtcl-4] Executing : report_route_status -file microblaze_MCU_wrapper_route_status.rpt -pb microblaze_MCU_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file microblaze_MCU_wrapper_timing_summary_routed.rpt -pb microblaze_MCU_wrapper_timing_summary_routed.pb -rpx microblaze_MCU_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2945.605 ; gain = 0.000 ; free physical = 1505 ; free virtual = 8448
INFO: [runtcl-4] Executing : report_incremental_reuse -file microblaze_MCU_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file microblaze_MCU_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file microblaze_MCU_wrapper_bus_skew_routed.rpt -pb microblaze_MCU_wrapper_bus_skew_routed.pb -rpx microblaze_MCU_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force microblaze_MCU_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./microblaze_MCU_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Sep  6 12:21:30 2019. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
134 Infos, 5 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 3250.199 ; gain = 304.594 ; free physical = 1542 ; free virtual = 8482
INFO: [Common 17-206] Exiting Vivado at Fri Sep  6 12:21:30 2019...
