// assign in = { in_signal[943], in_signal[940], in_signal[939], in_signal[199], in_signal[198], in_signal[197], in_signal[196], in_signal[195], in_signal[194], in_signal[193], in_signal[192], in_signal[191], in_signal[190], in_signal[189], in_signal[188], in_signal[187], in_signal[186], in_signal[185], in_signal[184], in_signal[183], in_signal[182], in_signal[181], in_signal[180], in_signal[179], in_signal[178], in_signal[177], in_signal[176], in_signal[175], in_signal[174], in_signal[173], in_signal[172], in_signal[171], in_signal[170], in_signal[169], in_signal[168], in_signal[167], in_signal[166], in_signal[165], in_signal[164], in_signal[163], in_signal[162], in_signal[161], in_signal[160], in_signal[159], in_signal[158], in_signal[157], in_signal[156], in_signal[155], in_signal[154], in_signal[153], in_signal[152], in_signal[151], in_signal[150], in_signal[149], in_signal[148], in_signal[147], in_signal[146], in_signal[145], in_signal[144], in_signal[143], in_signal[142], in_signal[141], in_signal[140], in_signal[139], in_signal[138], in_signal[137], in_signal[136], in_signal[1163], in_signal[1162], in_signal[1161], in_signal[1160], in_signal[1159], in_signal[1158], in_signal[1157], in_signal[1156], in_signal[1155], in_signal[1154], in_signal[1153], in_signal[1152], in_signal[1151], in_signal[1150], in_signal[1149], in_signal[1148], in_signal[1147], in_signal[1146], in_signal[1145], in_signal[1144], in_signal[1143], in_signal[1142], in_signal[1141], in_signal[1140], in_signal[1139], in_signal[1138], in_signal[1137], in_signal[1136], in_signal[1135], in_signal[1134], in_signal[1133], in_signal[1132], in_signal[1028], in_signal[1026], in_signal[1025], in_signal[0] };
// assign  { out_signal[839], out_signal[838], out_signal[837], out_signal[836], out_signal[835], out_signal[834], out_signal[833], out_signal[832], out_signal[831], out_signal[830], out_signal[829], out_signal[828], out_signal[827], out_signal[826], out_signal[825], out_signal[824], out_signal[823], out_signal[822], out_signal[821], out_signal[820], out_signal[819], out_signal[818], out_signal[817], out_signal[816], out_signal[815], out_signal[814], out_signal[813], out_signal[812], out_signal[811], out_signal[810], out_signal[809], out_signal[808], out_signal[807], out_signal[806], out_signal[805], out_signal[804], out_signal[803], out_signal[802], out_signal[801], out_signal[800], out_signal[799], out_signal[798], out_signal[797], out_signal[796], out_signal[795], out_signal[794], out_signal[793], out_signal[792], out_signal[791], out_signal[790], out_signal[789], out_signal[788], out_signal[787], out_signal[786], out_signal[785], out_signal[784], out_signal[783], out_signal[782], out_signal[781], out_signal[780], out_signal[779], out_signal[778], out_signal[777], out_signal[776] } = out;
module SkinnyTop_step2_ANF #(low_latency = 1, pipeline = 1) (clk, r, in0, in1, out0, out1);
  input clk;
  input [102:0] in0, in1;
  output [63:0] out0, out1;
  input [1023:0] r;

  wire r0_0;
  assign r0_0 = in0[0] ^ in0[17];
  wire r0_0_reg;
  GHPC_reg reg_inst0_0(.clk(clk), .D(r0_0), .Q(r0_0_reg));
  wire r0_1;
  assign r0_1 = in0[0] ^ in0[13];
  wire r0_1_reg;
  GHPC_reg reg_inst0_1(.clk(clk), .D(r0_1), .Q(r0_1_reg));
  wire r0_2;
  assign r0_2 = in0[0] ^ in0[9];
  wire r0_2_reg;
  GHPC_reg reg_inst0_2(.clk(clk), .D(r0_2), .Q(r0_2_reg));
  wire r0_3;
  assign r0_3 = in0[0] ^ in0[16];
  wire r0_3_reg;
  GHPC_reg reg_inst0_3(.clk(clk), .D(r0_3), .Q(r0_3_reg));
  wire r0_4;
  assign r0_4 = in0[0] ^ in0[12];
  wire r0_4_reg;
  GHPC_reg reg_inst0_4(.clk(clk), .D(r0_4), .Q(r0_4_reg));
  wire r0_5;
  assign r0_5 = in0[0] ^ in0[8];
  wire r0_5_reg;
  GHPC_reg reg_inst0_5(.clk(clk), .D(r0_5), .Q(r0_5_reg));
  wire r0_6;
  assign r0_6 = in0[17];
  wire r0_6_reg;
  GHPC_reg reg_inst0_6(.clk(clk), .D(r0_6), .Q(r0_6_reg));
  wire r0_7;
  assign r0_7 = in0[13];
  wire r0_7_reg;
  GHPC_reg reg_inst0_7(.clk(clk), .D(r0_7), .Q(r0_7_reg));
  wire r0_8;
  assign r0_8 = in0[9];
  wire r0_8_reg;
  GHPC_reg reg_inst0_8(.clk(clk), .D(r0_8), .Q(r0_8_reg));
  wire r0_9;
  assign r0_9 = in0[29];
  wire r0_9_reg;
  GHPC_reg reg_inst0_9(.clk(clk), .D(r0_9), .Q(r0_9_reg));
  wire r0_10;
  assign r0_10 = in0[25];
  wire r0_10_reg;
  GHPC_reg reg_inst0_10(.clk(clk), .D(r0_10), .Q(r0_10_reg));
  wire r0_11;
  assign r0_11 = in0[33];
  wire r0_11_reg;
  GHPC_reg reg_inst0_11(.clk(clk), .D(r0_11), .Q(r0_11_reg));
  wire r0_12;
  assign r0_12 = in0[0] ^ in0[19];
  wire r0_12_reg;
  GHPC_reg reg_inst0_12(.clk(clk), .D(r0_12), .Q(r0_12_reg));
  wire r0_13;
  assign r0_13 = in0[0] ^ in0[15];
  wire r0_13_reg;
  GHPC_reg reg_inst0_13(.clk(clk), .D(r0_13), .Q(r0_13_reg));
  wire r0_14;
  assign r0_14 = in0[0] ^ in0[11];
  wire r0_14_reg;
  GHPC_reg reg_inst0_14(.clk(clk), .D(r0_14), .Q(r0_14_reg));
  wire r0_15;
  assign r0_15 = in0[5] ^ in0[2];
  wire r0_15_reg;
  GHPC_reg reg_inst0_15(.clk(clk), .D(r0_15), .Q(r0_15_reg));
  wire r0_19;
  assign r0_19 = in0[16];
  wire r0_19_reg;
  GHPC_reg reg_inst0_19(.clk(clk), .D(r0_19), .Q(r0_19_reg));
  wire r0_20;
  assign r0_20 = in0[12];
  wire r0_20_reg;
  GHPC_reg reg_inst0_20(.clk(clk), .D(r0_20), .Q(r0_20_reg));
  wire r0_21;
  assign r0_21 = in0[8];
  wire r0_21_reg;
  GHPC_reg reg_inst0_21(.clk(clk), .D(r0_21), .Q(r0_21_reg));
  wire r0_22;
  assign r0_22 = in0[28];
  wire r0_22_reg;
  GHPC_reg reg_inst0_22(.clk(clk), .D(r0_22), .Q(r0_22_reg));
  wire r0_23;
  assign r0_23 = in0[24];
  wire r0_23_reg;
  GHPC_reg reg_inst0_23(.clk(clk), .D(r0_23), .Q(r0_23_reg));
  wire r0_24;
  assign r0_24 = in0[32];
  wire r0_24_reg;
  GHPC_reg reg_inst0_24(.clk(clk), .D(r0_24), .Q(r0_24_reg));
  wire r0_25;
  assign r0_25 = in0[0] ^ in0[18];
  wire r0_25_reg;
  GHPC_reg reg_inst0_25(.clk(clk), .D(r0_25), .Q(r0_25_reg));
  wire r0_26;
  assign r0_26 = in0[0] ^ in0[14];
  wire r0_26_reg;
  GHPC_reg reg_inst0_26(.clk(clk), .D(r0_26), .Q(r0_26_reg));
  wire r0_27;
  assign r0_27 = in0[0] ^ in0[10];
  wire r0_27_reg;
  GHPC_reg reg_inst0_27(.clk(clk), .D(r0_27), .Q(r0_27_reg));
  wire r0_28;
  assign r0_28 = in0[4] ^ in0[1];
  wire r0_28_reg;
  GHPC_reg reg_inst0_28(.clk(clk), .D(r0_28), .Q(r0_28_reg));
  wire r0_32;
  assign r0_32 = in0[19];
  wire r0_32_reg;
  GHPC_reg reg_inst0_32(.clk(clk), .D(r0_32), .Q(r0_32_reg));
  wire r0_33;
  assign r0_33 = in0[15];
  wire r0_33_reg;
  GHPC_reg reg_inst0_33(.clk(clk), .D(r0_33), .Q(r0_33_reg));
  wire r0_34;
  assign r0_34 = in0[11];
  wire r0_34_reg;
  GHPC_reg reg_inst0_34(.clk(clk), .D(r0_34), .Q(r0_34_reg));
  wire r0_35;
  assign r0_35 = in0[0] ^ in0[5] ^ in0[2];
  wire r0_35_reg;
  GHPC_reg reg_inst0_35(.clk(clk), .D(r0_35), .Q(r0_35_reg));
  wire r0_36;
  assign r0_36 = in0[31];
  wire r0_36_reg;
  GHPC_reg reg_inst0_36(.clk(clk), .D(r0_36), .Q(r0_36_reg));
  wire r0_37;
  assign r0_37 = in0[27];
  wire r0_37_reg;
  GHPC_reg reg_inst0_37(.clk(clk), .D(r0_37), .Q(r0_37_reg));
  wire r0_38;
  assign r0_38 = in0[21];
  wire r0_38_reg;
  GHPC_reg reg_inst0_38(.clk(clk), .D(r0_38), .Q(r0_38_reg));
  wire r0_39;
  assign r0_39 = in0[35];
  wire r0_39_reg;
  GHPC_reg reg_inst0_39(.clk(clk), .D(r0_39), .Q(r0_39_reg));
  wire r0_40;
  assign r0_40 = in0[7] ^ in0[3];
  wire r0_40_reg;
  GHPC_reg reg_inst0_40(.clk(clk), .D(r0_40), .Q(r0_40_reg));
  wire r0_45;
  assign r0_45 = in0[18];
  wire r0_45_reg;
  GHPC_reg reg_inst0_45(.clk(clk), .D(r0_45), .Q(r0_45_reg));
  wire r0_46;
  assign r0_46 = in0[14];
  wire r0_46_reg;
  GHPC_reg reg_inst0_46(.clk(clk), .D(r0_46), .Q(r0_46_reg));
  wire r0_47;
  assign r0_47 = in0[10];
  wire r0_47_reg;
  GHPC_reg reg_inst0_47(.clk(clk), .D(r0_47), .Q(r0_47_reg));
  wire r0_48;
  assign r0_48 = in0[0] ^ in0[4] ^ in0[1];
  wire r0_48_reg;
  GHPC_reg reg_inst0_48(.clk(clk), .D(r0_48), .Q(r0_48_reg));
  wire r0_49;
  assign r0_49 = in0[30];
  wire r0_49_reg;
  GHPC_reg reg_inst0_49(.clk(clk), .D(r0_49), .Q(r0_49_reg));
  wire r0_50;
  assign r0_50 = in0[26];
  wire r0_50_reg;
  GHPC_reg reg_inst0_50(.clk(clk), .D(r0_50), .Q(r0_50_reg));
  wire r0_51;
  assign r0_51 = in0[20];
  wire r0_51_reg;
  GHPC_reg reg_inst0_51(.clk(clk), .D(r0_51), .Q(r0_51_reg));
  wire r0_52;
  assign r0_52 = in0[34];
  wire r0_52_reg;
  GHPC_reg reg_inst0_52(.clk(clk), .D(r0_52), .Q(r0_52_reg));
  wire r0_53;
  assign r0_53 = in0[6] ^ in0[102];
  wire r0_53_reg;
  GHPC_reg reg_inst0_53(.clk(clk), .D(r0_53), .Q(r0_53_reg));
  wire r0_58;
  assign r0_58 = in0[0] ^ in0[7] ^ in0[3];
  wire r0_58_reg;
  GHPC_reg reg_inst0_58(.clk(clk), .D(r0_58), .Q(r0_58_reg));
  wire r0_59;
  assign r0_59 = in0[0] ^ in0[23] ^ in0[101];
  wire r0_59_reg;
  GHPC_reg reg_inst0_59(.clk(clk), .D(r0_59), .Q(r0_59_reg));
  wire r0_61;
  assign r0_61 = in0[0] ^ in0[6] ^ in0[102];
  wire r0_61_reg;
  GHPC_reg reg_inst0_61(.clk(clk), .D(r0_61), .Q(r0_61_reg));
  wire r0_62;
  assign r0_62 = in0[0] ^ in0[22] ^ in0[100];
  wire r0_62_reg;
  GHPC_reg reg_inst0_62(.clk(clk), .D(r0_62), .Q(r0_62_reg));
  wire r1_0;
  assign r1_0 = in1[0] ^ in1[17];
  wire r1_0_reg;
  GHPC_reg reg_inst1_0(.clk(clk), .D(r1_0), .Q(r1_0_reg));
  wire r1_1;
  assign r1_1 = in1[0] ^ in1[13];
  wire r1_1_reg;
  GHPC_reg reg_inst1_1(.clk(clk), .D(r1_1), .Q(r1_1_reg));
  wire r1_2;
  assign r1_2 = in1[0] ^ in1[9];
  wire r1_2_reg;
  GHPC_reg reg_inst1_2(.clk(clk), .D(r1_2), .Q(r1_2_reg));
  wire r1_3;
  assign r1_3 = in1[0] ^ in1[16];
  wire r1_3_reg;
  GHPC_reg reg_inst1_3(.clk(clk), .D(r1_3), .Q(r1_3_reg));
  wire r1_4;
  assign r1_4 = in1[0] ^ in1[12];
  wire r1_4_reg;
  GHPC_reg reg_inst1_4(.clk(clk), .D(r1_4), .Q(r1_4_reg));
  wire r1_5;
  assign r1_5 = in1[0] ^ in1[8];
  wire r1_5_reg;
  GHPC_reg reg_inst1_5(.clk(clk), .D(r1_5), .Q(r1_5_reg));
  wire r1_6;
  assign r1_6 = in1[17];
  wire r1_6_reg;
  GHPC_reg reg_inst1_6(.clk(clk), .D(r1_6), .Q(r1_6_reg));
  wire r1_7;
  assign r1_7 = in1[13];
  wire r1_7_reg;
  GHPC_reg reg_inst1_7(.clk(clk), .D(r1_7), .Q(r1_7_reg));
  wire r1_8;
  assign r1_8 = in1[9];
  wire r1_8_reg;
  GHPC_reg reg_inst1_8(.clk(clk), .D(r1_8), .Q(r1_8_reg));
  wire r1_9;
  assign r1_9 = in1[29];
  wire r1_9_reg;
  GHPC_reg reg_inst1_9(.clk(clk), .D(r1_9), .Q(r1_9_reg));
  wire r1_10;
  assign r1_10 = in1[25];
  wire r1_10_reg;
  GHPC_reg reg_inst1_10(.clk(clk), .D(r1_10), .Q(r1_10_reg));
  wire r1_11;
  assign r1_11 = in1[33];
  wire r1_11_reg;
  GHPC_reg reg_inst1_11(.clk(clk), .D(r1_11), .Q(r1_11_reg));
  wire r1_12;
  assign r1_12 = in1[0] ^ in1[19];
  wire r1_12_reg;
  GHPC_reg reg_inst1_12(.clk(clk), .D(r1_12), .Q(r1_12_reg));
  wire r1_13;
  assign r1_13 = in1[0] ^ in1[15];
  wire r1_13_reg;
  GHPC_reg reg_inst1_13(.clk(clk), .D(r1_13), .Q(r1_13_reg));
  wire r1_14;
  assign r1_14 = in1[0] ^ in1[11];
  wire r1_14_reg;
  GHPC_reg reg_inst1_14(.clk(clk), .D(r1_14), .Q(r1_14_reg));
  wire r1_15;
  assign r1_15 = in1[5] ^ in1[2];
  wire r1_15_reg;
  GHPC_reg reg_inst1_15(.clk(clk), .D(r1_15), .Q(r1_15_reg));
  wire r1_19;
  assign r1_19 = in1[16];
  wire r1_19_reg;
  GHPC_reg reg_inst1_19(.clk(clk), .D(r1_19), .Q(r1_19_reg));
  wire r1_20;
  assign r1_20 = in1[12];
  wire r1_20_reg;
  GHPC_reg reg_inst1_20(.clk(clk), .D(r1_20), .Q(r1_20_reg));
  wire r1_21;
  assign r1_21 = in1[8];
  wire r1_21_reg;
  GHPC_reg reg_inst1_21(.clk(clk), .D(r1_21), .Q(r1_21_reg));
  wire r1_22;
  assign r1_22 = in1[28];
  wire r1_22_reg;
  GHPC_reg reg_inst1_22(.clk(clk), .D(r1_22), .Q(r1_22_reg));
  wire r1_23;
  assign r1_23 = in1[24];
  wire r1_23_reg;
  GHPC_reg reg_inst1_23(.clk(clk), .D(r1_23), .Q(r1_23_reg));
  wire r1_24;
  assign r1_24 = in1[32];
  wire r1_24_reg;
  GHPC_reg reg_inst1_24(.clk(clk), .D(r1_24), .Q(r1_24_reg));
  wire r1_25;
  assign r1_25 = in1[0] ^ in1[18];
  wire r1_25_reg;
  GHPC_reg reg_inst1_25(.clk(clk), .D(r1_25), .Q(r1_25_reg));
  wire r1_26;
  assign r1_26 = in1[0] ^ in1[14];
  wire r1_26_reg;
  GHPC_reg reg_inst1_26(.clk(clk), .D(r1_26), .Q(r1_26_reg));
  wire r1_27;
  assign r1_27 = in1[0] ^ in1[10];
  wire r1_27_reg;
  GHPC_reg reg_inst1_27(.clk(clk), .D(r1_27), .Q(r1_27_reg));
  wire r1_28;
  assign r1_28 = in1[4] ^ in1[1];
  wire r1_28_reg;
  GHPC_reg reg_inst1_28(.clk(clk), .D(r1_28), .Q(r1_28_reg));
  wire r1_32;
  assign r1_32 = in1[19];
  wire r1_32_reg;
  GHPC_reg reg_inst1_32(.clk(clk), .D(r1_32), .Q(r1_32_reg));
  wire r1_33;
  assign r1_33 = in1[15];
  wire r1_33_reg;
  GHPC_reg reg_inst1_33(.clk(clk), .D(r1_33), .Q(r1_33_reg));
  wire r1_34;
  assign r1_34 = in1[11];
  wire r1_34_reg;
  GHPC_reg reg_inst1_34(.clk(clk), .D(r1_34), .Q(r1_34_reg));
  wire r1_35;
  assign r1_35 = in1[0] ^ in1[5] ^ in1[2];
  wire r1_35_reg;
  GHPC_reg reg_inst1_35(.clk(clk), .D(r1_35), .Q(r1_35_reg));
  wire r1_36;
  assign r1_36 = in1[31];
  wire r1_36_reg;
  GHPC_reg reg_inst1_36(.clk(clk), .D(r1_36), .Q(r1_36_reg));
  wire r1_37;
  assign r1_37 = in1[27];
  wire r1_37_reg;
  GHPC_reg reg_inst1_37(.clk(clk), .D(r1_37), .Q(r1_37_reg));
  wire r1_38;
  assign r1_38 = in1[21];
  wire r1_38_reg;
  GHPC_reg reg_inst1_38(.clk(clk), .D(r1_38), .Q(r1_38_reg));
  wire r1_39;
  assign r1_39 = in1[35];
  wire r1_39_reg;
  GHPC_reg reg_inst1_39(.clk(clk), .D(r1_39), .Q(r1_39_reg));
  wire r1_40;
  assign r1_40 = in1[7] ^ in1[3];
  wire r1_40_reg;
  GHPC_reg reg_inst1_40(.clk(clk), .D(r1_40), .Q(r1_40_reg));
  wire r1_45;
  assign r1_45 = in1[18];
  wire r1_45_reg;
  GHPC_reg reg_inst1_45(.clk(clk), .D(r1_45), .Q(r1_45_reg));
  wire r1_46;
  assign r1_46 = in1[14];
  wire r1_46_reg;
  GHPC_reg reg_inst1_46(.clk(clk), .D(r1_46), .Q(r1_46_reg));
  wire r1_47;
  assign r1_47 = in1[10];
  wire r1_47_reg;
  GHPC_reg reg_inst1_47(.clk(clk), .D(r1_47), .Q(r1_47_reg));
  wire r1_48;
  assign r1_48 = in1[0] ^ in1[4] ^ in1[1];
  wire r1_48_reg;
  GHPC_reg reg_inst1_48(.clk(clk), .D(r1_48), .Q(r1_48_reg));
  wire r1_49;
  assign r1_49 = in1[30];
  wire r1_49_reg;
  GHPC_reg reg_inst1_49(.clk(clk), .D(r1_49), .Q(r1_49_reg));
  wire r1_50;
  assign r1_50 = in1[26];
  wire r1_50_reg;
  GHPC_reg reg_inst1_50(.clk(clk), .D(r1_50), .Q(r1_50_reg));
  wire r1_51;
  assign r1_51 = in1[20];
  wire r1_51_reg;
  GHPC_reg reg_inst1_51(.clk(clk), .D(r1_51), .Q(r1_51_reg));
  wire r1_52;
  assign r1_52 = in1[34];
  wire r1_52_reg;
  GHPC_reg reg_inst1_52(.clk(clk), .D(r1_52), .Q(r1_52_reg));
  wire r1_53;
  assign r1_53 = in1[6] ^ in1[102];
  wire r1_53_reg;
  GHPC_reg reg_inst1_53(.clk(clk), .D(r1_53), .Q(r1_53_reg));
  wire r1_58;
  assign r1_58 = in1[0] ^ in1[7] ^ in1[3];
  wire r1_58_reg;
  GHPC_reg reg_inst1_58(.clk(clk), .D(r1_58), .Q(r1_58_reg));
  wire r1_59;
  assign r1_59 = in1[0] ^ in1[23] ^ in1[101];
  wire r1_59_reg;
  GHPC_reg reg_inst1_59(.clk(clk), .D(r1_59), .Q(r1_59_reg));
  wire r1_61;
  assign r1_61 = in1[0] ^ in1[6] ^ in1[102];
  wire r1_61_reg;
  GHPC_reg reg_inst1_61(.clk(clk), .D(r1_61), .Q(r1_61_reg));
  wire r1_62;
  assign r1_62 = in1[0] ^ in1[22] ^ in1[100];
  wire r1_62_reg;
  GHPC_reg reg_inst1_62(.clk(clk), .D(r1_62), .Q(r1_62_reg));

  wire [3:0] g0_0, g0_1;
  GHPC_Gadget_0 #(.in_size('d4), .out_size('d4), .low_latency(low_latency), .pipeline(pipeline)) GHPC_Gadget_0_inst(.in0({in0[51],in0[50],in0[49],in0[48]}), .in1({in1[51],in1[50],in1[49],in1[48]}), .r(r[63:0]), .clk(clk), .out0(g0_0), .out1(g0_1));
  wire [3:0] s0_0, s0_1;
  assign s0_0[0] = g0_0[2] ^ g0_0[3];
  assign s0_1[0] = g0_1[2] ^ g0_1[3];
  assign s0_0[1] = g0_0[2] ^ g0_0[0] ^ g0_0[1];
  assign s0_1[1] = g0_1[2] ^ g0_1[0] ^ g0_1[1];
  assign s0_0[2] = g0_0[3];
  assign s0_1[2] = g0_1[3];
  assign s0_0[3] = g0_0[0] ^ g0_0[3];
  assign s0_1[3] = g0_1[0] ^ g0_1[3];

  wire [3:0] g1_0, g1_1;
  GHPC_Gadget_1 #(.in_size('d4), .out_size('d4), .low_latency(low_latency), .pipeline(pipeline)) GHPC_Gadget_1_inst(.in0({in0[47],in0[46],in0[45],in0[44]}), .in1({in1[47],in1[46],in1[45],in1[44]}), .r(r[127:64]), .clk(clk), .out0(g1_0), .out1(g1_1));
  wire [3:0] s1_0, s1_1;
  assign s1_0[0] = g1_0[2] ^ g1_0[3];
  assign s1_1[0] = g1_1[2] ^ g1_1[3];
  assign s1_0[1] = g1_0[2] ^ g1_0[0] ^ g1_0[1];
  assign s1_1[1] = g1_1[2] ^ g1_1[0] ^ g1_1[1];
  assign s1_0[2] = g1_0[3];
  assign s1_1[2] = g1_1[3];
  assign s1_0[3] = g1_0[0] ^ g1_0[3];
  assign s1_1[3] = g1_1[0] ^ g1_1[3];

  wire [3:0] g2_0, g2_1;
  GHPC_Gadget_2 #(.in_size('d4), .out_size('d4), .low_latency(low_latency), .pipeline(pipeline)) GHPC_Gadget_2_inst(.in0({in0[43],in0[42],in0[41],in0[40]}), .in1({in1[43],in1[42],in1[41],in1[40]}), .r(r[191:128]), .clk(clk), .out0(g2_0), .out1(g2_1));
  wire [3:0] s2_0, s2_1;
  assign s2_0[0] = g2_0[2] ^ g2_0[3];
  assign s2_1[0] = g2_1[2] ^ g2_1[3];
  assign s2_0[1] = g2_0[2] ^ g2_0[0] ^ g2_0[1];
  assign s2_1[1] = g2_1[2] ^ g2_1[0] ^ g2_1[1];
  assign s2_0[2] = g2_0[3];
  assign s2_1[2] = g2_1[3];
  assign s2_0[3] = g2_0[0] ^ g2_0[3];
  assign s2_1[3] = g2_1[0] ^ g2_1[3];

  wire [3:0] g3_0, g3_1;
  GHPC_Gadget_3 #(.in_size('d4), .out_size('d4), .low_latency(low_latency), .pipeline(pipeline)) GHPC_Gadget_3_inst(.in0({in0[75],in0[74],in0[73],in0[72]}), .in1({in1[75],in1[74],in1[73],in1[72]}), .r(r[255:192]), .clk(clk), .out0(g3_0), .out1(g3_1));
  wire [3:0] s3_0, s3_1;
  assign s3_0[0] = g3_0[2] ^ g3_0[3];
  assign s3_1[0] = g3_1[2] ^ g3_1[3];
  assign s3_0[1] = g3_0[2] ^ g3_0[0] ^ g3_0[1];
  assign s3_1[1] = g3_1[2] ^ g3_1[0] ^ g3_1[1];
  assign s3_0[2] = g3_0[3];
  assign s3_1[2] = g3_1[3];
  assign s3_0[3] = g3_0[0] ^ g3_0[3];
  assign s3_1[3] = g3_1[0] ^ g3_1[3];

  wire [3:0] g4_0, g4_1;
  GHPC_Gadget_4 #(.in_size('d4), .out_size('d4), .low_latency(low_latency), .pipeline(pipeline)) GHPC_Gadget_4_inst(.in0({in0[71],in0[70],in0[69],in0[68]}), .in1({in1[71],in1[70],in1[69],in1[68]}), .r(r[319:256]), .clk(clk), .out0(g4_0), .out1(g4_1));
  wire [3:0] s4_0, s4_1;
  assign s4_0[0] = g4_0[2] ^ g4_0[3];
  assign s4_1[0] = g4_1[2] ^ g4_1[3];
  assign s4_0[1] = g4_0[2] ^ g4_0[0] ^ g4_0[1];
  assign s4_1[1] = g4_1[2] ^ g4_1[0] ^ g4_1[1];
  assign s4_0[2] = g4_0[3];
  assign s4_1[2] = g4_1[3];
  assign s4_0[3] = g4_0[0] ^ g4_0[3];
  assign s4_1[3] = g4_1[0] ^ g4_1[3];

  wire [3:0] g5_0, g5_1;
  GHPC_Gadget_5 #(.in_size('d4), .out_size('d4), .low_latency(low_latency), .pipeline(pipeline)) GHPC_Gadget_5_inst(.in0({in0[83],in0[82],in0[81],in0[80]}), .in1({in1[83],in1[82],in1[81],in1[80]}), .r(r[383:320]), .clk(clk), .out0(g5_0), .out1(g5_1));
  wire [3:0] s5_0, s5_1;
  assign s5_0[0] = g5_0[2] ^ g5_0[3];
  assign s5_1[0] = g5_1[2] ^ g5_1[3];
  assign s5_0[1] = g5_0[2] ^ g5_0[0] ^ g5_0[1];
  assign s5_1[1] = g5_1[2] ^ g5_1[0] ^ g5_1[1];
  assign s5_0[2] = g5_0[3];
  assign s5_1[2] = g5_1[3];
  assign s5_0[3] = g5_0[0] ^ g5_0[3];
  assign s5_1[3] = g5_1[0] ^ g5_1[3];

  wire [3:0] g6_0, g6_1;
  GHPC_Gadget_6 #(.in_size('d4), .out_size('d4), .low_latency(low_latency), .pipeline(pipeline)) GHPC_Gadget_6_inst(.in0({in0[63],in0[62],in0[61],in0[60]}), .in1({in1[63],in1[62],in1[61],in1[60]}), .r(r[447:384]), .clk(clk), .out0(g6_0), .out1(g6_1));
  wire [3:0] s6_0, s6_1;
  assign s6_0[0] = g6_0[2] ^ g6_0[3];
  assign s6_1[0] = g6_1[2] ^ g6_1[3];
  assign s6_0[1] = g6_0[2] ^ g6_0[0] ^ g6_0[1];
  assign s6_1[1] = g6_1[2] ^ g6_1[0] ^ g6_1[1];
  assign s6_0[2] = g6_0[3];
  assign s6_1[2] = g6_1[3];
  assign s6_0[3] = g6_0[0] ^ g6_0[3];
  assign s6_1[3] = g6_1[0] ^ g6_1[3];

  wire [3:0] g7_0, g7_1;
  GHPC_Gadget_7 #(.in_size('d4), .out_size('d4), .low_latency(low_latency), .pipeline(pipeline)) GHPC_Gadget_7_inst(.in0({in0[59],in0[58],in0[57],in0[56]}), .in1({in1[59],in1[58],in1[57],in1[56]}), .r(r[511:448]), .clk(clk), .out0(g7_0), .out1(g7_1));
  wire [3:0] s7_0, s7_1;
  assign s7_0[0] = g7_0[2] ^ g7_0[3];
  assign s7_1[0] = g7_1[2] ^ g7_1[3];
  assign s7_0[1] = g7_0[2] ^ g7_0[0] ^ g7_0[1];
  assign s7_1[1] = g7_1[2] ^ g7_1[0] ^ g7_1[1];
  assign s7_0[2] = g7_0[3];
  assign s7_1[2] = g7_1[3];
  assign s7_0[3] = g7_0[0] ^ g7_0[3];
  assign s7_1[3] = g7_1[0] ^ g7_1[3];

  wire [3:0] g8_0, g8_1;
  GHPC_Gadget_8 #(.in_size('d4), .out_size('d4), .low_latency(low_latency), .pipeline(pipeline)) GHPC_Gadget_8_inst(.in0({in0[79],in0[78],in0[77],in0[76]}), .in1({in1[79],in1[78],in1[77],in1[76]}), .r(r[575:512]), .clk(clk), .out0(g8_0), .out1(g8_1));
  wire [3:0] s8_0, s8_1;
  assign s8_0[0] = g8_0[2] ^ g8_0[3];
  assign s8_1[0] = g8_1[2] ^ g8_1[3];
  assign s8_0[1] = g8_0[2] ^ g8_0[0] ^ g8_0[1];
  assign s8_1[1] = g8_1[2] ^ g8_1[0] ^ g8_1[1];
  assign s8_0[2] = g8_0[3];
  assign s8_1[2] = g8_1[3];
  assign s8_0[3] = g8_0[0] ^ g8_0[3];
  assign s8_1[3] = g8_1[0] ^ g8_1[3];

  wire [3:0] g9_0, g9_1;
  GHPC_Gadget_9 #(.in_size('d4), .out_size('d4), .low_latency(low_latency), .pipeline(pipeline)) GHPC_Gadget_9_inst(.in0({in0[67],in0[66],in0[65],in0[64]}), .in1({in1[67],in1[66],in1[65],in1[64]}), .r(r[639:576]), .clk(clk), .out0(g9_0), .out1(g9_1));
  wire [3:0] s9_0, s9_1;
  assign s9_0[0] = g9_0[2] ^ g9_0[3];
  assign s9_1[0] = g9_1[2] ^ g9_1[3];
  assign s9_0[1] = g9_0[2] ^ g9_0[0] ^ g9_0[1];
  assign s9_1[1] = g9_1[2] ^ g9_1[0] ^ g9_1[1];
  assign s9_0[2] = g9_0[3];
  assign s9_1[2] = g9_1[3];
  assign s9_0[3] = g9_0[0] ^ g9_0[3];
  assign s9_1[3] = g9_1[0] ^ g9_1[3];

  wire [3:0] g10_0, g10_1;
  GHPC_Gadget_10 #(.in_size('d4), .out_size('d4), .low_latency(low_latency), .pipeline(pipeline)) GHPC_Gadget_10_inst(.in0({in0[39],in0[38],in0[37],in0[36]}), .in1({in1[39],in1[38],in1[37],in1[36]}), .r(r[703:640]), .clk(clk), .out0(g10_0), .out1(g10_1));
  wire [3:0] s10_0, s10_1;
  assign s10_0[0] = g10_0[2] ^ g10_0[3];
  assign s10_1[0] = g10_1[2] ^ g10_1[3];
  assign s10_0[1] = g10_0[2] ^ g10_0[0] ^ g10_0[1];
  assign s10_1[1] = g10_1[2] ^ g10_1[0] ^ g10_1[1];
  assign s10_0[2] = g10_0[3];
  assign s10_1[2] = g10_1[3];
  assign s10_0[3] = g10_0[0] ^ g10_0[3];
  assign s10_1[3] = g10_1[0] ^ g10_1[3];

  wire [3:0] g11_0, g11_1;
  GHPC_Gadget_11 #(.in_size('d4), .out_size('d4), .low_latency(low_latency), .pipeline(pipeline)) GHPC_Gadget_11_inst(.in0({in0[87],in0[86],in0[85],in0[84]}), .in1({in1[87],in1[86],in1[85],in1[84]}), .r(r[767:704]), .clk(clk), .out0(g11_0), .out1(g11_1));
  wire [3:0] s11_0, s11_1;
  assign s11_0[0] = g11_0[2] ^ g11_0[3];
  assign s11_1[0] = g11_1[2] ^ g11_1[3];
  assign s11_0[1] = g11_0[2] ^ g11_0[0] ^ g11_0[1];
  assign s11_1[1] = g11_1[2] ^ g11_1[0] ^ g11_1[1];
  assign s11_0[2] = g11_0[3];
  assign s11_1[2] = g11_1[3];
  assign s11_0[3] = g11_0[0] ^ g11_0[3];
  assign s11_1[3] = g11_1[0] ^ g11_1[3];

  wire [3:0] g12_0, g12_1;
  GHPC_Gadget_12 #(.in_size('d4), .out_size('d4), .low_latency(low_latency), .pipeline(pipeline)) GHPC_Gadget_12_inst(.in0({in0[99],in0[98],in0[97],in0[96]}), .in1({in1[99],in1[98],in1[97],in1[96]}), .r(r[831:768]), .clk(clk), .out0(g12_0), .out1(g12_1));
  wire [3:0] s12_0, s12_1;
  assign s12_0[0] = g12_0[2] ^ g12_0[3];
  assign s12_1[0] = g12_1[2] ^ g12_1[3];
  assign s12_0[1] = g12_0[2] ^ g12_0[0] ^ g12_0[1];
  assign s12_1[1] = g12_1[2] ^ g12_1[0] ^ g12_1[1];
  assign s12_0[2] = g12_0[3];
  assign s12_1[2] = g12_1[3];
  assign s12_0[3] = g12_0[0] ^ g12_0[3];
  assign s12_1[3] = g12_1[0] ^ g12_1[3];

  wire [3:0] g13_0, g13_1;
  GHPC_Gadget_13 #(.in_size('d4), .out_size('d4), .low_latency(low_latency), .pipeline(pipeline)) GHPC_Gadget_13_inst(.in0({in0[95],in0[94],in0[93],in0[92]}), .in1({in1[95],in1[94],in1[93],in1[92]}), .r(r[895:832]), .clk(clk), .out0(g13_0), .out1(g13_1));
  wire [3:0] s13_0, s13_1;
  assign s13_0[0] = g13_0[2] ^ g13_0[3];
  assign s13_1[0] = g13_1[2] ^ g13_1[3];
  assign s13_0[1] = g13_0[2] ^ g13_0[0] ^ g13_0[1];
  assign s13_1[1] = g13_1[2] ^ g13_1[0] ^ g13_1[1];
  assign s13_0[2] = g13_0[3];
  assign s13_1[2] = g13_1[3];
  assign s13_0[3] = g13_0[0] ^ g13_0[3];
  assign s13_1[3] = g13_1[0] ^ g13_1[3];

  wire [3:0] g14_0, g14_1;
  GHPC_Gadget_14 #(.in_size('d4), .out_size('d4), .low_latency(low_latency), .pipeline(pipeline)) GHPC_Gadget_14_inst(.in0({in0[55],in0[54],in0[53],in0[52]}), .in1({in1[55],in1[54],in1[53],in1[52]}), .r(r[959:896]), .clk(clk), .out0(g14_0), .out1(g14_1));
  wire [3:0] s14_0, s14_1;
  assign s14_0[0] = g14_0[2] ^ g14_0[3];
  assign s14_1[0] = g14_1[2] ^ g14_1[3];
  assign s14_0[1] = g14_0[2] ^ g14_0[0] ^ g14_0[1];
  assign s14_1[1] = g14_1[2] ^ g14_1[0] ^ g14_1[1];
  assign s14_0[2] = g14_0[3];
  assign s14_1[2] = g14_1[3];
  assign s14_0[3] = g14_0[0] ^ g14_0[3];
  assign s14_1[3] = g14_1[0] ^ g14_1[3];

  wire [3:0] g15_0, g15_1;
  GHPC_Gadget_15 #(.in_size('d4), .out_size('d4), .low_latency(low_latency), .pipeline(pipeline)) GHPC_Gadget_15_inst(.in0({in0[91],in0[90],in0[89],in0[88]}), .in1({in1[91],in1[90],in1[89],in1[88]}), .r(r[1023:960]), .clk(clk), .out0(g15_0), .out1(g15_1));
  wire [3:0] s15_0, s15_1;
  assign s15_0[0] = g15_0[2] ^ g15_0[3];
  assign s15_1[0] = g15_1[2] ^ g15_1[3];
  assign s15_0[1] = g15_0[2] ^ g15_0[0] ^ g15_0[1];
  assign s15_1[1] = g15_1[2] ^ g15_1[0] ^ g15_1[1];
  assign s15_0[2] = g15_0[3];
  assign s15_1[2] = g15_1[3];
  assign s15_0[3] = g15_0[0] ^ g15_0[3];
  assign s15_1[3] = g15_1[0] ^ g15_1[3];

  assign out0[29] = 1'b1 ^ r0_0_reg ^ s0_0[0];
  assign out0[25] = 1'b1 ^ r0_1_reg ^ s1_0[0];
  assign out0[21] = 1'b1 ^ r0_2_reg ^ s2_0[0];
  assign out0[28] = 1'b1 ^ r0_3_reg ^ s0_0[1];
  assign out0[24] = 1'b1 ^ r0_4_reg ^ s1_0[1];
  assign out0[20] = 1'b1 ^ r0_5_reg ^ s2_0[1];
  assign out0[61] = 1'b0 ^ r0_6_reg ^ s0_0[0] ^ s3_0[0];
  assign out0[57] = 1'b0 ^ r0_7_reg ^ s1_0[0] ^ s4_0[0];
  assign out0[53] = 1'b0 ^ r0_8_reg ^ s2_0[0] ^ s5_0[0];
  assign out0[45] = 1'b0 ^ r0_9_reg ^ s3_0[0] ^ s6_0[0];
  assign out0[41] = 1'b0 ^ r0_10_reg ^ s4_0[0] ^ s7_0[0];
  assign out0[33] = 1'b0 ^ r0_11_reg ^ s8_0[0] ^ s9_0[0];
  assign out0[31] = 1'b0 ^ r0_12_reg ^ s0_0[2];
  assign out0[27] = 1'b0 ^ r0_13_reg ^ s1_0[2];
  assign out0[23] = 1'b0 ^ r0_14_reg ^ s2_0[2];
  assign out0[17] = 1'b1 ^ r0_15_reg ^ s10_0[0];
  assign out0[13] = 1'b1 ^ r0_6_reg ^ s0_0[0] ^ s3_0[0] ^ s11_0[0];
  assign out0[9] = 1'b1 ^ r0_7_reg ^ s1_0[0] ^ s4_0[0] ^ s12_0[0];
  assign out0[5] = 1'b1 ^ r0_8_reg ^ s2_0[0] ^ s5_0[0] ^ s13_0[0];
  assign out0[60] = 1'b0 ^ r0_19_reg ^ s0_0[1] ^ s3_0[1];
  assign out0[56] = 1'b0 ^ r0_20_reg ^ s1_0[1] ^ s4_0[1];
  assign out0[52] = 1'b0 ^ r0_21_reg ^ s2_0[1] ^ s5_0[1];
  assign out0[44] = 1'b0 ^ r0_22_reg ^ s3_0[1] ^ s6_0[1];
  assign out0[40] = 1'b0 ^ r0_23_reg ^ s4_0[1] ^ s7_0[1];
  assign out0[32] = 1'b0 ^ r0_24_reg ^ s8_0[1] ^ s9_0[1];
  assign out0[30] = 1'b0 ^ r0_25_reg ^ s0_0[3];
  assign out0[26] = 1'b0 ^ r0_26_reg ^ s1_0[3];
  assign out0[22] = 1'b0 ^ r0_27_reg ^ s2_0[3];
  assign out0[16] = 1'b1 ^ r0_28_reg ^ s10_0[1];
  assign out0[12] = 1'b1 ^ r0_19_reg ^ s0_0[1] ^ s3_0[1] ^ s11_0[1];
  assign out0[8] = 1'b1 ^ r0_20_reg ^ s1_0[1] ^ s4_0[1] ^ s12_0[1];
  assign out0[4] = 1'b1 ^ r0_21_reg ^ s2_0[1] ^ s5_0[1] ^ s13_0[1];
  assign out0[63] = 1'b0 ^ r0_32_reg ^ s0_0[2] ^ s3_0[2];
  assign out0[59] = 1'b0 ^ r0_33_reg ^ s1_0[2] ^ s4_0[2];
  assign out0[55] = 1'b0 ^ r0_34_reg ^ s2_0[2] ^ s5_0[2];
  assign out0[49] = 1'b0 ^ r0_35_reg ^ s8_0[0] ^ s10_0[0];
  assign out0[47] = 1'b0 ^ r0_36_reg ^ s3_0[2] ^ s6_0[2];
  assign out0[43] = 1'b0 ^ r0_37_reg ^ s4_0[2] ^ s7_0[2];
  assign out0[37] = 1'b0 ^ r0_38_reg ^ s5_0[0] ^ s14_0[0];
  assign out0[35] = 1'b0 ^ r0_39_reg ^ s8_0[2] ^ s9_0[2];
  assign out0[19] = 1'b0 ^ r0_40_reg ^ s10_0[2];
  assign out0[15] = 1'b0 ^ r0_32_reg ^ s0_0[2] ^ s3_0[2] ^ s11_0[2];
  assign out0[11] = 1'b0 ^ r0_33_reg ^ s1_0[2] ^ s4_0[2] ^ s12_0[2];
  assign out0[7] = 1'b0 ^ r0_34_reg ^ s2_0[2] ^ s5_0[2] ^ s13_0[2];
  assign out0[1] = 1'b1 ^ r0_35_reg ^ s8_0[0] ^ s10_0[0] ^ s15_0[0];
  assign out0[62] = 1'b0 ^ r0_45_reg ^ s0_0[3] ^ s3_0[3];
  assign out0[58] = 1'b1 ^ r0_46_reg ^ s1_0[3] ^ s4_0[3];
  assign out0[54] = 1'b0 ^ r0_47_reg ^ s2_0[3] ^ s5_0[3];
  assign out0[48] = 1'b0 ^ r0_48_reg ^ s8_0[1] ^ s10_0[1];
  assign out0[46] = 1'b0 ^ r0_49_reg ^ s3_0[3] ^ s6_0[3];
  assign out0[42] = 1'b1 ^ r0_50_reg ^ s4_0[3] ^ s7_0[3];
  assign out0[36] = 1'b0 ^ r0_51_reg ^ s5_0[1] ^ s14_0[1];
  assign out0[34] = 1'b0 ^ r0_52_reg ^ s8_0[3] ^ s9_0[3];
  assign out0[18] = 1'b0 ^ r0_53_reg ^ s10_0[3];
  assign out0[14] = 1'b0 ^ r0_45_reg ^ s0_0[3] ^ s3_0[3] ^ s11_0[3];
  assign out0[10] = 1'b1 ^ r0_46_reg ^ s1_0[3] ^ s4_0[3] ^ s12_0[3];
  assign out0[6] = 1'b0 ^ r0_47_reg ^ s2_0[3] ^ s5_0[3] ^ s13_0[3];
  assign out0[0] = 1'b1 ^ r0_48_reg ^ s8_0[1] ^ s10_0[1] ^ s15_0[1];
  assign out0[51] = 1'b0 ^ r0_58_reg ^ s8_0[2] ^ s10_0[2];
  assign out0[39] = 1'b0 ^ r0_59_reg ^ s5_0[2] ^ s14_0[2];
  assign out0[3] = 1'b0 ^ r0_58_reg ^ s8_0[2] ^ s10_0[2] ^ s15_0[2];
  assign out0[50] = 1'b0 ^ r0_61_reg ^ s8_0[3] ^ s10_0[3];
  assign out0[38] = 1'b0 ^ r0_62_reg ^ s5_0[3] ^ s14_0[3];
  assign out0[2] = 1'b0 ^ r0_61_reg ^ s8_0[3] ^ s10_0[3] ^ s15_0[3];
  assign out1[29] = 1'b0 ^ r1_0_reg ^ s0_1[0];
  assign out1[25] = 1'b0 ^ r1_1_reg ^ s1_1[0];
  assign out1[21] = 1'b0 ^ r1_2_reg ^ s2_1[0];
  assign out1[28] = 1'b0 ^ r1_3_reg ^ s0_1[1];
  assign out1[24] = 1'b0 ^ r1_4_reg ^ s1_1[1];
  assign out1[20] = 1'b0 ^ r1_5_reg ^ s2_1[1];
  assign out1[61] = 1'b0 ^ r1_6_reg ^ s0_1[0] ^ s3_1[0];
  assign out1[57] = 1'b0 ^ r1_7_reg ^ s1_1[0] ^ s4_1[0];
  assign out1[53] = 1'b0 ^ r1_8_reg ^ s2_1[0] ^ s5_1[0];
  assign out1[45] = 1'b0 ^ r1_9_reg ^ s3_1[0] ^ s6_1[0];
  assign out1[41] = 1'b0 ^ r1_10_reg ^ s4_1[0] ^ s7_1[0];
  assign out1[33] = 1'b0 ^ r1_11_reg ^ s8_1[0] ^ s9_1[0];
  assign out1[31] = 1'b0 ^ r1_12_reg ^ s0_1[2];
  assign out1[27] = 1'b0 ^ r1_13_reg ^ s1_1[2];
  assign out1[23] = 1'b0 ^ r1_14_reg ^ s2_1[2];
  assign out1[17] = 1'b0 ^ r1_15_reg ^ s10_1[0];
  assign out1[13] = 1'b0 ^ r1_6_reg ^ s0_1[0] ^ s3_1[0] ^ s11_1[0];
  assign out1[9] = 1'b0 ^ r1_7_reg ^ s1_1[0] ^ s4_1[0] ^ s12_1[0];
  assign out1[5] = 1'b0 ^ r1_8_reg ^ s2_1[0] ^ s5_1[0] ^ s13_1[0];
  assign out1[60] = 1'b0 ^ r1_19_reg ^ s0_1[1] ^ s3_1[1];
  assign out1[56] = 1'b0 ^ r1_20_reg ^ s1_1[1] ^ s4_1[1];
  assign out1[52] = 1'b0 ^ r1_21_reg ^ s2_1[1] ^ s5_1[1];
  assign out1[44] = 1'b0 ^ r1_22_reg ^ s3_1[1] ^ s6_1[1];
  assign out1[40] = 1'b0 ^ r1_23_reg ^ s4_1[1] ^ s7_1[1];
  assign out1[32] = 1'b0 ^ r1_24_reg ^ s8_1[1] ^ s9_1[1];
  assign out1[30] = 1'b0 ^ r1_25_reg ^ s0_1[3];
  assign out1[26] = 1'b0 ^ r1_26_reg ^ s1_1[3];
  assign out1[22] = 1'b0 ^ r1_27_reg ^ s2_1[3];
  assign out1[16] = 1'b0 ^ r1_28_reg ^ s10_1[1];
  assign out1[12] = 1'b0 ^ r1_19_reg ^ s0_1[1] ^ s3_1[1] ^ s11_1[1];
  assign out1[8] = 1'b0 ^ r1_20_reg ^ s1_1[1] ^ s4_1[1] ^ s12_1[1];
  assign out1[4] = 1'b0 ^ r1_21_reg ^ s2_1[1] ^ s5_1[1] ^ s13_1[1];
  assign out1[63] = 1'b0 ^ r1_32_reg ^ s0_1[2] ^ s3_1[2];
  assign out1[59] = 1'b0 ^ r1_33_reg ^ s1_1[2] ^ s4_1[2];
  assign out1[55] = 1'b0 ^ r1_34_reg ^ s2_1[2] ^ s5_1[2];
  assign out1[49] = 1'b0 ^ r1_35_reg ^ s8_1[0] ^ s10_1[0];
  assign out1[47] = 1'b0 ^ r1_36_reg ^ s3_1[2] ^ s6_1[2];
  assign out1[43] = 1'b0 ^ r1_37_reg ^ s4_1[2] ^ s7_1[2];
  assign out1[37] = 1'b0 ^ r1_38_reg ^ s5_1[0] ^ s14_1[0];
  assign out1[35] = 1'b0 ^ r1_39_reg ^ s8_1[2] ^ s9_1[2];
  assign out1[19] = 1'b0 ^ r1_40_reg ^ s10_1[2];
  assign out1[15] = 1'b0 ^ r1_32_reg ^ s0_1[2] ^ s3_1[2] ^ s11_1[2];
  assign out1[11] = 1'b0 ^ r1_33_reg ^ s1_1[2] ^ s4_1[2] ^ s12_1[2];
  assign out1[7] = 1'b0 ^ r1_34_reg ^ s2_1[2] ^ s5_1[2] ^ s13_1[2];
  assign out1[1] = 1'b0 ^ r1_35_reg ^ s8_1[0] ^ s10_1[0] ^ s15_1[0];
  assign out1[62] = 1'b0 ^ r1_45_reg ^ s0_1[3] ^ s3_1[3];
  assign out1[58] = 1'b0 ^ r1_46_reg ^ s1_1[3] ^ s4_1[3];
  assign out1[54] = 1'b0 ^ r1_47_reg ^ s2_1[3] ^ s5_1[3];
  assign out1[48] = 1'b0 ^ r1_48_reg ^ s8_1[1] ^ s10_1[1];
  assign out1[46] = 1'b0 ^ r1_49_reg ^ s3_1[3] ^ s6_1[3];
  assign out1[42] = 1'b0 ^ r1_50_reg ^ s4_1[3] ^ s7_1[3];
  assign out1[36] = 1'b0 ^ r1_51_reg ^ s5_1[1] ^ s14_1[1];
  assign out1[34] = 1'b0 ^ r1_52_reg ^ s8_1[3] ^ s9_1[3];
  assign out1[18] = 1'b0 ^ r1_53_reg ^ s10_1[3];
  assign out1[14] = 1'b0 ^ r1_45_reg ^ s0_1[3] ^ s3_1[3] ^ s11_1[3];
  assign out1[10] = 1'b0 ^ r1_46_reg ^ s1_1[3] ^ s4_1[3] ^ s12_1[3];
  assign out1[6] = 1'b0 ^ r1_47_reg ^ s2_1[3] ^ s5_1[3] ^ s13_1[3];
  assign out1[0] = 1'b0 ^ r1_48_reg ^ s8_1[1] ^ s10_1[1] ^ s15_1[1];
  assign out1[51] = 1'b0 ^ r1_58_reg ^ s8_1[2] ^ s10_1[2];
  assign out1[39] = 1'b0 ^ r1_59_reg ^ s5_1[2] ^ s14_1[2];
  assign out1[3] = 1'b0 ^ r1_58_reg ^ s8_1[2] ^ s10_1[2] ^ s15_1[2];
  assign out1[50] = 1'b0 ^ r1_61_reg ^ s8_1[3] ^ s10_1[3];
  assign out1[38] = 1'b0 ^ r1_62_reg ^ s5_1[3] ^ s14_1[3];
  assign out1[2] = 1'b0 ^ r1_61_reg ^ s8_1[3] ^ s10_1[3] ^ s15_1[3];
endmodule
