##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for uart_pc_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (uart_pc_IntClock:R vs. uart_pc_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. uart_pc_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: ClockBlock/clk_bus  | N/A                   | Target: 24.00 MHz  | 
Clock: ClockBlock/dclk_0   | N/A                   | Target: 0.92 MHz   | 
Clock: CyBUS_CLK           | Frequency: 28.48 MHz  | Target: 24.00 MHz  | 
Clock: CyILO               | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO               | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK        | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT           | N/A                   | Target: 24.00 MHz  | 
Clock: uart_pc_IntClock    | Frequency: 42.24 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK         CyBUS_CLK         41666.7          6549        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         uart_pc_IntClock  41666.7          25427       N/A              N/A         N/A              N/A         N/A              N/A         
uart_pc_IntClock  uart_pc_IntClock  1.08333e+006     1059659     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name                  Clock to Out  Clock Name:Phase    
-------------------------  ------------  ------------------  
mot_left_backward(0)_PAD   30695         CyBUS_CLK:R         
mot_left_forward(0)_PAD    30672         CyBUS_CLK:R         
mot_right_backward(0)_PAD  31993         CyBUS_CLK:R         
mot_right_forward(0)_PAD   32567         CyBUS_CLK:R         
tx_pc(0)_PAD               24703         uart_pc_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 28.48 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 6549p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30027
-------------------------------------   ----- 
End-of-path arrival time (ps)           30027
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3   2320   2320   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0   2320   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2960   5280   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:reload\/main_2                macrocell30     5025  10305   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:reload\/q                     macrocell30     3350  13655   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   6662  20317   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   9710  30027   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  30027   6549  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for uart_pc_IntClock
**********************************************
Clock: uart_pc_IntClock
Frequency: 42.24 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_state_1\/q
Path End       : \uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1059659p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                      -11520
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12154
-------------------------------------   ----- 
End-of-path arrival time (ps)           12154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_1\/clock_0                         macrocell68         0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_state_1\/q                      macrocell68      1250   1250  1059659  RISE       1
\uart_pc:BUART:counter_load_not\/main_0           macrocell50      5241   6491  1059659  RISE       1
\uart_pc:BUART:counter_load_not\/q                macrocell50      3350   9841  1059659  RISE       1
\uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell10   2313  12154  1059659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell10      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (uart_pc_IntClock:R vs. uart_pc_IntClock:R)
*************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_state_1\/q
Path End       : \uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1059659p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                      -11520
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12154
-------------------------------------   ----- 
End-of-path arrival time (ps)           12154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_1\/clock_0                         macrocell68         0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_state_1\/q                      macrocell68      1250   1250  1059659  RISE       1
\uart_pc:BUART:counter_load_not\/main_0           macrocell50      5241   6491  1059659  RISE       1
\uart_pc:BUART:counter_load_not\/q                macrocell50      3350   9841  1059659  RISE       1
\uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell10   2313  12154  1059659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell10      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. uart_pc_IntClock:R)
******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rx_pc(0)/fb
Path End       : \uart_pc:BUART:rx_last\/main_0
Capture Clock  : \uart_pc:BUART:rx_last\/clock_0
Path slack     : 25427p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_pc_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12729
-------------------------------------   ----- 
End-of-path arrival time (ps)           12729
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rx_pc(0)/clock                                              iocell_ireg         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
rx_pc(0)/fb                     iocell_ireg   6160   6160  25427  RISE       1
\uart_pc:BUART:rx_last\/main_0  macrocell55   6569  12729  25427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_last\/clock_0                            macrocell55         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 6549p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30027
-------------------------------------   ----- 
End-of-path arrival time (ps)           30027
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3   2320   2320   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0   2320   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2960   5280   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:reload\/main_2                macrocell30     5025  10305   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:reload\/q                     macrocell30     3350  13655   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   6662  20317   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   9710  30027   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  30027   6549  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 6549p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30027
-------------------------------------   ----- 
End-of-path arrival time (ps)           30027
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3   2320   2320   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0   2320   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2960   5280   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:reload\/main_2                macrocell30     5025  10305   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:reload\/q                     macrocell30     3350  13655   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   6662  20317   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   9710  30027   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  30027   6549  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9240p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27337
-------------------------------------   ----- 
End-of-path arrival time (ps)           27337
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1   2320   2320   9240  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0   2320   9240  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2960   5280   9240  RISE       1
\quaddec_left:Cnt16:CounterUDB:reload\/main_2                macrocell9      5895  11175   9240  RISE       1
\quaddec_left:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  14525   9240  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   3101  17627   9240  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   9710  27337   9240  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  27337   9240  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/clock     datapathcell2       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 9829p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20317
-------------------------------------   ----- 
End-of-path arrival time (ps)           20317
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3   2320   2320   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0   2320   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2960   5280   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:reload\/main_2                macrocell30     5025  10305   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:reload\/q                     macrocell30     3350  13655   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   6662  20317   9829  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 12520p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17627
-------------------------------------   ----- 
End-of-path arrival time (ps)           17627
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1   2320   2320   9240  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0   2320   9240  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2960   5280   9240  RISE       1
\quaddec_left:Cnt16:CounterUDB:reload\/main_2                macrocell9      5895  11175   9240  RISE       1
\quaddec_left:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  14525   9240  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   3101  17627  12520  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 12521p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17625
-------------------------------------   ----- 
End-of-path arrival time (ps)           17625
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1   2320   2320   9240  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0   2320   9240  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2960   5280   9240  RISE       1
\quaddec_left:Cnt16:CounterUDB:reload\/main_2                macrocell9      5895  11175   9240  RISE       1
\quaddec_left:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  14525   9240  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   3100  17625  12521  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/clock     datapathcell2       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer_asserv:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \timer_asserv:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \timer_asserv:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 12812p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23765
-------------------------------------   ----- 
End-of-path arrival time (ps)           23765
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer_asserv:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5   2320   2320  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0   2320  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1430   3750  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   3750  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2960   6710  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   4035  10745  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell5   9710  20455  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u1\/ci         datapathcell6      0  20455  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell6   3310  23765  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u2\/ci         datapathcell7      0  23765  12812  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u2\/clock               datapathcell7       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 13075p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17072
-------------------------------------   ----- 
End-of-path arrival time (ps)           17072
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3   2320   2320   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0   2320   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2960   5280   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:reload\/main_2                macrocell30     5025  10305   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:reload\/q                     macrocell30     3350  13655   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   3416  17072  13075  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell4       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 14876p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15271
-------------------------------------   ----- 
End-of-path arrival time (ps)           15271
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/busclk    controlcell4        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_right:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell4    2580   2580  11596  RISE       1
\quaddec_right:Cnt16:CounterUDB:final_enable\/main_1          macrocell28     2336   4916  11596  RISE       1
\quaddec_right:Cnt16:CounterUDB:final_enable\/q               macrocell28     3350   8266  11596  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   7005  15271  14876  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer_asserv:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \timer_asserv:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \timer_asserv:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 16122p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20455
-------------------------------------   ----- 
End-of-path arrival time (ps)           20455
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer_asserv:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5   2320   2320  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0   2320  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1430   3750  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   3750  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2960   6710  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   4035  10745  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell5   9710  20455  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u1\/ci         datapathcell6      0  20455  16122  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u1\/clock               datapathcell6       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \quaddec_left:bQuadDec:Stsreg\/status_1
Capture Clock  : \quaddec_left:bQuadDec:Stsreg\/clock
Path slack     : 16412p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23685
-------------------------------------   ----- 
End-of-path arrival time (ps)           23685
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1   2320   2320   9240  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0   2320   9240  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2960   5280   9240  RISE       1
\quaddec_left:Net_611\/main_2                              macrocell16     8829  14109  16412  RISE       1
\quaddec_left:Net_611\/q                                   macrocell16     3350  17459  16412  RISE       1
\quaddec_left:bQuadDec:Stsreg\/status_1                    statusicell2    6225  23685  16412  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:Stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \quaddec_right:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \quaddec_right:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 16494p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23603
-------------------------------------   ----- 
End-of-path arrival time (ps)           23603
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1           datapathcell3   3510   3510  16494  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i          datapathcell4      0   3510  16494  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb      datapathcell4   2950   6460  16494  RISE       1
\quaddec_right:Cnt16:CounterUDB:status_0\/main_0                 macrocell31     6970  13430  16494  RISE       1
\quaddec_right:Cnt16:CounterUDB:status_0\/q                      macrocell31     3350  16780  16494  RISE       1
\quaddec_right:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell3    6823  23603  16494  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\quaddec_right:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell3        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 18001p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12146
-------------------------------------   ----- 
End-of-path arrival time (ps)           12146
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/busclk    controlcell4        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_right:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell4    2580   2580  11596  RISE       1
\quaddec_right:Cnt16:CounterUDB:final_enable\/main_1          macrocell28     2336   4916  11596  RISE       1
\quaddec_right:Cnt16:CounterUDB:final_enable\/q               macrocell28     3350   8266  11596  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell4   3880  12146  18001  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell4       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 18663p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11484
-------------------------------------   ----- 
End-of-path arrival time (ps)           11484
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/busclk     controlcell3        0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_left:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell3    2580   2580  15383  RISE       1
\quaddec_left:Cnt16:CounterUDB:final_enable\/main_1          macrocell7      2314   4894  15383  RISE       1
\quaddec_left:Cnt16:CounterUDB:final_enable\/q               macrocell7      3350   8244  15383  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   3241  11484  18663  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 18670p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11477
-------------------------------------   ----- 
End-of-path arrival time (ps)           11477
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/busclk     controlcell3        0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_left:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell3    2580   2580  15383  RISE       1
\quaddec_left:Cnt16:CounterUDB:final_enable\/main_1          macrocell7      2314   4894  15383  RISE       1
\quaddec_left:Cnt16:CounterUDB:final_enable\/q               macrocell7      3350   8244  15383  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   3233  11477  18670  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/clock     datapathcell2       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \quaddec_right:bQuadDec:Stsreg\/status_0
Capture Clock  : \quaddec_right:bQuadDec:Stsreg\/clock
Path slack     : 19278p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20819
-------------------------------------   ----- 
End-of-path arrival time (ps)           20819
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3   2320   2320   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0   2320   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2960   5280   6549  RISE       1
\quaddec_right:Net_530\/main_2                              macrocell36     9281  14561  19278  RISE       1
\quaddec_right:Net_530\/q                                   macrocell36     3350  17911  19278  RISE       1
\quaddec_right:bQuadDec:Stsreg\/status_0                    statusicell4    2908  20819  19278  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:Stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer_asserv:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \timer_asserv:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \timer_asserv:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 19402p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10745
-------------------------------------   ----- 
End-of-path arrival time (ps)           10745
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer_asserv:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5   2320   2320  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0   2320  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1430   3750  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   3750  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2960   6710  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   4035  10745  19402  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer_asserv:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \timer_asserv:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \timer_asserv:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 19403p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10744
-------------------------------------   ----- 
End-of-path arrival time (ps)           10744
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer_asserv:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5   2320   2320  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0   2320  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1430   3750  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   3750  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2960   6710  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell6   4034  10744  19403  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u1\/clock               datapathcell6       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \quaddec_right:bQuadDec:Stsreg\/status_1
Capture Clock  : \quaddec_right:bQuadDec:Stsreg\/clock
Path slack     : 20538p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19559
-------------------------------------   ----- 
End-of-path arrival time (ps)           19559
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3   2320   2320   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0   2320   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2960   5280   6549  RISE       1
\quaddec_right:Net_611\/main_2                              macrocell37     8615  13895  20538  RISE       1
\quaddec_right:Net_611\/q                                   macrocell37     3350  17245  20538  RISE       1
\quaddec_right:bQuadDec:Stsreg\/status_1                    statusicell4    2313  19559  20538  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:Stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer_asserv:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \timer_asserv:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \timer_asserv:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20656p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9491
-------------------------------------   ---- 
End-of-path arrival time (ps)           9491
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer_asserv:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5   2320   2320  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0   2320  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1430   3750  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   3750  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2960   6710  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell7   2781   9491  20656  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u2\/clock               datapathcell7       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer_asserv:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \timer_asserv:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \timer_asserv:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 20690p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9457
-------------------------------------   ---- 
End-of-path arrival time (ps)           9457
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer_asserv:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer_asserv:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    2580   2580  14100  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell5   6877   9457  20690  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer_asserv:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \timer_asserv:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \timer_asserv:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 20692p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9455
-------------------------------------   ---- 
End-of-path arrival time (ps)           9455
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer_asserv:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer_asserv:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    2580   2580  14100  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell6   6875   9455  20692  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u1\/clock               datapathcell6       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:Net_1163\/q
Path End       : \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 21285p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8861
-------------------------------------   ---- 
End-of-path arrival time (ps)           8861
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Net_1163\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_right:Net_1163\/q                                    macrocell32     1250   1250  18005  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3   7611   8861  21285  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer_asserv:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \timer_asserv:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \timer_asserv:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 21541p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8606
-------------------------------------   ---- 
End-of-path arrival time (ps)           8606
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer_asserv:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer_asserv:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    2580   2580  14100  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell7   6026   8606  21541  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u2\/clock               datapathcell7       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:quad_A_filt\/q
Path End       : \quaddec_left:Net_1163\/main_7
Capture Clock  : \quaddec_left:Net_1163\/clock_0
Path slack     : 22176p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15981
-------------------------------------   ----- 
End-of-path arrival time (ps)           15981
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_A_filt\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:quad_A_filt\/q  macrocell21   1250   1250  22176  RISE       1
\quaddec_left:Net_1163_split\/main_2   macrocell12   9094  10344  22176  RISE       1
\quaddec_left:Net_1163_split\/q        macrocell12   3350  13694  22176  RISE       1
\quaddec_left:Net_1163\/main_7         macrocell11   2286  15981  22176  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Net_1163\/clock_0                             macrocell11         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \quaddec_left:bQuadDec:Stsreg\/status_0
Capture Clock  : \quaddec_left:bQuadDec:Stsreg\/clock
Path slack     : 23047p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17050
-------------------------------------   ----- 
End-of-path arrival time (ps)           17050
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1   2730   2730  10199  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0   2730  10199  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2960   5690  10199  RISE       1
\quaddec_left:Net_530\/main_1                              macrocell15     5113  10803  23047  RISE       1
\quaddec_left:Net_530\/q                                   macrocell15     3350  14153  23047  RISE       1
\quaddec_left:bQuadDec:Stsreg\/status_0                    statusicell2    2897  17050  23047  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:Stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:Net_1163\/q
Path End       : \quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 23635p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6511
-------------------------------------   ---- 
End-of-path arrival time (ps)           6511
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Net_1163\/clock_0                             macrocell11         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_left:Net_1163\/q                                    macrocell11     1250   1250  20355  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   5261   6511  23635  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:Net_1163\/q
Path End       : \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 23957p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6190
-------------------------------------   ---- 
End-of-path arrival time (ps)           6190
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Net_1163\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_right:Net_1163\/q                                    macrocell32     1250   1250  18005  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell4   4940   6190  23957  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell4       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:Net_1163\/q
Path End       : \quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 24177p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5969
-------------------------------------   ---- 
End-of-path arrival time (ps)           5969
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Net_1163\/clock_0                             macrocell11         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_left:Net_1163\/q                                    macrocell11     1250   1250  20355  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   4719   5969  24177  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/clock     datapathcell2       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:Net_1195\/q
Path End       : \quaddec_right:Net_1163\/main_7
Capture Clock  : \quaddec_right:Net_1163\/clock_0
Path slack     : 24814p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13342
-------------------------------------   ----- 
End-of-path arrival time (ps)           13342
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Net_1195\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:Net_1195\/q             macrocell34   1250   1250  11031  RISE       1
\quaddec_right:Net_1163_split\/main_1  macrocell33   6458   7708  24814  RISE       1
\quaddec_right:Net_1163_split\/q       macrocell33   3350  11058  24814  RISE       1
\quaddec_right:Net_1163\/main_7        macrocell32   2284  13342  24814  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Net_1163\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer_asserv:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \timer_asserv:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \timer_asserv:TimerUDB:rstSts:stsreg\/clock
Path slack     : 24922p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15174
-------------------------------------   ----- 
End-of-path arrival time (ps)           15174
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer_asserv:TimerUDB:sT24:timerdp:u0\/z0       datapathcell5   2320   2320  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell6      0   2320  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u1\/z0       datapathcell6   1430   3750  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell7      0   3750  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell7   2960   6710  12812  RISE       1
\timer_asserv:TimerUDB:status_tc\/main_1         macrocell49     2798   9508  24922  RISE       1
\timer_asserv:TimerUDB:status_tc\/q              macrocell49     3350  12858  24922  RISE       1
\timer_asserv:TimerUDB:rstSts:stsreg\/status_0   statusicell5    2316  15174  24922  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer_asserv:TimerUDB:rstSts:stsreg\/clock                 statusicell5        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \quaddec_left:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \quaddec_left:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 25361p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14736
-------------------------------------   ----- 
End-of-path arrival time (ps)           14736
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1           datapathcell1   3510   3510  25361  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i          datapathcell2      0   3510  25361  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb      datapathcell2   2950   6460  25361  RISE       1
\quaddec_left:Cnt16:CounterUDB:status_0\/main_0                 macrocell10     2613   9073  25361  RISE       1
\quaddec_left:Cnt16:CounterUDB:status_0\/q                      macrocell10     3350  12423  25361  RISE       1
\quaddec_left:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell1    2313  14736  25361  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\quaddec_left:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell1        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rx_pc(0)/fb
Path End       : \uart_pc:BUART:rx_last\/main_0
Capture Clock  : \uart_pc:BUART:rx_last\/clock_0
Path slack     : 25427p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_pc_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12729
-------------------------------------   ----- 
End-of-path arrival time (ps)           12729
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rx_pc(0)/clock                                              iocell_ireg         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
rx_pc(0)/fb                     iocell_ireg   6160   6160  25427  RISE       1
\uart_pc:BUART:rx_last\/main_0  macrocell55   6569  12729  25427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_last\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \quaddec_right:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \quaddec_right:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 25571p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12586
-------------------------------------   ----- 
End-of-path arrival time (ps)           12586
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   3510   3510  16494  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   3510  16494  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2950   6460  16494  RISE       1
\quaddec_right:Cnt16:CounterUDB:prevCompare\/main_0          macrocell29     6126  12586  25571  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Cnt16:CounterUDB:prevCompare\/clock_0        macrocell29         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rx_pc(0)/fb
Path End       : \uart_pc:BUART:rx_state_2\/main_8
Capture Clock  : \uart_pc:BUART:rx_state_2\/clock_0
Path slack     : 26013p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_pc_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12143
-------------------------------------   ----- 
End-of-path arrival time (ps)           12143
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rx_pc(0)/clock                                              iocell_ireg         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
rx_pc(0)/fb                        iocell_ireg   6160   6160  25427  RISE       1
\uart_pc:BUART:rx_state_2\/main_8  macrocell59   5983  12143  26013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_2\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : encoder_left_sig_b(0)/fb
Path End       : \quaddec_left:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \quaddec_left:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 26731p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11426
-------------------------------------   ----- 
End-of-path arrival time (ps)           11426
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
encoder_left_sig_b(0)/clock                                 sio_ireg            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
encoder_left_sig_b(0)/fb                         sio_ireg      6160   6160  26731  RISE       1
\quaddec_left:bQuadDec:quad_B_delayed_0\/main_0  macrocell22   5266  11426  26731  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_B_delayed_0\/clock_0            macrocell22         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : encoder_left_sig_a(0)/fb
Path End       : \quaddec_left:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \quaddec_left:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 26749p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11408
-------------------------------------   ----- 
End-of-path arrival time (ps)           11408
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
encoder_left_sig_a(0)/clock                                 iocell_ireg         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
encoder_left_sig_a(0)/fb                         iocell_ireg   6160   6160  26749  RISE       1
\quaddec_left:bQuadDec:quad_A_delayed_0\/main_0  macrocell18   5248  11408  26749  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_A_delayed_0\/clock_0            macrocell18         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rx_pc(0)/fb
Path End       : \uart_pc:BUART:pollcount_0\/main_3
Capture Clock  : \uart_pc:BUART:pollcount_0\/clock_0
Path slack     : 26918p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_pc_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11239
-------------------------------------   ----- 
End-of-path arrival time (ps)           11239
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rx_pc(0)/clock                                              iocell_ireg         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
rx_pc(0)/fb                         iocell_ireg   6160   6160  25427  RISE       1
\uart_pc:BUART:pollcount_0\/main_3  macrocell51   5079  11239  26918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:pollcount_0\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rx_pc(0)/fb
Path End       : \uart_pc:BUART:pollcount_1\/main_4
Capture Clock  : \uart_pc:BUART:pollcount_1\/clock_0
Path slack     : 26918p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_pc_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11239
-------------------------------------   ----- 
End-of-path arrival time (ps)           11239
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rx_pc(0)/clock                                              iocell_ireg         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
rx_pc(0)/fb                         iocell_ireg   6160   6160  25427  RISE       1
\uart_pc:BUART:pollcount_1\/main_4  macrocell52   5079  11239  26918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:pollcount_1\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:quad_A_filt\/q
Path End       : \quaddec_left:bQuadDec:error\/main_1
Capture Clock  : \quaddec_left:bQuadDec:error\/clock_0
Path slack     : 27268p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10889
-------------------------------------   ----- 
End-of-path arrival time (ps)           10889
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_A_filt\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:quad_A_filt\/q  macrocell21   1250   1250  22176  RISE       1
\quaddec_left:bQuadDec:error\/main_1   macrocell17   9639  10889  27268  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:error\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:quad_A_filt\/q
Path End       : \quaddec_left:bQuadDec:state_0\/main_1
Capture Clock  : \quaddec_left:bQuadDec:state_0\/clock_0
Path slack     : 27268p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10889
-------------------------------------   ----- 
End-of-path arrival time (ps)           10889
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_A_filt\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:quad_A_filt\/q   macrocell21   1250   1250  22176  RISE       1
\quaddec_left:bQuadDec:state_0\/main_1  macrocell26   9639  10889  27268  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:state_0\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : encoder_right_sig_b(0)/fb
Path End       : \quaddec_right:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \quaddec_right:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 27294p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10863
-------------------------------------   ----- 
End-of-path arrival time (ps)           10863
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
encoder_right_sig_b(0)/clock                                iocell_ireg         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
encoder_right_sig_b(0)/fb                         iocell_ireg   6160   6160  27294  RISE       1
\quaddec_right:bQuadDec:quad_B_delayed_0\/main_0  macrocell43   4703  10863  27294  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_B_delayed_0\/clock_0           macrocell43         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : encoder_right_sig_a(0)/fb
Path End       : \quaddec_right:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \quaddec_right:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 27326p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10831
-------------------------------------   ----- 
End-of-path arrival time (ps)           10831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
encoder_right_sig_a(0)/clock                                iocell_ireg         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
encoder_right_sig_a(0)/fb                         iocell_ireg   6160   6160  27326  RISE       1
\quaddec_right:bQuadDec:quad_A_delayed_0\/main_0  macrocell39   4671  10831  27326  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_A_delayed_0\/clock_0           macrocell39         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer_asserv:TimerUDB:sT24:timerdp:u0\/z0
Path End       : Net_36/main_1
Capture Clock  : Net_36/clock_0
Path slack     : 27417p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10740
-------------------------------------   ----- 
End-of-path arrival time (ps)           10740
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer_asserv:TimerUDB:sT24:timerdp:u0\/z0       datapathcell5   2320   2320  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell6      0   2320  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u1\/z0       datapathcell6   1430   3750  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell7      0   3750  12812  RISE       1
\timer_asserv:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell7   2960   6710  12812  RISE       1
Net_36/main_1                                    macrocell6      4030  10740  27417  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_36/clock_0                                              macrocell6          0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \quaddec_right:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_1
Capture Clock  : \quaddec_right:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 28184p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11913
-------------------------------------   ----- 
End-of-path arrival time (ps)           11913
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0            datapathcell3   2320   2320   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i           datapathcell4      0   2320   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb       datapathcell4   2960   5280   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_1  statusicell3    6633  11913  28184  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\quaddec_right:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell3        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:quad_A_filt\/q
Path End       : \quaddec_left:Net_1163\/main_2
Capture Clock  : \quaddec_left:Net_1163\/clock_0
Path slack     : 28203p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9954
-------------------------------------   ---- 
End-of-path arrival time (ps)           9954
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_A_filt\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:quad_A_filt\/q  macrocell21   1250   1250  22176  RISE       1
\quaddec_left:Net_1163\/main_2         macrocell11   8704   9954  28203  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Net_1163\/clock_0                             macrocell11         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:quad_A_filt\/q
Path End       : \quaddec_left:Net_1203\/main_2
Capture Clock  : \quaddec_left:Net_1203\/clock_0
Path slack     : 28203p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9954
-------------------------------------   ---- 
End-of-path arrival time (ps)           9954
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_A_filt\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:quad_A_filt\/q  macrocell21   1250   1250  22176  RISE       1
\quaddec_left:Net_1203\/main_2         macrocell14   8704   9954  28203  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Net_1203\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:quad_A_filt\/q
Path End       : \quaddec_left:bQuadDec:state_1\/main_1
Capture Clock  : \quaddec_left:bQuadDec:state_1\/clock_0
Path slack     : 28204p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9953
-------------------------------------   ---- 
End-of-path arrival time (ps)           9953
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_A_filt\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:quad_A_filt\/q   macrocell21   1250   1250  22176  RISE       1
\quaddec_left:bQuadDec:state_1\/main_1  macrocell27   8703   9953  28204  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:state_1\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \quaddec_left:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_1
Capture Clock  : \quaddec_left:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 28263p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11834
-------------------------------------   ----- 
End-of-path arrival time (ps)           11834
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0            datapathcell1   2320   2320   9240  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i           datapathcell2      0   2320   9240  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb       datapathcell2   2960   5280   9240  RISE       1
\quaddec_left:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_1  statusicell1    6554  11834  28263  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\quaddec_left:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell1        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer_asserv:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_36/main_0
Capture Clock  : Net_36/clock_0
Path slack     : 28716p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9441
-------------------------------------   ---- 
End-of-path arrival time (ps)           9441
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer_asserv:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\timer_asserv:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  14100  RISE       1
Net_36/main_0                                               macrocell6     6861   9441  28716  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_36/clock_0                                              macrocell6          0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \quaddec_left:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \quaddec_left:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 28736p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11360
-------------------------------------   ----- 
End-of-path arrival time (ps)           11360
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0           datapathcell1   2730   2730  10199  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i          datapathcell2      0   2730  10199  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb       datapathcell2   2960   5690  10199  RISE       1
\quaddec_left:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell1    5670  11360  28736  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\quaddec_left:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell1        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \quaddec_left:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \quaddec_left:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 29095p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9061
-------------------------------------   ---- 
End-of-path arrival time (ps)           9061
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   3510   3510  25361  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   3510  25361  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2950   6460  25361  RISE       1
\quaddec_left:Cnt16:CounterUDB:prevCompare\/main_0          macrocell8      2601   9061  29095  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Cnt16:CounterUDB:prevCompare\/clock_0         macrocell8          0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:quad_B_delayed_0\/q
Path End       : \quaddec_left:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \quaddec_left:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 29270p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8887
-------------------------------------   ---- 
End-of-path arrival time (ps)           8887
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_B_delayed_0\/clock_0            macrocell22         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:quad_B_delayed_0\/q       macrocell22   1250   1250  29270  RISE       1
\quaddec_left:bQuadDec:quad_B_delayed_1\/main_0  macrocell23   7637   8887  29270  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_B_delayed_1\/clock_0            macrocell23         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:quad_B_delayed_0\/q
Path End       : \quaddec_left:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \quaddec_left:bQuadDec:quad_B_filt\/clock_0
Path slack     : 29270p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8887
-------------------------------------   ---- 
End-of-path arrival time (ps)           8887
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_B_delayed_0\/clock_0            macrocell22         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:quad_B_delayed_0\/q  macrocell22   1250   1250  29270  RISE       1
\quaddec_left:bQuadDec:quad_B_filt\/main_0  macrocell25   7637   8887  29270  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_B_filt\/clock_0                 macrocell25         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \quaddec_right:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_3
Capture Clock  : \quaddec_right:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 29784p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10313
-------------------------------------   ----- 
End-of-path arrival time (ps)           10313
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0            datapathcell3   2320   2320   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i           datapathcell4      0   2320   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb       datapathcell4   2960   5280   6549  RISE       1
\quaddec_right:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_3  statusicell3    5033  10313  29784  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\quaddec_right:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell3        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \quaddec_left:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_3
Capture Clock  : \quaddec_left:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 29838p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10259
-------------------------------------   ----- 
End-of-path arrival time (ps)           10259
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0            datapathcell1   2320   2320   9240  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i           datapathcell2      0   2320   9240  RISE       1
\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb       datapathcell2   2960   5280   9240  RISE       1
\quaddec_left:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_3  statusicell1    4979  10259  29838  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\quaddec_left:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell1        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:Net_1195\/q
Path End       : \quaddec_right:Net_1163\/main_1
Capture Clock  : \quaddec_right:Net_1163\/clock_0
Path slack     : 29889p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8268
-------------------------------------   ---- 
End-of-path arrival time (ps)           8268
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Net_1195\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:Net_1195\/q       macrocell34   1250   1250  11031  RISE       1
\quaddec_right:Net_1163\/main_1  macrocell32   7018   8268  29889  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Net_1163\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:Net_1195\/q
Path End       : \quaddec_right:Net_1203\/main_1
Capture Clock  : \quaddec_right:Net_1203\/clock_0
Path slack     : 29889p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8268
-------------------------------------   ---- 
End-of-path arrival time (ps)           8268
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Net_1195\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:Net_1195\/q       macrocell34   1250   1250  11031  RISE       1
\quaddec_right:Net_1203\/main_1  macrocell35   7018   8268  29889  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Net_1203\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:error\/q
Path End       : \quaddec_right:Net_1163\/main_4
Capture Clock  : \quaddec_right:Net_1163\/clock_0
Path slack     : 30189p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7968
-------------------------------------   ---- 
End-of-path arrival time (ps)           7968
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:error\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:error\/q  macrocell38   1250   1250  25125  RISE       1
\quaddec_right:Net_1163\/main_4   macrocell32   6718   7968  30189  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Net_1163\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:error\/q
Path End       : \quaddec_right:Net_1203\/main_4
Capture Clock  : \quaddec_right:Net_1203\/clock_0
Path slack     : 30189p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7968
-------------------------------------   ---- 
End-of-path arrival time (ps)           7968
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:error\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:error\/q  macrocell38   1250   1250  25125  RISE       1
\quaddec_right:Net_1203\/main_4   macrocell35   6718   7968  30189  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Net_1203\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:quad_A_delayed_0\/q
Path End       : \quaddec_right:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \quaddec_right:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 30671p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7486
-------------------------------------   ---- 
End-of-path arrival time (ps)           7486
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_A_delayed_0\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:quad_A_delayed_0\/q       macrocell39   1250   1250  30671  RISE       1
\quaddec_right:bQuadDec:quad_A_delayed_1\/main_0  macrocell40   6236   7486  30671  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_A_delayed_1\/clock_0           macrocell40         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:quad_A_delayed_0\/q
Path End       : \quaddec_right:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \quaddec_right:bQuadDec:quad_A_filt\/clock_0
Path slack     : 30671p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7486
-------------------------------------   ---- 
End-of-path arrival time (ps)           7486
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_A_delayed_0\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:quad_A_delayed_0\/q  macrocell39   1250   1250  30671  RISE       1
\quaddec_right:bQuadDec:quad_A_filt\/main_0  macrocell42   6236   7486  30671  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_A_filt\/clock_0                macrocell42         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:quad_B_delayed_0\/q
Path End       : \quaddec_right:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \quaddec_right:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 30679p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7478
-------------------------------------   ---- 
End-of-path arrival time (ps)           7478
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_B_delayed_0\/clock_0           macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:quad_B_delayed_0\/q       macrocell43   1250   1250  30679  RISE       1
\quaddec_right:bQuadDec:quad_B_delayed_1\/main_0  macrocell44   6228   7478  30679  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_B_delayed_1\/clock_0           macrocell44         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:quad_B_delayed_0\/q
Path End       : \quaddec_right:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \quaddec_right:bQuadDec:quad_B_filt\/clock_0
Path slack     : 30679p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7478
-------------------------------------   ---- 
End-of-path arrival time (ps)           7478
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_B_delayed_0\/clock_0           macrocell43         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:quad_B_delayed_0\/q  macrocell43   1250   1250  30679  RISE       1
\quaddec_right:bQuadDec:quad_B_filt\/main_0  macrocell46   6228   7478  30679  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_B_filt\/clock_0                macrocell46         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \quaddec_right:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \quaddec_right:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 30825p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9272
-------------------------------------   ---- 
End-of-path arrival time (ps)           9272
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0           datapathcell3   2730   2730   6856  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i          datapathcell4      0   2730   6856  RISE       1
\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb       datapathcell4   2960   5690   6856  RISE       1
\quaddec_right:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell3    3582   9272  30825  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\quaddec_right:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell3        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:Net_1195\/q
Path End       : \quaddec_right:bQuadDec:Stsreg\/status_2
Capture Clock  : \quaddec_right:bQuadDec:Stsreg\/clock
Path slack     : 31447p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8649
-------------------------------------   ---- 
End-of-path arrival time (ps)           8649
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Net_1195\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\quaddec_right:Net_1195\/q                macrocell34    1250   1250  11031  RISE       1
\quaddec_right:bQuadDec:Stsreg\/status_2  statusicell4   7399   8649  31447  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:Stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:quad_B_filt\/q
Path End       : \quaddec_left:Net_1163\/main_3
Capture Clock  : \quaddec_left:Net_1163\/clock_0
Path slack     : 31570p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6586
-------------------------------------   ---- 
End-of-path arrival time (ps)           6586
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_B_filt\/clock_0                 macrocell25         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:quad_B_filt\/q  macrocell25   1250   1250  26650  RISE       1
\quaddec_left:Net_1163\/main_3         macrocell11   5336   6586  31570  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Net_1163\/clock_0                             macrocell11         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:quad_B_filt\/q
Path End       : \quaddec_left:Net_1203\/main_3
Capture Clock  : \quaddec_left:Net_1203\/clock_0
Path slack     : 31570p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6586
-------------------------------------   ---- 
End-of-path arrival time (ps)           6586
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_B_filt\/clock_0                 macrocell25         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:quad_B_filt\/q  macrocell25   1250   1250  26650  RISE       1
\quaddec_left:Net_1203\/main_3         macrocell14   5336   6586  31570  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Net_1203\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:error\/q
Path End       : \quaddec_left:bQuadDec:error\/main_3
Capture Clock  : \quaddec_left:bQuadDec:error\/clock_0
Path slack     : 31573p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6583
-------------------------------------   ---- 
End-of-path arrival time (ps)           6583
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:error\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:error\/q       macrocell17   1250   1250  25938  RISE       1
\quaddec_left:bQuadDec:error\/main_3  macrocell17   5333   6583  31573  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:error\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:error\/q
Path End       : \quaddec_left:bQuadDec:state_0\/main_3
Capture Clock  : \quaddec_left:bQuadDec:state_0\/clock_0
Path slack     : 31573p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6583
-------------------------------------   ---- 
End-of-path arrival time (ps)           6583
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:error\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:error\/q         macrocell17   1250   1250  25938  RISE       1
\quaddec_left:bQuadDec:state_0\/main_3  macrocell26   5333   6583  31573  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:state_0\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:quad_B_filt\/q
Path End       : \quaddec_left:bQuadDec:error\/main_2
Capture Clock  : \quaddec_left:bQuadDec:error\/clock_0
Path slack     : 31585p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6572
-------------------------------------   ---- 
End-of-path arrival time (ps)           6572
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_B_filt\/clock_0                 macrocell25         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:quad_B_filt\/q  macrocell25   1250   1250  26650  RISE       1
\quaddec_left:bQuadDec:error\/main_2   macrocell17   5322   6572  31585  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:error\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:quad_B_filt\/q
Path End       : \quaddec_left:bQuadDec:state_0\/main_2
Capture Clock  : \quaddec_left:bQuadDec:state_0\/clock_0
Path slack     : 31585p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6572
-------------------------------------   ---- 
End-of-path arrival time (ps)           6572
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_B_filt\/clock_0                 macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:quad_B_filt\/q   macrocell25   1250   1250  26650  RISE       1
\quaddec_left:bQuadDec:state_0\/main_2  macrocell26   5322   6572  31585  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:state_0\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:state_1\/q
Path End       : \quaddec_right:Net_1163\/main_5
Capture Clock  : \quaddec_right:Net_1163\/clock_0
Path slack     : 31670p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6486
-------------------------------------   ---- 
End-of-path arrival time (ps)           6486
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:state_1\/clock_0                    macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:state_1\/q  macrocell48   1250   1250  26597  RISE       1
\quaddec_right:Net_1163\/main_5     macrocell32   5236   6486  31670  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Net_1163\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:state_1\/q
Path End       : \quaddec_right:Net_1203\/main_5
Capture Clock  : \quaddec_right:Net_1203\/clock_0
Path slack     : 31670p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6486
-------------------------------------   ---- 
End-of-path arrival time (ps)           6486
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:state_1\/clock_0                    macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:state_1\/q  macrocell48   1250   1250  26597  RISE       1
\quaddec_right:Net_1203\/main_5     macrocell35   5236   6486  31670  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Net_1203\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:quad_A_filt\/q
Path End       : \quaddec_right:Net_1163\/main_2
Capture Clock  : \quaddec_right:Net_1163\/clock_0
Path slack     : 31675p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6481
-------------------------------------   ---- 
End-of-path arrival time (ps)           6481
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_A_filt\/clock_0                macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:quad_A_filt\/q  macrocell42   1250   1250  26030  RISE       1
\quaddec_right:Net_1163\/main_2         macrocell32   5231   6481  31675  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Net_1163\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:quad_A_filt\/q
Path End       : \quaddec_right:Net_1203\/main_2
Capture Clock  : \quaddec_right:Net_1203\/clock_0
Path slack     : 31675p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6481
-------------------------------------   ---- 
End-of-path arrival time (ps)           6481
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_A_filt\/clock_0                macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:quad_A_filt\/q  macrocell42   1250   1250  26030  RISE       1
\quaddec_right:Net_1203\/main_2         macrocell35   5231   6481  31675  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Net_1203\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:quad_B_filt\/q
Path End       : \quaddec_right:Net_1163\/main_3
Capture Clock  : \quaddec_right:Net_1163\/clock_0
Path slack     : 31686p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6470
-------------------------------------   ---- 
End-of-path arrival time (ps)           6470
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_B_filt\/clock_0                macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:quad_B_filt\/q  macrocell46   1250   1250  26040  RISE       1
\quaddec_right:Net_1163\/main_3         macrocell32   5220   6470  31686  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Net_1163\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:quad_B_filt\/q
Path End       : \quaddec_right:Net_1203\/main_3
Capture Clock  : \quaddec_right:Net_1203\/clock_0
Path slack     : 31686p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6470
-------------------------------------   ---- 
End-of-path arrival time (ps)           6470
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_B_filt\/clock_0                macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:quad_B_filt\/q  macrocell46   1250   1250  26040  RISE       1
\quaddec_right:Net_1203\/main_3         macrocell35   5220   6470  31686  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Net_1203\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:error\/q
Path End       : \quaddec_right:bQuadDec:Stsreg\/status_3
Capture Clock  : \quaddec_right:bQuadDec:Stsreg\/clock
Path slack     : 31862p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8234
-------------------------------------   ---- 
End-of-path arrival time (ps)           8234
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:error\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:error\/q          macrocell38    1250   1250  25125  RISE       1
\quaddec_right:bQuadDec:Stsreg\/status_3  statusicell4   6984   8234  31862  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:Stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:error\/q
Path End       : \quaddec_left:bQuadDec:Stsreg\/status_3
Capture Clock  : \quaddec_left:bQuadDec:Stsreg\/clock
Path slack     : 32001p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8096
-------------------------------------   ---- 
End-of-path arrival time (ps)           8096
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:error\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:error\/q          macrocell17    1250   1250  25938  RISE       1
\quaddec_left:bQuadDec:Stsreg\/status_3  statusicell2   6846   8096  32001  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:Stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:Net_1195\/q
Path End       : \quaddec_right:bQuadDec:error\/main_0
Capture Clock  : \quaddec_right:bQuadDec:error\/clock_0
Path slack     : 32312p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5845
-------------------------------------   ---- 
End-of-path arrival time (ps)           5845
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Net_1195\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:Net_1195\/q             macrocell34   1250   1250  11031  RISE       1
\quaddec_right:bQuadDec:error\/main_0  macrocell38   4595   5845  32312  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:error\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:Net_1195\/q
Path End       : \quaddec_right:bQuadDec:state_0\/main_0
Capture Clock  : \quaddec_right:bQuadDec:state_0\/clock_0
Path slack     : 32312p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5845
-------------------------------------   ---- 
End-of-path arrival time (ps)           5845
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Net_1195\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:Net_1195\/q               macrocell34   1250   1250  11031  RISE       1
\quaddec_right:bQuadDec:state_0\/main_0  macrocell47   4595   5845  32312  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:state_0\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:Net_1195\/q
Path End       : \quaddec_right:Net_1195\/main_0
Capture Clock  : \quaddec_right:Net_1195\/clock_0
Path slack     : 32333p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5823
-------------------------------------   ---- 
End-of-path arrival time (ps)           5823
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Net_1195\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:Net_1195\/q       macrocell34   1250   1250  11031  RISE       1
\quaddec_right:Net_1195\/main_0  macrocell34   4573   5823  32333  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Net_1195\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:Net_1195\/q
Path End       : \quaddec_right:bQuadDec:state_1\/main_0
Capture Clock  : \quaddec_right:bQuadDec:state_1\/clock_0
Path slack     : 32333p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5823
-------------------------------------   ---- 
End-of-path arrival time (ps)           5823
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Net_1195\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:Net_1195\/q               macrocell34   1250   1250  11031  RISE       1
\quaddec_right:bQuadDec:state_1\/main_0  macrocell48   4573   5823  32333  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:state_1\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:quad_A_delayed_0\/q
Path End       : \quaddec_left:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \quaddec_left:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 32488p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5668
-------------------------------------   ---- 
End-of-path arrival time (ps)           5668
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_A_delayed_0\/clock_0            macrocell18         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:quad_A_delayed_0\/q       macrocell18   1250   1250  32488  RISE       1
\quaddec_left:bQuadDec:quad_A_delayed_1\/main_0  macrocell19   4418   5668  32488  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_A_delayed_1\/clock_0            macrocell19         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:quad_A_delayed_0\/q
Path End       : \quaddec_left:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \quaddec_left:bQuadDec:quad_A_filt\/clock_0
Path slack     : 32488p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5668
-------------------------------------   ---- 
End-of-path arrival time (ps)           5668
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_A_delayed_0\/clock_0            macrocell18         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:quad_A_delayed_0\/q  macrocell18   1250   1250  32488  RISE       1
\quaddec_left:bQuadDec:quad_A_filt\/main_0  macrocell21   4418   5668  32488  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_A_filt\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:error\/q
Path End       : \quaddec_left:Net_1163\/main_4
Capture Clock  : \quaddec_left:Net_1163\/clock_0
Path slack     : 32561p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5596
-------------------------------------   ---- 
End-of-path arrival time (ps)           5596
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:error\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:error\/q  macrocell17   1250   1250  25938  RISE       1
\quaddec_left:Net_1163\/main_4   macrocell11   4346   5596  32561  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Net_1163\/clock_0                             macrocell11         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:error\/q
Path End       : \quaddec_left:Net_1203\/main_4
Capture Clock  : \quaddec_left:Net_1203\/clock_0
Path slack     : 32561p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5596
-------------------------------------   ---- 
End-of-path arrival time (ps)           5596
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:error\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:error\/q  macrocell17   1250   1250  25938  RISE       1
\quaddec_left:Net_1203\/main_4   macrocell14   4346   5596  32561  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Net_1203\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:error\/q
Path End       : \quaddec_left:Net_1195\/main_1
Capture Clock  : \quaddec_left:Net_1195\/clock_0
Path slack     : 32565p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5592
-------------------------------------   ---- 
End-of-path arrival time (ps)           5592
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:error\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:error\/q  macrocell17   1250   1250  25938  RISE       1
\quaddec_left:Net_1195\/main_1   macrocell13   4342   5592  32565  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Net_1195\/clock_0                             macrocell13         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:error\/q
Path End       : \quaddec_left:bQuadDec:state_1\/main_3
Capture Clock  : \quaddec_left:bQuadDec:state_1\/clock_0
Path slack     : 32565p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5592
-------------------------------------   ---- 
End-of-path arrival time (ps)           5592
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:error\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:error\/q         macrocell17   1250   1250  25938  RISE       1
\quaddec_left:bQuadDec:state_1\/main_3  macrocell27   4342   5592  32565  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:state_1\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:error\/q
Path End       : \quaddec_right:Net_1195\/main_1
Capture Clock  : \quaddec_right:Net_1195\/clock_0
Path slack     : 32663p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5494
-------------------------------------   ---- 
End-of-path arrival time (ps)           5494
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:error\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:error\/q  macrocell38   1250   1250  25125  RISE       1
\quaddec_right:Net_1195\/main_1   macrocell34   4244   5494  32663  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Net_1195\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:error\/q
Path End       : \quaddec_right:bQuadDec:state_1\/main_3
Capture Clock  : \quaddec_right:bQuadDec:state_1\/clock_0
Path slack     : 32663p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5494
-------------------------------------   ---- 
End-of-path arrival time (ps)           5494
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:error\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:error\/q         macrocell38   1250   1250  25125  RISE       1
\quaddec_right:bQuadDec:state_1\/main_3  macrocell48   4244   5494  32663  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:state_1\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:quad_A_filt\/q
Path End       : \quaddec_right:bQuadDec:state_1\/main_1
Capture Clock  : \quaddec_right:bQuadDec:state_1\/clock_0
Path slack     : 32763p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5394
-------------------------------------   ---- 
End-of-path arrival time (ps)           5394
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_A_filt\/clock_0                macrocell42         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:quad_A_filt\/q   macrocell42   1250   1250  26030  RISE       1
\quaddec_right:bQuadDec:state_1\/main_1  macrocell48   4144   5394  32763  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:state_1\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:quad_A_filt\/q
Path End       : \quaddec_right:bQuadDec:error\/main_1
Capture Clock  : \quaddec_right:bQuadDec:error\/clock_0
Path slack     : 32774p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5383
-------------------------------------   ---- 
End-of-path arrival time (ps)           5383
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_A_filt\/clock_0                macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:quad_A_filt\/q  macrocell42   1250   1250  26030  RISE       1
\quaddec_right:bQuadDec:error\/main_1   macrocell38   4133   5383  32774  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:error\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:quad_A_filt\/q
Path End       : \quaddec_right:bQuadDec:state_0\/main_1
Capture Clock  : \quaddec_right:bQuadDec:state_0\/clock_0
Path slack     : 32774p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5383
-------------------------------------   ---- 
End-of-path arrival time (ps)           5383
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_A_filt\/clock_0                macrocell42         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:quad_A_filt\/q   macrocell42   1250   1250  26030  RISE       1
\quaddec_right:bQuadDec:state_0\/main_1  macrocell47   4133   5383  32774  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:state_0\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:quad_B_filt\/q
Path End       : \quaddec_right:bQuadDec:state_1\/main_2
Capture Clock  : \quaddec_right:bQuadDec:state_1\/clock_0
Path slack     : 32776p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5381
-------------------------------------   ---- 
End-of-path arrival time (ps)           5381
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_B_filt\/clock_0                macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:quad_B_filt\/q   macrocell46   1250   1250  26040  RISE       1
\quaddec_right:bQuadDec:state_1\/main_2  macrocell48   4131   5381  32776  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:state_1\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:quad_B_filt\/q
Path End       : \quaddec_right:bQuadDec:error\/main_2
Capture Clock  : \quaddec_right:bQuadDec:error\/clock_0
Path slack     : 32788p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5369
-------------------------------------   ---- 
End-of-path arrival time (ps)           5369
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_B_filt\/clock_0                macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:quad_B_filt\/q  macrocell46   1250   1250  26040  RISE       1
\quaddec_right:bQuadDec:error\/main_2   macrocell38   4119   5369  32788  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:error\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:quad_B_filt\/q
Path End       : \quaddec_right:bQuadDec:state_0\/main_2
Capture Clock  : \quaddec_right:bQuadDec:state_0\/clock_0
Path slack     : 32788p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5369
-------------------------------------   ---- 
End-of-path arrival time (ps)           5369
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_B_filt\/clock_0                macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:quad_B_filt\/q   macrocell46   1250   1250  26040  RISE       1
\quaddec_right:bQuadDec:state_0\/main_2  macrocell47   4119   5369  32788  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:state_0\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:quad_B_filt\/q
Path End       : \quaddec_left:bQuadDec:state_1\/main_2
Capture Clock  : \quaddec_left:bQuadDec:state_1\/clock_0
Path slack     : 32818p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5339
-------------------------------------   ---- 
End-of-path arrival time (ps)           5339
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_B_filt\/clock_0                 macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:quad_B_filt\/q   macrocell25   1250   1250  26650  RISE       1
\quaddec_left:bQuadDec:state_1\/main_2  macrocell27   4089   5339  32818  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:state_1\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:Net_1195\/q
Path End       : \quaddec_left:bQuadDec:error\/main_0
Capture Clock  : \quaddec_left:bQuadDec:error\/clock_0
Path slack     : 33018p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5139
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Net_1195\/clock_0                             macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:Net_1195\/q             macrocell13   1250   1250  15283  RISE       1
\quaddec_left:bQuadDec:error\/main_0  macrocell17   3889   5139  33018  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:error\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:Net_1195\/q
Path End       : \quaddec_left:bQuadDec:state_0\/main_0
Capture Clock  : \quaddec_left:bQuadDec:state_0\/clock_0
Path slack     : 33018p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5139
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Net_1195\/clock_0                             macrocell13         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:Net_1195\/q               macrocell13   1250   1250  15283  RISE       1
\quaddec_left:bQuadDec:state_0\/main_0  macrocell26   3889   5139  33018  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:state_0\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:Net_1195\/q
Path End       : \quaddec_left:Net_1195\/main_0
Capture Clock  : \quaddec_left:Net_1195\/clock_0
Path slack     : 33024p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5132
-------------------------------------   ---- 
End-of-path arrival time (ps)           5132
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Net_1195\/clock_0                             macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:Net_1195\/q       macrocell13   1250   1250  15283  RISE       1
\quaddec_left:Net_1195\/main_0  macrocell13   3882   5132  33024  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Net_1195\/clock_0                             macrocell13         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:Net_1195\/q
Path End       : \quaddec_left:bQuadDec:state_1\/main_0
Capture Clock  : \quaddec_left:bQuadDec:state_1\/clock_0
Path slack     : 33024p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5132
-------------------------------------   ---- 
End-of-path arrival time (ps)           5132
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Net_1195\/clock_0                             macrocell13         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:Net_1195\/q               macrocell13   1250   1250  15283  RISE       1
\quaddec_left:bQuadDec:state_1\/main_0  macrocell27   3882   5132  33024  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:state_1\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:state_0\/q
Path End       : \quaddec_right:Net_1163\/main_6
Capture Clock  : \quaddec_right:Net_1163\/clock_0
Path slack     : 33035p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5122
-------------------------------------   ---- 
End-of-path arrival time (ps)           5122
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:state_0\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:state_0\/q  macrocell47   1250   1250  27389  RISE       1
\quaddec_right:Net_1163\/main_6     macrocell32   3872   5122  33035  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Net_1163\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:state_0\/q
Path End       : \quaddec_right:Net_1203\/main_6
Capture Clock  : \quaddec_right:Net_1203\/clock_0
Path slack     : 33035p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5122
-------------------------------------   ---- 
End-of-path arrival time (ps)           5122
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:state_0\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:state_0\/q  macrocell47   1250   1250  27389  RISE       1
\quaddec_right:Net_1203\/main_6     macrocell35   3872   5122  33035  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Net_1203\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:Net_1163\/q
Path End       : \quaddec_left:Net_1163\/main_0
Capture Clock  : \quaddec_left:Net_1163\/clock_0
Path slack     : 33140p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5016
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Net_1163\/clock_0                             macrocell11         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:Net_1163\/q       macrocell11   1250   1250  20355  RISE       1
\quaddec_left:Net_1163\/main_0  macrocell11   3766   5016  33140  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Net_1163\/clock_0                             macrocell11         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:quad_A_filt\/q
Path End       : \quaddec_left:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \quaddec_left:bQuadDec:quad_A_filt\/clock_0
Path slack     : 33155p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_A_filt\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:quad_A_filt\/q       macrocell21   1250   1250  22176  RISE       1
\quaddec_left:bQuadDec:quad_A_filt\/main_3  macrocell21   3752   5002  33155  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_A_filt\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:Net_1195\/q
Path End       : \quaddec_left:Net_1163\/main_1
Capture Clock  : \quaddec_left:Net_1163\/clock_0
Path slack     : 33299p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4858
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Net_1195\/clock_0                             macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:Net_1195\/q       macrocell13   1250   1250  15283  RISE       1
\quaddec_left:Net_1163\/main_1  macrocell11   3608   4858  33299  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Net_1163\/clock_0                             macrocell11         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:Net_1195\/q
Path End       : \quaddec_left:Net_1203\/main_1
Capture Clock  : \quaddec_left:Net_1203\/clock_0
Path slack     : 33299p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4858
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Net_1195\/clock_0                             macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:Net_1195\/q       macrocell13   1250   1250  15283  RISE       1
\quaddec_left:Net_1203\/main_1  macrocell14   3608   4858  33299  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Net_1203\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:error\/q
Path End       : \quaddec_right:bQuadDec:error\/main_3
Capture Clock  : \quaddec_right:bQuadDec:error\/clock_0
Path slack     : 33339p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:error\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:error\/q       macrocell38   1250   1250  25125  RISE       1
\quaddec_right:bQuadDec:error\/main_3  macrocell38   3568   4818  33339  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:error\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:error\/q
Path End       : \quaddec_right:bQuadDec:state_0\/main_3
Capture Clock  : \quaddec_right:bQuadDec:state_0\/clock_0
Path slack     : 33339p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:error\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:error\/q         macrocell38   1250   1250  25125  RISE       1
\quaddec_right:bQuadDec:state_0\/main_3  macrocell47   3568   4818  33339  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:state_0\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:state_1\/q
Path End       : \quaddec_left:bQuadDec:error\/main_4
Capture Clock  : \quaddec_left:bQuadDec:error\/clock_0
Path slack     : 33352p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:state_1\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:state_1\/q     macrocell27   1250   1250  27706  RISE       1
\quaddec_left:bQuadDec:error\/main_4  macrocell17   3555   4805  33352  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:error\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:state_1\/q
Path End       : \quaddec_left:bQuadDec:state_0\/main_4
Capture Clock  : \quaddec_left:bQuadDec:state_0\/clock_0
Path slack     : 33352p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:state_1\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:state_1\/q       macrocell27   1250   1250  27706  RISE       1
\quaddec_left:bQuadDec:state_0\/main_4  macrocell26   3555   4805  33352  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:state_0\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:state_1\/q
Path End       : \quaddec_left:Net_1163\/main_5
Capture Clock  : \quaddec_left:Net_1163\/clock_0
Path slack     : 33471p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4686
-------------------------------------   ---- 
End-of-path arrival time (ps)           4686
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:state_1\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:state_1\/q  macrocell27   1250   1250  27706  RISE       1
\quaddec_left:Net_1163\/main_5     macrocell11   3436   4686  33471  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Net_1163\/clock_0                             macrocell11         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:state_1\/q
Path End       : \quaddec_left:Net_1203\/main_5
Capture Clock  : \quaddec_left:Net_1203\/clock_0
Path slack     : 33471p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4686
-------------------------------------   ---- 
End-of-path arrival time (ps)           4686
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:state_1\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:state_1\/q  macrocell27   1250   1250  27706  RISE       1
\quaddec_left:Net_1203\/main_5     macrocell14   3436   4686  33471  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Net_1203\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:Net_1163\/q
Path End       : \quaddec_right:Net_1163\/main_0
Capture Clock  : \quaddec_right:Net_1163\/clock_0
Path slack     : 33480p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4677
-------------------------------------   ---- 
End-of-path arrival time (ps)           4677
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Net_1163\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:Net_1163\/q       macrocell32   1250   1250  18005  RISE       1
\quaddec_right:Net_1163\/main_0  macrocell32   3427   4677  33480  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Net_1163\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:state_1\/q
Path End       : \quaddec_left:Net_1195\/main_2
Capture Clock  : \quaddec_left:Net_1195\/clock_0
Path slack     : 33486p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:state_1\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:state_1\/q  macrocell27   1250   1250  27706  RISE       1
\quaddec_left:Net_1195\/main_2     macrocell13   3420   4670  33486  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Net_1195\/clock_0                             macrocell13         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:state_1\/q
Path End       : \quaddec_left:bQuadDec:state_1\/main_4
Capture Clock  : \quaddec_left:bQuadDec:state_1\/clock_0
Path slack     : 33486p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:state_1\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:state_1\/q       macrocell27   1250   1250  27706  RISE       1
\quaddec_left:bQuadDec:state_1\/main_4  macrocell27   3420   4670  33486  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:state_1\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:state_0\/q
Path End       : \quaddec_left:bQuadDec:error\/main_5
Capture Clock  : \quaddec_left:bQuadDec:error\/clock_0
Path slack     : 33536p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:state_0\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:state_0\/q     macrocell26   1250   1250  27898  RISE       1
\quaddec_left:bQuadDec:error\/main_5  macrocell17   3371   4621  33536  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:error\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:state_0\/q
Path End       : \quaddec_left:bQuadDec:state_0\/main_5
Capture Clock  : \quaddec_left:bQuadDec:state_0\/clock_0
Path slack     : 33536p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:state_0\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:state_0\/q       macrocell26   1250   1250  27898  RISE       1
\quaddec_left:bQuadDec:state_0\/main_5  macrocell26   3371   4621  33536  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:state_0\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:state_0\/q
Path End       : \quaddec_left:Net_1195\/main_3
Capture Clock  : \quaddec_left:Net_1195\/clock_0
Path slack     : 33541p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4615
-------------------------------------   ---- 
End-of-path arrival time (ps)           4615
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:state_0\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:state_0\/q  macrocell26   1250   1250  27898  RISE       1
\quaddec_left:Net_1195\/main_3     macrocell13   3365   4615  33541  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Net_1195\/clock_0                             macrocell13         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:state_0\/q
Path End       : \quaddec_left:bQuadDec:state_1\/main_5
Capture Clock  : \quaddec_left:bQuadDec:state_1\/clock_0
Path slack     : 33541p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4615
-------------------------------------   ---- 
End-of-path arrival time (ps)           4615
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:state_0\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:state_0\/q       macrocell26   1250   1250  27898  RISE       1
\quaddec_left:bQuadDec:state_1\/main_5  macrocell27   3365   4615  33541  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:state_1\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:state_0\/q
Path End       : \quaddec_left:Net_1163\/main_6
Capture Clock  : \quaddec_left:Net_1163\/clock_0
Path slack     : 33810p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:state_0\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:state_0\/q  macrocell26   1250   1250  27898  RISE       1
\quaddec_left:Net_1163\/main_6     macrocell11   3096   4346  33810  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Net_1163\/clock_0                             macrocell11         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:state_0\/q
Path End       : \quaddec_left:Net_1203\/main_6
Capture Clock  : \quaddec_left:Net_1203\/clock_0
Path slack     : 33810p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:state_0\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:state_0\/q  macrocell26   1250   1250  27898  RISE       1
\quaddec_left:Net_1203\/main_6     macrocell14   3096   4346  33810  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Net_1203\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:state_0\/q
Path End       : \quaddec_right:bQuadDec:error\/main_5
Capture Clock  : \quaddec_right:bQuadDec:error\/clock_0
Path slack     : 34112p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:state_0\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:state_0\/q     macrocell47   1250   1250  27389  RISE       1
\quaddec_right:bQuadDec:error\/main_5  macrocell38   2795   4045  34112  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:error\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:state_0\/q
Path End       : \quaddec_right:bQuadDec:state_0\/main_5
Capture Clock  : \quaddec_right:bQuadDec:state_0\/clock_0
Path slack     : 34112p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:state_0\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:state_0\/q       macrocell47   1250   1250  27389  RISE       1
\quaddec_right:bQuadDec:state_0\/main_5  macrocell47   2795   4045  34112  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:state_0\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:state_1\/q
Path End       : \quaddec_right:Net_1195\/main_2
Capture Clock  : \quaddec_right:Net_1195\/clock_0
Path slack     : 34118p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:state_1\/clock_0                    macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:state_1\/q  macrocell48   1250   1250  26597  RISE       1
\quaddec_right:Net_1195\/main_2     macrocell34   2789   4039  34118  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Net_1195\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:state_1\/q
Path End       : \quaddec_right:bQuadDec:state_1\/main_4
Capture Clock  : \quaddec_right:bQuadDec:state_1\/clock_0
Path slack     : 34118p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:state_1\/clock_0                    macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:state_1\/q       macrocell48   1250   1250  26597  RISE       1
\quaddec_right:bQuadDec:state_1\/main_4  macrocell48   2789   4039  34118  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:state_1\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:state_0\/q
Path End       : \quaddec_right:Net_1195\/main_3
Capture Clock  : \quaddec_right:Net_1195\/clock_0
Path slack     : 34124p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4033
-------------------------------------   ---- 
End-of-path arrival time (ps)           4033
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:state_0\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:state_0\/q  macrocell47   1250   1250  27389  RISE       1
\quaddec_right:Net_1195\/main_3     macrocell34   2783   4033  34124  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Net_1195\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:state_0\/q
Path End       : \quaddec_right:bQuadDec:state_1\/main_5
Capture Clock  : \quaddec_right:bQuadDec:state_1\/clock_0
Path slack     : 34124p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4033
-------------------------------------   ---- 
End-of-path arrival time (ps)           4033
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:state_0\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:state_0\/q       macrocell47   1250   1250  27389  RISE       1
\quaddec_right:bQuadDec:state_1\/main_5  macrocell48   2783   4033  34124  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:state_1\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:state_1\/q
Path End       : \quaddec_right:bQuadDec:error\/main_4
Capture Clock  : \quaddec_right:bQuadDec:error\/clock_0
Path slack     : 34136p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:state_1\/clock_0                    macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:state_1\/q     macrocell48   1250   1250  26597  RISE       1
\quaddec_right:bQuadDec:error\/main_4  macrocell38   2771   4021  34136  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:error\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:state_1\/q
Path End       : \quaddec_right:bQuadDec:state_0\/main_4
Capture Clock  : \quaddec_right:bQuadDec:state_0\/clock_0
Path slack     : 34136p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:state_1\/clock_0                    macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:state_1\/q       macrocell48   1250   1250  26597  RISE       1
\quaddec_right:bQuadDec:state_0\/main_4  macrocell47   2771   4021  34136  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:state_0\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:Net_1203\/q
Path End       : \quaddec_left:Net_1203\/main_0
Capture Clock  : \quaddec_left:Net_1203\/clock_0
Path slack     : 34601p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Net_1203\/clock_0                             macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:Net_1203\/q       macrocell14   1250   1250  16721  RISE       1
\quaddec_left:Net_1203\/main_0  macrocell14   2305   3555  34601  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Net_1203\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:quad_B_delayed_2\/q
Path End       : \quaddec_left:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \quaddec_left:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34601p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_B_delayed_2\/clock_0            macrocell24         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:quad_B_delayed_2\/q  macrocell24   1250   1250  34601  RISE       1
\quaddec_left:bQuadDec:quad_B_filt\/main_2  macrocell25   2305   3555  34601  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_B_filt\/clock_0                 macrocell25         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:quad_B_filt\/q
Path End       : \quaddec_left:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \quaddec_left:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34603p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_B_filt\/clock_0                 macrocell25         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:quad_B_filt\/q       macrocell25   1250   1250  26650  RISE       1
\quaddec_left:bQuadDec:quad_B_filt\/main_3  macrocell25   2304   3554  34603  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_B_filt\/clock_0                 macrocell25         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:quad_A_delayed_2\/q
Path End       : \quaddec_left:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \quaddec_left:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_A_delayed_2\/clock_0            macrocell20         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:quad_A_delayed_2\/q  macrocell20   1250   1250  34607  RISE       1
\quaddec_left:bQuadDec:quad_A_filt\/main_2  macrocell21   2299   3549  34607  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_A_filt\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:quad_A_filt\/q
Path End       : \quaddec_right:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \quaddec_right:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_A_filt\/clock_0                macrocell42         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:quad_A_filt\/q       macrocell42   1250   1250  26030  RISE       1
\quaddec_right:bQuadDec:quad_A_filt\/main_3  macrocell42   2299   3549  34607  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_A_filt\/clock_0                macrocell42         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:Net_1203\/q
Path End       : \quaddec_right:Net_1203\/main_0
Capture Clock  : \quaddec_right:Net_1203\/clock_0
Path slack     : 34609p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Net_1203\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:Net_1203\/q       macrocell35   1250   1250  12963  RISE       1
\quaddec_right:Net_1203\/main_0  macrocell35   2298   3548  34609  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Net_1203\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:quad_A_delayed_1\/q
Path End       : \quaddec_right:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \quaddec_right:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 34609p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_A_delayed_1\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:quad_A_delayed_1\/q       macrocell40   1250   1250  34609  RISE       1
\quaddec_right:bQuadDec:quad_A_delayed_2\/main_0  macrocell41   2298   3548  34609  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_A_delayed_2\/clock_0           macrocell41         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:quad_A_delayed_1\/q
Path End       : \quaddec_right:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \quaddec_right:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34609p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_A_delayed_1\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:quad_A_delayed_1\/q  macrocell40   1250   1250  34609  RISE       1
\quaddec_right:bQuadDec:quad_A_filt\/main_1  macrocell42   2298   3548  34609  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_A_filt\/clock_0                macrocell42         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:quad_B_delayed_1\/q
Path End       : \quaddec_left:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \quaddec_left:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_B_delayed_1\/clock_0            macrocell23         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:quad_B_delayed_1\/q       macrocell23   1250   1250  34610  RISE       1
\quaddec_left:bQuadDec:quad_B_delayed_2\/main_0  macrocell24   2297   3547  34610  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_B_delayed_2\/clock_0            macrocell24         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:quad_B_delayed_1\/q
Path End       : \quaddec_left:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \quaddec_left:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_B_delayed_1\/clock_0            macrocell23         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:quad_B_delayed_1\/q  macrocell23   1250   1250  34610  RISE       1
\quaddec_left:bQuadDec:quad_B_filt\/main_1  macrocell25   2297   3547  34610  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_B_filt\/clock_0                 macrocell25         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:quad_A_delayed_2\/q
Path End       : \quaddec_right:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \quaddec_right:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34612p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_A_delayed_2\/clock_0           macrocell41         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:quad_A_delayed_2\/q  macrocell41   1250   1250  34612  RISE       1
\quaddec_right:bQuadDec:quad_A_filt\/main_2  macrocell42   2295   3545  34612  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_A_filt\/clock_0                macrocell42         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:quad_A_delayed_1\/q
Path End       : \quaddec_left:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \quaddec_left:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 34615p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_A_delayed_1\/clock_0            macrocell19         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:quad_A_delayed_1\/q       macrocell19   1250   1250  34615  RISE       1
\quaddec_left:bQuadDec:quad_A_delayed_2\/main_0  macrocell20   2291   3541  34615  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_A_delayed_2\/clock_0            macrocell20         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:bQuadDec:quad_A_delayed_1\/q
Path End       : \quaddec_left:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \quaddec_left:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34615p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_A_delayed_1\/clock_0            macrocell19         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_left:bQuadDec:quad_A_delayed_1\/q  macrocell19   1250   1250  34615  RISE       1
\quaddec_left:bQuadDec:quad_A_filt\/main_1  macrocell21   2291   3541  34615  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:quad_A_filt\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:quad_B_delayed_1\/q
Path End       : \quaddec_right:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \quaddec_right:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 34616p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_B_delayed_1\/clock_0           macrocell44         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:quad_B_delayed_1\/q       macrocell44   1250   1250  34616  RISE       1
\quaddec_right:bQuadDec:quad_B_delayed_2\/main_0  macrocell45   2291   3541  34616  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_B_delayed_2\/clock_0           macrocell45         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:quad_B_delayed_1\/q
Path End       : \quaddec_right:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \quaddec_right:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34616p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_B_delayed_1\/clock_0           macrocell44         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:quad_B_delayed_1\/q  macrocell44   1250   1250  34616  RISE       1
\quaddec_right:bQuadDec:quad_B_filt\/main_1  macrocell46   2291   3541  34616  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_B_filt\/clock_0                macrocell46         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:quad_B_delayed_2\/q
Path End       : \quaddec_right:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \quaddec_right:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34619p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_B_delayed_2\/clock_0           macrocell45         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:quad_B_delayed_2\/q  macrocell45   1250   1250  34619  RISE       1
\quaddec_right:bQuadDec:quad_B_filt\/main_2  macrocell46   2287   3537  34619  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_B_filt\/clock_0                macrocell46         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:bQuadDec:quad_B_filt\/q
Path End       : \quaddec_right:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \quaddec_right:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34623p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_B_filt\/clock_0                macrocell46         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_right:bQuadDec:quad_B_filt\/q       macrocell46   1250   1250  26040  RISE       1
\quaddec_right:bQuadDec:quad_B_filt\/main_3  macrocell46   2284   3534  34623  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:bQuadDec:quad_B_filt\/clock_0                macrocell46         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:Net_1195\/q
Path End       : \quaddec_left:bQuadDec:Stsreg\/status_2
Capture Clock  : \quaddec_left:bQuadDec:Stsreg\/clock
Path slack     : 35233p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Net_1195\/clock_0                             macrocell13         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\quaddec_left:Net_1195\/q                macrocell13    1250   1250  15283  RISE       1
\quaddec_left:bQuadDec:Stsreg\/status_2  statusicell2   3614   4864  35233  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:bQuadDec:Stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_left:Net_1195\/q
Path End       : \quaddec_left:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/reset
Capture Clock  : \quaddec_left:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 35873p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5794
-------------------------------------   ---- 
End-of-path arrival time (ps)           5794
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_left:Net_1195\/clock_0                             macrocell13         0      0  RISE       1

Data path
pin name                                                     model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\quaddec_left:Net_1195\/q                                    macrocell13    1250   1250  15283  RISE       1
\quaddec_left:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/reset  statusicell1   4544   5794  35873  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\quaddec_left:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell1        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_right:Net_1195\/q
Path End       : \quaddec_right:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/reset
Capture Clock  : \quaddec_right:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 36676p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4990
-------------------------------------   ---- 
End-of-path arrival time (ps)           4990
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\quaddec_right:Net_1195\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                                                      model name    delay     AT  slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\quaddec_right:Net_1195\/q                                    macrocell34    1250   1250  11031  RISE       1
\quaddec_right:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/reset  statusicell3   3740   4990  36676  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\quaddec_right:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell3        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_state_1\/q
Path End       : \uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1059659p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                      -11520
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12154
-------------------------------------   ----- 
End-of-path arrival time (ps)           12154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_1\/clock_0                         macrocell68         0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_state_1\/q                      macrocell68      1250   1250  1059659  RISE       1
\uart_pc:BUART:counter_load_not\/main_0           macrocell50      5241   6491  1059659  RISE       1
\uart_pc:BUART:counter_load_not\/q                macrocell50      3350   9841  1059659  RISE       1
\uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell10   2313  12154  1059659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell10      0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \uart_pc:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \uart_pc:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1062811p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -6290
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14232
-------------------------------------   ----- 
End-of-path arrival time (ps)           14232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell10   5680   5680  1062811  RISE       1
\uart_pc:BUART:tx_bitclk_enable_pre\/main_0      macrocell66      2896   8576  1062811  RISE       1
\uart_pc:BUART:tx_bitclk_enable_pre\/q           macrocell66      3350  11926  1062811  RISE       1
\uart_pc:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell9    2306  14232  1062811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sTX:TxShifter:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_pc:BUART:sTX:TxSts\/status_0
Capture Clock  : \uart_pc:BUART:sTX:TxSts\/clock
Path slack     : 1067268p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -1570
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14495
-------------------------------------   ----- 
End-of-path arrival time (ps)           14495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sTX:TxShifter:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart_pc:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell9   5280   5280  1067268  RISE       1
\uart_pc:BUART:tx_status_0\/main_2                 macrocell70     2924   8204  1067268  RISE       1
\uart_pc:BUART:tx_status_0\/q                      macrocell70     3350  11554  1067268  RISE       1
\uart_pc:BUART:sTX:TxSts\/status_0                 statusicell7    2941  14495  1067268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sTX:TxSts\/clock                            statusicell7        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_markspace_pre\/q
Path End       : \uart_pc:BUART:sRX:RxBitCounter\/load
Capture Clock  : \uart_pc:BUART:sRX:RxBitCounter\/clock
Path slack     : 1067287p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -4220
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079113

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11826
-------------------------------------   ----- 
End-of-path arrival time (ps)           11826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_markspace_pre\/clock_0                   macrocell57         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_markspace_pre\/q      macrocell57   1250   1250  1067287  RISE       1
\uart_pc:BUART:rx_counter_load\/main_0  macrocell54   4910   6160  1067287  RISE       1
\uart_pc:BUART:rx_counter_load\/q       macrocell54   3350   9510  1067287  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/load   count7cell    2316  11826  1067287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_pc:BUART:sRX:RxSts\/status_4
Capture Clock  : \uart_pc:BUART:sRX:RxSts\/clock
Path slack     : 1068521p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -1570
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13242
-------------------------------------   ----- 
End-of-path arrival time (ps)           13242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxShifter:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell8   5280   5280  1068521  RISE       1
\uart_pc:BUART:rx_status_4\/main_2                 macrocell63     2288   7568  1068521  RISE       1
\uart_pc:BUART:rx_status_4\/q                      macrocell63     3350  10918  1068521  RISE       1
\uart_pc:BUART:sRX:RxSts\/status_4                 statusicell6    2325  13242  1068521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxSts\/clock                            statusicell6        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_markspace_pre\/q
Path End       : \uart_pc:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \uart_pc:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069424p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -6300
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7609
-------------------------------------   ---- 
End-of-path arrival time (ps)           7609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_markspace_pre\/clock_0                   macrocell57         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_markspace_pre\/q          macrocell57     1250   1250  1067287  RISE       1
\uart_pc:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell8   6359   7609  1069424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxShifter:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_markspace_pre\/q
Path End       : \uart_pc:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \uart_pc:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069601p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -1930
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1081403

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11802
-------------------------------------   ----- 
End-of-path arrival time (ps)           11802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_markspace_pre\/clock_0                   macrocell57         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_markspace_pre\/q        macrocell57     1250   1250  1067287  RISE       1
\uart_pc:BUART:rx_load_fifo\/main_0       macrocell56     4910   6160  1069601  RISE       1
\uart_pc:BUART:rx_load_fifo\/q            macrocell56     3350   9510  1069601  RISE       1
\uart_pc:BUART:sRX:RxShifter:u0\/f0_load  datapathcell8   2292  11802  1069601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxShifter:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sTX:TxShifter:u0\/so_comb
Path End       : Net_2/main_2
Capture Clock  : Net_2/clock_0
Path slack     : 1069634p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10189
-------------------------------------   ----- 
End-of-path arrival time (ps)           10189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sTX:TxShifter:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\uart_pc:BUART:sTX:TxShifter:u0\/so_comb  datapathcell9   7280   7280  1069634  RISE       1
Net_2/main_2                              macrocell1      2909  10189  1069634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2/clock_0                                              macrocell1          0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \uart_pc:BUART:tx_bitclk\/main_0
Capture Clock  : \uart_pc:BUART:tx_bitclk\/clock_0
Path slack     : 1071248p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8576
-------------------------------------   ---- 
End-of-path arrival time (ps)           8576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell10   5680   5680  1062811  RISE       1
\uart_pc:BUART:tx_bitclk\/main_0                 macrocell65      2896   8576  1071248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_bitclk\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_state_0\/q
Path End       : \uart_pc:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \uart_pc:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071282p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -6290
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5762
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_0\/clock_0                         macrocell67         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_state_0\/q                macrocell67     1250   1250  1061796  RISE       1
\uart_pc:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell9   4512   5762  1071282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sTX:TxShifter:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_pc:BUART:tx_state_0\/main_2
Capture Clock  : \uart_pc:BUART:tx_state_0\/clock_0
Path slack     : 1071619p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8204
-------------------------------------   ---- 
End-of-path arrival time (ps)           8204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sTX:TxShifter:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart_pc:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell9   5280   5280  1067268  RISE       1
\uart_pc:BUART:tx_state_0\/main_2                  macrocell67     2924   8204  1071619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_0\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_pc:BUART:rx_state_0\/main_6
Capture Clock  : \uart_pc:BUART:rx_state_0\/clock_0
Path slack     : 1072159p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7665
-------------------------------------   ---- 
End-of-path arrival time (ps)           7665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1072159  RISE       1
\uart_pc:BUART:rx_state_0\/main_6         macrocell58   5555   7665  1072159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_0\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_pc:BUART:rx_state_2\/main_6
Capture Clock  : \uart_pc:BUART:rx_state_2\/clock_0
Path slack     : 1072159p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7665
-------------------------------------   ---- 
End-of-path arrival time (ps)           7665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1072159  RISE       1
\uart_pc:BUART:rx_state_2\/main_6         macrocell59   5555   7665  1072159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_2\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_pc:BUART:rx_state_3\/main_6
Capture Clock  : \uart_pc:BUART:rx_state_3\/clock_0
Path slack     : 1072159p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7665
-------------------------------------   ---- 
End-of-path arrival time (ps)           7665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1072159  RISE       1
\uart_pc:BUART:rx_state_3\/main_6         macrocell60   5555   7665  1072159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_3\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:pollcount_1\/q
Path End       : \uart_pc:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart_pc:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072359p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -5210
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1078123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5764
-------------------------------------   ---- 
End-of-path arrival time (ps)           5764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:pollcount_1\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\uart_pc:BUART:pollcount_1\/q              macrocell52     1250   1250  1072359  RISE       1
\uart_pc:BUART:sRX:RxShifter:u0\/route_si  datapathcell8   4514   5764  1072359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxShifter:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_state_1\/q
Path End       : \uart_pc:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \uart_pc:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072407p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -6290
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_1\/clock_0                         macrocell68         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_state_1\/q                macrocell68     1250   1250  1059659  RISE       1
\uart_pc:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell9   3386   4636  1072407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sTX:TxShifter:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:pollcount_1\/q
Path End       : \uart_pc:BUART:rx_state_0\/main_8
Capture Clock  : \uart_pc:BUART:rx_state_0\/clock_0
Path slack     : 1072681p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7142
-------------------------------------   ---- 
End-of-path arrival time (ps)           7142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:pollcount_1\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:pollcount_1\/q      macrocell52   1250   1250  1072359  RISE       1
\uart_pc:BUART:rx_state_0\/main_8  macrocell58   5892   7142  1072681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_0\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:pollcount_1\/q
Path End       : \uart_pc:BUART:rx_status_3\/main_5
Capture Clock  : \uart_pc:BUART:rx_status_3\/clock_0
Path slack     : 1072681p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7142
-------------------------------------   ---- 
End-of-path arrival time (ps)           7142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:pollcount_1\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:pollcount_1\/q       macrocell52   1250   1250  1072359  RISE       1
\uart_pc:BUART:rx_status_3\/main_5  macrocell62   5892   7142  1072681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_status_3\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_0\/q
Path End       : \uart_pc:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \uart_pc:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072705p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -6300
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4328
-------------------------------------   ---- 
End-of-path arrival time (ps)           4328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_0\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_0\/q                macrocell58     1250   1250  1069129  RISE       1
\uart_pc:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell8   3078   4328  1072705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxShifter:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_state_0\/q
Path End       : Net_2/main_1
Capture Clock  : Net_2/clock_0
Path slack     : 1072727p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7097
-------------------------------------   ---- 
End-of-path arrival time (ps)           7097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_0\/clock_0                         macrocell67         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_state_0\/q  macrocell67   1250   1250  1061796  RISE       1
Net_2/main_1                  macrocell1    5847   7097  1072727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2/clock_0                                              macrocell1          0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_state_0\/q
Path End       : \uart_pc:BUART:tx_state_1\/main_1
Capture Clock  : \uart_pc:BUART:tx_state_1\/clock_0
Path slack     : 1072727p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7097
-------------------------------------   ---- 
End-of-path arrival time (ps)           7097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_0\/clock_0                         macrocell67         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_state_0\/q       macrocell67   1250   1250  1061796  RISE       1
\uart_pc:BUART:tx_state_1\/main_1  macrocell68   5847   7097  1072727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_1\/clock_0                         macrocell68         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_state_1\/q
Path End       : \uart_pc:BUART:tx_state_2\/main_0
Capture Clock  : \uart_pc:BUART:tx_state_2\/clock_0
Path slack     : 1072744p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7079
-------------------------------------   ---- 
End-of-path arrival time (ps)           7079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_1\/clock_0                         macrocell68         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_state_1\/q       macrocell68   1250   1250  1059659  RISE       1
\uart_pc:BUART:tx_state_2\/main_0  macrocell69   5829   7079  1072744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_2\/clock_0                         macrocell69         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_bitclk_enable\/q
Path End       : \uart_pc:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \uart_pc:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073178p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -6300
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_bitclk_enable\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_bitclk_enable\/q          macrocell53     1250   1250  1073178  RISE       1
\uart_pc:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell8   2606   3856  1073178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxShifter:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_state_1\/q
Path End       : \uart_pc:BUART:tx_state_0\/main_0
Capture Clock  : \uart_pc:BUART:tx_state_0\/clock_0
Path slack     : 1073332p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_1\/clock_0                         macrocell68         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_state_1\/q       macrocell68   1250   1250  1059659  RISE       1
\uart_pc:BUART:tx_state_0\/main_0  macrocell67   5241   6491  1073332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_0\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_markspace_pre\/q
Path End       : \uart_pc:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \uart_pc:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073663p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6160
-------------------------------------   ---- 
End-of-path arrival time (ps)           6160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_markspace_pre\/clock_0                   macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_markspace_pre\/q         macrocell57   1250   1250  1067287  RISE       1
\uart_pc:BUART:rx_state_stop1_reg\/main_0  macrocell61   4910   6160  1073663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_stop1_reg\/clock_0                 macrocell61         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_state_2\/q
Path End       : Net_2/main_3
Capture Clock  : Net_2/clock_0
Path slack     : 1074273p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5551
-------------------------------------   ---- 
End-of-path arrival time (ps)           5551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_2\/clock_0                         macrocell69         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_state_2\/q  macrocell69   1250   1250  1062000  RISE       1
Net_2/main_3                  macrocell1    4301   5551  1074273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2/clock_0                                              macrocell1          0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_state_2\/q
Path End       : \uart_pc:BUART:tx_state_1\/main_2
Capture Clock  : \uart_pc:BUART:tx_state_1\/clock_0
Path slack     : 1074273p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5551
-------------------------------------   ---- 
End-of-path arrival time (ps)           5551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_2\/clock_0                         macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_state_2\/q       macrocell69   1250   1250  1062000  RISE       1
\uart_pc:BUART:tx_state_1\/main_2  macrocell68   4301   5551  1074273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_1\/clock_0                         macrocell68         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_0
Path End       : \uart_pc:BUART:pollcount_0\/main_2
Capture Clock  : \uart_pc:BUART:pollcount_0\/clock_0
Path slack     : 1074510p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5313
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1074510  RISE       1
\uart_pc:BUART:pollcount_0\/main_2        macrocell51   3203   5313  1074510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:pollcount_0\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_0
Path End       : \uart_pc:BUART:pollcount_1\/main_2
Capture Clock  : \uart_pc:BUART:pollcount_1\/clock_0
Path slack     : 1074510p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5313
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1074510  RISE       1
\uart_pc:BUART:pollcount_1\/main_2        macrocell52   3203   5313  1074510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:pollcount_1\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart_pc:BUART:pollcount_0\/main_0
Capture Clock  : \uart_pc:BUART:pollcount_0\/clock_0
Path slack     : 1074522p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074522  RISE       1
\uart_pc:BUART:pollcount_0\/main_0        macrocell51   3191   5301  1074522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:pollcount_0\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart_pc:BUART:pollcount_1\/main_0
Capture Clock  : \uart_pc:BUART:pollcount_1\/clock_0
Path slack     : 1074522p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074522  RISE       1
\uart_pc:BUART:pollcount_1\/main_0        macrocell52   3191   5301  1074522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:pollcount_1\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart_pc:BUART:pollcount_0\/main_1
Capture Clock  : \uart_pc:BUART:pollcount_0\/clock_0
Path slack     : 1074523p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5300
-------------------------------------   ---- 
End-of-path arrival time (ps)           5300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074523  RISE       1
\uart_pc:BUART:pollcount_0\/main_1        macrocell51   3190   5300  1074523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:pollcount_0\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart_pc:BUART:pollcount_1\/main_1
Capture Clock  : \uart_pc:BUART:pollcount_1\/clock_0
Path slack     : 1074523p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5300
-------------------------------------   ---- 
End-of-path arrival time (ps)           5300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074523  RISE       1
\uart_pc:BUART:pollcount_1\/main_1        macrocell52   3190   5300  1074523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:pollcount_1\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_markspace_pre\/q
Path End       : \uart_pc:BUART:rx_state_0\/main_0
Capture Clock  : \uart_pc:BUART:rx_state_0\/clock_0
Path slack     : 1074686p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5138
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_markspace_pre\/clock_0                   macrocell57         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_markspace_pre\/q  macrocell57   1250   1250  1067287  RISE       1
\uart_pc:BUART:rx_state_0\/main_0   macrocell58   3888   5138  1074686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_0\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_markspace_pre\/q
Path End       : \uart_pc:BUART:rx_state_2\/main_0
Capture Clock  : \uart_pc:BUART:rx_state_2\/clock_0
Path slack     : 1074686p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5138
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_markspace_pre\/clock_0                   macrocell57         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_markspace_pre\/q  macrocell57   1250   1250  1067287  RISE       1
\uart_pc:BUART:rx_state_2\/main_0   macrocell59   3888   5138  1074686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_2\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_markspace_pre\/q
Path End       : \uart_pc:BUART:rx_state_3\/main_0
Capture Clock  : \uart_pc:BUART:rx_state_3\/clock_0
Path slack     : 1074686p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5138
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_markspace_pre\/clock_0                   macrocell57         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_markspace_pre\/q  macrocell57   1250   1250  1067287  RISE       1
\uart_pc:BUART:rx_state_3\/main_0   macrocell60   3888   5138  1074686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_3\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_markspace_pre\/q
Path End       : \uart_pc:BUART:rx_status_3\/main_0
Capture Clock  : \uart_pc:BUART:rx_status_3\/clock_0
Path slack     : 1074686p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5138
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_markspace_pre\/clock_0                   macrocell57         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_markspace_pre\/q  macrocell57   1250   1250  1067287  RISE       1
\uart_pc:BUART:rx_status_3\/main_0  macrocell62   3888   5138  1074686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_status_3\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2/q
Path End       : Net_2/main_6
Capture Clock  : Net_2/clock_0
Path slack     : 1075102p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2/clock_0                                              macrocell1          0      0  RISE       1

Data path
pin name      model name   delay     AT    slack  edge  Fanout
------------  -----------  -----  -----  -------  ----  ------
Net_2/q       macrocell1    1250   1250  1075102  RISE       1
Net_2/main_6  macrocell1    3471   4721  1075102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2/clock_0                                              macrocell1          0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_pc:BUART:rx_state_0\/main_5
Capture Clock  : \uart_pc:BUART:rx_state_0\/clock_0
Path slack     : 1075373p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1075373  RISE       1
\uart_pc:BUART:rx_state_0\/main_5         macrocell58   2340   4450  1075373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_0\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_pc:BUART:rx_state_2\/main_5
Capture Clock  : \uart_pc:BUART:rx_state_2\/clock_0
Path slack     : 1075373p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1075373  RISE       1
\uart_pc:BUART:rx_state_2\/main_5         macrocell59   2340   4450  1075373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_2\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_pc:BUART:rx_state_3\/main_5
Capture Clock  : \uart_pc:BUART:rx_state_3\/clock_0
Path slack     : 1075373p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1075373  RISE       1
\uart_pc:BUART:rx_state_3\/main_5         macrocell60   2340   4450  1075373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_3\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_pc:BUART:rx_state_0\/main_7
Capture Clock  : \uart_pc:BUART:rx_state_0\/clock_0
Path slack     : 1075382p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1075382  RISE       1
\uart_pc:BUART:rx_state_0\/main_7         macrocell58   2332   4442  1075382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_0\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_pc:BUART:rx_state_2\/main_7
Capture Clock  : \uart_pc:BUART:rx_state_2\/clock_0
Path slack     : 1075382p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1075382  RISE       1
\uart_pc:BUART:rx_state_2\/main_7         macrocell59   2332   4442  1075382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_2\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_pc:BUART:rx_state_3\/main_7
Capture Clock  : \uart_pc:BUART:rx_state_3\/clock_0
Path slack     : 1075382p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1075382  RISE       1
\uart_pc:BUART:rx_state_3\/main_7         macrocell60   2332   4442  1075382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_3\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_0
Path End       : \uart_pc:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \uart_pc:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075392p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1074510  RISE       1
\uart_pc:BUART:rx_bitclk_enable\/main_2   macrocell53   2321   4431  1075392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_bitclk_enable\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart_pc:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \uart_pc:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075399p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074522  RISE       1
\uart_pc:BUART:rx_bitclk_enable\/main_0   macrocell53   2315   4425  1075399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_bitclk_enable\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart_pc:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \uart_pc:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075402p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4421
-------------------------------------   ---- 
End-of-path arrival time (ps)           4421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074523  RISE       1
\uart_pc:BUART:rx_bitclk_enable\/main_1   macrocell53   2311   4421  1075402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_bitclk_enable\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_bitclk\/q
Path End       : \uart_pc:BUART:tx_state_0\/main_4
Capture Clock  : \uart_pc:BUART:tx_state_0\/clock_0
Path slack     : 1075459p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_bitclk\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_bitclk\/q        macrocell65   1250   1250  1061786  RISE       1
\uart_pc:BUART:tx_state_0\/main_4  macrocell67   3114   4364  1075459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_0\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_state_0\/q
Path End       : \uart_pc:BUART:tx_state_0\/main_1
Capture Clock  : \uart_pc:BUART:tx_state_0\/clock_0
Path slack     : 1075469p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_0\/clock_0                         macrocell67         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_state_0\/q       macrocell67   1250   1250  1061796  RISE       1
\uart_pc:BUART:tx_state_0\/main_1  macrocell67   3105   4355  1075469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_0\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_bitclk\/q
Path End       : \uart_pc:BUART:tx_state_2\/main_3
Capture Clock  : \uart_pc:BUART:tx_state_2\/clock_0
Path slack     : 1075476p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_bitclk\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_bitclk\/q        macrocell65   1250   1250  1061786  RISE       1
\uart_pc:BUART:tx_state_2\/main_3  macrocell69   3097   4347  1075476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_2\/clock_0                         macrocell69         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_state_0\/q
Path End       : \uart_pc:BUART:tx_state_2\/main_1
Capture Clock  : \uart_pc:BUART:tx_state_2\/clock_0
Path slack     : 1075491p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_0\/clock_0                         macrocell67         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_state_0\/q       macrocell67   1250   1250  1061796  RISE       1
\uart_pc:BUART:tx_state_2\/main_1  macrocell69   3083   4333  1075491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_2\/clock_0                         macrocell69         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_0\/q
Path End       : \uart_pc:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \uart_pc:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075505p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4319
-------------------------------------   ---- 
End-of-path arrival time (ps)           4319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_0\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_0\/q               macrocell58   1250   1250  1069129  RISE       1
\uart_pc:BUART:rx_state_stop1_reg\/main_1  macrocell61   3069   4319  1075505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_stop1_reg\/clock_0                 macrocell61         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_bitclk\/q
Path End       : Net_2/main_4
Capture Clock  : Net_2/clock_0
Path slack     : 1075637p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_bitclk\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_bitclk\/q  macrocell65   1250   1250  1061786  RISE       1
Net_2/main_4                 macrocell1    2936   4186  1075637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2/clock_0                                              macrocell1          0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_bitclk\/q
Path End       : \uart_pc:BUART:tx_state_1\/main_3
Capture Clock  : \uart_pc:BUART:tx_state_1\/clock_0
Path slack     : 1075637p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_bitclk\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_bitclk\/q        macrocell65   1250   1250  1061786  RISE       1
\uart_pc:BUART:tx_state_1\/main_3  macrocell68   2936   4186  1075637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_1\/clock_0                         macrocell68         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_0\/q
Path End       : \uart_pc:BUART:rx_state_0\/main_1
Capture Clock  : \uart_pc:BUART:rx_state_0\/clock_0
Path slack     : 1075640p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_0\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_0\/q       macrocell58   1250   1250  1069129  RISE       1
\uart_pc:BUART:rx_state_0\/main_1  macrocell58   2934   4184  1075640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_0\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_0\/q
Path End       : \uart_pc:BUART:rx_state_2\/main_1
Capture Clock  : \uart_pc:BUART:rx_state_2\/clock_0
Path slack     : 1075640p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_0\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_0\/q       macrocell58   1250   1250  1069129  RISE       1
\uart_pc:BUART:rx_state_2\/main_1  macrocell59   2934   4184  1075640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_2\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_0\/q
Path End       : \uart_pc:BUART:rx_state_3\/main_1
Capture Clock  : \uart_pc:BUART:rx_state_3\/clock_0
Path slack     : 1075640p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_0\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_0\/q       macrocell58   1250   1250  1069129  RISE       1
\uart_pc:BUART:rx_state_3\/main_1  macrocell60   2934   4184  1075640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_3\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_0\/q
Path End       : \uart_pc:BUART:rx_status_3\/main_1
Capture Clock  : \uart_pc:BUART:rx_status_3\/clock_0
Path slack     : 1075640p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_0\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_0\/q        macrocell58   1250   1250  1069129  RISE       1
\uart_pc:BUART:rx_status_3\/main_1  macrocell62   2934   4184  1075640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_status_3\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_last\/q
Path End       : \uart_pc:BUART:rx_state_2\/main_9
Capture Clock  : \uart_pc:BUART:rx_state_2\/clock_0
Path slack     : 1075666p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_last\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_last\/q          macrocell55   1250   1250  1075666  RISE       1
\uart_pc:BUART:rx_state_2\/main_9  macrocell59   2907   4157  1075666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_2\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_state_2\/q
Path End       : \uart_pc:BUART:tx_state_2\/main_2
Capture Clock  : \uart_pc:BUART:tx_state_2\/clock_0
Path slack     : 1075671p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_2\/clock_0                         macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_state_2\/q       macrocell69   1250   1250  1062000  RISE       1
\uart_pc:BUART:tx_state_2\/main_2  macrocell69   2902   4152  1075671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_2\/clock_0                         macrocell69         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_state_2\/q
Path End       : \uart_pc:BUART:tx_state_0\/main_3
Capture Clock  : \uart_pc:BUART:tx_state_0\/clock_0
Path slack     : 1075672p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_2\/clock_0                         macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_state_2\/q       macrocell69   1250   1250  1062000  RISE       1
\uart_pc:BUART:tx_state_0\/main_3  macrocell67   2901   4151  1075672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_0\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_2\/q
Path End       : \uart_pc:BUART:rx_state_0\/main_4
Capture Clock  : \uart_pc:BUART:rx_state_0\/clock_0
Path slack     : 1075796p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_2\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_2\/q       macrocell59   1250   1250  1069422  RISE       1
\uart_pc:BUART:rx_state_0\/main_4  macrocell58   2777   4027  1075796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_0\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_2\/q
Path End       : \uart_pc:BUART:rx_state_2\/main_4
Capture Clock  : \uart_pc:BUART:rx_state_2\/clock_0
Path slack     : 1075796p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_2\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_2\/q       macrocell59   1250   1250  1069422  RISE       1
\uart_pc:BUART:rx_state_2\/main_4  macrocell59   2777   4027  1075796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_2\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_2\/q
Path End       : \uart_pc:BUART:rx_state_3\/main_4
Capture Clock  : \uart_pc:BUART:rx_state_3\/clock_0
Path slack     : 1075796p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_2\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_2\/q       macrocell59   1250   1250  1069422  RISE       1
\uart_pc:BUART:rx_state_3\/main_4  macrocell60   2777   4027  1075796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_3\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_2\/q
Path End       : \uart_pc:BUART:rx_status_3\/main_4
Capture Clock  : \uart_pc:BUART:rx_status_3\/clock_0
Path slack     : 1075796p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_2\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_2\/q        macrocell59   1250   1250  1069422  RISE       1
\uart_pc:BUART:rx_status_3\/main_4  macrocell62   2777   4027  1075796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_status_3\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_2\/q
Path End       : \uart_pc:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \uart_pc:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075798p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_2\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_2\/q               macrocell59   1250   1250  1069422  RISE       1
\uart_pc:BUART:rx_state_stop1_reg\/main_3  macrocell61   2775   4025  1075798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_stop1_reg\/clock_0                 macrocell61         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_state_1\/q
Path End       : Net_2/main_0
Capture Clock  : Net_2/clock_0
Path slack     : 1075955p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_1\/clock_0                         macrocell68         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_state_1\/q  macrocell68   1250   1250  1059659  RISE       1
Net_2/main_0                  macrocell1    2618   3868  1075955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2/clock_0                                              macrocell1          0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_state_1\/q
Path End       : \uart_pc:BUART:tx_state_1\/main_0
Capture Clock  : \uart_pc:BUART:tx_state_1\/clock_0
Path slack     : 1075955p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_1\/clock_0                         macrocell68         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_state_1\/q       macrocell68   1250   1250  1059659  RISE       1
\uart_pc:BUART:tx_state_1\/main_0  macrocell68   2618   3868  1075955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_1\/clock_0                         macrocell68         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:pollcount_1\/q
Path End       : \uart_pc:BUART:pollcount_1\/main_3
Capture Clock  : \uart_pc:BUART:pollcount_1\/clock_0
Path slack     : 1075961p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:pollcount_1\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:pollcount_1\/q       macrocell52   1250   1250  1072359  RISE       1
\uart_pc:BUART:pollcount_1\/main_3  macrocell52   2612   3862  1075961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:pollcount_1\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_3\/q
Path End       : \uart_pc:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \uart_pc:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075963p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_3\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_3\/q               macrocell60   1250   1250  1069587  RISE       1
\uart_pc:BUART:rx_state_stop1_reg\/main_2  macrocell61   2610   3860  1075963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_stop1_reg\/clock_0                 macrocell61         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_3\/q
Path End       : \uart_pc:BUART:rx_state_0\/main_3
Capture Clock  : \uart_pc:BUART:rx_state_0\/clock_0
Path slack     : 1075964p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_3\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_3\/q       macrocell60   1250   1250  1069587  RISE       1
\uart_pc:BUART:rx_state_0\/main_3  macrocell58   2609   3859  1075964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_0\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_3\/q
Path End       : \uart_pc:BUART:rx_state_2\/main_3
Capture Clock  : \uart_pc:BUART:rx_state_2\/clock_0
Path slack     : 1075964p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_3\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_3\/q       macrocell60   1250   1250  1069587  RISE       1
\uart_pc:BUART:rx_state_2\/main_3  macrocell59   2609   3859  1075964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_2\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_3\/q
Path End       : \uart_pc:BUART:rx_state_3\/main_3
Capture Clock  : \uart_pc:BUART:rx_state_3\/clock_0
Path slack     : 1075964p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_3\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_3\/q       macrocell60   1250   1250  1069587  RISE       1
\uart_pc:BUART:rx_state_3\/main_3  macrocell60   2609   3859  1075964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_3\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_3\/q
Path End       : \uart_pc:BUART:rx_status_3\/main_3
Capture Clock  : \uart_pc:BUART:rx_status_3\/clock_0
Path slack     : 1075964p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_3\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_3\/q        macrocell60   1250   1250  1069587  RISE       1
\uart_pc:BUART:rx_status_3\/main_3  macrocell62   2609   3859  1075964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_status_3\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_bitclk_enable\/q
Path End       : \uart_pc:BUART:rx_state_0\/main_2
Capture Clock  : \uart_pc:BUART:rx_state_0\/clock_0
Path slack     : 1075977p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_bitclk_enable\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_bitclk_enable\/q  macrocell53   1250   1250  1073178  RISE       1
\uart_pc:BUART:rx_state_0\/main_2   macrocell58   2597   3847  1075977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_0\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_bitclk_enable\/q
Path End       : \uart_pc:BUART:rx_state_2\/main_2
Capture Clock  : \uart_pc:BUART:rx_state_2\/clock_0
Path slack     : 1075977p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_bitclk_enable\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_bitclk_enable\/q  macrocell53   1250   1250  1073178  RISE       1
\uart_pc:BUART:rx_state_2\/main_2   macrocell59   2597   3847  1075977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_2\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_bitclk_enable\/q
Path End       : \uart_pc:BUART:rx_state_3\/main_2
Capture Clock  : \uart_pc:BUART:rx_state_3\/clock_0
Path slack     : 1075977p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_bitclk_enable\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_bitclk_enable\/q  macrocell53   1250   1250  1073178  RISE       1
\uart_pc:BUART:rx_state_3\/main_2   macrocell60   2597   3847  1075977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_3\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_bitclk_enable\/q
Path End       : \uart_pc:BUART:rx_status_3\/main_2
Capture Clock  : \uart_pc:BUART:rx_status_3\/clock_0
Path slack     : 1075977p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_bitclk_enable\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_bitclk_enable\/q  macrocell53   1250   1250  1073178  RISE       1
\uart_pc:BUART:rx_status_3\/main_2  macrocell62   2597   3847  1075977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_status_3\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:pollcount_0\/q
Path End       : \uart_pc:BUART:pollcount_0\/main_4
Capture Clock  : \uart_pc:BUART:pollcount_0\/clock_0
Path slack     : 1076283p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:pollcount_0\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:pollcount_0\/q       macrocell51   1250   1250  1076283  RISE       1
\uart_pc:BUART:pollcount_0\/main_4  macrocell51   2290   3540  1076283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:pollcount_0\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:pollcount_0\/q
Path End       : \uart_pc:BUART:pollcount_1\/main_5
Capture Clock  : \uart_pc:BUART:pollcount_1\/clock_0
Path slack     : 1076283p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:pollcount_0\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:pollcount_0\/q       macrocell51   1250   1250  1076283  RISE       1
\uart_pc:BUART:pollcount_1\/main_5  macrocell52   2290   3540  1076283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:pollcount_1\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_status_3\/q
Path End       : \uart_pc:BUART:sRX:RxSts\/status_3
Capture Clock  : \uart_pc:BUART:sRX:RxSts\/clock
Path slack     : 1078196p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   1083333
- Setup time                                                       -1570
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1081763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_status_3\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_status_3\/q       macrocell62    1250   1250  1078196  RISE       1
\uart_pc:BUART:sRX:RxSts\/status_3  statusicell6   2317   3567  1078196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxSts\/clock                            statusicell6        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

