[submodule "verilog_axi/verilog"]
	path = verilog_axi/verilog
	url = https://github.com/alexforencich/verilog-axi
