
*** Running vivado
    with args -log ds18_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ds18_top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ds18_top.tcl -notrace
Command: synth_design -top ds18_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21876 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 431.441 ; gain = 98.910
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ds18_top' [D:/Digital/gra_design_xxw/gra_design_xxw.srcs/sources_1/new/ds18_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'ds18_driver' [D:/Digital/gra_design_xxw/gra_design_xxw.srcs/sources_1/new/ds18_driver.v:22]
	Parameter INIT1 bound to: 6'b000001 
	Parameter WR_CMD bound to: 6'b000010 
	Parameter WAIT bound to: 6'b000011 
	Parameter INIT2 bound to: 6'b000100 
	Parameter RD_CMD bound to: 6'b000101 
	Parameter RD_DATA bound to: 6'b000110 
	Parameter T_INIT bound to: 1000 - type: integer 
	Parameter T_WAIT bound to: 780000 - type: integer 
	Parameter WR_CMD_DATA bound to: 16'b0100010011001100 
	Parameter RD_CMD_DATA bound to: 16'b1011111011001100 
WARNING: [Synth 8-5788] Register data_reg in module ds18_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Digital/gra_design_xxw/gra_design_xxw.srcs/sources_1/new/ds18_driver.v:254]
WARNING: [Synth 8-5788] Register data_temp_reg in module ds18_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Digital/gra_design_xxw/gra_design_xxw.srcs/sources_1/new/ds18_driver.v:254]
INFO: [Synth 8-6155] done synthesizing module 'ds18_driver' (1#1) [D:/Digital/gra_design_xxw/gra_design_xxw.srcs/sources_1/new/ds18_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'seg_work' [D:/Digital/gra_design_xxw/gra_design_xxw.srcs/sources_1/new/seg_work.v:21]
INFO: [Synth 8-226] default block is never used [D:/Digital/gra_design_xxw/gra_design_xxw.srcs/sources_1/new/seg_work.v:94]
INFO: [Synth 8-226] default block is never used [D:/Digital/gra_design_xxw/gra_design_xxw.srcs/sources_1/new/seg_work.v:108]
INFO: [Synth 8-226] default block is never used [D:/Digital/gra_design_xxw/gra_design_xxw.srcs/sources_1/new/seg_work.v:126]
INFO: [Synth 8-6157] synthesizing module 'decoder_seg' [D:/Digital/gra_design_xxw/gra_design_xxw.srcs/sources_1/new/decoder_seg.v:21]
INFO: [Synth 8-226] default block is never used [D:/Digital/gra_design_xxw/gra_design_xxw.srcs/sources_1/new/decoder_seg.v:32]
INFO: [Synth 8-6155] done synthesizing module 'decoder_seg' (2#1) [D:/Digital/gra_design_xxw/gra_design_xxw.srcs/sources_1/new/decoder_seg.v:21]
INFO: [Synth 8-6155] done synthesizing module 'seg_work' (3#1) [D:/Digital/gra_design_xxw/gra_design_xxw.srcs/sources_1/new/seg_work.v:21]
WARNING: [Synth 8-3848] Net point in module/entity ds18_top does not have driver. [D:/Digital/gra_design_xxw/gra_design_xxw.srcs/sources_1/new/ds18_top.v:79]
INFO: [Synth 8-6155] done synthesizing module 'ds18_top' (4#1) [D:/Digital/gra_design_xxw/gra_design_xxw.srcs/sources_1/new/ds18_top.v:23]
WARNING: [Synth 8-3331] design seg_work has unconnected port temp_data[19]
WARNING: [Synth 8-3331] design seg_work has unconnected port temp_data[18]
WARNING: [Synth 8-3331] design seg_work has unconnected port temp_data[17]
WARNING: [Synth 8-3331] design seg_work has unconnected port temp_data[16]
WARNING: [Synth 8-3331] design seg_work has unconnected port temp_data[15]
WARNING: [Synth 8-3331] design seg_work has unconnected port temp_data[14]
WARNING: [Synth 8-3331] design seg_work has unconnected port temp_data[13]
WARNING: [Synth 8-3331] design seg_work has unconnected port temp_data[12]
WARNING: [Synth 8-3331] design seg_work has unconnected port temp_data[11]
WARNING: [Synth 8-3331] design seg_work has unconnected port sign
WARNING: [Synth 8-3331] design seg_work has unconnected port point
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 487.629 ; gain = 155.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 487.629 ; gain = 155.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 487.629 ; gain = 155.098
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Digital/gra_design_xxw/gra_design_xxw.srcs/constrs_1/new/gra_design.xdc]
Finished Parsing XDC File [D:/Digital/gra_design_xxw/gra_design_xxw.srcs/constrs_1/new/gra_design.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Digital/gra_design_xxw/gra_design_xxw.srcs/constrs_1/new/gra_design.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ds18_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ds18_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 832.152 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 832.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 832.152 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 832.152 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 832.152 ; gain = 499.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 832.152 ; gain = 499.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 832.152 ; gain = 499.621
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'ds18_driver'
INFO: [Synth 8-5546] ROM "clk_us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dq_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rd_finish" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "data_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cnt_us" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "seg_led0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_1khz0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   INIT1 |                              000 |                              001
                  WR_CMD |                              001 |                              010
                    WAIT |                              010 |                              011
                   INIT2 |                              011 |                              100
                  RD_CMD |                              100 |                              101
                 RD_DATA |                              101 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'ds18_driver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 832.152 ; gain = 499.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 5     
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 7     
	   6 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 41    
	   6 Input      1 Bit        Muxes := 22    
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ds18_top 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ds18_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 3     
	   6 Input     20 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 19    
	   6 Input      1 Bit        Muxes := 11    
Module decoder_seg 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module seg_work 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "driver_inst0/clk_us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "driver_inst0/rd_finish" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "driver_inst0/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "driver_inst1/clk_us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "driver_inst1/rd_finish" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "driver_inst1/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "driver_inst0/data_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "driver_inst0/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "driver_inst0/dq_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "driver_inst0/dq_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "driver_inst1/data_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "driver_inst1/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "driver_inst1/dq_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "driver_inst1/dq_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "driver_inst0/clk_us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "driver_inst1/clk_us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "driver_inst1/rd_finish" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "driver_inst0/rd_finish" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "seg_inst/clk_1khz0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_inst/seg_led0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "driver_inst0/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "driver_inst0/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "driver_inst0/dq_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "driver_inst0/dq_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "driver_inst1/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "driver_inst1/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "driver_inst1/dq_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "driver_inst1/dq_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "driver_inst1/data_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "driver_inst0/data_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'seg_inst/second_number_reg[0]' (FDC) to 'seg_inst/second_number_reg[2]'
INFO: [Synth 8-3886] merging instance 'seg_inst/first_number_reg[0]' (FDC) to 'seg_inst/second_number_reg[1]'
INFO: [Synth 8-3886] merging instance 'seg_inst/second_number_reg[1]' (FDC) to 'seg_inst/first_number_reg[2]'
INFO: [Synth 8-3886] merging instance 'seg_inst/first_number_reg[1]' (FDC) to 'seg_inst/second_number_reg[3]'
INFO: [Synth 8-3886] merging instance 'seg_inst/second_number_reg[3]' (FDC) to 'seg_inst/first_number_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\seg_inst/first_number_reg[3] )
INFO: [Synth 8-3886] merging instance 'seg_inst/sel_reg[6]' (FDPE) to 'seg_inst/sel_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\seg_inst/sel_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 832.152 ; gain = 499.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 832.152 ; gain = 499.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 832.152 ; gain = 499.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 854.074 ; gain = 521.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 854.074 ; gain = 521.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 854.074 ; gain = 521.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 854.074 ; gain = 521.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 854.074 ; gain = 521.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 854.074 ; gain = 521.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 854.074 ; gain = 521.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ds18_top    | driver_inst1/data_temp_reg[10] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ds18_top    | driver_inst0/data_temp_reg[10] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    15|
|3     |LUT1   |     9|
|4     |LUT2   |    45|
|5     |LUT3   |    37|
|6     |LUT4   |    60|
|7     |LUT5   |    45|
|8     |LUT6   |   106|
|9     |SRL16E |     2|
|10    |FDCE   |   164|
|11    |FDPE   |     8|
|12    |FDRE   |    55|
|13    |IBUF   |    11|
|14    |IOBUF  |     2|
|15    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+--------------+------+
|      |Instance             |Module        |Cells |
+------+---------------------+--------------+------+
|1     |top                  |              |   579|
|2     |  driver_inst0       |ds18_driver   |   194|
|3     |  driver_inst1       |ds18_driver_0 |   186|
|4     |  seg_inst           |seg_work      |   155|
|5     |    decoder_seg_inst |decoder_seg   |    15|
+------+---------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 854.074 ; gain = 521.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 854.074 ; gain = 177.020
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 854.074 ; gain = 521.543
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 854.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 854.074 ; gain = 534.422
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 854.074 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Digital/gra_design_xxw/gra_design_xxw.runs/synth_1/ds18_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ds18_top_utilization_synth.rpt -pb ds18_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 28 15:29:30 2024...
