$date
	Tue Dec 27 17:45:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter_jk $end
$var wire 1 ! clk $end
$var wire 3 " count [2:0] $end
$var wire 1 # mode $end
$var wire 1 $ reset $end
$upscope $end
$scope module counter_tb $end
$var wire 3 % count [2:0] $end
$var reg 1 & clk $end
$var reg 1 ' mode $end
$var reg 1 ( reset $end
$scope module uut $end
$var wire 1 & clk $end
$var wire 1 ' mode $end
$var wire 1 ( reset $end
$var wire 3 ) count [2:0] $end
$var reg 3 * pre_state [2:0] $end
$scope module d0 $end
$var wire 1 + D $end
$var wire 1 & clk $end
$var wire 1 ( sync_reset $end
$var reg 1 , Q $end
$upscope $end
$scope module d1 $end
$var wire 1 - D $end
$var wire 1 & clk $end
$var wire 1 ( sync_reset $end
$var reg 1 . Q $end
$upscope $end
$scope module d2 $end
$var wire 1 / D $end
$var wire 1 & clk $end
$var wire 1 ( sync_reset $end
$var reg 1 0 Q $end
$upscope $end
$upscope $end
$upscope $end
$scope module jk_sync_res $end
$var wire 1 1 J $end
$var wire 1 2 K $end
$var wire 1 3 clk $end
$var wire 1 4 sync_reset $end
$var reg 1 5 Q $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x5
z4
z3
z2
z1
x0
1/
x.
0-
x,
0+
b0 *
bx )
1(
0'
0&
bx %
z$
z#
bz "
z!
$end
#10000
0/
0+
1-
0,
0.
b100 %
b100 )
10
b100 *
1&
0(
#20000
0&
#30000
1/
b10 *
00
b10 %
b10 )
1.
1&
#40000
0&
#50000
1+
0-
0/
b110 *
b110 %
b110 )
10
1&
#60000
0&
#70000
1/
b1 *
00
0.
b1 %
b1 )
1,
1&
#80000
0&
#90000
1-
0/
b101 *
b101 %
b101 )
10
1&
#100000
0&
#110000
1/
b11 *
00
b11 %
b11 )
1.
1+
1-
1&
1'
#120000
0&
#130000
0-
b111 *
b111 %
b111 )
10
1&
#140000
0&
#150000
0+
0/
b101 *
b101 %
b101 )
0.
1&
#160000
0&
#170000
1/
b0 *
0,
b0 %
b0 )
00
1&
#180000
0&
#190000
1-
b100 *
b100 %
b100 )
10
1&
#200000
0&
#210000
0/
b110 *
b110 %
b110 )
1.
1&
