Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jun  4 15:30:43 2024
| Host         : dev running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.474        0.000                      0                74241        0.012        0.000                      0                74241        8.950        0.000                       0                 26802  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          5.474        0.000                      0                74241        0.012        0.000                      0                74241        8.950        0.000                       0                 26802  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.474ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.827ns  (logic 0.528ns (3.819%)  route 13.299ns (96.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 22.040 - 20.000 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       1.276     2.218    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X39Y48         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.313     2.531 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=10142, routed)      12.912    15.443    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/reset
    SLICE_X65Y0          LUT4 (Prop_lut4_I3_O)        0.215    15.658 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4[6]_i_1__0/O
                         net (fo=7, routed)           0.387    16.045    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4[6]_i_1__0_n_0
    SLICE_X67Y0          FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       1.182    22.040    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/IPCORE_CLK
    SLICE_X67Y0          FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4_reg[3]/C
                         clock pessimism              0.095    22.135    
                         clock uncertainty           -0.302    21.833    
    SLICE_X67Y0          FDRE (Setup_fdre_C_R)       -0.314    21.519    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4_reg[3]
  -------------------------------------------------------------------
                         required time                         21.519    
                         arrival time                         -16.045    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.827ns  (logic 0.528ns (3.819%)  route 13.299ns (96.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 22.040 - 20.000 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       1.276     2.218    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X39Y48         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.313     2.531 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=10142, routed)      12.912    15.443    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/reset
    SLICE_X65Y0          LUT4 (Prop_lut4_I3_O)        0.215    15.658 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4[6]_i_1__0/O
                         net (fo=7, routed)           0.387    16.045    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4[6]_i_1__0_n_0
    SLICE_X67Y0          FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       1.182    22.040    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/IPCORE_CLK
    SLICE_X67Y0          FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4_reg[6]/C
                         clock pessimism              0.095    22.135    
                         clock uncertainty           -0.302    21.833    
    SLICE_X67Y0          FDRE (Setup_fdre_C_R)       -0.314    21.519    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4_reg[6]
  -------------------------------------------------------------------
                         required time                         21.519    
                         arrival time                         -16.045    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.695ns  (logic 0.528ns (3.855%)  route 13.167ns (96.145%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 22.040 - 20.000 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       1.276     2.218    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X39Y48         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.313     2.531 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=10142, routed)      12.912    15.443    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/reset
    SLICE_X65Y0          LUT4 (Prop_lut4_I3_O)        0.215    15.658 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4[6]_i_1__0/O
                         net (fo=7, routed)           0.255    15.913    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4[6]_i_1__0_n_0
    SLICE_X64Y0          FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       1.182    22.040    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/IPCORE_CLK
    SLICE_X64Y0          FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4_reg[1]/C
                         clock pessimism              0.095    22.135    
                         clock uncertainty           -0.302    21.833    
    SLICE_X64Y0          FDRE (Setup_fdre_C_R)       -0.314    21.519    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4_reg[1]
  -------------------------------------------------------------------
                         required time                         21.519    
                         arrival time                         -15.913    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.692ns  (logic 0.528ns (3.856%)  route 13.164ns (96.144%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 22.040 - 20.000 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       1.276     2.218    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X39Y48         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.313     2.531 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=10142, routed)      12.912    15.443    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/reset
    SLICE_X65Y0          LUT4 (Prop_lut4_I3_O)        0.215    15.658 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4[6]_i_1__0/O
                         net (fo=7, routed)           0.252    15.910    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4[6]_i_1__0_n_0
    SLICE_X65Y0          FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       1.182    22.040    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/IPCORE_CLK
    SLICE_X65Y0          FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4_reg[0]/C
                         clock pessimism              0.095    22.135    
                         clock uncertainty           -0.302    21.833    
    SLICE_X65Y0          FDRE (Setup_fdre_C_R)       -0.314    21.519    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4_reg[0]
  -------------------------------------------------------------------
                         required time                         21.519    
                         arrival time                         -15.910    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.692ns  (logic 0.528ns (3.856%)  route 13.164ns (96.144%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 22.040 - 20.000 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       1.276     2.218    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X39Y48         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.313     2.531 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=10142, routed)      12.912    15.443    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/reset
    SLICE_X65Y0          LUT4 (Prop_lut4_I3_O)        0.215    15.658 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4[6]_i_1__0/O
                         net (fo=7, routed)           0.252    15.910    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4[6]_i_1__0_n_0
    SLICE_X65Y0          FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       1.182    22.040    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/IPCORE_CLK
    SLICE_X65Y0          FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4_reg[2]/C
                         clock pessimism              0.095    22.135    
                         clock uncertainty           -0.302    21.833    
    SLICE_X65Y0          FDRE (Setup_fdre_C_R)       -0.314    21.519    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4_reg[2]
  -------------------------------------------------------------------
                         required time                         21.519    
                         arrival time                         -15.910    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.692ns  (logic 0.528ns (3.856%)  route 13.164ns (96.144%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 22.040 - 20.000 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       1.276     2.218    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X39Y48         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.313     2.531 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=10142, routed)      12.912    15.443    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/reset
    SLICE_X65Y0          LUT4 (Prop_lut4_I3_O)        0.215    15.658 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4[6]_i_1__0/O
                         net (fo=7, routed)           0.252    15.910    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4[6]_i_1__0_n_0
    SLICE_X65Y0          FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       1.182    22.040    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/IPCORE_CLK
    SLICE_X65Y0          FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4_reg[4]/C
                         clock pessimism              0.095    22.135    
                         clock uncertainty           -0.302    21.833    
    SLICE_X65Y0          FDRE (Setup_fdre_C_R)       -0.314    21.519    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4_reg[4]
  -------------------------------------------------------------------
                         required time                         21.519    
                         arrival time                         -15.910    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.692ns  (logic 0.528ns (3.856%)  route 13.164ns (96.144%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 22.040 - 20.000 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       1.276     2.218    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X39Y48         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.313     2.531 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=10142, routed)      12.912    15.443    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/reset
    SLICE_X65Y0          LUT4 (Prop_lut4_I3_O)        0.215    15.658 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4[6]_i_1__0/O
                         net (fo=7, routed)           0.252    15.910    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4[6]_i_1__0_n_0
    SLICE_X65Y0          FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       1.182    22.040    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/IPCORE_CLK
    SLICE_X65Y0          FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4_reg[5]/C
                         clock pessimism              0.095    22.135    
                         clock uncertainty           -0.302    21.833    
    SLICE_X65Y0          FDRE (Setup_fdre_C_R)       -0.314    21.519    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay14_out1_4_reg[5]
  -------------------------------------------------------------------
                         required time                         21.519    
                         arrival time                         -15.910    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay12_out1_4_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.387ns  (logic 0.528ns (3.944%)  route 12.859ns (96.056%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 22.040 - 20.000 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       1.276     2.218    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X39Y48         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.313     2.531 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=10142, routed)      12.404    14.935    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/reset
    SLICE_X63Y0          LUT4 (Prop_lut4_I3_O)        0.215    15.150 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay12_out1_4[4]_i_1__0/O
                         net (fo=5, routed)           0.455    15.605    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay12_out1_4[4]_i_1__0_n_0
    SLICE_X64Y1          FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay12_out1_4_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       1.182    22.040    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/IPCORE_CLK
    SLICE_X64Y1          FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay12_out1_4_reg[0]/C
                         clock pessimism              0.095    22.135    
                         clock uncertainty           -0.302    21.833    
    SLICE_X64Y1          FDRE (Setup_fdre_C_R)       -0.314    21.519    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay12_out1_4_reg[0]
  -------------------------------------------------------------------
                         required time                         21.519    
                         arrival time                         -15.605    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay12_out1_4_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.288ns  (logic 0.528ns (3.974%)  route 12.760ns (96.026%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.039ns = ( 22.039 - 20.000 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       1.276     2.218    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X39Y48         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.313     2.531 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=10142, routed)      12.404    14.935    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/reset
    SLICE_X63Y0          LUT4 (Prop_lut4_I3_O)        0.215    15.150 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay12_out1_4[4]_i_1__0/O
                         net (fo=5, routed)           0.356    15.506    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay12_out1_4[4]_i_1__0_n_0
    SLICE_X63Y0          FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay12_out1_4_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       1.181    22.039    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/IPCORE_CLK
    SLICE_X63Y0          FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay12_out1_4_reg[1]/C
                         clock pessimism              0.095    22.134    
                         clock uncertainty           -0.302    21.832    
    SLICE_X63Y0          FDRE (Setup_fdre_C_R)       -0.314    21.518    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay12_out1_4_reg[1]
  -------------------------------------------------------------------
                         required time                         21.518    
                         arrival time                         -15.506    
  -------------------------------------------------------------------
                         slack                                  6.012    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay12_out1_4_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.288ns  (logic 0.528ns (3.974%)  route 12.760ns (96.026%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.039ns = ( 22.039 - 20.000 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       1.276     2.218    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X39Y48         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.313     2.531 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=10142, routed)      12.404    14.935    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/reset
    SLICE_X63Y0          LUT4 (Prop_lut4_I3_O)        0.215    15.150 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay12_out1_4[4]_i_1__0/O
                         net (fo=5, routed)           0.356    15.506    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay12_out1_4[4]_i_1__0_n_0
    SLICE_X63Y0          FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay12_out1_4_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       1.181    22.039    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/IPCORE_CLK
    SLICE_X63Y0          FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay12_out1_4_reg[2]/C
                         clock pessimism              0.095    22.134    
                         clock uncertainty           -0.302    21.832    
    SLICE_X63Y0          FDRE (Setup_fdre_C_R)       -0.314    21.518    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay12_out1_4_reg[2]
  -------------------------------------------------------------------
                         required time                         21.518    
                         arrival time                         -15.506    
  -------------------------------------------------------------------
                         slack                                  6.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_add_comp/Delay1_out1_2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_add_comp/Delay1_out1_3_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.249ns (64.066%)  route 0.140ns (35.934%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       0.580     0.916    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_add_comp/IPCORE_CLK
    SLICE_X60Y50         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_add_comp/Delay1_out1_2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_add_comp/Delay1_out1_2_reg[9]/Q
                         net (fo=1, routed)           0.140     1.196    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_add_comp/Delay1_out1_2[9]
    SLICE_X61Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.241 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_add_comp/Delay1_out1_3[9]_i_2__0/O
                         net (fo=1, routed)           0.000     1.241    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_add_comp/Delay1_out1_3[9]_i_2__0_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.304 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_add_comp/Delay1_out1_3_reg[9]_i_1__0/O[3]
                         net (fo=5, routed)           0.000     1.304    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_add_comp/Bit_Slice10_out1_1
    SLICE_X61Y49         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_add_comp/Delay1_out1_3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       0.854     1.220    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_add_comp/IPCORE_CLK
    SLICE_X61Y49         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_add_comp/Delay1_out1_3_reg[9]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X61Y49         FDRE (Hold_fdre_C_D)         0.102     1.292    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_add_comp/Delay1_out1_3_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.314ns (43.386%)  route 0.410ns (56.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.171ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786     0.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     0.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       1.191     2.049    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X8Y20          FDRE                                         r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.314     2.363 r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[38]/Q
                         net (fo=1, routed)           0.410     2.773    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[38]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       1.366     2.308    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
                         clock pessimism             -0.171     2.137    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.593     2.730    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                         -2.730    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       0.540     0.876    design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y73         FDRE                                         r  design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141     1.017 r  design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[20]/Q
                         net (fo=1, routed)           0.112     1.129    design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[20]
    SLICE_X50Y72         SRL16E                                       r  design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       0.807     1.173    design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X50Y72         SRL16E                                       r  design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4/CLK
                         clock pessimism             -0.282     0.891    
    SLICE_X50Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.074    design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       0.551     0.887    design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X33Y81         FDRE                                         r  design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[10]/Q
                         net (fo=1, routed)           0.112     1.140    design_1_i/axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[10]
    SLICE_X32Y80         SRL16E                                       r  design_1_i/axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       0.815     1.181    design_1_i/axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X32Y80         SRL16E                                       r  design_1_i/axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4/CLK
                         clock pessimism             -0.281     0.900    
    SLICE_X32Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.083    design_1_i/axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi4_stream_video_slave_inst/u_gaussianF_ip_gaussianF_ip_axi4_stream_video_slave_gaussianF_ip_adapter_in/u_gaussianF_ip_gaussianF_ip_axi4_stream_video_slave_gaussianF_ip_adapter_in_gaussianF_ip_adapter_in_module/data_out_tmp_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Input_FIFOs/u_imageIn_FIFO/u_FIFO_classic_ram_generic/ram_reg/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.701%)  route 0.102ns (38.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       0.554     0.890    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi4_stream_video_slave_inst/u_gaussianF_ip_gaussianF_ip_axi4_stream_video_slave_gaussianF_ip_adapter_in/u_gaussianF_ip_gaussianF_ip_axi4_stream_video_slave_gaussianF_ip_adapter_in_gaussianF_ip_adapter_in_module/IPCORE_CLK
    SLICE_X32Y28         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi4_stream_video_slave_inst/u_gaussianF_ip_gaussianF_ip_axi4_stream_video_slave_gaussianF_ip_adapter_in/u_gaussianF_ip_gaussianF_ip_axi4_stream_video_slave_gaussianF_ip_adapter_in_gaussianF_ip_adapter_in_module/data_out_tmp_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi4_stream_video_slave_inst/u_gaussianF_ip_gaussianF_ip_axi4_stream_video_slave_gaussianF_ip_adapter_in/u_gaussianF_ip_gaussianF_ip_axi4_stream_video_slave_gaussianF_ip_adapter_in_gaussianF_ip_adapter_in_module/data_out_tmp_reg[19]/Q
                         net (fo=1, routed)           0.102     1.155    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Input_FIFOs/u_imageIn_FIFO/u_FIFO_classic_ram_generic/ram_reg_2[19]
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Input_FIFOs/u_imageIn_FIFO/u_FIFO_classic_ram_generic/ram_reg/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       0.854     1.220    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Input_FIFOs/u_imageIn_FIFO/u_FIFO_classic_ram_generic/IPCORE_CLK
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Input_FIFOs/u_imageIn_FIFO/u_FIFO_classic_ram_generic/ram_reg/CLKARDCLK
                         clock pessimism             -0.280     0.939    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.155     1.094    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Input_FIFOs/u_imageIn_FIFO/u_FIFO_classic_ram_generic/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi4_stream_video_slave_inst/u_gaussianF_ip_gaussianF_ip_axi4_stream_video_slave_gaussianF_ip_adapter_in/u_gaussianF_ip_gaussianF_ip_axi4_stream_video_slave_gaussianF_ip_adapter_in_gaussianF_ip_adapter_in_module/data_out_tmp_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Input_FIFOs/u_imageIn_FIFO/u_FIFO_classic_ram_generic/ram_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.701%)  route 0.102ns (38.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       0.554     0.890    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi4_stream_video_slave_inst/u_gaussianF_ip_gaussianF_ip_axi4_stream_video_slave_gaussianF_ip_adapter_in/u_gaussianF_ip_gaussianF_ip_axi4_stream_video_slave_gaussianF_ip_adapter_in_gaussianF_ip_adapter_in_module/IPCORE_CLK
    SLICE_X32Y28         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi4_stream_video_slave_inst/u_gaussianF_ip_gaussianF_ip_axi4_stream_video_slave_gaussianF_ip_adapter_in/u_gaussianF_ip_gaussianF_ip_axi4_stream_video_slave_gaussianF_ip_adapter_in_gaussianF_ip_adapter_in_module/data_out_tmp_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi4_stream_video_slave_inst/u_gaussianF_ip_gaussianF_ip_axi4_stream_video_slave_gaussianF_ip_adapter_in/u_gaussianF_ip_gaussianF_ip_axi4_stream_video_slave_gaussianF_ip_adapter_in_gaussianF_ip_adapter_in_module/data_out_tmp_reg[21]/Q
                         net (fo=1, routed)           0.102     1.155    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Input_FIFOs/u_imageIn_FIFO/u_FIFO_classic_ram_generic/ram_reg_2[21]
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Input_FIFOs/u_imageIn_FIFO/u_FIFO_classic_ram_generic/ram_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       0.854     1.220    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Input_FIFOs/u_imageIn_FIFO/u_FIFO_classic_ram_generic/IPCORE_CLK
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Input_FIFOs/u_imageIn_FIFO/u_FIFO_classic_ram_generic/ram_reg/CLKARDCLK
                         clock pessimism             -0.280     0.939    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.155     1.094    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Input_FIFOs/u_imageIn_FIFO/u_FIFO_classic_ram_generic/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi4_stream_video_slave_inst/u_gaussianF_ip_gaussianF_ip_axi4_stream_video_slave_gaussianF_ip_adapter_in/u_gaussianF_ip_gaussianF_ip_axi4_stream_video_slave_gaussianF_ip_adapter_in_gaussianF_ip_adapter_in_module/data_out_tmp_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Input_FIFOs/u_imageIn_FIFO/u_FIFO_classic_ram_generic/ram_reg/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.622%)  route 0.102ns (38.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       0.554     0.890    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi4_stream_video_slave_inst/u_gaussianF_ip_gaussianF_ip_axi4_stream_video_slave_gaussianF_ip_adapter_in/u_gaussianF_ip_gaussianF_ip_axi4_stream_video_slave_gaussianF_ip_adapter_in_gaussianF_ip_adapter_in_module/IPCORE_CLK
    SLICE_X32Y28         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi4_stream_video_slave_inst/u_gaussianF_ip_gaussianF_ip_axi4_stream_video_slave_gaussianF_ip_adapter_in/u_gaussianF_ip_gaussianF_ip_axi4_stream_video_slave_gaussianF_ip_adapter_in_gaussianF_ip_adapter_in_module/data_out_tmp_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi4_stream_video_slave_inst/u_gaussianF_ip_gaussianF_ip_axi4_stream_video_slave_gaussianF_ip_adapter_in/u_gaussianF_ip_gaussianF_ip_axi4_stream_video_slave_gaussianF_ip_adapter_in_gaussianF_ip_adapter_in_module/data_out_tmp_reg[27]/Q
                         net (fo=1, routed)           0.102     1.156    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Input_FIFOs/u_imageIn_FIFO/u_FIFO_classic_ram_generic/ram_reg_2[27]
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Input_FIFOs/u_imageIn_FIFO/u_FIFO_classic_ram_generic/ram_reg/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       0.854     1.220    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Input_FIFOs/u_imageIn_FIFO/u_FIFO_classic_ram_generic/IPCORE_CLK
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Input_FIFOs/u_imageIn_FIFO/u_FIFO_classic_ram_generic/ram_reg/CLKARDCLK
                         clock pessimism             -0.280     0.939    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.155     1.094    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Input_FIFOs/u_imageIn_FIFO/u_FIFO_classic_ram_generic/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i_reg[1102]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.088%)  route 0.100ns (37.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       0.591     0.927    design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/aclk
    SLICE_X22Y35         FDRE                                         r  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i_reg[1102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i_reg[1102]/Q
                         net (fo=1, routed)           0.100     1.191    design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[43]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       0.890     1.256    design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.973    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.155     1.128    design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i_reg[1094]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.701%)  route 0.102ns (38.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       0.590     0.926    design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/aclk
    SLICE_X22Y33         FDRE                                         r  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i_reg[1094]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i_reg[1094]/Q
                         net (fo=1, routed)           0.102     1.191    design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[35]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       0.890     1.256    design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.973    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.155     1.128    design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i_reg[1096]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.701%)  route 0.102ns (38.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       0.590     0.926    design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/aclk
    SLICE_X22Y33         FDRE                                         r  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i_reg[1096]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i_reg[1096]/Q
                         net (fo=1, routed)           0.102     1.191    design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[37]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26806, routed)       0.890     1.256    design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.973    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     1.128    design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.863         20.000      17.137     DSP48_X4Y28   design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_pow_comp/Delay2_reg_1_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         20.000      17.137     DSP48_X2Y6    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay2_reg_1_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         20.000      17.137     DSP48_X4Y2    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay2_reg_1_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         20.000      17.137     DSP48_X3Y7    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_log_comp/Delay14_PS_17_18_reg_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.723         20.000      17.277     DSP48_X2Y0    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay_reg_2_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.723         20.000      17.277     DSP48_X3Y2    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay_reg_2_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.723         20.000      17.277     DSP48_X4Y21   design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_pow_comp/Delay_reg_2_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.723         20.000      17.277     DSP48_X4Y14   design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_log_comp/Delay2_PS_19_20_reg_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.723         20.000      17.277     DSP48_X4Y7    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_log_comp/Delay14_PS_17_18_reg_reg[0]__0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB36_X0Y4   design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X92Y88  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi4_stream_video_master_inst/u_gaussianF_ip_fifo_data_OUT_inst/u_gaussianF_ip_fifo_data_OUT_classic_ram/ram_reg_0_3_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X92Y88  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi4_stream_video_master_inst/u_gaussianF_ip_fifo_data_OUT_inst/u_gaussianF_ip_fifo_data_OUT_classic_ram/ram_reg_0_3_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X92Y88  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi4_stream_video_master_inst/u_gaussianF_ip_fifo_data_OUT_inst/u_gaussianF_ip_fifo_data_OUT_classic_ram/ram_reg_0_3_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X92Y88  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi4_stream_video_master_inst/u_gaussianF_ip_fifo_data_OUT_inst/u_gaussianF_ip_fifo_data_OUT_classic_ram/ram_reg_0_3_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X92Y88  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi4_stream_video_master_inst/u_gaussianF_ip_fifo_data_OUT_inst/u_gaussianF_ip_fifo_data_OUT_classic_ram/ram_reg_0_3_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X92Y88  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi4_stream_video_master_inst/u_gaussianF_ip_fifo_data_OUT_inst/u_gaussianF_ip_fifo_data_OUT_classic_ram/ram_reg_0_3_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.050         10.000      8.950      SLICE_X92Y88  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi4_stream_video_master_inst/u_gaussianF_ip_fifo_data_OUT_inst/u_gaussianF_ip_fifo_data_OUT_classic_ram/ram_reg_0_3_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.050         10.000      8.950      SLICE_X92Y88  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi4_stream_video_master_inst/u_gaussianF_ip_fifo_data_OUT_inst/u_gaussianF_ip_fifo_data_OUT_classic_ram/ram_reg_0_3_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X92Y87  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi4_stream_video_master_inst/u_gaussianF_ip_fifo_data_OUT_inst/u_gaussianF_ip_fifo_data_OUT_classic_ram/ram_reg_0_3_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X92Y87  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi4_stream_video_master_inst/u_gaussianF_ip_fifo_data_OUT_inst/u_gaussianF_ip_fifo_data_OUT_classic_ram/ram_reg_0_3_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X50Y45  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X50Y45  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X50Y45  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X50Y45  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X50Y45  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X50Y45  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.050         10.000      8.950      SLICE_X50Y45  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.050         10.000      8.950      SLICE_X50Y45  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X50Y44  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X50Y44  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMA_D1/CLK



