.TH "DCMI_TypeDef" 3 "Version JSTDRVF4" "Joystick Driver" \" -*- nroff -*-
.ad l
.nh
.SH NAME
DCMI_TypeDef \- DCMI\&.  

.SH SYNOPSIS
.br
.PP
.PP
\fR#include <stm32f407xx\&.h>\fP
.SS "Data Fields"

.in +1c
.ti -1c
.RI "\fB__IO\fP uint32_t \fBCR\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBSR\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBRISR\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBIER\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBMISR\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBICR\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBESCR\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBESUR\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBCWSTRTR\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBCWSIZER\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBDR\fP"
.br
.in -1c
.SH "Detailed Description"
.PP 
DCMI\&. 
.PP
Definition at line \fB326\fP of file \fBstm32f407xx\&.h\fP\&.
.SH "Field Documentation"
.PP 
.SS "\fB__IO\fP uint32_t CR"
DCMI control register 1, Address offset: 0x00 
.PP
Definition at line \fB328\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "\fB__IO\fP uint32_t CWSIZER"
DCMI crop window size, Address offset: 0x24 
.PP
Definition at line \fB337\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "\fB__IO\fP uint32_t CWSTRTR"
DCMI crop window start, Address offset: 0x20 
.PP
Definition at line \fB336\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "\fB__IO\fP uint32_t DR"
DCMI data register, Address offset: 0x28 
.PP
Definition at line \fB338\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "\fB__IO\fP uint32_t ESCR"
DCMI embedded synchronization code register, Address offset: 0x18 
.PP
Definition at line \fB334\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "\fB__IO\fP uint32_t ESUR"
DCMI embedded synchronization unmask register, Address offset: 0x1C 
.PP
Definition at line \fB335\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "\fB__IO\fP uint32_t ICR"
DCMI interrupt clear register, Address offset: 0x14 
.PP
Definition at line \fB333\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "\fB__IO\fP uint32_t IER"
DCMI interrupt enable register, Address offset: 0x0C 
.PP
Definition at line \fB331\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "\fB__IO\fP uint32_t MISR"
DCMI masked interrupt status register, Address offset: 0x10 
.PP
Definition at line \fB332\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "\fB__IO\fP uint32_t RISR"
DCMI raw interrupt status register, Address offset: 0x08 
.PP
Definition at line \fB330\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "\fB__IO\fP uint32_t SR"
DCMI status register, Address offset: 0x04 
.PP
Definition at line \fB329\fP of file \fBstm32f407xx\&.h\fP\&.

.SH "Author"
.PP 
Generated automatically by Doxygen for Joystick Driver from the source code\&.
