Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 6c86aaafb83c4e45a8fc1dd10fd68c91 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot axi4_interconnect_tb_behav xil_defaultlib.axi4_interconnect_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/imports/priencr.v" Line 1. Module priencr(width=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/imports/priencr.v" Line 1. Module priencr(width=32'sb01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/imports/priencr.v" Line 1. Module priencr(width=32'sb0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/imports/priencr.v" Line 1. Module priencr(width=32'sb010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/imports/priencr.v" Line 1. Module priencr(width=32'sb010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/imports/priencr.v" Line 1. Module priencr(width=32'sb0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/imports/priencr.v" Line 1. Module priencr(width=32'sb010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/imports/priencr.v" Line 1. Module priencr(width=32'sb010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/imports/priencr.v" Line 1. Module priencr(width=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/imports/priencr.v" Line 1. Module priencr(width=32'sb01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/imports/priencr.v" Line 1. Module priencr(width=32'sb0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/imports/priencr.v" Line 1. Module priencr(width=32'sb010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/imports/priencr.v" Line 1. Module priencr(width=32'sb010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/imports/priencr.v" Line 1. Module priencr(width=32'sb0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/imports/priencr.v" Line 1. Module priencr(width=32'sb010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/imports/priencr.v" Line 1. Module priencr(width=32'sb010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/imports/priencr.v" Line 1. Module priencr(width=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/imports/priencr.v" Line 1. Module priencr(width=32'sb01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/imports/priencr.v" Line 1. Module priencr(width=32'sb0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/imports/priencr.v" Line 1. Module priencr(width=32'sb010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/imports/priencr.v" Line 1. Module priencr(width=32'sb010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/imports/priencr.v" Line 1. Module priencr(width=32'sb0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/imports/priencr.v" Line 1. Module priencr(width=32'sb010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/imports/priencr.v" Line 1. Module priencr(width=32'sb010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/imports/priencr.v" Line 1. Module priencr(width=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/imports/priencr.v" Line 1. Module priencr(width=32'sb01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/imports/priencr.v" Line 1. Module priencr(width=32'sb0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/imports/priencr.v" Line 1. Module priencr(width=32'sb010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/imports/priencr.v" Line 1. Module priencr(width=32'sb010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/imports/priencr.v" Line 1. Module priencr(width=32'sb0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/imports/priencr.v" Line 1. Module priencr(width=32'sb010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/imports/priencr.v" Line 1. Module priencr(width=32'sb010) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.priencr(width=32'sb010)
Compiling module xil_defaultlib.priencr(width=32'sb0100)
Compiling module xil_defaultlib.priencr(width=32'sb01000)
Compiling module xil_defaultlib.priencr(width=5)
Compiling module xil_defaultlib.axi4_interconnect(masters=2,slav...
Compiling module xil_defaultlib.axi4_interconnect_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot axi4_interconnect_tb_behav
