{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426837743796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426837743803 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 20 00:49:02 2015 " "Processing started: Fri Mar 20 00:49:02 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426837743803 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426837743803 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off core -c core " "Command: quartus_map --read_settings_files=on --write_settings_files=off core -c core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426837743803 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1426837745576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426837759718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426837759718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "net_packet_logger_s.sv 1 1 " "Found 1 design units, including 1 entities, in source file net_packet_logger_s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 network_packet_s_logger " "Found entity 1: network_packet_s_logger" {  } { { "net_packet_logger_s.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/net_packet_logger_s.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426837759743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426837759743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miner_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file miner_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miner_tb " "Found entity 1: miner_tb" {  } { { "miner_tb.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/miner_tb.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426837759749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426837759749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorytowrite.sv 1 1 " "Found 1 design units, including 1 entities, in source file memorytowrite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memTOwrite " "Found entity 1: memTOwrite" {  } { { "memoryTOwrite.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/memoryTOwrite.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426837759753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426837759753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "instr_mem.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/instr_mem.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426837759757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426837759757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazard_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_flags " "Found entity 1: hazard_flags" {  } { { "hazard_detection.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/hazard_detection.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426837759761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426837759761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchtodecode.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetchtodecode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetchTOdecode " "Found entity 1: fetchTOdecode" {  } { { "fetchTOdecode.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/fetchTOdecode.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426837759765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426837759765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executetomem.sv 1 1 " "Found 1 design units, including 1 entities, in source file executetomem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 executeTOmem " "Found entity 1: executeTOmem" {  } { { "executeTOmem.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/executeTOmem.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426837759769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426837759769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disassemble.sv 0 0 " "Found 0 design units, including 0 entities, in source file disassemble.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426837759772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions.sv 0 0 " "Found 0 design units, including 0 entities, in source file definitions.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426837759774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodetoexecute.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodetoexecute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decodeTOexecute " "Found entity 1: decodeTOexecute" {  } { { "decodeTOexecute.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/decodeTOexecute.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426837759778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426837759778 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_mem.sv(49) " "Verilog HDL warning at data_mem.sv(49): extended using \"x\" or \"z\"" {  } { { "data_mem.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/data_mem.sv" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1426837759784 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_mem.sv(50) " "Verilog HDL warning at data_mem.sv(50): extended using \"x\" or \"z\"" {  } { { "data_mem.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/data_mem.sv" 50 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1426837759785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/data_mem.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426837759786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426837759786 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "half_period miner_tb.sv 13 core_tb.sv(9) " "Verilog HDL macro warning at core_tb.sv(9): overriding existing definition for macro \"half_period\", which was defined in \"miner_tb.sv\", line 13" {  } { { "core_tb.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/core_tb.sv" 9 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1426837759789 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "hex_i_file miner_tb.sv 18 core_tb.sv(14) " "Verilog HDL macro warning at core_tb.sv(14): overriding existing definition for macro \"hex_i_file\", which was defined in \"miner_tb.sv\", line 18" {  } { { "core_tb.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/core_tb.sv" 14 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1426837759789 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "hex_r_file miner_tb.sv 19 core_tb.sv(15) " "Verilog HDL macro warning at core_tb.sv(15): overriding existing definition for macro \"hex_r_file\", which was defined in \"miner_tb.sv\", line 19" {  } { { "core_tb.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/core_tb.sv" 15 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1426837759789 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "hex_d_file miner_tb.sv 20 core_tb.sv(16) " "Verilog HDL macro warning at core_tb.sv(16): overriding existing definition for macro \"hex_d_file\", which was defined in \"miner_tb.sv\", line 20" {  } { { "core_tb.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/core_tb.sv" 16 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1426837759789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_tb " "Found entity 1: core_tb" {  } { { "core_tb.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/core_tb.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426837759793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426837759793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_flattened.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_flattened.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_flattened " "Found entity 1: core_flattened" {  } { { "core_flattened.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/core_flattened.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426837759797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426837759797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.sv 1 1 " "Found 1 design units, including 1 entities, in source file core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/core.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426837759804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426837759804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cl_state_machine.sv 1 1 " "Found 1 design units, including 1 entities, in source file cl_state_machine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cl_state_machine " "Found entity 1: cl_state_machine" {  } { { "cl_state_machine.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/cl_state_machine.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426837759808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426837759808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cl_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file cl_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cl_decode " "Found entity 1: cl_decode" {  } { { "cl_decode.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/cl_decode.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426837759811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426837759811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/alu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426837759815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426837759815 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "core " "Elaborating entity \"core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1426837760177 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.sv(220) " "Verilog HDL Case Statement information at core.sv(220): all case item expressions in this case statement are onehot" {  } { { "core.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/core.sv" 220 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1426837760485 "|core"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.sv(236) " "Verilog HDL Case Statement information at core.sv(236): all case item expressions in this case statement are onehot" {  } { { "core.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/core.sv" 236 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1426837760491 "|core"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.sv(252) " "Verilog HDL Case Statement information at core.sv(252): all case item expressions in this case statement are onehot" {  } { { "core.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/core.sv" 252 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1426837760491 "|core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 10 core.sv(304) " "Verilog HDL assignment warning at core.sv(304): truncated value with size 14 to match size of target (10)" {  } { { "core.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/core.sv" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1426837760493 "|core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 core.sv(311) " "Verilog HDL assignment warning at core.sv(311): truncated value with size 32 to match size of target (10)" {  } { { "core.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/core.sv" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1426837760494 "|core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 10 core.sv(444) " "Verilog HDL assignment warning at core.sv(444): truncated value with size 14 to match size of target (10)" {  } { { "core.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/core.sv" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1426837760498 "|core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetchTOdecode fetchTOdecode:fetch_reg " "Elaborating entity \"fetchTOdecode\" for hierarchy \"fetchTOdecode:fetch_reg\"" {  } { { "core.sv" "fetch_reg" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/core.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837761288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodeTOexecute decodeTOexecute:decode_reg " "Elaborating entity \"decodeTOexecute\" for hierarchy \"decodeTOexecute:decode_reg\"" {  } { { "core.sv" "decode_reg" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/core.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837761337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "executeTOmem executeTOmem:executeTOmem " "Elaborating entity \"executeTOmem\" for hierarchy \"executeTOmem:executeTOmem\"" {  } { { "core.sv" "executeTOmem" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/core.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837761358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memTOwrite memTOwrite:mem_reg " "Elaborating entity \"memTOwrite\" for hierarchy \"memTOwrite:mem_reg\"" {  } { { "core.sv" "mem_reg" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/core.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837761376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem instr_mem:imem " "Elaborating entity \"instr_mem\" for hierarchy \"instr_mem:imem\"" {  } { { "core.sv" "imem" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/core.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837761398 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "instr_mem:imem\|altsyncram:mem\[0\].opcode\[4\]__1 " "Inferred dual-clock RAM node \"instr_mem:imem\|altsyncram:mem\[0\].opcode\[4\]__1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1426837763607 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "instr_mem:imem\|altsyncram:mem\[0\].opcode\[4\]__1 " "Inferred altsyncram megafunction from the following design logic: \"instr_mem:imem\|altsyncram:mem\[0\].opcode\[4\]__1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426837763680 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426837763680 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426837763680 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426837763680 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426837763680 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426837763680 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426837763680 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426837763680 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426837763680 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426837763680 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426837763680 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426837763680 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426837763680 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426837763680 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1426837763680 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1426837763680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instr_mem:imem\|altsyncram:mem\[0\].opcode\[4\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"instr_mem:imem\|altsyncram:mem\[0\].opcode\[4\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837766482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instr_mem:imem\|altsyncram:mem\[0\].opcode\[4\]__1 " "Elaborated megafunction instantiation \"instr_mem:imem\|altsyncram:mem\[0\].opcode\[4\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426837766565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instr_mem:imem\|altsyncram:mem\[0\].opcode\[4\]__1 " "Instantiated megafunction \"instr_mem:imem\|altsyncram:mem\[0\].opcode\[4\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837766606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837766606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837766606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837766606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837766606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837766606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837766606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837766606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837766606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837766606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837766606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837766606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837766606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837766606 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1426837766606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_42e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_42e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_42e1 " "Found entity 1: altsyncram_42e1" {  } { { "db/altsyncram_42e1.tdf" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/db/altsyncram_42e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426837766890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426837766890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_42e1 instr_mem:imem\|altsyncram:mem\[0\].opcode\[4\]__1\|altsyncram_42e1:auto_generated " "Elaborating entity \"altsyncram_42e1\" for hierarchy \"instr_mem:imem\|altsyncram:mem\[0\].opcode\[4\]__1\|altsyncram_42e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837766890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:rf " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:rf\"" {  } { { "core.sv" "rf" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/core.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837767503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu_1\"" {  } { { "core.sv" "alu_1" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/core.sv" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837767588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_flags hazard_flags:hazard " "Elaborating entity \"hazard_flags\" for hierarchy \"hazard_flags:hazard\"" {  } { { "core.sv" "hazard" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/core.sv" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837767631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cl_decode cl_decode:decode " "Elaborating entity \"cl_decode\" for hierarchy \"cl_decode:decode\"" {  } { { "core.sv" "decode" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/core.sv" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837767645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cl_state_machine cl_state_machine:state_machine " "Elaborating entity \"cl_state_machine\" for hierarchy \"cl_state_machine:state_machine\"" {  } { { "core.sv" "state_machine" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/core.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837767653 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decodeTOexecute:decode_reg\|decodeTOexecute_s_o.instruction_decodeTOexecute.rs_imm\[0\] " "Converted tri-state buffer \"decodeTOexecute:decode_reg\|decodeTOexecute_s_o.instruction_decodeTOexecute.rs_imm\[0\]\" feeding internal logic into a wire" {  } { { "decodeTOexecute.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/decodeTOexecute.sv" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426837770080 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decodeTOexecute:decode_reg\|decodeTOexecute_s_o.instruction_decodeTOexecute.rs_imm\[1\] " "Converted tri-state buffer \"decodeTOexecute:decode_reg\|decodeTOexecute_s_o.instruction_decodeTOexecute.rs_imm\[1\]\" feeding internal logic into a wire" {  } { { "decodeTOexecute.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/decodeTOexecute.sv" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426837770080 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decodeTOexecute:decode_reg\|decodeTOexecute_s_o.instruction_decodeTOexecute.rs_imm\[2\] " "Converted tri-state buffer \"decodeTOexecute:decode_reg\|decodeTOexecute_s_o.instruction_decodeTOexecute.rs_imm\[2\]\" feeding internal logic into a wire" {  } { { "decodeTOexecute.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/decodeTOexecute.sv" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426837770080 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decodeTOexecute:decode_reg\|decodeTOexecute_s_o.instruction_decodeTOexecute.rs_imm\[3\] " "Converted tri-state buffer \"decodeTOexecute:decode_reg\|decodeTOexecute_s_o.instruction_decodeTOexecute.rs_imm\[3\]\" feeding internal logic into a wire" {  } { { "decodeTOexecute.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/decodeTOexecute.sv" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426837770080 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decodeTOexecute:decode_reg\|decodeTOexecute_s_o.instruction_decodeTOexecute.rs_imm\[4\] " "Converted tri-state buffer \"decodeTOexecute:decode_reg\|decodeTOexecute_s_o.instruction_decodeTOexecute.rs_imm\[4\]\" feeding internal logic into a wire" {  } { { "decodeTOexecute.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/decodeTOexecute.sv" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426837770080 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decodeTOexecute:decode_reg\|decodeTOexecute_s_o.instruction_decodeTOexecute.rs_imm\[5\] " "Converted tri-state buffer \"decodeTOexecute:decode_reg\|decodeTOexecute_s_o.instruction_decodeTOexecute.rs_imm\[5\]\" feeding internal logic into a wire" {  } { { "decodeTOexecute.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/decodeTOexecute.sv" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426837770080 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decodeTOexecute:decode_reg\|decodeTOexecute_s_o.instruction_decodeTOexecute.rd\[0\] " "Converted tri-state buffer \"decodeTOexecute:decode_reg\|decodeTOexecute_s_o.instruction_decodeTOexecute.rd\[0\]\" feeding internal logic into a wire" {  } { { "decodeTOexecute.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/decodeTOexecute.sv" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426837770080 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decodeTOexecute:decode_reg\|decodeTOexecute_s_o.instruction_decodeTOexecute.rd\[1\] " "Converted tri-state buffer \"decodeTOexecute:decode_reg\|decodeTOexecute_s_o.instruction_decodeTOexecute.rd\[1\]\" feeding internal logic into a wire" {  } { { "decodeTOexecute.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/decodeTOexecute.sv" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426837770080 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decodeTOexecute:decode_reg\|decodeTOexecute_s_o.instruction_decodeTOexecute.rd\[2\] " "Converted tri-state buffer \"decodeTOexecute:decode_reg\|decodeTOexecute_s_o.instruction_decodeTOexecute.rd\[2\]\" feeding internal logic into a wire" {  } { { "decodeTOexecute.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/decodeTOexecute.sv" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426837770080 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decodeTOexecute:decode_reg\|decodeTOexecute_s_o.instruction_decodeTOexecute.rd\[3\] " "Converted tri-state buffer \"decodeTOexecute:decode_reg\|decodeTOexecute_s_o.instruction_decodeTOexecute.rd\[3\]\" feeding internal logic into a wire" {  } { { "decodeTOexecute.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/decodeTOexecute.sv" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426837770080 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "decodeTOexecute:decode_reg\|decodeTOexecute_s_o.instruction_decodeTOexecute.rd\[4\] " "Converted tri-state buffer \"decodeTOexecute:decode_reg\|decodeTOexecute_s_o.instruction_decodeTOexecute.rd\[4\]\" feeding internal logic into a wire" {  } { { "decodeTOexecute.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/decodeTOexecute.sv" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426837770080 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetchTOdecode:fetch_reg\|fetchTOdecode_s_o.instruction_fetchTOdecode.rs_imm\[0\] " "Converted tri-state buffer \"fetchTOdecode:fetch_reg\|fetchTOdecode_s_o.instruction_fetchTOdecode.rs_imm\[0\]\" feeding internal logic into a wire" {  } { { "fetchTOdecode.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/fetchTOdecode.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426837770080 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetchTOdecode:fetch_reg\|fetchTOdecode_s_o.instruction_fetchTOdecode.rs_imm\[1\] " "Converted tri-state buffer \"fetchTOdecode:fetch_reg\|fetchTOdecode_s_o.instruction_fetchTOdecode.rs_imm\[1\]\" feeding internal logic into a wire" {  } { { "fetchTOdecode.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/fetchTOdecode.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426837770080 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetchTOdecode:fetch_reg\|fetchTOdecode_s_o.instruction_fetchTOdecode.rs_imm\[2\] " "Converted tri-state buffer \"fetchTOdecode:fetch_reg\|fetchTOdecode_s_o.instruction_fetchTOdecode.rs_imm\[2\]\" feeding internal logic into a wire" {  } { { "fetchTOdecode.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/fetchTOdecode.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426837770080 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetchTOdecode:fetch_reg\|fetchTOdecode_s_o.instruction_fetchTOdecode.rs_imm\[3\] " "Converted tri-state buffer \"fetchTOdecode:fetch_reg\|fetchTOdecode_s_o.instruction_fetchTOdecode.rs_imm\[3\]\" feeding internal logic into a wire" {  } { { "fetchTOdecode.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/fetchTOdecode.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426837770080 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetchTOdecode:fetch_reg\|fetchTOdecode_s_o.instruction_fetchTOdecode.rs_imm\[4\] " "Converted tri-state buffer \"fetchTOdecode:fetch_reg\|fetchTOdecode_s_o.instruction_fetchTOdecode.rs_imm\[4\]\" feeding internal logic into a wire" {  } { { "fetchTOdecode.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/fetchTOdecode.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426837770080 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetchTOdecode:fetch_reg\|fetchTOdecode_s_o.instruction_fetchTOdecode.rs_imm\[5\] " "Converted tri-state buffer \"fetchTOdecode:fetch_reg\|fetchTOdecode_s_o.instruction_fetchTOdecode.rs_imm\[5\]\" feeding internal logic into a wire" {  } { { "fetchTOdecode.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/fetchTOdecode.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426837770080 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetchTOdecode:fetch_reg\|fetchTOdecode_s_o.instruction_fetchTOdecode.rd\[0\] " "Converted tri-state buffer \"fetchTOdecode:fetch_reg\|fetchTOdecode_s_o.instruction_fetchTOdecode.rd\[0\]\" feeding internal logic into a wire" {  } { { "fetchTOdecode.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/fetchTOdecode.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426837770080 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetchTOdecode:fetch_reg\|fetchTOdecode_s_o.instruction_fetchTOdecode.rd\[1\] " "Converted tri-state buffer \"fetchTOdecode:fetch_reg\|fetchTOdecode_s_o.instruction_fetchTOdecode.rd\[1\]\" feeding internal logic into a wire" {  } { { "fetchTOdecode.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/fetchTOdecode.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426837770080 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetchTOdecode:fetch_reg\|fetchTOdecode_s_o.instruction_fetchTOdecode.rd\[2\] " "Converted tri-state buffer \"fetchTOdecode:fetch_reg\|fetchTOdecode_s_o.instruction_fetchTOdecode.rd\[2\]\" feeding internal logic into a wire" {  } { { "fetchTOdecode.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/fetchTOdecode.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426837770080 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetchTOdecode:fetch_reg\|fetchTOdecode_s_o.instruction_fetchTOdecode.rd\[3\] " "Converted tri-state buffer \"fetchTOdecode:fetch_reg\|fetchTOdecode_s_o.instruction_fetchTOdecode.rd\[3\]\" feeding internal logic into a wire" {  } { { "fetchTOdecode.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/fetchTOdecode.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426837770080 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetchTOdecode:fetch_reg\|fetchTOdecode_s_o.instruction_fetchTOdecode.rd\[4\] " "Converted tri-state buffer \"fetchTOdecode:fetch_reg\|fetchTOdecode_s_o.instruction_fetchTOdecode.rd\[4\]\" feeding internal logic into a wire" {  } { { "fetchTOdecode.sv" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/fetchTOdecode.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426837770080 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1426837770080 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "reg_file:rf\|regf_rtl_0 " "Inferred RAM node \"reg_file:rf\|regf_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1426837771237 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "reg_file:rf\|regf " "RAM logic \"reg_file:rf\|regf\" is uninferred due to asynchronous read logic" {  } { { "reg_file.sv" "regf" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/reg_file.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1426837771241 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1426837771241 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "reg_file:rf\|regf_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"reg_file:rf\|regf_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426837773640 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426837773640 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426837773640 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426837773640 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426837773640 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426837773640 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426837773640 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426837773640 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426837773640 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426837773640 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426837773640 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426837773640 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426837773640 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426837773640 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1426837773640 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1426837773640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_file:rf\|altsyncram:regf_rtl_0 " "Elaborated megafunction instantiation \"reg_file:rf\|altsyncram:regf_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426837773740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_file:rf\|altsyncram:regf_rtl_0 " "Instantiated megafunction \"reg_file:rf\|altsyncram:regf_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837773742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837773742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837773742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837773742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837773742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837773742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837773742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837773742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837773742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837773742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837773742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837773742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837773742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426837773742 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1426837773742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9sd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9sd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9sd1 " "Found entity 1: altsyncram_9sd1" {  } { { "db/altsyncram_9sd1.tdf" "" { Text "C:/Users/Daniel/Desktop/cse141lfinallab3/db/altsyncram_9sd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426837773820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426837773820 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1426837778774 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1426837785832 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Daniel/Desktop/cse141lfinallab3/output_files/core.map.smsg " "Generated suppressed messages file C:/Users/Daniel/Desktop/cse141lfinallab3/output_files/core.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1426837786666 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1426837787807 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426837787807 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5693 " "Implemented 5693 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "101 " "Implemented 101 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1426837790457 ""} { "Info" "ICUT_CUT_TM_OPINS" "171 " "Implemented 171 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1426837790457 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5373 " "Implemented 5373 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1426837790457 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1426837790457 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1426837790457 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "740 " "Peak virtual memory: 740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426837790553 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 20 00:49:50 2015 " "Processing ended: Fri Mar 20 00:49:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426837790553 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426837790553 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426837790553 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426837790553 ""}
