// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _cholesky_top_HH_
#define _cholesky_top_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cholesky_alt.h"
#include "cholesky_top_a_i.h"

namespace ap_rtl {

struct cholesky_top : public sc_module {
    // Port declarations 14
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<13> > A_address0;
    sc_out< sc_logic > A_ce0;
    sc_in< sc_lv<32> > A_q0;
    sc_out< sc_lv<13> > L_address0;
    sc_out< sc_logic > L_ce0;
    sc_out< sc_logic > L_we0;
    sc_out< sc_lv<32> > L_d0;
    sc_out< sc_lv<32> > ap_return;


    // Module declarations
    cholesky_top(sc_module_name name);
    SC_HAS_PROCESS(cholesky_top);

    ~cholesky_top();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    cholesky_top_a_i* a_i_U;
    cholesky_top_a_i* L_assign_U;
    cholesky_alt* grp_cholesky_alt_fu_169;
    sc_signal< sc_lv<9> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<7> > r_fu_181_p2;
    sc_signal< sc_lv<7> > r_reg_324;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<14> > add_ln47_fu_211_p2;
    sc_signal< sc_lv<14> > add_ln47_reg_329;
    sc_signal< sc_lv<1> > icmp_ln45_fu_175_p2;
    sc_signal< sc_lv<7> > c_fu_223_p2;
    sc_signal< sc_lv<7> > c_reg_337;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<64> > zext_ln47_3_fu_238_p1;
    sc_signal< sc_lv<64> > zext_ln47_3_reg_342;
    sc_signal< sc_lv<1> > icmp_ln46_fu_217_p2;
    sc_signal< sc_lv<7> > r_1_fu_255_p2;
    sc_signal< sc_lv<7> > r_1_reg_358;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<14> > add_ln60_fu_285_p2;
    sc_signal< sc_lv<14> > add_ln60_reg_363;
    sc_signal< sc_lv<1> > icmp_ln58_fu_249_p2;
    sc_signal< sc_lv<7> > c_1_fu_297_p2;
    sc_signal< sc_lv<7> > c_1_reg_371;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<64> > zext_ln60_3_fu_312_p1;
    sc_signal< sc_lv<64> > zext_ln60_3_reg_376;
    sc_signal< sc_lv<1> > icmp_ln59_fu_291_p2;
    sc_signal< sc_lv<13> > a_i_address0;
    sc_signal< sc_logic > a_i_ce0;
    sc_signal< sc_logic > a_i_we0;
    sc_signal< sc_lv<32> > a_i_q0;
    sc_signal< sc_lv<13> > L_assign_address0;
    sc_signal< sc_logic > L_assign_ce0;
    sc_signal< sc_logic > L_assign_we0;
    sc_signal< sc_lv<32> > L_assign_q0;
    sc_signal< sc_logic > grp_cholesky_alt_fu_169_ap_start;
    sc_signal< sc_logic > grp_cholesky_alt_fu_169_ap_done;
    sc_signal< sc_logic > grp_cholesky_alt_fu_169_ap_idle;
    sc_signal< sc_logic > grp_cholesky_alt_fu_169_ap_ready;
    sc_signal< sc_lv<13> > grp_cholesky_alt_fu_169_A_address0;
    sc_signal< sc_logic > grp_cholesky_alt_fu_169_A_ce0;
    sc_signal< sc_lv<13> > grp_cholesky_alt_fu_169_L_address0;
    sc_signal< sc_logic > grp_cholesky_alt_fu_169_L_ce0;
    sc_signal< sc_logic > grp_cholesky_alt_fu_169_L_we0;
    sc_signal< sc_lv<32> > grp_cholesky_alt_fu_169_L_d0;
    sc_signal< sc_lv<32> > grp_cholesky_alt_fu_169_ap_return;
    sc_signal< sc_lv<7> > r_0_reg_112;
    sc_signal< sc_lv<7> > c_0_reg_123;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<7> > r1_0_reg_134;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > icmp_ln52_fu_243_p2;
    sc_signal< sc_lv<7> > c2_0_reg_145;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<1> > p_0_reg_156;
    sc_signal< sc_logic > grp_cholesky_alt_fu_169_ap_start_reg;
    sc_signal< sc_lv<13> > tmp_fu_187_p3;
    sc_signal< sc_lv<8> > tmp_1_fu_199_p3;
    sc_signal< sc_lv<14> > zext_ln47_1_fu_207_p1;
    sc_signal< sc_lv<14> > zext_ln47_fu_195_p1;
    sc_signal< sc_lv<14> > zext_ln47_2_fu_229_p1;
    sc_signal< sc_lv<14> > add_ln47_1_fu_233_p2;
    sc_signal< sc_lv<13> > tmp_2_fu_261_p3;
    sc_signal< sc_lv<8> > tmp_3_fu_273_p3;
    sc_signal< sc_lv<14> > zext_ln60_1_fu_281_p1;
    sc_signal< sc_lv<14> > zext_ln60_fu_269_p1;
    sc_signal< sc_lv<14> > zext_ln60_2_fu_303_p1;
    sc_signal< sc_lv<14> > add_ln60_1_fu_307_p2;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<9> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<9> ap_ST_fsm_state1;
    static const sc_lv<9> ap_ST_fsm_state2;
    static const sc_lv<9> ap_ST_fsm_state3;
    static const sc_lv<9> ap_ST_fsm_state4;
    static const sc_lv<9> ap_ST_fsm_state5;
    static const sc_lv<9> ap_ST_fsm_state6;
    static const sc_lv<9> ap_ST_fsm_state7;
    static const sc_lv<9> ap_ST_fsm_state8;
    static const sc_lv<9> ap_ST_fsm_state9;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<7> ap_const_lv7_42;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_A_address0();
    void thread_A_ce0();
    void thread_L_address0();
    void thread_L_assign_address0();
    void thread_L_assign_ce0();
    void thread_L_assign_we0();
    void thread_L_ce0();
    void thread_L_d0();
    void thread_L_we0();
    void thread_a_i_address0();
    void thread_a_i_ce0();
    void thread_a_i_we0();
    void thread_add_ln47_1_fu_233_p2();
    void thread_add_ln47_fu_211_p2();
    void thread_add_ln60_1_fu_307_p2();
    void thread_add_ln60_fu_285_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_c_1_fu_297_p2();
    void thread_c_fu_223_p2();
    void thread_grp_cholesky_alt_fu_169_ap_start();
    void thread_icmp_ln45_fu_175_p2();
    void thread_icmp_ln46_fu_217_p2();
    void thread_icmp_ln52_fu_243_p2();
    void thread_icmp_ln58_fu_249_p2();
    void thread_icmp_ln59_fu_291_p2();
    void thread_r_1_fu_255_p2();
    void thread_r_fu_181_p2();
    void thread_tmp_1_fu_199_p3();
    void thread_tmp_2_fu_261_p3();
    void thread_tmp_3_fu_273_p3();
    void thread_tmp_fu_187_p3();
    void thread_zext_ln47_1_fu_207_p1();
    void thread_zext_ln47_2_fu_229_p1();
    void thread_zext_ln47_3_fu_238_p1();
    void thread_zext_ln47_fu_195_p1();
    void thread_zext_ln60_1_fu_281_p1();
    void thread_zext_ln60_2_fu_303_p1();
    void thread_zext_ln60_3_fu_312_p1();
    void thread_zext_ln60_fu_269_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
