0.7
2020.2
Sep 11 2025
21:28:52
/home/pelvira/Documents/Proyectos/VHDL/basicos_vhdl/basicos_vhdl.srcs/sim_1/new/SP_BRAM_RDO_tb.vhd,1764602250,vhdl,,,,tb_sp_bram_rdo,,,,,,,,
/home/pelvira/Documents/Proyectos/VHDL/basicos_vhdl/basicos_vhdl.srcs/sim_1/new/full_adder_tb.vhd,1763313496,vhdl,,,,full_adder_tb,,,,,,,,
/home/pelvira/Documents/Proyectos/VHDL/basicos_vhdl/basicos_vhdl.srcs/sources_1/new/SP_BRAM_RDO.vhd,1764444576,vhdl,/home/pelvira/Documents/Proyectos/VHDL/basicos_vhdl/basicos_vhdl.srcs/sim_1/new/SP_BRAM_RDO_tb.vhd,,,sp_bram_rdo,,,,,,,,
/home/pelvira/Documents/Proyectos/VHDL/basicos_vhdl/basicos_vhdl.srcs/sources_1/new/full_adder.vhd,1763313427,vhdl,/home/pelvira/Documents/Proyectos/VHDL/basicos_vhdl/basicos_vhdl.srcs/sim_1/new/full_adder_tb.vhd,,,full_adder,,,,,,,,
