
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (17 9)  (131 537)  (131 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (10 10)  (158 539)  (158 539)  routing T_3_33.lc_trk_g1_5 <X> T_3_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (159 539)  (159 539)  routing T_3_33.lc_trk_g1_5 <X> T_3_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (160 539)  (160 539)  routing T_3_33.lc_trk_g1_6 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (161 539)  (161 539)  routing T_3_33.lc_trk_g1_6 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (11 11)  (159 538)  (159 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (160 538)  (160 538)  routing T_3_33.lc_trk_g1_6 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (143 540)  (143 540)  routing T_3_33.span4_horz_r_13 <X> T_3_33.lc_trk_g1_5
 (7 12)  (145 540)  (145 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (146 540)  (146 540)  routing T_3_33.span4_horz_r_13 <X> T_3_33.lc_trk_g1_5
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (17 14)  (131 543)  (131 543)  IOB_1 IO Functioning bit
 (4 15)  (142 542)  (142 542)  routing T_3_33.span4_horz_r_6 <X> T_3_33.lc_trk_g1_6
 (5 15)  (143 542)  (143 542)  routing T_3_33.span4_horz_r_6 <X> T_3_33.lc_trk_g1_6
 (7 15)  (145 542)  (145 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_4_33

 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (17 2)  (185 531)  (185 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (5 4)  (197 532)  (197 532)  routing T_4_33.span4_horz_r_13 <X> T_4_33.lc_trk_g0_5
 (7 4)  (199 532)  (199 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (200 532)  (200 532)  routing T_4_33.span4_horz_r_13 <X> T_4_33.lc_trk_g0_5
 (10 4)  (212 532)  (212 532)  routing T_4_33.lc_trk_g0_5 <X> T_4_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (214 532)  (214 532)  routing T_4_33.lc_trk_g1_1 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (185 532)  (185 532)  IOB_0 IO Functioning bit
 (11 5)  (213 533)  (213 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (5 8)  (197 536)  (197 536)  routing T_4_33.span4_horz_r_9 <X> T_4_33.lc_trk_g1_1
 (7 8)  (199 536)  (199 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (200 536)  (200 536)  routing T_4_33.span4_horz_r_9 <X> T_4_33.lc_trk_g1_1
 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (17 9)  (185 537)  (185 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (10 10)  (212 539)  (212 539)  routing T_4_33.lc_trk_g1_5 <X> T_4_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (213 539)  (213 539)  routing T_4_33.lc_trk_g1_5 <X> T_4_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (214 539)  (214 539)  routing T_4_33.lc_trk_g1_2 <X> T_4_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 539)  (184 539)  IOB_1 IO Functioning bit
 (4 11)  (196 538)  (196 538)  routing T_4_33.span4_horz_r_2 <X> T_4_33.lc_trk_g1_2
 (5 11)  (197 538)  (197 538)  routing T_4_33.span4_horz_r_2 <X> T_4_33.lc_trk_g1_2
 (7 11)  (199 538)  (199 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_2 lc_trk_g1_2
 (11 11)  (213 538)  (213 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (214 538)  (214 538)  routing T_4_33.lc_trk_g1_2 <X> T_4_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (215 538)  (215 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (197 540)  (197 540)  routing T_4_33.span4_horz_r_13 <X> T_4_33.lc_trk_g1_5
 (7 12)  (199 540)  (199 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (200 540)  (200 540)  routing T_4_33.span4_horz_r_13 <X> T_4_33.lc_trk_g1_5
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit
 (17 14)  (185 543)  (185 543)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (11 2)  (267 531)  (267 531)  routing T_5_33.span4_vert_7 <X> T_5_33.span4_horz_l_13
 (12 2)  (268 531)  (268 531)  routing T_5_33.span4_vert_7 <X> T_5_33.span4_horz_l_13
 (17 2)  (239 531)  (239 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (10 4)  (266 532)  (266 532)  routing T_5_33.lc_trk_g0_7 <X> T_5_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (268 532)  (268 532)  routing T_5_33.lc_trk_g1_3 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (239 532)  (239 532)  IOB_0 IO Functioning bit
 (10 5)  (266 533)  (266 533)  routing T_5_33.lc_trk_g0_7 <X> T_5_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (267 533)  (267 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g1_3 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (239 533)  (239 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (6 6)  (252 535)  (252 535)  routing T_5_33.span4_vert_7 <X> T_5_33.lc_trk_g0_7
 (7 6)  (253 535)  (253 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_7 lc_trk_g0_7
 (8 6)  (254 535)  (254 535)  routing T_5_33.span4_vert_7 <X> T_5_33.lc_trk_g0_7
 (3 9)  (261 537)  (261 537)  IO control bit: BIOUP_IE_0

 (5 10)  (251 539)  (251 539)  routing T_5_33.span4_horz_r_3 <X> T_5_33.lc_trk_g1_3
 (7 10)  (253 539)  (253 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_3 lc_trk_g1_3
 (8 11)  (254 538)  (254 538)  routing T_5_33.span4_horz_r_3 <X> T_5_33.lc_trk_g1_3


IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (6 1)  (306 529)  (306 529)  routing T_6_33.span12_vert_8 <X> T_6_33.lc_trk_g0_0
 (7 1)  (307 529)  (307 529)  Enable bit of Mux _local_links/g0_mux_0 => span12_vert_8 lc_trk_g0_0
 (11 2)  (321 531)  (321 531)  routing T_6_33.span4_vert_7 <X> T_6_33.span4_horz_l_13
 (12 2)  (322 531)  (322 531)  routing T_6_33.span4_vert_7 <X> T_6_33.span4_horz_l_13
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (6 4)  (306 532)  (306 532)  routing T_6_33.span4_vert_5 <X> T_6_33.lc_trk_g0_5
 (7 4)  (307 532)  (307 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_5 lc_trk_g0_5
 (8 4)  (308 532)  (308 532)  routing T_6_33.span4_vert_5 <X> T_6_33.lc_trk_g0_5
 (11 4)  (321 532)  (321 532)  routing T_6_33.lc_trk_g1_0 <X> T_6_33.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (323 532)  (323 532)  routing T_6_33.lc_trk_g0_6 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (293 532)  (293 532)  IOB_0 IO Functioning bit
 (11 5)  (321 533)  (321 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (322 533)  (322 533)  routing T_6_33.lc_trk_g0_6 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (323 533)  (323 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (293 533)  (293 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (11 6)  (321 535)  (321 535)  routing T_6_33.span4_horz_r_2 <X> T_6_33.span4_horz_l_14
 (4 7)  (304 534)  (304 534)  routing T_6_33.span4_horz_r_6 <X> T_6_33.lc_trk_g0_6
 (5 7)  (305 534)  (305 534)  routing T_6_33.span4_horz_r_6 <X> T_6_33.lc_trk_g0_6
 (7 7)  (307 534)  (307 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_6 lc_trk_g0_6
 (16 8)  (292 536)  (292 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (6 9)  (306 537)  (306 537)  routing T_6_33.span12_vert_8 <X> T_6_33.lc_trk_g1_0
 (7 9)  (307 537)  (307 537)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_8 lc_trk_g1_0
 (13 10)  (323 539)  (323 539)  routing T_6_33.lc_trk_g0_5 <X> T_6_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 539)  (292 539)  IOB_1 IO Functioning bit
 (11 11)  (321 538)  (321 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (323 538)  (323 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit
 (17 14)  (293 543)  (293 543)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (17 1)  (347 529)  (347 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (6 3)  (360 530)  (360 530)  routing T_7_33.span12_vert_10 <X> T_7_33.lc_trk_g0_2
 (7 3)  (361 530)  (361 530)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_10 lc_trk_g0_2
 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (10 4)  (374 532)  (374 532)  routing T_7_33.lc_trk_g1_6 <X> T_7_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (375 532)  (375 532)  routing T_7_33.lc_trk_g1_6 <X> T_7_33.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (347 532)  (347 532)  IOB_0 IO Functioning bit
 (10 5)  (374 533)  (374 533)  routing T_7_33.lc_trk_g1_6 <X> T_7_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (375 533)  (375 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (376 533)  (376 533)  routing T_7_33.lc_trk_g0_2 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (347 533)  (347 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (4 8)  (358 536)  (358 536)  routing T_7_33.span4_vert_0 <X> T_7_33.lc_trk_g1_0
 (3 9)  (369 537)  (369 537)  IO control bit: BIOUP_IE_0

 (6 9)  (360 537)  (360 537)  routing T_7_33.span4_vert_0 <X> T_7_33.lc_trk_g1_0
 (7 9)  (361 537)  (361 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_0 lc_trk_g1_0
 (12 10)  (376 539)  (376 539)  routing T_7_33.lc_trk_g1_0 <X> T_7_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (346 539)  (346 539)  IOB_1 IO Functioning bit
 (13 11)  (377 538)  (377 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit
 (4 14)  (358 543)  (358 543)  routing T_7_33.span4_vert_6 <X> T_7_33.lc_trk_g1_6
 (16 14)  (346 543)  (346 543)  IOB_1 IO Functioning bit
 (6 15)  (360 542)  (360 542)  routing T_7_33.span4_vert_6 <X> T_7_33.lc_trk_g1_6
 (7 15)  (361 542)  (361 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_6 lc_trk_g1_6


IO_Tile_8_33

 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (5 2)  (413 531)  (413 531)  routing T_8_33.span4_horz_r_11 <X> T_8_33.lc_trk_g0_3
 (7 2)  (415 531)  (415 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_11 lc_trk_g0_3
 (8 2)  (416 531)  (416 531)  routing T_8_33.span4_horz_r_11 <X> T_8_33.lc_trk_g0_3
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (11 6)  (429 535)  (429 535)  routing T_8_33.span4_vert_13 <X> T_8_33.span4_horz_l_14
 (12 6)  (430 535)  (430 535)  routing T_8_33.span4_vert_13 <X> T_8_33.span4_horz_l_14
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (12 11)  (430 538)  (430 538)  routing T_8_33.lc_trk_g0_3 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0

 (11 6)  (471 535)  (471 535)  routing T_9_33.span4_horz_r_2 <X> T_9_33.span4_horz_l_14
 (11 12)  (471 540)  (471 540)  routing T_9_33.span4_horz_r_3 <X> T_9_33.span4_horz_l_15


IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0

 (11 6)  (525 535)  (525 535)  routing T_10_33.span4_vert_13 <X> T_10_33.span4_horz_l_14
 (12 6)  (526 535)  (526 535)  routing T_10_33.span4_vert_13 <X> T_10_33.span4_horz_l_14
 (11 12)  (525 540)  (525 540)  routing T_10_33.span4_horz_r_3 <X> T_10_33.span4_horz_l_15


IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0



IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0



IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0

 (11 6)  (687 535)  (687 535)  routing T_13_33.span4_vert_13 <X> T_13_33.span4_horz_l_14
 (12 6)  (688 535)  (688 535)  routing T_13_33.span4_vert_13 <X> T_13_33.span4_horz_l_14
 (11 12)  (687 540)  (687 540)  routing T_13_33.span4_vert_19 <X> T_13_33.span4_horz_l_15
 (12 12)  (688 540)  (688 540)  routing T_13_33.span4_vert_19 <X> T_13_33.span4_horz_l_15


IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (3 2)  (735 531)  (735 531)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_5

 (2 4)  (734 532)  (734 532)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_7

 (3 4)  (735 532)  (735 532)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_8

 (3 5)  (735 533)  (735 533)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_6

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0

 (11 12)  (741 540)  (741 540)  routing T_14_33.span4_horz_r_3 <X> T_14_33.span4_horz_l_15


IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 2)  (788 531)  (788 531)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_4

 (3 3)  (789 530)  (789 530)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_3

 (2 4)  (788 532)  (788 532)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_7

 (3 5)  (789 533)  (789 533)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_6

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 0)  (843 528)  (843 528)  PLL config bit: CLOCK_T_16_33_IOUP_cf_bit_2

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0



IO_Tile_18_33

 (2 0)  (954 528)  (954 528)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_1

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (3 2)  (955 531)  (955 531)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_5

 (3 3)  (955 530)  (955 530)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_3

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0

 (11 12)  (961 540)  (961 540)  routing T_18_33.span4_vert_19 <X> T_18_33.span4_horz_l_15
 (12 12)  (962 540)  (962 540)  routing T_18_33.span4_vert_19 <X> T_18_33.span4_horz_l_15
 (13 13)  (963 541)  (963 541)  routing T_18_33.span4_vert_19 <X> T_18_33.span4_horz_r_3
 (14 13)  (964 541)  (964 541)  routing T_18_33.span4_vert_19 <X> T_18_33.span4_horz_r_3


IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0

 (3 6)  (1009 535)  (1009 535)  IO control bit: BIOUP_IE_1

 (16 8)  (986 536)  (986 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (5 1)  (1053 529)  (1053 529)  routing T_20_33.span4_vert_16 <X> T_20_33.lc_trk_g0_0
 (6 1)  (1054 529)  (1054 529)  routing T_20_33.span4_vert_16 <X> T_20_33.lc_trk_g0_0
 (7 1)  (1055 529)  (1055 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_16 lc_trk_g0_0
 (5 2)  (1053 531)  (1053 531)  routing T_20_33.span4_horz_r_11 <X> T_20_33.lc_trk_g0_3
 (7 2)  (1055 531)  (1055 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_11 lc_trk_g0_3
 (8 2)  (1056 531)  (1056 531)  routing T_20_33.span4_horz_r_11 <X> T_20_33.lc_trk_g0_3
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (14 4)  (1072 532)  (1072 532)  routing T_20_33.lc_trk_g0_3 <X> T_20_33.fabout
 (15 4)  (1073 532)  (1073 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 fabout
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (12 11)  (1070 538)  (1070 538)  routing T_20_33.lc_trk_g0_3 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (13 3)  (1233 530)  (1233 530)  routing T_23_33.span4_vert_7 <X> T_23_33.span4_horz_r_1
 (14 3)  (1234 530)  (1234 530)  routing T_23_33.span4_vert_7 <X> T_23_33.span4_horz_r_1
 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0



IO_Tile_25_33

 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (17 5)  (1311 533)  (1311 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 9)  (1333 537)  (1333 537)  IO control bit: IOUP_IE_0



IO_Tile_26_33

 (4 1)  (1364 529)  (1364 529)  routing T_26_33.span4_horz_r_0 <X> T_26_33.lc_trk_g0_0
 (5 1)  (1365 529)  (1365 529)  routing T_26_33.span4_horz_r_0 <X> T_26_33.lc_trk_g0_0
 (7 1)  (1367 529)  (1367 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_0 lc_trk_g0_0
 (6 2)  (1366 531)  (1366 531)  routing T_26_33.span4_vert_3 <X> T_26_33.lc_trk_g0_3
 (7 2)  (1367 531)  (1367 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (1368 531)  (1368 531)  routing T_26_33.span4_vert_3 <X> T_26_33.lc_trk_g0_3
 (13 3)  (1383 530)  (1383 530)  routing T_26_33.span4_vert_7 <X> T_26_33.span4_horz_r_1
 (14 3)  (1384 530)  (1384 530)  routing T_26_33.span4_vert_7 <X> T_26_33.span4_horz_r_1
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (17 5)  (1353 533)  (1353 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (1375 535)  (1375 535)  IO control bit: IOUP_IE_1

 (16 8)  (1352 536)  (1352 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0

 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (11 11)  (1381 538)  (1381 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1382 538)  (1382 538)  routing T_26_33.lc_trk_g0_3 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (17 14)  (1353 543)  (1353 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (14 3)  (1438 530)  (1438 530)  routing T_27_33.span4_horz_l_13 <X> T_27_33.span4_horz_r_1
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (10 4)  (1434 532)  (1434 532)  routing T_27_33.lc_trk_g1_4 <X> T_27_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1435 532)  (1435 532)  routing T_27_33.lc_trk_g1_4 <X> T_27_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_1 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1407 532)  (1407 532)  IOB_0 IO Functioning bit
 (11 5)  (1435 533)  (1435 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1407 533)  (1407 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (5 8)  (1419 536)  (1419 536)  routing T_27_33.span12_vert_1 <X> T_27_33.lc_trk_g1_1
 (7 8)  (1421 536)  (1421 536)  Enable bit of Mux _local_links/g1_mux_1 => span12_vert_1 lc_trk_g1_1
 (8 8)  (1422 536)  (1422 536)  routing T_27_33.span12_vert_1 <X> T_27_33.lc_trk_g1_1
 (3 9)  (1429 537)  (1429 537)  IO control bit: IOUP_IE_0

 (8 9)  (1422 537)  (1422 537)  routing T_27_33.span12_vert_1 <X> T_27_33.lc_trk_g1_1
 (4 13)  (1418 541)  (1418 541)  routing T_27_33.span4_horz_r_4 <X> T_27_33.lc_trk_g1_4
 (5 13)  (1419 541)  (1419 541)  routing T_27_33.span4_horz_r_4 <X> T_27_33.lc_trk_g1_4
 (7 13)  (1421 541)  (1421 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_28_33

 (4 0)  (1472 528)  (1472 528)  routing T_28_33.span4_horz_r_8 <X> T_28_33.lc_trk_g0_0
 (5 1)  (1473 529)  (1473 529)  routing T_28_33.span4_horz_r_8 <X> T_28_33.lc_trk_g0_0
 (7 1)  (1475 529)  (1475 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (6 2)  (1474 531)  (1474 531)  routing T_28_33.span4_vert_3 <X> T_28_33.lc_trk_g0_3
 (7 2)  (1475 531)  (1475 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (1476 531)  (1476 531)  routing T_28_33.span4_vert_3 <X> T_28_33.lc_trk_g0_3
 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (16 8)  (1460 536)  (1460 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (11 11)  (1489 538)  (1489 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g0_3 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (17 14)  (1461 543)  (1461 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (4 4)  (1526 532)  (1526 532)  routing T_29_33.span4_horz_r_12 <X> T_29_33.lc_trk_g0_4
 (5 4)  (1527 532)  (1527 532)  routing T_29_33.span4_horz_r_13 <X> T_29_33.lc_trk_g0_5
 (7 4)  (1529 532)  (1529 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (1530 532)  (1530 532)  routing T_29_33.span4_horz_r_13 <X> T_29_33.lc_trk_g0_5
 (10 4)  (1542 532)  (1542 532)  routing T_29_33.lc_trk_g1_4 <X> T_29_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1543 532)  (1543 532)  routing T_29_33.lc_trk_g1_4 <X> T_29_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1544 532)  (1544 532)  routing T_29_33.lc_trk_g1_1 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1515 532)  (1515 532)  IOB_0 IO Functioning bit
 (5 5)  (1527 533)  (1527 533)  routing T_29_33.span4_horz_r_12 <X> T_29_33.lc_trk_g0_4
 (7 5)  (1529 533)  (1529 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (11 5)  (1543 533)  (1543 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1515 533)  (1515 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (1537 535)  (1537 535)  IO control bit: IOUP_IE_1

 (5 8)  (1527 536)  (1527 536)  routing T_29_33.span12_vert_1 <X> T_29_33.lc_trk_g1_1
 (7 8)  (1529 536)  (1529 536)  Enable bit of Mux _local_links/g1_mux_1 => span12_vert_1 lc_trk_g1_1
 (8 8)  (1530 536)  (1530 536)  routing T_29_33.span12_vert_1 <X> T_29_33.lc_trk_g1_1
 (3 9)  (1537 537)  (1537 537)  IO control bit: IOUP_IE_0

 (8 9)  (1530 537)  (1530 537)  routing T_29_33.span12_vert_1 <X> T_29_33.lc_trk_g1_1
 (17 9)  (1515 537)  (1515 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (10 10)  (1542 539)  (1542 539)  routing T_29_33.lc_trk_g0_4 <X> T_29_33.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1545 539)  (1545 539)  routing T_29_33.lc_trk_g0_5 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (11 11)  (1543 538)  (1543 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1526 540)  (1526 540)  routing T_29_33.span4_horz_r_12 <X> T_29_33.lc_trk_g1_4
 (5 13)  (1527 541)  (1527 541)  routing T_29_33.span4_horz_r_12 <X> T_29_33.lc_trk_g1_4
 (7 13)  (1529 541)  (1529 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (17 14)  (1515 543)  (1515 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (11 0)  (1597 528)  (1597 528)  routing T_30_33.span4_horz_r_0 <X> T_30_33.span4_horz_l_12
 (16 0)  (1568 528)  (1568 528)  IOB_0 IO Functioning bit
 (4 1)  (1580 529)  (1580 529)  routing T_30_33.span4_horz_r_0 <X> T_30_33.lc_trk_g0_0
 (5 1)  (1581 529)  (1581 529)  routing T_30_33.span4_horz_r_0 <X> T_30_33.lc_trk_g0_0
 (7 1)  (1583 529)  (1583 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_0 lc_trk_g0_0
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (5 4)  (1581 532)  (1581 532)  routing T_30_33.span4_horz_r_13 <X> T_30_33.lc_trk_g0_5
 (7 4)  (1583 532)  (1583 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (1584 532)  (1584 532)  routing T_30_33.span4_horz_r_13 <X> T_30_33.lc_trk_g0_5
 (11 4)  (1597 532)  (1597 532)  routing T_30_33.lc_trk_g1_0 <X> T_30_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1598 532)  (1598 532)  routing T_30_33.lc_trk_g1_1 <X> T_30_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1569 532)  (1569 532)  IOB_0 IO Functioning bit
 (11 5)  (1597 533)  (1597 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1599 533)  (1599 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1569 533)  (1569 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (1591 535)  (1591 535)  IO control bit: IOUP_IE_1

 (5 8)  (1581 536)  (1581 536)  routing T_30_33.span4_vert_17 <X> T_30_33.lc_trk_g1_1
 (6 8)  (1582 536)  (1582 536)  routing T_30_33.span4_vert_17 <X> T_30_33.lc_trk_g1_1
 (7 8)  (1583 536)  (1583 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_17 lc_trk_g1_1
 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0

 (4 9)  (1580 537)  (1580 537)  routing T_30_33.span4_horz_r_0 <X> T_30_33.lc_trk_g1_0
 (5 9)  (1581 537)  (1581 537)  routing T_30_33.span4_horz_r_0 <X> T_30_33.lc_trk_g1_0
 (7 9)  (1583 537)  (1583 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_0 lc_trk_g1_0
 (17 9)  (1569 537)  (1569 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (13 10)  (1599 539)  (1599 539)  routing T_30_33.lc_trk_g0_5 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (11 11)  (1597 538)  (1597 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (17 14)  (1569 543)  (1569 543)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (10 4)  (1650 532)  (1650 532)  routing T_31_33.lc_trk_g1_4 <X> T_31_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1651 532)  (1651 532)  routing T_31_33.lc_trk_g1_4 <X> T_31_33.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1653 532)  (1653 532)  routing T_31_33.lc_trk_g0_6 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1623 532)  (1623 532)  IOB_0 IO Functioning bit
 (4 5)  (1634 533)  (1634 533)  routing T_31_33.span4_horz_r_4 <X> T_31_33.lc_trk_g0_4
 (5 5)  (1635 533)  (1635 533)  routing T_31_33.span4_horz_r_4 <X> T_31_33.lc_trk_g0_4
 (7 5)  (1637 533)  (1637 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (11 5)  (1651 533)  (1651 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1652 533)  (1652 533)  routing T_31_33.lc_trk_g0_6 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1623 533)  (1623 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (1645 535)  (1645 535)  IO control bit: IOUP_IE_1

 (4 6)  (1634 535)  (1634 535)  routing T_31_33.span4_vert_14 <X> T_31_33.lc_trk_g0_6
 (4 7)  (1634 534)  (1634 534)  routing T_31_33.span4_vert_14 <X> T_31_33.lc_trk_g0_6
 (6 7)  (1636 534)  (1636 534)  routing T_31_33.span4_vert_14 <X> T_31_33.lc_trk_g0_6
 (7 7)  (1637 534)  (1637 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_14 lc_trk_g0_6
 (3 9)  (1645 537)  (1645 537)  IO control bit: IOUP_IE_0

 (17 9)  (1623 537)  (1623 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (4 10)  (1634 539)  (1634 539)  routing T_31_33.span4_vert_10 <X> T_31_33.lc_trk_g1_2
 (10 10)  (1650 539)  (1650 539)  routing T_31_33.lc_trk_g0_4 <X> T_31_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1652 539)  (1652 539)  routing T_31_33.lc_trk_g1_2 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (4 11)  (1634 538)  (1634 538)  routing T_31_33.span4_vert_10 <X> T_31_33.lc_trk_g1_2
 (6 11)  (1636 538)  (1636 538)  routing T_31_33.span4_vert_10 <X> T_31_33.lc_trk_g1_2
 (7 11)  (1637 538)  (1637 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_10 lc_trk_g1_2
 (11 11)  (1651 538)  (1651 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1652 538)  (1652 538)  routing T_31_33.lc_trk_g1_2 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1634 541)  (1634 541)  routing T_31_33.span4_horz_r_4 <X> T_31_33.lc_trk_g1_4
 (5 13)  (1635 541)  (1635 541)  routing T_31_33.span4_horz_r_4 <X> T_31_33.lc_trk_g1_4
 (7 13)  (1637 541)  (1637 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (17 14)  (1623 543)  (1623 543)  IOB_1 IO Functioning bit


IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_6_32

 (19 7)  (307 519)  (307 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_16_32

 (3 12)  (819 524)  (819 524)  routing T_16_32.sp12_v_b_1 <X> T_16_32.sp12_h_r_1
 (3 13)  (819 525)  (819 525)  routing T_16_32.sp12_v_b_1 <X> T_16_32.sp12_h_r_1


LogicTile_23_32

 (19 7)  (1217 519)  (1217 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_26_32

 (19 7)  (1367 519)  (1367 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_27_32

 (2 14)  (1404 526)  (1404 526)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_30_32

 (9 0)  (1573 512)  (1573 512)  routing T_30_32.sp4_h_l_47 <X> T_30_32.sp4_h_r_1
 (10 0)  (1574 512)  (1574 512)  routing T_30_32.sp4_h_l_47 <X> T_30_32.sp4_h_r_1


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (13 1)  (1739 513)  (1739 513)  routing T_33_32.span4_horz_25 <X> T_33_32.span4_vert_b_0
 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_6_31

 (3 0)  (291 496)  (291 496)  routing T_6_31.sp12_v_t_23 <X> T_6_31.sp12_v_b_0
 (3 4)  (291 500)  (291 500)  routing T_6_31.sp12_v_t_23 <X> T_6_31.sp12_h_r_0


LogicTile_13_31

 (5 5)  (659 501)  (659 501)  routing T_13_31.sp4_h_r_3 <X> T_13_31.sp4_v_b_3
 (6 8)  (660 504)  (660 504)  routing T_13_31.sp4_h_r_1 <X> T_13_31.sp4_v_b_6


LogicTile_14_31

 (19 13)  (727 509)  (727 509)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (19 15)  (727 511)  (727 511)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_15_31

 (3 12)  (765 508)  (765 508)  routing T_15_31.sp12_v_b_1 <X> T_15_31.sp12_h_r_1
 (3 13)  (765 509)  (765 509)  routing T_15_31.sp12_v_b_1 <X> T_15_31.sp12_h_r_1


LogicTile_16_31

 (3 0)  (819 496)  (819 496)  routing T_16_31.sp12_h_r_0 <X> T_16_31.sp12_v_b_0
 (3 1)  (819 497)  (819 497)  routing T_16_31.sp12_h_r_0 <X> T_16_31.sp12_v_b_0


LogicTile_18_31

 (3 1)  (931 497)  (931 497)  routing T_18_31.sp12_h_l_23 <X> T_18_31.sp12_v_b_0


LogicTile_19_31

 (3 0)  (985 496)  (985 496)  routing T_19_31.sp12_v_t_23 <X> T_19_31.sp12_v_b_0


LogicTile_24_31

 (3 2)  (1255 498)  (1255 498)  routing T_24_31.sp12_h_r_0 <X> T_24_31.sp12_h_l_23
 (3 3)  (1255 499)  (1255 499)  routing T_24_31.sp12_h_r_0 <X> T_24_31.sp12_h_l_23


LogicTile_26_31

 (3 2)  (1351 498)  (1351 498)  routing T_26_31.sp12_v_t_23 <X> T_26_31.sp12_h_l_23
 (2 14)  (1350 510)  (1350 510)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_28_31

 (3 2)  (1459 498)  (1459 498)  routing T_28_31.sp12_v_t_23 <X> T_28_31.sp12_h_l_23


LogicTile_29_31

 (8 5)  (1518 501)  (1518 501)  routing T_29_31.sp4_h_l_47 <X> T_29_31.sp4_v_b_4
 (9 5)  (1519 501)  (1519 501)  routing T_29_31.sp4_h_l_47 <X> T_29_31.sp4_v_b_4
 (10 5)  (1520 501)  (1520 501)  routing T_29_31.sp4_h_l_47 <X> T_29_31.sp4_v_b_4


IO_Tile_33_31

 (11 0)  (1737 496)  (1737 496)  routing T_33_31.span4_vert_b_0 <X> T_33_31.span4_vert_t_12
 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (11 4)  (1737 500)  (1737 500)  routing T_33_31.lc_trk_g1_0 <X> T_33_31.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 500)  (1738 500)  routing T_33_31.lc_trk_g1_5 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 500)  (1739 500)  routing T_33_31.lc_trk_g1_5 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 500)  (1743 500)  IOB_0 IO Functioning bit
 (11 5)  (1737 501)  (1737 501)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 501)  (1743 501)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 9)  (1729 505)  (1729 505)  IO control bit: IORIGHT_IE_0

 (4 9)  (1730 505)  (1730 505)  routing T_33_31.span4_vert_b_0 <X> T_33_31.lc_trk_g1_0
 (5 9)  (1731 505)  (1731 505)  routing T_33_31.span4_vert_b_0 <X> T_33_31.lc_trk_g1_0
 (7 9)  (1733 505)  (1733 505)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_0 lc_trk_g1_0
 (5 12)  (1731 508)  (1731 508)  routing T_33_31.span4_vert_b_5 <X> T_33_31.lc_trk_g1_5
 (7 12)  (1733 508)  (1733 508)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (1734 509)  (1734 509)  routing T_33_31.span4_vert_b_5 <X> T_33_31.lc_trk_g1_5


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (6 2)  (11 482)  (11 482)  routing T_0_30.span12_horz_19 <X> T_0_30.lc_trk_g0_3
 (7 2)  (10 482)  (10 482)  Enable bit of Mux _local_links/g0_mux_3 => span12_horz_19 lc_trk_g0_3
 (17 2)  (0 482)  (0 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (4 3)  (13 483)  (13 483)  routing T_0_30.span12_horz_18 <X> T_0_30.lc_trk_g0_2
 (6 3)  (11 483)  (11 483)  routing T_0_30.span12_horz_18 <X> T_0_30.lc_trk_g0_2
 (7 3)  (10 483)  (10 483)  Enable bit of Mux _local_links/g0_mux_2 => span12_horz_18 lc_trk_g0_2
 (8 3)  (9 483)  (9 483)  routing T_0_30.span12_horz_19 <X> T_0_30.lc_trk_g0_3
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (5 4)  (12 484)  (12 484)  routing T_0_30.span4_vert_b_13 <X> T_0_30.lc_trk_g0_5
 (7 4)  (10 484)  (10 484)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 484)  (9 484)  routing T_0_30.span4_vert_b_13 <X> T_0_30.lc_trk_g0_5
 (10 4)  (7 484)  (7 484)  routing T_0_30.lc_trk_g0_5 <X> T_0_30.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (0 484)  (0 484)  IOB_0 IO Functioning bit
 (11 5)  (6 485)  (6 485)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 485)  (5 485)  routing T_0_30.lc_trk_g0_2 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 489)  (1 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (10 10)  (7 490)  (7 490)  routing T_0_30.lc_trk_g1_5 <X> T_0_30.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 490)  (6 490)  routing T_0_30.lc_trk_g1_5 <X> T_0_30.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (11 11)  (6 491)  (6 491)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 491)  (5 491)  routing T_0_30.lc_trk_g0_3 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 491)  (4 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 492)  (12 492)  routing T_0_30.span4_vert_b_13 <X> T_0_30.lc_trk_g1_5
 (7 12)  (10 492)  (10 492)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (9 492)  (9 492)  routing T_0_30.span4_vert_b_13 <X> T_0_30.lc_trk_g1_5
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (17 14)  (0 494)  (0 494)  IOB_1 IO Functioning bit


LogicTile_3_30

 (3 2)  (129 482)  (129 482)  routing T_3_30.sp12_h_r_0 <X> T_3_30.sp12_h_l_23
 (3 3)  (129 483)  (129 483)  routing T_3_30.sp12_h_r_0 <X> T_3_30.sp12_h_l_23
 (3 11)  (129 491)  (129 491)  routing T_3_30.sp12_v_b_1 <X> T_3_30.sp12_h_l_22


LogicTile_6_30

 (2 8)  (290 488)  (290 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_8_30

 (3 1)  (399 481)  (399 481)  routing T_8_30.sp12_h_l_23 <X> T_8_30.sp12_v_b_0
 (4 2)  (400 482)  (400 482)  routing T_8_30.sp4_v_b_0 <X> T_8_30.sp4_v_t_37


LogicTile_9_30

 (6 13)  (444 493)  (444 493)  routing T_9_30.sp4_h_l_44 <X> T_9_30.sp4_h_r_9


LogicTile_10_30

 (4 2)  (496 482)  (496 482)  routing T_10_30.sp4_v_b_0 <X> T_10_30.sp4_v_t_37


LogicTile_13_30

 (4 2)  (658 482)  (658 482)  routing T_13_30.sp4_v_b_0 <X> T_13_30.sp4_v_t_37
 (4 4)  (658 484)  (658 484)  routing T_13_30.sp4_h_l_44 <X> T_13_30.sp4_v_b_3
 (6 4)  (660 484)  (660 484)  routing T_13_30.sp4_h_l_44 <X> T_13_30.sp4_v_b_3
 (5 5)  (659 485)  (659 485)  routing T_13_30.sp4_h_l_44 <X> T_13_30.sp4_v_b_3
 (4 10)  (658 490)  (658 490)  routing T_13_30.sp4_v_b_10 <X> T_13_30.sp4_v_t_43
 (6 10)  (660 490)  (660 490)  routing T_13_30.sp4_v_b_10 <X> T_13_30.sp4_v_t_43


LogicTile_15_30

 (8 1)  (770 481)  (770 481)  routing T_15_30.sp4_h_r_1 <X> T_15_30.sp4_v_b_1
 (3 3)  (765 483)  (765 483)  routing T_15_30.sp12_v_b_0 <X> T_15_30.sp12_h_l_23


LogicTile_16_30

 (5 0)  (821 480)  (821 480)  routing T_16_30.sp4_v_b_6 <X> T_16_30.sp4_h_r_0
 (4 1)  (820 481)  (820 481)  routing T_16_30.sp4_v_b_6 <X> T_16_30.sp4_h_r_0
 (6 1)  (822 481)  (822 481)  routing T_16_30.sp4_v_b_6 <X> T_16_30.sp4_h_r_0
 (19 13)  (835 493)  (835 493)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_18_30

 (3 0)  (931 480)  (931 480)  routing T_18_30.sp12_h_r_0 <X> T_18_30.sp12_v_b_0
 (3 1)  (931 481)  (931 481)  routing T_18_30.sp12_h_r_0 <X> T_18_30.sp12_v_b_0
 (4 10)  (932 490)  (932 490)  routing T_18_30.sp4_v_b_10 <X> T_18_30.sp4_v_t_43
 (6 10)  (934 490)  (934 490)  routing T_18_30.sp4_v_b_10 <X> T_18_30.sp4_v_t_43


LogicTile_20_30

 (11 6)  (1047 486)  (1047 486)  routing T_20_30.sp4_h_l_37 <X> T_20_30.sp4_v_t_40


LogicTile_26_30

 (12 12)  (1360 492)  (1360 492)  routing T_26_30.sp4_v_b_11 <X> T_26_30.sp4_h_r_11
 (11 13)  (1359 493)  (1359 493)  routing T_26_30.sp4_v_b_11 <X> T_26_30.sp4_h_r_11


LogicTile_27_30

 (5 4)  (1407 484)  (1407 484)  routing T_27_30.sp4_v_b_9 <X> T_27_30.sp4_h_r_3
 (4 5)  (1406 485)  (1406 485)  routing T_27_30.sp4_v_b_9 <X> T_27_30.sp4_h_r_3
 (6 5)  (1408 485)  (1408 485)  routing T_27_30.sp4_v_b_9 <X> T_27_30.sp4_h_r_3


LogicTile_28_30

 (3 2)  (1459 482)  (1459 482)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23
 (3 3)  (1459 483)  (1459 483)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23
 (12 4)  (1468 484)  (1468 484)  routing T_28_30.sp4_v_b_5 <X> T_28_30.sp4_h_r_5
 (11 5)  (1467 485)  (1467 485)  routing T_28_30.sp4_v_b_5 <X> T_28_30.sp4_h_r_5


LogicTile_30_30

 (3 2)  (1567 482)  (1567 482)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_h_l_23
 (3 3)  (1567 483)  (1567 483)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_h_l_23
 (10 7)  (1574 487)  (1574 487)  routing T_30_30.sp4_h_l_46 <X> T_30_30.sp4_v_t_41


LogicTile_31_30

 (5 7)  (1623 487)  (1623 487)  routing T_31_30.sp4_h_l_38 <X> T_31_30.sp4_v_t_38


LogicTile_32_30

 (8 0)  (1680 480)  (1680 480)  routing T_32_30.sp4_h_l_40 <X> T_32_30.sp4_h_r_1
 (10 0)  (1682 480)  (1682 480)  routing T_32_30.sp4_h_l_40 <X> T_32_30.sp4_h_r_1


IO_Tile_33_30

 (6 0)  (1732 480)  (1732 480)  routing T_33_30.span4_horz_1 <X> T_33_30.lc_trk_g0_1
 (7 0)  (1733 480)  (1733 480)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_1 lc_trk_g0_1
 (8 0)  (1734 480)  (1734 480)  routing T_33_30.span4_horz_1 <X> T_33_30.lc_trk_g0_1
 (16 0)  (1742 480)  (1742 480)  IOB_0 IO Functioning bit
 (17 2)  (1743 482)  (1743 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (10 4)  (1736 484)  (1736 484)  routing T_33_30.lc_trk_g1_4 <X> T_33_30.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 484)  (1737 484)  routing T_33_30.lc_trk_g1_4 <X> T_33_30.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 484)  (1738 484)  routing T_33_30.lc_trk_g1_3 <X> T_33_30.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 484)  (1743 484)  IOB_0 IO Functioning bit
 (4 5)  (1730 485)  (1730 485)  routing T_33_30.span4_vert_b_4 <X> T_33_30.lc_trk_g0_4
 (5 5)  (1731 485)  (1731 485)  routing T_33_30.span4_vert_b_4 <X> T_33_30.lc_trk_g0_4
 (7 5)  (1733 485)  (1733 485)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (11 5)  (1737 485)  (1737 485)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 485)  (1738 485)  routing T_33_30.lc_trk_g1_3 <X> T_33_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 485)  (1739 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 489)  (1742 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (5 10)  (1731 490)  (1731 490)  routing T_33_30.span4_vert_b_11 <X> T_33_30.lc_trk_g1_3
 (7 10)  (1733 490)  (1733 490)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 490)  (1734 490)  routing T_33_30.span4_vert_b_11 <X> T_33_30.lc_trk_g1_3
 (10 10)  (1736 490)  (1736 490)  routing T_33_30.lc_trk_g0_4 <X> T_33_30.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 490)  (1742 490)  IOB_1 IO Functioning bit
 (11 11)  (1737 491)  (1737 491)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 491)  (1739 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 493)  (1730 493)  routing T_33_30.span4_vert_b_4 <X> T_33_30.lc_trk_g1_4
 (5 13)  (1731 493)  (1731 493)  routing T_33_30.span4_vert_b_4 <X> T_33_30.lc_trk_g1_4
 (7 13)  (1733 493)  (1733 493)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit
 (17 14)  (1743 494)  (1743 494)  IOB_1 IO Functioning bit


IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (11 2)  (6 466)  (6 466)  routing T_0_29.span4_vert_b_1 <X> T_0_29.span4_vert_t_13
 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_5_29

 (3 4)  (237 468)  (237 468)  routing T_5_29.sp12_v_t_23 <X> T_5_29.sp12_h_r_0
 (9 11)  (243 475)  (243 475)  routing T_5_29.sp4_v_b_7 <X> T_5_29.sp4_v_t_42


LogicTile_6_29

 (3 4)  (291 468)  (291 468)  routing T_6_29.sp12_v_t_23 <X> T_6_29.sp12_h_r_0
 (13 6)  (301 470)  (301 470)  routing T_6_29.sp4_h_r_5 <X> T_6_29.sp4_v_t_40
 (12 7)  (300 471)  (300 471)  routing T_6_29.sp4_h_r_5 <X> T_6_29.sp4_v_t_40


LogicTile_7_29

 (2 0)  (344 464)  (344 464)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (4 2)  (346 466)  (346 466)  routing T_7_29.sp4_v_b_4 <X> T_7_29.sp4_v_t_37
 (6 2)  (348 466)  (348 466)  routing T_7_29.sp4_v_b_4 <X> T_7_29.sp4_v_t_37
 (3 4)  (345 468)  (345 468)  routing T_7_29.sp12_v_t_23 <X> T_7_29.sp12_h_r_0
 (6 10)  (348 474)  (348 474)  routing T_7_29.sp4_v_b_3 <X> T_7_29.sp4_v_t_43
 (5 11)  (347 475)  (347 475)  routing T_7_29.sp4_v_b_3 <X> T_7_29.sp4_v_t_43


LogicTile_10_29

 (2 0)  (494 464)  (494 464)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (6 0)  (498 464)  (498 464)  routing T_10_29.sp4_h_r_7 <X> T_10_29.sp4_v_b_0


LogicTile_12_29

 (8 1)  (608 465)  (608 465)  routing T_12_29.sp4_h_r_1 <X> T_12_29.sp4_v_b_1
 (2 4)  (602 468)  (602 468)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_13_29

 (11 12)  (665 476)  (665 476)  routing T_13_29.sp4_h_l_40 <X> T_13_29.sp4_v_b_11
 (13 12)  (667 476)  (667 476)  routing T_13_29.sp4_h_l_40 <X> T_13_29.sp4_v_b_11
 (12 13)  (666 477)  (666 477)  routing T_13_29.sp4_h_l_40 <X> T_13_29.sp4_v_b_11


LogicTile_14_29

 (3 0)  (711 464)  (711 464)  routing T_14_29.sp12_h_r_0 <X> T_14_29.sp12_v_b_0
 (3 1)  (711 465)  (711 465)  routing T_14_29.sp12_h_r_0 <X> T_14_29.sp12_v_b_0
 (8 1)  (716 465)  (716 465)  routing T_14_29.sp4_h_r_1 <X> T_14_29.sp4_v_b_1
 (9 10)  (717 474)  (717 474)  routing T_14_29.sp4_h_r_4 <X> T_14_29.sp4_h_l_42
 (10 10)  (718 474)  (718 474)  routing T_14_29.sp4_h_r_4 <X> T_14_29.sp4_h_l_42


LogicTile_15_29

 (8 1)  (770 465)  (770 465)  routing T_15_29.sp4_h_l_42 <X> T_15_29.sp4_v_b_1
 (9 1)  (771 465)  (771 465)  routing T_15_29.sp4_h_l_42 <X> T_15_29.sp4_v_b_1
 (10 1)  (772 465)  (772 465)  routing T_15_29.sp4_h_l_42 <X> T_15_29.sp4_v_b_1
 (3 3)  (765 467)  (765 467)  routing T_15_29.sp12_v_b_0 <X> T_15_29.sp12_h_l_23
 (2 8)  (764 472)  (764 472)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (12 13)  (774 477)  (774 477)  routing T_15_29.sp4_h_r_11 <X> T_15_29.sp4_v_b_11
 (19 13)  (781 477)  (781 477)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_16_29

 (8 2)  (824 466)  (824 466)  routing T_16_29.sp4_h_r_1 <X> T_16_29.sp4_h_l_36


LogicTile_17_29

 (3 1)  (877 465)  (877 465)  routing T_17_29.sp12_h_l_23 <X> T_17_29.sp12_v_b_0
 (19 13)  (893 477)  (893 477)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_18_29

 (12 0)  (940 464)  (940 464)  routing T_18_29.sp4_v_b_2 <X> T_18_29.sp4_h_r_2
 (11 1)  (939 465)  (939 465)  routing T_18_29.sp4_v_b_2 <X> T_18_29.sp4_h_r_2
 (4 4)  (932 468)  (932 468)  routing T_18_29.sp4_h_l_44 <X> T_18_29.sp4_v_b_3
 (6 4)  (934 468)  (934 468)  routing T_18_29.sp4_h_l_44 <X> T_18_29.sp4_v_b_3
 (5 5)  (933 469)  (933 469)  routing T_18_29.sp4_h_l_44 <X> T_18_29.sp4_v_b_3
 (9 6)  (937 470)  (937 470)  routing T_18_29.sp4_h_r_1 <X> T_18_29.sp4_h_l_41
 (10 6)  (938 470)  (938 470)  routing T_18_29.sp4_h_r_1 <X> T_18_29.sp4_h_l_41


LogicTile_19_29

 (19 13)  (1001 477)  (1001 477)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (11 15)  (993 479)  (993 479)  routing T_19_29.sp4_h_r_3 <X> T_19_29.sp4_h_l_46
 (13 15)  (995 479)  (995 479)  routing T_19_29.sp4_h_r_3 <X> T_19_29.sp4_h_l_46


LogicTile_20_29

 (19 15)  (1055 479)  (1055 479)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_22_29

 (8 12)  (1152 476)  (1152 476)  routing T_22_29.sp4_h_l_39 <X> T_22_29.sp4_h_r_10
 (10 12)  (1154 476)  (1154 476)  routing T_22_29.sp4_h_l_39 <X> T_22_29.sp4_h_r_10


LogicTile_24_29

 (5 4)  (1257 468)  (1257 468)  routing T_24_29.sp4_v_b_9 <X> T_24_29.sp4_h_r_3
 (4 5)  (1256 469)  (1256 469)  routing T_24_29.sp4_v_b_9 <X> T_24_29.sp4_h_r_3
 (6 5)  (1258 469)  (1258 469)  routing T_24_29.sp4_v_b_9 <X> T_24_29.sp4_h_r_3


RAM_Tile_25_29

 (3 0)  (1309 464)  (1309 464)  routing T_25_29.sp12_v_t_23 <X> T_25_29.sp12_v_b_0


LogicTile_26_29

 (3 0)  (1351 464)  (1351 464)  routing T_26_29.sp12_v_t_23 <X> T_26_29.sp12_v_b_0
 (3 2)  (1351 466)  (1351 466)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_h_l_23
 (3 3)  (1351 467)  (1351 467)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_h_l_23
 (6 6)  (1354 470)  (1354 470)  routing T_26_29.sp4_h_l_47 <X> T_26_29.sp4_v_t_38


LogicTile_27_29

 (3 2)  (1405 466)  (1405 466)  routing T_27_29.sp12_v_t_23 <X> T_27_29.sp12_h_l_23


LogicTile_28_29

 (19 5)  (1475 469)  (1475 469)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (5 7)  (1461 471)  (1461 471)  routing T_28_29.sp4_h_l_38 <X> T_28_29.sp4_v_t_38


LogicTile_29_29

 (3 2)  (1513 466)  (1513 466)  routing T_29_29.sp12_v_t_23 <X> T_29_29.sp12_h_l_23


LogicTile_30_29

 (3 2)  (1567 466)  (1567 466)  routing T_30_29.sp12_v_t_23 <X> T_30_29.sp12_h_l_23


LogicTile_31_29

 (3 2)  (1621 466)  (1621 466)  routing T_31_29.sp12_v_t_23 <X> T_31_29.sp12_h_l_23
 (9 15)  (1627 479)  (1627 479)  routing T_31_29.sp4_v_b_2 <X> T_31_29.sp4_v_t_47
 (10 15)  (1628 479)  (1628 479)  routing T_31_29.sp4_v_b_2 <X> T_31_29.sp4_v_t_47


IO_Tile_33_29

 (4 0)  (1730 464)  (1730 464)  routing T_33_29.span4_vert_b_8 <X> T_33_29.lc_trk_g0_0
 (5 1)  (1731 465)  (1731 465)  routing T_33_29.span4_vert_b_8 <X> T_33_29.lc_trk_g0_0
 (7 1)  (1733 465)  (1733 465)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 473)  (1743 473)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (12 10)  (1738 474)  (1738 474)  routing T_33_29.lc_trk_g1_4 <X> T_33_29.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 474)  (1739 474)  routing T_33_29.lc_trk_g1_4 <X> T_33_29.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 474)  (1742 474)  IOB_1 IO Functioning bit
 (11 11)  (1737 475)  (1737 475)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 475)  (1739 475)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 476)  (1730 476)  routing T_33_29.span4_vert_b_12 <X> T_33_29.lc_trk_g1_4
 (5 13)  (1731 477)  (1731 477)  routing T_33_29.span4_vert_b_12 <X> T_33_29.lc_trk_g1_4
 (7 13)  (1733 477)  (1733 477)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit
 (17 14)  (1743 478)  (1743 478)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (16 0)  (1 448)  (1 448)  IOB_0 IO Functioning bit
 (17 1)  (0 449)  (0 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (0 450)  (0 450)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (4 3)  (13 451)  (13 451)  routing T_0_28.span12_horz_18 <X> T_0_28.lc_trk_g0_2
 (6 3)  (11 451)  (11 451)  routing T_0_28.span12_horz_18 <X> T_0_28.lc_trk_g0_2
 (7 3)  (10 451)  (10 451)  Enable bit of Mux _local_links/g0_mux_2 => span12_horz_18 lc_trk_g0_2
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (5 4)  (12 452)  (12 452)  routing T_0_28.span4_vert_b_5 <X> T_0_28.lc_trk_g0_5
 (7 4)  (10 452)  (10 452)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (10 4)  (7 452)  (7 452)  routing T_0_28.lc_trk_g0_5 <X> T_0_28.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (0 452)  (0 452)  IOB_0 IO Functioning bit
 (8 5)  (9 453)  (9 453)  routing T_0_28.span4_vert_b_5 <X> T_0_28.lc_trk_g0_5
 (11 5)  (6 453)  (6 453)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 453)  (5 453)  routing T_0_28.lc_trk_g0_2 <X> T_0_28.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 453)  (4 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 454)  (14 454)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 454)  (12 454)  routing T_0_28.span4_horz_31 <X> T_0_28.lc_trk_g0_7
 (6 6)  (11 454)  (11 454)  routing T_0_28.span4_horz_31 <X> T_0_28.lc_trk_g0_7
 (7 6)  (10 454)  (10 454)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_31 lc_trk_g0_7
 (8 7)  (9 455)  (9 455)  routing T_0_28.span4_horz_31 <X> T_0_28.lc_trk_g0_7
 (3 9)  (14 457)  (14 457)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 457)  (0 457)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 458)  (7 458)  routing T_0_28.lc_trk_g1_5 <X> T_0_28.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 458)  (6 458)  routing T_0_28.lc_trk_g1_5 <X> T_0_28.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 458)  (4 458)  routing T_0_28.lc_trk_g0_7 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 458)  (1 458)  IOB_1 IO Functioning bit
 (11 11)  (6 459)  (6 459)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 459)  (5 459)  routing T_0_28.lc_trk_g0_7 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 459)  (4 459)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 460)  (12 460)  routing T_0_28.span4_vert_b_5 <X> T_0_28.lc_trk_g1_5
 (7 12)  (10 460)  (10 460)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (9 461)  (9 461)  routing T_0_28.span4_vert_b_5 <X> T_0_28.lc_trk_g1_5
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit
 (17 14)  (0 462)  (0 462)  IOB_1 IO Functioning bit


LogicTile_2_28

 (9 10)  (81 458)  (81 458)  routing T_2_28.sp4_h_r_4 <X> T_2_28.sp4_h_l_42
 (10 10)  (82 458)  (82 458)  routing T_2_28.sp4_h_r_4 <X> T_2_28.sp4_h_l_42


LogicTile_3_28

 (3 10)  (129 458)  (129 458)  routing T_3_28.sp12_h_r_1 <X> T_3_28.sp12_h_l_22
 (3 11)  (129 459)  (129 459)  routing T_3_28.sp12_h_r_1 <X> T_3_28.sp12_h_l_22


LogicTile_6_28

 (3 5)  (291 453)  (291 453)  routing T_6_28.sp12_h_l_23 <X> T_6_28.sp12_h_r_0
 (9 6)  (297 454)  (297 454)  routing T_6_28.sp4_h_r_1 <X> T_6_28.sp4_h_l_41
 (10 6)  (298 454)  (298 454)  routing T_6_28.sp4_h_r_1 <X> T_6_28.sp4_h_l_41


RAM_Tile_8_28

 (3 5)  (399 453)  (399 453)  routing T_8_28.sp12_h_l_23 <X> T_8_28.sp12_h_r_0


LogicTile_10_28

 (9 2)  (501 450)  (501 450)  routing T_10_28.sp4_v_b_1 <X> T_10_28.sp4_h_l_36


LogicTile_12_28

 (3 1)  (603 449)  (603 449)  routing T_12_28.sp12_h_l_23 <X> T_12_28.sp12_v_b_0


LogicTile_14_28

 (2 4)  (710 452)  (710 452)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 8)  (710 456)  (710 456)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_28

 (3 11)  (765 459)  (765 459)  routing T_15_28.sp12_v_b_1 <X> T_15_28.sp12_h_l_22


LogicTile_17_28

 (5 0)  (879 448)  (879 448)  routing T_17_28.sp4_v_b_0 <X> T_17_28.sp4_h_r_0
 (6 1)  (880 449)  (880 449)  routing T_17_28.sp4_v_b_0 <X> T_17_28.sp4_h_r_0
 (8 1)  (882 449)  (882 449)  routing T_17_28.sp4_h_l_42 <X> T_17_28.sp4_v_b_1
 (9 1)  (883 449)  (883 449)  routing T_17_28.sp4_h_l_42 <X> T_17_28.sp4_v_b_1
 (10 1)  (884 449)  (884 449)  routing T_17_28.sp4_h_l_42 <X> T_17_28.sp4_v_b_1
 (4 12)  (878 460)  (878 460)  routing T_17_28.sp4_h_l_44 <X> T_17_28.sp4_v_b_9
 (5 13)  (879 461)  (879 461)  routing T_17_28.sp4_h_l_44 <X> T_17_28.sp4_v_b_9


LogicTile_21_28

 (6 1)  (1096 449)  (1096 449)  routing T_21_28.sp4_h_l_37 <X> T_21_28.sp4_h_r_0


LogicTile_24_28

 (19 9)  (1271 457)  (1271 457)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


RAM_Tile_25_28

 (5 4)  (1311 452)  (1311 452)  routing T_25_28.sp4_h_l_37 <X> T_25_28.sp4_h_r_3
 (4 5)  (1310 453)  (1310 453)  routing T_25_28.sp4_h_l_37 <X> T_25_28.sp4_h_r_3


LogicTile_29_28

 (5 8)  (1515 456)  (1515 456)  routing T_29_28.sp4_h_l_38 <X> T_29_28.sp4_h_r_6
 (4 9)  (1514 457)  (1514 457)  routing T_29_28.sp4_h_l_38 <X> T_29_28.sp4_h_r_6


IO_Tile_33_28

 (16 0)  (1742 448)  (1742 448)  IOB_0 IO Functioning bit
 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (11 2)  (1737 450)  (1737 450)  routing T_33_28.span4_vert_b_1 <X> T_33_28.span4_vert_t_13
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (16 4)  (1742 452)  (1742 452)  IOB_0 IO Functioning bit
 (12 12)  (1738 460)  (1738 460)  routing T_33_28.span4_horz_43 <X> T_33_28.span4_vert_t_15


IO_Tile_0_27

 (5 0)  (12 432)  (12 432)  routing T_0_27.span4_vert_b_9 <X> T_0_27.lc_trk_g0_1
 (7 0)  (10 432)  (10 432)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (9 432)  (9 432)  routing T_0_27.span4_vert_b_9 <X> T_0_27.lc_trk_g0_1
 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (17 2)  (0 434)  (0 434)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (12 4)  (5 436)  (5 436)  routing T_0_27.lc_trk_g1_5 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 436)  (4 436)  routing T_0_27.lc_trk_g1_5 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 436)  (0 436)  IOB_0 IO Functioning bit
 (11 5)  (6 437)  (6 437)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 438)  (14 438)  IO control bit: IOLEFT_IE_1

 (5 8)  (12 440)  (12 440)  routing T_0_27.span4_vert_b_9 <X> T_0_27.lc_trk_g1_1
 (7 8)  (10 440)  (10 440)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_9 lc_trk_g1_1
 (8 8)  (9 440)  (9 440)  routing T_0_27.span4_vert_b_9 <X> T_0_27.lc_trk_g1_1
 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 441)  (0 441)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 10)  (6 442)  (6 442)  routing T_0_27.lc_trk_g1_1 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 442)  (5 442)  routing T_0_27.lc_trk_g1_4 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g1_4 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 444)  (12 444)  routing T_0_27.span4_vert_b_5 <X> T_0_27.lc_trk_g1_5
 (7 12)  (10 444)  (10 444)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (4 13)  (13 445)  (13 445)  routing T_0_27.span4_vert_b_4 <X> T_0_27.lc_trk_g1_4
 (5 13)  (12 445)  (12 445)  routing T_0_27.span4_vert_b_4 <X> T_0_27.lc_trk_g1_4
 (7 13)  (10 445)  (10 445)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (8 13)  (9 445)  (9 445)  routing T_0_27.span4_vert_b_5 <X> T_0_27.lc_trk_g1_5
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_3_27

 (3 4)  (129 436)  (129 436)  routing T_3_27.sp12_v_t_23 <X> T_3_27.sp12_h_r_0


LogicTile_4_27

 (3 4)  (183 436)  (183 436)  routing T_4_27.sp12_v_t_23 <X> T_4_27.sp12_h_r_0


LogicTile_6_27

 (3 1)  (291 433)  (291 433)  routing T_6_27.sp12_h_l_23 <X> T_6_27.sp12_v_b_0
 (3 5)  (291 437)  (291 437)  routing T_6_27.sp12_h_l_23 <X> T_6_27.sp12_h_r_0


RAM_Tile_8_27

 (3 5)  (399 437)  (399 437)  routing T_8_27.sp12_h_l_23 <X> T_8_27.sp12_h_r_0
 (19 13)  (415 445)  (415 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_10_27

 (6 0)  (498 432)  (498 432)  routing T_10_27.sp4_h_r_7 <X> T_10_27.sp4_v_b_0
 (2 4)  (494 436)  (494 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (10 13)  (502 445)  (502 445)  routing T_10_27.sp4_h_r_5 <X> T_10_27.sp4_v_b_10


LogicTile_11_27

 (2 0)  (548 432)  (548 432)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (8 1)  (554 433)  (554 433)  routing T_11_27.sp4_h_l_36 <X> T_11_27.sp4_v_b_1
 (9 1)  (555 433)  (555 433)  routing T_11_27.sp4_h_l_36 <X> T_11_27.sp4_v_b_1
 (2 4)  (548 436)  (548 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_12_27

 (2 8)  (602 440)  (602 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (12 13)  (612 445)  (612 445)  routing T_12_27.sp4_h_r_11 <X> T_12_27.sp4_v_b_11


LogicTile_13_27

 (11 0)  (665 432)  (665 432)  routing T_13_27.sp4_v_t_43 <X> T_13_27.sp4_v_b_2
 (13 0)  (667 432)  (667 432)  routing T_13_27.sp4_v_t_43 <X> T_13_27.sp4_v_b_2
 (8 1)  (662 433)  (662 433)  routing T_13_27.sp4_h_l_42 <X> T_13_27.sp4_v_b_1
 (9 1)  (663 433)  (663 433)  routing T_13_27.sp4_h_l_42 <X> T_13_27.sp4_v_b_1
 (10 1)  (664 433)  (664 433)  routing T_13_27.sp4_h_l_42 <X> T_13_27.sp4_v_b_1
 (2 12)  (656 444)  (656 444)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (11 12)  (665 444)  (665 444)  routing T_13_27.sp4_v_t_38 <X> T_13_27.sp4_v_b_11
 (13 12)  (667 444)  (667 444)  routing T_13_27.sp4_v_t_38 <X> T_13_27.sp4_v_b_11


LogicTile_14_27

 (2 4)  (710 436)  (710 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 8)  (710 440)  (710 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_27

 (4 4)  (766 436)  (766 436)  routing T_15_27.sp4_h_l_44 <X> T_15_27.sp4_v_b_3
 (6 4)  (768 436)  (768 436)  routing T_15_27.sp4_h_l_44 <X> T_15_27.sp4_v_b_3
 (5 5)  (767 437)  (767 437)  routing T_15_27.sp4_h_l_44 <X> T_15_27.sp4_v_b_3
 (11 8)  (773 440)  (773 440)  routing T_15_27.sp4_h_r_3 <X> T_15_27.sp4_v_b_8
 (5 9)  (767 441)  (767 441)  routing T_15_27.sp4_h_r_6 <X> T_15_27.sp4_v_b_6


LogicTile_16_27

 (11 4)  (827 436)  (827 436)  routing T_16_27.sp4_h_l_46 <X> T_16_27.sp4_v_b_5
 (13 4)  (829 436)  (829 436)  routing T_16_27.sp4_h_l_46 <X> T_16_27.sp4_v_b_5
 (12 5)  (828 437)  (828 437)  routing T_16_27.sp4_h_l_46 <X> T_16_27.sp4_v_b_5
 (19 15)  (835 447)  (835 447)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_17_27

 (3 2)  (877 434)  (877 434)  routing T_17_27.sp12_h_r_0 <X> T_17_27.sp12_h_l_23
 (3 3)  (877 435)  (877 435)  routing T_17_27.sp12_h_r_0 <X> T_17_27.sp12_h_l_23
 (4 4)  (878 436)  (878 436)  routing T_17_27.sp4_h_l_44 <X> T_17_27.sp4_v_b_3
 (6 4)  (880 436)  (880 436)  routing T_17_27.sp4_h_l_44 <X> T_17_27.sp4_v_b_3
 (5 5)  (879 437)  (879 437)  routing T_17_27.sp4_h_l_44 <X> T_17_27.sp4_v_b_3
 (8 9)  (882 441)  (882 441)  routing T_17_27.sp4_h_l_42 <X> T_17_27.sp4_v_b_7
 (9 9)  (883 441)  (883 441)  routing T_17_27.sp4_h_l_42 <X> T_17_27.sp4_v_b_7


LogicTile_18_27

 (19 2)  (947 434)  (947 434)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_19_27

 (3 2)  (985 434)  (985 434)  routing T_19_27.sp12_h_r_0 <X> T_19_27.sp12_h_l_23
 (3 3)  (985 435)  (985 435)  routing T_19_27.sp12_h_r_0 <X> T_19_27.sp12_h_l_23
 (5 10)  (987 442)  (987 442)  routing T_19_27.sp4_h_r_3 <X> T_19_27.sp4_h_l_43
 (4 11)  (986 443)  (986 443)  routing T_19_27.sp4_h_r_3 <X> T_19_27.sp4_h_l_43


LogicTile_20_27

 (19 15)  (1055 447)  (1055 447)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_26_27

 (3 3)  (1351 435)  (1351 435)  routing T_26_27.sp12_v_b_0 <X> T_26_27.sp12_h_l_23


LogicTile_29_27

 (3 2)  (1513 434)  (1513 434)  routing T_29_27.sp12_v_t_23 <X> T_29_27.sp12_h_l_23
 (9 4)  (1519 436)  (1519 436)  routing T_29_27.sp4_v_t_41 <X> T_29_27.sp4_h_r_4


LogicTile_30_27

 (3 2)  (1567 434)  (1567 434)  routing T_30_27.sp12_v_t_23 <X> T_30_27.sp12_h_l_23


LogicTile_31_27

 (3 2)  (1621 434)  (1621 434)  routing T_31_27.sp12_v_t_23 <X> T_31_27.sp12_h_l_23


IO_Tile_33_27

 (5 0)  (1731 432)  (1731 432)  routing T_33_27.span4_horz_41 <X> T_33_27.lc_trk_g0_1
 (6 0)  (1732 432)  (1732 432)  routing T_33_27.span4_horz_41 <X> T_33_27.lc_trk_g0_1
 (7 0)  (1733 432)  (1733 432)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_41 lc_trk_g0_1
 (8 0)  (1734 432)  (1734 432)  routing T_33_27.span4_horz_41 <X> T_33_27.lc_trk_g0_1
 (11 0)  (1737 432)  (1737 432)  routing T_33_27.span4_vert_b_0 <X> T_33_27.span4_vert_t_12
 (8 1)  (1734 433)  (1734 433)  routing T_33_27.span4_horz_41 <X> T_33_27.lc_trk_g0_1
 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 442)  (1742 442)  IOB_1 IO Functioning bit
 (13 11)  (1739 443)  (1739 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit
 (16 14)  (1742 446)  (1742 446)  IOB_1 IO Functioning bit


IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_6_26

 (3 14)  (291 430)  (291 430)  routing T_6_26.sp12_h_r_1 <X> T_6_26.sp12_v_t_22
 (3 15)  (291 431)  (291 431)  routing T_6_26.sp12_h_r_1 <X> T_6_26.sp12_v_t_22


LogicTile_7_26

 (3 14)  (345 430)  (345 430)  routing T_7_26.sp12_h_r_1 <X> T_7_26.sp12_v_t_22
 (3 15)  (345 431)  (345 431)  routing T_7_26.sp12_h_r_1 <X> T_7_26.sp12_v_t_22


RAM_Tile_8_26

 (4 2)  (400 418)  (400 418)  routing T_8_26.sp4_h_r_6 <X> T_8_26.sp4_v_t_37
 (6 2)  (402 418)  (402 418)  routing T_8_26.sp4_h_r_6 <X> T_8_26.sp4_v_t_37
 (5 3)  (401 419)  (401 419)  routing T_8_26.sp4_h_r_6 <X> T_8_26.sp4_v_t_37


LogicTile_10_26

 (26 0)  (518 416)  (518 416)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.wire_logic_cluster/lc_0/in_0
 (28 0)  (520 416)  (520 416)  routing T_10_26.lc_trk_g2_5 <X> T_10_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 416)  (521 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 416)  (522 416)  routing T_10_26.lc_trk_g2_5 <X> T_10_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 416)  (524 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 416)  (525 416)  routing T_10_26.lc_trk_g3_0 <X> T_10_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 416)  (526 416)  routing T_10_26.lc_trk_g3_0 <X> T_10_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 416)  (528 416)  LC_0 Logic Functioning bit
 (37 0)  (529 416)  (529 416)  LC_0 Logic Functioning bit
 (38 0)  (530 416)  (530 416)  LC_0 Logic Functioning bit
 (41 0)  (533 416)  (533 416)  LC_0 Logic Functioning bit
 (43 0)  (535 416)  (535 416)  LC_0 Logic Functioning bit
 (27 1)  (519 417)  (519 417)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 417)  (520 417)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 417)  (521 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 417)  (524 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (526 417)  (526 417)  routing T_10_26.lc_trk_g1_3 <X> T_10_26.input_2_0
 (35 1)  (527 417)  (527 417)  routing T_10_26.lc_trk_g1_3 <X> T_10_26.input_2_0
 (36 1)  (528 417)  (528 417)  LC_0 Logic Functioning bit
 (38 1)  (530 417)  (530 417)  LC_0 Logic Functioning bit
 (41 1)  (533 417)  (533 417)  LC_0 Logic Functioning bit
 (46 1)  (538 417)  (538 417)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (4 2)  (496 418)  (496 418)  routing T_10_26.sp4_h_r_0 <X> T_10_26.sp4_v_t_37
 (16 2)  (508 418)  (508 418)  routing T_10_26.sp4_v_b_13 <X> T_10_26.lc_trk_g0_5
 (17 2)  (509 418)  (509 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (510 418)  (510 418)  routing T_10_26.sp4_v_b_13 <X> T_10_26.lc_trk_g0_5
 (5 3)  (497 419)  (497 419)  routing T_10_26.sp4_h_r_0 <X> T_10_26.sp4_v_t_37
 (18 3)  (510 419)  (510 419)  routing T_10_26.sp4_v_b_13 <X> T_10_26.lc_trk_g0_5
 (22 4)  (514 420)  (514 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (515 420)  (515 420)  routing T_10_26.sp4_v_b_19 <X> T_10_26.lc_trk_g1_3
 (24 4)  (516 420)  (516 420)  routing T_10_26.sp4_v_b_19 <X> T_10_26.lc_trk_g1_3
 (16 10)  (508 426)  (508 426)  routing T_10_26.sp4_v_b_37 <X> T_10_26.lc_trk_g2_5
 (17 10)  (509 426)  (509 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (510 426)  (510 426)  routing T_10_26.sp4_v_b_37 <X> T_10_26.lc_trk_g2_5
 (22 10)  (514 426)  (514 426)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (515 426)  (515 426)  routing T_10_26.sp12_v_t_12 <X> T_10_26.lc_trk_g2_7
 (18 11)  (510 427)  (510 427)  routing T_10_26.sp4_v_b_37 <X> T_10_26.lc_trk_g2_5
 (14 13)  (506 429)  (506 429)  routing T_10_26.sp12_v_b_16 <X> T_10_26.lc_trk_g3_0
 (16 13)  (508 429)  (508 429)  routing T_10_26.sp12_v_b_16 <X> T_10_26.lc_trk_g3_0
 (17 13)  (509 429)  (509 429)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (15 14)  (507 430)  (507 430)  routing T_10_26.sp4_h_l_16 <X> T_10_26.lc_trk_g3_5
 (16 14)  (508 430)  (508 430)  routing T_10_26.sp4_h_l_16 <X> T_10_26.lc_trk_g3_5
 (17 14)  (509 430)  (509 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (26 14)  (518 430)  (518 430)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 430)  (519 430)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 430)  (520 430)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 430)  (521 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 430)  (522 430)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 430)  (524 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 430)  (526 430)  routing T_10_26.lc_trk_g1_3 <X> T_10_26.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 430)  (527 430)  routing T_10_26.lc_trk_g0_5 <X> T_10_26.input_2_7
 (36 14)  (528 430)  (528 430)  LC_7 Logic Functioning bit
 (42 14)  (534 430)  (534 430)  LC_7 Logic Functioning bit
 (43 14)  (535 430)  (535 430)  LC_7 Logic Functioning bit
 (46 14)  (538 430)  (538 430)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (18 15)  (510 431)  (510 431)  routing T_10_26.sp4_h_l_16 <X> T_10_26.lc_trk_g3_5
 (26 15)  (518 431)  (518 431)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 431)  (520 431)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 431)  (521 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 431)  (523 431)  routing T_10_26.lc_trk_g1_3 <X> T_10_26.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 431)  (524 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (528 431)  (528 431)  LC_7 Logic Functioning bit
 (37 15)  (529 431)  (529 431)  LC_7 Logic Functioning bit
 (39 15)  (531 431)  (531 431)  LC_7 Logic Functioning bit
 (42 15)  (534 431)  (534 431)  LC_7 Logic Functioning bit
 (43 15)  (535 431)  (535 431)  LC_7 Logic Functioning bit


LogicTile_11_26

 (22 0)  (568 416)  (568 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (567 417)  (567 417)  routing T_11_26.sp4_r_v_b_32 <X> T_11_26.lc_trk_g0_3
 (28 2)  (574 418)  (574 418)  routing T_11_26.lc_trk_g2_4 <X> T_11_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 418)  (575 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 418)  (576 418)  routing T_11_26.lc_trk_g2_4 <X> T_11_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 418)  (578 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 418)  (579 418)  routing T_11_26.lc_trk_g3_1 <X> T_11_26.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 418)  (580 418)  routing T_11_26.lc_trk_g3_1 <X> T_11_26.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 418)  (581 418)  routing T_11_26.lc_trk_g1_6 <X> T_11_26.input_2_1
 (36 2)  (582 418)  (582 418)  LC_1 Logic Functioning bit
 (37 2)  (583 418)  (583 418)  LC_1 Logic Functioning bit
 (38 2)  (584 418)  (584 418)  LC_1 Logic Functioning bit
 (41 2)  (587 418)  (587 418)  LC_1 Logic Functioning bit
 (43 2)  (589 418)  (589 418)  LC_1 Logic Functioning bit
 (47 2)  (593 418)  (593 418)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (26 3)  (572 419)  (572 419)  routing T_11_26.lc_trk_g0_3 <X> T_11_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 419)  (575 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 419)  (578 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (580 419)  (580 419)  routing T_11_26.lc_trk_g1_6 <X> T_11_26.input_2_1
 (35 3)  (581 419)  (581 419)  routing T_11_26.lc_trk_g1_6 <X> T_11_26.input_2_1
 (36 3)  (582 419)  (582 419)  LC_1 Logic Functioning bit
 (41 3)  (587 419)  (587 419)  LC_1 Logic Functioning bit
 (43 3)  (589 419)  (589 419)  LC_1 Logic Functioning bit
 (25 6)  (571 422)  (571 422)  routing T_11_26.sp4_v_t_3 <X> T_11_26.lc_trk_g1_6
 (22 7)  (568 423)  (568 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (569 423)  (569 423)  routing T_11_26.sp4_v_t_3 <X> T_11_26.lc_trk_g1_6
 (25 7)  (571 423)  (571 423)  routing T_11_26.sp4_v_t_3 <X> T_11_26.lc_trk_g1_6
 (14 11)  (560 427)  (560 427)  routing T_11_26.sp4_r_v_b_36 <X> T_11_26.lc_trk_g2_4
 (17 11)  (563 427)  (563 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (17 12)  (563 428)  (563 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1


LogicTile_12_26

 (15 0)  (615 416)  (615 416)  routing T_12_26.sp4_v_b_17 <X> T_12_26.lc_trk_g0_1
 (16 0)  (616 416)  (616 416)  routing T_12_26.sp4_v_b_17 <X> T_12_26.lc_trk_g0_1
 (17 0)  (617 416)  (617 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (14 2)  (614 418)  (614 418)  routing T_12_26.sp12_h_l_3 <X> T_12_26.lc_trk_g0_4
 (27 2)  (627 418)  (627 418)  routing T_12_26.lc_trk_g3_5 <X> T_12_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 418)  (628 418)  routing T_12_26.lc_trk_g3_5 <X> T_12_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 418)  (629 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 418)  (630 418)  routing T_12_26.lc_trk_g3_5 <X> T_12_26.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 418)  (631 418)  routing T_12_26.lc_trk_g0_4 <X> T_12_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 418)  (632 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (635 418)  (635 418)  routing T_12_26.lc_trk_g2_7 <X> T_12_26.input_2_1
 (36 2)  (636 418)  (636 418)  LC_1 Logic Functioning bit
 (37 2)  (637 418)  (637 418)  LC_1 Logic Functioning bit
 (42 2)  (642 418)  (642 418)  LC_1 Logic Functioning bit
 (43 2)  (643 418)  (643 418)  LC_1 Logic Functioning bit
 (47 2)  (647 418)  (647 418)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (14 3)  (614 419)  (614 419)  routing T_12_26.sp12_h_l_3 <X> T_12_26.lc_trk_g0_4
 (15 3)  (615 419)  (615 419)  routing T_12_26.sp12_h_l_3 <X> T_12_26.lc_trk_g0_4
 (17 3)  (617 419)  (617 419)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (29 3)  (629 419)  (629 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 419)  (632 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (633 419)  (633 419)  routing T_12_26.lc_trk_g2_7 <X> T_12_26.input_2_1
 (35 3)  (635 419)  (635 419)  routing T_12_26.lc_trk_g2_7 <X> T_12_26.input_2_1
 (36 3)  (636 419)  (636 419)  LC_1 Logic Functioning bit
 (37 3)  (637 419)  (637 419)  LC_1 Logic Functioning bit
 (39 3)  (639 419)  (639 419)  LC_1 Logic Functioning bit
 (43 3)  (643 419)  (643 419)  LC_1 Logic Functioning bit
 (12 6)  (612 422)  (612 422)  routing T_12_26.sp4_v_b_5 <X> T_12_26.sp4_h_l_40
 (22 10)  (622 426)  (622 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (17 14)  (617 430)  (617 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (618 431)  (618 431)  routing T_12_26.sp4_r_v_b_45 <X> T_12_26.lc_trk_g3_5


LogicTile_13_26

 (28 0)  (682 416)  (682 416)  routing T_13_26.lc_trk_g2_5 <X> T_13_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 416)  (683 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 416)  (684 416)  routing T_13_26.lc_trk_g2_5 <X> T_13_26.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 416)  (685 416)  routing T_13_26.lc_trk_g1_4 <X> T_13_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 416)  (686 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 416)  (688 416)  routing T_13_26.lc_trk_g1_4 <X> T_13_26.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 416)  (689 416)  routing T_13_26.lc_trk_g2_4 <X> T_13_26.input_2_0
 (36 0)  (690 416)  (690 416)  LC_0 Logic Functioning bit
 (37 0)  (691 416)  (691 416)  LC_0 Logic Functioning bit
 (42 0)  (696 416)  (696 416)  LC_0 Logic Functioning bit
 (43 0)  (697 416)  (697 416)  LC_0 Logic Functioning bit
 (26 1)  (680 417)  (680 417)  routing T_13_26.lc_trk_g3_3 <X> T_13_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 417)  (681 417)  routing T_13_26.lc_trk_g3_3 <X> T_13_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 417)  (682 417)  routing T_13_26.lc_trk_g3_3 <X> T_13_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 417)  (683 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 417)  (686 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (687 417)  (687 417)  routing T_13_26.lc_trk_g2_4 <X> T_13_26.input_2_0
 (36 1)  (690 417)  (690 417)  LC_0 Logic Functioning bit
 (37 1)  (691 417)  (691 417)  LC_0 Logic Functioning bit
 (39 1)  (693 417)  (693 417)  LC_0 Logic Functioning bit
 (43 1)  (697 417)  (697 417)  LC_0 Logic Functioning bit
 (46 1)  (700 417)  (700 417)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (4 2)  (658 418)  (658 418)  routing T_13_26.sp4_h_r_0 <X> T_13_26.sp4_v_t_37
 (5 3)  (659 419)  (659 419)  routing T_13_26.sp4_h_r_0 <X> T_13_26.sp4_v_t_37
 (4 4)  (658 420)  (658 420)  routing T_13_26.sp4_v_t_38 <X> T_13_26.sp4_v_b_3
 (5 4)  (659 420)  (659 420)  routing T_13_26.sp4_v_t_38 <X> T_13_26.sp4_h_r_3
 (17 7)  (671 423)  (671 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (15 10)  (669 426)  (669 426)  routing T_13_26.sp4_v_t_32 <X> T_13_26.lc_trk_g2_5
 (16 10)  (670 426)  (670 426)  routing T_13_26.sp4_v_t_32 <X> T_13_26.lc_trk_g2_5
 (17 10)  (671 426)  (671 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (14 11)  (668 427)  (668 427)  routing T_13_26.sp4_r_v_b_36 <X> T_13_26.lc_trk_g2_4
 (17 11)  (671 427)  (671 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 12)  (676 428)  (676 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (8 15)  (662 431)  (662 431)  routing T_13_26.sp4_h_r_10 <X> T_13_26.sp4_v_t_47
 (9 15)  (663 431)  (663 431)  routing T_13_26.sp4_h_r_10 <X> T_13_26.sp4_v_t_47


LogicTile_15_26

 (15 0)  (777 416)  (777 416)  routing T_15_26.sp4_v_b_17 <X> T_15_26.lc_trk_g0_1
 (16 0)  (778 416)  (778 416)  routing T_15_26.sp4_v_b_17 <X> T_15_26.lc_trk_g0_1
 (17 0)  (779 416)  (779 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (784 416)  (784 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (785 416)  (785 416)  routing T_15_26.sp4_v_b_19 <X> T_15_26.lc_trk_g0_3
 (24 0)  (786 416)  (786 416)  routing T_15_26.sp4_v_b_19 <X> T_15_26.lc_trk_g0_3
 (25 2)  (787 418)  (787 418)  routing T_15_26.sp4_v_t_3 <X> T_15_26.lc_trk_g0_6
 (26 2)  (788 418)  (788 418)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 418)  (789 418)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 418)  (791 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 418)  (793 418)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 418)  (794 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 418)  (795 418)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 418)  (798 418)  LC_1 Logic Functioning bit
 (37 2)  (799 418)  (799 418)  LC_1 Logic Functioning bit
 (38 2)  (800 418)  (800 418)  LC_1 Logic Functioning bit
 (39 2)  (801 418)  (801 418)  LC_1 Logic Functioning bit
 (22 3)  (784 419)  (784 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (785 419)  (785 419)  routing T_15_26.sp4_v_t_3 <X> T_15_26.lc_trk_g0_6
 (25 3)  (787 419)  (787 419)  routing T_15_26.sp4_v_t_3 <X> T_15_26.lc_trk_g0_6
 (27 3)  (789 419)  (789 419)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 419)  (790 419)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 419)  (791 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 419)  (792 419)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 419)  (793 419)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 419)  (794 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (796 419)  (796 419)  routing T_15_26.lc_trk_g1_2 <X> T_15_26.input_2_1
 (35 3)  (797 419)  (797 419)  routing T_15_26.lc_trk_g1_2 <X> T_15_26.input_2_1
 (36 3)  (798 419)  (798 419)  LC_1 Logic Functioning bit
 (37 3)  (799 419)  (799 419)  LC_1 Logic Functioning bit
 (38 3)  (800 419)  (800 419)  LC_1 Logic Functioning bit
 (42 3)  (804 419)  (804 419)  LC_1 Logic Functioning bit
 (47 3)  (809 419)  (809 419)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (17 4)  (779 420)  (779 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (784 420)  (784 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (8 5)  (770 421)  (770 421)  routing T_15_26.sp4_v_t_36 <X> T_15_26.sp4_v_b_4
 (10 5)  (772 421)  (772 421)  routing T_15_26.sp4_v_t_36 <X> T_15_26.sp4_v_b_4
 (21 5)  (783 421)  (783 421)  routing T_15_26.sp4_r_v_b_27 <X> T_15_26.lc_trk_g1_3
 (22 5)  (784 421)  (784 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (14 6)  (776 422)  (776 422)  routing T_15_26.sp4_v_t_1 <X> T_15_26.lc_trk_g1_4
 (15 6)  (777 422)  (777 422)  routing T_15_26.sp4_v_b_21 <X> T_15_26.lc_trk_g1_5
 (16 6)  (778 422)  (778 422)  routing T_15_26.sp4_v_b_21 <X> T_15_26.lc_trk_g1_5
 (17 6)  (779 422)  (779 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (14 7)  (776 423)  (776 423)  routing T_15_26.sp4_v_t_1 <X> T_15_26.lc_trk_g1_4
 (16 7)  (778 423)  (778 423)  routing T_15_26.sp4_v_t_1 <X> T_15_26.lc_trk_g1_4
 (17 7)  (779 423)  (779 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (29 8)  (791 424)  (791 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 424)  (793 424)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 424)  (794 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 424)  (795 424)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 424)  (796 424)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 424)  (797 424)  routing T_15_26.lc_trk_g1_5 <X> T_15_26.input_2_4
 (36 8)  (798 424)  (798 424)  LC_4 Logic Functioning bit
 (37 8)  (799 424)  (799 424)  LC_4 Logic Functioning bit
 (38 8)  (800 424)  (800 424)  LC_4 Logic Functioning bit
 (41 8)  (803 424)  (803 424)  LC_4 Logic Functioning bit
 (43 8)  (805 424)  (805 424)  LC_4 Logic Functioning bit
 (52 8)  (814 424)  (814 424)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (26 9)  (788 425)  (788 425)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 425)  (789 425)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 425)  (791 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 425)  (792 425)  routing T_15_26.lc_trk_g0_3 <X> T_15_26.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 425)  (794 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (796 425)  (796 425)  routing T_15_26.lc_trk_g1_5 <X> T_15_26.input_2_4
 (36 9)  (798 425)  (798 425)  LC_4 Logic Functioning bit
 (41 9)  (803 425)  (803 425)  LC_4 Logic Functioning bit
 (43 9)  (805 425)  (805 425)  LC_4 Logic Functioning bit
 (14 10)  (776 426)  (776 426)  routing T_15_26.sp4_v_b_36 <X> T_15_26.lc_trk_g2_4
 (26 10)  (788 426)  (788 426)  routing T_15_26.lc_trk_g1_4 <X> T_15_26.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 426)  (791 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 426)  (792 426)  routing T_15_26.lc_trk_g0_6 <X> T_15_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 426)  (794 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 426)  (796 426)  routing T_15_26.lc_trk_g1_1 <X> T_15_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 426)  (798 426)  LC_5 Logic Functioning bit
 (38 10)  (800 426)  (800 426)  LC_5 Logic Functioning bit
 (41 10)  (803 426)  (803 426)  LC_5 Logic Functioning bit
 (43 10)  (805 426)  (805 426)  LC_5 Logic Functioning bit
 (47 10)  (809 426)  (809 426)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (14 11)  (776 427)  (776 427)  routing T_15_26.sp4_v_b_36 <X> T_15_26.lc_trk_g2_4
 (16 11)  (778 427)  (778 427)  routing T_15_26.sp4_v_b_36 <X> T_15_26.lc_trk_g2_4
 (17 11)  (779 427)  (779 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (784 427)  (784 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (785 427)  (785 427)  routing T_15_26.sp4_v_b_46 <X> T_15_26.lc_trk_g2_6
 (24 11)  (786 427)  (786 427)  routing T_15_26.sp4_v_b_46 <X> T_15_26.lc_trk_g2_6
 (27 11)  (789 427)  (789 427)  routing T_15_26.lc_trk_g1_4 <X> T_15_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 427)  (791 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 427)  (792 427)  routing T_15_26.lc_trk_g0_6 <X> T_15_26.wire_logic_cluster/lc_5/in_1
 (37 11)  (799 427)  (799 427)  LC_5 Logic Functioning bit
 (39 11)  (801 427)  (801 427)  LC_5 Logic Functioning bit
 (41 11)  (803 427)  (803 427)  LC_5 Logic Functioning bit
 (43 11)  (805 427)  (805 427)  LC_5 Logic Functioning bit
 (28 14)  (790 430)  (790 430)  routing T_15_26.lc_trk_g2_4 <X> T_15_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 430)  (791 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 430)  (792 430)  routing T_15_26.lc_trk_g2_4 <X> T_15_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 430)  (794 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 430)  (796 430)  routing T_15_26.lc_trk_g1_1 <X> T_15_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 430)  (798 430)  LC_7 Logic Functioning bit
 (38 14)  (800 430)  (800 430)  LC_7 Logic Functioning bit
 (41 14)  (803 430)  (803 430)  LC_7 Logic Functioning bit
 (43 14)  (805 430)  (805 430)  LC_7 Logic Functioning bit
 (52 14)  (814 430)  (814 430)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (17 15)  (779 431)  (779 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (29 15)  (791 431)  (791 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (37 15)  (799 431)  (799 431)  LC_7 Logic Functioning bit
 (39 15)  (801 431)  (801 431)  LC_7 Logic Functioning bit
 (41 15)  (803 431)  (803 431)  LC_7 Logic Functioning bit
 (43 15)  (805 431)  (805 431)  LC_7 Logic Functioning bit


LogicTile_16_26

 (16 0)  (832 416)  (832 416)  routing T_16_26.sp4_v_b_1 <X> T_16_26.lc_trk_g0_1
 (17 0)  (833 416)  (833 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (834 416)  (834 416)  routing T_16_26.sp4_v_b_1 <X> T_16_26.lc_trk_g0_1
 (15 1)  (831 417)  (831 417)  routing T_16_26.sp4_v_t_5 <X> T_16_26.lc_trk_g0_0
 (16 1)  (832 417)  (832 417)  routing T_16_26.sp4_v_t_5 <X> T_16_26.lc_trk_g0_0
 (17 1)  (833 417)  (833 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (19 2)  (835 418)  (835 418)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (28 2)  (844 418)  (844 418)  routing T_16_26.lc_trk_g2_0 <X> T_16_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 418)  (845 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 418)  (847 418)  routing T_16_26.lc_trk_g2_6 <X> T_16_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 418)  (848 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 418)  (849 418)  routing T_16_26.lc_trk_g2_6 <X> T_16_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 418)  (852 418)  LC_1 Logic Functioning bit
 (37 2)  (853 418)  (853 418)  LC_1 Logic Functioning bit
 (38 2)  (854 418)  (854 418)  LC_1 Logic Functioning bit
 (39 2)  (855 418)  (855 418)  LC_1 Logic Functioning bit
 (41 2)  (857 418)  (857 418)  LC_1 Logic Functioning bit
 (43 2)  (859 418)  (859 418)  LC_1 Logic Functioning bit
 (47 2)  (863 418)  (863 418)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (29 3)  (845 419)  (845 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 419)  (847 419)  routing T_16_26.lc_trk_g2_6 <X> T_16_26.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 419)  (852 419)  LC_1 Logic Functioning bit
 (38 3)  (854 419)  (854 419)  LC_1 Logic Functioning bit
 (19 4)  (835 420)  (835 420)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (14 8)  (830 424)  (830 424)  routing T_16_26.sp12_v_b_0 <X> T_16_26.lc_trk_g2_0
 (29 8)  (845 424)  (845 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 424)  (848 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 424)  (849 424)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 424)  (850 424)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 424)  (852 424)  LC_4 Logic Functioning bit
 (38 8)  (854 424)  (854 424)  LC_4 Logic Functioning bit
 (47 8)  (863 424)  (863 424)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (14 9)  (830 425)  (830 425)  routing T_16_26.sp12_v_b_0 <X> T_16_26.lc_trk_g2_0
 (15 9)  (831 425)  (831 425)  routing T_16_26.sp12_v_b_0 <X> T_16_26.lc_trk_g2_0
 (17 9)  (833 425)  (833 425)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (29 9)  (845 425)  (845 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 425)  (847 425)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 425)  (852 425)  LC_4 Logic Functioning bit
 (37 9)  (853 425)  (853 425)  LC_4 Logic Functioning bit
 (38 9)  (854 425)  (854 425)  LC_4 Logic Functioning bit
 (39 9)  (855 425)  (855 425)  LC_4 Logic Functioning bit
 (40 9)  (856 425)  (856 425)  LC_4 Logic Functioning bit
 (42 9)  (858 425)  (858 425)  LC_4 Logic Functioning bit
 (6 10)  (822 426)  (822 426)  routing T_16_26.sp4_v_b_3 <X> T_16_26.sp4_v_t_43
 (25 10)  (841 426)  (841 426)  routing T_16_26.sp4_h_r_38 <X> T_16_26.lc_trk_g2_6
 (5 11)  (821 427)  (821 427)  routing T_16_26.sp4_v_b_3 <X> T_16_26.sp4_v_t_43
 (22 11)  (838 427)  (838 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (839 427)  (839 427)  routing T_16_26.sp4_h_r_38 <X> T_16_26.lc_trk_g2_6
 (24 11)  (840 427)  (840 427)  routing T_16_26.sp4_h_r_38 <X> T_16_26.lc_trk_g2_6
 (22 13)  (838 429)  (838 429)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (839 429)  (839 429)  routing T_16_26.sp12_v_t_9 <X> T_16_26.lc_trk_g3_2


LogicTile_17_26

 (26 0)  (900 416)  (900 416)  routing T_17_26.lc_trk_g3_7 <X> T_17_26.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 416)  (901 416)  routing T_17_26.lc_trk_g3_4 <X> T_17_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 416)  (902 416)  routing T_17_26.lc_trk_g3_4 <X> T_17_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 416)  (903 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 416)  (904 416)  routing T_17_26.lc_trk_g3_4 <X> T_17_26.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 416)  (905 416)  routing T_17_26.lc_trk_g1_4 <X> T_17_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 416)  (906 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 416)  (908 416)  routing T_17_26.lc_trk_g1_4 <X> T_17_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 416)  (910 416)  LC_0 Logic Functioning bit
 (38 0)  (912 416)  (912 416)  LC_0 Logic Functioning bit
 (41 0)  (915 416)  (915 416)  LC_0 Logic Functioning bit
 (43 0)  (917 416)  (917 416)  LC_0 Logic Functioning bit
 (47 0)  (921 416)  (921 416)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (900 417)  (900 417)  routing T_17_26.lc_trk_g3_7 <X> T_17_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 417)  (901 417)  routing T_17_26.lc_trk_g3_7 <X> T_17_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 417)  (902 417)  routing T_17_26.lc_trk_g3_7 <X> T_17_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 417)  (903 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (910 417)  (910 417)  LC_0 Logic Functioning bit
 (38 1)  (912 417)  (912 417)  LC_0 Logic Functioning bit
 (40 1)  (914 417)  (914 417)  LC_0 Logic Functioning bit
 (42 1)  (916 417)  (916 417)  LC_0 Logic Functioning bit
 (14 6)  (888 422)  (888 422)  routing T_17_26.sp4_v_b_4 <X> T_17_26.lc_trk_g1_4
 (26 6)  (900 422)  (900 422)  routing T_17_26.lc_trk_g1_4 <X> T_17_26.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 422)  (902 422)  routing T_17_26.lc_trk_g2_2 <X> T_17_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 422)  (903 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 422)  (905 422)  routing T_17_26.lc_trk_g2_6 <X> T_17_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 422)  (906 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 422)  (907 422)  routing T_17_26.lc_trk_g2_6 <X> T_17_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 422)  (910 422)  LC_3 Logic Functioning bit
 (37 6)  (911 422)  (911 422)  LC_3 Logic Functioning bit
 (38 6)  (912 422)  (912 422)  LC_3 Logic Functioning bit
 (39 6)  (913 422)  (913 422)  LC_3 Logic Functioning bit
 (41 6)  (915 422)  (915 422)  LC_3 Logic Functioning bit
 (43 6)  (917 422)  (917 422)  LC_3 Logic Functioning bit
 (16 7)  (890 423)  (890 423)  routing T_17_26.sp4_v_b_4 <X> T_17_26.lc_trk_g1_4
 (17 7)  (891 423)  (891 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (27 7)  (901 423)  (901 423)  routing T_17_26.lc_trk_g1_4 <X> T_17_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 423)  (903 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 423)  (904 423)  routing T_17_26.lc_trk_g2_2 <X> T_17_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 423)  (905 423)  routing T_17_26.lc_trk_g2_6 <X> T_17_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 423)  (910 423)  LC_3 Logic Functioning bit
 (38 7)  (912 423)  (912 423)  LC_3 Logic Functioning bit
 (53 7)  (927 423)  (927 423)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (888 424)  (888 424)  routing T_17_26.sp12_v_b_0 <X> T_17_26.lc_trk_g2_0
 (14 9)  (888 425)  (888 425)  routing T_17_26.sp12_v_b_0 <X> T_17_26.lc_trk_g2_0
 (15 9)  (889 425)  (889 425)  routing T_17_26.sp12_v_b_0 <X> T_17_26.lc_trk_g2_0
 (17 9)  (891 425)  (891 425)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (22 9)  (896 425)  (896 425)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (897 425)  (897 425)  routing T_17_26.sp12_v_t_9 <X> T_17_26.lc_trk_g2_2
 (22 11)  (896 427)  (896 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (899 427)  (899 427)  routing T_17_26.sp4_r_v_b_38 <X> T_17_26.lc_trk_g2_6
 (4 12)  (878 428)  (878 428)  routing T_17_26.sp4_h_l_38 <X> T_17_26.sp4_v_b_9
 (6 12)  (880 428)  (880 428)  routing T_17_26.sp4_h_l_38 <X> T_17_26.sp4_v_b_9
 (15 12)  (889 428)  (889 428)  routing T_17_26.sp4_v_t_28 <X> T_17_26.lc_trk_g3_1
 (16 12)  (890 428)  (890 428)  routing T_17_26.sp4_v_t_28 <X> T_17_26.lc_trk_g3_1
 (17 12)  (891 428)  (891 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (5 13)  (879 429)  (879 429)  routing T_17_26.sp4_h_l_38 <X> T_17_26.sp4_v_b_9
 (14 14)  (888 430)  (888 430)  routing T_17_26.sp12_v_t_3 <X> T_17_26.lc_trk_g3_4
 (22 14)  (896 430)  (896 430)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (897 430)  (897 430)  routing T_17_26.sp12_v_b_23 <X> T_17_26.lc_trk_g3_7
 (26 14)  (900 430)  (900 430)  routing T_17_26.lc_trk_g1_4 <X> T_17_26.wire_logic_cluster/lc_7/in_0
 (28 14)  (902 430)  (902 430)  routing T_17_26.lc_trk_g2_0 <X> T_17_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 430)  (903 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 430)  (906 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 430)  (907 430)  routing T_17_26.lc_trk_g3_1 <X> T_17_26.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 430)  (908 430)  routing T_17_26.lc_trk_g3_1 <X> T_17_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 430)  (910 430)  LC_7 Logic Functioning bit
 (37 14)  (911 430)  (911 430)  LC_7 Logic Functioning bit
 (38 14)  (912 430)  (912 430)  LC_7 Logic Functioning bit
 (39 14)  (913 430)  (913 430)  LC_7 Logic Functioning bit
 (41 14)  (915 430)  (915 430)  LC_7 Logic Functioning bit
 (43 14)  (917 430)  (917 430)  LC_7 Logic Functioning bit
 (52 14)  (926 430)  (926 430)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (888 431)  (888 431)  routing T_17_26.sp12_v_t_3 <X> T_17_26.lc_trk_g3_4
 (15 15)  (889 431)  (889 431)  routing T_17_26.sp12_v_t_3 <X> T_17_26.lc_trk_g3_4
 (17 15)  (891 431)  (891 431)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (21 15)  (895 431)  (895 431)  routing T_17_26.sp12_v_b_23 <X> T_17_26.lc_trk_g3_7
 (27 15)  (901 431)  (901 431)  routing T_17_26.lc_trk_g1_4 <X> T_17_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 431)  (903 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (910 431)  (910 431)  LC_7 Logic Functioning bit
 (38 15)  (912 431)  (912 431)  LC_7 Logic Functioning bit


LogicTile_18_26

 (19 4)  (947 420)  (947 420)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (8 15)  (936 431)  (936 431)  routing T_18_26.sp4_v_b_7 <X> T_18_26.sp4_v_t_47
 (10 15)  (938 431)  (938 431)  routing T_18_26.sp4_v_b_7 <X> T_18_26.sp4_v_t_47


LogicTile_22_26

 (3 3)  (1147 419)  (1147 419)  routing T_22_26.sp12_v_b_0 <X> T_22_26.sp12_h_l_23


LogicTile_23_26

 (2 12)  (1200 428)  (1200 428)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (3 15)  (1201 431)  (1201 431)  routing T_23_26.sp12_h_l_22 <X> T_23_26.sp12_v_t_22


LogicTile_24_26

 (2 8)  (1254 424)  (1254 424)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_26_26

 (3 15)  (1351 431)  (1351 431)  routing T_26_26.sp12_h_l_22 <X> T_26_26.sp12_v_t_22
 (12 15)  (1360 431)  (1360 431)  routing T_26_26.sp4_h_l_46 <X> T_26_26.sp4_v_t_46


LogicTile_27_26

 (5 15)  (1407 431)  (1407 431)  routing T_27_26.sp4_h_l_44 <X> T_27_26.sp4_v_t_44


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (5 0)  (12 400)  (12 400)  routing T_0_25.span4_vert_b_1 <X> T_0_25.lc_trk_g0_1
 (7 0)  (10 400)  (10 400)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_1 lc_trk_g0_1
 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (8 1)  (9 401)  (9 401)  routing T_0_25.span4_vert_b_1 <X> T_0_25.lc_trk_g0_1
 (17 1)  (0 401)  (0 401)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (11 2)  (6 402)  (6 402)  routing T_0_25.span4_vert_b_1 <X> T_0_25.span4_vert_t_13
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (12 4)  (5 404)  (5 404)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 404)  (0 404)  IOB_0 IO Functioning bit
 (11 5)  (6 405)  (6 405)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 405)  (5 405)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (5 8)  (12 408)  (12 408)  routing T_0_25.span4_vert_b_1 <X> T_0_25.lc_trk_g1_1
 (7 8)  (10 408)  (10 408)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_1 lc_trk_g1_1
 (16 8)  (1 408)  (1 408)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (8 9)  (9 409)  (9 409)  routing T_0_25.span4_vert_b_1 <X> T_0_25.lc_trk_g1_1
 (5 10)  (12 410)  (12 410)  routing T_0_25.span4_vert_b_11 <X> T_0_25.lc_trk_g1_3
 (7 10)  (10 410)  (10 410)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (9 410)  (9 410)  routing T_0_25.span4_vert_b_11 <X> T_0_25.lc_trk_g1_3
 (11 10)  (6 410)  (6 410)  routing T_0_25.lc_trk_g1_1 <X> T_0_25.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 410)  (5 410)  routing T_0_25.lc_trk_g1_4 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 410)  (4 410)  routing T_0_25.lc_trk_g1_4 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (11 11)  (6 411)  (6 411)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 411)  (4 411)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 13)  (12 413)  (12 413)  routing T_0_25.span4_horz_20 <X> T_0_25.lc_trk_g1_4
 (6 13)  (11 413)  (11 413)  routing T_0_25.span4_horz_20 <X> T_0_25.lc_trk_g1_4
 (7 13)  (10 413)  (10 413)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_20 lc_trk_g1_4
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (17 14)  (0 414)  (0 414)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25

 (3 5)  (75 405)  (75 405)  routing T_2_25.sp12_h_l_23 <X> T_2_25.sp12_h_r_0


LogicTile_3_25

 (5 14)  (131 414)  (131 414)  routing T_3_25.sp4_v_b_9 <X> T_3_25.sp4_h_l_44


LogicTile_4_25

 (3 4)  (183 404)  (183 404)  routing T_4_25.sp12_v_t_23 <X> T_4_25.sp12_h_r_0


LogicTile_5_25

 (3 0)  (237 400)  (237 400)  routing T_5_25.sp12_v_t_23 <X> T_5_25.sp12_v_b_0
 (3 4)  (237 404)  (237 404)  routing T_5_25.sp12_v_t_23 <X> T_5_25.sp12_h_r_0
 (8 11)  (242 411)  (242 411)  routing T_5_25.sp4_h_r_1 <X> T_5_25.sp4_v_t_42
 (9 11)  (243 411)  (243 411)  routing T_5_25.sp4_h_r_1 <X> T_5_25.sp4_v_t_42
 (10 11)  (244 411)  (244 411)  routing T_5_25.sp4_h_r_1 <X> T_5_25.sp4_v_t_42


LogicTile_6_25

 (3 4)  (291 404)  (291 404)  routing T_6_25.sp12_v_b_0 <X> T_6_25.sp12_h_r_0
 (3 5)  (291 405)  (291 405)  routing T_6_25.sp12_v_b_0 <X> T_6_25.sp12_h_r_0
 (3 6)  (291 406)  (291 406)  routing T_6_25.sp12_v_b_0 <X> T_6_25.sp12_v_t_23
 (19 13)  (307 413)  (307 413)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_7_25

 (3 4)  (345 404)  (345 404)  routing T_7_25.sp12_v_b_0 <X> T_7_25.sp12_h_r_0
 (3 5)  (345 405)  (345 405)  routing T_7_25.sp12_v_b_0 <X> T_7_25.sp12_h_r_0
 (4 6)  (346 406)  (346 406)  routing T_7_25.sp4_h_r_3 <X> T_7_25.sp4_v_t_38
 (5 7)  (347 407)  (347 407)  routing T_7_25.sp4_h_r_3 <X> T_7_25.sp4_v_t_38
 (8 7)  (350 407)  (350 407)  routing T_7_25.sp4_v_b_1 <X> T_7_25.sp4_v_t_41
 (10 7)  (352 407)  (352 407)  routing T_7_25.sp4_v_b_1 <X> T_7_25.sp4_v_t_41


RAM_Tile_8_25

 (2 0)  (398 400)  (398 400)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16
 (2 8)  (398 408)  (398 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9
 (19 15)  (415 415)  (415 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_l_3


LogicTile_9_25



LogicTile_10_25

 (14 4)  (506 404)  (506 404)  routing T_10_25.sp4_h_l_5 <X> T_10_25.lc_trk_g1_0
 (26 4)  (518 404)  (518 404)  routing T_10_25.lc_trk_g1_7 <X> T_10_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 404)  (519 404)  routing T_10_25.lc_trk_g1_0 <X> T_10_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 404)  (521 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 404)  (524 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 404)  (525 404)  routing T_10_25.lc_trk_g2_3 <X> T_10_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 404)  (528 404)  LC_2 Logic Functioning bit
 (37 4)  (529 404)  (529 404)  LC_2 Logic Functioning bit
 (42 4)  (534 404)  (534 404)  LC_2 Logic Functioning bit
 (43 4)  (535 404)  (535 404)  LC_2 Logic Functioning bit
 (14 5)  (506 405)  (506 405)  routing T_10_25.sp4_h_l_5 <X> T_10_25.lc_trk_g1_0
 (15 5)  (507 405)  (507 405)  routing T_10_25.sp4_h_l_5 <X> T_10_25.lc_trk_g1_0
 (16 5)  (508 405)  (508 405)  routing T_10_25.sp4_h_l_5 <X> T_10_25.lc_trk_g1_0
 (17 5)  (509 405)  (509 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (26 5)  (518 405)  (518 405)  routing T_10_25.lc_trk_g1_7 <X> T_10_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 405)  (519 405)  routing T_10_25.lc_trk_g1_7 <X> T_10_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 405)  (521 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 405)  (523 405)  routing T_10_25.lc_trk_g2_3 <X> T_10_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 405)  (524 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (525 405)  (525 405)  routing T_10_25.lc_trk_g2_2 <X> T_10_25.input_2_2
 (35 5)  (527 405)  (527 405)  routing T_10_25.lc_trk_g2_2 <X> T_10_25.input_2_2
 (36 5)  (528 405)  (528 405)  LC_2 Logic Functioning bit
 (37 5)  (529 405)  (529 405)  LC_2 Logic Functioning bit
 (39 5)  (531 405)  (531 405)  LC_2 Logic Functioning bit
 (43 5)  (535 405)  (535 405)  LC_2 Logic Functioning bit
 (51 5)  (543 405)  (543 405)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (513 406)  (513 406)  routing T_10_25.sp12_h_l_4 <X> T_10_25.lc_trk_g1_7
 (22 6)  (514 406)  (514 406)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (516 406)  (516 406)  routing T_10_25.sp12_h_l_4 <X> T_10_25.lc_trk_g1_7
 (21 7)  (513 407)  (513 407)  routing T_10_25.sp12_h_l_4 <X> T_10_25.lc_trk_g1_7
 (21 8)  (513 408)  (513 408)  routing T_10_25.sp12_v_t_0 <X> T_10_25.lc_trk_g2_3
 (22 8)  (514 408)  (514 408)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (516 408)  (516 408)  routing T_10_25.sp12_v_t_0 <X> T_10_25.lc_trk_g2_3
 (25 8)  (517 408)  (517 408)  routing T_10_25.sp4_v_t_23 <X> T_10_25.lc_trk_g2_2
 (21 9)  (513 409)  (513 409)  routing T_10_25.sp12_v_t_0 <X> T_10_25.lc_trk_g2_3
 (22 9)  (514 409)  (514 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (515 409)  (515 409)  routing T_10_25.sp4_v_t_23 <X> T_10_25.lc_trk_g2_2
 (25 9)  (517 409)  (517 409)  routing T_10_25.sp4_v_t_23 <X> T_10_25.lc_trk_g2_2


LogicTile_11_25

 (12 8)  (558 408)  (558 408)  routing T_11_25.sp4_h_l_40 <X> T_11_25.sp4_h_r_8
 (13 9)  (559 409)  (559 409)  routing T_11_25.sp4_h_l_40 <X> T_11_25.sp4_h_r_8
 (6 13)  (552 413)  (552 413)  routing T_11_25.sp4_h_l_44 <X> T_11_25.sp4_h_r_9


LogicTile_12_25



LogicTile_13_25

 (11 0)  (665 400)  (665 400)  routing T_13_25.sp4_v_t_46 <X> T_13_25.sp4_v_b_2
 (12 1)  (666 401)  (666 401)  routing T_13_25.sp4_v_t_46 <X> T_13_25.sp4_v_b_2
 (12 6)  (666 406)  (666 406)  routing T_13_25.sp4_v_b_5 <X> T_13_25.sp4_h_l_40
 (11 10)  (665 410)  (665 410)  routing T_13_25.sp4_v_b_5 <X> T_13_25.sp4_v_t_45
 (12 11)  (666 411)  (666 411)  routing T_13_25.sp4_v_b_5 <X> T_13_25.sp4_v_t_45


LogicTile_14_25

 (3 1)  (711 401)  (711 401)  routing T_14_25.sp12_h_l_23 <X> T_14_25.sp12_v_b_0
 (19 4)  (727 404)  (727 404)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (2 12)  (710 412)  (710 412)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_15_25

 (11 0)  (773 400)  (773 400)  routing T_15_25.sp4_h_l_45 <X> T_15_25.sp4_v_b_2
 (13 0)  (775 400)  (775 400)  routing T_15_25.sp4_h_l_45 <X> T_15_25.sp4_v_b_2
 (15 0)  (777 400)  (777 400)  routing T_15_25.sp4_v_b_17 <X> T_15_25.lc_trk_g0_1
 (16 0)  (778 400)  (778 400)  routing T_15_25.sp4_v_b_17 <X> T_15_25.lc_trk_g0_1
 (17 0)  (779 400)  (779 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (8 1)  (770 401)  (770 401)  routing T_15_25.sp4_h_r_1 <X> T_15_25.sp4_v_b_1
 (12 1)  (774 401)  (774 401)  routing T_15_25.sp4_h_l_45 <X> T_15_25.sp4_v_b_2
 (22 1)  (784 401)  (784 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (14 2)  (776 402)  (776 402)  routing T_15_25.sp4_h_l_9 <X> T_15_25.lc_trk_g0_4
 (14 3)  (776 403)  (776 403)  routing T_15_25.sp4_h_l_9 <X> T_15_25.lc_trk_g0_4
 (15 3)  (777 403)  (777 403)  routing T_15_25.sp4_h_l_9 <X> T_15_25.lc_trk_g0_4
 (16 3)  (778 403)  (778 403)  routing T_15_25.sp4_h_l_9 <X> T_15_25.lc_trk_g0_4
 (17 3)  (779 403)  (779 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (4 4)  (766 404)  (766 404)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_b_3
 (6 4)  (768 404)  (768 404)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_b_3
 (5 5)  (767 405)  (767 405)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_b_3
 (8 5)  (770 405)  (770 405)  routing T_15_25.sp4_v_t_36 <X> T_15_25.sp4_v_b_4
 (10 5)  (772 405)  (772 405)  routing T_15_25.sp4_v_t_36 <X> T_15_25.sp4_v_b_4
 (14 5)  (776 405)  (776 405)  routing T_15_25.sp12_h_r_16 <X> T_15_25.lc_trk_g1_0
 (16 5)  (778 405)  (778 405)  routing T_15_25.sp12_h_r_16 <X> T_15_25.lc_trk_g1_0
 (17 5)  (779 405)  (779 405)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (28 6)  (790 406)  (790 406)  routing T_15_25.lc_trk_g2_6 <X> T_15_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 406)  (791 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 406)  (792 406)  routing T_15_25.lc_trk_g2_6 <X> T_15_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 406)  (794 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (798 406)  (798 406)  LC_3 Logic Functioning bit
 (37 6)  (799 406)  (799 406)  LC_3 Logic Functioning bit
 (42 6)  (804 406)  (804 406)  LC_3 Logic Functioning bit
 (43 6)  (805 406)  (805 406)  LC_3 Logic Functioning bit
 (51 6)  (813 406)  (813 406)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (14 7)  (776 407)  (776 407)  routing T_15_25.sp4_r_v_b_28 <X> T_15_25.lc_trk_g1_4
 (17 7)  (779 407)  (779 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (27 7)  (789 407)  (789 407)  routing T_15_25.lc_trk_g1_0 <X> T_15_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 407)  (791 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 407)  (792 407)  routing T_15_25.lc_trk_g2_6 <X> T_15_25.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 407)  (793 407)  routing T_15_25.lc_trk_g0_2 <X> T_15_25.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 407)  (794 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (798 407)  (798 407)  LC_3 Logic Functioning bit
 (37 7)  (799 407)  (799 407)  LC_3 Logic Functioning bit
 (39 7)  (801 407)  (801 407)  LC_3 Logic Functioning bit
 (43 7)  (805 407)  (805 407)  LC_3 Logic Functioning bit
 (26 8)  (788 408)  (788 408)  routing T_15_25.lc_trk_g2_6 <X> T_15_25.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 408)  (789 408)  routing T_15_25.lc_trk_g1_4 <X> T_15_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 408)  (791 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 408)  (792 408)  routing T_15_25.lc_trk_g1_4 <X> T_15_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 408)  (794 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 408)  (796 408)  routing T_15_25.lc_trk_g1_0 <X> T_15_25.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 408)  (797 408)  routing T_15_25.lc_trk_g0_4 <X> T_15_25.input_2_4
 (36 8)  (798 408)  (798 408)  LC_4 Logic Functioning bit
 (37 8)  (799 408)  (799 408)  LC_4 Logic Functioning bit
 (38 8)  (800 408)  (800 408)  LC_4 Logic Functioning bit
 (41 8)  (803 408)  (803 408)  LC_4 Logic Functioning bit
 (43 8)  (805 408)  (805 408)  LC_4 Logic Functioning bit
 (52 8)  (814 408)  (814 408)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (26 9)  (788 409)  (788 409)  routing T_15_25.lc_trk_g2_6 <X> T_15_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 409)  (790 409)  routing T_15_25.lc_trk_g2_6 <X> T_15_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 409)  (791 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 409)  (794 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (798 409)  (798 409)  LC_4 Logic Functioning bit
 (41 9)  (803 409)  (803 409)  LC_4 Logic Functioning bit
 (43 9)  (805 409)  (805 409)  LC_4 Logic Functioning bit
 (22 11)  (784 411)  (784 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (787 411)  (787 411)  routing T_15_25.sp4_r_v_b_38 <X> T_15_25.lc_trk_g2_6


LogicTile_16_25

 (19 2)  (835 402)  (835 402)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (19 3)  (835 403)  (835 403)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (26 4)  (842 404)  (842 404)  routing T_16_25.lc_trk_g2_4 <X> T_16_25.wire_logic_cluster/lc_2/in_0
 (28 4)  (844 404)  (844 404)  routing T_16_25.lc_trk_g2_1 <X> T_16_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 404)  (845 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 404)  (847 404)  routing T_16_25.lc_trk_g1_4 <X> T_16_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 404)  (848 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 404)  (850 404)  routing T_16_25.lc_trk_g1_4 <X> T_16_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 404)  (852 404)  LC_2 Logic Functioning bit
 (38 4)  (854 404)  (854 404)  LC_2 Logic Functioning bit
 (41 4)  (857 404)  (857 404)  LC_2 Logic Functioning bit
 (43 4)  (859 404)  (859 404)  LC_2 Logic Functioning bit
 (28 5)  (844 405)  (844 405)  routing T_16_25.lc_trk_g2_4 <X> T_16_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 405)  (845 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (852 405)  (852 405)  LC_2 Logic Functioning bit
 (38 5)  (854 405)  (854 405)  LC_2 Logic Functioning bit
 (40 5)  (856 405)  (856 405)  LC_2 Logic Functioning bit
 (42 5)  (858 405)  (858 405)  LC_2 Logic Functioning bit
 (53 5)  (869 405)  (869 405)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (830 406)  (830 406)  routing T_16_25.sp4_v_t_1 <X> T_16_25.lc_trk_g1_4
 (14 7)  (830 407)  (830 407)  routing T_16_25.sp4_v_t_1 <X> T_16_25.lc_trk_g1_4
 (16 7)  (832 407)  (832 407)  routing T_16_25.sp4_v_t_1 <X> T_16_25.lc_trk_g1_4
 (17 7)  (833 407)  (833 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (15 8)  (831 408)  (831 408)  routing T_16_25.sp12_v_b_1 <X> T_16_25.lc_trk_g2_1
 (17 8)  (833 408)  (833 408)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (834 408)  (834 408)  routing T_16_25.sp12_v_b_1 <X> T_16_25.lc_trk_g2_1
 (27 8)  (843 408)  (843 408)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 408)  (844 408)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 408)  (845 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 408)  (846 408)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 408)  (847 408)  routing T_16_25.lc_trk_g1_4 <X> T_16_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 408)  (848 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 408)  (850 408)  routing T_16_25.lc_trk_g1_4 <X> T_16_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 408)  (852 408)  LC_4 Logic Functioning bit
 (38 8)  (854 408)  (854 408)  LC_4 Logic Functioning bit
 (41 8)  (857 408)  (857 408)  LC_4 Logic Functioning bit
 (43 8)  (859 408)  (859 408)  LC_4 Logic Functioning bit
 (48 8)  (864 408)  (864 408)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (18 9)  (834 409)  (834 409)  routing T_16_25.sp12_v_b_1 <X> T_16_25.lc_trk_g2_1
 (27 9)  (843 409)  (843 409)  routing T_16_25.lc_trk_g3_1 <X> T_16_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 409)  (844 409)  routing T_16_25.lc_trk_g3_1 <X> T_16_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 409)  (845 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (853 409)  (853 409)  LC_4 Logic Functioning bit
 (39 9)  (855 409)  (855 409)  LC_4 Logic Functioning bit
 (41 9)  (857 409)  (857 409)  LC_4 Logic Functioning bit
 (43 9)  (859 409)  (859 409)  LC_4 Logic Functioning bit
 (14 11)  (830 411)  (830 411)  routing T_16_25.sp4_r_v_b_36 <X> T_16_25.lc_trk_g2_4
 (17 11)  (833 411)  (833 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (16 12)  (832 412)  (832 412)  routing T_16_25.sp12_v_t_6 <X> T_16_25.lc_trk_g3_1
 (17 12)  (833 412)  (833 412)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (19 13)  (835 413)  (835 413)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (14 15)  (830 415)  (830 415)  routing T_16_25.sp4_r_v_b_44 <X> T_16_25.lc_trk_g3_4
 (17 15)  (833 415)  (833 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_17_25

 (11 4)  (885 404)  (885 404)  routing T_17_25.sp4_h_l_46 <X> T_17_25.sp4_v_b_5
 (13 4)  (887 404)  (887 404)  routing T_17_25.sp4_h_l_46 <X> T_17_25.sp4_v_b_5
 (12 5)  (886 405)  (886 405)  routing T_17_25.sp4_h_l_46 <X> T_17_25.sp4_v_b_5
 (3 7)  (877 407)  (877 407)  routing T_17_25.sp12_h_l_23 <X> T_17_25.sp12_v_t_23
 (10 7)  (884 407)  (884 407)  routing T_17_25.sp4_h_l_46 <X> T_17_25.sp4_v_t_41


LogicTile_18_25

 (4 15)  (932 415)  (932 415)  routing T_18_25.sp4_v_b_4 <X> T_18_25.sp4_h_l_44


LogicTile_19_25



LogicTile_20_25

 (3 5)  (1039 405)  (1039 405)  routing T_20_25.sp12_h_l_23 <X> T_20_25.sp12_h_r_0


LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25

 (3 3)  (1459 403)  (1459 403)  routing T_28_25.sp12_v_b_0 <X> T_28_25.sp12_h_l_23
 (2 8)  (1458 408)  (1458 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_29_25



LogicTile_30_25



LogicTile_31_25

 (11 2)  (1629 402)  (1629 402)  routing T_31_25.sp4_h_l_44 <X> T_31_25.sp4_v_t_39


LogicTile_32_25



IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (11 0)  (6 384)  (6 384)  routing T_0_24.span4_horz_1 <X> T_0_24.span4_vert_t_12
 (12 0)  (5 384)  (5 384)  routing T_0_24.span4_horz_1 <X> T_0_24.span4_vert_t_12
 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (11 2)  (6 386)  (6 386)  routing T_0_24.span4_horz_7 <X> T_0_24.span4_vert_t_13
 (12 2)  (5 386)  (5 386)  routing T_0_24.span4_horz_7 <X> T_0_24.span4_vert_t_13
 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0



LogicTile_1_24

 (2 4)  (20 388)  (20 388)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_2_24



LogicTile_3_24



LogicTile_4_24

 (8 2)  (188 386)  (188 386)  routing T_4_24.sp4_h_r_1 <X> T_4_24.sp4_h_l_36


LogicTile_5_24



LogicTile_6_24



LogicTile_7_24

 (3 2)  (345 386)  (345 386)  routing T_7_24.sp12_h_r_0 <X> T_7_24.sp12_h_l_23
 (3 3)  (345 387)  (345 387)  routing T_7_24.sp12_h_r_0 <X> T_7_24.sp12_h_l_23


RAM_Tile_8_24

 (9 2)  (405 386)  (405 386)  routing T_8_24.sp4_h_r_10 <X> T_8_24.sp4_h_l_36
 (10 2)  (406 386)  (406 386)  routing T_8_24.sp4_h_r_10 <X> T_8_24.sp4_h_l_36


LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24

 (13 10)  (613 394)  (613 394)  routing T_12_24.sp4_h_r_8 <X> T_12_24.sp4_v_t_45
 (12 11)  (612 395)  (612 395)  routing T_12_24.sp4_h_r_8 <X> T_12_24.sp4_v_t_45
 (8 14)  (608 398)  (608 398)  routing T_12_24.sp4_h_r_10 <X> T_12_24.sp4_h_l_47


LogicTile_13_24

 (26 4)  (680 388)  (680 388)  routing T_13_24.lc_trk_g1_5 <X> T_13_24.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 388)  (681 388)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 388)  (682 388)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 388)  (683 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 388)  (684 388)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 388)  (685 388)  routing T_13_24.lc_trk_g1_6 <X> T_13_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 388)  (686 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 388)  (688 388)  routing T_13_24.lc_trk_g1_6 <X> T_13_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 388)  (690 388)  LC_2 Logic Functioning bit
 (37 4)  (691 388)  (691 388)  LC_2 Logic Functioning bit
 (38 4)  (692 388)  (692 388)  LC_2 Logic Functioning bit
 (41 4)  (695 388)  (695 388)  LC_2 Logic Functioning bit
 (43 4)  (697 388)  (697 388)  LC_2 Logic Functioning bit
 (47 4)  (701 388)  (701 388)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (27 5)  (681 389)  (681 389)  routing T_13_24.lc_trk_g1_5 <X> T_13_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 389)  (683 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 389)  (684 389)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 389)  (685 389)  routing T_13_24.lc_trk_g1_6 <X> T_13_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 389)  (686 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (687 389)  (687 389)  routing T_13_24.lc_trk_g3_3 <X> T_13_24.input_2_2
 (34 5)  (688 389)  (688 389)  routing T_13_24.lc_trk_g3_3 <X> T_13_24.input_2_2
 (35 5)  (689 389)  (689 389)  routing T_13_24.lc_trk_g3_3 <X> T_13_24.input_2_2
 (36 5)  (690 389)  (690 389)  LC_2 Logic Functioning bit
 (38 5)  (692 389)  (692 389)  LC_2 Logic Functioning bit
 (41 5)  (695 389)  (695 389)  LC_2 Logic Functioning bit
 (15 6)  (669 390)  (669 390)  routing T_13_24.sp4_h_r_21 <X> T_13_24.lc_trk_g1_5
 (16 6)  (670 390)  (670 390)  routing T_13_24.sp4_h_r_21 <X> T_13_24.lc_trk_g1_5
 (17 6)  (671 390)  (671 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (672 390)  (672 390)  routing T_13_24.sp4_h_r_21 <X> T_13_24.lc_trk_g1_5
 (25 6)  (679 390)  (679 390)  routing T_13_24.sp4_h_l_11 <X> T_13_24.lc_trk_g1_6
 (18 7)  (672 391)  (672 391)  routing T_13_24.sp4_h_r_21 <X> T_13_24.lc_trk_g1_5
 (22 7)  (676 391)  (676 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (677 391)  (677 391)  routing T_13_24.sp4_h_l_11 <X> T_13_24.lc_trk_g1_6
 (24 7)  (678 391)  (678 391)  routing T_13_24.sp4_h_l_11 <X> T_13_24.lc_trk_g1_6
 (25 7)  (679 391)  (679 391)  routing T_13_24.sp4_h_l_11 <X> T_13_24.lc_trk_g1_6
 (22 12)  (676 396)  (676 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (675 397)  (675 397)  routing T_13_24.sp4_r_v_b_43 <X> T_13_24.lc_trk_g3_3
 (22 15)  (676 399)  (676 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (677 399)  (677 399)  routing T_13_24.sp4_v_b_46 <X> T_13_24.lc_trk_g3_6
 (24 15)  (678 399)  (678 399)  routing T_13_24.sp4_v_b_46 <X> T_13_24.lc_trk_g3_6


LogicTile_14_24

 (28 2)  (736 386)  (736 386)  routing T_14_24.lc_trk_g2_4 <X> T_14_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 386)  (737 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 386)  (738 386)  routing T_14_24.lc_trk_g2_4 <X> T_14_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 386)  (740 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 386)  (741 386)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 386)  (742 386)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 386)  (744 386)  LC_1 Logic Functioning bit
 (42 2)  (750 386)  (750 386)  LC_1 Logic Functioning bit
 (43 2)  (751 386)  (751 386)  LC_1 Logic Functioning bit
 (27 3)  (735 387)  (735 387)  routing T_14_24.lc_trk_g3_0 <X> T_14_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 387)  (736 387)  routing T_14_24.lc_trk_g3_0 <X> T_14_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 387)  (737 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 387)  (739 387)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 387)  (740 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (742 387)  (742 387)  routing T_14_24.lc_trk_g1_0 <X> T_14_24.input_2_1
 (36 3)  (744 387)  (744 387)  LC_1 Logic Functioning bit
 (37 3)  (745 387)  (745 387)  LC_1 Logic Functioning bit
 (38 3)  (746 387)  (746 387)  LC_1 Logic Functioning bit
 (42 3)  (750 387)  (750 387)  LC_1 Logic Functioning bit
 (43 3)  (751 387)  (751 387)  LC_1 Logic Functioning bit
 (47 3)  (755 387)  (755 387)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (722 388)  (722 388)  routing T_14_24.sp4_h_r_8 <X> T_14_24.lc_trk_g1_0
 (19 4)  (727 388)  (727 388)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (15 5)  (723 389)  (723 389)  routing T_14_24.sp4_h_r_8 <X> T_14_24.lc_trk_g1_0
 (16 5)  (724 389)  (724 389)  routing T_14_24.sp4_h_r_8 <X> T_14_24.lc_trk_g1_0
 (17 5)  (725 389)  (725 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (17 11)  (725 395)  (725 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (14 12)  (722 396)  (722 396)  routing T_14_24.sp4_h_l_21 <X> T_14_24.lc_trk_g3_0
 (22 12)  (730 396)  (730 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (731 396)  (731 396)  routing T_14_24.sp4_v_t_30 <X> T_14_24.lc_trk_g3_3
 (24 12)  (732 396)  (732 396)  routing T_14_24.sp4_v_t_30 <X> T_14_24.lc_trk_g3_3
 (15 13)  (723 397)  (723 397)  routing T_14_24.sp4_h_l_21 <X> T_14_24.lc_trk_g3_0
 (16 13)  (724 397)  (724 397)  routing T_14_24.sp4_h_l_21 <X> T_14_24.lc_trk_g3_0
 (17 13)  (725 397)  (725 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0


LogicTile_15_24

 (7 14)  (769 398)  (769 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_16_24

 (4 6)  (820 390)  (820 390)  routing T_16_24.sp4_v_b_3 <X> T_16_24.sp4_v_t_38
 (7 11)  (823 395)  (823 395)  Column buffer control bit: LH_colbuf_cntl_2

 (13 11)  (829 395)  (829 395)  routing T_16_24.sp4_v_b_3 <X> T_16_24.sp4_h_l_45
 (7 14)  (823 398)  (823 398)  Column buffer control bit: LH_colbuf_cntl_7

 (13 15)  (829 399)  (829 399)  routing T_16_24.sp4_v_b_6 <X> T_16_24.sp4_h_l_46


LogicTile_17_24

 (6 0)  (880 384)  (880 384)  routing T_17_24.sp4_v_t_44 <X> T_17_24.sp4_v_b_0
 (5 1)  (879 385)  (879 385)  routing T_17_24.sp4_v_t_44 <X> T_17_24.sp4_v_b_0
 (26 2)  (900 386)  (900 386)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_1/in_0
 (28 2)  (902 386)  (902 386)  routing T_17_24.lc_trk_g2_6 <X> T_17_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 386)  (903 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 386)  (904 386)  routing T_17_24.lc_trk_g2_6 <X> T_17_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 386)  (906 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 386)  (907 386)  routing T_17_24.lc_trk_g3_1 <X> T_17_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 386)  (908 386)  routing T_17_24.lc_trk_g3_1 <X> T_17_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 386)  (910 386)  LC_1 Logic Functioning bit
 (37 2)  (911 386)  (911 386)  LC_1 Logic Functioning bit
 (38 2)  (912 386)  (912 386)  LC_1 Logic Functioning bit
 (39 2)  (913 386)  (913 386)  LC_1 Logic Functioning bit
 (41 2)  (915 386)  (915 386)  LC_1 Logic Functioning bit
 (43 2)  (917 386)  (917 386)  LC_1 Logic Functioning bit
 (47 2)  (921 386)  (921 386)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (27 3)  (901 387)  (901 387)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 387)  (902 387)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 387)  (903 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 387)  (904 387)  routing T_17_24.lc_trk_g2_6 <X> T_17_24.wire_logic_cluster/lc_1/in_1
 (36 3)  (910 387)  (910 387)  LC_1 Logic Functioning bit
 (38 3)  (912 387)  (912 387)  LC_1 Logic Functioning bit
 (27 8)  (901 392)  (901 392)  routing T_17_24.lc_trk_g3_2 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 392)  (902 392)  routing T_17_24.lc_trk_g3_2 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 392)  (903 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 392)  (905 392)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 392)  (906 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 392)  (907 392)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 392)  (908 392)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 392)  (910 392)  LC_4 Logic Functioning bit
 (38 8)  (912 392)  (912 392)  LC_4 Logic Functioning bit
 (41 8)  (915 392)  (915 392)  LC_4 Logic Functioning bit
 (43 8)  (917 392)  (917 392)  LC_4 Logic Functioning bit
 (47 8)  (921 392)  (921 392)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (22 9)  (896 393)  (896 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (897 393)  (897 393)  routing T_17_24.sp4_v_b_42 <X> T_17_24.lc_trk_g2_2
 (24 9)  (898 393)  (898 393)  routing T_17_24.sp4_v_b_42 <X> T_17_24.lc_trk_g2_2
 (26 9)  (900 393)  (900 393)  routing T_17_24.lc_trk_g2_2 <X> T_17_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 393)  (902 393)  routing T_17_24.lc_trk_g2_2 <X> T_17_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 393)  (903 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 393)  (904 393)  routing T_17_24.lc_trk_g3_2 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (36 9)  (910 393)  (910 393)  LC_4 Logic Functioning bit
 (38 9)  (912 393)  (912 393)  LC_4 Logic Functioning bit
 (40 9)  (914 393)  (914 393)  LC_4 Logic Functioning bit
 (42 9)  (916 393)  (916 393)  LC_4 Logic Functioning bit
 (25 10)  (899 394)  (899 394)  routing T_17_24.sp12_v_b_6 <X> T_17_24.lc_trk_g2_6
 (22 11)  (896 395)  (896 395)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (898 395)  (898 395)  routing T_17_24.sp12_v_b_6 <X> T_17_24.lc_trk_g2_6
 (25 11)  (899 395)  (899 395)  routing T_17_24.sp12_v_b_6 <X> T_17_24.lc_trk_g2_6
 (4 12)  (878 396)  (878 396)  routing T_17_24.sp4_v_t_36 <X> T_17_24.sp4_v_b_9
 (6 12)  (880 396)  (880 396)  routing T_17_24.sp4_v_t_36 <X> T_17_24.sp4_v_b_9
 (17 12)  (891 396)  (891 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (892 397)  (892 397)  routing T_17_24.sp4_r_v_b_41 <X> T_17_24.lc_trk_g3_1
 (22 13)  (896 397)  (896 397)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (897 397)  (897 397)  routing T_17_24.sp12_v_t_9 <X> T_17_24.lc_trk_g3_2
 (7 14)  (881 398)  (881 398)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (888 398)  (888 398)  routing T_17_24.sp4_v_t_17 <X> T_17_24.lc_trk_g3_4
 (16 15)  (890 399)  (890 399)  routing T_17_24.sp4_v_t_17 <X> T_17_24.lc_trk_g3_4
 (17 15)  (891 399)  (891 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4


LogicTile_18_24

 (19 4)  (947 388)  (947 388)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (12 10)  (940 394)  (940 394)  routing T_18_24.sp4_v_t_39 <X> T_18_24.sp4_h_l_45
 (11 11)  (939 395)  (939 395)  routing T_18_24.sp4_v_t_39 <X> T_18_24.sp4_h_l_45
 (13 11)  (941 395)  (941 395)  routing T_18_24.sp4_v_t_39 <X> T_18_24.sp4_h_l_45


LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24

 (3 15)  (1255 399)  (1255 399)  routing T_24_24.sp12_h_l_22 <X> T_24_24.sp12_v_t_22


RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24

 (2 12)  (1404 396)  (1404 396)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_28_24



LogicTile_29_24



LogicTile_30_24

 (8 8)  (1572 392)  (1572 392)  routing T_30_24.sp4_h_l_46 <X> T_30_24.sp4_h_r_7
 (10 8)  (1574 392)  (1574 392)  routing T_30_24.sp4_h_l_46 <X> T_30_24.sp4_h_r_7


LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (12 2)  (1738 386)  (1738 386)  routing T_33_24.span4_horz_31 <X> T_33_24.span4_vert_t_13
 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 380)  (6 380)  routing T_0_23.span4_horz_19 <X> T_0_23.span4_vert_t_15
 (12 12)  (5 380)  (5 380)  routing T_0_23.span4_horz_19 <X> T_0_23.span4_vert_t_15


LogicTile_3_23

 (5 10)  (131 378)  (131 378)  routing T_3_23.sp4_h_r_3 <X> T_3_23.sp4_h_l_43
 (4 11)  (130 379)  (130 379)  routing T_3_23.sp4_h_r_3 <X> T_3_23.sp4_h_l_43


LogicTile_4_23

 (19 15)  (199 383)  (199 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_10_23

 (4 10)  (496 378)  (496 378)  routing T_10_23.sp4_v_b_10 <X> T_10_23.sp4_v_t_43
 (6 10)  (498 378)  (498 378)  routing T_10_23.sp4_v_b_10 <X> T_10_23.sp4_v_t_43


LogicTile_11_23

 (4 6)  (550 374)  (550 374)  routing T_11_23.sp4_h_r_3 <X> T_11_23.sp4_v_t_38
 (5 7)  (551 375)  (551 375)  routing T_11_23.sp4_h_r_3 <X> T_11_23.sp4_v_t_38
 (4 12)  (550 380)  (550 380)  routing T_11_23.sp4_v_t_36 <X> T_11_23.sp4_v_b_9
 (6 12)  (552 380)  (552 380)  routing T_11_23.sp4_v_t_36 <X> T_11_23.sp4_v_b_9


LogicTile_12_23

 (11 0)  (611 368)  (611 368)  routing T_12_23.sp4_v_t_46 <X> T_12_23.sp4_v_b_2
 (12 1)  (612 369)  (612 369)  routing T_12_23.sp4_v_t_46 <X> T_12_23.sp4_v_b_2
 (9 7)  (609 375)  (609 375)  routing T_12_23.sp4_v_b_4 <X> T_12_23.sp4_v_t_41
 (19 15)  (619 383)  (619 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_13_23

 (4 12)  (658 380)  (658 380)  routing T_13_23.sp4_v_t_36 <X> T_13_23.sp4_v_b_9
 (6 12)  (660 380)  (660 380)  routing T_13_23.sp4_v_t_36 <X> T_13_23.sp4_v_b_9


LogicTile_14_23

 (3 2)  (711 370)  (711 370)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_h_l_23
 (3 3)  (711 371)  (711 371)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_h_l_23
 (4 10)  (712 378)  (712 378)  routing T_14_23.sp4_v_b_6 <X> T_14_23.sp4_v_t_43


LogicTile_15_23

 (9 3)  (771 371)  (771 371)  routing T_15_23.sp4_v_b_5 <X> T_15_23.sp4_v_t_36
 (10 3)  (772 371)  (772 371)  routing T_15_23.sp4_v_b_5 <X> T_15_23.sp4_v_t_36
 (8 7)  (770 375)  (770 375)  routing T_15_23.sp4_v_b_1 <X> T_15_23.sp4_v_t_41
 (10 7)  (772 375)  (772 375)  routing T_15_23.sp4_v_b_1 <X> T_15_23.sp4_v_t_41
 (6 8)  (768 376)  (768 376)  routing T_15_23.sp4_v_t_38 <X> T_15_23.sp4_v_b_6
 (5 9)  (767 377)  (767 377)  routing T_15_23.sp4_v_t_38 <X> T_15_23.sp4_v_b_6


LogicTile_16_23

 (13 4)  (829 372)  (829 372)  routing T_16_23.sp4_v_t_40 <X> T_16_23.sp4_v_b_5
 (19 6)  (835 374)  (835 374)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (4 14)  (820 382)  (820 382)  routing T_16_23.sp4_v_b_1 <X> T_16_23.sp4_v_t_44
 (6 14)  (822 382)  (822 382)  routing T_16_23.sp4_v_b_1 <X> T_16_23.sp4_v_t_44


LogicTile_17_23

 (9 9)  (883 377)  (883 377)  routing T_17_23.sp4_v_t_42 <X> T_17_23.sp4_v_b_7
 (11 12)  (885 380)  (885 380)  routing T_17_23.sp4_v_t_38 <X> T_17_23.sp4_v_b_11
 (13 12)  (887 380)  (887 380)  routing T_17_23.sp4_v_t_38 <X> T_17_23.sp4_v_b_11


LogicTile_18_23

 (9 5)  (937 373)  (937 373)  routing T_18_23.sp4_v_t_41 <X> T_18_23.sp4_v_b_4


LogicTile_22_23

 (3 2)  (1147 370)  (1147 370)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_h_l_23
 (3 3)  (1147 371)  (1147 371)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_h_l_23


LogicTile_26_23

 (3 2)  (1351 370)  (1351 370)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_h_l_23
 (3 3)  (1351 371)  (1351 371)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_h_l_23


IO_Tile_33_23

 (11 0)  (1737 368)  (1737 368)  routing T_33_23.span4_vert_b_0 <X> T_33_23.span4_vert_t_12
 (4 5)  (1730 373)  (1730 373)  routing T_33_23.span4_vert_b_4 <X> T_33_23.lc_trk_g0_4
 (5 5)  (1731 373)  (1731 373)  routing T_33_23.span4_vert_b_4 <X> T_33_23.lc_trk_g0_4
 (7 5)  (1733 373)  (1733 373)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 376)  (1742 376)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (1743 377)  (1743 377)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 378)  (1736 378)  routing T_33_23.lc_trk_g0_4 <X> T_33_23.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 378)  (1738 378)  routing T_33_23.lc_trk_g1_4 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 378)  (1739 378)  routing T_33_23.lc_trk_g1_4 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 378)  (1742 378)  IOB_1 IO Functioning bit
 (11 11)  (1737 379)  (1737 379)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 379)  (1739 379)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 380)  (1730 380)  routing T_33_23.span4_vert_b_12 <X> T_33_23.lc_trk_g1_4
 (5 13)  (1731 381)  (1731 381)  routing T_33_23.span4_vert_b_12 <X> T_33_23.lc_trk_g1_4
 (7 13)  (1733 381)  (1733 381)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit
 (17 14)  (1743 382)  (1743 382)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (5 4)  (12 356)  (12 356)  routing T_0_22.span4_vert_b_13 <X> T_0_22.lc_trk_g0_5
 (7 4)  (10 356)  (10 356)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 356)  (9 356)  routing T_0_22.span4_vert_b_13 <X> T_0_22.lc_trk_g0_5
 (10 4)  (7 356)  (7 356)  routing T_0_22.lc_trk_g0_5 <X> T_0_22.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 356)  (5 356)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 356)  (4 356)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 356)  (0 356)  IOB_0 IO Functioning bit
 (11 5)  (6 357)  (6 357)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 357)  (5 357)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 357)  (4 357)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 361)  (0 361)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 362)  (7 362)  routing T_0_22.lc_trk_g1_5 <X> T_0_22.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 362)  (6 362)  routing T_0_22.lc_trk_g1_5 <X> T_0_22.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 362)  (5 362)  routing T_0_22.lc_trk_g1_4 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 362)  (4 362)  routing T_0_22.lc_trk_g1_4 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (11 11)  (6 363)  (6 363)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 364)  (13 364)  routing T_0_22.span4_vert_b_12 <X> T_0_22.lc_trk_g1_4
 (5 12)  (12 364)  (12 364)  routing T_0_22.span4_vert_b_13 <X> T_0_22.lc_trk_g1_5
 (7 12)  (10 364)  (10 364)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (9 364)  (9 364)  routing T_0_22.span4_vert_b_13 <X> T_0_22.lc_trk_g1_5
 (5 13)  (12 365)  (12 365)  routing T_0_22.span4_vert_b_12 <X> T_0_22.lc_trk_g1_4
 (7 13)  (10 365)  (10 365)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (5 14)  (12 366)  (12 366)  routing T_0_22.span4_vert_b_7 <X> T_0_22.lc_trk_g1_7
 (7 14)  (10 366)  (10 366)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 366)  (0 366)  IOB_1 IO Functioning bit
 (8 15)  (9 367)  (9 367)  routing T_0_22.span4_vert_b_7 <X> T_0_22.lc_trk_g1_7


LogicTile_6_22

 (3 1)  (291 353)  (291 353)  routing T_6_22.sp12_h_l_23 <X> T_6_22.sp12_v_b_0
 (3 5)  (291 357)  (291 357)  routing T_6_22.sp12_h_l_23 <X> T_6_22.sp12_h_r_0


LogicTile_10_22

 (3 6)  (495 358)  (495 358)  routing T_10_22.sp12_v_b_0 <X> T_10_22.sp12_v_t_23


LogicTile_12_22

 (3 1)  (603 353)  (603 353)  routing T_12_22.sp12_h_l_23 <X> T_12_22.sp12_v_b_0
 (13 6)  (613 358)  (613 358)  routing T_12_22.sp4_v_b_5 <X> T_12_22.sp4_v_t_40


LogicTile_13_22

 (4 4)  (658 356)  (658 356)  routing T_13_22.sp4_v_t_38 <X> T_13_22.sp4_v_b_3


LogicTile_14_22

 (19 2)  (727 354)  (727 354)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (2 8)  (710 360)  (710 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_22

 (36 2)  (798 354)  (798 354)  LC_1 Logic Functioning bit
 (37 2)  (799 354)  (799 354)  LC_1 Logic Functioning bit
 (38 2)  (800 354)  (800 354)  LC_1 Logic Functioning bit
 (39 2)  (801 354)  (801 354)  LC_1 Logic Functioning bit
 (40 2)  (802 354)  (802 354)  LC_1 Logic Functioning bit
 (41 2)  (803 354)  (803 354)  LC_1 Logic Functioning bit
 (42 2)  (804 354)  (804 354)  LC_1 Logic Functioning bit
 (43 2)  (805 354)  (805 354)  LC_1 Logic Functioning bit
 (46 2)  (808 354)  (808 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (52 2)  (814 354)  (814 354)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (36 3)  (798 355)  (798 355)  LC_1 Logic Functioning bit
 (37 3)  (799 355)  (799 355)  LC_1 Logic Functioning bit
 (38 3)  (800 355)  (800 355)  LC_1 Logic Functioning bit
 (39 3)  (801 355)  (801 355)  LC_1 Logic Functioning bit
 (40 3)  (802 355)  (802 355)  LC_1 Logic Functioning bit
 (41 3)  (803 355)  (803 355)  LC_1 Logic Functioning bit
 (42 3)  (804 355)  (804 355)  LC_1 Logic Functioning bit
 (43 3)  (805 355)  (805 355)  LC_1 Logic Functioning bit
 (22 4)  (784 356)  (784 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (783 357)  (783 357)  routing T_15_22.sp4_r_v_b_27 <X> T_15_22.lc_trk_g1_3
 (28 8)  (790 360)  (790 360)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 360)  (791 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 360)  (792 360)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 360)  (793 360)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 360)  (794 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 360)  (795 360)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 360)  (796 360)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 360)  (797 360)  routing T_15_22.lc_trk_g2_4 <X> T_15_22.input_2_4
 (36 8)  (798 360)  (798 360)  LC_4 Logic Functioning bit
 (38 8)  (800 360)  (800 360)  LC_4 Logic Functioning bit
 (39 8)  (801 360)  (801 360)  LC_4 Logic Functioning bit
 (47 8)  (809 360)  (809 360)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (788 361)  (788 361)  routing T_15_22.lc_trk_g1_3 <X> T_15_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 361)  (789 361)  routing T_15_22.lc_trk_g1_3 <X> T_15_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 361)  (791 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 361)  (792 361)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 361)  (793 361)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 361)  (794 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (795 361)  (795 361)  routing T_15_22.lc_trk_g2_4 <X> T_15_22.input_2_4
 (36 9)  (798 361)  (798 361)  LC_4 Logic Functioning bit
 (37 9)  (799 361)  (799 361)  LC_4 Logic Functioning bit
 (38 9)  (800 361)  (800 361)  LC_4 Logic Functioning bit
 (39 9)  (801 361)  (801 361)  LC_4 Logic Functioning bit
 (43 9)  (805 361)  (805 361)  LC_4 Logic Functioning bit
 (21 10)  (783 362)  (783 362)  routing T_15_22.sp4_v_t_26 <X> T_15_22.lc_trk_g2_7
 (22 10)  (784 362)  (784 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (785 362)  (785 362)  routing T_15_22.sp4_v_t_26 <X> T_15_22.lc_trk_g2_7
 (17 11)  (779 363)  (779 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (783 363)  (783 363)  routing T_15_22.sp4_v_t_26 <X> T_15_22.lc_trk_g2_7
 (25 14)  (787 366)  (787 366)  routing T_15_22.sp4_v_b_38 <X> T_15_22.lc_trk_g3_6
 (22 15)  (784 367)  (784 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (785 367)  (785 367)  routing T_15_22.sp4_v_b_38 <X> T_15_22.lc_trk_g3_6
 (25 15)  (787 367)  (787 367)  routing T_15_22.sp4_v_b_38 <X> T_15_22.lc_trk_g3_6


LogicTile_16_22

 (14 0)  (830 352)  (830 352)  routing T_16_22.sp4_v_b_8 <X> T_16_22.lc_trk_g0_0
 (14 1)  (830 353)  (830 353)  routing T_16_22.sp4_v_b_8 <X> T_16_22.lc_trk_g0_0
 (16 1)  (832 353)  (832 353)  routing T_16_22.sp4_v_b_8 <X> T_16_22.lc_trk_g0_0
 (17 1)  (833 353)  (833 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (9 3)  (825 355)  (825 355)  routing T_16_22.sp4_v_b_5 <X> T_16_22.sp4_v_t_36
 (10 3)  (826 355)  (826 355)  routing T_16_22.sp4_v_b_5 <X> T_16_22.sp4_v_t_36
 (16 6)  (832 358)  (832 358)  routing T_16_22.sp4_v_b_5 <X> T_16_22.lc_trk_g1_5
 (17 6)  (833 358)  (833 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (834 358)  (834 358)  routing T_16_22.sp4_v_b_5 <X> T_16_22.lc_trk_g1_5
 (26 6)  (842 358)  (842 358)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_3/in_0
 (29 6)  (845 358)  (845 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 358)  (847 358)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 358)  (848 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 358)  (850 358)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 358)  (852 358)  LC_3 Logic Functioning bit
 (38 6)  (854 358)  (854 358)  LC_3 Logic Functioning bit
 (41 6)  (857 358)  (857 358)  LC_3 Logic Functioning bit
 (43 6)  (859 358)  (859 358)  LC_3 Logic Functioning bit
 (52 6)  (868 358)  (868 358)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (842 359)  (842 359)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 359)  (843 359)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 359)  (844 359)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 359)  (845 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (36 7)  (852 359)  (852 359)  LC_3 Logic Functioning bit
 (38 7)  (854 359)  (854 359)  LC_3 Logic Functioning bit
 (40 7)  (856 359)  (856 359)  LC_3 Logic Functioning bit
 (42 7)  (858 359)  (858 359)  LC_3 Logic Functioning bit
 (22 15)  (838 367)  (838 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_17_22

 (4 4)  (878 356)  (878 356)  routing T_17_22.sp4_h_l_44 <X> T_17_22.sp4_v_b_3
 (6 4)  (880 356)  (880 356)  routing T_17_22.sp4_h_l_44 <X> T_17_22.sp4_v_b_3
 (5 5)  (879 357)  (879 357)  routing T_17_22.sp4_h_l_44 <X> T_17_22.sp4_v_b_3
 (9 7)  (883 359)  (883 359)  routing T_17_22.sp4_v_b_4 <X> T_17_22.sp4_v_t_41
 (4 12)  (878 364)  (878 364)  routing T_17_22.sp4_v_t_44 <X> T_17_22.sp4_v_b_9


LogicTile_18_22

 (8 11)  (936 363)  (936 363)  routing T_18_22.sp4_h_l_42 <X> T_18_22.sp4_v_t_42


LogicTile_23_22

 (2 8)  (1200 360)  (1200 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_26_22

 (11 5)  (1359 357)  (1359 357)  routing T_26_22.sp4_h_l_44 <X> T_26_22.sp4_h_r_5
 (13 5)  (1361 357)  (1361 357)  routing T_26_22.sp4_h_l_44 <X> T_26_22.sp4_h_r_5


LogicTile_30_22

 (8 0)  (1572 352)  (1572 352)  routing T_30_22.sp4_h_l_40 <X> T_30_22.sp4_h_r_1
 (10 0)  (1574 352)  (1574 352)  routing T_30_22.sp4_h_l_40 <X> T_30_22.sp4_h_r_1


IO_Tile_33_22

 (12 0)  (1738 352)  (1738 352)  routing T_33_22.span4_horz_25 <X> T_33_22.span4_vert_t_12
 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (11 0)  (6 336)  (6 336)  routing T_0_21.span4_horz_1 <X> T_0_21.span4_vert_t_12
 (12 0)  (5 336)  (5 336)  routing T_0_21.span4_horz_1 <X> T_0_21.span4_vert_t_12
 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (11 2)  (6 338)  (6 338)  routing T_0_21.span4_vert_b_1 <X> T_0_21.span4_vert_t_13
 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_1_21

 (19 13)  (37 349)  (37 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_3_21

 (4 14)  (130 350)  (130 350)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44
 (6 14)  (132 350)  (132 350)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44
 (5 15)  (131 351)  (131 351)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44


LogicTile_4_21

 (19 15)  (199 351)  (199 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_7_21

 (8 3)  (350 339)  (350 339)  routing T_7_21.sp4_h_r_1 <X> T_7_21.sp4_v_t_36
 (9 3)  (351 339)  (351 339)  routing T_7_21.sp4_h_r_1 <X> T_7_21.sp4_v_t_36
 (3 4)  (345 340)  (345 340)  routing T_7_21.sp12_v_t_23 <X> T_7_21.sp12_h_r_0


RAM_Tile_8_21

 (19 13)  (415 349)  (415 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_10_21

 (3 6)  (495 342)  (495 342)  routing T_10_21.sp12_h_r_0 <X> T_10_21.sp12_v_t_23
 (3 7)  (495 343)  (495 343)  routing T_10_21.sp12_h_r_0 <X> T_10_21.sp12_v_t_23


LogicTile_11_21

 (21 2)  (567 338)  (567 338)  routing T_11_21.sp4_h_l_10 <X> T_11_21.lc_trk_g0_7
 (22 2)  (568 338)  (568 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (569 338)  (569 338)  routing T_11_21.sp4_h_l_10 <X> T_11_21.lc_trk_g0_7
 (24 2)  (570 338)  (570 338)  routing T_11_21.sp4_h_l_10 <X> T_11_21.lc_trk_g0_7
 (14 3)  (560 339)  (560 339)  routing T_11_21.sp4_r_v_b_28 <X> T_11_21.lc_trk_g0_4
 (17 3)  (563 339)  (563 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (567 339)  (567 339)  routing T_11_21.sp4_h_l_10 <X> T_11_21.lc_trk_g0_7
 (17 12)  (563 348)  (563 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (27 12)  (573 348)  (573 348)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 348)  (574 348)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 348)  (575 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 348)  (577 348)  routing T_11_21.lc_trk_g0_7 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 348)  (578 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (581 348)  (581 348)  routing T_11_21.lc_trk_g0_4 <X> T_11_21.input_2_6
 (36 12)  (582 348)  (582 348)  LC_6 Logic Functioning bit
 (38 12)  (584 348)  (584 348)  LC_6 Logic Functioning bit
 (39 12)  (585 348)  (585 348)  LC_6 Logic Functioning bit
 (48 12)  (594 348)  (594 348)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (22 13)  (568 349)  (568 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (569 349)  (569 349)  routing T_11_21.sp4_h_l_15 <X> T_11_21.lc_trk_g3_2
 (24 13)  (570 349)  (570 349)  routing T_11_21.sp4_h_l_15 <X> T_11_21.lc_trk_g3_2
 (25 13)  (571 349)  (571 349)  routing T_11_21.sp4_h_l_15 <X> T_11_21.lc_trk_g3_2
 (27 13)  (573 349)  (573 349)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 349)  (574 349)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 349)  (575 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 349)  (576 349)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 349)  (577 349)  routing T_11_21.lc_trk_g0_7 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 349)  (578 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (582 349)  (582 349)  LC_6 Logic Functioning bit
 (37 13)  (583 349)  (583 349)  LC_6 Logic Functioning bit
 (38 13)  (584 349)  (584 349)  LC_6 Logic Functioning bit
 (39 13)  (585 349)  (585 349)  LC_6 Logic Functioning bit
 (42 13)  (588 349)  (588 349)  LC_6 Logic Functioning bit


LogicTile_12_21

 (19 4)  (619 340)  (619 340)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (28 4)  (628 340)  (628 340)  routing T_12_21.lc_trk_g2_1 <X> T_12_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 340)  (629 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 340)  (631 340)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 340)  (632 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 340)  (633 340)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 340)  (634 340)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 340)  (635 340)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.input_2_2
 (36 4)  (636 340)  (636 340)  LC_2 Logic Functioning bit
 (37 4)  (637 340)  (637 340)  LC_2 Logic Functioning bit
 (38 4)  (638 340)  (638 340)  LC_2 Logic Functioning bit
 (41 4)  (641 340)  (641 340)  LC_2 Logic Functioning bit
 (43 4)  (643 340)  (643 340)  LC_2 Logic Functioning bit
 (47 4)  (647 340)  (647 340)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (626 341)  (626 341)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 341)  (627 341)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 341)  (628 341)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 341)  (629 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 341)  (632 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (633 341)  (633 341)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.input_2_2
 (35 5)  (635 341)  (635 341)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.input_2_2
 (37 5)  (637 341)  (637 341)  LC_2 Logic Functioning bit
 (40 5)  (640 341)  (640 341)  LC_2 Logic Functioning bit
 (42 5)  (642 341)  (642 341)  LC_2 Logic Functioning bit
 (17 8)  (617 344)  (617 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 11)  (622 347)  (622 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (21 12)  (621 348)  (621 348)  routing T_12_21.sp12_v_t_0 <X> T_12_21.lc_trk_g3_3
 (22 12)  (622 348)  (622 348)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (624 348)  (624 348)  routing T_12_21.sp12_v_t_0 <X> T_12_21.lc_trk_g3_3
 (21 13)  (621 349)  (621 349)  routing T_12_21.sp12_v_t_0 <X> T_12_21.lc_trk_g3_3
 (14 14)  (614 350)  (614 350)  routing T_12_21.sp4_v_t_17 <X> T_12_21.lc_trk_g3_4
 (16 15)  (616 351)  (616 351)  routing T_12_21.sp4_v_t_17 <X> T_12_21.lc_trk_g3_4
 (17 15)  (617 351)  (617 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4


LogicTile_13_21

 (13 3)  (667 339)  (667 339)  routing T_13_21.sp4_v_b_9 <X> T_13_21.sp4_h_l_39
 (2 4)  (656 340)  (656 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (11 4)  (665 340)  (665 340)  routing T_13_21.sp4_v_t_39 <X> T_13_21.sp4_v_b_5
 (12 5)  (666 341)  (666 341)  routing T_13_21.sp4_v_t_39 <X> T_13_21.sp4_v_b_5
 (11 6)  (665 342)  (665 342)  routing T_13_21.sp4_v_b_9 <X> T_13_21.sp4_v_t_40
 (13 6)  (667 342)  (667 342)  routing T_13_21.sp4_v_b_9 <X> T_13_21.sp4_v_t_40


LogicTile_14_21

 (3 2)  (711 338)  (711 338)  routing T_14_21.sp12_h_r_0 <X> T_14_21.sp12_h_l_23
 (3 3)  (711 339)  (711 339)  routing T_14_21.sp12_h_r_0 <X> T_14_21.sp12_h_l_23
 (8 14)  (716 350)  (716 350)  routing T_14_21.sp4_v_t_41 <X> T_14_21.sp4_h_l_47
 (9 14)  (717 350)  (717 350)  routing T_14_21.sp4_v_t_41 <X> T_14_21.sp4_h_l_47
 (10 14)  (718 350)  (718 350)  routing T_14_21.sp4_v_t_41 <X> T_14_21.sp4_h_l_47


LogicTile_15_21

 (4 0)  (766 336)  (766 336)  routing T_15_21.sp4_v_t_41 <X> T_15_21.sp4_v_b_0
 (6 0)  (768 336)  (768 336)  routing T_15_21.sp4_v_t_41 <X> T_15_21.sp4_v_b_0
 (2 8)  (764 344)  (764 344)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (3 12)  (765 348)  (765 348)  routing T_15_21.sp12_v_t_22 <X> T_15_21.sp12_h_r_1


LogicTile_16_21

 (17 2)  (833 338)  (833 338)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (26 2)  (842 338)  (842 338)  routing T_16_21.lc_trk_g0_5 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (36 2)  (852 338)  (852 338)  LC_1 Logic Functioning bit
 (38 2)  (854 338)  (854 338)  LC_1 Logic Functioning bit
 (41 2)  (857 338)  (857 338)  LC_1 Logic Functioning bit
 (43 2)  (859 338)  (859 338)  LC_1 Logic Functioning bit
 (51 2)  (867 338)  (867 338)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (868 338)  (868 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (15 3)  (831 339)  (831 339)  routing T_16_21.bot_op_4 <X> T_16_21.lc_trk_g0_4
 (17 3)  (833 339)  (833 339)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (29 3)  (845 339)  (845 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (853 339)  (853 339)  LC_1 Logic Functioning bit
 (39 3)  (855 339)  (855 339)  LC_1 Logic Functioning bit
 (40 3)  (856 339)  (856 339)  LC_1 Logic Functioning bit
 (42 3)  (858 339)  (858 339)  LC_1 Logic Functioning bit
 (15 5)  (831 341)  (831 341)  routing T_16_21.sp4_v_t_5 <X> T_16_21.lc_trk_g1_0
 (16 5)  (832 341)  (832 341)  routing T_16_21.sp4_v_t_5 <X> T_16_21.lc_trk_g1_0
 (17 5)  (833 341)  (833 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (29 6)  (845 342)  (845 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 342)  (846 342)  routing T_16_21.lc_trk_g0_4 <X> T_16_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 342)  (847 342)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 342)  (848 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 342)  (849 342)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 342)  (852 342)  LC_3 Logic Functioning bit
 (37 6)  (853 342)  (853 342)  LC_3 Logic Functioning bit
 (38 6)  (854 342)  (854 342)  LC_3 Logic Functioning bit
 (39 6)  (855 342)  (855 342)  LC_3 Logic Functioning bit
 (41 6)  (857 342)  (857 342)  LC_3 Logic Functioning bit
 (43 6)  (859 342)  (859 342)  LC_3 Logic Functioning bit
 (52 6)  (868 342)  (868 342)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (843 343)  (843 343)  routing T_16_21.lc_trk_g1_0 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 343)  (845 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 343)  (847 343)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 343)  (852 343)  LC_3 Logic Functioning bit
 (38 7)  (854 343)  (854 343)  LC_3 Logic Functioning bit
 (0 8)  (816 344)  (816 344)  routing T_16_21.glb_netwk_7 <X> T_16_21.glb2local_1
 (1 8)  (817 344)  (817 344)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_7 glb2local_1
 (0 9)  (816 345)  (816 345)  routing T_16_21.glb_netwk_7 <X> T_16_21.glb2local_1
 (1 9)  (817 345)  (817 345)  routing T_16_21.glb_netwk_7 <X> T_16_21.glb2local_1
 (8 9)  (824 345)  (824 345)  routing T_16_21.sp4_h_l_42 <X> T_16_21.sp4_v_b_7
 (9 9)  (825 345)  (825 345)  routing T_16_21.sp4_h_l_42 <X> T_16_21.sp4_v_b_7
 (22 11)  (838 347)  (838 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (3 12)  (819 348)  (819 348)  routing T_16_21.sp12_v_t_22 <X> T_16_21.sp12_h_r_1


LogicTile_17_21

 (13 4)  (887 340)  (887 340)  routing T_17_21.sp4_v_t_40 <X> T_17_21.sp4_v_b_5
 (5 5)  (879 341)  (879 341)  routing T_17_21.sp4_h_r_3 <X> T_17_21.sp4_v_b_3
 (3 12)  (877 348)  (877 348)  routing T_17_21.sp12_v_t_22 <X> T_17_21.sp12_h_r_1


LogicTile_18_21

 (3 5)  (931 341)  (931 341)  routing T_18_21.sp12_h_l_23 <X> T_18_21.sp12_h_r_0
 (4 12)  (932 348)  (932 348)  routing T_18_21.sp4_h_l_44 <X> T_18_21.sp4_v_b_9
 (5 13)  (933 349)  (933 349)  routing T_18_21.sp4_h_l_44 <X> T_18_21.sp4_v_b_9
 (19 15)  (947 351)  (947 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_20_21

 (3 2)  (1039 338)  (1039 338)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_h_l_23
 (3 3)  (1039 339)  (1039 339)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_h_l_23


LogicTile_22_21

 (3 2)  (1147 338)  (1147 338)  routing T_22_21.sp12_h_r_0 <X> T_22_21.sp12_h_l_23
 (3 3)  (1147 339)  (1147 339)  routing T_22_21.sp12_h_r_0 <X> T_22_21.sp12_h_l_23


LogicTile_26_21

 (3 2)  (1351 338)  (1351 338)  routing T_26_21.sp12_h_r_0 <X> T_26_21.sp12_h_l_23
 (3 3)  (1351 339)  (1351 339)  routing T_26_21.sp12_h_r_0 <X> T_26_21.sp12_h_l_23


LogicTile_27_21

 (3 15)  (1405 351)  (1405 351)  routing T_27_21.sp12_h_l_22 <X> T_27_21.sp12_v_t_22


LogicTile_28_21

 (3 2)  (1459 338)  (1459 338)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_h_l_23
 (3 3)  (1459 339)  (1459 339)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_h_l_23
 (3 15)  (1459 351)  (1459 351)  routing T_28_21.sp12_h_l_22 <X> T_28_21.sp12_v_t_22


LogicTile_29_21

 (3 15)  (1513 351)  (1513 351)  routing T_29_21.sp12_h_l_22 <X> T_29_21.sp12_v_t_22


LogicTile_30_21

 (3 1)  (1567 337)  (1567 337)  routing T_30_21.sp12_h_l_23 <X> T_30_21.sp12_v_b_0


LogicTile_32_21

 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23


IO_Tile_33_21

 (4 0)  (1730 336)  (1730 336)  routing T_33_21.span12_horz_0 <X> T_33_21.lc_trk_g0_0
 (4 1)  (1730 337)  (1730 337)  routing T_33_21.span12_horz_0 <X> T_33_21.lc_trk_g0_0
 (5 1)  (1731 337)  (1731 337)  routing T_33_21.span12_horz_0 <X> T_33_21.lc_trk_g0_0
 (7 1)  (1733 337)  (1733 337)  Enable bit of Mux _local_links/g0_mux_0 => span12_horz_0 lc_trk_g0_0
 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (0 2)  (1726 338)  (1726 338)  Enable bit of Mux _out_links/OutMux7_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_b_4
 (1 2)  (1727 338)  (1727 338)  Enable bit of Mux _out_links/OutMux8_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_b_8
 (17 2)  (1743 338)  (1743 338)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (2 3)  (1728 339)  (1728 339)  Enable bit of Mux _out_links/OutMux9_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_b_12
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (5 4)  (1731 340)  (1731 340)  routing T_33_21.span4_vert_b_13 <X> T_33_21.lc_trk_g0_5
 (7 4)  (1733 340)  (1733 340)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (1734 340)  (1734 340)  routing T_33_21.span4_vert_b_13 <X> T_33_21.lc_trk_g0_5
 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 344)  (1742 344)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 345)  (1743 345)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (13 10)  (1739 346)  (1739 346)  routing T_33_21.lc_trk_g0_5 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 346)  (1742 346)  IOB_1 IO Functioning bit
 (11 11)  (1737 347)  (1737 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 347)  (1739 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit
 (17 14)  (1743 350)  (1743 350)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (5 0)  (12 320)  (12 320)  routing T_0_20.span4_horz_17 <X> T_0_20.lc_trk_g0_1
 (6 0)  (11 320)  (11 320)  routing T_0_20.span4_horz_17 <X> T_0_20.lc_trk_g0_1
 (7 0)  (10 320)  (10 320)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_17 lc_trk_g0_1
 (16 0)  (1 320)  (1 320)  IOB_0 IO Functioning bit
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (5 4)  (12 324)  (12 324)  routing T_0_20.span4_vert_b_5 <X> T_0_20.lc_trk_g0_5
 (7 4)  (10 324)  (10 324)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (10 4)  (7 324)  (7 324)  routing T_0_20.lc_trk_g0_5 <X> T_0_20.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 324)  (5 324)  routing T_0_20.lc_trk_g1_3 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 324)  (0 324)  IOB_0 IO Functioning bit
 (8 5)  (9 325)  (9 325)  routing T_0_20.span4_vert_b_5 <X> T_0_20.lc_trk_g0_5
 (11 5)  (6 325)  (6 325)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 325)  (5 325)  routing T_0_20.lc_trk_g1_3 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 325)  (4 325)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 325)  (0 325)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 329)  (0 329)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (12 330)  (12 330)  routing T_0_20.span4_horz_35 <X> T_0_20.lc_trk_g1_3
 (6 10)  (11 330)  (11 330)  routing T_0_20.span4_horz_35 <X> T_0_20.lc_trk_g1_3
 (7 10)  (10 330)  (10 330)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_35 lc_trk_g1_3
 (8 10)  (9 330)  (9 330)  routing T_0_20.span4_horz_35 <X> T_0_20.lc_trk_g1_3
 (10 10)  (7 330)  (7 330)  routing T_0_20.lc_trk_g1_5 <X> T_0_20.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 330)  (6 330)  routing T_0_20.lc_trk_g1_5 <X> T_0_20.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 330)  (1 330)  IOB_1 IO Functioning bit
 (11 11)  (6 331)  (6 331)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 331)  (4 331)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 332)  (12 332)  routing T_0_20.span4_vert_b_5 <X> T_0_20.lc_trk_g1_5
 (7 12)  (10 332)  (10 332)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (9 333)  (9 333)  routing T_0_20.span4_vert_b_5 <X> T_0_20.lc_trk_g1_5
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit
 (17 14)  (0 334)  (0 334)  IOB_1 IO Functioning bit


LogicTile_2_20

 (13 15)  (85 335)  (85 335)  routing T_2_20.sp4_v_b_6 <X> T_2_20.sp4_h_l_46


LogicTile_3_20

 (8 6)  (134 326)  (134 326)  routing T_3_20.sp4_h_r_8 <X> T_3_20.sp4_h_l_41
 (10 6)  (136 326)  (136 326)  routing T_3_20.sp4_h_r_8 <X> T_3_20.sp4_h_l_41


LogicTile_4_20

 (3 5)  (183 325)  (183 325)  routing T_4_20.sp12_h_l_23 <X> T_4_20.sp12_h_r_0


LogicTile_6_20

 (3 5)  (291 325)  (291 325)  routing T_6_20.sp12_h_l_23 <X> T_6_20.sp12_h_r_0


LogicTile_7_20

 (11 11)  (353 331)  (353 331)  routing T_7_20.sp4_h_r_0 <X> T_7_20.sp4_h_l_45
 (13 11)  (355 331)  (355 331)  routing T_7_20.sp4_h_r_0 <X> T_7_20.sp4_h_l_45


LogicTile_10_20

 (3 1)  (495 321)  (495 321)  routing T_10_20.sp12_h_l_23 <X> T_10_20.sp12_v_b_0


LogicTile_11_20

 (4 3)  (550 323)  (550 323)  routing T_11_20.sp4_v_b_7 <X> T_11_20.sp4_h_l_37


LogicTile_12_20

 (2 8)  (602 328)  (602 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_20

 (15 3)  (669 323)  (669 323)  routing T_13_20.sp4_v_t_9 <X> T_13_20.lc_trk_g0_4
 (16 3)  (670 323)  (670 323)  routing T_13_20.sp4_v_t_9 <X> T_13_20.lc_trk_g0_4
 (17 3)  (671 323)  (671 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (11 4)  (665 324)  (665 324)  routing T_13_20.sp4_h_r_0 <X> T_13_20.sp4_v_b_5
 (22 10)  (676 330)  (676 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (680 330)  (680 330)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 330)  (683 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 330)  (684 330)  routing T_13_20.lc_trk_g0_4 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 330)  (686 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 330)  (687 330)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 330)  (688 330)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 330)  (689 330)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.input_2_5
 (36 10)  (690 330)  (690 330)  LC_5 Logic Functioning bit
 (37 10)  (691 330)  (691 330)  LC_5 Logic Functioning bit
 (38 10)  (692 330)  (692 330)  LC_5 Logic Functioning bit
 (41 10)  (695 330)  (695 330)  LC_5 Logic Functioning bit
 (43 10)  (697 330)  (697 330)  LC_5 Logic Functioning bit
 (47 10)  (701 330)  (701 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (21 11)  (675 331)  (675 331)  routing T_13_20.sp4_r_v_b_39 <X> T_13_20.lc_trk_g2_7
 (26 11)  (680 331)  (680 331)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 331)  (682 331)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 331)  (683 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 331)  (685 331)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 331)  (686 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (687 331)  (687 331)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.input_2_5
 (34 11)  (688 331)  (688 331)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.input_2_5
 (37 11)  (691 331)  (691 331)  LC_5 Logic Functioning bit
 (40 11)  (694 331)  (694 331)  LC_5 Logic Functioning bit
 (42 11)  (696 331)  (696 331)  LC_5 Logic Functioning bit
 (22 12)  (676 332)  (676 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (675 333)  (675 333)  routing T_13_20.sp4_r_v_b_43 <X> T_13_20.lc_trk_g3_3
 (15 15)  (669 335)  (669 335)  routing T_13_20.sp4_v_t_33 <X> T_13_20.lc_trk_g3_4
 (16 15)  (670 335)  (670 335)  routing T_13_20.sp4_v_t_33 <X> T_13_20.lc_trk_g3_4
 (17 15)  (671 335)  (671 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_14_20

 (2 8)  (710 328)  (710 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_20

 (0 0)  (762 320)  (762 320)  Negative Clock bit

 (25 0)  (787 320)  (787 320)  routing T_15_20.bnr_op_2 <X> T_15_20.lc_trk_g0_2
 (22 1)  (784 321)  (784 321)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (787 321)  (787 321)  routing T_15_20.bnr_op_2 <X> T_15_20.lc_trk_g0_2
 (0 2)  (762 322)  (762 322)  routing T_15_20.glb_netwk_7 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (1 2)  (763 322)  (763 322)  routing T_15_20.glb_netwk_7 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (762 323)  (762 323)  routing T_15_20.glb_netwk_7 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (1 4)  (763 324)  (763 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (26 4)  (788 324)  (788 324)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (36 4)  (798 324)  (798 324)  LC_2 Logic Functioning bit
 (38 4)  (800 324)  (800 324)  LC_2 Logic Functioning bit
 (41 4)  (803 324)  (803 324)  LC_2 Logic Functioning bit
 (43 4)  (805 324)  (805 324)  LC_2 Logic Functioning bit
 (45 4)  (807 324)  (807 324)  LC_2 Logic Functioning bit
 (1 5)  (763 325)  (763 325)  routing T_15_20.lc_trk_g0_2 <X> T_15_20.wire_logic_cluster/lc_7/cen
 (27 5)  (789 325)  (789 325)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 325)  (791 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (37 5)  (799 325)  (799 325)  LC_2 Logic Functioning bit
 (39 5)  (801 325)  (801 325)  LC_2 Logic Functioning bit
 (40 5)  (802 325)  (802 325)  LC_2 Logic Functioning bit
 (42 5)  (804 325)  (804 325)  LC_2 Logic Functioning bit
 (51 5)  (813 325)  (813 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (16 6)  (778 326)  (778 326)  routing T_15_20.sp4_v_b_13 <X> T_15_20.lc_trk_g1_5
 (17 6)  (779 326)  (779 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (780 326)  (780 326)  routing T_15_20.sp4_v_b_13 <X> T_15_20.lc_trk_g1_5
 (18 7)  (780 327)  (780 327)  routing T_15_20.sp4_v_b_13 <X> T_15_20.lc_trk_g1_5
 (36 8)  (798 328)  (798 328)  LC_4 Logic Functioning bit
 (38 8)  (800 328)  (800 328)  LC_4 Logic Functioning bit
 (41 8)  (803 328)  (803 328)  LC_4 Logic Functioning bit
 (43 8)  (805 328)  (805 328)  LC_4 Logic Functioning bit
 (45 8)  (807 328)  (807 328)  LC_4 Logic Functioning bit
 (51 8)  (813 328)  (813 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (788 329)  (788 329)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 329)  (789 329)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 329)  (790 329)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 329)  (791 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (799 329)  (799 329)  LC_4 Logic Functioning bit
 (39 9)  (801 329)  (801 329)  LC_4 Logic Functioning bit
 (40 9)  (802 329)  (802 329)  LC_4 Logic Functioning bit
 (42 9)  (804 329)  (804 329)  LC_4 Logic Functioning bit
 (4 12)  (766 332)  (766 332)  routing T_15_20.sp4_h_l_44 <X> T_15_20.sp4_v_b_9
 (22 12)  (784 332)  (784 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (785 332)  (785 332)  routing T_15_20.sp4_v_t_30 <X> T_15_20.lc_trk_g3_3
 (24 12)  (786 332)  (786 332)  routing T_15_20.sp4_v_t_30 <X> T_15_20.lc_trk_g3_3
 (5 13)  (767 333)  (767 333)  routing T_15_20.sp4_h_l_44 <X> T_15_20.sp4_v_b_9
 (0 14)  (762 334)  (762 334)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 334)  (763 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (779 334)  (779 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (762 335)  (762 335)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 335)  (763 335)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_7/s_r
 (18 15)  (780 335)  (780 335)  routing T_15_20.sp4_r_v_b_45 <X> T_15_20.lc_trk_g3_5


LogicTile_16_20

 (0 0)  (816 320)  (816 320)  Negative Clock bit

 (31 0)  (847 320)  (847 320)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 320)  (848 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 320)  (849 320)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 320)  (850 320)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 320)  (852 320)  LC_0 Logic Functioning bit
 (37 0)  (853 320)  (853 320)  LC_0 Logic Functioning bit
 (38 0)  (854 320)  (854 320)  LC_0 Logic Functioning bit
 (39 0)  (855 320)  (855 320)  LC_0 Logic Functioning bit
 (45 0)  (861 320)  (861 320)  LC_0 Logic Functioning bit
 (22 1)  (838 321)  (838 321)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (840 321)  (840 321)  routing T_16_20.bot_op_2 <X> T_16_20.lc_trk_g0_2
 (31 1)  (847 321)  (847 321)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 321)  (852 321)  LC_0 Logic Functioning bit
 (37 1)  (853 321)  (853 321)  LC_0 Logic Functioning bit
 (38 1)  (854 321)  (854 321)  LC_0 Logic Functioning bit
 (39 1)  (855 321)  (855 321)  LC_0 Logic Functioning bit
 (51 1)  (867 321)  (867 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (816 322)  (816 322)  routing T_16_20.glb_netwk_7 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (1 2)  (817 322)  (817 322)  routing T_16_20.glb_netwk_7 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (842 322)  (842 322)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (36 2)  (852 322)  (852 322)  LC_1 Logic Functioning bit
 (38 2)  (854 322)  (854 322)  LC_1 Logic Functioning bit
 (41 2)  (857 322)  (857 322)  LC_1 Logic Functioning bit
 (43 2)  (859 322)  (859 322)  LC_1 Logic Functioning bit
 (45 2)  (861 322)  (861 322)  LC_1 Logic Functioning bit
 (52 2)  (868 322)  (868 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (816 323)  (816 323)  routing T_16_20.glb_netwk_7 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (28 3)  (844 323)  (844 323)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 323)  (845 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (853 323)  (853 323)  LC_1 Logic Functioning bit
 (39 3)  (855 323)  (855 323)  LC_1 Logic Functioning bit
 (40 3)  (856 323)  (856 323)  LC_1 Logic Functioning bit
 (42 3)  (858 323)  (858 323)  LC_1 Logic Functioning bit
 (1 4)  (817 324)  (817 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (22 4)  (838 324)  (838 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (1 5)  (817 325)  (817 325)  routing T_16_20.lc_trk_g0_2 <X> T_16_20.wire_logic_cluster/lc_7/cen
 (17 5)  (833 325)  (833 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (21 5)  (837 325)  (837 325)  routing T_16_20.sp4_r_v_b_27 <X> T_16_20.lc_trk_g1_3
 (4 6)  (820 326)  (820 326)  routing T_16_20.sp4_v_b_3 <X> T_16_20.sp4_v_t_38
 (36 6)  (852 326)  (852 326)  LC_3 Logic Functioning bit
 (38 6)  (854 326)  (854 326)  LC_3 Logic Functioning bit
 (41 6)  (857 326)  (857 326)  LC_3 Logic Functioning bit
 (43 6)  (859 326)  (859 326)  LC_3 Logic Functioning bit
 (45 6)  (861 326)  (861 326)  LC_3 Logic Functioning bit
 (52 6)  (868 326)  (868 326)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (843 327)  (843 327)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 327)  (844 327)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 327)  (845 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (37 7)  (853 327)  (853 327)  LC_3 Logic Functioning bit
 (39 7)  (855 327)  (855 327)  LC_3 Logic Functioning bit
 (40 7)  (856 327)  (856 327)  LC_3 Logic Functioning bit
 (42 7)  (858 327)  (858 327)  LC_3 Logic Functioning bit
 (17 8)  (833 328)  (833 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (36 8)  (852 328)  (852 328)  LC_4 Logic Functioning bit
 (38 8)  (854 328)  (854 328)  LC_4 Logic Functioning bit
 (41 8)  (857 328)  (857 328)  LC_4 Logic Functioning bit
 (43 8)  (859 328)  (859 328)  LC_4 Logic Functioning bit
 (45 8)  (861 328)  (861 328)  LC_4 Logic Functioning bit
 (18 9)  (834 329)  (834 329)  routing T_16_20.sp4_r_v_b_33 <X> T_16_20.lc_trk_g2_1
 (26 9)  (842 329)  (842 329)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 329)  (843 329)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 329)  (845 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (853 329)  (853 329)  LC_4 Logic Functioning bit
 (39 9)  (855 329)  (855 329)  LC_4 Logic Functioning bit
 (40 9)  (856 329)  (856 329)  LC_4 Logic Functioning bit
 (42 9)  (858 329)  (858 329)  LC_4 Logic Functioning bit
 (15 10)  (831 330)  (831 330)  routing T_16_20.sp4_h_l_24 <X> T_16_20.lc_trk_g2_5
 (16 10)  (832 330)  (832 330)  routing T_16_20.sp4_h_l_24 <X> T_16_20.lc_trk_g2_5
 (17 10)  (833 330)  (833 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (834 330)  (834 330)  routing T_16_20.sp4_h_l_24 <X> T_16_20.lc_trk_g2_5
 (36 10)  (852 330)  (852 330)  LC_5 Logic Functioning bit
 (38 10)  (854 330)  (854 330)  LC_5 Logic Functioning bit
 (41 10)  (857 330)  (857 330)  LC_5 Logic Functioning bit
 (43 10)  (859 330)  (859 330)  LC_5 Logic Functioning bit
 (45 10)  (861 330)  (861 330)  LC_5 Logic Functioning bit
 (52 10)  (868 330)  (868 330)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (27 11)  (843 331)  (843 331)  routing T_16_20.lc_trk_g1_0 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 331)  (845 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (853 331)  (853 331)  LC_5 Logic Functioning bit
 (39 11)  (855 331)  (855 331)  LC_5 Logic Functioning bit
 (40 11)  (856 331)  (856 331)  LC_5 Logic Functioning bit
 (42 11)  (858 331)  (858 331)  LC_5 Logic Functioning bit
 (32 12)  (848 332)  (848 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 332)  (849 332)  routing T_16_20.lc_trk_g2_1 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 332)  (852 332)  LC_6 Logic Functioning bit
 (37 12)  (853 332)  (853 332)  LC_6 Logic Functioning bit
 (38 12)  (854 332)  (854 332)  LC_6 Logic Functioning bit
 (39 12)  (855 332)  (855 332)  LC_6 Logic Functioning bit
 (45 12)  (861 332)  (861 332)  LC_6 Logic Functioning bit
 (52 12)  (868 332)  (868 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (831 333)  (831 333)  routing T_16_20.sp4_v_t_29 <X> T_16_20.lc_trk_g3_0
 (16 13)  (832 333)  (832 333)  routing T_16_20.sp4_v_t_29 <X> T_16_20.lc_trk_g3_0
 (17 13)  (833 333)  (833 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (36 13)  (852 333)  (852 333)  LC_6 Logic Functioning bit
 (37 13)  (853 333)  (853 333)  LC_6 Logic Functioning bit
 (38 13)  (854 333)  (854 333)  LC_6 Logic Functioning bit
 (39 13)  (855 333)  (855 333)  LC_6 Logic Functioning bit
 (0 14)  (816 334)  (816 334)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 334)  (817 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (831 334)  (831 334)  routing T_16_20.sp4_v_t_32 <X> T_16_20.lc_trk_g3_5
 (16 14)  (832 334)  (832 334)  routing T_16_20.sp4_v_t_32 <X> T_16_20.lc_trk_g3_5
 (17 14)  (833 334)  (833 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (816 335)  (816 335)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 335)  (817 335)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (22 15)  (838 335)  (838 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 335)  (841 335)  routing T_16_20.sp4_r_v_b_46 <X> T_16_20.lc_trk_g3_6


LogicTile_17_20

 (0 0)  (874 320)  (874 320)  Negative Clock bit

 (6 0)  (880 320)  (880 320)  routing T_17_20.sp4_v_t_44 <X> T_17_20.sp4_v_b_0
 (36 0)  (910 320)  (910 320)  LC_0 Logic Functioning bit
 (38 0)  (912 320)  (912 320)  LC_0 Logic Functioning bit
 (41 0)  (915 320)  (915 320)  LC_0 Logic Functioning bit
 (43 0)  (917 320)  (917 320)  LC_0 Logic Functioning bit
 (45 0)  (919 320)  (919 320)  LC_0 Logic Functioning bit
 (52 0)  (926 320)  (926 320)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (5 1)  (879 321)  (879 321)  routing T_17_20.sp4_v_t_44 <X> T_17_20.sp4_v_b_0
 (26 1)  (900 321)  (900 321)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 321)  (901 321)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 321)  (902 321)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 321)  (903 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (911 321)  (911 321)  LC_0 Logic Functioning bit
 (39 1)  (913 321)  (913 321)  LC_0 Logic Functioning bit
 (40 1)  (914 321)  (914 321)  LC_0 Logic Functioning bit
 (42 1)  (916 321)  (916 321)  LC_0 Logic Functioning bit
 (0 2)  (874 322)  (874 322)  routing T_17_20.glb_netwk_7 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (1 2)  (875 322)  (875 322)  routing T_17_20.glb_netwk_7 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (879 322)  (879 322)  routing T_17_20.sp4_v_t_37 <X> T_17_20.sp4_h_l_37
 (36 2)  (910 322)  (910 322)  LC_1 Logic Functioning bit
 (38 2)  (912 322)  (912 322)  LC_1 Logic Functioning bit
 (41 2)  (915 322)  (915 322)  LC_1 Logic Functioning bit
 (43 2)  (917 322)  (917 322)  LC_1 Logic Functioning bit
 (45 2)  (919 322)  (919 322)  LC_1 Logic Functioning bit
 (52 2)  (926 322)  (926 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (874 323)  (874 323)  routing T_17_20.glb_netwk_7 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (6 3)  (880 323)  (880 323)  routing T_17_20.sp4_v_t_37 <X> T_17_20.sp4_h_l_37
 (26 3)  (900 323)  (900 323)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 323)  (901 323)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 323)  (902 323)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 323)  (903 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (911 323)  (911 323)  LC_1 Logic Functioning bit
 (39 3)  (913 323)  (913 323)  LC_1 Logic Functioning bit
 (40 3)  (914 323)  (914 323)  LC_1 Logic Functioning bit
 (42 3)  (916 323)  (916 323)  LC_1 Logic Functioning bit
 (0 4)  (874 324)  (874 324)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_7/cen
 (1 4)  (875 324)  (875 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (875 325)  (875 325)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_7/cen
 (15 5)  (889 325)  (889 325)  routing T_17_20.sp4_v_t_5 <X> T_17_20.lc_trk_g1_0
 (16 5)  (890 325)  (890 325)  routing T_17_20.sp4_v_t_5 <X> T_17_20.lc_trk_g1_0
 (17 5)  (891 325)  (891 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 6)  (900 326)  (900 326)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (36 6)  (910 326)  (910 326)  LC_3 Logic Functioning bit
 (38 6)  (912 326)  (912 326)  LC_3 Logic Functioning bit
 (41 6)  (915 326)  (915 326)  LC_3 Logic Functioning bit
 (43 6)  (917 326)  (917 326)  LC_3 Logic Functioning bit
 (45 6)  (919 326)  (919 326)  LC_3 Logic Functioning bit
 (52 6)  (926 326)  (926 326)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (901 327)  (901 327)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 327)  (902 327)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 327)  (903 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (911 327)  (911 327)  LC_3 Logic Functioning bit
 (39 7)  (913 327)  (913 327)  LC_3 Logic Functioning bit
 (40 7)  (914 327)  (914 327)  LC_3 Logic Functioning bit
 (42 7)  (916 327)  (916 327)  LC_3 Logic Functioning bit
 (25 8)  (899 328)  (899 328)  routing T_17_20.bnl_op_2 <X> T_17_20.lc_trk_g2_2
 (22 9)  (896 329)  (896 329)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (899 329)  (899 329)  routing T_17_20.bnl_op_2 <X> T_17_20.lc_trk_g2_2
 (14 11)  (888 331)  (888 331)  routing T_17_20.sp4_r_v_b_36 <X> T_17_20.lc_trk_g2_4
 (17 11)  (891 331)  (891 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (4 12)  (878 332)  (878 332)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_b_9
 (17 12)  (891 332)  (891 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (896 332)  (896 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (897 332)  (897 332)  routing T_17_20.sp12_v_b_19 <X> T_17_20.lc_trk_g3_3
 (32 12)  (906 332)  (906 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 332)  (908 332)  routing T_17_20.lc_trk_g1_0 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 332)  (910 332)  LC_6 Logic Functioning bit
 (37 12)  (911 332)  (911 332)  LC_6 Logic Functioning bit
 (38 12)  (912 332)  (912 332)  LC_6 Logic Functioning bit
 (39 12)  (913 332)  (913 332)  LC_6 Logic Functioning bit
 (45 12)  (919 332)  (919 332)  LC_6 Logic Functioning bit
 (52 12)  (926 332)  (926 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (5 13)  (879 333)  (879 333)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_b_9
 (18 13)  (892 333)  (892 333)  routing T_17_20.sp4_r_v_b_41 <X> T_17_20.lc_trk_g3_1
 (21 13)  (895 333)  (895 333)  routing T_17_20.sp12_v_b_19 <X> T_17_20.lc_trk_g3_3
 (22 13)  (896 333)  (896 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (897 333)  (897 333)  routing T_17_20.sp4_v_b_42 <X> T_17_20.lc_trk_g3_2
 (24 13)  (898 333)  (898 333)  routing T_17_20.sp4_v_b_42 <X> T_17_20.lc_trk_g3_2
 (36 13)  (910 333)  (910 333)  LC_6 Logic Functioning bit
 (37 13)  (911 333)  (911 333)  LC_6 Logic Functioning bit
 (38 13)  (912 333)  (912 333)  LC_6 Logic Functioning bit
 (39 13)  (913 333)  (913 333)  LC_6 Logic Functioning bit
 (0 14)  (874 334)  (874 334)  routing T_17_20.lc_trk_g2_4 <X> T_17_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 334)  (875 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (32 14)  (906 334)  (906 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 334)  (907 334)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 334)  (908 334)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 334)  (910 334)  LC_7 Logic Functioning bit
 (37 14)  (911 334)  (911 334)  LC_7 Logic Functioning bit
 (38 14)  (912 334)  (912 334)  LC_7 Logic Functioning bit
 (39 14)  (913 334)  (913 334)  LC_7 Logic Functioning bit
 (45 14)  (919 334)  (919 334)  LC_7 Logic Functioning bit
 (52 14)  (926 334)  (926 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (1 15)  (875 335)  (875 335)  routing T_17_20.lc_trk_g2_4 <X> T_17_20.wire_logic_cluster/lc_7/s_r
 (17 15)  (891 335)  (891 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (36 15)  (910 335)  (910 335)  LC_7 Logic Functioning bit
 (37 15)  (911 335)  (911 335)  LC_7 Logic Functioning bit
 (38 15)  (912 335)  (912 335)  LC_7 Logic Functioning bit
 (39 15)  (913 335)  (913 335)  LC_7 Logic Functioning bit


LogicTile_19_20

 (19 10)  (1001 330)  (1001 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_24_20

 (3 13)  (1255 333)  (1255 333)  routing T_24_20.sp12_h_l_22 <X> T_24_20.sp12_h_r_1


LogicTile_29_20

 (1 3)  (1511 323)  (1511 323)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_32_20

 (9 8)  (1681 328)  (1681 328)  routing T_32_20.sp4_h_l_41 <X> T_32_20.sp4_h_r_7
 (10 8)  (1682 328)  (1682 328)  routing T_32_20.sp4_h_l_41 <X> T_32_20.sp4_h_r_7


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (11 2)  (1737 322)  (1737 322)  routing T_33_20.span4_horz_7 <X> T_33_20.span4_vert_t_13
 (12 2)  (1738 322)  (1738 322)  routing T_33_20.span4_horz_7 <X> T_33_20.span4_vert_t_13
 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0



IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 316)  (6 316)  routing T_0_19.span4_horz_19 <X> T_0_19.span4_vert_t_15
 (12 12)  (5 316)  (5 316)  routing T_0_19.span4_horz_19 <X> T_0_19.span4_vert_t_15


LogicTile_2_19

 (19 6)  (91 310)  (91 310)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_3_19

 (4 11)  (130 315)  (130 315)  routing T_3_19.sp4_v_b_1 <X> T_3_19.sp4_h_l_43


LogicTile_5_19

 (3 4)  (237 308)  (237 308)  routing T_5_19.sp12_v_b_0 <X> T_5_19.sp12_h_r_0
 (3 5)  (237 309)  (237 309)  routing T_5_19.sp12_v_b_0 <X> T_5_19.sp12_h_r_0


LogicTile_6_19

 (3 4)  (291 308)  (291 308)  routing T_6_19.sp12_v_t_23 <X> T_6_19.sp12_h_r_0


RAM_Tile_8_19

 (3 0)  (399 304)  (399 304)  routing T_8_19.sp12_h_r_0 <X> T_8_19.sp12_v_b_0
 (3 1)  (399 305)  (399 305)  routing T_8_19.sp12_h_r_0 <X> T_8_19.sp12_v_b_0


LogicTile_10_19

 (3 0)  (495 304)  (495 304)  routing T_10_19.sp12_h_r_0 <X> T_10_19.sp12_v_b_0
 (3 1)  (495 305)  (495 305)  routing T_10_19.sp12_h_r_0 <X> T_10_19.sp12_v_b_0
 (9 15)  (501 319)  (501 319)  routing T_10_19.sp4_v_b_2 <X> T_10_19.sp4_v_t_47
 (10 15)  (502 319)  (502 319)  routing T_10_19.sp4_v_b_2 <X> T_10_19.sp4_v_t_47


LogicTile_11_19

 (4 12)  (550 316)  (550 316)  routing T_11_19.sp4_v_t_44 <X> T_11_19.sp4_v_b_9


LogicTile_12_19

 (2 4)  (602 308)  (602 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (11 4)  (611 308)  (611 308)  routing T_12_19.sp4_v_t_39 <X> T_12_19.sp4_v_b_5
 (12 5)  (612 309)  (612 309)  routing T_12_19.sp4_v_t_39 <X> T_12_19.sp4_v_b_5
 (8 7)  (608 311)  (608 311)  routing T_12_19.sp4_v_b_1 <X> T_12_19.sp4_v_t_41
 (10 7)  (610 311)  (610 311)  routing T_12_19.sp4_v_b_1 <X> T_12_19.sp4_v_t_41
 (19 8)  (619 312)  (619 312)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_14_19

 (4 10)  (712 314)  (712 314)  routing T_14_19.sp4_v_b_6 <X> T_14_19.sp4_v_t_43


LogicTile_15_19

 (8 1)  (770 305)  (770 305)  routing T_15_19.sp4_h_l_42 <X> T_15_19.sp4_v_b_1
 (9 1)  (771 305)  (771 305)  routing T_15_19.sp4_h_l_42 <X> T_15_19.sp4_v_b_1
 (10 1)  (772 305)  (772 305)  routing T_15_19.sp4_h_l_42 <X> T_15_19.sp4_v_b_1
 (22 2)  (784 306)  (784 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (788 306)  (788 306)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (790 306)  (790 306)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 306)  (791 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 306)  (792 306)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 306)  (793 306)  routing T_15_19.lc_trk_g0_4 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (797 306)  (797 306)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.input_2_1
 (36 2)  (798 306)  (798 306)  LC_1 Logic Functioning bit
 (37 2)  (799 306)  (799 306)  LC_1 Logic Functioning bit
 (38 2)  (800 306)  (800 306)  LC_1 Logic Functioning bit
 (41 2)  (803 306)  (803 306)  LC_1 Logic Functioning bit
 (43 2)  (805 306)  (805 306)  LC_1 Logic Functioning bit
 (47 2)  (809 306)  (809 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (14 3)  (776 307)  (776 307)  routing T_15_19.sp12_h_r_20 <X> T_15_19.lc_trk_g0_4
 (16 3)  (778 307)  (778 307)  routing T_15_19.sp12_h_r_20 <X> T_15_19.lc_trk_g0_4
 (17 3)  (779 307)  (779 307)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (21 3)  (783 307)  (783 307)  routing T_15_19.sp4_r_v_b_31 <X> T_15_19.lc_trk_g0_7
 (27 3)  (789 307)  (789 307)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 307)  (791 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 307)  (792 307)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (794 307)  (794 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (797 307)  (797 307)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.input_2_1
 (37 3)  (799 307)  (799 307)  LC_1 Logic Functioning bit
 (40 3)  (802 307)  (802 307)  LC_1 Logic Functioning bit
 (42 3)  (804 307)  (804 307)  LC_1 Logic Functioning bit
 (15 7)  (777 311)  (777 311)  routing T_15_19.sp4_v_t_9 <X> T_15_19.lc_trk_g1_4
 (16 7)  (778 311)  (778 311)  routing T_15_19.sp4_v_t_9 <X> T_15_19.lc_trk_g1_4
 (17 7)  (779 311)  (779 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 11)  (784 315)  (784 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6


LogicTile_16_19

 (0 0)  (816 304)  (816 304)  Negative Clock bit

 (21 0)  (837 304)  (837 304)  routing T_16_19.sp4_v_b_3 <X> T_16_19.lc_trk_g0_3
 (22 0)  (838 304)  (838 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (839 304)  (839 304)  routing T_16_19.sp4_v_b_3 <X> T_16_19.lc_trk_g0_3
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 304)  (850 304)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (42 0)  (858 304)  (858 304)  LC_0 Logic Functioning bit
 (22 1)  (838 305)  (838 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (839 305)  (839 305)  routing T_16_19.sp4_v_b_18 <X> T_16_19.lc_trk_g0_2
 (24 1)  (840 305)  (840 305)  routing T_16_19.sp4_v_b_18 <X> T_16_19.lc_trk_g0_2
 (30 1)  (846 305)  (846 305)  routing T_16_19.lc_trk_g0_3 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 305)  (847 305)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 305)  (848 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (850 305)  (850 305)  routing T_16_19.lc_trk_g1_1 <X> T_16_19.input_2_0
 (42 1)  (858 305)  (858 305)  LC_0 Logic Functioning bit
 (0 2)  (816 306)  (816 306)  routing T_16_19.glb_netwk_7 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (1 2)  (817 306)  (817 306)  routing T_16_19.glb_netwk_7 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (830 306)  (830 306)  routing T_16_19.wire_logic_cluster/lc_4/out <X> T_16_19.lc_trk_g0_4
 (26 2)  (842 306)  (842 306)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (32 2)  (848 306)  (848 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 306)  (850 306)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (853 306)  (853 306)  LC_1 Logic Functioning bit
 (39 2)  (855 306)  (855 306)  LC_1 Logic Functioning bit
 (40 2)  (856 306)  (856 306)  LC_1 Logic Functioning bit
 (42 2)  (858 306)  (858 306)  LC_1 Logic Functioning bit
 (43 2)  (859 306)  (859 306)  LC_1 Logic Functioning bit
 (50 2)  (866 306)  (866 306)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (816 307)  (816 307)  routing T_16_19.glb_netwk_7 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (9 3)  (825 307)  (825 307)  routing T_16_19.sp4_v_b_1 <X> T_16_19.sp4_v_t_36
 (17 3)  (833 307)  (833 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (843 307)  (843 307)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 307)  (844 307)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 307)  (845 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 307)  (847 307)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 307)  (852 307)  LC_1 Logic Functioning bit
 (38 3)  (854 307)  (854 307)  LC_1 Logic Functioning bit
 (41 3)  (857 307)  (857 307)  LC_1 Logic Functioning bit
 (42 3)  (858 307)  (858 307)  LC_1 Logic Functioning bit
 (43 3)  (859 307)  (859 307)  LC_1 Logic Functioning bit
 (46 3)  (862 307)  (862 307)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (863 307)  (863 307)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (830 308)  (830 308)  routing T_16_19.wire_logic_cluster/lc_0/out <X> T_16_19.lc_trk_g1_0
 (15 4)  (831 308)  (831 308)  routing T_16_19.bot_op_1 <X> T_16_19.lc_trk_g1_1
 (17 4)  (833 308)  (833 308)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (838 308)  (838 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (32 4)  (848 308)  (848 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 308)  (850 308)  routing T_16_19.lc_trk_g1_0 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 308)  (852 308)  LC_2 Logic Functioning bit
 (37 4)  (853 308)  (853 308)  LC_2 Logic Functioning bit
 (38 4)  (854 308)  (854 308)  LC_2 Logic Functioning bit
 (39 4)  (855 308)  (855 308)  LC_2 Logic Functioning bit
 (42 4)  (858 308)  (858 308)  LC_2 Logic Functioning bit
 (43 4)  (859 308)  (859 308)  LC_2 Logic Functioning bit
 (50 4)  (866 308)  (866 308)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (833 309)  (833 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (837 309)  (837 309)  routing T_16_19.sp4_r_v_b_27 <X> T_16_19.lc_trk_g1_3
 (22 5)  (838 309)  (838 309)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (840 309)  (840 309)  routing T_16_19.bot_op_2 <X> T_16_19.lc_trk_g1_2
 (36 5)  (852 309)  (852 309)  LC_2 Logic Functioning bit
 (37 5)  (853 309)  (853 309)  LC_2 Logic Functioning bit
 (38 5)  (854 309)  (854 309)  LC_2 Logic Functioning bit
 (39 5)  (855 309)  (855 309)  LC_2 Logic Functioning bit
 (42 5)  (858 309)  (858 309)  LC_2 Logic Functioning bit
 (43 5)  (859 309)  (859 309)  LC_2 Logic Functioning bit
 (29 6)  (845 310)  (845 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 310)  (850 310)  routing T_16_19.lc_trk_g1_1 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (41 6)  (857 310)  (857 310)  LC_3 Logic Functioning bit
 (43 6)  (859 310)  (859 310)  LC_3 Logic Functioning bit
 (30 7)  (846 311)  (846 311)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (41 7)  (857 311)  (857 311)  LC_3 Logic Functioning bit
 (43 7)  (859 311)  (859 311)  LC_3 Logic Functioning bit
 (13 8)  (829 312)  (829 312)  routing T_16_19.sp4_v_t_45 <X> T_16_19.sp4_v_b_8
 (26 8)  (842 312)  (842 312)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 312)  (844 312)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 312)  (845 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 312)  (846 312)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 312)  (848 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 312)  (850 312)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 312)  (852 312)  LC_4 Logic Functioning bit
 (38 8)  (854 312)  (854 312)  LC_4 Logic Functioning bit
 (41 8)  (857 312)  (857 312)  LC_4 Logic Functioning bit
 (43 8)  (859 312)  (859 312)  LC_4 Logic Functioning bit
 (45 8)  (861 312)  (861 312)  LC_4 Logic Functioning bit
 (48 8)  (864 312)  (864 312)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (866 312)  (866 312)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (867 312)  (867 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (28 9)  (844 313)  (844 313)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 313)  (845 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 313)  (847 313)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (42 9)  (858 313)  (858 313)  LC_4 Logic Functioning bit
 (52 9)  (868 313)  (868 313)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (53 9)  (869 313)  (869 313)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (11 10)  (827 314)  (827 314)  routing T_16_19.sp4_h_r_2 <X> T_16_19.sp4_v_t_45
 (13 10)  (829 314)  (829 314)  routing T_16_19.sp4_h_r_2 <X> T_16_19.sp4_v_t_45
 (14 10)  (830 314)  (830 314)  routing T_16_19.sp4_v_b_36 <X> T_16_19.lc_trk_g2_4
 (17 10)  (833 314)  (833 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 314)  (834 314)  routing T_16_19.wire_logic_cluster/lc_5/out <X> T_16_19.lc_trk_g2_5
 (29 10)  (845 314)  (845 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 314)  (846 314)  routing T_16_19.lc_trk_g0_4 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 314)  (850 314)  routing T_16_19.lc_trk_g1_1 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 314)  (852 314)  LC_5 Logic Functioning bit
 (41 10)  (857 314)  (857 314)  LC_5 Logic Functioning bit
 (43 10)  (859 314)  (859 314)  LC_5 Logic Functioning bit
 (12 11)  (828 315)  (828 315)  routing T_16_19.sp4_h_r_2 <X> T_16_19.sp4_v_t_45
 (14 11)  (830 315)  (830 315)  routing T_16_19.sp4_v_b_36 <X> T_16_19.lc_trk_g2_4
 (16 11)  (832 315)  (832 315)  routing T_16_19.sp4_v_b_36 <X> T_16_19.lc_trk_g2_4
 (17 11)  (833 315)  (833 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (26 11)  (842 315)  (842 315)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 315)  (843 315)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 315)  (845 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 315)  (848 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (851 315)  (851 315)  routing T_16_19.lc_trk_g0_3 <X> T_16_19.input_2_5
 (36 11)  (852 315)  (852 315)  LC_5 Logic Functioning bit
 (38 11)  (854 315)  (854 315)  LC_5 Logic Functioning bit
 (41 11)  (857 315)  (857 315)  LC_5 Logic Functioning bit
 (43 11)  (859 315)  (859 315)  LC_5 Logic Functioning bit
 (14 14)  (830 318)  (830 318)  routing T_16_19.sp4_v_b_36 <X> T_16_19.lc_trk_g3_4
 (14 15)  (830 319)  (830 319)  routing T_16_19.sp4_v_b_36 <X> T_16_19.lc_trk_g3_4
 (16 15)  (832 319)  (832 319)  routing T_16_19.sp4_v_b_36 <X> T_16_19.lc_trk_g3_4
 (17 15)  (833 319)  (833 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_17_19

 (8 12)  (882 316)  (882 316)  routing T_17_19.sp4_v_b_10 <X> T_17_19.sp4_h_r_10
 (9 12)  (883 316)  (883 316)  routing T_17_19.sp4_v_b_10 <X> T_17_19.sp4_h_r_10


LogicTile_18_19

 (9 0)  (937 304)  (937 304)  routing T_18_19.sp4_h_l_47 <X> T_18_19.sp4_h_r_1
 (10 0)  (938 304)  (938 304)  routing T_18_19.sp4_h_l_47 <X> T_18_19.sp4_h_r_1
 (8 1)  (936 305)  (936 305)  routing T_18_19.sp4_h_r_1 <X> T_18_19.sp4_v_b_1
 (8 3)  (936 307)  (936 307)  routing T_18_19.sp4_h_r_1 <X> T_18_19.sp4_v_t_36
 (9 3)  (937 307)  (937 307)  routing T_18_19.sp4_h_r_1 <X> T_18_19.sp4_v_t_36


LogicTile_21_19

 (9 0)  (1099 304)  (1099 304)  routing T_21_19.sp4_h_l_47 <X> T_21_19.sp4_h_r_1
 (10 0)  (1100 304)  (1100 304)  routing T_21_19.sp4_h_l_47 <X> T_21_19.sp4_h_r_1


LogicTile_22_19

 (3 2)  (1147 306)  (1147 306)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_h_l_23
 (3 3)  (1147 307)  (1147 307)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_h_l_23
 (3 13)  (1147 317)  (1147 317)  routing T_22_19.sp12_h_l_22 <X> T_22_19.sp12_h_r_1


RAM_Tile_25_19

 (8 0)  (1314 304)  (1314 304)  routing T_25_19.sp4_h_l_36 <X> T_25_19.sp4_h_r_1


LogicTile_27_19

 (1 3)  (1403 307)  (1403 307)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_29_19

 (4 13)  (1514 317)  (1514 317)  routing T_29_19.sp4_h_l_36 <X> T_29_19.sp4_h_r_9
 (6 13)  (1516 317)  (1516 317)  routing T_29_19.sp4_h_l_36 <X> T_29_19.sp4_h_r_9


LogicTile_30_19

 (9 8)  (1573 312)  (1573 312)  routing T_30_19.sp4_h_l_41 <X> T_30_19.sp4_h_r_7
 (10 8)  (1574 312)  (1574 312)  routing T_30_19.sp4_h_l_41 <X> T_30_19.sp4_h_r_7


IO_Tile_33_19

 (14 1)  (1740 305)  (1740 305)  routing T_33_19.span4_vert_t_12 <X> T_33_19.span4_vert_b_0
 (13 3)  (1739 307)  (1739 307)  routing T_33_19.span4_horz_31 <X> T_33_19.span4_vert_b_1
 (4 4)  (1730 308)  (1730 308)  routing T_33_19.span4_vert_b_12 <X> T_33_19.lc_trk_g0_4
 (5 5)  (1731 309)  (1731 309)  routing T_33_19.span4_vert_b_12 <X> T_33_19.lc_trk_g0_4
 (7 5)  (1733 309)  (1733 309)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 312)  (1742 312)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (10 10)  (1736 314)  (1736 314)  routing T_33_19.lc_trk_g0_4 <X> T_33_19.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 314)  (1738 314)  routing T_33_19.lc_trk_g1_4 <X> T_33_19.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 314)  (1739 314)  routing T_33_19.lc_trk_g1_4 <X> T_33_19.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 314)  (1742 314)  IOB_1 IO Functioning bit
 (11 11)  (1737 315)  (1737 315)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 315)  (1739 315)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 316)  (1730 316)  routing T_33_19.span4_horz_44 <X> T_33_19.lc_trk_g1_4
 (4 13)  (1730 317)  (1730 317)  routing T_33_19.span4_horz_44 <X> T_33_19.lc_trk_g1_4
 (5 13)  (1731 317)  (1731 317)  routing T_33_19.span4_horz_44 <X> T_33_19.lc_trk_g1_4
 (6 13)  (1732 317)  (1732 317)  routing T_33_19.span4_horz_44 <X> T_33_19.lc_trk_g1_4
 (7 13)  (1733 317)  (1733 317)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_44 lc_trk_g1_4
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit
 (17 14)  (1743 318)  (1743 318)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (5 0)  (12 288)  (12 288)  routing T_0_18.span4_horz_33 <X> T_0_18.lc_trk_g0_1
 (6 0)  (11 288)  (11 288)  routing T_0_18.span4_horz_33 <X> T_0_18.lc_trk_g0_1
 (7 0)  (10 288)  (10 288)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_33 lc_trk_g0_1
 (8 0)  (9 288)  (9 288)  routing T_0_18.span4_horz_33 <X> T_0_18.lc_trk_g0_1
 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (4 4)  (13 292)  (13 292)  routing T_0_18.span12_horz_4 <X> T_0_18.lc_trk_g0_4
 (5 4)  (12 292)  (12 292)  routing T_0_18.span4_vert_b_13 <X> T_0_18.lc_trk_g0_5
 (7 4)  (10 292)  (10 292)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 292)  (9 292)  routing T_0_18.span4_vert_b_13 <X> T_0_18.lc_trk_g0_5
 (10 4)  (7 292)  (7 292)  routing T_0_18.lc_trk_g0_5 <X> T_0_18.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 292)  (4 292)  routing T_0_18.lc_trk_g0_4 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 292)  (0 292)  IOB_0 IO Functioning bit
 (4 5)  (13 293)  (13 293)  routing T_0_18.span12_horz_4 <X> T_0_18.lc_trk_g0_4
 (5 5)  (12 293)  (12 293)  routing T_0_18.span12_horz_4 <X> T_0_18.lc_trk_g0_4
 (7 5)  (10 293)  (10 293)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_4 lc_trk_g0_4
 (11 5)  (6 293)  (6 293)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 293)  (0 293)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 297)  (0 297)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 298)  (7 298)  routing T_0_18.lc_trk_g1_5 <X> T_0_18.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 298)  (6 298)  routing T_0_18.lc_trk_g1_5 <X> T_0_18.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 298)  (1 298)  IOB_1 IO Functioning bit
 (11 11)  (6 299)  (6 299)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 299)  (4 299)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 300)  (12 300)  routing T_0_18.span4_vert_b_13 <X> T_0_18.lc_trk_g1_5
 (7 12)  (10 300)  (10 300)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (9 300)  (9 300)  routing T_0_18.span4_vert_b_13 <X> T_0_18.lc_trk_g1_5
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit
 (17 14)  (0 302)  (0 302)  IOB_1 IO Functioning bit


LogicTile_2_18

 (4 15)  (76 303)  (76 303)  routing T_2_18.sp4_h_r_1 <X> T_2_18.sp4_h_l_44
 (6 15)  (78 303)  (78 303)  routing T_2_18.sp4_h_r_1 <X> T_2_18.sp4_h_l_44


LogicTile_3_18

 (3 14)  (129 302)  (129 302)  routing T_3_18.sp12_h_r_1 <X> T_3_18.sp12_v_t_22
 (3 15)  (129 303)  (129 303)  routing T_3_18.sp12_h_r_1 <X> T_3_18.sp12_v_t_22


LogicTile_4_18

 (3 5)  (183 293)  (183 293)  routing T_4_18.sp12_h_l_23 <X> T_4_18.sp12_h_r_0


LogicTile_6_18

 (8 2)  (296 290)  (296 290)  routing T_6_18.sp4_h_r_1 <X> T_6_18.sp4_h_l_36
 (3 5)  (291 293)  (291 293)  routing T_6_18.sp12_h_l_23 <X> T_6_18.sp12_h_r_0


RAM_Tile_8_18

 (3 4)  (399 292)  (399 292)  routing T_8_18.sp12_v_t_23 <X> T_8_18.sp12_h_r_0


LogicTile_10_18

 (2 0)  (494 288)  (494 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (9 2)  (501 290)  (501 290)  routing T_10_18.sp4_v_b_1 <X> T_10_18.sp4_h_l_36
 (3 3)  (495 291)  (495 291)  routing T_10_18.sp12_v_b_0 <X> T_10_18.sp12_h_l_23
 (21 6)  (513 294)  (513 294)  routing T_10_18.sp4_v_b_15 <X> T_10_18.lc_trk_g1_7
 (22 6)  (514 294)  (514 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (515 294)  (515 294)  routing T_10_18.sp4_v_b_15 <X> T_10_18.lc_trk_g1_7
 (27 6)  (519 294)  (519 294)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 294)  (520 294)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 294)  (521 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 294)  (523 294)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 294)  (524 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 294)  (526 294)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 294)  (527 294)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.input_2_3
 (36 6)  (528 294)  (528 294)  LC_3 Logic Functioning bit
 (37 6)  (529 294)  (529 294)  LC_3 Logic Functioning bit
 (38 6)  (530 294)  (530 294)  LC_3 Logic Functioning bit
 (41 6)  (533 294)  (533 294)  LC_3 Logic Functioning bit
 (43 6)  (535 294)  (535 294)  LC_3 Logic Functioning bit
 (47 6)  (539 294)  (539 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (21 7)  (513 295)  (513 295)  routing T_10_18.sp4_v_b_15 <X> T_10_18.lc_trk_g1_7
 (26 7)  (518 295)  (518 295)  routing T_10_18.lc_trk_g2_3 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 295)  (520 295)  routing T_10_18.lc_trk_g2_3 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 295)  (521 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 295)  (522 295)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 295)  (523 295)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 295)  (524 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (525 295)  (525 295)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.input_2_3
 (34 7)  (526 295)  (526 295)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.input_2_3
 (36 7)  (528 295)  (528 295)  LC_3 Logic Functioning bit
 (41 7)  (533 295)  (533 295)  LC_3 Logic Functioning bit
 (43 7)  (535 295)  (535 295)  LC_3 Logic Functioning bit
 (21 8)  (513 296)  (513 296)  routing T_10_18.sp4_h_r_35 <X> T_10_18.lc_trk_g2_3
 (22 8)  (514 296)  (514 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (515 296)  (515 296)  routing T_10_18.sp4_h_r_35 <X> T_10_18.lc_trk_g2_3
 (24 8)  (516 296)  (516 296)  routing T_10_18.sp4_h_r_35 <X> T_10_18.lc_trk_g2_3
 (21 12)  (513 300)  (513 300)  routing T_10_18.sp12_v_t_0 <X> T_10_18.lc_trk_g3_3
 (22 12)  (514 300)  (514 300)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (516 300)  (516 300)  routing T_10_18.sp12_v_t_0 <X> T_10_18.lc_trk_g3_3
 (21 13)  (513 301)  (513 301)  routing T_10_18.sp12_v_t_0 <X> T_10_18.lc_trk_g3_3
 (14 15)  (506 303)  (506 303)  routing T_10_18.sp12_v_b_20 <X> T_10_18.lc_trk_g3_4
 (16 15)  (508 303)  (508 303)  routing T_10_18.sp12_v_b_20 <X> T_10_18.lc_trk_g3_4
 (17 15)  (509 303)  (509 303)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_12_18

 (2 0)  (602 288)  (602 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (2 4)  (602 292)  (602 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (11 6)  (611 294)  (611 294)  routing T_12_18.sp4_h_r_11 <X> T_12_18.sp4_v_t_40
 (13 6)  (613 294)  (613 294)  routing T_12_18.sp4_h_r_11 <X> T_12_18.sp4_v_t_40
 (12 7)  (612 295)  (612 295)  routing T_12_18.sp4_h_r_11 <X> T_12_18.sp4_v_t_40
 (11 15)  (611 303)  (611 303)  routing T_12_18.sp4_h_r_11 <X> T_12_18.sp4_h_l_46


LogicTile_13_18

 (22 4)  (676 292)  (676 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (677 292)  (677 292)  routing T_13_18.sp12_h_l_16 <X> T_13_18.lc_trk_g1_3
 (21 5)  (675 293)  (675 293)  routing T_13_18.sp12_h_l_16 <X> T_13_18.lc_trk_g1_3
 (26 6)  (680 294)  (680 294)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 294)  (681 294)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 294)  (687 294)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 294)  (688 294)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 294)  (690 294)  LC_3 Logic Functioning bit
 (37 6)  (691 294)  (691 294)  LC_3 Logic Functioning bit
 (38 6)  (692 294)  (692 294)  LC_3 Logic Functioning bit
 (41 6)  (695 294)  (695 294)  LC_3 Logic Functioning bit
 (43 6)  (697 294)  (697 294)  LC_3 Logic Functioning bit
 (47 6)  (701 294)  (701 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (27 7)  (681 295)  (681 295)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 295)  (682 295)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 295)  (683 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 295)  (684 295)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 295)  (685 295)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 295)  (686 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (687 295)  (687 295)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.input_2_3
 (34 7)  (688 295)  (688 295)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.input_2_3
 (36 7)  (690 295)  (690 295)  LC_3 Logic Functioning bit
 (41 7)  (695 295)  (695 295)  LC_3 Logic Functioning bit
 (43 7)  (697 295)  (697 295)  LC_3 Logic Functioning bit
 (11 12)  (665 300)  (665 300)  routing T_13_18.sp4_h_l_40 <X> T_13_18.sp4_v_b_11
 (13 12)  (667 300)  (667 300)  routing T_13_18.sp4_h_l_40 <X> T_13_18.sp4_v_b_11
 (22 12)  (676 300)  (676 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (12 13)  (666 301)  (666 301)  routing T_13_18.sp4_h_l_40 <X> T_13_18.sp4_v_b_11
 (15 13)  (669 301)  (669 301)  routing T_13_18.sp4_v_t_29 <X> T_13_18.lc_trk_g3_0
 (16 13)  (670 301)  (670 301)  routing T_13_18.sp4_v_t_29 <X> T_13_18.lc_trk_g3_0
 (17 13)  (671 301)  (671 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (15 15)  (669 303)  (669 303)  routing T_13_18.sp4_v_t_33 <X> T_13_18.lc_trk_g3_4
 (16 15)  (670 303)  (670 303)  routing T_13_18.sp4_v_t_33 <X> T_13_18.lc_trk_g3_4
 (17 15)  (671 303)  (671 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_14_18

 (3 6)  (711 294)  (711 294)  routing T_14_18.sp12_v_b_0 <X> T_14_18.sp12_v_t_23


LogicTile_15_18

 (0 0)  (762 288)  (762 288)  Negative Clock bit

 (8 1)  (770 289)  (770 289)  routing T_15_18.sp4_h_l_42 <X> T_15_18.sp4_v_b_1
 (9 1)  (771 289)  (771 289)  routing T_15_18.sp4_h_l_42 <X> T_15_18.sp4_v_b_1
 (10 1)  (772 289)  (772 289)  routing T_15_18.sp4_h_l_42 <X> T_15_18.sp4_v_b_1
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_7 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_7 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (762 291)  (762 291)  routing T_15_18.glb_netwk_7 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (0 4)  (762 292)  (762 292)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (1 4)  (763 292)  (763 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (784 292)  (784 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (785 292)  (785 292)  routing T_15_18.sp12_h_l_16 <X> T_15_18.lc_trk_g1_3
 (1 5)  (763 293)  (763 293)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (21 5)  (783 293)  (783 293)  routing T_15_18.sp12_h_l_16 <X> T_15_18.lc_trk_g1_3
 (22 6)  (784 294)  (784 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (785 294)  (785 294)  routing T_15_18.sp12_h_l_12 <X> T_15_18.lc_trk_g1_7
 (26 8)  (788 296)  (788 296)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (36 8)  (798 296)  (798 296)  LC_4 Logic Functioning bit
 (38 8)  (800 296)  (800 296)  LC_4 Logic Functioning bit
 (41 8)  (803 296)  (803 296)  LC_4 Logic Functioning bit
 (43 8)  (805 296)  (805 296)  LC_4 Logic Functioning bit
 (45 8)  (807 296)  (807 296)  LC_4 Logic Functioning bit
 (22 9)  (784 297)  (784 297)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (786 297)  (786 297)  routing T_15_18.tnr_op_2 <X> T_15_18.lc_trk_g2_2
 (26 9)  (788 297)  (788 297)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 297)  (789 297)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 297)  (791 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (799 297)  (799 297)  LC_4 Logic Functioning bit
 (39 9)  (801 297)  (801 297)  LC_4 Logic Functioning bit
 (40 9)  (802 297)  (802 297)  LC_4 Logic Functioning bit
 (42 9)  (804 297)  (804 297)  LC_4 Logic Functioning bit
 (11 12)  (773 300)  (773 300)  routing T_15_18.sp4_h_l_40 <X> T_15_18.sp4_v_b_11
 (13 12)  (775 300)  (775 300)  routing T_15_18.sp4_h_l_40 <X> T_15_18.sp4_v_b_11
 (12 13)  (774 301)  (774 301)  routing T_15_18.sp4_h_l_40 <X> T_15_18.sp4_v_b_11
 (0 14)  (762 302)  (762 302)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 302)  (763 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (779 302)  (779 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (32 14)  (794 302)  (794 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 302)  (796 302)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 302)  (798 302)  LC_7 Logic Functioning bit
 (37 14)  (799 302)  (799 302)  LC_7 Logic Functioning bit
 (38 14)  (800 302)  (800 302)  LC_7 Logic Functioning bit
 (39 14)  (801 302)  (801 302)  LC_7 Logic Functioning bit
 (45 14)  (807 302)  (807 302)  LC_7 Logic Functioning bit
 (52 14)  (814 302)  (814 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (762 303)  (762 303)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 303)  (763 303)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (31 15)  (793 303)  (793 303)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 303)  (798 303)  LC_7 Logic Functioning bit
 (37 15)  (799 303)  (799 303)  LC_7 Logic Functioning bit
 (38 15)  (800 303)  (800 303)  LC_7 Logic Functioning bit
 (39 15)  (801 303)  (801 303)  LC_7 Logic Functioning bit


LogicTile_16_18

 (0 0)  (816 288)  (816 288)  Negative Clock bit

 (16 0)  (832 288)  (832 288)  routing T_16_18.sp4_v_b_1 <X> T_16_18.lc_trk_g0_1
 (17 0)  (833 288)  (833 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (834 288)  (834 288)  routing T_16_18.sp4_v_b_1 <X> T_16_18.lc_trk_g0_1
 (26 0)  (842 288)  (842 288)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 288)  (845 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 288)  (846 288)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 288)  (848 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 288)  (849 288)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 288)  (850 288)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 288)  (852 288)  LC_0 Logic Functioning bit
 (38 0)  (854 288)  (854 288)  LC_0 Logic Functioning bit
 (41 0)  (857 288)  (857 288)  LC_0 Logic Functioning bit
 (43 0)  (859 288)  (859 288)  LC_0 Logic Functioning bit
 (27 1)  (843 289)  (843 289)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 289)  (845 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 289)  (846 289)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 289)  (847 289)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 289)  (852 289)  LC_0 Logic Functioning bit
 (38 1)  (854 289)  (854 289)  LC_0 Logic Functioning bit
 (40 1)  (856 289)  (856 289)  LC_0 Logic Functioning bit
 (42 1)  (858 289)  (858 289)  LC_0 Logic Functioning bit
 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_7 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 2)  (817 290)  (817 290)  routing T_16_18.glb_netwk_7 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (830 290)  (830 290)  routing T_16_18.lft_op_4 <X> T_16_18.lc_trk_g0_4
 (22 2)  (838 290)  (838 290)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (25 2)  (841 290)  (841 290)  routing T_16_18.sp4_v_t_3 <X> T_16_18.lc_trk_g0_6
 (29 2)  (845 290)  (845 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 290)  (846 290)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 290)  (848 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 290)  (849 290)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 290)  (850 290)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 290)  (852 290)  LC_1 Logic Functioning bit
 (38 2)  (854 290)  (854 290)  LC_1 Logic Functioning bit
 (43 2)  (859 290)  (859 290)  LC_1 Logic Functioning bit
 (45 2)  (861 290)  (861 290)  LC_1 Logic Functioning bit
 (48 2)  (864 290)  (864 290)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (866 290)  (866 290)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (816 291)  (816 291)  routing T_16_18.glb_netwk_7 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (9 3)  (825 291)  (825 291)  routing T_16_18.sp4_v_b_1 <X> T_16_18.sp4_v_t_36
 (15 3)  (831 291)  (831 291)  routing T_16_18.lft_op_4 <X> T_16_18.lc_trk_g0_4
 (17 3)  (833 291)  (833 291)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (838 291)  (838 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (839 291)  (839 291)  routing T_16_18.sp4_v_t_3 <X> T_16_18.lc_trk_g0_6
 (25 3)  (841 291)  (841 291)  routing T_16_18.sp4_v_t_3 <X> T_16_18.lc_trk_g0_6
 (29 3)  (845 291)  (845 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 291)  (846 291)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (42 3)  (858 291)  (858 291)  LC_1 Logic Functioning bit
 (29 4)  (845 292)  (845 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 292)  (848 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 292)  (849 292)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 292)  (850 292)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 292)  (851 292)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.input_2_2
 (36 4)  (852 292)  (852 292)  LC_2 Logic Functioning bit
 (41 4)  (857 292)  (857 292)  LC_2 Logic Functioning bit
 (45 4)  (861 292)  (861 292)  LC_2 Logic Functioning bit
 (48 4)  (864 292)  (864 292)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (14 5)  (830 293)  (830 293)  routing T_16_18.sp12_h_r_16 <X> T_16_18.lc_trk_g1_0
 (16 5)  (832 293)  (832 293)  routing T_16_18.sp12_h_r_16 <X> T_16_18.lc_trk_g1_0
 (17 5)  (833 293)  (833 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (27 5)  (843 293)  (843 293)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 293)  (844 293)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 293)  (845 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 293)  (847 293)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 293)  (848 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (851 293)  (851 293)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.input_2_2
 (36 5)  (852 293)  (852 293)  LC_2 Logic Functioning bit
 (38 5)  (854 293)  (854 293)  LC_2 Logic Functioning bit
 (3 6)  (819 294)  (819 294)  routing T_16_18.sp12_v_b_0 <X> T_16_18.sp12_v_t_23
 (15 6)  (831 294)  (831 294)  routing T_16_18.bot_op_5 <X> T_16_18.lc_trk_g1_5
 (17 6)  (833 294)  (833 294)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (29 6)  (845 294)  (845 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 294)  (846 294)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (35 6)  (851 294)  (851 294)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.input_2_3
 (36 6)  (852 294)  (852 294)  LC_3 Logic Functioning bit
 (38 6)  (854 294)  (854 294)  LC_3 Logic Functioning bit
 (41 6)  (857 294)  (857 294)  LC_3 Logic Functioning bit
 (43 6)  (859 294)  (859 294)  LC_3 Logic Functioning bit
 (53 6)  (869 294)  (869 294)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (14 7)  (830 295)  (830 295)  routing T_16_18.top_op_4 <X> T_16_18.lc_trk_g1_4
 (15 7)  (831 295)  (831 295)  routing T_16_18.top_op_4 <X> T_16_18.lc_trk_g1_4
 (17 7)  (833 295)  (833 295)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (27 7)  (843 295)  (843 295)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 295)  (845 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 295)  (848 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (850 295)  (850 295)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.input_2_3
 (36 7)  (852 295)  (852 295)  LC_3 Logic Functioning bit
 (39 7)  (855 295)  (855 295)  LC_3 Logic Functioning bit
 (40 7)  (856 295)  (856 295)  LC_3 Logic Functioning bit
 (43 7)  (859 295)  (859 295)  LC_3 Logic Functioning bit
 (11 8)  (827 296)  (827 296)  routing T_16_18.sp4_v_t_40 <X> T_16_18.sp4_v_b_8
 (12 9)  (828 297)  (828 297)  routing T_16_18.sp4_v_t_40 <X> T_16_18.sp4_v_b_8
 (0 12)  (816 300)  (816 300)  routing T_16_18.glb_netwk_2 <X> T_16_18.glb2local_3
 (1 12)  (817 300)  (817 300)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (3 12)  (819 300)  (819 300)  routing T_16_18.sp12_v_t_22 <X> T_16_18.sp12_h_r_1
 (17 12)  (833 300)  (833 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 300)  (834 300)  routing T_16_18.wire_logic_cluster/lc_1/out <X> T_16_18.lc_trk_g3_1
 (25 12)  (841 300)  (841 300)  routing T_16_18.wire_logic_cluster/lc_2/out <X> T_16_18.lc_trk_g3_2
 (22 13)  (838 301)  (838 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (12 14)  (828 302)  (828 302)  routing T_16_18.sp4_v_b_11 <X> T_16_18.sp4_h_l_46


LogicTile_17_18

 (0 0)  (874 288)  (874 288)  Negative Clock bit

 (0 2)  (874 290)  (874 290)  routing T_17_18.glb_netwk_7 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (1 2)  (875 290)  (875 290)  routing T_17_18.glb_netwk_7 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (2 2)  (876 290)  (876 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (874 291)  (874 291)  routing T_17_18.glb_netwk_7 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (0 4)  (874 292)  (874 292)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_7/cen
 (1 4)  (875 292)  (875 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (875 293)  (875 293)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_7/cen
 (36 6)  (910 294)  (910 294)  LC_3 Logic Functioning bit
 (38 6)  (912 294)  (912 294)  LC_3 Logic Functioning bit
 (41 6)  (915 294)  (915 294)  LC_3 Logic Functioning bit
 (43 6)  (917 294)  (917 294)  LC_3 Logic Functioning bit
 (45 6)  (919 294)  (919 294)  LC_3 Logic Functioning bit
 (28 7)  (902 295)  (902 295)  routing T_17_18.lc_trk_g2_1 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 295)  (903 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (37 7)  (911 295)  (911 295)  LC_3 Logic Functioning bit
 (39 7)  (913 295)  (913 295)  LC_3 Logic Functioning bit
 (40 7)  (914 295)  (914 295)  LC_3 Logic Functioning bit
 (42 7)  (916 295)  (916 295)  LC_3 Logic Functioning bit
 (16 8)  (890 296)  (890 296)  routing T_17_18.sp4_v_b_33 <X> T_17_18.lc_trk_g2_1
 (17 8)  (891 296)  (891 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (892 296)  (892 296)  routing T_17_18.sp4_v_b_33 <X> T_17_18.lc_trk_g2_1
 (18 9)  (892 297)  (892 297)  routing T_17_18.sp4_v_b_33 <X> T_17_18.lc_trk_g2_1
 (22 9)  (896 297)  (896 297)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (898 297)  (898 297)  routing T_17_18.tnl_op_2 <X> T_17_18.lc_trk_g2_2
 (25 9)  (899 297)  (899 297)  routing T_17_18.tnl_op_2 <X> T_17_18.lc_trk_g2_2
 (17 11)  (891 299)  (891 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (874 302)  (874 302)  routing T_17_18.lc_trk_g2_4 <X> T_17_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 302)  (875 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (875 303)  (875 303)  routing T_17_18.lc_trk_g2_4 <X> T_17_18.wire_logic_cluster/lc_7/s_r


LogicTile_18_18

 (3 9)  (931 297)  (931 297)  routing T_18_18.sp12_h_l_22 <X> T_18_18.sp12_v_b_1


LogicTile_27_18

 (2 14)  (1404 302)  (1404 302)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_30_18

 (9 0)  (1573 288)  (1573 288)  routing T_30_18.sp4_h_l_47 <X> T_30_18.sp4_h_r_1
 (10 0)  (1574 288)  (1574 288)  routing T_30_18.sp4_h_l_47 <X> T_30_18.sp4_h_r_1
 (19 2)  (1583 290)  (1583 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (13 1)  (1739 289)  (1739 289)  routing T_33_18.span4_horz_25 <X> T_33_18.span4_vert_b_0
 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (11 2)  (6 274)  (6 274)  routing T_0_17.span4_vert_b_1 <X> T_0_17.span4_vert_t_13
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (5 6)  (12 278)  (12 278)  routing T_0_17.span4_vert_b_7 <X> T_0_17.lc_trk_g0_7
 (7 6)  (10 278)  (10 278)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 279)  (9 279)  routing T_0_17.span4_vert_b_7 <X> T_0_17.lc_trk_g0_7
 (5 8)  (12 280)  (12 280)  routing T_0_17.span4_vert_b_1 <X> T_0_17.lc_trk_g1_1
 (7 8)  (10 280)  (10 280)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_1 lc_trk_g1_1
 (16 8)  (1 280)  (1 280)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (8 9)  (9 281)  (9 281)  routing T_0_17.span4_vert_b_1 <X> T_0_17.lc_trk_g1_1
 (11 10)  (6 282)  (6 282)  routing T_0_17.lc_trk_g1_1 <X> T_0_17.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 282)  (4 282)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 282)  (1 282)  IOB_1 IO Functioning bit
 (11 11)  (6 283)  (6 283)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 283)  (5 283)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 283)  (4 283)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit
 (17 14)  (0 286)  (0 286)  IOB_1 IO Functioning bit


LogicTile_2_17

 (3 5)  (75 277)  (75 277)  routing T_2_17.sp12_h_l_23 <X> T_2_17.sp12_h_r_0


RAM_Tile_8_17

 (3 4)  (399 276)  (399 276)  routing T_8_17.sp12_v_b_0 <X> T_8_17.sp12_h_r_0
 (3 5)  (399 277)  (399 277)  routing T_8_17.sp12_v_b_0 <X> T_8_17.sp12_h_r_0


LogicTile_11_17

 (3 0)  (549 272)  (549 272)  routing T_11_17.sp12_h_r_0 <X> T_11_17.sp12_v_b_0
 (3 1)  (549 273)  (549 273)  routing T_11_17.sp12_h_r_0 <X> T_11_17.sp12_v_b_0
 (12 1)  (558 273)  (558 273)  routing T_11_17.sp4_h_r_2 <X> T_11_17.sp4_v_b_2


LogicTile_12_17

 (25 2)  (625 274)  (625 274)  routing T_12_17.sp12_h_l_5 <X> T_12_17.lc_trk_g0_6
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 274)  (630 274)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 274)  (631 274)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (635 274)  (635 274)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.input_2_1
 (36 2)  (636 274)  (636 274)  LC_1 Logic Functioning bit
 (37 2)  (637 274)  (637 274)  LC_1 Logic Functioning bit
 (38 2)  (638 274)  (638 274)  LC_1 Logic Functioning bit
 (39 2)  (639 274)  (639 274)  LC_1 Logic Functioning bit
 (47 2)  (647 274)  (647 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (14 3)  (614 275)  (614 275)  routing T_12_17.sp12_h_r_20 <X> T_12_17.lc_trk_g0_4
 (16 3)  (616 275)  (616 275)  routing T_12_17.sp12_h_r_20 <X> T_12_17.lc_trk_g0_4
 (17 3)  (617 275)  (617 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (22 3)  (622 275)  (622 275)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (624 275)  (624 275)  routing T_12_17.sp12_h_l_5 <X> T_12_17.lc_trk_g0_6
 (25 3)  (625 275)  (625 275)  routing T_12_17.sp12_h_l_5 <X> T_12_17.lc_trk_g0_6
 (28 3)  (628 275)  (628 275)  routing T_12_17.lc_trk_g2_1 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 275)  (630 275)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 275)  (632 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (633 275)  (633 275)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.input_2_1
 (36 3)  (636 275)  (636 275)  LC_1 Logic Functioning bit
 (37 3)  (637 275)  (637 275)  LC_1 Logic Functioning bit
 (38 3)  (638 275)  (638 275)  LC_1 Logic Functioning bit
 (42 3)  (642 275)  (642 275)  LC_1 Logic Functioning bit
 (16 8)  (616 280)  (616 280)  routing T_12_17.sp4_v_t_12 <X> T_12_17.lc_trk_g2_1
 (17 8)  (617 280)  (617 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (618 280)  (618 280)  routing T_12_17.sp4_v_t_12 <X> T_12_17.lc_trk_g2_1
 (16 10)  (616 282)  (616 282)  routing T_12_17.sp4_v_t_16 <X> T_12_17.lc_trk_g2_5
 (17 10)  (617 282)  (617 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (618 282)  (618 282)  routing T_12_17.sp4_v_t_16 <X> T_12_17.lc_trk_g2_5
 (19 14)  (619 286)  (619 286)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_13_17

 (5 13)  (659 285)  (659 285)  routing T_13_17.sp4_h_r_9 <X> T_13_17.sp4_v_b_9
 (4 14)  (658 286)  (658 286)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_t_44
 (6 14)  (660 286)  (660 286)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_t_44
 (5 15)  (659 287)  (659 287)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_t_44


LogicTile_15_17

 (0 0)  (762 272)  (762 272)  Negative Clock bit

 (27 0)  (789 272)  (789 272)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 272)  (790 272)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 272)  (791 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 272)  (793 272)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 272)  (795 272)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 272)  (798 272)  LC_0 Logic Functioning bit
 (38 0)  (800 272)  (800 272)  LC_0 Logic Functioning bit
 (45 0)  (807 272)  (807 272)  LC_0 Logic Functioning bit
 (47 0)  (809 272)  (809 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (31 1)  (793 273)  (793 273)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 273)  (798 273)  LC_0 Logic Functioning bit
 (38 1)  (800 273)  (800 273)  LC_0 Logic Functioning bit
 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_7 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_7 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (762 275)  (762 275)  routing T_15_17.glb_netwk_7 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (14 4)  (776 276)  (776 276)  routing T_15_17.wire_logic_cluster/lc_0/out <X> T_15_17.lc_trk_g1_0
 (17 5)  (779 277)  (779 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 9)  (784 281)  (784 281)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (786 281)  (786 281)  routing T_15_17.tnr_op_2 <X> T_15_17.lc_trk_g2_2
 (15 10)  (777 282)  (777 282)  routing T_15_17.rgt_op_5 <X> T_15_17.lc_trk_g2_5
 (17 10)  (779 282)  (779 282)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (780 282)  (780 282)  routing T_15_17.rgt_op_5 <X> T_15_17.lc_trk_g2_5
 (21 10)  (783 282)  (783 282)  routing T_15_17.wire_logic_cluster/lc_7/out <X> T_15_17.lc_trk_g2_7
 (22 10)  (784 282)  (784 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (15 12)  (777 284)  (777 284)  routing T_15_17.tnr_op_1 <X> T_15_17.lc_trk_g3_1
 (17 12)  (779 284)  (779 284)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (15 13)  (777 285)  (777 285)  routing T_15_17.sp4_v_t_29 <X> T_15_17.lc_trk_g3_0
 (16 13)  (778 285)  (778 285)  routing T_15_17.sp4_v_t_29 <X> T_15_17.lc_trk_g3_0
 (17 13)  (779 285)  (779 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (28 14)  (790 286)  (790 286)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 286)  (791 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 286)  (794 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 286)  (795 286)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 286)  (796 286)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 286)  (797 286)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.input_2_7
 (36 14)  (798 286)  (798 286)  LC_7 Logic Functioning bit
 (38 14)  (800 286)  (800 286)  LC_7 Logic Functioning bit
 (41 14)  (803 286)  (803 286)  LC_7 Logic Functioning bit
 (43 14)  (805 286)  (805 286)  LC_7 Logic Functioning bit
 (27 15)  (789 287)  (789 287)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 287)  (791 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 287)  (792 287)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 287)  (794 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (795 287)  (795 287)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.input_2_7
 (37 15)  (799 287)  (799 287)  LC_7 Logic Functioning bit
 (39 15)  (801 287)  (801 287)  LC_7 Logic Functioning bit
 (40 15)  (802 287)  (802 287)  LC_7 Logic Functioning bit
 (41 15)  (803 287)  (803 287)  LC_7 Logic Functioning bit
 (43 15)  (805 287)  (805 287)  LC_7 Logic Functioning bit


LogicTile_16_17

 (0 0)  (816 272)  (816 272)  Negative Clock bit

 (15 0)  (831 272)  (831 272)  routing T_16_17.sp4_h_l_4 <X> T_16_17.lc_trk_g0_1
 (16 0)  (832 272)  (832 272)  routing T_16_17.sp4_h_l_4 <X> T_16_17.lc_trk_g0_1
 (17 0)  (833 272)  (833 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (834 272)  (834 272)  routing T_16_17.sp4_h_l_4 <X> T_16_17.lc_trk_g0_1
 (26 0)  (842 272)  (842 272)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 272)  (844 272)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 272)  (845 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 272)  (846 272)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 272)  (848 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 272)  (850 272)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 272)  (851 272)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.input_2_0
 (36 0)  (852 272)  (852 272)  LC_0 Logic Functioning bit
 (37 0)  (853 272)  (853 272)  LC_0 Logic Functioning bit
 (43 0)  (859 272)  (859 272)  LC_0 Logic Functioning bit
 (45 0)  (861 272)  (861 272)  LC_0 Logic Functioning bit
 (51 0)  (867 272)  (867 272)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (14 1)  (830 273)  (830 273)  routing T_16_17.sp12_h_r_16 <X> T_16_17.lc_trk_g0_0
 (16 1)  (832 273)  (832 273)  routing T_16_17.sp12_h_r_16 <X> T_16_17.lc_trk_g0_0
 (17 1)  (833 273)  (833 273)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (18 1)  (834 273)  (834 273)  routing T_16_17.sp4_h_l_4 <X> T_16_17.lc_trk_g0_1
 (22 1)  (838 273)  (838 273)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (840 273)  (840 273)  routing T_16_17.top_op_2 <X> T_16_17.lc_trk_g0_2
 (25 1)  (841 273)  (841 273)  routing T_16_17.top_op_2 <X> T_16_17.lc_trk_g0_2
 (26 1)  (842 273)  (842 273)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 273)  (844 273)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 273)  (845 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 273)  (846 273)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 273)  (848 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (853 273)  (853 273)  LC_0 Logic Functioning bit
 (0 2)  (816 274)  (816 274)  routing T_16_17.glb_netwk_7 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (1 2)  (817 274)  (817 274)  routing T_16_17.glb_netwk_7 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (830 274)  (830 274)  routing T_16_17.sp4_v_t_1 <X> T_16_17.lc_trk_g0_4
 (22 2)  (838 274)  (838 274)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (0 3)  (816 275)  (816 275)  routing T_16_17.glb_netwk_7 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (14 3)  (830 275)  (830 275)  routing T_16_17.sp4_v_t_1 <X> T_16_17.lc_trk_g0_4
 (16 3)  (832 275)  (832 275)  routing T_16_17.sp4_v_t_1 <X> T_16_17.lc_trk_g0_4
 (17 3)  (833 275)  (833 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (14 4)  (830 276)  (830 276)  routing T_16_17.wire_logic_cluster/lc_0/out <X> T_16_17.lc_trk_g1_0
 (15 4)  (831 276)  (831 276)  routing T_16_17.top_op_1 <X> T_16_17.lc_trk_g1_1
 (17 4)  (833 276)  (833 276)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (17 5)  (833 277)  (833 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (834 277)  (834 277)  routing T_16_17.top_op_1 <X> T_16_17.lc_trk_g1_1
 (3 6)  (819 278)  (819 278)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (14 6)  (830 278)  (830 278)  routing T_16_17.sp12_h_l_3 <X> T_16_17.lc_trk_g1_4
 (17 6)  (833 278)  (833 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 278)  (834 278)  routing T_16_17.wire_logic_cluster/lc_5/out <X> T_16_17.lc_trk_g1_5
 (21 6)  (837 278)  (837 278)  routing T_16_17.sp12_h_l_4 <X> T_16_17.lc_trk_g1_7
 (22 6)  (838 278)  (838 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (840 278)  (840 278)  routing T_16_17.sp12_h_l_4 <X> T_16_17.lc_trk_g1_7
 (26 6)  (842 278)  (842 278)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (845 278)  (845 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 278)  (847 278)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 278)  (848 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 278)  (850 278)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (38 6)  (854 278)  (854 278)  LC_3 Logic Functioning bit
 (39 6)  (855 278)  (855 278)  LC_3 Logic Functioning bit
 (40 6)  (856 278)  (856 278)  LC_3 Logic Functioning bit
 (47 6)  (863 278)  (863 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (51 6)  (867 278)  (867 278)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (3 7)  (819 279)  (819 279)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (14 7)  (830 279)  (830 279)  routing T_16_17.sp12_h_l_3 <X> T_16_17.lc_trk_g1_4
 (15 7)  (831 279)  (831 279)  routing T_16_17.sp12_h_l_3 <X> T_16_17.lc_trk_g1_4
 (17 7)  (833 279)  (833 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (21 7)  (837 279)  (837 279)  routing T_16_17.sp12_h_l_4 <X> T_16_17.lc_trk_g1_7
 (27 7)  (843 279)  (843 279)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 279)  (845 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 279)  (847 279)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 279)  (848 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (849 279)  (849 279)  routing T_16_17.lc_trk_g2_1 <X> T_16_17.input_2_3
 (39 7)  (855 279)  (855 279)  LC_3 Logic Functioning bit
 (40 7)  (856 279)  (856 279)  LC_3 Logic Functioning bit
 (41 7)  (857 279)  (857 279)  LC_3 Logic Functioning bit
 (47 7)  (863 279)  (863 279)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (864 279)  (864 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (867 279)  (867 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (833 280)  (833 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (27 8)  (843 280)  (843 280)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 280)  (845 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 280)  (846 280)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 280)  (848 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 280)  (850 280)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 280)  (851 280)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.input_2_4
 (36 8)  (852 280)  (852 280)  LC_4 Logic Functioning bit
 (18 9)  (834 281)  (834 281)  routing T_16_17.sp4_r_v_b_33 <X> T_16_17.lc_trk_g2_1
 (29 9)  (845 281)  (845 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 281)  (848 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (850 281)  (850 281)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.input_2_4
 (35 9)  (851 281)  (851 281)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.input_2_4
 (39 9)  (855 281)  (855 281)  LC_4 Logic Functioning bit
 (21 10)  (837 282)  (837 282)  routing T_16_17.wire_logic_cluster/lc_7/out <X> T_16_17.lc_trk_g2_7
 (22 10)  (838 282)  (838 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (841 282)  (841 282)  routing T_16_17.wire_logic_cluster/lc_6/out <X> T_16_17.lc_trk_g2_6
 (29 10)  (845 282)  (845 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 282)  (846 282)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 282)  (847 282)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 282)  (848 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 282)  (850 282)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 282)  (852 282)  LC_5 Logic Functioning bit
 (43 10)  (859 282)  (859 282)  LC_5 Logic Functioning bit
 (45 10)  (861 282)  (861 282)  LC_5 Logic Functioning bit
 (50 10)  (866 282)  (866 282)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (867 282)  (867 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (838 283)  (838 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (844 283)  (844 283)  routing T_16_17.lc_trk_g2_1 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 283)  (845 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (852 283)  (852 283)  LC_5 Logic Functioning bit
 (38 11)  (854 283)  (854 283)  LC_5 Logic Functioning bit
 (43 11)  (859 283)  (859 283)  LC_5 Logic Functioning bit
 (0 12)  (816 284)  (816 284)  routing T_16_17.glb_netwk_2 <X> T_16_17.glb2local_3
 (1 12)  (817 284)  (817 284)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (29 12)  (845 284)  (845 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 284)  (847 284)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 284)  (848 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (853 284)  (853 284)  LC_6 Logic Functioning bit
 (39 12)  (855 284)  (855 284)  LC_6 Logic Functioning bit
 (42 12)  (858 284)  (858 284)  LC_6 Logic Functioning bit
 (27 13)  (843 285)  (843 285)  routing T_16_17.lc_trk_g1_1 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 285)  (845 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 285)  (847 285)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 285)  (848 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (851 285)  (851 285)  routing T_16_17.lc_trk_g0_2 <X> T_16_17.input_2_6
 (36 13)  (852 285)  (852 285)  LC_6 Logic Functioning bit
 (39 13)  (855 285)  (855 285)  LC_6 Logic Functioning bit
 (43 13)  (859 285)  (859 285)  LC_6 Logic Functioning bit
 (26 14)  (842 286)  (842 286)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 286)  (845 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 286)  (848 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 286)  (850 286)  routing T_16_17.lc_trk_g1_1 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 286)  (852 286)  LC_7 Logic Functioning bit
 (38 14)  (854 286)  (854 286)  LC_7 Logic Functioning bit
 (40 14)  (856 286)  (856 286)  LC_7 Logic Functioning bit
 (41 14)  (857 286)  (857 286)  LC_7 Logic Functioning bit
 (42 14)  (858 286)  (858 286)  LC_7 Logic Functioning bit
 (43 14)  (859 286)  (859 286)  LC_7 Logic Functioning bit
 (26 15)  (842 287)  (842 287)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 287)  (845 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 287)  (846 287)  routing T_16_17.lc_trk_g0_2 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (852 287)  (852 287)  LC_7 Logic Functioning bit
 (38 15)  (854 287)  (854 287)  LC_7 Logic Functioning bit
 (40 15)  (856 287)  (856 287)  LC_7 Logic Functioning bit
 (42 15)  (858 287)  (858 287)  LC_7 Logic Functioning bit


LogicTile_17_17

 (22 0)  (896 272)  (896 272)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (898 272)  (898 272)  routing T_17_17.top_op_3 <X> T_17_17.lc_trk_g0_3
 (21 1)  (895 273)  (895 273)  routing T_17_17.top_op_3 <X> T_17_17.lc_trk_g0_3
 (16 8)  (890 280)  (890 280)  routing T_17_17.sp4_v_b_33 <X> T_17_17.lc_trk_g2_1
 (17 8)  (891 280)  (891 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (892 280)  (892 280)  routing T_17_17.sp4_v_b_33 <X> T_17_17.lc_trk_g2_1
 (26 8)  (900 280)  (900 280)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (903 280)  (903 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 280)  (906 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 280)  (907 280)  routing T_17_17.lc_trk_g2_1 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 280)  (910 280)  LC_4 Logic Functioning bit
 (38 8)  (912 280)  (912 280)  LC_4 Logic Functioning bit
 (41 8)  (915 280)  (915 280)  LC_4 Logic Functioning bit
 (43 8)  (917 280)  (917 280)  LC_4 Logic Functioning bit
 (47 8)  (921 280)  (921 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (18 9)  (892 281)  (892 281)  routing T_17_17.sp4_v_b_33 <X> T_17_17.lc_trk_g2_1
 (28 9)  (902 281)  (902 281)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 281)  (903 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 281)  (904 281)  routing T_17_17.lc_trk_g0_3 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (36 9)  (910 281)  (910 281)  LC_4 Logic Functioning bit
 (38 9)  (912 281)  (912 281)  LC_4 Logic Functioning bit
 (40 9)  (914 281)  (914 281)  LC_4 Logic Functioning bit
 (42 9)  (916 281)  (916 281)  LC_4 Logic Functioning bit
 (15 11)  (889 283)  (889 283)  routing T_17_17.sp4_v_t_33 <X> T_17_17.lc_trk_g2_4
 (16 11)  (890 283)  (890 283)  routing T_17_17.sp4_v_t_33 <X> T_17_17.lc_trk_g2_4
 (17 11)  (891 283)  (891 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (5 14)  (879 286)  (879 286)  routing T_17_17.sp4_v_t_38 <X> T_17_17.sp4_h_l_44
 (4 15)  (878 287)  (878 287)  routing T_17_17.sp4_v_t_38 <X> T_17_17.sp4_h_l_44
 (6 15)  (880 287)  (880 287)  routing T_17_17.sp4_v_t_38 <X> T_17_17.sp4_h_l_44


LogicTile_18_17

 (3 6)  (931 278)  (931 278)  routing T_18_17.sp12_v_b_0 <X> T_18_17.sp12_v_t_23


LogicTile_19_17

 (8 6)  (990 278)  (990 278)  routing T_19_17.sp4_v_t_47 <X> T_19_17.sp4_h_l_41
 (9 6)  (991 278)  (991 278)  routing T_19_17.sp4_v_t_47 <X> T_19_17.sp4_h_l_41
 (10 6)  (992 278)  (992 278)  routing T_19_17.sp4_v_t_47 <X> T_19_17.sp4_h_l_41
 (3 13)  (985 285)  (985 285)  routing T_19_17.sp12_h_l_22 <X> T_19_17.sp12_h_r_1


RAM_Tile_25_17

 (3 2)  (1309 274)  (1309 274)  routing T_25_17.sp12_v_t_23 <X> T_25_17.sp12_h_l_23


LogicTile_26_17

 (3 2)  (1351 274)  (1351 274)  routing T_26_17.sp12_v_t_23 <X> T_26_17.sp12_h_l_23


LogicTile_27_17

 (2 12)  (1404 284)  (1404 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_28_17

 (3 3)  (1459 275)  (1459 275)  routing T_28_17.sp12_v_b_0 <X> T_28_17.sp12_h_l_23


LogicTile_30_17

 (8 8)  (1572 280)  (1572 280)  routing T_30_17.sp4_h_l_46 <X> T_30_17.sp4_h_r_7
 (10 8)  (1574 280)  (1574 280)  routing T_30_17.sp4_h_l_46 <X> T_30_17.sp4_h_r_7


LogicTile_31_17

 (3 9)  (1621 281)  (1621 281)  routing T_31_17.sp12_h_l_22 <X> T_31_17.sp12_v_b_1


IO_Tile_33_17

 (16 0)  (1742 272)  (1742 272)  IOB_0 IO Functioning bit
 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (13 3)  (1739 275)  (1739 275)  routing T_33_17.span4_horz_31 <X> T_33_17.span4_vert_b_1
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (13 4)  (1739 276)  (1739 276)  routing T_33_17.lc_trk_g0_4 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 276)  (1742 276)  IOB_0 IO Functioning bit
 (4 5)  (1730 277)  (1730 277)  routing T_33_17.span4_vert_b_4 <X> T_33_17.lc_trk_g0_4
 (5 5)  (1731 277)  (1731 277)  routing T_33_17.span4_vert_b_4 <X> T_33_17.lc_trk_g0_4
 (7 5)  (1733 277)  (1733 277)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (13 5)  (1739 277)  (1739 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0



IO_Tile_0_16

 (16 0)  (1 256)  (1 256)  IOB_0 IO Functioning bit
 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 1)  (0 257)  (0 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (5 4)  (12 260)  (12 260)  routing T_0_16.span4_vert_b_5 <X> T_0_16.lc_trk_g0_5
 (7 4)  (10 260)  (10 260)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (10 4)  (7 260)  (7 260)  routing T_0_16.lc_trk_g0_5 <X> T_0_16.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 260)  (5 260)  routing T_0_16.lc_trk_g1_7 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 260)  (4 260)  routing T_0_16.lc_trk_g1_7 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 260)  (0 260)  IOB_0 IO Functioning bit
 (8 5)  (9 261)  (9 261)  routing T_0_16.span4_vert_b_5 <X> T_0_16.lc_trk_g0_5
 (11 5)  (6 261)  (6 261)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 261)  (5 261)  routing T_0_16.lc_trk_g1_7 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 261)  (4 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (4 10)  (13 266)  (13 266)  routing T_0_16.span12_horz_2 <X> T_0_16.lc_trk_g1_2
 (12 10)  (5 266)  (5 266)  routing T_0_16.lc_trk_g1_2 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (4 11)  (13 267)  (13 267)  routing T_0_16.span12_horz_2 <X> T_0_16.lc_trk_g1_2
 (5 11)  (12 267)  (12 267)  routing T_0_16.span12_horz_2 <X> T_0_16.lc_trk_g1_2
 (7 11)  (10 267)  (10 267)  Enable bit of Mux _local_links/g1_mux_2 => span12_horz_2 lc_trk_g1_2
 (12 11)  (5 267)  (5 267)  routing T_0_16.lc_trk_g1_2 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (6 14)  (11 270)  (11 270)  routing T_0_16.span4_horz_7 <X> T_0_16.lc_trk_g1_7
 (7 14)  (10 270)  (10 270)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_7 lc_trk_g1_7
 (8 14)  (9 270)  (9 270)  routing T_0_16.span4_horz_7 <X> T_0_16.lc_trk_g1_7
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_4_16

 (10 10)  (190 266)  (190 266)  routing T_4_16.sp4_v_b_2 <X> T_4_16.sp4_h_l_42


RAM_Tile_8_16

 (3 4)  (399 260)  (399 260)  routing T_8_16.sp12_v_b_0 <X> T_8_16.sp12_h_r_0
 (3 5)  (399 261)  (399 261)  routing T_8_16.sp12_v_b_0 <X> T_8_16.sp12_h_r_0


LogicTile_10_16

 (14 3)  (506 259)  (506 259)  routing T_10_16.sp12_h_r_20 <X> T_10_16.lc_trk_g0_4
 (16 3)  (508 259)  (508 259)  routing T_10_16.sp12_h_r_20 <X> T_10_16.lc_trk_g0_4
 (17 3)  (509 259)  (509 259)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (3 6)  (495 262)  (495 262)  routing T_10_16.sp12_v_b_0 <X> T_10_16.sp12_v_t_23
 (27 8)  (519 264)  (519 264)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 264)  (520 264)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 264)  (521 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 264)  (522 264)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 264)  (523 264)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 264)  (524 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 264)  (525 264)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 264)  (527 264)  routing T_10_16.lc_trk_g0_4 <X> T_10_16.input_2_4
 (36 8)  (528 264)  (528 264)  LC_4 Logic Functioning bit
 (42 8)  (534 264)  (534 264)  LC_4 Logic Functioning bit
 (43 8)  (535 264)  (535 264)  LC_4 Logic Functioning bit
 (48 8)  (540 264)  (540 264)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (26 9)  (518 265)  (518 265)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 265)  (519 265)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 265)  (520 265)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 265)  (521 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 265)  (523 265)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 265)  (524 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (528 265)  (528 265)  LC_4 Logic Functioning bit
 (37 9)  (529 265)  (529 265)  LC_4 Logic Functioning bit
 (38 9)  (530 265)  (530 265)  LC_4 Logic Functioning bit
 (42 9)  (534 265)  (534 265)  LC_4 Logic Functioning bit
 (43 9)  (535 265)  (535 265)  LC_4 Logic Functioning bit
 (21 10)  (513 266)  (513 266)  routing T_10_16.sp4_v_t_26 <X> T_10_16.lc_trk_g2_7
 (22 10)  (514 266)  (514 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (515 266)  (515 266)  routing T_10_16.sp4_v_t_26 <X> T_10_16.lc_trk_g2_7
 (21 11)  (513 267)  (513 267)  routing T_10_16.sp4_v_t_26 <X> T_10_16.lc_trk_g2_7
 (21 12)  (513 268)  (513 268)  routing T_10_16.sp4_h_r_35 <X> T_10_16.lc_trk_g3_3
 (22 12)  (514 268)  (514 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (515 268)  (515 268)  routing T_10_16.sp4_h_r_35 <X> T_10_16.lc_trk_g3_3
 (24 12)  (516 268)  (516 268)  routing T_10_16.sp4_h_r_35 <X> T_10_16.lc_trk_g3_3
 (14 15)  (506 271)  (506 271)  routing T_10_16.sp4_r_v_b_44 <X> T_10_16.lc_trk_g3_4
 (17 15)  (509 271)  (509 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_11_16

 (3 10)  (549 266)  (549 266)  routing T_11_16.sp12_h_r_1 <X> T_11_16.sp12_h_l_22
 (3 11)  (549 267)  (549 267)  routing T_11_16.sp12_h_r_1 <X> T_11_16.sp12_h_l_22
 (8 11)  (554 267)  (554 267)  routing T_11_16.sp4_h_r_7 <X> T_11_16.sp4_v_t_42
 (9 11)  (555 267)  (555 267)  routing T_11_16.sp4_h_r_7 <X> T_11_16.sp4_v_t_42


LogicTile_12_16

 (2 0)  (602 256)  (602 256)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (26 2)  (626 258)  (626 258)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 258)  (627 258)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 258)  (629 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 258)  (631 258)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 258)  (632 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 258)  (633 258)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 258)  (636 258)  LC_1 Logic Functioning bit
 (37 2)  (637 258)  (637 258)  LC_1 Logic Functioning bit
 (42 2)  (642 258)  (642 258)  LC_1 Logic Functioning bit
 (43 2)  (643 258)  (643 258)  LC_1 Logic Functioning bit
 (46 2)  (646 258)  (646 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (27 3)  (627 259)  (627 259)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 259)  (628 259)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 259)  (629 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 259)  (630 259)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 259)  (632 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (634 259)  (634 259)  routing T_12_16.lc_trk_g1_0 <X> T_12_16.input_2_1
 (36 3)  (636 259)  (636 259)  LC_1 Logic Functioning bit
 (37 3)  (637 259)  (637 259)  LC_1 Logic Functioning bit
 (39 3)  (639 259)  (639 259)  LC_1 Logic Functioning bit
 (43 3)  (643 259)  (643 259)  LC_1 Logic Functioning bit
 (14 4)  (614 260)  (614 260)  routing T_12_16.sp12_h_r_0 <X> T_12_16.lc_trk_g1_0
 (22 4)  (622 260)  (622 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (623 260)  (623 260)  routing T_12_16.sp4_h_r_3 <X> T_12_16.lc_trk_g1_3
 (24 4)  (624 260)  (624 260)  routing T_12_16.sp4_h_r_3 <X> T_12_16.lc_trk_g1_3
 (14 5)  (614 261)  (614 261)  routing T_12_16.sp12_h_r_0 <X> T_12_16.lc_trk_g1_0
 (15 5)  (615 261)  (615 261)  routing T_12_16.sp12_h_r_0 <X> T_12_16.lc_trk_g1_0
 (17 5)  (617 261)  (617 261)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (21 5)  (621 261)  (621 261)  routing T_12_16.sp4_h_r_3 <X> T_12_16.lc_trk_g1_3
 (11 8)  (611 264)  (611 264)  routing T_12_16.sp4_h_r_3 <X> T_12_16.sp4_v_b_8
 (14 11)  (614 267)  (614 267)  routing T_12_16.sp4_r_v_b_36 <X> T_12_16.lc_trk_g2_4
 (17 11)  (617 267)  (617 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (11 12)  (611 268)  (611 268)  routing T_12_16.sp4_v_t_45 <X> T_12_16.sp4_v_b_11
 (12 13)  (612 269)  (612 269)  routing T_12_16.sp4_v_t_45 <X> T_12_16.sp4_v_b_11
 (14 14)  (614 270)  (614 270)  routing T_12_16.sp4_v_b_36 <X> T_12_16.lc_trk_g3_4
 (11 15)  (611 271)  (611 271)  routing T_12_16.sp4_h_r_3 <X> T_12_16.sp4_h_l_46
 (13 15)  (613 271)  (613 271)  routing T_12_16.sp4_h_r_3 <X> T_12_16.sp4_h_l_46
 (14 15)  (614 271)  (614 271)  routing T_12_16.sp4_v_b_36 <X> T_12_16.lc_trk_g3_4
 (16 15)  (616 271)  (616 271)  routing T_12_16.sp4_v_b_36 <X> T_12_16.lc_trk_g3_4
 (17 15)  (617 271)  (617 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_13_16

 (9 1)  (663 257)  (663 257)  routing T_13_16.sp4_v_t_40 <X> T_13_16.sp4_v_b_1
 (10 1)  (664 257)  (664 257)  routing T_13_16.sp4_v_t_40 <X> T_13_16.sp4_v_b_1


LogicTile_14_16

 (3 5)  (711 261)  (711 261)  routing T_14_16.sp12_h_l_23 <X> T_14_16.sp12_h_r_0
 (16 7)  (724 263)  (724 263)  routing T_14_16.sp12_h_r_12 <X> T_14_16.lc_trk_g1_4
 (17 7)  (725 263)  (725 263)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (31 8)  (739 264)  (739 264)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 264)  (742 264)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (40 8)  (748 264)  (748 264)  LC_4 Logic Functioning bit
 (41 8)  (749 264)  (749 264)  LC_4 Logic Functioning bit
 (42 8)  (750 264)  (750 264)  LC_4 Logic Functioning bit
 (43 8)  (751 264)  (751 264)  LC_4 Logic Functioning bit
 (46 8)  (754 264)  (754 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (40 9)  (748 265)  (748 265)  LC_4 Logic Functioning bit
 (41 9)  (749 265)  (749 265)  LC_4 Logic Functioning bit
 (42 9)  (750 265)  (750 265)  LC_4 Logic Functioning bit
 (43 9)  (751 265)  (751 265)  LC_4 Logic Functioning bit


LogicTile_15_16

 (0 0)  (762 256)  (762 256)  Negative Clock bit

 (17 0)  (779 256)  (779 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (780 256)  (780 256)  routing T_15_16.wire_logic_cluster/lc_1/out <X> T_15_16.lc_trk_g0_1
 (22 1)  (784 257)  (784 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_7 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_7 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (788 258)  (788 258)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (29 2)  (791 258)  (791 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 258)  (792 258)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 258)  (794 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 258)  (798 258)  LC_1 Logic Functioning bit
 (37 2)  (799 258)  (799 258)  LC_1 Logic Functioning bit
 (41 2)  (803 258)  (803 258)  LC_1 Logic Functioning bit
 (42 2)  (804 258)  (804 258)  LC_1 Logic Functioning bit
 (43 2)  (805 258)  (805 258)  LC_1 Logic Functioning bit
 (45 2)  (807 258)  (807 258)  LC_1 Logic Functioning bit
 (0 3)  (762 259)  (762 259)  routing T_15_16.glb_netwk_7 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (14 3)  (776 259)  (776 259)  routing T_15_16.sp4_r_v_b_28 <X> T_15_16.lc_trk_g0_4
 (17 3)  (779 259)  (779 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (28 3)  (790 259)  (790 259)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 259)  (791 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 259)  (793 259)  routing T_15_16.lc_trk_g0_2 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 259)  (794 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (798 259)  (798 259)  LC_1 Logic Functioning bit
 (37 3)  (799 259)  (799 259)  LC_1 Logic Functioning bit
 (41 3)  (803 259)  (803 259)  LC_1 Logic Functioning bit
 (43 3)  (805 259)  (805 259)  LC_1 Logic Functioning bit
 (44 3)  (806 259)  (806 259)  LC_1 Logic Functioning bit
 (12 4)  (774 260)  (774 260)  routing T_15_16.sp4_v_b_5 <X> T_15_16.sp4_h_r_5
 (11 5)  (773 261)  (773 261)  routing T_15_16.sp4_v_b_5 <X> T_15_16.sp4_h_r_5
 (12 7)  (774 263)  (774 263)  routing T_15_16.sp4_h_l_40 <X> T_15_16.sp4_v_t_40
 (15 10)  (777 266)  (777 266)  routing T_15_16.tnr_op_5 <X> T_15_16.lc_trk_g2_5
 (17 10)  (779 266)  (779 266)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (0 14)  (762 270)  (762 270)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (777 270)  (777 270)  routing T_15_16.sp4_h_l_24 <X> T_15_16.lc_trk_g3_5
 (16 14)  (778 270)  (778 270)  routing T_15_16.sp4_h_l_24 <X> T_15_16.lc_trk_g3_5
 (17 14)  (779 270)  (779 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (780 270)  (780 270)  routing T_15_16.sp4_h_l_24 <X> T_15_16.lc_trk_g3_5
 (0 15)  (762 271)  (762 271)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 271)  (763 271)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_7/s_r


LogicTile_16_16

 (14 0)  (830 256)  (830 256)  routing T_16_16.sp4_h_l_5 <X> T_16_16.lc_trk_g0_0
 (15 0)  (831 256)  (831 256)  routing T_16_16.lft_op_1 <X> T_16_16.lc_trk_g0_1
 (17 0)  (833 256)  (833 256)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (834 256)  (834 256)  routing T_16_16.lft_op_1 <X> T_16_16.lc_trk_g0_1
 (14 1)  (830 257)  (830 257)  routing T_16_16.sp4_h_l_5 <X> T_16_16.lc_trk_g0_0
 (15 1)  (831 257)  (831 257)  routing T_16_16.sp4_h_l_5 <X> T_16_16.lc_trk_g0_0
 (16 1)  (832 257)  (832 257)  routing T_16_16.sp4_h_l_5 <X> T_16_16.lc_trk_g0_0
 (17 1)  (833 257)  (833 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (31 2)  (847 258)  (847 258)  routing T_16_16.lc_trk_g0_4 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 258)  (848 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 258)  (852 258)  LC_1 Logic Functioning bit
 (37 2)  (853 258)  (853 258)  LC_1 Logic Functioning bit
 (38 2)  (854 258)  (854 258)  LC_1 Logic Functioning bit
 (39 2)  (855 258)  (855 258)  LC_1 Logic Functioning bit
 (47 2)  (863 258)  (863 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (51 2)  (867 258)  (867 258)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (17 3)  (833 259)  (833 259)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (36 3)  (852 259)  (852 259)  LC_1 Logic Functioning bit
 (37 3)  (853 259)  (853 259)  LC_1 Logic Functioning bit
 (38 3)  (854 259)  (854 259)  LC_1 Logic Functioning bit
 (39 3)  (855 259)  (855 259)  LC_1 Logic Functioning bit
 (0 6)  (816 262)  (816 262)  routing T_16_16.glb_netwk_2 <X> T_16_16.glb2local_0
 (1 6)  (817 262)  (817 262)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (3 6)  (819 262)  (819 262)  routing T_16_16.sp12_v_b_0 <X> T_16_16.sp12_v_t_23
 (5 6)  (821 262)  (821 262)  routing T_16_16.sp4_v_t_38 <X> T_16_16.sp4_h_l_38
 (29 6)  (845 262)  (845 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (36 6)  (852 262)  (852 262)  LC_3 Logic Functioning bit
 (37 6)  (853 262)  (853 262)  LC_3 Logic Functioning bit
 (38 6)  (854 262)  (854 262)  LC_3 Logic Functioning bit
 (39 6)  (855 262)  (855 262)  LC_3 Logic Functioning bit
 (40 6)  (856 262)  (856 262)  LC_3 Logic Functioning bit
 (41 6)  (857 262)  (857 262)  LC_3 Logic Functioning bit
 (42 6)  (858 262)  (858 262)  LC_3 Logic Functioning bit
 (43 6)  (859 262)  (859 262)  LC_3 Logic Functioning bit
 (47 6)  (863 262)  (863 262)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (868 262)  (868 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (6 7)  (822 263)  (822 263)  routing T_16_16.sp4_v_t_38 <X> T_16_16.sp4_h_l_38
 (29 7)  (845 263)  (845 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (852 263)  (852 263)  LC_3 Logic Functioning bit
 (38 7)  (854 263)  (854 263)  LC_3 Logic Functioning bit
 (41 7)  (857 263)  (857 263)  LC_3 Logic Functioning bit
 (43 7)  (859 263)  (859 263)  LC_3 Logic Functioning bit
 (6 8)  (822 264)  (822 264)  routing T_16_16.sp4_v_t_38 <X> T_16_16.sp4_v_b_6
 (5 9)  (821 265)  (821 265)  routing T_16_16.sp4_v_t_38 <X> T_16_16.sp4_v_b_6


LogicTile_21_16

 (3 9)  (1093 265)  (1093 265)  routing T_21_16.sp12_h_l_22 <X> T_21_16.sp12_v_b_1


LogicTile_23_16

 (3 13)  (1201 269)  (1201 269)  routing T_23_16.sp12_h_l_22 <X> T_23_16.sp12_h_r_1


LogicTile_24_16

 (3 2)  (1255 258)  (1255 258)  routing T_24_16.sp12_h_r_0 <X> T_24_16.sp12_h_l_23
 (3 3)  (1255 259)  (1255 259)  routing T_24_16.sp12_h_r_0 <X> T_24_16.sp12_h_l_23


LogicTile_26_16

 (3 1)  (1351 257)  (1351 257)  routing T_26_16.sp12_h_l_23 <X> T_26_16.sp12_v_b_0


IO_Tile_33_16

 (16 0)  (1742 256)  (1742 256)  IOB_0 IO Functioning bit
 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (10 4)  (1736 260)  (1736 260)  routing T_33_16.lc_trk_g1_4 <X> T_33_16.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 260)  (1737 260)  routing T_33_16.lc_trk_g1_4 <X> T_33_16.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 260)  (1738 260)  routing T_33_16.lc_trk_g1_5 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 260)  (1739 260)  routing T_33_16.lc_trk_g1_5 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 260)  (1743 260)  IOB_0 IO Functioning bit
 (11 5)  (1737 261)  (1737 261)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 261)  (1739 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 261)  (1743 261)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0

 (12 10)  (1738 266)  (1738 266)  routing T_33_16.lc_trk_g1_2 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 266)  (1742 266)  IOB_1 IO Functioning bit
 (4 11)  (1730 267)  (1730 267)  routing T_33_16.span12_horz_18 <X> T_33_16.lc_trk_g1_2
 (6 11)  (1732 267)  (1732 267)  routing T_33_16.span12_horz_18 <X> T_33_16.lc_trk_g1_2
 (7 11)  (1733 267)  (1733 267)  Enable bit of Mux _local_links/g1_mux_2 => span12_horz_18 lc_trk_g1_2
 (12 11)  (1738 267)  (1738 267)  routing T_33_16.lc_trk_g1_2 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 267)  (1739 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 268)  (1730 268)  routing T_33_16.span4_vert_b_12 <X> T_33_16.lc_trk_g1_4
 (5 12)  (1731 268)  (1731 268)  routing T_33_16.span4_vert_b_5 <X> T_33_16.lc_trk_g1_5
 (7 12)  (1733 268)  (1733 268)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (5 13)  (1731 269)  (1731 269)  routing T_33_16.span4_vert_b_12 <X> T_33_16.lc_trk_g1_4
 (7 13)  (1733 269)  (1733 269)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (8 13)  (1734 269)  (1734 269)  routing T_33_16.span4_vert_b_5 <X> T_33_16.lc_trk_g1_5
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit
 (16 14)  (1742 270)  (1742 270)  IOB_1 IO Functioning bit


IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0



LogicTile_3_15

 (8 3)  (134 243)  (134 243)  routing T_3_15.sp4_h_r_7 <X> T_3_15.sp4_v_t_36
 (9 3)  (135 243)  (135 243)  routing T_3_15.sp4_h_r_7 <X> T_3_15.sp4_v_t_36
 (10 3)  (136 243)  (136 243)  routing T_3_15.sp4_h_r_7 <X> T_3_15.sp4_v_t_36


LogicTile_4_15

 (19 2)  (199 242)  (199 242)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (2 4)  (182 244)  (182 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_6_15

 (3 4)  (291 244)  (291 244)  routing T_6_15.sp12_v_t_23 <X> T_6_15.sp12_h_r_0


LogicTile_10_15

 (3 2)  (495 242)  (495 242)  routing T_10_15.sp12_h_r_0 <X> T_10_15.sp12_h_l_23
 (11 2)  (503 242)  (503 242)  routing T_10_15.sp4_v_b_6 <X> T_10_15.sp4_v_t_39
 (13 2)  (505 242)  (505 242)  routing T_10_15.sp4_v_b_6 <X> T_10_15.sp4_v_t_39
 (14 2)  (506 242)  (506 242)  routing T_10_15.sp12_h_l_3 <X> T_10_15.lc_trk_g0_4
 (3 3)  (495 243)  (495 243)  routing T_10_15.sp12_h_r_0 <X> T_10_15.sp12_h_l_23
 (14 3)  (506 243)  (506 243)  routing T_10_15.sp12_h_l_3 <X> T_10_15.lc_trk_g0_4
 (15 3)  (507 243)  (507 243)  routing T_10_15.sp12_h_l_3 <X> T_10_15.lc_trk_g0_4
 (17 3)  (509 243)  (509 243)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (26 4)  (518 244)  (518 244)  routing T_10_15.lc_trk_g0_4 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 244)  (519 244)  routing T_10_15.lc_trk_g1_2 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 244)  (521 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 244)  (523 244)  routing T_10_15.lc_trk_g1_6 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 244)  (524 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 244)  (526 244)  routing T_10_15.lc_trk_g1_6 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 244)  (527 244)  routing T_10_15.lc_trk_g2_4 <X> T_10_15.input_2_2
 (36 4)  (528 244)  (528 244)  LC_2 Logic Functioning bit
 (37 4)  (529 244)  (529 244)  LC_2 Logic Functioning bit
 (38 4)  (530 244)  (530 244)  LC_2 Logic Functioning bit
 (41 4)  (533 244)  (533 244)  LC_2 Logic Functioning bit
 (43 4)  (535 244)  (535 244)  LC_2 Logic Functioning bit
 (22 5)  (514 245)  (514 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (517 245)  (517 245)  routing T_10_15.sp4_r_v_b_26 <X> T_10_15.lc_trk_g1_2
 (29 5)  (521 245)  (521 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 245)  (522 245)  routing T_10_15.lc_trk_g1_2 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 245)  (523 245)  routing T_10_15.lc_trk_g1_6 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 245)  (524 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (525 245)  (525 245)  routing T_10_15.lc_trk_g2_4 <X> T_10_15.input_2_2
 (37 5)  (529 245)  (529 245)  LC_2 Logic Functioning bit
 (40 5)  (532 245)  (532 245)  LC_2 Logic Functioning bit
 (42 5)  (534 245)  (534 245)  LC_2 Logic Functioning bit
 (51 5)  (543 245)  (543 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (25 6)  (517 246)  (517 246)  routing T_10_15.sp4_v_b_6 <X> T_10_15.lc_trk_g1_6
 (22 7)  (514 247)  (514 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (515 247)  (515 247)  routing T_10_15.sp4_v_b_6 <X> T_10_15.lc_trk_g1_6
 (14 11)  (506 251)  (506 251)  routing T_10_15.sp12_v_b_20 <X> T_10_15.lc_trk_g2_4
 (16 11)  (508 251)  (508 251)  routing T_10_15.sp12_v_b_20 <X> T_10_15.lc_trk_g2_4
 (17 11)  (509 251)  (509 251)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4


LogicTile_12_15

 (9 3)  (609 243)  (609 243)  routing T_12_15.sp4_v_b_5 <X> T_12_15.sp4_v_t_36
 (10 3)  (610 243)  (610 243)  routing T_12_15.sp4_v_b_5 <X> T_12_15.sp4_v_t_36
 (2 4)  (602 244)  (602 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_13_15

 (8 3)  (662 243)  (662 243)  routing T_13_15.sp4_h_r_1 <X> T_13_15.sp4_v_t_36
 (9 3)  (663 243)  (663 243)  routing T_13_15.sp4_h_r_1 <X> T_13_15.sp4_v_t_36


LogicTile_14_15

 (4 10)  (712 250)  (712 250)  routing T_14_15.sp4_v_b_6 <X> T_14_15.sp4_v_t_43
 (19 13)  (727 253)  (727 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_15_15

 (26 0)  (788 240)  (788 240)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 240)  (790 240)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 240)  (791 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 240)  (792 240)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 240)  (793 240)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 240)  (794 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 240)  (795 240)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 240)  (796 240)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 240)  (798 240)  LC_0 Logic Functioning bit
 (37 0)  (799 240)  (799 240)  LC_0 Logic Functioning bit
 (38 0)  (800 240)  (800 240)  LC_0 Logic Functioning bit
 (39 0)  (801 240)  (801 240)  LC_0 Logic Functioning bit
 (41 0)  (803 240)  (803 240)  LC_0 Logic Functioning bit
 (43 0)  (805 240)  (805 240)  LC_0 Logic Functioning bit
 (47 0)  (809 240)  (809 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (27 1)  (789 241)  (789 241)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 241)  (790 241)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 241)  (791 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (36 1)  (798 241)  (798 241)  LC_0 Logic Functioning bit
 (38 1)  (800 241)  (800 241)  LC_0 Logic Functioning bit
 (3 4)  (765 244)  (765 244)  routing T_15_15.sp12_v_b_0 <X> T_15_15.sp12_h_r_0
 (3 5)  (765 245)  (765 245)  routing T_15_15.sp12_v_b_0 <X> T_15_15.sp12_h_r_0
 (8 9)  (770 249)  (770 249)  routing T_15_15.sp4_h_l_42 <X> T_15_15.sp4_v_b_7
 (9 9)  (771 249)  (771 249)  routing T_15_15.sp4_h_l_42 <X> T_15_15.sp4_v_b_7
 (16 10)  (778 250)  (778 250)  routing T_15_15.sp12_v_b_21 <X> T_15_15.lc_trk_g2_5
 (17 10)  (779 250)  (779 250)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (18 11)  (780 251)  (780 251)  routing T_15_15.sp12_v_b_21 <X> T_15_15.lc_trk_g2_5
 (4 12)  (766 252)  (766 252)  routing T_15_15.sp4_v_t_36 <X> T_15_15.sp4_v_b_9
 (6 12)  (768 252)  (768 252)  routing T_15_15.sp4_v_t_36 <X> T_15_15.sp4_v_b_9
 (14 14)  (776 254)  (776 254)  routing T_15_15.sp4_v_b_36 <X> T_15_15.lc_trk_g3_4
 (17 14)  (779 254)  (779 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (14 15)  (776 255)  (776 255)  routing T_15_15.sp4_v_b_36 <X> T_15_15.lc_trk_g3_4
 (16 15)  (778 255)  (778 255)  routing T_15_15.sp4_v_b_36 <X> T_15_15.lc_trk_g3_4
 (17 15)  (779 255)  (779 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (780 255)  (780 255)  routing T_15_15.sp4_r_v_b_45 <X> T_15_15.lc_trk_g3_5


LogicTile_16_15

 (9 3)  (825 243)  (825 243)  routing T_16_15.sp4_v_b_5 <X> T_16_15.sp4_v_t_36
 (10 3)  (826 243)  (826 243)  routing T_16_15.sp4_v_b_5 <X> T_16_15.sp4_v_t_36
 (4 6)  (820 246)  (820 246)  routing T_16_15.sp4_h_r_3 <X> T_16_15.sp4_v_t_38
 (5 7)  (821 247)  (821 247)  routing T_16_15.sp4_h_r_3 <X> T_16_15.sp4_v_t_38


LogicTile_17_15

 (19 15)  (893 255)  (893 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_20_15

 (3 2)  (1039 242)  (1039 242)  routing T_20_15.sp12_h_r_0 <X> T_20_15.sp12_h_l_23
 (3 3)  (1039 243)  (1039 243)  routing T_20_15.sp12_h_r_0 <X> T_20_15.sp12_h_l_23


LogicTile_22_15

 (3 2)  (1147 242)  (1147 242)  routing T_22_15.sp12_h_r_0 <X> T_22_15.sp12_h_l_23
 (3 3)  (1147 243)  (1147 243)  routing T_22_15.sp12_h_r_0 <X> T_22_15.sp12_h_l_23


LogicTile_23_15

 (3 5)  (1201 245)  (1201 245)  routing T_23_15.sp12_h_l_23 <X> T_23_15.sp12_h_r_0


LogicTile_26_15

 (3 3)  (1351 243)  (1351 243)  routing T_26_15.sp12_v_b_0 <X> T_26_15.sp12_h_l_23
 (3 6)  (1351 246)  (1351 246)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_v_t_23
 (3 7)  (1351 247)  (1351 247)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_v_t_23


LogicTile_30_15

 (10 8)  (1574 248)  (1574 248)  routing T_30_15.sp4_v_t_39 <X> T_30_15.sp4_h_r_7


LogicTile_32_15

 (3 2)  (1675 242)  (1675 242)  routing T_32_15.sp12_h_r_0 <X> T_32_15.sp12_h_l_23
 (3 3)  (1675 243)  (1675 243)  routing T_32_15.sp12_h_r_0 <X> T_32_15.sp12_h_l_23


IO_Tile_33_15

 (6 0)  (1732 240)  (1732 240)  routing T_33_15.span4_horz_1 <X> T_33_15.lc_trk_g0_1
 (7 0)  (1733 240)  (1733 240)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_1 lc_trk_g0_1
 (8 0)  (1734 240)  (1734 240)  routing T_33_15.span4_horz_1 <X> T_33_15.lc_trk_g0_1
 (14 0)  (1740 240)  (1740 240)  routing T_33_15.span4_vert_t_12 <X> T_33_15.span4_horz_1
 (16 0)  (1742 240)  (1742 240)  IOB_0 IO Functioning bit
 (13 1)  (1739 241)  (1739 241)  routing T_33_15.span4_horz_1 <X> T_33_15.span4_vert_b_0
 (14 1)  (1740 241)  (1740 241)  routing T_33_15.span4_horz_1 <X> T_33_15.span4_vert_b_0
 (17 1)  (1743 241)  (1743 241)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (14 3)  (1740 243)  (1740 243)  routing T_33_15.span4_vert_t_13 <X> T_33_15.span4_vert_b_1
 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (12 4)  (1738 244)  (1738 244)  routing T_33_15.lc_trk_g1_3 <X> T_33_15.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 244)  (1743 244)  IOB_0 IO Functioning bit
 (11 5)  (1737 245)  (1737 245)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 245)  (1738 245)  routing T_33_15.lc_trk_g1_3 <X> T_33_15.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 245)  (1739 245)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (5 6)  (1731 246)  (1731 246)  routing T_33_15.span4_horz_31 <X> T_33_15.lc_trk_g0_7
 (6 6)  (1732 246)  (1732 246)  routing T_33_15.span4_horz_31 <X> T_33_15.lc_trk_g0_7
 (7 6)  (1733 246)  (1733 246)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_31 lc_trk_g0_7
 (8 7)  (1734 247)  (1734 247)  routing T_33_15.span4_horz_31 <X> T_33_15.lc_trk_g0_7
 (6 8)  (1732 248)  (1732 248)  routing T_33_15.span4_horz_1 <X> T_33_15.lc_trk_g1_1
 (7 8)  (1733 248)  (1733 248)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (1734 248)  (1734 248)  routing T_33_15.span4_horz_1 <X> T_33_15.lc_trk_g1_1
 (16 8)  (1742 248)  (1742 248)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 249)  (1729 249)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 249)  (1743 249)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (6 10)  (1732 250)  (1732 250)  routing T_33_15.span12_horz_19 <X> T_33_15.lc_trk_g1_3
 (7 10)  (1733 250)  (1733 250)  Enable bit of Mux _local_links/g1_mux_3 => span12_horz_19 lc_trk_g1_3
 (11 10)  (1737 250)  (1737 250)  routing T_33_15.lc_trk_g1_1 <X> T_33_15.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 250)  (1739 250)  routing T_33_15.lc_trk_g0_7 <X> T_33_15.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 250)  (1742 250)  IOB_1 IO Functioning bit
 (8 11)  (1734 251)  (1734 251)  routing T_33_15.span12_horz_19 <X> T_33_15.lc_trk_g1_3
 (11 11)  (1737 251)  (1737 251)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 251)  (1738 251)  routing T_33_15.lc_trk_g0_7 <X> T_33_15.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 251)  (1739 251)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit
 (17 14)  (1743 254)  (1743 254)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 236)  (6 236)  routing T_0_14.span4_vert_b_3 <X> T_0_14.span4_vert_t_15


LogicTile_2_14

 (3 6)  (75 230)  (75 230)  routing T_2_14.sp12_h_r_0 <X> T_2_14.sp12_v_t_23
 (3 7)  (75 231)  (75 231)  routing T_2_14.sp12_h_r_0 <X> T_2_14.sp12_v_t_23


LogicTile_10_14

 (3 6)  (495 230)  (495 230)  routing T_10_14.sp12_v_b_0 <X> T_10_14.sp12_v_t_23


LogicTile_12_14

 (3 6)  (603 230)  (603 230)  routing T_12_14.sp12_v_b_0 <X> T_12_14.sp12_v_t_23
 (12 8)  (612 232)  (612 232)  routing T_12_14.sp4_v_b_2 <X> T_12_14.sp4_h_r_8
 (11 9)  (611 233)  (611 233)  routing T_12_14.sp4_v_b_2 <X> T_12_14.sp4_h_r_8
 (13 9)  (613 233)  (613 233)  routing T_12_14.sp4_v_b_2 <X> T_12_14.sp4_h_r_8


LogicTile_13_14

 (11 0)  (665 224)  (665 224)  routing T_13_14.sp4_v_t_46 <X> T_13_14.sp4_v_b_2
 (12 1)  (666 225)  (666 225)  routing T_13_14.sp4_v_t_46 <X> T_13_14.sp4_v_b_2


LogicTile_14_14

 (3 2)  (711 226)  (711 226)  routing T_14_14.sp12_h_r_0 <X> T_14_14.sp12_h_l_23
 (3 3)  (711 227)  (711 227)  routing T_14_14.sp12_h_r_0 <X> T_14_14.sp12_h_l_23


LogicTile_15_14

 (13 12)  (775 236)  (775 236)  routing T_15_14.sp4_v_t_46 <X> T_15_14.sp4_v_b_11


LogicTile_16_14

 (11 0)  (827 224)  (827 224)  routing T_16_14.sp4_v_t_46 <X> T_16_14.sp4_v_b_2
 (12 1)  (828 225)  (828 225)  routing T_16_14.sp4_v_t_46 <X> T_16_14.sp4_v_b_2
 (10 3)  (826 227)  (826 227)  routing T_16_14.sp4_h_l_45 <X> T_16_14.sp4_v_t_36


LogicTile_22_14

 (3 6)  (1147 230)  (1147 230)  routing T_22_14.sp12_h_r_0 <X> T_22_14.sp12_v_t_23
 (3 7)  (1147 231)  (1147 231)  routing T_22_14.sp12_h_r_0 <X> T_22_14.sp12_v_t_23


LogicTile_26_14

 (3 2)  (1351 226)  (1351 226)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_h_l_23
 (3 3)  (1351 227)  (1351 227)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_h_l_23


IO_Tile_33_14

 (5 4)  (1731 228)  (1731 228)  routing T_33_14.span4_vert_b_5 <X> T_33_14.lc_trk_g0_5
 (7 4)  (1733 228)  (1733 228)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (4 5)  (1730 229)  (1730 229)  routing T_33_14.span4_vert_b_4 <X> T_33_14.lc_trk_g0_4
 (5 5)  (1731 229)  (1731 229)  routing T_33_14.span4_vert_b_4 <X> T_33_14.lc_trk_g0_4
 (7 5)  (1733 229)  (1733 229)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (8 5)  (1734 229)  (1734 229)  routing T_33_14.span4_vert_b_5 <X> T_33_14.lc_trk_g0_5
 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 232)  (1742 232)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (1743 233)  (1743 233)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 234)  (1736 234)  routing T_33_14.lc_trk_g0_4 <X> T_33_14.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 234)  (1739 234)  routing T_33_14.lc_trk_g0_5 <X> T_33_14.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 234)  (1742 234)  IOB_1 IO Functioning bit
 (11 11)  (1737 235)  (1737 235)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 235)  (1739 235)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit
 (17 14)  (1743 238)  (1743 238)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (11 2)  (6 210)  (6 210)  routing T_0_13.span4_horz_7 <X> T_0_13.span4_vert_t_13
 (12 2)  (5 210)  (5 210)  routing T_0_13.span4_horz_7 <X> T_0_13.span4_vert_t_13
 (13 3)  (4 211)  (4 211)  routing T_0_13.span4_horz_7 <X> T_0_13.span4_vert_b_1
 (14 3)  (3 211)  (3 211)  routing T_0_13.span4_horz_7 <X> T_0_13.span4_vert_b_1
 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_4_13

 (9 10)  (189 218)  (189 218)  routing T_4_13.sp4_h_r_4 <X> T_4_13.sp4_h_l_42
 (10 10)  (190 218)  (190 218)  routing T_4_13.sp4_h_r_4 <X> T_4_13.sp4_h_l_42


LogicTile_5_13

 (3 4)  (237 212)  (237 212)  routing T_5_13.sp12_v_t_23 <X> T_5_13.sp12_h_r_0


LogicTile_6_13

 (3 6)  (291 214)  (291 214)  routing T_6_13.sp12_h_r_0 <X> T_6_13.sp12_v_t_23
 (3 7)  (291 215)  (291 215)  routing T_6_13.sp12_h_r_0 <X> T_6_13.sp12_v_t_23


LogicTile_7_13

 (3 6)  (345 214)  (345 214)  routing T_7_13.sp12_v_b_0 <X> T_7_13.sp12_v_t_23


RAM_Tile_8_13

 (8 6)  (404 214)  (404 214)  routing T_8_13.sp4_h_r_8 <X> T_8_13.sp4_h_l_41
 (10 6)  (406 214)  (406 214)  routing T_8_13.sp4_h_r_8 <X> T_8_13.sp4_h_l_41


LogicTile_10_13

 (31 0)  (523 208)  (523 208)  routing T_10_13.lc_trk_g1_4 <X> T_10_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 208)  (524 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 208)  (526 208)  routing T_10_13.lc_trk_g1_4 <X> T_10_13.wire_logic_cluster/lc_0/in_3
 (40 0)  (532 208)  (532 208)  LC_0 Logic Functioning bit
 (41 0)  (533 208)  (533 208)  LC_0 Logic Functioning bit
 (42 0)  (534 208)  (534 208)  LC_0 Logic Functioning bit
 (43 0)  (535 208)  (535 208)  LC_0 Logic Functioning bit
 (47 0)  (539 208)  (539 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (40 1)  (532 209)  (532 209)  LC_0 Logic Functioning bit
 (41 1)  (533 209)  (533 209)  LC_0 Logic Functioning bit
 (42 1)  (534 209)  (534 209)  LC_0 Logic Functioning bit
 (43 1)  (535 209)  (535 209)  LC_0 Logic Functioning bit
 (47 1)  (539 209)  (539 209)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (3 6)  (495 214)  (495 214)  routing T_10_13.sp12_v_b_0 <X> T_10_13.sp12_v_t_23
 (14 6)  (506 214)  (506 214)  routing T_10_13.sp4_h_l_9 <X> T_10_13.lc_trk_g1_4
 (14 7)  (506 215)  (506 215)  routing T_10_13.sp4_h_l_9 <X> T_10_13.lc_trk_g1_4
 (15 7)  (507 215)  (507 215)  routing T_10_13.sp4_h_l_9 <X> T_10_13.lc_trk_g1_4
 (16 7)  (508 215)  (508 215)  routing T_10_13.sp4_h_l_9 <X> T_10_13.lc_trk_g1_4
 (17 7)  (509 215)  (509 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4


LogicTile_11_13

 (11 4)  (557 212)  (557 212)  routing T_11_13.sp4_v_t_39 <X> T_11_13.sp4_v_b_5
 (12 5)  (558 213)  (558 213)  routing T_11_13.sp4_v_t_39 <X> T_11_13.sp4_v_b_5
 (17 6)  (563 214)  (563 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (564 215)  (564 215)  routing T_11_13.sp4_r_v_b_29 <X> T_11_13.lc_trk_g1_5
 (26 10)  (572 218)  (572 218)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 218)  (573 218)  routing T_11_13.lc_trk_g3_5 <X> T_11_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 218)  (574 218)  routing T_11_13.lc_trk_g3_5 <X> T_11_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 218)  (575 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 218)  (576 218)  routing T_11_13.lc_trk_g3_5 <X> T_11_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 218)  (577 218)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 218)  (578 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 218)  (580 218)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 218)  (581 218)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.input_2_5
 (36 10)  (582 218)  (582 218)  LC_5 Logic Functioning bit
 (37 10)  (583 218)  (583 218)  LC_5 Logic Functioning bit
 (38 10)  (584 218)  (584 218)  LC_5 Logic Functioning bit
 (41 10)  (587 218)  (587 218)  LC_5 Logic Functioning bit
 (43 10)  (589 218)  (589 218)  LC_5 Logic Functioning bit
 (52 10)  (598 218)  (598 218)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (27 11)  (573 219)  (573 219)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 219)  (574 219)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 219)  (575 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (578 219)  (578 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (579 219)  (579 219)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.input_2_5
 (34 11)  (580 219)  (580 219)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.input_2_5
 (35 11)  (581 219)  (581 219)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.input_2_5
 (37 11)  (583 219)  (583 219)  LC_5 Logic Functioning bit
 (40 11)  (586 219)  (586 219)  LC_5 Logic Functioning bit
 (42 11)  (588 219)  (588 219)  LC_5 Logic Functioning bit
 (17 14)  (563 222)  (563 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (15 15)  (561 223)  (561 223)  routing T_11_13.sp4_v_t_33 <X> T_11_13.lc_trk_g3_4
 (16 15)  (562 223)  (562 223)  routing T_11_13.sp4_v_t_33 <X> T_11_13.lc_trk_g3_4
 (17 15)  (563 223)  (563 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (564 223)  (564 223)  routing T_11_13.sp4_r_v_b_45 <X> T_11_13.lc_trk_g3_5
 (22 15)  (568 223)  (568 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (571 223)  (571 223)  routing T_11_13.sp4_r_v_b_46 <X> T_11_13.lc_trk_g3_6


LogicTile_12_13

 (19 2)  (619 210)  (619 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_13_13

 (2 8)  (656 216)  (656 216)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (5 14)  (659 222)  (659 222)  routing T_13_13.sp4_v_t_44 <X> T_13_13.sp4_h_l_44
 (6 15)  (660 223)  (660 223)  routing T_13_13.sp4_v_t_44 <X> T_13_13.sp4_h_l_44


LogicTile_16_13

 (4 12)  (820 220)  (820 220)  routing T_16_13.sp4_h_l_44 <X> T_16_13.sp4_v_b_9
 (5 13)  (821 221)  (821 221)  routing T_16_13.sp4_h_l_44 <X> T_16_13.sp4_v_b_9


LogicTile_28_13

 (3 6)  (1459 214)  (1459 214)  routing T_28_13.sp12_v_b_0 <X> T_28_13.sp12_v_t_23


LogicTile_31_13

 (19 5)  (1637 213)  (1637 213)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (17 1)  (0 193)  (0 193)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (5 4)  (12 196)  (12 196)  routing T_0_12.span4_vert_b_5 <X> T_0_12.lc_trk_g0_5
 (7 4)  (10 196)  (10 196)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (10 4)  (7 196)  (7 196)  routing T_0_12.lc_trk_g0_5 <X> T_0_12.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 196)  (4 196)  routing T_0_12.lc_trk_g0_4 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 196)  (0 196)  IOB_0 IO Functioning bit
 (4 5)  (13 197)  (13 197)  routing T_0_12.span4_vert_b_4 <X> T_0_12.lc_trk_g0_4
 (5 5)  (12 197)  (12 197)  routing T_0_12.span4_vert_b_4 <X> T_0_12.lc_trk_g0_4
 (7 5)  (10 197)  (10 197)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (8 5)  (9 197)  (9 197)  routing T_0_12.span4_vert_b_5 <X> T_0_12.lc_trk_g0_5
 (11 5)  (6 197)  (6 197)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 197)  (4 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 198)  (12 198)  routing T_0_12.span4_vert_b_7 <X> T_0_12.lc_trk_g0_7
 (7 6)  (10 198)  (10 198)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 199)  (9 199)  routing T_0_12.span4_vert_b_7 <X> T_0_12.lc_trk_g0_7
 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 201)  (0 201)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 202)  (7 202)  routing T_0_12.lc_trk_g1_5 <X> T_0_12.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 202)  (6 202)  routing T_0_12.lc_trk_g1_5 <X> T_0_12.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 202)  (4 202)  routing T_0_12.lc_trk_g0_7 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 202)  (1 202)  IOB_1 IO Functioning bit
 (11 11)  (6 203)  (6 203)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 203)  (5 203)  routing T_0_12.lc_trk_g0_7 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 203)  (4 203)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 204)  (12 204)  routing T_0_12.span4_vert_b_5 <X> T_0_12.lc_trk_g1_5
 (7 12)  (10 204)  (10 204)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (9 205)  (9 205)  routing T_0_12.span4_vert_b_5 <X> T_0_12.lc_trk_g1_5
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit
 (17 14)  (0 206)  (0 206)  IOB_1 IO Functioning bit


LogicTile_6_12

 (3 5)  (291 197)  (291 197)  routing T_6_12.sp12_h_l_23 <X> T_6_12.sp12_h_r_0


RAM_Tile_8_12

 (2 8)  (398 200)  (398 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_11_12

 (5 15)  (551 207)  (551 207)  routing T_11_12.sp4_h_l_44 <X> T_11_12.sp4_v_t_44


LogicTile_12_12

 (5 1)  (605 193)  (605 193)  routing T_12_12.sp4_h_r_0 <X> T_12_12.sp4_v_b_0


LogicTile_13_12

 (4 12)  (658 204)  (658 204)  routing T_13_12.sp4_v_t_36 <X> T_13_12.sp4_v_b_9
 (6 12)  (660 204)  (660 204)  routing T_13_12.sp4_v_t_36 <X> T_13_12.sp4_v_b_9


LogicTile_14_12

 (14 1)  (722 193)  (722 193)  routing T_14_12.sp4_r_v_b_35 <X> T_14_12.lc_trk_g0_0
 (17 1)  (725 193)  (725 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 8)  (730 200)  (730 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (731 200)  (731 200)  routing T_14_12.sp4_v_t_30 <X> T_14_12.lc_trk_g2_3
 (24 8)  (732 200)  (732 200)  routing T_14_12.sp4_v_t_30 <X> T_14_12.lc_trk_g2_3
 (27 12)  (735 204)  (735 204)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 204)  (736 204)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 204)  (737 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 204)  (740 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 204)  (741 204)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 204)  (743 204)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.input_2_6
 (36 12)  (744 204)  (744 204)  LC_6 Logic Functioning bit
 (42 12)  (750 204)  (750 204)  LC_6 Logic Functioning bit
 (43 12)  (751 204)  (751 204)  LC_6 Logic Functioning bit
 (47 12)  (755 204)  (755 204)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (14 13)  (722 205)  (722 205)  routing T_14_12.sp4_h_r_24 <X> T_14_12.lc_trk_g3_0
 (15 13)  (723 205)  (723 205)  routing T_14_12.sp4_h_r_24 <X> T_14_12.lc_trk_g3_0
 (16 13)  (724 205)  (724 205)  routing T_14_12.sp4_h_r_24 <X> T_14_12.lc_trk_g3_0
 (17 13)  (725 205)  (725 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (29 13)  (737 205)  (737 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 205)  (739 205)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 205)  (740 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (741 205)  (741 205)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.input_2_6
 (34 13)  (742 205)  (742 205)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.input_2_6
 (35 13)  (743 205)  (743 205)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.input_2_6
 (36 13)  (744 205)  (744 205)  LC_6 Logic Functioning bit
 (37 13)  (745 205)  (745 205)  LC_6 Logic Functioning bit
 (39 13)  (747 205)  (747 205)  LC_6 Logic Functioning bit
 (42 13)  (750 205)  (750 205)  LC_6 Logic Functioning bit
 (43 13)  (751 205)  (751 205)  LC_6 Logic Functioning bit
 (22 14)  (730 206)  (730 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (729 207)  (729 207)  routing T_14_12.sp4_r_v_b_47 <X> T_14_12.lc_trk_g3_7


LogicTile_15_12

 (22 0)  (784 192)  (784 192)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (785 192)  (785 192)  routing T_15_12.sp12_h_l_16 <X> T_15_12.lc_trk_g0_3
 (21 1)  (783 193)  (783 193)  routing T_15_12.sp12_h_l_16 <X> T_15_12.lc_trk_g0_3
 (22 1)  (784 193)  (784 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 4)  (789 196)  (789 196)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 196)  (790 196)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 196)  (791 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 196)  (792 196)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 196)  (794 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 196)  (795 196)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 196)  (796 196)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 196)  (797 196)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.input_2_2
 (36 4)  (798 196)  (798 196)  LC_2 Logic Functioning bit
 (42 4)  (804 196)  (804 196)  LC_2 Logic Functioning bit
 (43 4)  (805 196)  (805 196)  LC_2 Logic Functioning bit
 (52 4)  (814 196)  (814 196)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (788 197)  (788 197)  routing T_15_12.lc_trk_g0_2 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 197)  (791 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 197)  (794 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (795 197)  (795 197)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.input_2_2
 (34 5)  (796 197)  (796 197)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.input_2_2
 (36 5)  (798 197)  (798 197)  LC_2 Logic Functioning bit
 (37 5)  (799 197)  (799 197)  LC_2 Logic Functioning bit
 (38 5)  (800 197)  (800 197)  LC_2 Logic Functioning bit
 (42 5)  (804 197)  (804 197)  LC_2 Logic Functioning bit
 (43 5)  (805 197)  (805 197)  LC_2 Logic Functioning bit
 (13 6)  (775 198)  (775 198)  routing T_15_12.sp4_v_b_5 <X> T_15_12.sp4_v_t_40
 (15 11)  (777 203)  (777 203)  routing T_15_12.sp4_v_t_33 <X> T_15_12.lc_trk_g2_4
 (16 11)  (778 203)  (778 203)  routing T_15_12.sp4_v_t_33 <X> T_15_12.lc_trk_g2_4
 (17 11)  (779 203)  (779 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (29 12)  (791 204)  (791 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 204)  (794 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 204)  (795 204)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 204)  (796 204)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 204)  (797 204)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.input_2_6
 (36 12)  (798 204)  (798 204)  LC_6 Logic Functioning bit
 (37 12)  (799 204)  (799 204)  LC_6 Logic Functioning bit
 (38 12)  (800 204)  (800 204)  LC_6 Logic Functioning bit
 (41 12)  (803 204)  (803 204)  LC_6 Logic Functioning bit
 (43 12)  (805 204)  (805 204)  LC_6 Logic Functioning bit
 (47 12)  (809 204)  (809 204)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (14 13)  (776 205)  (776 205)  routing T_15_12.sp4_r_v_b_40 <X> T_15_12.lc_trk_g3_0
 (17 13)  (779 205)  (779 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (788 205)  (788 205)  routing T_15_12.lc_trk_g0_2 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 205)  (791 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 205)  (792 205)  routing T_15_12.lc_trk_g0_3 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (794 205)  (794 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (795 205)  (795 205)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.input_2_6
 (36 13)  (798 205)  (798 205)  LC_6 Logic Functioning bit
 (41 13)  (803 205)  (803 205)  LC_6 Logic Functioning bit
 (43 13)  (805 205)  (805 205)  LC_6 Logic Functioning bit
 (16 14)  (778 206)  (778 206)  routing T_15_12.sp4_v_b_37 <X> T_15_12.lc_trk_g3_5
 (17 14)  (779 206)  (779 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (780 206)  (780 206)  routing T_15_12.sp4_v_b_37 <X> T_15_12.lc_trk_g3_5
 (17 15)  (779 207)  (779 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (780 207)  (780 207)  routing T_15_12.sp4_v_b_37 <X> T_15_12.lc_trk_g3_5


LogicTile_16_12

 (5 2)  (821 194)  (821 194)  routing T_16_12.sp4_v_t_43 <X> T_16_12.sp4_h_l_37
 (4 3)  (820 195)  (820 195)  routing T_16_12.sp4_v_t_43 <X> T_16_12.sp4_h_l_37
 (6 3)  (822 195)  (822 195)  routing T_16_12.sp4_v_t_43 <X> T_16_12.sp4_h_l_37


LogicTile_22_12

 (2 12)  (1146 204)  (1146 204)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


RAM_Tile_25_12

 (3 5)  (1309 197)  (1309 197)  routing T_25_12.sp12_h_l_23 <X> T_25_12.sp12_h_r_0
 (11 13)  (1317 205)  (1317 205)  routing T_25_12.sp4_h_l_46 <X> T_25_12.sp4_h_r_11


LogicTile_29_12

 (13 12)  (1523 204)  (1523 204)  routing T_29_12.sp4_h_l_46 <X> T_29_12.sp4_v_b_11
 (12 13)  (1522 205)  (1522 205)  routing T_29_12.sp4_h_l_46 <X> T_29_12.sp4_v_b_11


LogicTile_31_12

 (2 4)  (1620 196)  (1620 196)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (13 3)  (1739 195)  (1739 195)  routing T_33_12.span4_horz_31 <X> T_33_12.span4_vert_b_1
 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0



IO_Tile_0_11

 (5 0)  (12 176)  (12 176)  routing T_0_11.span4_vert_b_9 <X> T_0_11.lc_trk_g0_1
 (7 0)  (10 176)  (10 176)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (9 176)  (9 176)  routing T_0_11.span4_vert_b_9 <X> T_0_11.lc_trk_g0_1
 (16 0)  (1 176)  (1 176)  IOB_0 IO Functioning bit
 (17 1)  (0 177)  (0 177)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (12 4)  (5 180)  (5 180)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 180)  (4 180)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 180)  (0 180)  IOB_0 IO Functioning bit
 (11 5)  (6 181)  (6 181)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 181)  (5 181)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 181)  (4 181)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (5 8)  (12 184)  (12 184)  routing T_0_11.span4_vert_b_9 <X> T_0_11.lc_trk_g1_1
 (7 8)  (10 184)  (10 184)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_9 lc_trk_g1_1
 (8 8)  (9 184)  (9 184)  routing T_0_11.span4_vert_b_9 <X> T_0_11.lc_trk_g1_1
 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 185)  (0 185)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 10)  (6 186)  (6 186)  routing T_0_11.lc_trk_g1_1 <X> T_0_11.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 186)  (5 186)  routing T_0_11.lc_trk_g1_4 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 186)  (4 186)  routing T_0_11.lc_trk_g1_4 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (11 11)  (6 187)  (6 187)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (13 189)  (13 189)  routing T_0_11.span4_vert_b_4 <X> T_0_11.lc_trk_g1_4
 (5 13)  (12 189)  (12 189)  routing T_0_11.span4_vert_b_4 <X> T_0_11.lc_trk_g1_4
 (7 13)  (10 189)  (10 189)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (5 14)  (12 190)  (12 190)  routing T_0_11.span4_vert_b_7 <X> T_0_11.lc_trk_g1_7
 (7 14)  (10 190)  (10 190)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 190)  (0 190)  IOB_1 IO Functioning bit
 (8 15)  (9 191)  (9 191)  routing T_0_11.span4_vert_b_7 <X> T_0_11.lc_trk_g1_7


LogicTile_6_11

 (3 5)  (291 181)  (291 181)  routing T_6_11.sp12_h_l_23 <X> T_6_11.sp12_h_r_0


RAM_Tile_8_11

 (2 8)  (398 184)  (398 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9


LogicTile_10_11

 (5 8)  (497 184)  (497 184)  routing T_10_11.sp4_v_b_6 <X> T_10_11.sp4_h_r_6
 (6 9)  (498 185)  (498 185)  routing T_10_11.sp4_v_b_6 <X> T_10_11.sp4_h_r_6
 (4 10)  (496 186)  (496 186)  routing T_10_11.sp4_v_b_6 <X> T_10_11.sp4_v_t_43


LogicTile_11_11

 (11 5)  (557 181)  (557 181)  routing T_11_11.sp4_h_l_44 <X> T_11_11.sp4_h_r_5
 (13 5)  (559 181)  (559 181)  routing T_11_11.sp4_h_l_44 <X> T_11_11.sp4_h_r_5


LogicTile_12_11

 (2 4)  (602 180)  (602 180)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (13 6)  (613 182)  (613 182)  routing T_12_11.sp4_v_b_5 <X> T_12_11.sp4_v_t_40


LogicTile_14_11

 (5 11)  (713 187)  (713 187)  routing T_14_11.sp4_h_l_43 <X> T_14_11.sp4_v_t_43


LogicTile_15_11

 (6 2)  (768 178)  (768 178)  routing T_15_11.sp4_h_l_42 <X> T_15_11.sp4_v_t_37
 (9 9)  (771 185)  (771 185)  routing T_15_11.sp4_v_t_42 <X> T_15_11.sp4_v_b_7
 (10 15)  (772 191)  (772 191)  routing T_15_11.sp4_h_l_40 <X> T_15_11.sp4_v_t_47


LogicTile_16_11

 (11 6)  (827 182)  (827 182)  routing T_16_11.sp4_v_b_2 <X> T_16_11.sp4_v_t_40
 (12 7)  (828 183)  (828 183)  routing T_16_11.sp4_v_b_2 <X> T_16_11.sp4_v_t_40


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (14 1)  (1740 177)  (1740 177)  routing T_33_11.span4_vert_t_12 <X> T_33_11.span4_vert_b_0
 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 172)  (6 172)  routing T_0_10.span4_horz_19 <X> T_0_10.span4_vert_t_15
 (12 12)  (5 172)  (5 172)  routing T_0_10.span4_horz_19 <X> T_0_10.span4_vert_t_15


LogicTile_3_10

 (5 10)  (131 170)  (131 170)  routing T_3_10.sp4_h_r_3 <X> T_3_10.sp4_h_l_43
 (4 11)  (130 171)  (130 171)  routing T_3_10.sp4_h_r_3 <X> T_3_10.sp4_h_l_43


LogicTile_4_10

 (19 15)  (199 175)  (199 175)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_10

 (3 4)  (291 164)  (291 164)  routing T_6_10.sp12_v_t_23 <X> T_6_10.sp12_h_r_0


LogicTile_10_10

 (3 6)  (495 166)  (495 166)  routing T_10_10.sp12_h_r_0 <X> T_10_10.sp12_v_t_23
 (3 7)  (495 167)  (495 167)  routing T_10_10.sp12_h_r_0 <X> T_10_10.sp12_v_t_23


LogicTile_11_10

 (19 6)  (565 166)  (565 166)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_12_10

 (2 4)  (602 164)  (602 164)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_13_10

 (13 0)  (667 160)  (667 160)  routing T_13_10.sp4_v_t_39 <X> T_13_10.sp4_v_b_2


LogicTile_14_10

 (3 2)  (711 162)  (711 162)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_h_l_23
 (3 3)  (711 163)  (711 163)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_h_l_23


LogicTile_15_10

 (8 1)  (770 161)  (770 161)  routing T_15_10.sp4_h_l_42 <X> T_15_10.sp4_v_b_1
 (9 1)  (771 161)  (771 161)  routing T_15_10.sp4_h_l_42 <X> T_15_10.sp4_v_b_1
 (10 1)  (772 161)  (772 161)  routing T_15_10.sp4_h_l_42 <X> T_15_10.sp4_v_b_1
 (3 4)  (765 164)  (765 164)  routing T_15_10.sp12_v_t_23 <X> T_15_10.sp12_h_r_0


LogicTile_16_10

 (11 4)  (827 164)  (827 164)  routing T_16_10.sp4_v_t_39 <X> T_16_10.sp4_v_b_5
 (12 5)  (828 165)  (828 165)  routing T_16_10.sp4_v_t_39 <X> T_16_10.sp4_v_b_5
 (19 6)  (835 166)  (835 166)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (3 8)  (819 168)  (819 168)  routing T_16_10.sp12_v_t_22 <X> T_16_10.sp12_v_b_1
 (19 11)  (835 171)  (835 171)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_22_10

 (3 2)  (1147 162)  (1147 162)  routing T_22_10.sp12_h_r_0 <X> T_22_10.sp12_h_l_23
 (3 3)  (1147 163)  (1147 163)  routing T_22_10.sp12_h_r_0 <X> T_22_10.sp12_h_l_23


LogicTile_26_10

 (3 2)  (1351 162)  (1351 162)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23
 (3 3)  (1351 163)  (1351 163)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23


LogicTile_27_10

 (3 1)  (1405 161)  (1405 161)  routing T_27_10.sp12_h_l_23 <X> T_27_10.sp12_v_b_0


LogicTile_31_10

 (12 4)  (1630 164)  (1630 164)  routing T_31_10.sp4_v_t_40 <X> T_31_10.sp4_h_r_5


IO_Tile_33_10

 (4 5)  (1730 165)  (1730 165)  routing T_33_10.span4_vert_b_4 <X> T_33_10.lc_trk_g0_4
 (5 5)  (1731 165)  (1731 165)  routing T_33_10.span4_vert_b_4 <X> T_33_10.lc_trk_g0_4
 (7 5)  (1733 165)  (1733 165)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 166)  (1729 166)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 168)  (1742 168)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (5 9)  (1731 169)  (1731 169)  routing T_33_10.span4_horz_16 <X> T_33_10.lc_trk_g1_0
 (6 9)  (1732 169)  (1732 169)  routing T_33_10.span4_horz_16 <X> T_33_10.lc_trk_g1_0
 (7 9)  (1733 169)  (1733 169)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_16 lc_trk_g1_0
 (17 9)  (1743 169)  (1743 169)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 170)  (1736 170)  routing T_33_10.lc_trk_g0_4 <X> T_33_10.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 170)  (1738 170)  routing T_33_10.lc_trk_g1_0 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (11 11)  (1737 171)  (1737 171)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (17 14)  (1743 174)  (1743 174)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (11 0)  (6 144)  (6 144)  routing T_0_9.span4_horz_1 <X> T_0_9.span4_vert_t_12
 (12 0)  (5 144)  (5 144)  routing T_0_9.span4_horz_1 <X> T_0_9.span4_vert_t_12
 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (14 3)  (3 147)  (3 147)  routing T_0_9.span4_vert_t_13 <X> T_0_9.span4_vert_b_1
 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 156)  (6 156)  routing T_0_9.span4_vert_b_3 <X> T_0_9.span4_vert_t_15


LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9

 (10 2)  (190 146)  (190 146)  routing T_4_9.sp4_v_b_8 <X> T_4_9.sp4_h_l_36


LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9

 (14 9)  (506 153)  (506 153)  routing T_10_9.sp12_v_b_16 <X> T_10_9.lc_trk_g2_0
 (16 9)  (508 153)  (508 153)  routing T_10_9.sp12_v_b_16 <X> T_10_9.lc_trk_g2_0
 (17 9)  (509 153)  (509 153)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 10)  (514 154)  (514 154)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (515 154)  (515 154)  routing T_10_9.sp12_v_b_23 <X> T_10_9.lc_trk_g2_7
 (25 10)  (517 154)  (517 154)  routing T_10_9.sp4_h_r_46 <X> T_10_9.lc_trk_g2_6
 (26 10)  (518 154)  (518 154)  routing T_10_9.lc_trk_g3_6 <X> T_10_9.wire_logic_cluster/lc_5/in_0
 (28 10)  (520 154)  (520 154)  routing T_10_9.lc_trk_g2_6 <X> T_10_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 154)  (521 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 154)  (522 154)  routing T_10_9.lc_trk_g2_6 <X> T_10_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 154)  (524 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 154)  (525 154)  routing T_10_9.lc_trk_g2_0 <X> T_10_9.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 154)  (527 154)  routing T_10_9.lc_trk_g2_7 <X> T_10_9.input_2_5
 (36 10)  (528 154)  (528 154)  LC_5 Logic Functioning bit
 (37 10)  (529 154)  (529 154)  LC_5 Logic Functioning bit
 (38 10)  (530 154)  (530 154)  LC_5 Logic Functioning bit
 (39 10)  (531 154)  (531 154)  LC_5 Logic Functioning bit
 (47 10)  (539 154)  (539 154)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (21 11)  (513 155)  (513 155)  routing T_10_9.sp12_v_b_23 <X> T_10_9.lc_trk_g2_7
 (22 11)  (514 155)  (514 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (515 155)  (515 155)  routing T_10_9.sp4_h_r_46 <X> T_10_9.lc_trk_g2_6
 (24 11)  (516 155)  (516 155)  routing T_10_9.sp4_h_r_46 <X> T_10_9.lc_trk_g2_6
 (25 11)  (517 155)  (517 155)  routing T_10_9.sp4_h_r_46 <X> T_10_9.lc_trk_g2_6
 (26 11)  (518 155)  (518 155)  routing T_10_9.lc_trk_g3_6 <X> T_10_9.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 155)  (519 155)  routing T_10_9.lc_trk_g3_6 <X> T_10_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 155)  (520 155)  routing T_10_9.lc_trk_g3_6 <X> T_10_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 155)  (521 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 155)  (522 155)  routing T_10_9.lc_trk_g2_6 <X> T_10_9.wire_logic_cluster/lc_5/in_1
 (32 11)  (524 155)  (524 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (525 155)  (525 155)  routing T_10_9.lc_trk_g2_7 <X> T_10_9.input_2_5
 (35 11)  (527 155)  (527 155)  routing T_10_9.lc_trk_g2_7 <X> T_10_9.input_2_5
 (36 11)  (528 155)  (528 155)  LC_5 Logic Functioning bit
 (37 11)  (529 155)  (529 155)  LC_5 Logic Functioning bit
 (38 11)  (530 155)  (530 155)  LC_5 Logic Functioning bit
 (42 11)  (534 155)  (534 155)  LC_5 Logic Functioning bit
 (25 14)  (517 158)  (517 158)  routing T_10_9.sp4_v_b_30 <X> T_10_9.lc_trk_g3_6
 (22 15)  (514 159)  (514 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (515 159)  (515 159)  routing T_10_9.sp4_v_b_30 <X> T_10_9.lc_trk_g3_6


LogicTile_11_9

 (12 14)  (558 158)  (558 158)  routing T_11_9.sp4_v_t_40 <X> T_11_9.sp4_h_l_46
 (11 15)  (557 159)  (557 159)  routing T_11_9.sp4_v_t_40 <X> T_11_9.sp4_h_l_46
 (13 15)  (559 159)  (559 159)  routing T_11_9.sp4_v_t_40 <X> T_11_9.sp4_h_l_46


LogicTile_12_9

 (26 0)  (626 144)  (626 144)  routing T_12_9.lc_trk_g3_5 <X> T_12_9.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 144)  (627 144)  routing T_12_9.lc_trk_g3_4 <X> T_12_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 144)  (628 144)  routing T_12_9.lc_trk_g3_4 <X> T_12_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 144)  (629 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 144)  (630 144)  routing T_12_9.lc_trk_g3_4 <X> T_12_9.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 144)  (631 144)  routing T_12_9.lc_trk_g2_5 <X> T_12_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 144)  (632 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 144)  (633 144)  routing T_12_9.lc_trk_g2_5 <X> T_12_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 144)  (636 144)  LC_0 Logic Functioning bit
 (42 0)  (642 144)  (642 144)  LC_0 Logic Functioning bit
 (43 0)  (643 144)  (643 144)  LC_0 Logic Functioning bit
 (47 0)  (647 144)  (647 144)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (27 1)  (627 145)  (627 145)  routing T_12_9.lc_trk_g3_5 <X> T_12_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 145)  (628 145)  routing T_12_9.lc_trk_g3_5 <X> T_12_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 145)  (629 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 145)  (632 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (633 145)  (633 145)  routing T_12_9.lc_trk_g3_3 <X> T_12_9.input_2_0
 (34 1)  (634 145)  (634 145)  routing T_12_9.lc_trk_g3_3 <X> T_12_9.input_2_0
 (35 1)  (635 145)  (635 145)  routing T_12_9.lc_trk_g3_3 <X> T_12_9.input_2_0
 (36 1)  (636 145)  (636 145)  LC_0 Logic Functioning bit
 (37 1)  (637 145)  (637 145)  LC_0 Logic Functioning bit
 (38 1)  (638 145)  (638 145)  LC_0 Logic Functioning bit
 (42 1)  (642 145)  (642 145)  LC_0 Logic Functioning bit
 (43 1)  (643 145)  (643 145)  LC_0 Logic Functioning bit
 (16 10)  (616 154)  (616 154)  routing T_12_9.sp4_v_t_16 <X> T_12_9.lc_trk_g2_5
 (17 10)  (617 154)  (617 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (618 154)  (618 154)  routing T_12_9.sp4_v_t_16 <X> T_12_9.lc_trk_g2_5
 (22 12)  (622 156)  (622 156)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (623 156)  (623 156)  routing T_12_9.sp12_v_b_19 <X> T_12_9.lc_trk_g3_3
 (21 13)  (621 157)  (621 157)  routing T_12_9.sp12_v_b_19 <X> T_12_9.lc_trk_g3_3
 (16 14)  (616 158)  (616 158)  routing T_12_9.sp4_v_b_37 <X> T_12_9.lc_trk_g3_5
 (17 14)  (617 158)  (617 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (618 158)  (618 158)  routing T_12_9.sp4_v_b_37 <X> T_12_9.lc_trk_g3_5
 (14 15)  (614 159)  (614 159)  routing T_12_9.sp4_r_v_b_44 <X> T_12_9.lc_trk_g3_4
 (17 15)  (617 159)  (617 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (618 159)  (618 159)  routing T_12_9.sp4_v_b_37 <X> T_12_9.lc_trk_g3_5


LogicTile_13_9



LogicTile_14_9



LogicTile_15_9

 (7 14)  (769 158)  (769 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_16_9

 (7 11)  (823 155)  (823 155)  Column buffer control bit: LH_colbuf_cntl_2



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9

 (3 5)  (1039 149)  (1039 149)  routing T_20_9.sp12_h_l_23 <X> T_20_9.sp12_h_r_0


LogicTile_21_9

 (3 13)  (1093 157)  (1093 157)  routing T_21_9.sp12_h_l_22 <X> T_21_9.sp12_h_r_1


LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9

 (1 3)  (1349 147)  (1349 147)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (19 6)  (1367 150)  (1367 150)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_27_9



LogicTile_28_9



LogicTile_29_9

 (4 1)  (1514 145)  (1514 145)  routing T_29_9.sp4_h_l_41 <X> T_29_9.sp4_h_r_0
 (6 1)  (1516 145)  (1516 145)  routing T_29_9.sp4_h_l_41 <X> T_29_9.sp4_h_r_0


LogicTile_30_9



LogicTile_31_9



LogicTile_32_9

 (3 1)  (1675 145)  (1675 145)  routing T_32_9.sp12_h_l_23 <X> T_32_9.sp12_v_b_0


IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0

 (13 7)  (1739 151)  (1739 151)  routing T_33_9.span4_horz_37 <X> T_33_9.span4_vert_b_2


IO_Tile_0_8

 (11 0)  (6 128)  (6 128)  routing T_0_8.span4_horz_1 <X> T_0_8.span4_vert_t_12
 (12 0)  (5 128)  (5 128)  routing T_0_8.span4_horz_1 <X> T_0_8.span4_vert_t_12
 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 140)  (6 140)  routing T_0_8.span4_vert_b_3 <X> T_0_8.span4_vert_t_15


LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8

 (10 2)  (190 130)  (190 130)  routing T_4_8.sp4_v_b_8 <X> T_4_8.sp4_h_l_36
 (19 8)  (199 136)  (199 136)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8

 (19 10)  (415 138)  (415 138)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_t_10


LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8

 (7 11)  (661 139)  (661 139)  Column buffer control bit: LH_colbuf_cntl_2



LogicTile_14_8



LogicTile_15_8

 (22 2)  (784 130)  (784 130)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (785 130)  (785 130)  routing T_15_8.sp4_v_b_23 <X> T_15_8.lc_trk_g0_7
 (24 2)  (786 130)  (786 130)  routing T_15_8.sp4_v_b_23 <X> T_15_8.lc_trk_g0_7
 (13 6)  (775 134)  (775 134)  routing T_15_8.sp4_v_b_5 <X> T_15_8.sp4_v_t_40
 (17 6)  (779 134)  (779 134)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (780 135)  (780 135)  routing T_15_8.sp4_r_v_b_29 <X> T_15_8.lc_trk_g1_5
 (16 8)  (778 136)  (778 136)  routing T_15_8.sp4_v_t_12 <X> T_15_8.lc_trk_g2_1
 (17 8)  (779 136)  (779 136)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (780 136)  (780 136)  routing T_15_8.sp4_v_t_12 <X> T_15_8.lc_trk_g2_1
 (26 8)  (788 136)  (788 136)  routing T_15_8.lc_trk_g1_5 <X> T_15_8.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 136)  (791 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 136)  (792 136)  routing T_15_8.lc_trk_g0_7 <X> T_15_8.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 136)  (793 136)  routing T_15_8.lc_trk_g2_7 <X> T_15_8.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 136)  (794 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 136)  (795 136)  routing T_15_8.lc_trk_g2_7 <X> T_15_8.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 136)  (798 136)  LC_4 Logic Functioning bit
 (37 8)  (799 136)  (799 136)  LC_4 Logic Functioning bit
 (38 8)  (800 136)  (800 136)  LC_4 Logic Functioning bit
 (41 8)  (803 136)  (803 136)  LC_4 Logic Functioning bit
 (43 8)  (805 136)  (805 136)  LC_4 Logic Functioning bit
 (48 8)  (810 136)  (810 136)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (22 9)  (784 137)  (784 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (785 137)  (785 137)  routing T_15_8.sp4_v_b_42 <X> T_15_8.lc_trk_g2_2
 (24 9)  (786 137)  (786 137)  routing T_15_8.sp4_v_b_42 <X> T_15_8.lc_trk_g2_2
 (27 9)  (789 137)  (789 137)  routing T_15_8.lc_trk_g1_5 <X> T_15_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 137)  (791 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 137)  (792 137)  routing T_15_8.lc_trk_g0_7 <X> T_15_8.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 137)  (793 137)  routing T_15_8.lc_trk_g2_7 <X> T_15_8.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 137)  (794 137)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (795 137)  (795 137)  routing T_15_8.lc_trk_g2_2 <X> T_15_8.input_2_4
 (35 9)  (797 137)  (797 137)  routing T_15_8.lc_trk_g2_2 <X> T_15_8.input_2_4
 (36 9)  (798 137)  (798 137)  LC_4 Logic Functioning bit
 (41 9)  (803 137)  (803 137)  LC_4 Logic Functioning bit
 (43 9)  (805 137)  (805 137)  LC_4 Logic Functioning bit
 (22 10)  (784 138)  (784 138)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (788 138)  (788 138)  routing T_15_8.lc_trk_g2_7 <X> T_15_8.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 138)  (789 138)  routing T_15_8.lc_trk_g1_5 <X> T_15_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 138)  (791 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 138)  (792 138)  routing T_15_8.lc_trk_g1_5 <X> T_15_8.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 138)  (793 138)  routing T_15_8.lc_trk_g3_7 <X> T_15_8.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 138)  (794 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 138)  (795 138)  routing T_15_8.lc_trk_g3_7 <X> T_15_8.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 138)  (796 138)  routing T_15_8.lc_trk_g3_7 <X> T_15_8.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 138)  (798 138)  LC_5 Logic Functioning bit
 (37 10)  (799 138)  (799 138)  LC_5 Logic Functioning bit
 (38 10)  (800 138)  (800 138)  LC_5 Logic Functioning bit
 (39 10)  (801 138)  (801 138)  LC_5 Logic Functioning bit
 (52 10)  (814 138)  (814 138)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (21 11)  (783 139)  (783 139)  routing T_15_8.sp4_r_v_b_39 <X> T_15_8.lc_trk_g2_7
 (26 11)  (788 139)  (788 139)  routing T_15_8.lc_trk_g2_7 <X> T_15_8.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 139)  (790 139)  routing T_15_8.lc_trk_g2_7 <X> T_15_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 139)  (791 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 139)  (793 139)  routing T_15_8.lc_trk_g3_7 <X> T_15_8.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 139)  (794 139)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (795 139)  (795 139)  routing T_15_8.lc_trk_g2_1 <X> T_15_8.input_2_5
 (36 11)  (798 139)  (798 139)  LC_5 Logic Functioning bit
 (37 11)  (799 139)  (799 139)  LC_5 Logic Functioning bit
 (38 11)  (800 139)  (800 139)  LC_5 Logic Functioning bit
 (42 11)  (804 139)  (804 139)  LC_5 Logic Functioning bit
 (21 14)  (783 142)  (783 142)  routing T_15_8.sp4_v_t_18 <X> T_15_8.lc_trk_g3_7
 (22 14)  (784 142)  (784 142)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (785 142)  (785 142)  routing T_15_8.sp4_v_t_18 <X> T_15_8.lc_trk_g3_7


LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8

 (3 5)  (985 133)  (985 133)  routing T_19_8.sp12_h_l_23 <X> T_19_8.sp12_h_r_0


LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8

 (13 12)  (1523 140)  (1523 140)  routing T_29_8.sp4_v_t_46 <X> T_29_8.sp4_v_b_11


LogicTile_30_8



LogicTile_31_8

 (3 1)  (1621 129)  (1621 129)  routing T_31_8.sp12_h_l_23 <X> T_31_8.sp12_v_b_0


LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (14 3)  (1740 131)  (1740 131)  routing T_33_8.span4_vert_t_13 <X> T_33_8.span4_vert_b_1
 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_4_7

 (3 4)  (183 116)  (183 116)  routing T_4_7.sp12_v_b_0 <X> T_4_7.sp12_h_r_0
 (3 5)  (183 117)  (183 117)  routing T_4_7.sp12_v_b_0 <X> T_4_7.sp12_h_r_0
 (12 8)  (192 120)  (192 120)  routing T_4_7.sp4_v_b_8 <X> T_4_7.sp4_h_r_8
 (19 8)  (199 120)  (199 120)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (11 9)  (191 121)  (191 121)  routing T_4_7.sp4_v_b_8 <X> T_4_7.sp4_h_r_8


LogicTile_5_7

 (3 6)  (237 118)  (237 118)  routing T_5_7.sp12_h_r_0 <X> T_5_7.sp12_v_t_23
 (3 7)  (237 119)  (237 119)  routing T_5_7.sp12_h_r_0 <X> T_5_7.sp12_v_t_23


LogicTile_6_7

 (11 0)  (299 112)  (299 112)  routing T_6_7.sp4_h_r_9 <X> T_6_7.sp4_v_b_2


LogicTile_7_7

 (17 0)  (359 112)  (359 112)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (18 1)  (360 113)  (360 113)  routing T_7_7.sp4_r_v_b_34 <X> T_7_7.lc_trk_g0_1
 (26 4)  (368 116)  (368 116)  routing T_7_7.lc_trk_g3_5 <X> T_7_7.wire_logic_cluster/lc_2/in_0
 (29 4)  (371 116)  (371 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (46 4)  (388 116)  (388 116)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (356 117)  (356 117)  routing T_7_7.sp4_h_r_0 <X> T_7_7.lc_trk_g1_0
 (15 5)  (357 117)  (357 117)  routing T_7_7.sp4_h_r_0 <X> T_7_7.lc_trk_g1_0
 (16 5)  (358 117)  (358 117)  routing T_7_7.sp4_h_r_0 <X> T_7_7.lc_trk_g1_0
 (17 5)  (359 117)  (359 117)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (27 5)  (369 117)  (369 117)  routing T_7_7.lc_trk_g3_5 <X> T_7_7.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 117)  (370 117)  routing T_7_7.lc_trk_g3_5 <X> T_7_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 117)  (371 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (37 5)  (379 117)  (379 117)  LC_2 Logic Functioning bit
 (39 5)  (381 117)  (381 117)  LC_2 Logic Functioning bit
 (40 5)  (382 117)  (382 117)  LC_2 Logic Functioning bit
 (42 5)  (384 117)  (384 117)  LC_2 Logic Functioning bit
 (21 6)  (363 118)  (363 118)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g1_7
 (22 6)  (364 118)  (364 118)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (366 118)  (366 118)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g1_7
 (21 7)  (363 119)  (363 119)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g1_7
 (26 12)  (368 124)  (368 124)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_6/in_0
 (29 12)  (371 124)  (371 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (374 124)  (374 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 124)  (376 124)  routing T_7_7.lc_trk_g1_0 <X> T_7_7.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 124)  (378 124)  LC_6 Logic Functioning bit
 (38 12)  (380 124)  (380 124)  LC_6 Logic Functioning bit
 (47 12)  (389 124)  (389 124)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (52 12)  (394 124)  (394 124)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (368 125)  (368 125)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_6/in_0
 (27 13)  (369 125)  (369 125)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 125)  (371 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (378 125)  (378 125)  LC_6 Logic Functioning bit
 (37 13)  (379 125)  (379 125)  LC_6 Logic Functioning bit
 (38 13)  (380 125)  (380 125)  LC_6 Logic Functioning bit
 (39 13)  (381 125)  (381 125)  LC_6 Logic Functioning bit
 (40 13)  (382 125)  (382 125)  LC_6 Logic Functioning bit
 (42 13)  (384 125)  (384 125)  LC_6 Logic Functioning bit
 (46 13)  (388 125)  (388 125)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (390 125)  (390 125)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (15 14)  (357 126)  (357 126)  routing T_7_7.sp4_h_r_45 <X> T_7_7.lc_trk_g3_5
 (16 14)  (358 126)  (358 126)  routing T_7_7.sp4_h_r_45 <X> T_7_7.lc_trk_g3_5
 (17 14)  (359 126)  (359 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (360 126)  (360 126)  routing T_7_7.sp4_h_r_45 <X> T_7_7.lc_trk_g3_5
 (18 15)  (360 127)  (360 127)  routing T_7_7.sp4_h_r_45 <X> T_7_7.lc_trk_g3_5


LogicTile_9_7

 (2 0)  (440 112)  (440 112)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_10_7

 (6 10)  (498 122)  (498 122)  routing T_10_7.sp4_h_l_36 <X> T_10_7.sp4_v_t_43


LogicTile_11_7

 (5 2)  (551 114)  (551 114)  routing T_11_7.sp4_v_t_43 <X> T_11_7.sp4_h_l_37
 (4 3)  (550 115)  (550 115)  routing T_11_7.sp4_v_t_43 <X> T_11_7.sp4_h_l_37
 (6 3)  (552 115)  (552 115)  routing T_11_7.sp4_v_t_43 <X> T_11_7.sp4_h_l_37


LogicTile_12_7

 (12 7)  (612 119)  (612 119)  routing T_12_7.sp4_h_l_40 <X> T_12_7.sp4_v_t_40


LogicTile_13_7

 (0 0)  (654 112)  (654 112)  Negative Clock bit

 (15 0)  (669 112)  (669 112)  routing T_13_7.sp4_v_b_17 <X> T_13_7.lc_trk_g0_1
 (16 0)  (670 112)  (670 112)  routing T_13_7.sp4_v_b_17 <X> T_13_7.lc_trk_g0_1
 (17 0)  (671 112)  (671 112)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (0 2)  (654 114)  (654 114)  routing T_13_7.glb_netwk_2 <X> T_13_7.wire_logic_cluster/lc_7/clk
 (2 2)  (656 114)  (656 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (15 2)  (669 114)  (669 114)  routing T_13_7.sp4_h_r_13 <X> T_13_7.lc_trk_g0_5
 (16 2)  (670 114)  (670 114)  routing T_13_7.sp4_h_r_13 <X> T_13_7.lc_trk_g0_5
 (17 2)  (671 114)  (671 114)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (672 114)  (672 114)  routing T_13_7.sp4_h_r_13 <X> T_13_7.lc_trk_g0_5
 (25 2)  (679 114)  (679 114)  routing T_13_7.sp4_h_l_11 <X> T_13_7.lc_trk_g0_6
 (29 2)  (683 114)  (683 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 114)  (684 114)  routing T_13_7.lc_trk_g0_6 <X> T_13_7.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 114)  (685 114)  routing T_13_7.lc_trk_g0_4 <X> T_13_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 114)  (686 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (689 114)  (689 114)  routing T_13_7.lc_trk_g2_7 <X> T_13_7.input_2_1
 (36 2)  (690 114)  (690 114)  LC_1 Logic Functioning bit
 (37 2)  (691 114)  (691 114)  LC_1 Logic Functioning bit
 (38 2)  (692 114)  (692 114)  LC_1 Logic Functioning bit
 (39 2)  (693 114)  (693 114)  LC_1 Logic Functioning bit
 (52 2)  (706 114)  (706 114)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (15 3)  (669 115)  (669 115)  routing T_13_7.sp4_v_t_9 <X> T_13_7.lc_trk_g0_4
 (16 3)  (670 115)  (670 115)  routing T_13_7.sp4_v_t_9 <X> T_13_7.lc_trk_g0_4
 (17 3)  (671 115)  (671 115)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (676 115)  (676 115)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (677 115)  (677 115)  routing T_13_7.sp4_h_l_11 <X> T_13_7.lc_trk_g0_6
 (24 3)  (678 115)  (678 115)  routing T_13_7.sp4_h_l_11 <X> T_13_7.lc_trk_g0_6
 (25 3)  (679 115)  (679 115)  routing T_13_7.sp4_h_l_11 <X> T_13_7.lc_trk_g0_6
 (27 3)  (681 115)  (681 115)  routing T_13_7.lc_trk_g1_0 <X> T_13_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 115)  (683 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 115)  (684 115)  routing T_13_7.lc_trk_g0_6 <X> T_13_7.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 115)  (686 115)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (687 115)  (687 115)  routing T_13_7.lc_trk_g2_7 <X> T_13_7.input_2_1
 (35 3)  (689 115)  (689 115)  routing T_13_7.lc_trk_g2_7 <X> T_13_7.input_2_1
 (36 3)  (690 115)  (690 115)  LC_1 Logic Functioning bit
 (37 3)  (691 115)  (691 115)  LC_1 Logic Functioning bit
 (38 3)  (692 115)  (692 115)  LC_1 Logic Functioning bit
 (42 3)  (696 115)  (696 115)  LC_1 Logic Functioning bit
 (29 4)  (683 116)  (683 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 116)  (685 116)  routing T_13_7.lc_trk_g0_5 <X> T_13_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 116)  (686 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (691 116)  (691 116)  LC_2 Logic Functioning bit
 (39 4)  (693 116)  (693 116)  LC_2 Logic Functioning bit
 (40 4)  (694 116)  (694 116)  LC_2 Logic Functioning bit
 (41 4)  (695 116)  (695 116)  LC_2 Logic Functioning bit
 (42 4)  (696 116)  (696 116)  LC_2 Logic Functioning bit
 (43 4)  (697 116)  (697 116)  LC_2 Logic Functioning bit
 (45 4)  (699 116)  (699 116)  LC_2 Logic Functioning bit
 (48 4)  (702 116)  (702 116)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (14 5)  (668 117)  (668 117)  routing T_13_7.sp12_h_r_16 <X> T_13_7.lc_trk_g1_0
 (16 5)  (670 117)  (670 117)  routing T_13_7.sp12_h_r_16 <X> T_13_7.lc_trk_g1_0
 (17 5)  (671 117)  (671 117)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (37 5)  (691 117)  (691 117)  LC_2 Logic Functioning bit
 (39 5)  (693 117)  (693 117)  LC_2 Logic Functioning bit
 (40 5)  (694 117)  (694 117)  LC_2 Logic Functioning bit
 (41 5)  (695 117)  (695 117)  LC_2 Logic Functioning bit
 (42 5)  (696 117)  (696 117)  LC_2 Logic Functioning bit
 (43 5)  (697 117)  (697 117)  LC_2 Logic Functioning bit
 (2 8)  (656 120)  (656 120)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (21 10)  (675 122)  (675 122)  routing T_13_7.sp4_v_t_26 <X> T_13_7.lc_trk_g2_7
 (22 10)  (676 122)  (676 122)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (677 122)  (677 122)  routing T_13_7.sp4_v_t_26 <X> T_13_7.lc_trk_g2_7
 (21 11)  (675 123)  (675 123)  routing T_13_7.sp4_v_t_26 <X> T_13_7.lc_trk_g2_7


LogicTile_16_7

 (5 2)  (821 114)  (821 114)  routing T_16_7.sp4_v_t_43 <X> T_16_7.sp4_h_l_37
 (11 2)  (827 114)  (827 114)  routing T_16_7.sp4_h_l_44 <X> T_16_7.sp4_v_t_39
 (4 3)  (820 115)  (820 115)  routing T_16_7.sp4_v_t_43 <X> T_16_7.sp4_h_l_37
 (6 3)  (822 115)  (822 115)  routing T_16_7.sp4_v_t_43 <X> T_16_7.sp4_h_l_37
 (12 14)  (828 126)  (828 126)  routing T_16_7.sp4_v_t_46 <X> T_16_7.sp4_h_l_46
 (11 15)  (827 127)  (827 127)  routing T_16_7.sp4_v_t_46 <X> T_16_7.sp4_h_l_46


LogicTile_27_7

 (19 2)  (1421 114)  (1421 114)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (14 1)  (1740 113)  (1740 113)  routing T_33_7.span4_vert_t_12 <X> T_33_7.span4_vert_b_0
 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0



IO_Tile_0_6

 (6 0)  (11 96)  (11 96)  routing T_0_6.span4_horz_1 <X> T_0_6.lc_trk_g0_1
 (7 0)  (10 96)  (10 96)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_1 lc_trk_g0_1
 (8 0)  (9 96)  (9 96)  routing T_0_6.span4_horz_1 <X> T_0_6.lc_trk_g0_1
 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (17 1)  (0 97)  (0 97)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (5 4)  (12 100)  (12 100)  routing T_0_6.span4_vert_b_13 <X> T_0_6.lc_trk_g0_5
 (7 4)  (10 100)  (10 100)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 100)  (9 100)  routing T_0_6.span4_vert_b_13 <X> T_0_6.lc_trk_g0_5
 (10 4)  (7 100)  (7 100)  routing T_0_6.lc_trk_g0_5 <X> T_0_6.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 100)  (4 100)  routing T_0_6.lc_trk_g0_4 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 100)  (0 100)  IOB_0 IO Functioning bit
 (5 5)  (12 101)  (12 101)  routing T_0_6.span4_horz_20 <X> T_0_6.lc_trk_g0_4
 (6 5)  (11 101)  (11 101)  routing T_0_6.span4_horz_20 <X> T_0_6.lc_trk_g0_4
 (7 5)  (10 101)  (10 101)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_20 lc_trk_g0_4
 (11 5)  (6 101)  (6 101)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 105)  (0 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 106)  (7 106)  routing T_0_6.lc_trk_g1_5 <X> T_0_6.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 106)  (6 106)  routing T_0_6.lc_trk_g1_5 <X> T_0_6.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 106)  (1 106)  IOB_1 IO Functioning bit
 (11 11)  (6 107)  (6 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 107)  (4 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 108)  (12 108)  routing T_0_6.span4_vert_b_13 <X> T_0_6.lc_trk_g1_5
 (7 12)  (10 108)  (10 108)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (9 108)  (9 108)  routing T_0_6.span4_vert_b_13 <X> T_0_6.lc_trk_g1_5
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (17 14)  (0 110)  (0 110)  IOB_1 IO Functioning bit


LogicTile_3_6

 (5 14)  (131 110)  (131 110)  routing T_3_6.sp4_v_b_9 <X> T_3_6.sp4_h_l_44


LogicTile_4_6

 (10 2)  (190 98)  (190 98)  routing T_4_6.sp4_v_b_8 <X> T_4_6.sp4_h_l_36
 (3 6)  (183 102)  (183 102)  routing T_4_6.sp12_h_r_0 <X> T_4_6.sp12_v_t_23
 (3 7)  (183 103)  (183 103)  routing T_4_6.sp12_h_r_0 <X> T_4_6.sp12_v_t_23


LogicTile_6_6

 (3 5)  (291 101)  (291 101)  routing T_6_6.sp12_h_l_23 <X> T_6_6.sp12_h_r_0


LogicTile_10_6

 (3 6)  (495 102)  (495 102)  routing T_10_6.sp12_h_r_0 <X> T_10_6.sp12_v_t_23
 (3 7)  (495 103)  (495 103)  routing T_10_6.sp12_h_r_0 <X> T_10_6.sp12_v_t_23


LogicTile_11_6

 (3 12)  (549 108)  (549 108)  routing T_11_6.sp12_v_t_22 <X> T_11_6.sp12_h_r_1


LogicTile_12_6

 (2 4)  (602 100)  (602 100)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 7)  (603 103)  (603 103)  routing T_12_6.sp12_h_l_23 <X> T_12_6.sp12_v_t_23


LogicTile_14_6

 (3 6)  (711 102)  (711 102)  routing T_14_6.sp12_h_r_0 <X> T_14_6.sp12_v_t_23
 (3 7)  (711 103)  (711 103)  routing T_14_6.sp12_h_r_0 <X> T_14_6.sp12_v_t_23


LogicTile_15_6

 (8 11)  (770 107)  (770 107)  routing T_15_6.sp4_h_l_42 <X> T_15_6.sp4_v_t_42


LogicTile_16_6

 (3 2)  (819 98)  (819 98)  routing T_16_6.sp12_h_r_0 <X> T_16_6.sp12_h_l_23
 (3 3)  (819 99)  (819 99)  routing T_16_6.sp12_h_r_0 <X> T_16_6.sp12_h_l_23
 (19 5)  (835 101)  (835 101)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (3 6)  (819 102)  (819 102)  routing T_16_6.sp12_h_r_0 <X> T_16_6.sp12_v_t_23
 (3 7)  (819 103)  (819 103)  routing T_16_6.sp12_h_r_0 <X> T_16_6.sp12_v_t_23


LogicTile_18_6

 (3 12)  (931 108)  (931 108)  routing T_18_6.sp12_v_t_22 <X> T_18_6.sp12_h_r_1


LogicTile_22_6

 (3 2)  (1147 98)  (1147 98)  routing T_22_6.sp12_h_r_0 <X> T_22_6.sp12_h_l_23
 (3 3)  (1147 99)  (1147 99)  routing T_22_6.sp12_h_r_0 <X> T_22_6.sp12_h_l_23


LogicTile_23_6

 (3 13)  (1201 109)  (1201 109)  routing T_23_6.sp12_h_l_22 <X> T_23_6.sp12_h_r_1


LogicTile_26_6

 (3 2)  (1351 98)  (1351 98)  routing T_26_6.sp12_h_r_0 <X> T_26_6.sp12_h_l_23
 (3 3)  (1351 99)  (1351 99)  routing T_26_6.sp12_h_r_0 <X> T_26_6.sp12_h_l_23
 (13 13)  (1361 109)  (1361 109)  routing T_26_6.sp4_v_t_43 <X> T_26_6.sp4_h_r_11


LogicTile_28_6

 (3 2)  (1459 98)  (1459 98)  routing T_28_6.sp12_h_r_0 <X> T_28_6.sp12_h_l_23
 (3 3)  (1459 99)  (1459 99)  routing T_28_6.sp12_h_r_0 <X> T_28_6.sp12_h_l_23


LogicTile_30_6

 (2 6)  (1566 102)  (1566 102)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (3 13)  (1567 109)  (1567 109)  routing T_30_6.sp12_h_l_22 <X> T_30_6.sp12_h_r_1
 (11 13)  (1575 109)  (1575 109)  routing T_30_6.sp4_h_l_46 <X> T_30_6.sp4_h_r_11


LogicTile_32_6

 (19 2)  (1691 98)  (1691 98)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (17 2)  (1743 98)  (1743 98)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (5 4)  (1731 100)  (1731 100)  routing T_33_6.span12_horz_5 <X> T_33_6.lc_trk_g0_5
 (7 4)  (1733 100)  (1733 100)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_5 lc_trk_g0_5
 (8 4)  (1734 100)  (1734 100)  routing T_33_6.span12_horz_5 <X> T_33_6.lc_trk_g0_5
 (10 4)  (1736 100)  (1736 100)  routing T_33_6.lc_trk_g1_4 <X> T_33_6.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 100)  (1737 100)  routing T_33_6.lc_trk_g1_4 <X> T_33_6.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 100)  (1738 100)  routing T_33_6.lc_trk_g1_3 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 100)  (1743 100)  IOB_0 IO Functioning bit
 (4 5)  (1730 101)  (1730 101)  routing T_33_6.span4_vert_b_4 <X> T_33_6.lc_trk_g0_4
 (5 5)  (1731 101)  (1731 101)  routing T_33_6.span4_vert_b_4 <X> T_33_6.lc_trk_g0_4
 (7 5)  (1733 101)  (1733 101)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (8 5)  (1734 101)  (1734 101)  routing T_33_6.span12_horz_5 <X> T_33_6.lc_trk_g0_5
 (11 5)  (1737 101)  (1737 101)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 101)  (1738 101)  routing T_33_6.lc_trk_g1_3 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 102)  (1729 102)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 104)  (1742 104)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 105)  (1729 105)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 105)  (1743 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (1731 106)  (1731 106)  routing T_33_6.span4_horz_35 <X> T_33_6.lc_trk_g1_3
 (6 10)  (1732 106)  (1732 106)  routing T_33_6.span4_horz_35 <X> T_33_6.lc_trk_g1_3
 (7 10)  (1733 106)  (1733 106)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_35 lc_trk_g1_3
 (8 10)  (1734 106)  (1734 106)  routing T_33_6.span4_horz_35 <X> T_33_6.lc_trk_g1_3
 (10 10)  (1736 106)  (1736 106)  routing T_33_6.lc_trk_g0_4 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 106)  (1739 106)  routing T_33_6.lc_trk_g0_5 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (11 11)  (1737 107)  (1737 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 109)  (1730 109)  routing T_33_6.span4_vert_b_4 <X> T_33_6.lc_trk_g1_4
 (5 13)  (1731 109)  (1731 109)  routing T_33_6.span4_vert_b_4 <X> T_33_6.lc_trk_g1_4
 (7 13)  (1733 109)  (1733 109)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (13 13)  (1739 109)  (1739 109)  routing T_33_6.span4_horz_43 <X> T_33_6.span4_vert_b_3
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (17 14)  (1743 110)  (1743 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (16 0)  (1 80)  (1 80)  IOB_0 IO Functioning bit
 (17 1)  (0 81)  (0 81)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (5 2)  (12 82)  (12 82)  routing T_0_5.span4_vert_b_11 <X> T_0_5.lc_trk_g0_3
 (7 2)  (10 82)  (10 82)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (9 82)  (9 82)  routing T_0_5.span4_vert_b_11 <X> T_0_5.lc_trk_g0_3
 (11 3)  (6 83)  (6 83)  routing T_0_5.span4_vert_t_13 <X> T_0_5.span4_horz_31
 (14 3)  (3 83)  (3 83)  routing T_0_5.span4_vert_t_13 <X> T_0_5.span4_vert_b_1
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (10 4)  (7 84)  (7 84)  routing T_0_5.lc_trk_g0_7 <X> T_0_5.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 84)  (5 84)  routing T_0_5.lc_trk_g1_1 <X> T_0_5.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 84)  (0 84)  IOB_0 IO Functioning bit
 (10 5)  (7 85)  (7 85)  routing T_0_5.lc_trk_g0_7 <X> T_0_5.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 85)  (6 85)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 85)  (4 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 86)  (12 86)  routing T_0_5.span4_horz_31 <X> T_0_5.lc_trk_g0_7
 (6 6)  (11 86)  (11 86)  routing T_0_5.span4_horz_31 <X> T_0_5.lc_trk_g0_7
 (7 6)  (10 86)  (10 86)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_31 lc_trk_g0_7
 (8 7)  (9 87)  (9 87)  routing T_0_5.span4_horz_31 <X> T_0_5.lc_trk_g0_7
 (6 8)  (11 88)  (11 88)  routing T_0_5.span4_horz_1 <X> T_0_5.lc_trk_g1_1
 (7 8)  (10 88)  (10 88)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (9 88)  (9 88)  routing T_0_5.span4_horz_1 <X> T_0_5.lc_trk_g1_1
 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 89)  (1 89)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (10 10)  (7 90)  (7 90)  routing T_0_5.lc_trk_g1_7 <X> T_0_5.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 90)  (6 90)  routing T_0_5.lc_trk_g1_7 <X> T_0_5.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 90)  (1 90)  IOB_1 IO Functioning bit
 (10 11)  (7 91)  (7 91)  routing T_0_5.lc_trk_g1_7 <X> T_0_5.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 91)  (6 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 91)  (5 91)  routing T_0_5.lc_trk_g0_3 <X> T_0_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 91)  (4 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (6 92)  (6 92)  routing T_0_5.span4_horz_19 <X> T_0_5.span4_vert_t_15
 (12 12)  (5 92)  (5 92)  routing T_0_5.span4_horz_19 <X> T_0_5.span4_vert_t_15
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit
 (5 14)  (12 94)  (12 94)  routing T_0_5.span4_horz_31 <X> T_0_5.lc_trk_g1_7
 (6 14)  (11 94)  (11 94)  routing T_0_5.span4_horz_31 <X> T_0_5.lc_trk_g1_7
 (7 14)  (10 94)  (10 94)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_31 lc_trk_g1_7
 (17 14)  (0 94)  (0 94)  IOB_1 IO Functioning bit
 (8 15)  (9 95)  (9 95)  routing T_0_5.span4_horz_31 <X> T_0_5.lc_trk_g1_7


LogicTile_3_5

 (5 10)  (131 90)  (131 90)  routing T_3_5.sp4_h_r_3 <X> T_3_5.sp4_h_l_43
 (4 11)  (130 91)  (130 91)  routing T_3_5.sp4_h_r_3 <X> T_3_5.sp4_h_l_43


LogicTile_4_5

 (10 2)  (190 82)  (190 82)  routing T_4_5.sp4_v_b_8 <X> T_4_5.sp4_h_l_36
 (3 6)  (183 86)  (183 86)  routing T_4_5.sp12_h_r_0 <X> T_4_5.sp12_v_t_23
 (3 7)  (183 87)  (183 87)  routing T_4_5.sp12_h_r_0 <X> T_4_5.sp12_v_t_23
 (19 8)  (199 88)  (199 88)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 15)  (199 95)  (199 95)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_8_5

 (3 6)  (399 86)  (399 86)  routing T_8_5.sp12_v_b_0 <X> T_8_5.sp12_v_t_23
 (2 8)  (398 88)  (398 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9


LogicTile_10_5

 (3 7)  (495 87)  (495 87)  routing T_10_5.sp12_h_l_23 <X> T_10_5.sp12_v_t_23


LogicTile_11_5

 (11 5)  (557 85)  (557 85)  routing T_11_5.sp4_h_l_44 <X> T_11_5.sp4_h_r_5
 (13 5)  (559 85)  (559 85)  routing T_11_5.sp4_h_l_44 <X> T_11_5.sp4_h_r_5


LogicTile_14_5

 (3 2)  (711 82)  (711 82)  routing T_14_5.sp12_h_r_0 <X> T_14_5.sp12_h_l_23
 (3 3)  (711 83)  (711 83)  routing T_14_5.sp12_h_r_0 <X> T_14_5.sp12_h_l_23


LogicTile_15_5

 (10 15)  (772 95)  (772 95)  routing T_15_5.sp4_h_l_40 <X> T_15_5.sp4_v_t_47


LogicTile_16_5

 (3 2)  (819 82)  (819 82)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_h_l_23
 (3 3)  (819 83)  (819 83)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_h_l_23
 (3 8)  (819 88)  (819 88)  routing T_16_5.sp12_v_t_22 <X> T_16_5.sp12_v_b_1


LogicTile_18_5

 (3 6)  (931 86)  (931 86)  routing T_18_5.sp12_h_r_0 <X> T_18_5.sp12_v_t_23
 (3 7)  (931 87)  (931 87)  routing T_18_5.sp12_h_r_0 <X> T_18_5.sp12_v_t_23


LogicTile_26_5

 (3 2)  (1351 82)  (1351 82)  routing T_26_5.sp12_h_r_0 <X> T_26_5.sp12_h_l_23
 (3 3)  (1351 83)  (1351 83)  routing T_26_5.sp12_h_r_0 <X> T_26_5.sp12_h_l_23


LogicTile_28_5

 (3 2)  (1459 82)  (1459 82)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23
 (3 3)  (1459 83)  (1459 83)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23
 (3 6)  (1459 86)  (1459 86)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_v_t_23
 (3 7)  (1459 87)  (1459 87)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_v_t_23


LogicTile_30_5

 (3 2)  (1567 82)  (1567 82)  routing T_30_5.sp12_h_r_0 <X> T_30_5.sp12_h_l_23
 (3 3)  (1567 83)  (1567 83)  routing T_30_5.sp12_h_r_0 <X> T_30_5.sp12_h_l_23


IO_Tile_33_5

 (4 0)  (1730 80)  (1730 80)  routing T_33_5.span4_vert_b_8 <X> T_33_5.lc_trk_g0_0
 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (5 1)  (1731 81)  (1731 81)  routing T_33_5.span4_vert_b_8 <X> T_33_5.lc_trk_g0_0
 (7 1)  (1733 81)  (1733 81)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (17 2)  (1743 82)  (1743 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (5 4)  (1731 84)  (1731 84)  routing T_33_5.span4_vert_b_13 <X> T_33_5.lc_trk_g0_5
 (7 4)  (1733 84)  (1733 84)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (1734 84)  (1734 84)  routing T_33_5.span4_vert_b_13 <X> T_33_5.lc_trk_g0_5
 (11 4)  (1737 84)  (1737 84)  routing T_33_5.lc_trk_g1_0 <X> T_33_5.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 84)  (1738 84)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 84)  (1743 84)  IOB_0 IO Functioning bit
 (11 5)  (1737 85)  (1737 85)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 85)  (1738 85)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 86)  (1729 86)  IO control bit: IORIGHT_IE_1

 (14 7)  (1740 87)  (1740 87)  routing T_33_5.span4_vert_t_14 <X> T_33_5.span4_vert_b_2
 (4 8)  (1730 88)  (1730 88)  routing T_33_5.span4_vert_b_8 <X> T_33_5.lc_trk_g1_0
 (3 9)  (1729 89)  (1729 89)  IO control bit: IORIGHT_IE_0

 (5 9)  (1731 89)  (1731 89)  routing T_33_5.span4_vert_b_8 <X> T_33_5.lc_trk_g1_0
 (7 9)  (1733 89)  (1733 89)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (16 9)  (1742 89)  (1742 89)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 89)  (1743 89)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g0_5 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (11 11)  (1737 91)  (1737 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (5 14)  (1731 94)  (1731 94)  routing T_33_5.span4_vert_b_7 <X> T_33_5.lc_trk_g1_7
 (7 14)  (1733 94)  (1733 94)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (1743 94)  (1743 94)  IOB_1 IO Functioning bit
 (8 15)  (1734 95)  (1734 95)  routing T_33_5.span4_vert_b_7 <X> T_33_5.lc_trk_g1_7


IO_Tile_0_4

 (17 1)  (0 65)  (0 65)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (0 66)  (0 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 70)  (12 70)  routing T_0_4.span4_vert_b_7 <X> T_0_4.lc_trk_g0_7
 (7 6)  (10 70)  (10 70)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 71)  (9 71)  routing T_0_4.span4_vert_b_7 <X> T_0_4.lc_trk_g0_7
 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 73)  (1 73)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (10 10)  (7 74)  (7 74)  routing T_0_4.lc_trk_g1_5 <X> T_0_4.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 74)  (6 74)  routing T_0_4.lc_trk_g1_5 <X> T_0_4.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 74)  (4 74)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (11 11)  (6 75)  (6 75)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 75)  (5 75)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 76)  (12 76)  routing T_0_4.span4_vert_b_5 <X> T_0_4.lc_trk_g1_5
 (7 12)  (10 76)  (10 76)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (11 12)  (6 76)  (6 76)  routing T_0_4.span4_horz_19 <X> T_0_4.span4_vert_t_15
 (12 12)  (5 76)  (5 76)  routing T_0_4.span4_horz_19 <X> T_0_4.span4_vert_t_15
 (8 13)  (9 77)  (9 77)  routing T_0_4.span4_vert_b_5 <X> T_0_4.lc_trk_g1_5
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (17 14)  (0 78)  (0 78)  IOB_1 IO Functioning bit


LogicTile_3_4

 (5 10)  (131 74)  (131 74)  routing T_3_4.sp4_h_r_3 <X> T_3_4.sp4_h_l_43
 (4 11)  (130 75)  (130 75)  routing T_3_4.sp4_h_r_3 <X> T_3_4.sp4_h_l_43


LogicTile_4_4

 (3 6)  (183 70)  (183 70)  routing T_4_4.sp12_h_r_0 <X> T_4_4.sp12_v_t_23
 (3 7)  (183 71)  (183 71)  routing T_4_4.sp12_h_r_0 <X> T_4_4.sp12_v_t_23
 (19 8)  (199 72)  (199 72)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 15)  (199 79)  (199 79)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_4

 (2 8)  (290 72)  (290 72)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_7_4

 (8 5)  (350 69)  (350 69)  routing T_7_4.sp4_v_t_36 <X> T_7_4.sp4_v_b_4
 (10 5)  (352 69)  (352 69)  routing T_7_4.sp4_v_t_36 <X> T_7_4.sp4_v_b_4


RAM_Tile_8_4

 (3 7)  (399 71)  (399 71)  routing T_8_4.sp12_h_l_23 <X> T_8_4.sp12_v_t_23


LogicTile_9_4

 (6 13)  (444 77)  (444 77)  routing T_9_4.sp4_h_l_44 <X> T_9_4.sp4_h_r_9


LogicTile_10_4

 (3 6)  (495 70)  (495 70)  routing T_10_4.sp12_h_r_0 <X> T_10_4.sp12_v_t_23
 (3 7)  (495 71)  (495 71)  routing T_10_4.sp12_h_r_0 <X> T_10_4.sp12_v_t_23
 (2 12)  (494 76)  (494 76)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_12_4

 (3 7)  (603 71)  (603 71)  routing T_12_4.sp12_h_l_23 <X> T_12_4.sp12_v_t_23


LogicTile_13_4

 (10 7)  (664 71)  (664 71)  routing T_13_4.sp4_h_l_46 <X> T_13_4.sp4_v_t_41
 (3 12)  (657 76)  (657 76)  routing T_13_4.sp12_v_t_22 <X> T_13_4.sp12_h_r_1
 (5 15)  (659 79)  (659 79)  routing T_13_4.sp4_h_l_44 <X> T_13_4.sp4_v_t_44


LogicTile_14_4

 (3 2)  (711 66)  (711 66)  routing T_14_4.sp12_h_r_0 <X> T_14_4.sp12_h_l_23
 (3 3)  (711 67)  (711 67)  routing T_14_4.sp12_h_r_0 <X> T_14_4.sp12_h_l_23


LogicTile_15_4

 (11 6)  (773 70)  (773 70)  routing T_15_4.sp4_v_b_9 <X> T_15_4.sp4_v_t_40
 (13 6)  (775 70)  (775 70)  routing T_15_4.sp4_v_b_9 <X> T_15_4.sp4_v_t_40


LogicTile_16_4

 (3 2)  (819 66)  (819 66)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_h_l_23
 (3 3)  (819 67)  (819 67)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_h_l_23
 (3 6)  (819 70)  (819 70)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_v_t_23
 (3 7)  (819 71)  (819 71)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_v_t_23


LogicTile_21_4

 (3 12)  (1093 76)  (1093 76)  routing T_21_4.sp12_v_t_22 <X> T_21_4.sp12_h_r_1


LogicTile_22_4

 (3 2)  (1147 66)  (1147 66)  routing T_22_4.sp12_h_r_0 <X> T_22_4.sp12_h_l_23
 (3 3)  (1147 67)  (1147 67)  routing T_22_4.sp12_h_r_0 <X> T_22_4.sp12_h_l_23


RAM_Tile_25_4

 (3 13)  (1309 77)  (1309 77)  routing T_25_4.sp12_h_l_22 <X> T_25_4.sp12_h_r_1


LogicTile_26_4

 (3 2)  (1351 66)  (1351 66)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23
 (1 3)  (1349 67)  (1349 67)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (3 3)  (1351 67)  (1351 67)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23


LogicTile_27_4

 (10 8)  (1412 72)  (1412 72)  routing T_27_4.sp4_v_t_39 <X> T_27_4.sp4_h_r_7


LogicTile_28_4

 (3 2)  (1459 66)  (1459 66)  routing T_28_4.sp12_h_r_0 <X> T_28_4.sp12_h_l_23
 (3 3)  (1459 67)  (1459 67)  routing T_28_4.sp12_h_r_0 <X> T_28_4.sp12_h_l_23


LogicTile_29_4

 (8 5)  (1518 69)  (1518 69)  routing T_29_4.sp4_h_l_41 <X> T_29_4.sp4_v_b_4
 (9 5)  (1519 69)  (1519 69)  routing T_29_4.sp4_h_l_41 <X> T_29_4.sp4_v_b_4
 (12 12)  (1522 76)  (1522 76)  routing T_29_4.sp4_v_t_46 <X> T_29_4.sp4_h_r_11


LogicTile_31_4

 (8 8)  (1626 72)  (1626 72)  routing T_31_4.sp4_h_l_42 <X> T_31_4.sp4_h_r_7


LogicTile_32_4

 (2 6)  (1674 70)  (1674 70)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (17 2)  (1743 66)  (1743 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (5 3)  (1731 67)  (1731 67)  routing T_33_4.span4_horz_18 <X> T_33_4.lc_trk_g0_2
 (6 3)  (1732 67)  (1732 67)  routing T_33_4.span4_horz_18 <X> T_33_4.lc_trk_g0_2
 (7 3)  (1733 67)  (1733 67)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_18 lc_trk_g0_2
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (4 4)  (1730 68)  (1730 68)  routing T_33_4.span4_vert_b_12 <X> T_33_4.lc_trk_g0_4
 (10 4)  (1736 68)  (1736 68)  routing T_33_4.lc_trk_g1_4 <X> T_33_4.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 68)  (1737 68)  routing T_33_4.lc_trk_g1_4 <X> T_33_4.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1743 68)  (1743 68)  IOB_0 IO Functioning bit
 (5 5)  (1731 69)  (1731 69)  routing T_33_4.span4_vert_b_12 <X> T_33_4.lc_trk_g0_4
 (7 5)  (1733 69)  (1733 69)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (11 5)  (1737 69)  (1737 69)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 69)  (1738 69)  routing T_33_4.lc_trk_g0_2 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 70)  (1729 70)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 72)  (1742 72)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 73)  (1729 73)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 73)  (1743 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 74)  (1736 74)  routing T_33_4.lc_trk_g0_4 <X> T_33_4.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 74)  (1738 74)  routing T_33_4.lc_trk_g1_6 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g1_6 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (11 11)  (1737 75)  (1737 75)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 75)  (1738 75)  routing T_33_4.lc_trk_g1_6 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 76)  (1730 76)  routing T_33_4.span4_vert_b_12 <X> T_33_4.lc_trk_g1_4
 (5 13)  (1731 77)  (1731 77)  routing T_33_4.span4_vert_b_12 <X> T_33_4.lc_trk_g1_4
 (7 13)  (1733 77)  (1733 77)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (13 13)  (1739 77)  (1739 77)  routing T_33_4.span4_horz_19 <X> T_33_4.span4_vert_b_3
 (14 13)  (1740 77)  (1740 77)  routing T_33_4.span4_horz_19 <X> T_33_4.span4_vert_b_3
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (4 14)  (1730 78)  (1730 78)  routing T_33_4.span4_horz_46 <X> T_33_4.lc_trk_g1_6
 (17 14)  (1743 78)  (1743 78)  IOB_1 IO Functioning bit
 (4 15)  (1730 79)  (1730 79)  routing T_33_4.span4_horz_46 <X> T_33_4.lc_trk_g1_6
 (5 15)  (1731 79)  (1731 79)  routing T_33_4.span4_horz_46 <X> T_33_4.lc_trk_g1_6
 (6 15)  (1732 79)  (1732 79)  routing T_33_4.span4_horz_46 <X> T_33_4.lc_trk_g1_6
 (7 15)  (1733 79)  (1733 79)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_46 lc_trk_g1_6


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 60)  (6 60)  routing T_0_3.span4_horz_19 <X> T_0_3.span4_vert_t_15
 (12 12)  (5 60)  (5 60)  routing T_0_3.span4_horz_19 <X> T_0_3.span4_vert_t_15


LogicTile_3_3

 (5 10)  (131 58)  (131 58)  routing T_3_3.sp4_h_r_3 <X> T_3_3.sp4_h_l_43
 (4 11)  (130 59)  (130 59)  routing T_3_3.sp4_h_r_3 <X> T_3_3.sp4_h_l_43


LogicTile_4_3

 (11 10)  (191 58)  (191 58)  routing T_4_3.sp4_v_b_0 <X> T_4_3.sp4_v_t_45
 (13 10)  (193 58)  (193 58)  routing T_4_3.sp4_v_b_0 <X> T_4_3.sp4_v_t_45
 (19 15)  (199 63)  (199 63)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_3

 (9 13)  (297 61)  (297 61)  routing T_6_3.sp4_v_t_39 <X> T_6_3.sp4_v_b_10
 (10 13)  (298 61)  (298 61)  routing T_6_3.sp4_v_t_39 <X> T_6_3.sp4_v_b_10


LogicTile_13_3

 (8 9)  (662 57)  (662 57)  routing T_13_3.sp4_v_t_41 <X> T_13_3.sp4_v_b_7
 (10 9)  (664 57)  (664 57)  routing T_13_3.sp4_v_t_41 <X> T_13_3.sp4_v_b_7


LogicTile_14_3

 (3 2)  (711 50)  (711 50)  routing T_14_3.sp12_h_r_0 <X> T_14_3.sp12_h_l_23
 (3 3)  (711 51)  (711 51)  routing T_14_3.sp12_h_r_0 <X> T_14_3.sp12_h_l_23


LogicTile_15_3

 (3 6)  (765 54)  (765 54)  routing T_15_3.sp12_v_b_0 <X> T_15_3.sp12_v_t_23


LogicTile_16_3

 (9 1)  (825 49)  (825 49)  routing T_16_3.sp4_v_t_40 <X> T_16_3.sp4_v_b_1
 (10 1)  (826 49)  (826 49)  routing T_16_3.sp4_v_t_40 <X> T_16_3.sp4_v_b_1


LogicTile_26_3

 (3 2)  (1351 50)  (1351 50)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_h_l_23
 (3 3)  (1351 51)  (1351 51)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_h_l_23
 (3 6)  (1351 54)  (1351 54)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_v_t_23
 (3 7)  (1351 55)  (1351 55)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_v_t_23


LogicTile_32_3

 (10 8)  (1682 56)  (1682 56)  routing T_32_3.sp4_v_t_39 <X> T_32_3.sp4_h_r_7


IO_Tile_33_3

 (14 0)  (1740 48)  (1740 48)  routing T_33_3.span4_vert_t_12 <X> T_33_3.span4_horz_1
 (13 1)  (1739 49)  (1739 49)  routing T_33_3.span4_horz_1 <X> T_33_3.span4_vert_b_0
 (14 1)  (1740 49)  (1740 49)  routing T_33_3.span4_horz_1 <X> T_33_3.span4_vert_b_0
 (13 3)  (1739 51)  (1739 51)  routing T_33_3.span4_horz_7 <X> T_33_3.span4_vert_b_1
 (14 3)  (1740 51)  (1740 51)  routing T_33_3.span4_horz_7 <X> T_33_3.span4_vert_b_1
 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 54)  (1729 54)  IO control bit: IORIGHT_IE_1

 (6 8)  (1732 56)  (1732 56)  routing T_33_3.span4_horz_1 <X> T_33_3.lc_trk_g1_1
 (7 8)  (1733 56)  (1733 56)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (1734 56)  (1734 56)  routing T_33_3.span4_horz_1 <X> T_33_3.lc_trk_g1_1
 (17 9)  (1743 57)  (1743 57)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (4 10)  (1730 58)  (1730 58)  routing T_33_3.span4_vert_b_10 <X> T_33_3.lc_trk_g1_2
 (11 10)  (1737 58)  (1737 58)  routing T_33_3.lc_trk_g1_1 <X> T_33_3.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 58)  (1738 58)  routing T_33_3.lc_trk_g1_2 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (5 11)  (1731 59)  (1731 59)  routing T_33_3.span4_vert_b_10 <X> T_33_3.lc_trk_g1_2
 (7 11)  (1733 59)  (1733 59)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_b_10 lc_trk_g1_2
 (11 11)  (1737 59)  (1737 59)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g1_2 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (17 14)  (1743 62)  (1743 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_3_2

 (4 14)  (130 46)  (130 46)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_44
 (6 14)  (132 46)  (132 46)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_44
 (5 15)  (131 47)  (131 47)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_44


LogicTile_4_2

 (3 6)  (183 38)  (183 38)  routing T_4_2.sp12_h_r_0 <X> T_4_2.sp12_v_t_23
 (3 7)  (183 39)  (183 39)  routing T_4_2.sp12_h_r_0 <X> T_4_2.sp12_v_t_23
 (19 15)  (199 47)  (199 47)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_10_2

 (3 6)  (495 38)  (495 38)  routing T_10_2.sp12_h_r_0 <X> T_10_2.sp12_v_t_23
 (3 7)  (495 39)  (495 39)  routing T_10_2.sp12_h_r_0 <X> T_10_2.sp12_v_t_23


LogicTile_12_2

 (3 6)  (603 38)  (603 38)  routing T_12_2.sp12_h_r_0 <X> T_12_2.sp12_v_t_23
 (3 7)  (603 39)  (603 39)  routing T_12_2.sp12_h_r_0 <X> T_12_2.sp12_v_t_23


LogicTile_14_2

 (3 2)  (711 34)  (711 34)  routing T_14_2.sp12_h_r_0 <X> T_14_2.sp12_h_l_23
 (3 3)  (711 35)  (711 35)  routing T_14_2.sp12_h_r_0 <X> T_14_2.sp12_h_l_23


LogicTile_16_2

 (3 2)  (819 34)  (819 34)  routing T_16_2.sp12_h_r_0 <X> T_16_2.sp12_h_l_23
 (3 3)  (819 35)  (819 35)  routing T_16_2.sp12_h_r_0 <X> T_16_2.sp12_h_l_23


LogicTile_22_2

 (3 2)  (1147 34)  (1147 34)  routing T_22_2.sp12_h_r_0 <X> T_22_2.sp12_h_l_23
 (3 3)  (1147 35)  (1147 35)  routing T_22_2.sp12_h_r_0 <X> T_22_2.sp12_h_l_23


LogicTile_24_2

 (3 2)  (1255 34)  (1255 34)  routing T_24_2.sp12_h_r_0 <X> T_24_2.sp12_h_l_23
 (3 3)  (1255 35)  (1255 35)  routing T_24_2.sp12_h_r_0 <X> T_24_2.sp12_h_l_23


LogicTile_26_2

 (3 2)  (1351 34)  (1351 34)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_h_l_23
 (3 3)  (1351 35)  (1351 35)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_h_l_23


LogicTile_28_2

 (3 2)  (1459 34)  (1459 34)  routing T_28_2.sp12_h_r_0 <X> T_28_2.sp12_h_l_23
 (3 3)  (1459 35)  (1459 35)  routing T_28_2.sp12_h_r_0 <X> T_28_2.sp12_h_l_23


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (17 2)  (1743 34)  (1743 34)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (5 4)  (1731 36)  (1731 36)  routing T_33_2.span4_vert_b_5 <X> T_33_2.lc_trk_g0_5
 (7 4)  (1733 36)  (1733 36)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (10 4)  (1736 36)  (1736 36)  routing T_33_2.lc_trk_g1_4 <X> T_33_2.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 36)  (1737 36)  routing T_33_2.lc_trk_g1_4 <X> T_33_2.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 36)  (1738 36)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 36)  (1743 36)  IOB_0 IO Functioning bit
 (4 5)  (1730 37)  (1730 37)  routing T_33_2.span4_vert_b_4 <X> T_33_2.lc_trk_g0_4
 (5 5)  (1731 37)  (1731 37)  routing T_33_2.span4_vert_b_4 <X> T_33_2.lc_trk_g0_4
 (7 5)  (1733 37)  (1733 37)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (8 5)  (1734 37)  (1734 37)  routing T_33_2.span4_vert_b_5 <X> T_33_2.lc_trk_g0_5
 (11 5)  (1737 37)  (1737 37)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 37)  (1738 37)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 37)  (1743 37)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (1729 38)  (1729 38)  IO control bit: BIORIGHT_IE_1

 (16 8)  (1742 40)  (1742 40)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 41)  (1729 41)  IO control bit: BIORIGHT_IE_0

 (17 9)  (1743 41)  (1743 41)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 42)  (1736 42)  routing T_33_2.lc_trk_g0_4 <X> T_33_2.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g0_5 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (11 11)  (1737 43)  (1737 43)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 45)  (1730 45)  routing T_33_2.span4_vert_b_4 <X> T_33_2.lc_trk_g1_4
 (5 13)  (1731 45)  (1731 45)  routing T_33_2.span4_vert_b_4 <X> T_33_2.lc_trk_g1_4
 (7 13)  (1733 45)  (1733 45)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (5 14)  (1731 46)  (1731 46)  routing T_33_2.span4_vert_b_15 <X> T_33_2.lc_trk_g1_7
 (7 14)  (1733 46)  (1733 46)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 46)  (1734 46)  routing T_33_2.span4_vert_b_15 <X> T_33_2.lc_trk_g1_7
 (17 14)  (1743 46)  (1743 46)  IOB_1 IO Functioning bit


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 28)  (6 28)  routing T_0_1.span4_horz_19 <X> T_0_1.span4_vert_t_15
 (12 12)  (5 28)  (5 28)  routing T_0_1.span4_horz_19 <X> T_0_1.span4_vert_t_15


LogicTile_3_1

 (5 10)  (131 26)  (131 26)  routing T_3_1.sp4_h_r_3 <X> T_3_1.sp4_h_l_43
 (4 11)  (130 27)  (130 27)  routing T_3_1.sp4_h_r_3 <X> T_3_1.sp4_h_l_43


LogicTile_4_1

 (3 6)  (183 22)  (183 22)  routing T_4_1.sp12_h_r_0 <X> T_4_1.sp12_v_t_23
 (3 7)  (183 23)  (183 23)  routing T_4_1.sp12_h_r_0 <X> T_4_1.sp12_v_t_23
 (19 15)  (199 31)  (199 31)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_10_1

 (3 6)  (495 22)  (495 22)  routing T_10_1.sp12_h_r_0 <X> T_10_1.sp12_v_t_23
 (3 7)  (495 23)  (495 23)  routing T_10_1.sp12_h_r_0 <X> T_10_1.sp12_v_t_23


LogicTile_14_1

 (3 2)  (711 18)  (711 18)  routing T_14_1.sp12_h_r_0 <X> T_14_1.sp12_h_l_23
 (3 3)  (711 19)  (711 19)  routing T_14_1.sp12_h_r_0 <X> T_14_1.sp12_h_l_23


LogicTile_15_1

 (3 12)  (765 28)  (765 28)  routing T_15_1.sp12_v_t_22 <X> T_15_1.sp12_h_r_1


LogicTile_16_1

 (3 2)  (819 18)  (819 18)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_h_l_23
 (3 3)  (819 19)  (819 19)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_h_l_23


LogicTile_22_1

 (3 2)  (1147 18)  (1147 18)  routing T_22_1.sp12_h_r_0 <X> T_22_1.sp12_h_l_23
 (3 3)  (1147 19)  (1147 19)  routing T_22_1.sp12_h_r_0 <X> T_22_1.sp12_h_l_23


LogicTile_26_1

 (3 2)  (1351 18)  (1351 18)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_h_l_23
 (3 3)  (1351 19)  (1351 19)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_h_l_23
 (2 14)  (1350 30)  (1350 30)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_28_1

 (3 2)  (1459 18)  (1459 18)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_h_l_23
 (3 3)  (1459 19)  (1459 19)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_h_l_23
 (3 6)  (1459 22)  (1459 22)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_v_t_23
 (3 7)  (1459 23)  (1459 23)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_v_t_23


LogicTile_29_1

 (4 9)  (1514 25)  (1514 25)  routing T_29_1.sp4_h_l_47 <X> T_29_1.sp4_h_r_6
 (6 9)  (1516 25)  (1516 25)  routing T_29_1.sp4_h_l_47 <X> T_29_1.sp4_h_r_6


LogicTile_31_1

 (19 6)  (1637 22)  (1637 22)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


IO_Tile_33_1

 (4 0)  (1730 16)  (1730 16)  routing T_33_1.span4_vert_b_8 <X> T_33_1.lc_trk_g0_0
 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (5 1)  (1731 17)  (1731 17)  routing T_33_1.span4_vert_b_8 <X> T_33_1.lc_trk_g0_0
 (7 1)  (1733 17)  (1733 17)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (17 2)  (1743 18)  (1743 18)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (11 4)  (1737 20)  (1737 20)  routing T_33_1.lc_trk_g1_0 <X> T_33_1.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 20)  (1738 20)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 20)  (1739 20)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 20)  (1743 20)  IOB_0 IO Functioning bit
 (11 5)  (1737 21)  (1737 21)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 22)  (1729 22)  IO control bit: BIORIGHT_IE_1

 (5 6)  (1731 22)  (1731 22)  routing T_33_1.span4_vert_b_15 <X> T_33_1.lc_trk_g0_7
 (7 6)  (1733 22)  (1733 22)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 22)  (1734 22)  routing T_33_1.span4_vert_b_15 <X> T_33_1.lc_trk_g0_7
 (4 8)  (1730 24)  (1730 24)  routing T_33_1.span4_vert_b_8 <X> T_33_1.lc_trk_g1_0
 (16 8)  (1742 24)  (1742 24)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 25)  (1729 25)  IO control bit: BIORIGHT_IE_0

 (5 9)  (1731 25)  (1731 25)  routing T_33_1.span4_vert_b_8 <X> T_33_1.lc_trk_g1_0
 (7 9)  (1733 25)  (1733 25)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (17 9)  (1743 25)  (1743 25)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (13 10)  (1739 26)  (1739 26)  routing T_33_1.lc_trk_g0_7 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (11 11)  (1737 27)  (1737 27)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 27)  (1738 27)  routing T_33_1.lc_trk_g0_7 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (12 12)  (1738 28)  (1738 28)  routing T_33_1.span4_horz_43 <X> T_33_1.span4_vert_t_15
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (5 14)  (1731 30)  (1731 30)  routing T_33_1.span4_vert_b_7 <X> T_33_1.lc_trk_g1_7
 (7 14)  (1733 30)  (1733 30)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (1743 30)  (1743 30)  IOB_1 IO Functioning bit
 (8 15)  (1734 31)  (1734 31)  routing T_33_1.span4_vert_b_7 <X> T_33_1.lc_trk_g1_7


GlobalNetwork_0_0

 (1 0)  (871 271)  (871 271)  routing T_0_0.padin_7 <X> T_0_0.glb_netwk_7
 (0 3)  (870 272)  (870 272)  routing T_0_0.padin_2 <X> T_0_0.glb_netwk_2


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (1 0)  (205 15)  (205 15)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_24
 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (3 6)  (207 8)  (207 8)  IO control bit: IODOWN_IE_1

 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0

 (17 9)  (185 6)  (185 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit


IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0

 (4 10)  (304 4)  (304 4)  routing T_6_0.span4_vert_34 <X> T_6_0.lc_trk_g1_2
 (12 10)  (322 4)  (322 4)  routing T_6_0.lc_trk_g1_2 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (5 11)  (305 5)  (305 5)  routing T_6_0.span4_vert_34 <X> T_6_0.lc_trk_g1_2
 (6 11)  (306 5)  (306 5)  routing T_6_0.span4_vert_34 <X> T_6_0.lc_trk_g1_2
 (7 11)  (307 5)  (307 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_34 lc_trk_g1_2
 (12 11)  (322 5)  (322 5)  routing T_6_0.lc_trk_g1_2 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (323 5)  (323 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (16 14)  (292 0)  (292 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (5 0)  (359 15)  (359 15)  routing T_7_0.span4_vert_41 <X> T_7_0.lc_trk_g0_1
 (6 0)  (360 15)  (360 15)  routing T_7_0.span4_vert_41 <X> T_7_0.lc_trk_g0_1
 (7 0)  (361 15)  (361 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_41 lc_trk_g0_1
 (8 0)  (362 15)  (362 15)  routing T_7_0.span4_vert_41 <X> T_7_0.lc_trk_g0_1
 (8 1)  (362 14)  (362 14)  routing T_7_0.span4_vert_41 <X> T_7_0.lc_trk_g0_1
 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (346 4)  (346 4)  IOB_1 IO Functioning bit
 (13 11)  (377 5)  (377 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit
 (16 14)  (346 0)  (346 0)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (17 2)  (401 12)  (401 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (3 9)  (423 6)  (423 6)  IO control bit: BIODOWN_IE_0



IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0



IO_Tile_12_0

 (5 4)  (617 11)  (617 11)  routing T_12_0.span4_horz_r_13 <X> T_12_0.lc_trk_g0_5
 (7 4)  (619 11)  (619 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (620 11)  (620 11)  routing T_12_0.span4_horz_r_13 <X> T_12_0.lc_trk_g0_5
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (13 10)  (635 4)  (635 4)  routing T_12_0.lc_trk_g0_5 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (12 2)  (688 12)  (688 12)  routing T_13_0.span4_vert_31 <X> T_13_0.span4_horz_l_13
 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0



IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (3 6)  (789 8)  (789 8)  IO control bit: IODOWN_IE_1

 (16 9)  (766 6)  (766 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (0 11)  (785 5)  (785 5)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_44
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (6 0)  (834 15)  (834 15)  routing T_16_0.span12_vert_9 <X> T_16_0.lc_trk_g0_1
 (7 0)  (835 15)  (835 15)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_9 lc_trk_g0_1
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (13 1)  (851 14)  (851 14)  routing T_16_0.span4_vert_25 <X> T_16_0.span4_horz_r_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (13 11)  (851 5)  (851 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (13 4)  (909 11)  (909 11)  routing T_17_0.lc_trk_g0_4 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (4 5)  (890 10)  (890 10)  routing T_17_0.span4_horz_r_4 <X> T_17_0.lc_trk_g0_4
 (5 5)  (891 10)  (891 10)  routing T_17_0.span4_horz_r_4 <X> T_17_0.lc_trk_g0_4
 (7 5)  (893 10)  (893 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (13 5)  (909 10)  (909 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0



IO_Tile_18_0

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (14 1)  (1072 14)  (1072 14)  routing T_20_0.span4_horz_l_12 <X> T_20_0.span4_horz_r_0
 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0



IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0



IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (11 1)  (1285 14)  (1285 14)  routing T_24_0.span4_horz_l_12 <X> T_24_0.span4_vert_25
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (12 4)  (1286 11)  (1286 11)  routing T_24_0.lc_trk_g1_1 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (5 8)  (1269 7)  (1269 7)  routing T_24_0.span4_vert_25 <X> T_24_0.lc_trk_g1_1
 (6 8)  (1270 7)  (1270 7)  routing T_24_0.span4_vert_25 <X> T_24_0.lc_trk_g1_1
 (7 8)  (1271 7)  (1271 7)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_25 lc_trk_g1_1
 (8 9)  (1272 6)  (1272 6)  routing T_24_0.span4_vert_25 <X> T_24_0.lc_trk_g1_1


IO_Tile_25_0

 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0



IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0



IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0



IO_Tile_29_0

 (5 0)  (1527 15)  (1527 15)  routing T_29_0.span4_vert_41 <X> T_29_0.lc_trk_g0_1
 (6 0)  (1528 15)  (1528 15)  routing T_29_0.span4_vert_41 <X> T_29_0.lc_trk_g0_1
 (7 0)  (1529 15)  (1529 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_41 lc_trk_g0_1
 (8 0)  (1530 15)  (1530 15)  routing T_29_0.span4_vert_41 <X> T_29_0.lc_trk_g0_1
 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (8 1)  (1530 14)  (1530 14)  routing T_29_0.span4_vert_41 <X> T_29_0.lc_trk_g0_1
 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (16 10)  (1514 4)  (1514 4)  IOB_1 IO Functioning bit
 (13 11)  (1545 5)  (1545 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 2)  (1515 2)  IOB_1 IO Functioning bit
 (16 14)  (1514 0)  (1514 0)  IOB_1 IO Functioning bit


IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0

 (13 13)  (1653 2)  (1653 2)  routing T_31_0.span4_vert_19 <X> T_31_0.span4_horz_r_3
 (14 13)  (1654 2)  (1654 2)  routing T_31_0.span4_vert_19 <X> T_31_0.span4_horz_r_3


IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


