{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705480912642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705480912654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 17 11:41:51 2024 " "Processing started: Wed Jan 17 11:41:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705480912654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705480912654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_module -c spi_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_module -c spi_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705480912655 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705480913857 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705480913857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_module " "Found entity 1: spi_module" {  } { { "spi_module.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/spi_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705480931534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705480931534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc " "Found entity 1: adc" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705480931550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705480931550 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_module " "Elaborating entity \"spi_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705480931612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc adc:adc_inst " "Elaborating entity \"adc\" for hierarchy \"adc:adc_inst\"" {  } { { "spi_module.sv" "adc_inst" { Text "C:/Users/germa/Desktop/spi_module/src/spi_module.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705480931628 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_06_adress adc.sv(11) " "Verilog HDL or VHDL warning at adc.sv(11): object \"reg_06_adress\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931643 "|spi_module|adc:adc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_06_data adc.sv(12) " "Verilog HDL or VHDL warning at adc.sv(12): object \"reg_06_data\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931643 "|spi_module|adc:adc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_07_adress adc.sv(14) " "Verilog HDL or VHDL warning at adc.sv(14): object \"reg_07_adress\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931643 "|spi_module|adc:adc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_07_data adc.sv(15) " "Verilog HDL or VHDL warning at adc.sv(15): object \"reg_07_data\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931643 "|spi_module|adc:adc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_08_adress adc.sv(17) " "Verilog HDL or VHDL warning at adc.sv(17): object \"reg_08_adress\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931643 "|spi_module|adc:adc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_08_data adc.sv(18) " "Verilog HDL or VHDL warning at adc.sv(18): object \"reg_08_data\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931643 "|spi_module|adc:adc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_0B_adress adc.sv(20) " "Verilog HDL or VHDL warning at adc.sv(20): object \"reg_0B_adress\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931643 "|spi_module|adc:adc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_0B_data adc.sv(21) " "Verilog HDL or VHDL warning at adc.sv(21): object \"reg_0B_data\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931643 "|spi_module|adc:adc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_0C_adress adc.sv(23) " "Verilog HDL or VHDL warning at adc.sv(23): object \"reg_0C_adress\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931643 "|spi_module|adc:adc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_0C_data adc.sv(24) " "Verilog HDL or VHDL warning at adc.sv(24): object \"reg_0C_data\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931643 "|spi_module|adc:adc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_0D_adress adc.sv(26) " "Verilog HDL or VHDL warning at adc.sv(26): object \"reg_0D_adress\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931643 "|spi_module|adc:adc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_0D_data adc.sv(27) " "Verilog HDL or VHDL warning at adc.sv(27): object \"reg_0D_data\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931643 "|spi_module|adc:adc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_0F_adress adc.sv(29) " "Verilog HDL or VHDL warning at adc.sv(29): object \"reg_0F_adress\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931643 "|spi_module|adc:adc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_0F_data adc.sv(30) " "Verilog HDL or VHDL warning at adc.sv(30): object \"reg_0F_data\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931643 "|spi_module|adc:adc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_10_adress adc.sv(32) " "Verilog HDL or VHDL warning at adc.sv(32): object \"reg_10_adress\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931643 "|spi_module|adc:adc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_10_data adc.sv(33) " "Verilog HDL or VHDL warning at adc.sv(33): object \"reg_10_data\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931643 "|spi_module|adc:adc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_11_adress adc.sv(35) " "Verilog HDL or VHDL warning at adc.sv(35): object \"reg_11_adress\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931643 "|spi_module|adc:adc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_11_data adc.sv(36) " "Verilog HDL or VHDL warning at adc.sv(36): object \"reg_11_data\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931643 "|spi_module|adc:adc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_12_adress adc.sv(38) " "Verilog HDL or VHDL warning at adc.sv(38): object \"reg_12_adress\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931643 "|spi_module|adc:adc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_12_data adc.sv(39) " "Verilog HDL or VHDL warning at adc.sv(39): object \"reg_12_data\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931643 "|spi_module|adc:adc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_13_adress adc.sv(41) " "Verilog HDL or VHDL warning at adc.sv(41): object \"reg_13_adress\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931643 "|spi_module|adc:adc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_13_data adc.sv(42) " "Verilog HDL or VHDL warning at adc.sv(42): object \"reg_13_data\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931643 "|spi_module|adc:adc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_14_adress adc.sv(44) " "Verilog HDL or VHDL warning at adc.sv(44): object \"reg_14_adress\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931643 "|spi_module|adc:adc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_14_data adc.sv(45) " "Verilog HDL or VHDL warning at adc.sv(45): object \"reg_14_data\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931643 "|spi_module|adc:adc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_15_adress adc.sv(47) " "Verilog HDL or VHDL warning at adc.sv(47): object \"reg_15_adress\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931643 "|spi_module|adc:adc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_15_data adc.sv(48) " "Verilog HDL or VHDL warning at adc.sv(48): object \"reg_15_data\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931643 "|spi_module|adc:adc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_16_adress adc.sv(50) " "Verilog HDL or VHDL warning at adc.sv(50): object \"reg_16_adress\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931643 "|spi_module|adc:adc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_16_data adc.sv(51) " "Verilog HDL or VHDL warning at adc.sv(51): object \"reg_16_data\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931643 "|spi_module|adc:adc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_17_adress adc.sv(53) " "Verilog HDL or VHDL warning at adc.sv(53): object \"reg_17_adress\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931659 "|spi_module|adc:adc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_17_data adc.sv(54) " "Verilog HDL or VHDL warning at adc.sv(54): object \"reg_17_data\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931659 "|spi_module|adc:adc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_18_adress adc.sv(56) " "Verilog HDL or VHDL warning at adc.sv(56): object \"reg_18_adress\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931659 "|spi_module|adc:adc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_18_data adc.sv(57) " "Verilog HDL or VHDL warning at adc.sv(57): object \"reg_18_data\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931659 "|spi_module|adc:adc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_1F_adress adc.sv(59) " "Verilog HDL or VHDL warning at adc.sv(59): object \"reg_1F_adress\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931659 "|spi_module|adc:adc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_1F_data adc.sv(60) " "Verilog HDL or VHDL warning at adc.sv(60): object \"reg_1F_data\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931659 "|spi_module|adc:adc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_20_adress adc.sv(62) " "Verilog HDL or VHDL warning at adc.sv(62): object \"reg_20_adress\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931659 "|spi_module|adc:adc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_20_data adc.sv(63) " "Verilog HDL or VHDL warning at adc.sv(63): object \"reg_20_data\" assigned a value but never read" {  } { { "adc.sv" "" { Text "C:/Users/germa/Desktop/spi_module/src/adc.sv" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705480931659 "|spi_module|adc:adc_inst"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1705480932347 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1705480932518 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705480933315 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705480933315 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705480933393 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705480933393 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705480933393 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705480933393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705480933424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 17 11:42:13 2024 " "Processing ended: Wed Jan 17 11:42:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705480933424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705480933424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705480933424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705480933424 ""}
