// Seed: 431360079
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  reg id_10, id_11 = "" + id_5;
  wire id_12;
  ;
  localparam id_13 = 1;
  always @(posedge 1) begin : LABEL_0
    if (-1 && 1 && 1) begin : LABEL_1
      id_11 = id_12;
      #1 $unsigned(36);
      ;
    end
  end
  wire id_14;
  wire id_15;
  wire id_16;
  assign id_3 = id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_1,
      id_4,
      id_6,
      id_4,
      id_5,
      id_5,
      id_4
  );
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output logic [7:0] id_2;
  output wire id_1;
  assign id_2[-1] = id_3;
endmodule
