#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-446-g182c08b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb7aa536a20 .scope module, "MUX0" "MUX0" 2 207;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "result"
    .port_info 1 /INPUT 3 "indata0"
    .port_info 2 /INPUT 3 "indata1"
    .port_info 3 /INPUT 1 "select"
o0x101597008 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x7fb7aa543860_0 .net "indata0", 2 0, o0x101597008;  0 drivers
o0x101597038 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x7fb7aa554ce0_0 .net "indata1", 2 0, o0x101597038;  0 drivers
v0x7fb7aa554d90_0 .var "result", 2 0;
o0x101597098 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb7aa554e50_0 .net "select", 0 0, o0x101597098;  0 drivers
E_0x7fb7aa547950 .event edge, v0x7fb7aa554e50_0, v0x7fb7aa554ce0_0, v0x7fb7aa543860_0;
S_0x7fb7aa536710 .scope module, "MUX4" "MUX4" 2 272;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "result"
    .port_info 1 /INPUT 16 "indata0"
    .port_info 2 /INPUT 16 "indata1"
    .port_info 3 /INPUT 16 "indata2"
    .port_info 4 /INPUT 16 "indata3"
    .port_info 5 /INPUT 2 "select"
o0x101597188 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb7aa554fc0_0 .net "indata0", 15 0, o0x101597188;  0 drivers
o0x1015971b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb7aa555080_0 .net "indata1", 15 0, o0x1015971b8;  0 drivers
o0x1015971e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb7aa555120_0 .net "indata2", 15 0, o0x1015971e8;  0 drivers
o0x101597218 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb7aa5551d0_0 .net "indata3", 15 0, o0x101597218;  0 drivers
v0x7fb7aa555280_0 .var "result", 15 0;
o0x101597278 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7fb7aa555370_0 .net "select", 1 0, o0x101597278;  0 drivers
E_0x7fb7aa554f50/0 .event edge, v0x7fb7aa555370_0, v0x7fb7aa5551d0_0, v0x7fb7aa555120_0, v0x7fb7aa555080_0;
E_0x7fb7aa554f50/1 .event edge, v0x7fb7aa554fc0_0;
E_0x7fb7aa554f50 .event/or E_0x7fb7aa554f50/0, E_0x7fb7aa554f50/1;
S_0x7fb7aa537390 .scope module, "testbenchLEGLiteSingle" "testbenchLEGLiteSingle" 3 4;
 .timescale 0 0;
v0x7fb7aa55be60_0 .net "alu_out", 15 0, L_0x7fb7aa55c860;  1 drivers
v0x7fb7aa55bef0_0 .var "clock", 0 0;
v0x7fb7aa55c000_0 .net "draddr", 15 0, L_0x7fb7aa55c7f0;  1 drivers
v0x7fb7aa55c090_0 .net "drdata", 15 0, v0x7fb7aa556170_0;  1 drivers
v0x7fb7aa55c120_0 .net "dread", 0 0, L_0x7fb7aa55cab0;  1 drivers
v0x7fb7aa55c1f0_0 .net "dwdata", 15 0, L_0x7fb7aa55cb90;  1 drivers
v0x7fb7aa55c2c0_0 .net "dwrite", 0 0, L_0x7fb7aa55ca00;  1 drivers
v0x7fb7aa55c390_0 .net "iaddr", 15 0, L_0x7fb7aa55c990;  1 drivers
v0x7fb7aa55c460_0 .net "idata", 15 0, v0x7fb7aa5568a0_0;  1 drivers
v0x7fb7aa55c570_0 .net "io_display", 6 0, v0x7fb7aa555d20_0;  1 drivers
v0x7fb7aa55c600_0 .var "io_sw0", 0 0;
v0x7fb7aa55c690_0 .var "io_sw1", 0 0;
v0x7fb7aa55c720_0 .var "reset", 0 0;
S_0x7fb7aa5554b0 .scope module, "DMemoryIO_Circ" "DMemory_IO" 3 43, 2 43 0, S_0x7fb7aa537390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "rdata"
    .port_info 1 /OUTPUT 7 "io_display"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /INPUT 16 "addr"
    .port_info 4 /INPUT 16 "wdata"
    .port_info 5 /INPUT 1 "write"
    .port_info 6 /INPUT 1 "read"
    .port_info 7 /INPUT 1 "io_sw0"
    .port_info 8 /INPUT 1 "io_sw1"
L_0x7fb7aa55dd40 .functor BUFZ 16, L_0x7fb7aa55da20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fb7aa555800_0 .net *"_s0", 15 0, L_0x7fb7aa55da20;  1 drivers
L_0x1015c90e0 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb7aa5558c0_0 .net/2u *"_s10", 13 0, L_0x1015c90e0;  1 drivers
v0x7fb7aa555970_0 .net *"_s3", 6 0, L_0x7fb7aa55dae0;  1 drivers
v0x7fb7aa555a30_0 .net *"_s4", 8 0, L_0x7fb7aa55dc00;  1 drivers
L_0x1015c9098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb7aa555ae0_0 .net *"_s7", 1 0, L_0x1015c9098;  1 drivers
v0x7fb7aa555bd0_0 .net "addr", 15 0, L_0x7fb7aa55c7f0;  alias, 1 drivers
v0x7fb7aa555c80_0 .net "clock", 0 0, v0x7fb7aa55bef0_0;  1 drivers
v0x7fb7aa555d20_0 .var "io_display", 6 0;
v0x7fb7aa555dd0_0 .net "io_rdata", 15 0, L_0x7fb7aa55de10;  1 drivers
v0x7fb7aa555ee0_0 .net "io_sw0", 0 0, v0x7fb7aa55c600_0;  1 drivers
v0x7fb7aa555f80_0 .net "io_sw1", 0 0, v0x7fb7aa55c690_0;  1 drivers
v0x7fb7aa556020_0 .net "mem_rdata", 15 0, L_0x7fb7aa55dd40;  1 drivers
v0x7fb7aa5560d0 .array "memcell", 127 0, 15 0;
v0x7fb7aa556170_0 .var "rdata", 15 0;
v0x7fb7aa556220_0 .net "read", 0 0, L_0x7fb7aa55cab0;  alias, 1 drivers
v0x7fb7aa5562c0_0 .net "wdata", 15 0, L_0x7fb7aa55cb90;  alias, 1 drivers
v0x7fb7aa556370_0 .net "write", 0 0, L_0x7fb7aa55ca00;  alias, 1 drivers
E_0x7fb7aa542ca0 .event posedge, v0x7fb7aa555c80_0;
E_0x7fb7aa5557b0 .event edge, v0x7fb7aa556220_0, v0x7fb7aa555dd0_0, v0x7fb7aa556020_0, v0x7fb7aa555bd0_0;
L_0x7fb7aa55da20 .array/port v0x7fb7aa5560d0, L_0x7fb7aa55dc00;
L_0x7fb7aa55dae0 .part L_0x7fb7aa55c7f0, 1, 7;
L_0x7fb7aa55dc00 .concat [ 7 2 0 0], L_0x7fb7aa55dae0, L_0x1015c9098;
L_0x7fb7aa55de10 .concat [ 1 1 14 0], v0x7fb7aa55c600_0, v0x7fb7aa55c690_0, L_0x1015c90e0;
S_0x7fb7aa5565b0 .scope module, "IM_Circuit" "IM2" 3 41, 4 25 0, S_0x7fb7aa537390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "idata"
    .port_info 1 /INPUT 16 "iaddr"
v0x7fb7aa556730_0 .net *"_s2", 4 0, L_0x7fb7aa55d980;  1 drivers
v0x7fb7aa5567f0_0 .net "iaddr", 15 0, L_0x7fb7aa55c990;  alias, 1 drivers
v0x7fb7aa5568a0_0 .var "idata", 15 0;
E_0x7fb7aa555ea0 .event edge, L_0x7fb7aa55d980;
L_0x7fb7aa55d980 .part L_0x7fb7aa55c990, 1, 5;
S_0x7fb7aa556990 .scope module, "cpu" "LEGLiteSingle" 3 28, 5 2 0, S_0x7fb7aa537390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "iaddr"
    .port_info 1 /OUTPUT 16 "daddr"
    .port_info 2 /OUTPUT 1 "dwrite"
    .port_info 3 /OUTPUT 1 "dread"
    .port_info 4 /OUTPUT 16 "dwdata"
    .port_info 5 /OUTPUT 16 "alu_out"
    .port_info 6 /INPUT 1 "clock"
    .port_info 7 /INPUT 16 "idata"
    .port_info 8 /INPUT 16 "ddata"
    .port_info 9 /INPUT 1 "reset"
L_0x7fb7aa55c7f0 .functor BUFZ 16, v0x7fb7aa557120_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb7aa55c860 .functor BUFZ 16, v0x7fb7aa557120_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb7aa55c990 .functor BUFZ 16, v0x7fb7aa558df0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb7aa55ca00 .functor BUFZ 1, v0x7fb7aa558030_0, C4<0>, C4<0>, C4<0>;
L_0x7fb7aa55cab0 .functor BUFZ 1, v0x7fb7aa557ed0_0, C4<0>, C4<0>, C4<0>;
L_0x7fb7aa55cb90 .functor BUFZ 16, v0x7fb7aa559b40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fb7aa55a9b0_0 .net "alu_out", 15 0, L_0x7fb7aa55c860;  alias, 1 drivers
v0x7fb7aa55aa40_0 .net "alu_select", 2 0, v0x7fb7aa557ca0_0;  1 drivers
v0x7fb7aa55ab20_0 .net "alumuxresult", 15 0, v0x7fb7aa5577b0_0;  1 drivers
v0x7fb7aa55abf0_0 .net "alusrc", 0 0, v0x7fb7aa557d70_0;  1 drivers
v0x7fb7aa55acc0_0 .net "branch", 0 0, v0x7fb7aa557e20_0;  1 drivers
v0x7fb7aa55add0_0 .net "clock", 0 0, v0x7fb7aa55bef0_0;  alias, 1 drivers
v0x7fb7aa55ae60_0 .net "daddr", 15 0, L_0x7fb7aa55c7f0;  alias, 1 drivers
v0x7fb7aa55aef0_0 .net "ddata", 15 0, v0x7fb7aa556170_0;  alias, 1 drivers
v0x7fb7aa55afc0_0 .net "dread", 0 0, L_0x7fb7aa55cab0;  alias, 1 drivers
v0x7fb7aa55b0d0_0 .net "dwdata", 15 0, L_0x7fb7aa55cb90;  alias, 1 drivers
v0x7fb7aa55b160_0 .net "dwrite", 0 0, L_0x7fb7aa55ca00;  alias, 1 drivers
v0x7fb7aa55b1f0_0 .net "extended", 15 0, L_0x7fb7aa55d740;  1 drivers
v0x7fb7aa55b280_0 .net "iaddr", 15 0, L_0x7fb7aa55c990;  alias, 1 drivers
v0x7fb7aa55b310_0 .net "idata", 15 0, v0x7fb7aa5568a0_0;  alias, 1 drivers
v0x7fb7aa55b3a0_0 .net "memread", 0 0, v0x7fb7aa557ed0_0;  1 drivers
v0x7fb7aa55b450_0 .net "memtoreg", 0 0, v0x7fb7aa557f60_0;  1 drivers
v0x7fb7aa55b520_0 .net "memwrite", 0 0, v0x7fb7aa558030_0;  1 drivers
v0x7fb7aa55b6b0_0 .net "outputfrompc", 15 0, v0x7fb7aa558df0_0;  1 drivers
v0x7fb7aa55b740_0 .net "rdata1", 15 0, v0x7fb7aa559a80_0;  1 drivers
v0x7fb7aa55b7d0_0 .net "rdata2", 15 0, v0x7fb7aa559b40_0;  1 drivers
v0x7fb7aa55b8a0_0 .net "readregister2", 2 0, v0x7fb7aa55a300_0;  1 drivers
v0x7fb7aa55b970_0 .net "reg2loc", 0 0, v0x7fb7aa558180_0;  1 drivers
v0x7fb7aa55ba40_0 .net "regwrite", 0 0, v0x7fb7aa558220_0;  1 drivers
v0x7fb7aa55bb10_0 .net "reset", 0 0, v0x7fb7aa55c720_0;  1 drivers
v0x7fb7aa55bba0_0 .net "result", 15 0, v0x7fb7aa557120_0;  1 drivers
v0x7fb7aa55bc70_0 .net "wdata", 15 0, v0x7fb7aa558790_0;  1 drivers
v0x7fb7aa55bd40_0 .net "zero_result", 0 0, v0x7fb7aa557290_0;  1 drivers
L_0x7fb7aa55cc00 .part v0x7fb7aa5568a0_0, 13, 3;
L_0x7fb7aa55cca0 .part v0x7fb7aa5568a0_0, 10, 3;
L_0x7fb7aa55cdc0 .part v0x7fb7aa5568a0_0, 0, 3;
L_0x7fb7aa55d240 .part v0x7fb7aa5568a0_0, 0, 3;
L_0x7fb7aa55d2e0 .part v0x7fb7aa5568a0_0, 3, 3;
L_0x7fb7aa55d7e0 .part v0x7fb7aa5568a0_0, 6, 7;
S_0x7fb7aa556cb0 .scope module, "alu1" "ALU" 5 97, 2 171 0, S_0x7fb7aa556990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "result"
    .port_info 1 /OUTPUT 1 "zero_result"
    .port_info 2 /INPUT 16 "indata0"
    .port_info 3 /INPUT 16 "indata1"
    .port_info 4 /INPUT 3 "select"
v0x7fb7aa556fb0_0 .net "indata0", 15 0, v0x7fb7aa559a80_0;  alias, 1 drivers
v0x7fb7aa557070_0 .net "indata1", 15 0, v0x7fb7aa5577b0_0;  alias, 1 drivers
v0x7fb7aa557120_0 .var "result", 15 0;
v0x7fb7aa5571e0_0 .net "select", 2 0, v0x7fb7aa557ca0_0;  alias, 1 drivers
v0x7fb7aa557290_0 .var "zero_result", 0 0;
E_0x7fb7aa556f20 .event edge, v0x7fb7aa557120_0;
E_0x7fb7aa556f60 .event edge, v0x7fb7aa5571e0_0, v0x7fb7aa557070_0, v0x7fb7aa556fb0_0;
S_0x7fb7aa5573f0 .scope module, "alumux" "MUX2" 5 88, 2 249 0, S_0x7fb7aa556990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "result"
    .port_info 1 /INPUT 16 "indata0"
    .port_info 2 /INPUT 16 "indata1"
    .port_info 3 /INPUT 1 "select"
v0x7fb7aa557660_0 .net "indata0", 15 0, v0x7fb7aa559b40_0;  alias, 1 drivers
v0x7fb7aa557700_0 .net "indata1", 15 0, L_0x7fb7aa55d740;  alias, 1 drivers
v0x7fb7aa5577b0_0 .var "result", 15 0;
v0x7fb7aa557880_0 .net "select", 0 0, v0x7fb7aa557d70_0;  alias, 1 drivers
E_0x7fb7aa557610 .event edge, v0x7fb7aa557880_0, v0x7fb7aa557700_0, v0x7fb7aa557660_0;
S_0x7fb7aa557970 .scope module, "control1" "Control" 5 53, 6 10 0, S_0x7fb7aa556990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "reg2loc"
    .port_info 1 /OUTPUT 1 "branch"
    .port_info 2 /OUTPUT 1 "memread"
    .port_info 3 /OUTPUT 1 "memtoreg"
    .port_info 4 /OUTPUT 3 "alu_select"
    .port_info 5 /OUTPUT 1 "memwrite"
    .port_info 6 /OUTPUT 1 "alusrc"
    .port_info 7 /OUTPUT 1 "regwrite"
    .port_info 8 /INPUT 3 "opcode"
v0x7fb7aa557ca0_0 .var "alu_select", 2 0;
v0x7fb7aa557d70_0 .var "alusrc", 0 0;
v0x7fb7aa557e20_0 .var "branch", 0 0;
v0x7fb7aa557ed0_0 .var "memread", 0 0;
v0x7fb7aa557f60_0 .var "memtoreg", 0 0;
v0x7fb7aa558030_0 .var "memwrite", 0 0;
v0x7fb7aa5580d0_0 .net "opcode", 2 0, L_0x7fb7aa55cc00;  1 drivers
v0x7fb7aa558180_0 .var "reg2loc", 0 0;
v0x7fb7aa558220_0 .var "regwrite", 0 0;
E_0x7fb7aa557c60 .event edge, v0x7fb7aa5580d0_0;
S_0x7fb7aa558400 .scope module, "datamemorymux" "MUX2" 5 118, 2 249 0, S_0x7fb7aa556990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "result"
    .port_info 1 /INPUT 16 "indata0"
    .port_info 2 /INPUT 16 "indata1"
    .port_info 3 /INPUT 1 "select"
v0x7fb7aa558620_0 .net "indata0", 15 0, v0x7fb7aa557120_0;  alias, 1 drivers
v0x7fb7aa5586e0_0 .net "indata1", 15 0, v0x7fb7aa556170_0;  alias, 1 drivers
v0x7fb7aa558790_0 .var "result", 15 0;
v0x7fb7aa558840_0 .net "select", 0 0, v0x7fb7aa557f60_0;  alias, 1 drivers
E_0x7fb7aa5585d0 .event edge, v0x7fb7aa557f60_0, v0x7fb7aa556170_0, v0x7fb7aa557120_0;
S_0x7fb7aa558940 .scope module, "pclogic1" "PCLogic" 5 126, 7 9 0, S_0x7fb7aa556990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "pc"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /INPUT 16 "signext"
    .port_info 3 /INPUT 1 "branch"
    .port_info 4 /INPUT 1 "alu_zero"
    .port_info 5 /INPUT 1 "reset"
v0x7fb7aa558c00_0 .net "alu_zero", 0 0, v0x7fb7aa557290_0;  alias, 1 drivers
v0x7fb7aa558c90_0 .net "branch", 0 0, v0x7fb7aa557e20_0;  alias, 1 drivers
v0x7fb7aa558d40_0 .net "clock", 0 0, v0x7fb7aa55bef0_0;  alias, 1 drivers
v0x7fb7aa558df0_0 .var "pc", 15 0;
v0x7fb7aa558e80_0 .net "reset", 0 0, v0x7fb7aa55c720_0;  alias, 1 drivers
v0x7fb7aa558f50_0 .net "signext", 15 0, L_0x7fb7aa55d740;  alias, 1 drivers
S_0x7fb7aa559070 .scope module, "regfile1" "RegFile" 5 77, 2 121 0, S_0x7fb7aa556990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "rdata1"
    .port_info 1 /OUTPUT 16 "rdata2"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /INPUT 16 "wdata"
    .port_info 4 /INPUT 3 "waddr"
    .port_info 5 /INPUT 3 "raddr1"
    .port_info 6 /INPUT 3 "raddr2"
    .port_info 7 /INPUT 1 "write"
v0x7fb7aa559390_0 .net *"_s13", 15 0, L_0x7fb7aa55d020;  1 drivers
v0x7fb7aa559450_0 .net *"_s15", 4 0, L_0x7fb7aa55d100;  1 drivers
L_0x1015c9050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb7aa559500_0 .net *"_s18", 1 0, L_0x1015c9050;  1 drivers
v0x7fb7aa5595c0_0 .net *"_s4", 15 0, L_0x7fb7aa55ce60;  1 drivers
v0x7fb7aa559670_0 .net *"_s6", 4 0, L_0x7fb7aa55cf00;  1 drivers
L_0x1015c9008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb7aa559760_0 .net *"_s9", 1 0, L_0x1015c9008;  1 drivers
v0x7fb7aa559810_0 .net "clock", 0 0, v0x7fb7aa55bef0_0;  alias, 1 drivers
v0x7fb7aa5598e0_0 .net "raddr1", 2 0, L_0x7fb7aa55d2e0;  1 drivers
v0x7fb7aa559970_0 .net "raddr2", 2 0, v0x7fb7aa55a300_0;  alias, 1 drivers
v0x7fb7aa559a80_0 .var "rdata1", 15 0;
v0x7fb7aa559b40_0 .var "rdata2", 15 0;
v0x7fb7aa559bd0 .array "regcell", 7 0, 15 0;
v0x7fb7aa559c60_0 .net "waddr", 2 0, L_0x7fb7aa55d240;  1 drivers
v0x7fb7aa559cf0_0 .net "wdata", 15 0, v0x7fb7aa558790_0;  alias, 1 drivers
v0x7fb7aa559db0_0 .net "write", 0 0, v0x7fb7aa558220_0;  alias, 1 drivers
E_0x7fb7aa558b40 .event edge, L_0x7fb7aa55d020, v0x7fb7aa559970_0;
E_0x7fb7aa559350 .event edge, L_0x7fb7aa55ce60, v0x7fb7aa5598e0_0;
L_0x7fb7aa55ce60 .array/port v0x7fb7aa559bd0, L_0x7fb7aa55cf00;
L_0x7fb7aa55cf00 .concat [ 3 2 0 0], L_0x7fb7aa55d2e0, L_0x1015c9008;
L_0x7fb7aa55d020 .array/port v0x7fb7aa559bd0, L_0x7fb7aa55d100;
L_0x7fb7aa55d100 .concat [ 3 2 0 0], v0x7fb7aa55a300_0, L_0x1015c9050;
S_0x7fb7aa559f00 .scope module, "regfilemux" "MUX1" 5 67, 2 228 0, S_0x7fb7aa556990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "result"
    .port_info 1 /INPUT 3 "indata0"
    .port_info 2 /INPUT 3 "indata1"
    .port_info 3 /INPUT 1 "select"
v0x7fb7aa55a1a0_0 .net "indata0", 2 0, L_0x7fb7aa55cca0;  1 drivers
v0x7fb7aa55a260_0 .net "indata1", 2 0, L_0x7fb7aa55cdc0;  1 drivers
v0x7fb7aa55a300_0 .var "result", 2 0;
v0x7fb7aa55a3b0_0 .net "select", 0 0, v0x7fb7aa558180_0;  alias, 1 drivers
E_0x7fb7aa55a140 .event edge, v0x7fb7aa558180_0, v0x7fb7aa55a260_0, v0x7fb7aa55a1a0_0;
S_0x7fb7aa55a490 .scope module, "signextend1" "signextend" 5 95, 2 297 0, S_0x7fb7aa556990;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "needtoextend"
    .port_info 1 /OUTPUT 16 "extended"
v0x7fb7aa55a690_0 .net *"_s1", 0 0, L_0x7fb7aa55d3f0;  1 drivers
v0x7fb7aa55a750_0 .net *"_s2", 8 0, L_0x7fb7aa55d490;  1 drivers
v0x7fb7aa55a7f0_0 .net "extended", 15 0, L_0x7fb7aa55d740;  alias, 1 drivers
v0x7fb7aa55a8e0_0 .net "needtoextend", 6 0, L_0x7fb7aa55d7e0;  1 drivers
L_0x7fb7aa55d3f0 .part L_0x7fb7aa55d7e0, 6, 1;
LS_0x7fb7aa55d490_0_0 .concat [ 1 1 1 1], L_0x7fb7aa55d3f0, L_0x7fb7aa55d3f0, L_0x7fb7aa55d3f0, L_0x7fb7aa55d3f0;
LS_0x7fb7aa55d490_0_4 .concat [ 1 1 1 1], L_0x7fb7aa55d3f0, L_0x7fb7aa55d3f0, L_0x7fb7aa55d3f0, L_0x7fb7aa55d3f0;
LS_0x7fb7aa55d490_0_8 .concat [ 1 0 0 0], L_0x7fb7aa55d3f0;
L_0x7fb7aa55d490 .concat [ 4 4 1 0], LS_0x7fb7aa55d490_0_0, LS_0x7fb7aa55d490_0_4, LS_0x7fb7aa55d490_0_8;
L_0x7fb7aa55d740 .concat [ 7 9 0 0], L_0x7fb7aa55d7e0, L_0x7fb7aa55d490;
    .scope S_0x7fb7aa536a20;
T_0 ;
    %wait E_0x7fb7aa547950;
    %load/vec4 v0x7fb7aa554e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.2;
T_0.0 ;
    %load/vec4 v0x7fb7aa543860_0;
    %store/vec4 v0x7fb7aa554d90_0, 0, 3;
    %jmp T_0.2;
T_0.1 ;
    %load/vec4 v0x7fb7aa554ce0_0;
    %store/vec4 v0x7fb7aa554d90_0, 0, 3;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fb7aa536710;
T_1 ;
    %wait E_0x7fb7aa554f50;
    %load/vec4 v0x7fb7aa555370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x7fb7aa554fc0_0;
    %store/vec4 v0x7fb7aa555280_0, 0, 16;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x7fb7aa555080_0;
    %store/vec4 v0x7fb7aa555280_0, 0, 16;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x7fb7aa555120_0;
    %store/vec4 v0x7fb7aa555280_0, 0, 16;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x7fb7aa5551d0_0;
    %store/vec4 v0x7fb7aa555280_0, 0, 16;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fb7aa557970;
T_2 ;
    %wait E_0x7fb7aa557c60;
    %load/vec4 v0x7fb7aa5580d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa558180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa557e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa557ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa557f60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb7aa557ca0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa558030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa557d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa558220_0, 0, 1;
    %jmp T_2.8;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa558180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa557e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa557ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa557f60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb7aa557ca0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa558030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa557d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7aa558220_0, 0, 1;
    %jmp T_2.8;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa558180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa557e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa557ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa557f60_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fb7aa557ca0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa558030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa557d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7aa558220_0, 0, 1;
    %jmp T_2.8;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa558180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa557e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7aa557ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7aa557f60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb7aa557ca0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa558030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7aa557d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7aa558220_0, 0, 1;
    %jmp T_2.8;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7aa558180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa557e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa557ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa557f60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb7aa557ca0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7aa558030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7aa557d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa558220_0, 0, 1;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7aa558180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7aa557e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa557ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa557f60_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fb7aa557ca0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa558030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa557d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa558220_0, 0, 1;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa558180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa557e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa557ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa557f60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb7aa557ca0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa558030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7aa557d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7aa558220_0, 0, 1;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa558180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa557e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa557ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa557f60_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fb7aa557ca0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa558030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7aa557d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7aa558220_0, 0, 1;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fb7aa559f00;
T_3 ;
    %wait E_0x7fb7aa55a140;
    %load/vec4 v0x7fb7aa55a3b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0x7fb7aa55a1a0_0;
    %store/vec4 v0x7fb7aa55a300_0, 0, 3;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0x7fb7aa55a260_0;
    %store/vec4 v0x7fb7aa55a300_0, 0, 3;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fb7aa559070;
T_4 ;
    %wait E_0x7fb7aa542ca0;
    %load/vec4 v0x7fb7aa559db0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7fb7aa559cf0_0;
    %load/vec4 v0x7fb7aa559c60_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb7aa559bd0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fb7aa559070;
T_5 ;
    %wait E_0x7fb7aa559350;
    %load/vec4 v0x7fb7aa5598e0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb7aa559a80_0, 0, 16;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fb7aa5598e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fb7aa559bd0, 4;
    %store/vec4 v0x7fb7aa559a80_0, 0, 16;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fb7aa559070;
T_6 ;
    %wait E_0x7fb7aa558b40;
    %load/vec4 v0x7fb7aa559970_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb7aa559b40_0, 0, 16;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fb7aa559970_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fb7aa559bd0, 4;
    %store/vec4 v0x7fb7aa559b40_0, 0, 16;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fb7aa5573f0;
T_7 ;
    %wait E_0x7fb7aa557610;
    %load/vec4 v0x7fb7aa557880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v0x7fb7aa557660_0;
    %store/vec4 v0x7fb7aa5577b0_0, 0, 16;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0x7fb7aa557700_0;
    %store/vec4 v0x7fb7aa5577b0_0, 0, 16;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fb7aa556cb0;
T_8 ;
    %wait E_0x7fb7aa556f60;
    %load/vec4 v0x7fb7aa5571e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb7aa557120_0, 0, 16;
    %jmp T_8.6;
T_8.0 ;
    %load/vec4 v0x7fb7aa556fb0_0;
    %load/vec4 v0x7fb7aa557070_0;
    %add;
    %store/vec4 v0x7fb7aa557120_0, 0, 16;
    %jmp T_8.6;
T_8.1 ;
    %load/vec4 v0x7fb7aa556fb0_0;
    %load/vec4 v0x7fb7aa557070_0;
    %sub;
    %store/vec4 v0x7fb7aa557120_0, 0, 16;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0x7fb7aa557070_0;
    %store/vec4 v0x7fb7aa557120_0, 0, 16;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0x7fb7aa556fb0_0;
    %load/vec4 v0x7fb7aa557070_0;
    %or;
    %store/vec4 v0x7fb7aa557120_0, 0, 16;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0x7fb7aa556fb0_0;
    %load/vec4 v0x7fb7aa557070_0;
    %and;
    %store/vec4 v0x7fb7aa557120_0, 0, 16;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fb7aa556cb0;
T_9 ;
    %wait E_0x7fb7aa556f20;
    %load/vec4 v0x7fb7aa557120_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7aa557290_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa557290_0, 0, 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fb7aa558400;
T_10 ;
    %wait E_0x7fb7aa5585d0;
    %load/vec4 v0x7fb7aa558840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %jmp T_10.2;
T_10.0 ;
    %load/vec4 v0x7fb7aa558620_0;
    %store/vec4 v0x7fb7aa558790_0, 0, 16;
    %jmp T_10.2;
T_10.1 ;
    %load/vec4 v0x7fb7aa5586e0_0;
    %store/vec4 v0x7fb7aa558790_0, 0, 16;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fb7aa558940;
T_11 ;
    %wait E_0x7fb7aa542ca0;
    %load/vec4 v0x7fb7aa558e80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb7aa558df0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fb7aa558c90_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb7aa558c00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7fb7aa558df0_0;
    %load/vec4 v0x7fb7aa558f50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x7fb7aa558df0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x7fb7aa558df0_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7fb7aa558df0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fb7aa5565b0;
T_12 ;
    %wait E_0x7fb7aa555ea0;
    %load/vec4 v0x7fb7aa5567f0_0;
    %parti/s 5, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb7aa5568a0_0, 0, 16;
    %jmp T_12.10;
T_12.0 ;
    %pushi/vec4 56379, 0, 16;
    %store/vec4 v0x7fb7aa5568a0_0, 0, 16;
    %jmp T_12.10;
T_12.1 ;
    %pushi/vec4 24605, 0, 16;
    %store/vec4 v0x7fb7aa5568a0_0, 0, 16;
    %jmp T_12.10;
T_12.2 ;
    %pushi/vec4 57453, 0, 16;
    %store/vec4 v0x7fb7aa5568a0_0, 0, 16;
    %jmp T_12.10;
T_12.3 ;
    %pushi/vec4 41157, 0, 16;
    %store/vec4 v0x7fb7aa5568a0_0, 0, 16;
    %jmp T_12.10;
T_12.4 ;
    %pushi/vec4 52284, 0, 16;
    %store/vec4 v0x7fb7aa5568a0_0, 0, 16;
    %jmp T_12.10;
T_12.5 ;
    %pushi/vec4 41095, 0, 16;
    %store/vec4 v0x7fb7aa5568a0_0, 0, 16;
    %jmp T_12.10;
T_12.6 ;
    %pushi/vec4 57276, 0, 16;
    %store/vec4 v0x7fb7aa5568a0_0, 0, 16;
    %jmp T_12.10;
T_12.7 ;
    %pushi/vec4 33436, 0, 16;
    %store/vec4 v0x7fb7aa5568a0_0, 0, 16;
    %jmp T_12.10;
T_12.8 ;
    %pushi/vec4 48647, 0, 16;
    %store/vec4 v0x7fb7aa5568a0_0, 0, 16;
    %jmp T_12.10;
T_12.10 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fb7aa5554b0;
T_13 ;
    %wait E_0x7fb7aa5557b0;
    %load/vec4 v0x7fb7aa556220_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb7aa556170_0, 0, 16;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fb7aa555bd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x7fb7aa555bd0_0;
    %pad/u 32;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x7fb7aa556020_0;
    %store/vec4 v0x7fb7aa556170_0, 0, 16;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x7fb7aa555bd0_0;
    %cmpi/e 65520, 0, 16;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0x7fb7aa555dd0_0;
    %store/vec4 v0x7fb7aa556170_0, 0, 16;
    %jmp T_13.5;
T_13.4 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb7aa556170_0, 0, 16;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fb7aa5554b0;
T_14 ;
    %wait E_0x7fb7aa542ca0;
    %load/vec4 v0x7fb7aa556370_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb7aa555bd0_0;
    %pushi/vec4 65530, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x7fb7aa5562c0_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x7fb7aa555d20_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fb7aa5554b0;
T_15 ;
    %wait E_0x7fb7aa542ca0;
    %load/vec4 v0x7fb7aa556370_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb7aa555bd0_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x7fb7aa5562c0_0;
    %load/vec4 v0x7fb7aa555bd0_0;
    %parti/s 7, 1, 2;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb7aa5560d0, 0, 4;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fb7aa537390;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa55bef0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x7fb7aa537390;
T_17 ;
    %delay 1, 0;
    %load/vec4 v0x7fb7aa55bef0_0;
    %inv;
    %store/vec4 v0x7fb7aa55bef0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fb7aa537390;
T_18 ;
    %vpi_call 3 57 "$display", "Instruction[pc]=[opcode,reg,reg,reg,funct]\012" {0 0 0};
    %vpi_call 3 58 "$display", "DataMemory[addr]=[read data, write data]\012" {0 0 0};
    %vpi_call 3 59 "$display", "Signals C-R-Sw-Disp[clock,reset,switch0,display]" {0 0 0};
    %vpi_call 3 60 "$display", "* Recall data memory addr = ALU output\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7aa55c600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa55c690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa55c720_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7aa55c720_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa55c720_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7aa55c600_0, 0, 1;
    %delay 50, 0;
    %vpi_call 3 71 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x7fb7aa537390;
T_19 ;
    %vpi_call 3 77 "$monitor", "Instr[%d]=[%b,%b,%b,%b,%b] DataMem[%d]=[%d,%d] C-R-Sw0-Dsp[%b,%b,%b,%b]", v0x7fb7aa55c390_0, &PV<v0x7fb7aa55c460_0, 13, 3>, &PV<v0x7fb7aa55c460_0, 10, 3>, &PV<v0x7fb7aa55c460_0, 7, 3>, &PV<v0x7fb7aa55c460_0, 4, 3>, &PV<v0x7fb7aa55c460_0, 0, 4>, v0x7fb7aa55c000_0, v0x7fb7aa55c090_0, v0x7fb7aa55c1f0_0, v0x7fb7aa55bef0_0, v0x7fb7aa55c720_0, v0x7fb7aa55c600_0, v0x7fb7aa55c570_0 {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "Parts.V";
    "testbenchLEGLiteSingle-Stage3.V";
    "IM2.V";
    "LEGLiteSingle.V";
    "LEGLite-Control.V";
    "LEGLite-PC.V";
