Analysis & Synthesis report for ProjetoFinal
Thu Nov 14 16:29:05 2013
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Parameter Settings for User Entity Instance: Gerador:inst3|Multiplexador8x3Barreamento4bits:inst|LPM_MUX:LPM_MUX_component
 14. Elapsed Time Per Partition
 15. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 14 16:29:05 2013    ;
; Quartus II 32-bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; ProjetoFinal                             ;
; Top-level Entity Name              ; ProjetoFinal                             ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 150                                      ;
;     Total combinational functions  ; 117                                      ;
;     Dedicated logic registers      ; 73                                       ;
; Total registers                    ; 73                                       ;
; Total pins                         ; 94                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; ProjetoFinal       ; ProjetoFinal       ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                    ;
+--------------------------------------+-----------------+------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                                                                ; Library ;
+--------------------------------------+-----------------+------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; ProjetoFinal.bdf                     ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Alunos/Downloads/AplicarTestes (1)/AplicarTestes/projetofinal/ProjetoFinal.bdf                     ;         ;
; ps2keybx.bdf                         ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Alunos/Downloads/AplicarTestes (1)/AplicarTestes/projetofinal/ps2keybx.bdf                         ;         ;
; ps2translate.vhd                     ; yes             ; User VHDL File                           ; C:/Users/Alunos/Downloads/AplicarTestes (1)/AplicarTestes/projetofinal/ps2translate.vhd                     ;         ;
; Multiplexador8x3Barreamento4bits.vhd ; yes             ; User Wizard-Generated File               ; C:/Users/Alunos/Downloads/AplicarTestes (1)/AplicarTestes/projetofinal/Multiplexador8x3Barreamento4bits.vhd ;         ;
; Esc.bdf                              ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Alunos/Downloads/AplicarTestes (1)/AplicarTestes/projetofinal/Esc.bdf                              ;         ;
; Space.bdf                            ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Alunos/Downloads/AplicarTestes (1)/AplicarTestes/projetofinal/Space.bdf                            ;         ;
; ConvBarre3.bdf                       ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Alunos/Downloads/AplicarTestes (1)/AplicarTestes/projetofinal/ConvBarre3.bdf                       ;         ;
; ConvBarre4.bdf                       ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Alunos/Downloads/AplicarTestes (1)/AplicarTestes/projetofinal/ConvBarre4.bdf                       ;         ;
; Gerador.bdf                          ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Alunos/Downloads/AplicarTestes (1)/AplicarTestes/projetofinal/Gerador.bdf                          ;         ;
; Memoria4bitsDIGspace1011.bdf         ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Alunos/Downloads/AplicarTestes (1)/AplicarTestes/projetofinal/Memoria4bitsDIGspace1011.bdf         ;         ;
; Conv4Barre.bdf                       ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Alunos/Downloads/AplicarTestes (1)/AplicarTestes/projetofinal/Conv4Barre.bdf                       ;         ;
; Registrador3bits.bdf                 ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Alunos/Downloads/AplicarTestes (1)/AplicarTestes/projetofinal/Registrador3bits.bdf                 ;         ;
; principal.bdf                        ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/Alunos/Downloads/AplicarTestes (1)/AplicarTestes/projetofinal/principal.bdf                        ;         ;
; clock_conv.vhd                       ; yes             ; Auto-Found VHDL File                     ; C:/Users/Alunos/Downloads/AplicarTestes (1)/AplicarTestes/projetofinal/clock_conv.vhd                       ;         ;
; mux8x4.bdf                           ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/Alunos/Downloads/AplicarTestes (1)/AplicarTestes/projetofinal/mux8x4.bdf                           ;         ;
; mux2x1.bdf                           ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/Alunos/Downloads/AplicarTestes (1)/AplicarTestes/projetofinal/mux2x1.bdf                           ;         ;
; comparador4bits.bdf                  ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/Alunos/Downloads/AplicarTestes (1)/AplicarTestes/projetofinal/comparador4bits.bdf                  ;         ;
; lpm_mux.tdf                          ; yes             ; Megafunction                             ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                  ;         ;
; aglobal121.inc                       ; yes             ; Megafunction                             ; c:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc                                               ;         ;
; muxlut.inc                           ; yes             ; Megafunction                             ; c:/altera/12.1/quartus/libraries/megafunctions/muxlut.inc                                                   ;         ;
; bypassff.inc                         ; yes             ; Megafunction                             ; c:/altera/12.1/quartus/libraries/megafunctions/bypassff.inc                                                 ;         ;
; altshift.inc                         ; yes             ; Megafunction                             ; c:/altera/12.1/quartus/libraries/megafunctions/altshift.inc                                                 ;         ;
; db/mux_b3e.tdf                       ; yes             ; Auto-Generated Megafunction              ; C:/Users/Alunos/Downloads/AplicarTestes (1)/AplicarTestes/projetofinal/db/mux_b3e.tdf                       ;         ;
; memoria4bitsdig3.bdf                 ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/Alunos/Downloads/AplicarTestes (1)/AplicarTestes/projetofinal/memoria4bitsdig3.bdf                 ;         ;
; memoria4bitsdig9.bdf                 ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/Alunos/Downloads/AplicarTestes (1)/AplicarTestes/projetofinal/memoria4bitsdig9.bdf                 ;         ;
; memoria4bitsdig2.bdf                 ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/Alunos/Downloads/AplicarTestes (1)/AplicarTestes/projetofinal/memoria4bitsdig2.bdf                 ;         ;
+--------------------------------------+-----------------+------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 150   ;
;                                             ;       ;
; Total combinational functions               ; 117   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 72    ;
;     -- 3 input functions                    ; 13    ;
;     -- <=2 input functions                  ; 32    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 99    ;
;     -- arithmetic mode                      ; 18    ;
;                                             ;       ;
; Total registers                             ; 73    ;
;     -- Dedicated logic registers            ; 73    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 94    ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out                             ; 45    ;
; Total fan-out                               ; 589   ;
; Average fan-out                             ; 2.07  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                           ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                ; Library Name ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
; |ProjetoFinal                                 ; 117 (0)           ; 73 (0)       ; 0           ; 0            ; 0       ; 0         ; 94   ; 0            ; |ProjetoFinal                                                                                                      ;              ;
;    |Comparador4bits:inst2|                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|Comparador4bits:inst2                                                                                ;              ;
;    |Esc:inst6|                                ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|Esc:inst6                                                                                            ;              ;
;       |mux8x4:inst|                           ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|Esc:inst6|mux8x4:inst                                                                                ;              ;
;          |mux2x1:inst4|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|Esc:inst6|mux8x4:inst|mux2x1:inst4                                                                   ;              ;
;          |mux2x1:inst5|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|Esc:inst6|mux8x4:inst|mux2x1:inst5                                                                   ;              ;
;          |mux2x1:inst6|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|Esc:inst6|mux8x4:inst|mux2x1:inst6                                                                   ;              ;
;    |Gerador:inst3|                            ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|Gerador:inst3                                                                                        ;              ;
;       |Multiplexador8x3Barreamento4bits:inst| ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|Gerador:inst3|Multiplexador8x3Barreamento4bits:inst                                                  ;              ;
;          |lpm_mux:LPM_MUX_component|          ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|Gerador:inst3|Multiplexador8x3Barreamento4bits:inst|lpm_mux:LPM_MUX_component                        ;              ;
;             |mux_b3e:auto_generated|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|Gerador:inst3|Multiplexador8x3Barreamento4bits:inst|lpm_mux:LPM_MUX_component|mux_b3e:auto_generated ;              ;
;    |Principal:inst4|                          ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|Principal:inst4                                                                                      ;              ;
;    |Principal:inst8|                          ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|Principal:inst8                                                                                      ;              ;
;    |Registrador3bits:inst5|                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|Registrador3bits:inst5                                                                               ;              ;
;    |Registrador3bits:inst9|                   ; 2 (2)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|Registrador3bits:inst9                                                                               ;              ;
;    |clock_conv:inst|                          ; 43 (43)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|clock_conv:inst                                                                                      ;              ;
;    |ps2keybx:inst150|                         ; 41 (25)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|ps2keybx:inst150                                                                                     ;              ;
;       |ps2translate:inst14|                   ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|ps2keybx:inst150|ps2translate:inst14                                                                 ;              ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                   ; IP Include File                                                                                             ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Altera ; LPM_MUX      ; 13.0    ; N/A          ; N/A          ; |ProjetoFinal|Gerador:inst3|Multiplexador8x3Barreamento4bits:inst ; C:/Users/Alunos/Downloads/AplicarTestes (1)/AplicarTestes/projetofinal/Multiplexador8x3Barreamento4bits.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                          ;
+------------------------------------------------------+--------------------------------------+
; Register name                                        ; Reason for Removal                   ;
+------------------------------------------------------+--------------------------------------+
; Gerador:inst3|Memoria4bitsDIGspace1011:inst11|inst9  ; Stuck at VCC due to stuck port clock ;
; Gerador:inst3|Memoria4bitsDIGspace1011:inst11|inst10 ; Stuck at GND due to stuck port clock ;
; Gerador:inst3|Memoria4bitsDIGspace1011:inst11|inst11 ; Stuck at VCC due to stuck port clock ;
; Gerador:inst3|Memoria4bitsDIGspace1011:inst11|inst12 ; Stuck at VCC due to stuck port clock ;
; Gerador:inst3|Memoria4bitsDIG2:inst10|inst9          ; Stuck at GND due to stuck port clock ;
; Gerador:inst3|Memoria4bitsDIG2:inst10|inst10         ; Stuck at GND due to stuck port clock ;
; Gerador:inst3|Memoria4bitsDIG2:inst10|inst11         ; Stuck at VCC due to stuck port clock ;
; Gerador:inst3|Memoria4bitsDIG2:inst10|inst12         ; Stuck at GND due to stuck port clock ;
; Gerador:inst3|Memoria4bitsDIG9:inst9|inst9           ; Stuck at VCC due to stuck port clock ;
; Gerador:inst3|Memoria4bitsDIG9:inst9|inst10          ; Stuck at GND due to stuck port clock ;
; Gerador:inst3|Memoria4bitsDIG9:inst9|inst11          ; Stuck at GND due to stuck port clock ;
; Gerador:inst3|Memoria4bitsDIG9:inst9|inst12          ; Stuck at VCC due to stuck port clock ;
; Gerador:inst3|Memoria4bitsDIG3:inst8|inst9           ; Stuck at GND due to stuck port clock ;
; Gerador:inst3|Memoria4bitsDIG3:inst8|inst10          ; Stuck at GND due to stuck port clock ;
; Gerador:inst3|Memoria4bitsDIG3:inst8|inst11          ; Stuck at VCC due to stuck port clock ;
; Gerador:inst3|Memoria4bitsDIG3:inst8|inst12          ; Stuck at VCC due to stuck port clock ;
; Gerador:inst3|Memoria4bitsDIGspace1011:inst11|inst6  ; Lost fanout                          ;
; Gerador:inst3|Memoria4bitsDIG2:inst10|inst6          ; Lost fanout                          ;
; Gerador:inst3|Memoria4bitsDIG9:inst9|inst6           ; Lost fanout                          ;
; Gerador:inst3|Memoria4bitsDIG3:inst8|inst6           ; Lost fanout                          ;
; Total Number of Removed Registers = 20               ;                                      ;
+------------------------------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                         ;
+-----------------------------------------------------+-------------------------+-----------------------------------------------------+
; Register name                                       ; Reason for Removal      ; Registers Removed due to This Register              ;
+-----------------------------------------------------+-------------------------+-----------------------------------------------------+
; Gerador:inst3|Memoria4bitsDIGspace1011:inst11|inst9 ; Stuck at VCC            ; Gerador:inst3|Memoria4bitsDIGspace1011:inst11|inst6 ;
;                                                     ; due to stuck port clock ;                                                     ;
; Gerador:inst3|Memoria4bitsDIG2:inst10|inst11        ; Stuck at VCC            ; Gerador:inst3|Memoria4bitsDIG2:inst10|inst6         ;
;                                                     ; due to stuck port clock ;                                                     ;
; Gerador:inst3|Memoria4bitsDIG9:inst9|inst9          ; Stuck at VCC            ; Gerador:inst3|Memoria4bitsDIG9:inst9|inst6          ;
;                                                     ; due to stuck port clock ;                                                     ;
; Gerador:inst3|Memoria4bitsDIG3:inst8|inst11         ; Stuck at VCC            ; Gerador:inst3|Memoria4bitsDIG3:inst8|inst6          ;
;                                                     ; due to stuck port clock ;                                                     ;
+-----------------------------------------------------+-------------------------+-----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 73    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 39    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; ps2keybx:inst150|inst18                 ; 1       ;
; ps2keybx:inst150|inst17                 ; 1       ;
; ps2keybx:inst150|inst15                 ; 1       ;
; ps2keybx:inst150|inst16                 ; 2       ;
; ps2keybx:inst150|inst81                 ; 5       ;
; ps2keybx:inst150|inst48                 ; 16      ;
; ps2keybx:inst150|inst44                 ; 17      ;
; ps2keybx:inst150|inst49                 ; 17      ;
; ps2keybx:inst150|ints47                 ; 14      ;
; ps2keybx:inst150|inst46                 ; 16      ;
; ps2keybx:inst150|inst71                 ; 14      ;
; ps2keybx:inst150|inst45                 ; 9       ;
; ps2keybx:inst150|inst43                 ; 5       ;
; ps2keybx:inst150|inst42                 ; 1       ;
; ps2keybx:inst150|inst41                 ; 1       ;
; ps2keybx:inst150|inst80                 ; 1       ;
; ps2keybx:inst150|inst70                 ; 1       ;
; ps2keybx:inst150|inst39                 ; 1       ;
; ps2keybx:inst150|inst38                 ; 1       ;
; ps2keybx:inst150|inst37                 ; 1       ;
; ps2keybx:inst150|inst36                 ; 1       ;
; ps2keybx:inst150|inst35                 ; 1       ;
; ps2keybx:inst150|inst34                 ; 1       ;
; ps2keybx:inst150|inst33                 ; 1       ;
; ps2keybx:inst150|inst32                 ; 1       ;
; ps2keybx:inst150|inst31                 ; 1       ;
; ps2keybx:inst150|inst10                 ; 1       ;
; ps2keybx:inst150|inst9                  ; 1       ;
; ps2keybx:inst150|inst8                  ; 1       ;
; ps2keybx:inst150|inst7                  ; 1       ;
; ps2keybx:inst150|inst6                  ; 1       ;
; ps2keybx:inst150|inst5                  ; 1       ;
; ps2keybx:inst150|inst4                  ; 1       ;
; ps2keybx:inst150|inst3                  ; 1       ;
; ps2keybx:inst150|inst2                  ; 1       ;
; ps2keybx:inst150|inst1                  ; 1       ;
; ps2keybx:inst150|inst                   ; 1       ;
; Total number of inverted registers = 37 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Gerador:inst3|Multiplexador8x3Barreamento4bits:inst|LPM_MUX:LPM_MUX_component ;
+------------------------+------------+--------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                 ;
+------------------------+------------+--------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                       ;
; LPM_WIDTH              ; 4          ; Signed Integer                                                                       ;
; LPM_SIZE               ; 8          ; Signed Integer                                                                       ;
; LPM_WIDTHS             ; 3          ; Signed Integer                                                                       ;
; LPM_PIPELINE           ; 0          ; Signed Integer                                                                       ;
; CBXI_PARAMETER         ; mux_b3e    ; Untyped                                                                              ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                              ;
+------------------------+------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Thu Nov 14 16:29:01 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoFinal -c ProjetoFinal
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file projetofinal.bdf
    Info (12023): Found entity 1: ProjetoFinal
Info (12021): Found 1 design units, including 1 entities, in source file ps2keybx.bdf
    Info (12023): Found entity 1: ps2keybx
Info (12021): Found 2 design units, including 1 entities, in source file ps2translate.vhd
    Info (12022): Found design unit 1: ps2translate-ps2translateimpl
    Info (12023): Found entity 1: ps2translate
Warning (12019): Can't analyze file -- file Multiplexador8x3Barreamento4bits.bdf is missing
Warning (12019): Can't analyze file -- file SpaceTo4bits.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file multiplexador2x1barreamento4bits.bdf
    Info (12023): Found entity 1: Multiplexador2x1Barreamento4bits
Info (12021): Found 2 design units, including 1 entities, in source file multiplexador8x3barreamento4bits.vhd
    Info (12022): Found design unit 1: multiplexador8x3barreamento4bits-SYN
    Info (12023): Found entity 1: Multiplexador8x3Barreamento4bits
Info (12021): Found 2 design units, including 1 entities, in source file mult4bitsbarre.vhd
    Info (12022): Found design unit 1: mult4bitsbarre-SYN
    Info (12023): Found entity 1: mult4bitsbarre
Warning (12019): Can't analyze file -- file EscSpace.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file esc.bdf
    Info (12023): Found entity 1: Esc
Info (12021): Found 1 design units, including 1 entities, in source file space.bdf
    Info (12023): Found entity 1: Space
Info (12021): Found 1 design units, including 1 entities, in source file convbarre3.bdf
    Info (12023): Found entity 1: ConvBarre3
Info (12021): Found 1 design units, including 1 entities, in source file convbarre4.bdf
    Info (12023): Found entity 1: ConvBarre4
Info (12021): Found 1 design units, including 1 entities, in source file gerador.bdf
    Info (12023): Found entity 1: Gerador
Info (12021): Found 1 design units, including 1 entities, in source file memoria4bitsdigspace1011.bdf
    Info (12023): Found entity 1: Memoria4bitsDIGspace1011
Info (12021): Found 1 design units, including 1 entities, in source file conv4barre.bdf
    Info (12023): Found entity 1: Conv4Barre
Info (12021): Found 1 design units, including 1 entities, in source file registrador3bits.bdf
    Info (12023): Found entity 1: Registrador3bits
Info (12127): Elaborating entity "ProjetoFinal" for the top level hierarchy
Warning (275043): Pin "UART_TXD" is missing source
Warning (275043): Pin "HEX0[6..0]" is missing source
Warning (275043): Pin "HEX1[6..0]" is missing source
Warning (275043): Pin "HEX2[6..0]" is missing source
Warning (275043): Pin "HEX3[6..0]" is missing source
Warning (275043): Pin "HEX4[6..0]" is missing source
Warning (275043): Pin "HEX5[6..0]" is missing source
Warning (275009): Pin "KEY" not connected
Warning (12125): Using design file principal.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Principal
Info (12128): Elaborating entity "Principal" for hierarchy "Principal:inst8"
Info (12128): Elaborating entity "ps2keybx" for hierarchy "ps2keybx:inst150"
Warning (275011): Block or symbol "OR2" of instance "inst25" overlaps another block or symbol
Warning (275008): Primitive "DFF" of instance "inst20" not used
Warning (275008): Primitive "AND2" of instance "inst28" not used
Info (12128): Elaborating entity "ps2translate" for hierarchy "ps2keybx:inst150|ps2translate:inst14"
Warning (12125): Using design file clock_conv.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: clock_conv-clock_convimpl
    Info (12023): Found entity 1: clock_conv
Info (12128): Elaborating entity "clock_conv" for hierarchy "clock_conv:inst"
Info (12128): Elaborating entity "Registrador3bits" for hierarchy "Registrador3bits:inst9"
Info (12128): Elaborating entity "Esc" for hierarchy "Esc:inst6"
Warning (12125): Using design file mux8x4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux8x4
Info (12128): Elaborating entity "mux8x4" for hierarchy "Esc:inst6|mux8x4:inst"
Warning (12125): Using design file mux2x1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux2x1
Info (12128): Elaborating entity "mux2x1" for hierarchy "Esc:inst6|mux8x4:inst|mux2x1:inst5"
Warning (12125): Using design file comparador4bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Comparador4bits
Info (12128): Elaborating entity "Comparador4bits" for hierarchy "Comparador4bits:inst2"
Info (12128): Elaborating entity "Space" for hierarchy "Space:inst1"
Info (12128): Elaborating entity "Gerador" for hierarchy "Gerador:inst3"
Info (12128): Elaborating entity "Conv4Barre" for hierarchy "Gerador:inst3|Conv4Barre:inst14"
Info (12128): Elaborating entity "Multiplexador8x3Barreamento4bits" for hierarchy "Gerador:inst3|Multiplexador8x3Barreamento4bits:inst"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "Gerador:inst3|Multiplexador8x3Barreamento4bits:inst|LPM_MUX:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "Gerador:inst3|Multiplexador8x3Barreamento4bits:inst|LPM_MUX:LPM_MUX_component"
Info (12133): Instantiated megafunction "Gerador:inst3|Multiplexador8x3Barreamento4bits:inst|LPM_MUX:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "4"
    Info (12134): Parameter "LPM_SIZE" = "8"
    Info (12134): Parameter "LPM_WIDTHS" = "3"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MUX"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_b3e.tdf
    Info (12023): Found entity 1: mux_b3e
Info (12128): Elaborating entity "mux_b3e" for hierarchy "Gerador:inst3|Multiplexador8x3Barreamento4bits:inst|LPM_MUX:LPM_MUX_component|mux_b3e:auto_generated"
Info (12128): Elaborating entity "ConvBarre4" for hierarchy "Gerador:inst3|ConvBarre4:inst4"
Warning (12125): Using design file memoria4bitsdig3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Memoria4bitsDIG3
Info (12128): Elaborating entity "Memoria4bitsDIG3" for hierarchy "Gerador:inst3|Memoria4bitsDIG3:inst8"
Warning (12125): Using design file memoria4bitsdig9.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Memoria4bitsDIG9
Info (12128): Elaborating entity "Memoria4bitsDIG9" for hierarchy "Gerador:inst3|Memoria4bitsDIG9:inst9"
Warning (12125): Using design file memoria4bitsdig2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Memoria4bitsDIG2
Info (12128): Elaborating entity "Memoria4bitsDIG2" for hierarchy "Gerador:inst3|Memoria4bitsDIG2:inst10"
Info (12128): Elaborating entity "Memoria4bitsDIGspace1011" for hierarchy "Gerador:inst3|Memoria4bitsDIGspace1011:inst11"
Info (12128): Elaborating entity "ConvBarre3" for hierarchy "Gerador:inst3|ConvBarre3:inst2"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 21 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[0]"
Info (21057): Implemented 247 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 69 output pins
    Info (21061): Implemented 153 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 97 warnings
    Info: Peak virtual memory: 372 megabytes
    Info: Processing ended: Thu Nov 14 16:29:05 2013
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


