// Seed: 168763672
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout id_12;
  output id_11;
  inout id_10;
  input id_9;
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_6 = 1 ? id_8 : id_8 == 1 - 1;
  logic id_12 = id_8;
  always @(posedge "", posedge 1 && 1 - id_9) begin
    id_6 = 1;
  end
  logic id_13;
  type_16(
      1, id_1, 1
  );
  always @(negedge id_7) begin
    id_11 <= 1;
  end
  logic id_14;
  assign id_6 = id_6;
endmodule
module module_1 (
    input id_0,
    input logic id_1,
    input id_2,
    output id_3,
    input id_4,
    input id_5
);
  assign id_12 = id_10[1'b0];
  logic id_13;
endmodule
