#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu May 20 20:11:57 2021
# Process ID: 26336
# Current directory: D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11036 D:\ISE\vivado\lab4_teacher\OExp04-IP2SOC\OExp04-IP2SOC.xpr
# Log file: D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/vivado.log
# Journal file: D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd}
ipx::edit_ip_in_project -upgrade true -name RAM_B_v1_0_project -directory D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.tmp/RAM_B_v1_0_project d:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/IP/Supplementary/RAM_B/component.xml
update_compile_order -fileset sources_1
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/IP
startgroup
set_property -dict [list CONFIG.coefficient_file {D:/ISE/vivado/OExp02-IP2SOC/COE/COE/I_mem_basic.coe}] [get_bd_cells U2]
endgroup
report_ip_status -name ip_status 
report_ip_status -name ip_status 
report_ip_status -name ip_status 
report_ip_status -name ip_status 
set_property  ip_repo_paths  {d:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/IP D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/IP/CPU/SCPU/IP2CPU} [current_project]
update_ip_catalog
set_property  ip_repo_paths  d:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/IP [current_project]
update_ip_catalog
update_ip_catalog -rebuild
report_ip_status -name ip_status 
upgrade_ip [get_ips  {CSSTE_SCPU_0_0 CSSTE_RAM_B_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {CSSTE_SCPU_0_0 CSSTE_RAM_B_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd]
export_ip_user_files -of_objects [get_files D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -directory D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.ip_user_files -ipstatic_source_dir D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.cache/compile_simlib/modelsim} {questa=D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.cache/compile_simlib/questa} {riviera=D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.cache/compile_simlib/riviera} {activehdl=D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_bd_design {D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd}
ipx::edit_ip_in_project -upgrade true -name VGA_v1_0_project -directory D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.tmp/VGA_v1_0_project d:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/IP/Supplementary/VGA/VGA/VGA.srcs/sources_1/new/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/IP
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:VGA:1.0 [get_ips  CSSTE_VGA_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips CSSTE_VGA_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd]
export_ip_user_files -of_objects [get_files D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -directory D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.ip_user_files -ipstatic_source_dir D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.cache/compile_simlib/modelsim} {questa=D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.cache/compile_simlib/questa} {riviera=D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.cache/compile_simlib/riviera} {activehdl=D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
close_project
open_project D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/IP/SCPU/SCPU.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
ipx::package_project -root_dir D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/IP/IP2CPU -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false -force
ipx::unload_core d:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/IP/IP2CPU/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/IP/IP2CPU d:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/IP/IP2CPU/component.xml
update_compile_order -fileset sources_1
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property value clk [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {d:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/IP/IP2CPU d:/ISE/vivado/IP} [current_project]
update_ip_catalog
close_project
open_project D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:SCPU:1.0 [get_ips  CSSTE_SCPU_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips CSSTE_SCPU_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd]
export_ip_user_files -of_objects [get_files D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -directory D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.ip_user_files -ipstatic_source_dir D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.cache/compile_simlib/modelsim} {questa=D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.cache/compile_simlib/questa} {riviera=D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.cache/compile_simlib/riviera} {activehdl=D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
set_property location {7 2810 -810} [get_bd_cells U11]
open_project D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/IP/SCPU/SCPU.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::package_project -root_dir D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/IP/IP2CPU -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false -force
ipx::unload_core d:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/IP/IP2CPU/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/IP/IP2CPU d:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/IP/IP2CPU/component.xml
update_compile_order -fileset sources_1
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property value clk [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/IP/IP2CPU
current_project OExp04-IP2SOC
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project SCPU
current_project OExp04-IP2SOC
upgrade_ip -vlnv xilinx.com:user:SCPU:1.0 [get_ips  CSSTE_SCPU_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips CSSTE_SCPU_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd]
export_ip_user_files -of_objects [get_files D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -directory D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.ip_user_files -ipstatic_source_dir D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.cache/compile_simlib/modelsim} {questa=D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.cache/compile_simlib/questa} {riviera=D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.cache/compile_simlib/riviera} {activehdl=D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
set_property location {5 1608 -1782} [get_bd_cells U1]
set_property location {6 2106 -1563} [get_bd_cells U11]
set_property location {6 2117 -1811} [get_bd_cells U11]
set_property location {5.5 1921 -1855} [get_bd_cells U11]
set_property location {5 1560 -1808} [get_bd_cells U1]
connect_bd_net [get_bd_pins U1/t6] [get_bd_pins U11/t6]
connect_bd_net [get_bd_pins U1/t5] [get_bd_pins U11/t5]
connect_bd_net [get_bd_pins U1/t4] [get_bd_pins U11/t4]
connect_bd_net [get_bd_pins U1/t3] [get_bd_pins U11/t3]
connect_bd_net [get_bd_pins U1/s11] [get_bd_pins U11/s11]
connect_bd_net [get_bd_pins U1/s10] [get_bd_pins U11/s10]
connect_bd_net [get_bd_pins U1/s9] [get_bd_pins U11/s9]
connect_bd_net [get_bd_pins U1/s8] [get_bd_pins U11/s8]
connect_bd_net [get_bd_pins U1/s7] [get_bd_pins U11/s7]
connect_bd_net [get_bd_pins U1/s6] [get_bd_pins U11/s6]
connect_bd_net [get_bd_pins U1/s5] [get_bd_pins U11/s5]
connect_bd_net [get_bd_pins U1/s4] [get_bd_pins U11/s4]
connect_bd_net [get_bd_pins U1/s3] [get_bd_pins U11/s3]
connect_bd_net [get_bd_pins U1/s2] [get_bd_pins U11/s2]
connect_bd_net [get_bd_pins U1/a7] [get_bd_pins U11/a7]
connect_bd_net [get_bd_pins U1/a6] [get_bd_pins U11/a6]
connect_bd_net [get_bd_pins U1/a5] [get_bd_pins U11/a5]
connect_bd_net [get_bd_pins U1/a4] [get_bd_pins U11/a4]
connect_bd_net [get_bd_pins U1/a3] [get_bd_pins U11/a3]
connect_bd_net [get_bd_pins U1/a2] [get_bd_pins U11/a2]
connect_bd_net [get_bd_pins U1/a1] [get_bd_pins U11/a1]
connect_bd_net [get_bd_pins U1/a0] [get_bd_pins U11/a0]
connect_bd_net [get_bd_pins U1/s1] [get_bd_pins U11/s1]
connect_bd_net [get_bd_pins U1/s0] [get_bd_pins U11/s0]
connect_bd_net [get_bd_pins U11/t2] [get_bd_pins U1/t2]
connect_bd_net [get_bd_pins U1/t1] [get_bd_pins U11/t1]
connect_bd_net [get_bd_pins U1/t0] [get_bd_pins U11/t0]
connect_bd_net [get_bd_pins U11/tp] [get_bd_pins U1/tp]
connect_bd_net [get_bd_pins U1/gp] [get_bd_pins U11/gp]
connect_bd_net [get_bd_pins U11/sp] [get_bd_pins U1/sp]
connect_bd_net [get_bd_pins U1/ra] [get_bd_pins U11/ra]
connect_bd_net [get_bd_pins U11/x0] [get_bd_pins U1/x0]
regenerate_bd_layout
validate_bd_design
generate_target all [get_files  D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd]
export_ip_user_files -of_objects [get_files D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -directory D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.ip_user_files -ipstatic_source_dir D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.cache/compile_simlib/modelsim} {questa=D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.cache/compile_simlib/questa} {riviera=D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.cache/compile_simlib/riviera} {activehdl=D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_project SCPU
close_project
open_project D:/ISE/vivado/lab4_teacher/SCPU_more/SCPU/SCPU.xpr
update_compile_order -fileset sources_1
current_project OExp04-IP2SOC
current_project SCPU
current_project OExp04-IP2SOC
current_project SCPU
launch_runs synth_1 -jobs 4
wait_on_run synth_1
ipx::package_project -root_dir D:/ISE/vivado/lab4_teacher/IP2CPU_more -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false
ipx::unload_core d:/ISE/vivado/lab4_teacher/IP2CPU_more/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/vivado/lab4_teacher/IP2CPU_more d:/ISE/vivado/lab4_teacher/IP2CPU_more/component.xml
update_compile_order -fileset sources_1
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property value clk [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {d:/ISE/vivado/lab4_teacher/IP2CPU_more d:/ISE/vivado/lab4_teacher/OExp_RISCV/OExp04/basic/IP} [current_project]
update_ip_catalog
close_project
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:SCPU:1.0 [get_ips  CSSTE_SCPU_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips CSSTE_SCPU_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd]
export_ip_user_files -of_objects [get_files D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -directory D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.ip_user_files -ipstatic_source_dir D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.cache/compile_simlib/modelsim} {questa=D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.cache/compile_simlib/questa} {riviera=D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.cache/compile_simlib/riviera} {activehdl=D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
set_property USER_COMMENTS.comment_10 {}  [current_bd_design]
undo
undo
set_property USER_COMMENTS.comment_10 {}  [current_bd_design]
set_property USER_COMMENTS.comment_10 {}  [current_bd_design]
set_property USER_COMMENTS.comment_10 {}  [current_bd_design]
set_property USER_COMMENTS.comment_10 {}  [current_bd_design]
set_property USER_COMMENTS.comment_10 {9}  [current_bd_design]
set_property USER_COMMENTS.comment_10 {}  [current_bd_design]
set_property USER_COMMENTS.comment_10 {}  [current_bd_design]
set_property USER_COMMENTS.comment_10 {}  [current_bd_design]
set_property USER_COMMENTS.comment_10 {}  [current_bd_design]
set_property USER_COMMENTS.comment_10 {}  [current_bd_design]
set_property USER_COMMENTS.comment_10 {}  [current_bd_design]
set_property USER_COMMENTS.comment_10 {}  [current_bd_design]
set_property USER_COMMENTS.comment_10 {}  [current_bd_design]
set_property USER_COMMENTS.comment_2 {}  [current_bd_design]
set_property USER_COMMENTS.comment_10 {}  [current_bd_design]
set_property USER_COMMENTS.comment_10 {}  [current_bd_design]
set_property USER_COMMENTS.comment_10 {}  [current_bd_design]
set_property USER_COMMENTS.comment_10 {.}  [current_bd_design]
save_bd_design
regenerate_bd_layout
validate_bd_design
set_property USER_COMMENTS.comment_5 {}  [current_bd_design]
set_property USER_COMMENTS.comment_6 {}  [current_bd_design]
set_property USER_COMMENTS.comment_4 {}  [current_bd_design]
set_property USER_COMMENTS.comment_9 {}  [current_bd_design]
set_property USER_COMMENTS.comment_8 {}  [current_bd_design]
set_property USER_COMMENTS.comment_7 {}  [current_bd_design]
set_property USER_COMMENTS.comment_11 {}  [current_bd_design]
set_property USER_COMMENTS.comment_10 {}  [current_bd_design]
set_property USER_COMMENTS.comment_10 {}  [current_bd_design]
set_property USER_COMMENTS.comment_10 {}  [current_bd_design]
set_property USER_COMMENTS.comment_10 {}  [current_bd_design]
set_property USER_COMMENTS.comment_10 {.}  [current_bd_design]
set_property USER_COMMENTS.comment_10 {}  [current_bd_design]
set_property USER_COMMENTS.comment_10 {.}  [current_bd_design]
set_property USER_COMMENTS.comment_10 {.}  [current_bd_design]
set_property USER_COMMENTS.comment_10 {}  [current_bd_design]
set_property USER_COMMENTS.comment_10 {.}  [current_bd_design]
save_bd_design
set_property USER_COMMENTS.comment_10 {}  [current_bd_design]
set_property USER_COMMENTS.comment_10 {.}  [current_bd_design]
set_property USER_COMMENTS.comment_10 {}  [current_bd_design]
set_property USER_COMMENTS.comment_10 {.}  [current_bd_design]
save_bd_design
set_property USER_COMMENTS.comment_10 {}  [current_bd_design]
set_property USER_COMMENTS.comment_10 {.}  [current_bd_design]
save_bd_design
regenerate_bd_layout
validate_bd_design
open_bd_design {D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {D:/ISE/vivado/OExp02-IP2SOC/COE/COE/I_mem_more.coe}] [get_bd_cells U2]
endgroup
regenerate_bd_layout
generate_target all [get_files  D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd]
export_ip_user_files -of_objects [get_files D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -directory D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.ip_user_files -ipstatic_source_dir D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.cache/compile_simlib/modelsim} {questa=D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.cache/compile_simlib/questa} {riviera=D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.cache/compile_simlib/riviera} {activehdl=D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/OExp04-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
copy_bd_objs /  [get_bd_cells {sw8}]
set_property location {2 381 1385} [get_bd_cells sw9]
set_property -dict [list CONFIG.DIN_TO {9} CONFIG.DIN_FROM {9} CONFIG.DIN_FROM {9} CONFIG.DOUT_WIDTH {1}] [get_bd_cells sw9]
connect_bd_net [get_bd_pins U9/SW_OK] [get_bd_pins sw9/Din]
delete_bd_objs [get_bd_nets BTN_OK0_Dout] [get_bd_cells BTN_OK0]
connect_bd_net [get_bd_pins sw9/Dout] [get_bd_pins U8/STEP]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_project D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/IP/SCPU_more/SCPU/SCPU.xpr
update_compile_order -fileset sources_1
close [ open D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/IP/SCPU_more/SCPU/SCPU.srcs/sources_1/new/RV_Int.v w ]
add_files D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC/IP/SCPU_more/SCPU/SCPU.srcs/sources_1/new/RV_Int.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_project
