<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RIOT OS: cpu/esp32/include/irq_arch.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<!-- <script type="text/javascript" src="jquery.js"></script> -->
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<!-- <link href="/pagefind/pagefind-ui.css" rel="stylesheet"> -->
<script src="/pagefind/pagefind-ui.js"></script>
<script>
  // Check whether the PagefindUI class is available
  if (typeof PagefindUI === 'undefined') {
    console.error('PagefindUI class is not available | Dev Build');
  } else {
    // // Remove the "searchstub" element and initialize the PagefindUI class
    // document.getElementById("#searchstub").remove();
    // Initialize the PagefindUI class with the element id "search"
    window.addEventListener('DOMContentLoaded', (event) => {
        new PagefindUI({ element: "#search", showSubResults: true });
    });
  }
</script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="global.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <script>
    // Print the data within the NAVTREE variable from the navtreedata.js file
    var navtree = NAVTREE;
    console.log(navtree);
  </script>
<div class="flex flex-row gap-4 w-screen font-sans text-lg max-h-screen overscroll-contain justify-items-stretch bg-neutral-900">
  <!--Sidebar-->
  <div data-pagefind-ignore="all" class="w-1/3 max-w-md flex-auto h-screen bg-neutral-800 ring-2 ring-neutral-700 shadow-neutral-800 shadow-2xl rounded-xl p-3 ml-1 my-2 mr-3 flex flex-col justify-around">
    <div id="top" class="justify-self-center content-center items-center place-content-center">
      <img alt="Logo" src="riot-logo.svg"/>
      <div id="projectbrief">
        The friendly Operating System for the Internet of Things
      </div>
    </div>
    <div id="search" class="place-content-center" class="overflow-y-scroll max-h-64 bg-slate-400 ring-2 ring-white text-white" >
      <h1>Searchbar via Pagefind</h1>
      <!-- <div id="searchstub" class="flex items-center border border-gray-300 rounded-lg p-2 shadow-sm">
        <input type="text" placeholder="Search is only available in Production Build ..." class="flex-grow p-2 outline-none">
      </div> -->
    </div>
    <div id="navtree">
      <script>
        // The navtree variable is always a pair of two elements (key, value)
        // The key is the name we should display and the value is the link to the page
        // Generate the navtree from the navtreedata.js file and put it under the navtree div
        var navtree = NAVTREE[0][2];
        var navtreeHTML = "<h1>Navigation based on Doxygen</h1> <ul>";
        for (var i = 0; i < navtree.length; i++) {
          navtreeHTML += "<li><a href='" + navtree[i][1] + "'>" + navtree[i][0] + "</a></li>";
          if (i == 5) {
            navtreeHTML += '<li><h3 class="ring-2 ring-white"> Random Insert for Demonstration </h3></li>';
          }
        }
        navtreeHTML += "</ul>";
        document.getElementById("navtree").innerHTML = navtreeHTML;
      </script>
    </div>
    <ul>
      <li class="footer">
        Generated on Tue Sep 24 2024 11:16:24 by 
          <a href="http://www.doxygen.org/index.html">
            Doxygen
          </a> 
        1.12.0
      </li>
    </ul>
  </div>
  <!--Main Content-->
  <div class="hidden">
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',true);
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('esp32_2include_2irq__arch_8h.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">irq_arch.h File Reference<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a> &raquo; <a class="el" href="group__cpu__esp32.html">ESP32 SoC Series</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Implementation of the kernels irq interface.  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Implementation of the kernels irq interface. </p>
<dl class="section author"><dt>Author</dt><dd>Gunar Schorcht <a href="#" onclick="location.href='mai'+'lto:'+'gun'+'ar'+'@sc'+'ho'+'rch'+'t.'+'net'; return false;">gunar<span class="obfuscator">.nosp@m.</span>@sch<span class="obfuscator">.nosp@m.</span>orcht<span class="obfuscator">.nosp@m.</span>.net</a> </dd></dl>

<p class="definition">Definition in file <a class="el" href="esp32_2include_2irq__arch_8h_source.html">irq_arch.h</a>.</p>
</div><div class="textblock"><code>#include &quot;<a class="el" href="irq__arch__common_8h_source.html">irq_arch_common.h</a>&quot;</code><br />
</div><div class="textblock"><div id="dynsection-0" onclick="return dynsection.toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for irq_arch.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="esp32_2include_2irq__arch_8h__incl.svg" width="820" height="510"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="esp32_2include_2irq__arch_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:acfd4fa611e4097fd2490f33771682c5c" id="r_acfd4fa611e4097fd2490f33771682c5c"><td class="memItemLeft" align="right" valign="top"><a id="acfd4fa611e4097fd2490f33771682c5c" name="acfd4fa611e4097fd2490f33771682c5c"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>esp_irq_init</b> (void)</td></tr>
<tr class="memdesc:acfd4fa611e4097fd2490f33771682c5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize architecture specific interrupt handling. <br /></td></tr>
<tr class="separator:acfd4fa611e4097fd2490f33771682c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">CPU interrupt numbers</h2></td></tr>
<tr><td class="ititle" colspan="2"><p>All interrupts that are used for RIOT-OS are preallocated and fix.</p>
<p>The allocated interrupts are all level interrupts, most of them with low priority. </p>
</td></tr>
<tr class="memitem:a1f551974e1460aefc7e6455f975a348e" id="r_a1f551974e1460aefc7e6455f975a348e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1f551974e1460aefc7e6455f975a348e">CPU_INUM_RMT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:a1f551974e1460aefc7e6455f975a348e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Level interrupt with low priority 1.  <br /></td></tr>
<tr class="separator:a1f551974e1460aefc7e6455f975a348e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fb227628ba613ab548c8e1733467d76" id="r_a7fb227628ba613ab548c8e1733467d76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7fb227628ba613ab548c8e1733467d76">CPU_INUM_GPIO</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:a7fb227628ba613ab548c8e1733467d76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Level interrupt with low priority 1.  <br /></td></tr>
<tr class="separator:a7fb227628ba613ab548c8e1733467d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad63ec5a1ca7a20b5a0eaf73e7dd3bcc2" id="r_ad63ec5a1ca7a20b5a0eaf73e7dd3bcc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad63ec5a1ca7a20b5a0eaf73e7dd3bcc2">CPU_INUM_CAN</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ad63ec5a1ca7a20b5a0eaf73e7dd3bcc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Level interrupt with low priority 1.  <br /></td></tr>
<tr class="separator:ad63ec5a1ca7a20b5a0eaf73e7dd3bcc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0315bb405df60769a04a700af21c1eca" id="r_a0315bb405df60769a04a700af21c1eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0315bb405df60769a04a700af21c1eca">CPU_INUM_UART</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:a0315bb405df60769a04a700af21c1eca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Level interrupt with low priority 1.  <br /></td></tr>
<tr class="separator:a0315bb405df60769a04a700af21c1eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0ee0b98f364b8b2323b4588019bc14a" id="r_ab0ee0b98f364b8b2323b4588019bc14a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab0ee0b98f364b8b2323b4588019bc14a">CPU_INUM_USB</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ab0ee0b98f364b8b2323b4588019bc14a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Level interrupt with low priority 1.  <br /></td></tr>
<tr class="separator:ab0ee0b98f364b8b2323b4588019bc14a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72fe87cf4a85ac4bfed3c276578ef273" id="r_a72fe87cf4a85ac4bfed3c276578ef273"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a72fe87cf4a85ac4bfed3c276578ef273">CPU_INUM_RTT</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:a72fe87cf4a85ac4bfed3c276578ef273"><td class="mdescLeft">&#160;</td><td class="mdescRight">Level interrupt with low priority 1.  <br /></td></tr>
<tr class="separator:a72fe87cf4a85ac4bfed3c276578ef273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12f51b899d29547486265757d086dde3" id="r_a12f51b899d29547486265757d086dde3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a12f51b899d29547486265757d086dde3">CPU_INUM_SERIAL_JTAG</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:a12f51b899d29547486265757d086dde3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Level interrupt with low priority 1.  <br /></td></tr>
<tr class="separator:a12f51b899d29547486265757d086dde3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8385ac08f7f1af17ea56a0ccaea56129" id="r_a8385ac08f7f1af17ea56a0ccaea56129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8385ac08f7f1af17ea56a0ccaea56129">CPU_INUM_I2C</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:a8385ac08f7f1af17ea56a0ccaea56129"><td class="mdescLeft">&#160;</td><td class="mdescRight">Level interrupt with low priority 1.  <br /></td></tr>
<tr class="separator:a8385ac08f7f1af17ea56a0ccaea56129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a422253af92716f32abf0f5d09379d790" id="r_a422253af92716f32abf0f5d09379d790"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a422253af92716f32abf0f5d09379d790">CPU_INUM_WDT</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:a422253af92716f32abf0f5d09379d790"><td class="mdescLeft">&#160;</td><td class="mdescRight">Level interrupt with low priority 1.  <br /></td></tr>
<tr class="separator:a422253af92716f32abf0f5d09379d790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa93de4df8865fc134301e98a138dacbf" id="r_aa93de4df8865fc134301e98a138dacbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa93de4df8865fc134301e98a138dacbf">CPU_INUM_SOFTWARE</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:aa93de4df8865fc134301e98a138dacbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Level interrupt with low priority 1.  <br /></td></tr>
<tr class="separator:aa93de4df8865fc134301e98a138dacbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d8ef43163d22ba5560495e10a33f7b4" id="r_a3d8ef43163d22ba5560495e10a33f7b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3d8ef43163d22ba5560495e10a33f7b4">CPU_INUM_ETH</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:a3d8ef43163d22ba5560495e10a33f7b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Level interrupt with low priority 1.  <br /></td></tr>
<tr class="separator:a3d8ef43163d22ba5560495e10a33f7b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16662fdacff1483358e42b1660712216" id="r_a16662fdacff1483358e42b1660712216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a16662fdacff1483358e42b1660712216">CPU_INUM_LCD</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:a16662fdacff1483358e42b1660712216"><td class="mdescLeft">&#160;</td><td class="mdescRight">Level interrupt with low priority 1.  <br /></td></tr>
<tr class="separator:a16662fdacff1483358e42b1660712216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad13c90d5717441eeecb6403de859aae9" id="r_ad13c90d5717441eeecb6403de859aae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad13c90d5717441eeecb6403de859aae9">CPU_INUM_TIMER</a>&#160;&#160;&#160;19</td></tr>
<tr class="memdesc:ad13c90d5717441eeecb6403de859aae9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Level interrupt with medium priority 2.  <br /></td></tr>
<tr class="separator:ad13c90d5717441eeecb6403de859aae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac609584072c0eb6c80acda4b8371e8f0" id="r_ac609584072c0eb6c80acda4b8371e8f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac609584072c0eb6c80acda4b8371e8f0">CPU_INUM_FRC2</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:ac609584072c0eb6c80acda4b8371e8f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Level interrupt with medium priority 2.  <br /></td></tr>
<tr class="separator:ac609584072c0eb6c80acda4b8371e8f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6713392fe72918e3d3b2c9993b1dff38" id="r_a6713392fe72918e3d3b2c9993b1dff38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6713392fe72918e3d3b2c9993b1dff38">CPU_INUM_SYSTIMER</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:a6713392fe72918e3d3b2c9993b1dff38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Level interrupt with medium priority 2.  <br /></td></tr>
<tr class="separator:a6713392fe72918e3d3b2c9993b1dff38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b1e4173f69c2021483e771c159cb57" id="r_af0b1e4173f69c2021483e771c159cb57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af0b1e4173f69c2021483e771c159cb57">CPU_INUM_BLE</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:af0b1e4173f69c2021483e771c159cb57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Level interrupt with medium priority 2.  <br /></td></tr>
<tr class="separator:af0b1e4173f69c2021483e771c159cb57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae2c65e7108e929ce17442cf18f70a80" id="r_aae2c65e7108e929ce17442cf18f70a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aae2c65e7108e929ce17442cf18f70a80">CPU_INUM_SDMMC</a>&#160;&#160;&#160;23</td></tr>
<tr class="memdesc:aae2c65e7108e929ce17442cf18f70a80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Level interrupt with medium priority 2.  <br /></td></tr>
<tr class="separator:aae2c65e7108e929ce17442cf18f70a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee55a9dcbec1cf8757aff76f81bb3a" id="r_a6eee55a9dcbec1cf8757aff76f81bb3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6eee55a9dcbec1cf8757aff76f81bb3a">CPU_INUM_CACHEERR</a>&#160;&#160;&#160;25</td></tr>
<tr class="memdesc:a6eee55a9dcbec1cf8757aff76f81bb3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Level interrupt with high priority 4 <br  />
  <br /></td></tr>
<tr class="separator:a6eee55a9dcbec1cf8757aff76f81bb3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="af0b1e4173f69c2021483e771c159cb57" name="af0b1e4173f69c2021483e771c159cb57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0b1e4173f69c2021483e771c159cb57">&#9670;&#160;</a></span>CPU_INUM_BLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INUM_BLE&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Level interrupt with medium priority 2. </p>

<p class="definition">Definition at line <a class="el" href="esp32_2include_2irq__arch_8h_source.html#l00054">54</a> of file <a class="el" href="esp32_2include_2irq__arch_8h_source.html">irq_arch.h</a>.</p>

</div>
</div>
<a id="a6eee55a9dcbec1cf8757aff76f81bb3a" name="a6eee55a9dcbec1cf8757aff76f81bb3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eee55a9dcbec1cf8757aff76f81bb3a">&#9670;&#160;</a></span>CPU_INUM_CACHEERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INUM_CACHEERR&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Level interrupt with high priority 4 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="esp32_2include_2irq__arch_8h_source.html#l00056">56</a> of file <a class="el" href="esp32_2include_2irq__arch_8h_source.html">irq_arch.h</a>.</p>

</div>
</div>
<a id="ad63ec5a1ca7a20b5a0eaf73e7dd3bcc2" name="ad63ec5a1ca7a20b5a0eaf73e7dd3bcc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad63ec5a1ca7a20b5a0eaf73e7dd3bcc2">&#9670;&#160;</a></span>CPU_INUM_CAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INUM_CAN&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Level interrupt with low priority 1. </p>

<p class="definition">Definition at line <a class="el" href="esp32_2include_2irq__arch_8h_source.html#l00041">41</a> of file <a class="el" href="esp32_2include_2irq__arch_8h_source.html">irq_arch.h</a>.</p>

</div>
</div>
<a id="a3d8ef43163d22ba5560495e10a33f7b4" name="a3d8ef43163d22ba5560495e10a33f7b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d8ef43163d22ba5560495e10a33f7b4">&#9670;&#160;</a></span>CPU_INUM_ETH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INUM_ETH&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Level interrupt with low priority 1. </p>

<p class="definition">Definition at line <a class="el" href="esp32_2include_2irq__arch_8h_source.html#l00049">49</a> of file <a class="el" href="esp32_2include_2irq__arch_8h_source.html">irq_arch.h</a>.</p>

</div>
</div>
<a id="ac609584072c0eb6c80acda4b8371e8f0" name="ac609584072c0eb6c80acda4b8371e8f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac609584072c0eb6c80acda4b8371e8f0">&#9670;&#160;</a></span>CPU_INUM_FRC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INUM_FRC2&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Level interrupt with medium priority 2. </p>

<p class="definition">Definition at line <a class="el" href="esp32_2include_2irq__arch_8h_source.html#l00052">52</a> of file <a class="el" href="esp32_2include_2irq__arch_8h_source.html">irq_arch.h</a>.</p>

</div>
</div>
<a id="a7fb227628ba613ab548c8e1733467d76" name="a7fb227628ba613ab548c8e1733467d76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fb227628ba613ab548c8e1733467d76">&#9670;&#160;</a></span>CPU_INUM_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INUM_GPIO&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Level interrupt with low priority 1. </p>

<p class="definition">Definition at line <a class="el" href="esp32_2include_2irq__arch_8h_source.html#l00040">40</a> of file <a class="el" href="esp32_2include_2irq__arch_8h_source.html">irq_arch.h</a>.</p>

</div>
</div>
<a id="a8385ac08f7f1af17ea56a0ccaea56129" name="a8385ac08f7f1af17ea56a0ccaea56129"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8385ac08f7f1af17ea56a0ccaea56129">&#9670;&#160;</a></span>CPU_INUM_I2C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INUM_I2C&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Level interrupt with low priority 1. </p>

<p class="definition">Definition at line <a class="el" href="esp32_2include_2irq__arch_8h_source.html#l00046">46</a> of file <a class="el" href="esp32_2include_2irq__arch_8h_source.html">irq_arch.h</a>.</p>

</div>
</div>
<a id="a16662fdacff1483358e42b1660712216" name="a16662fdacff1483358e42b1660712216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16662fdacff1483358e42b1660712216">&#9670;&#160;</a></span>CPU_INUM_LCD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INUM_LCD&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Level interrupt with low priority 1. </p>

<p class="definition">Definition at line <a class="el" href="esp32_2include_2irq__arch_8h_source.html#l00050">50</a> of file <a class="el" href="esp32_2include_2irq__arch_8h_source.html">irq_arch.h</a>.</p>

</div>
</div>
<a id="a1f551974e1460aefc7e6455f975a348e" name="a1f551974e1460aefc7e6455f975a348e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f551974e1460aefc7e6455f975a348e">&#9670;&#160;</a></span>CPU_INUM_RMT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INUM_RMT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Level interrupt with low priority 1. </p>

<p class="definition">Definition at line <a class="el" href="esp32_2include_2irq__arch_8h_source.html#l00039">39</a> of file <a class="el" href="esp32_2include_2irq__arch_8h_source.html">irq_arch.h</a>.</p>

</div>
</div>
<a id="a72fe87cf4a85ac4bfed3c276578ef273" name="a72fe87cf4a85ac4bfed3c276578ef273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72fe87cf4a85ac4bfed3c276578ef273">&#9670;&#160;</a></span>CPU_INUM_RTT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INUM_RTT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Level interrupt with low priority 1. </p>

<p class="definition">Definition at line <a class="el" href="esp32_2include_2irq__arch_8h_source.html#l00044">44</a> of file <a class="el" href="esp32_2include_2irq__arch_8h_source.html">irq_arch.h</a>.</p>

</div>
</div>
<a id="aae2c65e7108e929ce17442cf18f70a80" name="aae2c65e7108e929ce17442cf18f70a80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae2c65e7108e929ce17442cf18f70a80">&#9670;&#160;</a></span>CPU_INUM_SDMMC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INUM_SDMMC&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Level interrupt with medium priority 2. </p>

<p class="definition">Definition at line <a class="el" href="esp32_2include_2irq__arch_8h_source.html#l00055">55</a> of file <a class="el" href="esp32_2include_2irq__arch_8h_source.html">irq_arch.h</a>.</p>

</div>
</div>
<a id="a12f51b899d29547486265757d086dde3" name="a12f51b899d29547486265757d086dde3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12f51b899d29547486265757d086dde3">&#9670;&#160;</a></span>CPU_INUM_SERIAL_JTAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INUM_SERIAL_JTAG&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Level interrupt with low priority 1. </p>

<p class="definition">Definition at line <a class="el" href="esp32_2include_2irq__arch_8h_source.html#l00045">45</a> of file <a class="el" href="esp32_2include_2irq__arch_8h_source.html">irq_arch.h</a>.</p>

</div>
</div>
<a id="aa93de4df8865fc134301e98a138dacbf" name="aa93de4df8865fc134301e98a138dacbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa93de4df8865fc134301e98a138dacbf">&#9670;&#160;</a></span>CPU_INUM_SOFTWARE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INUM_SOFTWARE&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Level interrupt with low priority 1. </p>

<p class="definition">Definition at line <a class="el" href="esp32_2include_2irq__arch_8h_source.html#l00048">48</a> of file <a class="el" href="esp32_2include_2irq__arch_8h_source.html">irq_arch.h</a>.</p>

</div>
</div>
<a id="a6713392fe72918e3d3b2c9993b1dff38" name="a6713392fe72918e3d3b2c9993b1dff38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6713392fe72918e3d3b2c9993b1dff38">&#9670;&#160;</a></span>CPU_INUM_SYSTIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INUM_SYSTIMER&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Level interrupt with medium priority 2. </p>

<p class="definition">Definition at line <a class="el" href="esp32_2include_2irq__arch_8h_source.html#l00053">53</a> of file <a class="el" href="esp32_2include_2irq__arch_8h_source.html">irq_arch.h</a>.</p>

</div>
</div>
<a id="ad13c90d5717441eeecb6403de859aae9" name="ad13c90d5717441eeecb6403de859aae9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad13c90d5717441eeecb6403de859aae9">&#9670;&#160;</a></span>CPU_INUM_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INUM_TIMER&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Level interrupt with medium priority 2. </p>

<p class="definition">Definition at line <a class="el" href="esp32_2include_2irq__arch_8h_source.html#l00051">51</a> of file <a class="el" href="esp32_2include_2irq__arch_8h_source.html">irq_arch.h</a>.</p>

</div>
</div>
<a id="a0315bb405df60769a04a700af21c1eca" name="a0315bb405df60769a04a700af21c1eca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0315bb405df60769a04a700af21c1eca">&#9670;&#160;</a></span>CPU_INUM_UART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INUM_UART&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Level interrupt with low priority 1. </p>

<p class="definition">Definition at line <a class="el" href="esp32_2include_2irq__arch_8h_source.html#l00042">42</a> of file <a class="el" href="esp32_2include_2irq__arch_8h_source.html">irq_arch.h</a>.</p>

</div>
</div>
<a id="ab0ee0b98f364b8b2323b4588019bc14a" name="ab0ee0b98f364b8b2323b4588019bc14a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0ee0b98f364b8b2323b4588019bc14a">&#9670;&#160;</a></span>CPU_INUM_USB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INUM_USB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Level interrupt with low priority 1. </p>

<p class="definition">Definition at line <a class="el" href="esp32_2include_2irq__arch_8h_source.html#l00043">43</a> of file <a class="el" href="esp32_2include_2irq__arch_8h_source.html">irq_arch.h</a>.</p>

</div>
</div>
<a id="a422253af92716f32abf0f5d09379d790" name="a422253af92716f32abf0f5d09379d790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a422253af92716f32abf0f5d09379d790">&#9670;&#160;</a></span>CPU_INUM_WDT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INUM_WDT&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Level interrupt with low priority 1. </p>

<p class="definition">Definition at line <a class="el" href="esp32_2include_2irq__arch_8h_source.html#l00047">47</a> of file <a class="el" href="esp32_2include_2irq__arch_8h_source.html">irq_arch.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->

    </div>
  </body>
</html>
