<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="ten_gig_eth_pcs_pma_0_synth_1" LaunchDir="/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.runs/ten_gig_eth_pcs_pma_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ten_gig_eth_pcs_pma_1_synth_1" LaunchDir="/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.runs/ten_gig_eth_pcs_pma_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="ten_gig_eth_pcs_pma_0_synth_1"/>
		<Parent Id="ten_gig_eth_pcs_pma_1_synth_1"/>
	</Run>
</Runs>

