###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        16222   # Number of WRITE/WRITEP commands
num_reads_done                 =       262385   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       218995   # Number of read row buffer hits
num_read_cmds                  =       262384   # Number of READ/READP commands
num_writes_done                =        16227   # Number of read requests issued
num_write_row_hits             =         9764   # Number of write row buffer hits
num_act_cmds                   =        49933   # Number of ACT commands
num_pre_cmds                   =        49909   # Number of PRE commands
num_ondemand_pres              =        31339   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8894734   # Cyles of rank active rank.0
rank_active_cycles.1           =      8365488   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1105266   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1634512   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       256777   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1697   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          393   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          348   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          486   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          841   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1292   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          516   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           47   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           41   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16174   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           22   # Write cmd latency (cycles)
write_latency[40-59]           =           43   # Write cmd latency (cycles)
write_latency[60-79]           =          131   # Write cmd latency (cycles)
write_latency[80-99]           =          313   # Write cmd latency (cycles)
write_latency[100-119]         =          484   # Write cmd latency (cycles)
write_latency[120-139]         =          721   # Write cmd latency (cycles)
write_latency[140-159]         =          721   # Write cmd latency (cycles)
write_latency[160-179]         =          814   # Write cmd latency (cycles)
write_latency[180-199]         =          767   # Write cmd latency (cycles)
write_latency[200-]            =        12206   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       133200   # Read request latency (cycles)
read_latency[40-59]            =        44174   # Read request latency (cycles)
read_latency[60-79]            =        33913   # Read request latency (cycles)
read_latency[80-99]            =        11441   # Read request latency (cycles)
read_latency[100-119]          =         8108   # Read request latency (cycles)
read_latency[120-139]          =         5284   # Read request latency (cycles)
read_latency[140-159]          =         3018   # Read request latency (cycles)
read_latency[160-179]          =         2251   # Read request latency (cycles)
read_latency[180-199]          =         1915   # Read request latency (cycles)
read_latency[200-]             =        19080   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.09802e+07   # Write energy
read_energy                    =  1.05793e+09   # Read energy
act_energy                     =  1.36617e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  5.30528e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.84566e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.55031e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.22006e+09   # Active standby energy rank.1
average_read_latency           =      75.1792   # Average read request latency (cycles)
average_interarrival           =       35.892   # Average request interarrival latency (cycles)
total_energy                   =  1.40656e+10   # Total energy (pJ)
average_power                  =      1406.56   # Average power (mW)
average_bandwidth              =      2.37749   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        16097   # Number of WRITE/WRITEP commands
num_reads_done                 =       284554   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       233592   # Number of read row buffer hits
num_read_cmds                  =       284553   # Number of READ/READP commands
num_writes_done                =        16102   # Number of read requests issued
num_write_row_hits             =        12774   # Number of write row buffer hits
num_act_cmds                   =        54382   # Number of ACT commands
num_pre_cmds                   =        54355   # Number of PRE commands
num_ondemand_pres              =        34585   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8621933   # Cyles of rank active rank.0
rank_active_cycles.1           =      8510686   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1378067   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1489314   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       279060   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1559   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          301   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          319   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          535   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          842   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1357   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          441   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           40   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           36   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16170   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =           34   # Write cmd latency (cycles)
write_latency[40-59]           =           51   # Write cmd latency (cycles)
write_latency[60-79]           =           73   # Write cmd latency (cycles)
write_latency[80-99]           =          192   # Write cmd latency (cycles)
write_latency[100-119]         =          299   # Write cmd latency (cycles)
write_latency[120-139]         =          472   # Write cmd latency (cycles)
write_latency[140-159]         =          817   # Write cmd latency (cycles)
write_latency[160-179]         =          943   # Write cmd latency (cycles)
write_latency[180-199]         =          886   # Write cmd latency (cycles)
write_latency[200-]            =        12328   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       132445   # Read request latency (cycles)
read_latency[40-59]            =        46789   # Read request latency (cycles)
read_latency[60-79]            =        38408   # Read request latency (cycles)
read_latency[80-99]            =        14366   # Read request latency (cycles)
read_latency[100-119]          =        10012   # Read request latency (cycles)
read_latency[120-139]          =         6798   # Read request latency (cycles)
read_latency[140-159]          =         3638   # Read request latency (cycles)
read_latency[160-179]          =         2794   # Read request latency (cycles)
read_latency[180-199]          =         2264   # Read request latency (cycles)
read_latency[200-]             =        27038   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.03562e+07   # Write energy
read_energy                    =  1.14732e+09   # Read energy
act_energy                     =  1.48789e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.61472e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.14871e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.38009e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.31067e+09   # Active standby energy rank.1
average_read_latency           =      92.6467   # Average read request latency (cycles)
average_interarrival           =        33.26   # Average request interarrival latency (cycles)
total_energy                   =  1.41482e+10   # Total energy (pJ)
average_power                  =      1414.82   # Average power (mW)
average_bandwidth              =       2.5656   # Average bandwidth
