Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Oct 28 14:40:21 2024
| Host         : hwl3-vc005 running 64-bit major release  (build 9200)
| Command      : report_drc -file Lab5_top_drc_routed.rpt -pb Lab5_top_drc_routed.pb -rpx Lab5_top_drc_routed.rpx
| Design       : Lab5_top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 1          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net uut2/CLK is a gated clock net sourced by a combinational pin uut2/a[3]_i_1/O, cell uut2/a[3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT uut2/a[3]_i_1 is driving clock pin of 20 cells. This could lead to large hold time violations. Involved cells are:
uut1/a_reg[0], uut1/a_reg[1], uut1/a_reg[2], uut1/a_reg[3], uut1/b_reg[0], uut1/b_reg[1], uut1/b_reg[2], uut1/b_reg[3], uut1/c_reg[0], uut1/c_reg[1], uut1/c_reg[2], uut1/c_reg[3], uut1/cnt_reg[0], uut1/cnt_reg[1], uut1/cnt_reg[2] (the first 15 of 20 listed)
Related violations: <none>


