<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** UnMapped Logic **********
</td></tr><tr><td>
** Outputs **
</td></tr><tr><td>
FDCPE_current_state0: FDCPE port map (current_state(0),current_state_D(0),clk,NOT reset_n,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;current_state_D(0) <= NOT ((current_state(0) AND NOT current_state(1)));
</td></tr><tr><td>
FTCPE_current_state1: FTCPE port map (current_state(1),current_state(0),clk,NOT reset_n,'0','1');
</td></tr><tr><td>
FDCPE_mem_out0: FDCPE port map (mem_out(0),mem_out_D(0),clk,NOT reset_n,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mem_out_D(0) <= ((mem_out(0) AND NOT rwn)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (mem_out(0) AND csn)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND addr(3) AND addr(2) AND addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(0) AND ram/memory_15_0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND addr(3) AND addr(2) AND addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(0) AND ram/memory_14_0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND addr(3) AND addr(2) AND NOT addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(0) AND ram/memory_13_0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND addr(3) AND addr(2) AND NOT addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(0) AND ram/memory_12_0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND addr(3) AND NOT addr(2) AND addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(0) AND ram/memory_11_0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND addr(3) AND NOT addr(2) AND addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(0) AND ram/memory_10_0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND addr(3) AND NOT addr(2) AND NOT addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(0) AND ram/memory_9_0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND addr(3) AND NOT addr(2) AND NOT addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(0) AND ram/memory_8_0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND NOT addr(3) AND addr(2) AND addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(0) AND ram/memory_7_0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND NOT addr(3) AND addr(2) AND addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(0) AND ram/memory_6_0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND NOT addr(3) AND addr(2) AND NOT addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(0) AND ram/memory_5_0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND NOT addr(3) AND addr(2) AND NOT addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(0) AND ram/memory_4_0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(0) AND ram/memory_3_0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(0) AND ram/memory_2_0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND NOT addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(0) AND ram/memory_1_0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND NOT addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(0) AND ram/memory_0_0));
</td></tr><tr><td>
FDCPE_mem_out1: FDCPE port map (mem_out(1),mem_out_D(1),clk,NOT reset_n,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mem_out_D(1) <= ((NOT rwn AND mem_out(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (csn AND mem_out(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND addr(3) AND addr(2) AND addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(0) AND ram/memory_15_1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND addr(3) AND addr(2) AND addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(0) AND ram/memory_14_1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND addr(3) AND addr(2) AND NOT addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(0) AND ram/memory_13_1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND addr(3) AND addr(2) AND NOT addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(0) AND ram/memory_12_1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND addr(3) AND NOT addr(2) AND addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(0) AND ram/memory_11_1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND addr(3) AND NOT addr(2) AND addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(0) AND ram/memory_10_1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND addr(3) AND NOT addr(2) AND NOT addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(0) AND ram/memory_9_1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND addr(3) AND NOT addr(2) AND NOT addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(0) AND ram/memory_8_1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND NOT addr(3) AND addr(2) AND addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(0) AND ram/memory_7_1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND NOT addr(3) AND addr(2) AND addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(0) AND ram/memory_6_1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND NOT addr(3) AND addr(2) AND NOT addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(0) AND ram/memory_5_1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND NOT addr(3) AND addr(2) AND NOT addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(0) AND ram/memory_4_1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(0) AND ram/memory_3_1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(0) AND ram/memory_2_1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND NOT addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(0) AND ram/memory_1_1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND NOT addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(0) AND ram/memory_0_1));
</td></tr><tr><td>
FDCPE_mem_out2: FDCPE port map (mem_out(2),mem_out_D(2),clk,NOT reset_n,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mem_out_D(2) <= ((NOT rwn AND mem_out(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (csn AND mem_out(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND addr(3) AND addr(2) AND addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(0) AND ram/memory_15_2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND addr(3) AND addr(2) AND addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(0) AND ram/memory_14_2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND addr(3) AND addr(2) AND NOT addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(0) AND ram/memory_13_2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND addr(3) AND addr(2) AND NOT addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(0) AND ram/memory_12_2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND addr(3) AND NOT addr(2) AND addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(0) AND ram/memory_11_2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND addr(3) AND NOT addr(2) AND addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(0) AND ram/memory_10_2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND addr(3) AND NOT addr(2) AND NOT addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(0) AND ram/memory_9_2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND addr(3) AND NOT addr(2) AND NOT addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(0) AND ram/memory_8_2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND NOT addr(3) AND addr(2) AND addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(0) AND ram/memory_7_2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND NOT addr(3) AND addr(2) AND addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(0) AND ram/memory_6_2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND NOT addr(3) AND addr(2) AND NOT addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(0) AND ram/memory_5_2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND NOT addr(3) AND addr(2) AND NOT addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(0) AND ram/memory_4_2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(0) AND ram/memory_3_2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(0) AND ram/memory_2_2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND NOT addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(0) AND ram/memory_1_2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND NOT addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(0) AND ram/memory_0_2));
</td></tr><tr><td>
FDCPE_mem_out3: FDCPE port map (mem_out(3),mem_out_D(3),clk,NOT reset_n,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mem_out_D(3) <= ((NOT rwn AND mem_out(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (csn AND mem_out(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND addr(3) AND addr(2) AND addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(0) AND ram/memory_15_3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND addr(3) AND addr(2) AND addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(0) AND ram/memory_14_3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND addr(3) AND addr(2) AND NOT addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(0) AND ram/memory_13_3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND addr(3) AND addr(2) AND NOT addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(0) AND ram/memory_12_3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND addr(3) AND NOT addr(2) AND addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(0) AND ram/memory_11_3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND addr(3) AND NOT addr(2) AND addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(0) AND ram/memory_10_3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND addr(3) AND NOT addr(2) AND NOT addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(0) AND ram/memory_9_3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND addr(3) AND NOT addr(2) AND NOT addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(0) AND ram/memory_8_3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND NOT addr(3) AND addr(2) AND addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(0) AND ram/memory_7_3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND NOT addr(3) AND addr(2) AND addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(0) AND ram/memory_6_3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND NOT addr(3) AND addr(2) AND NOT addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(0) AND ram/memory_5_3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND NOT addr(3) AND addr(2) AND NOT addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(0) AND ram/memory_4_3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(0) AND ram/memory_3_3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(0) AND ram/memory_2_3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND NOT addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(0) AND ram/memory_1_3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND NOT addr(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(0) AND ram/memory_0_3));
</td></tr><tr><td>
FDCPE_result0: FDCPE port map (result(0),result_D(0),clk,NOT reset_n,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;result_D(0) <= mem_out(0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((alu_sel(1) AND alu_sel(2) AND operand(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (alu_sel(1) AND NOT operand(0) AND N_PZ_437)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT mem_out(0) AND NOT alu_sel(1) AND operand(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	alu_sel(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT alu_sel(1) AND operand(0) AND alu_sel(0) AND N_PZ_437)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (mem_out(0) AND NOT alu_sel(1) AND NOT operand(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT alu_sel(0) AND NOT N_PZ_437));
</td></tr><tr><td>
FDCPE_result1: FDCPE port map (result(1),result_D(1),clk,NOT reset_n,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;result_D(1) <= NOT (((alu_sel(1) AND operand(1) AND N_PZ_484)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT alu_sel(1) AND NOT alu_sel(0) AND NOT mem_out(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT alu_sel(2) AND NOT mem_out(1) AND N_PZ_482)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT alu_sel(2) AND NOT mem_out(1) AND N_PZ_484)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT N_PZ_437 AND NOT mem_out(1) AND NOT operand(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT mem_out(0) AND alu_sel(1) AND NOT alu_sel(2) AND N_PZ_484)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT mem_out(0) AND NOT alu_sel(1) AND NOT operand(1) AND NOT N_PZ_484)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (alu_sel(1) AND alu_sel(2) AND N_PZ_437 AND mem_out(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (alu_sel(1) AND alu_sel(2) AND mem_out(1) AND NOT N_PZ_484)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (alu_sel(1) AND NOT alu_sel(2) AND operand(0) AND N_PZ_484)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT alu_sel(1) AND NOT alu_sel(0) AND NOT N_PZ_437 AND NOT operand(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT alu_sel(2) AND alu_sel(0) AND N_PZ_482 AND N_PZ_484)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT mem_out(0) AND alu_sel(1) AND NOT alu_sel(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	operand(1) AND NOT N_PZ_482)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT mem_out(0) AND NOT alu_sel(1) AND alu_sel(0) AND N_PZ_437 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_482)));
</td></tr><tr><td>
FDCPE_result2: FDCPE port map (result(2),result_D(2),clk,NOT reset_n,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;result_D(2) <= ((alu_sel(2) AND N_PZ_437 AND NOT mem_out(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (alu_sel(0) AND NOT N_PZ_437 AND mem_out(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (alu_sel(0) AND NOT N_PZ_437 AND operand(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (alu_sel(1) AND NOT N_PZ_437 AND mem_out(2) AND NOT operand(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (alu_sel(1) AND NOT N_PZ_437 AND NOT mem_out(2) AND operand(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (alu_sel(1) AND N_PZ_484 AND NOT mem_out(2) AND operand(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT alu_sel(1) AND alu_sel(0) AND operand(2) AND NOT N_PZ_441)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT alu_sel(1) AND N_PZ_437 AND mem_out(2) AND NOT N_PZ_441)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT alu_sel(1) AND NOT N_PZ_437 AND mem_out(2) AND operand(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (alu_sel(1) AND N_PZ_437 AND NOT mem_out(2) AND NOT operand(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	alu/alu/adder/fa2/cout1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT alu_sel(2) AND N_PZ_484 AND mem_out(2) AND NOT operand(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT N_PZ_441)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT alu_sel(2) AND mem_out(2) AND operand(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	alu/alu/adder/fa2/cout1 AND NOT N_PZ_441)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (alu_sel(0) AND N_PZ_482 AND mem_out(2) AND operand(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_441)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT alu_sel(1) AND alu_sel(0) AND N_PZ_437 AND N_PZ_482 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mem_out(2) AND NOT operand(2)));
</td></tr><tr><td>
FDCPE_result3: FDCPE port map (result(3),result_D(3),clk,NOT reset_n,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;result_D(3) <= NOT ((NOT mem_out(3) AND NOT operand(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((N_PZ_437 AND N_PZ_441 AND NOT operand(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (alu_sel(1) AND alu_sel(2) AND N_PZ_437 AND NOT operand(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (alu_sel(1) AND alu_sel(2) AND mem_out(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	operand(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (alu_sel(1) AND NOT alu/alu/adder/fa2/cout1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mem_out(3) AND operand(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT alu_sel(0) AND N_PZ_437 AND N_PZ_441 AND mem_out(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (alu_sel(1) AND N_PZ_437 AND NOT mem_out(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	alu/alu/adder/fa2/cout1 AND NOT operand(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (alu_sel(1) AND N_PZ_437 AND operand(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	alu/alu/adder/fa2/cout1 AND NOT operand(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (alu_sel(1) AND mem_out(2) AND NOT operand(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mem_out(3) AND operand(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT alu_sel(1) AND NOT alu_sel(0) AND NOT N_PZ_437 AND mem_out(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT operand(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT alu_sel(1) AND NOT alu_sel(0) AND NOT N_PZ_437 AND NOT mem_out(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	operand(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT alu_sel(1) AND NOT alu_sel(0) AND NOT N_PZ_441 AND NOT mem_out(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	operand(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT alu_sel(2) AND alu_sel(0) AND N_PZ_441 AND NOT mem_out(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	operand(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (alu_sel(1) AND NOT alu_sel(2) AND NOT mem_out(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	alu/alu/adder/fa2/cout1 AND mem_out(3) AND NOT operand(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (alu_sel(1) AND NOT alu_sel(2) AND NOT mem_out(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	alu/alu/adder/fa2/cout1 AND NOT mem_out(3) AND operand(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (alu_sel(1) AND NOT alu_sel(2) AND operand(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	alu/alu/adder/fa2/cout1 AND mem_out(3) AND NOT operand(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT alu_sel(1) AND alu_sel(0) AND N_PZ_437 AND NOT N_PZ_441 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mem_out(3) AND operand(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT alu_sel(2) AND mem_out(2) AND operand(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	alu/alu/adder/fa2/cout1 AND NOT mem_out(3) AND operand(3))));
</td></tr><tr><td>
** Buried Nodes **
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_437 <= ((NOT alu_sel(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (alu_sel(1) AND alu_sel(0)));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_441 <= ((NOT alu_sel(1) AND NOT alu/alu/adder/fa2/cout1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT alu_sel(1) AND alu_sel(0) AND mem_out(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	operand(2)));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_482 <= ((mem_out(1) AND operand(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (mem_out(0) AND operand(0) AND mem_out(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (mem_out(0) AND operand(0) AND operand(1)));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_484 <= ((mem_out(1) AND NOT operand(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (mem_out(0) AND NOT operand(0) AND mem_out(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (mem_out(0) AND NOT operand(0) AND NOT operand(1)));
</td></tr><tr><td>
FDCPE_addr0: FDCPE port map (addr(0),addr_D(0),clk,NOT reset_n,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr_D(0) <= NOT (((current_state(0) AND NOT instruction(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT current_state(0) AND NOT addr(0))));
</td></tr><tr><td>
FDCPE_addr1: FDCPE port map (addr(1),addr_D(1),clk,NOT reset_n,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr_D(1) <= NOT (((current_state(0) AND NOT instruction(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT current_state(0) AND NOT addr(1))));
</td></tr><tr><td>
FDCPE_addr2: FDCPE port map (addr(2),addr_D(2),clk,NOT reset_n,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr_D(2) <= NOT (((current_state(0) AND NOT instruction(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT current_state(0) AND NOT addr(2))));
</td></tr><tr><td>
FDCPE_addr3: FDCPE port map (addr(3),addr_D(3),clk,NOT reset_n,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr_D(3) <= NOT (((current_state(0) AND NOT instruction(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT current_state(0) AND NOT addr(3))));
</td></tr><tr><td>
</td></tr><tr><td>
alu/alu/adder/fa2/cout1 <= ((NOT mem_out(0) AND N_PZ_437 AND NOT mem_out(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (alu_sel(1) AND alu_sel(2) AND mem_out(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (alu_sel(1) AND NOT alu_sel(2) AND NOT N_PZ_484)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (alu_sel(1) AND mem_out(2) AND NOT operand(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT alu_sel(1) AND NOT alu_sel(0) AND N_PZ_437)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT alu_sel(1) AND NOT alu_sel(0) AND NOT N_PZ_482)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT alu_sel(1) AND N_PZ_437 AND NOT N_PZ_482)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT alu_sel(1) AND NOT mem_out(1) AND NOT operand(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT alu_sel(1) AND mem_out(2) AND operand(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT alu_sel(1) AND NOT mem_out(2) AND NOT operand(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT mem_out(0) AND NOT alu_sel(1) AND NOT operand(0) AND NOT N_PZ_482)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (alu_sel(1) AND NOT alu_sel(2) AND NOT mem_out(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	operand(2)));
</td></tr><tr><td>
FDCPE_alu_sel0: FDCPE port map (alu_sel(0),alu_sel_D(0),clk,NOT reset_n,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;alu_sel_D(0) <= ((current_state(0) AND alu_sel(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT current_state(1) AND alu_sel(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT current_state(0) AND current_state(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	instruction(8) AND NOT instruction(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT current_state(0) AND current_state(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT instruction(8) AND instruction(9)));
</td></tr><tr><td>
FDCPE_alu_sel1: FDCPE port map (alu_sel(1),alu_sel_D(1),clk,NOT reset_n,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;alu_sel_D(1) <= ((current_state(0) AND alu_sel(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT current_state(1) AND alu_sel(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT current_state(0) AND current_state(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT instruction(8) AND instruction(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT current_state(0) AND current_state(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	instruction(9) AND NOT instruction(10)));
</td></tr><tr><td>
FDCPE_alu_sel2: FDCPE port map (alu_sel(2),alu_sel_D(2),clk,NOT reset_n,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;alu_sel_D(2) <= (NOT current_state(0) AND current_state(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	instruction(10))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((current_state(0) AND alu_sel(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT current_state(1) AND alu_sel(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT current_state(0) AND current_state(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	instruction(8) AND instruction(9)));
</td></tr><tr><td>
FDCPE_csn: FDCPE port map (csn,NOT current_state(0),clk,'0',NOT reset_n,'1');
</td></tr><tr><td>
FDCPE_operand0: FDCPE port map (operand(0),instruction(0),clk,NOT reset_n,'0',operand_CE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;operand_CE(0) <= (NOT current_state(0) AND current_state(1));
</td></tr><tr><td>
FDCPE_operand1: FDCPE port map (operand(1),instruction(1),clk,NOT reset_n,'0',operand_CE(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;operand_CE(1) <= (NOT current_state(0) AND current_state(1));
</td></tr><tr><td>
FDCPE_operand2: FDCPE port map (operand(2),instruction(2),clk,NOT reset_n,'0',operand_CE(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;operand_CE(2) <= (NOT current_state(0) AND current_state(1));
</td></tr><tr><td>
FDCPE_operand3: FDCPE port map (operand(3),instruction(3),clk,NOT reset_n,'0',operand_CE(3));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;operand_CE(3) <= (NOT current_state(0) AND current_state(1));
</td></tr><tr><td>
FDCPE_ram/memory_0_0: FDCPE port map (ram/memory_0_0,result(0),clk,'0','0',ram/memory_0_0_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_0_0_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(1) AND NOT addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_0_1: FDCPE port map (ram/memory_0_1,result(1),clk,'0','0',ram/memory_0_1_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_0_1_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(1) AND NOT addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_0_2: FDCPE port map (ram/memory_0_2,result(2),clk,'0','0',ram/memory_0_2_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_0_2_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(1) AND NOT addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_0_3: FDCPE port map (ram/memory_0_3,result(3),clk,'0','0',ram/memory_0_3_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_0_3_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(1) AND NOT addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_10_0: FDCPE port map (ram/memory_10_0,result(0),clk,'0','0',ram/memory_10_0_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_10_0_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND NOT addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(1) AND NOT addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_10_1: FDCPE port map (ram/memory_10_1,result(1),clk,'0','0',ram/memory_10_1_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_10_1_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND NOT addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(1) AND NOT addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_10_2: FDCPE port map (ram/memory_10_2,result(2),clk,'0','0',ram/memory_10_2_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_10_2_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND NOT addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(1) AND NOT addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_10_3: FDCPE port map (ram/memory_10_3,result(3),clk,'0','0',ram/memory_10_3_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_10_3_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND NOT addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(1) AND NOT addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_11_0: FDCPE port map (ram/memory_11_0,result(0),clk,'0','0',ram/memory_11_0_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_11_0_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND NOT addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(1) AND addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_11_1: FDCPE port map (ram/memory_11_1,result(1),clk,'0','0',ram/memory_11_1_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_11_1_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND NOT addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(1) AND addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_11_2: FDCPE port map (ram/memory_11_2,result(2),clk,'0','0',ram/memory_11_2_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_11_2_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND NOT addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(1) AND addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_11_3: FDCPE port map (ram/memory_11_3,result(3),clk,'0','0',ram/memory_11_3_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_11_3_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND NOT addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(1) AND addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_12_0: FDCPE port map (ram/memory_12_0,result(0),clk,'0','0',ram/memory_12_0_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_12_0_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(1) AND NOT addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_12_1: FDCPE port map (ram/memory_12_1,result(1),clk,'0','0',ram/memory_12_1_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_12_1_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(1) AND NOT addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_12_2: FDCPE port map (ram/memory_12_2,result(2),clk,'0','0',ram/memory_12_2_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_12_2_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(1) AND NOT addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_12_3: FDCPE port map (ram/memory_12_3,result(3),clk,'0','0',ram/memory_12_3_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_12_3_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(1) AND NOT addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_13_0: FDCPE port map (ram/memory_13_0,result(0),clk,'0','0',ram/memory_13_0_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_13_0_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(1) AND addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_13_1: FDCPE port map (ram/memory_13_1,result(1),clk,'0','0',ram/memory_13_1_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_13_1_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(1) AND addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_13_2: FDCPE port map (ram/memory_13_2,result(2),clk,'0','0',ram/memory_13_2_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_13_2_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(1) AND addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_13_3: FDCPE port map (ram/memory_13_3,result(3),clk,'0','0',ram/memory_13_3_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_13_3_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(1) AND addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_14_0: FDCPE port map (ram/memory_14_0,result(0),clk,'0','0',ram/memory_14_0_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_14_0_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(1) AND NOT addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_14_1: FDCPE port map (ram/memory_14_1,result(1),clk,'0','0',ram/memory_14_1_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_14_1_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(1) AND NOT addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_14_2: FDCPE port map (ram/memory_14_2,result(2),clk,'0','0',ram/memory_14_2_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_14_2_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(1) AND NOT addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_14_3: FDCPE port map (ram/memory_14_3,result(3),clk,'0','0',ram/memory_14_3_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_14_3_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(1) AND NOT addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_15_0: FDCPE port map (ram/memory_15_0,result(0),clk,'0','0',ram/memory_15_0_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_15_0_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(1) AND addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_15_1: FDCPE port map (ram/memory_15_1,result(1),clk,'0','0',ram/memory_15_1_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_15_1_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(1) AND addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_15_2: FDCPE port map (ram/memory_15_2,result(2),clk,'0','0',ram/memory_15_2_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_15_2_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(1) AND addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_15_3: FDCPE port map (ram/memory_15_3,result(3),clk,'0','0',ram/memory_15_3_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_15_3_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(1) AND addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_1_0: FDCPE port map (ram/memory_1_0,result(0),clk,'0','0',ram/memory_1_0_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_1_0_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(1) AND addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_1_1: FDCPE port map (ram/memory_1_1,result(1),clk,'0','0',ram/memory_1_1_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_1_1_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(1) AND addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_1_2: FDCPE port map (ram/memory_1_2,result(2),clk,'0','0',ram/memory_1_2_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_1_2_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(1) AND addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_1_3: FDCPE port map (ram/memory_1_3,result(3),clk,'0','0',ram/memory_1_3_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_1_3_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(1) AND addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_2_0: FDCPE port map (ram/memory_2_0,result(0),clk,'0','0',ram/memory_2_0_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_2_0_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(1) AND NOT addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_2_1: FDCPE port map (ram/memory_2_1,result(1),clk,'0','0',ram/memory_2_1_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_2_1_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(1) AND NOT addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_2_2: FDCPE port map (ram/memory_2_2,result(2),clk,'0','0',ram/memory_2_2_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_2_2_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(1) AND NOT addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_2_3: FDCPE port map (ram/memory_2_3,result(3),clk,'0','0',ram/memory_2_3_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_2_3_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(1) AND NOT addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_3_0: FDCPE port map (ram/memory_3_0,result(0),clk,'0','0',ram/memory_3_0_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_3_0_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(1) AND addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_3_1: FDCPE port map (ram/memory_3_1,result(1),clk,'0','0',ram/memory_3_1_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_3_1_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(1) AND addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_3_2: FDCPE port map (ram/memory_3_2,result(2),clk,'0','0',ram/memory_3_2_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_3_2_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(1) AND addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_3_3: FDCPE port map (ram/memory_3_3,result(3),clk,'0','0',ram/memory_3_3_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_3_3_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(1) AND addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_4_0: FDCPE port map (ram/memory_4_0,result(0),clk,'0','0',ram/memory_4_0_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_4_0_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(1) AND NOT addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_4_1: FDCPE port map (ram/memory_4_1,result(1),clk,'0','0',ram/memory_4_1_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_4_1_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(1) AND NOT addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_4_2: FDCPE port map (ram/memory_4_2,result(2),clk,'0','0',ram/memory_4_2_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_4_2_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(1) AND NOT addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_4_3: FDCPE port map (ram/memory_4_3,result(3),clk,'0','0',ram/memory_4_3_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_4_3_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(1) AND NOT addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_5_0: FDCPE port map (ram/memory_5_0,result(0),clk,'0','0',ram/memory_5_0_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_5_0_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(1) AND addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_5_1: FDCPE port map (ram/memory_5_1,result(1),clk,'0','0',ram/memory_5_1_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_5_1_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(1) AND addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_5_2: FDCPE port map (ram/memory_5_2,result(2),clk,'0','0',ram/memory_5_2_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_5_2_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(1) AND addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_5_3: FDCPE port map (ram/memory_5_3,result(3),clk,'0','0',ram/memory_5_3_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_5_3_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(1) AND addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_6_0: FDCPE port map (ram/memory_6_0,result(0),clk,'0','0',ram/memory_6_0_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_6_0_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(1) AND NOT addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_6_1: FDCPE port map (ram/memory_6_1,result(1),clk,'0','0',ram/memory_6_1_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_6_1_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(1) AND NOT addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_6_2: FDCPE port map (ram/memory_6_2,result(2),clk,'0','0',ram/memory_6_2_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_6_2_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(1) AND NOT addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_6_3: FDCPE port map (ram/memory_6_3,result(3),clk,'0','0',ram/memory_6_3_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_6_3_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(1) AND NOT addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_7_0: FDCPE port map (ram/memory_7_0,result(0),clk,'0','0',ram/memory_7_0_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_7_0_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(1) AND addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_7_1: FDCPE port map (ram/memory_7_1,result(1),clk,'0','0',ram/memory_7_1_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_7_1_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(1) AND addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_7_2: FDCPE port map (ram/memory_7_2,result(2),clk,'0','0',ram/memory_7_2_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_7_2_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(1) AND addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_7_3: FDCPE port map (ram/memory_7_3,result(3),clk,'0','0',ram/memory_7_3_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_7_3_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addr(1) AND addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_8_0: FDCPE port map (ram/memory_8_0,result(0),clk,'0','0',ram/memory_8_0_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_8_0_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND NOT addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(1) AND NOT addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_8_1: FDCPE port map (ram/memory_8_1,result(1),clk,'0','0',ram/memory_8_1_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_8_1_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND NOT addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(1) AND NOT addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_8_2: FDCPE port map (ram/memory_8_2,result(2),clk,'0','0',ram/memory_8_2_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_8_2_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND NOT addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(1) AND NOT addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_8_3: FDCPE port map (ram/memory_8_3,result(3),clk,'0','0',ram/memory_8_3_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_8_3_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND NOT addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(1) AND NOT addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_9_0: FDCPE port map (ram/memory_9_0,result(0),clk,'0','0',ram/memory_9_0_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_9_0_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND NOT addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(1) AND addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_9_1: FDCPE port map (ram/memory_9_1,result(1),clk,'0','0',ram/memory_9_1_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_9_1_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND NOT addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(1) AND addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_9_2: FDCPE port map (ram/memory_9_2,result(2),clk,'0','0',ram/memory_9_2_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_9_2_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND NOT addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(1) AND addr(0));
</td></tr><tr><td>
FDCPE_ram/memory_9_3: FDCPE port map (ram/memory_9_3,result(3),clk,'0','0',ram/memory_9_3_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ram/memory_9_3_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND NOT addr(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addr(1) AND addr(0));
</td></tr><tr><td>
FDCPE_rwn: FDCPE port map (rwn,rwn_D,clk,'0',NOT reset_n,'1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rwn_D <= NOT (((current_state(0) AND current_state(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (current_state(1) AND NOT rwn)));
</td></tr><tr><td>
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
