library ieee;
use ieee.std_logic_1164.all;



entity iterations
	port(
	clk				:in std_logic;
	inx				:in std_logic_vector(27 downto 0);
	outy				:out std_logic_vector(27 downto 0);
	);
	
end entity;


architecture iterations_arch of iterations is






begin













end architecture;