Vivado Simulator 2014.1
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.1/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ISL58315_driver_tb_behav --prj c:/fpga_ember/fpga_co/ip_repo/isl58315_driver_1.0/isl58315_driver_v1_0_project/ISL58315_driver_v1_0_project.sim/sim_1/behav/ISL58315_driver_tb.prj xil_defaultlib.ISL58315_driver_tb xil_defaultlib.glbl 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/fpga_ember/fpga_co/ip_repo/ISL58315_driver_1.0/hdl/rgb_data_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb_data_gen
INFO: [VRFC 10-165] Analyzing Verilog file "c:/fpga_ember/fpga_co/ip_repo/isl58315_driver_1.0/hdl/ISL58315_IPD_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ISL58315_IPD_intfc
INFO: [VRFC 10-165] Analyzing Verilog file "c:/fpga_ember/fpga_co/ip_repo/isl58315_driver_1.0/hdl/ISL58315_driver_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ISL58315_driver_v1_0_S00_AXI
INFO: [VRFC 10-165] Analyzing Verilog file "c:/fpga_ember/fpga_co/ip_repo/isl58315_driver_1.0/hdl/ISL58315_driver_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ISL58315_driver_v1_0
INFO: [VRFC 10-165] Analyzing Verilog file "C:/fpga_ember/fpga_co/ip_repo/ISL58315_driver_1.0/hdl/ISL58315_driver_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ISL58315_driver_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.1/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "c:/fpga_ember/fpga_co/ip_repo/isl58315_driver_1.0/hdl/ISL58315_driver_v1_0.v" Line 4. Module ISL58315_driver_v1_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "c:/fpga_ember/fpga_co/ip_repo/isl58315_driver_1.0/hdl/ISL58315_driver_v1_0_S00_AXI.v" Line 4. Module ISL58315_driver_v1_0_S00_AXI(C_S_AXI_DATA_WIDTH=32,C_S_AXI_ADDR_WIDTH=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.1/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "c:/fpga_ember/fpga_co/ip_repo/isl58315_driver_1.0/hdl/ISL58315_driver_v1_0.v" Line 4. Module ISL58315_driver_v1_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "c:/fpga_ember/fpga_co/ip_repo/isl58315_driver_1.0/hdl/ISL58315_driver_v1_0_S00_AXI.v" Line 4. Module ISL58315_driver_v1_0_S00_AXI(C_S_AXI_DATA_WIDTH=32,C_S_AXI_ADDR_WIDTH=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.1/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rgb_data_gen
Compiling module xil_defaultlib.ISL58315_IPD_intfc
Compiling module xil_defaultlib.ISL58315_driver_v1_0_S00_AXI(C_S...
Compiling module xil_defaultlib.ISL58315_driver_v1_0
Compiling module xil_defaultlib.ISL58315_driver_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ISL58315_driver_tb_behav
