// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Conv_0_conv336_HH_
#define _Conv_0_conv336_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv.h"

namespace ap_rtl {

struct Conv_0_conv336 : public sc_module {
    // Port declarations 163
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_out< sc_lv<2> > weights_V_address0;
    sc_out< sc_logic > weights_V_ce0;
    sc_in< sc_lv<16> > weights_V_q0;
    sc_out< sc_lv<2> > weights_V1_address0;
    sc_out< sc_logic > weights_V1_ce0;
    sc_in< sc_lv<16> > weights_V1_q0;
    sc_out< sc_lv<2> > weights_V2_address0;
    sc_out< sc_logic > weights_V2_ce0;
    sc_in< sc_lv<16> > weights_V2_q0;
    sc_out< sc_lv<2> > weights_V3_address0;
    sc_out< sc_logic > weights_V3_ce0;
    sc_in< sc_lv<16> > weights_V3_q0;
    sc_out< sc_lv<2> > weights_V4_address0;
    sc_out< sc_logic > weights_V4_ce0;
    sc_in< sc_lv<16> > weights_V4_q0;
    sc_out< sc_lv<2> > weights_V15_address0;
    sc_out< sc_logic > weights_V15_ce0;
    sc_in< sc_lv<16> > weights_V15_q0;
    sc_out< sc_lv<2> > weights_V16_address0;
    sc_out< sc_logic > weights_V16_ce0;
    sc_in< sc_lv<16> > weights_V16_q0;
    sc_out< sc_lv<2> > weights_V17_address0;
    sc_out< sc_logic > weights_V17_ce0;
    sc_in< sc_lv<16> > weights_V17_q0;
    sc_out< sc_lv<2> > weights_V18_address0;
    sc_out< sc_logic > weights_V18_ce0;
    sc_in< sc_lv<16> > weights_V18_q0;
    sc_out< sc_lv<2> > weights_V19_address0;
    sc_out< sc_logic > weights_V19_ce0;
    sc_in< sc_lv<16> > weights_V19_q0;
    sc_out< sc_lv<2> > weights_V210_address0;
    sc_out< sc_logic > weights_V210_ce0;
    sc_in< sc_lv<16> > weights_V210_q0;
    sc_out< sc_lv<2> > weights_V211_address0;
    sc_out< sc_logic > weights_V211_ce0;
    sc_in< sc_lv<16> > weights_V211_q0;
    sc_out< sc_lv<2> > weights_V212_address0;
    sc_out< sc_logic > weights_V212_ce0;
    sc_in< sc_lv<16> > weights_V212_q0;
    sc_out< sc_lv<2> > weights_V213_address0;
    sc_out< sc_logic > weights_V213_ce0;
    sc_in< sc_lv<16> > weights_V213_q0;
    sc_out< sc_lv<2> > weights_V214_address0;
    sc_out< sc_logic > weights_V214_ce0;
    sc_in< sc_lv<16> > weights_V214_q0;
    sc_out< sc_lv<2> > weights_V315_address0;
    sc_out< sc_logic > weights_V315_ce0;
    sc_in< sc_lv<16> > weights_V315_q0;
    sc_out< sc_lv<2> > weights_V316_address0;
    sc_out< sc_logic > weights_V316_ce0;
    sc_in< sc_lv<16> > weights_V316_q0;
    sc_out< sc_lv<2> > weights_V317_address0;
    sc_out< sc_logic > weights_V317_ce0;
    sc_in< sc_lv<16> > weights_V317_q0;
    sc_out< sc_lv<2> > weights_V318_address0;
    sc_out< sc_logic > weights_V318_ce0;
    sc_in< sc_lv<16> > weights_V318_q0;
    sc_out< sc_lv<2> > weights_V319_address0;
    sc_out< sc_logic > weights_V319_ce0;
    sc_in< sc_lv<16> > weights_V319_q0;
    sc_out< sc_lv<2> > weights_V420_address0;
    sc_out< sc_logic > weights_V420_ce0;
    sc_in< sc_lv<16> > weights_V420_q0;
    sc_out< sc_lv<2> > weights_V421_address0;
    sc_out< sc_logic > weights_V421_ce0;
    sc_in< sc_lv<16> > weights_V421_q0;
    sc_out< sc_lv<2> > weights_V422_address0;
    sc_out< sc_logic > weights_V422_ce0;
    sc_in< sc_lv<16> > weights_V422_q0;
    sc_out< sc_lv<2> > weights_V423_address0;
    sc_out< sc_logic > weights_V423_ce0;
    sc_in< sc_lv<16> > weights_V423_q0;
    sc_out< sc_lv<2> > weights_V424_address0;
    sc_out< sc_logic > weights_V424_ce0;
    sc_in< sc_lv<16> > weights_V424_q0;
    sc_in< sc_lv<16> > in_V_V_dout;
    sc_in< sc_logic > in_V_V_empty_n;
    sc_out< sc_logic > in_V_V_read;
    sc_in< sc_lv<16> > in_V_V100_dout;
    sc_in< sc_logic > in_V_V100_empty_n;
    sc_out< sc_logic > in_V_V100_read;
    sc_in< sc_lv<16> > in_V_V101_dout;
    sc_in< sc_logic > in_V_V101_empty_n;
    sc_out< sc_logic > in_V_V101_read;
    sc_in< sc_lv<16> > in_V_V102_dout;
    sc_in< sc_logic > in_V_V102_empty_n;
    sc_out< sc_logic > in_V_V102_read;
    sc_in< sc_lv<16> > in_V_V103_dout;
    sc_in< sc_logic > in_V_V103_empty_n;
    sc_out< sc_logic > in_V_V103_read;
    sc_in< sc_lv<16> > in_V_V20_dout;
    sc_in< sc_logic > in_V_V20_empty_n;
    sc_out< sc_logic > in_V_V20_read;
    sc_in< sc_lv<16> > in_V_V20104_dout;
    sc_in< sc_logic > in_V_V20104_empty_n;
    sc_out< sc_logic > in_V_V20104_read;
    sc_in< sc_lv<16> > in_V_V20105_dout;
    sc_in< sc_logic > in_V_V20105_empty_n;
    sc_out< sc_logic > in_V_V20105_read;
    sc_in< sc_lv<16> > in_V_V20106_dout;
    sc_in< sc_logic > in_V_V20106_empty_n;
    sc_out< sc_logic > in_V_V20106_read;
    sc_in< sc_lv<16> > in_V_V20107_dout;
    sc_in< sc_logic > in_V_V20107_empty_n;
    sc_out< sc_logic > in_V_V20107_read;
    sc_in< sc_lv<16> > in_V_V21_dout;
    sc_in< sc_logic > in_V_V21_empty_n;
    sc_out< sc_logic > in_V_V21_read;
    sc_in< sc_lv<16> > in_V_V21108_dout;
    sc_in< sc_logic > in_V_V21108_empty_n;
    sc_out< sc_logic > in_V_V21108_read;
    sc_in< sc_lv<16> > in_V_V21109_dout;
    sc_in< sc_logic > in_V_V21109_empty_n;
    sc_out< sc_logic > in_V_V21109_read;
    sc_in< sc_lv<16> > in_V_V21110_dout;
    sc_in< sc_logic > in_V_V21110_empty_n;
    sc_out< sc_logic > in_V_V21110_read;
    sc_in< sc_lv<16> > in_V_V21111_dout;
    sc_in< sc_logic > in_V_V21111_empty_n;
    sc_out< sc_logic > in_V_V21111_read;
    sc_in< sc_lv<16> > in_V_V22_dout;
    sc_in< sc_logic > in_V_V22_empty_n;
    sc_out< sc_logic > in_V_V22_read;
    sc_in< sc_lv<16> > in_V_V22112_dout;
    sc_in< sc_logic > in_V_V22112_empty_n;
    sc_out< sc_logic > in_V_V22112_read;
    sc_in< sc_lv<16> > in_V_V22113_dout;
    sc_in< sc_logic > in_V_V22113_empty_n;
    sc_out< sc_logic > in_V_V22113_read;
    sc_in< sc_lv<16> > in_V_V22114_dout;
    sc_in< sc_logic > in_V_V22114_empty_n;
    sc_out< sc_logic > in_V_V22114_read;
    sc_in< sc_lv<16> > in_V_V22115_dout;
    sc_in< sc_logic > in_V_V22115_empty_n;
    sc_out< sc_logic > in_V_V22115_read;
    sc_in< sc_lv<16> > in_V_V23_dout;
    sc_in< sc_logic > in_V_V23_empty_n;
    sc_out< sc_logic > in_V_V23_read;
    sc_in< sc_lv<16> > in_V_V23116_dout;
    sc_in< sc_logic > in_V_V23116_empty_n;
    sc_out< sc_logic > in_V_V23116_read;
    sc_in< sc_lv<16> > in_V_V23117_dout;
    sc_in< sc_logic > in_V_V23117_empty_n;
    sc_out< sc_logic > in_V_V23117_read;
    sc_in< sc_lv<16> > in_V_V23118_dout;
    sc_in< sc_logic > in_V_V23118_empty_n;
    sc_out< sc_logic > in_V_V23118_read;
    sc_in< sc_lv<16> > in_V_V23119_dout;
    sc_in< sc_logic > in_V_V23119_empty_n;
    sc_out< sc_logic > in_V_V23119_read;
    sc_out< sc_lv<30> > out_V_V_din;
    sc_in< sc_logic > out_V_V_full_n;
    sc_out< sc_logic > out_V_V_write;
    sc_signal< sc_lv<16> > ap_var_for_const0;


    // Module declarations
    Conv_0_conv336(sc_module_name name);
    SC_HAS_PROCESS(Conv_0_conv336);

    ~Conv_0_conv336();

    sc_trace_file* mVcdFile;

    conv* grp_conv_fu_150;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > grp_conv_fu_150_in_V_V_read;
    sc_signal< sc_logic > grp_conv_fu_150_in_V_V1_read;
    sc_signal< sc_logic > grp_conv_fu_150_in_V_V2_read;
    sc_signal< sc_logic > grp_conv_fu_150_in_V_V3_read;
    sc_signal< sc_logic > grp_conv_fu_150_in_V_V4_read;
    sc_signal< sc_logic > grp_conv_fu_150_in_V_V15_read;
    sc_signal< sc_logic > grp_conv_fu_150_in_V_V16_read;
    sc_signal< sc_logic > grp_conv_fu_150_in_V_V17_read;
    sc_signal< sc_logic > grp_conv_fu_150_in_V_V18_read;
    sc_signal< sc_logic > grp_conv_fu_150_in_V_V19_read;
    sc_signal< sc_logic > grp_conv_fu_150_in_V_V210_read;
    sc_signal< sc_logic > grp_conv_fu_150_in_V_V211_read;
    sc_signal< sc_logic > grp_conv_fu_150_in_V_V212_read;
    sc_signal< sc_logic > grp_conv_fu_150_in_V_V213_read;
    sc_signal< sc_logic > grp_conv_fu_150_in_V_V214_read;
    sc_signal< sc_logic > grp_conv_fu_150_in_V_V315_read;
    sc_signal< sc_logic > grp_conv_fu_150_in_V_V316_read;
    sc_signal< sc_logic > grp_conv_fu_150_in_V_V317_read;
    sc_signal< sc_logic > grp_conv_fu_150_in_V_V318_read;
    sc_signal< sc_logic > grp_conv_fu_150_in_V_V319_read;
    sc_signal< sc_logic > grp_conv_fu_150_in_V_V420_read;
    sc_signal< sc_logic > grp_conv_fu_150_in_V_V421_read;
    sc_signal< sc_logic > grp_conv_fu_150_in_V_V422_read;
    sc_signal< sc_logic > grp_conv_fu_150_in_V_V423_read;
    sc_signal< sc_logic > grp_conv_fu_150_in_V_V424_read;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_0_0_V_address0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_0_0_V_ce0;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_0_0_V_d0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_0_0_V_we0;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_0_0_V_address1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_0_0_V_ce1;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_0_0_V_d1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_0_0_V_we1;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_0_1_V_address0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_0_1_V_ce0;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_0_1_V_d0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_0_1_V_we0;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_0_1_V_address1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_0_1_V_ce1;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_0_1_V_d1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_0_1_V_we1;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_0_2_V_address0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_0_2_V_ce0;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_0_2_V_d0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_0_2_V_we0;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_0_2_V_address1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_0_2_V_ce1;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_0_2_V_d1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_0_2_V_we1;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_0_3_V_address0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_0_3_V_ce0;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_0_3_V_d0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_0_3_V_we0;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_0_3_V_address1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_0_3_V_ce1;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_0_3_V_d1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_0_3_V_we1;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_0_4_V_address0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_0_4_V_ce0;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_0_4_V_d0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_0_4_V_we0;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_0_4_V_address1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_0_4_V_ce1;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_0_4_V_d1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_0_4_V_we1;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_1_0_V_address0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_1_0_V_ce0;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_1_0_V_d0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_1_0_V_we0;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_1_0_V_address1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_1_0_V_ce1;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_1_0_V_d1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_1_0_V_we1;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_1_1_V_address0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_1_1_V_ce0;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_1_1_V_d0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_1_1_V_we0;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_1_1_V_address1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_1_1_V_ce1;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_1_1_V_d1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_1_1_V_we1;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_1_2_V_address0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_1_2_V_ce0;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_1_2_V_d0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_1_2_V_we0;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_1_2_V_address1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_1_2_V_ce1;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_1_2_V_d1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_1_2_V_we1;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_1_3_V_address0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_1_3_V_ce0;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_1_3_V_d0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_1_3_V_we0;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_1_3_V_address1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_1_3_V_ce1;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_1_3_V_d1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_1_3_V_we1;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_1_4_V_address0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_1_4_V_ce0;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_1_4_V_d0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_1_4_V_we0;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_1_4_V_address1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_1_4_V_ce1;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_1_4_V_d1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_1_4_V_we1;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_2_0_V_address0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_2_0_V_ce0;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_2_0_V_d0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_2_0_V_we0;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_2_0_V_address1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_2_0_V_ce1;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_2_0_V_d1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_2_0_V_we1;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_2_1_V_address0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_2_1_V_ce0;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_2_1_V_d0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_2_1_V_we0;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_2_1_V_address1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_2_1_V_ce1;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_2_1_V_d1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_2_1_V_we1;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_2_2_V_address0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_2_2_V_ce0;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_2_2_V_d0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_2_2_V_we0;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_2_2_V_address1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_2_2_V_ce1;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_2_2_V_d1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_2_2_V_we1;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_2_3_V_address0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_2_3_V_ce0;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_2_3_V_d0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_2_3_V_we0;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_2_3_V_address1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_2_3_V_ce1;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_2_3_V_d1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_2_3_V_we1;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_2_4_V_address0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_2_4_V_ce0;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_2_4_V_d0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_2_4_V_we0;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_2_4_V_address1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_2_4_V_ce1;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_2_4_V_d1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_2_4_V_we1;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_3_0_V_address0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_3_0_V_ce0;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_3_0_V_d0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_3_0_V_we0;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_3_0_V_address1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_3_0_V_ce1;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_3_0_V_d1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_3_0_V_we1;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_3_1_V_address0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_3_1_V_ce0;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_3_1_V_d0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_3_1_V_we0;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_3_1_V_address1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_3_1_V_ce1;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_3_1_V_d1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_3_1_V_we1;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_3_2_V_address0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_3_2_V_ce0;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_3_2_V_d0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_3_2_V_we0;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_3_2_V_address1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_3_2_V_ce1;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_3_2_V_d1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_3_2_V_we1;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_3_3_V_address0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_3_3_V_ce0;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_3_3_V_d0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_3_3_V_we0;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_3_3_V_address1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_3_3_V_ce1;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_3_3_V_d1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_3_3_V_we1;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_3_4_V_address0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_3_4_V_ce0;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_3_4_V_d0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_3_4_V_we0;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_3_4_V_address1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_3_4_V_ce1;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_3_4_V_d1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_3_4_V_we1;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_4_0_V_address0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_4_0_V_ce0;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_4_0_V_d0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_4_0_V_we0;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_4_0_V_address1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_4_0_V_ce1;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_4_0_V_d1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_4_0_V_we1;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_4_1_V_address0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_4_1_V_ce0;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_4_1_V_d0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_4_1_V_we0;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_4_1_V_address1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_4_1_V_ce1;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_4_1_V_d1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_4_1_V_we1;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_4_2_V_address0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_4_2_V_ce0;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_4_2_V_d0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_4_2_V_we0;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_4_2_V_address1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_4_2_V_ce1;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_4_2_V_d1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_4_2_V_we1;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_4_3_V_address0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_4_3_V_ce0;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_4_3_V_d0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_4_3_V_we0;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_4_3_V_address1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_4_3_V_ce1;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_4_3_V_d1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_4_3_V_we1;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_4_4_V_address0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_4_4_V_ce0;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_4_4_V_d0;
    sc_signal< sc_logic > grp_conv_fu_150_weights_4_4_V_we0;
    sc_signal< sc_lv<2> > grp_conv_fu_150_weights_4_4_V_address1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_4_4_V_ce1;
    sc_signal< sc_lv<16> > grp_conv_fu_150_weights_4_4_V_d1;
    sc_signal< sc_logic > grp_conv_fu_150_weights_4_4_V_we1;
    sc_signal< sc_lv<30> > grp_conv_fu_150_out_V_V_din;
    sc_signal< sc_logic > grp_conv_fu_150_out_V_V_write;
    sc_signal< sc_logic > grp_conv_fu_150_ap_start;
    sc_signal< sc_logic > grp_conv_fu_150_ap_done;
    sc_signal< sc_logic > grp_conv_fu_150_ap_ready;
    sc_signal< sc_logic > grp_conv_fu_150_ap_idle;
    sc_signal< sc_logic > grp_conv_fu_150_ap_continue;
    sc_signal< sc_logic > grp_conv_fu_150_ap_start_reg;
    sc_signal< bool > ap_block_state1_ignore_call76;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_sync_grp_conv_fu_150_ap_ready;
    sc_signal< sc_logic > ap_sync_grp_conv_fu_150_ap_done;
    sc_signal< bool > ap_block_state2_on_subcall_done;
    sc_signal< sc_logic > ap_sync_reg_grp_conv_fu_150_ap_ready;
    sc_signal< sc_logic > ap_sync_reg_grp_conv_fu_150_ap_done;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    sc_signal< bool > ap_block_state1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_state2;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_block_state1();
    void thread_ap_block_state1_ignore_call76();
    void thread_ap_block_state2_on_subcall_done();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_grp_conv_fu_150_ap_done();
    void thread_ap_sync_grp_conv_fu_150_ap_ready();
    void thread_grp_conv_fu_150_ap_continue();
    void thread_grp_conv_fu_150_ap_start();
    void thread_in_V_V100_read();
    void thread_in_V_V101_read();
    void thread_in_V_V102_read();
    void thread_in_V_V103_read();
    void thread_in_V_V20104_read();
    void thread_in_V_V20105_read();
    void thread_in_V_V20106_read();
    void thread_in_V_V20107_read();
    void thread_in_V_V20_read();
    void thread_in_V_V21108_read();
    void thread_in_V_V21109_read();
    void thread_in_V_V21110_read();
    void thread_in_V_V21111_read();
    void thread_in_V_V21_read();
    void thread_in_V_V22112_read();
    void thread_in_V_V22113_read();
    void thread_in_V_V22114_read();
    void thread_in_V_V22115_read();
    void thread_in_V_V22_read();
    void thread_in_V_V23116_read();
    void thread_in_V_V23117_read();
    void thread_in_V_V23118_read();
    void thread_in_V_V23119_read();
    void thread_in_V_V23_read();
    void thread_in_V_V_read();
    void thread_internal_ap_ready();
    void thread_out_V_V_din();
    void thread_out_V_V_write();
    void thread_real_start();
    void thread_start_out();
    void thread_start_write();
    void thread_weights_V15_address0();
    void thread_weights_V15_ce0();
    void thread_weights_V16_address0();
    void thread_weights_V16_ce0();
    void thread_weights_V17_address0();
    void thread_weights_V17_ce0();
    void thread_weights_V18_address0();
    void thread_weights_V18_ce0();
    void thread_weights_V19_address0();
    void thread_weights_V19_ce0();
    void thread_weights_V1_address0();
    void thread_weights_V1_ce0();
    void thread_weights_V210_address0();
    void thread_weights_V210_ce0();
    void thread_weights_V211_address0();
    void thread_weights_V211_ce0();
    void thread_weights_V212_address0();
    void thread_weights_V212_ce0();
    void thread_weights_V213_address0();
    void thread_weights_V213_ce0();
    void thread_weights_V214_address0();
    void thread_weights_V214_ce0();
    void thread_weights_V2_address0();
    void thread_weights_V2_ce0();
    void thread_weights_V315_address0();
    void thread_weights_V315_ce0();
    void thread_weights_V316_address0();
    void thread_weights_V316_ce0();
    void thread_weights_V317_address0();
    void thread_weights_V317_ce0();
    void thread_weights_V318_address0();
    void thread_weights_V318_ce0();
    void thread_weights_V319_address0();
    void thread_weights_V319_ce0();
    void thread_weights_V3_address0();
    void thread_weights_V3_ce0();
    void thread_weights_V420_address0();
    void thread_weights_V420_ce0();
    void thread_weights_V421_address0();
    void thread_weights_V421_ce0();
    void thread_weights_V422_address0();
    void thread_weights_V422_ce0();
    void thread_weights_V423_address0();
    void thread_weights_V423_ce0();
    void thread_weights_V424_address0();
    void thread_weights_V424_ce0();
    void thread_weights_V4_address0();
    void thread_weights_V4_ce0();
    void thread_weights_V_address0();
    void thread_weights_V_ce0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
