{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719137633266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719137633266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 23 18:13:53 2024 " "Processing started: Sun Jun 23 18:13:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719137633266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719137633266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aes_algo -c aes_algo " "Command: quartus_map --read_settings_files=on --write_settings_files=off aes_algo -c aes_algo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719137633267 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1719137633702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pt2sm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pt2sm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pt2sm_tb " "Found entity 1: pt2sm_tb" {  } { { "pt2sm_tb.sv" "" { Text "D:/Projects/aes_hardware_implementation/pt2sm_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719137633758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719137633758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pt2sm.sv 1 1 " "Found 1 design units, including 1 entities, in source file pt2sm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pt2sm " "Found entity 1: pt2sm" {  } { { "pt2sm.sv" "" { Text "D:/Projects/aes_hardware_implementation/pt2sm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719137633762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719137633762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbytes.sv 1 1 " "Found 1 design units, including 1 entities, in source file subbytes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subBytes " "Found entity 1: subBytes" {  } { { "subBytes.sv" "" { Text "D:/Projects/aes_hardware_implementation/subBytes.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719137633766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719137633766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixcolumns.sv 1 1 " "Found 1 design units, including 1 entities, in source file mixcolumns.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mixColumns " "Found entity 1: mixColumns" {  } { { "mixColumns.sv" "" { Text "D:/Projects/aes_hardware_implementation/mixColumns.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719137633769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719137633769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addroundkey.sv 1 1 " "Found 1 design units, including 1 entities, in source file addroundkey.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addRoundKey " "Found entity 1: addRoundKey" {  } { { "addRoundKey.sv" "" { Text "D:/Projects/aes_hardware_implementation/addRoundKey.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719137633772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719137633772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file aes_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aes_top " "Found entity 1: aes_top" {  } { { "aes_top.sv" "" { Text "D:/Projects/aes_hardware_implementation/aes_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719137633774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719137633774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keygenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file keygenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyGenerator " "Found entity 1: keyGenerator" {  } { { "keyGenerator.sv" "" { Text "D:/Projects/aes_hardware_implementation/keyGenerator.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719137633777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719137633777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roundkeygenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file roundkeygenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 roundKeyGenerator " "Found entity 1: roundKeyGenerator" {  } { { "roundKeyGenerator.sv" "" { Text "D:/Projects/aes_hardware_implementation/roundKeyGenerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719137633780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719137633780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftrows.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftrows.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRows " "Found entity 1: shiftRows" {  } { { "shiftRows.sv" "" { Text "D:/Projects/aes_hardware_implementation/shiftRows.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719137633782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719137633782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initialround.sv 1 1 " "Found 1 design units, including 1 entities, in source file initialround.sv" { { "Info" "ISGN_ENTITY_NAME" "1 initialRound " "Found entity 1: initialRound" {  } { { "initialRound.sv" "" { Text "D:/Projects/aes_hardware_implementation/initialRound.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719137633786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719137633786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "round.sv 1 1 " "Found 1 design units, including 1 entities, in source file round.sv" { { "Info" "ISGN_ENTITY_NAME" "1 round " "Found entity 1: round" {  } { { "round.sv" "" { Text "D:/Projects/aes_hardware_implementation/round.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719137633788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719137633788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalround.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalround.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalRound " "Found entity 1: finalRound" {  } { { "finalRound.sv" "" { Text "D:/Projects/aes_hardware_implementation/finalRound.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719137633791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719137633791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file aes_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aes_testbench " "Found entity 1: aes_testbench" {  } { { "aes_testbench.sv" "" { Text "D:/Projects/aes_hardware_implementation/aes_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719137633793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719137633793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbyte_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file subbyte_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subbyte_tb " "Found entity 1: subbyte_tb" {  } { { "subbyte_tb.sv" "" { Text "D:/Projects/aes_hardware_implementation/subbyte_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719137633796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719137633796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftrow_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftrow_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftrow_tb " "Found entity 1: shiftrow_tb" {  } { { "shiftrow_tb.sv" "" { Text "D:/Projects/aes_hardware_implementation/shiftrow_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719137633798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719137633798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixcolumn_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mixcolumn_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mixcolumn_tb " "Found entity 1: mixcolumn_tb" {  } { { "mixcolumn_tb.sv" "" { Text "D:/Projects/aes_hardware_implementation/mixcolumn_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719137633801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719137633801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "mul.sv" "" { Text "D:/Projects/aes_hardware_implementation/mul.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719137633804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719137633804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mul_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mul_tb " "Found entity 1: mul_tb" {  } { { "mul_tb.sv" "" { Text "D:/Projects/aes_hardware_implementation/mul_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719137633807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719137633807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixcolumnoperation.sv 1 1 " "Found 1 design units, including 1 entities, in source file mixcolumnoperation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mixColumnOperation " "Found entity 1: mixColumnOperation" {  } { { "mixColumnOperation.sv" "" { Text "D:/Projects/aes_hardware_implementation/mixColumnOperation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719137633809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719137633809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addroundkey_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file addroundkey_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addRoundKey_tb " "Found entity 1: addRoundKey_tb" {  } { { "addRoundKey_tb.sv" "" { Text "D:/Projects/aes_hardware_implementation/addRoundKey_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719137633812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719137633812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ronndkeygenerator_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ronndkeygenerator_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 roundKeyGenerator_tb " "Found entity 1: roundKeyGenerator_tb" {  } { { "ronndKeyGenerator_tb.sv" "" { Text "D:/Projects/aes_hardware_implementation/ronndKeyGenerator_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719137633815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719137633815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file aes_top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aes_top_tb " "Found entity 1: aes_top_tb" {  } { { "aes_top_tb.sv" "" { Text "D:/Projects/aes_hardware_implementation/aes_top_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719137633818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719137633818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rounds_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file rounds_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rounds_tb " "Found entity 1: rounds_tb" {  } { { "rounds_tb.sv" "" { Text "D:/Projects/aes_hardware_implementation/rounds_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719137633821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719137633821 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y AES_CU.sv(5) " "Verilog HDL Declaration information at AES_CU.sv(5): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "AES_CU.sv" "" { Text "D:/Projects/aes_hardware_implementation/AES_CU.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1719137633824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_cu.sv 1 1 " "Found 1 design units, including 1 entities, in source file aes_cu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AES_CU " "Found entity 1: AES_CU" {  } { { "AES_CU.sv" "" { Text "D:/Projects/aes_hardware_implementation/AES_CU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719137633824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719137633824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keygenerator_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file keygenerator_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyGenerator_tb " "Found entity 1: keyGenerator_tb" {  } { { "keyGenerator_tb.sv" "" { Text "D:/Projects/aes_hardware_implementation/keyGenerator_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719137633827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719137633827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_cudu.sv 1 1 " "Found 1 design units, including 1 entities, in source file aes_cudu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aes_cudu " "Found entity 1: aes_cudu" {  } { { "aes_cudu.sv" "" { Text "D:/Projects/aes_hardware_implementation/aes_cudu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719137633830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719137633830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_cudu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file aes_cudu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aes_cudu_tb " "Found entity 1: aes_cudu_tb" {  } { { "aes_cudu_tb.sv" "" { Text "D:/Projects/aes_hardware_implementation/aes_cudu_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719137633834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719137633834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_cu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file aes_cu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aes_cu_tb " "Found entity 1: aes_cu_tb" {  } { { "aes_cu_tb.sv" "" { Text "D:/Projects/aes_hardware_implementation/aes_cu_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719137633838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719137633838 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aes_top " "Elaborating entity \"aes_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1719137633880 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "state_matrix0 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"state_matrix0\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137633922 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "state_matrix1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"state_matrix1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137633922 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "state_matrix2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"state_matrix2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137633922 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "state_matrix3 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"state_matrix3\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137633923 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "state_matrix4 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"state_matrix4\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137633923 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "state_matrix5 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"state_matrix5\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137633923 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "state_matrix6 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"state_matrix6\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137633923 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "state_matrix7 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"state_matrix7\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137633923 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "state_matrix8 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"state_matrix8\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137633923 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "state_matrix9 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"state_matrix9\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137633923 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "state_matrix10 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"state_matrix10\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137633923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "roundKeyGenerator roundKeyGenerator:rkg " "Elaborating entity \"roundKeyGenerator\" for hierarchy \"roundKeyGenerator:rkg\"" {  } { { "aes_top.sv" "rkg" { Text "D:/Projects/aes_hardware_implementation/aes_top.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719137633946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pt2sm pt2sm:pt2sm0 " "Elaborating entity \"pt2sm\" for hierarchy \"pt2sm:pt2sm0\"" {  } { { "aes_top.sv" "pt2sm0" { Text "D:/Projects/aes_hardware_implementation/aes_top.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719137633991 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "state_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"state_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137634004 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "state_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"state_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137634004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initialRound initialRound:r0 " "Elaborating entity \"initialRound\" for hierarchy \"initialRound:r0\"" {  } { { "aes_top.sv" "r0" { Text "D:/Projects/aes_hardware_implementation/aes_top.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719137634005 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "state_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"state_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137634019 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "updated_state_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"updated_state_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137634019 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "state_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"state_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137634019 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "updated_state_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"updated_state_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137634019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addRoundKey initialRound:r0\|addRoundKey:ark " "Elaborating entity \"addRoundKey\" for hierarchy \"initialRound:r0\|addRoundKey:ark\"" {  } { { "initialRound.sv" "ark" { Text "D:/Projects/aes_hardware_implementation/initialRound.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719137634021 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "state_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"state_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137634034 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "updated_state_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"updated_state_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137634034 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "state_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"state_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137634034 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "updated_state_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"updated_state_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137634034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "round round:r1 " "Elaborating entity \"round\" for hierarchy \"round:r1\"" {  } { { "aes_top.sv" "r1" { Text "D:/Projects/aes_hardware_implementation/aes_top.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719137634035 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "state_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"state_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137634050 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "updated_state_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"updated_state_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137634050 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "stage0 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"stage0\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137634050 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "stage1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"stage1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137634051 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "stage2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"stage2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137634051 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "state_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"state_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137634051 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "updated_state_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"updated_state_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137634051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subBytes round:r1\|subBytes:sb " "Elaborating entity \"subBytes\" for hierarchy \"round:r1\|subBytes:sb\"" {  } { { "round.sv" "sb" { Text "D:/Projects/aes_hardware_implementation/round.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719137634052 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "state_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"state_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137634076 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "substituted_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"substituted_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137634076 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "state_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"state_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137634076 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "substituted_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"substituted_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137634076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRows round:r1\|shiftRows:sr " "Elaborating entity \"shiftRows\" for hierarchy \"round:r1\|shiftRows:sr\"" {  } { { "round.sv" "sr" { Text "D:/Projects/aes_hardware_implementation/round.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719137634077 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "state_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"state_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137634092 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shifted_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shifted_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137634092 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "state_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"state_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137634092 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shifted_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shifted_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137634092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mixColumns round:r1\|mixColumns:mc " "Elaborating entity \"mixColumns\" for hierarchy \"round:r1\|mixColumns:mc\"" {  } { { "round.sv" "mc" { Text "D:/Projects/aes_hardware_implementation/round.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719137634093 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "state_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"state_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137634108 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mixed_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mixed_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137634108 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "state_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"state_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137634108 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mixed_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mixed_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137634108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalRound finalRound:finalRound_inst " "Elaborating entity \"finalRound\" for hierarchy \"finalRound:finalRound_inst\"" {  } { { "aes_top.sv" "finalRound_inst" { Text "D:/Projects/aes_hardware_implementation/aes_top.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719137634195 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "state_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"state_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137634210 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "stage0 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"stage0\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137634211 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "stage1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"stage1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137634211 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "stage2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"stage2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137634211 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "state_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"state_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1719137634211 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45398 " "Implemented 45398 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "259 " "Implemented 259 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1719149135322 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1719149135322 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45011 " "Implemented 45011 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1719149135322 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1719149135322 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projects/aes_hardware_implementation/output_files/aes_algo.map.smsg " "Generated suppressed messages file D:/Projects/aes_hardware_implementation/output_files/aes_algo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1719149142803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719149144367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 23 21:25:44 2024 " "Processing ended: Sun Jun 23 21:25:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719149144367 ""} { "Info" "IQEXE_ELAPSED_TIME" "03:11:51 " "Elapsed time: 03:11:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719149144367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "01:53:41 " "Total CPU time (on all processors): 01:53:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719149144367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719149144367 ""}
