

================================================================
== Vitis HLS Report for 'compute_R_and_t'
================================================================
* Date:           Tue Apr  4 19:45:58 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  42.058 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                          |                                                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                 Instance                                 |                            Module                            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_compute_R_and_t_Pipeline_1_fu_1368                                    |compute_R_and_t_Pipeline_1                                    |       14|       14|  0.840 us|  0.840 us|   14|   14|       no|
        |grp_compute_R_and_t_Pipeline_ccs_fu_1384                                  |compute_R_and_t_Pipeline_ccs                                  |        6|        6|  0.360 us|  0.360 us|    6|    6|       no|
        |grp_compute_R_and_t_Pipeline_pcs_fu_1516                                  |compute_R_and_t_Pipeline_pcs                                  |        9|        9|  0.540 us|  0.540 us|    9|    9|       no|
        |grp_compute_R_and_t_Pipeline_pcs_neg_fu_1587                              |compute_R_and_t_Pipeline_pcs_neg                              |        7|        7|  0.420 us|  0.420 us|    7|    7|       no|
        |grp_compute_R_and_t_Pipeline_pc0_pw0_fu_1621                              |compute_R_and_t_Pipeline_pc0_pw0                              |        7|        7|  0.420 us|  0.420 us|    7|    7|       no|
        |grp_compute_R_and_t_Pipeline_6_fu_1676                                    |compute_R_and_t_Pipeline_6                                    |       11|       11|  0.660 us|  0.660 us|   11|   11|       no|
        |grp_compute_R_and_t_Pipeline_ABt_fu_1689                                  |compute_R_and_t_Pipeline_ABt                                  |        8|        8|  0.480 us|  0.480 us|    8|    8|       no|
        |grp_compute_R_and_t_Pipeline_VITIS_LOOP_1722_1_VITIS_LOOP_1723_2_fu_1762  |compute_R_and_t_Pipeline_VITIS_LOOP_1722_1_VITIS_LOOP_1723_2  |       11|       11|  0.660 us|  0.660 us|   11|   11|       no|
        |grp_svdPairs_12_12_svdTraits_12_12_float_float_float_float_s_fu_1776      |svdPairs_12_12_svdTraits_12_12_float_float_float_float_s      |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_compute_R_and_t_Pipeline_VITIS_LOOP_1731_4_VITIS_LOOP_1732_5_fu_1786  |compute_R_and_t_Pipeline_VITIS_LOOP_1731_4_VITIS_LOOP_1732_5  |       11|       11|  0.660 us|  0.660 us|   11|   11|       no|
        |grp_compute_R_and_t_Pipeline_VITIS_LOOP_1735_6_VITIS_LOOP_1736_7_fu_1792  |compute_R_and_t_Pipeline_VITIS_LOOP_1735_6_VITIS_LOOP_1736_7  |       11|       11|  0.660 us|  0.660 us|   11|   11|       no|
        |grp_compute_R_and_t_Pipeline_VITIS_LOOP_217_6_VITIS_LOOP_219_7_fu_1798    |compute_R_and_t_Pipeline_VITIS_LOOP_217_6_VITIS_LOOP_219_7    |       14|       14|  0.840 us|  0.840 us|   14|   14|       no|
        |grp_doty_fu_1806                                                          |doty                                                          |       10|       10|  0.600 us|  0.600 us|   10|   10|       no|
        +--------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     165|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        6|   312|    10642|   30115|    0|
|Memory               |        4|     -|       64|      66|    0|
|Multiplexer          |        -|     -|        -|     928|    -|
|Register             |        -|     -|     1142|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       10|   312|    11848|   31274|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|    10|        1|       7|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|     5|       ~0|       3|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+-------+-----+
    |                                 Instance                                 |                            Module                            | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +--------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+-------+-----+
    |grp_compute_R_and_t_Pipeline_1_fu_1368                                    |compute_R_and_t_Pipeline_1                                    |        0|   0|    19|    125|    0|
    |grp_compute_R_and_t_Pipeline_6_fu_1676                                    |compute_R_and_t_Pipeline_6                                    |        0|   0|     6|     48|    0|
    |grp_compute_R_and_t_Pipeline_ABt_fu_1689                                  |compute_R_and_t_Pipeline_ABt                                  |        0|  57|   777|   4376|    0|
    |grp_compute_R_and_t_Pipeline_VITIS_LOOP_1722_1_VITIS_LOOP_1723_2_fu_1762  |compute_R_and_t_Pipeline_VITIS_LOOP_1722_1_VITIS_LOOP_1723_2  |        0|   0|    10|    218|    0|
    |grp_compute_R_and_t_Pipeline_VITIS_LOOP_1731_4_VITIS_LOOP_1732_5_fu_1786  |compute_R_and_t_Pipeline_VITIS_LOOP_1731_4_VITIS_LOOP_1732_5  |        0|   0|    15|    181|    0|
    |grp_compute_R_and_t_Pipeline_VITIS_LOOP_1735_6_VITIS_LOOP_1736_7_fu_1792  |compute_R_and_t_Pipeline_VITIS_LOOP_1735_6_VITIS_LOOP_1736_7  |        0|   0|    15|    181|    0|
    |grp_compute_R_and_t_Pipeline_VITIS_LOOP_217_6_VITIS_LOOP_219_7_fu_1798    |compute_R_and_t_Pipeline_VITIS_LOOP_217_6_VITIS_LOOP_219_7    |        0|  15|   341|   1200|    0|
    |grp_compute_R_and_t_Pipeline_ccs_fu_1384                                  |compute_R_and_t_Pipeline_ccs                                  |        0|  60|   774|   4063|    0|
    |grp_compute_R_and_t_Pipeline_pc0_pw0_fu_1621                              |compute_R_and_t_Pipeline_pc0_pw0                              |        0|  12|   198|   1613|    0|
    |grp_compute_R_and_t_Pipeline_pcs_fu_1516                                  |compute_R_and_t_Pipeline_pcs                                  |        0|  54|  1231|   3150|    0|
    |grp_compute_R_and_t_Pipeline_pcs_neg_fu_1587                              |compute_R_and_t_Pipeline_pcs_neg                              |        0|   0|   486|    369|    0|
    |grp_doty_fu_1806                                                          |doty                                                          |        0|   5|   279|    547|    0|
    |faddfsub_32ns_32ns_32_1_full_dsp_1_U1464                                  |faddfsub_32ns_32ns_32_1_full_dsp_1                            |        0|   2|     0|    226|    0|
    |fcmp_32ns_32ns_1_1_no_dsp_1_U1477                                         |fcmp_32ns_32ns_1_1_no_dsp_1                                   |        0|   0|     0|      0|    0|
    |fdiv_32ns_32ns_32_2_no_dsp_1_U1471                                        |fdiv_32ns_32ns_32_2_no_dsp_1                                  |        0|   0|     0|      0|    0|
    |fdiv_32ns_32ns_32_2_no_dsp_1_U1472                                        |fdiv_32ns_32ns_32_2_no_dsp_1                                  |        0|   0|     0|      0|    0|
    |fdiv_32ns_32ns_32_2_no_dsp_1_U1473                                        |fdiv_32ns_32ns_32_2_no_dsp_1                                  |        0|   0|     0|      0|    0|
    |fdiv_32ns_32ns_32_2_no_dsp_1_U1474                                        |fdiv_32ns_32ns_32_2_no_dsp_1                                  |        0|   0|     0|      0|    0|
    |fdiv_32ns_32ns_32_2_no_dsp_1_U1475                                        |fdiv_32ns_32ns_32_2_no_dsp_1                                  |        0|   0|     0|      0|    0|
    |fdiv_32ns_32ns_32_2_no_dsp_1_U1476                                        |fdiv_32ns_32ns_32_2_no_dsp_1                                  |        0|   0|     0|      0|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U1465                                       |fmul_32ns_32ns_32_1_max_dsp_1                                 |        0|   3|     0|     77|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U1466                                       |fmul_32ns_32ns_32_1_max_dsp_1                                 |        0|   3|     0|     77|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U1467                                       |fmul_32ns_32ns_32_1_max_dsp_1                                 |        0|   3|     0|     77|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U1468                                       |fmul_32ns_32ns_32_1_max_dsp_1                                 |        0|   3|     0|     77|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U1469                                       |fmul_32ns_32ns_32_1_max_dsp_1                                 |        0|   3|     0|     77|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U1470                                       |fmul_32ns_32ns_32_1_max_dsp_1                                 |        0|   3|     0|     77|    0|
    |grp_svdPairs_12_12_svdTraits_12_12_float_float_float_float_s_fu_1776      |svdPairs_12_12_svdTraits_12_12_float_float_float_float_s      |        6|  89|  6491|  13356|    0|
    +--------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+-------+-----+
    |Total                                                                     |                                                              |        6| 312| 10642|  30115|    0|
    +--------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |                  Module                  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |ABt_U_U  |compute_R_and_t_ABt_U_RAM_1WNR_AUTO_1R1W  |        0|  32|  33|    0|     9|   32|     1|          288|
    |ABt_V_U  |compute_R_and_t_ABt_U_RAM_1WNR_AUTO_1R1W  |        0|  32|  33|    0|     9|   32|     1|          288|
    |A_U      |compute_R_and_t_A_RAM_AUTO_1R1W           |        1|   0|   0|    0|   144|   32|     1|         4608|
    |S_i_U    |compute_R_and_t_S_i_RAM_AUTO_0R0W         |        1|   0|   0|    0|   144|   32|     1|         4608|
    |U_i_U    |compute_R_and_t_U_i_RAM_AUTO_1R1W         |        1|   0|   0|    0|   144|   32|     1|         4608|
    |V_i_U    |compute_R_and_t_U_i_RAM_AUTO_1R1W         |        1|   0|   0|    0|   144|   32|     1|         4608|
    +---------+------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                                          |        4|  64|  66|    0|   594|  192|     6|        19008|
    +---------+------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |and_ln143_fu_2119_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln238_fu_2317_p2              |       and|   0|  0|   2|           1|           1|
    |icmp_ln143_1_fu_2107_p2           |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln143_fu_2101_p2             |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln238_1_fu_2305_p2           |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln238_fu_2299_p2             |      icmp|   0|  0|  11|           8|           2|
    |ap_block_state10_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state20_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |or_ln143_fu_2113_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln238_fu_2311_p2               |        or|   0|  0|   2|           1|           1|
    |xor_ln240_fu_2327_p2              |       xor|   0|  0|  33|          32|          33|
    |xor_ln241_fu_2342_p2              |       xor|   0|  0|  33|          32|          33|
    |xor_ln242_fu_2356_p2              |       xor|   0|  0|  33|          32|          33|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 165|         164|         111|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |ABt_U_address0             |   14|          3|    4|         12|
    |ABt_U_ce0                  |   14|          3|    1|          3|
    |ABt_U_ce1                  |    9|          2|    1|          2|
    |ABt_U_ce2                  |    9|          2|    1|          2|
    |ABt_U_we0                  |    9|          2|    1|          2|
    |ABt_V_address0             |   14|          3|    4|         12|
    |ABt_V_ce0                  |   14|          3|    1|          3|
    |ABt_V_ce1                  |    9|          2|    1|          2|
    |ABt_V_ce2                  |    9|          2|    1|          2|
    |ABt_V_we0                  |    9|          2|    1|          2|
    |A_address0                 |   14|          3|    8|         24|
    |A_ce0                      |   14|          3|    1|          3|
    |A_ce1                      |    9|          2|    1|          2|
    |A_we0                      |    9|          2|    1|          2|
    |R_address0                 |   43|          8|    4|         32|
    |R_address1                 |   31|          6|    4|         24|
    |R_ce0                      |   20|          4|    1|          4|
    |R_d0                       |   14|          3|   32|         96|
    |R_d1                       |   14|          3|   32|         96|
    |R_we0                      |   14|          3|    1|          3|
    |U_i_address0               |   14|          3|    8|         24|
    |U_i_ce0                    |   14|          3|    1|          3|
    |U_i_ce1                    |    9|          2|    1|          2|
    |U_i_we0                    |    9|          2|    1|          2|
    |U_i_we1                    |    9|          2|    1|          2|
    |V_i_address0               |   14|          3|    8|         24|
    |V_i_ce0                    |   14|          3|    1|          3|
    |V_i_ce1                    |    9|          2|    1|          2|
    |V_i_we0                    |    9|          2|    1|          2|
    |V_i_we1                    |    9|          2|    1|          2|
    |ap_NS_fsm                  |  181|         41|    1|         41|
    |grp_doty_fu_1806_a_offset  |   20|          4|    2|          8|
    |grp_fu_1819_opcode         |   14|          3|    2|          6|
    |grp_fu_1819_p0             |   31|          6|   32|        192|
    |grp_fu_1819_p1             |   26|          5|   32|        160|
    |grp_fu_1824_p0             |   31|          6|   32|        192|
    |grp_fu_1824_p1             |   26|          5|   32|        160|
    |grp_fu_1828_p1             |   14|          3|   32|         96|
    |grp_fu_1833_p1             |   14|          3|   32|         96|
    |grp_fu_1885_p0             |   14|          3|   32|         96|
    |mux_case_075_reg_1348      |    9|          2|   32|         64|
    |mux_case_079_reg_1298      |    9|          2|   32|         64|
    |mux_case_08464_reg_1358    |    9|          2|   32|         64|
    |mux_case_176_reg_1338      |    9|          2|   32|         64|
    |mux_case_180_reg_1288      |    9|          2|   32|         64|
    |mux_case_185_reg_1248      |    9|          2|   32|         64|
    |mux_case_277_reg_1328      |    9|          2|   32|         64|
    |mux_case_281_reg_1278      |    9|          2|   32|         64|
    |mux_case_286_reg_1238      |    9|          2|   32|         64|
    |mux_case_378_reg_1318      |    9|          2|   32|         64|
    |mux_case_382_reg_1268      |    9|          2|   32|         64|
    |mux_case_387_reg_1228      |    9|          2|   32|         64|
    |mux_case_483_reg_1258      |    9|          2|   32|         64|
    |mux_case_488_reg_1218      |    9|          2|   32|         64|
    |mux_case_4_reg_1308        |    9|          2|   32|         64|
    |t_address0                 |   20|          4|    2|          8|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      |  928|        198|  836|       2409|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                         | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+
    |R_load_2_reg_3565                                                                      |  32|   0|   32|          0|
    |R_load_3_reg_3572                                                                      |  32|   0|   32|          0|
    |R_load_4_reg_3577                                                                      |  32|   0|   32|          0|
    |and_ln143_reg_3453                                                                     |   1|   0|    1|          0|
    |ap_CS_fsm                                                                              |  40|   0|   40|          0|
    |grp_compute_R_and_t_Pipeline_1_fu_1368_ap_start_reg                                    |   1|   0|    1|          0|
    |grp_compute_R_and_t_Pipeline_6_fu_1676_ap_start_reg                                    |   1|   0|    1|          0|
    |grp_compute_R_and_t_Pipeline_ABt_fu_1689_ap_start_reg                                  |   1|   0|    1|          0|
    |grp_compute_R_and_t_Pipeline_VITIS_LOOP_1722_1_VITIS_LOOP_1723_2_fu_1762_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_R_and_t_Pipeline_VITIS_LOOP_1731_4_VITIS_LOOP_1732_5_fu_1786_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_R_and_t_Pipeline_VITIS_LOOP_1735_6_VITIS_LOOP_1736_7_fu_1792_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_R_and_t_Pipeline_VITIS_LOOP_217_6_VITIS_LOOP_219_7_fu_1798_ap_start_reg    |   1|   0|    1|          0|
    |grp_compute_R_and_t_Pipeline_ccs_fu_1384_ap_start_reg                                  |   1|   0|    1|          0|
    |grp_compute_R_and_t_Pipeline_pc0_pw0_fu_1621_ap_start_reg                              |   1|   0|    1|          0|
    |grp_compute_R_and_t_Pipeline_pcs_fu_1516_ap_start_reg                                  |   1|   0|    1|          0|
    |grp_compute_R_and_t_Pipeline_pcs_neg_fu_1587_ap_start_reg                              |   1|   0|    1|          0|
    |grp_doty_fu_1806_ap_start_reg                                                          |   1|   0|    1|          0|
    |grp_svdPairs_12_12_svdTraits_12_12_float_float_float_float_s_fu_1776_ap_start_reg      |   1|   0|    1|          0|
    |mul65_reg_3583                                                                         |  32|   0|   32|          0|
    |mul68_reg_3588                                                                         |  32|   0|   32|          0|
    |mul70_reg_3598                                                                         |  32|   0|   32|          0|
    |mul72_reg_3593                                                                         |  32|   0|   32|          0|
    |mux_case_075_reg_1348                                                                  |  32|   0|   32|          0|
    |mux_case_079_reg_1298                                                                  |  32|   0|   32|          0|
    |mux_case_08464_reg_1358                                                                |  32|   0|   32|          0|
    |mux_case_176_reg_1338                                                                  |  32|   0|   32|          0|
    |mux_case_180_reg_1288                                                                  |  32|   0|   32|          0|
    |mux_case_185_reg_1248                                                                  |  32|   0|   32|          0|
    |mux_case_277_reg_1328                                                                  |  32|   0|   32|          0|
    |mux_case_281_reg_1278                                                                  |  32|   0|   32|          0|
    |mux_case_286_reg_1238                                                                  |  32|   0|   32|          0|
    |mux_case_378_reg_1318                                                                  |  32|   0|   32|          0|
    |mux_case_382_reg_1268                                                                  |  32|   0|   32|          0|
    |mux_case_387_reg_1228                                                                  |  32|   0|   32|          0|
    |mux_case_483_reg_1258                                                                  |  32|   0|   32|          0|
    |mux_case_488_reg_1218                                                                  |  32|   0|   32|          0|
    |mux_case_4_reg_1308                                                                    |  32|   0|   32|          0|
    |pc0_1_reg_3493                                                                         |  32|   0|   32|          0|
    |pc0_2_reg_3505                                                                         |  32|   0|   32|          0|
    |pc0_reg_3499                                                                           |  32|   0|   32|          0|
    |pw0_1_reg_3481                                                                         |  32|   0|   32|          0|
    |pw0_2_reg_3487                                                                         |  32|   0|   32|          0|
    |pw0_reg_3475                                                                           |  32|   0|   32|          0|
    |reg_1891                                                                               |  32|   0|   32|          0|
    |reg_1898                                                                               |  32|   0|   32|          0|
    |reg_1905                                                                               |  32|   0|   32|          0|
    |reg_1911                                                                               |  32|   0|   32|          0|
    |reg_1916                                                                               |  32|   0|   32|          0|
    |reg_1921                                                                               |  32|   0|   32|          0|
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                  |1142|   0| 1142|          0|
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------+-----+-----+------------+-----------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  compute_R_and_t|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  compute_R_and_t|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  compute_R_and_t|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  compute_R_and_t|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  compute_R_and_t|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  compute_R_and_t|  return value|
|u_read          |   in|   32|     ap_none|           u_read|        scalar|
|u_read_189      |   in|   32|     ap_none|       u_read_189|        scalar|
|u_read_190      |   in|   32|     ap_none|       u_read_190|        scalar|
|u_read_191      |   in|   32|     ap_none|       u_read_191|        scalar|
|u_read_192      |   in|   32|     ap_none|       u_read_192|        scalar|
|u_read_193      |   in|   32|     ap_none|       u_read_193|        scalar|
|u_read_194      |   in|   32|     ap_none|       u_read_194|        scalar|
|u_read_195      |   in|   32|     ap_none|       u_read_195|        scalar|
|u_read_196      |   in|   32|     ap_none|       u_read_196|        scalar|
|u_read_197      |   in|   32|     ap_none|       u_read_197|        scalar|
|u_read_198      |   in|   32|     ap_none|       u_read_198|        scalar|
|u_read_199      |   in|   32|     ap_none|       u_read_199|        scalar|
|u_read_200      |   in|   32|     ap_none|       u_read_200|        scalar|
|u_read_201      |   in|   32|     ap_none|       u_read_201|        scalar|
|u_read_202      |   in|   32|     ap_none|       u_read_202|        scalar|
|u_read_203      |   in|   32|     ap_none|       u_read_203|        scalar|
|u_read_204      |   in|   32|     ap_none|       u_read_204|        scalar|
|u_read_205      |   in|   32|     ap_none|       u_read_205|        scalar|
|u_read_206      |   in|   32|     ap_none|       u_read_206|        scalar|
|u_read_207      |   in|   32|     ap_none|       u_read_207|        scalar|
|u_read_208      |   in|   32|     ap_none|       u_read_208|        scalar|
|u_read_209      |   in|   32|     ap_none|       u_read_209|        scalar|
|u_read_210      |   in|   32|     ap_none|       u_read_210|        scalar|
|u_read_211      |   in|   32|     ap_none|       u_read_211|        scalar|
|u_read_212      |   in|   32|     ap_none|       u_read_212|        scalar|
|u_read_213      |   in|   32|     ap_none|       u_read_213|        scalar|
|u_read_214      |   in|   32|     ap_none|       u_read_214|        scalar|
|u_read_215      |   in|   32|     ap_none|       u_read_215|        scalar|
|u_read_216      |   in|   32|     ap_none|       u_read_216|        scalar|
|u_read_217      |   in|   32|     ap_none|       u_read_217|        scalar|
|u_read_218      |   in|   32|     ap_none|       u_read_218|        scalar|
|u_read_219      |   in|   32|     ap_none|       u_read_219|        scalar|
|u_read_220      |   in|   32|     ap_none|       u_read_220|        scalar|
|u_read_221      |   in|   32|     ap_none|       u_read_221|        scalar|
|u_read_222      |   in|   32|     ap_none|       u_read_222|        scalar|
|u_read_223      |   in|   32|     ap_none|       u_read_223|        scalar|
|u_read_224      |   in|   32|     ap_none|       u_read_224|        scalar|
|u_read_225      |   in|   32|     ap_none|       u_read_225|        scalar|
|u_read_226      |   in|   32|     ap_none|       u_read_226|        scalar|
|u_read_227      |   in|   32|     ap_none|       u_read_227|        scalar|
|u_read_228      |   in|   32|     ap_none|       u_read_228|        scalar|
|u_read_229      |   in|   32|     ap_none|       u_read_229|        scalar|
|u_read_230      |   in|   32|     ap_none|       u_read_230|        scalar|
|u_read_231      |   in|   32|     ap_none|       u_read_231|        scalar|
|u_read_232      |   in|   32|     ap_none|       u_read_232|        scalar|
|u_read_233      |   in|   32|     ap_none|       u_read_233|        scalar|
|u_read_234      |   in|   32|     ap_none|       u_read_234|        scalar|
|u_read_235      |   in|   32|     ap_none|       u_read_235|        scalar|
|betas_read      |   in|   32|     ap_none|       betas_read|        scalar|
|betas_read_14   |   in|   32|     ap_none|    betas_read_14|        scalar|
|betas_read_15   |   in|   32|     ap_none|    betas_read_15|        scalar|
|betas_read_16   |   in|   32|     ap_none|    betas_read_16|        scalar|
|alphas_read     |   in|   32|     ap_none|      alphas_read|        scalar|
|alphas_read_78  |   in|   32|     ap_none|   alphas_read_78|        scalar|
|alphas_read_79  |   in|   32|     ap_none|   alphas_read_79|        scalar|
|alphas_read_80  |   in|   32|     ap_none|   alphas_read_80|        scalar|
|alphas_read_81  |   in|   32|     ap_none|   alphas_read_81|        scalar|
|alphas_read_82  |   in|   32|     ap_none|   alphas_read_82|        scalar|
|alphas_read_83  |   in|   32|     ap_none|   alphas_read_83|        scalar|
|alphas_read_84  |   in|   32|     ap_none|   alphas_read_84|        scalar|
|alphas_read_85  |   in|   32|     ap_none|   alphas_read_85|        scalar|
|alphas_read_86  |   in|   32|     ap_none|   alphas_read_86|        scalar|
|alphas_read_87  |   in|   32|     ap_none|   alphas_read_87|        scalar|
|alphas_read_88  |   in|   32|     ap_none|   alphas_read_88|        scalar|
|alphas_read_89  |   in|   32|     ap_none|   alphas_read_89|        scalar|
|alphas_read_90  |   in|   32|     ap_none|   alphas_read_90|        scalar|
|alphas_read_91  |   in|   32|     ap_none|   alphas_read_91|        scalar|
|alphas_read_92  |   in|   32|     ap_none|   alphas_read_92|        scalar|
|alphas_read_93  |   in|   32|     ap_none|   alphas_read_93|        scalar|
|alphas_read_94  |   in|   32|     ap_none|   alphas_read_94|        scalar|
|alphas_read_95  |   in|   32|     ap_none|   alphas_read_95|        scalar|
|alphas_read_96  |   in|   32|     ap_none|   alphas_read_96|        scalar|
|pws_read        |   in|   32|     ap_none|         pws_read|        scalar|
|pws_read_72     |   in|   32|     ap_none|      pws_read_72|        scalar|
|pws_read_73     |   in|   32|     ap_none|      pws_read_73|        scalar|
|pws_read_74     |   in|   32|     ap_none|      pws_read_74|        scalar|
|pws_read_75     |   in|   32|     ap_none|      pws_read_75|        scalar|
|pws_read_76     |   in|   32|     ap_none|      pws_read_76|        scalar|
|pws_read_77     |   in|   32|     ap_none|      pws_read_77|        scalar|
|pws_read_78     |   in|   32|     ap_none|      pws_read_78|        scalar|
|pws_read_79     |   in|   32|     ap_none|      pws_read_79|        scalar|
|pws_read_80     |   in|   32|     ap_none|      pws_read_80|        scalar|
|pws_read_81     |   in|   32|     ap_none|      pws_read_81|        scalar|
|pws_read_82     |   in|   32|     ap_none|      pws_read_82|        scalar|
|pws_read_83     |   in|   32|     ap_none|      pws_read_83|        scalar|
|pws_read_84     |   in|   32|     ap_none|      pws_read_84|        scalar|
|pws_read_85     |   in|   32|     ap_none|      pws_read_85|        scalar|
|R_address0      |  out|    4|   ap_memory|                R|         array|
|R_ce0           |  out|    1|   ap_memory|                R|         array|
|R_we0           |  out|    1|   ap_memory|                R|         array|
|R_d0            |  out|   32|   ap_memory|                R|         array|
|R_q0            |   in|   32|   ap_memory|                R|         array|
|R_address1      |  out|    4|   ap_memory|                R|         array|
|R_ce1           |  out|    1|   ap_memory|                R|         array|
|R_we1           |  out|    1|   ap_memory|                R|         array|
|R_d1            |  out|   32|   ap_memory|                R|         array|
|R_q1            |   in|   32|   ap_memory|                R|         array|
|t_address0      |  out|    2|   ap_memory|                t|         array|
|t_ce0           |  out|    1|   ap_memory|                t|         array|
|t_we0           |  out|    1|   ap_memory|                t|         array|
|t_d0            |  out|   32|   ap_memory|                t|         array|
+----------------+-----+-----+------------+-----------------+--------------+

