dwords_per_loop	,	V_161
ring	,	V_14
CB_SF_EXPORT_NORM	,	V_19
sq_tex_resource_word1	,	V_64
sq_tex_resource_word0	,	V_63
num_ps_gprs	,	V_94
vs_offset	,	V_42
upper_32_bits	,	F_15
num_es_stack_entries	,	V_106
dev	,	V_137
CHIP_RV620	,	V_57
PACKET2	,	F_53
PACKET3	,	F_10
sq_tex_resource_word4	,	V_65
CHIP_RV740	,	V_112
height	,	V_147
num_gpu_pages	,	V_145
unlikely	,	F_57
num_vs_gprs	,	V_95
num_es_gprs	,	V_98
RADEON_GPU_PAGE_SIZE	,	V_169
radeon_fence	,	V_153
SQ_ENDIAN_8IN32	,	V_53
size	,	V_35
sq_gpr_resource_mgmt_2	,	V_90
sq_gpr_resource_mgmt_1	,	V_89
CHIP_RV610	,	V_56
CHIP_RV730	,	V_111
"blit_rectangle: h=%d, w=%d, pages=%d\n"	,	L_5
r600_blit_prepare_copy	,	F_72
NUM_ES_GPRS	,	F_42
shader_obj	,	V_134
PACKET3_INDIRECT_BUFFER	,	V_118
num_es_threads	,	V_102
r600_blit_init	,	F_51
radeon_bo_pin	,	F_58
src_gpu_addr	,	V_163
PACKET3_CB_ACTION_ENA	,	V_172
int2float	,	F_1
PA_SC_SCREEN_SCISSOR_TL	,	V_76
PACKET3_SH_ACTION_ENA	,	V_51
rdev	,	V_8
NUM_VS_THREADS	,	F_44
sem	,	V_158
cp_set_surface_sync	,	F_11
sq_thread_resource_mgmt	,	V_91
SQ_VTXC_ENDIAN_SWAP	,	F_18
memcpy_toio	,	F_63
"rectangle w=%d h=%d\n"	,	L_7
num_gs_threads	,	V_101
h	,	V_11
real_vram_size	,	V_143
uint32_t	,	T_2
i	,	V_121
CB_COLOR0_VIEW	,	V_29
r7xx_default_state	,	V_138
r	,	V_122
num_temp_gprs	,	V_96
NUM_GS_STACK_ENTRIES	,	F_49
w	,	V_10
PACKET3_SET_CONFIG_REG	,	V_79
x	,	V_1
CHIP_RV710	,	V_60
radeon_semaphore_create	,	F_74
ring_size_per_loop	,	V_128
SQ_PGM_CF_OFFSET_VS	,	V_45
radeon_ring_lock	,	F_76
radeon_bo_kmap	,	F_62
SQ_PGM_START_VS	,	V_43
S_038010_REQUEST_SIZE	,	F_26
radeon_device	,	V_7
NUM_ES_THREADS	,	F_46
ES_PRIO	,	F_37
NUM_GS_GPRS	,	F_41
PACKET3_SET_RESOURCE	,	V_54
r6xx_default_size	,	V_131
ror32	,	F_3
CB_FORMAT	,	F_6
set_tex_resource	,	F_19
vb_cpu_addr	,	V_166
CB_ARRAY_MODE	,	F_8
ARRAY_1D_TILED_THIN1	,	V_20
radeon_ring	,	V_13
CB_COLOR0_INFO	,	V_30
num_vs_threads	,	V_100
VGT_PRIMITIVE_TYPE	,	V_80
CB_COLOR0_TILE	,	V_31
S_038000_PITCH	,	F_22
S_038004_DATA_FORMAT	,	F_24
DI_SRC_SEL_AUTO_INDEX	,	V_87
mc_addr	,	V_36
CB_COLOR0_MASK	,	V_33
DX9_CONSTS	,	V_114
vb	,	V_156
CB_COLOR0_BASE	,	V_22
VS_PRIO	,	F_35
radeon_bo_unpin	,	F_67
radeon_sa_bo_new	,	F_73
DRM_ERROR	,	F_55
ring_size_common	,	V_127
SQ_TEX_VTX_VALID_BUFFER	,	V_55
x1	,	V_73
x2	,	V_74
CHIP_RV770	,	V_26
RADEON_GEM_DOMAIN_VRAM	,	V_136
num_ps_stack_entries	,	V_103
"r600 failed to allocate shader\n"	,	L_1
sq_vtx_constant_word2	,	V_52
SQ_PGM_EXPORTS_PS	,	V_49
BUG_ON	,	F_71
radeon_semaphore_sync_rings	,	F_79
gpu_addr	,	V_12
CHIP_RV635	,	V_109
GS_PRIO	,	F_36
PACKET3_DRAW_INDEX_AUTO	,	V_86
SQ_VTXC_BASE_ADDR_HI	,	F_14
SQ_VTXC_STRIDE	,	F_16
RECT_UNIT_H	,	V_151
PA_SC_GENERIC_SCISSOR_TL	,	V_77
DI_PT_RECTLIST	,	V_82
PACKET3_VC_ACTION_ENA	,	V_62
dev_err	,	F_60
shader_gpu_addr	,	V_41
RECT_UNIT_W	,	V_152
cpu_to_le32	,	F_52
state_len	,	V_116
y2	,	V_75
r600_blit_done_copy	,	F_81
SQ_PGM_RESOURCES_PS	,	V_48
PACKET3_SET_CONFIG_REG_OFFSET	,	V_81
NUM_VS_GPRS	,	F_39
radeon_ttm_set_active_vram_size	,	F_65
SQ_TEX_VTX_VALID_TEXTURE	,	V_72
sq_stack_resource_mgmt_2	,	V_93
sq_stack_resource_mgmt_1	,	V_92
V_038000_ARRAY_1D_TILED_THIN1	,	V_67
NUM_PS_THREADS	,	F_43
NUM_CLAUSE_TEMP_GPRS	,	F_40
ptr	,	V_123
ps_offset	,	V_46
__BIG_ENDIAN	,	F_17
PACKET3_TC_ACTION_ENA	,	V_61
dst_gpu_addr	,	V_164
SQ_CONFIG	,	V_119
PACKET3_SET_CONTEXT_REG_OFFSET	,	V_23
radeon_sa_bo_gpu_addr	,	F_87
CHIP_RV630	,	V_108
DRM_DEBUG	,	F_61
family	,	V_24
max_pages	,	V_148
PA_SC_WINDOW_SCISSOR_TL	,	V_78
radeon_sa_bo_free	,	F_75
"failed to map blit object %d\n"	,	L_4
r600_blit_create_rect	,	F_69
set_render_target	,	F_4
num_vs_stack_entries	,	V_104
S_038000_DIM	,	F_20
slice	,	V_18
PACKET3_SURFACE_SYNC	,	V_38
SQ_PGM_RESOURCES_VS	,	V_44
pitch	,	V_17
radeon_bo_create	,	F_54
RADEON_RING_TYPE_GFX_INDEX	,	V_15
radeon_bo_kunmap	,	F_64
sync_type	,	V_34
NUM_GS_THREADS	,	F_45
r600_blit	,	V_40
S_038000_TEX_WIDTH	,	F_23
"r6xx blit allocated bo %08x vs %08x ps %08x\n"	,	L_3
radeon_fence_note_sync	,	F_80
DI_INDEX_SIZE_16_BIT	,	V_84
S_038000_TILE_MODE	,	F_21
radeon_semaphore_free	,	F_77
radeon_ring_unlock_commit	,	F_84
PAGE_SIZE	,	V_135
"(%d) pin blit object failed\n"	,	L_2
r6xx_vs_size	,	V_132
radeon_fence_need_sync	,	F_78
ring_size	,	V_159
COLOR_8_8_8_8	,	V_171
ALIGN	,	F_5
__pure	,	T_1
r6xx_ps_size	,	V_133
size_in_bytes	,	V_167
S_038010_DST_SEL_W	,	F_30
obj_size	,	V_120
r6xx_ps	,	V_141
radeon_fence_emit	,	F_82
ALU_INST_PREFER_VECTOR	,	V_115
PACKET3_SURFACE_BASE_UPDATE	,	V_27
V_038000_SQ_TEX_DIM_2D	,	V_66
fraction	,	V_4
I2F_MASK	,	V_6
num_gs_gprs	,	V_97
CB_SOURCE_FORMAT	,	F_7
PACKET3_SET_CONTEXT_REG	,	V_21
max_dim	,	V_129
width	,	V_146
NUM_PS_STACK_ENTRIES	,	F_47
msb	,	V_2
draw_auto	,	F_32
CHIP_RV670	,	V_110
I2F_FRAC_BITS	,	V_5
NUM_VS_STACK_ENTRIES	,	F_48
num_gs_stack_entries	,	V_105
cb_color_info	,	V_16
FMT_8_8_8_8	,	V_170
sq_config	,	V_88
PS_PRIO	,	F_34
pages	,	V_149
u32	,	T_4
mc	,	V_142
PACKET3_NUM_INSTANCES	,	V_85
r600_blit_fini	,	F_66
vb_gpu_addr	,	V_165
radeon_ring_unlock_undo	,	F_83
exponent	,	V_3
"emitting copy %16llx %16llx %d\n"	,	L_6
dwords	,	V_107
radeon_semaphore	,	V_157
S_038004_TEX_HEIGHT	,	F_25
S_038010_DST_SEL_Z	,	F_29
S_038010_DST_SEL_X	,	F_27
num_ps_threads	,	V_99
NUM_ES_STACK_ENTRIES	,	F_50
S_038010_DST_SEL_Y	,	F_28
r6xx_vs	,	V_140
PACKET3_CB0_DEST_BASE_ENA	,	V_173
format	,	V_9
radeon_ring_write	,	F_9
radeon_bo_unref	,	F_68
pages_per_loop	,	V_168
sq_pgm_resources	,	V_39
rect_order	,	V_150
CHIP_RS780	,	V_58
state_offset	,	V_117
set_vtx_resource	,	F_13
CB_COLOR0_SIZE	,	V_28
SQ_PGM_START_PS	,	V_47
SQ_PGM_CF_OFFSET_PS	,	V_50
packet2s	,	V_124
num_loops	,	V_160
set_scissors	,	F_31
radeon_sa_bo	,	V_155
CB_COLOR0_FRAG	,	V_32
PACKET3_INDEX_TYPE	,	V_83
VC_ENABLE	,	V_113
r7xx_default_size	,	V_130
primitives	,	V_126
r6xx_default_state	,	V_139
visible_vram_size	,	V_144
SQ_SEL_W	,	V_71
SQ_SEL_X	,	V_68
radeon_bo_reserve	,	F_56
SQ_SEL_Y	,	V_69
SQ_SEL_Z	,	V_70
r600_kms_blit_copy	,	F_85
set_shaders	,	F_12
WARN_ON	,	F_70
__fls	,	F_2
NUM_PS_GPRS	,	F_38
num_packet2s	,	V_125
ring_tmp_bo	,	V_162
u64	,	T_3
cp_coher_size	,	V_37
radeon_bo_unreserve	,	F_59
CHIP_RS880	,	V_59
set_default_state	,	F_33
fence	,	V_154
CHIP_R600	,	V_25
radeon_sa_bo_cpu_addr	,	F_86
