<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8">
  <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
  <meta name="description" content="">
  <meta name="author" content="">

  <title>Wei Wang</title>

  <!-- Bootstrap core CSS -->
  <link href="vendor/bootstrap/css/bootstrap.min.css" rel="stylesheet">

  <!-- Custom fonts for this template -->
  <link href="https://fonts.googleapis.com/css?family=Saira+Extra+Condensed:500,700" rel="stylesheet">
  <link href="https://fonts.googleapis.com/css?family=Muli:400,400i,800,800i" rel="stylesheet">
  <link href="vendor/fontawesome-free/css/all.min.css" rel="stylesheet">

  <!-- Custom styles for this template -->
  <link href="css/resume.min.css" rel="stylesheet">

</head>

<body id="page-top">

  <nav class="navbar navbar-expand-lg navbar-dark bg-primary fixed-top" id="sideNav">
    <a class="navbar-brand js-scroll-trigger" href="#page-top">
      <span class="d-block d-lg-none">Wei Wang</span>
      <span class="d-none d-lg-block">
        <img class="img-fluid img-profile rounded-circle mx-auto mb-2" src="img/profile.jpg" alt="">
      </span>
    </a>
    <button class="navbar-toggler" type="button" data-toggle="collapse" data-target="#navbarSupportedContent" aria-controls="navbarSupportedContent" aria-expanded="false" aria-label="Toggle navigation">
      <span class="navbar-toggler-icon"></span>
    </button>
    <div class="collapse navbar-collapse" id="navbarSupportedContent">
      <ul class="navbar-nav">
        <li class="nav-item">
          <a class="nav-link js-scroll-trigger" href="#about">About</a>
        </li>
        <li class="nav-item">
          <a class="nav-link js-scroll-trigger" href="#experience">Publications</a>
        </li>
        <li class="nav-item">
          <a class="nav-link js-scroll-trigger" href="#education">Patents</a>
        </li>
        <li class="nav-item">
          <a class="nav-link js-scroll-trigger" href="#skills">Talks</a>
        </li>
        <li class="nav-item">
          <a class="nav-link js-scroll-trigger" href="#interests">Interests</a>
        </li>
        <li class="nav-item">
          <a class="nav-link js-scroll-trigger" href="#awards">Services</a>
        </li>
      </ul>
    </div>
  </nav>

  <div class="container-fluid p-0">

    <section class="resume-section p-3 p-lg-5 d-flex align-items-center" id="about">
      <div class="w-100">
        <h1 class="mb-0">Wei
          <span class="text-primary">Wang</span>
        </h1>
        <div class="subheading mb-5">
          <a href="https://goo.gl/maps/8EbFmp8KmHoha9fQ7">Find me</a>
        </div>
        <p class="lead mb-5"> I'm a researcher at Arm Research in Cambridge, where I lead the systems research on non-volatile memories. My current research focus is on addressing the programming challenges of persistent memory, balancing programmability and performance. </p>
        <div class="social-icons">
          <a href="https://scholar.google.co.uk/citations?user=nJ9OLBoAAAAJ&hl=en&authuser=1">
            <i class="fab fa-google"></i>
          </a>
        </div>
      </div>
    </section>

    <hr class="m-0">

    <section class="resume-section p-3 p-lg-5 d-flex justify-content-center" id="experience">
      <div class="w-100">
        <h2 class="mb-5">Selected Publications</h2>



        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/isca2020.pdf>Relaxed Persist Ordering Using Strand Persistency</a></h3>
            <div class="subheading mb-3">Addressing NVM Programming Challenges</div>
            <p> Emerging persistent memory (PM) technologies
                promise the performance of DRAM with the durability of
                Flash. Several language-level persistency models have emerged
                recently to aid programming recoverable data structures in PM.
                Unfortunately, these persistency models are built upon hardware
                primitives that impose stricter ordering constraints on PM operations 
                than the persistency models require. Alternative solutions
                use fixed and inflexible hardware logging techniques to relax
                ordering constraints on PM operations, but do not readily apply
                to general synchronization primitives employed by language-level
                persistency models. Instead, we propose StrandWeaver, a hardware 
                implementation of strand persistency model, to minimally
                constrain ordering on PM operations. StrandWeaver manages
                PM order within a strand, a logically independent sequence of
                operations within a thread. PM operations that lie on separate
                strands are unordered and may drain concurrently to PM.
                StrandWeaver implements primitives under strand persistency to
                allow programmers to improve concurrency and relax ordering
                constraints on updates as they drain to PM. Furthermore, we
                design mechanisms that map persistency semantics in high-level
                language persistency models to the primitives implemented by
                StrandWeaver. We demonstrate that StrandWeaver can enable
                greater concurrency of PM operations than existing ISA-level
                ordering mechanisms, improving performance by up to 1.97×
                (1.45× avg.).</p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">ISCA'20, June 2020</span>
          </div>
        </div>

         <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/ispass2020.pdf>Fused: Closed-loop Performance and Energy Simulation of Embedded Systems</a></h3>
            <div class="subheading mb-3">NVM for IoT</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">ISPASS'20, April 2020</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/nvmw2020.pdf>Hardware Implementation of Strand Persistency</a></h3>
            <div class="subheading mb-3">Addressing NVM Programming Challenges</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">NVMW'20, March 2020</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/spaa19_paper.pdf>Persistent Atomics for Implementing Durable Lock-Free Data Structures for Non-Volatile Memory</a></h3>
            <div class="subheading mb-3">Addressing NVM Programming Challenges</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">SPAA'19, June 2019</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/toppicks-19.pdf>Language support for memory persistency</a></h3>
            <div class="subheading mb-3">Addressing NVM Programming Challenges</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">IEEE Micro Top Picks, May-June 2019</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/dac19.pdf>Efficient State Retention through Paged Memory Management for Reactive Transient Computing</a></h3>
            <div class="subheading mb-3">NVM for IoT</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">DAC'19, June 2019</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/nvmw19.pdf>Strand Persistency</a></h3>
            <div class="subheading mb-3">Addressing NVM Programming Challenges</div>
            <p> </p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">NVMW'19, March 2019</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/fast19.pdf>Software Wear Management for Persistent Memories</a></h3>
            <div class="subheading mb-3">Addressing NVM Endurance Challenges</div>
            <p> </p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">FAST'19, Feburary 2019</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/memsys18_paper.pdf>Quantifying the performance overheads of PMDK</a></h3>
            <div class="subheading mb-3">Addressing NVM Programming Challenges</div>
            <p> </p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">MEMSYS'18, October 2018</span>
          </div>
        </div>


        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/pldi18.pdf>Persistency for synchronization-free regions</a></h3>
            <div class="subheading mb-3">Addressing NVM Programming Challenges</div>
              <p> </p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">PLDI'18, June 2018</span>
          </div>
        </div>


        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/memsys17.pdf>Composing lifetime enhancing techniques for non-volatile main memories</a></h3>
            <div class="subheading mb-3">Addressing NVM Endurance Challenges</div>
              <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">MEMSYS'17, October 2017</span>
          </div>
        </div>


        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/memsys15.pdf>Inefficiencies in the Cache Hierarchy: A Sensitivity Study of Cacheline Size with Mobile Workloads</a></h3>
            <div class="subheading mb-3">Pushing Mobile Performance and Efficiency Boundary</div>
              <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">MEMSYS'15, October 2015</span>
          </div>
        </div>


        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/iiswc13.pdf>A structured approach to the simulation, analysis and characterization of smartphone applications</a></h3>
            <div class="subheading mb-3">Pushing Mobile Performance and Efficiency Boundary</div>
              <p> </p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">IISWC'13, September 2013</span>
          </div>
        </div>

      </div>

    </section>

    <hr class="m-0">

    <section class="resume-section p-3 p-lg-5 d-flex align-items-center" id="education">
      <div class="w-100">
        <h2 class="mb-5">Selected Patents</h2>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0">Instruction ordering</h3>
            <div class="subheading mb-3">Processor Architecture, US16/296,507</div>
              <p> A data processing apparatus includes obtain circuitry that obtains a stream of instructions. The stream of instructions includes a barrier creation instruction and a barrier inhibition instruction. Track circuitry orders sending each instruction in the stream of instructions to processing circuitry based on one or more dependencies. The track circuitry is responsive to the barrier creation instruction to cause the one or more dependencies to include one or more barrier dependencies in which pre-barrier instructions, occurring before the barrier creation instruction in the stream, are sent before post-barrier instructions, occurring after the barrier creation instruction in the stream, are sent. The track circuitry is also responsive to the barrier inhibition instruction to relax the barrier dependencies to permit post-inhibition instructions, occurring after the barrier inhibition instruction in the stream, to be sent before the prebarrier instructions.</p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">March 2019</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0">Method and apparatus for implementing lock-free data structures</h3>
            <div class="subheading mb-3"> Processor Architecture, US16/183,201</div>
              <p> An instruction set architecture of a data processing system includes one or more persistent atomic instructions that provide failure-safe atomicity. When issued, a sequence of operations associated with the persistent atomic instruction are performed and first data, associated with a first address in a persistent memory of the data processing system, is written to a point of persistence in the data processing system.  Access to data associated with the first address is controlled such that the first data is not available to other execution threads of the data processing system until completion of writing the first data to the point of persistence.  The point of persistence may be the persistent memory itself or a persist buffer.  The persist buffer may be a volatile or non-volatile buffer.  One or more monitors may control access to data at memory addresses dependent upon a designated state of exclusivity.</p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">November 2018</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=https://patentimages.storage.googleapis.com/66/f4/1e/b7aa1f73f83a4b/US10445238.pdf>Robust Transactional Memory</a></h3>
            <div class="subheading mb-3">Processor Microarchitecture, Patent No.: US 10,445,238 B1 </div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">April 2018</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=https://patentimages.storage.googleapis.com/cf/59/cf/eaebb28fc30280/US20190294364A1.pdf>Energy conservation for memory applications</a></h3>
            <div class="subheading mb-3">Memory System, US15/927,478</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">March 2018</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=https://patentimages.storage.googleapis.com/49/a9/47/9402340dca683e/US20190155750A1.pdf>Multi-tier cache placement mechanism</a></h3>
            <div class="subheading mb-3">Processor Microarchitecture, PCT/GB2018/053361</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">November 2017</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=https://patentimages.storage.googleapis.com/02/39/86/c9aba000861b1e/US20190129633A1.pdf>Initialisation of a storage device</a></h3>
            <div class="subheading mb-3">Memory System, GB2561011A</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">October 2017</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=https://patentimages.storage.googleapis.com/33/6a/77/c0dc742c81b3fa/US20190004960A1.pdf>Apparatus and method of handling caching of persistent data</a></h3>
            <div class="subheading mb-3">Memory System, US16/005,934</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">June 2017</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=https://patentimages.storage.googleapis.com/10/6d/10/77639d3045d654/GB2561011A.pdf>Initialisation of a storage device</a></h3>
            <div class="subheading mb-3">Memory System, PCT/GB2018/052997</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">March 2017</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=https://patentimages.storage.googleapis.com/df/65/8b/4420553d6ea232/US20180286475A1.pdf>Control of refresh operation for memory regions</a></h3>
            <div class="subheading mb-3">Memory System, US15/886,970</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">March 2017</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=https://patentimages.storage.googleapis.com/76/4b/90/24b81eb638969d/US20170147207A1.pdf>Non-volatile buffer for memory operations</a></h3>
            <div class="subheading mb-3">Processor Microarchitecture, Memory System, US20170147207A1</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">November 2015</span>
          </div>
        </div>


      </div>
    </section>

    <hr class="m-0">

    <section class="resume-section p-3 p-lg-5 d-flex align-items-center" id="skills">
      <div class="w-100">
        <h2 class="mb-5">Talks</h2>

        <div class="subheading mb-3"></div>
        <ul class="fa-ul mb-0">
          <li>
            <i class="fa-li fa fa-check"></i>
            <a href="pdf/spaa19_talk.pdf">SPAA'19 Talk: "Persistent Atomics for Implementing Durable Lock-free Data Structures for Non-Volatile Memory" </a>
            </li>
          <li>
            <i class="fa-li fa fa-check"></i>
            <a href="pdf/spaa19_paper.pdf">SPAA'19 Paper: "Persistent Atomics for Implementing Durable Lock-free Data Structures for Non-Volatile Memory"</a>
          </li>
          <li>
            <i class="fa-li fa fa-check"></i>
            <a href="pdf/memsys18_talk.pdf">MEMSYS'18 Talk: "Quantifying the performance overheads of PMDK" </a>
          </li>
          <li>
            <i class="fa-li fa fa-check"></i>
            <a href="pdf/memsys18_paper.pdf">MEMSYS'18 Paper: "Quantifying the performance overheads of PMDK"</a>
          </li>
          <li>
            <i class="fa-li fa fa-check"></i>
            <a href="pdf/mimoics17_talk.pdf">MIMOICS'17 Talk: "Genomics at Arm" </a>
          </li>
          <li>
            <i class="fa-li fa fa-check"></i>
            <a href="pdf/mspc14_talk.pdf">MSPC'14 Talk: "DataProf: Exposing Data Movements in the Memory Hierarchy" </a>
          </li>
          <li>
            <i class="fa-li fa fa-check"></i>
            <a href="pdf/mspc14_poster.pdf"> MSPC'14 Poster: "Data Profiler: Exposing Data Movements"</a>
          </li>
        </ul>
      </div>
    </section>

    <hr class="m-0">

    <section class="resume-section p-3 p-lg-5 d-flex align-items-center" id="interests">
      <div class="w-100">
        <h2 class="mb-5">Research Interests</h2>
        <p>Apart from systems research related to non-volatile memory, I'm also interested in novel use cases of emerging non-volatile memories, ranging from off-chip to on-chip memory use cases, and from uses as memory to uses as analog computing device for machine learning and bioinformatics.</p>
        <p class="mb-3">Outside of memory, I'm also interested in exploring pushing up the boundary between hardware and software from ISA, i.e., EDGE, just as non-volatile memory shifts the volatile and non-volatile boundary up from memory/storage to CPU caches/memory. You can find some of my thoughts in this direction in the short <a href="pdf/2020.pdf"> write-up (中文)</a>. </p>

        <p>In the past, I've also led the project on accelerating genomics on Arm, you can find the invited talk that I gave at Cambridge University Computer Laboratory on <a href="pdf/mimoics17_talk.pdf">Genomics at Arm</a>, also a short abstract on <a href="pdf/accelerator_abstract.pdf">Hardware Accelerators for Genomic Data Processing</a>.</p>
        <p class="mb-1">Please <a href="mailto:camwwang@gmail.com">get in touch</a> if you are interested in exploring collaboration opportunities.</p>
      </div>
    </section>

    <hr class="m-0">

    <section class="resume-section p-3 p-lg-5 d-flex align-items-center" id="awards">
      <div class="w-100">
        <h2 class="mb-5">Services &amp; Awards</h2>
        <ul class="fa-ul mb-0">
          <li>
            <i class="fa-li fa fa-trophy text-warning"></i>
            <a href=https://www.snia.org/forums/cmsi/nvmp>Member of SNIA NVM Programming Technical Working Group</a></li>
          <li>
            <i class="fa-li fa fa-trophy text-warning"></i>
            <a href=http://www.sagestorage.eu/>Consortium member of EU funded project SAGE2</a></li>
          <li>
            <i class="fa-li fa fa-trophy text-warning"></i>
            <a href=https://www.hpca-conf.org/2020/program-committee>Program Committee for HPCA 2020</a> </li>
          <li>
            <i class="fa-li fa fa-trophy text-warning"></i>
            <a href=http://nvmw.ucsd.edu/about>Program Committee for NVMW 2020</a> </li>
          <li>
            <i class="fa-li fa fa-trophy text-warning"></i>
            <a href=http://www.gem5.org/events/asplos-2017>Organizer of Architectural Exploration with Gem5 Tutorial at ASPLOS 2017</a></li>
          <li>
            <i class="fa-li fa fa-trophy text-warning"></i>
            <a href=https://taco.acm.org>Reviewer for ACM Transactions on Architecture and Code Optimization (TACO) 2018-19</a></li>
          <li>
            <i class="fa-li fa fa-trophy text-warning"></i>
            <a href=https://www.arm.com/company/events/research-summit>Program Committee and Session Chair for Arm Research Summit 2016-19 </a></li>
          <li>
            <i class="fa-li fa fa-trophy text-warning"></i>
            <a href=https://akolli.github.io/pubs/lsmp-toppicks19.pdf>IEEE Micro Top Picks 2019</a></li>
          <li>
            <i class="fa-li fa fa-trophy text-warning"></i>
            <a href=pdf/mspc14_award.jpg>Best Poster Award at MSPC'14</a></li>
        </ul>
      </div>
    </section>

  </div>

  <!-- Bootstrap core JavaScript -->
  <script src="vendor/jquery/jquery.min.js"></script>
  <script src="vendor/bootstrap/js/bootstrap.bundle.min.js"></script>

  <!-- Plugin JavaScript -->
  <script src="vendor/jquery-easing/jquery.easing.min.js"></script>

  <!-- Custom scripts for this template -->
  <script src="js/resume.min.js"></script>

</body>

</html>
