
CHARTRAK2v3_controllerRETARGETED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000af44  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000804  0800b058  0800b058  0001b058  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b85c  0800b85c  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800b85c  0800b85c  0001b85c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b864  0800b864  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b864  0800b864  0001b864  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b868  0800b868  0001b868  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800b86c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003c8  200001f0  0800ba5c  000201f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200005b8  0800ba5c  000205b8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020219  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016504  00000000  00000000  0002025c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003687  00000000  00000000  00036760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001490  00000000  00000000  00039de8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001011  00000000  00000000  0003b278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b0e1  00000000  00000000  0003c289  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a796  00000000  00000000  0005736a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000968a9  00000000  00000000  00071b00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006bfc  00000000  00000000  001083ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  0010efa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f0 	.word	0x200001f0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800b03c 	.word	0x0800b03c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f4 	.word	0x200001f4
 800014c:	0800b03c 	.word	0x0800b03c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2iz>:
 8001110:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001118:	d30f      	bcc.n	800113a <__aeabi_f2iz+0x2a>
 800111a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d90d      	bls.n	8001140 <__aeabi_f2iz+0x30>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800112c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001130:	fa23 f002 	lsr.w	r0, r3, r2
 8001134:	bf18      	it	ne
 8001136:	4240      	negne	r0, r0
 8001138:	4770      	bx	lr
 800113a:	f04f 0000 	mov.w	r0, #0
 800113e:	4770      	bx	lr
 8001140:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001144:	d101      	bne.n	800114a <__aeabi_f2iz+0x3a>
 8001146:	0242      	lsls	r2, r0, #9
 8001148:	d105      	bne.n	8001156 <__aeabi_f2iz+0x46>
 800114a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800114e:	bf08      	it	eq
 8001150:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001154:	4770      	bx	lr
 8001156:	f04f 0000 	mov.w	r0, #0
 800115a:	4770      	bx	lr

0800115c <__aeabi_ldivmod>:
 800115c:	b97b      	cbnz	r3, 800117e <__aeabi_ldivmod+0x22>
 800115e:	b972      	cbnz	r2, 800117e <__aeabi_ldivmod+0x22>
 8001160:	2900      	cmp	r1, #0
 8001162:	bfbe      	ittt	lt
 8001164:	2000      	movlt	r0, #0
 8001166:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800116a:	e006      	blt.n	800117a <__aeabi_ldivmod+0x1e>
 800116c:	bf08      	it	eq
 800116e:	2800      	cmpeq	r0, #0
 8001170:	bf1c      	itt	ne
 8001172:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8001176:	f04f 30ff 	movne.w	r0, #4294967295
 800117a:	f000 b9a5 	b.w	80014c8 <__aeabi_idiv0>
 800117e:	f1ad 0c08 	sub.w	ip, sp, #8
 8001182:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001186:	2900      	cmp	r1, #0
 8001188:	db09      	blt.n	800119e <__aeabi_ldivmod+0x42>
 800118a:	2b00      	cmp	r3, #0
 800118c:	db1a      	blt.n	80011c4 <__aeabi_ldivmod+0x68>
 800118e:	f000 f835 	bl	80011fc <__udivmoddi4>
 8001192:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001196:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800119a:	b004      	add	sp, #16
 800119c:	4770      	bx	lr
 800119e:	4240      	negs	r0, r0
 80011a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	db1b      	blt.n	80011e0 <__aeabi_ldivmod+0x84>
 80011a8:	f000 f828 	bl	80011fc <__udivmoddi4>
 80011ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011b4:	b004      	add	sp, #16
 80011b6:	4240      	negs	r0, r0
 80011b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011bc:	4252      	negs	r2, r2
 80011be:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011c2:	4770      	bx	lr
 80011c4:	4252      	negs	r2, r2
 80011c6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011ca:	f000 f817 	bl	80011fc <__udivmoddi4>
 80011ce:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011d2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011d6:	b004      	add	sp, #16
 80011d8:	4240      	negs	r0, r0
 80011da:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011de:	4770      	bx	lr
 80011e0:	4252      	negs	r2, r2
 80011e2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011e6:	f000 f809 	bl	80011fc <__udivmoddi4>
 80011ea:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011ee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011f2:	b004      	add	sp, #16
 80011f4:	4252      	negs	r2, r2
 80011f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011fa:	4770      	bx	lr

080011fc <__udivmoddi4>:
 80011fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001200:	9e08      	ldr	r6, [sp, #32]
 8001202:	460d      	mov	r5, r1
 8001204:	4604      	mov	r4, r0
 8001206:	468e      	mov	lr, r1
 8001208:	2b00      	cmp	r3, #0
 800120a:	d14c      	bne.n	80012a6 <__udivmoddi4+0xaa>
 800120c:	428a      	cmp	r2, r1
 800120e:	4694      	mov	ip, r2
 8001210:	d967      	bls.n	80012e2 <__udivmoddi4+0xe6>
 8001212:	fab2 f382 	clz	r3, r2
 8001216:	b153      	cbz	r3, 800122e <__udivmoddi4+0x32>
 8001218:	fa02 fc03 	lsl.w	ip, r2, r3
 800121c:	f1c3 0220 	rsb	r2, r3, #32
 8001220:	fa01 fe03 	lsl.w	lr, r1, r3
 8001224:	fa20 f202 	lsr.w	r2, r0, r2
 8001228:	ea42 0e0e 	orr.w	lr, r2, lr
 800122c:	409c      	lsls	r4, r3
 800122e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001232:	fbbe f1f7 	udiv	r1, lr, r7
 8001236:	fa1f f58c 	uxth.w	r5, ip
 800123a:	fb07 ee11 	mls	lr, r7, r1, lr
 800123e:	fb01 f005 	mul.w	r0, r1, r5
 8001242:	0c22      	lsrs	r2, r4, #16
 8001244:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 8001248:	4290      	cmp	r0, r2
 800124a:	d90a      	bls.n	8001262 <__udivmoddi4+0x66>
 800124c:	eb1c 0202 	adds.w	r2, ip, r2
 8001250:	f101 3eff 	add.w	lr, r1, #4294967295
 8001254:	f080 8119 	bcs.w	800148a <__udivmoddi4+0x28e>
 8001258:	4290      	cmp	r0, r2
 800125a:	f240 8116 	bls.w	800148a <__udivmoddi4+0x28e>
 800125e:	3902      	subs	r1, #2
 8001260:	4462      	add	r2, ip
 8001262:	1a12      	subs	r2, r2, r0
 8001264:	fbb2 f0f7 	udiv	r0, r2, r7
 8001268:	fb07 2210 	mls	r2, r7, r0, r2
 800126c:	fb00 f505 	mul.w	r5, r0, r5
 8001270:	b2a4      	uxth	r4, r4
 8001272:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8001276:	42a5      	cmp	r5, r4
 8001278:	d90a      	bls.n	8001290 <__udivmoddi4+0x94>
 800127a:	eb1c 0404 	adds.w	r4, ip, r4
 800127e:	f100 32ff 	add.w	r2, r0, #4294967295
 8001282:	f080 8104 	bcs.w	800148e <__udivmoddi4+0x292>
 8001286:	42a5      	cmp	r5, r4
 8001288:	f240 8101 	bls.w	800148e <__udivmoddi4+0x292>
 800128c:	4464      	add	r4, ip
 800128e:	3802      	subs	r0, #2
 8001290:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8001294:	2100      	movs	r1, #0
 8001296:	1b64      	subs	r4, r4, r5
 8001298:	b11e      	cbz	r6, 80012a2 <__udivmoddi4+0xa6>
 800129a:	40dc      	lsrs	r4, r3
 800129c:	2300      	movs	r3, #0
 800129e:	e9c6 4300 	strd	r4, r3, [r6]
 80012a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012a6:	428b      	cmp	r3, r1
 80012a8:	d908      	bls.n	80012bc <__udivmoddi4+0xc0>
 80012aa:	2e00      	cmp	r6, #0
 80012ac:	f000 80ea 	beq.w	8001484 <__udivmoddi4+0x288>
 80012b0:	2100      	movs	r1, #0
 80012b2:	e9c6 0500 	strd	r0, r5, [r6]
 80012b6:	4608      	mov	r0, r1
 80012b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012bc:	fab3 f183 	clz	r1, r3
 80012c0:	2900      	cmp	r1, #0
 80012c2:	d148      	bne.n	8001356 <__udivmoddi4+0x15a>
 80012c4:	42ab      	cmp	r3, r5
 80012c6:	d302      	bcc.n	80012ce <__udivmoddi4+0xd2>
 80012c8:	4282      	cmp	r2, r0
 80012ca:	f200 80f8 	bhi.w	80014be <__udivmoddi4+0x2c2>
 80012ce:	1a84      	subs	r4, r0, r2
 80012d0:	eb65 0203 	sbc.w	r2, r5, r3
 80012d4:	2001      	movs	r0, #1
 80012d6:	4696      	mov	lr, r2
 80012d8:	2e00      	cmp	r6, #0
 80012da:	d0e2      	beq.n	80012a2 <__udivmoddi4+0xa6>
 80012dc:	e9c6 4e00 	strd	r4, lr, [r6]
 80012e0:	e7df      	b.n	80012a2 <__udivmoddi4+0xa6>
 80012e2:	b902      	cbnz	r2, 80012e6 <__udivmoddi4+0xea>
 80012e4:	deff      	udf	#255	; 0xff
 80012e6:	fab2 f382 	clz	r3, r2
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	f040 808e 	bne.w	800140c <__udivmoddi4+0x210>
 80012f0:	1a88      	subs	r0, r1, r2
 80012f2:	2101      	movs	r1, #1
 80012f4:	0c17      	lsrs	r7, r2, #16
 80012f6:	fa1f fe82 	uxth.w	lr, r2
 80012fa:	fbb0 f5f7 	udiv	r5, r0, r7
 80012fe:	fb07 0015 	mls	r0, r7, r5, r0
 8001302:	0c22      	lsrs	r2, r4, #16
 8001304:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8001308:	fb0e f005 	mul.w	r0, lr, r5
 800130c:	4290      	cmp	r0, r2
 800130e:	d908      	bls.n	8001322 <__udivmoddi4+0x126>
 8001310:	eb1c 0202 	adds.w	r2, ip, r2
 8001314:	f105 38ff 	add.w	r8, r5, #4294967295
 8001318:	d202      	bcs.n	8001320 <__udivmoddi4+0x124>
 800131a:	4290      	cmp	r0, r2
 800131c:	f200 80cc 	bhi.w	80014b8 <__udivmoddi4+0x2bc>
 8001320:	4645      	mov	r5, r8
 8001322:	1a12      	subs	r2, r2, r0
 8001324:	fbb2 f0f7 	udiv	r0, r2, r7
 8001328:	fb07 2210 	mls	r2, r7, r0, r2
 800132c:	fb0e fe00 	mul.w	lr, lr, r0
 8001330:	b2a4      	uxth	r4, r4
 8001332:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8001336:	45a6      	cmp	lr, r4
 8001338:	d908      	bls.n	800134c <__udivmoddi4+0x150>
 800133a:	eb1c 0404 	adds.w	r4, ip, r4
 800133e:	f100 32ff 	add.w	r2, r0, #4294967295
 8001342:	d202      	bcs.n	800134a <__udivmoddi4+0x14e>
 8001344:	45a6      	cmp	lr, r4
 8001346:	f200 80b4 	bhi.w	80014b2 <__udivmoddi4+0x2b6>
 800134a:	4610      	mov	r0, r2
 800134c:	eba4 040e 	sub.w	r4, r4, lr
 8001350:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8001354:	e7a0      	b.n	8001298 <__udivmoddi4+0x9c>
 8001356:	f1c1 0720 	rsb	r7, r1, #32
 800135a:	408b      	lsls	r3, r1
 800135c:	fa22 fc07 	lsr.w	ip, r2, r7
 8001360:	ea4c 0c03 	orr.w	ip, ip, r3
 8001364:	fa25 fa07 	lsr.w	sl, r5, r7
 8001368:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800136c:	fbba f8f9 	udiv	r8, sl, r9
 8001370:	408d      	lsls	r5, r1
 8001372:	fa20 f307 	lsr.w	r3, r0, r7
 8001376:	fb09 aa18 	mls	sl, r9, r8, sl
 800137a:	fa1f fe8c 	uxth.w	lr, ip
 800137e:	432b      	orrs	r3, r5
 8001380:	fa00 f501 	lsl.w	r5, r0, r1
 8001384:	fb08 f00e 	mul.w	r0, r8, lr
 8001388:	0c1c      	lsrs	r4, r3, #16
 800138a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800138e:	42a0      	cmp	r0, r4
 8001390:	fa02 f201 	lsl.w	r2, r2, r1
 8001394:	d90b      	bls.n	80013ae <__udivmoddi4+0x1b2>
 8001396:	eb1c 0404 	adds.w	r4, ip, r4
 800139a:	f108 3aff 	add.w	sl, r8, #4294967295
 800139e:	f080 8086 	bcs.w	80014ae <__udivmoddi4+0x2b2>
 80013a2:	42a0      	cmp	r0, r4
 80013a4:	f240 8083 	bls.w	80014ae <__udivmoddi4+0x2b2>
 80013a8:	f1a8 0802 	sub.w	r8, r8, #2
 80013ac:	4464      	add	r4, ip
 80013ae:	1a24      	subs	r4, r4, r0
 80013b0:	b298      	uxth	r0, r3
 80013b2:	fbb4 f3f9 	udiv	r3, r4, r9
 80013b6:	fb09 4413 	mls	r4, r9, r3, r4
 80013ba:	fb03 fe0e 	mul.w	lr, r3, lr
 80013be:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 80013c2:	45a6      	cmp	lr, r4
 80013c4:	d908      	bls.n	80013d8 <__udivmoddi4+0x1dc>
 80013c6:	eb1c 0404 	adds.w	r4, ip, r4
 80013ca:	f103 30ff 	add.w	r0, r3, #4294967295
 80013ce:	d26a      	bcs.n	80014a6 <__udivmoddi4+0x2aa>
 80013d0:	45a6      	cmp	lr, r4
 80013d2:	d968      	bls.n	80014a6 <__udivmoddi4+0x2aa>
 80013d4:	3b02      	subs	r3, #2
 80013d6:	4464      	add	r4, ip
 80013d8:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80013dc:	fba0 9302 	umull	r9, r3, r0, r2
 80013e0:	eba4 040e 	sub.w	r4, r4, lr
 80013e4:	429c      	cmp	r4, r3
 80013e6:	46c8      	mov	r8, r9
 80013e8:	469e      	mov	lr, r3
 80013ea:	d354      	bcc.n	8001496 <__udivmoddi4+0x29a>
 80013ec:	d051      	beq.n	8001492 <__udivmoddi4+0x296>
 80013ee:	2e00      	cmp	r6, #0
 80013f0:	d067      	beq.n	80014c2 <__udivmoddi4+0x2c6>
 80013f2:	ebb5 0308 	subs.w	r3, r5, r8
 80013f6:	eb64 040e 	sbc.w	r4, r4, lr
 80013fa:	40cb      	lsrs	r3, r1
 80013fc:	fa04 f707 	lsl.w	r7, r4, r7
 8001400:	431f      	orrs	r7, r3
 8001402:	40cc      	lsrs	r4, r1
 8001404:	e9c6 7400 	strd	r7, r4, [r6]
 8001408:	2100      	movs	r1, #0
 800140a:	e74a      	b.n	80012a2 <__udivmoddi4+0xa6>
 800140c:	fa02 fc03 	lsl.w	ip, r2, r3
 8001410:	f1c3 0020 	rsb	r0, r3, #32
 8001414:	40c1      	lsrs	r1, r0
 8001416:	409d      	lsls	r5, r3
 8001418:	fa24 f000 	lsr.w	r0, r4, r0
 800141c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001420:	4328      	orrs	r0, r5
 8001422:	fbb1 f5f7 	udiv	r5, r1, r7
 8001426:	fb07 1115 	mls	r1, r7, r5, r1
 800142a:	fa1f fe8c 	uxth.w	lr, ip
 800142e:	0c02      	lsrs	r2, r0, #16
 8001430:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001434:	fb05 f10e 	mul.w	r1, r5, lr
 8001438:	4291      	cmp	r1, r2
 800143a:	fa04 f403 	lsl.w	r4, r4, r3
 800143e:	d908      	bls.n	8001452 <__udivmoddi4+0x256>
 8001440:	eb1c 0202 	adds.w	r2, ip, r2
 8001444:	f105 38ff 	add.w	r8, r5, #4294967295
 8001448:	d22f      	bcs.n	80014aa <__udivmoddi4+0x2ae>
 800144a:	4291      	cmp	r1, r2
 800144c:	d92d      	bls.n	80014aa <__udivmoddi4+0x2ae>
 800144e:	3d02      	subs	r5, #2
 8001450:	4462      	add	r2, ip
 8001452:	1a52      	subs	r2, r2, r1
 8001454:	fbb2 f1f7 	udiv	r1, r2, r7
 8001458:	fb07 2211 	mls	r2, r7, r1, r2
 800145c:	b280      	uxth	r0, r0
 800145e:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8001462:	fb01 f20e 	mul.w	r2, r1, lr
 8001466:	4282      	cmp	r2, r0
 8001468:	d908      	bls.n	800147c <__udivmoddi4+0x280>
 800146a:	eb1c 0000 	adds.w	r0, ip, r0
 800146e:	f101 38ff 	add.w	r8, r1, #4294967295
 8001472:	d216      	bcs.n	80014a2 <__udivmoddi4+0x2a6>
 8001474:	4282      	cmp	r2, r0
 8001476:	d914      	bls.n	80014a2 <__udivmoddi4+0x2a6>
 8001478:	3902      	subs	r1, #2
 800147a:	4460      	add	r0, ip
 800147c:	1a80      	subs	r0, r0, r2
 800147e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8001482:	e73a      	b.n	80012fa <__udivmoddi4+0xfe>
 8001484:	4631      	mov	r1, r6
 8001486:	4630      	mov	r0, r6
 8001488:	e70b      	b.n	80012a2 <__udivmoddi4+0xa6>
 800148a:	4671      	mov	r1, lr
 800148c:	e6e9      	b.n	8001262 <__udivmoddi4+0x66>
 800148e:	4610      	mov	r0, r2
 8001490:	e6fe      	b.n	8001290 <__udivmoddi4+0x94>
 8001492:	454d      	cmp	r5, r9
 8001494:	d2ab      	bcs.n	80013ee <__udivmoddi4+0x1f2>
 8001496:	ebb9 0802 	subs.w	r8, r9, r2
 800149a:	eb63 0e0c 	sbc.w	lr, r3, ip
 800149e:	3801      	subs	r0, #1
 80014a0:	e7a5      	b.n	80013ee <__udivmoddi4+0x1f2>
 80014a2:	4641      	mov	r1, r8
 80014a4:	e7ea      	b.n	800147c <__udivmoddi4+0x280>
 80014a6:	4603      	mov	r3, r0
 80014a8:	e796      	b.n	80013d8 <__udivmoddi4+0x1dc>
 80014aa:	4645      	mov	r5, r8
 80014ac:	e7d1      	b.n	8001452 <__udivmoddi4+0x256>
 80014ae:	46d0      	mov	r8, sl
 80014b0:	e77d      	b.n	80013ae <__udivmoddi4+0x1b2>
 80014b2:	4464      	add	r4, ip
 80014b4:	3802      	subs	r0, #2
 80014b6:	e749      	b.n	800134c <__udivmoddi4+0x150>
 80014b8:	3d02      	subs	r5, #2
 80014ba:	4462      	add	r2, ip
 80014bc:	e731      	b.n	8001322 <__udivmoddi4+0x126>
 80014be:	4608      	mov	r0, r1
 80014c0:	e70a      	b.n	80012d8 <__udivmoddi4+0xdc>
 80014c2:	4631      	mov	r1, r6
 80014c4:	e6ed      	b.n	80012a2 <__udivmoddi4+0xa6>
 80014c6:	bf00      	nop

080014c8 <__aeabi_idiv0>:
 80014c8:	4770      	bx	lr
 80014ca:	bf00      	nop
 80014cc:	0000      	movs	r0, r0
	...

080014d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014d0:	b590      	push	{r4, r7, lr}
 80014d2:	b099      	sub	sp, #100	; 0x64
 80014d4:	af12      	add	r7, sp, #72	; 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014d6:	f000 fe7d 	bl	80021d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014da:	f000 f913 	bl	8001704 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014de:	f000 fa87 	bl	80019f0 <MX_GPIO_Init>
  MX_ADC1_Init();
 80014e2:	f000 f96b 	bl	80017bc <MX_ADC1_Init>
  MX_I2C1_Init();
 80014e6:	f000 f9a7 	bl	8001838 <MX_I2C1_Init>
  MX_SPI1_Init();
 80014ea:	f000 f9d3 	bl	8001894 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80014ee:	f000 fa55 	bl	800199c <MX_USART1_UART_Init>
  MX_TIM4_Init();
 80014f2:	f000 fa05 	bl	8001900 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  	//GPIO SETUP
    HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 0);
 80014f6:	2200      	movs	r2, #0
 80014f8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014fc:	486e      	ldr	r0, [pc, #440]	; (80016b8 <main+0x1e8>)
 80014fe:	f001 fc5c 	bl	8002dba <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 8001502:	2201      	movs	r2, #1
 8001504:	2110      	movs	r1, #16
 8001506:	486d      	ldr	r0, [pc, #436]	; (80016bc <main+0x1ec>)
 8001508:	f001 fc57 	bl	8002dba <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LDAC_GPIO_Port, LDAC_Pin, 0);
 800150c:	2200      	movs	r2, #0
 800150e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001512:	4869      	ldr	r0, [pc, #420]	; (80016b8 <main+0x1e8>)
 8001514:	f001 fc51 	bl	8002dba <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, Voltage_output);
 8001518:	2200      	movs	r2, #0
 800151a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800151e:	4868      	ldr	r0, [pc, #416]	; (80016c0 <main+0x1f0>)
 8001520:	f001 fc4b 	bl	8002dba <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, 0);
 8001524:	2200      	movs	r2, #0
 8001526:	2120      	movs	r1, #32
 8001528:	4865      	ldr	r0, [pc, #404]	; (80016c0 <main+0x1f0>)
 800152a:	f001 fc46 	bl	8002dba <HAL_GPIO_WritePin>

    // ADC board expander setup
    TCA_Init(0b0100001, hi2c1);
 800152e:	4c65      	ldr	r4, [pc, #404]	; (80016c4 <main+0x1f4>)
 8001530:	4668      	mov	r0, sp
 8001532:	f104 030c 	add.w	r3, r4, #12
 8001536:	2248      	movs	r2, #72	; 0x48
 8001538:	4619      	mov	r1, r3
 800153a:	f007 f812 	bl	8008562 <memcpy>
 800153e:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001542:	2021      	movs	r0, #33	; 0x21
 8001544:	f005 fefc 	bl	8007340 <TCA_Init>

    TCA_PinMode(P07, 0);
 8001548:	2100      	movs	r1, #0
 800154a:	2007      	movs	r0, #7
 800154c:	f005 ff1e 	bl	800738c <TCA_PinMode>
    TCA_PinMode(P11, 0);
 8001550:	2100      	movs	r1, #0
 8001552:	2009      	movs	r0, #9
 8001554:	f005 ff1a 	bl	800738c <TCA_PinMode>
    TCA_PinMode(P12, 0);
 8001558:	2100      	movs	r1, #0
 800155a:	200a      	movs	r0, #10
 800155c:	f005 ff16 	bl	800738c <TCA_PinMode>

    TCA_WritePin(P07, 1);
 8001560:	2101      	movs	r1, #1
 8001562:	2007      	movs	r0, #7
 8001564:	f005 ff6a 	bl	800743c <TCA_WritePin>
    TCA_WritePin(P11, 0);
 8001568:	2100      	movs	r1, #0
 800156a:	2009      	movs	r0, #9
 800156c:	f005 ff66 	bl	800743c <TCA_WritePin>
    TCA_WritePin(P12, 0);
 8001570:	2100      	movs	r1, #0
 8001572:	200a      	movs	r0, #10
 8001574:	f005 ff62 	bl	800743c <TCA_WritePin>

    // High-speed DAC setup
    DACREF(0.0);
 8001578:	f04f 0000 	mov.w	r0, #0
 800157c:	f005 fa86 	bl	8006a8c <DACREF>
    DACOFFS(0.0);
 8001580:	f04f 0000 	mov.w	r0, #0
 8001584:	f005 fae2 	bl	8006b4c <DACOFFS>

    // High-speed ADC setup
    ADCREF(2.0);
 8001588:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800158c:	f005 fb46 	bl	8006c1c <ADCREF>
    ADCOFFS(0.0);
 8001590:	f04f 0000 	mov.w	r0, #0
 8001594:	f005 fb9e 	bl	8006cd4 <ADCOFFS>

    // RS485 receive interrupt setup
    HAL_UARTEx_ReceiveToIdle_IT(&huart1, RXbuff, RS485BUFFSIZE);
 8001598:	2220      	movs	r2, #32
 800159a:	494b      	ldr	r1, [pc, #300]	; (80016c8 <main+0x1f8>)
 800159c:	484b      	ldr	r0, [pc, #300]	; (80016cc <main+0x1fc>)
 800159e:	f003 ff9c 	bl	80054da <HAL_UARTEx_ReceiveToIdle_IT>
    //HAL_TIM_Base_Start_IT(&htim4);

    //SCPI setup
    Function Lolafunctions[] = { {.name = "FID", .run = SCPIC_FID}
 80015a2:	4a4b      	ldr	r2, [pc, #300]	; (80016d0 <main+0x200>)
 80015a4:	f107 030c 	add.w	r3, r7, #12
 80015a8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80015ac:	e883 0003 	stmia.w	r3, {r0, r1}
    							 };

//{.name = "CFS", .run = SCPIC_CFS}
    Class Lolaclass = { .name = "LOLA", .functions = Lolafunctions, .functionsLength = 1 };
 80015b0:	4b48      	ldr	r3, [pc, #288]	; (80016d4 <main+0x204>)
 80015b2:	603b      	str	r3, [r7, #0]
 80015b4:	f107 030c 	add.w	r3, r7, #12
 80015b8:	607b      	str	r3, [r7, #4]
 80015ba:	2301      	movs	r3, #1
 80015bc:	60bb      	str	r3, [r7, #8]
    addClass(&Lolaclass, 0);
 80015be:	463b      	mov	r3, r7
 80015c0:	2100      	movs	r1, #0
 80015c2:	4618      	mov	r0, r3
 80015c4:	f005 fe64 	bl	8007290 <addClass>

    //SPARTAN3 SETUP
    LOLA1.Config = JTAG;
 80015c8:	4b43      	ldr	r3, [pc, #268]	; (80016d8 <main+0x208>)
 80015ca:	2206      	movs	r2, #6
 80015cc:	705a      	strb	r2, [r3, #1]
    LOLA1.Trials = 10;
 80015ce:	4b42      	ldr	r3, [pc, #264]	; (80016d8 <main+0x208>)
 80015d0:	220a      	movs	r2, #10
 80015d2:	805a      	strh	r2, [r3, #2]
    LOLA1.compatibleFirmwareID = 0xF103;
 80015d4:	4b40      	ldr	r3, [pc, #256]	; (80016d8 <main+0x208>)
 80015d6:	f24f 1203 	movw	r2, #61699	; 0xf103
 80015da:	809a      	strh	r2, [r3, #4]

    RS485_Transmit("awaiting FPGA config\r\n");
 80015dc:	483f      	ldr	r0, [pc, #252]	; (80016dc <main+0x20c>)
 80015de:	f005 fbe1 	bl	8006da4 <RS485_Transmit>
    LOLA_Init(LOLA1);
 80015e2:	4b3d      	ldr	r3, [pc, #244]	; (80016d8 <main+0x208>)
 80015e4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80015e8:	f005 f8ce 	bl	8006788 <LOLA_Init>
    RS485_Transmit("FPGA config done\r\n");
 80015ec:	483c      	ldr	r0, [pc, #240]	; (80016e0 <main+0x210>)
 80015ee:	f005 fbd9 	bl	8006da4 <RS485_Transmit>

    //CharTrak setup
    CHT1.Enable = 0;
 80015f2:	4b3c      	ldr	r3, [pc, #240]	; (80016e4 <main+0x214>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	705a      	strb	r2, [r3, #1]
    CHT1.characteristic = Open;
 80015f8:	4b3a      	ldr	r3, [pc, #232]	; (80016e4 <main+0x214>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	701a      	strb	r2, [r3, #0]
    CHT1.Upp = 0;
 80015fe:	4b39      	ldr	r3, [pc, #228]	; (80016e4 <main+0x214>)
 8001600:	f04f 0200 	mov.w	r2, #0
 8001604:	605a      	str	r2, [r3, #4]

    // Arbitrary waveform generator setup
    AWG1.Enable = 0;
 8001606:	4b38      	ldr	r3, [pc, #224]	; (80016e8 <main+0x218>)
 8001608:	2200      	movs	r2, #0
 800160a:	705a      	strb	r2, [r3, #1]
    AWG1.waveform = Square;
 800160c:	4b36      	ldr	r3, [pc, #216]	; (80016e8 <main+0x218>)
 800160e:	2200      	movs	r2, #0
 8001610:	701a      	strb	r2, [r3, #0]
    AWG1.Uavg = 0.0;
 8001612:	4b35      	ldr	r3, [pc, #212]	; (80016e8 <main+0x218>)
 8001614:	f04f 0200 	mov.w	r2, #0
 8001618:	605a      	str	r2, [r3, #4]
    AWG1.Upp = 2.0;
 800161a:	4b33      	ldr	r3, [pc, #204]	; (80016e8 <main+0x218>)
 800161c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001620:	609a      	str	r2, [r3, #8]
    AWG1.DutyCycle = 20.0;
 8001622:	4b31      	ldr	r3, [pc, #196]	; (80016e8 <main+0x218>)
 8001624:	4a31      	ldr	r2, [pc, #196]	; (80016ec <main+0x21c>)
 8001626:	60da      	str	r2, [r3, #12]
    AWG1.Freq = 10000.0;
 8001628:	492f      	ldr	r1, [pc, #188]	; (80016e8 <main+0x218>)
 800162a:	a31f      	add	r3, pc, #124	; (adr r3, 80016a8 <main+0x1d8>)
 800162c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001630:	e9c1 2304 	strd	r2, r3, [r1, #16]

    // Noise generator setup
    NOISE1.Enable = 0;
 8001634:	4b2e      	ldr	r3, [pc, #184]	; (80016f0 <main+0x220>)
 8001636:	2200      	movs	r2, #0
 8001638:	701a      	strb	r2, [r3, #0]
    NOISE1.Freq = 10000.0;
 800163a:	4b2d      	ldr	r3, [pc, #180]	; (80016f0 <main+0x220>)
 800163c:	4a2d      	ldr	r2, [pc, #180]	; (80016f4 <main+0x224>)
 800163e:	609a      	str	r2, [r3, #8]
    NOISE1.Upp = 1.0;
 8001640:	4b2b      	ldr	r3, [pc, #172]	; (80016f0 <main+0x220>)
 8001642:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001646:	605a      	str	r2, [r3, #4]
    NOISE1.Seed = 0x800f000f000f0001;
 8001648:	4929      	ldr	r1, [pc, #164]	; (80016f0 <main+0x220>)
 800164a:	a319      	add	r3, pc, #100	; (adr r3, 80016b0 <main+0x1e0>)
 800164c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001650:	e9c1 2304 	strd	r2, r3, [r1, #16]

    LOLA_enable_features(ALL_EN, 0); // disable all features
 8001654:	2100      	movs	r1, #0
 8001656:	f04f 30ff 	mov.w	r0, #4294967295
 800165a:	f005 f907 	bl	800686c <LOLA_enable_features>
    LOLA_SET_MAX_AMPLITUDE(6.0);
 800165e:	4826      	ldr	r0, [pc, #152]	; (80016f8 <main+0x228>)
 8001660:	f005 f9a2 	bl	80069a8 <LOLA_SET_MAX_AMPLITUDE>
    DAC_DIRECT_DATA(0.0);
 8001664:	f04f 0000 	mov.w	r0, #0
 8001668:	f005 f9c8 	bl	80069fc <DAC_DIRECT_DATA>
    AWG_Load_Waveform(AWG1);
 800166c:	4b1e      	ldr	r3, [pc, #120]	; (80016e8 <main+0x218>)
 800166e:	466c      	mov	r4, sp
 8001670:	f103 0210 	add.w	r2, r3, #16
 8001674:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001678:	e884 0003 	stmia.w	r4, {r0, r1}
 800167c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800167e:	f004 fd07 	bl	8006090 <AWG_Load_Waveform>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 int16_t DVM = DVM_GET_FILTERED_DATA_RAW(50);
 8001682:	2032      	movs	r0, #50	; 0x32
 8001684:	f004 ffa2 	bl	80065cc <DVM_GET_FILTERED_DATA_RAW>
 8001688:	4603      	mov	r3, r0
 800168a:	82fb      	strh	r3, [r7, #22]
	 sprintf(TXbuff, "%d\r\n", DVM);
 800168c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001690:	461a      	mov	r2, r3
 8001692:	491a      	ldr	r1, [pc, #104]	; (80016fc <main+0x22c>)
 8001694:	481a      	ldr	r0, [pc, #104]	; (8001700 <main+0x230>)
 8001696:	f006 fe37 	bl	8008308 <siprintf>
	 RS485_Transmit(TXbuff);
 800169a:	4819      	ldr	r0, [pc, #100]	; (8001700 <main+0x230>)
 800169c:	f005 fb82 	bl	8006da4 <RS485_Transmit>
	 HAL_Delay(10);
 80016a0:	200a      	movs	r0, #10
 80016a2:	f000 fdf9 	bl	8002298 <HAL_Delay>
  {
 80016a6:	e7ec      	b.n	8001682 <main+0x1b2>
 80016a8:	00000000 	.word	0x00000000
 80016ac:	40c38800 	.word	0x40c38800
 80016b0:	000f0001 	.word	0x000f0001
 80016b4:	800f000f 	.word	0x800f000f
 80016b8:	40011000 	.word	0x40011000
 80016bc:	40010800 	.word	0x40010800
 80016c0:	40010c00 	.word	0x40010c00
 80016c4:	2000023c 	.word	0x2000023c
 80016c8:	200003ec 	.word	0x200003ec
 80016cc:	20000330 	.word	0x20000330
 80016d0:	0800b098 	.word	0x0800b098
 80016d4:	0800b058 	.word	0x0800b058
 80016d8:	200003b0 	.word	0x200003b0
 80016dc:	0800b060 	.word	0x0800b060
 80016e0:	0800b078 	.word	0x0800b078
 80016e4:	200003a8 	.word	0x200003a8
 80016e8:	20000378 	.word	0x20000378
 80016ec:	41a00000 	.word	0x41a00000
 80016f0:	20000390 	.word	0x20000390
 80016f4:	461c4000 	.word	0x461c4000
 80016f8:	40c00000 	.word	0x40c00000
 80016fc:	0800b08c 	.word	0x0800b08c
 8001700:	200003cc 	.word	0x200003cc

08001704 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b094      	sub	sp, #80	; 0x50
 8001708:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800170a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800170e:	2228      	movs	r2, #40	; 0x28
 8001710:	2100      	movs	r1, #0
 8001712:	4618      	mov	r0, r3
 8001714:	f006 fe5b 	bl	80083ce <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001718:	f107 0314 	add.w	r3, r7, #20
 800171c:	2200      	movs	r2, #0
 800171e:	601a      	str	r2, [r3, #0]
 8001720:	605a      	str	r2, [r3, #4]
 8001722:	609a      	str	r2, [r3, #8]
 8001724:	60da      	str	r2, [r3, #12]
 8001726:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001728:	1d3b      	adds	r3, r7, #4
 800172a:	2200      	movs	r2, #0
 800172c:	601a      	str	r2, [r3, #0]
 800172e:	605a      	str	r2, [r3, #4]
 8001730:	609a      	str	r2, [r3, #8]
 8001732:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001734:	2301      	movs	r3, #1
 8001736:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001738:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800173c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800173e:	2300      	movs	r3, #0
 8001740:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001742:	2301      	movs	r3, #1
 8001744:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001746:	2302      	movs	r3, #2
 8001748:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800174a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800174e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001750:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001754:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001756:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800175a:	4618      	mov	r0, r3
 800175c:	f001 fff2 	bl	8003744 <HAL_RCC_OscConfig>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d001      	beq.n	800176a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001766:	f000 fa78 	bl	8001c5a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800176a:	230f      	movs	r3, #15
 800176c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800176e:	2302      	movs	r3, #2
 8001770:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001772:	2300      	movs	r3, #0
 8001774:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001776:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800177a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800177c:	2300      	movs	r3, #0
 800177e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001780:	f107 0314 	add.w	r3, r7, #20
 8001784:	2101      	movs	r1, #1
 8001786:	4618      	mov	r0, r3
 8001788:	f002 fa5e 	bl	8003c48 <HAL_RCC_ClockConfig>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d001      	beq.n	8001796 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001792:	f000 fa62 	bl	8001c5a <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001796:	2302      	movs	r3, #2
 8001798:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 800179a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800179e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017a0:	1d3b      	adds	r3, r7, #4
 80017a2:	4618      	mov	r0, r3
 80017a4:	f002 fbde 	bl	8003f64 <HAL_RCCEx_PeriphCLKConfig>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d001      	beq.n	80017b2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80017ae:	f000 fa54 	bl	8001c5a <Error_Handler>
  }
}
 80017b2:	bf00      	nop
 80017b4:	3750      	adds	r7, #80	; 0x50
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
	...

080017bc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b084      	sub	sp, #16
 80017c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80017c2:	1d3b      	adds	r3, r7, #4
 80017c4:	2200      	movs	r2, #0
 80017c6:	601a      	str	r2, [r3, #0]
 80017c8:	605a      	str	r2, [r3, #4]
 80017ca:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80017cc:	4b18      	ldr	r3, [pc, #96]	; (8001830 <MX_ADC1_Init+0x74>)
 80017ce:	4a19      	ldr	r2, [pc, #100]	; (8001834 <MX_ADC1_Init+0x78>)
 80017d0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80017d2:	4b17      	ldr	r3, [pc, #92]	; (8001830 <MX_ADC1_Init+0x74>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80017d8:	4b15      	ldr	r3, [pc, #84]	; (8001830 <MX_ADC1_Init+0x74>)
 80017da:	2200      	movs	r2, #0
 80017dc:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80017de:	4b14      	ldr	r3, [pc, #80]	; (8001830 <MX_ADC1_Init+0x74>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017e4:	4b12      	ldr	r3, [pc, #72]	; (8001830 <MX_ADC1_Init+0x74>)
 80017e6:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80017ea:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80017ec:	4b10      	ldr	r3, [pc, #64]	; (8001830 <MX_ADC1_Init+0x74>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80017f2:	4b0f      	ldr	r3, [pc, #60]	; (8001830 <MX_ADC1_Init+0x74>)
 80017f4:	2201      	movs	r2, #1
 80017f6:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80017f8:	480d      	ldr	r0, [pc, #52]	; (8001830 <MX_ADC1_Init+0x74>)
 80017fa:	f000 fd71 	bl	80022e0 <HAL_ADC_Init>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d001      	beq.n	8001808 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001804:	f000 fa29 	bl	8001c5a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001808:	2300      	movs	r3, #0
 800180a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800180c:	2301      	movs	r3, #1
 800180e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001810:	2300      	movs	r3, #0
 8001812:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001814:	1d3b      	adds	r3, r7, #4
 8001816:	4619      	mov	r1, r3
 8001818:	4805      	ldr	r0, [pc, #20]	; (8001830 <MX_ADC1_Init+0x74>)
 800181a:	f000 fe39 	bl	8002490 <HAL_ADC_ConfigChannel>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d001      	beq.n	8001828 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001824:	f000 fa19 	bl	8001c5a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001828:	bf00      	nop
 800182a:	3710      	adds	r7, #16
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	2000020c 	.word	0x2000020c
 8001834:	40012400 	.word	0x40012400

08001838 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800183c:	4b12      	ldr	r3, [pc, #72]	; (8001888 <MX_I2C1_Init+0x50>)
 800183e:	4a13      	ldr	r2, [pc, #76]	; (800188c <MX_I2C1_Init+0x54>)
 8001840:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001842:	4b11      	ldr	r3, [pc, #68]	; (8001888 <MX_I2C1_Init+0x50>)
 8001844:	4a12      	ldr	r2, [pc, #72]	; (8001890 <MX_I2C1_Init+0x58>)
 8001846:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001848:	4b0f      	ldr	r3, [pc, #60]	; (8001888 <MX_I2C1_Init+0x50>)
 800184a:	2200      	movs	r2, #0
 800184c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800184e:	4b0e      	ldr	r3, [pc, #56]	; (8001888 <MX_I2C1_Init+0x50>)
 8001850:	2200      	movs	r2, #0
 8001852:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001854:	4b0c      	ldr	r3, [pc, #48]	; (8001888 <MX_I2C1_Init+0x50>)
 8001856:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800185a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800185c:	4b0a      	ldr	r3, [pc, #40]	; (8001888 <MX_I2C1_Init+0x50>)
 800185e:	2200      	movs	r2, #0
 8001860:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001862:	4b09      	ldr	r3, [pc, #36]	; (8001888 <MX_I2C1_Init+0x50>)
 8001864:	2200      	movs	r2, #0
 8001866:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001868:	4b07      	ldr	r3, [pc, #28]	; (8001888 <MX_I2C1_Init+0x50>)
 800186a:	2200      	movs	r2, #0
 800186c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800186e:	4b06      	ldr	r3, [pc, #24]	; (8001888 <MX_I2C1_Init+0x50>)
 8001870:	2200      	movs	r2, #0
 8001872:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001874:	4804      	ldr	r0, [pc, #16]	; (8001888 <MX_I2C1_Init+0x50>)
 8001876:	f001 fab9 	bl	8002dec <HAL_I2C_Init>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d001      	beq.n	8001884 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001880:	f000 f9eb 	bl	8001c5a <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001884:	bf00      	nop
 8001886:	bd80      	pop	{r7, pc}
 8001888:	2000023c 	.word	0x2000023c
 800188c:	40005400 	.word	0x40005400
 8001890:	000186a0 	.word	0x000186a0

08001894 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001898:	4b17      	ldr	r3, [pc, #92]	; (80018f8 <MX_SPI1_Init+0x64>)
 800189a:	4a18      	ldr	r2, [pc, #96]	; (80018fc <MX_SPI1_Init+0x68>)
 800189c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800189e:	4b16      	ldr	r3, [pc, #88]	; (80018f8 <MX_SPI1_Init+0x64>)
 80018a0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80018a4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80018a6:	4b14      	ldr	r3, [pc, #80]	; (80018f8 <MX_SPI1_Init+0x64>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80018ac:	4b12      	ldr	r3, [pc, #72]	; (80018f8 <MX_SPI1_Init+0x64>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80018b2:	4b11      	ldr	r3, [pc, #68]	; (80018f8 <MX_SPI1_Init+0x64>)
 80018b4:	2202      	movs	r2, #2
 80018b6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018b8:	4b0f      	ldr	r3, [pc, #60]	; (80018f8 <MX_SPI1_Init+0x64>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80018be:	4b0e      	ldr	r3, [pc, #56]	; (80018f8 <MX_SPI1_Init+0x64>)
 80018c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80018c4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80018c6:	4b0c      	ldr	r3, [pc, #48]	; (80018f8 <MX_SPI1_Init+0x64>)
 80018c8:	2228      	movs	r2, #40	; 0x28
 80018ca:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018cc:	4b0a      	ldr	r3, [pc, #40]	; (80018f8 <MX_SPI1_Init+0x64>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80018d2:	4b09      	ldr	r3, [pc, #36]	; (80018f8 <MX_SPI1_Init+0x64>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018d8:	4b07      	ldr	r3, [pc, #28]	; (80018f8 <MX_SPI1_Init+0x64>)
 80018da:	2200      	movs	r2, #0
 80018dc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80018de:	4b06      	ldr	r3, [pc, #24]	; (80018f8 <MX_SPI1_Init+0x64>)
 80018e0:	220a      	movs	r2, #10
 80018e2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80018e4:	4804      	ldr	r0, [pc, #16]	; (80018f8 <MX_SPI1_Init+0x64>)
 80018e6:	f002 fbf3 	bl	80040d0 <HAL_SPI_Init>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d001      	beq.n	80018f4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80018f0:	f000 f9b3 	bl	8001c5a <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80018f4:	bf00      	nop
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	20000290 	.word	0x20000290
 80018fc:	40013000 	.word	0x40013000

08001900 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b086      	sub	sp, #24
 8001904:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001906:	f107 0308 	add.w	r3, r7, #8
 800190a:	2200      	movs	r2, #0
 800190c:	601a      	str	r2, [r3, #0]
 800190e:	605a      	str	r2, [r3, #4]
 8001910:	609a      	str	r2, [r3, #8]
 8001912:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001914:	463b      	mov	r3, r7
 8001916:	2200      	movs	r2, #0
 8001918:	601a      	str	r2, [r3, #0]
 800191a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800191c:	4b1d      	ldr	r3, [pc, #116]	; (8001994 <MX_TIM4_Init+0x94>)
 800191e:	4a1e      	ldr	r2, [pc, #120]	; (8001998 <MX_TIM4_Init+0x98>)
 8001920:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 48000-1;
 8001922:	4b1c      	ldr	r3, [pc, #112]	; (8001994 <MX_TIM4_Init+0x94>)
 8001924:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 8001928:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800192a:	4b1a      	ldr	r3, [pc, #104]	; (8001994 <MX_TIM4_Init+0x94>)
 800192c:	2200      	movs	r2, #0
 800192e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 50-1;
 8001930:	4b18      	ldr	r3, [pc, #96]	; (8001994 <MX_TIM4_Init+0x94>)
 8001932:	2231      	movs	r2, #49	; 0x31
 8001934:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001936:	4b17      	ldr	r3, [pc, #92]	; (8001994 <MX_TIM4_Init+0x94>)
 8001938:	2200      	movs	r2, #0
 800193a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800193c:	4b15      	ldr	r3, [pc, #84]	; (8001994 <MX_TIM4_Init+0x94>)
 800193e:	2200      	movs	r2, #0
 8001940:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001942:	4814      	ldr	r0, [pc, #80]	; (8001994 <MX_TIM4_Init+0x94>)
 8001944:	f003 f94c 	bl	8004be0 <HAL_TIM_Base_Init>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d001      	beq.n	8001952 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800194e:	f000 f984 	bl	8001c5a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001952:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001956:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001958:	f107 0308 	add.w	r3, r7, #8
 800195c:	4619      	mov	r1, r3
 800195e:	480d      	ldr	r0, [pc, #52]	; (8001994 <MX_TIM4_Init+0x94>)
 8001960:	f003 fa95 	bl	8004e8e <HAL_TIM_ConfigClockSource>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d001      	beq.n	800196e <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 800196a:	f000 f976 	bl	8001c5a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800196e:	2300      	movs	r3, #0
 8001970:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001972:	2300      	movs	r3, #0
 8001974:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001976:	463b      	mov	r3, r7
 8001978:	4619      	mov	r1, r3
 800197a:	4806      	ldr	r0, [pc, #24]	; (8001994 <MX_TIM4_Init+0x94>)
 800197c:	f003 fc6a 	bl	8005254 <HAL_TIMEx_MasterConfigSynchronization>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d001      	beq.n	800198a <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001986:	f000 f968 	bl	8001c5a <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800198a:	bf00      	nop
 800198c:	3718      	adds	r7, #24
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	200002e8 	.word	0x200002e8
 8001998:	40000800 	.word	0x40000800

0800199c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80019a0:	4b11      	ldr	r3, [pc, #68]	; (80019e8 <MX_USART1_UART_Init+0x4c>)
 80019a2:	4a12      	ldr	r2, [pc, #72]	; (80019ec <MX_USART1_UART_Init+0x50>)
 80019a4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80019a6:	4b10      	ldr	r3, [pc, #64]	; (80019e8 <MX_USART1_UART_Init+0x4c>)
 80019a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019ac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80019ae:	4b0e      	ldr	r3, [pc, #56]	; (80019e8 <MX_USART1_UART_Init+0x4c>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80019b4:	4b0c      	ldr	r3, [pc, #48]	; (80019e8 <MX_USART1_UART_Init+0x4c>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80019ba:	4b0b      	ldr	r3, [pc, #44]	; (80019e8 <MX_USART1_UART_Init+0x4c>)
 80019bc:	2200      	movs	r2, #0
 80019be:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80019c0:	4b09      	ldr	r3, [pc, #36]	; (80019e8 <MX_USART1_UART_Init+0x4c>)
 80019c2:	220c      	movs	r2, #12
 80019c4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019c6:	4b08      	ldr	r3, [pc, #32]	; (80019e8 <MX_USART1_UART_Init+0x4c>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80019cc:	4b06      	ldr	r3, [pc, #24]	; (80019e8 <MX_USART1_UART_Init+0x4c>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80019d2:	4805      	ldr	r0, [pc, #20]	; (80019e8 <MX_USART1_UART_Init+0x4c>)
 80019d4:	f003 fcae 	bl	8005334 <HAL_UART_Init>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80019de:	f000 f93c 	bl	8001c5a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80019e2:	bf00      	nop
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	20000330 	.word	0x20000330
 80019ec:	40013800 	.word	0x40013800

080019f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b088      	sub	sp, #32
 80019f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019f6:	f107 0310 	add.w	r3, r7, #16
 80019fa:	2200      	movs	r2, #0
 80019fc:	601a      	str	r2, [r3, #0]
 80019fe:	605a      	str	r2, [r3, #4]
 8001a00:	609a      	str	r2, [r3, #8]
 8001a02:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a04:	4b4b      	ldr	r3, [pc, #300]	; (8001b34 <MX_GPIO_Init+0x144>)
 8001a06:	699b      	ldr	r3, [r3, #24]
 8001a08:	4a4a      	ldr	r2, [pc, #296]	; (8001b34 <MX_GPIO_Init+0x144>)
 8001a0a:	f043 0310 	orr.w	r3, r3, #16
 8001a0e:	6193      	str	r3, [r2, #24]
 8001a10:	4b48      	ldr	r3, [pc, #288]	; (8001b34 <MX_GPIO_Init+0x144>)
 8001a12:	699b      	ldr	r3, [r3, #24]
 8001a14:	f003 0310 	and.w	r3, r3, #16
 8001a18:	60fb      	str	r3, [r7, #12]
 8001a1a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a1c:	4b45      	ldr	r3, [pc, #276]	; (8001b34 <MX_GPIO_Init+0x144>)
 8001a1e:	699b      	ldr	r3, [r3, #24]
 8001a20:	4a44      	ldr	r2, [pc, #272]	; (8001b34 <MX_GPIO_Init+0x144>)
 8001a22:	f043 0320 	orr.w	r3, r3, #32
 8001a26:	6193      	str	r3, [r2, #24]
 8001a28:	4b42      	ldr	r3, [pc, #264]	; (8001b34 <MX_GPIO_Init+0x144>)
 8001a2a:	699b      	ldr	r3, [r3, #24]
 8001a2c:	f003 0320 	and.w	r3, r3, #32
 8001a30:	60bb      	str	r3, [r7, #8]
 8001a32:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a34:	4b3f      	ldr	r3, [pc, #252]	; (8001b34 <MX_GPIO_Init+0x144>)
 8001a36:	699b      	ldr	r3, [r3, #24]
 8001a38:	4a3e      	ldr	r2, [pc, #248]	; (8001b34 <MX_GPIO_Init+0x144>)
 8001a3a:	f043 0304 	orr.w	r3, r3, #4
 8001a3e:	6193      	str	r3, [r2, #24]
 8001a40:	4b3c      	ldr	r3, [pc, #240]	; (8001b34 <MX_GPIO_Init+0x144>)
 8001a42:	699b      	ldr	r3, [r3, #24]
 8001a44:	f003 0304 	and.w	r3, r3, #4
 8001a48:	607b      	str	r3, [r7, #4]
 8001a4a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a4c:	4b39      	ldr	r3, [pc, #228]	; (8001b34 <MX_GPIO_Init+0x144>)
 8001a4e:	699b      	ldr	r3, [r3, #24]
 8001a50:	4a38      	ldr	r2, [pc, #224]	; (8001b34 <MX_GPIO_Init+0x144>)
 8001a52:	f043 0308 	orr.w	r3, r3, #8
 8001a56:	6193      	str	r3, [r2, #24]
 8001a58:	4b36      	ldr	r3, [pc, #216]	; (8001b34 <MX_GPIO_Init+0x144>)
 8001a5a:	699b      	ldr	r3, [r3, #24]
 8001a5c:	f003 0308 	and.w	r3, r3, #8
 8001a60:	603b      	str	r3, [r7, #0]
 8001a62:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SPI1_DACS_Pin|LDAC_Pin, GPIO_PIN_RESET);
 8001a64:	2200      	movs	r2, #0
 8001a66:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8001a6a:	4833      	ldr	r0, [pc, #204]	; (8001b38 <MX_GPIO_Init+0x148>)
 8001a6c:	f001 f9a5 	bl	8002dba <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, VselC0_Pin|VselC1_Pin|PROGB_Pin|SPI1_FPGAS_Pin, GPIO_PIN_RESET);
 8001a70:	2200      	movs	r2, #0
 8001a72:	211e      	movs	r1, #30
 8001a74:	4831      	ldr	r0, [pc, #196]	; (8001b3c <MX_GPIO_Init+0x14c>)
 8001a76:	f001 f9a0 	bl	8002dba <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, VselB1_Pin|VselB0_Pin|VselA1_Pin|VselA0_Pin
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	f24f 4127 	movw	r1, #62503	; 0xf427
 8001a80:	482f      	ldr	r0, [pc, #188]	; (8001b40 <MX_GPIO_Init+0x150>)
 8001a82:	f001 f99a 	bl	8002dba <HAL_GPIO_WritePin>
                          |MODE_Pin|M2_Pin|M1_Pin|M0_Pin
                          |DIR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : SPI1_DACS_Pin LDAC_Pin */
  GPIO_InitStruct.Pin = SPI1_DACS_Pin|LDAC_Pin;
 8001a86:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001a8a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a90:	2300      	movs	r3, #0
 8001a92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a94:	2302      	movs	r3, #2
 8001a96:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a98:	f107 0310 	add.w	r3, r7, #16
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	4826      	ldr	r0, [pc, #152]	; (8001b38 <MX_GPIO_Init+0x148>)
 8001aa0:	f000 fff0 	bl	8002a84 <HAL_GPIO_Init>

  /*Configure GPIO pins : VselC0_Pin VselC1_Pin PROGB_Pin SPI1_FPGAS_Pin */
  GPIO_InitStruct.Pin = VselC0_Pin|VselC1_Pin|PROGB_Pin|SPI1_FPGAS_Pin;
 8001aa4:	231e      	movs	r3, #30
 8001aa6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aac:	2300      	movs	r3, #0
 8001aae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ab0:	2302      	movs	r3, #2
 8001ab2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ab4:	f107 0310 	add.w	r3, r7, #16
 8001ab8:	4619      	mov	r1, r3
 8001aba:	4820      	ldr	r0, [pc, #128]	; (8001b3c <MX_GPIO_Init+0x14c>)
 8001abc:	f000 ffe2 	bl	8002a84 <HAL_GPIO_Init>

  /*Configure GPIO pins : VselB1_Pin VselB0_Pin VselA1_Pin VselA0_Pin
                           MODE_Pin M2_Pin M1_Pin M0_Pin
                           DIR_Pin */
  GPIO_InitStruct.Pin = VselB1_Pin|VselB0_Pin|VselA1_Pin|VselA0_Pin
 8001ac0:	f24f 4327 	movw	r3, #62503	; 0xf427
 8001ac4:	613b      	str	r3, [r7, #16]
                          |MODE_Pin|M2_Pin|M1_Pin|M0_Pin
                          |DIR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aca:	2300      	movs	r3, #0
 8001acc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ace:	2302      	movs	r3, #2
 8001ad0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ad2:	f107 0310 	add.w	r3, r7, #16
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	4819      	ldr	r0, [pc, #100]	; (8001b40 <MX_GPIO_Init+0x150>)
 8001ada:	f000 ffd3 	bl	8002a84 <HAL_GPIO_Init>

  /*Configure GPIO pins : FPGA_IRQ_Pin USB_detect_Pin */
  GPIO_InitStruct.Pin = FPGA_IRQ_Pin|USB_detect_Pin;
 8001ade:	f640 0308 	movw	r3, #2056	; 0x808
 8001ae2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ae4:	4b17      	ldr	r3, [pc, #92]	; (8001b44 <MX_GPIO_Init+0x154>)
 8001ae6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aec:	f107 0310 	add.w	r3, r7, #16
 8001af0:	4619      	mov	r1, r3
 8001af2:	4813      	ldr	r0, [pc, #76]	; (8001b40 <MX_GPIO_Init+0x150>)
 8001af4:	f000 ffc6 	bl	8002a84 <HAL_GPIO_Init>

  /*Configure GPIO pins : DONE_Pin INITB_Pin */
  GPIO_InitStruct.Pin = DONE_Pin|INITB_Pin;
 8001af8:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001afc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001afe:	2300      	movs	r3, #0
 8001b00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b02:	2300      	movs	r3, #0
 8001b04:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b06:	f107 0310 	add.w	r3, r7, #16
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	480b      	ldr	r0, [pc, #44]	; (8001b3c <MX_GPIO_Init+0x14c>)
 8001b0e:	f000 ffb9 	bl	8002a84 <HAL_GPIO_Init>

  /*Configure GPIO pin : UI_IRQ_Pin */
  GPIO_InitStruct.Pin = UI_IRQ_Pin;
 8001b12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b16:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b18:	4b0a      	ldr	r3, [pc, #40]	; (8001b44 <MX_GPIO_Init+0x154>)
 8001b1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(UI_IRQ_GPIO_Port, &GPIO_InitStruct);
 8001b20:	f107 0310 	add.w	r3, r7, #16
 8001b24:	4619      	mov	r1, r3
 8001b26:	4805      	ldr	r0, [pc, #20]	; (8001b3c <MX_GPIO_Init+0x14c>)
 8001b28:	f000 ffac 	bl	8002a84 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001b2c:	bf00      	nop
 8001b2e:	3720      	adds	r7, #32
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	40021000 	.word	0x40021000
 8001b38:	40011000 	.word	0x40011000
 8001b3c:	40010800 	.word	0x40010800
 8001b40:	40010c00 	.word	0x40010c00
 8001b44:	10110000 	.word	0x10110000

08001b48 <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b086      	sub	sp, #24
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
 8001b50:	460b      	mov	r3, r1
 8001b52:	807b      	strh	r3, [r7, #2]
	char* formatedMessage = ReformatString(RXbuff, RS485BUFFSIZE); //tady je zmna
 8001b54:	2120      	movs	r1, #32
 8001b56:	4838      	ldr	r0, [pc, #224]	; (8001c38 <HAL_UARTEx_RxEventCallback+0xf0>)
 8001b58:	f005 f97c 	bl	8006e54 <ReformatString>
 8001b5c:	6138      	str	r0, [r7, #16]

	strcpy(TXbuff, "ERR\r\n");
 8001b5e:	4b37      	ldr	r3, [pc, #220]	; (8001c3c <HAL_UARTEx_RxEventCallback+0xf4>)
 8001b60:	4a37      	ldr	r2, [pc, #220]	; (8001c40 <HAL_UARTEx_RxEventCallback+0xf8>)
 8001b62:	6810      	ldr	r0, [r2, #0]
 8001b64:	6018      	str	r0, [r3, #0]
 8001b66:	8892      	ldrh	r2, [r2, #4]
 8001b68:	809a      	strh	r2, [r3, #4]

	Word* word = generateWordDirect(formatedMessage);
 8001b6a:	6938      	ldr	r0, [r7, #16]
 8001b6c:	f005 fa64 	bl	8007038 <generateWordDirect>
 8001b70:	60f8      	str	r0, [r7, #12]

	free(formatedMessage);
 8001b72:	6938      	ldr	r0, [r7, #16]
 8001b74:	f005 fd34 	bl	80075e0 <free>

	//if(word->address == RackID || word->address == 1)
	if (word != NULL) {
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d04f      	beq.n	8001c1e <HAL_UARTEx_RxEventCallback+0xd6>
		executeWord(word);
 8001b7e:	68f8      	ldr	r0, [r7, #12]
 8001b80:	f005 fb4c 	bl	800721c <executeWord>

		for(int i = word->subwordsCount - 1; i >= 0 ; i--)
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	68db      	ldr	r3, [r3, #12]
 8001b88:	3b01      	subs	r3, #1
 8001b8a:	617b      	str	r3, [r7, #20]
 8001b8c:	e039      	b.n	8001c02 <HAL_UARTEx_RxEventCallback+0xba>
		{
			if (word->subwords[i].paramType == OTHER_P && word->subwords[i].otherParam != NULL)
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	6899      	ldr	r1, [r3, #8]
 8001b92:	697a      	ldr	r2, [r7, #20]
 8001b94:	4613      	mov	r3, r2
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	4413      	add	r3, r2
 8001b9a:	009b      	lsls	r3, r3, #2
 8001b9c:	440b      	add	r3, r1
 8001b9e:	7a1b      	ldrb	r3, [r3, #8]
 8001ba0:	2b04      	cmp	r3, #4
 8001ba2:	d120      	bne.n	8001be6 <HAL_UARTEx_RxEventCallback+0x9e>
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	6899      	ldr	r1, [r3, #8]
 8001ba8:	697a      	ldr	r2, [r7, #20]
 8001baa:	4613      	mov	r3, r2
 8001bac:	009b      	lsls	r3, r3, #2
 8001bae:	4413      	add	r3, r2
 8001bb0:	009b      	lsls	r3, r3, #2
 8001bb2:	440b      	add	r3, r1
 8001bb4:	691b      	ldr	r3, [r3, #16]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d015      	beq.n	8001be6 <HAL_UARTEx_RxEventCallback+0x9e>
			{
				free(word->subwords[i].otherParam);
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	6899      	ldr	r1, [r3, #8]
 8001bbe:	697a      	ldr	r2, [r7, #20]
 8001bc0:	4613      	mov	r3, r2
 8001bc2:	009b      	lsls	r3, r3, #2
 8001bc4:	4413      	add	r3, r2
 8001bc6:	009b      	lsls	r3, r3, #2
 8001bc8:	440b      	add	r3, r1
 8001bca:	691b      	ldr	r3, [r3, #16]
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f005 fd07 	bl	80075e0 <free>
				word->subwords[i].otherParam = NULL;
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	6899      	ldr	r1, [r3, #8]
 8001bd6:	697a      	ldr	r2, [r7, #20]
 8001bd8:	4613      	mov	r3, r2
 8001bda:	009b      	lsls	r3, r3, #2
 8001bdc:	4413      	add	r3, r2
 8001bde:	009b      	lsls	r3, r3, #2
 8001be0:	440b      	add	r3, r1
 8001be2:	2200      	movs	r2, #0
 8001be4:	611a      	str	r2, [r3, #16]
			}
			free(word->subwords + i);
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	6899      	ldr	r1, [r3, #8]
 8001bea:	697a      	ldr	r2, [r7, #20]
 8001bec:	4613      	mov	r3, r2
 8001bee:	009b      	lsls	r3, r3, #2
 8001bf0:	4413      	add	r3, r2
 8001bf2:	009b      	lsls	r3, r3, #2
 8001bf4:	440b      	add	r3, r1
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f005 fcf2 	bl	80075e0 <free>
		for(int i = word->subwordsCount - 1; i >= 0 ; i--)
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	3b01      	subs	r3, #1
 8001c00:	617b      	str	r3, [r7, #20]
 8001c02:	697b      	ldr	r3, [r7, #20]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	dac2      	bge.n	8001b8e <HAL_UARTEx_RxEventCallback+0x46>
		}
		free(word->subwords);
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	689b      	ldr	r3, [r3, #8]
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f005 fce7 	bl	80075e0 <free>
		word->subwords = NULL;
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	2200      	movs	r2, #0
 8001c16:	609a      	str	r2, [r3, #8]
		free(word);
 8001c18:	68f8      	ldr	r0, [r7, #12]
 8001c1a:	f005 fce1 	bl	80075e0 <free>
	}

	RS485_Transmit(TXbuff);
 8001c1e:	4807      	ldr	r0, [pc, #28]	; (8001c3c <HAL_UARTEx_RxEventCallback+0xf4>)
 8001c20:	f005 f8c0 	bl	8006da4 <RS485_Transmit>

	HAL_UARTEx_ReceiveToIdle_IT(&huart1, RXbuff, RS485BUFFSIZE);
 8001c24:	2220      	movs	r2, #32
 8001c26:	4904      	ldr	r1, [pc, #16]	; (8001c38 <HAL_UARTEx_RxEventCallback+0xf0>)
 8001c28:	4806      	ldr	r0, [pc, #24]	; (8001c44 <HAL_UARTEx_RxEventCallback+0xfc>)
 8001c2a:	f003 fc56 	bl	80054da <HAL_UARTEx_ReceiveToIdle_IT>
}
 8001c2e:	bf00      	nop
 8001c30:	3718      	adds	r7, #24
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	200003ec 	.word	0x200003ec
 8001c3c:	200003cc 	.word	0x200003cc
 8001c40:	0800b0a0 	.word	0x0800b0a0
 8001c44:	20000330 	.word	0x20000330

08001c48 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b083      	sub	sp, #12
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]

}
 8001c50:	bf00      	nop
 8001c52:	370c      	adds	r7, #12
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bc80      	pop	{r7}
 8001c58:	4770      	bx	lr

08001c5a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c5a:	b480      	push	{r7}
 8001c5c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c5e:	b672      	cpsid	i
}
 8001c60:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c62:	e7fe      	b.n	8001c62 <Error_Handler+0x8>

08001c64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b085      	sub	sp, #20
 8001c68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001c6a:	4b15      	ldr	r3, [pc, #84]	; (8001cc0 <HAL_MspInit+0x5c>)
 8001c6c:	699b      	ldr	r3, [r3, #24]
 8001c6e:	4a14      	ldr	r2, [pc, #80]	; (8001cc0 <HAL_MspInit+0x5c>)
 8001c70:	f043 0301 	orr.w	r3, r3, #1
 8001c74:	6193      	str	r3, [r2, #24]
 8001c76:	4b12      	ldr	r3, [pc, #72]	; (8001cc0 <HAL_MspInit+0x5c>)
 8001c78:	699b      	ldr	r3, [r3, #24]
 8001c7a:	f003 0301 	and.w	r3, r3, #1
 8001c7e:	60bb      	str	r3, [r7, #8]
 8001c80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c82:	4b0f      	ldr	r3, [pc, #60]	; (8001cc0 <HAL_MspInit+0x5c>)
 8001c84:	69db      	ldr	r3, [r3, #28]
 8001c86:	4a0e      	ldr	r2, [pc, #56]	; (8001cc0 <HAL_MspInit+0x5c>)
 8001c88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c8c:	61d3      	str	r3, [r2, #28]
 8001c8e:	4b0c      	ldr	r3, [pc, #48]	; (8001cc0 <HAL_MspInit+0x5c>)
 8001c90:	69db      	ldr	r3, [r3, #28]
 8001c92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c96:	607b      	str	r3, [r7, #4]
 8001c98:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001c9a:	4b0a      	ldr	r3, [pc, #40]	; (8001cc4 <HAL_MspInit+0x60>)
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	60fb      	str	r3, [r7, #12]
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001ca6:	60fb      	str	r3, [r7, #12]
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001cae:	60fb      	str	r3, [r7, #12]
 8001cb0:	4a04      	ldr	r2, [pc, #16]	; (8001cc4 <HAL_MspInit+0x60>)
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cb6:	bf00      	nop
 8001cb8:	3714      	adds	r7, #20
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bc80      	pop	{r7}
 8001cbe:	4770      	bx	lr
 8001cc0:	40021000 	.word	0x40021000
 8001cc4:	40010000 	.word	0x40010000

08001cc8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b088      	sub	sp, #32
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cd0:	f107 0310 	add.w	r3, r7, #16
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	601a      	str	r2, [r3, #0]
 8001cd8:	605a      	str	r2, [r3, #4]
 8001cda:	609a      	str	r2, [r3, #8]
 8001cdc:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4a14      	ldr	r2, [pc, #80]	; (8001d34 <HAL_ADC_MspInit+0x6c>)
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d121      	bne.n	8001d2c <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001ce8:	4b13      	ldr	r3, [pc, #76]	; (8001d38 <HAL_ADC_MspInit+0x70>)
 8001cea:	699b      	ldr	r3, [r3, #24]
 8001cec:	4a12      	ldr	r2, [pc, #72]	; (8001d38 <HAL_ADC_MspInit+0x70>)
 8001cee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001cf2:	6193      	str	r3, [r2, #24]
 8001cf4:	4b10      	ldr	r3, [pc, #64]	; (8001d38 <HAL_ADC_MspInit+0x70>)
 8001cf6:	699b      	ldr	r3, [r3, #24]
 8001cf8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001cfc:	60fb      	str	r3, [r7, #12]
 8001cfe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d00:	4b0d      	ldr	r3, [pc, #52]	; (8001d38 <HAL_ADC_MspInit+0x70>)
 8001d02:	699b      	ldr	r3, [r3, #24]
 8001d04:	4a0c      	ldr	r2, [pc, #48]	; (8001d38 <HAL_ADC_MspInit+0x70>)
 8001d06:	f043 0304 	orr.w	r3, r3, #4
 8001d0a:	6193      	str	r3, [r2, #24]
 8001d0c:	4b0a      	ldr	r3, [pc, #40]	; (8001d38 <HAL_ADC_MspInit+0x70>)
 8001d0e:	699b      	ldr	r3, [r3, #24]
 8001d10:	f003 0304 	and.w	r3, r3, #4
 8001d14:	60bb      	str	r3, [r7, #8]
 8001d16:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = Ain_Pin;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d1c:	2303      	movs	r3, #3
 8001d1e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(Ain_GPIO_Port, &GPIO_InitStruct);
 8001d20:	f107 0310 	add.w	r3, r7, #16
 8001d24:	4619      	mov	r1, r3
 8001d26:	4805      	ldr	r0, [pc, #20]	; (8001d3c <HAL_ADC_MspInit+0x74>)
 8001d28:	f000 feac 	bl	8002a84 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001d2c:	bf00      	nop
 8001d2e:	3720      	adds	r7, #32
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	40012400 	.word	0x40012400
 8001d38:	40021000 	.word	0x40021000
 8001d3c:	40010800 	.word	0x40010800

08001d40 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b08a      	sub	sp, #40	; 0x28
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d48:	f107 0314 	add.w	r3, r7, #20
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	601a      	str	r2, [r3, #0]
 8001d50:	605a      	str	r2, [r3, #4]
 8001d52:	609a      	str	r2, [r3, #8]
 8001d54:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4a1d      	ldr	r2, [pc, #116]	; (8001dd0 <HAL_I2C_MspInit+0x90>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d132      	bne.n	8001dc6 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d60:	4b1c      	ldr	r3, [pc, #112]	; (8001dd4 <HAL_I2C_MspInit+0x94>)
 8001d62:	699b      	ldr	r3, [r3, #24]
 8001d64:	4a1b      	ldr	r2, [pc, #108]	; (8001dd4 <HAL_I2C_MspInit+0x94>)
 8001d66:	f043 0308 	orr.w	r3, r3, #8
 8001d6a:	6193      	str	r3, [r2, #24]
 8001d6c:	4b19      	ldr	r3, [pc, #100]	; (8001dd4 <HAL_I2C_MspInit+0x94>)
 8001d6e:	699b      	ldr	r3, [r3, #24]
 8001d70:	f003 0308 	and.w	r3, r3, #8
 8001d74:	613b      	str	r3, [r7, #16]
 8001d76:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d78:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001d7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d7e:	2312      	movs	r3, #18
 8001d80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d82:	2303      	movs	r3, #3
 8001d84:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d86:	f107 0314 	add.w	r3, r7, #20
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	4812      	ldr	r0, [pc, #72]	; (8001dd8 <HAL_I2C_MspInit+0x98>)
 8001d8e:	f000 fe79 	bl	8002a84 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8001d92:	4b12      	ldr	r3, [pc, #72]	; (8001ddc <HAL_I2C_MspInit+0x9c>)
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	627b      	str	r3, [r7, #36]	; 0x24
 8001d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d9a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001d9e:	627b      	str	r3, [r7, #36]	; 0x24
 8001da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001da2:	f043 0302 	orr.w	r3, r3, #2
 8001da6:	627b      	str	r3, [r7, #36]	; 0x24
 8001da8:	4a0c      	ldr	r2, [pc, #48]	; (8001ddc <HAL_I2C_MspInit+0x9c>)
 8001daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dac:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001dae:	4b09      	ldr	r3, [pc, #36]	; (8001dd4 <HAL_I2C_MspInit+0x94>)
 8001db0:	69db      	ldr	r3, [r3, #28]
 8001db2:	4a08      	ldr	r2, [pc, #32]	; (8001dd4 <HAL_I2C_MspInit+0x94>)
 8001db4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001db8:	61d3      	str	r3, [r2, #28]
 8001dba:	4b06      	ldr	r3, [pc, #24]	; (8001dd4 <HAL_I2C_MspInit+0x94>)
 8001dbc:	69db      	ldr	r3, [r3, #28]
 8001dbe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001dc2:	60fb      	str	r3, [r7, #12]
 8001dc4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001dc6:	bf00      	nop
 8001dc8:	3728      	adds	r7, #40	; 0x28
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	40005400 	.word	0x40005400
 8001dd4:	40021000 	.word	0x40021000
 8001dd8:	40010c00 	.word	0x40010c00
 8001ddc:	40010000 	.word	0x40010000

08001de0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b088      	sub	sp, #32
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001de8:	f107 0310 	add.w	r3, r7, #16
 8001dec:	2200      	movs	r2, #0
 8001dee:	601a      	str	r2, [r3, #0]
 8001df0:	605a      	str	r2, [r3, #4]
 8001df2:	609a      	str	r2, [r3, #8]
 8001df4:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4a1b      	ldr	r2, [pc, #108]	; (8001e68 <HAL_SPI_MspInit+0x88>)
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	d12f      	bne.n	8001e60 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e00:	4b1a      	ldr	r3, [pc, #104]	; (8001e6c <HAL_SPI_MspInit+0x8c>)
 8001e02:	699b      	ldr	r3, [r3, #24]
 8001e04:	4a19      	ldr	r2, [pc, #100]	; (8001e6c <HAL_SPI_MspInit+0x8c>)
 8001e06:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001e0a:	6193      	str	r3, [r2, #24]
 8001e0c:	4b17      	ldr	r3, [pc, #92]	; (8001e6c <HAL_SPI_MspInit+0x8c>)
 8001e0e:	699b      	ldr	r3, [r3, #24]
 8001e10:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e14:	60fb      	str	r3, [r7, #12]
 8001e16:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e18:	4b14      	ldr	r3, [pc, #80]	; (8001e6c <HAL_SPI_MspInit+0x8c>)
 8001e1a:	699b      	ldr	r3, [r3, #24]
 8001e1c:	4a13      	ldr	r2, [pc, #76]	; (8001e6c <HAL_SPI_MspInit+0x8c>)
 8001e1e:	f043 0304 	orr.w	r3, r3, #4
 8001e22:	6193      	str	r3, [r2, #24]
 8001e24:	4b11      	ldr	r3, [pc, #68]	; (8001e6c <HAL_SPI_MspInit+0x8c>)
 8001e26:	699b      	ldr	r3, [r3, #24]
 8001e28:	f003 0304 	and.w	r3, r3, #4
 8001e2c:	60bb      	str	r3, [r7, #8]
 8001e2e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001e30:	23a0      	movs	r3, #160	; 0xa0
 8001e32:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e34:	2302      	movs	r3, #2
 8001e36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e38:	2303      	movs	r3, #3
 8001e3a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e3c:	f107 0310 	add.w	r3, r7, #16
 8001e40:	4619      	mov	r1, r3
 8001e42:	480b      	ldr	r0, [pc, #44]	; (8001e70 <HAL_SPI_MspInit+0x90>)
 8001e44:	f000 fe1e 	bl	8002a84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001e48:	2340      	movs	r3, #64	; 0x40
 8001e4a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e50:	2300      	movs	r3, #0
 8001e52:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e54:	f107 0310 	add.w	r3, r7, #16
 8001e58:	4619      	mov	r1, r3
 8001e5a:	4805      	ldr	r0, [pc, #20]	; (8001e70 <HAL_SPI_MspInit+0x90>)
 8001e5c:	f000 fe12 	bl	8002a84 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001e60:	bf00      	nop
 8001e62:	3720      	adds	r7, #32
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	40013000 	.word	0x40013000
 8001e6c:	40021000 	.word	0x40021000
 8001e70:	40010800 	.word	0x40010800

08001e74 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b084      	sub	sp, #16
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a0d      	ldr	r2, [pc, #52]	; (8001eb8 <HAL_TIM_Base_MspInit+0x44>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d113      	bne.n	8001eae <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001e86:	4b0d      	ldr	r3, [pc, #52]	; (8001ebc <HAL_TIM_Base_MspInit+0x48>)
 8001e88:	69db      	ldr	r3, [r3, #28]
 8001e8a:	4a0c      	ldr	r2, [pc, #48]	; (8001ebc <HAL_TIM_Base_MspInit+0x48>)
 8001e8c:	f043 0304 	orr.w	r3, r3, #4
 8001e90:	61d3      	str	r3, [r2, #28]
 8001e92:	4b0a      	ldr	r3, [pc, #40]	; (8001ebc <HAL_TIM_Base_MspInit+0x48>)
 8001e94:	69db      	ldr	r3, [r3, #28]
 8001e96:	f003 0304 	and.w	r3, r3, #4
 8001e9a:	60fb      	str	r3, [r7, #12]
 8001e9c:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	2100      	movs	r1, #0
 8001ea2:	201e      	movs	r0, #30
 8001ea4:	f000 fd05 	bl	80028b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001ea8:	201e      	movs	r0, #30
 8001eaa:	f000 fd1e 	bl	80028ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001eae:	bf00      	nop
 8001eb0:	3710      	adds	r7, #16
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	40000800 	.word	0x40000800
 8001ebc:	40021000 	.word	0x40021000

08001ec0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b08a      	sub	sp, #40	; 0x28
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ec8:	f107 0314 	add.w	r3, r7, #20
 8001ecc:	2200      	movs	r2, #0
 8001ece:	601a      	str	r2, [r3, #0]
 8001ed0:	605a      	str	r2, [r3, #4]
 8001ed2:	609a      	str	r2, [r3, #8]
 8001ed4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4a26      	ldr	r2, [pc, #152]	; (8001f74 <HAL_UART_MspInit+0xb4>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d145      	bne.n	8001f6c <HAL_UART_MspInit+0xac>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ee0:	4b25      	ldr	r3, [pc, #148]	; (8001f78 <HAL_UART_MspInit+0xb8>)
 8001ee2:	699b      	ldr	r3, [r3, #24]
 8001ee4:	4a24      	ldr	r2, [pc, #144]	; (8001f78 <HAL_UART_MspInit+0xb8>)
 8001ee6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001eea:	6193      	str	r3, [r2, #24]
 8001eec:	4b22      	ldr	r3, [pc, #136]	; (8001f78 <HAL_UART_MspInit+0xb8>)
 8001eee:	699b      	ldr	r3, [r3, #24]
 8001ef0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ef4:	613b      	str	r3, [r7, #16]
 8001ef6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ef8:	4b1f      	ldr	r3, [pc, #124]	; (8001f78 <HAL_UART_MspInit+0xb8>)
 8001efa:	699b      	ldr	r3, [r3, #24]
 8001efc:	4a1e      	ldr	r2, [pc, #120]	; (8001f78 <HAL_UART_MspInit+0xb8>)
 8001efe:	f043 0308 	orr.w	r3, r3, #8
 8001f02:	6193      	str	r3, [r2, #24]
 8001f04:	4b1c      	ldr	r3, [pc, #112]	; (8001f78 <HAL_UART_MspInit+0xb8>)
 8001f06:	699b      	ldr	r3, [r3, #24]
 8001f08:	f003 0308 	and.w	r3, r3, #8
 8001f0c:	60fb      	str	r3, [r7, #12]
 8001f0e:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001f10:	2340      	movs	r3, #64	; 0x40
 8001f12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f14:	2302      	movs	r3, #2
 8001f16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f18:	2303      	movs	r3, #3
 8001f1a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f1c:	f107 0314 	add.w	r3, r7, #20
 8001f20:	4619      	mov	r1, r3
 8001f22:	4816      	ldr	r0, [pc, #88]	; (8001f7c <HAL_UART_MspInit+0xbc>)
 8001f24:	f000 fdae 	bl	8002a84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001f28:	2380      	movs	r3, #128	; 0x80
 8001f2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f30:	2300      	movs	r3, #0
 8001f32:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f34:	f107 0314 	add.w	r3, r7, #20
 8001f38:	4619      	mov	r1, r3
 8001f3a:	4810      	ldr	r0, [pc, #64]	; (8001f7c <HAL_UART_MspInit+0xbc>)
 8001f3c:	f000 fda2 	bl	8002a84 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8001f40:	4b0f      	ldr	r3, [pc, #60]	; (8001f80 <HAL_UART_MspInit+0xc0>)
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	627b      	str	r3, [r7, #36]	; 0x24
 8001f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f48:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001f4c:	627b      	str	r3, [r7, #36]	; 0x24
 8001f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f50:	f043 0304 	orr.w	r3, r3, #4
 8001f54:	627b      	str	r3, [r7, #36]	; 0x24
 8001f56:	4a0a      	ldr	r2, [pc, #40]	; (8001f80 <HAL_UART_MspInit+0xc0>)
 8001f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f5a:	6053      	str	r3, [r2, #4]

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	2101      	movs	r1, #1
 8001f60:	2025      	movs	r0, #37	; 0x25
 8001f62:	f000 fca6 	bl	80028b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001f66:	2025      	movs	r0, #37	; 0x25
 8001f68:	f000 fcbf 	bl	80028ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001f6c:	bf00      	nop
 8001f6e:	3728      	adds	r7, #40	; 0x28
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	40013800 	.word	0x40013800
 8001f78:	40021000 	.word	0x40021000
 8001f7c:	40010c00 	.word	0x40010c00
 8001f80:	40010000 	.word	0x40010000

08001f84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f88:	e7fe      	b.n	8001f88 <NMI_Handler+0x4>

08001f8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f8a:	b480      	push	{r7}
 8001f8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f8e:	e7fe      	b.n	8001f8e <HardFault_Handler+0x4>

08001f90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f94:	e7fe      	b.n	8001f94 <MemManage_Handler+0x4>

08001f96 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f96:	b480      	push	{r7}
 8001f98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f9a:	e7fe      	b.n	8001f9a <BusFault_Handler+0x4>

08001f9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fa0:	e7fe      	b.n	8001fa0 <UsageFault_Handler+0x4>

08001fa2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fa2:	b480      	push	{r7}
 8001fa4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fa6:	bf00      	nop
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bc80      	pop	{r7}
 8001fac:	4770      	bx	lr

08001fae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fae:	b480      	push	{r7}
 8001fb0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fb2:	bf00      	nop
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bc80      	pop	{r7}
 8001fb8:	4770      	bx	lr

08001fba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fba:	b480      	push	{r7}
 8001fbc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fbe:	bf00      	nop
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bc80      	pop	{r7}
 8001fc4:	4770      	bx	lr

08001fc6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fc6:	b580      	push	{r7, lr}
 8001fc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fca:	f000 f949 	bl	8002260 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fce:	bf00      	nop
 8001fd0:	bd80      	pop	{r7, pc}
	...

08001fd4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001fd8:	4802      	ldr	r0, [pc, #8]	; (8001fe4 <TIM4_IRQHandler+0x10>)
 8001fda:	f002 fe50 	bl	8004c7e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001fde:	bf00      	nop
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	200002e8 	.word	0x200002e8

08001fe8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001fec:	4802      	ldr	r0, [pc, #8]	; (8001ff8 <USART1_IRQHandler+0x10>)
 8001fee:	f003 fad1 	bl	8005594 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001ff2:	bf00      	nop
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	20000330 	.word	0x20000330

08001ffc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	af00      	add	r7, sp, #0
  return 1;
 8002000:	2301      	movs	r3, #1
}
 8002002:	4618      	mov	r0, r3
 8002004:	46bd      	mov	sp, r7
 8002006:	bc80      	pop	{r7}
 8002008:	4770      	bx	lr

0800200a <_kill>:

int _kill(int pid, int sig)
{
 800200a:	b580      	push	{r7, lr}
 800200c:	b082      	sub	sp, #8
 800200e:	af00      	add	r7, sp, #0
 8002010:	6078      	str	r0, [r7, #4]
 8002012:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002014:	f006 fa62 	bl	80084dc <__errno>
 8002018:	4603      	mov	r3, r0
 800201a:	2216      	movs	r2, #22
 800201c:	601a      	str	r2, [r3, #0]
  return -1;
 800201e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002022:	4618      	mov	r0, r3
 8002024:	3708      	adds	r7, #8
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}

0800202a <_exit>:

void _exit (int status)
{
 800202a:	b580      	push	{r7, lr}
 800202c:	b082      	sub	sp, #8
 800202e:	af00      	add	r7, sp, #0
 8002030:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002032:	f04f 31ff 	mov.w	r1, #4294967295
 8002036:	6878      	ldr	r0, [r7, #4]
 8002038:	f7ff ffe7 	bl	800200a <_kill>
  while (1) {}    /* Make sure we hang here */
 800203c:	e7fe      	b.n	800203c <_exit+0x12>

0800203e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800203e:	b580      	push	{r7, lr}
 8002040:	b086      	sub	sp, #24
 8002042:	af00      	add	r7, sp, #0
 8002044:	60f8      	str	r0, [r7, #12]
 8002046:	60b9      	str	r1, [r7, #8]
 8002048:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800204a:	2300      	movs	r3, #0
 800204c:	617b      	str	r3, [r7, #20]
 800204e:	e00a      	b.n	8002066 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002050:	f3af 8000 	nop.w
 8002054:	4601      	mov	r1, r0
 8002056:	68bb      	ldr	r3, [r7, #8]
 8002058:	1c5a      	adds	r2, r3, #1
 800205a:	60ba      	str	r2, [r7, #8]
 800205c:	b2ca      	uxtb	r2, r1
 800205e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002060:	697b      	ldr	r3, [r7, #20]
 8002062:	3301      	adds	r3, #1
 8002064:	617b      	str	r3, [r7, #20]
 8002066:	697a      	ldr	r2, [r7, #20]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	429a      	cmp	r2, r3
 800206c:	dbf0      	blt.n	8002050 <_read+0x12>
  }

  return len;
 800206e:	687b      	ldr	r3, [r7, #4]
}
 8002070:	4618      	mov	r0, r3
 8002072:	3718      	adds	r7, #24
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}

08002078 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b086      	sub	sp, #24
 800207c:	af00      	add	r7, sp, #0
 800207e:	60f8      	str	r0, [r7, #12]
 8002080:	60b9      	str	r1, [r7, #8]
 8002082:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002084:	2300      	movs	r3, #0
 8002086:	617b      	str	r3, [r7, #20]
 8002088:	e009      	b.n	800209e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800208a:	68bb      	ldr	r3, [r7, #8]
 800208c:	1c5a      	adds	r2, r3, #1
 800208e:	60ba      	str	r2, [r7, #8]
 8002090:	781b      	ldrb	r3, [r3, #0]
 8002092:	4618      	mov	r0, r3
 8002094:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002098:	697b      	ldr	r3, [r7, #20]
 800209a:	3301      	adds	r3, #1
 800209c:	617b      	str	r3, [r7, #20]
 800209e:	697a      	ldr	r2, [r7, #20]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	429a      	cmp	r2, r3
 80020a4:	dbf1      	blt.n	800208a <_write+0x12>
  }
  return len;
 80020a6:	687b      	ldr	r3, [r7, #4]
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	3718      	adds	r7, #24
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}

080020b0 <_close>:

int _close(int file)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80020b8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020bc:	4618      	mov	r0, r3
 80020be:	370c      	adds	r7, #12
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bc80      	pop	{r7}
 80020c4:	4770      	bx	lr

080020c6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020c6:	b480      	push	{r7}
 80020c8:	b083      	sub	sp, #12
 80020ca:	af00      	add	r7, sp, #0
 80020cc:	6078      	str	r0, [r7, #4]
 80020ce:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80020d6:	605a      	str	r2, [r3, #4]
  return 0;
 80020d8:	2300      	movs	r3, #0
}
 80020da:	4618      	mov	r0, r3
 80020dc:	370c      	adds	r7, #12
 80020de:	46bd      	mov	sp, r7
 80020e0:	bc80      	pop	{r7}
 80020e2:	4770      	bx	lr

080020e4 <_isatty>:

int _isatty(int file)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b083      	sub	sp, #12
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020ec:	2301      	movs	r3, #1
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	370c      	adds	r7, #12
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bc80      	pop	{r7}
 80020f6:	4770      	bx	lr

080020f8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b085      	sub	sp, #20
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	60f8      	str	r0, [r7, #12]
 8002100:	60b9      	str	r1, [r7, #8]
 8002102:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002104:	2300      	movs	r3, #0
}
 8002106:	4618      	mov	r0, r3
 8002108:	3714      	adds	r7, #20
 800210a:	46bd      	mov	sp, r7
 800210c:	bc80      	pop	{r7}
 800210e:	4770      	bx	lr

08002110 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b086      	sub	sp, #24
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002118:	4a14      	ldr	r2, [pc, #80]	; (800216c <_sbrk+0x5c>)
 800211a:	4b15      	ldr	r3, [pc, #84]	; (8002170 <_sbrk+0x60>)
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002124:	4b13      	ldr	r3, [pc, #76]	; (8002174 <_sbrk+0x64>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d102      	bne.n	8002132 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800212c:	4b11      	ldr	r3, [pc, #68]	; (8002174 <_sbrk+0x64>)
 800212e:	4a12      	ldr	r2, [pc, #72]	; (8002178 <_sbrk+0x68>)
 8002130:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002132:	4b10      	ldr	r3, [pc, #64]	; (8002174 <_sbrk+0x64>)
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4413      	add	r3, r2
 800213a:	693a      	ldr	r2, [r7, #16]
 800213c:	429a      	cmp	r2, r3
 800213e:	d207      	bcs.n	8002150 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002140:	f006 f9cc 	bl	80084dc <__errno>
 8002144:	4603      	mov	r3, r0
 8002146:	220c      	movs	r2, #12
 8002148:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800214a:	f04f 33ff 	mov.w	r3, #4294967295
 800214e:	e009      	b.n	8002164 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002150:	4b08      	ldr	r3, [pc, #32]	; (8002174 <_sbrk+0x64>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002156:	4b07      	ldr	r3, [pc, #28]	; (8002174 <_sbrk+0x64>)
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4413      	add	r3, r2
 800215e:	4a05      	ldr	r2, [pc, #20]	; (8002174 <_sbrk+0x64>)
 8002160:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002162:	68fb      	ldr	r3, [r7, #12]
}
 8002164:	4618      	mov	r0, r3
 8002166:	3718      	adds	r7, #24
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	20005000 	.word	0x20005000
 8002170:	00000400 	.word	0x00000400
 8002174:	200003b8 	.word	0x200003b8
 8002178:	200005b8 	.word	0x200005b8

0800217c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800217c:	b480      	push	{r7}
 800217e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002180:	bf00      	nop
 8002182:	46bd      	mov	sp, r7
 8002184:	bc80      	pop	{r7}
 8002186:	4770      	bx	lr

08002188 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002188:	f7ff fff8 	bl	800217c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800218c:	480b      	ldr	r0, [pc, #44]	; (80021bc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800218e:	490c      	ldr	r1, [pc, #48]	; (80021c0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002190:	4a0c      	ldr	r2, [pc, #48]	; (80021c4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002192:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002194:	e002      	b.n	800219c <LoopCopyDataInit>

08002196 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002196:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002198:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800219a:	3304      	adds	r3, #4

0800219c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800219c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800219e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021a0:	d3f9      	bcc.n	8002196 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021a2:	4a09      	ldr	r2, [pc, #36]	; (80021c8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80021a4:	4c09      	ldr	r4, [pc, #36]	; (80021cc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80021a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021a8:	e001      	b.n	80021ae <LoopFillZerobss>

080021aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021ac:	3204      	adds	r2, #4

080021ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021b0:	d3fb      	bcc.n	80021aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80021b2:	f006 f999 	bl	80084e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80021b6:	f7ff f98b 	bl	80014d0 <main>
  bx lr
 80021ba:	4770      	bx	lr
  ldr r0, =_sdata
 80021bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021c0:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 80021c4:	0800b86c 	.word	0x0800b86c
  ldr r2, =_sbss
 80021c8:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 80021cc:	200005b8 	.word	0x200005b8

080021d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80021d0:	e7fe      	b.n	80021d0 <ADC1_2_IRQHandler>
	...

080021d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021d8:	4b08      	ldr	r3, [pc, #32]	; (80021fc <HAL_Init+0x28>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a07      	ldr	r2, [pc, #28]	; (80021fc <HAL_Init+0x28>)
 80021de:	f043 0310 	orr.w	r3, r3, #16
 80021e2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021e4:	2003      	movs	r0, #3
 80021e6:	f000 fb59 	bl	800289c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021ea:	200f      	movs	r0, #15
 80021ec:	f000 f808 	bl	8002200 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021f0:	f7ff fd38 	bl	8001c64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021f4:	2300      	movs	r3, #0
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	40022000 	.word	0x40022000

08002200 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b082      	sub	sp, #8
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002208:	4b12      	ldr	r3, [pc, #72]	; (8002254 <HAL_InitTick+0x54>)
 800220a:	681a      	ldr	r2, [r3, #0]
 800220c:	4b12      	ldr	r3, [pc, #72]	; (8002258 <HAL_InitTick+0x58>)
 800220e:	781b      	ldrb	r3, [r3, #0]
 8002210:	4619      	mov	r1, r3
 8002212:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002216:	fbb3 f3f1 	udiv	r3, r3, r1
 800221a:	fbb2 f3f3 	udiv	r3, r2, r3
 800221e:	4618      	mov	r0, r3
 8002220:	f000 fb71 	bl	8002906 <HAL_SYSTICK_Config>
 8002224:	4603      	mov	r3, r0
 8002226:	2b00      	cmp	r3, #0
 8002228:	d001      	beq.n	800222e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800222a:	2301      	movs	r3, #1
 800222c:	e00e      	b.n	800224c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2b0f      	cmp	r3, #15
 8002232:	d80a      	bhi.n	800224a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002234:	2200      	movs	r2, #0
 8002236:	6879      	ldr	r1, [r7, #4]
 8002238:	f04f 30ff 	mov.w	r0, #4294967295
 800223c:	f000 fb39 	bl	80028b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002240:	4a06      	ldr	r2, [pc, #24]	; (800225c <HAL_InitTick+0x5c>)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002246:	2300      	movs	r3, #0
 8002248:	e000      	b.n	800224c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800224a:	2301      	movs	r3, #1
}
 800224c:	4618      	mov	r0, r3
 800224e:	3708      	adds	r7, #8
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}
 8002254:	20000000 	.word	0x20000000
 8002258:	20000008 	.word	0x20000008
 800225c:	20000004 	.word	0x20000004

08002260 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002264:	4b05      	ldr	r3, [pc, #20]	; (800227c <HAL_IncTick+0x1c>)
 8002266:	781b      	ldrb	r3, [r3, #0]
 8002268:	461a      	mov	r2, r3
 800226a:	4b05      	ldr	r3, [pc, #20]	; (8002280 <HAL_IncTick+0x20>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4413      	add	r3, r2
 8002270:	4a03      	ldr	r2, [pc, #12]	; (8002280 <HAL_IncTick+0x20>)
 8002272:	6013      	str	r3, [r2, #0]
}
 8002274:	bf00      	nop
 8002276:	46bd      	mov	sp, r7
 8002278:	bc80      	pop	{r7}
 800227a:	4770      	bx	lr
 800227c:	20000008 	.word	0x20000008
 8002280:	200003bc 	.word	0x200003bc

08002284 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0
  return uwTick;
 8002288:	4b02      	ldr	r3, [pc, #8]	; (8002294 <HAL_GetTick+0x10>)
 800228a:	681b      	ldr	r3, [r3, #0]
}
 800228c:	4618      	mov	r0, r3
 800228e:	46bd      	mov	sp, r7
 8002290:	bc80      	pop	{r7}
 8002292:	4770      	bx	lr
 8002294:	200003bc 	.word	0x200003bc

08002298 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b084      	sub	sp, #16
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022a0:	f7ff fff0 	bl	8002284 <HAL_GetTick>
 80022a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022b0:	d005      	beq.n	80022be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80022b2:	4b0a      	ldr	r3, [pc, #40]	; (80022dc <HAL_Delay+0x44>)
 80022b4:	781b      	ldrb	r3, [r3, #0]
 80022b6:	461a      	mov	r2, r3
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	4413      	add	r3, r2
 80022bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80022be:	bf00      	nop
 80022c0:	f7ff ffe0 	bl	8002284 <HAL_GetTick>
 80022c4:	4602      	mov	r2, r0
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	1ad3      	subs	r3, r2, r3
 80022ca:	68fa      	ldr	r2, [r7, #12]
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d8f7      	bhi.n	80022c0 <HAL_Delay+0x28>
  {
  }
}
 80022d0:	bf00      	nop
 80022d2:	bf00      	nop
 80022d4:	3710      	adds	r7, #16
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	20000008 	.word	0x20000008

080022e0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b086      	sub	sp, #24
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022e8:	2300      	movs	r3, #0
 80022ea:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80022ec:	2300      	movs	r3, #0
 80022ee:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80022f0:	2300      	movs	r3, #0
 80022f2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80022f4:	2300      	movs	r3, #0
 80022f6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d101      	bne.n	8002302 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	e0be      	b.n	8002480 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	689b      	ldr	r3, [r3, #8]
 8002306:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800230c:	2b00      	cmp	r3, #0
 800230e:	d109      	bne.n	8002324 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2200      	movs	r2, #0
 8002314:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2200      	movs	r2, #0
 800231a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800231e:	6878      	ldr	r0, [r7, #4]
 8002320:	f7ff fcd2 	bl	8001cc8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002324:	6878      	ldr	r0, [r7, #4]
 8002326:	f000 f9ab 	bl	8002680 <ADC_ConversionStop_Disable>
 800232a:	4603      	mov	r3, r0
 800232c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002332:	f003 0310 	and.w	r3, r3, #16
 8002336:	2b00      	cmp	r3, #0
 8002338:	f040 8099 	bne.w	800246e <HAL_ADC_Init+0x18e>
 800233c:	7dfb      	ldrb	r3, [r7, #23]
 800233e:	2b00      	cmp	r3, #0
 8002340:	f040 8095 	bne.w	800246e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002348:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800234c:	f023 0302 	bic.w	r3, r3, #2
 8002350:	f043 0202 	orr.w	r2, r3, #2
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002360:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	7b1b      	ldrb	r3, [r3, #12]
 8002366:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002368:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800236a:	68ba      	ldr	r2, [r7, #8]
 800236c:	4313      	orrs	r3, r2
 800236e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	689b      	ldr	r3, [r3, #8]
 8002374:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002378:	d003      	beq.n	8002382 <HAL_ADC_Init+0xa2>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	2b01      	cmp	r3, #1
 8002380:	d102      	bne.n	8002388 <HAL_ADC_Init+0xa8>
 8002382:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002386:	e000      	b.n	800238a <HAL_ADC_Init+0xaa>
 8002388:	2300      	movs	r3, #0
 800238a:	693a      	ldr	r2, [r7, #16]
 800238c:	4313      	orrs	r3, r2
 800238e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	7d1b      	ldrb	r3, [r3, #20]
 8002394:	2b01      	cmp	r3, #1
 8002396:	d119      	bne.n	80023cc <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	7b1b      	ldrb	r3, [r3, #12]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d109      	bne.n	80023b4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	699b      	ldr	r3, [r3, #24]
 80023a4:	3b01      	subs	r3, #1
 80023a6:	035a      	lsls	r2, r3, #13
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	4313      	orrs	r3, r2
 80023ac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80023b0:	613b      	str	r3, [r7, #16]
 80023b2:	e00b      	b.n	80023cc <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023b8:	f043 0220 	orr.w	r2, r3, #32
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023c4:	f043 0201 	orr.w	r2, r3, #1
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	693a      	ldr	r2, [r7, #16]
 80023dc:	430a      	orrs	r2, r1
 80023de:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	689a      	ldr	r2, [r3, #8]
 80023e6:	4b28      	ldr	r3, [pc, #160]	; (8002488 <HAL_ADC_Init+0x1a8>)
 80023e8:	4013      	ands	r3, r2
 80023ea:	687a      	ldr	r2, [r7, #4]
 80023ec:	6812      	ldr	r2, [r2, #0]
 80023ee:	68b9      	ldr	r1, [r7, #8]
 80023f0:	430b      	orrs	r3, r1
 80023f2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80023fc:	d003      	beq.n	8002406 <HAL_ADC_Init+0x126>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	689b      	ldr	r3, [r3, #8]
 8002402:	2b01      	cmp	r3, #1
 8002404:	d104      	bne.n	8002410 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	691b      	ldr	r3, [r3, #16]
 800240a:	3b01      	subs	r3, #1
 800240c:	051b      	lsls	r3, r3, #20
 800240e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002416:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	68fa      	ldr	r2, [r7, #12]
 8002420:	430a      	orrs	r2, r1
 8002422:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	689a      	ldr	r2, [r3, #8]
 800242a:	4b18      	ldr	r3, [pc, #96]	; (800248c <HAL_ADC_Init+0x1ac>)
 800242c:	4013      	ands	r3, r2
 800242e:	68ba      	ldr	r2, [r7, #8]
 8002430:	429a      	cmp	r2, r3
 8002432:	d10b      	bne.n	800244c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2200      	movs	r2, #0
 8002438:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800243e:	f023 0303 	bic.w	r3, r3, #3
 8002442:	f043 0201 	orr.w	r2, r3, #1
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800244a:	e018      	b.n	800247e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002450:	f023 0312 	bic.w	r3, r3, #18
 8002454:	f043 0210 	orr.w	r2, r3, #16
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002460:	f043 0201 	orr.w	r2, r3, #1
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002468:	2301      	movs	r3, #1
 800246a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800246c:	e007      	b.n	800247e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002472:	f043 0210 	orr.w	r2, r3, #16
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800247a:	2301      	movs	r3, #1
 800247c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800247e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002480:	4618      	mov	r0, r3
 8002482:	3718      	adds	r7, #24
 8002484:	46bd      	mov	sp, r7
 8002486:	bd80      	pop	{r7, pc}
 8002488:	ffe1f7fd 	.word	0xffe1f7fd
 800248c:	ff1f0efe 	.word	0xff1f0efe

08002490 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002490:	b480      	push	{r7}
 8002492:	b085      	sub	sp, #20
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
 8002498:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800249a:	2300      	movs	r3, #0
 800249c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800249e:	2300      	movs	r3, #0
 80024a0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80024a8:	2b01      	cmp	r3, #1
 80024aa:	d101      	bne.n	80024b0 <HAL_ADC_ConfigChannel+0x20>
 80024ac:	2302      	movs	r3, #2
 80024ae:	e0dc      	b.n	800266a <HAL_ADC_ConfigChannel+0x1da>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2201      	movs	r2, #1
 80024b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	2b06      	cmp	r3, #6
 80024be:	d81c      	bhi.n	80024fa <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	685a      	ldr	r2, [r3, #4]
 80024ca:	4613      	mov	r3, r2
 80024cc:	009b      	lsls	r3, r3, #2
 80024ce:	4413      	add	r3, r2
 80024d0:	3b05      	subs	r3, #5
 80024d2:	221f      	movs	r2, #31
 80024d4:	fa02 f303 	lsl.w	r3, r2, r3
 80024d8:	43db      	mvns	r3, r3
 80024da:	4019      	ands	r1, r3
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	6818      	ldr	r0, [r3, #0]
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	685a      	ldr	r2, [r3, #4]
 80024e4:	4613      	mov	r3, r2
 80024e6:	009b      	lsls	r3, r3, #2
 80024e8:	4413      	add	r3, r2
 80024ea:	3b05      	subs	r3, #5
 80024ec:	fa00 f203 	lsl.w	r2, r0, r3
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	430a      	orrs	r2, r1
 80024f6:	635a      	str	r2, [r3, #52]	; 0x34
 80024f8:	e03c      	b.n	8002574 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	2b0c      	cmp	r3, #12
 8002500:	d81c      	bhi.n	800253c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	685a      	ldr	r2, [r3, #4]
 800250c:	4613      	mov	r3, r2
 800250e:	009b      	lsls	r3, r3, #2
 8002510:	4413      	add	r3, r2
 8002512:	3b23      	subs	r3, #35	; 0x23
 8002514:	221f      	movs	r2, #31
 8002516:	fa02 f303 	lsl.w	r3, r2, r3
 800251a:	43db      	mvns	r3, r3
 800251c:	4019      	ands	r1, r3
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	6818      	ldr	r0, [r3, #0]
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	685a      	ldr	r2, [r3, #4]
 8002526:	4613      	mov	r3, r2
 8002528:	009b      	lsls	r3, r3, #2
 800252a:	4413      	add	r3, r2
 800252c:	3b23      	subs	r3, #35	; 0x23
 800252e:	fa00 f203 	lsl.w	r2, r0, r3
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	430a      	orrs	r2, r1
 8002538:	631a      	str	r2, [r3, #48]	; 0x30
 800253a:	e01b      	b.n	8002574 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	685a      	ldr	r2, [r3, #4]
 8002546:	4613      	mov	r3, r2
 8002548:	009b      	lsls	r3, r3, #2
 800254a:	4413      	add	r3, r2
 800254c:	3b41      	subs	r3, #65	; 0x41
 800254e:	221f      	movs	r2, #31
 8002550:	fa02 f303 	lsl.w	r3, r2, r3
 8002554:	43db      	mvns	r3, r3
 8002556:	4019      	ands	r1, r3
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	6818      	ldr	r0, [r3, #0]
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	685a      	ldr	r2, [r3, #4]
 8002560:	4613      	mov	r3, r2
 8002562:	009b      	lsls	r3, r3, #2
 8002564:	4413      	add	r3, r2
 8002566:	3b41      	subs	r3, #65	; 0x41
 8002568:	fa00 f203 	lsl.w	r2, r0, r3
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	430a      	orrs	r2, r1
 8002572:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	2b09      	cmp	r3, #9
 800257a:	d91c      	bls.n	80025b6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	68d9      	ldr	r1, [r3, #12]
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	4613      	mov	r3, r2
 8002588:	005b      	lsls	r3, r3, #1
 800258a:	4413      	add	r3, r2
 800258c:	3b1e      	subs	r3, #30
 800258e:	2207      	movs	r2, #7
 8002590:	fa02 f303 	lsl.w	r3, r2, r3
 8002594:	43db      	mvns	r3, r3
 8002596:	4019      	ands	r1, r3
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	6898      	ldr	r0, [r3, #8]
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	4613      	mov	r3, r2
 80025a2:	005b      	lsls	r3, r3, #1
 80025a4:	4413      	add	r3, r2
 80025a6:	3b1e      	subs	r3, #30
 80025a8:	fa00 f203 	lsl.w	r2, r0, r3
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	430a      	orrs	r2, r1
 80025b2:	60da      	str	r2, [r3, #12]
 80025b4:	e019      	b.n	80025ea <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	6919      	ldr	r1, [r3, #16]
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	681a      	ldr	r2, [r3, #0]
 80025c0:	4613      	mov	r3, r2
 80025c2:	005b      	lsls	r3, r3, #1
 80025c4:	4413      	add	r3, r2
 80025c6:	2207      	movs	r2, #7
 80025c8:	fa02 f303 	lsl.w	r3, r2, r3
 80025cc:	43db      	mvns	r3, r3
 80025ce:	4019      	ands	r1, r3
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	6898      	ldr	r0, [r3, #8]
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	681a      	ldr	r2, [r3, #0]
 80025d8:	4613      	mov	r3, r2
 80025da:	005b      	lsls	r3, r3, #1
 80025dc:	4413      	add	r3, r2
 80025de:	fa00 f203 	lsl.w	r2, r0, r3
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	430a      	orrs	r2, r1
 80025e8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	2b10      	cmp	r3, #16
 80025f0:	d003      	beq.n	80025fa <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80025f6:	2b11      	cmp	r3, #17
 80025f8:	d132      	bne.n	8002660 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a1d      	ldr	r2, [pc, #116]	; (8002674 <HAL_ADC_ConfigChannel+0x1e4>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d125      	bne.n	8002650 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800260e:	2b00      	cmp	r3, #0
 8002610:	d126      	bne.n	8002660 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	689a      	ldr	r2, [r3, #8]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002620:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	2b10      	cmp	r3, #16
 8002628:	d11a      	bne.n	8002660 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800262a:	4b13      	ldr	r3, [pc, #76]	; (8002678 <HAL_ADC_ConfigChannel+0x1e8>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a13      	ldr	r2, [pc, #76]	; (800267c <HAL_ADC_ConfigChannel+0x1ec>)
 8002630:	fba2 2303 	umull	r2, r3, r2, r3
 8002634:	0c9a      	lsrs	r2, r3, #18
 8002636:	4613      	mov	r3, r2
 8002638:	009b      	lsls	r3, r3, #2
 800263a:	4413      	add	r3, r2
 800263c:	005b      	lsls	r3, r3, #1
 800263e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002640:	e002      	b.n	8002648 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	3b01      	subs	r3, #1
 8002646:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d1f9      	bne.n	8002642 <HAL_ADC_ConfigChannel+0x1b2>
 800264e:	e007      	b.n	8002660 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002654:	f043 0220 	orr.w	r2, r3, #32
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2200      	movs	r2, #0
 8002664:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002668:	7bfb      	ldrb	r3, [r7, #15]
}
 800266a:	4618      	mov	r0, r3
 800266c:	3714      	adds	r7, #20
 800266e:	46bd      	mov	sp, r7
 8002670:	bc80      	pop	{r7}
 8002672:	4770      	bx	lr
 8002674:	40012400 	.word	0x40012400
 8002678:	20000000 	.word	0x20000000
 800267c:	431bde83 	.word	0x431bde83

08002680 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b084      	sub	sp, #16
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002688:	2300      	movs	r3, #0
 800268a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	689b      	ldr	r3, [r3, #8]
 8002692:	f003 0301 	and.w	r3, r3, #1
 8002696:	2b01      	cmp	r3, #1
 8002698:	d12e      	bne.n	80026f8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	689a      	ldr	r2, [r3, #8]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f022 0201 	bic.w	r2, r2, #1
 80026a8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80026aa:	f7ff fdeb 	bl	8002284 <HAL_GetTick>
 80026ae:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80026b0:	e01b      	b.n	80026ea <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80026b2:	f7ff fde7 	bl	8002284 <HAL_GetTick>
 80026b6:	4602      	mov	r2, r0
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	1ad3      	subs	r3, r2, r3
 80026bc:	2b02      	cmp	r3, #2
 80026be:	d914      	bls.n	80026ea <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	689b      	ldr	r3, [r3, #8]
 80026c6:	f003 0301 	and.w	r3, r3, #1
 80026ca:	2b01      	cmp	r3, #1
 80026cc:	d10d      	bne.n	80026ea <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026d2:	f043 0210 	orr.w	r2, r3, #16
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026de:	f043 0201 	orr.w	r2, r3, #1
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80026e6:	2301      	movs	r3, #1
 80026e8:	e007      	b.n	80026fa <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	689b      	ldr	r3, [r3, #8]
 80026f0:	f003 0301 	and.w	r3, r3, #1
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d0dc      	beq.n	80026b2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80026f8:	2300      	movs	r3, #0
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	3710      	adds	r7, #16
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}
	...

08002704 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002704:	b480      	push	{r7}
 8002706:	b085      	sub	sp, #20
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	f003 0307 	and.w	r3, r3, #7
 8002712:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002714:	4b0c      	ldr	r3, [pc, #48]	; (8002748 <__NVIC_SetPriorityGrouping+0x44>)
 8002716:	68db      	ldr	r3, [r3, #12]
 8002718:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800271a:	68ba      	ldr	r2, [r7, #8]
 800271c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002720:	4013      	ands	r3, r2
 8002722:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800272c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002730:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002734:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002736:	4a04      	ldr	r2, [pc, #16]	; (8002748 <__NVIC_SetPriorityGrouping+0x44>)
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	60d3      	str	r3, [r2, #12]
}
 800273c:	bf00      	nop
 800273e:	3714      	adds	r7, #20
 8002740:	46bd      	mov	sp, r7
 8002742:	bc80      	pop	{r7}
 8002744:	4770      	bx	lr
 8002746:	bf00      	nop
 8002748:	e000ed00 	.word	0xe000ed00

0800274c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800274c:	b480      	push	{r7}
 800274e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002750:	4b04      	ldr	r3, [pc, #16]	; (8002764 <__NVIC_GetPriorityGrouping+0x18>)
 8002752:	68db      	ldr	r3, [r3, #12]
 8002754:	0a1b      	lsrs	r3, r3, #8
 8002756:	f003 0307 	and.w	r3, r3, #7
}
 800275a:	4618      	mov	r0, r3
 800275c:	46bd      	mov	sp, r7
 800275e:	bc80      	pop	{r7}
 8002760:	4770      	bx	lr
 8002762:	bf00      	nop
 8002764:	e000ed00 	.word	0xe000ed00

08002768 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	4603      	mov	r3, r0
 8002770:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002776:	2b00      	cmp	r3, #0
 8002778:	db0b      	blt.n	8002792 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800277a:	79fb      	ldrb	r3, [r7, #7]
 800277c:	f003 021f 	and.w	r2, r3, #31
 8002780:	4906      	ldr	r1, [pc, #24]	; (800279c <__NVIC_EnableIRQ+0x34>)
 8002782:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002786:	095b      	lsrs	r3, r3, #5
 8002788:	2001      	movs	r0, #1
 800278a:	fa00 f202 	lsl.w	r2, r0, r2
 800278e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002792:	bf00      	nop
 8002794:	370c      	adds	r7, #12
 8002796:	46bd      	mov	sp, r7
 8002798:	bc80      	pop	{r7}
 800279a:	4770      	bx	lr
 800279c:	e000e100 	.word	0xe000e100

080027a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027a0:	b480      	push	{r7}
 80027a2:	b083      	sub	sp, #12
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	4603      	mov	r3, r0
 80027a8:	6039      	str	r1, [r7, #0]
 80027aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	db0a      	blt.n	80027ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	b2da      	uxtb	r2, r3
 80027b8:	490c      	ldr	r1, [pc, #48]	; (80027ec <__NVIC_SetPriority+0x4c>)
 80027ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027be:	0112      	lsls	r2, r2, #4
 80027c0:	b2d2      	uxtb	r2, r2
 80027c2:	440b      	add	r3, r1
 80027c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027c8:	e00a      	b.n	80027e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	b2da      	uxtb	r2, r3
 80027ce:	4908      	ldr	r1, [pc, #32]	; (80027f0 <__NVIC_SetPriority+0x50>)
 80027d0:	79fb      	ldrb	r3, [r7, #7]
 80027d2:	f003 030f 	and.w	r3, r3, #15
 80027d6:	3b04      	subs	r3, #4
 80027d8:	0112      	lsls	r2, r2, #4
 80027da:	b2d2      	uxtb	r2, r2
 80027dc:	440b      	add	r3, r1
 80027de:	761a      	strb	r2, [r3, #24]
}
 80027e0:	bf00      	nop
 80027e2:	370c      	adds	r7, #12
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bc80      	pop	{r7}
 80027e8:	4770      	bx	lr
 80027ea:	bf00      	nop
 80027ec:	e000e100 	.word	0xe000e100
 80027f0:	e000ed00 	.word	0xe000ed00

080027f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b089      	sub	sp, #36	; 0x24
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	60f8      	str	r0, [r7, #12]
 80027fc:	60b9      	str	r1, [r7, #8]
 80027fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	f003 0307 	and.w	r3, r3, #7
 8002806:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002808:	69fb      	ldr	r3, [r7, #28]
 800280a:	f1c3 0307 	rsb	r3, r3, #7
 800280e:	2b04      	cmp	r3, #4
 8002810:	bf28      	it	cs
 8002812:	2304      	movcs	r3, #4
 8002814:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002816:	69fb      	ldr	r3, [r7, #28]
 8002818:	3304      	adds	r3, #4
 800281a:	2b06      	cmp	r3, #6
 800281c:	d902      	bls.n	8002824 <NVIC_EncodePriority+0x30>
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	3b03      	subs	r3, #3
 8002822:	e000      	b.n	8002826 <NVIC_EncodePriority+0x32>
 8002824:	2300      	movs	r3, #0
 8002826:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002828:	f04f 32ff 	mov.w	r2, #4294967295
 800282c:	69bb      	ldr	r3, [r7, #24]
 800282e:	fa02 f303 	lsl.w	r3, r2, r3
 8002832:	43da      	mvns	r2, r3
 8002834:	68bb      	ldr	r3, [r7, #8]
 8002836:	401a      	ands	r2, r3
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800283c:	f04f 31ff 	mov.w	r1, #4294967295
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	fa01 f303 	lsl.w	r3, r1, r3
 8002846:	43d9      	mvns	r1, r3
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800284c:	4313      	orrs	r3, r2
         );
}
 800284e:	4618      	mov	r0, r3
 8002850:	3724      	adds	r7, #36	; 0x24
 8002852:	46bd      	mov	sp, r7
 8002854:	bc80      	pop	{r7}
 8002856:	4770      	bx	lr

08002858 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b082      	sub	sp, #8
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	3b01      	subs	r3, #1
 8002864:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002868:	d301      	bcc.n	800286e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800286a:	2301      	movs	r3, #1
 800286c:	e00f      	b.n	800288e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800286e:	4a0a      	ldr	r2, [pc, #40]	; (8002898 <SysTick_Config+0x40>)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	3b01      	subs	r3, #1
 8002874:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002876:	210f      	movs	r1, #15
 8002878:	f04f 30ff 	mov.w	r0, #4294967295
 800287c:	f7ff ff90 	bl	80027a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002880:	4b05      	ldr	r3, [pc, #20]	; (8002898 <SysTick_Config+0x40>)
 8002882:	2200      	movs	r2, #0
 8002884:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002886:	4b04      	ldr	r3, [pc, #16]	; (8002898 <SysTick_Config+0x40>)
 8002888:	2207      	movs	r2, #7
 800288a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800288c:	2300      	movs	r3, #0
}
 800288e:	4618      	mov	r0, r3
 8002890:	3708      	adds	r7, #8
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	e000e010 	.word	0xe000e010

0800289c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b082      	sub	sp, #8
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028a4:	6878      	ldr	r0, [r7, #4]
 80028a6:	f7ff ff2d 	bl	8002704 <__NVIC_SetPriorityGrouping>
}
 80028aa:	bf00      	nop
 80028ac:	3708      	adds	r7, #8
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}

080028b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028b2:	b580      	push	{r7, lr}
 80028b4:	b086      	sub	sp, #24
 80028b6:	af00      	add	r7, sp, #0
 80028b8:	4603      	mov	r3, r0
 80028ba:	60b9      	str	r1, [r7, #8]
 80028bc:	607a      	str	r2, [r7, #4]
 80028be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028c0:	2300      	movs	r3, #0
 80028c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028c4:	f7ff ff42 	bl	800274c <__NVIC_GetPriorityGrouping>
 80028c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028ca:	687a      	ldr	r2, [r7, #4]
 80028cc:	68b9      	ldr	r1, [r7, #8]
 80028ce:	6978      	ldr	r0, [r7, #20]
 80028d0:	f7ff ff90 	bl	80027f4 <NVIC_EncodePriority>
 80028d4:	4602      	mov	r2, r0
 80028d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028da:	4611      	mov	r1, r2
 80028dc:	4618      	mov	r0, r3
 80028de:	f7ff ff5f 	bl	80027a0 <__NVIC_SetPriority>
}
 80028e2:	bf00      	nop
 80028e4:	3718      	adds	r7, #24
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}

080028ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028ea:	b580      	push	{r7, lr}
 80028ec:	b082      	sub	sp, #8
 80028ee:	af00      	add	r7, sp, #0
 80028f0:	4603      	mov	r3, r0
 80028f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028f8:	4618      	mov	r0, r3
 80028fa:	f7ff ff35 	bl	8002768 <__NVIC_EnableIRQ>
}
 80028fe:	bf00      	nop
 8002900:	3708      	adds	r7, #8
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}

08002906 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002906:	b580      	push	{r7, lr}
 8002908:	b082      	sub	sp, #8
 800290a:	af00      	add	r7, sp, #0
 800290c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f7ff ffa2 	bl	8002858 <SysTick_Config>
 8002914:	4603      	mov	r3, r0
}
 8002916:	4618      	mov	r0, r3
 8002918:	3708      	adds	r7, #8
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}

0800291e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800291e:	b480      	push	{r7}
 8002920:	b085      	sub	sp, #20
 8002922:	af00      	add	r7, sp, #0
 8002924:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002926:	2300      	movs	r3, #0
 8002928:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002930:	b2db      	uxtb	r3, r3
 8002932:	2b02      	cmp	r3, #2
 8002934:	d008      	beq.n	8002948 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2204      	movs	r2, #4
 800293a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2200      	movs	r2, #0
 8002940:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002944:	2301      	movs	r3, #1
 8002946:	e020      	b.n	800298a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f022 020e 	bic.w	r2, r2, #14
 8002956:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f022 0201 	bic.w	r2, r2, #1
 8002966:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002970:	2101      	movs	r1, #1
 8002972:	fa01 f202 	lsl.w	r2, r1, r2
 8002976:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2201      	movs	r2, #1
 800297c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2200      	movs	r2, #0
 8002984:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002988:	7bfb      	ldrb	r3, [r7, #15]
}
 800298a:	4618      	mov	r0, r3
 800298c:	3714      	adds	r7, #20
 800298e:	46bd      	mov	sp, r7
 8002990:	bc80      	pop	{r7}
 8002992:	4770      	bx	lr

08002994 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002994:	b580      	push	{r7, lr}
 8002996:	b084      	sub	sp, #16
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800299c:	2300      	movs	r3, #0
 800299e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80029a6:	b2db      	uxtb	r3, r3
 80029a8:	2b02      	cmp	r3, #2
 80029aa:	d005      	beq.n	80029b8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2204      	movs	r2, #4
 80029b0:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80029b2:	2301      	movs	r3, #1
 80029b4:	73fb      	strb	r3, [r7, #15]
 80029b6:	e051      	b.n	8002a5c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	681a      	ldr	r2, [r3, #0]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f022 020e 	bic.w	r2, r2, #14
 80029c6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f022 0201 	bic.w	r2, r2, #1
 80029d6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a22      	ldr	r2, [pc, #136]	; (8002a68 <HAL_DMA_Abort_IT+0xd4>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d029      	beq.n	8002a36 <HAL_DMA_Abort_IT+0xa2>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a21      	ldr	r2, [pc, #132]	; (8002a6c <HAL_DMA_Abort_IT+0xd8>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d022      	beq.n	8002a32 <HAL_DMA_Abort_IT+0x9e>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a1f      	ldr	r2, [pc, #124]	; (8002a70 <HAL_DMA_Abort_IT+0xdc>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d01a      	beq.n	8002a2c <HAL_DMA_Abort_IT+0x98>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a1e      	ldr	r2, [pc, #120]	; (8002a74 <HAL_DMA_Abort_IT+0xe0>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d012      	beq.n	8002a26 <HAL_DMA_Abort_IT+0x92>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a1c      	ldr	r2, [pc, #112]	; (8002a78 <HAL_DMA_Abort_IT+0xe4>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d00a      	beq.n	8002a20 <HAL_DMA_Abort_IT+0x8c>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a1b      	ldr	r2, [pc, #108]	; (8002a7c <HAL_DMA_Abort_IT+0xe8>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d102      	bne.n	8002a1a <HAL_DMA_Abort_IT+0x86>
 8002a14:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002a18:	e00e      	b.n	8002a38 <HAL_DMA_Abort_IT+0xa4>
 8002a1a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a1e:	e00b      	b.n	8002a38 <HAL_DMA_Abort_IT+0xa4>
 8002a20:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002a24:	e008      	b.n	8002a38 <HAL_DMA_Abort_IT+0xa4>
 8002a26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a2a:	e005      	b.n	8002a38 <HAL_DMA_Abort_IT+0xa4>
 8002a2c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a30:	e002      	b.n	8002a38 <HAL_DMA_Abort_IT+0xa4>
 8002a32:	2310      	movs	r3, #16
 8002a34:	e000      	b.n	8002a38 <HAL_DMA_Abort_IT+0xa4>
 8002a36:	2301      	movs	r3, #1
 8002a38:	4a11      	ldr	r2, [pc, #68]	; (8002a80 <HAL_DMA_Abort_IT+0xec>)
 8002a3a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2201      	movs	r2, #1
 8002a40:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2200      	movs	r2, #0
 8002a48:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d003      	beq.n	8002a5c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a58:	6878      	ldr	r0, [r7, #4]
 8002a5a:	4798      	blx	r3
    } 
  }
  return status;
 8002a5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	3710      	adds	r7, #16
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	40020008 	.word	0x40020008
 8002a6c:	4002001c 	.word	0x4002001c
 8002a70:	40020030 	.word	0x40020030
 8002a74:	40020044 	.word	0x40020044
 8002a78:	40020058 	.word	0x40020058
 8002a7c:	4002006c 	.word	0x4002006c
 8002a80:	40020000 	.word	0x40020000

08002a84 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b08b      	sub	sp, #44	; 0x2c
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
 8002a8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002a92:	2300      	movs	r3, #0
 8002a94:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a96:	e169      	b.n	8002d6c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002a98:	2201      	movs	r2, #1
 8002a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	69fa      	ldr	r2, [r7, #28]
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002aac:	69ba      	ldr	r2, [r7, #24]
 8002aae:	69fb      	ldr	r3, [r7, #28]
 8002ab0:	429a      	cmp	r2, r3
 8002ab2:	f040 8158 	bne.w	8002d66 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	4a9a      	ldr	r2, [pc, #616]	; (8002d24 <HAL_GPIO_Init+0x2a0>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d05e      	beq.n	8002b7e <HAL_GPIO_Init+0xfa>
 8002ac0:	4a98      	ldr	r2, [pc, #608]	; (8002d24 <HAL_GPIO_Init+0x2a0>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d875      	bhi.n	8002bb2 <HAL_GPIO_Init+0x12e>
 8002ac6:	4a98      	ldr	r2, [pc, #608]	; (8002d28 <HAL_GPIO_Init+0x2a4>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d058      	beq.n	8002b7e <HAL_GPIO_Init+0xfa>
 8002acc:	4a96      	ldr	r2, [pc, #600]	; (8002d28 <HAL_GPIO_Init+0x2a4>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d86f      	bhi.n	8002bb2 <HAL_GPIO_Init+0x12e>
 8002ad2:	4a96      	ldr	r2, [pc, #600]	; (8002d2c <HAL_GPIO_Init+0x2a8>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d052      	beq.n	8002b7e <HAL_GPIO_Init+0xfa>
 8002ad8:	4a94      	ldr	r2, [pc, #592]	; (8002d2c <HAL_GPIO_Init+0x2a8>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d869      	bhi.n	8002bb2 <HAL_GPIO_Init+0x12e>
 8002ade:	4a94      	ldr	r2, [pc, #592]	; (8002d30 <HAL_GPIO_Init+0x2ac>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d04c      	beq.n	8002b7e <HAL_GPIO_Init+0xfa>
 8002ae4:	4a92      	ldr	r2, [pc, #584]	; (8002d30 <HAL_GPIO_Init+0x2ac>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d863      	bhi.n	8002bb2 <HAL_GPIO_Init+0x12e>
 8002aea:	4a92      	ldr	r2, [pc, #584]	; (8002d34 <HAL_GPIO_Init+0x2b0>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d046      	beq.n	8002b7e <HAL_GPIO_Init+0xfa>
 8002af0:	4a90      	ldr	r2, [pc, #576]	; (8002d34 <HAL_GPIO_Init+0x2b0>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d85d      	bhi.n	8002bb2 <HAL_GPIO_Init+0x12e>
 8002af6:	2b12      	cmp	r3, #18
 8002af8:	d82a      	bhi.n	8002b50 <HAL_GPIO_Init+0xcc>
 8002afa:	2b12      	cmp	r3, #18
 8002afc:	d859      	bhi.n	8002bb2 <HAL_GPIO_Init+0x12e>
 8002afe:	a201      	add	r2, pc, #4	; (adr r2, 8002b04 <HAL_GPIO_Init+0x80>)
 8002b00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b04:	08002b7f 	.word	0x08002b7f
 8002b08:	08002b59 	.word	0x08002b59
 8002b0c:	08002b6b 	.word	0x08002b6b
 8002b10:	08002bad 	.word	0x08002bad
 8002b14:	08002bb3 	.word	0x08002bb3
 8002b18:	08002bb3 	.word	0x08002bb3
 8002b1c:	08002bb3 	.word	0x08002bb3
 8002b20:	08002bb3 	.word	0x08002bb3
 8002b24:	08002bb3 	.word	0x08002bb3
 8002b28:	08002bb3 	.word	0x08002bb3
 8002b2c:	08002bb3 	.word	0x08002bb3
 8002b30:	08002bb3 	.word	0x08002bb3
 8002b34:	08002bb3 	.word	0x08002bb3
 8002b38:	08002bb3 	.word	0x08002bb3
 8002b3c:	08002bb3 	.word	0x08002bb3
 8002b40:	08002bb3 	.word	0x08002bb3
 8002b44:	08002bb3 	.word	0x08002bb3
 8002b48:	08002b61 	.word	0x08002b61
 8002b4c:	08002b75 	.word	0x08002b75
 8002b50:	4a79      	ldr	r2, [pc, #484]	; (8002d38 <HAL_GPIO_Init+0x2b4>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d013      	beq.n	8002b7e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002b56:	e02c      	b.n	8002bb2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	68db      	ldr	r3, [r3, #12]
 8002b5c:	623b      	str	r3, [r7, #32]
          break;
 8002b5e:	e029      	b.n	8002bb4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	68db      	ldr	r3, [r3, #12]
 8002b64:	3304      	adds	r3, #4
 8002b66:	623b      	str	r3, [r7, #32]
          break;
 8002b68:	e024      	b.n	8002bb4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	68db      	ldr	r3, [r3, #12]
 8002b6e:	3308      	adds	r3, #8
 8002b70:	623b      	str	r3, [r7, #32]
          break;
 8002b72:	e01f      	b.n	8002bb4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	330c      	adds	r3, #12
 8002b7a:	623b      	str	r3, [r7, #32]
          break;
 8002b7c:	e01a      	b.n	8002bb4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	689b      	ldr	r3, [r3, #8]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d102      	bne.n	8002b8c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002b86:	2304      	movs	r3, #4
 8002b88:	623b      	str	r3, [r7, #32]
          break;
 8002b8a:	e013      	b.n	8002bb4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	2b01      	cmp	r3, #1
 8002b92:	d105      	bne.n	8002ba0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b94:	2308      	movs	r3, #8
 8002b96:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	69fa      	ldr	r2, [r7, #28]
 8002b9c:	611a      	str	r2, [r3, #16]
          break;
 8002b9e:	e009      	b.n	8002bb4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002ba0:	2308      	movs	r3, #8
 8002ba2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	69fa      	ldr	r2, [r7, #28]
 8002ba8:	615a      	str	r2, [r3, #20]
          break;
 8002baa:	e003      	b.n	8002bb4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002bac:	2300      	movs	r3, #0
 8002bae:	623b      	str	r3, [r7, #32]
          break;
 8002bb0:	e000      	b.n	8002bb4 <HAL_GPIO_Init+0x130>
          break;
 8002bb2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002bb4:	69bb      	ldr	r3, [r7, #24]
 8002bb6:	2bff      	cmp	r3, #255	; 0xff
 8002bb8:	d801      	bhi.n	8002bbe <HAL_GPIO_Init+0x13a>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	e001      	b.n	8002bc2 <HAL_GPIO_Init+0x13e>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	3304      	adds	r3, #4
 8002bc2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002bc4:	69bb      	ldr	r3, [r7, #24]
 8002bc6:	2bff      	cmp	r3, #255	; 0xff
 8002bc8:	d802      	bhi.n	8002bd0 <HAL_GPIO_Init+0x14c>
 8002bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bcc:	009b      	lsls	r3, r3, #2
 8002bce:	e002      	b.n	8002bd6 <HAL_GPIO_Init+0x152>
 8002bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd2:	3b08      	subs	r3, #8
 8002bd4:	009b      	lsls	r3, r3, #2
 8002bd6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	210f      	movs	r1, #15
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	fa01 f303 	lsl.w	r3, r1, r3
 8002be4:	43db      	mvns	r3, r3
 8002be6:	401a      	ands	r2, r3
 8002be8:	6a39      	ldr	r1, [r7, #32]
 8002bea:	693b      	ldr	r3, [r7, #16]
 8002bec:	fa01 f303 	lsl.w	r3, r1, r3
 8002bf0:	431a      	orrs	r2, r3
 8002bf2:	697b      	ldr	r3, [r7, #20]
 8002bf4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	f000 80b1 	beq.w	8002d66 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002c04:	4b4d      	ldr	r3, [pc, #308]	; (8002d3c <HAL_GPIO_Init+0x2b8>)
 8002c06:	699b      	ldr	r3, [r3, #24]
 8002c08:	4a4c      	ldr	r2, [pc, #304]	; (8002d3c <HAL_GPIO_Init+0x2b8>)
 8002c0a:	f043 0301 	orr.w	r3, r3, #1
 8002c0e:	6193      	str	r3, [r2, #24]
 8002c10:	4b4a      	ldr	r3, [pc, #296]	; (8002d3c <HAL_GPIO_Init+0x2b8>)
 8002c12:	699b      	ldr	r3, [r3, #24]
 8002c14:	f003 0301 	and.w	r3, r3, #1
 8002c18:	60bb      	str	r3, [r7, #8]
 8002c1a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002c1c:	4a48      	ldr	r2, [pc, #288]	; (8002d40 <HAL_GPIO_Init+0x2bc>)
 8002c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c20:	089b      	lsrs	r3, r3, #2
 8002c22:	3302      	adds	r3, #2
 8002c24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c28:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c2c:	f003 0303 	and.w	r3, r3, #3
 8002c30:	009b      	lsls	r3, r3, #2
 8002c32:	220f      	movs	r2, #15
 8002c34:	fa02 f303 	lsl.w	r3, r2, r3
 8002c38:	43db      	mvns	r3, r3
 8002c3a:	68fa      	ldr	r2, [r7, #12]
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	4a40      	ldr	r2, [pc, #256]	; (8002d44 <HAL_GPIO_Init+0x2c0>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d013      	beq.n	8002c70 <HAL_GPIO_Init+0x1ec>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	4a3f      	ldr	r2, [pc, #252]	; (8002d48 <HAL_GPIO_Init+0x2c4>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d00d      	beq.n	8002c6c <HAL_GPIO_Init+0x1e8>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	4a3e      	ldr	r2, [pc, #248]	; (8002d4c <HAL_GPIO_Init+0x2c8>)
 8002c54:	4293      	cmp	r3, r2
 8002c56:	d007      	beq.n	8002c68 <HAL_GPIO_Init+0x1e4>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	4a3d      	ldr	r2, [pc, #244]	; (8002d50 <HAL_GPIO_Init+0x2cc>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d101      	bne.n	8002c64 <HAL_GPIO_Init+0x1e0>
 8002c60:	2303      	movs	r3, #3
 8002c62:	e006      	b.n	8002c72 <HAL_GPIO_Init+0x1ee>
 8002c64:	2304      	movs	r3, #4
 8002c66:	e004      	b.n	8002c72 <HAL_GPIO_Init+0x1ee>
 8002c68:	2302      	movs	r3, #2
 8002c6a:	e002      	b.n	8002c72 <HAL_GPIO_Init+0x1ee>
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e000      	b.n	8002c72 <HAL_GPIO_Init+0x1ee>
 8002c70:	2300      	movs	r3, #0
 8002c72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c74:	f002 0203 	and.w	r2, r2, #3
 8002c78:	0092      	lsls	r2, r2, #2
 8002c7a:	4093      	lsls	r3, r2
 8002c7c:	68fa      	ldr	r2, [r7, #12]
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002c82:	492f      	ldr	r1, [pc, #188]	; (8002d40 <HAL_GPIO_Init+0x2bc>)
 8002c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c86:	089b      	lsrs	r3, r3, #2
 8002c88:	3302      	adds	r3, #2
 8002c8a:	68fa      	ldr	r2, [r7, #12]
 8002c8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d006      	beq.n	8002caa <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002c9c:	4b2d      	ldr	r3, [pc, #180]	; (8002d54 <HAL_GPIO_Init+0x2d0>)
 8002c9e:	689a      	ldr	r2, [r3, #8]
 8002ca0:	492c      	ldr	r1, [pc, #176]	; (8002d54 <HAL_GPIO_Init+0x2d0>)
 8002ca2:	69bb      	ldr	r3, [r7, #24]
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	608b      	str	r3, [r1, #8]
 8002ca8:	e006      	b.n	8002cb8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002caa:	4b2a      	ldr	r3, [pc, #168]	; (8002d54 <HAL_GPIO_Init+0x2d0>)
 8002cac:	689a      	ldr	r2, [r3, #8]
 8002cae:	69bb      	ldr	r3, [r7, #24]
 8002cb0:	43db      	mvns	r3, r3
 8002cb2:	4928      	ldr	r1, [pc, #160]	; (8002d54 <HAL_GPIO_Init+0x2d0>)
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d006      	beq.n	8002cd2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002cc4:	4b23      	ldr	r3, [pc, #140]	; (8002d54 <HAL_GPIO_Init+0x2d0>)
 8002cc6:	68da      	ldr	r2, [r3, #12]
 8002cc8:	4922      	ldr	r1, [pc, #136]	; (8002d54 <HAL_GPIO_Init+0x2d0>)
 8002cca:	69bb      	ldr	r3, [r7, #24]
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	60cb      	str	r3, [r1, #12]
 8002cd0:	e006      	b.n	8002ce0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002cd2:	4b20      	ldr	r3, [pc, #128]	; (8002d54 <HAL_GPIO_Init+0x2d0>)
 8002cd4:	68da      	ldr	r2, [r3, #12]
 8002cd6:	69bb      	ldr	r3, [r7, #24]
 8002cd8:	43db      	mvns	r3, r3
 8002cda:	491e      	ldr	r1, [pc, #120]	; (8002d54 <HAL_GPIO_Init+0x2d0>)
 8002cdc:	4013      	ands	r3, r2
 8002cde:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d006      	beq.n	8002cfa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002cec:	4b19      	ldr	r3, [pc, #100]	; (8002d54 <HAL_GPIO_Init+0x2d0>)
 8002cee:	685a      	ldr	r2, [r3, #4]
 8002cf0:	4918      	ldr	r1, [pc, #96]	; (8002d54 <HAL_GPIO_Init+0x2d0>)
 8002cf2:	69bb      	ldr	r3, [r7, #24]
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	604b      	str	r3, [r1, #4]
 8002cf8:	e006      	b.n	8002d08 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002cfa:	4b16      	ldr	r3, [pc, #88]	; (8002d54 <HAL_GPIO_Init+0x2d0>)
 8002cfc:	685a      	ldr	r2, [r3, #4]
 8002cfe:	69bb      	ldr	r3, [r7, #24]
 8002d00:	43db      	mvns	r3, r3
 8002d02:	4914      	ldr	r1, [pc, #80]	; (8002d54 <HAL_GPIO_Init+0x2d0>)
 8002d04:	4013      	ands	r3, r2
 8002d06:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d021      	beq.n	8002d58 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002d14:	4b0f      	ldr	r3, [pc, #60]	; (8002d54 <HAL_GPIO_Init+0x2d0>)
 8002d16:	681a      	ldr	r2, [r3, #0]
 8002d18:	490e      	ldr	r1, [pc, #56]	; (8002d54 <HAL_GPIO_Init+0x2d0>)
 8002d1a:	69bb      	ldr	r3, [r7, #24]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	600b      	str	r3, [r1, #0]
 8002d20:	e021      	b.n	8002d66 <HAL_GPIO_Init+0x2e2>
 8002d22:	bf00      	nop
 8002d24:	10320000 	.word	0x10320000
 8002d28:	10310000 	.word	0x10310000
 8002d2c:	10220000 	.word	0x10220000
 8002d30:	10210000 	.word	0x10210000
 8002d34:	10120000 	.word	0x10120000
 8002d38:	10110000 	.word	0x10110000
 8002d3c:	40021000 	.word	0x40021000
 8002d40:	40010000 	.word	0x40010000
 8002d44:	40010800 	.word	0x40010800
 8002d48:	40010c00 	.word	0x40010c00
 8002d4c:	40011000 	.word	0x40011000
 8002d50:	40011400 	.word	0x40011400
 8002d54:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002d58:	4b0b      	ldr	r3, [pc, #44]	; (8002d88 <HAL_GPIO_Init+0x304>)
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	69bb      	ldr	r3, [r7, #24]
 8002d5e:	43db      	mvns	r3, r3
 8002d60:	4909      	ldr	r1, [pc, #36]	; (8002d88 <HAL_GPIO_Init+0x304>)
 8002d62:	4013      	ands	r3, r2
 8002d64:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d68:	3301      	adds	r3, #1
 8002d6a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	681a      	ldr	r2, [r3, #0]
 8002d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d72:	fa22 f303 	lsr.w	r3, r2, r3
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	f47f ae8e 	bne.w	8002a98 <HAL_GPIO_Init+0x14>
  }
}
 8002d7c:	bf00      	nop
 8002d7e:	bf00      	nop
 8002d80:	372c      	adds	r7, #44	; 0x2c
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bc80      	pop	{r7}
 8002d86:	4770      	bx	lr
 8002d88:	40010400 	.word	0x40010400

08002d8c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b085      	sub	sp, #20
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
 8002d94:	460b      	mov	r3, r1
 8002d96:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	689a      	ldr	r2, [r3, #8]
 8002d9c:	887b      	ldrh	r3, [r7, #2]
 8002d9e:	4013      	ands	r3, r2
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d002      	beq.n	8002daa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002da4:	2301      	movs	r3, #1
 8002da6:	73fb      	strb	r3, [r7, #15]
 8002da8:	e001      	b.n	8002dae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002daa:	2300      	movs	r3, #0
 8002dac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002dae:	7bfb      	ldrb	r3, [r7, #15]
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3714      	adds	r7, #20
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bc80      	pop	{r7}
 8002db8:	4770      	bx	lr

08002dba <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002dba:	b480      	push	{r7}
 8002dbc:	b083      	sub	sp, #12
 8002dbe:	af00      	add	r7, sp, #0
 8002dc0:	6078      	str	r0, [r7, #4]
 8002dc2:	460b      	mov	r3, r1
 8002dc4:	807b      	strh	r3, [r7, #2]
 8002dc6:	4613      	mov	r3, r2
 8002dc8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002dca:	787b      	ldrb	r3, [r7, #1]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d003      	beq.n	8002dd8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002dd0:	887a      	ldrh	r2, [r7, #2]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002dd6:	e003      	b.n	8002de0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002dd8:	887b      	ldrh	r3, [r7, #2]
 8002dda:	041a      	lsls	r2, r3, #16
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	611a      	str	r2, [r3, #16]
}
 8002de0:	bf00      	nop
 8002de2:	370c      	adds	r7, #12
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bc80      	pop	{r7}
 8002de8:	4770      	bx	lr
	...

08002dec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b084      	sub	sp, #16
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d101      	bne.n	8002dfe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e12b      	b.n	8003056 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e04:	b2db      	uxtb	r3, r3
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d106      	bne.n	8002e18 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002e12:	6878      	ldr	r0, [r7, #4]
 8002e14:	f7fe ff94 	bl	8001d40 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2224      	movs	r2, #36	; 0x24
 8002e1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	681a      	ldr	r2, [r3, #0]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f022 0201 	bic.w	r2, r2, #1
 8002e2e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	681a      	ldr	r2, [r3, #0]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002e3e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	681a      	ldr	r2, [r3, #0]
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002e4e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002e50:	f001 f842 	bl	8003ed8 <HAL_RCC_GetPCLK1Freq>
 8002e54:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	4a81      	ldr	r2, [pc, #516]	; (8003060 <HAL_I2C_Init+0x274>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d807      	bhi.n	8002e70 <HAL_I2C_Init+0x84>
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	4a80      	ldr	r2, [pc, #512]	; (8003064 <HAL_I2C_Init+0x278>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	bf94      	ite	ls
 8002e68:	2301      	movls	r3, #1
 8002e6a:	2300      	movhi	r3, #0
 8002e6c:	b2db      	uxtb	r3, r3
 8002e6e:	e006      	b.n	8002e7e <HAL_I2C_Init+0x92>
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	4a7d      	ldr	r2, [pc, #500]	; (8003068 <HAL_I2C_Init+0x27c>)
 8002e74:	4293      	cmp	r3, r2
 8002e76:	bf94      	ite	ls
 8002e78:	2301      	movls	r3, #1
 8002e7a:	2300      	movhi	r3, #0
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d001      	beq.n	8002e86 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	e0e7      	b.n	8003056 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	4a78      	ldr	r2, [pc, #480]	; (800306c <HAL_I2C_Init+0x280>)
 8002e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e8e:	0c9b      	lsrs	r3, r3, #18
 8002e90:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	68ba      	ldr	r2, [r7, #8]
 8002ea2:	430a      	orrs	r2, r1
 8002ea4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	6a1b      	ldr	r3, [r3, #32]
 8002eac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	4a6a      	ldr	r2, [pc, #424]	; (8003060 <HAL_I2C_Init+0x274>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d802      	bhi.n	8002ec0 <HAL_I2C_Init+0xd4>
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	3301      	adds	r3, #1
 8002ebe:	e009      	b.n	8002ed4 <HAL_I2C_Init+0xe8>
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002ec6:	fb02 f303 	mul.w	r3, r2, r3
 8002eca:	4a69      	ldr	r2, [pc, #420]	; (8003070 <HAL_I2C_Init+0x284>)
 8002ecc:	fba2 2303 	umull	r2, r3, r2, r3
 8002ed0:	099b      	lsrs	r3, r3, #6
 8002ed2:	3301      	adds	r3, #1
 8002ed4:	687a      	ldr	r2, [r7, #4]
 8002ed6:	6812      	ldr	r2, [r2, #0]
 8002ed8:	430b      	orrs	r3, r1
 8002eda:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	69db      	ldr	r3, [r3, #28]
 8002ee2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002ee6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	495c      	ldr	r1, [pc, #368]	; (8003060 <HAL_I2C_Init+0x274>)
 8002ef0:	428b      	cmp	r3, r1
 8002ef2:	d819      	bhi.n	8002f28 <HAL_I2C_Init+0x13c>
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	1e59      	subs	r1, r3, #1
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	005b      	lsls	r3, r3, #1
 8002efe:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f02:	1c59      	adds	r1, r3, #1
 8002f04:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002f08:	400b      	ands	r3, r1
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d00a      	beq.n	8002f24 <HAL_I2C_Init+0x138>
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	1e59      	subs	r1, r3, #1
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	005b      	lsls	r3, r3, #1
 8002f18:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f1c:	3301      	adds	r3, #1
 8002f1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f22:	e051      	b.n	8002fc8 <HAL_I2C_Init+0x1dc>
 8002f24:	2304      	movs	r3, #4
 8002f26:	e04f      	b.n	8002fc8 <HAL_I2C_Init+0x1dc>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d111      	bne.n	8002f54 <HAL_I2C_Init+0x168>
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	1e58      	subs	r0, r3, #1
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6859      	ldr	r1, [r3, #4]
 8002f38:	460b      	mov	r3, r1
 8002f3a:	005b      	lsls	r3, r3, #1
 8002f3c:	440b      	add	r3, r1
 8002f3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f42:	3301      	adds	r3, #1
 8002f44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	bf0c      	ite	eq
 8002f4c:	2301      	moveq	r3, #1
 8002f4e:	2300      	movne	r3, #0
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	e012      	b.n	8002f7a <HAL_I2C_Init+0x18e>
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	1e58      	subs	r0, r3, #1
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6859      	ldr	r1, [r3, #4]
 8002f5c:	460b      	mov	r3, r1
 8002f5e:	009b      	lsls	r3, r3, #2
 8002f60:	440b      	add	r3, r1
 8002f62:	0099      	lsls	r1, r3, #2
 8002f64:	440b      	add	r3, r1
 8002f66:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f6a:	3301      	adds	r3, #1
 8002f6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	bf0c      	ite	eq
 8002f74:	2301      	moveq	r3, #1
 8002f76:	2300      	movne	r3, #0
 8002f78:	b2db      	uxtb	r3, r3
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d001      	beq.n	8002f82 <HAL_I2C_Init+0x196>
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e022      	b.n	8002fc8 <HAL_I2C_Init+0x1dc>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d10e      	bne.n	8002fa8 <HAL_I2C_Init+0x1bc>
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	1e58      	subs	r0, r3, #1
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6859      	ldr	r1, [r3, #4]
 8002f92:	460b      	mov	r3, r1
 8002f94:	005b      	lsls	r3, r3, #1
 8002f96:	440b      	add	r3, r1
 8002f98:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f9c:	3301      	adds	r3, #1
 8002f9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fa2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002fa6:	e00f      	b.n	8002fc8 <HAL_I2C_Init+0x1dc>
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	1e58      	subs	r0, r3, #1
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6859      	ldr	r1, [r3, #4]
 8002fb0:	460b      	mov	r3, r1
 8002fb2:	009b      	lsls	r3, r3, #2
 8002fb4:	440b      	add	r3, r1
 8002fb6:	0099      	lsls	r1, r3, #2
 8002fb8:	440b      	add	r3, r1
 8002fba:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fbe:	3301      	adds	r3, #1
 8002fc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fc4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002fc8:	6879      	ldr	r1, [r7, #4]
 8002fca:	6809      	ldr	r1, [r1, #0]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	69da      	ldr	r2, [r3, #28]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6a1b      	ldr	r3, [r3, #32]
 8002fe2:	431a      	orrs	r2, r3
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	430a      	orrs	r2, r1
 8002fea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002ff6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002ffa:	687a      	ldr	r2, [r7, #4]
 8002ffc:	6911      	ldr	r1, [r2, #16]
 8002ffe:	687a      	ldr	r2, [r7, #4]
 8003000:	68d2      	ldr	r2, [r2, #12]
 8003002:	4311      	orrs	r1, r2
 8003004:	687a      	ldr	r2, [r7, #4]
 8003006:	6812      	ldr	r2, [r2, #0]
 8003008:	430b      	orrs	r3, r1
 800300a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	68db      	ldr	r3, [r3, #12]
 8003012:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	695a      	ldr	r2, [r3, #20]
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	699b      	ldr	r3, [r3, #24]
 800301e:	431a      	orrs	r2, r3
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	430a      	orrs	r2, r1
 8003026:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f042 0201 	orr.w	r2, r2, #1
 8003036:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2200      	movs	r2, #0
 800303c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2220      	movs	r2, #32
 8003042:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2200      	movs	r2, #0
 800304a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2200      	movs	r2, #0
 8003050:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003054:	2300      	movs	r3, #0
}
 8003056:	4618      	mov	r0, r3
 8003058:	3710      	adds	r7, #16
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}
 800305e:	bf00      	nop
 8003060:	000186a0 	.word	0x000186a0
 8003064:	001e847f 	.word	0x001e847f
 8003068:	003d08ff 	.word	0x003d08ff
 800306c:	431bde83 	.word	0x431bde83
 8003070:	10624dd3 	.word	0x10624dd3

08003074 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b088      	sub	sp, #32
 8003078:	af02      	add	r7, sp, #8
 800307a:	60f8      	str	r0, [r7, #12]
 800307c:	4608      	mov	r0, r1
 800307e:	4611      	mov	r1, r2
 8003080:	461a      	mov	r2, r3
 8003082:	4603      	mov	r3, r0
 8003084:	817b      	strh	r3, [r7, #10]
 8003086:	460b      	mov	r3, r1
 8003088:	813b      	strh	r3, [r7, #8]
 800308a:	4613      	mov	r3, r2
 800308c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800308e:	f7ff f8f9 	bl	8002284 <HAL_GetTick>
 8003092:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800309a:	b2db      	uxtb	r3, r3
 800309c:	2b20      	cmp	r3, #32
 800309e:	f040 80d9 	bne.w	8003254 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	9300      	str	r3, [sp, #0]
 80030a6:	2319      	movs	r3, #25
 80030a8:	2201      	movs	r2, #1
 80030aa:	496d      	ldr	r1, [pc, #436]	; (8003260 <HAL_I2C_Mem_Write+0x1ec>)
 80030ac:	68f8      	ldr	r0, [r7, #12]
 80030ae:	f000 f971 	bl	8003394 <I2C_WaitOnFlagUntilTimeout>
 80030b2:	4603      	mov	r3, r0
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d001      	beq.n	80030bc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80030b8:	2302      	movs	r3, #2
 80030ba:	e0cc      	b.n	8003256 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030c2:	2b01      	cmp	r3, #1
 80030c4:	d101      	bne.n	80030ca <HAL_I2C_Mem_Write+0x56>
 80030c6:	2302      	movs	r3, #2
 80030c8:	e0c5      	b.n	8003256 <HAL_I2C_Mem_Write+0x1e2>
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2201      	movs	r2, #1
 80030ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f003 0301 	and.w	r3, r3, #1
 80030dc:	2b01      	cmp	r3, #1
 80030de:	d007      	beq.n	80030f0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	681a      	ldr	r2, [r3, #0]
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f042 0201 	orr.w	r2, r2, #1
 80030ee:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80030fe:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	2221      	movs	r2, #33	; 0x21
 8003104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2240      	movs	r2, #64	; 0x40
 800310c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2200      	movs	r2, #0
 8003114:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	6a3a      	ldr	r2, [r7, #32]
 800311a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003120:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003126:	b29a      	uxth	r2, r3
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	4a4d      	ldr	r2, [pc, #308]	; (8003264 <HAL_I2C_Mem_Write+0x1f0>)
 8003130:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003132:	88f8      	ldrh	r0, [r7, #6]
 8003134:	893a      	ldrh	r2, [r7, #8]
 8003136:	8979      	ldrh	r1, [r7, #10]
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	9301      	str	r3, [sp, #4]
 800313c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800313e:	9300      	str	r3, [sp, #0]
 8003140:	4603      	mov	r3, r0
 8003142:	68f8      	ldr	r0, [r7, #12]
 8003144:	f000 f890 	bl	8003268 <I2C_RequestMemoryWrite>
 8003148:	4603      	mov	r3, r0
 800314a:	2b00      	cmp	r3, #0
 800314c:	d052      	beq.n	80031f4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	e081      	b.n	8003256 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003152:	697a      	ldr	r2, [r7, #20]
 8003154:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003156:	68f8      	ldr	r0, [r7, #12]
 8003158:	f000 fa36 	bl	80035c8 <I2C_WaitOnTXEFlagUntilTimeout>
 800315c:	4603      	mov	r3, r0
 800315e:	2b00      	cmp	r3, #0
 8003160:	d00d      	beq.n	800317e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003166:	2b04      	cmp	r3, #4
 8003168:	d107      	bne.n	800317a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	681a      	ldr	r2, [r3, #0]
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003178:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	e06b      	b.n	8003256 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003182:	781a      	ldrb	r2, [r3, #0]
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800318e:	1c5a      	adds	r2, r3, #1
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003198:	3b01      	subs	r3, #1
 800319a:	b29a      	uxth	r2, r3
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031a4:	b29b      	uxth	r3, r3
 80031a6:	3b01      	subs	r3, #1
 80031a8:	b29a      	uxth	r2, r3
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	695b      	ldr	r3, [r3, #20]
 80031b4:	f003 0304 	and.w	r3, r3, #4
 80031b8:	2b04      	cmp	r3, #4
 80031ba:	d11b      	bne.n	80031f4 <HAL_I2C_Mem_Write+0x180>
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d017      	beq.n	80031f4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c8:	781a      	ldrb	r2, [r3, #0]
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031d4:	1c5a      	adds	r2, r3, #1
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031de:	3b01      	subs	r3, #1
 80031e0:	b29a      	uxth	r2, r3
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031ea:	b29b      	uxth	r3, r3
 80031ec:	3b01      	subs	r3, #1
 80031ee:	b29a      	uxth	r2, r3
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d1aa      	bne.n	8003152 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031fc:	697a      	ldr	r2, [r7, #20]
 80031fe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003200:	68f8      	ldr	r0, [r7, #12]
 8003202:	f000 fa29 	bl	8003658 <I2C_WaitOnBTFFlagUntilTimeout>
 8003206:	4603      	mov	r3, r0
 8003208:	2b00      	cmp	r3, #0
 800320a:	d00d      	beq.n	8003228 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003210:	2b04      	cmp	r3, #4
 8003212:	d107      	bne.n	8003224 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003222:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003224:	2301      	movs	r3, #1
 8003226:	e016      	b.n	8003256 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003236:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	2220      	movs	r2, #32
 800323c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	2200      	movs	r2, #0
 8003244:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	2200      	movs	r2, #0
 800324c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003250:	2300      	movs	r3, #0
 8003252:	e000      	b.n	8003256 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003254:	2302      	movs	r3, #2
  }
}
 8003256:	4618      	mov	r0, r3
 8003258:	3718      	adds	r7, #24
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	00100002 	.word	0x00100002
 8003264:	ffff0000 	.word	0xffff0000

08003268 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b088      	sub	sp, #32
 800326c:	af02      	add	r7, sp, #8
 800326e:	60f8      	str	r0, [r7, #12]
 8003270:	4608      	mov	r0, r1
 8003272:	4611      	mov	r1, r2
 8003274:	461a      	mov	r2, r3
 8003276:	4603      	mov	r3, r0
 8003278:	817b      	strh	r3, [r7, #10]
 800327a:	460b      	mov	r3, r1
 800327c:	813b      	strh	r3, [r7, #8]
 800327e:	4613      	mov	r3, r2
 8003280:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003290:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003294:	9300      	str	r3, [sp, #0]
 8003296:	6a3b      	ldr	r3, [r7, #32]
 8003298:	2200      	movs	r2, #0
 800329a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800329e:	68f8      	ldr	r0, [r7, #12]
 80032a0:	f000 f878 	bl	8003394 <I2C_WaitOnFlagUntilTimeout>
 80032a4:	4603      	mov	r3, r0
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d00d      	beq.n	80032c6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032b8:	d103      	bne.n	80032c2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80032c0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80032c2:	2303      	movs	r3, #3
 80032c4:	e05f      	b.n	8003386 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80032c6:	897b      	ldrh	r3, [r7, #10]
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	461a      	mov	r2, r3
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80032d4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80032d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d8:	6a3a      	ldr	r2, [r7, #32]
 80032da:	492d      	ldr	r1, [pc, #180]	; (8003390 <I2C_RequestMemoryWrite+0x128>)
 80032dc:	68f8      	ldr	r0, [r7, #12]
 80032de:	f000 f8d3 	bl	8003488 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80032e2:	4603      	mov	r3, r0
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d001      	beq.n	80032ec <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80032e8:	2301      	movs	r3, #1
 80032ea:	e04c      	b.n	8003386 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032ec:	2300      	movs	r3, #0
 80032ee:	617b      	str	r3, [r7, #20]
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	695b      	ldr	r3, [r3, #20]
 80032f6:	617b      	str	r3, [r7, #20]
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	699b      	ldr	r3, [r3, #24]
 80032fe:	617b      	str	r3, [r7, #20]
 8003300:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003302:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003304:	6a39      	ldr	r1, [r7, #32]
 8003306:	68f8      	ldr	r0, [r7, #12]
 8003308:	f000 f95e 	bl	80035c8 <I2C_WaitOnTXEFlagUntilTimeout>
 800330c:	4603      	mov	r3, r0
 800330e:	2b00      	cmp	r3, #0
 8003310:	d00d      	beq.n	800332e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003316:	2b04      	cmp	r3, #4
 8003318:	d107      	bne.n	800332a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003328:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	e02b      	b.n	8003386 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800332e:	88fb      	ldrh	r3, [r7, #6]
 8003330:	2b01      	cmp	r3, #1
 8003332:	d105      	bne.n	8003340 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003334:	893b      	ldrh	r3, [r7, #8]
 8003336:	b2da      	uxtb	r2, r3
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	611a      	str	r2, [r3, #16]
 800333e:	e021      	b.n	8003384 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003340:	893b      	ldrh	r3, [r7, #8]
 8003342:	0a1b      	lsrs	r3, r3, #8
 8003344:	b29b      	uxth	r3, r3
 8003346:	b2da      	uxtb	r2, r3
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800334e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003350:	6a39      	ldr	r1, [r7, #32]
 8003352:	68f8      	ldr	r0, [r7, #12]
 8003354:	f000 f938 	bl	80035c8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d00d      	beq.n	800337a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003362:	2b04      	cmp	r3, #4
 8003364:	d107      	bne.n	8003376 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003374:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	e005      	b.n	8003386 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800337a:	893b      	ldrh	r3, [r7, #8]
 800337c:	b2da      	uxtb	r2, r3
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003384:	2300      	movs	r3, #0
}
 8003386:	4618      	mov	r0, r3
 8003388:	3718      	adds	r7, #24
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	00010002 	.word	0x00010002

08003394 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b084      	sub	sp, #16
 8003398:	af00      	add	r7, sp, #0
 800339a:	60f8      	str	r0, [r7, #12]
 800339c:	60b9      	str	r1, [r7, #8]
 800339e:	603b      	str	r3, [r7, #0]
 80033a0:	4613      	mov	r3, r2
 80033a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033a4:	e048      	b.n	8003438 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033ac:	d044      	beq.n	8003438 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033ae:	f7fe ff69 	bl	8002284 <HAL_GetTick>
 80033b2:	4602      	mov	r2, r0
 80033b4:	69bb      	ldr	r3, [r7, #24]
 80033b6:	1ad3      	subs	r3, r2, r3
 80033b8:	683a      	ldr	r2, [r7, #0]
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d302      	bcc.n	80033c4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d139      	bne.n	8003438 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	0c1b      	lsrs	r3, r3, #16
 80033c8:	b2db      	uxtb	r3, r3
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d10d      	bne.n	80033ea <I2C_WaitOnFlagUntilTimeout+0x56>
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	695b      	ldr	r3, [r3, #20]
 80033d4:	43da      	mvns	r2, r3
 80033d6:	68bb      	ldr	r3, [r7, #8]
 80033d8:	4013      	ands	r3, r2
 80033da:	b29b      	uxth	r3, r3
 80033dc:	2b00      	cmp	r3, #0
 80033de:	bf0c      	ite	eq
 80033e0:	2301      	moveq	r3, #1
 80033e2:	2300      	movne	r3, #0
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	461a      	mov	r2, r3
 80033e8:	e00c      	b.n	8003404 <I2C_WaitOnFlagUntilTimeout+0x70>
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	699b      	ldr	r3, [r3, #24]
 80033f0:	43da      	mvns	r2, r3
 80033f2:	68bb      	ldr	r3, [r7, #8]
 80033f4:	4013      	ands	r3, r2
 80033f6:	b29b      	uxth	r3, r3
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	bf0c      	ite	eq
 80033fc:	2301      	moveq	r3, #1
 80033fe:	2300      	movne	r3, #0
 8003400:	b2db      	uxtb	r3, r3
 8003402:	461a      	mov	r2, r3
 8003404:	79fb      	ldrb	r3, [r7, #7]
 8003406:	429a      	cmp	r2, r3
 8003408:	d116      	bne.n	8003438 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	2200      	movs	r2, #0
 800340e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	2220      	movs	r2, #32
 8003414:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2200      	movs	r2, #0
 800341c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003424:	f043 0220 	orr.w	r2, r3, #32
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	2200      	movs	r2, #0
 8003430:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003434:	2301      	movs	r3, #1
 8003436:	e023      	b.n	8003480 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	0c1b      	lsrs	r3, r3, #16
 800343c:	b2db      	uxtb	r3, r3
 800343e:	2b01      	cmp	r3, #1
 8003440:	d10d      	bne.n	800345e <I2C_WaitOnFlagUntilTimeout+0xca>
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	695b      	ldr	r3, [r3, #20]
 8003448:	43da      	mvns	r2, r3
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	4013      	ands	r3, r2
 800344e:	b29b      	uxth	r3, r3
 8003450:	2b00      	cmp	r3, #0
 8003452:	bf0c      	ite	eq
 8003454:	2301      	moveq	r3, #1
 8003456:	2300      	movne	r3, #0
 8003458:	b2db      	uxtb	r3, r3
 800345a:	461a      	mov	r2, r3
 800345c:	e00c      	b.n	8003478 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	699b      	ldr	r3, [r3, #24]
 8003464:	43da      	mvns	r2, r3
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	4013      	ands	r3, r2
 800346a:	b29b      	uxth	r3, r3
 800346c:	2b00      	cmp	r3, #0
 800346e:	bf0c      	ite	eq
 8003470:	2301      	moveq	r3, #1
 8003472:	2300      	movne	r3, #0
 8003474:	b2db      	uxtb	r3, r3
 8003476:	461a      	mov	r2, r3
 8003478:	79fb      	ldrb	r3, [r7, #7]
 800347a:	429a      	cmp	r2, r3
 800347c:	d093      	beq.n	80033a6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800347e:	2300      	movs	r3, #0
}
 8003480:	4618      	mov	r0, r3
 8003482:	3710      	adds	r7, #16
 8003484:	46bd      	mov	sp, r7
 8003486:	bd80      	pop	{r7, pc}

08003488 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b084      	sub	sp, #16
 800348c:	af00      	add	r7, sp, #0
 800348e:	60f8      	str	r0, [r7, #12]
 8003490:	60b9      	str	r1, [r7, #8]
 8003492:	607a      	str	r2, [r7, #4]
 8003494:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003496:	e071      	b.n	800357c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	695b      	ldr	r3, [r3, #20]
 800349e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034a6:	d123      	bne.n	80034f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034b6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80034c0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2200      	movs	r2, #0
 80034c6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	2220      	movs	r2, #32
 80034cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2200      	movs	r2, #0
 80034d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034dc:	f043 0204 	orr.w	r2, r3, #4
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2200      	movs	r2, #0
 80034e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	e067      	b.n	80035c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034f6:	d041      	beq.n	800357c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034f8:	f7fe fec4 	bl	8002284 <HAL_GetTick>
 80034fc:	4602      	mov	r2, r0
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	1ad3      	subs	r3, r2, r3
 8003502:	687a      	ldr	r2, [r7, #4]
 8003504:	429a      	cmp	r2, r3
 8003506:	d302      	bcc.n	800350e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d136      	bne.n	800357c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800350e:	68bb      	ldr	r3, [r7, #8]
 8003510:	0c1b      	lsrs	r3, r3, #16
 8003512:	b2db      	uxtb	r3, r3
 8003514:	2b01      	cmp	r3, #1
 8003516:	d10c      	bne.n	8003532 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	695b      	ldr	r3, [r3, #20]
 800351e:	43da      	mvns	r2, r3
 8003520:	68bb      	ldr	r3, [r7, #8]
 8003522:	4013      	ands	r3, r2
 8003524:	b29b      	uxth	r3, r3
 8003526:	2b00      	cmp	r3, #0
 8003528:	bf14      	ite	ne
 800352a:	2301      	movne	r3, #1
 800352c:	2300      	moveq	r3, #0
 800352e:	b2db      	uxtb	r3, r3
 8003530:	e00b      	b.n	800354a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	699b      	ldr	r3, [r3, #24]
 8003538:	43da      	mvns	r2, r3
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	4013      	ands	r3, r2
 800353e:	b29b      	uxth	r3, r3
 8003540:	2b00      	cmp	r3, #0
 8003542:	bf14      	ite	ne
 8003544:	2301      	movne	r3, #1
 8003546:	2300      	moveq	r3, #0
 8003548:	b2db      	uxtb	r3, r3
 800354a:	2b00      	cmp	r3, #0
 800354c:	d016      	beq.n	800357c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2200      	movs	r2, #0
 8003552:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2220      	movs	r2, #32
 8003558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2200      	movs	r2, #0
 8003560:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003568:	f043 0220 	orr.w	r2, r3, #32
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	2200      	movs	r2, #0
 8003574:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003578:	2301      	movs	r3, #1
 800357a:	e021      	b.n	80035c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800357c:	68bb      	ldr	r3, [r7, #8]
 800357e:	0c1b      	lsrs	r3, r3, #16
 8003580:	b2db      	uxtb	r3, r3
 8003582:	2b01      	cmp	r3, #1
 8003584:	d10c      	bne.n	80035a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	695b      	ldr	r3, [r3, #20]
 800358c:	43da      	mvns	r2, r3
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	4013      	ands	r3, r2
 8003592:	b29b      	uxth	r3, r3
 8003594:	2b00      	cmp	r3, #0
 8003596:	bf14      	ite	ne
 8003598:	2301      	movne	r3, #1
 800359a:	2300      	moveq	r3, #0
 800359c:	b2db      	uxtb	r3, r3
 800359e:	e00b      	b.n	80035b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	699b      	ldr	r3, [r3, #24]
 80035a6:	43da      	mvns	r2, r3
 80035a8:	68bb      	ldr	r3, [r7, #8]
 80035aa:	4013      	ands	r3, r2
 80035ac:	b29b      	uxth	r3, r3
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	bf14      	ite	ne
 80035b2:	2301      	movne	r3, #1
 80035b4:	2300      	moveq	r3, #0
 80035b6:	b2db      	uxtb	r3, r3
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	f47f af6d 	bne.w	8003498 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80035be:	2300      	movs	r3, #0
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	3710      	adds	r7, #16
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}

080035c8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b084      	sub	sp, #16
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	60f8      	str	r0, [r7, #12]
 80035d0:	60b9      	str	r1, [r7, #8]
 80035d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80035d4:	e034      	b.n	8003640 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80035d6:	68f8      	ldr	r0, [r7, #12]
 80035d8:	f000 f886 	bl	80036e8 <I2C_IsAcknowledgeFailed>
 80035dc:	4603      	mov	r3, r0
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d001      	beq.n	80035e6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e034      	b.n	8003650 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035ec:	d028      	beq.n	8003640 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035ee:	f7fe fe49 	bl	8002284 <HAL_GetTick>
 80035f2:	4602      	mov	r2, r0
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	1ad3      	subs	r3, r2, r3
 80035f8:	68ba      	ldr	r2, [r7, #8]
 80035fa:	429a      	cmp	r2, r3
 80035fc:	d302      	bcc.n	8003604 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d11d      	bne.n	8003640 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	695b      	ldr	r3, [r3, #20]
 800360a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800360e:	2b80      	cmp	r3, #128	; 0x80
 8003610:	d016      	beq.n	8003640 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	2200      	movs	r2, #0
 8003616:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2220      	movs	r2, #32
 800361c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2200      	movs	r2, #0
 8003624:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800362c:	f043 0220 	orr.w	r2, r3, #32
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2200      	movs	r2, #0
 8003638:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800363c:	2301      	movs	r3, #1
 800363e:	e007      	b.n	8003650 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	695b      	ldr	r3, [r3, #20]
 8003646:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800364a:	2b80      	cmp	r3, #128	; 0x80
 800364c:	d1c3      	bne.n	80035d6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800364e:	2300      	movs	r3, #0
}
 8003650:	4618      	mov	r0, r3
 8003652:	3710      	adds	r7, #16
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}

08003658 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b084      	sub	sp, #16
 800365c:	af00      	add	r7, sp, #0
 800365e:	60f8      	str	r0, [r7, #12]
 8003660:	60b9      	str	r1, [r7, #8]
 8003662:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003664:	e034      	b.n	80036d0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003666:	68f8      	ldr	r0, [r7, #12]
 8003668:	f000 f83e 	bl	80036e8 <I2C_IsAcknowledgeFailed>
 800366c:	4603      	mov	r3, r0
 800366e:	2b00      	cmp	r3, #0
 8003670:	d001      	beq.n	8003676 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	e034      	b.n	80036e0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003676:	68bb      	ldr	r3, [r7, #8]
 8003678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800367c:	d028      	beq.n	80036d0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800367e:	f7fe fe01 	bl	8002284 <HAL_GetTick>
 8003682:	4602      	mov	r2, r0
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	1ad3      	subs	r3, r2, r3
 8003688:	68ba      	ldr	r2, [r7, #8]
 800368a:	429a      	cmp	r2, r3
 800368c:	d302      	bcc.n	8003694 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800368e:	68bb      	ldr	r3, [r7, #8]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d11d      	bne.n	80036d0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	695b      	ldr	r3, [r3, #20]
 800369a:	f003 0304 	and.w	r3, r3, #4
 800369e:	2b04      	cmp	r3, #4
 80036a0:	d016      	beq.n	80036d0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2200      	movs	r2, #0
 80036a6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	2220      	movs	r2, #32
 80036ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	2200      	movs	r2, #0
 80036b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036bc:	f043 0220 	orr.w	r2, r3, #32
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	2200      	movs	r2, #0
 80036c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80036cc:	2301      	movs	r3, #1
 80036ce:	e007      	b.n	80036e0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	695b      	ldr	r3, [r3, #20]
 80036d6:	f003 0304 	and.w	r3, r3, #4
 80036da:	2b04      	cmp	r3, #4
 80036dc:	d1c3      	bne.n	8003666 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80036de:	2300      	movs	r3, #0
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	3710      	adds	r7, #16
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd80      	pop	{r7, pc}

080036e8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80036e8:	b480      	push	{r7}
 80036ea:	b083      	sub	sp, #12
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	695b      	ldr	r3, [r3, #20]
 80036f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036fe:	d11b      	bne.n	8003738 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003708:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2200      	movs	r2, #0
 800370e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2220      	movs	r2, #32
 8003714:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2200      	movs	r2, #0
 800371c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003724:	f043 0204 	orr.w	r2, r3, #4
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2200      	movs	r2, #0
 8003730:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003734:	2301      	movs	r3, #1
 8003736:	e000      	b.n	800373a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003738:	2300      	movs	r3, #0
}
 800373a:	4618      	mov	r0, r3
 800373c:	370c      	adds	r7, #12
 800373e:	46bd      	mov	sp, r7
 8003740:	bc80      	pop	{r7}
 8003742:	4770      	bx	lr

08003744 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b086      	sub	sp, #24
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d101      	bne.n	8003756 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003752:	2301      	movs	r3, #1
 8003754:	e272      	b.n	8003c3c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f003 0301 	and.w	r3, r3, #1
 800375e:	2b00      	cmp	r3, #0
 8003760:	f000 8087 	beq.w	8003872 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003764:	4b92      	ldr	r3, [pc, #584]	; (80039b0 <HAL_RCC_OscConfig+0x26c>)
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	f003 030c 	and.w	r3, r3, #12
 800376c:	2b04      	cmp	r3, #4
 800376e:	d00c      	beq.n	800378a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003770:	4b8f      	ldr	r3, [pc, #572]	; (80039b0 <HAL_RCC_OscConfig+0x26c>)
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	f003 030c 	and.w	r3, r3, #12
 8003778:	2b08      	cmp	r3, #8
 800377a:	d112      	bne.n	80037a2 <HAL_RCC_OscConfig+0x5e>
 800377c:	4b8c      	ldr	r3, [pc, #560]	; (80039b0 <HAL_RCC_OscConfig+0x26c>)
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003784:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003788:	d10b      	bne.n	80037a2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800378a:	4b89      	ldr	r3, [pc, #548]	; (80039b0 <HAL_RCC_OscConfig+0x26c>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003792:	2b00      	cmp	r3, #0
 8003794:	d06c      	beq.n	8003870 <HAL_RCC_OscConfig+0x12c>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d168      	bne.n	8003870 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800379e:	2301      	movs	r3, #1
 80037a0:	e24c      	b.n	8003c3c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037aa:	d106      	bne.n	80037ba <HAL_RCC_OscConfig+0x76>
 80037ac:	4b80      	ldr	r3, [pc, #512]	; (80039b0 <HAL_RCC_OscConfig+0x26c>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a7f      	ldr	r2, [pc, #508]	; (80039b0 <HAL_RCC_OscConfig+0x26c>)
 80037b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037b6:	6013      	str	r3, [r2, #0]
 80037b8:	e02e      	b.n	8003818 <HAL_RCC_OscConfig+0xd4>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d10c      	bne.n	80037dc <HAL_RCC_OscConfig+0x98>
 80037c2:	4b7b      	ldr	r3, [pc, #492]	; (80039b0 <HAL_RCC_OscConfig+0x26c>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a7a      	ldr	r2, [pc, #488]	; (80039b0 <HAL_RCC_OscConfig+0x26c>)
 80037c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037cc:	6013      	str	r3, [r2, #0]
 80037ce:	4b78      	ldr	r3, [pc, #480]	; (80039b0 <HAL_RCC_OscConfig+0x26c>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a77      	ldr	r2, [pc, #476]	; (80039b0 <HAL_RCC_OscConfig+0x26c>)
 80037d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80037d8:	6013      	str	r3, [r2, #0]
 80037da:	e01d      	b.n	8003818 <HAL_RCC_OscConfig+0xd4>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80037e4:	d10c      	bne.n	8003800 <HAL_RCC_OscConfig+0xbc>
 80037e6:	4b72      	ldr	r3, [pc, #456]	; (80039b0 <HAL_RCC_OscConfig+0x26c>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a71      	ldr	r2, [pc, #452]	; (80039b0 <HAL_RCC_OscConfig+0x26c>)
 80037ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80037f0:	6013      	str	r3, [r2, #0]
 80037f2:	4b6f      	ldr	r3, [pc, #444]	; (80039b0 <HAL_RCC_OscConfig+0x26c>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a6e      	ldr	r2, [pc, #440]	; (80039b0 <HAL_RCC_OscConfig+0x26c>)
 80037f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037fc:	6013      	str	r3, [r2, #0]
 80037fe:	e00b      	b.n	8003818 <HAL_RCC_OscConfig+0xd4>
 8003800:	4b6b      	ldr	r3, [pc, #428]	; (80039b0 <HAL_RCC_OscConfig+0x26c>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4a6a      	ldr	r2, [pc, #424]	; (80039b0 <HAL_RCC_OscConfig+0x26c>)
 8003806:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800380a:	6013      	str	r3, [r2, #0]
 800380c:	4b68      	ldr	r3, [pc, #416]	; (80039b0 <HAL_RCC_OscConfig+0x26c>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a67      	ldr	r2, [pc, #412]	; (80039b0 <HAL_RCC_OscConfig+0x26c>)
 8003812:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003816:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d013      	beq.n	8003848 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003820:	f7fe fd30 	bl	8002284 <HAL_GetTick>
 8003824:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003826:	e008      	b.n	800383a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003828:	f7fe fd2c 	bl	8002284 <HAL_GetTick>
 800382c:	4602      	mov	r2, r0
 800382e:	693b      	ldr	r3, [r7, #16]
 8003830:	1ad3      	subs	r3, r2, r3
 8003832:	2b64      	cmp	r3, #100	; 0x64
 8003834:	d901      	bls.n	800383a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003836:	2303      	movs	r3, #3
 8003838:	e200      	b.n	8003c3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800383a:	4b5d      	ldr	r3, [pc, #372]	; (80039b0 <HAL_RCC_OscConfig+0x26c>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003842:	2b00      	cmp	r3, #0
 8003844:	d0f0      	beq.n	8003828 <HAL_RCC_OscConfig+0xe4>
 8003846:	e014      	b.n	8003872 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003848:	f7fe fd1c 	bl	8002284 <HAL_GetTick>
 800384c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800384e:	e008      	b.n	8003862 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003850:	f7fe fd18 	bl	8002284 <HAL_GetTick>
 8003854:	4602      	mov	r2, r0
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	1ad3      	subs	r3, r2, r3
 800385a:	2b64      	cmp	r3, #100	; 0x64
 800385c:	d901      	bls.n	8003862 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800385e:	2303      	movs	r3, #3
 8003860:	e1ec      	b.n	8003c3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003862:	4b53      	ldr	r3, [pc, #332]	; (80039b0 <HAL_RCC_OscConfig+0x26c>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800386a:	2b00      	cmp	r3, #0
 800386c:	d1f0      	bne.n	8003850 <HAL_RCC_OscConfig+0x10c>
 800386e:	e000      	b.n	8003872 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003870:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f003 0302 	and.w	r3, r3, #2
 800387a:	2b00      	cmp	r3, #0
 800387c:	d063      	beq.n	8003946 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800387e:	4b4c      	ldr	r3, [pc, #304]	; (80039b0 <HAL_RCC_OscConfig+0x26c>)
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	f003 030c 	and.w	r3, r3, #12
 8003886:	2b00      	cmp	r3, #0
 8003888:	d00b      	beq.n	80038a2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800388a:	4b49      	ldr	r3, [pc, #292]	; (80039b0 <HAL_RCC_OscConfig+0x26c>)
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	f003 030c 	and.w	r3, r3, #12
 8003892:	2b08      	cmp	r3, #8
 8003894:	d11c      	bne.n	80038d0 <HAL_RCC_OscConfig+0x18c>
 8003896:	4b46      	ldr	r3, [pc, #280]	; (80039b0 <HAL_RCC_OscConfig+0x26c>)
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d116      	bne.n	80038d0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038a2:	4b43      	ldr	r3, [pc, #268]	; (80039b0 <HAL_RCC_OscConfig+0x26c>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f003 0302 	and.w	r3, r3, #2
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d005      	beq.n	80038ba <HAL_RCC_OscConfig+0x176>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	691b      	ldr	r3, [r3, #16]
 80038b2:	2b01      	cmp	r3, #1
 80038b4:	d001      	beq.n	80038ba <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e1c0      	b.n	8003c3c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038ba:	4b3d      	ldr	r3, [pc, #244]	; (80039b0 <HAL_RCC_OscConfig+0x26c>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	695b      	ldr	r3, [r3, #20]
 80038c6:	00db      	lsls	r3, r3, #3
 80038c8:	4939      	ldr	r1, [pc, #228]	; (80039b0 <HAL_RCC_OscConfig+0x26c>)
 80038ca:	4313      	orrs	r3, r2
 80038cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038ce:	e03a      	b.n	8003946 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	691b      	ldr	r3, [r3, #16]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d020      	beq.n	800391a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038d8:	4b36      	ldr	r3, [pc, #216]	; (80039b4 <HAL_RCC_OscConfig+0x270>)
 80038da:	2201      	movs	r2, #1
 80038dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038de:	f7fe fcd1 	bl	8002284 <HAL_GetTick>
 80038e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038e4:	e008      	b.n	80038f8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038e6:	f7fe fccd 	bl	8002284 <HAL_GetTick>
 80038ea:	4602      	mov	r2, r0
 80038ec:	693b      	ldr	r3, [r7, #16]
 80038ee:	1ad3      	subs	r3, r2, r3
 80038f0:	2b02      	cmp	r3, #2
 80038f2:	d901      	bls.n	80038f8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80038f4:	2303      	movs	r3, #3
 80038f6:	e1a1      	b.n	8003c3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038f8:	4b2d      	ldr	r3, [pc, #180]	; (80039b0 <HAL_RCC_OscConfig+0x26c>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f003 0302 	and.w	r3, r3, #2
 8003900:	2b00      	cmp	r3, #0
 8003902:	d0f0      	beq.n	80038e6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003904:	4b2a      	ldr	r3, [pc, #168]	; (80039b0 <HAL_RCC_OscConfig+0x26c>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	695b      	ldr	r3, [r3, #20]
 8003910:	00db      	lsls	r3, r3, #3
 8003912:	4927      	ldr	r1, [pc, #156]	; (80039b0 <HAL_RCC_OscConfig+0x26c>)
 8003914:	4313      	orrs	r3, r2
 8003916:	600b      	str	r3, [r1, #0]
 8003918:	e015      	b.n	8003946 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800391a:	4b26      	ldr	r3, [pc, #152]	; (80039b4 <HAL_RCC_OscConfig+0x270>)
 800391c:	2200      	movs	r2, #0
 800391e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003920:	f7fe fcb0 	bl	8002284 <HAL_GetTick>
 8003924:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003926:	e008      	b.n	800393a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003928:	f7fe fcac 	bl	8002284 <HAL_GetTick>
 800392c:	4602      	mov	r2, r0
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	1ad3      	subs	r3, r2, r3
 8003932:	2b02      	cmp	r3, #2
 8003934:	d901      	bls.n	800393a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003936:	2303      	movs	r3, #3
 8003938:	e180      	b.n	8003c3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800393a:	4b1d      	ldr	r3, [pc, #116]	; (80039b0 <HAL_RCC_OscConfig+0x26c>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f003 0302 	and.w	r3, r3, #2
 8003942:	2b00      	cmp	r3, #0
 8003944:	d1f0      	bne.n	8003928 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f003 0308 	and.w	r3, r3, #8
 800394e:	2b00      	cmp	r3, #0
 8003950:	d03a      	beq.n	80039c8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	699b      	ldr	r3, [r3, #24]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d019      	beq.n	800398e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800395a:	4b17      	ldr	r3, [pc, #92]	; (80039b8 <HAL_RCC_OscConfig+0x274>)
 800395c:	2201      	movs	r2, #1
 800395e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003960:	f7fe fc90 	bl	8002284 <HAL_GetTick>
 8003964:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003966:	e008      	b.n	800397a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003968:	f7fe fc8c 	bl	8002284 <HAL_GetTick>
 800396c:	4602      	mov	r2, r0
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	1ad3      	subs	r3, r2, r3
 8003972:	2b02      	cmp	r3, #2
 8003974:	d901      	bls.n	800397a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003976:	2303      	movs	r3, #3
 8003978:	e160      	b.n	8003c3c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800397a:	4b0d      	ldr	r3, [pc, #52]	; (80039b0 <HAL_RCC_OscConfig+0x26c>)
 800397c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800397e:	f003 0302 	and.w	r3, r3, #2
 8003982:	2b00      	cmp	r3, #0
 8003984:	d0f0      	beq.n	8003968 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003986:	2001      	movs	r0, #1
 8003988:	f000 face 	bl	8003f28 <RCC_Delay>
 800398c:	e01c      	b.n	80039c8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800398e:	4b0a      	ldr	r3, [pc, #40]	; (80039b8 <HAL_RCC_OscConfig+0x274>)
 8003990:	2200      	movs	r2, #0
 8003992:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003994:	f7fe fc76 	bl	8002284 <HAL_GetTick>
 8003998:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800399a:	e00f      	b.n	80039bc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800399c:	f7fe fc72 	bl	8002284 <HAL_GetTick>
 80039a0:	4602      	mov	r2, r0
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	1ad3      	subs	r3, r2, r3
 80039a6:	2b02      	cmp	r3, #2
 80039a8:	d908      	bls.n	80039bc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80039aa:	2303      	movs	r3, #3
 80039ac:	e146      	b.n	8003c3c <HAL_RCC_OscConfig+0x4f8>
 80039ae:	bf00      	nop
 80039b0:	40021000 	.word	0x40021000
 80039b4:	42420000 	.word	0x42420000
 80039b8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039bc:	4b92      	ldr	r3, [pc, #584]	; (8003c08 <HAL_RCC_OscConfig+0x4c4>)
 80039be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039c0:	f003 0302 	and.w	r3, r3, #2
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d1e9      	bne.n	800399c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f003 0304 	and.w	r3, r3, #4
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	f000 80a6 	beq.w	8003b22 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039d6:	2300      	movs	r3, #0
 80039d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039da:	4b8b      	ldr	r3, [pc, #556]	; (8003c08 <HAL_RCC_OscConfig+0x4c4>)
 80039dc:	69db      	ldr	r3, [r3, #28]
 80039de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d10d      	bne.n	8003a02 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039e6:	4b88      	ldr	r3, [pc, #544]	; (8003c08 <HAL_RCC_OscConfig+0x4c4>)
 80039e8:	69db      	ldr	r3, [r3, #28]
 80039ea:	4a87      	ldr	r2, [pc, #540]	; (8003c08 <HAL_RCC_OscConfig+0x4c4>)
 80039ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039f0:	61d3      	str	r3, [r2, #28]
 80039f2:	4b85      	ldr	r3, [pc, #532]	; (8003c08 <HAL_RCC_OscConfig+0x4c4>)
 80039f4:	69db      	ldr	r3, [r3, #28]
 80039f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039fa:	60bb      	str	r3, [r7, #8]
 80039fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039fe:	2301      	movs	r3, #1
 8003a00:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a02:	4b82      	ldr	r3, [pc, #520]	; (8003c0c <HAL_RCC_OscConfig+0x4c8>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d118      	bne.n	8003a40 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a0e:	4b7f      	ldr	r3, [pc, #508]	; (8003c0c <HAL_RCC_OscConfig+0x4c8>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a7e      	ldr	r2, [pc, #504]	; (8003c0c <HAL_RCC_OscConfig+0x4c8>)
 8003a14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a18:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a1a:	f7fe fc33 	bl	8002284 <HAL_GetTick>
 8003a1e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a20:	e008      	b.n	8003a34 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a22:	f7fe fc2f 	bl	8002284 <HAL_GetTick>
 8003a26:	4602      	mov	r2, r0
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	1ad3      	subs	r3, r2, r3
 8003a2c:	2b64      	cmp	r3, #100	; 0x64
 8003a2e:	d901      	bls.n	8003a34 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003a30:	2303      	movs	r3, #3
 8003a32:	e103      	b.n	8003c3c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a34:	4b75      	ldr	r3, [pc, #468]	; (8003c0c <HAL_RCC_OscConfig+0x4c8>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d0f0      	beq.n	8003a22 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	68db      	ldr	r3, [r3, #12]
 8003a44:	2b01      	cmp	r3, #1
 8003a46:	d106      	bne.n	8003a56 <HAL_RCC_OscConfig+0x312>
 8003a48:	4b6f      	ldr	r3, [pc, #444]	; (8003c08 <HAL_RCC_OscConfig+0x4c4>)
 8003a4a:	6a1b      	ldr	r3, [r3, #32]
 8003a4c:	4a6e      	ldr	r2, [pc, #440]	; (8003c08 <HAL_RCC_OscConfig+0x4c4>)
 8003a4e:	f043 0301 	orr.w	r3, r3, #1
 8003a52:	6213      	str	r3, [r2, #32]
 8003a54:	e02d      	b.n	8003ab2 <HAL_RCC_OscConfig+0x36e>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	68db      	ldr	r3, [r3, #12]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d10c      	bne.n	8003a78 <HAL_RCC_OscConfig+0x334>
 8003a5e:	4b6a      	ldr	r3, [pc, #424]	; (8003c08 <HAL_RCC_OscConfig+0x4c4>)
 8003a60:	6a1b      	ldr	r3, [r3, #32]
 8003a62:	4a69      	ldr	r2, [pc, #420]	; (8003c08 <HAL_RCC_OscConfig+0x4c4>)
 8003a64:	f023 0301 	bic.w	r3, r3, #1
 8003a68:	6213      	str	r3, [r2, #32]
 8003a6a:	4b67      	ldr	r3, [pc, #412]	; (8003c08 <HAL_RCC_OscConfig+0x4c4>)
 8003a6c:	6a1b      	ldr	r3, [r3, #32]
 8003a6e:	4a66      	ldr	r2, [pc, #408]	; (8003c08 <HAL_RCC_OscConfig+0x4c4>)
 8003a70:	f023 0304 	bic.w	r3, r3, #4
 8003a74:	6213      	str	r3, [r2, #32]
 8003a76:	e01c      	b.n	8003ab2 <HAL_RCC_OscConfig+0x36e>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	68db      	ldr	r3, [r3, #12]
 8003a7c:	2b05      	cmp	r3, #5
 8003a7e:	d10c      	bne.n	8003a9a <HAL_RCC_OscConfig+0x356>
 8003a80:	4b61      	ldr	r3, [pc, #388]	; (8003c08 <HAL_RCC_OscConfig+0x4c4>)
 8003a82:	6a1b      	ldr	r3, [r3, #32]
 8003a84:	4a60      	ldr	r2, [pc, #384]	; (8003c08 <HAL_RCC_OscConfig+0x4c4>)
 8003a86:	f043 0304 	orr.w	r3, r3, #4
 8003a8a:	6213      	str	r3, [r2, #32]
 8003a8c:	4b5e      	ldr	r3, [pc, #376]	; (8003c08 <HAL_RCC_OscConfig+0x4c4>)
 8003a8e:	6a1b      	ldr	r3, [r3, #32]
 8003a90:	4a5d      	ldr	r2, [pc, #372]	; (8003c08 <HAL_RCC_OscConfig+0x4c4>)
 8003a92:	f043 0301 	orr.w	r3, r3, #1
 8003a96:	6213      	str	r3, [r2, #32]
 8003a98:	e00b      	b.n	8003ab2 <HAL_RCC_OscConfig+0x36e>
 8003a9a:	4b5b      	ldr	r3, [pc, #364]	; (8003c08 <HAL_RCC_OscConfig+0x4c4>)
 8003a9c:	6a1b      	ldr	r3, [r3, #32]
 8003a9e:	4a5a      	ldr	r2, [pc, #360]	; (8003c08 <HAL_RCC_OscConfig+0x4c4>)
 8003aa0:	f023 0301 	bic.w	r3, r3, #1
 8003aa4:	6213      	str	r3, [r2, #32]
 8003aa6:	4b58      	ldr	r3, [pc, #352]	; (8003c08 <HAL_RCC_OscConfig+0x4c4>)
 8003aa8:	6a1b      	ldr	r3, [r3, #32]
 8003aaa:	4a57      	ldr	r2, [pc, #348]	; (8003c08 <HAL_RCC_OscConfig+0x4c4>)
 8003aac:	f023 0304 	bic.w	r3, r3, #4
 8003ab0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	68db      	ldr	r3, [r3, #12]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d015      	beq.n	8003ae6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003aba:	f7fe fbe3 	bl	8002284 <HAL_GetTick>
 8003abe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ac0:	e00a      	b.n	8003ad8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ac2:	f7fe fbdf 	bl	8002284 <HAL_GetTick>
 8003ac6:	4602      	mov	r2, r0
 8003ac8:	693b      	ldr	r3, [r7, #16]
 8003aca:	1ad3      	subs	r3, r2, r3
 8003acc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d901      	bls.n	8003ad8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003ad4:	2303      	movs	r3, #3
 8003ad6:	e0b1      	b.n	8003c3c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ad8:	4b4b      	ldr	r3, [pc, #300]	; (8003c08 <HAL_RCC_OscConfig+0x4c4>)
 8003ada:	6a1b      	ldr	r3, [r3, #32]
 8003adc:	f003 0302 	and.w	r3, r3, #2
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d0ee      	beq.n	8003ac2 <HAL_RCC_OscConfig+0x37e>
 8003ae4:	e014      	b.n	8003b10 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ae6:	f7fe fbcd 	bl	8002284 <HAL_GetTick>
 8003aea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003aec:	e00a      	b.n	8003b04 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003aee:	f7fe fbc9 	bl	8002284 <HAL_GetTick>
 8003af2:	4602      	mov	r2, r0
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	1ad3      	subs	r3, r2, r3
 8003af8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d901      	bls.n	8003b04 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003b00:	2303      	movs	r3, #3
 8003b02:	e09b      	b.n	8003c3c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b04:	4b40      	ldr	r3, [pc, #256]	; (8003c08 <HAL_RCC_OscConfig+0x4c4>)
 8003b06:	6a1b      	ldr	r3, [r3, #32]
 8003b08:	f003 0302 	and.w	r3, r3, #2
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d1ee      	bne.n	8003aee <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003b10:	7dfb      	ldrb	r3, [r7, #23]
 8003b12:	2b01      	cmp	r3, #1
 8003b14:	d105      	bne.n	8003b22 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b16:	4b3c      	ldr	r3, [pc, #240]	; (8003c08 <HAL_RCC_OscConfig+0x4c4>)
 8003b18:	69db      	ldr	r3, [r3, #28]
 8003b1a:	4a3b      	ldr	r2, [pc, #236]	; (8003c08 <HAL_RCC_OscConfig+0x4c4>)
 8003b1c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b20:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	69db      	ldr	r3, [r3, #28]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	f000 8087 	beq.w	8003c3a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003b2c:	4b36      	ldr	r3, [pc, #216]	; (8003c08 <HAL_RCC_OscConfig+0x4c4>)
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	f003 030c 	and.w	r3, r3, #12
 8003b34:	2b08      	cmp	r3, #8
 8003b36:	d061      	beq.n	8003bfc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	69db      	ldr	r3, [r3, #28]
 8003b3c:	2b02      	cmp	r3, #2
 8003b3e:	d146      	bne.n	8003bce <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b40:	4b33      	ldr	r3, [pc, #204]	; (8003c10 <HAL_RCC_OscConfig+0x4cc>)
 8003b42:	2200      	movs	r2, #0
 8003b44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b46:	f7fe fb9d 	bl	8002284 <HAL_GetTick>
 8003b4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b4c:	e008      	b.n	8003b60 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b4e:	f7fe fb99 	bl	8002284 <HAL_GetTick>
 8003b52:	4602      	mov	r2, r0
 8003b54:	693b      	ldr	r3, [r7, #16]
 8003b56:	1ad3      	subs	r3, r2, r3
 8003b58:	2b02      	cmp	r3, #2
 8003b5a:	d901      	bls.n	8003b60 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003b5c:	2303      	movs	r3, #3
 8003b5e:	e06d      	b.n	8003c3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b60:	4b29      	ldr	r3, [pc, #164]	; (8003c08 <HAL_RCC_OscConfig+0x4c4>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d1f0      	bne.n	8003b4e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6a1b      	ldr	r3, [r3, #32]
 8003b70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b74:	d108      	bne.n	8003b88 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003b76:	4b24      	ldr	r3, [pc, #144]	; (8003c08 <HAL_RCC_OscConfig+0x4c4>)
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	689b      	ldr	r3, [r3, #8]
 8003b82:	4921      	ldr	r1, [pc, #132]	; (8003c08 <HAL_RCC_OscConfig+0x4c4>)
 8003b84:	4313      	orrs	r3, r2
 8003b86:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b88:	4b1f      	ldr	r3, [pc, #124]	; (8003c08 <HAL_RCC_OscConfig+0x4c4>)
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6a19      	ldr	r1, [r3, #32]
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b98:	430b      	orrs	r3, r1
 8003b9a:	491b      	ldr	r1, [pc, #108]	; (8003c08 <HAL_RCC_OscConfig+0x4c4>)
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ba0:	4b1b      	ldr	r3, [pc, #108]	; (8003c10 <HAL_RCC_OscConfig+0x4cc>)
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ba6:	f7fe fb6d 	bl	8002284 <HAL_GetTick>
 8003baa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003bac:	e008      	b.n	8003bc0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bae:	f7fe fb69 	bl	8002284 <HAL_GetTick>
 8003bb2:	4602      	mov	r2, r0
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	1ad3      	subs	r3, r2, r3
 8003bb8:	2b02      	cmp	r3, #2
 8003bba:	d901      	bls.n	8003bc0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003bbc:	2303      	movs	r3, #3
 8003bbe:	e03d      	b.n	8003c3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003bc0:	4b11      	ldr	r3, [pc, #68]	; (8003c08 <HAL_RCC_OscConfig+0x4c4>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d0f0      	beq.n	8003bae <HAL_RCC_OscConfig+0x46a>
 8003bcc:	e035      	b.n	8003c3a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bce:	4b10      	ldr	r3, [pc, #64]	; (8003c10 <HAL_RCC_OscConfig+0x4cc>)
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bd4:	f7fe fb56 	bl	8002284 <HAL_GetTick>
 8003bd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003bda:	e008      	b.n	8003bee <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bdc:	f7fe fb52 	bl	8002284 <HAL_GetTick>
 8003be0:	4602      	mov	r2, r0
 8003be2:	693b      	ldr	r3, [r7, #16]
 8003be4:	1ad3      	subs	r3, r2, r3
 8003be6:	2b02      	cmp	r3, #2
 8003be8:	d901      	bls.n	8003bee <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003bea:	2303      	movs	r3, #3
 8003bec:	e026      	b.n	8003c3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003bee:	4b06      	ldr	r3, [pc, #24]	; (8003c08 <HAL_RCC_OscConfig+0x4c4>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d1f0      	bne.n	8003bdc <HAL_RCC_OscConfig+0x498>
 8003bfa:	e01e      	b.n	8003c3a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	69db      	ldr	r3, [r3, #28]
 8003c00:	2b01      	cmp	r3, #1
 8003c02:	d107      	bne.n	8003c14 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003c04:	2301      	movs	r3, #1
 8003c06:	e019      	b.n	8003c3c <HAL_RCC_OscConfig+0x4f8>
 8003c08:	40021000 	.word	0x40021000
 8003c0c:	40007000 	.word	0x40007000
 8003c10:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003c14:	4b0b      	ldr	r3, [pc, #44]	; (8003c44 <HAL_RCC_OscConfig+0x500>)
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6a1b      	ldr	r3, [r3, #32]
 8003c24:	429a      	cmp	r2, r3
 8003c26:	d106      	bne.n	8003c36 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c32:	429a      	cmp	r2, r3
 8003c34:	d001      	beq.n	8003c3a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e000      	b.n	8003c3c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003c3a:	2300      	movs	r3, #0
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	3718      	adds	r7, #24
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd80      	pop	{r7, pc}
 8003c44:	40021000 	.word	0x40021000

08003c48 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b084      	sub	sp, #16
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
 8003c50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d101      	bne.n	8003c5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c58:	2301      	movs	r3, #1
 8003c5a:	e0d0      	b.n	8003dfe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c5c:	4b6a      	ldr	r3, [pc, #424]	; (8003e08 <HAL_RCC_ClockConfig+0x1c0>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f003 0307 	and.w	r3, r3, #7
 8003c64:	683a      	ldr	r2, [r7, #0]
 8003c66:	429a      	cmp	r2, r3
 8003c68:	d910      	bls.n	8003c8c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c6a:	4b67      	ldr	r3, [pc, #412]	; (8003e08 <HAL_RCC_ClockConfig+0x1c0>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f023 0207 	bic.w	r2, r3, #7
 8003c72:	4965      	ldr	r1, [pc, #404]	; (8003e08 <HAL_RCC_ClockConfig+0x1c0>)
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	4313      	orrs	r3, r2
 8003c78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c7a:	4b63      	ldr	r3, [pc, #396]	; (8003e08 <HAL_RCC_ClockConfig+0x1c0>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f003 0307 	and.w	r3, r3, #7
 8003c82:	683a      	ldr	r2, [r7, #0]
 8003c84:	429a      	cmp	r2, r3
 8003c86:	d001      	beq.n	8003c8c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	e0b8      	b.n	8003dfe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f003 0302 	and.w	r3, r3, #2
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d020      	beq.n	8003cda <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f003 0304 	and.w	r3, r3, #4
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d005      	beq.n	8003cb0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ca4:	4b59      	ldr	r3, [pc, #356]	; (8003e0c <HAL_RCC_ClockConfig+0x1c4>)
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	4a58      	ldr	r2, [pc, #352]	; (8003e0c <HAL_RCC_ClockConfig+0x1c4>)
 8003caa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003cae:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f003 0308 	and.w	r3, r3, #8
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d005      	beq.n	8003cc8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003cbc:	4b53      	ldr	r3, [pc, #332]	; (8003e0c <HAL_RCC_ClockConfig+0x1c4>)
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	4a52      	ldr	r2, [pc, #328]	; (8003e0c <HAL_RCC_ClockConfig+0x1c4>)
 8003cc2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003cc6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003cc8:	4b50      	ldr	r3, [pc, #320]	; (8003e0c <HAL_RCC_ClockConfig+0x1c4>)
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	689b      	ldr	r3, [r3, #8]
 8003cd4:	494d      	ldr	r1, [pc, #308]	; (8003e0c <HAL_RCC_ClockConfig+0x1c4>)
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0301 	and.w	r3, r3, #1
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d040      	beq.n	8003d68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	2b01      	cmp	r3, #1
 8003cec:	d107      	bne.n	8003cfe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cee:	4b47      	ldr	r3, [pc, #284]	; (8003e0c <HAL_RCC_ClockConfig+0x1c4>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d115      	bne.n	8003d26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e07f      	b.n	8003dfe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	2b02      	cmp	r3, #2
 8003d04:	d107      	bne.n	8003d16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d06:	4b41      	ldr	r3, [pc, #260]	; (8003e0c <HAL_RCC_ClockConfig+0x1c4>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d109      	bne.n	8003d26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	e073      	b.n	8003dfe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d16:	4b3d      	ldr	r3, [pc, #244]	; (8003e0c <HAL_RCC_ClockConfig+0x1c4>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f003 0302 	and.w	r3, r3, #2
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d101      	bne.n	8003d26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	e06b      	b.n	8003dfe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d26:	4b39      	ldr	r3, [pc, #228]	; (8003e0c <HAL_RCC_ClockConfig+0x1c4>)
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	f023 0203 	bic.w	r2, r3, #3
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	4936      	ldr	r1, [pc, #216]	; (8003e0c <HAL_RCC_ClockConfig+0x1c4>)
 8003d34:	4313      	orrs	r3, r2
 8003d36:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d38:	f7fe faa4 	bl	8002284 <HAL_GetTick>
 8003d3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d3e:	e00a      	b.n	8003d56 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d40:	f7fe faa0 	bl	8002284 <HAL_GetTick>
 8003d44:	4602      	mov	r2, r0
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	1ad3      	subs	r3, r2, r3
 8003d4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d901      	bls.n	8003d56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003d52:	2303      	movs	r3, #3
 8003d54:	e053      	b.n	8003dfe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d56:	4b2d      	ldr	r3, [pc, #180]	; (8003e0c <HAL_RCC_ClockConfig+0x1c4>)
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	f003 020c 	and.w	r2, r3, #12
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	009b      	lsls	r3, r3, #2
 8003d64:	429a      	cmp	r2, r3
 8003d66:	d1eb      	bne.n	8003d40 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d68:	4b27      	ldr	r3, [pc, #156]	; (8003e08 <HAL_RCC_ClockConfig+0x1c0>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 0307 	and.w	r3, r3, #7
 8003d70:	683a      	ldr	r2, [r7, #0]
 8003d72:	429a      	cmp	r2, r3
 8003d74:	d210      	bcs.n	8003d98 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d76:	4b24      	ldr	r3, [pc, #144]	; (8003e08 <HAL_RCC_ClockConfig+0x1c0>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f023 0207 	bic.w	r2, r3, #7
 8003d7e:	4922      	ldr	r1, [pc, #136]	; (8003e08 <HAL_RCC_ClockConfig+0x1c0>)
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	4313      	orrs	r3, r2
 8003d84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d86:	4b20      	ldr	r3, [pc, #128]	; (8003e08 <HAL_RCC_ClockConfig+0x1c0>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f003 0307 	and.w	r3, r3, #7
 8003d8e:	683a      	ldr	r2, [r7, #0]
 8003d90:	429a      	cmp	r2, r3
 8003d92:	d001      	beq.n	8003d98 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	e032      	b.n	8003dfe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f003 0304 	and.w	r3, r3, #4
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d008      	beq.n	8003db6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003da4:	4b19      	ldr	r3, [pc, #100]	; (8003e0c <HAL_RCC_ClockConfig+0x1c4>)
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	68db      	ldr	r3, [r3, #12]
 8003db0:	4916      	ldr	r1, [pc, #88]	; (8003e0c <HAL_RCC_ClockConfig+0x1c4>)
 8003db2:	4313      	orrs	r3, r2
 8003db4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f003 0308 	and.w	r3, r3, #8
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d009      	beq.n	8003dd6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003dc2:	4b12      	ldr	r3, [pc, #72]	; (8003e0c <HAL_RCC_ClockConfig+0x1c4>)
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	691b      	ldr	r3, [r3, #16]
 8003dce:	00db      	lsls	r3, r3, #3
 8003dd0:	490e      	ldr	r1, [pc, #56]	; (8003e0c <HAL_RCC_ClockConfig+0x1c4>)
 8003dd2:	4313      	orrs	r3, r2
 8003dd4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003dd6:	f000 f821 	bl	8003e1c <HAL_RCC_GetSysClockFreq>
 8003dda:	4602      	mov	r2, r0
 8003ddc:	4b0b      	ldr	r3, [pc, #44]	; (8003e0c <HAL_RCC_ClockConfig+0x1c4>)
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	091b      	lsrs	r3, r3, #4
 8003de2:	f003 030f 	and.w	r3, r3, #15
 8003de6:	490a      	ldr	r1, [pc, #40]	; (8003e10 <HAL_RCC_ClockConfig+0x1c8>)
 8003de8:	5ccb      	ldrb	r3, [r1, r3]
 8003dea:	fa22 f303 	lsr.w	r3, r2, r3
 8003dee:	4a09      	ldr	r2, [pc, #36]	; (8003e14 <HAL_RCC_ClockConfig+0x1cc>)
 8003df0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003df2:	4b09      	ldr	r3, [pc, #36]	; (8003e18 <HAL_RCC_ClockConfig+0x1d0>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4618      	mov	r0, r3
 8003df8:	f7fe fa02 	bl	8002200 <HAL_InitTick>

  return HAL_OK;
 8003dfc:	2300      	movs	r3, #0
}
 8003dfe:	4618      	mov	r0, r3
 8003e00:	3710      	adds	r7, #16
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bd80      	pop	{r7, pc}
 8003e06:	bf00      	nop
 8003e08:	40022000 	.word	0x40022000
 8003e0c:	40021000 	.word	0x40021000
 8003e10:	0800b0f0 	.word	0x0800b0f0
 8003e14:	20000000 	.word	0x20000000
 8003e18:	20000004 	.word	0x20000004

08003e1c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b087      	sub	sp, #28
 8003e20:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003e22:	2300      	movs	r3, #0
 8003e24:	60fb      	str	r3, [r7, #12]
 8003e26:	2300      	movs	r3, #0
 8003e28:	60bb      	str	r3, [r7, #8]
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	617b      	str	r3, [r7, #20]
 8003e2e:	2300      	movs	r3, #0
 8003e30:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003e32:	2300      	movs	r3, #0
 8003e34:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003e36:	4b1e      	ldr	r3, [pc, #120]	; (8003eb0 <HAL_RCC_GetSysClockFreq+0x94>)
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	f003 030c 	and.w	r3, r3, #12
 8003e42:	2b04      	cmp	r3, #4
 8003e44:	d002      	beq.n	8003e4c <HAL_RCC_GetSysClockFreq+0x30>
 8003e46:	2b08      	cmp	r3, #8
 8003e48:	d003      	beq.n	8003e52 <HAL_RCC_GetSysClockFreq+0x36>
 8003e4a:	e027      	b.n	8003e9c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003e4c:	4b19      	ldr	r3, [pc, #100]	; (8003eb4 <HAL_RCC_GetSysClockFreq+0x98>)
 8003e4e:	613b      	str	r3, [r7, #16]
      break;
 8003e50:	e027      	b.n	8003ea2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	0c9b      	lsrs	r3, r3, #18
 8003e56:	f003 030f 	and.w	r3, r3, #15
 8003e5a:	4a17      	ldr	r2, [pc, #92]	; (8003eb8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003e5c:	5cd3      	ldrb	r3, [r2, r3]
 8003e5e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d010      	beq.n	8003e8c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003e6a:	4b11      	ldr	r3, [pc, #68]	; (8003eb0 <HAL_RCC_GetSysClockFreq+0x94>)
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	0c5b      	lsrs	r3, r3, #17
 8003e70:	f003 0301 	and.w	r3, r3, #1
 8003e74:	4a11      	ldr	r2, [pc, #68]	; (8003ebc <HAL_RCC_GetSysClockFreq+0xa0>)
 8003e76:	5cd3      	ldrb	r3, [r2, r3]
 8003e78:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	4a0d      	ldr	r2, [pc, #52]	; (8003eb4 <HAL_RCC_GetSysClockFreq+0x98>)
 8003e7e:	fb03 f202 	mul.w	r2, r3, r2
 8003e82:	68bb      	ldr	r3, [r7, #8]
 8003e84:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e88:	617b      	str	r3, [r7, #20]
 8003e8a:	e004      	b.n	8003e96 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	4a0c      	ldr	r2, [pc, #48]	; (8003ec0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003e90:	fb02 f303 	mul.w	r3, r2, r3
 8003e94:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	613b      	str	r3, [r7, #16]
      break;
 8003e9a:	e002      	b.n	8003ea2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003e9c:	4b05      	ldr	r3, [pc, #20]	; (8003eb4 <HAL_RCC_GetSysClockFreq+0x98>)
 8003e9e:	613b      	str	r3, [r7, #16]
      break;
 8003ea0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ea2:	693b      	ldr	r3, [r7, #16]
}
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	371c      	adds	r7, #28
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bc80      	pop	{r7}
 8003eac:	4770      	bx	lr
 8003eae:	bf00      	nop
 8003eb0:	40021000 	.word	0x40021000
 8003eb4:	007a1200 	.word	0x007a1200
 8003eb8:	0800b108 	.word	0x0800b108
 8003ebc:	0800b118 	.word	0x0800b118
 8003ec0:	003d0900 	.word	0x003d0900

08003ec4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ec8:	4b02      	ldr	r3, [pc, #8]	; (8003ed4 <HAL_RCC_GetHCLKFreq+0x10>)
 8003eca:	681b      	ldr	r3, [r3, #0]
}
 8003ecc:	4618      	mov	r0, r3
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bc80      	pop	{r7}
 8003ed2:	4770      	bx	lr
 8003ed4:	20000000 	.word	0x20000000

08003ed8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003edc:	f7ff fff2 	bl	8003ec4 <HAL_RCC_GetHCLKFreq>
 8003ee0:	4602      	mov	r2, r0
 8003ee2:	4b05      	ldr	r3, [pc, #20]	; (8003ef8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	0a1b      	lsrs	r3, r3, #8
 8003ee8:	f003 0307 	and.w	r3, r3, #7
 8003eec:	4903      	ldr	r1, [pc, #12]	; (8003efc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003eee:	5ccb      	ldrb	r3, [r1, r3]
 8003ef0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	bd80      	pop	{r7, pc}
 8003ef8:	40021000 	.word	0x40021000
 8003efc:	0800b100 	.word	0x0800b100

08003f00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003f04:	f7ff ffde 	bl	8003ec4 <HAL_RCC_GetHCLKFreq>
 8003f08:	4602      	mov	r2, r0
 8003f0a:	4b05      	ldr	r3, [pc, #20]	; (8003f20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	0adb      	lsrs	r3, r3, #11
 8003f10:	f003 0307 	and.w	r3, r3, #7
 8003f14:	4903      	ldr	r1, [pc, #12]	; (8003f24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f16:	5ccb      	ldrb	r3, [r1, r3]
 8003f18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	bd80      	pop	{r7, pc}
 8003f20:	40021000 	.word	0x40021000
 8003f24:	0800b100 	.word	0x0800b100

08003f28 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	b085      	sub	sp, #20
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003f30:	4b0a      	ldr	r3, [pc, #40]	; (8003f5c <RCC_Delay+0x34>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a0a      	ldr	r2, [pc, #40]	; (8003f60 <RCC_Delay+0x38>)
 8003f36:	fba2 2303 	umull	r2, r3, r2, r3
 8003f3a:	0a5b      	lsrs	r3, r3, #9
 8003f3c:	687a      	ldr	r2, [r7, #4]
 8003f3e:	fb02 f303 	mul.w	r3, r2, r3
 8003f42:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003f44:	bf00      	nop
  }
  while (Delay --);
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	1e5a      	subs	r2, r3, #1
 8003f4a:	60fa      	str	r2, [r7, #12]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d1f9      	bne.n	8003f44 <RCC_Delay+0x1c>
}
 8003f50:	bf00      	nop
 8003f52:	bf00      	nop
 8003f54:	3714      	adds	r7, #20
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bc80      	pop	{r7}
 8003f5a:	4770      	bx	lr
 8003f5c:	20000000 	.word	0x20000000
 8003f60:	10624dd3 	.word	0x10624dd3

08003f64 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b086      	sub	sp, #24
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	613b      	str	r3, [r7, #16]
 8003f70:	2300      	movs	r3, #0
 8003f72:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f003 0301 	and.w	r3, r3, #1
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d07d      	beq.n	800407c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003f80:	2300      	movs	r3, #0
 8003f82:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f84:	4b4f      	ldr	r3, [pc, #316]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f86:	69db      	ldr	r3, [r3, #28]
 8003f88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d10d      	bne.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f90:	4b4c      	ldr	r3, [pc, #304]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f92:	69db      	ldr	r3, [r3, #28]
 8003f94:	4a4b      	ldr	r2, [pc, #300]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f9a:	61d3      	str	r3, [r2, #28]
 8003f9c:	4b49      	ldr	r3, [pc, #292]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f9e:	69db      	ldr	r3, [r3, #28]
 8003fa0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fa4:	60bb      	str	r3, [r7, #8]
 8003fa6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fac:	4b46      	ldr	r3, [pc, #280]	; (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d118      	bne.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003fb8:	4b43      	ldr	r3, [pc, #268]	; (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a42      	ldr	r2, [pc, #264]	; (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003fbe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fc2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fc4:	f7fe f95e 	bl	8002284 <HAL_GetTick>
 8003fc8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fca:	e008      	b.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fcc:	f7fe f95a 	bl	8002284 <HAL_GetTick>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	2b64      	cmp	r3, #100	; 0x64
 8003fd8:	d901      	bls.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003fda:	2303      	movs	r3, #3
 8003fdc:	e06d      	b.n	80040ba <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fde:	4b3a      	ldr	r3, [pc, #232]	; (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d0f0      	beq.n	8003fcc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003fea:	4b36      	ldr	r3, [pc, #216]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fec:	6a1b      	ldr	r3, [r3, #32]
 8003fee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ff2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d02e      	beq.n	8004058 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004002:	68fa      	ldr	r2, [r7, #12]
 8004004:	429a      	cmp	r2, r3
 8004006:	d027      	beq.n	8004058 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004008:	4b2e      	ldr	r3, [pc, #184]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800400a:	6a1b      	ldr	r3, [r3, #32]
 800400c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004010:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004012:	4b2e      	ldr	r3, [pc, #184]	; (80040cc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004014:	2201      	movs	r2, #1
 8004016:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004018:	4b2c      	ldr	r3, [pc, #176]	; (80040cc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800401a:	2200      	movs	r2, #0
 800401c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800401e:	4a29      	ldr	r2, [pc, #164]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	f003 0301 	and.w	r3, r3, #1
 800402a:	2b00      	cmp	r3, #0
 800402c:	d014      	beq.n	8004058 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800402e:	f7fe f929 	bl	8002284 <HAL_GetTick>
 8004032:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004034:	e00a      	b.n	800404c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004036:	f7fe f925 	bl	8002284 <HAL_GetTick>
 800403a:	4602      	mov	r2, r0
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	1ad3      	subs	r3, r2, r3
 8004040:	f241 3288 	movw	r2, #5000	; 0x1388
 8004044:	4293      	cmp	r3, r2
 8004046:	d901      	bls.n	800404c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004048:	2303      	movs	r3, #3
 800404a:	e036      	b.n	80040ba <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800404c:	4b1d      	ldr	r3, [pc, #116]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800404e:	6a1b      	ldr	r3, [r3, #32]
 8004050:	f003 0302 	and.w	r3, r3, #2
 8004054:	2b00      	cmp	r3, #0
 8004056:	d0ee      	beq.n	8004036 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004058:	4b1a      	ldr	r3, [pc, #104]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800405a:	6a1b      	ldr	r3, [r3, #32]
 800405c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	4917      	ldr	r1, [pc, #92]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004066:	4313      	orrs	r3, r2
 8004068:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800406a:	7dfb      	ldrb	r3, [r7, #23]
 800406c:	2b01      	cmp	r3, #1
 800406e:	d105      	bne.n	800407c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004070:	4b14      	ldr	r3, [pc, #80]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004072:	69db      	ldr	r3, [r3, #28]
 8004074:	4a13      	ldr	r2, [pc, #76]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004076:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800407a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f003 0302 	and.w	r3, r3, #2
 8004084:	2b00      	cmp	r3, #0
 8004086:	d008      	beq.n	800409a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004088:	4b0e      	ldr	r3, [pc, #56]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	689b      	ldr	r3, [r3, #8]
 8004094:	490b      	ldr	r1, [pc, #44]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004096:	4313      	orrs	r3, r2
 8004098:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 0310 	and.w	r3, r3, #16
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d008      	beq.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80040a6:	4b07      	ldr	r3, [pc, #28]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	68db      	ldr	r3, [r3, #12]
 80040b2:	4904      	ldr	r1, [pc, #16]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040b4:	4313      	orrs	r3, r2
 80040b6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80040b8:	2300      	movs	r3, #0
}
 80040ba:	4618      	mov	r0, r3
 80040bc:	3718      	adds	r7, #24
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}
 80040c2:	bf00      	nop
 80040c4:	40021000 	.word	0x40021000
 80040c8:	40007000 	.word	0x40007000
 80040cc:	42420440 	.word	0x42420440

080040d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b082      	sub	sp, #8
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d101      	bne.n	80040e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	e076      	b.n	80041d0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d108      	bne.n	80040fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80040f2:	d009      	beq.n	8004108 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	61da      	str	r2, [r3, #28]
 80040fa:	e005      	b.n	8004108 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2200      	movs	r2, #0
 8004100:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2200      	movs	r2, #0
 8004106:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2200      	movs	r2, #0
 800410c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004114:	b2db      	uxtb	r3, r3
 8004116:	2b00      	cmp	r3, #0
 8004118:	d106      	bne.n	8004128 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2200      	movs	r2, #0
 800411e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004122:	6878      	ldr	r0, [r7, #4]
 8004124:	f7fd fe5c 	bl	8001de0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2202      	movs	r2, #2
 800412c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	681a      	ldr	r2, [r3, #0]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800413e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	689b      	ldr	r3, [r3, #8]
 800414c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004150:	431a      	orrs	r2, r3
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	68db      	ldr	r3, [r3, #12]
 8004156:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800415a:	431a      	orrs	r2, r3
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	691b      	ldr	r3, [r3, #16]
 8004160:	f003 0302 	and.w	r3, r3, #2
 8004164:	431a      	orrs	r2, r3
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	695b      	ldr	r3, [r3, #20]
 800416a:	f003 0301 	and.w	r3, r3, #1
 800416e:	431a      	orrs	r2, r3
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	699b      	ldr	r3, [r3, #24]
 8004174:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004178:	431a      	orrs	r2, r3
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	69db      	ldr	r3, [r3, #28]
 800417e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004182:	431a      	orrs	r2, r3
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6a1b      	ldr	r3, [r3, #32]
 8004188:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800418c:	ea42 0103 	orr.w	r1, r2, r3
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004194:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	430a      	orrs	r2, r1
 800419e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	699b      	ldr	r3, [r3, #24]
 80041a4:	0c1a      	lsrs	r2, r3, #16
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f002 0204 	and.w	r2, r2, #4
 80041ae:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	69da      	ldr	r2, [r3, #28]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80041be:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2200      	movs	r2, #0
 80041c4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2201      	movs	r2, #1
 80041ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80041ce:	2300      	movs	r3, #0
}
 80041d0:	4618      	mov	r0, r3
 80041d2:	3708      	adds	r7, #8
 80041d4:	46bd      	mov	sp, r7
 80041d6:	bd80      	pop	{r7, pc}

080041d8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b088      	sub	sp, #32
 80041dc:	af00      	add	r7, sp, #0
 80041de:	60f8      	str	r0, [r7, #12]
 80041e0:	60b9      	str	r1, [r7, #8]
 80041e2:	603b      	str	r3, [r7, #0]
 80041e4:	4613      	mov	r3, r2
 80041e6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80041e8:	2300      	movs	r3, #0
 80041ea:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80041f2:	2b01      	cmp	r3, #1
 80041f4:	d101      	bne.n	80041fa <HAL_SPI_Transmit+0x22>
 80041f6:	2302      	movs	r3, #2
 80041f8:	e12d      	b.n	8004456 <HAL_SPI_Transmit+0x27e>
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2201      	movs	r2, #1
 80041fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004202:	f7fe f83f 	bl	8002284 <HAL_GetTick>
 8004206:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004208:	88fb      	ldrh	r3, [r7, #6]
 800420a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004212:	b2db      	uxtb	r3, r3
 8004214:	2b01      	cmp	r3, #1
 8004216:	d002      	beq.n	800421e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004218:	2302      	movs	r3, #2
 800421a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800421c:	e116      	b.n	800444c <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 800421e:	68bb      	ldr	r3, [r7, #8]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d002      	beq.n	800422a <HAL_SPI_Transmit+0x52>
 8004224:	88fb      	ldrh	r3, [r7, #6]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d102      	bne.n	8004230 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800422a:	2301      	movs	r3, #1
 800422c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800422e:	e10d      	b.n	800444c <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	2203      	movs	r2, #3
 8004234:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	2200      	movs	r2, #0
 800423c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	68ba      	ldr	r2, [r7, #8]
 8004242:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	88fa      	ldrh	r2, [r7, #6]
 8004248:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	88fa      	ldrh	r2, [r7, #6]
 800424e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	2200      	movs	r2, #0
 8004254:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	2200      	movs	r2, #0
 800425a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2200      	movs	r2, #0
 8004260:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	2200      	movs	r2, #0
 8004266:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2200      	movs	r2, #0
 800426c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	689b      	ldr	r3, [r3, #8]
 8004272:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004276:	d10f      	bne.n	8004298 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	681a      	ldr	r2, [r3, #0]
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004286:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004296:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042a2:	2b40      	cmp	r3, #64	; 0x40
 80042a4:	d007      	beq.n	80042b6 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80042b4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	68db      	ldr	r3, [r3, #12]
 80042ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80042be:	d14f      	bne.n	8004360 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d002      	beq.n	80042ce <HAL_SPI_Transmit+0xf6>
 80042c8:	8afb      	ldrh	r3, [r7, #22]
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d142      	bne.n	8004354 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042d2:	881a      	ldrh	r2, [r3, #0]
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042de:	1c9a      	adds	r2, r3, #2
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80042e8:	b29b      	uxth	r3, r3
 80042ea:	3b01      	subs	r3, #1
 80042ec:	b29a      	uxth	r2, r3
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80042f2:	e02f      	b.n	8004354 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	689b      	ldr	r3, [r3, #8]
 80042fa:	f003 0302 	and.w	r3, r3, #2
 80042fe:	2b02      	cmp	r3, #2
 8004300:	d112      	bne.n	8004328 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004306:	881a      	ldrh	r2, [r3, #0]
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004312:	1c9a      	adds	r2, r3, #2
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800431c:	b29b      	uxth	r3, r3
 800431e:	3b01      	subs	r3, #1
 8004320:	b29a      	uxth	r2, r3
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	86da      	strh	r2, [r3, #54]	; 0x36
 8004326:	e015      	b.n	8004354 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004328:	f7fd ffac 	bl	8002284 <HAL_GetTick>
 800432c:	4602      	mov	r2, r0
 800432e:	69bb      	ldr	r3, [r7, #24]
 8004330:	1ad3      	subs	r3, r2, r3
 8004332:	683a      	ldr	r2, [r7, #0]
 8004334:	429a      	cmp	r2, r3
 8004336:	d803      	bhi.n	8004340 <HAL_SPI_Transmit+0x168>
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800433e:	d102      	bne.n	8004346 <HAL_SPI_Transmit+0x16e>
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d106      	bne.n	8004354 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8004346:	2303      	movs	r3, #3
 8004348:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	2201      	movs	r2, #1
 800434e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8004352:	e07b      	b.n	800444c <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004358:	b29b      	uxth	r3, r3
 800435a:	2b00      	cmp	r3, #0
 800435c:	d1ca      	bne.n	80042f4 <HAL_SPI_Transmit+0x11c>
 800435e:	e050      	b.n	8004402 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d002      	beq.n	800436e <HAL_SPI_Transmit+0x196>
 8004368:	8afb      	ldrh	r3, [r7, #22]
 800436a:	2b01      	cmp	r3, #1
 800436c:	d144      	bne.n	80043f8 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	330c      	adds	r3, #12
 8004378:	7812      	ldrb	r2, [r2, #0]
 800437a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004380:	1c5a      	adds	r2, r3, #1
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800438a:	b29b      	uxth	r3, r3
 800438c:	3b01      	subs	r3, #1
 800438e:	b29a      	uxth	r2, r3
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004394:	e030      	b.n	80043f8 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	f003 0302 	and.w	r3, r3, #2
 80043a0:	2b02      	cmp	r3, #2
 80043a2:	d113      	bne.n	80043cc <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	330c      	adds	r3, #12
 80043ae:	7812      	ldrb	r2, [r2, #0]
 80043b0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043b6:	1c5a      	adds	r2, r3, #1
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043c0:	b29b      	uxth	r3, r3
 80043c2:	3b01      	subs	r3, #1
 80043c4:	b29a      	uxth	r2, r3
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	86da      	strh	r2, [r3, #54]	; 0x36
 80043ca:	e015      	b.n	80043f8 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80043cc:	f7fd ff5a 	bl	8002284 <HAL_GetTick>
 80043d0:	4602      	mov	r2, r0
 80043d2:	69bb      	ldr	r3, [r7, #24]
 80043d4:	1ad3      	subs	r3, r2, r3
 80043d6:	683a      	ldr	r2, [r7, #0]
 80043d8:	429a      	cmp	r2, r3
 80043da:	d803      	bhi.n	80043e4 <HAL_SPI_Transmit+0x20c>
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043e2:	d102      	bne.n	80043ea <HAL_SPI_Transmit+0x212>
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d106      	bne.n	80043f8 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 80043ea:	2303      	movs	r3, #3
 80043ec:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2201      	movs	r2, #1
 80043f2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 80043f6:	e029      	b.n	800444c <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043fc:	b29b      	uxth	r3, r3
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d1c9      	bne.n	8004396 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004402:	69ba      	ldr	r2, [r7, #24]
 8004404:	6839      	ldr	r1, [r7, #0]
 8004406:	68f8      	ldr	r0, [r7, #12]
 8004408:	f000 fbcc 	bl	8004ba4 <SPI_EndRxTxTransaction>
 800440c:	4603      	mov	r3, r0
 800440e:	2b00      	cmp	r3, #0
 8004410:	d002      	beq.n	8004418 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	2220      	movs	r2, #32
 8004416:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d10a      	bne.n	8004436 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004420:	2300      	movs	r3, #0
 8004422:	613b      	str	r3, [r7, #16]
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	68db      	ldr	r3, [r3, #12]
 800442a:	613b      	str	r3, [r7, #16]
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	689b      	ldr	r3, [r3, #8]
 8004432:	613b      	str	r3, [r7, #16]
 8004434:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800443a:	2b00      	cmp	r3, #0
 800443c:	d002      	beq.n	8004444 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 800443e:	2301      	movs	r3, #1
 8004440:	77fb      	strb	r3, [r7, #31]
 8004442:	e003      	b.n	800444c <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2201      	movs	r2, #1
 8004448:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	2200      	movs	r2, #0
 8004450:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004454:	7ffb      	ldrb	r3, [r7, #31]
}
 8004456:	4618      	mov	r0, r3
 8004458:	3720      	adds	r7, #32
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}

0800445e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800445e:	b580      	push	{r7, lr}
 8004460:	b088      	sub	sp, #32
 8004462:	af02      	add	r7, sp, #8
 8004464:	60f8      	str	r0, [r7, #12]
 8004466:	60b9      	str	r1, [r7, #8]
 8004468:	603b      	str	r3, [r7, #0]
 800446a:	4613      	mov	r3, r2
 800446c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800446e:	2300      	movs	r3, #0
 8004470:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004478:	b2db      	uxtb	r3, r3
 800447a:	2b01      	cmp	r3, #1
 800447c:	d002      	beq.n	8004484 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 800447e:	2302      	movs	r3, #2
 8004480:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004482:	e0fb      	b.n	800467c <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800448c:	d112      	bne.n	80044b4 <HAL_SPI_Receive+0x56>
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	689b      	ldr	r3, [r3, #8]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d10e      	bne.n	80044b4 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2204      	movs	r2, #4
 800449a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800449e:	88fa      	ldrh	r2, [r7, #6]
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	9300      	str	r3, [sp, #0]
 80044a4:	4613      	mov	r3, r2
 80044a6:	68ba      	ldr	r2, [r7, #8]
 80044a8:	68b9      	ldr	r1, [r7, #8]
 80044aa:	68f8      	ldr	r0, [r7, #12]
 80044ac:	f000 f8ef 	bl	800468e <HAL_SPI_TransmitReceive>
 80044b0:	4603      	mov	r3, r0
 80044b2:	e0e8      	b.n	8004686 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80044ba:	2b01      	cmp	r3, #1
 80044bc:	d101      	bne.n	80044c2 <HAL_SPI_Receive+0x64>
 80044be:	2302      	movs	r3, #2
 80044c0:	e0e1      	b.n	8004686 <HAL_SPI_Receive+0x228>
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	2201      	movs	r2, #1
 80044c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80044ca:	f7fd fedb 	bl	8002284 <HAL_GetTick>
 80044ce:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d002      	beq.n	80044dc <HAL_SPI_Receive+0x7e>
 80044d6:	88fb      	ldrh	r3, [r7, #6]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d102      	bne.n	80044e2 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	75fb      	strb	r3, [r7, #23]
    goto error;
 80044e0:	e0cc      	b.n	800467c <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	2204      	movs	r2, #4
 80044e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	2200      	movs	r2, #0
 80044ee:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	68ba      	ldr	r2, [r7, #8]
 80044f4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	88fa      	ldrh	r2, [r7, #6]
 80044fa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	88fa      	ldrh	r2, [r7, #6]
 8004500:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	2200      	movs	r2, #0
 8004506:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	2200      	movs	r2, #0
 800450c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2200      	movs	r2, #0
 8004512:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	2200      	movs	r2, #0
 8004518:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2200      	movs	r2, #0
 800451e:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	689b      	ldr	r3, [r3, #8]
 8004524:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004528:	d10f      	bne.n	800454a <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	681a      	ldr	r2, [r3, #0]
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004538:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	681a      	ldr	r2, [r3, #0]
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004548:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004554:	2b40      	cmp	r3, #64	; 0x40
 8004556:	d007      	beq.n	8004568 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004566:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	68db      	ldr	r3, [r3, #12]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d16a      	bne.n	8004646 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004570:	e032      	b.n	80045d8 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	689b      	ldr	r3, [r3, #8]
 8004578:	f003 0301 	and.w	r3, r3, #1
 800457c:	2b01      	cmp	r3, #1
 800457e:	d115      	bne.n	80045ac <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f103 020c 	add.w	r2, r3, #12
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800458c:	7812      	ldrb	r2, [r2, #0]
 800458e:	b2d2      	uxtb	r2, r2
 8004590:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004596:	1c5a      	adds	r2, r3, #1
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045a0:	b29b      	uxth	r3, r3
 80045a2:	3b01      	subs	r3, #1
 80045a4:	b29a      	uxth	r2, r3
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80045aa:	e015      	b.n	80045d8 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80045ac:	f7fd fe6a 	bl	8002284 <HAL_GetTick>
 80045b0:	4602      	mov	r2, r0
 80045b2:	693b      	ldr	r3, [r7, #16]
 80045b4:	1ad3      	subs	r3, r2, r3
 80045b6:	683a      	ldr	r2, [r7, #0]
 80045b8:	429a      	cmp	r2, r3
 80045ba:	d803      	bhi.n	80045c4 <HAL_SPI_Receive+0x166>
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045c2:	d102      	bne.n	80045ca <HAL_SPI_Receive+0x16c>
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d106      	bne.n	80045d8 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 80045ca:	2303      	movs	r3, #3
 80045cc:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2201      	movs	r2, #1
 80045d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 80045d6:	e051      	b.n	800467c <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045dc:	b29b      	uxth	r3, r3
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d1c7      	bne.n	8004572 <HAL_SPI_Receive+0x114>
 80045e2:	e035      	b.n	8004650 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	f003 0301 	and.w	r3, r3, #1
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d113      	bne.n	800461a <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	68da      	ldr	r2, [r3, #12]
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045fc:	b292      	uxth	r2, r2
 80045fe:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004604:	1c9a      	adds	r2, r3, #2
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800460e:	b29b      	uxth	r3, r3
 8004610:	3b01      	subs	r3, #1
 8004612:	b29a      	uxth	r2, r3
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004618:	e015      	b.n	8004646 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800461a:	f7fd fe33 	bl	8002284 <HAL_GetTick>
 800461e:	4602      	mov	r2, r0
 8004620:	693b      	ldr	r3, [r7, #16]
 8004622:	1ad3      	subs	r3, r2, r3
 8004624:	683a      	ldr	r2, [r7, #0]
 8004626:	429a      	cmp	r2, r3
 8004628:	d803      	bhi.n	8004632 <HAL_SPI_Receive+0x1d4>
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004630:	d102      	bne.n	8004638 <HAL_SPI_Receive+0x1da>
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d106      	bne.n	8004646 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8004638:	2303      	movs	r3, #3
 800463a:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2201      	movs	r2, #1
 8004640:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8004644:	e01a      	b.n	800467c <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800464a:	b29b      	uxth	r3, r3
 800464c:	2b00      	cmp	r3, #0
 800464e:	d1c9      	bne.n	80045e4 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004650:	693a      	ldr	r2, [r7, #16]
 8004652:	6839      	ldr	r1, [r7, #0]
 8004654:	68f8      	ldr	r0, [r7, #12]
 8004656:	f000 fa53 	bl	8004b00 <SPI_EndRxTransaction>
 800465a:	4603      	mov	r3, r0
 800465c:	2b00      	cmp	r3, #0
 800465e:	d002      	beq.n	8004666 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	2220      	movs	r2, #32
 8004664:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800466a:	2b00      	cmp	r3, #0
 800466c:	d002      	beq.n	8004674 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	75fb      	strb	r3, [r7, #23]
 8004672:	e003      	b.n	800467c <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	2201      	movs	r2, #1
 8004678:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	2200      	movs	r2, #0
 8004680:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004684:	7dfb      	ldrb	r3, [r7, #23]
}
 8004686:	4618      	mov	r0, r3
 8004688:	3718      	adds	r7, #24
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}

0800468e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800468e:	b580      	push	{r7, lr}
 8004690:	b08c      	sub	sp, #48	; 0x30
 8004692:	af00      	add	r7, sp, #0
 8004694:	60f8      	str	r0, [r7, #12]
 8004696:	60b9      	str	r1, [r7, #8]
 8004698:	607a      	str	r2, [r7, #4]
 800469a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800469c:	2301      	movs	r3, #1
 800469e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80046a0:	2300      	movs	r3, #0
 80046a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80046ac:	2b01      	cmp	r3, #1
 80046ae:	d101      	bne.n	80046b4 <HAL_SPI_TransmitReceive+0x26>
 80046b0:	2302      	movs	r3, #2
 80046b2:	e198      	b.n	80049e6 <HAL_SPI_TransmitReceive+0x358>
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	2201      	movs	r2, #1
 80046b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80046bc:	f7fd fde2 	bl	8002284 <HAL_GetTick>
 80046c0:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80046c8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80046d2:	887b      	ldrh	r3, [r7, #2]
 80046d4:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80046d6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80046da:	2b01      	cmp	r3, #1
 80046dc:	d00f      	beq.n	80046fe <HAL_SPI_TransmitReceive+0x70>
 80046de:	69fb      	ldr	r3, [r7, #28]
 80046e0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80046e4:	d107      	bne.n	80046f6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d103      	bne.n	80046f6 <HAL_SPI_TransmitReceive+0x68>
 80046ee:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80046f2:	2b04      	cmp	r3, #4
 80046f4:	d003      	beq.n	80046fe <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80046f6:	2302      	movs	r3, #2
 80046f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80046fc:	e16d      	b.n	80049da <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80046fe:	68bb      	ldr	r3, [r7, #8]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d005      	beq.n	8004710 <HAL_SPI_TransmitReceive+0x82>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d002      	beq.n	8004710 <HAL_SPI_TransmitReceive+0x82>
 800470a:	887b      	ldrh	r3, [r7, #2]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d103      	bne.n	8004718 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004710:	2301      	movs	r3, #1
 8004712:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004716:	e160      	b.n	80049da <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800471e:	b2db      	uxtb	r3, r3
 8004720:	2b04      	cmp	r3, #4
 8004722:	d003      	beq.n	800472c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	2205      	movs	r2, #5
 8004728:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2200      	movs	r2, #0
 8004730:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	687a      	ldr	r2, [r7, #4]
 8004736:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	887a      	ldrh	r2, [r7, #2]
 800473c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	887a      	ldrh	r2, [r7, #2]
 8004742:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	68ba      	ldr	r2, [r7, #8]
 8004748:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	887a      	ldrh	r2, [r7, #2]
 800474e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	887a      	ldrh	r2, [r7, #2]
 8004754:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2200      	movs	r2, #0
 800475a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	2200      	movs	r2, #0
 8004760:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800476c:	2b40      	cmp	r3, #64	; 0x40
 800476e:	d007      	beq.n	8004780 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	681a      	ldr	r2, [r3, #0]
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800477e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	68db      	ldr	r3, [r3, #12]
 8004784:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004788:	d17c      	bne.n	8004884 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d002      	beq.n	8004798 <HAL_SPI_TransmitReceive+0x10a>
 8004792:	8b7b      	ldrh	r3, [r7, #26]
 8004794:	2b01      	cmp	r3, #1
 8004796:	d16a      	bne.n	800486e <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800479c:	881a      	ldrh	r2, [r3, #0]
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047a8:	1c9a      	adds	r2, r3, #2
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047b2:	b29b      	uxth	r3, r3
 80047b4:	3b01      	subs	r3, #1
 80047b6:	b29a      	uxth	r2, r3
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80047bc:	e057      	b.n	800486e <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	689b      	ldr	r3, [r3, #8]
 80047c4:	f003 0302 	and.w	r3, r3, #2
 80047c8:	2b02      	cmp	r3, #2
 80047ca:	d11b      	bne.n	8004804 <HAL_SPI_TransmitReceive+0x176>
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047d0:	b29b      	uxth	r3, r3
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d016      	beq.n	8004804 <HAL_SPI_TransmitReceive+0x176>
 80047d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047d8:	2b01      	cmp	r3, #1
 80047da:	d113      	bne.n	8004804 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047e0:	881a      	ldrh	r2, [r3, #0]
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ec:	1c9a      	adds	r2, r3, #2
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047f6:	b29b      	uxth	r3, r3
 80047f8:	3b01      	subs	r3, #1
 80047fa:	b29a      	uxth	r2, r3
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004800:	2300      	movs	r3, #0
 8004802:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	689b      	ldr	r3, [r3, #8]
 800480a:	f003 0301 	and.w	r3, r3, #1
 800480e:	2b01      	cmp	r3, #1
 8004810:	d119      	bne.n	8004846 <HAL_SPI_TransmitReceive+0x1b8>
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004816:	b29b      	uxth	r3, r3
 8004818:	2b00      	cmp	r3, #0
 800481a:	d014      	beq.n	8004846 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	68da      	ldr	r2, [r3, #12]
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004826:	b292      	uxth	r2, r2
 8004828:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800482e:	1c9a      	adds	r2, r3, #2
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004838:	b29b      	uxth	r3, r3
 800483a:	3b01      	subs	r3, #1
 800483c:	b29a      	uxth	r2, r3
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004842:	2301      	movs	r3, #1
 8004844:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004846:	f7fd fd1d 	bl	8002284 <HAL_GetTick>
 800484a:	4602      	mov	r2, r0
 800484c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800484e:	1ad3      	subs	r3, r2, r3
 8004850:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004852:	429a      	cmp	r2, r3
 8004854:	d80b      	bhi.n	800486e <HAL_SPI_TransmitReceive+0x1e0>
 8004856:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004858:	f1b3 3fff 	cmp.w	r3, #4294967295
 800485c:	d007      	beq.n	800486e <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 800485e:	2303      	movs	r3, #3
 8004860:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	2201      	movs	r2, #1
 8004868:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 800486c:	e0b5      	b.n	80049da <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004872:	b29b      	uxth	r3, r3
 8004874:	2b00      	cmp	r3, #0
 8004876:	d1a2      	bne.n	80047be <HAL_SPI_TransmitReceive+0x130>
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800487c:	b29b      	uxth	r3, r3
 800487e:	2b00      	cmp	r3, #0
 8004880:	d19d      	bne.n	80047be <HAL_SPI_TransmitReceive+0x130>
 8004882:	e080      	b.n	8004986 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d002      	beq.n	8004892 <HAL_SPI_TransmitReceive+0x204>
 800488c:	8b7b      	ldrh	r3, [r7, #26]
 800488e:	2b01      	cmp	r3, #1
 8004890:	d16f      	bne.n	8004972 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	330c      	adds	r3, #12
 800489c:	7812      	ldrb	r2, [r2, #0]
 800489e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048a4:	1c5a      	adds	r2, r3, #1
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048ae:	b29b      	uxth	r3, r3
 80048b0:	3b01      	subs	r3, #1
 80048b2:	b29a      	uxth	r2, r3
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048b8:	e05b      	b.n	8004972 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	689b      	ldr	r3, [r3, #8]
 80048c0:	f003 0302 	and.w	r3, r3, #2
 80048c4:	2b02      	cmp	r3, #2
 80048c6:	d11c      	bne.n	8004902 <HAL_SPI_TransmitReceive+0x274>
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048cc:	b29b      	uxth	r3, r3
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d017      	beq.n	8004902 <HAL_SPI_TransmitReceive+0x274>
 80048d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048d4:	2b01      	cmp	r3, #1
 80048d6:	d114      	bne.n	8004902 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	330c      	adds	r3, #12
 80048e2:	7812      	ldrb	r2, [r2, #0]
 80048e4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ea:	1c5a      	adds	r2, r3, #1
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048f4:	b29b      	uxth	r3, r3
 80048f6:	3b01      	subs	r3, #1
 80048f8:	b29a      	uxth	r2, r3
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80048fe:	2300      	movs	r3, #0
 8004900:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	f003 0301 	and.w	r3, r3, #1
 800490c:	2b01      	cmp	r3, #1
 800490e:	d119      	bne.n	8004944 <HAL_SPI_TransmitReceive+0x2b6>
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004914:	b29b      	uxth	r3, r3
 8004916:	2b00      	cmp	r3, #0
 8004918:	d014      	beq.n	8004944 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	68da      	ldr	r2, [r3, #12]
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004924:	b2d2      	uxtb	r2, r2
 8004926:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800492c:	1c5a      	adds	r2, r3, #1
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004936:	b29b      	uxth	r3, r3
 8004938:	3b01      	subs	r3, #1
 800493a:	b29a      	uxth	r2, r3
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004940:	2301      	movs	r3, #1
 8004942:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004944:	f7fd fc9e 	bl	8002284 <HAL_GetTick>
 8004948:	4602      	mov	r2, r0
 800494a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800494c:	1ad3      	subs	r3, r2, r3
 800494e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004950:	429a      	cmp	r2, r3
 8004952:	d803      	bhi.n	800495c <HAL_SPI_TransmitReceive+0x2ce>
 8004954:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004956:	f1b3 3fff 	cmp.w	r3, #4294967295
 800495a:	d102      	bne.n	8004962 <HAL_SPI_TransmitReceive+0x2d4>
 800495c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800495e:	2b00      	cmp	r3, #0
 8004960:	d107      	bne.n	8004972 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8004962:	2303      	movs	r3, #3
 8004964:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	2201      	movs	r2, #1
 800496c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8004970:	e033      	b.n	80049da <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004976:	b29b      	uxth	r3, r3
 8004978:	2b00      	cmp	r3, #0
 800497a:	d19e      	bne.n	80048ba <HAL_SPI_TransmitReceive+0x22c>
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004980:	b29b      	uxth	r3, r3
 8004982:	2b00      	cmp	r3, #0
 8004984:	d199      	bne.n	80048ba <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004986:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004988:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800498a:	68f8      	ldr	r0, [r7, #12]
 800498c:	f000 f90a 	bl	8004ba4 <SPI_EndRxTxTransaction>
 8004990:	4603      	mov	r3, r0
 8004992:	2b00      	cmp	r3, #0
 8004994:	d006      	beq.n	80049a4 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8004996:	2301      	movs	r3, #1
 8004998:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	2220      	movs	r2, #32
 80049a0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80049a2:	e01a      	b.n	80049da <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d10a      	bne.n	80049c2 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80049ac:	2300      	movs	r3, #0
 80049ae:	617b      	str	r3, [r7, #20]
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	68db      	ldr	r3, [r3, #12]
 80049b6:	617b      	str	r3, [r7, #20]
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	689b      	ldr	r3, [r3, #8]
 80049be:	617b      	str	r3, [r7, #20]
 80049c0:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d003      	beq.n	80049d2 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80049d0:	e003      	b.n	80049da <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	2201      	movs	r2, #1
 80049d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	2200      	movs	r2, #0
 80049de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80049e2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80049e6:	4618      	mov	r0, r3
 80049e8:	3730      	adds	r7, #48	; 0x30
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}
	...

080049f0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b088      	sub	sp, #32
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	60f8      	str	r0, [r7, #12]
 80049f8:	60b9      	str	r1, [r7, #8]
 80049fa:	603b      	str	r3, [r7, #0]
 80049fc:	4613      	mov	r3, r2
 80049fe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004a00:	f7fd fc40 	bl	8002284 <HAL_GetTick>
 8004a04:	4602      	mov	r2, r0
 8004a06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a08:	1a9b      	subs	r3, r3, r2
 8004a0a:	683a      	ldr	r2, [r7, #0]
 8004a0c:	4413      	add	r3, r2
 8004a0e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004a10:	f7fd fc38 	bl	8002284 <HAL_GetTick>
 8004a14:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004a16:	4b39      	ldr	r3, [pc, #228]	; (8004afc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	015b      	lsls	r3, r3, #5
 8004a1c:	0d1b      	lsrs	r3, r3, #20
 8004a1e:	69fa      	ldr	r2, [r7, #28]
 8004a20:	fb02 f303 	mul.w	r3, r2, r3
 8004a24:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a26:	e054      	b.n	8004ad2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a2e:	d050      	beq.n	8004ad2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004a30:	f7fd fc28 	bl	8002284 <HAL_GetTick>
 8004a34:	4602      	mov	r2, r0
 8004a36:	69bb      	ldr	r3, [r7, #24]
 8004a38:	1ad3      	subs	r3, r2, r3
 8004a3a:	69fa      	ldr	r2, [r7, #28]
 8004a3c:	429a      	cmp	r2, r3
 8004a3e:	d902      	bls.n	8004a46 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004a40:	69fb      	ldr	r3, [r7, #28]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d13d      	bne.n	8004ac2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	685a      	ldr	r2, [r3, #4]
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004a54:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a5e:	d111      	bne.n	8004a84 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	689b      	ldr	r3, [r3, #8]
 8004a64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a68:	d004      	beq.n	8004a74 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	689b      	ldr	r3, [r3, #8]
 8004a6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a72:	d107      	bne.n	8004a84 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	681a      	ldr	r2, [r3, #0]
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a82:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a88:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a8c:	d10f      	bne.n	8004aae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	681a      	ldr	r2, [r3, #0]
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004a9c:	601a      	str	r2, [r3, #0]
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	681a      	ldr	r2, [r3, #0]
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004aac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	2201      	movs	r2, #1
 8004ab2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004abe:	2303      	movs	r3, #3
 8004ac0:	e017      	b.n	8004af2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d101      	bne.n	8004acc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004ac8:	2300      	movs	r3, #0
 8004aca:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	3b01      	subs	r3, #1
 8004ad0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	689a      	ldr	r2, [r3, #8]
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	4013      	ands	r3, r2
 8004adc:	68ba      	ldr	r2, [r7, #8]
 8004ade:	429a      	cmp	r2, r3
 8004ae0:	bf0c      	ite	eq
 8004ae2:	2301      	moveq	r3, #1
 8004ae4:	2300      	movne	r3, #0
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	461a      	mov	r2, r3
 8004aea:	79fb      	ldrb	r3, [r7, #7]
 8004aec:	429a      	cmp	r2, r3
 8004aee:	d19b      	bne.n	8004a28 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004af0:	2300      	movs	r3, #0
}
 8004af2:	4618      	mov	r0, r3
 8004af4:	3720      	adds	r7, #32
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bd80      	pop	{r7, pc}
 8004afa:	bf00      	nop
 8004afc:	20000000 	.word	0x20000000

08004b00 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b086      	sub	sp, #24
 8004b04:	af02      	add	r7, sp, #8
 8004b06:	60f8      	str	r0, [r7, #12]
 8004b08:	60b9      	str	r1, [r7, #8]
 8004b0a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b14:	d111      	bne.n	8004b3a <SPI_EndRxTransaction+0x3a>
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	689b      	ldr	r3, [r3, #8]
 8004b1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b1e:	d004      	beq.n	8004b2a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b28:	d107      	bne.n	8004b3a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	681a      	ldr	r2, [r3, #0]
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b38:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b42:	d117      	bne.n	8004b74 <SPI_EndRxTransaction+0x74>
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b4c:	d112      	bne.n	8004b74 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	9300      	str	r3, [sp, #0]
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	2200      	movs	r2, #0
 8004b56:	2101      	movs	r1, #1
 8004b58:	68f8      	ldr	r0, [r7, #12]
 8004b5a:	f7ff ff49 	bl	80049f0 <SPI_WaitFlagStateUntilTimeout>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d01a      	beq.n	8004b9a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b68:	f043 0220 	orr.w	r2, r3, #32
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004b70:	2303      	movs	r3, #3
 8004b72:	e013      	b.n	8004b9c <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	9300      	str	r3, [sp, #0]
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	2180      	movs	r1, #128	; 0x80
 8004b7e:	68f8      	ldr	r0, [r7, #12]
 8004b80:	f7ff ff36 	bl	80049f0 <SPI_WaitFlagStateUntilTimeout>
 8004b84:	4603      	mov	r3, r0
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d007      	beq.n	8004b9a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b8e:	f043 0220 	orr.w	r2, r3, #32
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004b96:	2303      	movs	r3, #3
 8004b98:	e000      	b.n	8004b9c <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8004b9a:	2300      	movs	r3, #0
}
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	3710      	adds	r7, #16
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bd80      	pop	{r7, pc}

08004ba4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b086      	sub	sp, #24
 8004ba8:	af02      	add	r7, sp, #8
 8004baa:	60f8      	str	r0, [r7, #12]
 8004bac:	60b9      	str	r1, [r7, #8]
 8004bae:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	9300      	str	r3, [sp, #0]
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	2180      	movs	r1, #128	; 0x80
 8004bba:	68f8      	ldr	r0, [r7, #12]
 8004bbc:	f7ff ff18 	bl	80049f0 <SPI_WaitFlagStateUntilTimeout>
 8004bc0:	4603      	mov	r3, r0
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d007      	beq.n	8004bd6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bca:	f043 0220 	orr.w	r2, r3, #32
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004bd2:	2303      	movs	r3, #3
 8004bd4:	e000      	b.n	8004bd8 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8004bd6:	2300      	movs	r3, #0
}
 8004bd8:	4618      	mov	r0, r3
 8004bda:	3710      	adds	r7, #16
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}

08004be0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b082      	sub	sp, #8
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d101      	bne.n	8004bf2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e041      	b.n	8004c76 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bf8:	b2db      	uxtb	r3, r3
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d106      	bne.n	8004c0c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2200      	movs	r2, #0
 8004c02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	f7fd f934 	bl	8001e74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2202      	movs	r2, #2
 8004c10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681a      	ldr	r2, [r3, #0]
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	3304      	adds	r3, #4
 8004c1c:	4619      	mov	r1, r3
 8004c1e:	4610      	mov	r0, r2
 8004c20:	f000 fa20 	bl	8005064 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2201      	movs	r2, #1
 8004c28:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2201      	movs	r2, #1
 8004c30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2201      	movs	r2, #1
 8004c38:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2201      	movs	r2, #1
 8004c40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2201      	movs	r2, #1
 8004c48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2201      	movs	r2, #1
 8004c50:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2201      	movs	r2, #1
 8004c58:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2201      	movs	r2, #1
 8004c60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2201      	movs	r2, #1
 8004c68:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2201      	movs	r2, #1
 8004c70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004c74:	2300      	movs	r3, #0
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	3708      	adds	r7, #8
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bd80      	pop	{r7, pc}

08004c7e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004c7e:	b580      	push	{r7, lr}
 8004c80:	b082      	sub	sp, #8
 8004c82:	af00      	add	r7, sp, #0
 8004c84:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	691b      	ldr	r3, [r3, #16]
 8004c8c:	f003 0302 	and.w	r3, r3, #2
 8004c90:	2b02      	cmp	r3, #2
 8004c92:	d122      	bne.n	8004cda <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	68db      	ldr	r3, [r3, #12]
 8004c9a:	f003 0302 	and.w	r3, r3, #2
 8004c9e:	2b02      	cmp	r3, #2
 8004ca0:	d11b      	bne.n	8004cda <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f06f 0202 	mvn.w	r2, #2
 8004caa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2201      	movs	r2, #1
 8004cb0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	699b      	ldr	r3, [r3, #24]
 8004cb8:	f003 0303 	and.w	r3, r3, #3
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d003      	beq.n	8004cc8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004cc0:	6878      	ldr	r0, [r7, #4]
 8004cc2:	f000 f9b4 	bl	800502e <HAL_TIM_IC_CaptureCallback>
 8004cc6:	e005      	b.n	8004cd4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cc8:	6878      	ldr	r0, [r7, #4]
 8004cca:	f000 f9a7 	bl	800501c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cce:	6878      	ldr	r0, [r7, #4]
 8004cd0:	f000 f9b6 	bl	8005040 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	691b      	ldr	r3, [r3, #16]
 8004ce0:	f003 0304 	and.w	r3, r3, #4
 8004ce4:	2b04      	cmp	r3, #4
 8004ce6:	d122      	bne.n	8004d2e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	68db      	ldr	r3, [r3, #12]
 8004cee:	f003 0304 	and.w	r3, r3, #4
 8004cf2:	2b04      	cmp	r3, #4
 8004cf4:	d11b      	bne.n	8004d2e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f06f 0204 	mvn.w	r2, #4
 8004cfe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2202      	movs	r2, #2
 8004d04:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	699b      	ldr	r3, [r3, #24]
 8004d0c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d003      	beq.n	8004d1c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d14:	6878      	ldr	r0, [r7, #4]
 8004d16:	f000 f98a 	bl	800502e <HAL_TIM_IC_CaptureCallback>
 8004d1a:	e005      	b.n	8004d28 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d1c:	6878      	ldr	r0, [r7, #4]
 8004d1e:	f000 f97d 	bl	800501c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d22:	6878      	ldr	r0, [r7, #4]
 8004d24:	f000 f98c 	bl	8005040 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	691b      	ldr	r3, [r3, #16]
 8004d34:	f003 0308 	and.w	r3, r3, #8
 8004d38:	2b08      	cmp	r3, #8
 8004d3a:	d122      	bne.n	8004d82 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	68db      	ldr	r3, [r3, #12]
 8004d42:	f003 0308 	and.w	r3, r3, #8
 8004d46:	2b08      	cmp	r3, #8
 8004d48:	d11b      	bne.n	8004d82 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f06f 0208 	mvn.w	r2, #8
 8004d52:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2204      	movs	r2, #4
 8004d58:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	69db      	ldr	r3, [r3, #28]
 8004d60:	f003 0303 	and.w	r3, r3, #3
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d003      	beq.n	8004d70 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d68:	6878      	ldr	r0, [r7, #4]
 8004d6a:	f000 f960 	bl	800502e <HAL_TIM_IC_CaptureCallback>
 8004d6e:	e005      	b.n	8004d7c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d70:	6878      	ldr	r0, [r7, #4]
 8004d72:	f000 f953 	bl	800501c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f000 f962 	bl	8005040 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	691b      	ldr	r3, [r3, #16]
 8004d88:	f003 0310 	and.w	r3, r3, #16
 8004d8c:	2b10      	cmp	r3, #16
 8004d8e:	d122      	bne.n	8004dd6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	68db      	ldr	r3, [r3, #12]
 8004d96:	f003 0310 	and.w	r3, r3, #16
 8004d9a:	2b10      	cmp	r3, #16
 8004d9c:	d11b      	bne.n	8004dd6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f06f 0210 	mvn.w	r2, #16
 8004da6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2208      	movs	r2, #8
 8004dac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	69db      	ldr	r3, [r3, #28]
 8004db4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d003      	beq.n	8004dc4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004dbc:	6878      	ldr	r0, [r7, #4]
 8004dbe:	f000 f936 	bl	800502e <HAL_TIM_IC_CaptureCallback>
 8004dc2:	e005      	b.n	8004dd0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dc4:	6878      	ldr	r0, [r7, #4]
 8004dc6:	f000 f929 	bl	800501c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f000 f938 	bl	8005040 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	691b      	ldr	r3, [r3, #16]
 8004ddc:	f003 0301 	and.w	r3, r3, #1
 8004de0:	2b01      	cmp	r3, #1
 8004de2:	d10e      	bne.n	8004e02 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	68db      	ldr	r3, [r3, #12]
 8004dea:	f003 0301 	and.w	r3, r3, #1
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d107      	bne.n	8004e02 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f06f 0201 	mvn.w	r2, #1
 8004dfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004dfc:	6878      	ldr	r0, [r7, #4]
 8004dfe:	f7fc ff23 	bl	8001c48 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	691b      	ldr	r3, [r3, #16]
 8004e08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e0c:	2b80      	cmp	r3, #128	; 0x80
 8004e0e:	d10e      	bne.n	8004e2e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	68db      	ldr	r3, [r3, #12]
 8004e16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e1a:	2b80      	cmp	r3, #128	; 0x80
 8004e1c:	d107      	bne.n	8004e2e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004e26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004e28:	6878      	ldr	r0, [r7, #4]
 8004e2a:	f000 fa7a 	bl	8005322 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	691b      	ldr	r3, [r3, #16]
 8004e34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e38:	2b40      	cmp	r3, #64	; 0x40
 8004e3a:	d10e      	bne.n	8004e5a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	68db      	ldr	r3, [r3, #12]
 8004e42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e46:	2b40      	cmp	r3, #64	; 0x40
 8004e48:	d107      	bne.n	8004e5a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004e52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004e54:	6878      	ldr	r0, [r7, #4]
 8004e56:	f000 f8fc 	bl	8005052 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	691b      	ldr	r3, [r3, #16]
 8004e60:	f003 0320 	and.w	r3, r3, #32
 8004e64:	2b20      	cmp	r3, #32
 8004e66:	d10e      	bne.n	8004e86 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	68db      	ldr	r3, [r3, #12]
 8004e6e:	f003 0320 	and.w	r3, r3, #32
 8004e72:	2b20      	cmp	r3, #32
 8004e74:	d107      	bne.n	8004e86 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f06f 0220 	mvn.w	r2, #32
 8004e7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004e80:	6878      	ldr	r0, [r7, #4]
 8004e82:	f000 fa45 	bl	8005310 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004e86:	bf00      	nop
 8004e88:	3708      	adds	r7, #8
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bd80      	pop	{r7, pc}

08004e8e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e8e:	b580      	push	{r7, lr}
 8004e90:	b084      	sub	sp, #16
 8004e92:	af00      	add	r7, sp, #0
 8004e94:	6078      	str	r0, [r7, #4]
 8004e96:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e98:	2300      	movs	r3, #0
 8004e9a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ea2:	2b01      	cmp	r3, #1
 8004ea4:	d101      	bne.n	8004eaa <HAL_TIM_ConfigClockSource+0x1c>
 8004ea6:	2302      	movs	r3, #2
 8004ea8:	e0b4      	b.n	8005014 <HAL_TIM_ConfigClockSource+0x186>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2201      	movs	r2, #1
 8004eae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2202      	movs	r2, #2
 8004eb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	689b      	ldr	r3, [r3, #8]
 8004ec0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004ec2:	68bb      	ldr	r3, [r7, #8]
 8004ec4:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004ec8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ed0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	68ba      	ldr	r2, [r7, #8]
 8004ed8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ee2:	d03e      	beq.n	8004f62 <HAL_TIM_ConfigClockSource+0xd4>
 8004ee4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ee8:	f200 8087 	bhi.w	8004ffa <HAL_TIM_ConfigClockSource+0x16c>
 8004eec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ef0:	f000 8086 	beq.w	8005000 <HAL_TIM_ConfigClockSource+0x172>
 8004ef4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ef8:	d87f      	bhi.n	8004ffa <HAL_TIM_ConfigClockSource+0x16c>
 8004efa:	2b70      	cmp	r3, #112	; 0x70
 8004efc:	d01a      	beq.n	8004f34 <HAL_TIM_ConfigClockSource+0xa6>
 8004efe:	2b70      	cmp	r3, #112	; 0x70
 8004f00:	d87b      	bhi.n	8004ffa <HAL_TIM_ConfigClockSource+0x16c>
 8004f02:	2b60      	cmp	r3, #96	; 0x60
 8004f04:	d050      	beq.n	8004fa8 <HAL_TIM_ConfigClockSource+0x11a>
 8004f06:	2b60      	cmp	r3, #96	; 0x60
 8004f08:	d877      	bhi.n	8004ffa <HAL_TIM_ConfigClockSource+0x16c>
 8004f0a:	2b50      	cmp	r3, #80	; 0x50
 8004f0c:	d03c      	beq.n	8004f88 <HAL_TIM_ConfigClockSource+0xfa>
 8004f0e:	2b50      	cmp	r3, #80	; 0x50
 8004f10:	d873      	bhi.n	8004ffa <HAL_TIM_ConfigClockSource+0x16c>
 8004f12:	2b40      	cmp	r3, #64	; 0x40
 8004f14:	d058      	beq.n	8004fc8 <HAL_TIM_ConfigClockSource+0x13a>
 8004f16:	2b40      	cmp	r3, #64	; 0x40
 8004f18:	d86f      	bhi.n	8004ffa <HAL_TIM_ConfigClockSource+0x16c>
 8004f1a:	2b30      	cmp	r3, #48	; 0x30
 8004f1c:	d064      	beq.n	8004fe8 <HAL_TIM_ConfigClockSource+0x15a>
 8004f1e:	2b30      	cmp	r3, #48	; 0x30
 8004f20:	d86b      	bhi.n	8004ffa <HAL_TIM_ConfigClockSource+0x16c>
 8004f22:	2b20      	cmp	r3, #32
 8004f24:	d060      	beq.n	8004fe8 <HAL_TIM_ConfigClockSource+0x15a>
 8004f26:	2b20      	cmp	r3, #32
 8004f28:	d867      	bhi.n	8004ffa <HAL_TIM_ConfigClockSource+0x16c>
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d05c      	beq.n	8004fe8 <HAL_TIM_ConfigClockSource+0x15a>
 8004f2e:	2b10      	cmp	r3, #16
 8004f30:	d05a      	beq.n	8004fe8 <HAL_TIM_ConfigClockSource+0x15a>
 8004f32:	e062      	b.n	8004ffa <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004f44:	f000 f967 	bl	8005216 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	689b      	ldr	r3, [r3, #8]
 8004f4e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004f56:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	68ba      	ldr	r2, [r7, #8]
 8004f5e:	609a      	str	r2, [r3, #8]
      break;
 8004f60:	e04f      	b.n	8005002 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004f72:	f000 f950 	bl	8005216 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	689a      	ldr	r2, [r3, #8]
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004f84:	609a      	str	r2, [r3, #8]
      break;
 8004f86:	e03c      	b.n	8005002 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f94:	461a      	mov	r2, r3
 8004f96:	f000 f8c7 	bl	8005128 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	2150      	movs	r1, #80	; 0x50
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	f000 f91e 	bl	80051e2 <TIM_ITRx_SetConfig>
      break;
 8004fa6:	e02c      	b.n	8005002 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004fb4:	461a      	mov	r2, r3
 8004fb6:	f000 f8e5 	bl	8005184 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	2160      	movs	r1, #96	; 0x60
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	f000 f90e 	bl	80051e2 <TIM_ITRx_SetConfig>
      break;
 8004fc6:	e01c      	b.n	8005002 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004fd4:	461a      	mov	r2, r3
 8004fd6:	f000 f8a7 	bl	8005128 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	2140      	movs	r1, #64	; 0x40
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f000 f8fe 	bl	80051e2 <TIM_ITRx_SetConfig>
      break;
 8004fe6:	e00c      	b.n	8005002 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681a      	ldr	r2, [r3, #0]
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4619      	mov	r1, r3
 8004ff2:	4610      	mov	r0, r2
 8004ff4:	f000 f8f5 	bl	80051e2 <TIM_ITRx_SetConfig>
      break;
 8004ff8:	e003      	b.n	8005002 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	73fb      	strb	r3, [r7, #15]
      break;
 8004ffe:	e000      	b.n	8005002 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005000:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2201      	movs	r2, #1
 8005006:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2200      	movs	r2, #0
 800500e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005012:	7bfb      	ldrb	r3, [r7, #15]
}
 8005014:	4618      	mov	r0, r3
 8005016:	3710      	adds	r7, #16
 8005018:	46bd      	mov	sp, r7
 800501a:	bd80      	pop	{r7, pc}

0800501c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800501c:	b480      	push	{r7}
 800501e:	b083      	sub	sp, #12
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005024:	bf00      	nop
 8005026:	370c      	adds	r7, #12
 8005028:	46bd      	mov	sp, r7
 800502a:	bc80      	pop	{r7}
 800502c:	4770      	bx	lr

0800502e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800502e:	b480      	push	{r7}
 8005030:	b083      	sub	sp, #12
 8005032:	af00      	add	r7, sp, #0
 8005034:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005036:	bf00      	nop
 8005038:	370c      	adds	r7, #12
 800503a:	46bd      	mov	sp, r7
 800503c:	bc80      	pop	{r7}
 800503e:	4770      	bx	lr

08005040 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005040:	b480      	push	{r7}
 8005042:	b083      	sub	sp, #12
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005048:	bf00      	nop
 800504a:	370c      	adds	r7, #12
 800504c:	46bd      	mov	sp, r7
 800504e:	bc80      	pop	{r7}
 8005050:	4770      	bx	lr

08005052 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005052:	b480      	push	{r7}
 8005054:	b083      	sub	sp, #12
 8005056:	af00      	add	r7, sp, #0
 8005058:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800505a:	bf00      	nop
 800505c:	370c      	adds	r7, #12
 800505e:	46bd      	mov	sp, r7
 8005060:	bc80      	pop	{r7}
 8005062:	4770      	bx	lr

08005064 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005064:	b480      	push	{r7}
 8005066:	b085      	sub	sp, #20
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
 800506c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	4a29      	ldr	r2, [pc, #164]	; (800511c <TIM_Base_SetConfig+0xb8>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d00b      	beq.n	8005094 <TIM_Base_SetConfig+0x30>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005082:	d007      	beq.n	8005094 <TIM_Base_SetConfig+0x30>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	4a26      	ldr	r2, [pc, #152]	; (8005120 <TIM_Base_SetConfig+0xbc>)
 8005088:	4293      	cmp	r3, r2
 800508a:	d003      	beq.n	8005094 <TIM_Base_SetConfig+0x30>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	4a25      	ldr	r2, [pc, #148]	; (8005124 <TIM_Base_SetConfig+0xc0>)
 8005090:	4293      	cmp	r3, r2
 8005092:	d108      	bne.n	80050a6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800509a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	68fa      	ldr	r2, [r7, #12]
 80050a2:	4313      	orrs	r3, r2
 80050a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	4a1c      	ldr	r2, [pc, #112]	; (800511c <TIM_Base_SetConfig+0xb8>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d00b      	beq.n	80050c6 <TIM_Base_SetConfig+0x62>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050b4:	d007      	beq.n	80050c6 <TIM_Base_SetConfig+0x62>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	4a19      	ldr	r2, [pc, #100]	; (8005120 <TIM_Base_SetConfig+0xbc>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d003      	beq.n	80050c6 <TIM_Base_SetConfig+0x62>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	4a18      	ldr	r2, [pc, #96]	; (8005124 <TIM_Base_SetConfig+0xc0>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d108      	bne.n	80050d8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	68db      	ldr	r3, [r3, #12]
 80050d2:	68fa      	ldr	r2, [r7, #12]
 80050d4:	4313      	orrs	r3, r2
 80050d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	695b      	ldr	r3, [r3, #20]
 80050e2:	4313      	orrs	r3, r2
 80050e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	68fa      	ldr	r2, [r7, #12]
 80050ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	689a      	ldr	r2, [r3, #8]
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	681a      	ldr	r2, [r3, #0]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	4a07      	ldr	r2, [pc, #28]	; (800511c <TIM_Base_SetConfig+0xb8>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d103      	bne.n	800510c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	691a      	ldr	r2, [r3, #16]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2201      	movs	r2, #1
 8005110:	615a      	str	r2, [r3, #20]
}
 8005112:	bf00      	nop
 8005114:	3714      	adds	r7, #20
 8005116:	46bd      	mov	sp, r7
 8005118:	bc80      	pop	{r7}
 800511a:	4770      	bx	lr
 800511c:	40012c00 	.word	0x40012c00
 8005120:	40000400 	.word	0x40000400
 8005124:	40000800 	.word	0x40000800

08005128 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005128:	b480      	push	{r7}
 800512a:	b087      	sub	sp, #28
 800512c:	af00      	add	r7, sp, #0
 800512e:	60f8      	str	r0, [r7, #12]
 8005130:	60b9      	str	r1, [r7, #8]
 8005132:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	6a1b      	ldr	r3, [r3, #32]
 8005138:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	6a1b      	ldr	r3, [r3, #32]
 800513e:	f023 0201 	bic.w	r2, r3, #1
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	699b      	ldr	r3, [r3, #24]
 800514a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800514c:	693b      	ldr	r3, [r7, #16]
 800514e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005152:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	011b      	lsls	r3, r3, #4
 8005158:	693a      	ldr	r2, [r7, #16]
 800515a:	4313      	orrs	r3, r2
 800515c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	f023 030a 	bic.w	r3, r3, #10
 8005164:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005166:	697a      	ldr	r2, [r7, #20]
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	4313      	orrs	r3, r2
 800516c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	693a      	ldr	r2, [r7, #16]
 8005172:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	697a      	ldr	r2, [r7, #20]
 8005178:	621a      	str	r2, [r3, #32]
}
 800517a:	bf00      	nop
 800517c:	371c      	adds	r7, #28
 800517e:	46bd      	mov	sp, r7
 8005180:	bc80      	pop	{r7}
 8005182:	4770      	bx	lr

08005184 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005184:	b480      	push	{r7}
 8005186:	b087      	sub	sp, #28
 8005188:	af00      	add	r7, sp, #0
 800518a:	60f8      	str	r0, [r7, #12]
 800518c:	60b9      	str	r1, [r7, #8]
 800518e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	6a1b      	ldr	r3, [r3, #32]
 8005194:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	6a1b      	ldr	r3, [r3, #32]
 800519a:	f023 0210 	bic.w	r2, r3, #16
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	699b      	ldr	r3, [r3, #24]
 80051a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80051a8:	693b      	ldr	r3, [r7, #16]
 80051aa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80051ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	031b      	lsls	r3, r3, #12
 80051b4:	693a      	ldr	r2, [r7, #16]
 80051b6:	4313      	orrs	r3, r2
 80051b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80051ba:	697b      	ldr	r3, [r7, #20]
 80051bc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80051c0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	011b      	lsls	r3, r3, #4
 80051c6:	697a      	ldr	r2, [r7, #20]
 80051c8:	4313      	orrs	r3, r2
 80051ca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	693a      	ldr	r2, [r7, #16]
 80051d0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	697a      	ldr	r2, [r7, #20]
 80051d6:	621a      	str	r2, [r3, #32]
}
 80051d8:	bf00      	nop
 80051da:	371c      	adds	r7, #28
 80051dc:	46bd      	mov	sp, r7
 80051de:	bc80      	pop	{r7}
 80051e0:	4770      	bx	lr

080051e2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80051e2:	b480      	push	{r7}
 80051e4:	b085      	sub	sp, #20
 80051e6:	af00      	add	r7, sp, #0
 80051e8:	6078      	str	r0, [r7, #4]
 80051ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	689b      	ldr	r3, [r3, #8]
 80051f0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051f8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80051fa:	683a      	ldr	r2, [r7, #0]
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	4313      	orrs	r3, r2
 8005200:	f043 0307 	orr.w	r3, r3, #7
 8005204:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	68fa      	ldr	r2, [r7, #12]
 800520a:	609a      	str	r2, [r3, #8]
}
 800520c:	bf00      	nop
 800520e:	3714      	adds	r7, #20
 8005210:	46bd      	mov	sp, r7
 8005212:	bc80      	pop	{r7}
 8005214:	4770      	bx	lr

08005216 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005216:	b480      	push	{r7}
 8005218:	b087      	sub	sp, #28
 800521a:	af00      	add	r7, sp, #0
 800521c:	60f8      	str	r0, [r7, #12]
 800521e:	60b9      	str	r1, [r7, #8]
 8005220:	607a      	str	r2, [r7, #4]
 8005222:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	689b      	ldr	r3, [r3, #8]
 8005228:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800522a:	697b      	ldr	r3, [r7, #20]
 800522c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005230:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	021a      	lsls	r2, r3, #8
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	431a      	orrs	r2, r3
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	4313      	orrs	r3, r2
 800523e:	697a      	ldr	r2, [r7, #20]
 8005240:	4313      	orrs	r3, r2
 8005242:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	697a      	ldr	r2, [r7, #20]
 8005248:	609a      	str	r2, [r3, #8]
}
 800524a:	bf00      	nop
 800524c:	371c      	adds	r7, #28
 800524e:	46bd      	mov	sp, r7
 8005250:	bc80      	pop	{r7}
 8005252:	4770      	bx	lr

08005254 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005254:	b480      	push	{r7}
 8005256:	b085      	sub	sp, #20
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
 800525c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005264:	2b01      	cmp	r3, #1
 8005266:	d101      	bne.n	800526c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005268:	2302      	movs	r3, #2
 800526a:	e046      	b.n	80052fa <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2201      	movs	r2, #1
 8005270:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2202      	movs	r2, #2
 8005278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	685b      	ldr	r3, [r3, #4]
 8005282:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005292:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	68fa      	ldr	r2, [r7, #12]
 800529a:	4313      	orrs	r3, r2
 800529c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	68fa      	ldr	r2, [r7, #12]
 80052a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a16      	ldr	r2, [pc, #88]	; (8005304 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d00e      	beq.n	80052ce <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052b8:	d009      	beq.n	80052ce <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4a12      	ldr	r2, [pc, #72]	; (8005308 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d004      	beq.n	80052ce <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4a10      	ldr	r2, [pc, #64]	; (800530c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d10c      	bne.n	80052e8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80052ce:	68bb      	ldr	r3, [r7, #8]
 80052d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80052d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	68ba      	ldr	r2, [r7, #8]
 80052dc:	4313      	orrs	r3, r2
 80052de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	68ba      	ldr	r2, [r7, #8]
 80052e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2201      	movs	r2, #1
 80052ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2200      	movs	r2, #0
 80052f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80052f8:	2300      	movs	r3, #0
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	3714      	adds	r7, #20
 80052fe:	46bd      	mov	sp, r7
 8005300:	bc80      	pop	{r7}
 8005302:	4770      	bx	lr
 8005304:	40012c00 	.word	0x40012c00
 8005308:	40000400 	.word	0x40000400
 800530c:	40000800 	.word	0x40000800

08005310 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005310:	b480      	push	{r7}
 8005312:	b083      	sub	sp, #12
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005318:	bf00      	nop
 800531a:	370c      	adds	r7, #12
 800531c:	46bd      	mov	sp, r7
 800531e:	bc80      	pop	{r7}
 8005320:	4770      	bx	lr

08005322 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005322:	b480      	push	{r7}
 8005324:	b083      	sub	sp, #12
 8005326:	af00      	add	r7, sp, #0
 8005328:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800532a:	bf00      	nop
 800532c:	370c      	adds	r7, #12
 800532e:	46bd      	mov	sp, r7
 8005330:	bc80      	pop	{r7}
 8005332:	4770      	bx	lr

08005334 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b082      	sub	sp, #8
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d101      	bne.n	8005346 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005342:	2301      	movs	r3, #1
 8005344:	e042      	b.n	80053cc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800534c:	b2db      	uxtb	r3, r3
 800534e:	2b00      	cmp	r3, #0
 8005350:	d106      	bne.n	8005360 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2200      	movs	r2, #0
 8005356:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800535a:	6878      	ldr	r0, [r7, #4]
 800535c:	f7fc fdb0 	bl	8001ec0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2224      	movs	r2, #36	; 0x24
 8005364:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	68da      	ldr	r2, [r3, #12]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005376:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005378:	6878      	ldr	r0, [r7, #4]
 800537a:	f000 fdfb 	bl	8005f74 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	691a      	ldr	r2, [r3, #16]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800538c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	695a      	ldr	r2, [r3, #20]
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800539c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	68da      	ldr	r2, [r3, #12]
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80053ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2200      	movs	r2, #0
 80053b2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2220      	movs	r2, #32
 80053b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2220      	movs	r2, #32
 80053c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2200      	movs	r2, #0
 80053c8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80053ca:	2300      	movs	r3, #0
}
 80053cc:	4618      	mov	r0, r3
 80053ce:	3708      	adds	r7, #8
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bd80      	pop	{r7, pc}

080053d4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b08a      	sub	sp, #40	; 0x28
 80053d8:	af02      	add	r7, sp, #8
 80053da:	60f8      	str	r0, [r7, #12]
 80053dc:	60b9      	str	r1, [r7, #8]
 80053de:	603b      	str	r3, [r7, #0]
 80053e0:	4613      	mov	r3, r2
 80053e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80053e4:	2300      	movs	r3, #0
 80053e6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80053ee:	b2db      	uxtb	r3, r3
 80053f0:	2b20      	cmp	r3, #32
 80053f2:	d16d      	bne.n	80054d0 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d002      	beq.n	8005400 <HAL_UART_Transmit+0x2c>
 80053fa:	88fb      	ldrh	r3, [r7, #6]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d101      	bne.n	8005404 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005400:	2301      	movs	r3, #1
 8005402:	e066      	b.n	80054d2 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	2200      	movs	r2, #0
 8005408:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	2221      	movs	r2, #33	; 0x21
 800540e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005412:	f7fc ff37 	bl	8002284 <HAL_GetTick>
 8005416:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	88fa      	ldrh	r2, [r7, #6]
 800541c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	88fa      	ldrh	r2, [r7, #6]
 8005422:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	689b      	ldr	r3, [r3, #8]
 8005428:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800542c:	d108      	bne.n	8005440 <HAL_UART_Transmit+0x6c>
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	691b      	ldr	r3, [r3, #16]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d104      	bne.n	8005440 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005436:	2300      	movs	r3, #0
 8005438:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	61bb      	str	r3, [r7, #24]
 800543e:	e003      	b.n	8005448 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005444:	2300      	movs	r3, #0
 8005446:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005448:	e02a      	b.n	80054a0 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	9300      	str	r3, [sp, #0]
 800544e:	697b      	ldr	r3, [r7, #20]
 8005450:	2200      	movs	r2, #0
 8005452:	2180      	movs	r1, #128	; 0x80
 8005454:	68f8      	ldr	r0, [r7, #12]
 8005456:	f000 fb4a 	bl	8005aee <UART_WaitOnFlagUntilTimeout>
 800545a:	4603      	mov	r3, r0
 800545c:	2b00      	cmp	r3, #0
 800545e:	d001      	beq.n	8005464 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8005460:	2303      	movs	r3, #3
 8005462:	e036      	b.n	80054d2 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8005464:	69fb      	ldr	r3, [r7, #28]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d10b      	bne.n	8005482 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800546a:	69bb      	ldr	r3, [r7, #24]
 800546c:	881b      	ldrh	r3, [r3, #0]
 800546e:	461a      	mov	r2, r3
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005478:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800547a:	69bb      	ldr	r3, [r7, #24]
 800547c:	3302      	adds	r3, #2
 800547e:	61bb      	str	r3, [r7, #24]
 8005480:	e007      	b.n	8005492 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005482:	69fb      	ldr	r3, [r7, #28]
 8005484:	781a      	ldrb	r2, [r3, #0]
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800548c:	69fb      	ldr	r3, [r7, #28]
 800548e:	3301      	adds	r3, #1
 8005490:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005496:	b29b      	uxth	r3, r3
 8005498:	3b01      	subs	r3, #1
 800549a:	b29a      	uxth	r2, r3
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80054a4:	b29b      	uxth	r3, r3
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d1cf      	bne.n	800544a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	9300      	str	r3, [sp, #0]
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	2200      	movs	r2, #0
 80054b2:	2140      	movs	r1, #64	; 0x40
 80054b4:	68f8      	ldr	r0, [r7, #12]
 80054b6:	f000 fb1a 	bl	8005aee <UART_WaitOnFlagUntilTimeout>
 80054ba:	4603      	mov	r3, r0
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d001      	beq.n	80054c4 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80054c0:	2303      	movs	r3, #3
 80054c2:	e006      	b.n	80054d2 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2220      	movs	r2, #32
 80054c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80054cc:	2300      	movs	r3, #0
 80054ce:	e000      	b.n	80054d2 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80054d0:	2302      	movs	r3, #2
  }
}
 80054d2:	4618      	mov	r0, r3
 80054d4:	3720      	adds	r7, #32
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}

080054da <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80054da:	b580      	push	{r7, lr}
 80054dc:	b08c      	sub	sp, #48	; 0x30
 80054de:	af00      	add	r7, sp, #0
 80054e0:	60f8      	str	r0, [r7, #12]
 80054e2:	60b9      	str	r1, [r7, #8]
 80054e4:	4613      	mov	r3, r2
 80054e6:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80054ee:	b2db      	uxtb	r3, r3
 80054f0:	2b20      	cmp	r3, #32
 80054f2:	d14a      	bne.n	800558a <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d002      	beq.n	8005500 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 80054fa:	88fb      	ldrh	r3, [r7, #6]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d101      	bne.n	8005504 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 8005500:	2301      	movs	r3, #1
 8005502:	e043      	b.n	800558c <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	2201      	movs	r2, #1
 8005508:	631a      	str	r2, [r3, #48]	; 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2200      	movs	r2, #0
 800550e:	635a      	str	r2, [r3, #52]	; 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8005510:	88fb      	ldrh	r3, [r7, #6]
 8005512:	461a      	mov	r2, r3
 8005514:	68b9      	ldr	r1, [r7, #8]
 8005516:	68f8      	ldr	r0, [r7, #12]
 8005518:	f000 fb57 	bl	8005bca <UART_Start_Receive_IT>
 800551c:	4603      	mov	r3, r0
 800551e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8005522:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005526:	2b00      	cmp	r3, #0
 8005528:	d12c      	bne.n	8005584 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800552e:	2b01      	cmp	r3, #1
 8005530:	d125      	bne.n	800557e <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005532:	2300      	movs	r3, #0
 8005534:	613b      	str	r3, [r7, #16]
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	613b      	str	r3, [r7, #16]
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	685b      	ldr	r3, [r3, #4]
 8005544:	613b      	str	r3, [r7, #16]
 8005546:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	330c      	adds	r3, #12
 800554e:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005550:	69bb      	ldr	r3, [r7, #24]
 8005552:	e853 3f00 	ldrex	r3, [r3]
 8005556:	617b      	str	r3, [r7, #20]
   return(result);
 8005558:	697b      	ldr	r3, [r7, #20]
 800555a:	f043 0310 	orr.w	r3, r3, #16
 800555e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	330c      	adds	r3, #12
 8005566:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005568:	627a      	str	r2, [r7, #36]	; 0x24
 800556a:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800556c:	6a39      	ldr	r1, [r7, #32]
 800556e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005570:	e841 2300 	strex	r3, r2, [r1]
 8005574:	61fb      	str	r3, [r7, #28]
   return(result);
 8005576:	69fb      	ldr	r3, [r7, #28]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d1e5      	bne.n	8005548 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 800557c:	e002      	b.n	8005584 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800557e:	2301      	movs	r3, #1
 8005580:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8005584:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005588:	e000      	b.n	800558c <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800558a:	2302      	movs	r3, #2
  }
}
 800558c:	4618      	mov	r0, r3
 800558e:	3730      	adds	r7, #48	; 0x30
 8005590:	46bd      	mov	sp, r7
 8005592:	bd80      	pop	{r7, pc}

08005594 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b0ba      	sub	sp, #232	; 0xe8
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	68db      	ldr	r3, [r3, #12]
 80055ac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	695b      	ldr	r3, [r3, #20]
 80055b6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80055ba:	2300      	movs	r3, #0
 80055bc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80055c0:	2300      	movs	r3, #0
 80055c2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80055c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055ca:	f003 030f 	and.w	r3, r3, #15
 80055ce:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80055d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d10f      	bne.n	80055fa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80055da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055de:	f003 0320 	and.w	r3, r3, #32
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d009      	beq.n	80055fa <HAL_UART_IRQHandler+0x66>
 80055e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055ea:	f003 0320 	and.w	r3, r3, #32
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d003      	beq.n	80055fa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80055f2:	6878      	ldr	r0, [r7, #4]
 80055f4:	f000 fbff 	bl	8005df6 <UART_Receive_IT>
      return;
 80055f8:	e25b      	b.n	8005ab2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80055fa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80055fe:	2b00      	cmp	r3, #0
 8005600:	f000 80de 	beq.w	80057c0 <HAL_UART_IRQHandler+0x22c>
 8005604:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005608:	f003 0301 	and.w	r3, r3, #1
 800560c:	2b00      	cmp	r3, #0
 800560e:	d106      	bne.n	800561e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005610:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005614:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005618:	2b00      	cmp	r3, #0
 800561a:	f000 80d1 	beq.w	80057c0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800561e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005622:	f003 0301 	and.w	r3, r3, #1
 8005626:	2b00      	cmp	r3, #0
 8005628:	d00b      	beq.n	8005642 <HAL_UART_IRQHandler+0xae>
 800562a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800562e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005632:	2b00      	cmp	r3, #0
 8005634:	d005      	beq.n	8005642 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800563a:	f043 0201 	orr.w	r2, r3, #1
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005642:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005646:	f003 0304 	and.w	r3, r3, #4
 800564a:	2b00      	cmp	r3, #0
 800564c:	d00b      	beq.n	8005666 <HAL_UART_IRQHandler+0xd2>
 800564e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005652:	f003 0301 	and.w	r3, r3, #1
 8005656:	2b00      	cmp	r3, #0
 8005658:	d005      	beq.n	8005666 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800565e:	f043 0202 	orr.w	r2, r3, #2
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005666:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800566a:	f003 0302 	and.w	r3, r3, #2
 800566e:	2b00      	cmp	r3, #0
 8005670:	d00b      	beq.n	800568a <HAL_UART_IRQHandler+0xf6>
 8005672:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005676:	f003 0301 	and.w	r3, r3, #1
 800567a:	2b00      	cmp	r3, #0
 800567c:	d005      	beq.n	800568a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005682:	f043 0204 	orr.w	r2, r3, #4
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800568a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800568e:	f003 0308 	and.w	r3, r3, #8
 8005692:	2b00      	cmp	r3, #0
 8005694:	d011      	beq.n	80056ba <HAL_UART_IRQHandler+0x126>
 8005696:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800569a:	f003 0320 	and.w	r3, r3, #32
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d105      	bne.n	80056ae <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80056a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80056a6:	f003 0301 	and.w	r3, r3, #1
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d005      	beq.n	80056ba <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056b2:	f043 0208 	orr.w	r2, r3, #8
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056be:	2b00      	cmp	r3, #0
 80056c0:	f000 81f2 	beq.w	8005aa8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80056c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056c8:	f003 0320 	and.w	r3, r3, #32
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d008      	beq.n	80056e2 <HAL_UART_IRQHandler+0x14e>
 80056d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80056d4:	f003 0320 	and.w	r3, r3, #32
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d002      	beq.n	80056e2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80056dc:	6878      	ldr	r0, [r7, #4]
 80056de:	f000 fb8a 	bl	8005df6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	695b      	ldr	r3, [r3, #20]
 80056e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	bf14      	ite	ne
 80056f0:	2301      	movne	r3, #1
 80056f2:	2300      	moveq	r3, #0
 80056f4:	b2db      	uxtb	r3, r3
 80056f6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056fe:	f003 0308 	and.w	r3, r3, #8
 8005702:	2b00      	cmp	r3, #0
 8005704:	d103      	bne.n	800570e <HAL_UART_IRQHandler+0x17a>
 8005706:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800570a:	2b00      	cmp	r3, #0
 800570c:	d04f      	beq.n	80057ae <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800570e:	6878      	ldr	r0, [r7, #4]
 8005710:	f000 fa94 	bl	8005c3c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	695b      	ldr	r3, [r3, #20]
 800571a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800571e:	2b00      	cmp	r3, #0
 8005720:	d041      	beq.n	80057a6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	3314      	adds	r3, #20
 8005728:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800572c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005730:	e853 3f00 	ldrex	r3, [r3]
 8005734:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005738:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800573c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005740:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	3314      	adds	r3, #20
 800574a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800574e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005752:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005756:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800575a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800575e:	e841 2300 	strex	r3, r2, [r1]
 8005762:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005766:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800576a:	2b00      	cmp	r3, #0
 800576c:	d1d9      	bne.n	8005722 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005772:	2b00      	cmp	r3, #0
 8005774:	d013      	beq.n	800579e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800577a:	4a7e      	ldr	r2, [pc, #504]	; (8005974 <HAL_UART_IRQHandler+0x3e0>)
 800577c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005782:	4618      	mov	r0, r3
 8005784:	f7fd f906 	bl	8002994 <HAL_DMA_Abort_IT>
 8005788:	4603      	mov	r3, r0
 800578a:	2b00      	cmp	r3, #0
 800578c:	d016      	beq.n	80057bc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005792:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005794:	687a      	ldr	r2, [r7, #4]
 8005796:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005798:	4610      	mov	r0, r2
 800579a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800579c:	e00e      	b.n	80057bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	f000 f99c 	bl	8005adc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057a4:	e00a      	b.n	80057bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80057a6:	6878      	ldr	r0, [r7, #4]
 80057a8:	f000 f998 	bl	8005adc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057ac:	e006      	b.n	80057bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80057ae:	6878      	ldr	r0, [r7, #4]
 80057b0:	f000 f994 	bl	8005adc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2200      	movs	r2, #0
 80057b8:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80057ba:	e175      	b.n	8005aa8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057bc:	bf00      	nop
    return;
 80057be:	e173      	b.n	8005aa8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057c4:	2b01      	cmp	r3, #1
 80057c6:	f040 814f 	bne.w	8005a68 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80057ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057ce:	f003 0310 	and.w	r3, r3, #16
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	f000 8148 	beq.w	8005a68 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80057d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057dc:	f003 0310 	and.w	r3, r3, #16
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	f000 8141 	beq.w	8005a68 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80057e6:	2300      	movs	r3, #0
 80057e8:	60bb      	str	r3, [r7, #8]
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	60bb      	str	r3, [r7, #8]
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	60bb      	str	r3, [r7, #8]
 80057fa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	695b      	ldr	r3, [r3, #20]
 8005802:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005806:	2b00      	cmp	r3, #0
 8005808:	f000 80b6 	beq.w	8005978 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005818:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800581c:	2b00      	cmp	r3, #0
 800581e:	f000 8145 	beq.w	8005aac <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005826:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800582a:	429a      	cmp	r2, r3
 800582c:	f080 813e 	bcs.w	8005aac <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005836:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800583c:	699b      	ldr	r3, [r3, #24]
 800583e:	2b20      	cmp	r3, #32
 8005840:	f000 8088 	beq.w	8005954 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	330c      	adds	r3, #12
 800584a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800584e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005852:	e853 3f00 	ldrex	r3, [r3]
 8005856:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800585a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800585e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005862:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	330c      	adds	r3, #12
 800586c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005870:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005874:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005878:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800587c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005880:	e841 2300 	strex	r3, r2, [r1]
 8005884:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005888:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800588c:	2b00      	cmp	r3, #0
 800588e:	d1d9      	bne.n	8005844 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	3314      	adds	r3, #20
 8005896:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005898:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800589a:	e853 3f00 	ldrex	r3, [r3]
 800589e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80058a0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80058a2:	f023 0301 	bic.w	r3, r3, #1
 80058a6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	3314      	adds	r3, #20
 80058b0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80058b4:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80058b8:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ba:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80058bc:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80058c0:	e841 2300 	strex	r3, r2, [r1]
 80058c4:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80058c6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d1e1      	bne.n	8005890 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	3314      	adds	r3, #20
 80058d2:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058d4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80058d6:	e853 3f00 	ldrex	r3, [r3]
 80058da:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80058dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80058de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80058e2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	3314      	adds	r3, #20
 80058ec:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80058f0:	66fa      	str	r2, [r7, #108]	; 0x6c
 80058f2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058f4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80058f6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80058f8:	e841 2300 	strex	r3, r2, [r1]
 80058fc:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80058fe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005900:	2b00      	cmp	r3, #0
 8005902:	d1e3      	bne.n	80058cc <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2220      	movs	r2, #32
 8005908:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2200      	movs	r2, #0
 8005910:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	330c      	adds	r3, #12
 8005918:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800591a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800591c:	e853 3f00 	ldrex	r3, [r3]
 8005920:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005922:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005924:	f023 0310 	bic.w	r3, r3, #16
 8005928:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	330c      	adds	r3, #12
 8005932:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005936:	65ba      	str	r2, [r7, #88]	; 0x58
 8005938:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800593a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800593c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800593e:	e841 2300 	strex	r3, r2, [r1]
 8005942:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005944:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005946:	2b00      	cmp	r3, #0
 8005948:	d1e3      	bne.n	8005912 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800594e:	4618      	mov	r0, r3
 8005950:	f7fc ffe5 	bl	800291e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2202      	movs	r2, #2
 8005958:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005962:	b29b      	uxth	r3, r3
 8005964:	1ad3      	subs	r3, r2, r3
 8005966:	b29b      	uxth	r3, r3
 8005968:	4619      	mov	r1, r3
 800596a:	6878      	ldr	r0, [r7, #4]
 800596c:	f7fc f8ec 	bl	8001b48 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005970:	e09c      	b.n	8005aac <HAL_UART_IRQHandler+0x518>
 8005972:	bf00      	nop
 8005974:	08005d01 	.word	0x08005d01
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005980:	b29b      	uxth	r3, r3
 8005982:	1ad3      	subs	r3, r2, r3
 8005984:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800598c:	b29b      	uxth	r3, r3
 800598e:	2b00      	cmp	r3, #0
 8005990:	f000 808e 	beq.w	8005ab0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005994:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005998:	2b00      	cmp	r3, #0
 800599a:	f000 8089 	beq.w	8005ab0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	330c      	adds	r3, #12
 80059a4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059a8:	e853 3f00 	ldrex	r3, [r3]
 80059ac:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80059ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059b0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80059b4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	330c      	adds	r3, #12
 80059be:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80059c2:	647a      	str	r2, [r7, #68]	; 0x44
 80059c4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059c6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80059c8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80059ca:	e841 2300 	strex	r3, r2, [r1]
 80059ce:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80059d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d1e3      	bne.n	800599e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	3314      	adds	r3, #20
 80059dc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059e0:	e853 3f00 	ldrex	r3, [r3]
 80059e4:	623b      	str	r3, [r7, #32]
   return(result);
 80059e6:	6a3b      	ldr	r3, [r7, #32]
 80059e8:	f023 0301 	bic.w	r3, r3, #1
 80059ec:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	3314      	adds	r3, #20
 80059f6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80059fa:	633a      	str	r2, [r7, #48]	; 0x30
 80059fc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059fe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005a00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005a02:	e841 2300 	strex	r3, r2, [r1]
 8005a06:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005a08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d1e3      	bne.n	80059d6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2220      	movs	r2, #32
 8005a12:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	330c      	adds	r3, #12
 8005a22:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a24:	693b      	ldr	r3, [r7, #16]
 8005a26:	e853 3f00 	ldrex	r3, [r3]
 8005a2a:	60fb      	str	r3, [r7, #12]
   return(result);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	f023 0310 	bic.w	r3, r3, #16
 8005a32:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	330c      	adds	r3, #12
 8005a3c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005a40:	61fa      	str	r2, [r7, #28]
 8005a42:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a44:	69b9      	ldr	r1, [r7, #24]
 8005a46:	69fa      	ldr	r2, [r7, #28]
 8005a48:	e841 2300 	strex	r3, r2, [r1]
 8005a4c:	617b      	str	r3, [r7, #20]
   return(result);
 8005a4e:	697b      	ldr	r3, [r7, #20]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d1e3      	bne.n	8005a1c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2202      	movs	r2, #2
 8005a58:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005a5a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005a5e:	4619      	mov	r1, r3
 8005a60:	6878      	ldr	r0, [r7, #4]
 8005a62:	f7fc f871 	bl	8001b48 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005a66:	e023      	b.n	8005ab0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005a68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d009      	beq.n	8005a88 <HAL_UART_IRQHandler+0x4f4>
 8005a74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d003      	beq.n	8005a88 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005a80:	6878      	ldr	r0, [r7, #4]
 8005a82:	f000 f951 	bl	8005d28 <UART_Transmit_IT>
    return;
 8005a86:	e014      	b.n	8005ab2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005a88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d00e      	beq.n	8005ab2 <HAL_UART_IRQHandler+0x51e>
 8005a94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d008      	beq.n	8005ab2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005aa0:	6878      	ldr	r0, [r7, #4]
 8005aa2:	f000 f990 	bl	8005dc6 <UART_EndTransmit_IT>
    return;
 8005aa6:	e004      	b.n	8005ab2 <HAL_UART_IRQHandler+0x51e>
    return;
 8005aa8:	bf00      	nop
 8005aaa:	e002      	b.n	8005ab2 <HAL_UART_IRQHandler+0x51e>
      return;
 8005aac:	bf00      	nop
 8005aae:	e000      	b.n	8005ab2 <HAL_UART_IRQHandler+0x51e>
      return;
 8005ab0:	bf00      	nop
  }
}
 8005ab2:	37e8      	adds	r7, #232	; 0xe8
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bd80      	pop	{r7, pc}

08005ab8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b083      	sub	sp, #12
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005ac0:	bf00      	nop
 8005ac2:	370c      	adds	r7, #12
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	bc80      	pop	{r7}
 8005ac8:	4770      	bx	lr

08005aca <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005aca:	b480      	push	{r7}
 8005acc:	b083      	sub	sp, #12
 8005ace:	af00      	add	r7, sp, #0
 8005ad0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005ad2:	bf00      	nop
 8005ad4:	370c      	adds	r7, #12
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bc80      	pop	{r7}
 8005ada:	4770      	bx	lr

08005adc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005adc:	b480      	push	{r7}
 8005ade:	b083      	sub	sp, #12
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005ae4:	bf00      	nop
 8005ae6:	370c      	adds	r7, #12
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	bc80      	pop	{r7}
 8005aec:	4770      	bx	lr

08005aee <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005aee:	b580      	push	{r7, lr}
 8005af0:	b090      	sub	sp, #64	; 0x40
 8005af2:	af00      	add	r7, sp, #0
 8005af4:	60f8      	str	r0, [r7, #12]
 8005af6:	60b9      	str	r1, [r7, #8]
 8005af8:	603b      	str	r3, [r7, #0]
 8005afa:	4613      	mov	r3, r2
 8005afc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005afe:	e050      	b.n	8005ba2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b00:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b06:	d04c      	beq.n	8005ba2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005b08:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d007      	beq.n	8005b1e <UART_WaitOnFlagUntilTimeout+0x30>
 8005b0e:	f7fc fbb9 	bl	8002284 <HAL_GetTick>
 8005b12:	4602      	mov	r2, r0
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	1ad3      	subs	r3, r2, r3
 8005b18:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005b1a:	429a      	cmp	r2, r3
 8005b1c:	d241      	bcs.n	8005ba2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	330c      	adds	r3, #12
 8005b24:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b28:	e853 3f00 	ldrex	r3, [r3]
 8005b2c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b30:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005b34:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	330c      	adds	r3, #12
 8005b3c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005b3e:	637a      	str	r2, [r7, #52]	; 0x34
 8005b40:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b42:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005b44:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005b46:	e841 2300 	strex	r3, r2, [r1]
 8005b4a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005b4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d1e5      	bne.n	8005b1e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	3314      	adds	r3, #20
 8005b58:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b5a:	697b      	ldr	r3, [r7, #20]
 8005b5c:	e853 3f00 	ldrex	r3, [r3]
 8005b60:	613b      	str	r3, [r7, #16]
   return(result);
 8005b62:	693b      	ldr	r3, [r7, #16]
 8005b64:	f023 0301 	bic.w	r3, r3, #1
 8005b68:	63bb      	str	r3, [r7, #56]	; 0x38
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	3314      	adds	r3, #20
 8005b70:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005b72:	623a      	str	r2, [r7, #32]
 8005b74:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b76:	69f9      	ldr	r1, [r7, #28]
 8005b78:	6a3a      	ldr	r2, [r7, #32]
 8005b7a:	e841 2300 	strex	r3, r2, [r1]
 8005b7e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005b80:	69bb      	ldr	r3, [r7, #24]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d1e5      	bne.n	8005b52 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2220      	movs	r2, #32
 8005b8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	2220      	movs	r2, #32
 8005b92:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	2200      	movs	r2, #0
 8005b9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8005b9e:	2303      	movs	r3, #3
 8005ba0:	e00f      	b.n	8005bc2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	681a      	ldr	r2, [r3, #0]
 8005ba8:	68bb      	ldr	r3, [r7, #8]
 8005baa:	4013      	ands	r3, r2
 8005bac:	68ba      	ldr	r2, [r7, #8]
 8005bae:	429a      	cmp	r2, r3
 8005bb0:	bf0c      	ite	eq
 8005bb2:	2301      	moveq	r3, #1
 8005bb4:	2300      	movne	r3, #0
 8005bb6:	b2db      	uxtb	r3, r3
 8005bb8:	461a      	mov	r2, r3
 8005bba:	79fb      	ldrb	r3, [r7, #7]
 8005bbc:	429a      	cmp	r2, r3
 8005bbe:	d09f      	beq.n	8005b00 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005bc0:	2300      	movs	r3, #0
}
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	3740      	adds	r7, #64	; 0x40
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}

08005bca <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005bca:	b480      	push	{r7}
 8005bcc:	b085      	sub	sp, #20
 8005bce:	af00      	add	r7, sp, #0
 8005bd0:	60f8      	str	r0, [r7, #12]
 8005bd2:	60b9      	str	r1, [r7, #8]
 8005bd4:	4613      	mov	r3, r2
 8005bd6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	68ba      	ldr	r2, [r7, #8]
 8005bdc:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	88fa      	ldrh	r2, [r7, #6]
 8005be2:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	88fa      	ldrh	r2, [r7, #6]
 8005be8:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	2200      	movs	r2, #0
 8005bee:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	2222      	movs	r2, #34	; 0x22
 8005bf4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	691b      	ldr	r3, [r3, #16]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d007      	beq.n	8005c10 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	68da      	ldr	r2, [r3, #12]
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c0e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	695a      	ldr	r2, [r3, #20]
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f042 0201 	orr.w	r2, r2, #1
 8005c1e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	68da      	ldr	r2, [r3, #12]
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f042 0220 	orr.w	r2, r2, #32
 8005c2e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005c30:	2300      	movs	r3, #0
}
 8005c32:	4618      	mov	r0, r3
 8005c34:	3714      	adds	r7, #20
 8005c36:	46bd      	mov	sp, r7
 8005c38:	bc80      	pop	{r7}
 8005c3a:	4770      	bx	lr

08005c3c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b095      	sub	sp, #84	; 0x54
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	330c      	adds	r3, #12
 8005c4a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c4e:	e853 3f00 	ldrex	r3, [r3]
 8005c52:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005c54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c56:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005c5a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	330c      	adds	r3, #12
 8005c62:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005c64:	643a      	str	r2, [r7, #64]	; 0x40
 8005c66:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c68:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005c6a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005c6c:	e841 2300 	strex	r3, r2, [r1]
 8005c70:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005c72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d1e5      	bne.n	8005c44 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	3314      	adds	r3, #20
 8005c7e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c80:	6a3b      	ldr	r3, [r7, #32]
 8005c82:	e853 3f00 	ldrex	r3, [r3]
 8005c86:	61fb      	str	r3, [r7, #28]
   return(result);
 8005c88:	69fb      	ldr	r3, [r7, #28]
 8005c8a:	f023 0301 	bic.w	r3, r3, #1
 8005c8e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	3314      	adds	r3, #20
 8005c96:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005c98:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005c9a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c9c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005c9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ca0:	e841 2300 	strex	r3, r2, [r1]
 8005ca4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d1e5      	bne.n	8005c78 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cb0:	2b01      	cmp	r3, #1
 8005cb2:	d119      	bne.n	8005ce8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	330c      	adds	r3, #12
 8005cba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	e853 3f00 	ldrex	r3, [r3]
 8005cc2:	60bb      	str	r3, [r7, #8]
   return(result);
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	f023 0310 	bic.w	r3, r3, #16
 8005cca:	647b      	str	r3, [r7, #68]	; 0x44
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	330c      	adds	r3, #12
 8005cd2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005cd4:	61ba      	str	r2, [r7, #24]
 8005cd6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cd8:	6979      	ldr	r1, [r7, #20]
 8005cda:	69ba      	ldr	r2, [r7, #24]
 8005cdc:	e841 2300 	strex	r3, r2, [r1]
 8005ce0:	613b      	str	r3, [r7, #16]
   return(result);
 8005ce2:	693b      	ldr	r3, [r7, #16]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d1e5      	bne.n	8005cb4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2220      	movs	r2, #32
 8005cec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005cf6:	bf00      	nop
 8005cf8:	3754      	adds	r7, #84	; 0x54
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bc80      	pop	{r7}
 8005cfe:	4770      	bx	lr

08005d00 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b084      	sub	sp, #16
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d0c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	2200      	movs	r2, #0
 8005d12:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	2200      	movs	r2, #0
 8005d18:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005d1a:	68f8      	ldr	r0, [r7, #12]
 8005d1c:	f7ff fede 	bl	8005adc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005d20:	bf00      	nop
 8005d22:	3710      	adds	r7, #16
 8005d24:	46bd      	mov	sp, r7
 8005d26:	bd80      	pop	{r7, pc}

08005d28 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b085      	sub	sp, #20
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005d36:	b2db      	uxtb	r3, r3
 8005d38:	2b21      	cmp	r3, #33	; 0x21
 8005d3a:	d13e      	bne.n	8005dba <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	689b      	ldr	r3, [r3, #8]
 8005d40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d44:	d114      	bne.n	8005d70 <UART_Transmit_IT+0x48>
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	691b      	ldr	r3, [r3, #16]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d110      	bne.n	8005d70 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6a1b      	ldr	r3, [r3, #32]
 8005d52:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	881b      	ldrh	r3, [r3, #0]
 8005d58:	461a      	mov	r2, r3
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d62:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6a1b      	ldr	r3, [r3, #32]
 8005d68:	1c9a      	adds	r2, r3, #2
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	621a      	str	r2, [r3, #32]
 8005d6e:	e008      	b.n	8005d82 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	6a1b      	ldr	r3, [r3, #32]
 8005d74:	1c59      	adds	r1, r3, #1
 8005d76:	687a      	ldr	r2, [r7, #4]
 8005d78:	6211      	str	r1, [r2, #32]
 8005d7a:	781a      	ldrb	r2, [r3, #0]
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005d86:	b29b      	uxth	r3, r3
 8005d88:	3b01      	subs	r3, #1
 8005d8a:	b29b      	uxth	r3, r3
 8005d8c:	687a      	ldr	r2, [r7, #4]
 8005d8e:	4619      	mov	r1, r3
 8005d90:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d10f      	bne.n	8005db6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	68da      	ldr	r2, [r3, #12]
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005da4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	68da      	ldr	r2, [r3, #12]
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005db4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005db6:	2300      	movs	r3, #0
 8005db8:	e000      	b.n	8005dbc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005dba:	2302      	movs	r3, #2
  }
}
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	3714      	adds	r7, #20
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	bc80      	pop	{r7}
 8005dc4:	4770      	bx	lr

08005dc6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005dc6:	b580      	push	{r7, lr}
 8005dc8:	b082      	sub	sp, #8
 8005dca:	af00      	add	r7, sp, #0
 8005dcc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	68da      	ldr	r2, [r3, #12]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ddc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2220      	movs	r2, #32
 8005de2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005de6:	6878      	ldr	r0, [r7, #4]
 8005de8:	f7ff fe66 	bl	8005ab8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005dec:	2300      	movs	r3, #0
}
 8005dee:	4618      	mov	r0, r3
 8005df0:	3708      	adds	r7, #8
 8005df2:	46bd      	mov	sp, r7
 8005df4:	bd80      	pop	{r7, pc}

08005df6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005df6:	b580      	push	{r7, lr}
 8005df8:	b08c      	sub	sp, #48	; 0x30
 8005dfa:	af00      	add	r7, sp, #0
 8005dfc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005e04:	b2db      	uxtb	r3, r3
 8005e06:	2b22      	cmp	r3, #34	; 0x22
 8005e08:	f040 80ae 	bne.w	8005f68 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	689b      	ldr	r3, [r3, #8]
 8005e10:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e14:	d117      	bne.n	8005e46 <UART_Receive_IT+0x50>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	691b      	ldr	r3, [r3, #16]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d113      	bne.n	8005e46 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e26:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	b29b      	uxth	r3, r3
 8005e30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e34:	b29a      	uxth	r2, r3
 8005e36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e38:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e3e:	1c9a      	adds	r2, r3, #2
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	629a      	str	r2, [r3, #40]	; 0x28
 8005e44:	e026      	b.n	8005e94 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e4a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	689b      	ldr	r3, [r3, #8]
 8005e54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e58:	d007      	beq.n	8005e6a <UART_Receive_IT+0x74>
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	689b      	ldr	r3, [r3, #8]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d10a      	bne.n	8005e78 <UART_Receive_IT+0x82>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	691b      	ldr	r3, [r3, #16]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d106      	bne.n	8005e78 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	b2da      	uxtb	r2, r3
 8005e72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e74:	701a      	strb	r2, [r3, #0]
 8005e76:	e008      	b.n	8005e8a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	b2db      	uxtb	r3, r3
 8005e80:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005e84:	b2da      	uxtb	r2, r3
 8005e86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e88:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e8e:	1c5a      	adds	r2, r3, #1
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005e98:	b29b      	uxth	r3, r3
 8005e9a:	3b01      	subs	r3, #1
 8005e9c:	b29b      	uxth	r3, r3
 8005e9e:	687a      	ldr	r2, [r7, #4]
 8005ea0:	4619      	mov	r1, r3
 8005ea2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d15d      	bne.n	8005f64 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	68da      	ldr	r2, [r3, #12]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f022 0220 	bic.w	r2, r2, #32
 8005eb6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	68da      	ldr	r2, [r3, #12]
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005ec6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	695a      	ldr	r2, [r3, #20]
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f022 0201 	bic.w	r2, r2, #1
 8005ed6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2220      	movs	r2, #32
 8005edc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eea:	2b01      	cmp	r3, #1
 8005eec:	d135      	bne.n	8005f5a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	330c      	adds	r3, #12
 8005efa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005efc:	697b      	ldr	r3, [r7, #20]
 8005efe:	e853 3f00 	ldrex	r3, [r3]
 8005f02:	613b      	str	r3, [r7, #16]
   return(result);
 8005f04:	693b      	ldr	r3, [r7, #16]
 8005f06:	f023 0310 	bic.w	r3, r3, #16
 8005f0a:	627b      	str	r3, [r7, #36]	; 0x24
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	330c      	adds	r3, #12
 8005f12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f14:	623a      	str	r2, [r7, #32]
 8005f16:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f18:	69f9      	ldr	r1, [r7, #28]
 8005f1a:	6a3a      	ldr	r2, [r7, #32]
 8005f1c:	e841 2300 	strex	r3, r2, [r1]
 8005f20:	61bb      	str	r3, [r7, #24]
   return(result);
 8005f22:	69bb      	ldr	r3, [r7, #24]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d1e5      	bne.n	8005ef4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f003 0310 	and.w	r3, r3, #16
 8005f32:	2b10      	cmp	r3, #16
 8005f34:	d10a      	bne.n	8005f4c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005f36:	2300      	movs	r3, #0
 8005f38:	60fb      	str	r3, [r7, #12]
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	60fb      	str	r3, [r7, #12]
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	685b      	ldr	r3, [r3, #4]
 8005f48:	60fb      	str	r3, [r7, #12]
 8005f4a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005f50:	4619      	mov	r1, r3
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	f7fb fdf8 	bl	8001b48 <HAL_UARTEx_RxEventCallback>
 8005f58:	e002      	b.n	8005f60 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005f5a:	6878      	ldr	r0, [r7, #4]
 8005f5c:	f7ff fdb5 	bl	8005aca <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005f60:	2300      	movs	r3, #0
 8005f62:	e002      	b.n	8005f6a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005f64:	2300      	movs	r3, #0
 8005f66:	e000      	b.n	8005f6a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005f68:	2302      	movs	r3, #2
  }
}
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	3730      	adds	r7, #48	; 0x30
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	bd80      	pop	{r7, pc}
	...

08005f74 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b084      	sub	sp, #16
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	691b      	ldr	r3, [r3, #16]
 8005f82:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	68da      	ldr	r2, [r3, #12]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	430a      	orrs	r2, r1
 8005f90:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	689a      	ldr	r2, [r3, #8]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	691b      	ldr	r3, [r3, #16]
 8005f9a:	431a      	orrs	r2, r3
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	695b      	ldr	r3, [r3, #20]
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	68db      	ldr	r3, [r3, #12]
 8005faa:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005fae:	f023 030c 	bic.w	r3, r3, #12
 8005fb2:	687a      	ldr	r2, [r7, #4]
 8005fb4:	6812      	ldr	r2, [r2, #0]
 8005fb6:	68b9      	ldr	r1, [r7, #8]
 8005fb8:	430b      	orrs	r3, r1
 8005fba:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	695b      	ldr	r3, [r3, #20]
 8005fc2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	699a      	ldr	r2, [r3, #24]
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	430a      	orrs	r2, r1
 8005fd0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	4a2c      	ldr	r2, [pc, #176]	; (8006088 <UART_SetConfig+0x114>)
 8005fd8:	4293      	cmp	r3, r2
 8005fda:	d103      	bne.n	8005fe4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005fdc:	f7fd ff90 	bl	8003f00 <HAL_RCC_GetPCLK2Freq>
 8005fe0:	60f8      	str	r0, [r7, #12]
 8005fe2:	e002      	b.n	8005fea <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005fe4:	f7fd ff78 	bl	8003ed8 <HAL_RCC_GetPCLK1Freq>
 8005fe8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005fea:	68fa      	ldr	r2, [r7, #12]
 8005fec:	4613      	mov	r3, r2
 8005fee:	009b      	lsls	r3, r3, #2
 8005ff0:	4413      	add	r3, r2
 8005ff2:	009a      	lsls	r2, r3, #2
 8005ff4:	441a      	add	r2, r3
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	685b      	ldr	r3, [r3, #4]
 8005ffa:	009b      	lsls	r3, r3, #2
 8005ffc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006000:	4a22      	ldr	r2, [pc, #136]	; (800608c <UART_SetConfig+0x118>)
 8006002:	fba2 2303 	umull	r2, r3, r2, r3
 8006006:	095b      	lsrs	r3, r3, #5
 8006008:	0119      	lsls	r1, r3, #4
 800600a:	68fa      	ldr	r2, [r7, #12]
 800600c:	4613      	mov	r3, r2
 800600e:	009b      	lsls	r3, r3, #2
 8006010:	4413      	add	r3, r2
 8006012:	009a      	lsls	r2, r3, #2
 8006014:	441a      	add	r2, r3
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	685b      	ldr	r3, [r3, #4]
 800601a:	009b      	lsls	r3, r3, #2
 800601c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006020:	4b1a      	ldr	r3, [pc, #104]	; (800608c <UART_SetConfig+0x118>)
 8006022:	fba3 0302 	umull	r0, r3, r3, r2
 8006026:	095b      	lsrs	r3, r3, #5
 8006028:	2064      	movs	r0, #100	; 0x64
 800602a:	fb00 f303 	mul.w	r3, r0, r3
 800602e:	1ad3      	subs	r3, r2, r3
 8006030:	011b      	lsls	r3, r3, #4
 8006032:	3332      	adds	r3, #50	; 0x32
 8006034:	4a15      	ldr	r2, [pc, #84]	; (800608c <UART_SetConfig+0x118>)
 8006036:	fba2 2303 	umull	r2, r3, r2, r3
 800603a:	095b      	lsrs	r3, r3, #5
 800603c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006040:	4419      	add	r1, r3
 8006042:	68fa      	ldr	r2, [r7, #12]
 8006044:	4613      	mov	r3, r2
 8006046:	009b      	lsls	r3, r3, #2
 8006048:	4413      	add	r3, r2
 800604a:	009a      	lsls	r2, r3, #2
 800604c:	441a      	add	r2, r3
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	685b      	ldr	r3, [r3, #4]
 8006052:	009b      	lsls	r3, r3, #2
 8006054:	fbb2 f2f3 	udiv	r2, r2, r3
 8006058:	4b0c      	ldr	r3, [pc, #48]	; (800608c <UART_SetConfig+0x118>)
 800605a:	fba3 0302 	umull	r0, r3, r3, r2
 800605e:	095b      	lsrs	r3, r3, #5
 8006060:	2064      	movs	r0, #100	; 0x64
 8006062:	fb00 f303 	mul.w	r3, r0, r3
 8006066:	1ad3      	subs	r3, r2, r3
 8006068:	011b      	lsls	r3, r3, #4
 800606a:	3332      	adds	r3, #50	; 0x32
 800606c:	4a07      	ldr	r2, [pc, #28]	; (800608c <UART_SetConfig+0x118>)
 800606e:	fba2 2303 	umull	r2, r3, r2, r3
 8006072:	095b      	lsrs	r3, r3, #5
 8006074:	f003 020f 	and.w	r2, r3, #15
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	440a      	add	r2, r1
 800607e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006080:	bf00      	nop
 8006082:	3710      	adds	r7, #16
 8006084:	46bd      	mov	sp, r7
 8006086:	bd80      	pop	{r7, pc}
 8006088:	40013800 	.word	0x40013800
 800608c:	51eb851f 	.word	0x51eb851f

08006090 <AWG_Load_Waveform>:
#include "math.h"

#define MaxDepth 2048 // max AWG samples

void AWG_Load_Waveform(AWG_setup_struct AWG1)
{
 8006090:	b084      	sub	sp, #16
 8006092:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006096:	b086      	sub	sp, #24
 8006098:	af00      	add	r7, sp, #0
 800609a:	f107 0430 	add.w	r4, r7, #48	; 0x30
 800609e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	LOLA_enable_features(AWG_EN, 0); // disable AWG
 80060a2:	2100      	movs	r1, #0
 80060a4:	2002      	movs	r0, #2
 80060a6:	f000 fbe1 	bl	800686c <LOLA_enable_features>

	uint8_t byte[4];
	int16_t data;

	uint16_t depth = trimInt((int)round(DACmaxFreq/AWG1.Freq), 1, (MaxDepth-1));
 80060aa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80060ae:	a1b0      	add	r1, pc, #704	; (adr r1, 8006370 <AWG_Load_Waveform+0x2e0>)
 80060b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80060b4:	f7fa fb3a 	bl	800072c <__aeabi_ddiv>
 80060b8:	4602      	mov	r2, r0
 80060ba:	460b      	mov	r3, r1
 80060bc:	4610      	mov	r0, r2
 80060be:	4619      	mov	r1, r3
 80060c0:	f004 f9de 	bl	800a480 <round>
 80060c4:	4602      	mov	r2, r0
 80060c6:	460b      	mov	r3, r1
 80060c8:	4610      	mov	r0, r2
 80060ca:	4619      	mov	r1, r3
 80060cc:	f7fa fcb4 	bl	8000a38 <__aeabi_d2iz>
 80060d0:	4603      	mov	r3, r0
 80060d2:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80060d6:	2101      	movs	r1, #1
 80060d8:	4618      	mov	r0, r3
 80060da:	f001 fa22 	bl	8007522 <trimInt>
 80060de:	4603      	mov	r3, r0
 80060e0:	827b      	strh	r3, [r7, #18]


	uint16_t DepthPos = trimInt((int)round(depth*AWG1.DutyCycle/100), 1, (MaxDepth-1));
 80060e2:	8a7b      	ldrh	r3, [r7, #18]
 80060e4:	4618      	mov	r0, r3
 80060e6:	f7fa fdf9 	bl	8000cdc <__aeabi_i2f>
 80060ea:	4602      	mov	r2, r0
 80060ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060ee:	4619      	mov	r1, r3
 80060f0:	4610      	mov	r0, r2
 80060f2:	f7fa fe47 	bl	8000d84 <__aeabi_fmul>
 80060f6:	4603      	mov	r3, r0
 80060f8:	49a1      	ldr	r1, [pc, #644]	; (8006380 <AWG_Load_Waveform+0x2f0>)
 80060fa:	4618      	mov	r0, r3
 80060fc:	f7fa fef6 	bl	8000eec <__aeabi_fdiv>
 8006100:	4603      	mov	r3, r0
 8006102:	4618      	mov	r0, r3
 8006104:	f7fa f990 	bl	8000428 <__aeabi_f2d>
 8006108:	4602      	mov	r2, r0
 800610a:	460b      	mov	r3, r1
 800610c:	4610      	mov	r0, r2
 800610e:	4619      	mov	r1, r3
 8006110:	f004 f9b6 	bl	800a480 <round>
 8006114:	4602      	mov	r2, r0
 8006116:	460b      	mov	r3, r1
 8006118:	4610      	mov	r0, r2
 800611a:	4619      	mov	r1, r3
 800611c:	f7fa fc8c 	bl	8000a38 <__aeabi_d2iz>
 8006120:	4603      	mov	r3, r0
 8006122:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8006126:	2101      	movs	r1, #1
 8006128:	4618      	mov	r0, r3
 800612a:	f001 f9fa 	bl	8007522 <trimInt>
 800612e:	4603      	mov	r3, r0
 8006130:	823b      	strh	r3, [r7, #16]
	uint16_t DepthNeg = trimInt((int)(depth-DepthPos), 1, (MaxDepth-1));
 8006132:	8a7a      	ldrh	r2, [r7, #18]
 8006134:	8a3b      	ldrh	r3, [r7, #16]
 8006136:	1ad3      	subs	r3, r2, r3
 8006138:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800613c:	2101      	movs	r1, #1
 800613e:	4618      	mov	r0, r3
 8006140:	f001 f9ef 	bl	8007522 <trimInt>
 8006144:	4603      	mov	r3, r0
 8006146:	81fb      	strh	r3, [r7, #14]

	// setting sample count
	byte[0] = 0;
 8006148:	2300      	movs	r3, #0
 800614a:	703b      	strb	r3, [r7, #0]
	byte[1] = (uint8_t)((depth>>8)&0x00ff);
 800614c:	8a7b      	ldrh	r3, [r7, #18]
 800614e:	0a1b      	lsrs	r3, r3, #8
 8006150:	b29b      	uxth	r3, r3
 8006152:	b2db      	uxtb	r3, r3
 8006154:	707b      	strb	r3, [r7, #1]
	byte[2] = (uint8_t)(depth&0x00ff);
 8006156:	8a7b      	ldrh	r3, [r7, #18]
 8006158:	b2db      	uxtb	r3, r3
 800615a:	70bb      	strb	r3, [r7, #2]
	byte[3] = (uint8_t)AWG_MAXADRESS;
 800615c:	2306      	movs	r3, #6
 800615e:	70fb      	strb	r3, [r7, #3]

	HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 8006160:	4639      	mov	r1, r7
 8006162:	2364      	movs	r3, #100	; 0x64
 8006164:	2204      	movs	r2, #4
 8006166:	4887      	ldr	r0, [pc, #540]	; (8006384 <AWG_Load_Waveform+0x2f4>)
 8006168:	f7fe f836 	bl	80041d8 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 800616c:	2200      	movs	r2, #0
 800616e:	2110      	movs	r1, #16
 8006170:	4885      	ldr	r0, [pc, #532]	; (8006388 <AWG_Load_Waveform+0x2f8>)
 8006172:	f7fc fe22 	bl	8002dba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 8006176:	2201      	movs	r2, #1
 8006178:	2110      	movs	r1, #16
 800617a:	4883      	ldr	r0, [pc, #524]	; (8006388 <AWG_Load_Waveform+0x2f8>)
 800617c:	f7fc fe1d 	bl	8002dba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8006180:	2200      	movs	r2, #0
 8006182:	2110      	movs	r1, #16
 8006184:	4880      	ldr	r0, [pc, #512]	; (8006388 <AWG_Load_Waveform+0x2f8>)
 8006186:	f7fc fe18 	bl	8002dba <HAL_GPIO_WritePin>

	//Setting up clock
	uint32_t D = (uint32_t)round(MCLKfreq/(depth*AWG1.Freq));
 800618a:	8a7b      	ldrh	r3, [r7, #18]
 800618c:	4618      	mov	r0, r3
 800618e:	f7fa f939 	bl	8000404 <__aeabi_i2d>
 8006192:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006196:	f7fa f99f 	bl	80004d8 <__aeabi_dmul>
 800619a:	4602      	mov	r2, r0
 800619c:	460b      	mov	r3, r1
 800619e:	a176      	add	r1, pc, #472	; (adr r1, 8006378 <AWG_Load_Waveform+0x2e8>)
 80061a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80061a4:	f7fa fac2 	bl	800072c <__aeabi_ddiv>
 80061a8:	4602      	mov	r2, r0
 80061aa:	460b      	mov	r3, r1
 80061ac:	4610      	mov	r0, r2
 80061ae:	4619      	mov	r1, r3
 80061b0:	f004 f966 	bl	800a480 <round>
 80061b4:	4602      	mov	r2, r0
 80061b6:	460b      	mov	r3, r1
 80061b8:	4610      	mov	r0, r2
 80061ba:	4619      	mov	r1, r3
 80061bc:	f7fa fc64 	bl	8000a88 <__aeabi_d2uiz>
 80061c0:	4603      	mov	r3, r0
 80061c2:	60bb      	str	r3, [r7, #8]

	data = D;
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	82fb      	strh	r3, [r7, #22]

	byte[0] = (uint8_t)((data>>16)&0x00ff);
 80061c8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80061cc:	141b      	asrs	r3, r3, #16
 80061ce:	b2db      	uxtb	r3, r3
 80061d0:	703b      	strb	r3, [r7, #0]
	byte[1] = (uint8_t)((data>>8)&0x00ff);
 80061d2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80061d6:	121b      	asrs	r3, r3, #8
 80061d8:	b21b      	sxth	r3, r3
 80061da:	b2db      	uxtb	r3, r3
 80061dc:	707b      	strb	r3, [r7, #1]
	byte[2] = (uint8_t)(data&0x00ff);
 80061de:	8afb      	ldrh	r3, [r7, #22]
 80061e0:	b2db      	uxtb	r3, r3
 80061e2:	70bb      	strb	r3, [r7, #2]
	byte[3] = (uint8_t)AWG_D;
 80061e4:	2302      	movs	r3, #2
 80061e6:	70fb      	strb	r3, [r7, #3]

	HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 80061e8:	4639      	mov	r1, r7
 80061ea:	2364      	movs	r3, #100	; 0x64
 80061ec:	2204      	movs	r2, #4
 80061ee:	4865      	ldr	r0, [pc, #404]	; (8006384 <AWG_Load_Waveform+0x2f4>)
 80061f0:	f7fd fff2 	bl	80041d8 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 80061f4:	2201      	movs	r2, #1
 80061f6:	2110      	movs	r1, #16
 80061f8:	4863      	ldr	r0, [pc, #396]	; (8006388 <AWG_Load_Waveform+0x2f8>)
 80061fa:	f7fc fdde 	bl	8002dba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 80061fe:	2200      	movs	r2, #0
 8006200:	2110      	movs	r1, #16
 8006202:	4861      	ldr	r0, [pc, #388]	; (8006388 <AWG_Load_Waveform+0x2f8>)
 8006204:	f7fc fdd9 	bl	8002dba <HAL_GPIO_WritePin>

	// loading waveform
	float relativeDACcode = 2047*AWG1.Upp/(2*MAX_AMPLITUDE); // multiply any number from -1 to 1 and you will get direct code for DAC
 8006208:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800620a:	4960      	ldr	r1, [pc, #384]	; (800638c <AWG_Load_Waveform+0x2fc>)
 800620c:	4618      	mov	r0, r3
 800620e:	f7fa fdb9 	bl	8000d84 <__aeabi_fmul>
 8006212:	4603      	mov	r3, r0
 8006214:	461c      	mov	r4, r3
 8006216:	4b5e      	ldr	r3, [pc, #376]	; (8006390 <AWG_Load_Waveform+0x300>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	4619      	mov	r1, r3
 800621c:	4618      	mov	r0, r3
 800621e:	f7fa fca9 	bl	8000b74 <__addsf3>
 8006222:	4603      	mov	r3, r0
 8006224:	4619      	mov	r1, r3
 8006226:	4620      	mov	r0, r4
 8006228:	f7fa fe60 	bl	8000eec <__aeabi_fdiv>
 800622c:	4603      	mov	r3, r0
 800622e:	607b      	str	r3, [r7, #4]

	for(int16_t addr = 0; addr < depth; addr++)
 8006230:	2300      	movs	r3, #0
 8006232:	82bb      	strh	r3, [r7, #20]
 8006234:	e16b      	b.n	800650e <AWG_Load_Waveform+0x47e>
	{

		switch(AWG1.waveform)
 8006236:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800623a:	2b03      	cmp	r3, #3
 800623c:	f200 8133 	bhi.w	80064a6 <AWG_Load_Waveform+0x416>
 8006240:	a201      	add	r2, pc, #4	; (adr r2, 8006248 <AWG_Load_Waveform+0x1b8>)
 8006242:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006246:	bf00      	nop
 8006248:	08006259 	.word	0x08006259
 800624c:	080062ed 	.word	0x080062ed
 8006250:	08006423 	.word	0x08006423
 8006254:	080064a7 	.word	0x080064a7
		{
			case Square: data = (int16_t)round((addr>=(depth*AWG1.DutyCycle/100))*relativeDACcode-(relativeDACcode/2.0)); break;
 8006258:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800625c:	4618      	mov	r0, r3
 800625e:	f7fa fd3d 	bl	8000cdc <__aeabi_i2f>
 8006262:	4604      	mov	r4, r0
 8006264:	8a7b      	ldrh	r3, [r7, #18]
 8006266:	4618      	mov	r0, r3
 8006268:	f7fa fd38 	bl	8000cdc <__aeabi_i2f>
 800626c:	4602      	mov	r2, r0
 800626e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006270:	4619      	mov	r1, r3
 8006272:	4610      	mov	r0, r2
 8006274:	f7fa fd86 	bl	8000d84 <__aeabi_fmul>
 8006278:	4603      	mov	r3, r0
 800627a:	4941      	ldr	r1, [pc, #260]	; (8006380 <AWG_Load_Waveform+0x2f0>)
 800627c:	4618      	mov	r0, r3
 800627e:	f7fa fe35 	bl	8000eec <__aeabi_fdiv>
 8006282:	4603      	mov	r3, r0
 8006284:	4619      	mov	r1, r3
 8006286:	4620      	mov	r0, r4
 8006288:	f7fa ff2e 	bl	80010e8 <__aeabi_fcmpge>
 800628c:	4603      	mov	r3, r0
 800628e:	2b00      	cmp	r3, #0
 8006290:	d002      	beq.n	8006298 <AWG_Load_Waveform+0x208>
 8006292:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8006296:	e001      	b.n	800629c <AWG_Load_Waveform+0x20c>
 8006298:	f04f 0300 	mov.w	r3, #0
 800629c:	6879      	ldr	r1, [r7, #4]
 800629e:	4618      	mov	r0, r3
 80062a0:	f7fa fd70 	bl	8000d84 <__aeabi_fmul>
 80062a4:	4603      	mov	r3, r0
 80062a6:	4618      	mov	r0, r3
 80062a8:	f7fa f8be 	bl	8000428 <__aeabi_f2d>
 80062ac:	4604      	mov	r4, r0
 80062ae:	460d      	mov	r5, r1
 80062b0:	6878      	ldr	r0, [r7, #4]
 80062b2:	f7fa f8b9 	bl	8000428 <__aeabi_f2d>
 80062b6:	f04f 0200 	mov.w	r2, #0
 80062ba:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80062be:	f7fa fa35 	bl	800072c <__aeabi_ddiv>
 80062c2:	4602      	mov	r2, r0
 80062c4:	460b      	mov	r3, r1
 80062c6:	4620      	mov	r0, r4
 80062c8:	4629      	mov	r1, r5
 80062ca:	f7f9 ff4d 	bl	8000168 <__aeabi_dsub>
 80062ce:	4602      	mov	r2, r0
 80062d0:	460b      	mov	r3, r1
 80062d2:	4610      	mov	r0, r2
 80062d4:	4619      	mov	r1, r3
 80062d6:	f004 f8d3 	bl	800a480 <round>
 80062da:	4602      	mov	r2, r0
 80062dc:	460b      	mov	r3, r1
 80062de:	4610      	mov	r0, r2
 80062e0:	4619      	mov	r1, r3
 80062e2:	f7fa fba9 	bl	8000a38 <__aeabi_d2iz>
 80062e6:	4603      	mov	r3, r0
 80062e8:	82fb      	strh	r3, [r7, #22]
 80062ea:	e0dc      	b.n	80064a6 <AWG_Load_Waveform+0x416>

			case Triangle:	if(addr <= DepthPos) data = (int16_t)round(relativeDACcode*addr/(DepthPos*1.0)-(relativeDACcode/2.0)); // rising edge
 80062ec:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80062f0:	8a3b      	ldrh	r3, [r7, #16]
 80062f2:	429a      	cmp	r2, r3
 80062f4:	dc4e      	bgt.n	8006394 <AWG_Load_Waveform+0x304>
 80062f6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80062fa:	4618      	mov	r0, r3
 80062fc:	f7fa fcee 	bl	8000cdc <__aeabi_i2f>
 8006300:	4603      	mov	r3, r0
 8006302:	6879      	ldr	r1, [r7, #4]
 8006304:	4618      	mov	r0, r3
 8006306:	f7fa fd3d 	bl	8000d84 <__aeabi_fmul>
 800630a:	4603      	mov	r3, r0
 800630c:	4618      	mov	r0, r3
 800630e:	f7fa f88b 	bl	8000428 <__aeabi_f2d>
 8006312:	4604      	mov	r4, r0
 8006314:	460d      	mov	r5, r1
 8006316:	8a3b      	ldrh	r3, [r7, #16]
 8006318:	4618      	mov	r0, r3
 800631a:	f7fa f873 	bl	8000404 <__aeabi_i2d>
 800631e:	4602      	mov	r2, r0
 8006320:	460b      	mov	r3, r1
 8006322:	4620      	mov	r0, r4
 8006324:	4629      	mov	r1, r5
 8006326:	f7fa fa01 	bl	800072c <__aeabi_ddiv>
 800632a:	4602      	mov	r2, r0
 800632c:	460b      	mov	r3, r1
 800632e:	4614      	mov	r4, r2
 8006330:	461d      	mov	r5, r3
 8006332:	6878      	ldr	r0, [r7, #4]
 8006334:	f7fa f878 	bl	8000428 <__aeabi_f2d>
 8006338:	f04f 0200 	mov.w	r2, #0
 800633c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006340:	f7fa f9f4 	bl	800072c <__aeabi_ddiv>
 8006344:	4602      	mov	r2, r0
 8006346:	460b      	mov	r3, r1
 8006348:	4620      	mov	r0, r4
 800634a:	4629      	mov	r1, r5
 800634c:	f7f9 ff0c 	bl	8000168 <__aeabi_dsub>
 8006350:	4602      	mov	r2, r0
 8006352:	460b      	mov	r3, r1
 8006354:	4610      	mov	r0, r2
 8006356:	4619      	mov	r1, r3
 8006358:	f004 f892 	bl	800a480 <round>
 800635c:	4602      	mov	r2, r0
 800635e:	460b      	mov	r3, r1
 8006360:	4610      	mov	r0, r2
 8006362:	4619      	mov	r1, r3
 8006364:	f7fa fb68 	bl	8000a38 <__aeabi_d2iz>
 8006368:	4603      	mov	r3, r0
 800636a:	82fb      	strh	r3, [r7, #22]
							else data = (int16_t)round(relativeDACcode*(1-(addr-DepthPos)/(DepthNeg*1.0))-(relativeDACcode/2.0)); break; // falling edge
 800636c:	e09b      	b.n	80064a6 <AWG_Load_Waveform+0x416>
 800636e:	bf00      	nop
 8006370:	00000000 	.word	0x00000000
 8006374:	417312d0 	.word	0x417312d0
 8006378:	00000000 	.word	0x00000000
 800637c:	41b0b076 	.word	0x41b0b076
 8006380:	42c80000 	.word	0x42c80000
 8006384:	20000290 	.word	0x20000290
 8006388:	40010800 	.word	0x40010800
 800638c:	44ffe000 	.word	0x44ffe000
 8006390:	200003c4 	.word	0x200003c4
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	f7fa f847 	bl	8000428 <__aeabi_f2d>
 800639a:	4604      	mov	r4, r0
 800639c:	460d      	mov	r5, r1
 800639e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80063a2:	8a3b      	ldrh	r3, [r7, #16]
 80063a4:	1ad3      	subs	r3, r2, r3
 80063a6:	4618      	mov	r0, r3
 80063a8:	f7fa f82c 	bl	8000404 <__aeabi_i2d>
 80063ac:	4680      	mov	r8, r0
 80063ae:	4689      	mov	r9, r1
 80063b0:	89fb      	ldrh	r3, [r7, #14]
 80063b2:	4618      	mov	r0, r3
 80063b4:	f7fa f826 	bl	8000404 <__aeabi_i2d>
 80063b8:	4602      	mov	r2, r0
 80063ba:	460b      	mov	r3, r1
 80063bc:	4640      	mov	r0, r8
 80063be:	4649      	mov	r1, r9
 80063c0:	f7fa f9b4 	bl	800072c <__aeabi_ddiv>
 80063c4:	4602      	mov	r2, r0
 80063c6:	460b      	mov	r3, r1
 80063c8:	f04f 0000 	mov.w	r0, #0
 80063cc:	495a      	ldr	r1, [pc, #360]	; (8006538 <AWG_Load_Waveform+0x4a8>)
 80063ce:	f7f9 fecb 	bl	8000168 <__aeabi_dsub>
 80063d2:	4602      	mov	r2, r0
 80063d4:	460b      	mov	r3, r1
 80063d6:	4620      	mov	r0, r4
 80063d8:	4629      	mov	r1, r5
 80063da:	f7fa f87d 	bl	80004d8 <__aeabi_dmul>
 80063de:	4602      	mov	r2, r0
 80063e0:	460b      	mov	r3, r1
 80063e2:	4614      	mov	r4, r2
 80063e4:	461d      	mov	r5, r3
 80063e6:	6878      	ldr	r0, [r7, #4]
 80063e8:	f7fa f81e 	bl	8000428 <__aeabi_f2d>
 80063ec:	f04f 0200 	mov.w	r2, #0
 80063f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80063f4:	f7fa f99a 	bl	800072c <__aeabi_ddiv>
 80063f8:	4602      	mov	r2, r0
 80063fa:	460b      	mov	r3, r1
 80063fc:	4620      	mov	r0, r4
 80063fe:	4629      	mov	r1, r5
 8006400:	f7f9 feb2 	bl	8000168 <__aeabi_dsub>
 8006404:	4602      	mov	r2, r0
 8006406:	460b      	mov	r3, r1
 8006408:	4610      	mov	r0, r2
 800640a:	4619      	mov	r1, r3
 800640c:	f004 f838 	bl	800a480 <round>
 8006410:	4602      	mov	r2, r0
 8006412:	460b      	mov	r3, r1
 8006414:	4610      	mov	r0, r2
 8006416:	4619      	mov	r1, r3
 8006418:	f7fa fb0e 	bl	8000a38 <__aeabi_d2iz>
 800641c:	4603      	mov	r3, r0
 800641e:	82fb      	strh	r3, [r7, #22]
 8006420:	e041      	b.n	80064a6 <AWG_Load_Waveform+0x416>

			case Sine: data = (int16_t)round(relativeDACcode*sinf((addr*3.14159*2)/(1.0*depth))); break;
 8006422:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006426:	4618      	mov	r0, r3
 8006428:	f7f9 ffec 	bl	8000404 <__aeabi_i2d>
 800642c:	a340      	add	r3, pc, #256	; (adr r3, 8006530 <AWG_Load_Waveform+0x4a0>)
 800642e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006432:	f7fa f851 	bl	80004d8 <__aeabi_dmul>
 8006436:	4602      	mov	r2, r0
 8006438:	460b      	mov	r3, r1
 800643a:	4610      	mov	r0, r2
 800643c:	4619      	mov	r1, r3
 800643e:	4602      	mov	r2, r0
 8006440:	460b      	mov	r3, r1
 8006442:	f7f9 fe93 	bl	800016c <__adddf3>
 8006446:	4602      	mov	r2, r0
 8006448:	460b      	mov	r3, r1
 800644a:	4614      	mov	r4, r2
 800644c:	461d      	mov	r5, r3
 800644e:	8a7b      	ldrh	r3, [r7, #18]
 8006450:	4618      	mov	r0, r3
 8006452:	f7f9 ffd7 	bl	8000404 <__aeabi_i2d>
 8006456:	4602      	mov	r2, r0
 8006458:	460b      	mov	r3, r1
 800645a:	4620      	mov	r0, r4
 800645c:	4629      	mov	r1, r5
 800645e:	f7fa f965 	bl	800072c <__aeabi_ddiv>
 8006462:	4602      	mov	r2, r0
 8006464:	460b      	mov	r3, r1
 8006466:	4610      	mov	r0, r2
 8006468:	4619      	mov	r1, r3
 800646a:	f7fa fb2d 	bl	8000ac8 <__aeabi_d2f>
 800646e:	4603      	mov	r3, r0
 8006470:	4618      	mov	r0, r3
 8006472:	f003 ffcb 	bl	800a40c <sinf>
 8006476:	4603      	mov	r3, r0
 8006478:	6879      	ldr	r1, [r7, #4]
 800647a:	4618      	mov	r0, r3
 800647c:	f7fa fc82 	bl	8000d84 <__aeabi_fmul>
 8006480:	4603      	mov	r3, r0
 8006482:	4618      	mov	r0, r3
 8006484:	f7f9 ffd0 	bl	8000428 <__aeabi_f2d>
 8006488:	4602      	mov	r2, r0
 800648a:	460b      	mov	r3, r1
 800648c:	4610      	mov	r0, r2
 800648e:	4619      	mov	r1, r3
 8006490:	f003 fff6 	bl	800a480 <round>
 8006494:	4602      	mov	r2, r0
 8006496:	460b      	mov	r3, r1
 8006498:	4610      	mov	r0, r2
 800649a:	4619      	mov	r1, r3
 800649c:	f7fa facc 	bl	8000a38 <__aeabi_d2iz>
 80064a0:	4603      	mov	r3, r0
 80064a2:	82fb      	strh	r3, [r7, #22]
 80064a4:	bf00      	nop

			case Func: break;
		}

		byte[0] = (int8_t)((addr>>4)&0x00ff);
 80064a6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80064aa:	111b      	asrs	r3, r3, #4
 80064ac:	b21b      	sxth	r3, r3
 80064ae:	b2db      	uxtb	r3, r3
 80064b0:	703b      	strb	r3, [r7, #0]
		byte[1] = (int8_t)(((data>>8)&0x000f)|((addr<<4)&0x00f0));
 80064b2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80064b6:	121b      	asrs	r3, r3, #8
 80064b8:	b21b      	sxth	r3, r3
 80064ba:	b25b      	sxtb	r3, r3
 80064bc:	f003 030f 	and.w	r3, r3, #15
 80064c0:	b25a      	sxtb	r2, r3
 80064c2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80064c6:	011b      	lsls	r3, r3, #4
 80064c8:	b25b      	sxtb	r3, r3
 80064ca:	f023 030f 	bic.w	r3, r3, #15
 80064ce:	b25b      	sxtb	r3, r3
 80064d0:	4313      	orrs	r3, r2
 80064d2:	b25b      	sxtb	r3, r3
 80064d4:	b2db      	uxtb	r3, r3
 80064d6:	707b      	strb	r3, [r7, #1]
		byte[2] = (int8_t)(data&0x00ff);
 80064d8:	8afb      	ldrh	r3, [r7, #22]
 80064da:	b2db      	uxtb	r3, r3
 80064dc:	70bb      	strb	r3, [r7, #2]
		byte[3] = (int8_t)AWG_DATA;
 80064de:	2305      	movs	r3, #5
 80064e0:	70fb      	strb	r3, [r7, #3]

		HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 80064e2:	4639      	mov	r1, r7
 80064e4:	2364      	movs	r3, #100	; 0x64
 80064e6:	2204      	movs	r2, #4
 80064e8:	4814      	ldr	r0, [pc, #80]	; (800653c <AWG_Load_Waveform+0x4ac>)
 80064ea:	f7fd fe75 	bl	80041d8 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 80064ee:	2201      	movs	r2, #1
 80064f0:	2110      	movs	r1, #16
 80064f2:	4813      	ldr	r0, [pc, #76]	; (8006540 <AWG_Load_Waveform+0x4b0>)
 80064f4:	f7fc fc61 	bl	8002dba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 80064f8:	2200      	movs	r2, #0
 80064fa:	2110      	movs	r1, #16
 80064fc:	4810      	ldr	r0, [pc, #64]	; (8006540 <AWG_Load_Waveform+0x4b0>)
 80064fe:	f7fc fc5c 	bl	8002dba <HAL_GPIO_WritePin>
	for(int16_t addr = 0; addr < depth; addr++)
 8006502:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006506:	b29b      	uxth	r3, r3
 8006508:	3301      	adds	r3, #1
 800650a:	b29b      	uxth	r3, r3
 800650c:	82bb      	strh	r3, [r7, #20]
 800650e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8006512:	8a7b      	ldrh	r3, [r7, #18]
 8006514:	429a      	cmp	r2, r3
 8006516:	f6ff ae8e 	blt.w	8006236 <AWG_Load_Waveform+0x1a6>
	}
		LOLA_enable_features(AWG_EN, 1); // enable AWG
 800651a:	2101      	movs	r1, #1
 800651c:	2002      	movs	r0, #2
 800651e:	f000 f9a5 	bl	800686c <LOLA_enable_features>
}
 8006522:	bf00      	nop
 8006524:	3718      	adds	r7, #24
 8006526:	46bd      	mov	sp, r7
 8006528:	e8bd 43b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, lr}
 800652c:	b004      	add	sp, #16
 800652e:	4770      	bx	lr
 8006530:	f01b866e 	.word	0xf01b866e
 8006534:	400921f9 	.word	0x400921f9
 8006538:	3ff00000 	.word	0x3ff00000
 800653c:	20000290 	.word	0x20000290
 8006540:	40010800 	.word	0x40010800

08006544 <DVM_GET_DATA_RAW>:
#include "board.h"
#include "trim.h"


int16_t DVM_GET_DATA_RAW()
{
 8006544:	b580      	push	{r7, lr}
 8006546:	b084      	sub	sp, #16
 8006548:	af00      	add	r7, sp, #0
	int16_t RawValue = 0; // voltage or current
 800654a:	2300      	movs	r3, #0
 800654c:	81fb      	strh	r3, [r7, #14]
	uint8_t byte[4];

	byte[0] = (int8_t)0;
 800654e:	2300      	movs	r3, #0
 8006550:	723b      	strb	r3, [r7, #8]
	byte[1] = (int8_t)0;
 8006552:	2300      	movs	r3, #0
 8006554:	727b      	strb	r3, [r7, #9]
	byte[2] = (int8_t)0;
 8006556:	2300      	movs	r3, #0
 8006558:	72bb      	strb	r3, [r7, #10]
	byte[3] = (int8_t)DVM_DATA;
 800655a:	2314      	movs	r3, #20
 800655c:	72fb      	strb	r3, [r7, #11]

	HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 800655e:	f107 0108 	add.w	r1, r7, #8
 8006562:	2364      	movs	r3, #100	; 0x64
 8006564:	2204      	movs	r2, #4
 8006566:	4817      	ldr	r0, [pc, #92]	; (80065c4 <DVM_GET_DATA_RAW+0x80>)
 8006568:	f7fd fe36 	bl	80041d8 <HAL_SPI_Transmit>

	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 800656c:	2200      	movs	r2, #0
 800656e:	2110      	movs	r1, #16
 8006570:	4815      	ldr	r0, [pc, #84]	; (80065c8 <DVM_GET_DATA_RAW+0x84>)
 8006572:	f7fc fc22 	bl	8002dba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 8006576:	2201      	movs	r2, #1
 8006578:	2110      	movs	r1, #16
 800657a:	4813      	ldr	r0, [pc, #76]	; (80065c8 <DVM_GET_DATA_RAW+0x84>)
 800657c:	f7fc fc1d 	bl	8002dba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8006580:	2200      	movs	r2, #0
 8006582:	2110      	movs	r1, #16
 8006584:	4810      	ldr	r0, [pc, #64]	; (80065c8 <DVM_GET_DATA_RAW+0x84>)
 8006586:	f7fc fc18 	bl	8002dba <HAL_GPIO_WritePin>

	uint8_t rxBuffer[4];

	if (HAL_SPI_Receive(&hspi1, rxBuffer, 4, HAL_MAX_DELAY) == HAL_OK) RawValue = to_signed_12bit((int16_t)((rxBuffer[2] << 8) | rxBuffer[3]));
 800658a:	1d39      	adds	r1, r7, #4
 800658c:	f04f 33ff 	mov.w	r3, #4294967295
 8006590:	2204      	movs	r2, #4
 8006592:	480c      	ldr	r0, [pc, #48]	; (80065c4 <DVM_GET_DATA_RAW+0x80>)
 8006594:	f7fd ff63 	bl	800445e <HAL_SPI_Receive>
 8006598:	4603      	mov	r3, r0
 800659a:	2b00      	cmp	r3, #0
 800659c:	d10c      	bne.n	80065b8 <DVM_GET_DATA_RAW+0x74>
 800659e:	79bb      	ldrb	r3, [r7, #6]
 80065a0:	021b      	lsls	r3, r3, #8
 80065a2:	b21a      	sxth	r2, r3
 80065a4:	79fb      	ldrb	r3, [r7, #7]
 80065a6:	b21b      	sxth	r3, r3
 80065a8:	4313      	orrs	r3, r2
 80065aa:	b21b      	sxth	r3, r3
 80065ac:	b29b      	uxth	r3, r3
 80065ae:	4618      	mov	r0, r3
 80065b0:	f000 ff9c 	bl	80074ec <to_signed_12bit>
 80065b4:	4603      	mov	r3, r0
 80065b6:	81fb      	strh	r3, [r7, #14]

	return RawValue;
 80065b8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80065bc:	4618      	mov	r0, r3
 80065be:	3710      	adds	r7, #16
 80065c0:	46bd      	mov	sp, r7
 80065c2:	bd80      	pop	{r7, pc}
 80065c4:	20000290 	.word	0x20000290
 80065c8:	40010800 	.word	0x40010800

080065cc <DVM_GET_FILTERED_DATA_RAW>:

int16_t DVM_GET_FILTERED_DATA_RAW(uint16_t NoSamples)
{
 80065cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80065d0:	b086      	sub	sp, #24
 80065d2:	af00      	add	r7, sp, #0
 80065d4:	4603      	mov	r3, r0
 80065d6:	80fb      	strh	r3, [r7, #6]
	int64_t out = 0;
 80065d8:	f04f 0200 	mov.w	r2, #0
 80065dc:	f04f 0300 	mov.w	r3, #0
 80065e0:	e9c7 2304 	strd	r2, r3, [r7, #16]

	for(int i = 0; i < NoSamples; i++)
 80065e4:	2300      	movs	r3, #0
 80065e6:	60fb      	str	r3, [r7, #12]
 80065e8:	e011      	b.n	800660e <DVM_GET_FILTERED_DATA_RAW+0x42>
	{
		out += DVM_GET_DATA_RAW();
 80065ea:	f7ff ffab 	bl	8006544 <DVM_GET_DATA_RAW>
 80065ee:	4603      	mov	r3, r0
 80065f0:	b21b      	sxth	r3, r3
 80065f2:	17da      	asrs	r2, r3, #31
 80065f4:	461c      	mov	r4, r3
 80065f6:	4615      	mov	r5, r2
 80065f8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80065fc:	eb12 0804 	adds.w	r8, r2, r4
 8006600:	eb43 0905 	adc.w	r9, r3, r5
 8006604:	e9c7 8904 	strd	r8, r9, [r7, #16]
	for(int i = 0; i < NoSamples; i++)
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	3301      	adds	r3, #1
 800660c:	60fb      	str	r3, [r7, #12]
 800660e:	88fb      	ldrh	r3, [r7, #6]
 8006610:	68fa      	ldr	r2, [r7, #12]
 8006612:	429a      	cmp	r2, r3
 8006614:	dbe9      	blt.n	80065ea <DVM_GET_FILTERED_DATA_RAW+0x1e>
	}
	out /= NoSamples;
 8006616:	88fb      	ldrh	r3, [r7, #6]
 8006618:	2200      	movs	r2, #0
 800661a:	469a      	mov	sl, r3
 800661c:	4693      	mov	fp, r2
 800661e:	4652      	mov	r2, sl
 8006620:	465b      	mov	r3, fp
 8006622:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006626:	f7fa fd99 	bl	800115c <__aeabi_ldivmod>
 800662a:	4602      	mov	r2, r0
 800662c:	460b      	mov	r3, r1
 800662e:	e9c7 2304 	strd	r2, r3, [r7, #16]

	return (int16_t)out;
 8006632:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
}
 8006636:	4618      	mov	r0, r3
 8006638:	3718      	adds	r7, #24
 800663a:	46bd      	mov	sp, r7
 800663c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006640 <LOLA_CFG_SEL>:
#include "board.h"
#include "ProgRef.h"


void LOLA_CFG_SEL(InitType t)
{
 8006640:	b580      	push	{r7, lr}
 8006642:	b082      	sub	sp, #8
 8006644:	af00      	add	r7, sp, #0
 8006646:	4603      	mov	r3, r0
 8006648:	71fb      	strb	r3, [r7, #7]
	switch(t)
 800664a:	79fb      	ldrb	r3, [r7, #7]
 800664c:	2b05      	cmp	r3, #5
 800664e:	f200 8081 	bhi.w	8006754 <LOLA_CFG_SEL+0x114>
 8006652:	a201      	add	r2, pc, #4	; (adr r2, 8006658 <LOLA_CFG_SEL+0x18>)
 8006654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006658:	08006671 	.word	0x08006671
 800665c:	08006697 	.word	0x08006697
 8006660:	080066bd 	.word	0x080066bd
 8006664:	080066e3 	.word	0x080066e3
 8006668:	08006709 	.word	0x08006709
 800666c:	0800672f 	.word	0x0800672f
		{
			// reference: http://dangerousprototypes.com/docs/Xilinx_Spartan_3_FPGA_quick_start#Boot_configuration
			case Master_Serial:
				HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 0);
 8006670:	2200      	movs	r2, #0
 8006672:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006676:	4843      	ldr	r0, [pc, #268]	; (8006784 <LOLA_CFG_SEL+0x144>)
 8006678:	f7fc fb9f 	bl	8002dba <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 0);
 800667c:	2200      	movs	r2, #0
 800667e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006682:	4840      	ldr	r0, [pc, #256]	; (8006784 <LOLA_CFG_SEL+0x144>)
 8006684:	f7fc fb99 	bl	8002dba <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 0);
 8006688:	2200      	movs	r2, #0
 800668a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800668e:	483d      	ldr	r0, [pc, #244]	; (8006784 <LOLA_CFG_SEL+0x144>)
 8006690:	f7fc fb93 	bl	8002dba <HAL_GPIO_WritePin>
			break;
 8006694:	e071      	b.n	800677a <LOLA_CFG_SEL+0x13a>

			case SPI_FLASH:	// SPI FLASH
				HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 0);
 8006696:	2200      	movs	r2, #0
 8006698:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800669c:	4839      	ldr	r0, [pc, #228]	; (8006784 <LOLA_CFG_SEL+0x144>)
 800669e:	f7fc fb8c 	bl	8002dba <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 0);
 80066a2:	2200      	movs	r2, #0
 80066a4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80066a8:	4836      	ldr	r0, [pc, #216]	; (8006784 <LOLA_CFG_SEL+0x144>)
 80066aa:	f7fc fb86 	bl	8002dba <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 1);
 80066ae:	2201      	movs	r2, #1
 80066b0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80066b4:	4833      	ldr	r0, [pc, #204]	; (8006784 <LOLA_CFG_SEL+0x144>)
 80066b6:	f7fc fb80 	bl	8002dba <HAL_GPIO_WritePin>
			break;
 80066ba:	e05e      	b.n	800677a <LOLA_CFG_SEL+0x13a>

			case BPI_Up:
				HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 0);
 80066bc:	2200      	movs	r2, #0
 80066be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80066c2:	4830      	ldr	r0, [pc, #192]	; (8006784 <LOLA_CFG_SEL+0x144>)
 80066c4:	f7fc fb79 	bl	8002dba <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 1);
 80066c8:	2201      	movs	r2, #1
 80066ca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80066ce:	482d      	ldr	r0, [pc, #180]	; (8006784 <LOLA_CFG_SEL+0x144>)
 80066d0:	f7fc fb73 	bl	8002dba <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 0);
 80066d4:	2200      	movs	r2, #0
 80066d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80066da:	482a      	ldr	r0, [pc, #168]	; (8006784 <LOLA_CFG_SEL+0x144>)
 80066dc:	f7fc fb6d 	bl	8002dba <HAL_GPIO_WritePin>
			break;
 80066e0:	e04b      	b.n	800677a <LOLA_CFG_SEL+0x13a>

			case BPI_Down:
				HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 0);
 80066e2:	2200      	movs	r2, #0
 80066e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80066e8:	4826      	ldr	r0, [pc, #152]	; (8006784 <LOLA_CFG_SEL+0x144>)
 80066ea:	f7fc fb66 	bl	8002dba <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 1);
 80066ee:	2201      	movs	r2, #1
 80066f0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80066f4:	4823      	ldr	r0, [pc, #140]	; (8006784 <LOLA_CFG_SEL+0x144>)
 80066f6:	f7fc fb60 	bl	8002dba <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 1);
 80066fa:	2201      	movs	r2, #1
 80066fc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006700:	4820      	ldr	r0, [pc, #128]	; (8006784 <LOLA_CFG_SEL+0x144>)
 8006702:	f7fc fb5a 	bl	8002dba <HAL_GPIO_WritePin>
			break;
 8006706:	e038      	b.n	800677a <LOLA_CFG_SEL+0x13a>

			case Slave_parallel:
				HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 1);
 8006708:	2201      	movs	r2, #1
 800670a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800670e:	481d      	ldr	r0, [pc, #116]	; (8006784 <LOLA_CFG_SEL+0x144>)
 8006710:	f7fc fb53 	bl	8002dba <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 1);
 8006714:	2201      	movs	r2, #1
 8006716:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800671a:	481a      	ldr	r0, [pc, #104]	; (8006784 <LOLA_CFG_SEL+0x144>)
 800671c:	f7fc fb4d 	bl	8002dba <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 0);
 8006720:	2200      	movs	r2, #0
 8006722:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006726:	4817      	ldr	r0, [pc, #92]	; (8006784 <LOLA_CFG_SEL+0x144>)
 8006728:	f7fc fb47 	bl	8002dba <HAL_GPIO_WritePin>
			break;
 800672c:	e025      	b.n	800677a <LOLA_CFG_SEL+0x13a>

			case Slave_Serial:
				HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 1);
 800672e:	2201      	movs	r2, #1
 8006730:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006734:	4813      	ldr	r0, [pc, #76]	; (8006784 <LOLA_CFG_SEL+0x144>)
 8006736:	f7fc fb40 	bl	8002dba <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 1);
 800673a:	2201      	movs	r2, #1
 800673c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006740:	4810      	ldr	r0, [pc, #64]	; (8006784 <LOLA_CFG_SEL+0x144>)
 8006742:	f7fc fb3a 	bl	8002dba <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 1);
 8006746:	2201      	movs	r2, #1
 8006748:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800674c:	480d      	ldr	r0, [pc, #52]	; (8006784 <LOLA_CFG_SEL+0x144>)
 800674e:	f7fc fb34 	bl	8002dba <HAL_GPIO_WritePin>
			break;
 8006752:	e012      	b.n	800677a <LOLA_CFG_SEL+0x13a>

			default: // JTAG on default
				HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 1);
 8006754:	2201      	movs	r2, #1
 8006756:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800675a:	480a      	ldr	r0, [pc, #40]	; (8006784 <LOLA_CFG_SEL+0x144>)
 800675c:	f7fc fb2d 	bl	8002dba <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 0);
 8006760:	2200      	movs	r2, #0
 8006762:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006766:	4807      	ldr	r0, [pc, #28]	; (8006784 <LOLA_CFG_SEL+0x144>)
 8006768:	f7fc fb27 	bl	8002dba <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 1);
 800676c:	2201      	movs	r2, #1
 800676e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006772:	4804      	ldr	r0, [pc, #16]	; (8006784 <LOLA_CFG_SEL+0x144>)
 8006774:	f7fc fb21 	bl	8002dba <HAL_GPIO_WritePin>
			break;
 8006778:	bf00      	nop
		}
}
 800677a:	bf00      	nop
 800677c:	3708      	adds	r7, #8
 800677e:	46bd      	mov	sp, r7
 8006780:	bd80      	pop	{r7, pc}
 8006782:	bf00      	nop
 8006784:	40010c00 	.word	0x40010c00

08006788 <LOLA_Init>:

uint8_t LOLA_Init(LOLAconfig_struct LOLAconfig) // waits forever if maxatempts > 10000
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b084      	sub	sp, #16
 800678c:	af00      	add	r7, sp, #0
 800678e:	463b      	mov	r3, r7
 8006790:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t AttemptsLeft;
	uint16_t FID = 0;
 8006794:	2300      	movs	r3, #0
 8006796:	817b      	strh	r3, [r7, #10]
	uint16_t TrialsLeft = LOLAconfig.Trials;
 8006798:	887b      	ldrh	r3, [r7, #2]
 800679a:	81bb      	strh	r3, [r7, #12]

	LOLAconfig.Status = NO_FIRMWARE;
 800679c:	2300      	movs	r3, #0
 800679e:	703b      	strb	r3, [r7, #0]

	do{

		LOLA_Reset();
 80067a0:	f000 f854 	bl	800684c <LOLA_Reset>

		HAL_Delay(100);
 80067a4:	2064      	movs	r0, #100	; 0x64
 80067a6:	f7fb fd77 	bl	8002298 <HAL_Delay>

		LOLA_CFG_SEL(LOLAconfig.Config);
 80067aa:	787b      	ldrb	r3, [r7, #1]
 80067ac:	4618      	mov	r0, r3
 80067ae:	f7ff ff47 	bl	8006640 <LOLA_CFG_SEL>

		AttemptsLeft = 20;
 80067b2:	2314      	movs	r3, #20
 80067b4:	81fb      	strh	r3, [r7, #14]

		if(LOLAconfig.Config == JTAG)	// unlimited timer for manual JTAG configuration
 80067b6:	787b      	ldrb	r3, [r7, #1]
 80067b8:	2b06      	cmp	r3, #6
 80067ba:	d10f      	bne.n	80067dc <LOLA_Init+0x54>
			while(HAL_GPIO_ReadPin(INITB_GPIO_Port, INITB_Pin)){}
 80067bc:	bf00      	nop
 80067be:	f44f 7100 	mov.w	r1, #512	; 0x200
 80067c2:	4821      	ldr	r0, [pc, #132]	; (8006848 <LOLA_Init+0xc0>)
 80067c4:	f7fc fae2 	bl	8002d8c <HAL_GPIO_ReadPin>
 80067c8:	4603      	mov	r3, r0
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d1f7      	bne.n	80067be <LOLA_Init+0x36>
 80067ce:	e010      	b.n	80067f2 <LOLA_Init+0x6a>
		else
			while(HAL_GPIO_ReadPin(INITB_GPIO_Port, INITB_Pin) && AttemptsLeft > 0)
			{
				AttemptsLeft--;
 80067d0:	89fb      	ldrh	r3, [r7, #14]
 80067d2:	3b01      	subs	r3, #1
 80067d4:	81fb      	strh	r3, [r7, #14]
				HAL_Delay(100);
 80067d6:	2064      	movs	r0, #100	; 0x64
 80067d8:	f7fb fd5e 	bl	8002298 <HAL_Delay>
			while(HAL_GPIO_ReadPin(INITB_GPIO_Port, INITB_Pin) && AttemptsLeft > 0)
 80067dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80067e0:	4819      	ldr	r0, [pc, #100]	; (8006848 <LOLA_Init+0xc0>)
 80067e2:	f7fc fad3 	bl	8002d8c <HAL_GPIO_ReadPin>
 80067e6:	4603      	mov	r3, r0
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d002      	beq.n	80067f2 <LOLA_Init+0x6a>
 80067ec:	89fb      	ldrh	r3, [r7, #14]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d1ee      	bne.n	80067d0 <LOLA_Init+0x48>
			}

		if(AttemptsLeft > 0)
 80067f2:	89fb      	ldrh	r3, [r7, #14]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d012      	beq.n	800681e <LOLA_Init+0x96>
		{
			HAL_Delay(1000);
 80067f8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80067fc:	f7fb fd4c 	bl	8002298 <HAL_Delay>
			FID = LOLA_GET_FIRMWAREID();
 8006800:	f000 f892 	bl	8006928 <LOLA_GET_FIRMWAREID>
 8006804:	4603      	mov	r3, r0
 8006806:	817b      	strh	r3, [r7, #10]

			if(LOLAconfig.compatibleFirmwareID = FID) LOLAconfig.Status = FIRMWARE_OK;
 8006808:	897b      	ldrh	r3, [r7, #10]
 800680a:	80bb      	strh	r3, [r7, #4]
 800680c:	88bb      	ldrh	r3, [r7, #4]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d002      	beq.n	8006818 <LOLA_Init+0x90>
 8006812:	2302      	movs	r3, #2
 8006814:	703b      	strb	r3, [r7, #0]
 8006816:	e004      	b.n	8006822 <LOLA_Init+0x9a>
			else LOLAconfig.Status = INVALID_FIRMWARE;
 8006818:	2301      	movs	r3, #1
 800681a:	703b      	strb	r3, [r7, #0]
 800681c:	e001      	b.n	8006822 <LOLA_Init+0x9a>
		}
		else LOLAconfig.Status = NO_FIRMWARE;
 800681e:	2300      	movs	r3, #0
 8006820:	703b      	strb	r3, [r7, #0]

		TrialsLeft--;
 8006822:	89bb      	ldrh	r3, [r7, #12]
 8006824:	3b01      	subs	r3, #1
 8006826:	81bb      	strh	r3, [r7, #12]

	}while(TrialsLeft > 0 && LOLAconfig.Status != FIRMWARE_OK);
 8006828:	89bb      	ldrh	r3, [r7, #12]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d002      	beq.n	8006834 <LOLA_Init+0xac>
 800682e:	783b      	ldrb	r3, [r7, #0]
 8006830:	2b02      	cmp	r3, #2
 8006832:	d1b5      	bne.n	80067a0 <LOLA_Init+0x18>

	if(LOLAconfig.Status == FIRMWARE_OK) return 1;	// sucesfull configuration
 8006834:	783b      	ldrb	r3, [r7, #0]
 8006836:	2b02      	cmp	r3, #2
 8006838:	d101      	bne.n	800683e <LOLA_Init+0xb6>
 800683a:	2301      	movs	r3, #1
 800683c:	e000      	b.n	8006840 <LOLA_Init+0xb8>
	else return 0; // timer ran out
 800683e:	2300      	movs	r3, #0
}
 8006840:	4618      	mov	r0, r3
 8006842:	3710      	adds	r7, #16
 8006844:	46bd      	mov	sp, r7
 8006846:	bd80      	pop	{r7, pc}
 8006848:	40010800 	.word	0x40010800

0800684c <LOLA_Reset>:

void LOLA_Reset()
{
 800684c:	b580      	push	{r7, lr}
 800684e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PROGB_GPIO_Port, PROGB_Pin, 0);
 8006850:	2200      	movs	r2, #0
 8006852:	2108      	movs	r1, #8
 8006854:	4804      	ldr	r0, [pc, #16]	; (8006868 <LOLA_Reset+0x1c>)
 8006856:	f7fc fab0 	bl	8002dba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PROGB_GPIO_Port, PROGB_Pin, 1);
 800685a:	2201      	movs	r2, #1
 800685c:	2108      	movs	r1, #8
 800685e:	4802      	ldr	r0, [pc, #8]	; (8006868 <LOLA_Reset+0x1c>)
 8006860:	f7fc faab 	bl	8002dba <HAL_GPIO_WritePin>
}
 8006864:	bf00      	nop
 8006866:	bd80      	pop	{r7, pc}
 8006868:	40010800 	.word	0x40010800

0800686c <LOLA_enable_features>:
}*/

uint16_t enablersReg = 0;

void LOLA_enable_features(LOLAfeatures LOLAfeatures1, uint8_t ENABLE)
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b084      	sub	sp, #16
 8006870:	af00      	add	r7, sp, #0
 8006872:	4603      	mov	r3, r0
 8006874:	460a      	mov	r2, r1
 8006876:	71fb      	strb	r3, [r7, #7]
 8006878:	4613      	mov	r3, r2
 800687a:	71bb      	strb	r3, [r7, #6]
	uint16_t enablersMask = 0x0001 << LOLAfeatures1;
 800687c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006880:	2201      	movs	r2, #1
 8006882:	fa02 f303 	lsl.w	r3, r2, r3
 8006886:	81fb      	strh	r3, [r7, #14]
	uint8_t byte[4];

	if((uint16_t)LOLAfeatures1 == (uint16_t)ALL_EN) 	enablersMask = 0xffff;
 8006888:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800688c:	b29b      	uxth	r3, r3
 800688e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006892:	4293      	cmp	r3, r2
 8006894:	d102      	bne.n	800689c <LOLA_enable_features+0x30>
 8006896:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800689a:	81fb      	strh	r3, [r7, #14]

	if(ENABLE) 	enablersReg |= enablersMask;
 800689c:	79bb      	ldrb	r3, [r7, #6]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d007      	beq.n	80068b2 <LOLA_enable_features+0x46>
 80068a2:	4b1e      	ldr	r3, [pc, #120]	; (800691c <LOLA_enable_features+0xb0>)
 80068a4:	881a      	ldrh	r2, [r3, #0]
 80068a6:	89fb      	ldrh	r3, [r7, #14]
 80068a8:	4313      	orrs	r3, r2
 80068aa:	b29a      	uxth	r2, r3
 80068ac:	4b1b      	ldr	r3, [pc, #108]	; (800691c <LOLA_enable_features+0xb0>)
 80068ae:	801a      	strh	r2, [r3, #0]
 80068b0:	e00b      	b.n	80068ca <LOLA_enable_features+0x5e>
	else 		enablersReg &= ~enablersMask;
 80068b2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80068b6:	43db      	mvns	r3, r3
 80068b8:	b21a      	sxth	r2, r3
 80068ba:	4b18      	ldr	r3, [pc, #96]	; (800691c <LOLA_enable_features+0xb0>)
 80068bc:	881b      	ldrh	r3, [r3, #0]
 80068be:	b21b      	sxth	r3, r3
 80068c0:	4013      	ands	r3, r2
 80068c2:	b21b      	sxth	r3, r3
 80068c4:	b29a      	uxth	r2, r3
 80068c6:	4b15      	ldr	r3, [pc, #84]	; (800691c <LOLA_enable_features+0xb0>)
 80068c8:	801a      	strh	r2, [r3, #0]

	byte[0] = 0;
 80068ca:	2300      	movs	r3, #0
 80068cc:	723b      	strb	r3, [r7, #8]
	byte[1] = (uint8_t)((enablersReg>>8)&0x00ff);
 80068ce:	4b13      	ldr	r3, [pc, #76]	; (800691c <LOLA_enable_features+0xb0>)
 80068d0:	881b      	ldrh	r3, [r3, #0]
 80068d2:	0a1b      	lsrs	r3, r3, #8
 80068d4:	b29b      	uxth	r3, r3
 80068d6:	b2db      	uxtb	r3, r3
 80068d8:	727b      	strb	r3, [r7, #9]
	byte[2] = (uint8_t)(enablersReg&0x00ff);
 80068da:	4b10      	ldr	r3, [pc, #64]	; (800691c <LOLA_enable_features+0xb0>)
 80068dc:	881b      	ldrh	r3, [r3, #0]
 80068de:	b2db      	uxtb	r3, r3
 80068e0:	72bb      	strb	r3, [r7, #10]
	byte[3] = (uint8_t)ENABLERS;
 80068e2:	2303      	movs	r3, #3
 80068e4:	72fb      	strb	r3, [r7, #11]


	HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 80068e6:	f107 0108 	add.w	r1, r7, #8
 80068ea:	2364      	movs	r3, #100	; 0x64
 80068ec:	2204      	movs	r2, #4
 80068ee:	480c      	ldr	r0, [pc, #48]	; (8006920 <LOLA_enable_features+0xb4>)
 80068f0:	f7fd fc72 	bl	80041d8 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 80068f4:	2200      	movs	r2, #0
 80068f6:	2110      	movs	r1, #16
 80068f8:	480a      	ldr	r0, [pc, #40]	; (8006924 <LOLA_enable_features+0xb8>)
 80068fa:	f7fc fa5e 	bl	8002dba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 80068fe:	2201      	movs	r2, #1
 8006900:	2110      	movs	r1, #16
 8006902:	4808      	ldr	r0, [pc, #32]	; (8006924 <LOLA_enable_features+0xb8>)
 8006904:	f7fc fa59 	bl	8002dba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8006908:	2200      	movs	r2, #0
 800690a:	2110      	movs	r1, #16
 800690c:	4805      	ldr	r0, [pc, #20]	; (8006924 <LOLA_enable_features+0xb8>)
 800690e:	f7fc fa54 	bl	8002dba <HAL_GPIO_WritePin>
}
 8006912:	bf00      	nop
 8006914:	3710      	adds	r7, #16
 8006916:	46bd      	mov	sp, r7
 8006918:	bd80      	pop	{r7, pc}
 800691a:	bf00      	nop
 800691c:	200003c0 	.word	0x200003c0
 8006920:	20000290 	.word	0x20000290
 8006924:	40010800 	.word	0x40010800

08006928 <LOLA_GET_FIRMWAREID>:

uint16_t LOLA_GET_FIRMWAREID()
{
 8006928:	b580      	push	{r7, lr}
 800692a:	b084      	sub	sp, #16
 800692c:	af00      	add	r7, sp, #0
	uint16_t FirmwareID = 0;
 800692e:	2300      	movs	r3, #0
 8006930:	81fb      	strh	r3, [r7, #14]
	uint8_t byte[4];

	byte[0] = (int8_t)0;
 8006932:	2300      	movs	r3, #0
 8006934:	723b      	strb	r3, [r7, #8]
	byte[1] = (int8_t)0;
 8006936:	2300      	movs	r3, #0
 8006938:	727b      	strb	r3, [r7, #9]
	byte[2] = (int8_t)0;
 800693a:	2300      	movs	r3, #0
 800693c:	72bb      	strb	r3, [r7, #10]
	byte[3] = (int8_t)FIRMWARE_ID;
 800693e:	2313      	movs	r3, #19
 8006940:	72fb      	strb	r3, [r7, #11]

	HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 8006942:	f107 0108 	add.w	r1, r7, #8
 8006946:	2364      	movs	r3, #100	; 0x64
 8006948:	2204      	movs	r2, #4
 800694a:	4814      	ldr	r0, [pc, #80]	; (800699c <LOLA_GET_FIRMWAREID+0x74>)
 800694c:	f7fd fc44 	bl	80041d8 <HAL_SPI_Transmit>

	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8006950:	2200      	movs	r2, #0
 8006952:	2110      	movs	r1, #16
 8006954:	4812      	ldr	r0, [pc, #72]	; (80069a0 <LOLA_GET_FIRMWAREID+0x78>)
 8006956:	f7fc fa30 	bl	8002dba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 800695a:	2201      	movs	r2, #1
 800695c:	2110      	movs	r1, #16
 800695e:	4810      	ldr	r0, [pc, #64]	; (80069a0 <LOLA_GET_FIRMWAREID+0x78>)
 8006960:	f7fc fa2b 	bl	8002dba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8006964:	2200      	movs	r2, #0
 8006966:	2110      	movs	r1, #16
 8006968:	480d      	ldr	r0, [pc, #52]	; (80069a0 <LOLA_GET_FIRMWAREID+0x78>)
 800696a:	f7fc fa26 	bl	8002dba <HAL_GPIO_WritePin>

	uint8_t rxBuffer[4];

	 // Receive 4 bytes
	if (HAL_SPI_Receive(&hspi1, rxBuffer, 4, HAL_MAX_DELAY) == HAL_OK) FirmwareID = (rxBuffer[2] << 8) | rxBuffer[3];
 800696e:	1d39      	adds	r1, r7, #4
 8006970:	f04f 33ff 	mov.w	r3, #4294967295
 8006974:	2204      	movs	r2, #4
 8006976:	4809      	ldr	r0, [pc, #36]	; (800699c <LOLA_GET_FIRMWAREID+0x74>)
 8006978:	f7fd fd71 	bl	800445e <HAL_SPI_Receive>
 800697c:	4603      	mov	r3, r0
 800697e:	2b00      	cmp	r3, #0
 8006980:	d107      	bne.n	8006992 <LOLA_GET_FIRMWAREID+0x6a>
 8006982:	79bb      	ldrb	r3, [r7, #6]
 8006984:	021b      	lsls	r3, r3, #8
 8006986:	b21a      	sxth	r2, r3
 8006988:	79fb      	ldrb	r3, [r7, #7]
 800698a:	b21b      	sxth	r3, r3
 800698c:	4313      	orrs	r3, r2
 800698e:	b21b      	sxth	r3, r3
 8006990:	81fb      	strh	r3, [r7, #14]

	return FirmwareID;
 8006992:	89fb      	ldrh	r3, [r7, #14]
}
 8006994:	4618      	mov	r0, r3
 8006996:	3710      	adds	r7, #16
 8006998:	46bd      	mov	sp, r7
 800699a:	bd80      	pop	{r7, pc}
 800699c:	20000290 	.word	0x20000290
 80069a0:	40010800 	.word	0x40010800
 80069a4:	00000000 	.word	0x00000000

080069a8 <LOLA_SET_MAX_AMPLITUDE>:

float MAX_AMPLITUDE = 0;

void LOLA_SET_MAX_AMPLITUDE(float value)
{
 80069a8:	b580      	push	{r7, lr}
 80069aa:	b082      	sub	sp, #8
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
	DACREF((value)*2/6.4);	// setting DAC Voltage reference
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	4619      	mov	r1, r3
 80069b4:	4618      	mov	r0, r3
 80069b6:	f7fa f8dd 	bl	8000b74 <__addsf3>
 80069ba:	4603      	mov	r3, r0
 80069bc:	4618      	mov	r0, r3
 80069be:	f7f9 fd33 	bl	8000428 <__aeabi_f2d>
 80069c2:	a30b      	add	r3, pc, #44	; (adr r3, 80069f0 <LOLA_SET_MAX_AMPLITUDE+0x48>)
 80069c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069c8:	f7f9 feb0 	bl	800072c <__aeabi_ddiv>
 80069cc:	4602      	mov	r2, r0
 80069ce:	460b      	mov	r3, r1
 80069d0:	4610      	mov	r0, r2
 80069d2:	4619      	mov	r1, r3
 80069d4:	f7fa f878 	bl	8000ac8 <__aeabi_d2f>
 80069d8:	4603      	mov	r3, r0
 80069da:	4618      	mov	r0, r3
 80069dc:	f000 f856 	bl	8006a8c <DACREF>
	MAX_AMPLITUDE = value;
 80069e0:	4a05      	ldr	r2, [pc, #20]	; (80069f8 <LOLA_SET_MAX_AMPLITUDE+0x50>)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6013      	str	r3, [r2, #0]
}
 80069e6:	bf00      	nop
 80069e8:	3708      	adds	r7, #8
 80069ea:	46bd      	mov	sp, r7
 80069ec:	bd80      	pop	{r7, pc}
 80069ee:	bf00      	nop
 80069f0:	9999999a 	.word	0x9999999a
 80069f4:	40199999 	.word	0x40199999
 80069f8:	200003c4 	.word	0x200003c4

080069fc <DAC_DIRECT_DATA>:

void DAC_DIRECT_DATA(float value)
{
 80069fc:	b580      	push	{r7, lr}
 80069fe:	b084      	sub	sp, #16
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
	uint8_t byte[4];

	int16_t data = (int16_t)(2048*value/MAX_AMPLITUDE);
 8006a04:	f04f 418a 	mov.w	r1, #1157627904	; 0x45000000
 8006a08:	6878      	ldr	r0, [r7, #4]
 8006a0a:	f7fa f9bb 	bl	8000d84 <__aeabi_fmul>
 8006a0e:	4603      	mov	r3, r0
 8006a10:	461a      	mov	r2, r3
 8006a12:	4b1b      	ldr	r3, [pc, #108]	; (8006a80 <DAC_DIRECT_DATA+0x84>)
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	4619      	mov	r1, r3
 8006a18:	4610      	mov	r0, r2
 8006a1a:	f7fa fa67 	bl	8000eec <__aeabi_fdiv>
 8006a1e:	4603      	mov	r3, r0
 8006a20:	4618      	mov	r0, r3
 8006a22:	f7fa fb75 	bl	8001110 <__aeabi_f2iz>
 8006a26:	4603      	mov	r3, r0
 8006a28:	81fb      	strh	r3, [r7, #14]

	byte[0] = 0;
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	723b      	strb	r3, [r7, #8]
	byte[1] = (int8_t)((data>>8)&0x000f);
 8006a2e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006a32:	121b      	asrs	r3, r3, #8
 8006a34:	b21b      	sxth	r3, r3
 8006a36:	b2db      	uxtb	r3, r3
 8006a38:	f003 030f 	and.w	r3, r3, #15
 8006a3c:	b2db      	uxtb	r3, r3
 8006a3e:	727b      	strb	r3, [r7, #9]
	byte[2] = (int8_t)(data&0x00ff);
 8006a40:	89fb      	ldrh	r3, [r7, #14]
 8006a42:	b2db      	uxtb	r3, r3
 8006a44:	72bb      	strb	r3, [r7, #10]
	byte[3] = (int8_t)DAC_DIRECTDATA;
 8006a46:	2304      	movs	r3, #4
 8006a48:	72fb      	strb	r3, [r7, #11]

	HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 8006a4a:	f107 0108 	add.w	r1, r7, #8
 8006a4e:	2364      	movs	r3, #100	; 0x64
 8006a50:	2204      	movs	r2, #4
 8006a52:	480c      	ldr	r0, [pc, #48]	; (8006a84 <DAC_DIRECT_DATA+0x88>)
 8006a54:	f7fd fbc0 	bl	80041d8 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8006a58:	2200      	movs	r2, #0
 8006a5a:	2110      	movs	r1, #16
 8006a5c:	480a      	ldr	r0, [pc, #40]	; (8006a88 <DAC_DIRECT_DATA+0x8c>)
 8006a5e:	f7fc f9ac 	bl	8002dba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 8006a62:	2201      	movs	r2, #1
 8006a64:	2110      	movs	r1, #16
 8006a66:	4808      	ldr	r0, [pc, #32]	; (8006a88 <DAC_DIRECT_DATA+0x8c>)
 8006a68:	f7fc f9a7 	bl	8002dba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	2110      	movs	r1, #16
 8006a70:	4805      	ldr	r0, [pc, #20]	; (8006a88 <DAC_DIRECT_DATA+0x8c>)
 8006a72:	f7fc f9a2 	bl	8002dba <HAL_GPIO_WritePin>
}
 8006a76:	bf00      	nop
 8006a78:	3710      	adds	r7, #16
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	bd80      	pop	{r7, pc}
 8006a7e:	bf00      	nop
 8006a80:	200003c4 	.word	0x200003c4
 8006a84:	20000290 	.word	0x20000290
 8006a88:	40010800 	.word	0x40010800

08006a8c <DACREF>:
#include "trim.h"

float DACref = 0;

void DACREF(float v) // 0 <= v <= 2.5
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b084      	sub	sp, #16
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
	uint16_t DATA;
	v = trimFloat(v, 0, 2.5);
 8006a94:	4a27      	ldr	r2, [pc, #156]	; (8006b34 <DACREF+0xa8>)
 8006a96:	f04f 0100 	mov.w	r1, #0
 8006a9a:	6878      	ldr	r0, [r7, #4]
 8006a9c:	f000 fd5a 	bl	8007554 <trimFloat>
 8006aa0:	6078      	str	r0, [r7, #4]
	if(v==2.5) DATA = 0xffff;
 8006aa2:	4924      	ldr	r1, [pc, #144]	; (8006b34 <DACREF+0xa8>)
 8006aa4:	6878      	ldr	r0, [r7, #4]
 8006aa6:	f7fa fb01 	bl	80010ac <__aeabi_fcmpeq>
 8006aaa:	4603      	mov	r3, r0
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d003      	beq.n	8006ab8 <DACREF+0x2c>
 8006ab0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006ab4:	81fb      	strh	r3, [r7, #14]
 8006ab6:	e018      	b.n	8006aea <DACREF+0x5e>
	else DATA = (uint16_t)(16384*(v/2.5));
 8006ab8:	6878      	ldr	r0, [r7, #4]
 8006aba:	f7f9 fcb5 	bl	8000428 <__aeabi_f2d>
 8006abe:	f04f 0200 	mov.w	r2, #0
 8006ac2:	4b1d      	ldr	r3, [pc, #116]	; (8006b38 <DACREF+0xac>)
 8006ac4:	f7f9 fe32 	bl	800072c <__aeabi_ddiv>
 8006ac8:	4602      	mov	r2, r0
 8006aca:	460b      	mov	r3, r1
 8006acc:	4610      	mov	r0, r2
 8006ace:	4619      	mov	r1, r3
 8006ad0:	f04f 0200 	mov.w	r2, #0
 8006ad4:	4b19      	ldr	r3, [pc, #100]	; (8006b3c <DACREF+0xb0>)
 8006ad6:	f7f9 fcff 	bl	80004d8 <__aeabi_dmul>
 8006ada:	4602      	mov	r2, r0
 8006adc:	460b      	mov	r3, r1
 8006ade:	4610      	mov	r0, r2
 8006ae0:	4619      	mov	r1, r3
 8006ae2:	f7f9 ffd1 	bl	8000a88 <__aeabi_d2uiz>
 8006ae6:	4603      	mov	r3, r0
 8006ae8:	81fb      	strh	r3, [r7, #14]

	DACref = v;
 8006aea:	4a15      	ldr	r2, [pc, #84]	; (8006b40 <DACREF+0xb4>)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6013      	str	r3, [r2, #0]

	uint8_t byte[3];

	byte[0] = (3<<1)|(1<<4);	//3 shifted=channel D	1 shifted=load
 8006af0:	2316      	movs	r3, #22
 8006af2:	723b      	strb	r3, [r7, #8]
	byte[1] = (uint8_t)((DATA >> 6)&0x00ff);
 8006af4:	89fb      	ldrh	r3, [r7, #14]
 8006af6:	099b      	lsrs	r3, r3, #6
 8006af8:	b29b      	uxth	r3, r3
 8006afa:	b2db      	uxtb	r3, r3
 8006afc:	727b      	strb	r3, [r7, #9]
	byte[2] = (uint8_t)((DATA << 2)&0x00ff);
 8006afe:	89fb      	ldrh	r3, [r7, #14]
 8006b00:	009b      	lsls	r3, r3, #2
 8006b02:	b2db      	uxtb	r3, r3
 8006b04:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 0);
 8006b06:	2200      	movs	r2, #0
 8006b08:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006b0c:	480d      	ldr	r0, [pc, #52]	; (8006b44 <DACREF+0xb8>)
 8006b0e:	f7fc f954 	bl	8002dba <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 3, 100);
 8006b12:	f107 0108 	add.w	r1, r7, #8
 8006b16:	2364      	movs	r3, #100	; 0x64
 8006b18:	2203      	movs	r2, #3
 8006b1a:	480b      	ldr	r0, [pc, #44]	; (8006b48 <DACREF+0xbc>)
 8006b1c:	f7fd fb5c 	bl	80041d8 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 1);
 8006b20:	2201      	movs	r2, #1
 8006b22:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006b26:	4807      	ldr	r0, [pc, #28]	; (8006b44 <DACREF+0xb8>)
 8006b28:	f7fc f947 	bl	8002dba <HAL_GPIO_WritePin>
}
 8006b2c:	bf00      	nop
 8006b2e:	3710      	adds	r7, #16
 8006b30:	46bd      	mov	sp, r7
 8006b32:	bd80      	pop	{r7, pc}
 8006b34:	40200000 	.word	0x40200000
 8006b38:	40040000 	.word	0x40040000
 8006b3c:	40d00000 	.word	0x40d00000
 8006b40:	200003c8 	.word	0x200003c8
 8006b44:	40011000 	.word	0x40011000
 8006b48:	20000290 	.word	0x20000290

08006b4c <DACOFFS>:

void DACOFFS(float v) // -12.5 <= v <= 12.5
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b084      	sub	sp, #16
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
	uint16_t DATA;
	v = trimFloat(v, -12.5, 12.5);
 8006b54:	4a2a      	ldr	r2, [pc, #168]	; (8006c00 <DACOFFS+0xb4>)
 8006b56:	492b      	ldr	r1, [pc, #172]	; (8006c04 <DACOFFS+0xb8>)
 8006b58:	6878      	ldr	r0, [r7, #4]
 8006b5a:	f000 fcfb 	bl	8007554 <trimFloat>
 8006b5e:	6078      	str	r0, [r7, #4]
	if(v==12.5) DATA = 0xffff;
 8006b60:	4927      	ldr	r1, [pc, #156]	; (8006c00 <DACOFFS+0xb4>)
 8006b62:	6878      	ldr	r0, [r7, #4]
 8006b64:	f7fa faa2 	bl	80010ac <__aeabi_fcmpeq>
 8006b68:	4603      	mov	r3, r0
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d003      	beq.n	8006b76 <DACOFFS+0x2a>
 8006b6e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006b72:	81fb      	strh	r3, [r7, #14]
 8006b74:	e021      	b.n	8006bba <DACOFFS+0x6e>
	else DATA = (uint16_t)(16384*((v+12.5)/25));
 8006b76:	6878      	ldr	r0, [r7, #4]
 8006b78:	f7f9 fc56 	bl	8000428 <__aeabi_f2d>
 8006b7c:	f04f 0200 	mov.w	r2, #0
 8006b80:	4b21      	ldr	r3, [pc, #132]	; (8006c08 <DACOFFS+0xbc>)
 8006b82:	f7f9 faf3 	bl	800016c <__adddf3>
 8006b86:	4602      	mov	r2, r0
 8006b88:	460b      	mov	r3, r1
 8006b8a:	4610      	mov	r0, r2
 8006b8c:	4619      	mov	r1, r3
 8006b8e:	f04f 0200 	mov.w	r2, #0
 8006b92:	4b1e      	ldr	r3, [pc, #120]	; (8006c0c <DACOFFS+0xc0>)
 8006b94:	f7f9 fdca 	bl	800072c <__aeabi_ddiv>
 8006b98:	4602      	mov	r2, r0
 8006b9a:	460b      	mov	r3, r1
 8006b9c:	4610      	mov	r0, r2
 8006b9e:	4619      	mov	r1, r3
 8006ba0:	f04f 0200 	mov.w	r2, #0
 8006ba4:	4b1a      	ldr	r3, [pc, #104]	; (8006c10 <DACOFFS+0xc4>)
 8006ba6:	f7f9 fc97 	bl	80004d8 <__aeabi_dmul>
 8006baa:	4602      	mov	r2, r0
 8006bac:	460b      	mov	r3, r1
 8006bae:	4610      	mov	r0, r2
 8006bb0:	4619      	mov	r1, r3
 8006bb2:	f7f9 ff69 	bl	8000a88 <__aeabi_d2uiz>
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	81fb      	strh	r3, [r7, #14]

	uint8_t byte[3];

	byte[0] = (2<<1)|(1<<4);	//2 shifted=channel C	1 shifted=load
 8006bba:	2314      	movs	r3, #20
 8006bbc:	723b      	strb	r3, [r7, #8]
	byte[1] = (uint8_t)((DATA >> 6)&0x00ff);
 8006bbe:	89fb      	ldrh	r3, [r7, #14]
 8006bc0:	099b      	lsrs	r3, r3, #6
 8006bc2:	b29b      	uxth	r3, r3
 8006bc4:	b2db      	uxtb	r3, r3
 8006bc6:	727b      	strb	r3, [r7, #9]
	byte[2] = (uint8_t)((DATA << 2)&0x00ff);
 8006bc8:	89fb      	ldrh	r3, [r7, #14]
 8006bca:	009b      	lsls	r3, r3, #2
 8006bcc:	b2db      	uxtb	r3, r3
 8006bce:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 0);
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006bd6:	480f      	ldr	r0, [pc, #60]	; (8006c14 <DACOFFS+0xc8>)
 8006bd8:	f7fc f8ef 	bl	8002dba <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 3, 100);
 8006bdc:	f107 0108 	add.w	r1, r7, #8
 8006be0:	2364      	movs	r3, #100	; 0x64
 8006be2:	2203      	movs	r2, #3
 8006be4:	480c      	ldr	r0, [pc, #48]	; (8006c18 <DACOFFS+0xcc>)
 8006be6:	f7fd faf7 	bl	80041d8 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 1);
 8006bea:	2201      	movs	r2, #1
 8006bec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006bf0:	4808      	ldr	r0, [pc, #32]	; (8006c14 <DACOFFS+0xc8>)
 8006bf2:	f7fc f8e2 	bl	8002dba <HAL_GPIO_WritePin>
}
 8006bf6:	bf00      	nop
 8006bf8:	3710      	adds	r7, #16
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	bd80      	pop	{r7, pc}
 8006bfe:	bf00      	nop
 8006c00:	41480000 	.word	0x41480000
 8006c04:	c1480000 	.word	0xc1480000
 8006c08:	40290000 	.word	0x40290000
 8006c0c:	40390000 	.word	0x40390000
 8006c10:	40d00000 	.word	0x40d00000
 8006c14:	40011000 	.word	0x40011000
 8006c18:	20000290 	.word	0x20000290

08006c1c <ADCREF>:

void ADCREF(float v) // 0 <= v <= 2.5
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	b084      	sub	sp, #16
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
	uint16_t DATA;
	v = trimFloat(v, 0, 2.5);
 8006c24:	4a26      	ldr	r2, [pc, #152]	; (8006cc0 <ADCREF+0xa4>)
 8006c26:	f04f 0100 	mov.w	r1, #0
 8006c2a:	6878      	ldr	r0, [r7, #4]
 8006c2c:	f000 fc92 	bl	8007554 <trimFloat>
 8006c30:	6078      	str	r0, [r7, #4]
	if(v==2.5) DATA = 0xffff;
 8006c32:	4923      	ldr	r1, [pc, #140]	; (8006cc0 <ADCREF+0xa4>)
 8006c34:	6878      	ldr	r0, [r7, #4]
 8006c36:	f7fa fa39 	bl	80010ac <__aeabi_fcmpeq>
 8006c3a:	4603      	mov	r3, r0
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d003      	beq.n	8006c48 <ADCREF+0x2c>
 8006c40:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006c44:	81fb      	strh	r3, [r7, #14]
 8006c46:	e018      	b.n	8006c7a <ADCREF+0x5e>
	else DATA = (uint16_t)(16384*(v/2.5));
 8006c48:	6878      	ldr	r0, [r7, #4]
 8006c4a:	f7f9 fbed 	bl	8000428 <__aeabi_f2d>
 8006c4e:	f04f 0200 	mov.w	r2, #0
 8006c52:	4b1c      	ldr	r3, [pc, #112]	; (8006cc4 <ADCREF+0xa8>)
 8006c54:	f7f9 fd6a 	bl	800072c <__aeabi_ddiv>
 8006c58:	4602      	mov	r2, r0
 8006c5a:	460b      	mov	r3, r1
 8006c5c:	4610      	mov	r0, r2
 8006c5e:	4619      	mov	r1, r3
 8006c60:	f04f 0200 	mov.w	r2, #0
 8006c64:	4b18      	ldr	r3, [pc, #96]	; (8006cc8 <ADCREF+0xac>)
 8006c66:	f7f9 fc37 	bl	80004d8 <__aeabi_dmul>
 8006c6a:	4602      	mov	r2, r0
 8006c6c:	460b      	mov	r3, r1
 8006c6e:	4610      	mov	r0, r2
 8006c70:	4619      	mov	r1, r3
 8006c72:	f7f9 ff09 	bl	8000a88 <__aeabi_d2uiz>
 8006c76:	4603      	mov	r3, r0
 8006c78:	81fb      	strh	r3, [r7, #14]

	uint8_t byte[3];

	byte[0] = (1<<1)|(1<<4); //1 shifted=channel B	1 shifted=load
 8006c7a:	2312      	movs	r3, #18
 8006c7c:	723b      	strb	r3, [r7, #8]
	byte[1] = (uint8_t)((DATA >> 6)&0x00ff);
 8006c7e:	89fb      	ldrh	r3, [r7, #14]
 8006c80:	099b      	lsrs	r3, r3, #6
 8006c82:	b29b      	uxth	r3, r3
 8006c84:	b2db      	uxtb	r3, r3
 8006c86:	727b      	strb	r3, [r7, #9]
	byte[2] = (uint8_t)((DATA << 2)&0x00ff);
 8006c88:	89fb      	ldrh	r3, [r7, #14]
 8006c8a:	009b      	lsls	r3, r3, #2
 8006c8c:	b2db      	uxtb	r3, r3
 8006c8e:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 0);
 8006c90:	2200      	movs	r2, #0
 8006c92:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006c96:	480d      	ldr	r0, [pc, #52]	; (8006ccc <ADCREF+0xb0>)
 8006c98:	f7fc f88f 	bl	8002dba <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 3, 100);
 8006c9c:	f107 0108 	add.w	r1, r7, #8
 8006ca0:	2364      	movs	r3, #100	; 0x64
 8006ca2:	2203      	movs	r2, #3
 8006ca4:	480a      	ldr	r0, [pc, #40]	; (8006cd0 <ADCREF+0xb4>)
 8006ca6:	f7fd fa97 	bl	80041d8 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 1);
 8006caa:	2201      	movs	r2, #1
 8006cac:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006cb0:	4806      	ldr	r0, [pc, #24]	; (8006ccc <ADCREF+0xb0>)
 8006cb2:	f7fc f882 	bl	8002dba <HAL_GPIO_WritePin>
}
 8006cb6:	bf00      	nop
 8006cb8:	3710      	adds	r7, #16
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}
 8006cbe:	bf00      	nop
 8006cc0:	40200000 	.word	0x40200000
 8006cc4:	40040000 	.word	0x40040000
 8006cc8:	40d00000 	.word	0x40d00000
 8006ccc:	40011000 	.word	0x40011000
 8006cd0:	20000290 	.word	0x20000290

08006cd4 <ADCOFFS>:

void ADCOFFS(float v) // -12.5 <= v <= 12.5
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b084      	sub	sp, #16
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
	uint16_t DATA;
	v = trimFloat(v, -12.5, 12.5);
 8006cdc:	4a2a      	ldr	r2, [pc, #168]	; (8006d88 <ADCOFFS+0xb4>)
 8006cde:	492b      	ldr	r1, [pc, #172]	; (8006d8c <ADCOFFS+0xb8>)
 8006ce0:	6878      	ldr	r0, [r7, #4]
 8006ce2:	f000 fc37 	bl	8007554 <trimFloat>
 8006ce6:	6078      	str	r0, [r7, #4]
	if(v==12.5) DATA = 0xffff;
 8006ce8:	4927      	ldr	r1, [pc, #156]	; (8006d88 <ADCOFFS+0xb4>)
 8006cea:	6878      	ldr	r0, [r7, #4]
 8006cec:	f7fa f9de 	bl	80010ac <__aeabi_fcmpeq>
 8006cf0:	4603      	mov	r3, r0
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d003      	beq.n	8006cfe <ADCOFFS+0x2a>
 8006cf6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006cfa:	81fb      	strh	r3, [r7, #14]
 8006cfc:	e021      	b.n	8006d42 <ADCOFFS+0x6e>
	else DATA = (uint16_t)(16384*((v+12.5)/25));
 8006cfe:	6878      	ldr	r0, [r7, #4]
 8006d00:	f7f9 fb92 	bl	8000428 <__aeabi_f2d>
 8006d04:	f04f 0200 	mov.w	r2, #0
 8006d08:	4b21      	ldr	r3, [pc, #132]	; (8006d90 <ADCOFFS+0xbc>)
 8006d0a:	f7f9 fa2f 	bl	800016c <__adddf3>
 8006d0e:	4602      	mov	r2, r0
 8006d10:	460b      	mov	r3, r1
 8006d12:	4610      	mov	r0, r2
 8006d14:	4619      	mov	r1, r3
 8006d16:	f04f 0200 	mov.w	r2, #0
 8006d1a:	4b1e      	ldr	r3, [pc, #120]	; (8006d94 <ADCOFFS+0xc0>)
 8006d1c:	f7f9 fd06 	bl	800072c <__aeabi_ddiv>
 8006d20:	4602      	mov	r2, r0
 8006d22:	460b      	mov	r3, r1
 8006d24:	4610      	mov	r0, r2
 8006d26:	4619      	mov	r1, r3
 8006d28:	f04f 0200 	mov.w	r2, #0
 8006d2c:	4b1a      	ldr	r3, [pc, #104]	; (8006d98 <ADCOFFS+0xc4>)
 8006d2e:	f7f9 fbd3 	bl	80004d8 <__aeabi_dmul>
 8006d32:	4602      	mov	r2, r0
 8006d34:	460b      	mov	r3, r1
 8006d36:	4610      	mov	r0, r2
 8006d38:	4619      	mov	r1, r3
 8006d3a:	f7f9 fea5 	bl	8000a88 <__aeabi_d2uiz>
 8006d3e:	4603      	mov	r3, r0
 8006d40:	81fb      	strh	r3, [r7, #14]

	uint8_t byte[3];

	byte[0] = (1<<4); //none shifted=channel A	1 shifted=load
 8006d42:	2310      	movs	r3, #16
 8006d44:	723b      	strb	r3, [r7, #8]
	byte[1] = (uint8_t)((DATA >> 6)&0x00ff);
 8006d46:	89fb      	ldrh	r3, [r7, #14]
 8006d48:	099b      	lsrs	r3, r3, #6
 8006d4a:	b29b      	uxth	r3, r3
 8006d4c:	b2db      	uxtb	r3, r3
 8006d4e:	727b      	strb	r3, [r7, #9]
	byte[2] = (uint8_t)((DATA << 2)&0x00ff);
 8006d50:	89fb      	ldrh	r3, [r7, #14]
 8006d52:	009b      	lsls	r3, r3, #2
 8006d54:	b2db      	uxtb	r3, r3
 8006d56:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 0);
 8006d58:	2200      	movs	r2, #0
 8006d5a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006d5e:	480f      	ldr	r0, [pc, #60]	; (8006d9c <ADCOFFS+0xc8>)
 8006d60:	f7fc f82b 	bl	8002dba <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 3, 100);
 8006d64:	f107 0108 	add.w	r1, r7, #8
 8006d68:	2364      	movs	r3, #100	; 0x64
 8006d6a:	2203      	movs	r2, #3
 8006d6c:	480c      	ldr	r0, [pc, #48]	; (8006da0 <ADCOFFS+0xcc>)
 8006d6e:	f7fd fa33 	bl	80041d8 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 1);
 8006d72:	2201      	movs	r2, #1
 8006d74:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006d78:	4808      	ldr	r0, [pc, #32]	; (8006d9c <ADCOFFS+0xc8>)
 8006d7a:	f7fc f81e 	bl	8002dba <HAL_GPIO_WritePin>
}
 8006d7e:	bf00      	nop
 8006d80:	3710      	adds	r7, #16
 8006d82:	46bd      	mov	sp, r7
 8006d84:	bd80      	pop	{r7, pc}
 8006d86:	bf00      	nop
 8006d88:	41480000 	.word	0x41480000
 8006d8c:	c1480000 	.word	0xc1480000
 8006d90:	40290000 	.word	0x40290000
 8006d94:	40390000 	.word	0x40390000
 8006d98:	40d00000 	.word	0x40d00000
 8006d9c:	40011000 	.word	0x40011000
 8006da0:	20000290 	.word	0x20000290

08006da4 <RS485_Transmit>:

char TXbuff[RS485BUFFSIZE] = {0};
char RXbuff[RS485BUFFSIZE] = {0};

void RS485_Transmit(char *message)
{
 8006da4:	b580      	push	{r7, lr}
 8006da6:	b082      	sub	sp, #8
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
	//strcat(message, "\r\n");

	HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, 1);	// Enable Driver
 8006dac:	2201      	movs	r2, #1
 8006dae:	2120      	movs	r1, #32
 8006db0:	480a      	ldr	r0, [pc, #40]	; (8006ddc <RS485_Transmit+0x38>)
 8006db2:	f7fc f802 	bl	8002dba <HAL_GPIO_WritePin>
	HAL_UART_Transmit(&huart1, message, strlen(message), 100);	// Transmit
 8006db6:	6878      	ldr	r0, [r7, #4]
 8006db8:	f7f9 f9ca 	bl	8000150 <strlen>
 8006dbc:	4603      	mov	r3, r0
 8006dbe:	b29a      	uxth	r2, r3
 8006dc0:	2364      	movs	r3, #100	; 0x64
 8006dc2:	6879      	ldr	r1, [r7, #4]
 8006dc4:	4806      	ldr	r0, [pc, #24]	; (8006de0 <RS485_Transmit+0x3c>)
 8006dc6:	f7fe fb05 	bl	80053d4 <HAL_UART_Transmit>
	HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, 0);	// Disable Driver
 8006dca:	2200      	movs	r2, #0
 8006dcc:	2120      	movs	r1, #32
 8006dce:	4803      	ldr	r0, [pc, #12]	; (8006ddc <RS485_Transmit+0x38>)
 8006dd0:	f7fb fff3 	bl	8002dba <HAL_GPIO_WritePin>
}
 8006dd4:	bf00      	nop
 8006dd6:	3708      	adds	r7, #8
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	bd80      	pop	{r7, pc}
 8006ddc:	40010c00 	.word	0x40010c00
 8006de0:	20000330 	.word	0x20000330

08006de4 <SCPIC_FID>:
		sprintf(TXbuff, "%s\r\n", message);
	}
}

void SCPIC_FID(struct subword* subwords, int length)
{
 8006de4:	b5b0      	push	{r4, r5, r7, lr}
 8006de6:	b088      	sub	sp, #32
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	6078      	str	r0, [r7, #4]
 8006dec:	6039      	str	r1, [r7, #0]
	if(length != 1) return;
 8006dee:	683b      	ldr	r3, [r7, #0]
 8006df0:	2b01      	cmp	r3, #1
 8006df2:	d122      	bne.n	8006e3a <SCPIC_FID+0x56>
	if(subwords->type != params) return;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	781b      	ldrb	r3, [r3, #0]
 8006df8:	2b01      	cmp	r3, #1
 8006dfa:	d120      	bne.n	8006e3e <SCPIC_FID+0x5a>
	Subword subword = *subwords;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	f107 0408 	add.w	r4, r7, #8
 8006e02:	461d      	mov	r5, r3
 8006e04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006e06:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006e08:	682b      	ldr	r3, [r5, #0]
 8006e0a:	6023      	str	r3, [r4, #0]
	strcpy(TXbuff,"OK\r\n");
 8006e0c:	4b0e      	ldr	r3, [pc, #56]	; (8006e48 <SCPIC_FID+0x64>)
 8006e0e:	4a0f      	ldr	r2, [pc, #60]	; (8006e4c <SCPIC_FID+0x68>)
 8006e10:	6810      	ldr	r0, [r2, #0]
 8006e12:	6018      	str	r0, [r3, #0]
 8006e14:	7912      	ldrb	r2, [r2, #4]
 8006e16:	711a      	strb	r2, [r3, #4]

	if(subword.type == params && subword.paramType == EVAL_P)
 8006e18:	7a3b      	ldrb	r3, [r7, #8]
 8006e1a:	2b01      	cmp	r3, #1
 8006e1c:	d110      	bne.n	8006e40 <SCPIC_FID+0x5c>
 8006e1e:	7c3b      	ldrb	r3, [r7, #16]
 8006e20:	2b02      	cmp	r3, #2
 8006e22:	d10d      	bne.n	8006e40 <SCPIC_FID+0x5c>
	{
		uint16_t id = LOLA_GET_FIRMWAREID();
 8006e24:	f7ff fd80 	bl	8006928 <LOLA_GET_FIRMWAREID>
 8006e28:	4603      	mov	r3, r0
 8006e2a:	83fb      	strh	r3, [r7, #30]
		sprintf(TXbuff, "%x\r\n", id);
 8006e2c:	8bfb      	ldrh	r3, [r7, #30]
 8006e2e:	461a      	mov	r2, r3
 8006e30:	4907      	ldr	r1, [pc, #28]	; (8006e50 <SCPIC_FID+0x6c>)
 8006e32:	4805      	ldr	r0, [pc, #20]	; (8006e48 <SCPIC_FID+0x64>)
 8006e34:	f001 fa68 	bl	8008308 <siprintf>
 8006e38:	e002      	b.n	8006e40 <SCPIC_FID+0x5c>
	if(length != 1) return;
 8006e3a:	bf00      	nop
 8006e3c:	e000      	b.n	8006e40 <SCPIC_FID+0x5c>
	if(subwords->type != params) return;
 8006e3e:	bf00      	nop

		default:

			break;
	}*/
}
 8006e40:	3720      	adds	r7, #32
 8006e42:	46bd      	mov	sp, r7
 8006e44:	bdb0      	pop	{r4, r5, r7, pc}
 8006e46:	bf00      	nop
 8006e48:	200003cc 	.word	0x200003cc
 8006e4c:	0800b0c8 	.word	0x0800b0c8
 8006e50:	0800b0d0 	.word	0x0800b0d0

08006e54 <ReformatString>:
//int defaultClassIndex;
int classLength = 0;
int defaultClassIndex = -1;

char* ReformatString(char* chararr, int arrMaxSize)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b084      	sub	sp, #16
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
 8006e5c:	6039      	str	r1, [r7, #0]
	char* temp = (char*)calloc(strlen(chararr) + 1, sizeof(char));
 8006e5e:	6878      	ldr	r0, [r7, #4]
 8006e60:	f7f9 f976 	bl	8000150 <strlen>
 8006e64:	4603      	mov	r3, r0
 8006e66:	3301      	adds	r3, #1
 8006e68:	2101      	movs	r1, #1
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	f000 fb94 	bl	8007598 <calloc>
 8006e70:	4603      	mov	r3, r0
 8006e72:	60bb      	str	r3, [r7, #8]
	strcpy(temp, chararr);
 8006e74:	6879      	ldr	r1, [r7, #4]
 8006e76:	68b8      	ldr	r0, [r7, #8]
 8006e78:	f001 fb5d 	bl	8008536 <strcpy>
	for (int i = 0; i < arrMaxSize && chararr[i] != '\0'; i++)	// format into proper string so stdlib.h can be used
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	60fb      	str	r3, [r7, #12]
 8006e80:	e015      	b.n	8006eae <ReformatString+0x5a>
	{
		if (chararr[i] == '\r' || chararr[i] == '\n')
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	687a      	ldr	r2, [r7, #4]
 8006e86:	4413      	add	r3, r2
 8006e88:	781b      	ldrb	r3, [r3, #0]
 8006e8a:	2b0d      	cmp	r3, #13
 8006e8c:	d005      	beq.n	8006e9a <ReformatString+0x46>
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	687a      	ldr	r2, [r7, #4]
 8006e92:	4413      	add	r3, r2
 8006e94:	781b      	ldrb	r3, [r3, #0]
 8006e96:	2b0a      	cmp	r3, #10
 8006e98:	d106      	bne.n	8006ea8 <ReformatString+0x54>
		{
			temp[i] = '\0';
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	68ba      	ldr	r2, [r7, #8]
 8006e9e:	4413      	add	r3, r2
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	701a      	strb	r2, [r3, #0]
			return temp;
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	e00d      	b.n	8006ec4 <ReformatString+0x70>
	for (int i = 0; i < arrMaxSize && chararr[i] != '\0'; i++)	// format into proper string so stdlib.h can be used
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	3301      	adds	r3, #1
 8006eac:	60fb      	str	r3, [r7, #12]
 8006eae:	68fa      	ldr	r2, [r7, #12]
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	429a      	cmp	r2, r3
 8006eb4:	da05      	bge.n	8006ec2 <ReformatString+0x6e>
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	687a      	ldr	r2, [r7, #4]
 8006eba:	4413      	add	r3, r2
 8006ebc:	781b      	ldrb	r3, [r3, #0]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d1df      	bne.n	8006e82 <ReformatString+0x2e>
		}
	}
	return temp;
 8006ec2:	68bb      	ldr	r3, [r7, #8]
}
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	3710      	adds	r7, #16
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	bd80      	pop	{r7, pc}

08006ecc <generateSubwordn>:

Subword* generateSubwordn(char* subcommand, int length, Class* class)
{
 8006ecc:	b580      	push	{r7, lr}
 8006ece:	b088      	sub	sp, #32
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	60f8      	str	r0, [r7, #12]
 8006ed4:	60b9      	str	r1, [r7, #8]
 8006ed6:	607a      	str	r2, [r7, #4]
	//ubword finalSubword = { .type = params, .integerParam = 0, .otherParam = NULL, .paramType = 0 };
	Subword* final = (Subword*)malloc(sizeof(Subword));
 8006ed8:	2014      	movs	r0, #20
 8006eda:	f000 fb79 	bl	80075d0 <malloc>
 8006ede:	4603      	mov	r3, r0
 8006ee0:	617b      	str	r3, [r7, #20]
	final->type = params;
 8006ee2:	697b      	ldr	r3, [r7, #20]
 8006ee4:	2201      	movs	r2, #1
 8006ee6:	701a      	strb	r2, [r3, #0]
	final->integerParam = 0;
 8006ee8:	697b      	ldr	r3, [r7, #20]
 8006eea:	2200      	movs	r2, #0
 8006eec:	60da      	str	r2, [r3, #12]
	final->otherParam = NULL;
 8006eee:	697b      	ldr	r3, [r7, #20]
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	611a      	str	r2, [r3, #16]
	final->paramType = 0;
 8006ef4:	697b      	ldr	r3, [r7, #20]
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	721a      	strb	r2, [r3, #8]

	for (int i = 0; i < class->functionsLength; i++)
 8006efa:	2300      	movs	r3, #0
 8006efc:	61fb      	str	r3, [r7, #28]
 8006efe:	e018      	b.n	8006f32 <generateSubwordn+0x66>
	{
		if (!strncmp(subcommand, class->functions[i].name, length))
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	685a      	ldr	r2, [r3, #4]
 8006f04:	69fb      	ldr	r3, [r7, #28]
 8006f06:	00db      	lsls	r3, r3, #3
 8006f08:	4413      	add	r3, r2
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	68ba      	ldr	r2, [r7, #8]
 8006f0e:	4619      	mov	r1, r3
 8006f10:	68f8      	ldr	r0, [r7, #12]
 8006f12:	f001 fa64 	bl	80083de <strncmp>
 8006f16:	4603      	mov	r3, r0
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d107      	bne.n	8006f2c <generateSubwordn+0x60>
		{
			//finalSubword.type = function;
			//finalSubword.functionIndex = i;
			//return &finalSubword;
			final->type = function;
 8006f1c:	697b      	ldr	r3, [r7, #20]
 8006f1e:	2200      	movs	r2, #0
 8006f20:	701a      	strb	r2, [r3, #0]
			final->functionIndex = i;
 8006f22:	697b      	ldr	r3, [r7, #20]
 8006f24:	69fa      	ldr	r2, [r7, #28]
 8006f26:	605a      	str	r2, [r3, #4]
			return final;
 8006f28:	697b      	ldr	r3, [r7, #20]
 8006f2a:	e04c      	b.n	8006fc6 <generateSubwordn+0xfa>
	for (int i = 0; i < class->functionsLength; i++)
 8006f2c:	69fb      	ldr	r3, [r7, #28]
 8006f2e:	3301      	adds	r3, #1
 8006f30:	61fb      	str	r3, [r7, #28]
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	689b      	ldr	r3, [r3, #8]
 8006f36:	69fa      	ldr	r2, [r7, #28]
 8006f38:	429a      	cmp	r2, r3
 8006f3a:	dbe1      	blt.n	8006f00 <generateSubwordn+0x34>
		}
	}

	for (int i = 0; i < paramsLength; i++)
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	61bb      	str	r3, [r7, #24]
 8006f40:	e014      	b.n	8006f6c <generateSubwordn+0xa0>
	{
		if (!strncmp(subcommand, paramsList[i], length))
 8006f42:	4a23      	ldr	r2, [pc, #140]	; (8006fd0 <generateSubwordn+0x104>)
 8006f44:	69bb      	ldr	r3, [r7, #24]
 8006f46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f4a:	68ba      	ldr	r2, [r7, #8]
 8006f4c:	4619      	mov	r1, r3
 8006f4e:	68f8      	ldr	r0, [r7, #12]
 8006f50:	f001 fa45 	bl	80083de <strncmp>
 8006f54:	4603      	mov	r3, r0
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d105      	bne.n	8006f66 <generateSubwordn+0x9a>
		{
			//finalSubword.paramType = (ParamTypes)i;
			//return &finalSubword;
			final->paramType = (ParamTypes)i;
 8006f5a:	69bb      	ldr	r3, [r7, #24]
 8006f5c:	b2da      	uxtb	r2, r3
 8006f5e:	697b      	ldr	r3, [r7, #20]
 8006f60:	721a      	strb	r2, [r3, #8]
			return final;
 8006f62:	697b      	ldr	r3, [r7, #20]
 8006f64:	e02f      	b.n	8006fc6 <generateSubwordn+0xfa>
	for (int i = 0; i < paramsLength; i++)
 8006f66:	69bb      	ldr	r3, [r7, #24]
 8006f68:	3301      	adds	r3, #1
 8006f6a:	61bb      	str	r3, [r7, #24]
 8006f6c:	4b19      	ldr	r3, [pc, #100]	; (8006fd4 <generateSubwordn+0x108>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	69ba      	ldr	r2, [r7, #24]
 8006f72:	429a      	cmp	r2, r3
 8006f74:	dbe5      	blt.n	8006f42 <generateSubwordn+0x76>
		}
	}

	int n;
	if ((n = atoi(subcommand)))
 8006f76:	68f8      	ldr	r0, [r7, #12]
 8006f78:	f000 fb0a 	bl	8007590 <atoi>
 8006f7c:	6138      	str	r0, [r7, #16]
 8006f7e:	693b      	ldr	r3, [r7, #16]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d007      	beq.n	8006f94 <generateSubwordn+0xc8>
	{
		//finalSubword.paramType = INT_P;
		//finalSubword.integerParam = n;
		//return &finalSubword;
		final->paramType = INT_P;
 8006f84:	697b      	ldr	r3, [r7, #20]
 8006f86:	2203      	movs	r2, #3
 8006f88:	721a      	strb	r2, [r3, #8]
		final->integerParam = n;
 8006f8a:	697b      	ldr	r3, [r7, #20]
 8006f8c:	693a      	ldr	r2, [r7, #16]
 8006f8e:	60da      	str	r2, [r3, #12]
		return final;
 8006f90:	697b      	ldr	r3, [r7, #20]
 8006f92:	e018      	b.n	8006fc6 <generateSubwordn+0xfa>

	//finalSubword.paramType = OTHER_P;
	//finalSubword.otherParam = (char*)calloc(length + 1, sizeof(char));
	//if (finalSubword.otherParam != NULL) strncpy(finalSubword.otherParam, subcommand, length);
	//return &finalSubword;
	final->paramType = OTHER_P;
 8006f94:	697b      	ldr	r3, [r7, #20]
 8006f96:	2204      	movs	r2, #4
 8006f98:	721a      	strb	r2, [r3, #8]
	final->otherParam = (char*)calloc(length + 1, sizeof(char));
 8006f9a:	68bb      	ldr	r3, [r7, #8]
 8006f9c:	3301      	adds	r3, #1
 8006f9e:	2101      	movs	r1, #1
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	f000 faf9 	bl	8007598 <calloc>
 8006fa6:	4603      	mov	r3, r0
 8006fa8:	461a      	mov	r2, r3
 8006faa:	697b      	ldr	r3, [r7, #20]
 8006fac:	611a      	str	r2, [r3, #16]
	if (final->otherParam != NULL) strncpy(final->otherParam, subcommand, length);
 8006fae:	697b      	ldr	r3, [r7, #20]
 8006fb0:	691b      	ldr	r3, [r3, #16]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d006      	beq.n	8006fc4 <generateSubwordn+0xf8>
 8006fb6:	697b      	ldr	r3, [r7, #20]
 8006fb8:	691b      	ldr	r3, [r3, #16]
 8006fba:	68ba      	ldr	r2, [r7, #8]
 8006fbc:	68f9      	ldr	r1, [r7, #12]
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	f001 fa1f 	bl	8008402 <strncpy>
	return final;
 8006fc4:	697b      	ldr	r3, [r7, #20]
}
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	3720      	adds	r7, #32
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	bd80      	pop	{r7, pc}
 8006fce:	bf00      	nop
 8006fd0:	2000000c 	.word	0x2000000c
 8006fd4:	20000018 	.word	0x20000018

08006fd8 <findClassIndex>:

int findClassIndex(char* subcommand, int length)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b084      	sub	sp, #16
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
 8006fe0:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < classLength; i++)
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	60fb      	str	r3, [r7, #12]
 8006fe6:	e015      	b.n	8007014 <findClassIndex+0x3c>
	{
		if (!strncmp(subcommand, classList[i].name, length))
 8006fe8:	4b10      	ldr	r3, [pc, #64]	; (800702c <findClassIndex+0x54>)
 8006fea:	6819      	ldr	r1, [r3, #0]
 8006fec:	68fa      	ldr	r2, [r7, #12]
 8006fee:	4613      	mov	r3, r2
 8006ff0:	005b      	lsls	r3, r3, #1
 8006ff2:	4413      	add	r3, r2
 8006ff4:	009b      	lsls	r3, r3, #2
 8006ff6:	440b      	add	r3, r1
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	683a      	ldr	r2, [r7, #0]
 8006ffc:	4619      	mov	r1, r3
 8006ffe:	6878      	ldr	r0, [r7, #4]
 8007000:	f001 f9ed 	bl	80083de <strncmp>
 8007004:	4603      	mov	r3, r0
 8007006:	2b00      	cmp	r3, #0
 8007008:	d101      	bne.n	800700e <findClassIndex+0x36>
		{
			return i;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	e009      	b.n	8007022 <findClassIndex+0x4a>
	for (int i = 0; i < classLength; i++)
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	3301      	adds	r3, #1
 8007012:	60fb      	str	r3, [r7, #12]
 8007014:	4b06      	ldr	r3, [pc, #24]	; (8007030 <findClassIndex+0x58>)
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	68fa      	ldr	r2, [r7, #12]
 800701a:	429a      	cmp	r2, r3
 800701c:	dbe4      	blt.n	8006fe8 <findClassIndex+0x10>
		}
	}

	return defaultClassIndex;
 800701e:	4b05      	ldr	r3, [pc, #20]	; (8007034 <findClassIndex+0x5c>)
 8007020:	681b      	ldr	r3, [r3, #0]
}
 8007022:	4618      	mov	r0, r3
 8007024:	3710      	adds	r7, #16
 8007026:	46bd      	mov	sp, r7
 8007028:	bd80      	pop	{r7, pc}
 800702a:	bf00      	nop
 800702c:	2000040c 	.word	0x2000040c
 8007030:	20000410 	.word	0x20000410
 8007034:	2000001c 	.word	0x2000001c

08007038 <generateWordDirect>:

Word* generateWordDirect(char* command)
{
 8007038:	b5b0      	push	{r4, r5, r7, lr}
 800703a:	b08c      	sub	sp, #48	; 0x30
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
	//Word finalWord = { .address = -1, .subwords = NULL, .subwordsCount = 0 };
	Word* final = (Word*)malloc(sizeof(Word));
 8007040:	2010      	movs	r0, #16
 8007042:	f000 fac5 	bl	80075d0 <malloc>
 8007046:	4603      	mov	r3, r0
 8007048:	61bb      	str	r3, [r7, #24]
	final->address = -1;
 800704a:	69bb      	ldr	r3, [r7, #24]
 800704c:	f04f 32ff 	mov.w	r2, #4294967295
 8007050:	601a      	str	r2, [r3, #0]
	final->subwords = NULL;
 8007052:	69bb      	ldr	r3, [r7, #24]
 8007054:	2200      	movs	r2, #0
 8007056:	609a      	str	r2, [r3, #8]
	final->subwordsCount = 0;
 8007058:	69bb      	ldr	r3, [r7, #24]
 800705a:	2200      	movs	r2, #0
 800705c:	60da      	str	r2, [r3, #12]

	char* currSymbol = command;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	62fb      	str	r3, [r7, #44]	; 0x2c
	int intermediateLength = 0;
 8007062:	2300      	movs	r3, #0
 8007064:	62bb      	str	r3, [r7, #40]	; 0x28
	Class* currentClass = classList;
 8007066:	4b6a      	ldr	r3, [pc, #424]	; (8007210 <generateWordDirect+0x1d8>)
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	627b      	str	r3, [r7, #36]	; 0x24
	int currentClassIndex = defaultClassIndex;
 800706c:	4b69      	ldr	r3, [pc, #420]	; (8007214 <generateWordDirect+0x1dc>)
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	617b      	str	r3, [r7, #20]

	int isLast = 0;
 8007072:	2300      	movs	r3, #0
 8007074:	623b      	str	r3, [r7, #32]
	int firstSubWord = 1;
 8007076:	2301      	movs	r3, #1
 8007078:	61fb      	str	r3, [r7, #28]

	while (!isLast)
 800707a:	e0c0      	b.n	80071fe <generateWordDirect+0x1c6>
	{
		isLast = *currSymbol == '\0';
 800707c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800707e:	781b      	ldrb	r3, [r3, #0]
 8007080:	2b00      	cmp	r3, #0
 8007082:	bf0c      	ite	eq
 8007084:	2301      	moveq	r3, #1
 8007086:	2300      	movne	r3, #0
 8007088:	b2db      	uxtb	r3, r3
 800708a:	623b      	str	r3, [r7, #32]
		switch (*currSymbol)
 800708c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800708e:	781b      	ldrb	r3, [r3, #0]
 8007090:	2b3f      	cmp	r3, #63	; 0x3f
 8007092:	d005      	beq.n	80070a0 <generateWordDirect+0x68>
 8007094:	2b3f      	cmp	r3, #63	; 0x3f
 8007096:	dc70      	bgt.n	800717a <generateWordDirect+0x142>
 8007098:	2b00      	cmp	r3, #0
 800709a:	d001      	beq.n	80070a0 <generateWordDirect+0x68>
 800709c:	2b3a      	cmp	r3, #58	; 0x3a
 800709e:	d16c      	bne.n	800717a <generateWordDirect+0x142>
		{
		case ':':
		case '\0':
		case '?':

			if (intermediateLength == 0) break;
 80070a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d06d      	beq.n	8007182 <generateWordDirect+0x14a>
			if (final->address == -1)
 80070a6:	69bb      	ldr	r3, [r7, #24]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070ae:	d10a      	bne.n	80070c6 <generateWordDirect+0x8e>
			{
				final->address = atoi(currSymbol - intermediateLength);
 80070b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070b2:	425b      	negs	r3, r3
 80070b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80070b6:	4413      	add	r3, r2
 80070b8:	4618      	mov	r0, r3
 80070ba:	f000 fa69 	bl	8007590 <atoi>
 80070be:	4602      	mov	r2, r0
 80070c0:	69bb      	ldr	r3, [r7, #24]
 80070c2:	601a      	str	r2, [r3, #0]
 80070c4:	e056      	b.n	8007174 <generateWordDirect+0x13c>
			}

			else
			{
				if (firstSubWord)
 80070c6:	69fb      	ldr	r3, [r7, #28]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d020      	beq.n	800710e <generateWordDirect+0xd6>
				{
					int index = findClassIndex(currSymbol - intermediateLength, intermediateLength);
 80070cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070ce:	425b      	negs	r3, r3
 80070d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80070d2:	4413      	add	r3, r2
 80070d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80070d6:	4618      	mov	r0, r3
 80070d8:	f7ff ff7e 	bl	8006fd8 <findClassIndex>
 80070dc:	6138      	str	r0, [r7, #16]
					currentClass = &classList[index];
 80070de:	4b4c      	ldr	r3, [pc, #304]	; (8007210 <generateWordDirect+0x1d8>)
 80070e0:	6819      	ldr	r1, [r3, #0]
 80070e2:	693a      	ldr	r2, [r7, #16]
 80070e4:	4613      	mov	r3, r2
 80070e6:	005b      	lsls	r3, r3, #1
 80070e8:	4413      	add	r3, r2
 80070ea:	009b      	lsls	r3, r3, #2
 80070ec:	440b      	add	r3, r1
 80070ee:	627b      	str	r3, [r7, #36]	; 0x24
					final->classIndex = index;
 80070f0:	69bb      	ldr	r3, [r7, #24]
 80070f2:	693a      	ldr	r2, [r7, #16]
 80070f4:	605a      	str	r2, [r3, #4]
					currentClassIndex = index;
 80070f6:	693b      	ldr	r3, [r7, #16]
 80070f8:	617b      	str	r3, [r7, #20]
					firstSubWord = 0;
 80070fa:	2300      	movs	r3, #0
 80070fc:	61fb      	str	r3, [r7, #28]
					if (currentClassIndex != defaultClassIndex)
 80070fe:	4b45      	ldr	r3, [pc, #276]	; (8007214 <generateWordDirect+0x1dc>)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	697a      	ldr	r2, [r7, #20]
 8007104:	429a      	cmp	r2, r3
 8007106:	d002      	beq.n	800710e <generateWordDirect+0xd6>
					{
						intermediateLength = 0;
 8007108:	2300      	movs	r3, #0
 800710a:	62bb      	str	r3, [r7, #40]	; 0x28
						break;
 800710c:	e03a      	b.n	8007184 <generateWordDirect+0x14c>
					}
				}

				final->subwordsCount++;
 800710e:	69bb      	ldr	r3, [r7, #24]
 8007110:	68db      	ldr	r3, [r3, #12]
 8007112:	1c5a      	adds	r2, r3, #1
 8007114:	69bb      	ldr	r3, [r7, #24]
 8007116:	60da      	str	r2, [r3, #12]
				Subword* intermediate = (Subword*)realloc(final->subwords, final->subwordsCount * sizeof(Subword));
 8007118:	69bb      	ldr	r3, [r7, #24]
 800711a:	689a      	ldr	r2, [r3, #8]
 800711c:	69bb      	ldr	r3, [r7, #24]
 800711e:	68db      	ldr	r3, [r3, #12]
 8007120:	4619      	mov	r1, r3
 8007122:	460b      	mov	r3, r1
 8007124:	009b      	lsls	r3, r3, #2
 8007126:	440b      	add	r3, r1
 8007128:	009b      	lsls	r3, r3, #2
 800712a:	4619      	mov	r1, r3
 800712c:	4610      	mov	r0, r2
 800712e:	f000 fb0b 	bl	8007748 <realloc>
 8007132:	60f8      	str	r0, [r7, #12]
				if (intermediate != NULL)
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	2b00      	cmp	r3, #0
 8007138:	d01c      	beq.n	8007174 <generateWordDirect+0x13c>
				{
					final->subwords = intermediate;																				///??????
 800713a:	69bb      	ldr	r3, [r7, #24]
 800713c:	68fa      	ldr	r2, [r7, #12]
 800713e:	609a      	str	r2, [r3, #8]
					final->subwords[final->subwordsCount - 1] = *generateSubwordn(currSymbol - intermediateLength, intermediateLength, currentClass);
 8007140:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007142:	425b      	negs	r3, r3
 8007144:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007146:	4413      	add	r3, r2
 8007148:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800714a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800714c:	4618      	mov	r0, r3
 800714e:	f7ff febd 	bl	8006ecc <generateSubwordn>
 8007152:	69bb      	ldr	r3, [r7, #24]
 8007154:	689a      	ldr	r2, [r3, #8]
 8007156:	69bb      	ldr	r3, [r7, #24]
 8007158:	68db      	ldr	r3, [r3, #12]
 800715a:	4619      	mov	r1, r3
 800715c:	460b      	mov	r3, r1
 800715e:	009b      	lsls	r3, r3, #2
 8007160:	440b      	add	r3, r1
 8007162:	009b      	lsls	r3, r3, #2
 8007164:	3b14      	subs	r3, #20
 8007166:	4413      	add	r3, r2
 8007168:	461c      	mov	r4, r3
 800716a:	4605      	mov	r5, r0
 800716c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800716e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007170:	682b      	ldr	r3, [r5, #0]
 8007172:	6023      	str	r3, [r4, #0]
				}
			}

			intermediateLength = 0;
 8007174:	2300      	movs	r3, #0
 8007176:	62bb      	str	r3, [r7, #40]	; 0x28

			break;
 8007178:	e004      	b.n	8007184 <generateWordDirect+0x14c>

		default:
			intermediateLength++;
 800717a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800717c:	3301      	adds	r3, #1
 800717e:	62bb      	str	r3, [r7, #40]	; 0x28
			break;
 8007180:	e000      	b.n	8007184 <generateWordDirect+0x14c>
			if (intermediateLength == 0) break;
 8007182:	bf00      	nop

		}

		if (*currSymbol == '?')
 8007184:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007186:	781b      	ldrb	r3, [r3, #0]
 8007188:	2b3f      	cmp	r3, #63	; 0x3f
 800718a:	d12e      	bne.n	80071ea <generateWordDirect+0x1b2>
		{
			final->subwordsCount++;
 800718c:	69bb      	ldr	r3, [r7, #24]
 800718e:	68db      	ldr	r3, [r3, #12]
 8007190:	1c5a      	adds	r2, r3, #1
 8007192:	69bb      	ldr	r3, [r7, #24]
 8007194:	60da      	str	r2, [r3, #12]
			Subword* intermediate = (Subword*)realloc(final->subwords, final->subwordsCount * sizeof(Subword));
 8007196:	69bb      	ldr	r3, [r7, #24]
 8007198:	689a      	ldr	r2, [r3, #8]
 800719a:	69bb      	ldr	r3, [r7, #24]
 800719c:	68db      	ldr	r3, [r3, #12]
 800719e:	4619      	mov	r1, r3
 80071a0:	460b      	mov	r3, r1
 80071a2:	009b      	lsls	r3, r3, #2
 80071a4:	440b      	add	r3, r1
 80071a6:	009b      	lsls	r3, r3, #2
 80071a8:	4619      	mov	r1, r3
 80071aa:	4610      	mov	r0, r2
 80071ac:	f000 facc 	bl	8007748 <realloc>
 80071b0:	60b8      	str	r0, [r7, #8]
			if (intermediate != NULL)
 80071b2:	68bb      	ldr	r3, [r7, #8]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d018      	beq.n	80071ea <generateWordDirect+0x1b2>
			{
				final->subwords = intermediate;																						///??????
 80071b8:	69bb      	ldr	r3, [r7, #24]
 80071ba:	68ba      	ldr	r2, [r7, #8]
 80071bc:	609a      	str	r2, [r3, #8]
				final->subwords[final->subwordsCount - 1] = *generateSubwordn("?", 1, currentClass);
 80071be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80071c0:	2101      	movs	r1, #1
 80071c2:	4815      	ldr	r0, [pc, #84]	; (8007218 <generateWordDirect+0x1e0>)
 80071c4:	f7ff fe82 	bl	8006ecc <generateSubwordn>
 80071c8:	69bb      	ldr	r3, [r7, #24]
 80071ca:	689a      	ldr	r2, [r3, #8]
 80071cc:	69bb      	ldr	r3, [r7, #24]
 80071ce:	68db      	ldr	r3, [r3, #12]
 80071d0:	4619      	mov	r1, r3
 80071d2:	460b      	mov	r3, r1
 80071d4:	009b      	lsls	r3, r3, #2
 80071d6:	440b      	add	r3, r1
 80071d8:	009b      	lsls	r3, r3, #2
 80071da:	3b14      	subs	r3, #20
 80071dc:	4413      	add	r3, r2
 80071de:	461c      	mov	r4, r3
 80071e0:	4605      	mov	r5, r0
 80071e2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80071e4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80071e6:	682b      	ldr	r3, [r5, #0]
 80071e8:	6023      	str	r3, [r4, #0]
			}
		}

		currSymbol += !isLast;
 80071ea:	6a3b      	ldr	r3, [r7, #32]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	bf0c      	ite	eq
 80071f0:	2301      	moveq	r3, #1
 80071f2:	2300      	movne	r3, #0
 80071f4:	b2db      	uxtb	r3, r3
 80071f6:	461a      	mov	r2, r3
 80071f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071fa:	4413      	add	r3, r2
 80071fc:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (!isLast)
 80071fe:	6a3b      	ldr	r3, [r7, #32]
 8007200:	2b00      	cmp	r3, #0
 8007202:	f43f af3b 	beq.w	800707c <generateWordDirect+0x44>
	}

	return final;
 8007206:	69bb      	ldr	r3, [r7, #24]
}
 8007208:	4618      	mov	r0, r3
 800720a:	3730      	adds	r7, #48	; 0x30
 800720c:	46bd      	mov	sp, r7
 800720e:	bdb0      	pop	{r4, r5, r7, pc}
 8007210:	2000040c 	.word	0x2000040c
 8007214:	2000001c 	.word	0x2000001c
 8007218:	0800b0e4 	.word	0x0800b0e4

0800721c <executeWord>:

void executeWord(Word* word)
{
 800721c:	b580      	push	{r7, lr}
 800721e:	b084      	sub	sp, #16
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
	if (word->subwordsCount < 1) return;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	68db      	ldr	r3, [r3, #12]
 8007228:	2b00      	cmp	r3, #0
 800722a:	dd26      	ble.n	800727a <executeWord+0x5e>
	if (word->subwords == NULL) return;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	689b      	ldr	r3, [r3, #8]
 8007230:	2b00      	cmp	r3, #0
 8007232:	d024      	beq.n	800727e <executeWord+0x62>
	if (word->subwords[0].type != function) return;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	689b      	ldr	r3, [r3, #8]
 8007238:	781b      	ldrb	r3, [r3, #0]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d121      	bne.n	8007282 <executeWord+0x66>
	int classIndex = word->classIndex;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	685b      	ldr	r3, [r3, #4]
 8007242:	60fb      	str	r3, [r7, #12]
	int functionIndex = word->subwords[0].functionIndex;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	689b      	ldr	r3, [r3, #8]
 8007248:	685b      	ldr	r3, [r3, #4]
 800724a:	60bb      	str	r3, [r7, #8]
	classList[classIndex].functions[functionIndex].run(word->subwords + 1, word->subwordsCount - 1);
 800724c:	4b0f      	ldr	r3, [pc, #60]	; (800728c <executeWord+0x70>)
 800724e:	6819      	ldr	r1, [r3, #0]
 8007250:	68fa      	ldr	r2, [r7, #12]
 8007252:	4613      	mov	r3, r2
 8007254:	005b      	lsls	r3, r3, #1
 8007256:	4413      	add	r3, r2
 8007258:	009b      	lsls	r3, r3, #2
 800725a:	440b      	add	r3, r1
 800725c:	685a      	ldr	r2, [r3, #4]
 800725e:	68bb      	ldr	r3, [r7, #8]
 8007260:	00db      	lsls	r3, r3, #3
 8007262:	4413      	add	r3, r2
 8007264:	685b      	ldr	r3, [r3, #4]
 8007266:	687a      	ldr	r2, [r7, #4]
 8007268:	6892      	ldr	r2, [r2, #8]
 800726a:	f102 0014 	add.w	r0, r2, #20
 800726e:	687a      	ldr	r2, [r7, #4]
 8007270:	68d2      	ldr	r2, [r2, #12]
 8007272:	3a01      	subs	r2, #1
 8007274:	4611      	mov	r1, r2
 8007276:	4798      	blx	r3
 8007278:	e004      	b.n	8007284 <executeWord+0x68>
	if (word->subwordsCount < 1) return;
 800727a:	bf00      	nop
 800727c:	e002      	b.n	8007284 <executeWord+0x68>
	if (word->subwords == NULL) return;
 800727e:	bf00      	nop
 8007280:	e000      	b.n	8007284 <executeWord+0x68>
	if (word->subwords[0].type != function) return;
 8007282:	bf00      	nop
}
 8007284:	3710      	adds	r7, #16
 8007286:	46bd      	mov	sp, r7
 8007288:	bd80      	pop	{r7, pc}
 800728a:	bf00      	nop
 800728c:	2000040c 	.word	0x2000040c

08007290 <addClass>:
	if (isDefault) defaultClassIndex = classLength;
	classLength++;
}

void addClass(Class* class, int isDefault)
{
 8007290:	b580      	push	{r7, lr}
 8007292:	b082      	sub	sp, #8
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
 8007298:	6039      	str	r1, [r7, #0]
	classList = (Class*)realloc(classList, (classLength + 1) * sizeof(Class));
 800729a:	4b17      	ldr	r3, [pc, #92]	; (80072f8 <addClass+0x68>)
 800729c:	681a      	ldr	r2, [r3, #0]
 800729e:	4b17      	ldr	r3, [pc, #92]	; (80072fc <addClass+0x6c>)
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	3301      	adds	r3, #1
 80072a4:	4619      	mov	r1, r3
 80072a6:	460b      	mov	r3, r1
 80072a8:	005b      	lsls	r3, r3, #1
 80072aa:	440b      	add	r3, r1
 80072ac:	009b      	lsls	r3, r3, #2
 80072ae:	4619      	mov	r1, r3
 80072b0:	4610      	mov	r0, r2
 80072b2:	f000 fa49 	bl	8007748 <realloc>
 80072b6:	4603      	mov	r3, r0
 80072b8:	4a0f      	ldr	r2, [pc, #60]	; (80072f8 <addClass+0x68>)
 80072ba:	6013      	str	r3, [r2, #0]
	classList[classLength] = *class;
 80072bc:	4b0e      	ldr	r3, [pc, #56]	; (80072f8 <addClass+0x68>)
 80072be:	681a      	ldr	r2, [r3, #0]
 80072c0:	4b0e      	ldr	r3, [pc, #56]	; (80072fc <addClass+0x6c>)
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	4619      	mov	r1, r3
 80072c6:	460b      	mov	r3, r1
 80072c8:	005b      	lsls	r3, r3, #1
 80072ca:	440b      	add	r3, r1
 80072cc:	009b      	lsls	r3, r3, #2
 80072ce:	4413      	add	r3, r2
 80072d0:	687a      	ldr	r2, [r7, #4]
 80072d2:	ca07      	ldmia	r2, {r0, r1, r2}
 80072d4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (isDefault) defaultClassIndex = classLength;
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d003      	beq.n	80072e6 <addClass+0x56>
 80072de:	4b07      	ldr	r3, [pc, #28]	; (80072fc <addClass+0x6c>)
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	4a07      	ldr	r2, [pc, #28]	; (8007300 <addClass+0x70>)
 80072e4:	6013      	str	r3, [r2, #0]
	classLength++;
 80072e6:	4b05      	ldr	r3, [pc, #20]	; (80072fc <addClass+0x6c>)
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	3301      	adds	r3, #1
 80072ec:	4a03      	ldr	r2, [pc, #12]	; (80072fc <addClass+0x6c>)
 80072ee:	6013      	str	r3, [r2, #0]
}
 80072f0:	bf00      	nop
 80072f2:	3708      	adds	r7, #8
 80072f4:	46bd      	mov	sp, r7
 80072f6:	bd80      	pop	{r7, pc}
 80072f8:	2000040c 	.word	0x2000040c
 80072fc:	20000410 	.word	0x20000410
 8007300:	2000001c 	.word	0x2000001c

08007304 <writeToRegister>:
uint8_t is_initialised = 0;

I2C_HandleTypeDef I2CHandle;

void writeToRegister(uint16_t device_address, uint16_t memory_address, uint8_t *data)
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b086      	sub	sp, #24
 8007308:	af04      	add	r7, sp, #16
 800730a:	4603      	mov	r3, r0
 800730c:	603a      	str	r2, [r7, #0]
 800730e:	80fb      	strh	r3, [r7, #6]
 8007310:	460b      	mov	r3, r1
 8007312:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Mem_Write(&I2CHandle, (device_address<<1), memory_address, 1, data, 1, 1000);
 8007314:	88fb      	ldrh	r3, [r7, #6]
 8007316:	005b      	lsls	r3, r3, #1
 8007318:	b299      	uxth	r1, r3
 800731a:	88ba      	ldrh	r2, [r7, #4]
 800731c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007320:	9302      	str	r3, [sp, #8]
 8007322:	2301      	movs	r3, #1
 8007324:	9301      	str	r3, [sp, #4]
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	9300      	str	r3, [sp, #0]
 800732a:	2301      	movs	r3, #1
 800732c:	4803      	ldr	r0, [pc, #12]	; (800733c <writeToRegister+0x38>)
 800732e:	f7fb fea1 	bl	8003074 <HAL_I2C_Mem_Write>
}
 8007332:	bf00      	nop
 8007334:	3708      	adds	r7, #8
 8007336:	46bd      	mov	sp, r7
 8007338:	bd80      	pop	{r7, pc}
 800733a:	bf00      	nop
 800733c:	20000418 	.word	0x20000418

08007340 <TCA_Init>:

void TCA_Init(uint8_t address, I2C_HandleTypeDef handle)
{
 8007340:	b084      	sub	sp, #16
 8007342:	b590      	push	{r4, r7, lr}
 8007344:	b083      	sub	sp, #12
 8007346:	af00      	add	r7, sp, #0
 8007348:	4604      	mov	r4, r0
 800734a:	f107 001c 	add.w	r0, r7, #28
 800734e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8007352:	4623      	mov	r3, r4
 8007354:	71fb      	strb	r3, [r7, #7]
	TCA_address = address;
 8007356:	4a0a      	ldr	r2, [pc, #40]	; (8007380 <TCA_Init+0x40>)
 8007358:	79fb      	ldrb	r3, [r7, #7]
 800735a:	7013      	strb	r3, [r2, #0]
	I2CHandle = handle;
 800735c:	4b09      	ldr	r3, [pc, #36]	; (8007384 <TCA_Init+0x44>)
 800735e:	4618      	mov	r0, r3
 8007360:	f107 031c 	add.w	r3, r7, #28
 8007364:	2254      	movs	r2, #84	; 0x54
 8007366:	4619      	mov	r1, r3
 8007368:	f001 f8fb 	bl	8008562 <memcpy>
	is_initialised = 1;
 800736c:	4b06      	ldr	r3, [pc, #24]	; (8007388 <TCA_Init+0x48>)
 800736e:	2201      	movs	r2, #1
 8007370:	701a      	strb	r2, [r3, #0]
}
 8007372:	bf00      	nop
 8007374:	370c      	adds	r7, #12
 8007376:	46bd      	mov	sp, r7
 8007378:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800737c:	b004      	add	sp, #16
 800737e:	4770      	bx	lr
 8007380:	20000024 	.word	0x20000024
 8007384:	20000418 	.word	0x20000418
 8007388:	20000414 	.word	0x20000414

0800738c <TCA_PinMode>:

void TCA_PinMode(uint32_t pin, uint32_t mode)
{
 800738c:	b580      	push	{r7, lr}
 800738e:	b084      	sub	sp, #16
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
 8007394:	6039      	str	r1, [r7, #0]
	if(!is_initialised) return;
 8007396:	4b25      	ldr	r3, [pc, #148]	; (800742c <TCA_PinMode+0xa0>)
 8007398:	781b      	ldrb	r3, [r3, #0]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d03d      	beq.n	800741a <TCA_PinMode+0x8e>
	if(pin > 15) return;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	2b0f      	cmp	r3, #15
 80073a2:	d83c      	bhi.n	800741e <TCA_PinMode+0x92>
	if(mode != 0 && mode != 1) return;
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d002      	beq.n	80073b0 <TCA_PinMode+0x24>
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	2b01      	cmp	r3, #1
 80073ae:	d138      	bne.n	8007422 <TCA_PinMode+0x96>

	uint8_t mask =  1 << (pin % 8);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	f003 0307 	and.w	r3, r3, #7
 80073b6:	2201      	movs	r2, #1
 80073b8:	fa02 f303 	lsl.w	r3, r2, r3
 80073bc:	73fb      	strb	r3, [r7, #15]

	uint16_t memory_address = pin < 8 ? PINMODE_REGISTER_LOW : PINMODE_REGISTER_HIGH;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2b07      	cmp	r3, #7
 80073c2:	d801      	bhi.n	80073c8 <TCA_PinMode+0x3c>
 80073c4:	2306      	movs	r3, #6
 80073c6:	e000      	b.n	80073ca <TCA_PinMode+0x3e>
 80073c8:	2307      	movs	r3, #7
 80073ca:	81bb      	strh	r3, [r7, #12]
	uint8_t *data = pin < 8 ? &pinmode_register_state_low : &pinmode_register_state_high;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2b07      	cmp	r3, #7
 80073d0:	d801      	bhi.n	80073d6 <TCA_PinMode+0x4a>
 80073d2:	4b17      	ldr	r3, [pc, #92]	; (8007430 <TCA_PinMode+0xa4>)
 80073d4:	e000      	b.n	80073d8 <TCA_PinMode+0x4c>
 80073d6:	4b17      	ldr	r3, [pc, #92]	; (8007434 <TCA_PinMode+0xa8>)
 80073d8:	60bb      	str	r3, [r7, #8]

	if (mode) 	*data |= mask;
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d007      	beq.n	80073f0 <TCA_PinMode+0x64>
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	781a      	ldrb	r2, [r3, #0]
 80073e4:	7bfb      	ldrb	r3, [r7, #15]
 80073e6:	4313      	orrs	r3, r2
 80073e8:	b2da      	uxtb	r2, r3
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	701a      	strb	r2, [r3, #0]
 80073ee:	e00b      	b.n	8007408 <TCA_PinMode+0x7c>
	else 		*data &= ~mask;
 80073f0:	68bb      	ldr	r3, [r7, #8]
 80073f2:	781b      	ldrb	r3, [r3, #0]
 80073f4:	b25a      	sxtb	r2, r3
 80073f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80073fa:	43db      	mvns	r3, r3
 80073fc:	b25b      	sxtb	r3, r3
 80073fe:	4013      	ands	r3, r2
 8007400:	b25b      	sxtb	r3, r3
 8007402:	b2da      	uxtb	r2, r3
 8007404:	68bb      	ldr	r3, [r7, #8]
 8007406:	701a      	strb	r2, [r3, #0]

	writeToRegister(TCA_address, memory_address, data);
 8007408:	4b0b      	ldr	r3, [pc, #44]	; (8007438 <TCA_PinMode+0xac>)
 800740a:	781b      	ldrb	r3, [r3, #0]
 800740c:	b29b      	uxth	r3, r3
 800740e:	89b9      	ldrh	r1, [r7, #12]
 8007410:	68ba      	ldr	r2, [r7, #8]
 8007412:	4618      	mov	r0, r3
 8007414:	f7ff ff76 	bl	8007304 <writeToRegister>
 8007418:	e004      	b.n	8007424 <TCA_PinMode+0x98>
	if(!is_initialised) return;
 800741a:	bf00      	nop
 800741c:	e002      	b.n	8007424 <TCA_PinMode+0x98>
	if(pin > 15) return;
 800741e:	bf00      	nop
 8007420:	e000      	b.n	8007424 <TCA_PinMode+0x98>
	if(mode != 0 && mode != 1) return;
 8007422:	bf00      	nop
}
 8007424:	3710      	adds	r7, #16
 8007426:	46bd      	mov	sp, r7
 8007428:	bd80      	pop	{r7, pc}
 800742a:	bf00      	nop
 800742c:	20000414 	.word	0x20000414
 8007430:	20000022 	.word	0x20000022
 8007434:	20000023 	.word	0x20000023
 8007438:	20000024 	.word	0x20000024

0800743c <TCA_WritePin>:

	writeToRegister(TCA_address, memory_address, data);
}

void TCA_WritePin(uint32_t pin, uint32_t value)
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b084      	sub	sp, #16
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
 8007444:	6039      	str	r1, [r7, #0]
	if(!is_initialised) return;
 8007446:	4b25      	ldr	r3, [pc, #148]	; (80074dc <TCA_WritePin+0xa0>)
 8007448:	781b      	ldrb	r3, [r3, #0]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d03d      	beq.n	80074ca <TCA_WritePin+0x8e>
	if(pin > 15) return;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	2b0f      	cmp	r3, #15
 8007452:	d83c      	bhi.n	80074ce <TCA_WritePin+0x92>
	if(value != 0 && value != 1) return;
 8007454:	683b      	ldr	r3, [r7, #0]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d002      	beq.n	8007460 <TCA_WritePin+0x24>
 800745a:	683b      	ldr	r3, [r7, #0]
 800745c:	2b01      	cmp	r3, #1
 800745e:	d138      	bne.n	80074d2 <TCA_WritePin+0x96>

	uint8_t mask =  1 << (pin % 8);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	f003 0307 	and.w	r3, r3, #7
 8007466:	2201      	movs	r2, #1
 8007468:	fa02 f303 	lsl.w	r3, r2, r3
 800746c:	73fb      	strb	r3, [r7, #15]

	uint16_t memory_address = pin < 8 ? OUTPUT_REGISTER_LOW : OUTPUT_REGISTER_HIGH;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2b07      	cmp	r3, #7
 8007472:	d801      	bhi.n	8007478 <TCA_WritePin+0x3c>
 8007474:	2302      	movs	r3, #2
 8007476:	e000      	b.n	800747a <TCA_WritePin+0x3e>
 8007478:	2303      	movs	r3, #3
 800747a:	81bb      	strh	r3, [r7, #12]
	uint8_t *data = pin < 8 ? &output_register_state_low : &output_register_state_high;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2b07      	cmp	r3, #7
 8007480:	d801      	bhi.n	8007486 <TCA_WritePin+0x4a>
 8007482:	4b17      	ldr	r3, [pc, #92]	; (80074e0 <TCA_WritePin+0xa4>)
 8007484:	e000      	b.n	8007488 <TCA_WritePin+0x4c>
 8007486:	4b17      	ldr	r3, [pc, #92]	; (80074e4 <TCA_WritePin+0xa8>)
 8007488:	60bb      	str	r3, [r7, #8]

	if (value)	*data |= mask;
 800748a:	683b      	ldr	r3, [r7, #0]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d007      	beq.n	80074a0 <TCA_WritePin+0x64>
 8007490:	68bb      	ldr	r3, [r7, #8]
 8007492:	781a      	ldrb	r2, [r3, #0]
 8007494:	7bfb      	ldrb	r3, [r7, #15]
 8007496:	4313      	orrs	r3, r2
 8007498:	b2da      	uxtb	r2, r3
 800749a:	68bb      	ldr	r3, [r7, #8]
 800749c:	701a      	strb	r2, [r3, #0]
 800749e:	e00b      	b.n	80074b8 <TCA_WritePin+0x7c>
	else 		*data &= ~mask;
 80074a0:	68bb      	ldr	r3, [r7, #8]
 80074a2:	781b      	ldrb	r3, [r3, #0]
 80074a4:	b25a      	sxtb	r2, r3
 80074a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80074aa:	43db      	mvns	r3, r3
 80074ac:	b25b      	sxtb	r3, r3
 80074ae:	4013      	ands	r3, r2
 80074b0:	b25b      	sxtb	r3, r3
 80074b2:	b2da      	uxtb	r2, r3
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	701a      	strb	r2, [r3, #0]

	writeToRegister(TCA_address, memory_address, data);
 80074b8:	4b0b      	ldr	r3, [pc, #44]	; (80074e8 <TCA_WritePin+0xac>)
 80074ba:	781b      	ldrb	r3, [r3, #0]
 80074bc:	b29b      	uxth	r3, r3
 80074be:	89b9      	ldrh	r1, [r7, #12]
 80074c0:	68ba      	ldr	r2, [r7, #8]
 80074c2:	4618      	mov	r0, r3
 80074c4:	f7ff ff1e 	bl	8007304 <writeToRegister>
 80074c8:	e004      	b.n	80074d4 <TCA_WritePin+0x98>
	if(!is_initialised) return;
 80074ca:	bf00      	nop
 80074cc:	e002      	b.n	80074d4 <TCA_WritePin+0x98>
	if(pin > 15) return;
 80074ce:	bf00      	nop
 80074d0:	e000      	b.n	80074d4 <TCA_WritePin+0x98>
	if(value != 0 && value != 1) return;
 80074d2:	bf00      	nop
}
 80074d4:	3710      	adds	r7, #16
 80074d6:	46bd      	mov	sp, r7
 80074d8:	bd80      	pop	{r7, pc}
 80074da:	bf00      	nop
 80074dc:	20000414 	.word	0x20000414
 80074e0:	20000020 	.word	0x20000020
 80074e4:	20000021 	.word	0x20000021
 80074e8:	20000024 	.word	0x20000024

080074ec <to_signed_12bit>:
 */

#include "stdint.h"

int16_t to_signed_12bit(uint16_t value)
{
 80074ec:	b480      	push	{r7}
 80074ee:	b083      	sub	sp, #12
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	4603      	mov	r3, r0
 80074f4:	80fb      	strh	r3, [r7, #6]
    // Mask to get the lower 12 bits
    value &= 0x0FFF;
 80074f6:	88fb      	ldrh	r3, [r7, #6]
 80074f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80074fc:	80fb      	strh	r3, [r7, #6]

    // Check if the sign bit (bit 11) is set
    if (value & 0x0800) {
 80074fe:	88fb      	ldrh	r3, [r7, #6]
 8007500:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007504:	2b00      	cmp	r3, #0
 8007506:	d005      	beq.n	8007514 <to_signed_12bit+0x28>
        // If sign bit is set, make it negative
        value |= 0xF000; // Set the upper 4 bits to 1 to preserve the sign in 16-bit signed int
 8007508:	88fb      	ldrh	r3, [r7, #6]
 800750a:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800750e:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 8007512:	80fb      	strh	r3, [r7, #6]
    }

    return (int16_t)value;
 8007514:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8007518:	4618      	mov	r0, r3
 800751a:	370c      	adds	r7, #12
 800751c:	46bd      	mov	sp, r7
 800751e:	bc80      	pop	{r7}
 8007520:	4770      	bx	lr

08007522 <trimInt>:

int trimInt(int integer, int min, int max)
{
 8007522:	b480      	push	{r7}
 8007524:	b085      	sub	sp, #20
 8007526:	af00      	add	r7, sp, #0
 8007528:	60f8      	str	r0, [r7, #12]
 800752a:	60b9      	str	r1, [r7, #8]
 800752c:	607a      	str	r2, [r7, #4]
	if(integer>max) integer = max;
 800752e:	68fa      	ldr	r2, [r7, #12]
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	429a      	cmp	r2, r3
 8007534:	dd02      	ble.n	800753c <trimInt+0x1a>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	60fb      	str	r3, [r7, #12]
 800753a:	e005      	b.n	8007548 <trimInt+0x26>
	else if(integer<min) integer = min;
 800753c:	68fa      	ldr	r2, [r7, #12]
 800753e:	68bb      	ldr	r3, [r7, #8]
 8007540:	429a      	cmp	r2, r3
 8007542:	da01      	bge.n	8007548 <trimInt+0x26>
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	60fb      	str	r3, [r7, #12]
	return integer;
 8007548:	68fb      	ldr	r3, [r7, #12]
}
 800754a:	4618      	mov	r0, r3
 800754c:	3714      	adds	r7, #20
 800754e:	46bd      	mov	sp, r7
 8007550:	bc80      	pop	{r7}
 8007552:	4770      	bx	lr

08007554 <trimFloat>:

float trimFloat(float floating, float min, float max)
{
 8007554:	b580      	push	{r7, lr}
 8007556:	b084      	sub	sp, #16
 8007558:	af00      	add	r7, sp, #0
 800755a:	60f8      	str	r0, [r7, #12]
 800755c:	60b9      	str	r1, [r7, #8]
 800755e:	607a      	str	r2, [r7, #4]
	if(floating>max) floating = max;
 8007560:	6879      	ldr	r1, [r7, #4]
 8007562:	68f8      	ldr	r0, [r7, #12]
 8007564:	f7f9 fdca 	bl	80010fc <__aeabi_fcmpgt>
 8007568:	4603      	mov	r3, r0
 800756a:	2b00      	cmp	r3, #0
 800756c:	d002      	beq.n	8007574 <trimFloat+0x20>
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	60fb      	str	r3, [r7, #12]
 8007572:	e008      	b.n	8007586 <trimFloat+0x32>
	else if(floating<min) floating = min;
 8007574:	68b9      	ldr	r1, [r7, #8]
 8007576:	68f8      	ldr	r0, [r7, #12]
 8007578:	f7f9 fda2 	bl	80010c0 <__aeabi_fcmplt>
 800757c:	4603      	mov	r3, r0
 800757e:	2b00      	cmp	r3, #0
 8007580:	d001      	beq.n	8007586 <trimFloat+0x32>
 8007582:	68bb      	ldr	r3, [r7, #8]
 8007584:	60fb      	str	r3, [r7, #12]
	return floating;
 8007586:	68fb      	ldr	r3, [r7, #12]
}
 8007588:	4618      	mov	r0, r3
 800758a:	3710      	adds	r7, #16
 800758c:	46bd      	mov	sp, r7
 800758e:	bd80      	pop	{r7, pc}

08007590 <atoi>:
 8007590:	220a      	movs	r2, #10
 8007592:	2100      	movs	r1, #0
 8007594:	f000 b98e 	b.w	80078b4 <strtol>

08007598 <calloc>:
 8007598:	4b02      	ldr	r3, [pc, #8]	; (80075a4 <calloc+0xc>)
 800759a:	460a      	mov	r2, r1
 800759c:	4601      	mov	r1, r0
 800759e:	6818      	ldr	r0, [r3, #0]
 80075a0:	f000 b802 	b.w	80075a8 <_calloc_r>
 80075a4:	20000080 	.word	0x20000080

080075a8 <_calloc_r>:
 80075a8:	b570      	push	{r4, r5, r6, lr}
 80075aa:	fba1 5402 	umull	r5, r4, r1, r2
 80075ae:	b934      	cbnz	r4, 80075be <_calloc_r+0x16>
 80075b0:	4629      	mov	r1, r5
 80075b2:	f000 f83d 	bl	8007630 <_malloc_r>
 80075b6:	4606      	mov	r6, r0
 80075b8:	b928      	cbnz	r0, 80075c6 <_calloc_r+0x1e>
 80075ba:	4630      	mov	r0, r6
 80075bc:	bd70      	pop	{r4, r5, r6, pc}
 80075be:	220c      	movs	r2, #12
 80075c0:	2600      	movs	r6, #0
 80075c2:	6002      	str	r2, [r0, #0]
 80075c4:	e7f9      	b.n	80075ba <_calloc_r+0x12>
 80075c6:	462a      	mov	r2, r5
 80075c8:	4621      	mov	r1, r4
 80075ca:	f000 ff00 	bl	80083ce <memset>
 80075ce:	e7f4      	b.n	80075ba <_calloc_r+0x12>

080075d0 <malloc>:
 80075d0:	4b02      	ldr	r3, [pc, #8]	; (80075dc <malloc+0xc>)
 80075d2:	4601      	mov	r1, r0
 80075d4:	6818      	ldr	r0, [r3, #0]
 80075d6:	f000 b82b 	b.w	8007630 <_malloc_r>
 80075da:	bf00      	nop
 80075dc:	20000080 	.word	0x20000080

080075e0 <free>:
 80075e0:	4b02      	ldr	r3, [pc, #8]	; (80075ec <free+0xc>)
 80075e2:	4601      	mov	r1, r0
 80075e4:	6818      	ldr	r0, [r3, #0]
 80075e6:	f001 be37 	b.w	8009258 <_free_r>
 80075ea:	bf00      	nop
 80075ec:	20000080 	.word	0x20000080

080075f0 <sbrk_aligned>:
 80075f0:	b570      	push	{r4, r5, r6, lr}
 80075f2:	4e0e      	ldr	r6, [pc, #56]	; (800762c <sbrk_aligned+0x3c>)
 80075f4:	460c      	mov	r4, r1
 80075f6:	6831      	ldr	r1, [r6, #0]
 80075f8:	4605      	mov	r5, r0
 80075fa:	b911      	cbnz	r1, 8007602 <sbrk_aligned+0x12>
 80075fc:	f000 ff4c 	bl	8008498 <_sbrk_r>
 8007600:	6030      	str	r0, [r6, #0]
 8007602:	4621      	mov	r1, r4
 8007604:	4628      	mov	r0, r5
 8007606:	f000 ff47 	bl	8008498 <_sbrk_r>
 800760a:	1c43      	adds	r3, r0, #1
 800760c:	d00a      	beq.n	8007624 <sbrk_aligned+0x34>
 800760e:	1cc4      	adds	r4, r0, #3
 8007610:	f024 0403 	bic.w	r4, r4, #3
 8007614:	42a0      	cmp	r0, r4
 8007616:	d007      	beq.n	8007628 <sbrk_aligned+0x38>
 8007618:	1a21      	subs	r1, r4, r0
 800761a:	4628      	mov	r0, r5
 800761c:	f000 ff3c 	bl	8008498 <_sbrk_r>
 8007620:	3001      	adds	r0, #1
 8007622:	d101      	bne.n	8007628 <sbrk_aligned+0x38>
 8007624:	f04f 34ff 	mov.w	r4, #4294967295
 8007628:	4620      	mov	r0, r4
 800762a:	bd70      	pop	{r4, r5, r6, pc}
 800762c:	20000470 	.word	0x20000470

08007630 <_malloc_r>:
 8007630:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007634:	1ccd      	adds	r5, r1, #3
 8007636:	f025 0503 	bic.w	r5, r5, #3
 800763a:	3508      	adds	r5, #8
 800763c:	2d0c      	cmp	r5, #12
 800763e:	bf38      	it	cc
 8007640:	250c      	movcc	r5, #12
 8007642:	2d00      	cmp	r5, #0
 8007644:	4607      	mov	r7, r0
 8007646:	db01      	blt.n	800764c <_malloc_r+0x1c>
 8007648:	42a9      	cmp	r1, r5
 800764a:	d905      	bls.n	8007658 <_malloc_r+0x28>
 800764c:	230c      	movs	r3, #12
 800764e:	2600      	movs	r6, #0
 8007650:	603b      	str	r3, [r7, #0]
 8007652:	4630      	mov	r0, r6
 8007654:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007658:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800772c <_malloc_r+0xfc>
 800765c:	f000 f868 	bl	8007730 <__malloc_lock>
 8007660:	f8d8 3000 	ldr.w	r3, [r8]
 8007664:	461c      	mov	r4, r3
 8007666:	bb5c      	cbnz	r4, 80076c0 <_malloc_r+0x90>
 8007668:	4629      	mov	r1, r5
 800766a:	4638      	mov	r0, r7
 800766c:	f7ff ffc0 	bl	80075f0 <sbrk_aligned>
 8007670:	1c43      	adds	r3, r0, #1
 8007672:	4604      	mov	r4, r0
 8007674:	d155      	bne.n	8007722 <_malloc_r+0xf2>
 8007676:	f8d8 4000 	ldr.w	r4, [r8]
 800767a:	4626      	mov	r6, r4
 800767c:	2e00      	cmp	r6, #0
 800767e:	d145      	bne.n	800770c <_malloc_r+0xdc>
 8007680:	2c00      	cmp	r4, #0
 8007682:	d048      	beq.n	8007716 <_malloc_r+0xe6>
 8007684:	6823      	ldr	r3, [r4, #0]
 8007686:	4631      	mov	r1, r6
 8007688:	4638      	mov	r0, r7
 800768a:	eb04 0903 	add.w	r9, r4, r3
 800768e:	f000 ff03 	bl	8008498 <_sbrk_r>
 8007692:	4581      	cmp	r9, r0
 8007694:	d13f      	bne.n	8007716 <_malloc_r+0xe6>
 8007696:	6821      	ldr	r1, [r4, #0]
 8007698:	4638      	mov	r0, r7
 800769a:	1a6d      	subs	r5, r5, r1
 800769c:	4629      	mov	r1, r5
 800769e:	f7ff ffa7 	bl	80075f0 <sbrk_aligned>
 80076a2:	3001      	adds	r0, #1
 80076a4:	d037      	beq.n	8007716 <_malloc_r+0xe6>
 80076a6:	6823      	ldr	r3, [r4, #0]
 80076a8:	442b      	add	r3, r5
 80076aa:	6023      	str	r3, [r4, #0]
 80076ac:	f8d8 3000 	ldr.w	r3, [r8]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d038      	beq.n	8007726 <_malloc_r+0xf6>
 80076b4:	685a      	ldr	r2, [r3, #4]
 80076b6:	42a2      	cmp	r2, r4
 80076b8:	d12b      	bne.n	8007712 <_malloc_r+0xe2>
 80076ba:	2200      	movs	r2, #0
 80076bc:	605a      	str	r2, [r3, #4]
 80076be:	e00f      	b.n	80076e0 <_malloc_r+0xb0>
 80076c0:	6822      	ldr	r2, [r4, #0]
 80076c2:	1b52      	subs	r2, r2, r5
 80076c4:	d41f      	bmi.n	8007706 <_malloc_r+0xd6>
 80076c6:	2a0b      	cmp	r2, #11
 80076c8:	d917      	bls.n	80076fa <_malloc_r+0xca>
 80076ca:	1961      	adds	r1, r4, r5
 80076cc:	42a3      	cmp	r3, r4
 80076ce:	6025      	str	r5, [r4, #0]
 80076d0:	bf18      	it	ne
 80076d2:	6059      	strne	r1, [r3, #4]
 80076d4:	6863      	ldr	r3, [r4, #4]
 80076d6:	bf08      	it	eq
 80076d8:	f8c8 1000 	streq.w	r1, [r8]
 80076dc:	5162      	str	r2, [r4, r5]
 80076de:	604b      	str	r3, [r1, #4]
 80076e0:	4638      	mov	r0, r7
 80076e2:	f104 060b 	add.w	r6, r4, #11
 80076e6:	f000 f829 	bl	800773c <__malloc_unlock>
 80076ea:	f026 0607 	bic.w	r6, r6, #7
 80076ee:	1d23      	adds	r3, r4, #4
 80076f0:	1af2      	subs	r2, r6, r3
 80076f2:	d0ae      	beq.n	8007652 <_malloc_r+0x22>
 80076f4:	1b9b      	subs	r3, r3, r6
 80076f6:	50a3      	str	r3, [r4, r2]
 80076f8:	e7ab      	b.n	8007652 <_malloc_r+0x22>
 80076fa:	42a3      	cmp	r3, r4
 80076fc:	6862      	ldr	r2, [r4, #4]
 80076fe:	d1dd      	bne.n	80076bc <_malloc_r+0x8c>
 8007700:	f8c8 2000 	str.w	r2, [r8]
 8007704:	e7ec      	b.n	80076e0 <_malloc_r+0xb0>
 8007706:	4623      	mov	r3, r4
 8007708:	6864      	ldr	r4, [r4, #4]
 800770a:	e7ac      	b.n	8007666 <_malloc_r+0x36>
 800770c:	4634      	mov	r4, r6
 800770e:	6876      	ldr	r6, [r6, #4]
 8007710:	e7b4      	b.n	800767c <_malloc_r+0x4c>
 8007712:	4613      	mov	r3, r2
 8007714:	e7cc      	b.n	80076b0 <_malloc_r+0x80>
 8007716:	230c      	movs	r3, #12
 8007718:	4638      	mov	r0, r7
 800771a:	603b      	str	r3, [r7, #0]
 800771c:	f000 f80e 	bl	800773c <__malloc_unlock>
 8007720:	e797      	b.n	8007652 <_malloc_r+0x22>
 8007722:	6025      	str	r5, [r4, #0]
 8007724:	e7dc      	b.n	80076e0 <_malloc_r+0xb0>
 8007726:	605b      	str	r3, [r3, #4]
 8007728:	deff      	udf	#255	; 0xff
 800772a:	bf00      	nop
 800772c:	2000046c 	.word	0x2000046c

08007730 <__malloc_lock>:
 8007730:	4801      	ldr	r0, [pc, #4]	; (8007738 <__malloc_lock+0x8>)
 8007732:	f000 befe 	b.w	8008532 <__retarget_lock_acquire_recursive>
 8007736:	bf00      	nop
 8007738:	200005b4 	.word	0x200005b4

0800773c <__malloc_unlock>:
 800773c:	4801      	ldr	r0, [pc, #4]	; (8007744 <__malloc_unlock+0x8>)
 800773e:	f000 bef9 	b.w	8008534 <__retarget_lock_release_recursive>
 8007742:	bf00      	nop
 8007744:	200005b4 	.word	0x200005b4

08007748 <realloc>:
 8007748:	4b02      	ldr	r3, [pc, #8]	; (8007754 <realloc+0xc>)
 800774a:	460a      	mov	r2, r1
 800774c:	4601      	mov	r1, r0
 800774e:	6818      	ldr	r0, [r3, #0]
 8007750:	f000 b802 	b.w	8007758 <_realloc_r>
 8007754:	20000080 	.word	0x20000080

08007758 <_realloc_r>:
 8007758:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800775c:	4680      	mov	r8, r0
 800775e:	4614      	mov	r4, r2
 8007760:	460e      	mov	r6, r1
 8007762:	b921      	cbnz	r1, 800776e <_realloc_r+0x16>
 8007764:	4611      	mov	r1, r2
 8007766:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800776a:	f7ff bf61 	b.w	8007630 <_malloc_r>
 800776e:	b92a      	cbnz	r2, 800777c <_realloc_r+0x24>
 8007770:	f001 fd72 	bl	8009258 <_free_r>
 8007774:	4625      	mov	r5, r4
 8007776:	4628      	mov	r0, r5
 8007778:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800777c:	f002 f92c 	bl	80099d8 <_malloc_usable_size_r>
 8007780:	4284      	cmp	r4, r0
 8007782:	4607      	mov	r7, r0
 8007784:	d802      	bhi.n	800778c <_realloc_r+0x34>
 8007786:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800778a:	d812      	bhi.n	80077b2 <_realloc_r+0x5a>
 800778c:	4621      	mov	r1, r4
 800778e:	4640      	mov	r0, r8
 8007790:	f7ff ff4e 	bl	8007630 <_malloc_r>
 8007794:	4605      	mov	r5, r0
 8007796:	2800      	cmp	r0, #0
 8007798:	d0ed      	beq.n	8007776 <_realloc_r+0x1e>
 800779a:	42bc      	cmp	r4, r7
 800779c:	4622      	mov	r2, r4
 800779e:	4631      	mov	r1, r6
 80077a0:	bf28      	it	cs
 80077a2:	463a      	movcs	r2, r7
 80077a4:	f000 fedd 	bl	8008562 <memcpy>
 80077a8:	4631      	mov	r1, r6
 80077aa:	4640      	mov	r0, r8
 80077ac:	f001 fd54 	bl	8009258 <_free_r>
 80077b0:	e7e1      	b.n	8007776 <_realloc_r+0x1e>
 80077b2:	4635      	mov	r5, r6
 80077b4:	e7df      	b.n	8007776 <_realloc_r+0x1e>
	...

080077b8 <_strtol_l.constprop.0>:
 80077b8:	2b01      	cmp	r3, #1
 80077ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077be:	4686      	mov	lr, r0
 80077c0:	4690      	mov	r8, r2
 80077c2:	d001      	beq.n	80077c8 <_strtol_l.constprop.0+0x10>
 80077c4:	2b24      	cmp	r3, #36	; 0x24
 80077c6:	d906      	bls.n	80077d6 <_strtol_l.constprop.0+0x1e>
 80077c8:	f000 fe88 	bl	80084dc <__errno>
 80077cc:	2316      	movs	r3, #22
 80077ce:	6003      	str	r3, [r0, #0]
 80077d0:	2000      	movs	r0, #0
 80077d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077d6:	460d      	mov	r5, r1
 80077d8:	4835      	ldr	r0, [pc, #212]	; (80078b0 <_strtol_l.constprop.0+0xf8>)
 80077da:	462a      	mov	r2, r5
 80077dc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80077e0:	5d06      	ldrb	r6, [r0, r4]
 80077e2:	f016 0608 	ands.w	r6, r6, #8
 80077e6:	d1f8      	bne.n	80077da <_strtol_l.constprop.0+0x22>
 80077e8:	2c2d      	cmp	r4, #45	; 0x2d
 80077ea:	d12e      	bne.n	800784a <_strtol_l.constprop.0+0x92>
 80077ec:	2601      	movs	r6, #1
 80077ee:	782c      	ldrb	r4, [r5, #0]
 80077f0:	1c95      	adds	r5, r2, #2
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d057      	beq.n	80078a6 <_strtol_l.constprop.0+0xee>
 80077f6:	2b10      	cmp	r3, #16
 80077f8:	d109      	bne.n	800780e <_strtol_l.constprop.0+0x56>
 80077fa:	2c30      	cmp	r4, #48	; 0x30
 80077fc:	d107      	bne.n	800780e <_strtol_l.constprop.0+0x56>
 80077fe:	782a      	ldrb	r2, [r5, #0]
 8007800:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8007804:	2a58      	cmp	r2, #88	; 0x58
 8007806:	d149      	bne.n	800789c <_strtol_l.constprop.0+0xe4>
 8007808:	2310      	movs	r3, #16
 800780a:	786c      	ldrb	r4, [r5, #1]
 800780c:	3502      	adds	r5, #2
 800780e:	2200      	movs	r2, #0
 8007810:	f106 4c00 	add.w	ip, r6, #2147483648	; 0x80000000
 8007814:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007818:	fbbc f9f3 	udiv	r9, ip, r3
 800781c:	4610      	mov	r0, r2
 800781e:	fb03 ca19 	mls	sl, r3, r9, ip
 8007822:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8007826:	2f09      	cmp	r7, #9
 8007828:	d814      	bhi.n	8007854 <_strtol_l.constprop.0+0x9c>
 800782a:	463c      	mov	r4, r7
 800782c:	42a3      	cmp	r3, r4
 800782e:	dd20      	ble.n	8007872 <_strtol_l.constprop.0+0xba>
 8007830:	1c57      	adds	r7, r2, #1
 8007832:	d007      	beq.n	8007844 <_strtol_l.constprop.0+0x8c>
 8007834:	4581      	cmp	r9, r0
 8007836:	d319      	bcc.n	800786c <_strtol_l.constprop.0+0xb4>
 8007838:	d101      	bne.n	800783e <_strtol_l.constprop.0+0x86>
 800783a:	45a2      	cmp	sl, r4
 800783c:	db16      	blt.n	800786c <_strtol_l.constprop.0+0xb4>
 800783e:	2201      	movs	r2, #1
 8007840:	fb00 4003 	mla	r0, r0, r3, r4
 8007844:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007848:	e7eb      	b.n	8007822 <_strtol_l.constprop.0+0x6a>
 800784a:	2c2b      	cmp	r4, #43	; 0x2b
 800784c:	bf04      	itt	eq
 800784e:	782c      	ldrbeq	r4, [r5, #0]
 8007850:	1c95      	addeq	r5, r2, #2
 8007852:	e7ce      	b.n	80077f2 <_strtol_l.constprop.0+0x3a>
 8007854:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8007858:	2f19      	cmp	r7, #25
 800785a:	d801      	bhi.n	8007860 <_strtol_l.constprop.0+0xa8>
 800785c:	3c37      	subs	r4, #55	; 0x37
 800785e:	e7e5      	b.n	800782c <_strtol_l.constprop.0+0x74>
 8007860:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8007864:	2f19      	cmp	r7, #25
 8007866:	d804      	bhi.n	8007872 <_strtol_l.constprop.0+0xba>
 8007868:	3c57      	subs	r4, #87	; 0x57
 800786a:	e7df      	b.n	800782c <_strtol_l.constprop.0+0x74>
 800786c:	f04f 32ff 	mov.w	r2, #4294967295
 8007870:	e7e8      	b.n	8007844 <_strtol_l.constprop.0+0x8c>
 8007872:	1c53      	adds	r3, r2, #1
 8007874:	d108      	bne.n	8007888 <_strtol_l.constprop.0+0xd0>
 8007876:	2322      	movs	r3, #34	; 0x22
 8007878:	4660      	mov	r0, ip
 800787a:	f8ce 3000 	str.w	r3, [lr]
 800787e:	f1b8 0f00 	cmp.w	r8, #0
 8007882:	d0a6      	beq.n	80077d2 <_strtol_l.constprop.0+0x1a>
 8007884:	1e69      	subs	r1, r5, #1
 8007886:	e006      	b.n	8007896 <_strtol_l.constprop.0+0xde>
 8007888:	b106      	cbz	r6, 800788c <_strtol_l.constprop.0+0xd4>
 800788a:	4240      	negs	r0, r0
 800788c:	f1b8 0f00 	cmp.w	r8, #0
 8007890:	d09f      	beq.n	80077d2 <_strtol_l.constprop.0+0x1a>
 8007892:	2a00      	cmp	r2, #0
 8007894:	d1f6      	bne.n	8007884 <_strtol_l.constprop.0+0xcc>
 8007896:	f8c8 1000 	str.w	r1, [r8]
 800789a:	e79a      	b.n	80077d2 <_strtol_l.constprop.0+0x1a>
 800789c:	2430      	movs	r4, #48	; 0x30
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d1b5      	bne.n	800780e <_strtol_l.constprop.0+0x56>
 80078a2:	2308      	movs	r3, #8
 80078a4:	e7b3      	b.n	800780e <_strtol_l.constprop.0+0x56>
 80078a6:	2c30      	cmp	r4, #48	; 0x30
 80078a8:	d0a9      	beq.n	80077fe <_strtol_l.constprop.0+0x46>
 80078aa:	230a      	movs	r3, #10
 80078ac:	e7af      	b.n	800780e <_strtol_l.constprop.0+0x56>
 80078ae:	bf00      	nop
 80078b0:	0800b11b 	.word	0x0800b11b

080078b4 <strtol>:
 80078b4:	4613      	mov	r3, r2
 80078b6:	460a      	mov	r2, r1
 80078b8:	4601      	mov	r1, r0
 80078ba:	4802      	ldr	r0, [pc, #8]	; (80078c4 <strtol+0x10>)
 80078bc:	6800      	ldr	r0, [r0, #0]
 80078be:	f7ff bf7b 	b.w	80077b8 <_strtol_l.constprop.0>
 80078c2:	bf00      	nop
 80078c4:	20000080 	.word	0x20000080

080078c8 <__cvt>:
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078ce:	461f      	mov	r7, r3
 80078d0:	bfbb      	ittet	lt
 80078d2:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80078d6:	461f      	movlt	r7, r3
 80078d8:	2300      	movge	r3, #0
 80078da:	232d      	movlt	r3, #45	; 0x2d
 80078dc:	b088      	sub	sp, #32
 80078de:	4614      	mov	r4, r2
 80078e0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80078e2:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80078e4:	7013      	strb	r3, [r2, #0]
 80078e6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80078e8:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80078ec:	f023 0820 	bic.w	r8, r3, #32
 80078f0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80078f4:	d005      	beq.n	8007902 <__cvt+0x3a>
 80078f6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80078fa:	d100      	bne.n	80078fe <__cvt+0x36>
 80078fc:	3501      	adds	r5, #1
 80078fe:	2302      	movs	r3, #2
 8007900:	e000      	b.n	8007904 <__cvt+0x3c>
 8007902:	2303      	movs	r3, #3
 8007904:	aa07      	add	r2, sp, #28
 8007906:	9204      	str	r2, [sp, #16]
 8007908:	aa06      	add	r2, sp, #24
 800790a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800790e:	e9cd 3500 	strd	r3, r5, [sp]
 8007912:	4622      	mov	r2, r4
 8007914:	463b      	mov	r3, r7
 8007916:	f000 febb 	bl	8008690 <_dtoa_r>
 800791a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800791e:	4606      	mov	r6, r0
 8007920:	d102      	bne.n	8007928 <__cvt+0x60>
 8007922:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007924:	07db      	lsls	r3, r3, #31
 8007926:	d522      	bpl.n	800796e <__cvt+0xa6>
 8007928:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800792c:	eb06 0905 	add.w	r9, r6, r5
 8007930:	d110      	bne.n	8007954 <__cvt+0x8c>
 8007932:	7833      	ldrb	r3, [r6, #0]
 8007934:	2b30      	cmp	r3, #48	; 0x30
 8007936:	d10a      	bne.n	800794e <__cvt+0x86>
 8007938:	2200      	movs	r2, #0
 800793a:	2300      	movs	r3, #0
 800793c:	4620      	mov	r0, r4
 800793e:	4639      	mov	r1, r7
 8007940:	f7f9 f832 	bl	80009a8 <__aeabi_dcmpeq>
 8007944:	b918      	cbnz	r0, 800794e <__cvt+0x86>
 8007946:	f1c5 0501 	rsb	r5, r5, #1
 800794a:	f8ca 5000 	str.w	r5, [sl]
 800794e:	f8da 3000 	ldr.w	r3, [sl]
 8007952:	4499      	add	r9, r3
 8007954:	2200      	movs	r2, #0
 8007956:	2300      	movs	r3, #0
 8007958:	4620      	mov	r0, r4
 800795a:	4639      	mov	r1, r7
 800795c:	f7f9 f824 	bl	80009a8 <__aeabi_dcmpeq>
 8007960:	b108      	cbz	r0, 8007966 <__cvt+0x9e>
 8007962:	f8cd 901c 	str.w	r9, [sp, #28]
 8007966:	2230      	movs	r2, #48	; 0x30
 8007968:	9b07      	ldr	r3, [sp, #28]
 800796a:	454b      	cmp	r3, r9
 800796c:	d307      	bcc.n	800797e <__cvt+0xb6>
 800796e:	4630      	mov	r0, r6
 8007970:	9b07      	ldr	r3, [sp, #28]
 8007972:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007974:	1b9b      	subs	r3, r3, r6
 8007976:	6013      	str	r3, [r2, #0]
 8007978:	b008      	add	sp, #32
 800797a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800797e:	1c59      	adds	r1, r3, #1
 8007980:	9107      	str	r1, [sp, #28]
 8007982:	701a      	strb	r2, [r3, #0]
 8007984:	e7f0      	b.n	8007968 <__cvt+0xa0>

08007986 <__exponent>:
 8007986:	4603      	mov	r3, r0
 8007988:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800798a:	2900      	cmp	r1, #0
 800798c:	f803 2b02 	strb.w	r2, [r3], #2
 8007990:	bfb6      	itet	lt
 8007992:	222d      	movlt	r2, #45	; 0x2d
 8007994:	222b      	movge	r2, #43	; 0x2b
 8007996:	4249      	neglt	r1, r1
 8007998:	2909      	cmp	r1, #9
 800799a:	7042      	strb	r2, [r0, #1]
 800799c:	dd2a      	ble.n	80079f4 <__exponent+0x6e>
 800799e:	f10d 0207 	add.w	r2, sp, #7
 80079a2:	4617      	mov	r7, r2
 80079a4:	260a      	movs	r6, #10
 80079a6:	fb91 f5f6 	sdiv	r5, r1, r6
 80079aa:	4694      	mov	ip, r2
 80079ac:	fb06 1415 	mls	r4, r6, r5, r1
 80079b0:	3430      	adds	r4, #48	; 0x30
 80079b2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80079b6:	460c      	mov	r4, r1
 80079b8:	2c63      	cmp	r4, #99	; 0x63
 80079ba:	4629      	mov	r1, r5
 80079bc:	f102 32ff 	add.w	r2, r2, #4294967295
 80079c0:	dcf1      	bgt.n	80079a6 <__exponent+0x20>
 80079c2:	3130      	adds	r1, #48	; 0x30
 80079c4:	f1ac 0402 	sub.w	r4, ip, #2
 80079c8:	f802 1c01 	strb.w	r1, [r2, #-1]
 80079cc:	4622      	mov	r2, r4
 80079ce:	1c41      	adds	r1, r0, #1
 80079d0:	42ba      	cmp	r2, r7
 80079d2:	d30a      	bcc.n	80079ea <__exponent+0x64>
 80079d4:	f10d 0209 	add.w	r2, sp, #9
 80079d8:	eba2 020c 	sub.w	r2, r2, ip
 80079dc:	42bc      	cmp	r4, r7
 80079de:	bf88      	it	hi
 80079e0:	2200      	movhi	r2, #0
 80079e2:	4413      	add	r3, r2
 80079e4:	1a18      	subs	r0, r3, r0
 80079e6:	b003      	add	sp, #12
 80079e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80079ea:	f812 5b01 	ldrb.w	r5, [r2], #1
 80079ee:	f801 5f01 	strb.w	r5, [r1, #1]!
 80079f2:	e7ed      	b.n	80079d0 <__exponent+0x4a>
 80079f4:	2330      	movs	r3, #48	; 0x30
 80079f6:	3130      	adds	r1, #48	; 0x30
 80079f8:	7083      	strb	r3, [r0, #2]
 80079fa:	70c1      	strb	r1, [r0, #3]
 80079fc:	1d03      	adds	r3, r0, #4
 80079fe:	e7f1      	b.n	80079e4 <__exponent+0x5e>

08007a00 <_printf_float>:
 8007a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a04:	b091      	sub	sp, #68	; 0x44
 8007a06:	460c      	mov	r4, r1
 8007a08:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8007a0c:	4616      	mov	r6, r2
 8007a0e:	461f      	mov	r7, r3
 8007a10:	4605      	mov	r5, r0
 8007a12:	f000 fd09 	bl	8008428 <_localeconv_r>
 8007a16:	6803      	ldr	r3, [r0, #0]
 8007a18:	4618      	mov	r0, r3
 8007a1a:	9309      	str	r3, [sp, #36]	; 0x24
 8007a1c:	f7f8 fb98 	bl	8000150 <strlen>
 8007a20:	2300      	movs	r3, #0
 8007a22:	930e      	str	r3, [sp, #56]	; 0x38
 8007a24:	f8d8 3000 	ldr.w	r3, [r8]
 8007a28:	900a      	str	r0, [sp, #40]	; 0x28
 8007a2a:	3307      	adds	r3, #7
 8007a2c:	f023 0307 	bic.w	r3, r3, #7
 8007a30:	f103 0208 	add.w	r2, r3, #8
 8007a34:	f894 9018 	ldrb.w	r9, [r4, #24]
 8007a38:	f8d4 b000 	ldr.w	fp, [r4]
 8007a3c:	f8c8 2000 	str.w	r2, [r8]
 8007a40:	e9d3 a800 	ldrd	sl, r8, [r3]
 8007a44:	4652      	mov	r2, sl
 8007a46:	4643      	mov	r3, r8
 8007a48:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007a4c:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8007a50:	930b      	str	r3, [sp, #44]	; 0x2c
 8007a52:	f04f 32ff 	mov.w	r2, #4294967295
 8007a56:	4650      	mov	r0, sl
 8007a58:	4b9c      	ldr	r3, [pc, #624]	; (8007ccc <_printf_float+0x2cc>)
 8007a5a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007a5c:	f7f8 ffd6 	bl	8000a0c <__aeabi_dcmpun>
 8007a60:	bb70      	cbnz	r0, 8007ac0 <_printf_float+0xc0>
 8007a62:	f04f 32ff 	mov.w	r2, #4294967295
 8007a66:	4650      	mov	r0, sl
 8007a68:	4b98      	ldr	r3, [pc, #608]	; (8007ccc <_printf_float+0x2cc>)
 8007a6a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007a6c:	f7f8 ffb0 	bl	80009d0 <__aeabi_dcmple>
 8007a70:	bb30      	cbnz	r0, 8007ac0 <_printf_float+0xc0>
 8007a72:	2200      	movs	r2, #0
 8007a74:	2300      	movs	r3, #0
 8007a76:	4650      	mov	r0, sl
 8007a78:	4641      	mov	r1, r8
 8007a7a:	f7f8 ff9f 	bl	80009bc <__aeabi_dcmplt>
 8007a7e:	b110      	cbz	r0, 8007a86 <_printf_float+0x86>
 8007a80:	232d      	movs	r3, #45	; 0x2d
 8007a82:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a86:	4a92      	ldr	r2, [pc, #584]	; (8007cd0 <_printf_float+0x2d0>)
 8007a88:	4b92      	ldr	r3, [pc, #584]	; (8007cd4 <_printf_float+0x2d4>)
 8007a8a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8007a8e:	bf94      	ite	ls
 8007a90:	4690      	movls	r8, r2
 8007a92:	4698      	movhi	r8, r3
 8007a94:	2303      	movs	r3, #3
 8007a96:	f04f 0a00 	mov.w	sl, #0
 8007a9a:	6123      	str	r3, [r4, #16]
 8007a9c:	f02b 0304 	bic.w	r3, fp, #4
 8007aa0:	6023      	str	r3, [r4, #0]
 8007aa2:	4633      	mov	r3, r6
 8007aa4:	4621      	mov	r1, r4
 8007aa6:	4628      	mov	r0, r5
 8007aa8:	9700      	str	r7, [sp, #0]
 8007aaa:	aa0f      	add	r2, sp, #60	; 0x3c
 8007aac:	f000 f9d6 	bl	8007e5c <_printf_common>
 8007ab0:	3001      	adds	r0, #1
 8007ab2:	f040 8090 	bne.w	8007bd6 <_printf_float+0x1d6>
 8007ab6:	f04f 30ff 	mov.w	r0, #4294967295
 8007aba:	b011      	add	sp, #68	; 0x44
 8007abc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ac0:	4652      	mov	r2, sl
 8007ac2:	4643      	mov	r3, r8
 8007ac4:	4650      	mov	r0, sl
 8007ac6:	4641      	mov	r1, r8
 8007ac8:	f7f8 ffa0 	bl	8000a0c <__aeabi_dcmpun>
 8007acc:	b148      	cbz	r0, 8007ae2 <_printf_float+0xe2>
 8007ace:	f1b8 0f00 	cmp.w	r8, #0
 8007ad2:	bfb8      	it	lt
 8007ad4:	232d      	movlt	r3, #45	; 0x2d
 8007ad6:	4a80      	ldr	r2, [pc, #512]	; (8007cd8 <_printf_float+0x2d8>)
 8007ad8:	bfb8      	it	lt
 8007ada:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007ade:	4b7f      	ldr	r3, [pc, #508]	; (8007cdc <_printf_float+0x2dc>)
 8007ae0:	e7d3      	b.n	8007a8a <_printf_float+0x8a>
 8007ae2:	6863      	ldr	r3, [r4, #4]
 8007ae4:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8007ae8:	1c5a      	adds	r2, r3, #1
 8007aea:	d142      	bne.n	8007b72 <_printf_float+0x172>
 8007aec:	2306      	movs	r3, #6
 8007aee:	6063      	str	r3, [r4, #4]
 8007af0:	2200      	movs	r2, #0
 8007af2:	9206      	str	r2, [sp, #24]
 8007af4:	aa0e      	add	r2, sp, #56	; 0x38
 8007af6:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8007afa:	aa0d      	add	r2, sp, #52	; 0x34
 8007afc:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8007b00:	9203      	str	r2, [sp, #12]
 8007b02:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8007b06:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8007b0a:	6023      	str	r3, [r4, #0]
 8007b0c:	6863      	ldr	r3, [r4, #4]
 8007b0e:	4652      	mov	r2, sl
 8007b10:	9300      	str	r3, [sp, #0]
 8007b12:	4628      	mov	r0, r5
 8007b14:	4643      	mov	r3, r8
 8007b16:	910b      	str	r1, [sp, #44]	; 0x2c
 8007b18:	f7ff fed6 	bl	80078c8 <__cvt>
 8007b1c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007b1e:	4680      	mov	r8, r0
 8007b20:	2947      	cmp	r1, #71	; 0x47
 8007b22:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007b24:	d108      	bne.n	8007b38 <_printf_float+0x138>
 8007b26:	1cc8      	adds	r0, r1, #3
 8007b28:	db02      	blt.n	8007b30 <_printf_float+0x130>
 8007b2a:	6863      	ldr	r3, [r4, #4]
 8007b2c:	4299      	cmp	r1, r3
 8007b2e:	dd40      	ble.n	8007bb2 <_printf_float+0x1b2>
 8007b30:	f1a9 0902 	sub.w	r9, r9, #2
 8007b34:	fa5f f989 	uxtb.w	r9, r9
 8007b38:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007b3c:	d81f      	bhi.n	8007b7e <_printf_float+0x17e>
 8007b3e:	464a      	mov	r2, r9
 8007b40:	3901      	subs	r1, #1
 8007b42:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007b46:	910d      	str	r1, [sp, #52]	; 0x34
 8007b48:	f7ff ff1d 	bl	8007986 <__exponent>
 8007b4c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007b4e:	4682      	mov	sl, r0
 8007b50:	1813      	adds	r3, r2, r0
 8007b52:	2a01      	cmp	r2, #1
 8007b54:	6123      	str	r3, [r4, #16]
 8007b56:	dc02      	bgt.n	8007b5e <_printf_float+0x15e>
 8007b58:	6822      	ldr	r2, [r4, #0]
 8007b5a:	07d2      	lsls	r2, r2, #31
 8007b5c:	d501      	bpl.n	8007b62 <_printf_float+0x162>
 8007b5e:	3301      	adds	r3, #1
 8007b60:	6123      	str	r3, [r4, #16]
 8007b62:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d09b      	beq.n	8007aa2 <_printf_float+0xa2>
 8007b6a:	232d      	movs	r3, #45	; 0x2d
 8007b6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b70:	e797      	b.n	8007aa2 <_printf_float+0xa2>
 8007b72:	2947      	cmp	r1, #71	; 0x47
 8007b74:	d1bc      	bne.n	8007af0 <_printf_float+0xf0>
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d1ba      	bne.n	8007af0 <_printf_float+0xf0>
 8007b7a:	2301      	movs	r3, #1
 8007b7c:	e7b7      	b.n	8007aee <_printf_float+0xee>
 8007b7e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8007b82:	d118      	bne.n	8007bb6 <_printf_float+0x1b6>
 8007b84:	2900      	cmp	r1, #0
 8007b86:	6863      	ldr	r3, [r4, #4]
 8007b88:	dd0b      	ble.n	8007ba2 <_printf_float+0x1a2>
 8007b8a:	6121      	str	r1, [r4, #16]
 8007b8c:	b913      	cbnz	r3, 8007b94 <_printf_float+0x194>
 8007b8e:	6822      	ldr	r2, [r4, #0]
 8007b90:	07d0      	lsls	r0, r2, #31
 8007b92:	d502      	bpl.n	8007b9a <_printf_float+0x19a>
 8007b94:	3301      	adds	r3, #1
 8007b96:	440b      	add	r3, r1
 8007b98:	6123      	str	r3, [r4, #16]
 8007b9a:	f04f 0a00 	mov.w	sl, #0
 8007b9e:	65a1      	str	r1, [r4, #88]	; 0x58
 8007ba0:	e7df      	b.n	8007b62 <_printf_float+0x162>
 8007ba2:	b913      	cbnz	r3, 8007baa <_printf_float+0x1aa>
 8007ba4:	6822      	ldr	r2, [r4, #0]
 8007ba6:	07d2      	lsls	r2, r2, #31
 8007ba8:	d501      	bpl.n	8007bae <_printf_float+0x1ae>
 8007baa:	3302      	adds	r3, #2
 8007bac:	e7f4      	b.n	8007b98 <_printf_float+0x198>
 8007bae:	2301      	movs	r3, #1
 8007bb0:	e7f2      	b.n	8007b98 <_printf_float+0x198>
 8007bb2:	f04f 0967 	mov.w	r9, #103	; 0x67
 8007bb6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007bb8:	4299      	cmp	r1, r3
 8007bba:	db05      	blt.n	8007bc8 <_printf_float+0x1c8>
 8007bbc:	6823      	ldr	r3, [r4, #0]
 8007bbe:	6121      	str	r1, [r4, #16]
 8007bc0:	07d8      	lsls	r0, r3, #31
 8007bc2:	d5ea      	bpl.n	8007b9a <_printf_float+0x19a>
 8007bc4:	1c4b      	adds	r3, r1, #1
 8007bc6:	e7e7      	b.n	8007b98 <_printf_float+0x198>
 8007bc8:	2900      	cmp	r1, #0
 8007bca:	bfcc      	ite	gt
 8007bcc:	2201      	movgt	r2, #1
 8007bce:	f1c1 0202 	rsble	r2, r1, #2
 8007bd2:	4413      	add	r3, r2
 8007bd4:	e7e0      	b.n	8007b98 <_printf_float+0x198>
 8007bd6:	6823      	ldr	r3, [r4, #0]
 8007bd8:	055a      	lsls	r2, r3, #21
 8007bda:	d407      	bmi.n	8007bec <_printf_float+0x1ec>
 8007bdc:	6923      	ldr	r3, [r4, #16]
 8007bde:	4642      	mov	r2, r8
 8007be0:	4631      	mov	r1, r6
 8007be2:	4628      	mov	r0, r5
 8007be4:	47b8      	blx	r7
 8007be6:	3001      	adds	r0, #1
 8007be8:	d12b      	bne.n	8007c42 <_printf_float+0x242>
 8007bea:	e764      	b.n	8007ab6 <_printf_float+0xb6>
 8007bec:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007bf0:	f240 80dd 	bls.w	8007dae <_printf_float+0x3ae>
 8007bf4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	f7f8 fed4 	bl	80009a8 <__aeabi_dcmpeq>
 8007c00:	2800      	cmp	r0, #0
 8007c02:	d033      	beq.n	8007c6c <_printf_float+0x26c>
 8007c04:	2301      	movs	r3, #1
 8007c06:	4631      	mov	r1, r6
 8007c08:	4628      	mov	r0, r5
 8007c0a:	4a35      	ldr	r2, [pc, #212]	; (8007ce0 <_printf_float+0x2e0>)
 8007c0c:	47b8      	blx	r7
 8007c0e:	3001      	adds	r0, #1
 8007c10:	f43f af51 	beq.w	8007ab6 <_printf_float+0xb6>
 8007c14:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007c18:	429a      	cmp	r2, r3
 8007c1a:	db02      	blt.n	8007c22 <_printf_float+0x222>
 8007c1c:	6823      	ldr	r3, [r4, #0]
 8007c1e:	07d8      	lsls	r0, r3, #31
 8007c20:	d50f      	bpl.n	8007c42 <_printf_float+0x242>
 8007c22:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007c26:	4631      	mov	r1, r6
 8007c28:	4628      	mov	r0, r5
 8007c2a:	47b8      	blx	r7
 8007c2c:	3001      	adds	r0, #1
 8007c2e:	f43f af42 	beq.w	8007ab6 <_printf_float+0xb6>
 8007c32:	f04f 0800 	mov.w	r8, #0
 8007c36:	f104 091a 	add.w	r9, r4, #26
 8007c3a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c3c:	3b01      	subs	r3, #1
 8007c3e:	4543      	cmp	r3, r8
 8007c40:	dc09      	bgt.n	8007c56 <_printf_float+0x256>
 8007c42:	6823      	ldr	r3, [r4, #0]
 8007c44:	079b      	lsls	r3, r3, #30
 8007c46:	f100 8104 	bmi.w	8007e52 <_printf_float+0x452>
 8007c4a:	68e0      	ldr	r0, [r4, #12]
 8007c4c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c4e:	4298      	cmp	r0, r3
 8007c50:	bfb8      	it	lt
 8007c52:	4618      	movlt	r0, r3
 8007c54:	e731      	b.n	8007aba <_printf_float+0xba>
 8007c56:	2301      	movs	r3, #1
 8007c58:	464a      	mov	r2, r9
 8007c5a:	4631      	mov	r1, r6
 8007c5c:	4628      	mov	r0, r5
 8007c5e:	47b8      	blx	r7
 8007c60:	3001      	adds	r0, #1
 8007c62:	f43f af28 	beq.w	8007ab6 <_printf_float+0xb6>
 8007c66:	f108 0801 	add.w	r8, r8, #1
 8007c6a:	e7e6      	b.n	8007c3a <_printf_float+0x23a>
 8007c6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	dc38      	bgt.n	8007ce4 <_printf_float+0x2e4>
 8007c72:	2301      	movs	r3, #1
 8007c74:	4631      	mov	r1, r6
 8007c76:	4628      	mov	r0, r5
 8007c78:	4a19      	ldr	r2, [pc, #100]	; (8007ce0 <_printf_float+0x2e0>)
 8007c7a:	47b8      	blx	r7
 8007c7c:	3001      	adds	r0, #1
 8007c7e:	f43f af1a 	beq.w	8007ab6 <_printf_float+0xb6>
 8007c82:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8007c86:	4313      	orrs	r3, r2
 8007c88:	d102      	bne.n	8007c90 <_printf_float+0x290>
 8007c8a:	6823      	ldr	r3, [r4, #0]
 8007c8c:	07d9      	lsls	r1, r3, #31
 8007c8e:	d5d8      	bpl.n	8007c42 <_printf_float+0x242>
 8007c90:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007c94:	4631      	mov	r1, r6
 8007c96:	4628      	mov	r0, r5
 8007c98:	47b8      	blx	r7
 8007c9a:	3001      	adds	r0, #1
 8007c9c:	f43f af0b 	beq.w	8007ab6 <_printf_float+0xb6>
 8007ca0:	f04f 0900 	mov.w	r9, #0
 8007ca4:	f104 0a1a 	add.w	sl, r4, #26
 8007ca8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007caa:	425b      	negs	r3, r3
 8007cac:	454b      	cmp	r3, r9
 8007cae:	dc01      	bgt.n	8007cb4 <_printf_float+0x2b4>
 8007cb0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007cb2:	e794      	b.n	8007bde <_printf_float+0x1de>
 8007cb4:	2301      	movs	r3, #1
 8007cb6:	4652      	mov	r2, sl
 8007cb8:	4631      	mov	r1, r6
 8007cba:	4628      	mov	r0, r5
 8007cbc:	47b8      	blx	r7
 8007cbe:	3001      	adds	r0, #1
 8007cc0:	f43f aef9 	beq.w	8007ab6 <_printf_float+0xb6>
 8007cc4:	f109 0901 	add.w	r9, r9, #1
 8007cc8:	e7ee      	b.n	8007ca8 <_printf_float+0x2a8>
 8007cca:	bf00      	nop
 8007ccc:	7fefffff 	.word	0x7fefffff
 8007cd0:	0800b21b 	.word	0x0800b21b
 8007cd4:	0800b21f 	.word	0x0800b21f
 8007cd8:	0800b223 	.word	0x0800b223
 8007cdc:	0800b227 	.word	0x0800b227
 8007ce0:	0800b22b 	.word	0x0800b22b
 8007ce4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007ce6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007ce8:	429a      	cmp	r2, r3
 8007cea:	bfa8      	it	ge
 8007cec:	461a      	movge	r2, r3
 8007cee:	2a00      	cmp	r2, #0
 8007cf0:	4691      	mov	r9, r2
 8007cf2:	dc37      	bgt.n	8007d64 <_printf_float+0x364>
 8007cf4:	f04f 0b00 	mov.w	fp, #0
 8007cf8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007cfc:	f104 021a 	add.w	r2, r4, #26
 8007d00:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8007d04:	ebaa 0309 	sub.w	r3, sl, r9
 8007d08:	455b      	cmp	r3, fp
 8007d0a:	dc33      	bgt.n	8007d74 <_printf_float+0x374>
 8007d0c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007d10:	429a      	cmp	r2, r3
 8007d12:	db3b      	blt.n	8007d8c <_printf_float+0x38c>
 8007d14:	6823      	ldr	r3, [r4, #0]
 8007d16:	07da      	lsls	r2, r3, #31
 8007d18:	d438      	bmi.n	8007d8c <_printf_float+0x38c>
 8007d1a:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8007d1e:	eba2 0903 	sub.w	r9, r2, r3
 8007d22:	eba2 020a 	sub.w	r2, r2, sl
 8007d26:	4591      	cmp	r9, r2
 8007d28:	bfa8      	it	ge
 8007d2a:	4691      	movge	r9, r2
 8007d2c:	f1b9 0f00 	cmp.w	r9, #0
 8007d30:	dc34      	bgt.n	8007d9c <_printf_float+0x39c>
 8007d32:	f04f 0800 	mov.w	r8, #0
 8007d36:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007d3a:	f104 0a1a 	add.w	sl, r4, #26
 8007d3e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007d42:	1a9b      	subs	r3, r3, r2
 8007d44:	eba3 0309 	sub.w	r3, r3, r9
 8007d48:	4543      	cmp	r3, r8
 8007d4a:	f77f af7a 	ble.w	8007c42 <_printf_float+0x242>
 8007d4e:	2301      	movs	r3, #1
 8007d50:	4652      	mov	r2, sl
 8007d52:	4631      	mov	r1, r6
 8007d54:	4628      	mov	r0, r5
 8007d56:	47b8      	blx	r7
 8007d58:	3001      	adds	r0, #1
 8007d5a:	f43f aeac 	beq.w	8007ab6 <_printf_float+0xb6>
 8007d5e:	f108 0801 	add.w	r8, r8, #1
 8007d62:	e7ec      	b.n	8007d3e <_printf_float+0x33e>
 8007d64:	4613      	mov	r3, r2
 8007d66:	4631      	mov	r1, r6
 8007d68:	4642      	mov	r2, r8
 8007d6a:	4628      	mov	r0, r5
 8007d6c:	47b8      	blx	r7
 8007d6e:	3001      	adds	r0, #1
 8007d70:	d1c0      	bne.n	8007cf4 <_printf_float+0x2f4>
 8007d72:	e6a0      	b.n	8007ab6 <_printf_float+0xb6>
 8007d74:	2301      	movs	r3, #1
 8007d76:	4631      	mov	r1, r6
 8007d78:	4628      	mov	r0, r5
 8007d7a:	920b      	str	r2, [sp, #44]	; 0x2c
 8007d7c:	47b8      	blx	r7
 8007d7e:	3001      	adds	r0, #1
 8007d80:	f43f ae99 	beq.w	8007ab6 <_printf_float+0xb6>
 8007d84:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007d86:	f10b 0b01 	add.w	fp, fp, #1
 8007d8a:	e7b9      	b.n	8007d00 <_printf_float+0x300>
 8007d8c:	4631      	mov	r1, r6
 8007d8e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007d92:	4628      	mov	r0, r5
 8007d94:	47b8      	blx	r7
 8007d96:	3001      	adds	r0, #1
 8007d98:	d1bf      	bne.n	8007d1a <_printf_float+0x31a>
 8007d9a:	e68c      	b.n	8007ab6 <_printf_float+0xb6>
 8007d9c:	464b      	mov	r3, r9
 8007d9e:	4631      	mov	r1, r6
 8007da0:	4628      	mov	r0, r5
 8007da2:	eb08 020a 	add.w	r2, r8, sl
 8007da6:	47b8      	blx	r7
 8007da8:	3001      	adds	r0, #1
 8007daa:	d1c2      	bne.n	8007d32 <_printf_float+0x332>
 8007dac:	e683      	b.n	8007ab6 <_printf_float+0xb6>
 8007dae:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007db0:	2a01      	cmp	r2, #1
 8007db2:	dc01      	bgt.n	8007db8 <_printf_float+0x3b8>
 8007db4:	07db      	lsls	r3, r3, #31
 8007db6:	d539      	bpl.n	8007e2c <_printf_float+0x42c>
 8007db8:	2301      	movs	r3, #1
 8007dba:	4642      	mov	r2, r8
 8007dbc:	4631      	mov	r1, r6
 8007dbe:	4628      	mov	r0, r5
 8007dc0:	47b8      	blx	r7
 8007dc2:	3001      	adds	r0, #1
 8007dc4:	f43f ae77 	beq.w	8007ab6 <_printf_float+0xb6>
 8007dc8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007dcc:	4631      	mov	r1, r6
 8007dce:	4628      	mov	r0, r5
 8007dd0:	47b8      	blx	r7
 8007dd2:	3001      	adds	r0, #1
 8007dd4:	f43f ae6f 	beq.w	8007ab6 <_printf_float+0xb6>
 8007dd8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007ddc:	2200      	movs	r2, #0
 8007dde:	2300      	movs	r3, #0
 8007de0:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8007de4:	f7f8 fde0 	bl	80009a8 <__aeabi_dcmpeq>
 8007de8:	b9d8      	cbnz	r0, 8007e22 <_printf_float+0x422>
 8007dea:	f109 33ff 	add.w	r3, r9, #4294967295
 8007dee:	f108 0201 	add.w	r2, r8, #1
 8007df2:	4631      	mov	r1, r6
 8007df4:	4628      	mov	r0, r5
 8007df6:	47b8      	blx	r7
 8007df8:	3001      	adds	r0, #1
 8007dfa:	d10e      	bne.n	8007e1a <_printf_float+0x41a>
 8007dfc:	e65b      	b.n	8007ab6 <_printf_float+0xb6>
 8007dfe:	2301      	movs	r3, #1
 8007e00:	464a      	mov	r2, r9
 8007e02:	4631      	mov	r1, r6
 8007e04:	4628      	mov	r0, r5
 8007e06:	47b8      	blx	r7
 8007e08:	3001      	adds	r0, #1
 8007e0a:	f43f ae54 	beq.w	8007ab6 <_printf_float+0xb6>
 8007e0e:	f108 0801 	add.w	r8, r8, #1
 8007e12:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007e14:	3b01      	subs	r3, #1
 8007e16:	4543      	cmp	r3, r8
 8007e18:	dcf1      	bgt.n	8007dfe <_printf_float+0x3fe>
 8007e1a:	4653      	mov	r3, sl
 8007e1c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007e20:	e6de      	b.n	8007be0 <_printf_float+0x1e0>
 8007e22:	f04f 0800 	mov.w	r8, #0
 8007e26:	f104 091a 	add.w	r9, r4, #26
 8007e2a:	e7f2      	b.n	8007e12 <_printf_float+0x412>
 8007e2c:	2301      	movs	r3, #1
 8007e2e:	4642      	mov	r2, r8
 8007e30:	e7df      	b.n	8007df2 <_printf_float+0x3f2>
 8007e32:	2301      	movs	r3, #1
 8007e34:	464a      	mov	r2, r9
 8007e36:	4631      	mov	r1, r6
 8007e38:	4628      	mov	r0, r5
 8007e3a:	47b8      	blx	r7
 8007e3c:	3001      	adds	r0, #1
 8007e3e:	f43f ae3a 	beq.w	8007ab6 <_printf_float+0xb6>
 8007e42:	f108 0801 	add.w	r8, r8, #1
 8007e46:	68e3      	ldr	r3, [r4, #12]
 8007e48:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007e4a:	1a5b      	subs	r3, r3, r1
 8007e4c:	4543      	cmp	r3, r8
 8007e4e:	dcf0      	bgt.n	8007e32 <_printf_float+0x432>
 8007e50:	e6fb      	b.n	8007c4a <_printf_float+0x24a>
 8007e52:	f04f 0800 	mov.w	r8, #0
 8007e56:	f104 0919 	add.w	r9, r4, #25
 8007e5a:	e7f4      	b.n	8007e46 <_printf_float+0x446>

08007e5c <_printf_common>:
 8007e5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e60:	4616      	mov	r6, r2
 8007e62:	4699      	mov	r9, r3
 8007e64:	688a      	ldr	r2, [r1, #8]
 8007e66:	690b      	ldr	r3, [r1, #16]
 8007e68:	4607      	mov	r7, r0
 8007e6a:	4293      	cmp	r3, r2
 8007e6c:	bfb8      	it	lt
 8007e6e:	4613      	movlt	r3, r2
 8007e70:	6033      	str	r3, [r6, #0]
 8007e72:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007e76:	460c      	mov	r4, r1
 8007e78:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007e7c:	b10a      	cbz	r2, 8007e82 <_printf_common+0x26>
 8007e7e:	3301      	adds	r3, #1
 8007e80:	6033      	str	r3, [r6, #0]
 8007e82:	6823      	ldr	r3, [r4, #0]
 8007e84:	0699      	lsls	r1, r3, #26
 8007e86:	bf42      	ittt	mi
 8007e88:	6833      	ldrmi	r3, [r6, #0]
 8007e8a:	3302      	addmi	r3, #2
 8007e8c:	6033      	strmi	r3, [r6, #0]
 8007e8e:	6825      	ldr	r5, [r4, #0]
 8007e90:	f015 0506 	ands.w	r5, r5, #6
 8007e94:	d106      	bne.n	8007ea4 <_printf_common+0x48>
 8007e96:	f104 0a19 	add.w	sl, r4, #25
 8007e9a:	68e3      	ldr	r3, [r4, #12]
 8007e9c:	6832      	ldr	r2, [r6, #0]
 8007e9e:	1a9b      	subs	r3, r3, r2
 8007ea0:	42ab      	cmp	r3, r5
 8007ea2:	dc2b      	bgt.n	8007efc <_printf_common+0xa0>
 8007ea4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007ea8:	1e13      	subs	r3, r2, #0
 8007eaa:	6822      	ldr	r2, [r4, #0]
 8007eac:	bf18      	it	ne
 8007eae:	2301      	movne	r3, #1
 8007eb0:	0692      	lsls	r2, r2, #26
 8007eb2:	d430      	bmi.n	8007f16 <_printf_common+0xba>
 8007eb4:	4649      	mov	r1, r9
 8007eb6:	4638      	mov	r0, r7
 8007eb8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007ebc:	47c0      	blx	r8
 8007ebe:	3001      	adds	r0, #1
 8007ec0:	d023      	beq.n	8007f0a <_printf_common+0xae>
 8007ec2:	6823      	ldr	r3, [r4, #0]
 8007ec4:	6922      	ldr	r2, [r4, #16]
 8007ec6:	f003 0306 	and.w	r3, r3, #6
 8007eca:	2b04      	cmp	r3, #4
 8007ecc:	bf14      	ite	ne
 8007ece:	2500      	movne	r5, #0
 8007ed0:	6833      	ldreq	r3, [r6, #0]
 8007ed2:	f04f 0600 	mov.w	r6, #0
 8007ed6:	bf08      	it	eq
 8007ed8:	68e5      	ldreq	r5, [r4, #12]
 8007eda:	f104 041a 	add.w	r4, r4, #26
 8007ede:	bf08      	it	eq
 8007ee0:	1aed      	subeq	r5, r5, r3
 8007ee2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8007ee6:	bf08      	it	eq
 8007ee8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007eec:	4293      	cmp	r3, r2
 8007eee:	bfc4      	itt	gt
 8007ef0:	1a9b      	subgt	r3, r3, r2
 8007ef2:	18ed      	addgt	r5, r5, r3
 8007ef4:	42b5      	cmp	r5, r6
 8007ef6:	d11a      	bne.n	8007f2e <_printf_common+0xd2>
 8007ef8:	2000      	movs	r0, #0
 8007efa:	e008      	b.n	8007f0e <_printf_common+0xb2>
 8007efc:	2301      	movs	r3, #1
 8007efe:	4652      	mov	r2, sl
 8007f00:	4649      	mov	r1, r9
 8007f02:	4638      	mov	r0, r7
 8007f04:	47c0      	blx	r8
 8007f06:	3001      	adds	r0, #1
 8007f08:	d103      	bne.n	8007f12 <_printf_common+0xb6>
 8007f0a:	f04f 30ff 	mov.w	r0, #4294967295
 8007f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f12:	3501      	adds	r5, #1
 8007f14:	e7c1      	b.n	8007e9a <_printf_common+0x3e>
 8007f16:	2030      	movs	r0, #48	; 0x30
 8007f18:	18e1      	adds	r1, r4, r3
 8007f1a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007f1e:	1c5a      	adds	r2, r3, #1
 8007f20:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007f24:	4422      	add	r2, r4
 8007f26:	3302      	adds	r3, #2
 8007f28:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007f2c:	e7c2      	b.n	8007eb4 <_printf_common+0x58>
 8007f2e:	2301      	movs	r3, #1
 8007f30:	4622      	mov	r2, r4
 8007f32:	4649      	mov	r1, r9
 8007f34:	4638      	mov	r0, r7
 8007f36:	47c0      	blx	r8
 8007f38:	3001      	adds	r0, #1
 8007f3a:	d0e6      	beq.n	8007f0a <_printf_common+0xae>
 8007f3c:	3601      	adds	r6, #1
 8007f3e:	e7d9      	b.n	8007ef4 <_printf_common+0x98>

08007f40 <_printf_i>:
 8007f40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007f44:	7e0f      	ldrb	r7, [r1, #24]
 8007f46:	4691      	mov	r9, r2
 8007f48:	2f78      	cmp	r7, #120	; 0x78
 8007f4a:	4680      	mov	r8, r0
 8007f4c:	460c      	mov	r4, r1
 8007f4e:	469a      	mov	sl, r3
 8007f50:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007f52:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007f56:	d807      	bhi.n	8007f68 <_printf_i+0x28>
 8007f58:	2f62      	cmp	r7, #98	; 0x62
 8007f5a:	d80a      	bhi.n	8007f72 <_printf_i+0x32>
 8007f5c:	2f00      	cmp	r7, #0
 8007f5e:	f000 80d5 	beq.w	800810c <_printf_i+0x1cc>
 8007f62:	2f58      	cmp	r7, #88	; 0x58
 8007f64:	f000 80c1 	beq.w	80080ea <_printf_i+0x1aa>
 8007f68:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007f6c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007f70:	e03a      	b.n	8007fe8 <_printf_i+0xa8>
 8007f72:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007f76:	2b15      	cmp	r3, #21
 8007f78:	d8f6      	bhi.n	8007f68 <_printf_i+0x28>
 8007f7a:	a101      	add	r1, pc, #4	; (adr r1, 8007f80 <_printf_i+0x40>)
 8007f7c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007f80:	08007fd9 	.word	0x08007fd9
 8007f84:	08007fed 	.word	0x08007fed
 8007f88:	08007f69 	.word	0x08007f69
 8007f8c:	08007f69 	.word	0x08007f69
 8007f90:	08007f69 	.word	0x08007f69
 8007f94:	08007f69 	.word	0x08007f69
 8007f98:	08007fed 	.word	0x08007fed
 8007f9c:	08007f69 	.word	0x08007f69
 8007fa0:	08007f69 	.word	0x08007f69
 8007fa4:	08007f69 	.word	0x08007f69
 8007fa8:	08007f69 	.word	0x08007f69
 8007fac:	080080f3 	.word	0x080080f3
 8007fb0:	08008019 	.word	0x08008019
 8007fb4:	080080ad 	.word	0x080080ad
 8007fb8:	08007f69 	.word	0x08007f69
 8007fbc:	08007f69 	.word	0x08007f69
 8007fc0:	08008115 	.word	0x08008115
 8007fc4:	08007f69 	.word	0x08007f69
 8007fc8:	08008019 	.word	0x08008019
 8007fcc:	08007f69 	.word	0x08007f69
 8007fd0:	08007f69 	.word	0x08007f69
 8007fd4:	080080b5 	.word	0x080080b5
 8007fd8:	682b      	ldr	r3, [r5, #0]
 8007fda:	1d1a      	adds	r2, r3, #4
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	602a      	str	r2, [r5, #0]
 8007fe0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007fe4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007fe8:	2301      	movs	r3, #1
 8007fea:	e0a0      	b.n	800812e <_printf_i+0x1ee>
 8007fec:	6820      	ldr	r0, [r4, #0]
 8007fee:	682b      	ldr	r3, [r5, #0]
 8007ff0:	0607      	lsls	r7, r0, #24
 8007ff2:	f103 0104 	add.w	r1, r3, #4
 8007ff6:	6029      	str	r1, [r5, #0]
 8007ff8:	d501      	bpl.n	8007ffe <_printf_i+0xbe>
 8007ffa:	681e      	ldr	r6, [r3, #0]
 8007ffc:	e003      	b.n	8008006 <_printf_i+0xc6>
 8007ffe:	0646      	lsls	r6, r0, #25
 8008000:	d5fb      	bpl.n	8007ffa <_printf_i+0xba>
 8008002:	f9b3 6000 	ldrsh.w	r6, [r3]
 8008006:	2e00      	cmp	r6, #0
 8008008:	da03      	bge.n	8008012 <_printf_i+0xd2>
 800800a:	232d      	movs	r3, #45	; 0x2d
 800800c:	4276      	negs	r6, r6
 800800e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008012:	230a      	movs	r3, #10
 8008014:	4859      	ldr	r0, [pc, #356]	; (800817c <_printf_i+0x23c>)
 8008016:	e012      	b.n	800803e <_printf_i+0xfe>
 8008018:	682b      	ldr	r3, [r5, #0]
 800801a:	6820      	ldr	r0, [r4, #0]
 800801c:	1d19      	adds	r1, r3, #4
 800801e:	6029      	str	r1, [r5, #0]
 8008020:	0605      	lsls	r5, r0, #24
 8008022:	d501      	bpl.n	8008028 <_printf_i+0xe8>
 8008024:	681e      	ldr	r6, [r3, #0]
 8008026:	e002      	b.n	800802e <_printf_i+0xee>
 8008028:	0641      	lsls	r1, r0, #25
 800802a:	d5fb      	bpl.n	8008024 <_printf_i+0xe4>
 800802c:	881e      	ldrh	r6, [r3, #0]
 800802e:	2f6f      	cmp	r7, #111	; 0x6f
 8008030:	bf0c      	ite	eq
 8008032:	2308      	moveq	r3, #8
 8008034:	230a      	movne	r3, #10
 8008036:	4851      	ldr	r0, [pc, #324]	; (800817c <_printf_i+0x23c>)
 8008038:	2100      	movs	r1, #0
 800803a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800803e:	6865      	ldr	r5, [r4, #4]
 8008040:	2d00      	cmp	r5, #0
 8008042:	bfa8      	it	ge
 8008044:	6821      	ldrge	r1, [r4, #0]
 8008046:	60a5      	str	r5, [r4, #8]
 8008048:	bfa4      	itt	ge
 800804a:	f021 0104 	bicge.w	r1, r1, #4
 800804e:	6021      	strge	r1, [r4, #0]
 8008050:	b90e      	cbnz	r6, 8008056 <_printf_i+0x116>
 8008052:	2d00      	cmp	r5, #0
 8008054:	d04b      	beq.n	80080ee <_printf_i+0x1ae>
 8008056:	4615      	mov	r5, r2
 8008058:	fbb6 f1f3 	udiv	r1, r6, r3
 800805c:	fb03 6711 	mls	r7, r3, r1, r6
 8008060:	5dc7      	ldrb	r7, [r0, r7]
 8008062:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008066:	4637      	mov	r7, r6
 8008068:	42bb      	cmp	r3, r7
 800806a:	460e      	mov	r6, r1
 800806c:	d9f4      	bls.n	8008058 <_printf_i+0x118>
 800806e:	2b08      	cmp	r3, #8
 8008070:	d10b      	bne.n	800808a <_printf_i+0x14a>
 8008072:	6823      	ldr	r3, [r4, #0]
 8008074:	07de      	lsls	r6, r3, #31
 8008076:	d508      	bpl.n	800808a <_printf_i+0x14a>
 8008078:	6923      	ldr	r3, [r4, #16]
 800807a:	6861      	ldr	r1, [r4, #4]
 800807c:	4299      	cmp	r1, r3
 800807e:	bfde      	ittt	le
 8008080:	2330      	movle	r3, #48	; 0x30
 8008082:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008086:	f105 35ff 	addle.w	r5, r5, #4294967295
 800808a:	1b52      	subs	r2, r2, r5
 800808c:	6122      	str	r2, [r4, #16]
 800808e:	464b      	mov	r3, r9
 8008090:	4621      	mov	r1, r4
 8008092:	4640      	mov	r0, r8
 8008094:	f8cd a000 	str.w	sl, [sp]
 8008098:	aa03      	add	r2, sp, #12
 800809a:	f7ff fedf 	bl	8007e5c <_printf_common>
 800809e:	3001      	adds	r0, #1
 80080a0:	d14a      	bne.n	8008138 <_printf_i+0x1f8>
 80080a2:	f04f 30ff 	mov.w	r0, #4294967295
 80080a6:	b004      	add	sp, #16
 80080a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080ac:	6823      	ldr	r3, [r4, #0]
 80080ae:	f043 0320 	orr.w	r3, r3, #32
 80080b2:	6023      	str	r3, [r4, #0]
 80080b4:	2778      	movs	r7, #120	; 0x78
 80080b6:	4832      	ldr	r0, [pc, #200]	; (8008180 <_printf_i+0x240>)
 80080b8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80080bc:	6823      	ldr	r3, [r4, #0]
 80080be:	6829      	ldr	r1, [r5, #0]
 80080c0:	061f      	lsls	r7, r3, #24
 80080c2:	f851 6b04 	ldr.w	r6, [r1], #4
 80080c6:	d402      	bmi.n	80080ce <_printf_i+0x18e>
 80080c8:	065f      	lsls	r7, r3, #25
 80080ca:	bf48      	it	mi
 80080cc:	b2b6      	uxthmi	r6, r6
 80080ce:	07df      	lsls	r7, r3, #31
 80080d0:	bf48      	it	mi
 80080d2:	f043 0320 	orrmi.w	r3, r3, #32
 80080d6:	6029      	str	r1, [r5, #0]
 80080d8:	bf48      	it	mi
 80080da:	6023      	strmi	r3, [r4, #0]
 80080dc:	b91e      	cbnz	r6, 80080e6 <_printf_i+0x1a6>
 80080de:	6823      	ldr	r3, [r4, #0]
 80080e0:	f023 0320 	bic.w	r3, r3, #32
 80080e4:	6023      	str	r3, [r4, #0]
 80080e6:	2310      	movs	r3, #16
 80080e8:	e7a6      	b.n	8008038 <_printf_i+0xf8>
 80080ea:	4824      	ldr	r0, [pc, #144]	; (800817c <_printf_i+0x23c>)
 80080ec:	e7e4      	b.n	80080b8 <_printf_i+0x178>
 80080ee:	4615      	mov	r5, r2
 80080f0:	e7bd      	b.n	800806e <_printf_i+0x12e>
 80080f2:	682b      	ldr	r3, [r5, #0]
 80080f4:	6826      	ldr	r6, [r4, #0]
 80080f6:	1d18      	adds	r0, r3, #4
 80080f8:	6961      	ldr	r1, [r4, #20]
 80080fa:	6028      	str	r0, [r5, #0]
 80080fc:	0635      	lsls	r5, r6, #24
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	d501      	bpl.n	8008106 <_printf_i+0x1c6>
 8008102:	6019      	str	r1, [r3, #0]
 8008104:	e002      	b.n	800810c <_printf_i+0x1cc>
 8008106:	0670      	lsls	r0, r6, #25
 8008108:	d5fb      	bpl.n	8008102 <_printf_i+0x1c2>
 800810a:	8019      	strh	r1, [r3, #0]
 800810c:	2300      	movs	r3, #0
 800810e:	4615      	mov	r5, r2
 8008110:	6123      	str	r3, [r4, #16]
 8008112:	e7bc      	b.n	800808e <_printf_i+0x14e>
 8008114:	682b      	ldr	r3, [r5, #0]
 8008116:	2100      	movs	r1, #0
 8008118:	1d1a      	adds	r2, r3, #4
 800811a:	602a      	str	r2, [r5, #0]
 800811c:	681d      	ldr	r5, [r3, #0]
 800811e:	6862      	ldr	r2, [r4, #4]
 8008120:	4628      	mov	r0, r5
 8008122:	f000 fa10 	bl	8008546 <memchr>
 8008126:	b108      	cbz	r0, 800812c <_printf_i+0x1ec>
 8008128:	1b40      	subs	r0, r0, r5
 800812a:	6060      	str	r0, [r4, #4]
 800812c:	6863      	ldr	r3, [r4, #4]
 800812e:	6123      	str	r3, [r4, #16]
 8008130:	2300      	movs	r3, #0
 8008132:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008136:	e7aa      	b.n	800808e <_printf_i+0x14e>
 8008138:	462a      	mov	r2, r5
 800813a:	4649      	mov	r1, r9
 800813c:	4640      	mov	r0, r8
 800813e:	6923      	ldr	r3, [r4, #16]
 8008140:	47d0      	blx	sl
 8008142:	3001      	adds	r0, #1
 8008144:	d0ad      	beq.n	80080a2 <_printf_i+0x162>
 8008146:	6823      	ldr	r3, [r4, #0]
 8008148:	079b      	lsls	r3, r3, #30
 800814a:	d413      	bmi.n	8008174 <_printf_i+0x234>
 800814c:	68e0      	ldr	r0, [r4, #12]
 800814e:	9b03      	ldr	r3, [sp, #12]
 8008150:	4298      	cmp	r0, r3
 8008152:	bfb8      	it	lt
 8008154:	4618      	movlt	r0, r3
 8008156:	e7a6      	b.n	80080a6 <_printf_i+0x166>
 8008158:	2301      	movs	r3, #1
 800815a:	4632      	mov	r2, r6
 800815c:	4649      	mov	r1, r9
 800815e:	4640      	mov	r0, r8
 8008160:	47d0      	blx	sl
 8008162:	3001      	adds	r0, #1
 8008164:	d09d      	beq.n	80080a2 <_printf_i+0x162>
 8008166:	3501      	adds	r5, #1
 8008168:	68e3      	ldr	r3, [r4, #12]
 800816a:	9903      	ldr	r1, [sp, #12]
 800816c:	1a5b      	subs	r3, r3, r1
 800816e:	42ab      	cmp	r3, r5
 8008170:	dcf2      	bgt.n	8008158 <_printf_i+0x218>
 8008172:	e7eb      	b.n	800814c <_printf_i+0x20c>
 8008174:	2500      	movs	r5, #0
 8008176:	f104 0619 	add.w	r6, r4, #25
 800817a:	e7f5      	b.n	8008168 <_printf_i+0x228>
 800817c:	0800b22d 	.word	0x0800b22d
 8008180:	0800b23e 	.word	0x0800b23e

08008184 <std>:
 8008184:	2300      	movs	r3, #0
 8008186:	b510      	push	{r4, lr}
 8008188:	4604      	mov	r4, r0
 800818a:	e9c0 3300 	strd	r3, r3, [r0]
 800818e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008192:	6083      	str	r3, [r0, #8]
 8008194:	8181      	strh	r1, [r0, #12]
 8008196:	6643      	str	r3, [r0, #100]	; 0x64
 8008198:	81c2      	strh	r2, [r0, #14]
 800819a:	6183      	str	r3, [r0, #24]
 800819c:	4619      	mov	r1, r3
 800819e:	2208      	movs	r2, #8
 80081a0:	305c      	adds	r0, #92	; 0x5c
 80081a2:	f000 f914 	bl	80083ce <memset>
 80081a6:	4b0d      	ldr	r3, [pc, #52]	; (80081dc <std+0x58>)
 80081a8:	6224      	str	r4, [r4, #32]
 80081aa:	6263      	str	r3, [r4, #36]	; 0x24
 80081ac:	4b0c      	ldr	r3, [pc, #48]	; (80081e0 <std+0x5c>)
 80081ae:	62a3      	str	r3, [r4, #40]	; 0x28
 80081b0:	4b0c      	ldr	r3, [pc, #48]	; (80081e4 <std+0x60>)
 80081b2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80081b4:	4b0c      	ldr	r3, [pc, #48]	; (80081e8 <std+0x64>)
 80081b6:	6323      	str	r3, [r4, #48]	; 0x30
 80081b8:	4b0c      	ldr	r3, [pc, #48]	; (80081ec <std+0x68>)
 80081ba:	429c      	cmp	r4, r3
 80081bc:	d006      	beq.n	80081cc <std+0x48>
 80081be:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80081c2:	4294      	cmp	r4, r2
 80081c4:	d002      	beq.n	80081cc <std+0x48>
 80081c6:	33d0      	adds	r3, #208	; 0xd0
 80081c8:	429c      	cmp	r4, r3
 80081ca:	d105      	bne.n	80081d8 <std+0x54>
 80081cc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80081d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80081d4:	f000 b9ac 	b.w	8008530 <__retarget_lock_init_recursive>
 80081d8:	bd10      	pop	{r4, pc}
 80081da:	bf00      	nop
 80081dc:	08008349 	.word	0x08008349
 80081e0:	0800836b 	.word	0x0800836b
 80081e4:	080083a3 	.word	0x080083a3
 80081e8:	080083c7 	.word	0x080083c7
 80081ec:	20000474 	.word	0x20000474

080081f0 <stdio_exit_handler>:
 80081f0:	4a02      	ldr	r2, [pc, #8]	; (80081fc <stdio_exit_handler+0xc>)
 80081f2:	4903      	ldr	r1, [pc, #12]	; (8008200 <stdio_exit_handler+0x10>)
 80081f4:	4803      	ldr	r0, [pc, #12]	; (8008204 <stdio_exit_handler+0x14>)
 80081f6:	f000 b869 	b.w	80082cc <_fwalk_sglue>
 80081fa:	bf00      	nop
 80081fc:	20000028 	.word	0x20000028
 8008200:	08009d9d 	.word	0x08009d9d
 8008204:	20000034 	.word	0x20000034

08008208 <cleanup_stdio>:
 8008208:	6841      	ldr	r1, [r0, #4]
 800820a:	4b0c      	ldr	r3, [pc, #48]	; (800823c <cleanup_stdio+0x34>)
 800820c:	b510      	push	{r4, lr}
 800820e:	4299      	cmp	r1, r3
 8008210:	4604      	mov	r4, r0
 8008212:	d001      	beq.n	8008218 <cleanup_stdio+0x10>
 8008214:	f001 fdc2 	bl	8009d9c <_fflush_r>
 8008218:	68a1      	ldr	r1, [r4, #8]
 800821a:	4b09      	ldr	r3, [pc, #36]	; (8008240 <cleanup_stdio+0x38>)
 800821c:	4299      	cmp	r1, r3
 800821e:	d002      	beq.n	8008226 <cleanup_stdio+0x1e>
 8008220:	4620      	mov	r0, r4
 8008222:	f001 fdbb 	bl	8009d9c <_fflush_r>
 8008226:	68e1      	ldr	r1, [r4, #12]
 8008228:	4b06      	ldr	r3, [pc, #24]	; (8008244 <cleanup_stdio+0x3c>)
 800822a:	4299      	cmp	r1, r3
 800822c:	d004      	beq.n	8008238 <cleanup_stdio+0x30>
 800822e:	4620      	mov	r0, r4
 8008230:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008234:	f001 bdb2 	b.w	8009d9c <_fflush_r>
 8008238:	bd10      	pop	{r4, pc}
 800823a:	bf00      	nop
 800823c:	20000474 	.word	0x20000474
 8008240:	200004dc 	.word	0x200004dc
 8008244:	20000544 	.word	0x20000544

08008248 <global_stdio_init.part.0>:
 8008248:	b510      	push	{r4, lr}
 800824a:	4b0b      	ldr	r3, [pc, #44]	; (8008278 <global_stdio_init.part.0+0x30>)
 800824c:	4c0b      	ldr	r4, [pc, #44]	; (800827c <global_stdio_init.part.0+0x34>)
 800824e:	4a0c      	ldr	r2, [pc, #48]	; (8008280 <global_stdio_init.part.0+0x38>)
 8008250:	4620      	mov	r0, r4
 8008252:	601a      	str	r2, [r3, #0]
 8008254:	2104      	movs	r1, #4
 8008256:	2200      	movs	r2, #0
 8008258:	f7ff ff94 	bl	8008184 <std>
 800825c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008260:	2201      	movs	r2, #1
 8008262:	2109      	movs	r1, #9
 8008264:	f7ff ff8e 	bl	8008184 <std>
 8008268:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800826c:	2202      	movs	r2, #2
 800826e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008272:	2112      	movs	r1, #18
 8008274:	f7ff bf86 	b.w	8008184 <std>
 8008278:	200005ac 	.word	0x200005ac
 800827c:	20000474 	.word	0x20000474
 8008280:	080081f1 	.word	0x080081f1

08008284 <__sfp_lock_acquire>:
 8008284:	4801      	ldr	r0, [pc, #4]	; (800828c <__sfp_lock_acquire+0x8>)
 8008286:	f000 b954 	b.w	8008532 <__retarget_lock_acquire_recursive>
 800828a:	bf00      	nop
 800828c:	200005b5 	.word	0x200005b5

08008290 <__sfp_lock_release>:
 8008290:	4801      	ldr	r0, [pc, #4]	; (8008298 <__sfp_lock_release+0x8>)
 8008292:	f000 b94f 	b.w	8008534 <__retarget_lock_release_recursive>
 8008296:	bf00      	nop
 8008298:	200005b5 	.word	0x200005b5

0800829c <__sinit>:
 800829c:	b510      	push	{r4, lr}
 800829e:	4604      	mov	r4, r0
 80082a0:	f7ff fff0 	bl	8008284 <__sfp_lock_acquire>
 80082a4:	6a23      	ldr	r3, [r4, #32]
 80082a6:	b11b      	cbz	r3, 80082b0 <__sinit+0x14>
 80082a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80082ac:	f7ff bff0 	b.w	8008290 <__sfp_lock_release>
 80082b0:	4b04      	ldr	r3, [pc, #16]	; (80082c4 <__sinit+0x28>)
 80082b2:	6223      	str	r3, [r4, #32]
 80082b4:	4b04      	ldr	r3, [pc, #16]	; (80082c8 <__sinit+0x2c>)
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d1f5      	bne.n	80082a8 <__sinit+0xc>
 80082bc:	f7ff ffc4 	bl	8008248 <global_stdio_init.part.0>
 80082c0:	e7f2      	b.n	80082a8 <__sinit+0xc>
 80082c2:	bf00      	nop
 80082c4:	08008209 	.word	0x08008209
 80082c8:	200005ac 	.word	0x200005ac

080082cc <_fwalk_sglue>:
 80082cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80082d0:	4607      	mov	r7, r0
 80082d2:	4688      	mov	r8, r1
 80082d4:	4614      	mov	r4, r2
 80082d6:	2600      	movs	r6, #0
 80082d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80082dc:	f1b9 0901 	subs.w	r9, r9, #1
 80082e0:	d505      	bpl.n	80082ee <_fwalk_sglue+0x22>
 80082e2:	6824      	ldr	r4, [r4, #0]
 80082e4:	2c00      	cmp	r4, #0
 80082e6:	d1f7      	bne.n	80082d8 <_fwalk_sglue+0xc>
 80082e8:	4630      	mov	r0, r6
 80082ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80082ee:	89ab      	ldrh	r3, [r5, #12]
 80082f0:	2b01      	cmp	r3, #1
 80082f2:	d907      	bls.n	8008304 <_fwalk_sglue+0x38>
 80082f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80082f8:	3301      	adds	r3, #1
 80082fa:	d003      	beq.n	8008304 <_fwalk_sglue+0x38>
 80082fc:	4629      	mov	r1, r5
 80082fe:	4638      	mov	r0, r7
 8008300:	47c0      	blx	r8
 8008302:	4306      	orrs	r6, r0
 8008304:	3568      	adds	r5, #104	; 0x68
 8008306:	e7e9      	b.n	80082dc <_fwalk_sglue+0x10>

08008308 <siprintf>:
 8008308:	b40e      	push	{r1, r2, r3}
 800830a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800830e:	b500      	push	{lr}
 8008310:	b09c      	sub	sp, #112	; 0x70
 8008312:	ab1d      	add	r3, sp, #116	; 0x74
 8008314:	9002      	str	r0, [sp, #8]
 8008316:	9006      	str	r0, [sp, #24]
 8008318:	9107      	str	r1, [sp, #28]
 800831a:	9104      	str	r1, [sp, #16]
 800831c:	4808      	ldr	r0, [pc, #32]	; (8008340 <siprintf+0x38>)
 800831e:	4909      	ldr	r1, [pc, #36]	; (8008344 <siprintf+0x3c>)
 8008320:	f853 2b04 	ldr.w	r2, [r3], #4
 8008324:	9105      	str	r1, [sp, #20]
 8008326:	6800      	ldr	r0, [r0, #0]
 8008328:	a902      	add	r1, sp, #8
 800832a:	9301      	str	r3, [sp, #4]
 800832c:	f001 fbb6 	bl	8009a9c <_svfiprintf_r>
 8008330:	2200      	movs	r2, #0
 8008332:	9b02      	ldr	r3, [sp, #8]
 8008334:	701a      	strb	r2, [r3, #0]
 8008336:	b01c      	add	sp, #112	; 0x70
 8008338:	f85d eb04 	ldr.w	lr, [sp], #4
 800833c:	b003      	add	sp, #12
 800833e:	4770      	bx	lr
 8008340:	20000080 	.word	0x20000080
 8008344:	ffff0208 	.word	0xffff0208

08008348 <__sread>:
 8008348:	b510      	push	{r4, lr}
 800834a:	460c      	mov	r4, r1
 800834c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008350:	f000 f890 	bl	8008474 <_read_r>
 8008354:	2800      	cmp	r0, #0
 8008356:	bfab      	itete	ge
 8008358:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800835a:	89a3      	ldrhlt	r3, [r4, #12]
 800835c:	181b      	addge	r3, r3, r0
 800835e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008362:	bfac      	ite	ge
 8008364:	6563      	strge	r3, [r4, #84]	; 0x54
 8008366:	81a3      	strhlt	r3, [r4, #12]
 8008368:	bd10      	pop	{r4, pc}

0800836a <__swrite>:
 800836a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800836e:	461f      	mov	r7, r3
 8008370:	898b      	ldrh	r3, [r1, #12]
 8008372:	4605      	mov	r5, r0
 8008374:	05db      	lsls	r3, r3, #23
 8008376:	460c      	mov	r4, r1
 8008378:	4616      	mov	r6, r2
 800837a:	d505      	bpl.n	8008388 <__swrite+0x1e>
 800837c:	2302      	movs	r3, #2
 800837e:	2200      	movs	r2, #0
 8008380:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008384:	f000 f864 	bl	8008450 <_lseek_r>
 8008388:	89a3      	ldrh	r3, [r4, #12]
 800838a:	4632      	mov	r2, r6
 800838c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008390:	81a3      	strh	r3, [r4, #12]
 8008392:	4628      	mov	r0, r5
 8008394:	463b      	mov	r3, r7
 8008396:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800839a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800839e:	f000 b88b 	b.w	80084b8 <_write_r>

080083a2 <__sseek>:
 80083a2:	b510      	push	{r4, lr}
 80083a4:	460c      	mov	r4, r1
 80083a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083aa:	f000 f851 	bl	8008450 <_lseek_r>
 80083ae:	1c43      	adds	r3, r0, #1
 80083b0:	89a3      	ldrh	r3, [r4, #12]
 80083b2:	bf15      	itete	ne
 80083b4:	6560      	strne	r0, [r4, #84]	; 0x54
 80083b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80083ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80083be:	81a3      	strheq	r3, [r4, #12]
 80083c0:	bf18      	it	ne
 80083c2:	81a3      	strhne	r3, [r4, #12]
 80083c4:	bd10      	pop	{r4, pc}

080083c6 <__sclose>:
 80083c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083ca:	f000 b831 	b.w	8008430 <_close_r>

080083ce <memset>:
 80083ce:	4603      	mov	r3, r0
 80083d0:	4402      	add	r2, r0
 80083d2:	4293      	cmp	r3, r2
 80083d4:	d100      	bne.n	80083d8 <memset+0xa>
 80083d6:	4770      	bx	lr
 80083d8:	f803 1b01 	strb.w	r1, [r3], #1
 80083dc:	e7f9      	b.n	80083d2 <memset+0x4>

080083de <strncmp>:
 80083de:	b510      	push	{r4, lr}
 80083e0:	b16a      	cbz	r2, 80083fe <strncmp+0x20>
 80083e2:	3901      	subs	r1, #1
 80083e4:	1884      	adds	r4, r0, r2
 80083e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80083ea:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80083ee:	429a      	cmp	r2, r3
 80083f0:	d103      	bne.n	80083fa <strncmp+0x1c>
 80083f2:	42a0      	cmp	r0, r4
 80083f4:	d001      	beq.n	80083fa <strncmp+0x1c>
 80083f6:	2a00      	cmp	r2, #0
 80083f8:	d1f5      	bne.n	80083e6 <strncmp+0x8>
 80083fa:	1ad0      	subs	r0, r2, r3
 80083fc:	bd10      	pop	{r4, pc}
 80083fe:	4610      	mov	r0, r2
 8008400:	e7fc      	b.n	80083fc <strncmp+0x1e>

08008402 <strncpy>:
 8008402:	4603      	mov	r3, r0
 8008404:	b510      	push	{r4, lr}
 8008406:	3901      	subs	r1, #1
 8008408:	b132      	cbz	r2, 8008418 <strncpy+0x16>
 800840a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800840e:	3a01      	subs	r2, #1
 8008410:	f803 4b01 	strb.w	r4, [r3], #1
 8008414:	2c00      	cmp	r4, #0
 8008416:	d1f7      	bne.n	8008408 <strncpy+0x6>
 8008418:	2100      	movs	r1, #0
 800841a:	441a      	add	r2, r3
 800841c:	4293      	cmp	r3, r2
 800841e:	d100      	bne.n	8008422 <strncpy+0x20>
 8008420:	bd10      	pop	{r4, pc}
 8008422:	f803 1b01 	strb.w	r1, [r3], #1
 8008426:	e7f9      	b.n	800841c <strncpy+0x1a>

08008428 <_localeconv_r>:
 8008428:	4800      	ldr	r0, [pc, #0]	; (800842c <_localeconv_r+0x4>)
 800842a:	4770      	bx	lr
 800842c:	20000174 	.word	0x20000174

08008430 <_close_r>:
 8008430:	b538      	push	{r3, r4, r5, lr}
 8008432:	2300      	movs	r3, #0
 8008434:	4d05      	ldr	r5, [pc, #20]	; (800844c <_close_r+0x1c>)
 8008436:	4604      	mov	r4, r0
 8008438:	4608      	mov	r0, r1
 800843a:	602b      	str	r3, [r5, #0]
 800843c:	f7f9 fe38 	bl	80020b0 <_close>
 8008440:	1c43      	adds	r3, r0, #1
 8008442:	d102      	bne.n	800844a <_close_r+0x1a>
 8008444:	682b      	ldr	r3, [r5, #0]
 8008446:	b103      	cbz	r3, 800844a <_close_r+0x1a>
 8008448:	6023      	str	r3, [r4, #0]
 800844a:	bd38      	pop	{r3, r4, r5, pc}
 800844c:	200005b0 	.word	0x200005b0

08008450 <_lseek_r>:
 8008450:	b538      	push	{r3, r4, r5, lr}
 8008452:	4604      	mov	r4, r0
 8008454:	4608      	mov	r0, r1
 8008456:	4611      	mov	r1, r2
 8008458:	2200      	movs	r2, #0
 800845a:	4d05      	ldr	r5, [pc, #20]	; (8008470 <_lseek_r+0x20>)
 800845c:	602a      	str	r2, [r5, #0]
 800845e:	461a      	mov	r2, r3
 8008460:	f7f9 fe4a 	bl	80020f8 <_lseek>
 8008464:	1c43      	adds	r3, r0, #1
 8008466:	d102      	bne.n	800846e <_lseek_r+0x1e>
 8008468:	682b      	ldr	r3, [r5, #0]
 800846a:	b103      	cbz	r3, 800846e <_lseek_r+0x1e>
 800846c:	6023      	str	r3, [r4, #0]
 800846e:	bd38      	pop	{r3, r4, r5, pc}
 8008470:	200005b0 	.word	0x200005b0

08008474 <_read_r>:
 8008474:	b538      	push	{r3, r4, r5, lr}
 8008476:	4604      	mov	r4, r0
 8008478:	4608      	mov	r0, r1
 800847a:	4611      	mov	r1, r2
 800847c:	2200      	movs	r2, #0
 800847e:	4d05      	ldr	r5, [pc, #20]	; (8008494 <_read_r+0x20>)
 8008480:	602a      	str	r2, [r5, #0]
 8008482:	461a      	mov	r2, r3
 8008484:	f7f9 fddb 	bl	800203e <_read>
 8008488:	1c43      	adds	r3, r0, #1
 800848a:	d102      	bne.n	8008492 <_read_r+0x1e>
 800848c:	682b      	ldr	r3, [r5, #0]
 800848e:	b103      	cbz	r3, 8008492 <_read_r+0x1e>
 8008490:	6023      	str	r3, [r4, #0]
 8008492:	bd38      	pop	{r3, r4, r5, pc}
 8008494:	200005b0 	.word	0x200005b0

08008498 <_sbrk_r>:
 8008498:	b538      	push	{r3, r4, r5, lr}
 800849a:	2300      	movs	r3, #0
 800849c:	4d05      	ldr	r5, [pc, #20]	; (80084b4 <_sbrk_r+0x1c>)
 800849e:	4604      	mov	r4, r0
 80084a0:	4608      	mov	r0, r1
 80084a2:	602b      	str	r3, [r5, #0]
 80084a4:	f7f9 fe34 	bl	8002110 <_sbrk>
 80084a8:	1c43      	adds	r3, r0, #1
 80084aa:	d102      	bne.n	80084b2 <_sbrk_r+0x1a>
 80084ac:	682b      	ldr	r3, [r5, #0]
 80084ae:	b103      	cbz	r3, 80084b2 <_sbrk_r+0x1a>
 80084b0:	6023      	str	r3, [r4, #0]
 80084b2:	bd38      	pop	{r3, r4, r5, pc}
 80084b4:	200005b0 	.word	0x200005b0

080084b8 <_write_r>:
 80084b8:	b538      	push	{r3, r4, r5, lr}
 80084ba:	4604      	mov	r4, r0
 80084bc:	4608      	mov	r0, r1
 80084be:	4611      	mov	r1, r2
 80084c0:	2200      	movs	r2, #0
 80084c2:	4d05      	ldr	r5, [pc, #20]	; (80084d8 <_write_r+0x20>)
 80084c4:	602a      	str	r2, [r5, #0]
 80084c6:	461a      	mov	r2, r3
 80084c8:	f7f9 fdd6 	bl	8002078 <_write>
 80084cc:	1c43      	adds	r3, r0, #1
 80084ce:	d102      	bne.n	80084d6 <_write_r+0x1e>
 80084d0:	682b      	ldr	r3, [r5, #0]
 80084d2:	b103      	cbz	r3, 80084d6 <_write_r+0x1e>
 80084d4:	6023      	str	r3, [r4, #0]
 80084d6:	bd38      	pop	{r3, r4, r5, pc}
 80084d8:	200005b0 	.word	0x200005b0

080084dc <__errno>:
 80084dc:	4b01      	ldr	r3, [pc, #4]	; (80084e4 <__errno+0x8>)
 80084de:	6818      	ldr	r0, [r3, #0]
 80084e0:	4770      	bx	lr
 80084e2:	bf00      	nop
 80084e4:	20000080 	.word	0x20000080

080084e8 <__libc_init_array>:
 80084e8:	b570      	push	{r4, r5, r6, lr}
 80084ea:	2600      	movs	r6, #0
 80084ec:	4d0c      	ldr	r5, [pc, #48]	; (8008520 <__libc_init_array+0x38>)
 80084ee:	4c0d      	ldr	r4, [pc, #52]	; (8008524 <__libc_init_array+0x3c>)
 80084f0:	1b64      	subs	r4, r4, r5
 80084f2:	10a4      	asrs	r4, r4, #2
 80084f4:	42a6      	cmp	r6, r4
 80084f6:	d109      	bne.n	800850c <__libc_init_array+0x24>
 80084f8:	f002 fda0 	bl	800b03c <_init>
 80084fc:	2600      	movs	r6, #0
 80084fe:	4d0a      	ldr	r5, [pc, #40]	; (8008528 <__libc_init_array+0x40>)
 8008500:	4c0a      	ldr	r4, [pc, #40]	; (800852c <__libc_init_array+0x44>)
 8008502:	1b64      	subs	r4, r4, r5
 8008504:	10a4      	asrs	r4, r4, #2
 8008506:	42a6      	cmp	r6, r4
 8008508:	d105      	bne.n	8008516 <__libc_init_array+0x2e>
 800850a:	bd70      	pop	{r4, r5, r6, pc}
 800850c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008510:	4798      	blx	r3
 8008512:	3601      	adds	r6, #1
 8008514:	e7ee      	b.n	80084f4 <__libc_init_array+0xc>
 8008516:	f855 3b04 	ldr.w	r3, [r5], #4
 800851a:	4798      	blx	r3
 800851c:	3601      	adds	r6, #1
 800851e:	e7f2      	b.n	8008506 <__libc_init_array+0x1e>
 8008520:	0800b864 	.word	0x0800b864
 8008524:	0800b864 	.word	0x0800b864
 8008528:	0800b864 	.word	0x0800b864
 800852c:	0800b868 	.word	0x0800b868

08008530 <__retarget_lock_init_recursive>:
 8008530:	4770      	bx	lr

08008532 <__retarget_lock_acquire_recursive>:
 8008532:	4770      	bx	lr

08008534 <__retarget_lock_release_recursive>:
 8008534:	4770      	bx	lr

08008536 <strcpy>:
 8008536:	4603      	mov	r3, r0
 8008538:	f811 2b01 	ldrb.w	r2, [r1], #1
 800853c:	f803 2b01 	strb.w	r2, [r3], #1
 8008540:	2a00      	cmp	r2, #0
 8008542:	d1f9      	bne.n	8008538 <strcpy+0x2>
 8008544:	4770      	bx	lr

08008546 <memchr>:
 8008546:	4603      	mov	r3, r0
 8008548:	b510      	push	{r4, lr}
 800854a:	b2c9      	uxtb	r1, r1
 800854c:	4402      	add	r2, r0
 800854e:	4293      	cmp	r3, r2
 8008550:	4618      	mov	r0, r3
 8008552:	d101      	bne.n	8008558 <memchr+0x12>
 8008554:	2000      	movs	r0, #0
 8008556:	e003      	b.n	8008560 <memchr+0x1a>
 8008558:	7804      	ldrb	r4, [r0, #0]
 800855a:	3301      	adds	r3, #1
 800855c:	428c      	cmp	r4, r1
 800855e:	d1f6      	bne.n	800854e <memchr+0x8>
 8008560:	bd10      	pop	{r4, pc}

08008562 <memcpy>:
 8008562:	440a      	add	r2, r1
 8008564:	4291      	cmp	r1, r2
 8008566:	f100 33ff 	add.w	r3, r0, #4294967295
 800856a:	d100      	bne.n	800856e <memcpy+0xc>
 800856c:	4770      	bx	lr
 800856e:	b510      	push	{r4, lr}
 8008570:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008574:	4291      	cmp	r1, r2
 8008576:	f803 4f01 	strb.w	r4, [r3, #1]!
 800857a:	d1f9      	bne.n	8008570 <memcpy+0xe>
 800857c:	bd10      	pop	{r4, pc}

0800857e <quorem>:
 800857e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008582:	6903      	ldr	r3, [r0, #16]
 8008584:	690c      	ldr	r4, [r1, #16]
 8008586:	4607      	mov	r7, r0
 8008588:	42a3      	cmp	r3, r4
 800858a:	db7f      	blt.n	800868c <quorem+0x10e>
 800858c:	3c01      	subs	r4, #1
 800858e:	f100 0514 	add.w	r5, r0, #20
 8008592:	f101 0814 	add.w	r8, r1, #20
 8008596:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800859a:	9301      	str	r3, [sp, #4]
 800859c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80085a0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80085a4:	3301      	adds	r3, #1
 80085a6:	429a      	cmp	r2, r3
 80085a8:	fbb2 f6f3 	udiv	r6, r2, r3
 80085ac:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80085b0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80085b4:	d331      	bcc.n	800861a <quorem+0x9c>
 80085b6:	f04f 0e00 	mov.w	lr, #0
 80085ba:	4640      	mov	r0, r8
 80085bc:	46ac      	mov	ip, r5
 80085be:	46f2      	mov	sl, lr
 80085c0:	f850 2b04 	ldr.w	r2, [r0], #4
 80085c4:	b293      	uxth	r3, r2
 80085c6:	fb06 e303 	mla	r3, r6, r3, lr
 80085ca:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80085ce:	0c1a      	lsrs	r2, r3, #16
 80085d0:	b29b      	uxth	r3, r3
 80085d2:	fb06 220e 	mla	r2, r6, lr, r2
 80085d6:	ebaa 0303 	sub.w	r3, sl, r3
 80085da:	f8dc a000 	ldr.w	sl, [ip]
 80085de:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80085e2:	fa1f fa8a 	uxth.w	sl, sl
 80085e6:	4453      	add	r3, sl
 80085e8:	f8dc a000 	ldr.w	sl, [ip]
 80085ec:	b292      	uxth	r2, r2
 80085ee:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80085f2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80085f6:	b29b      	uxth	r3, r3
 80085f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80085fc:	4581      	cmp	r9, r0
 80085fe:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008602:	f84c 3b04 	str.w	r3, [ip], #4
 8008606:	d2db      	bcs.n	80085c0 <quorem+0x42>
 8008608:	f855 300b 	ldr.w	r3, [r5, fp]
 800860c:	b92b      	cbnz	r3, 800861a <quorem+0x9c>
 800860e:	9b01      	ldr	r3, [sp, #4]
 8008610:	3b04      	subs	r3, #4
 8008612:	429d      	cmp	r5, r3
 8008614:	461a      	mov	r2, r3
 8008616:	d32d      	bcc.n	8008674 <quorem+0xf6>
 8008618:	613c      	str	r4, [r7, #16]
 800861a:	4638      	mov	r0, r7
 800861c:	f001 f8de 	bl	80097dc <__mcmp>
 8008620:	2800      	cmp	r0, #0
 8008622:	db23      	blt.n	800866c <quorem+0xee>
 8008624:	4629      	mov	r1, r5
 8008626:	2000      	movs	r0, #0
 8008628:	3601      	adds	r6, #1
 800862a:	f858 2b04 	ldr.w	r2, [r8], #4
 800862e:	f8d1 c000 	ldr.w	ip, [r1]
 8008632:	b293      	uxth	r3, r2
 8008634:	1ac3      	subs	r3, r0, r3
 8008636:	0c12      	lsrs	r2, r2, #16
 8008638:	fa1f f08c 	uxth.w	r0, ip
 800863c:	4403      	add	r3, r0
 800863e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8008642:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008646:	b29b      	uxth	r3, r3
 8008648:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800864c:	45c1      	cmp	r9, r8
 800864e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008652:	f841 3b04 	str.w	r3, [r1], #4
 8008656:	d2e8      	bcs.n	800862a <quorem+0xac>
 8008658:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800865c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008660:	b922      	cbnz	r2, 800866c <quorem+0xee>
 8008662:	3b04      	subs	r3, #4
 8008664:	429d      	cmp	r5, r3
 8008666:	461a      	mov	r2, r3
 8008668:	d30a      	bcc.n	8008680 <quorem+0x102>
 800866a:	613c      	str	r4, [r7, #16]
 800866c:	4630      	mov	r0, r6
 800866e:	b003      	add	sp, #12
 8008670:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008674:	6812      	ldr	r2, [r2, #0]
 8008676:	3b04      	subs	r3, #4
 8008678:	2a00      	cmp	r2, #0
 800867a:	d1cd      	bne.n	8008618 <quorem+0x9a>
 800867c:	3c01      	subs	r4, #1
 800867e:	e7c8      	b.n	8008612 <quorem+0x94>
 8008680:	6812      	ldr	r2, [r2, #0]
 8008682:	3b04      	subs	r3, #4
 8008684:	2a00      	cmp	r2, #0
 8008686:	d1f0      	bne.n	800866a <quorem+0xec>
 8008688:	3c01      	subs	r4, #1
 800868a:	e7eb      	b.n	8008664 <quorem+0xe6>
 800868c:	2000      	movs	r0, #0
 800868e:	e7ee      	b.n	800866e <quorem+0xf0>

08008690 <_dtoa_r>:
 8008690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008694:	4616      	mov	r6, r2
 8008696:	461f      	mov	r7, r3
 8008698:	69c4      	ldr	r4, [r0, #28]
 800869a:	b099      	sub	sp, #100	; 0x64
 800869c:	4605      	mov	r5, r0
 800869e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80086a2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80086a6:	b974      	cbnz	r4, 80086c6 <_dtoa_r+0x36>
 80086a8:	2010      	movs	r0, #16
 80086aa:	f7fe ff91 	bl	80075d0 <malloc>
 80086ae:	4602      	mov	r2, r0
 80086b0:	61e8      	str	r0, [r5, #28]
 80086b2:	b920      	cbnz	r0, 80086be <_dtoa_r+0x2e>
 80086b4:	21ef      	movs	r1, #239	; 0xef
 80086b6:	4bac      	ldr	r3, [pc, #688]	; (8008968 <_dtoa_r+0x2d8>)
 80086b8:	48ac      	ldr	r0, [pc, #688]	; (800896c <_dtoa_r+0x2dc>)
 80086ba:	f001 fbb1 	bl	8009e20 <__assert_func>
 80086be:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80086c2:	6004      	str	r4, [r0, #0]
 80086c4:	60c4      	str	r4, [r0, #12]
 80086c6:	69eb      	ldr	r3, [r5, #28]
 80086c8:	6819      	ldr	r1, [r3, #0]
 80086ca:	b151      	cbz	r1, 80086e2 <_dtoa_r+0x52>
 80086cc:	685a      	ldr	r2, [r3, #4]
 80086ce:	2301      	movs	r3, #1
 80086d0:	4093      	lsls	r3, r2
 80086d2:	604a      	str	r2, [r1, #4]
 80086d4:	608b      	str	r3, [r1, #8]
 80086d6:	4628      	mov	r0, r5
 80086d8:	f000 fe46 	bl	8009368 <_Bfree>
 80086dc:	2200      	movs	r2, #0
 80086de:	69eb      	ldr	r3, [r5, #28]
 80086e0:	601a      	str	r2, [r3, #0]
 80086e2:	1e3b      	subs	r3, r7, #0
 80086e4:	bfaf      	iteee	ge
 80086e6:	2300      	movge	r3, #0
 80086e8:	2201      	movlt	r2, #1
 80086ea:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80086ee:	9305      	strlt	r3, [sp, #20]
 80086f0:	bfa8      	it	ge
 80086f2:	f8c8 3000 	strge.w	r3, [r8]
 80086f6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80086fa:	4b9d      	ldr	r3, [pc, #628]	; (8008970 <_dtoa_r+0x2e0>)
 80086fc:	bfb8      	it	lt
 80086fe:	f8c8 2000 	strlt.w	r2, [r8]
 8008702:	ea33 0309 	bics.w	r3, r3, r9
 8008706:	d119      	bne.n	800873c <_dtoa_r+0xac>
 8008708:	f242 730f 	movw	r3, #9999	; 0x270f
 800870c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800870e:	6013      	str	r3, [r2, #0]
 8008710:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008714:	4333      	orrs	r3, r6
 8008716:	f000 8589 	beq.w	800922c <_dtoa_r+0xb9c>
 800871a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800871c:	b953      	cbnz	r3, 8008734 <_dtoa_r+0xa4>
 800871e:	4b95      	ldr	r3, [pc, #596]	; (8008974 <_dtoa_r+0x2e4>)
 8008720:	e023      	b.n	800876a <_dtoa_r+0xda>
 8008722:	4b95      	ldr	r3, [pc, #596]	; (8008978 <_dtoa_r+0x2e8>)
 8008724:	9303      	str	r3, [sp, #12]
 8008726:	3308      	adds	r3, #8
 8008728:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800872a:	6013      	str	r3, [r2, #0]
 800872c:	9803      	ldr	r0, [sp, #12]
 800872e:	b019      	add	sp, #100	; 0x64
 8008730:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008734:	4b8f      	ldr	r3, [pc, #572]	; (8008974 <_dtoa_r+0x2e4>)
 8008736:	9303      	str	r3, [sp, #12]
 8008738:	3303      	adds	r3, #3
 800873a:	e7f5      	b.n	8008728 <_dtoa_r+0x98>
 800873c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8008740:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8008744:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008748:	2200      	movs	r2, #0
 800874a:	2300      	movs	r3, #0
 800874c:	f7f8 f92c 	bl	80009a8 <__aeabi_dcmpeq>
 8008750:	4680      	mov	r8, r0
 8008752:	b160      	cbz	r0, 800876e <_dtoa_r+0xde>
 8008754:	2301      	movs	r3, #1
 8008756:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008758:	6013      	str	r3, [r2, #0]
 800875a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800875c:	2b00      	cmp	r3, #0
 800875e:	f000 8562 	beq.w	8009226 <_dtoa_r+0xb96>
 8008762:	4b86      	ldr	r3, [pc, #536]	; (800897c <_dtoa_r+0x2ec>)
 8008764:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8008766:	6013      	str	r3, [r2, #0]
 8008768:	3b01      	subs	r3, #1
 800876a:	9303      	str	r3, [sp, #12]
 800876c:	e7de      	b.n	800872c <_dtoa_r+0x9c>
 800876e:	ab16      	add	r3, sp, #88	; 0x58
 8008770:	9301      	str	r3, [sp, #4]
 8008772:	ab17      	add	r3, sp, #92	; 0x5c
 8008774:	9300      	str	r3, [sp, #0]
 8008776:	4628      	mov	r0, r5
 8008778:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800877c:	f001 f8d6 	bl	800992c <__d2b>
 8008780:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8008784:	4682      	mov	sl, r0
 8008786:	2c00      	cmp	r4, #0
 8008788:	d07e      	beq.n	8008888 <_dtoa_r+0x1f8>
 800878a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800878e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008790:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8008794:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008798:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800879c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80087a0:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80087a4:	4619      	mov	r1, r3
 80087a6:	2200      	movs	r2, #0
 80087a8:	4b75      	ldr	r3, [pc, #468]	; (8008980 <_dtoa_r+0x2f0>)
 80087aa:	f7f7 fcdd 	bl	8000168 <__aeabi_dsub>
 80087ae:	a368      	add	r3, pc, #416	; (adr r3, 8008950 <_dtoa_r+0x2c0>)
 80087b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087b4:	f7f7 fe90 	bl	80004d8 <__aeabi_dmul>
 80087b8:	a367      	add	r3, pc, #412	; (adr r3, 8008958 <_dtoa_r+0x2c8>)
 80087ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087be:	f7f7 fcd5 	bl	800016c <__adddf3>
 80087c2:	4606      	mov	r6, r0
 80087c4:	4620      	mov	r0, r4
 80087c6:	460f      	mov	r7, r1
 80087c8:	f7f7 fe1c 	bl	8000404 <__aeabi_i2d>
 80087cc:	a364      	add	r3, pc, #400	; (adr r3, 8008960 <_dtoa_r+0x2d0>)
 80087ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087d2:	f7f7 fe81 	bl	80004d8 <__aeabi_dmul>
 80087d6:	4602      	mov	r2, r0
 80087d8:	460b      	mov	r3, r1
 80087da:	4630      	mov	r0, r6
 80087dc:	4639      	mov	r1, r7
 80087de:	f7f7 fcc5 	bl	800016c <__adddf3>
 80087e2:	4606      	mov	r6, r0
 80087e4:	460f      	mov	r7, r1
 80087e6:	f7f8 f927 	bl	8000a38 <__aeabi_d2iz>
 80087ea:	2200      	movs	r2, #0
 80087ec:	4683      	mov	fp, r0
 80087ee:	2300      	movs	r3, #0
 80087f0:	4630      	mov	r0, r6
 80087f2:	4639      	mov	r1, r7
 80087f4:	f7f8 f8e2 	bl	80009bc <__aeabi_dcmplt>
 80087f8:	b148      	cbz	r0, 800880e <_dtoa_r+0x17e>
 80087fa:	4658      	mov	r0, fp
 80087fc:	f7f7 fe02 	bl	8000404 <__aeabi_i2d>
 8008800:	4632      	mov	r2, r6
 8008802:	463b      	mov	r3, r7
 8008804:	f7f8 f8d0 	bl	80009a8 <__aeabi_dcmpeq>
 8008808:	b908      	cbnz	r0, 800880e <_dtoa_r+0x17e>
 800880a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800880e:	f1bb 0f16 	cmp.w	fp, #22
 8008812:	d857      	bhi.n	80088c4 <_dtoa_r+0x234>
 8008814:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008818:	4b5a      	ldr	r3, [pc, #360]	; (8008984 <_dtoa_r+0x2f4>)
 800881a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800881e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008822:	f7f8 f8cb 	bl	80009bc <__aeabi_dcmplt>
 8008826:	2800      	cmp	r0, #0
 8008828:	d04e      	beq.n	80088c8 <_dtoa_r+0x238>
 800882a:	2300      	movs	r3, #0
 800882c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008830:	930f      	str	r3, [sp, #60]	; 0x3c
 8008832:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008834:	1b1b      	subs	r3, r3, r4
 8008836:	1e5a      	subs	r2, r3, #1
 8008838:	bf46      	itte	mi
 800883a:	f1c3 0901 	rsbmi	r9, r3, #1
 800883e:	2300      	movmi	r3, #0
 8008840:	f04f 0900 	movpl.w	r9, #0
 8008844:	9209      	str	r2, [sp, #36]	; 0x24
 8008846:	bf48      	it	mi
 8008848:	9309      	strmi	r3, [sp, #36]	; 0x24
 800884a:	f1bb 0f00 	cmp.w	fp, #0
 800884e:	db3d      	blt.n	80088cc <_dtoa_r+0x23c>
 8008850:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008852:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8008856:	445b      	add	r3, fp
 8008858:	9309      	str	r3, [sp, #36]	; 0x24
 800885a:	2300      	movs	r3, #0
 800885c:	930a      	str	r3, [sp, #40]	; 0x28
 800885e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008860:	2b09      	cmp	r3, #9
 8008862:	d867      	bhi.n	8008934 <_dtoa_r+0x2a4>
 8008864:	2b05      	cmp	r3, #5
 8008866:	bfc4      	itt	gt
 8008868:	3b04      	subgt	r3, #4
 800886a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800886c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800886e:	bfc8      	it	gt
 8008870:	2400      	movgt	r4, #0
 8008872:	f1a3 0302 	sub.w	r3, r3, #2
 8008876:	bfd8      	it	le
 8008878:	2401      	movle	r4, #1
 800887a:	2b03      	cmp	r3, #3
 800887c:	f200 8086 	bhi.w	800898c <_dtoa_r+0x2fc>
 8008880:	e8df f003 	tbb	[pc, r3]
 8008884:	5637392c 	.word	0x5637392c
 8008888:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800888c:	441c      	add	r4, r3
 800888e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8008892:	2b20      	cmp	r3, #32
 8008894:	bfc1      	itttt	gt
 8008896:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800889a:	fa09 f903 	lslgt.w	r9, r9, r3
 800889e:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 80088a2:	fa26 f303 	lsrgt.w	r3, r6, r3
 80088a6:	bfd6      	itet	le
 80088a8:	f1c3 0320 	rsble	r3, r3, #32
 80088ac:	ea49 0003 	orrgt.w	r0, r9, r3
 80088b0:	fa06 f003 	lslle.w	r0, r6, r3
 80088b4:	f7f7 fd96 	bl	80003e4 <__aeabi_ui2d>
 80088b8:	2201      	movs	r2, #1
 80088ba:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80088be:	3c01      	subs	r4, #1
 80088c0:	9213      	str	r2, [sp, #76]	; 0x4c
 80088c2:	e76f      	b.n	80087a4 <_dtoa_r+0x114>
 80088c4:	2301      	movs	r3, #1
 80088c6:	e7b3      	b.n	8008830 <_dtoa_r+0x1a0>
 80088c8:	900f      	str	r0, [sp, #60]	; 0x3c
 80088ca:	e7b2      	b.n	8008832 <_dtoa_r+0x1a2>
 80088cc:	f1cb 0300 	rsb	r3, fp, #0
 80088d0:	930a      	str	r3, [sp, #40]	; 0x28
 80088d2:	2300      	movs	r3, #0
 80088d4:	eba9 090b 	sub.w	r9, r9, fp
 80088d8:	930e      	str	r3, [sp, #56]	; 0x38
 80088da:	e7c0      	b.n	800885e <_dtoa_r+0x1ce>
 80088dc:	2300      	movs	r3, #0
 80088de:	930b      	str	r3, [sp, #44]	; 0x2c
 80088e0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	dc55      	bgt.n	8008992 <_dtoa_r+0x302>
 80088e6:	2301      	movs	r3, #1
 80088e8:	461a      	mov	r2, r3
 80088ea:	9306      	str	r3, [sp, #24]
 80088ec:	9308      	str	r3, [sp, #32]
 80088ee:	9223      	str	r2, [sp, #140]	; 0x8c
 80088f0:	e00b      	b.n	800890a <_dtoa_r+0x27a>
 80088f2:	2301      	movs	r3, #1
 80088f4:	e7f3      	b.n	80088de <_dtoa_r+0x24e>
 80088f6:	2300      	movs	r3, #0
 80088f8:	930b      	str	r3, [sp, #44]	; 0x2c
 80088fa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80088fc:	445b      	add	r3, fp
 80088fe:	9306      	str	r3, [sp, #24]
 8008900:	3301      	adds	r3, #1
 8008902:	2b01      	cmp	r3, #1
 8008904:	9308      	str	r3, [sp, #32]
 8008906:	bfb8      	it	lt
 8008908:	2301      	movlt	r3, #1
 800890a:	2100      	movs	r1, #0
 800890c:	2204      	movs	r2, #4
 800890e:	69e8      	ldr	r0, [r5, #28]
 8008910:	f102 0614 	add.w	r6, r2, #20
 8008914:	429e      	cmp	r6, r3
 8008916:	d940      	bls.n	800899a <_dtoa_r+0x30a>
 8008918:	6041      	str	r1, [r0, #4]
 800891a:	4628      	mov	r0, r5
 800891c:	f000 fce4 	bl	80092e8 <_Balloc>
 8008920:	9003      	str	r0, [sp, #12]
 8008922:	2800      	cmp	r0, #0
 8008924:	d13c      	bne.n	80089a0 <_dtoa_r+0x310>
 8008926:	4602      	mov	r2, r0
 8008928:	f240 11af 	movw	r1, #431	; 0x1af
 800892c:	4b16      	ldr	r3, [pc, #88]	; (8008988 <_dtoa_r+0x2f8>)
 800892e:	e6c3      	b.n	80086b8 <_dtoa_r+0x28>
 8008930:	2301      	movs	r3, #1
 8008932:	e7e1      	b.n	80088f8 <_dtoa_r+0x268>
 8008934:	2401      	movs	r4, #1
 8008936:	2300      	movs	r3, #0
 8008938:	940b      	str	r4, [sp, #44]	; 0x2c
 800893a:	9322      	str	r3, [sp, #136]	; 0x88
 800893c:	f04f 33ff 	mov.w	r3, #4294967295
 8008940:	2200      	movs	r2, #0
 8008942:	9306      	str	r3, [sp, #24]
 8008944:	9308      	str	r3, [sp, #32]
 8008946:	2312      	movs	r3, #18
 8008948:	e7d1      	b.n	80088ee <_dtoa_r+0x25e>
 800894a:	bf00      	nop
 800894c:	f3af 8000 	nop.w
 8008950:	636f4361 	.word	0x636f4361
 8008954:	3fd287a7 	.word	0x3fd287a7
 8008958:	8b60c8b3 	.word	0x8b60c8b3
 800895c:	3fc68a28 	.word	0x3fc68a28
 8008960:	509f79fb 	.word	0x509f79fb
 8008964:	3fd34413 	.word	0x3fd34413
 8008968:	0800b25c 	.word	0x0800b25c
 800896c:	0800b273 	.word	0x0800b273
 8008970:	7ff00000 	.word	0x7ff00000
 8008974:	0800b258 	.word	0x0800b258
 8008978:	0800b24f 	.word	0x0800b24f
 800897c:	0800b22c 	.word	0x0800b22c
 8008980:	3ff80000 	.word	0x3ff80000
 8008984:	0800b360 	.word	0x0800b360
 8008988:	0800b2cb 	.word	0x0800b2cb
 800898c:	2301      	movs	r3, #1
 800898e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008990:	e7d4      	b.n	800893c <_dtoa_r+0x2ac>
 8008992:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008994:	9306      	str	r3, [sp, #24]
 8008996:	9308      	str	r3, [sp, #32]
 8008998:	e7b7      	b.n	800890a <_dtoa_r+0x27a>
 800899a:	3101      	adds	r1, #1
 800899c:	0052      	lsls	r2, r2, #1
 800899e:	e7b7      	b.n	8008910 <_dtoa_r+0x280>
 80089a0:	69eb      	ldr	r3, [r5, #28]
 80089a2:	9a03      	ldr	r2, [sp, #12]
 80089a4:	601a      	str	r2, [r3, #0]
 80089a6:	9b08      	ldr	r3, [sp, #32]
 80089a8:	2b0e      	cmp	r3, #14
 80089aa:	f200 80a8 	bhi.w	8008afe <_dtoa_r+0x46e>
 80089ae:	2c00      	cmp	r4, #0
 80089b0:	f000 80a5 	beq.w	8008afe <_dtoa_r+0x46e>
 80089b4:	f1bb 0f00 	cmp.w	fp, #0
 80089b8:	dd34      	ble.n	8008a24 <_dtoa_r+0x394>
 80089ba:	4b9a      	ldr	r3, [pc, #616]	; (8008c24 <_dtoa_r+0x594>)
 80089bc:	f00b 020f 	and.w	r2, fp, #15
 80089c0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80089c4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80089c8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80089cc:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80089d0:	ea4f 142b 	mov.w	r4, fp, asr #4
 80089d4:	d016      	beq.n	8008a04 <_dtoa_r+0x374>
 80089d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80089da:	4b93      	ldr	r3, [pc, #588]	; (8008c28 <_dtoa_r+0x598>)
 80089dc:	2703      	movs	r7, #3
 80089de:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80089e2:	f7f7 fea3 	bl	800072c <__aeabi_ddiv>
 80089e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80089ea:	f004 040f 	and.w	r4, r4, #15
 80089ee:	4e8e      	ldr	r6, [pc, #568]	; (8008c28 <_dtoa_r+0x598>)
 80089f0:	b954      	cbnz	r4, 8008a08 <_dtoa_r+0x378>
 80089f2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80089f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80089fa:	f7f7 fe97 	bl	800072c <__aeabi_ddiv>
 80089fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008a02:	e029      	b.n	8008a58 <_dtoa_r+0x3c8>
 8008a04:	2702      	movs	r7, #2
 8008a06:	e7f2      	b.n	80089ee <_dtoa_r+0x35e>
 8008a08:	07e1      	lsls	r1, r4, #31
 8008a0a:	d508      	bpl.n	8008a1e <_dtoa_r+0x38e>
 8008a0c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008a10:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008a14:	f7f7 fd60 	bl	80004d8 <__aeabi_dmul>
 8008a18:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008a1c:	3701      	adds	r7, #1
 8008a1e:	1064      	asrs	r4, r4, #1
 8008a20:	3608      	adds	r6, #8
 8008a22:	e7e5      	b.n	80089f0 <_dtoa_r+0x360>
 8008a24:	f000 80a5 	beq.w	8008b72 <_dtoa_r+0x4e2>
 8008a28:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008a2c:	f1cb 0400 	rsb	r4, fp, #0
 8008a30:	4b7c      	ldr	r3, [pc, #496]	; (8008c24 <_dtoa_r+0x594>)
 8008a32:	f004 020f 	and.w	r2, r4, #15
 8008a36:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a3e:	f7f7 fd4b 	bl	80004d8 <__aeabi_dmul>
 8008a42:	2702      	movs	r7, #2
 8008a44:	2300      	movs	r3, #0
 8008a46:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008a4a:	4e77      	ldr	r6, [pc, #476]	; (8008c28 <_dtoa_r+0x598>)
 8008a4c:	1124      	asrs	r4, r4, #4
 8008a4e:	2c00      	cmp	r4, #0
 8008a50:	f040 8084 	bne.w	8008b5c <_dtoa_r+0x4cc>
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d1d2      	bne.n	80089fe <_dtoa_r+0x36e>
 8008a58:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8008a5c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008a60:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	f000 8087 	beq.w	8008b76 <_dtoa_r+0x4e6>
 8008a68:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008a6c:	2200      	movs	r2, #0
 8008a6e:	4b6f      	ldr	r3, [pc, #444]	; (8008c2c <_dtoa_r+0x59c>)
 8008a70:	f7f7 ffa4 	bl	80009bc <__aeabi_dcmplt>
 8008a74:	2800      	cmp	r0, #0
 8008a76:	d07e      	beq.n	8008b76 <_dtoa_r+0x4e6>
 8008a78:	9b08      	ldr	r3, [sp, #32]
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d07b      	beq.n	8008b76 <_dtoa_r+0x4e6>
 8008a7e:	9b06      	ldr	r3, [sp, #24]
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	dd38      	ble.n	8008af6 <_dtoa_r+0x466>
 8008a84:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008a88:	2200      	movs	r2, #0
 8008a8a:	4b69      	ldr	r3, [pc, #420]	; (8008c30 <_dtoa_r+0x5a0>)
 8008a8c:	f7f7 fd24 	bl	80004d8 <__aeabi_dmul>
 8008a90:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008a94:	9c06      	ldr	r4, [sp, #24]
 8008a96:	f10b 38ff 	add.w	r8, fp, #4294967295
 8008a9a:	3701      	adds	r7, #1
 8008a9c:	4638      	mov	r0, r7
 8008a9e:	f7f7 fcb1 	bl	8000404 <__aeabi_i2d>
 8008aa2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008aa6:	f7f7 fd17 	bl	80004d8 <__aeabi_dmul>
 8008aaa:	2200      	movs	r2, #0
 8008aac:	4b61      	ldr	r3, [pc, #388]	; (8008c34 <_dtoa_r+0x5a4>)
 8008aae:	f7f7 fb5d 	bl	800016c <__adddf3>
 8008ab2:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008ab6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008aba:	9611      	str	r6, [sp, #68]	; 0x44
 8008abc:	2c00      	cmp	r4, #0
 8008abe:	d15d      	bne.n	8008b7c <_dtoa_r+0x4ec>
 8008ac0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	4b5c      	ldr	r3, [pc, #368]	; (8008c38 <_dtoa_r+0x5a8>)
 8008ac8:	f7f7 fb4e 	bl	8000168 <__aeabi_dsub>
 8008acc:	4602      	mov	r2, r0
 8008ace:	460b      	mov	r3, r1
 8008ad0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008ad4:	4633      	mov	r3, r6
 8008ad6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008ad8:	f7f7 ff8e 	bl	80009f8 <__aeabi_dcmpgt>
 8008adc:	2800      	cmp	r0, #0
 8008ade:	f040 8295 	bne.w	800900c <_dtoa_r+0x97c>
 8008ae2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ae6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008ae8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008aec:	f7f7 ff66 	bl	80009bc <__aeabi_dcmplt>
 8008af0:	2800      	cmp	r0, #0
 8008af2:	f040 8289 	bne.w	8009008 <_dtoa_r+0x978>
 8008af6:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8008afa:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008afe:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	f2c0 8151 	blt.w	8008da8 <_dtoa_r+0x718>
 8008b06:	f1bb 0f0e 	cmp.w	fp, #14
 8008b0a:	f300 814d 	bgt.w	8008da8 <_dtoa_r+0x718>
 8008b0e:	4b45      	ldr	r3, [pc, #276]	; (8008c24 <_dtoa_r+0x594>)
 8008b10:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008b14:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008b18:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8008b1c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	f280 80da 	bge.w	8008cd8 <_dtoa_r+0x648>
 8008b24:	9b08      	ldr	r3, [sp, #32]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	f300 80d6 	bgt.w	8008cd8 <_dtoa_r+0x648>
 8008b2c:	f040 826b 	bne.w	8009006 <_dtoa_r+0x976>
 8008b30:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008b34:	2200      	movs	r2, #0
 8008b36:	4b40      	ldr	r3, [pc, #256]	; (8008c38 <_dtoa_r+0x5a8>)
 8008b38:	f7f7 fcce 	bl	80004d8 <__aeabi_dmul>
 8008b3c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008b40:	f7f7 ff50 	bl	80009e4 <__aeabi_dcmpge>
 8008b44:	9c08      	ldr	r4, [sp, #32]
 8008b46:	4626      	mov	r6, r4
 8008b48:	2800      	cmp	r0, #0
 8008b4a:	f040 8241 	bne.w	8008fd0 <_dtoa_r+0x940>
 8008b4e:	2331      	movs	r3, #49	; 0x31
 8008b50:	9f03      	ldr	r7, [sp, #12]
 8008b52:	f10b 0b01 	add.w	fp, fp, #1
 8008b56:	f807 3b01 	strb.w	r3, [r7], #1
 8008b5a:	e23d      	b.n	8008fd8 <_dtoa_r+0x948>
 8008b5c:	07e2      	lsls	r2, r4, #31
 8008b5e:	d505      	bpl.n	8008b6c <_dtoa_r+0x4dc>
 8008b60:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008b64:	f7f7 fcb8 	bl	80004d8 <__aeabi_dmul>
 8008b68:	2301      	movs	r3, #1
 8008b6a:	3701      	adds	r7, #1
 8008b6c:	1064      	asrs	r4, r4, #1
 8008b6e:	3608      	adds	r6, #8
 8008b70:	e76d      	b.n	8008a4e <_dtoa_r+0x3be>
 8008b72:	2702      	movs	r7, #2
 8008b74:	e770      	b.n	8008a58 <_dtoa_r+0x3c8>
 8008b76:	46d8      	mov	r8, fp
 8008b78:	9c08      	ldr	r4, [sp, #32]
 8008b7a:	e78f      	b.n	8008a9c <_dtoa_r+0x40c>
 8008b7c:	9903      	ldr	r1, [sp, #12]
 8008b7e:	4b29      	ldr	r3, [pc, #164]	; (8008c24 <_dtoa_r+0x594>)
 8008b80:	4421      	add	r1, r4
 8008b82:	9112      	str	r1, [sp, #72]	; 0x48
 8008b84:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008b86:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008b8a:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8008b8e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008b92:	2900      	cmp	r1, #0
 8008b94:	d054      	beq.n	8008c40 <_dtoa_r+0x5b0>
 8008b96:	2000      	movs	r0, #0
 8008b98:	4928      	ldr	r1, [pc, #160]	; (8008c3c <_dtoa_r+0x5ac>)
 8008b9a:	f7f7 fdc7 	bl	800072c <__aeabi_ddiv>
 8008b9e:	463b      	mov	r3, r7
 8008ba0:	4632      	mov	r2, r6
 8008ba2:	f7f7 fae1 	bl	8000168 <__aeabi_dsub>
 8008ba6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008baa:	9f03      	ldr	r7, [sp, #12]
 8008bac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008bb0:	f7f7 ff42 	bl	8000a38 <__aeabi_d2iz>
 8008bb4:	4604      	mov	r4, r0
 8008bb6:	f7f7 fc25 	bl	8000404 <__aeabi_i2d>
 8008bba:	4602      	mov	r2, r0
 8008bbc:	460b      	mov	r3, r1
 8008bbe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008bc2:	f7f7 fad1 	bl	8000168 <__aeabi_dsub>
 8008bc6:	4602      	mov	r2, r0
 8008bc8:	460b      	mov	r3, r1
 8008bca:	3430      	adds	r4, #48	; 0x30
 8008bcc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008bd0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008bd4:	f807 4b01 	strb.w	r4, [r7], #1
 8008bd8:	f7f7 fef0 	bl	80009bc <__aeabi_dcmplt>
 8008bdc:	2800      	cmp	r0, #0
 8008bde:	d173      	bne.n	8008cc8 <_dtoa_r+0x638>
 8008be0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008be4:	2000      	movs	r0, #0
 8008be6:	4911      	ldr	r1, [pc, #68]	; (8008c2c <_dtoa_r+0x59c>)
 8008be8:	f7f7 fabe 	bl	8000168 <__aeabi_dsub>
 8008bec:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008bf0:	f7f7 fee4 	bl	80009bc <__aeabi_dcmplt>
 8008bf4:	2800      	cmp	r0, #0
 8008bf6:	f040 80b6 	bne.w	8008d66 <_dtoa_r+0x6d6>
 8008bfa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008bfc:	429f      	cmp	r7, r3
 8008bfe:	f43f af7a 	beq.w	8008af6 <_dtoa_r+0x466>
 8008c02:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008c06:	2200      	movs	r2, #0
 8008c08:	4b09      	ldr	r3, [pc, #36]	; (8008c30 <_dtoa_r+0x5a0>)
 8008c0a:	f7f7 fc65 	bl	80004d8 <__aeabi_dmul>
 8008c0e:	2200      	movs	r2, #0
 8008c10:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008c14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c18:	4b05      	ldr	r3, [pc, #20]	; (8008c30 <_dtoa_r+0x5a0>)
 8008c1a:	f7f7 fc5d 	bl	80004d8 <__aeabi_dmul>
 8008c1e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008c22:	e7c3      	b.n	8008bac <_dtoa_r+0x51c>
 8008c24:	0800b360 	.word	0x0800b360
 8008c28:	0800b338 	.word	0x0800b338
 8008c2c:	3ff00000 	.word	0x3ff00000
 8008c30:	40240000 	.word	0x40240000
 8008c34:	401c0000 	.word	0x401c0000
 8008c38:	40140000 	.word	0x40140000
 8008c3c:	3fe00000 	.word	0x3fe00000
 8008c40:	4630      	mov	r0, r6
 8008c42:	4639      	mov	r1, r7
 8008c44:	f7f7 fc48 	bl	80004d8 <__aeabi_dmul>
 8008c48:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008c4a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008c4e:	9c03      	ldr	r4, [sp, #12]
 8008c50:	9314      	str	r3, [sp, #80]	; 0x50
 8008c52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c56:	f7f7 feef 	bl	8000a38 <__aeabi_d2iz>
 8008c5a:	9015      	str	r0, [sp, #84]	; 0x54
 8008c5c:	f7f7 fbd2 	bl	8000404 <__aeabi_i2d>
 8008c60:	4602      	mov	r2, r0
 8008c62:	460b      	mov	r3, r1
 8008c64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c68:	f7f7 fa7e 	bl	8000168 <__aeabi_dsub>
 8008c6c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008c6e:	4606      	mov	r6, r0
 8008c70:	3330      	adds	r3, #48	; 0x30
 8008c72:	f804 3b01 	strb.w	r3, [r4], #1
 8008c76:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008c78:	460f      	mov	r7, r1
 8008c7a:	429c      	cmp	r4, r3
 8008c7c:	f04f 0200 	mov.w	r2, #0
 8008c80:	d124      	bne.n	8008ccc <_dtoa_r+0x63c>
 8008c82:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008c86:	4baf      	ldr	r3, [pc, #700]	; (8008f44 <_dtoa_r+0x8b4>)
 8008c88:	f7f7 fa70 	bl	800016c <__adddf3>
 8008c8c:	4602      	mov	r2, r0
 8008c8e:	460b      	mov	r3, r1
 8008c90:	4630      	mov	r0, r6
 8008c92:	4639      	mov	r1, r7
 8008c94:	f7f7 feb0 	bl	80009f8 <__aeabi_dcmpgt>
 8008c98:	2800      	cmp	r0, #0
 8008c9a:	d163      	bne.n	8008d64 <_dtoa_r+0x6d4>
 8008c9c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008ca0:	2000      	movs	r0, #0
 8008ca2:	49a8      	ldr	r1, [pc, #672]	; (8008f44 <_dtoa_r+0x8b4>)
 8008ca4:	f7f7 fa60 	bl	8000168 <__aeabi_dsub>
 8008ca8:	4602      	mov	r2, r0
 8008caa:	460b      	mov	r3, r1
 8008cac:	4630      	mov	r0, r6
 8008cae:	4639      	mov	r1, r7
 8008cb0:	f7f7 fe84 	bl	80009bc <__aeabi_dcmplt>
 8008cb4:	2800      	cmp	r0, #0
 8008cb6:	f43f af1e 	beq.w	8008af6 <_dtoa_r+0x466>
 8008cba:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8008cbc:	1e7b      	subs	r3, r7, #1
 8008cbe:	9314      	str	r3, [sp, #80]	; 0x50
 8008cc0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8008cc4:	2b30      	cmp	r3, #48	; 0x30
 8008cc6:	d0f8      	beq.n	8008cba <_dtoa_r+0x62a>
 8008cc8:	46c3      	mov	fp, r8
 8008cca:	e03b      	b.n	8008d44 <_dtoa_r+0x6b4>
 8008ccc:	4b9e      	ldr	r3, [pc, #632]	; (8008f48 <_dtoa_r+0x8b8>)
 8008cce:	f7f7 fc03 	bl	80004d8 <__aeabi_dmul>
 8008cd2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008cd6:	e7bc      	b.n	8008c52 <_dtoa_r+0x5c2>
 8008cd8:	9f03      	ldr	r7, [sp, #12]
 8008cda:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8008cde:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008ce2:	4640      	mov	r0, r8
 8008ce4:	4649      	mov	r1, r9
 8008ce6:	f7f7 fd21 	bl	800072c <__aeabi_ddiv>
 8008cea:	f7f7 fea5 	bl	8000a38 <__aeabi_d2iz>
 8008cee:	4604      	mov	r4, r0
 8008cf0:	f7f7 fb88 	bl	8000404 <__aeabi_i2d>
 8008cf4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008cf8:	f7f7 fbee 	bl	80004d8 <__aeabi_dmul>
 8008cfc:	4602      	mov	r2, r0
 8008cfe:	460b      	mov	r3, r1
 8008d00:	4640      	mov	r0, r8
 8008d02:	4649      	mov	r1, r9
 8008d04:	f7f7 fa30 	bl	8000168 <__aeabi_dsub>
 8008d08:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8008d0c:	f807 6b01 	strb.w	r6, [r7], #1
 8008d10:	9e03      	ldr	r6, [sp, #12]
 8008d12:	f8dd c020 	ldr.w	ip, [sp, #32]
 8008d16:	1bbe      	subs	r6, r7, r6
 8008d18:	45b4      	cmp	ip, r6
 8008d1a:	4602      	mov	r2, r0
 8008d1c:	460b      	mov	r3, r1
 8008d1e:	d136      	bne.n	8008d8e <_dtoa_r+0x6fe>
 8008d20:	f7f7 fa24 	bl	800016c <__adddf3>
 8008d24:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008d28:	4680      	mov	r8, r0
 8008d2a:	4689      	mov	r9, r1
 8008d2c:	f7f7 fe64 	bl	80009f8 <__aeabi_dcmpgt>
 8008d30:	bb58      	cbnz	r0, 8008d8a <_dtoa_r+0x6fa>
 8008d32:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008d36:	4640      	mov	r0, r8
 8008d38:	4649      	mov	r1, r9
 8008d3a:	f7f7 fe35 	bl	80009a8 <__aeabi_dcmpeq>
 8008d3e:	b108      	cbz	r0, 8008d44 <_dtoa_r+0x6b4>
 8008d40:	07e3      	lsls	r3, r4, #31
 8008d42:	d422      	bmi.n	8008d8a <_dtoa_r+0x6fa>
 8008d44:	4651      	mov	r1, sl
 8008d46:	4628      	mov	r0, r5
 8008d48:	f000 fb0e 	bl	8009368 <_Bfree>
 8008d4c:	2300      	movs	r3, #0
 8008d4e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008d50:	703b      	strb	r3, [r7, #0]
 8008d52:	f10b 0301 	add.w	r3, fp, #1
 8008d56:	6013      	str	r3, [r2, #0]
 8008d58:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	f43f ace6 	beq.w	800872c <_dtoa_r+0x9c>
 8008d60:	601f      	str	r7, [r3, #0]
 8008d62:	e4e3      	b.n	800872c <_dtoa_r+0x9c>
 8008d64:	4627      	mov	r7, r4
 8008d66:	463b      	mov	r3, r7
 8008d68:	461f      	mov	r7, r3
 8008d6a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008d6e:	2a39      	cmp	r2, #57	; 0x39
 8008d70:	d107      	bne.n	8008d82 <_dtoa_r+0x6f2>
 8008d72:	9a03      	ldr	r2, [sp, #12]
 8008d74:	429a      	cmp	r2, r3
 8008d76:	d1f7      	bne.n	8008d68 <_dtoa_r+0x6d8>
 8008d78:	2230      	movs	r2, #48	; 0x30
 8008d7a:	9903      	ldr	r1, [sp, #12]
 8008d7c:	f108 0801 	add.w	r8, r8, #1
 8008d80:	700a      	strb	r2, [r1, #0]
 8008d82:	781a      	ldrb	r2, [r3, #0]
 8008d84:	3201      	adds	r2, #1
 8008d86:	701a      	strb	r2, [r3, #0]
 8008d88:	e79e      	b.n	8008cc8 <_dtoa_r+0x638>
 8008d8a:	46d8      	mov	r8, fp
 8008d8c:	e7eb      	b.n	8008d66 <_dtoa_r+0x6d6>
 8008d8e:	2200      	movs	r2, #0
 8008d90:	4b6d      	ldr	r3, [pc, #436]	; (8008f48 <_dtoa_r+0x8b8>)
 8008d92:	f7f7 fba1 	bl	80004d8 <__aeabi_dmul>
 8008d96:	2200      	movs	r2, #0
 8008d98:	2300      	movs	r3, #0
 8008d9a:	4680      	mov	r8, r0
 8008d9c:	4689      	mov	r9, r1
 8008d9e:	f7f7 fe03 	bl	80009a8 <__aeabi_dcmpeq>
 8008da2:	2800      	cmp	r0, #0
 8008da4:	d09b      	beq.n	8008cde <_dtoa_r+0x64e>
 8008da6:	e7cd      	b.n	8008d44 <_dtoa_r+0x6b4>
 8008da8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008daa:	2a00      	cmp	r2, #0
 8008dac:	f000 80c4 	beq.w	8008f38 <_dtoa_r+0x8a8>
 8008db0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008db2:	2a01      	cmp	r2, #1
 8008db4:	f300 80a8 	bgt.w	8008f08 <_dtoa_r+0x878>
 8008db8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008dba:	2a00      	cmp	r2, #0
 8008dbc:	f000 80a0 	beq.w	8008f00 <_dtoa_r+0x870>
 8008dc0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008dc4:	464f      	mov	r7, r9
 8008dc6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008dc8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008dca:	2101      	movs	r1, #1
 8008dcc:	441a      	add	r2, r3
 8008dce:	4628      	mov	r0, r5
 8008dd0:	4499      	add	r9, r3
 8008dd2:	9209      	str	r2, [sp, #36]	; 0x24
 8008dd4:	f000 fb7e 	bl	80094d4 <__i2b>
 8008dd8:	4606      	mov	r6, r0
 8008dda:	b15f      	cbz	r7, 8008df4 <_dtoa_r+0x764>
 8008ddc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	dd08      	ble.n	8008df4 <_dtoa_r+0x764>
 8008de2:	42bb      	cmp	r3, r7
 8008de4:	bfa8      	it	ge
 8008de6:	463b      	movge	r3, r7
 8008de8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008dea:	eba9 0903 	sub.w	r9, r9, r3
 8008dee:	1aff      	subs	r7, r7, r3
 8008df0:	1ad3      	subs	r3, r2, r3
 8008df2:	9309      	str	r3, [sp, #36]	; 0x24
 8008df4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008df6:	b1f3      	cbz	r3, 8008e36 <_dtoa_r+0x7a6>
 8008df8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	f000 80a0 	beq.w	8008f40 <_dtoa_r+0x8b0>
 8008e00:	2c00      	cmp	r4, #0
 8008e02:	dd10      	ble.n	8008e26 <_dtoa_r+0x796>
 8008e04:	4631      	mov	r1, r6
 8008e06:	4622      	mov	r2, r4
 8008e08:	4628      	mov	r0, r5
 8008e0a:	f000 fc21 	bl	8009650 <__pow5mult>
 8008e0e:	4652      	mov	r2, sl
 8008e10:	4601      	mov	r1, r0
 8008e12:	4606      	mov	r6, r0
 8008e14:	4628      	mov	r0, r5
 8008e16:	f000 fb73 	bl	8009500 <__multiply>
 8008e1a:	4680      	mov	r8, r0
 8008e1c:	4651      	mov	r1, sl
 8008e1e:	4628      	mov	r0, r5
 8008e20:	f000 faa2 	bl	8009368 <_Bfree>
 8008e24:	46c2      	mov	sl, r8
 8008e26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e28:	1b1a      	subs	r2, r3, r4
 8008e2a:	d004      	beq.n	8008e36 <_dtoa_r+0x7a6>
 8008e2c:	4651      	mov	r1, sl
 8008e2e:	4628      	mov	r0, r5
 8008e30:	f000 fc0e 	bl	8009650 <__pow5mult>
 8008e34:	4682      	mov	sl, r0
 8008e36:	2101      	movs	r1, #1
 8008e38:	4628      	mov	r0, r5
 8008e3a:	f000 fb4b 	bl	80094d4 <__i2b>
 8008e3e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008e40:	4604      	mov	r4, r0
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	f340 8082 	ble.w	8008f4c <_dtoa_r+0x8bc>
 8008e48:	461a      	mov	r2, r3
 8008e4a:	4601      	mov	r1, r0
 8008e4c:	4628      	mov	r0, r5
 8008e4e:	f000 fbff 	bl	8009650 <__pow5mult>
 8008e52:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008e54:	4604      	mov	r4, r0
 8008e56:	2b01      	cmp	r3, #1
 8008e58:	dd7b      	ble.n	8008f52 <_dtoa_r+0x8c2>
 8008e5a:	f04f 0800 	mov.w	r8, #0
 8008e5e:	6923      	ldr	r3, [r4, #16]
 8008e60:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008e64:	6918      	ldr	r0, [r3, #16]
 8008e66:	f000 fae7 	bl	8009438 <__hi0bits>
 8008e6a:	f1c0 0020 	rsb	r0, r0, #32
 8008e6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e70:	4418      	add	r0, r3
 8008e72:	f010 001f 	ands.w	r0, r0, #31
 8008e76:	f000 8092 	beq.w	8008f9e <_dtoa_r+0x90e>
 8008e7a:	f1c0 0320 	rsb	r3, r0, #32
 8008e7e:	2b04      	cmp	r3, #4
 8008e80:	f340 8085 	ble.w	8008f8e <_dtoa_r+0x8fe>
 8008e84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e86:	f1c0 001c 	rsb	r0, r0, #28
 8008e8a:	4403      	add	r3, r0
 8008e8c:	4481      	add	r9, r0
 8008e8e:	4407      	add	r7, r0
 8008e90:	9309      	str	r3, [sp, #36]	; 0x24
 8008e92:	f1b9 0f00 	cmp.w	r9, #0
 8008e96:	dd05      	ble.n	8008ea4 <_dtoa_r+0x814>
 8008e98:	4651      	mov	r1, sl
 8008e9a:	464a      	mov	r2, r9
 8008e9c:	4628      	mov	r0, r5
 8008e9e:	f000 fc31 	bl	8009704 <__lshift>
 8008ea2:	4682      	mov	sl, r0
 8008ea4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	dd05      	ble.n	8008eb6 <_dtoa_r+0x826>
 8008eaa:	4621      	mov	r1, r4
 8008eac:	461a      	mov	r2, r3
 8008eae:	4628      	mov	r0, r5
 8008eb0:	f000 fc28 	bl	8009704 <__lshift>
 8008eb4:	4604      	mov	r4, r0
 8008eb6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d072      	beq.n	8008fa2 <_dtoa_r+0x912>
 8008ebc:	4621      	mov	r1, r4
 8008ebe:	4650      	mov	r0, sl
 8008ec0:	f000 fc8c 	bl	80097dc <__mcmp>
 8008ec4:	2800      	cmp	r0, #0
 8008ec6:	da6c      	bge.n	8008fa2 <_dtoa_r+0x912>
 8008ec8:	2300      	movs	r3, #0
 8008eca:	4651      	mov	r1, sl
 8008ecc:	220a      	movs	r2, #10
 8008ece:	4628      	mov	r0, r5
 8008ed0:	f000 fa6c 	bl	80093ac <__multadd>
 8008ed4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ed6:	4682      	mov	sl, r0
 8008ed8:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	f000 81ac 	beq.w	800923a <_dtoa_r+0xbaa>
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	4631      	mov	r1, r6
 8008ee6:	220a      	movs	r2, #10
 8008ee8:	4628      	mov	r0, r5
 8008eea:	f000 fa5f 	bl	80093ac <__multadd>
 8008eee:	9b06      	ldr	r3, [sp, #24]
 8008ef0:	4606      	mov	r6, r0
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	f300 8093 	bgt.w	800901e <_dtoa_r+0x98e>
 8008ef8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008efa:	2b02      	cmp	r3, #2
 8008efc:	dc59      	bgt.n	8008fb2 <_dtoa_r+0x922>
 8008efe:	e08e      	b.n	800901e <_dtoa_r+0x98e>
 8008f00:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008f02:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008f06:	e75d      	b.n	8008dc4 <_dtoa_r+0x734>
 8008f08:	9b08      	ldr	r3, [sp, #32]
 8008f0a:	1e5c      	subs	r4, r3, #1
 8008f0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f0e:	42a3      	cmp	r3, r4
 8008f10:	bfbf      	itttt	lt
 8008f12:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008f14:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8008f16:	1ae3      	sublt	r3, r4, r3
 8008f18:	18d2      	addlt	r2, r2, r3
 8008f1a:	bfa8      	it	ge
 8008f1c:	1b1c      	subge	r4, r3, r4
 8008f1e:	9b08      	ldr	r3, [sp, #32]
 8008f20:	bfbe      	ittt	lt
 8008f22:	940a      	strlt	r4, [sp, #40]	; 0x28
 8008f24:	920e      	strlt	r2, [sp, #56]	; 0x38
 8008f26:	2400      	movlt	r4, #0
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	bfb5      	itete	lt
 8008f2c:	eba9 0703 	sublt.w	r7, r9, r3
 8008f30:	464f      	movge	r7, r9
 8008f32:	2300      	movlt	r3, #0
 8008f34:	9b08      	ldrge	r3, [sp, #32]
 8008f36:	e747      	b.n	8008dc8 <_dtoa_r+0x738>
 8008f38:	464f      	mov	r7, r9
 8008f3a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008f3c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8008f3e:	e74c      	b.n	8008dda <_dtoa_r+0x74a>
 8008f40:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008f42:	e773      	b.n	8008e2c <_dtoa_r+0x79c>
 8008f44:	3fe00000 	.word	0x3fe00000
 8008f48:	40240000 	.word	0x40240000
 8008f4c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008f4e:	2b01      	cmp	r3, #1
 8008f50:	dc18      	bgt.n	8008f84 <_dtoa_r+0x8f4>
 8008f52:	9b04      	ldr	r3, [sp, #16]
 8008f54:	b9b3      	cbnz	r3, 8008f84 <_dtoa_r+0x8f4>
 8008f56:	9b05      	ldr	r3, [sp, #20]
 8008f58:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008f5c:	b993      	cbnz	r3, 8008f84 <_dtoa_r+0x8f4>
 8008f5e:	9b05      	ldr	r3, [sp, #20]
 8008f60:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008f64:	0d1b      	lsrs	r3, r3, #20
 8008f66:	051b      	lsls	r3, r3, #20
 8008f68:	b17b      	cbz	r3, 8008f8a <_dtoa_r+0x8fa>
 8008f6a:	f04f 0801 	mov.w	r8, #1
 8008f6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f70:	f109 0901 	add.w	r9, r9, #1
 8008f74:	3301      	adds	r3, #1
 8008f76:	9309      	str	r3, [sp, #36]	; 0x24
 8008f78:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	f47f af6f 	bne.w	8008e5e <_dtoa_r+0x7ce>
 8008f80:	2001      	movs	r0, #1
 8008f82:	e774      	b.n	8008e6e <_dtoa_r+0x7de>
 8008f84:	f04f 0800 	mov.w	r8, #0
 8008f88:	e7f6      	b.n	8008f78 <_dtoa_r+0x8e8>
 8008f8a:	4698      	mov	r8, r3
 8008f8c:	e7f4      	b.n	8008f78 <_dtoa_r+0x8e8>
 8008f8e:	d080      	beq.n	8008e92 <_dtoa_r+0x802>
 8008f90:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008f92:	331c      	adds	r3, #28
 8008f94:	441a      	add	r2, r3
 8008f96:	4499      	add	r9, r3
 8008f98:	441f      	add	r7, r3
 8008f9a:	9209      	str	r2, [sp, #36]	; 0x24
 8008f9c:	e779      	b.n	8008e92 <_dtoa_r+0x802>
 8008f9e:	4603      	mov	r3, r0
 8008fa0:	e7f6      	b.n	8008f90 <_dtoa_r+0x900>
 8008fa2:	9b08      	ldr	r3, [sp, #32]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	dc34      	bgt.n	8009012 <_dtoa_r+0x982>
 8008fa8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008faa:	2b02      	cmp	r3, #2
 8008fac:	dd31      	ble.n	8009012 <_dtoa_r+0x982>
 8008fae:	9b08      	ldr	r3, [sp, #32]
 8008fb0:	9306      	str	r3, [sp, #24]
 8008fb2:	9b06      	ldr	r3, [sp, #24]
 8008fb4:	b963      	cbnz	r3, 8008fd0 <_dtoa_r+0x940>
 8008fb6:	4621      	mov	r1, r4
 8008fb8:	2205      	movs	r2, #5
 8008fba:	4628      	mov	r0, r5
 8008fbc:	f000 f9f6 	bl	80093ac <__multadd>
 8008fc0:	4601      	mov	r1, r0
 8008fc2:	4604      	mov	r4, r0
 8008fc4:	4650      	mov	r0, sl
 8008fc6:	f000 fc09 	bl	80097dc <__mcmp>
 8008fca:	2800      	cmp	r0, #0
 8008fcc:	f73f adbf 	bgt.w	8008b4e <_dtoa_r+0x4be>
 8008fd0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008fd2:	9f03      	ldr	r7, [sp, #12]
 8008fd4:	ea6f 0b03 	mvn.w	fp, r3
 8008fd8:	f04f 0800 	mov.w	r8, #0
 8008fdc:	4621      	mov	r1, r4
 8008fde:	4628      	mov	r0, r5
 8008fe0:	f000 f9c2 	bl	8009368 <_Bfree>
 8008fe4:	2e00      	cmp	r6, #0
 8008fe6:	f43f aead 	beq.w	8008d44 <_dtoa_r+0x6b4>
 8008fea:	f1b8 0f00 	cmp.w	r8, #0
 8008fee:	d005      	beq.n	8008ffc <_dtoa_r+0x96c>
 8008ff0:	45b0      	cmp	r8, r6
 8008ff2:	d003      	beq.n	8008ffc <_dtoa_r+0x96c>
 8008ff4:	4641      	mov	r1, r8
 8008ff6:	4628      	mov	r0, r5
 8008ff8:	f000 f9b6 	bl	8009368 <_Bfree>
 8008ffc:	4631      	mov	r1, r6
 8008ffe:	4628      	mov	r0, r5
 8009000:	f000 f9b2 	bl	8009368 <_Bfree>
 8009004:	e69e      	b.n	8008d44 <_dtoa_r+0x6b4>
 8009006:	2400      	movs	r4, #0
 8009008:	4626      	mov	r6, r4
 800900a:	e7e1      	b.n	8008fd0 <_dtoa_r+0x940>
 800900c:	46c3      	mov	fp, r8
 800900e:	4626      	mov	r6, r4
 8009010:	e59d      	b.n	8008b4e <_dtoa_r+0x4be>
 8009012:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009014:	2b00      	cmp	r3, #0
 8009016:	f000 80c8 	beq.w	80091aa <_dtoa_r+0xb1a>
 800901a:	9b08      	ldr	r3, [sp, #32]
 800901c:	9306      	str	r3, [sp, #24]
 800901e:	2f00      	cmp	r7, #0
 8009020:	dd05      	ble.n	800902e <_dtoa_r+0x99e>
 8009022:	4631      	mov	r1, r6
 8009024:	463a      	mov	r2, r7
 8009026:	4628      	mov	r0, r5
 8009028:	f000 fb6c 	bl	8009704 <__lshift>
 800902c:	4606      	mov	r6, r0
 800902e:	f1b8 0f00 	cmp.w	r8, #0
 8009032:	d05b      	beq.n	80090ec <_dtoa_r+0xa5c>
 8009034:	4628      	mov	r0, r5
 8009036:	6871      	ldr	r1, [r6, #4]
 8009038:	f000 f956 	bl	80092e8 <_Balloc>
 800903c:	4607      	mov	r7, r0
 800903e:	b928      	cbnz	r0, 800904c <_dtoa_r+0x9bc>
 8009040:	4602      	mov	r2, r0
 8009042:	f240 21ef 	movw	r1, #751	; 0x2ef
 8009046:	4b81      	ldr	r3, [pc, #516]	; (800924c <_dtoa_r+0xbbc>)
 8009048:	f7ff bb36 	b.w	80086b8 <_dtoa_r+0x28>
 800904c:	6932      	ldr	r2, [r6, #16]
 800904e:	f106 010c 	add.w	r1, r6, #12
 8009052:	3202      	adds	r2, #2
 8009054:	0092      	lsls	r2, r2, #2
 8009056:	300c      	adds	r0, #12
 8009058:	f7ff fa83 	bl	8008562 <memcpy>
 800905c:	2201      	movs	r2, #1
 800905e:	4639      	mov	r1, r7
 8009060:	4628      	mov	r0, r5
 8009062:	f000 fb4f 	bl	8009704 <__lshift>
 8009066:	46b0      	mov	r8, r6
 8009068:	4606      	mov	r6, r0
 800906a:	9b03      	ldr	r3, [sp, #12]
 800906c:	9a03      	ldr	r2, [sp, #12]
 800906e:	3301      	adds	r3, #1
 8009070:	9308      	str	r3, [sp, #32]
 8009072:	9b06      	ldr	r3, [sp, #24]
 8009074:	4413      	add	r3, r2
 8009076:	930b      	str	r3, [sp, #44]	; 0x2c
 8009078:	9b04      	ldr	r3, [sp, #16]
 800907a:	f003 0301 	and.w	r3, r3, #1
 800907e:	930a      	str	r3, [sp, #40]	; 0x28
 8009080:	9b08      	ldr	r3, [sp, #32]
 8009082:	4621      	mov	r1, r4
 8009084:	3b01      	subs	r3, #1
 8009086:	4650      	mov	r0, sl
 8009088:	9304      	str	r3, [sp, #16]
 800908a:	f7ff fa78 	bl	800857e <quorem>
 800908e:	4641      	mov	r1, r8
 8009090:	9006      	str	r0, [sp, #24]
 8009092:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009096:	4650      	mov	r0, sl
 8009098:	f000 fba0 	bl	80097dc <__mcmp>
 800909c:	4632      	mov	r2, r6
 800909e:	9009      	str	r0, [sp, #36]	; 0x24
 80090a0:	4621      	mov	r1, r4
 80090a2:	4628      	mov	r0, r5
 80090a4:	f000 fbb6 	bl	8009814 <__mdiff>
 80090a8:	68c2      	ldr	r2, [r0, #12]
 80090aa:	4607      	mov	r7, r0
 80090ac:	bb02      	cbnz	r2, 80090f0 <_dtoa_r+0xa60>
 80090ae:	4601      	mov	r1, r0
 80090b0:	4650      	mov	r0, sl
 80090b2:	f000 fb93 	bl	80097dc <__mcmp>
 80090b6:	4602      	mov	r2, r0
 80090b8:	4639      	mov	r1, r7
 80090ba:	4628      	mov	r0, r5
 80090bc:	920c      	str	r2, [sp, #48]	; 0x30
 80090be:	f000 f953 	bl	8009368 <_Bfree>
 80090c2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80090c4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80090c6:	9f08      	ldr	r7, [sp, #32]
 80090c8:	ea43 0102 	orr.w	r1, r3, r2
 80090cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090ce:	4319      	orrs	r1, r3
 80090d0:	d110      	bne.n	80090f4 <_dtoa_r+0xa64>
 80090d2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80090d6:	d029      	beq.n	800912c <_dtoa_r+0xa9c>
 80090d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090da:	2b00      	cmp	r3, #0
 80090dc:	dd02      	ble.n	80090e4 <_dtoa_r+0xa54>
 80090de:	9b06      	ldr	r3, [sp, #24]
 80090e0:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80090e4:	9b04      	ldr	r3, [sp, #16]
 80090e6:	f883 9000 	strb.w	r9, [r3]
 80090ea:	e777      	b.n	8008fdc <_dtoa_r+0x94c>
 80090ec:	4630      	mov	r0, r6
 80090ee:	e7ba      	b.n	8009066 <_dtoa_r+0x9d6>
 80090f0:	2201      	movs	r2, #1
 80090f2:	e7e1      	b.n	80090b8 <_dtoa_r+0xa28>
 80090f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	db04      	blt.n	8009104 <_dtoa_r+0xa74>
 80090fa:	9922      	ldr	r1, [sp, #136]	; 0x88
 80090fc:	430b      	orrs	r3, r1
 80090fe:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009100:	430b      	orrs	r3, r1
 8009102:	d120      	bne.n	8009146 <_dtoa_r+0xab6>
 8009104:	2a00      	cmp	r2, #0
 8009106:	dded      	ble.n	80090e4 <_dtoa_r+0xa54>
 8009108:	4651      	mov	r1, sl
 800910a:	2201      	movs	r2, #1
 800910c:	4628      	mov	r0, r5
 800910e:	f000 faf9 	bl	8009704 <__lshift>
 8009112:	4621      	mov	r1, r4
 8009114:	4682      	mov	sl, r0
 8009116:	f000 fb61 	bl	80097dc <__mcmp>
 800911a:	2800      	cmp	r0, #0
 800911c:	dc03      	bgt.n	8009126 <_dtoa_r+0xa96>
 800911e:	d1e1      	bne.n	80090e4 <_dtoa_r+0xa54>
 8009120:	f019 0f01 	tst.w	r9, #1
 8009124:	d0de      	beq.n	80090e4 <_dtoa_r+0xa54>
 8009126:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800912a:	d1d8      	bne.n	80090de <_dtoa_r+0xa4e>
 800912c:	2339      	movs	r3, #57	; 0x39
 800912e:	9a04      	ldr	r2, [sp, #16]
 8009130:	7013      	strb	r3, [r2, #0]
 8009132:	463b      	mov	r3, r7
 8009134:	461f      	mov	r7, r3
 8009136:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800913a:	3b01      	subs	r3, #1
 800913c:	2a39      	cmp	r2, #57	; 0x39
 800913e:	d06b      	beq.n	8009218 <_dtoa_r+0xb88>
 8009140:	3201      	adds	r2, #1
 8009142:	701a      	strb	r2, [r3, #0]
 8009144:	e74a      	b.n	8008fdc <_dtoa_r+0x94c>
 8009146:	2a00      	cmp	r2, #0
 8009148:	dd07      	ble.n	800915a <_dtoa_r+0xaca>
 800914a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800914e:	d0ed      	beq.n	800912c <_dtoa_r+0xa9c>
 8009150:	9a04      	ldr	r2, [sp, #16]
 8009152:	f109 0301 	add.w	r3, r9, #1
 8009156:	7013      	strb	r3, [r2, #0]
 8009158:	e740      	b.n	8008fdc <_dtoa_r+0x94c>
 800915a:	9b08      	ldr	r3, [sp, #32]
 800915c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800915e:	f803 9c01 	strb.w	r9, [r3, #-1]
 8009162:	4293      	cmp	r3, r2
 8009164:	d042      	beq.n	80091ec <_dtoa_r+0xb5c>
 8009166:	4651      	mov	r1, sl
 8009168:	2300      	movs	r3, #0
 800916a:	220a      	movs	r2, #10
 800916c:	4628      	mov	r0, r5
 800916e:	f000 f91d 	bl	80093ac <__multadd>
 8009172:	45b0      	cmp	r8, r6
 8009174:	4682      	mov	sl, r0
 8009176:	f04f 0300 	mov.w	r3, #0
 800917a:	f04f 020a 	mov.w	r2, #10
 800917e:	4641      	mov	r1, r8
 8009180:	4628      	mov	r0, r5
 8009182:	d107      	bne.n	8009194 <_dtoa_r+0xb04>
 8009184:	f000 f912 	bl	80093ac <__multadd>
 8009188:	4680      	mov	r8, r0
 800918a:	4606      	mov	r6, r0
 800918c:	9b08      	ldr	r3, [sp, #32]
 800918e:	3301      	adds	r3, #1
 8009190:	9308      	str	r3, [sp, #32]
 8009192:	e775      	b.n	8009080 <_dtoa_r+0x9f0>
 8009194:	f000 f90a 	bl	80093ac <__multadd>
 8009198:	4631      	mov	r1, r6
 800919a:	4680      	mov	r8, r0
 800919c:	2300      	movs	r3, #0
 800919e:	220a      	movs	r2, #10
 80091a0:	4628      	mov	r0, r5
 80091a2:	f000 f903 	bl	80093ac <__multadd>
 80091a6:	4606      	mov	r6, r0
 80091a8:	e7f0      	b.n	800918c <_dtoa_r+0xafc>
 80091aa:	9b08      	ldr	r3, [sp, #32]
 80091ac:	9306      	str	r3, [sp, #24]
 80091ae:	9f03      	ldr	r7, [sp, #12]
 80091b0:	4621      	mov	r1, r4
 80091b2:	4650      	mov	r0, sl
 80091b4:	f7ff f9e3 	bl	800857e <quorem>
 80091b8:	9b03      	ldr	r3, [sp, #12]
 80091ba:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80091be:	f807 9b01 	strb.w	r9, [r7], #1
 80091c2:	1afa      	subs	r2, r7, r3
 80091c4:	9b06      	ldr	r3, [sp, #24]
 80091c6:	4293      	cmp	r3, r2
 80091c8:	dd07      	ble.n	80091da <_dtoa_r+0xb4a>
 80091ca:	4651      	mov	r1, sl
 80091cc:	2300      	movs	r3, #0
 80091ce:	220a      	movs	r2, #10
 80091d0:	4628      	mov	r0, r5
 80091d2:	f000 f8eb 	bl	80093ac <__multadd>
 80091d6:	4682      	mov	sl, r0
 80091d8:	e7ea      	b.n	80091b0 <_dtoa_r+0xb20>
 80091da:	9b06      	ldr	r3, [sp, #24]
 80091dc:	f04f 0800 	mov.w	r8, #0
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	bfcc      	ite	gt
 80091e4:	461f      	movgt	r7, r3
 80091e6:	2701      	movle	r7, #1
 80091e8:	9b03      	ldr	r3, [sp, #12]
 80091ea:	441f      	add	r7, r3
 80091ec:	4651      	mov	r1, sl
 80091ee:	2201      	movs	r2, #1
 80091f0:	4628      	mov	r0, r5
 80091f2:	f000 fa87 	bl	8009704 <__lshift>
 80091f6:	4621      	mov	r1, r4
 80091f8:	4682      	mov	sl, r0
 80091fa:	f000 faef 	bl	80097dc <__mcmp>
 80091fe:	2800      	cmp	r0, #0
 8009200:	dc97      	bgt.n	8009132 <_dtoa_r+0xaa2>
 8009202:	d102      	bne.n	800920a <_dtoa_r+0xb7a>
 8009204:	f019 0f01 	tst.w	r9, #1
 8009208:	d193      	bne.n	8009132 <_dtoa_r+0xaa2>
 800920a:	463b      	mov	r3, r7
 800920c:	461f      	mov	r7, r3
 800920e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009212:	2a30      	cmp	r2, #48	; 0x30
 8009214:	d0fa      	beq.n	800920c <_dtoa_r+0xb7c>
 8009216:	e6e1      	b.n	8008fdc <_dtoa_r+0x94c>
 8009218:	9a03      	ldr	r2, [sp, #12]
 800921a:	429a      	cmp	r2, r3
 800921c:	d18a      	bne.n	8009134 <_dtoa_r+0xaa4>
 800921e:	2331      	movs	r3, #49	; 0x31
 8009220:	f10b 0b01 	add.w	fp, fp, #1
 8009224:	e797      	b.n	8009156 <_dtoa_r+0xac6>
 8009226:	4b0a      	ldr	r3, [pc, #40]	; (8009250 <_dtoa_r+0xbc0>)
 8009228:	f7ff ba9f 	b.w	800876a <_dtoa_r+0xda>
 800922c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800922e:	2b00      	cmp	r3, #0
 8009230:	f47f aa77 	bne.w	8008722 <_dtoa_r+0x92>
 8009234:	4b07      	ldr	r3, [pc, #28]	; (8009254 <_dtoa_r+0xbc4>)
 8009236:	f7ff ba98 	b.w	800876a <_dtoa_r+0xda>
 800923a:	9b06      	ldr	r3, [sp, #24]
 800923c:	2b00      	cmp	r3, #0
 800923e:	dcb6      	bgt.n	80091ae <_dtoa_r+0xb1e>
 8009240:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009242:	2b02      	cmp	r3, #2
 8009244:	f73f aeb5 	bgt.w	8008fb2 <_dtoa_r+0x922>
 8009248:	e7b1      	b.n	80091ae <_dtoa_r+0xb1e>
 800924a:	bf00      	nop
 800924c:	0800b2cb 	.word	0x0800b2cb
 8009250:	0800b22b 	.word	0x0800b22b
 8009254:	0800b24f 	.word	0x0800b24f

08009258 <_free_r>:
 8009258:	b538      	push	{r3, r4, r5, lr}
 800925a:	4605      	mov	r5, r0
 800925c:	2900      	cmp	r1, #0
 800925e:	d040      	beq.n	80092e2 <_free_r+0x8a>
 8009260:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009264:	1f0c      	subs	r4, r1, #4
 8009266:	2b00      	cmp	r3, #0
 8009268:	bfb8      	it	lt
 800926a:	18e4      	addlt	r4, r4, r3
 800926c:	f7fe fa60 	bl	8007730 <__malloc_lock>
 8009270:	4a1c      	ldr	r2, [pc, #112]	; (80092e4 <_free_r+0x8c>)
 8009272:	6813      	ldr	r3, [r2, #0]
 8009274:	b933      	cbnz	r3, 8009284 <_free_r+0x2c>
 8009276:	6063      	str	r3, [r4, #4]
 8009278:	6014      	str	r4, [r2, #0]
 800927a:	4628      	mov	r0, r5
 800927c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009280:	f7fe ba5c 	b.w	800773c <__malloc_unlock>
 8009284:	42a3      	cmp	r3, r4
 8009286:	d908      	bls.n	800929a <_free_r+0x42>
 8009288:	6820      	ldr	r0, [r4, #0]
 800928a:	1821      	adds	r1, r4, r0
 800928c:	428b      	cmp	r3, r1
 800928e:	bf01      	itttt	eq
 8009290:	6819      	ldreq	r1, [r3, #0]
 8009292:	685b      	ldreq	r3, [r3, #4]
 8009294:	1809      	addeq	r1, r1, r0
 8009296:	6021      	streq	r1, [r4, #0]
 8009298:	e7ed      	b.n	8009276 <_free_r+0x1e>
 800929a:	461a      	mov	r2, r3
 800929c:	685b      	ldr	r3, [r3, #4]
 800929e:	b10b      	cbz	r3, 80092a4 <_free_r+0x4c>
 80092a0:	42a3      	cmp	r3, r4
 80092a2:	d9fa      	bls.n	800929a <_free_r+0x42>
 80092a4:	6811      	ldr	r1, [r2, #0]
 80092a6:	1850      	adds	r0, r2, r1
 80092a8:	42a0      	cmp	r0, r4
 80092aa:	d10b      	bne.n	80092c4 <_free_r+0x6c>
 80092ac:	6820      	ldr	r0, [r4, #0]
 80092ae:	4401      	add	r1, r0
 80092b0:	1850      	adds	r0, r2, r1
 80092b2:	4283      	cmp	r3, r0
 80092b4:	6011      	str	r1, [r2, #0]
 80092b6:	d1e0      	bne.n	800927a <_free_r+0x22>
 80092b8:	6818      	ldr	r0, [r3, #0]
 80092ba:	685b      	ldr	r3, [r3, #4]
 80092bc:	4408      	add	r0, r1
 80092be:	6010      	str	r0, [r2, #0]
 80092c0:	6053      	str	r3, [r2, #4]
 80092c2:	e7da      	b.n	800927a <_free_r+0x22>
 80092c4:	d902      	bls.n	80092cc <_free_r+0x74>
 80092c6:	230c      	movs	r3, #12
 80092c8:	602b      	str	r3, [r5, #0]
 80092ca:	e7d6      	b.n	800927a <_free_r+0x22>
 80092cc:	6820      	ldr	r0, [r4, #0]
 80092ce:	1821      	adds	r1, r4, r0
 80092d0:	428b      	cmp	r3, r1
 80092d2:	bf01      	itttt	eq
 80092d4:	6819      	ldreq	r1, [r3, #0]
 80092d6:	685b      	ldreq	r3, [r3, #4]
 80092d8:	1809      	addeq	r1, r1, r0
 80092da:	6021      	streq	r1, [r4, #0]
 80092dc:	6063      	str	r3, [r4, #4]
 80092de:	6054      	str	r4, [r2, #4]
 80092e0:	e7cb      	b.n	800927a <_free_r+0x22>
 80092e2:	bd38      	pop	{r3, r4, r5, pc}
 80092e4:	2000046c 	.word	0x2000046c

080092e8 <_Balloc>:
 80092e8:	b570      	push	{r4, r5, r6, lr}
 80092ea:	69c6      	ldr	r6, [r0, #28]
 80092ec:	4604      	mov	r4, r0
 80092ee:	460d      	mov	r5, r1
 80092f0:	b976      	cbnz	r6, 8009310 <_Balloc+0x28>
 80092f2:	2010      	movs	r0, #16
 80092f4:	f7fe f96c 	bl	80075d0 <malloc>
 80092f8:	4602      	mov	r2, r0
 80092fa:	61e0      	str	r0, [r4, #28]
 80092fc:	b920      	cbnz	r0, 8009308 <_Balloc+0x20>
 80092fe:	216b      	movs	r1, #107	; 0x6b
 8009300:	4b17      	ldr	r3, [pc, #92]	; (8009360 <_Balloc+0x78>)
 8009302:	4818      	ldr	r0, [pc, #96]	; (8009364 <_Balloc+0x7c>)
 8009304:	f000 fd8c 	bl	8009e20 <__assert_func>
 8009308:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800930c:	6006      	str	r6, [r0, #0]
 800930e:	60c6      	str	r6, [r0, #12]
 8009310:	69e6      	ldr	r6, [r4, #28]
 8009312:	68f3      	ldr	r3, [r6, #12]
 8009314:	b183      	cbz	r3, 8009338 <_Balloc+0x50>
 8009316:	69e3      	ldr	r3, [r4, #28]
 8009318:	68db      	ldr	r3, [r3, #12]
 800931a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800931e:	b9b8      	cbnz	r0, 8009350 <_Balloc+0x68>
 8009320:	2101      	movs	r1, #1
 8009322:	fa01 f605 	lsl.w	r6, r1, r5
 8009326:	1d72      	adds	r2, r6, #5
 8009328:	4620      	mov	r0, r4
 800932a:	0092      	lsls	r2, r2, #2
 800932c:	f7fe f93c 	bl	80075a8 <_calloc_r>
 8009330:	b160      	cbz	r0, 800934c <_Balloc+0x64>
 8009332:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009336:	e00e      	b.n	8009356 <_Balloc+0x6e>
 8009338:	2221      	movs	r2, #33	; 0x21
 800933a:	2104      	movs	r1, #4
 800933c:	4620      	mov	r0, r4
 800933e:	f7fe f933 	bl	80075a8 <_calloc_r>
 8009342:	69e3      	ldr	r3, [r4, #28]
 8009344:	60f0      	str	r0, [r6, #12]
 8009346:	68db      	ldr	r3, [r3, #12]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d1e4      	bne.n	8009316 <_Balloc+0x2e>
 800934c:	2000      	movs	r0, #0
 800934e:	bd70      	pop	{r4, r5, r6, pc}
 8009350:	6802      	ldr	r2, [r0, #0]
 8009352:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009356:	2300      	movs	r3, #0
 8009358:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800935c:	e7f7      	b.n	800934e <_Balloc+0x66>
 800935e:	bf00      	nop
 8009360:	0800b25c 	.word	0x0800b25c
 8009364:	0800b2dc 	.word	0x0800b2dc

08009368 <_Bfree>:
 8009368:	b570      	push	{r4, r5, r6, lr}
 800936a:	69c6      	ldr	r6, [r0, #28]
 800936c:	4605      	mov	r5, r0
 800936e:	460c      	mov	r4, r1
 8009370:	b976      	cbnz	r6, 8009390 <_Bfree+0x28>
 8009372:	2010      	movs	r0, #16
 8009374:	f7fe f92c 	bl	80075d0 <malloc>
 8009378:	4602      	mov	r2, r0
 800937a:	61e8      	str	r0, [r5, #28]
 800937c:	b920      	cbnz	r0, 8009388 <_Bfree+0x20>
 800937e:	218f      	movs	r1, #143	; 0x8f
 8009380:	4b08      	ldr	r3, [pc, #32]	; (80093a4 <_Bfree+0x3c>)
 8009382:	4809      	ldr	r0, [pc, #36]	; (80093a8 <_Bfree+0x40>)
 8009384:	f000 fd4c 	bl	8009e20 <__assert_func>
 8009388:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800938c:	6006      	str	r6, [r0, #0]
 800938e:	60c6      	str	r6, [r0, #12]
 8009390:	b13c      	cbz	r4, 80093a2 <_Bfree+0x3a>
 8009392:	69eb      	ldr	r3, [r5, #28]
 8009394:	6862      	ldr	r2, [r4, #4]
 8009396:	68db      	ldr	r3, [r3, #12]
 8009398:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800939c:	6021      	str	r1, [r4, #0]
 800939e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80093a2:	bd70      	pop	{r4, r5, r6, pc}
 80093a4:	0800b25c 	.word	0x0800b25c
 80093a8:	0800b2dc 	.word	0x0800b2dc

080093ac <__multadd>:
 80093ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093b0:	4607      	mov	r7, r0
 80093b2:	460c      	mov	r4, r1
 80093b4:	461e      	mov	r6, r3
 80093b6:	2000      	movs	r0, #0
 80093b8:	690d      	ldr	r5, [r1, #16]
 80093ba:	f101 0c14 	add.w	ip, r1, #20
 80093be:	f8dc 3000 	ldr.w	r3, [ip]
 80093c2:	3001      	adds	r0, #1
 80093c4:	b299      	uxth	r1, r3
 80093c6:	fb02 6101 	mla	r1, r2, r1, r6
 80093ca:	0c1e      	lsrs	r6, r3, #16
 80093cc:	0c0b      	lsrs	r3, r1, #16
 80093ce:	fb02 3306 	mla	r3, r2, r6, r3
 80093d2:	b289      	uxth	r1, r1
 80093d4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80093d8:	4285      	cmp	r5, r0
 80093da:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80093de:	f84c 1b04 	str.w	r1, [ip], #4
 80093e2:	dcec      	bgt.n	80093be <__multadd+0x12>
 80093e4:	b30e      	cbz	r6, 800942a <__multadd+0x7e>
 80093e6:	68a3      	ldr	r3, [r4, #8]
 80093e8:	42ab      	cmp	r3, r5
 80093ea:	dc19      	bgt.n	8009420 <__multadd+0x74>
 80093ec:	6861      	ldr	r1, [r4, #4]
 80093ee:	4638      	mov	r0, r7
 80093f0:	3101      	adds	r1, #1
 80093f2:	f7ff ff79 	bl	80092e8 <_Balloc>
 80093f6:	4680      	mov	r8, r0
 80093f8:	b928      	cbnz	r0, 8009406 <__multadd+0x5a>
 80093fa:	4602      	mov	r2, r0
 80093fc:	21ba      	movs	r1, #186	; 0xba
 80093fe:	4b0c      	ldr	r3, [pc, #48]	; (8009430 <__multadd+0x84>)
 8009400:	480c      	ldr	r0, [pc, #48]	; (8009434 <__multadd+0x88>)
 8009402:	f000 fd0d 	bl	8009e20 <__assert_func>
 8009406:	6922      	ldr	r2, [r4, #16]
 8009408:	f104 010c 	add.w	r1, r4, #12
 800940c:	3202      	adds	r2, #2
 800940e:	0092      	lsls	r2, r2, #2
 8009410:	300c      	adds	r0, #12
 8009412:	f7ff f8a6 	bl	8008562 <memcpy>
 8009416:	4621      	mov	r1, r4
 8009418:	4638      	mov	r0, r7
 800941a:	f7ff ffa5 	bl	8009368 <_Bfree>
 800941e:	4644      	mov	r4, r8
 8009420:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009424:	3501      	adds	r5, #1
 8009426:	615e      	str	r6, [r3, #20]
 8009428:	6125      	str	r5, [r4, #16]
 800942a:	4620      	mov	r0, r4
 800942c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009430:	0800b2cb 	.word	0x0800b2cb
 8009434:	0800b2dc 	.word	0x0800b2dc

08009438 <__hi0bits>:
 8009438:	0c02      	lsrs	r2, r0, #16
 800943a:	0412      	lsls	r2, r2, #16
 800943c:	4603      	mov	r3, r0
 800943e:	b9ca      	cbnz	r2, 8009474 <__hi0bits+0x3c>
 8009440:	0403      	lsls	r3, r0, #16
 8009442:	2010      	movs	r0, #16
 8009444:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009448:	bf04      	itt	eq
 800944a:	021b      	lsleq	r3, r3, #8
 800944c:	3008      	addeq	r0, #8
 800944e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8009452:	bf04      	itt	eq
 8009454:	011b      	lsleq	r3, r3, #4
 8009456:	3004      	addeq	r0, #4
 8009458:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800945c:	bf04      	itt	eq
 800945e:	009b      	lsleq	r3, r3, #2
 8009460:	3002      	addeq	r0, #2
 8009462:	2b00      	cmp	r3, #0
 8009464:	db05      	blt.n	8009472 <__hi0bits+0x3a>
 8009466:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800946a:	f100 0001 	add.w	r0, r0, #1
 800946e:	bf08      	it	eq
 8009470:	2020      	moveq	r0, #32
 8009472:	4770      	bx	lr
 8009474:	2000      	movs	r0, #0
 8009476:	e7e5      	b.n	8009444 <__hi0bits+0xc>

08009478 <__lo0bits>:
 8009478:	6803      	ldr	r3, [r0, #0]
 800947a:	4602      	mov	r2, r0
 800947c:	f013 0007 	ands.w	r0, r3, #7
 8009480:	d00b      	beq.n	800949a <__lo0bits+0x22>
 8009482:	07d9      	lsls	r1, r3, #31
 8009484:	d421      	bmi.n	80094ca <__lo0bits+0x52>
 8009486:	0798      	lsls	r0, r3, #30
 8009488:	bf49      	itett	mi
 800948a:	085b      	lsrmi	r3, r3, #1
 800948c:	089b      	lsrpl	r3, r3, #2
 800948e:	2001      	movmi	r0, #1
 8009490:	6013      	strmi	r3, [r2, #0]
 8009492:	bf5c      	itt	pl
 8009494:	2002      	movpl	r0, #2
 8009496:	6013      	strpl	r3, [r2, #0]
 8009498:	4770      	bx	lr
 800949a:	b299      	uxth	r1, r3
 800949c:	b909      	cbnz	r1, 80094a2 <__lo0bits+0x2a>
 800949e:	2010      	movs	r0, #16
 80094a0:	0c1b      	lsrs	r3, r3, #16
 80094a2:	b2d9      	uxtb	r1, r3
 80094a4:	b909      	cbnz	r1, 80094aa <__lo0bits+0x32>
 80094a6:	3008      	adds	r0, #8
 80094a8:	0a1b      	lsrs	r3, r3, #8
 80094aa:	0719      	lsls	r1, r3, #28
 80094ac:	bf04      	itt	eq
 80094ae:	091b      	lsreq	r3, r3, #4
 80094b0:	3004      	addeq	r0, #4
 80094b2:	0799      	lsls	r1, r3, #30
 80094b4:	bf04      	itt	eq
 80094b6:	089b      	lsreq	r3, r3, #2
 80094b8:	3002      	addeq	r0, #2
 80094ba:	07d9      	lsls	r1, r3, #31
 80094bc:	d403      	bmi.n	80094c6 <__lo0bits+0x4e>
 80094be:	085b      	lsrs	r3, r3, #1
 80094c0:	f100 0001 	add.w	r0, r0, #1
 80094c4:	d003      	beq.n	80094ce <__lo0bits+0x56>
 80094c6:	6013      	str	r3, [r2, #0]
 80094c8:	4770      	bx	lr
 80094ca:	2000      	movs	r0, #0
 80094cc:	4770      	bx	lr
 80094ce:	2020      	movs	r0, #32
 80094d0:	4770      	bx	lr
	...

080094d4 <__i2b>:
 80094d4:	b510      	push	{r4, lr}
 80094d6:	460c      	mov	r4, r1
 80094d8:	2101      	movs	r1, #1
 80094da:	f7ff ff05 	bl	80092e8 <_Balloc>
 80094de:	4602      	mov	r2, r0
 80094e0:	b928      	cbnz	r0, 80094ee <__i2b+0x1a>
 80094e2:	f240 1145 	movw	r1, #325	; 0x145
 80094e6:	4b04      	ldr	r3, [pc, #16]	; (80094f8 <__i2b+0x24>)
 80094e8:	4804      	ldr	r0, [pc, #16]	; (80094fc <__i2b+0x28>)
 80094ea:	f000 fc99 	bl	8009e20 <__assert_func>
 80094ee:	2301      	movs	r3, #1
 80094f0:	6144      	str	r4, [r0, #20]
 80094f2:	6103      	str	r3, [r0, #16]
 80094f4:	bd10      	pop	{r4, pc}
 80094f6:	bf00      	nop
 80094f8:	0800b2cb 	.word	0x0800b2cb
 80094fc:	0800b2dc 	.word	0x0800b2dc

08009500 <__multiply>:
 8009500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009504:	4691      	mov	r9, r2
 8009506:	690a      	ldr	r2, [r1, #16]
 8009508:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800950c:	460c      	mov	r4, r1
 800950e:	429a      	cmp	r2, r3
 8009510:	bfbe      	ittt	lt
 8009512:	460b      	movlt	r3, r1
 8009514:	464c      	movlt	r4, r9
 8009516:	4699      	movlt	r9, r3
 8009518:	6927      	ldr	r7, [r4, #16]
 800951a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800951e:	68a3      	ldr	r3, [r4, #8]
 8009520:	6861      	ldr	r1, [r4, #4]
 8009522:	eb07 060a 	add.w	r6, r7, sl
 8009526:	42b3      	cmp	r3, r6
 8009528:	b085      	sub	sp, #20
 800952a:	bfb8      	it	lt
 800952c:	3101      	addlt	r1, #1
 800952e:	f7ff fedb 	bl	80092e8 <_Balloc>
 8009532:	b930      	cbnz	r0, 8009542 <__multiply+0x42>
 8009534:	4602      	mov	r2, r0
 8009536:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800953a:	4b43      	ldr	r3, [pc, #268]	; (8009648 <__multiply+0x148>)
 800953c:	4843      	ldr	r0, [pc, #268]	; (800964c <__multiply+0x14c>)
 800953e:	f000 fc6f 	bl	8009e20 <__assert_func>
 8009542:	f100 0514 	add.w	r5, r0, #20
 8009546:	462b      	mov	r3, r5
 8009548:	2200      	movs	r2, #0
 800954a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800954e:	4543      	cmp	r3, r8
 8009550:	d321      	bcc.n	8009596 <__multiply+0x96>
 8009552:	f104 0314 	add.w	r3, r4, #20
 8009556:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800955a:	f109 0314 	add.w	r3, r9, #20
 800955e:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009562:	9202      	str	r2, [sp, #8]
 8009564:	1b3a      	subs	r2, r7, r4
 8009566:	3a15      	subs	r2, #21
 8009568:	f022 0203 	bic.w	r2, r2, #3
 800956c:	3204      	adds	r2, #4
 800956e:	f104 0115 	add.w	r1, r4, #21
 8009572:	428f      	cmp	r7, r1
 8009574:	bf38      	it	cc
 8009576:	2204      	movcc	r2, #4
 8009578:	9201      	str	r2, [sp, #4]
 800957a:	9a02      	ldr	r2, [sp, #8]
 800957c:	9303      	str	r3, [sp, #12]
 800957e:	429a      	cmp	r2, r3
 8009580:	d80c      	bhi.n	800959c <__multiply+0x9c>
 8009582:	2e00      	cmp	r6, #0
 8009584:	dd03      	ble.n	800958e <__multiply+0x8e>
 8009586:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800958a:	2b00      	cmp	r3, #0
 800958c:	d05a      	beq.n	8009644 <__multiply+0x144>
 800958e:	6106      	str	r6, [r0, #16]
 8009590:	b005      	add	sp, #20
 8009592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009596:	f843 2b04 	str.w	r2, [r3], #4
 800959a:	e7d8      	b.n	800954e <__multiply+0x4e>
 800959c:	f8b3 a000 	ldrh.w	sl, [r3]
 80095a0:	f1ba 0f00 	cmp.w	sl, #0
 80095a4:	d023      	beq.n	80095ee <__multiply+0xee>
 80095a6:	46a9      	mov	r9, r5
 80095a8:	f04f 0c00 	mov.w	ip, #0
 80095ac:	f104 0e14 	add.w	lr, r4, #20
 80095b0:	f85e 2b04 	ldr.w	r2, [lr], #4
 80095b4:	f8d9 1000 	ldr.w	r1, [r9]
 80095b8:	fa1f fb82 	uxth.w	fp, r2
 80095bc:	b289      	uxth	r1, r1
 80095be:	fb0a 110b 	mla	r1, sl, fp, r1
 80095c2:	4461      	add	r1, ip
 80095c4:	f8d9 c000 	ldr.w	ip, [r9]
 80095c8:	0c12      	lsrs	r2, r2, #16
 80095ca:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80095ce:	fb0a c202 	mla	r2, sl, r2, ip
 80095d2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80095d6:	b289      	uxth	r1, r1
 80095d8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80095dc:	4577      	cmp	r7, lr
 80095de:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80095e2:	f849 1b04 	str.w	r1, [r9], #4
 80095e6:	d8e3      	bhi.n	80095b0 <__multiply+0xb0>
 80095e8:	9a01      	ldr	r2, [sp, #4]
 80095ea:	f845 c002 	str.w	ip, [r5, r2]
 80095ee:	9a03      	ldr	r2, [sp, #12]
 80095f0:	3304      	adds	r3, #4
 80095f2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80095f6:	f1b9 0f00 	cmp.w	r9, #0
 80095fa:	d021      	beq.n	8009640 <__multiply+0x140>
 80095fc:	46ae      	mov	lr, r5
 80095fe:	f04f 0a00 	mov.w	sl, #0
 8009602:	6829      	ldr	r1, [r5, #0]
 8009604:	f104 0c14 	add.w	ip, r4, #20
 8009608:	f8bc b000 	ldrh.w	fp, [ip]
 800960c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009610:	b289      	uxth	r1, r1
 8009612:	fb09 220b 	mla	r2, r9, fp, r2
 8009616:	4452      	add	r2, sl
 8009618:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800961c:	f84e 1b04 	str.w	r1, [lr], #4
 8009620:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009624:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009628:	f8be 1000 	ldrh.w	r1, [lr]
 800962c:	4567      	cmp	r7, ip
 800962e:	fb09 110a 	mla	r1, r9, sl, r1
 8009632:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8009636:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800963a:	d8e5      	bhi.n	8009608 <__multiply+0x108>
 800963c:	9a01      	ldr	r2, [sp, #4]
 800963e:	50a9      	str	r1, [r5, r2]
 8009640:	3504      	adds	r5, #4
 8009642:	e79a      	b.n	800957a <__multiply+0x7a>
 8009644:	3e01      	subs	r6, #1
 8009646:	e79c      	b.n	8009582 <__multiply+0x82>
 8009648:	0800b2cb 	.word	0x0800b2cb
 800964c:	0800b2dc 	.word	0x0800b2dc

08009650 <__pow5mult>:
 8009650:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009654:	4615      	mov	r5, r2
 8009656:	f012 0203 	ands.w	r2, r2, #3
 800965a:	4606      	mov	r6, r0
 800965c:	460f      	mov	r7, r1
 800965e:	d007      	beq.n	8009670 <__pow5mult+0x20>
 8009660:	4c25      	ldr	r4, [pc, #148]	; (80096f8 <__pow5mult+0xa8>)
 8009662:	3a01      	subs	r2, #1
 8009664:	2300      	movs	r3, #0
 8009666:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800966a:	f7ff fe9f 	bl	80093ac <__multadd>
 800966e:	4607      	mov	r7, r0
 8009670:	10ad      	asrs	r5, r5, #2
 8009672:	d03d      	beq.n	80096f0 <__pow5mult+0xa0>
 8009674:	69f4      	ldr	r4, [r6, #28]
 8009676:	b97c      	cbnz	r4, 8009698 <__pow5mult+0x48>
 8009678:	2010      	movs	r0, #16
 800967a:	f7fd ffa9 	bl	80075d0 <malloc>
 800967e:	4602      	mov	r2, r0
 8009680:	61f0      	str	r0, [r6, #28]
 8009682:	b928      	cbnz	r0, 8009690 <__pow5mult+0x40>
 8009684:	f240 11b3 	movw	r1, #435	; 0x1b3
 8009688:	4b1c      	ldr	r3, [pc, #112]	; (80096fc <__pow5mult+0xac>)
 800968a:	481d      	ldr	r0, [pc, #116]	; (8009700 <__pow5mult+0xb0>)
 800968c:	f000 fbc8 	bl	8009e20 <__assert_func>
 8009690:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009694:	6004      	str	r4, [r0, #0]
 8009696:	60c4      	str	r4, [r0, #12]
 8009698:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800969c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80096a0:	b94c      	cbnz	r4, 80096b6 <__pow5mult+0x66>
 80096a2:	f240 2171 	movw	r1, #625	; 0x271
 80096a6:	4630      	mov	r0, r6
 80096a8:	f7ff ff14 	bl	80094d4 <__i2b>
 80096ac:	2300      	movs	r3, #0
 80096ae:	4604      	mov	r4, r0
 80096b0:	f8c8 0008 	str.w	r0, [r8, #8]
 80096b4:	6003      	str	r3, [r0, #0]
 80096b6:	f04f 0900 	mov.w	r9, #0
 80096ba:	07eb      	lsls	r3, r5, #31
 80096bc:	d50a      	bpl.n	80096d4 <__pow5mult+0x84>
 80096be:	4639      	mov	r1, r7
 80096c0:	4622      	mov	r2, r4
 80096c2:	4630      	mov	r0, r6
 80096c4:	f7ff ff1c 	bl	8009500 <__multiply>
 80096c8:	4680      	mov	r8, r0
 80096ca:	4639      	mov	r1, r7
 80096cc:	4630      	mov	r0, r6
 80096ce:	f7ff fe4b 	bl	8009368 <_Bfree>
 80096d2:	4647      	mov	r7, r8
 80096d4:	106d      	asrs	r5, r5, #1
 80096d6:	d00b      	beq.n	80096f0 <__pow5mult+0xa0>
 80096d8:	6820      	ldr	r0, [r4, #0]
 80096da:	b938      	cbnz	r0, 80096ec <__pow5mult+0x9c>
 80096dc:	4622      	mov	r2, r4
 80096de:	4621      	mov	r1, r4
 80096e0:	4630      	mov	r0, r6
 80096e2:	f7ff ff0d 	bl	8009500 <__multiply>
 80096e6:	6020      	str	r0, [r4, #0]
 80096e8:	f8c0 9000 	str.w	r9, [r0]
 80096ec:	4604      	mov	r4, r0
 80096ee:	e7e4      	b.n	80096ba <__pow5mult+0x6a>
 80096f0:	4638      	mov	r0, r7
 80096f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80096f6:	bf00      	nop
 80096f8:	0800b428 	.word	0x0800b428
 80096fc:	0800b25c 	.word	0x0800b25c
 8009700:	0800b2dc 	.word	0x0800b2dc

08009704 <__lshift>:
 8009704:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009708:	460c      	mov	r4, r1
 800970a:	4607      	mov	r7, r0
 800970c:	4691      	mov	r9, r2
 800970e:	6923      	ldr	r3, [r4, #16]
 8009710:	6849      	ldr	r1, [r1, #4]
 8009712:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009716:	68a3      	ldr	r3, [r4, #8]
 8009718:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800971c:	f108 0601 	add.w	r6, r8, #1
 8009720:	42b3      	cmp	r3, r6
 8009722:	db0b      	blt.n	800973c <__lshift+0x38>
 8009724:	4638      	mov	r0, r7
 8009726:	f7ff fddf 	bl	80092e8 <_Balloc>
 800972a:	4605      	mov	r5, r0
 800972c:	b948      	cbnz	r0, 8009742 <__lshift+0x3e>
 800972e:	4602      	mov	r2, r0
 8009730:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8009734:	4b27      	ldr	r3, [pc, #156]	; (80097d4 <__lshift+0xd0>)
 8009736:	4828      	ldr	r0, [pc, #160]	; (80097d8 <__lshift+0xd4>)
 8009738:	f000 fb72 	bl	8009e20 <__assert_func>
 800973c:	3101      	adds	r1, #1
 800973e:	005b      	lsls	r3, r3, #1
 8009740:	e7ee      	b.n	8009720 <__lshift+0x1c>
 8009742:	2300      	movs	r3, #0
 8009744:	f100 0114 	add.w	r1, r0, #20
 8009748:	f100 0210 	add.w	r2, r0, #16
 800974c:	4618      	mov	r0, r3
 800974e:	4553      	cmp	r3, sl
 8009750:	db33      	blt.n	80097ba <__lshift+0xb6>
 8009752:	6920      	ldr	r0, [r4, #16]
 8009754:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009758:	f104 0314 	add.w	r3, r4, #20
 800975c:	f019 091f 	ands.w	r9, r9, #31
 8009760:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009764:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009768:	d02b      	beq.n	80097c2 <__lshift+0xbe>
 800976a:	468a      	mov	sl, r1
 800976c:	2200      	movs	r2, #0
 800976e:	f1c9 0e20 	rsb	lr, r9, #32
 8009772:	6818      	ldr	r0, [r3, #0]
 8009774:	fa00 f009 	lsl.w	r0, r0, r9
 8009778:	4310      	orrs	r0, r2
 800977a:	f84a 0b04 	str.w	r0, [sl], #4
 800977e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009782:	459c      	cmp	ip, r3
 8009784:	fa22 f20e 	lsr.w	r2, r2, lr
 8009788:	d8f3      	bhi.n	8009772 <__lshift+0x6e>
 800978a:	ebac 0304 	sub.w	r3, ip, r4
 800978e:	3b15      	subs	r3, #21
 8009790:	f023 0303 	bic.w	r3, r3, #3
 8009794:	3304      	adds	r3, #4
 8009796:	f104 0015 	add.w	r0, r4, #21
 800979a:	4584      	cmp	ip, r0
 800979c:	bf38      	it	cc
 800979e:	2304      	movcc	r3, #4
 80097a0:	50ca      	str	r2, [r1, r3]
 80097a2:	b10a      	cbz	r2, 80097a8 <__lshift+0xa4>
 80097a4:	f108 0602 	add.w	r6, r8, #2
 80097a8:	3e01      	subs	r6, #1
 80097aa:	4638      	mov	r0, r7
 80097ac:	4621      	mov	r1, r4
 80097ae:	612e      	str	r6, [r5, #16]
 80097b0:	f7ff fdda 	bl	8009368 <_Bfree>
 80097b4:	4628      	mov	r0, r5
 80097b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097ba:	f842 0f04 	str.w	r0, [r2, #4]!
 80097be:	3301      	adds	r3, #1
 80097c0:	e7c5      	b.n	800974e <__lshift+0x4a>
 80097c2:	3904      	subs	r1, #4
 80097c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80097c8:	459c      	cmp	ip, r3
 80097ca:	f841 2f04 	str.w	r2, [r1, #4]!
 80097ce:	d8f9      	bhi.n	80097c4 <__lshift+0xc0>
 80097d0:	e7ea      	b.n	80097a8 <__lshift+0xa4>
 80097d2:	bf00      	nop
 80097d4:	0800b2cb 	.word	0x0800b2cb
 80097d8:	0800b2dc 	.word	0x0800b2dc

080097dc <__mcmp>:
 80097dc:	4603      	mov	r3, r0
 80097de:	690a      	ldr	r2, [r1, #16]
 80097e0:	6900      	ldr	r0, [r0, #16]
 80097e2:	b530      	push	{r4, r5, lr}
 80097e4:	1a80      	subs	r0, r0, r2
 80097e6:	d10d      	bne.n	8009804 <__mcmp+0x28>
 80097e8:	3314      	adds	r3, #20
 80097ea:	3114      	adds	r1, #20
 80097ec:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80097f0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80097f4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80097f8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80097fc:	4295      	cmp	r5, r2
 80097fe:	d002      	beq.n	8009806 <__mcmp+0x2a>
 8009800:	d304      	bcc.n	800980c <__mcmp+0x30>
 8009802:	2001      	movs	r0, #1
 8009804:	bd30      	pop	{r4, r5, pc}
 8009806:	42a3      	cmp	r3, r4
 8009808:	d3f4      	bcc.n	80097f4 <__mcmp+0x18>
 800980a:	e7fb      	b.n	8009804 <__mcmp+0x28>
 800980c:	f04f 30ff 	mov.w	r0, #4294967295
 8009810:	e7f8      	b.n	8009804 <__mcmp+0x28>
	...

08009814 <__mdiff>:
 8009814:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009818:	460d      	mov	r5, r1
 800981a:	4607      	mov	r7, r0
 800981c:	4611      	mov	r1, r2
 800981e:	4628      	mov	r0, r5
 8009820:	4614      	mov	r4, r2
 8009822:	f7ff ffdb 	bl	80097dc <__mcmp>
 8009826:	1e06      	subs	r6, r0, #0
 8009828:	d111      	bne.n	800984e <__mdiff+0x3a>
 800982a:	4631      	mov	r1, r6
 800982c:	4638      	mov	r0, r7
 800982e:	f7ff fd5b 	bl	80092e8 <_Balloc>
 8009832:	4602      	mov	r2, r0
 8009834:	b928      	cbnz	r0, 8009842 <__mdiff+0x2e>
 8009836:	f240 2137 	movw	r1, #567	; 0x237
 800983a:	4b3a      	ldr	r3, [pc, #232]	; (8009924 <__mdiff+0x110>)
 800983c:	483a      	ldr	r0, [pc, #232]	; (8009928 <__mdiff+0x114>)
 800983e:	f000 faef 	bl	8009e20 <__assert_func>
 8009842:	2301      	movs	r3, #1
 8009844:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009848:	4610      	mov	r0, r2
 800984a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800984e:	bfa4      	itt	ge
 8009850:	4623      	movge	r3, r4
 8009852:	462c      	movge	r4, r5
 8009854:	4638      	mov	r0, r7
 8009856:	6861      	ldr	r1, [r4, #4]
 8009858:	bfa6      	itte	ge
 800985a:	461d      	movge	r5, r3
 800985c:	2600      	movge	r6, #0
 800985e:	2601      	movlt	r6, #1
 8009860:	f7ff fd42 	bl	80092e8 <_Balloc>
 8009864:	4602      	mov	r2, r0
 8009866:	b918      	cbnz	r0, 8009870 <__mdiff+0x5c>
 8009868:	f240 2145 	movw	r1, #581	; 0x245
 800986c:	4b2d      	ldr	r3, [pc, #180]	; (8009924 <__mdiff+0x110>)
 800986e:	e7e5      	b.n	800983c <__mdiff+0x28>
 8009870:	f102 0814 	add.w	r8, r2, #20
 8009874:	46c2      	mov	sl, r8
 8009876:	f04f 0c00 	mov.w	ip, #0
 800987a:	6927      	ldr	r7, [r4, #16]
 800987c:	60c6      	str	r6, [r0, #12]
 800987e:	692e      	ldr	r6, [r5, #16]
 8009880:	f104 0014 	add.w	r0, r4, #20
 8009884:	f105 0914 	add.w	r9, r5, #20
 8009888:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800988c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009890:	3410      	adds	r4, #16
 8009892:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8009896:	f859 3b04 	ldr.w	r3, [r9], #4
 800989a:	fa1f f18b 	uxth.w	r1, fp
 800989e:	4461      	add	r1, ip
 80098a0:	fa1f fc83 	uxth.w	ip, r3
 80098a4:	0c1b      	lsrs	r3, r3, #16
 80098a6:	eba1 010c 	sub.w	r1, r1, ip
 80098aa:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80098ae:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80098b2:	b289      	uxth	r1, r1
 80098b4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80098b8:	454e      	cmp	r6, r9
 80098ba:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80098be:	f84a 1b04 	str.w	r1, [sl], #4
 80098c2:	d8e6      	bhi.n	8009892 <__mdiff+0x7e>
 80098c4:	1b73      	subs	r3, r6, r5
 80098c6:	3b15      	subs	r3, #21
 80098c8:	f023 0303 	bic.w	r3, r3, #3
 80098cc:	3515      	adds	r5, #21
 80098ce:	3304      	adds	r3, #4
 80098d0:	42ae      	cmp	r6, r5
 80098d2:	bf38      	it	cc
 80098d4:	2304      	movcc	r3, #4
 80098d6:	4418      	add	r0, r3
 80098d8:	4443      	add	r3, r8
 80098da:	461e      	mov	r6, r3
 80098dc:	4605      	mov	r5, r0
 80098de:	4575      	cmp	r5, lr
 80098e0:	d30e      	bcc.n	8009900 <__mdiff+0xec>
 80098e2:	f10e 0103 	add.w	r1, lr, #3
 80098e6:	1a09      	subs	r1, r1, r0
 80098e8:	f021 0103 	bic.w	r1, r1, #3
 80098ec:	3803      	subs	r0, #3
 80098ee:	4586      	cmp	lr, r0
 80098f0:	bf38      	it	cc
 80098f2:	2100      	movcc	r1, #0
 80098f4:	440b      	add	r3, r1
 80098f6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80098fa:	b189      	cbz	r1, 8009920 <__mdiff+0x10c>
 80098fc:	6117      	str	r7, [r2, #16]
 80098fe:	e7a3      	b.n	8009848 <__mdiff+0x34>
 8009900:	f855 8b04 	ldr.w	r8, [r5], #4
 8009904:	fa1f f188 	uxth.w	r1, r8
 8009908:	4461      	add	r1, ip
 800990a:	140c      	asrs	r4, r1, #16
 800990c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009910:	b289      	uxth	r1, r1
 8009912:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009916:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800991a:	f846 1b04 	str.w	r1, [r6], #4
 800991e:	e7de      	b.n	80098de <__mdiff+0xca>
 8009920:	3f01      	subs	r7, #1
 8009922:	e7e8      	b.n	80098f6 <__mdiff+0xe2>
 8009924:	0800b2cb 	.word	0x0800b2cb
 8009928:	0800b2dc 	.word	0x0800b2dc

0800992c <__d2b>:
 800992c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800992e:	2101      	movs	r1, #1
 8009930:	4617      	mov	r7, r2
 8009932:	461c      	mov	r4, r3
 8009934:	9e08      	ldr	r6, [sp, #32]
 8009936:	f7ff fcd7 	bl	80092e8 <_Balloc>
 800993a:	4605      	mov	r5, r0
 800993c:	b930      	cbnz	r0, 800994c <__d2b+0x20>
 800993e:	4602      	mov	r2, r0
 8009940:	f240 310f 	movw	r1, #783	; 0x30f
 8009944:	4b22      	ldr	r3, [pc, #136]	; (80099d0 <__d2b+0xa4>)
 8009946:	4823      	ldr	r0, [pc, #140]	; (80099d4 <__d2b+0xa8>)
 8009948:	f000 fa6a 	bl	8009e20 <__assert_func>
 800994c:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8009950:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8009954:	bb24      	cbnz	r4, 80099a0 <__d2b+0x74>
 8009956:	2f00      	cmp	r7, #0
 8009958:	9301      	str	r3, [sp, #4]
 800995a:	d026      	beq.n	80099aa <__d2b+0x7e>
 800995c:	4668      	mov	r0, sp
 800995e:	9700      	str	r7, [sp, #0]
 8009960:	f7ff fd8a 	bl	8009478 <__lo0bits>
 8009964:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009968:	b1e8      	cbz	r0, 80099a6 <__d2b+0x7a>
 800996a:	f1c0 0320 	rsb	r3, r0, #32
 800996e:	fa02 f303 	lsl.w	r3, r2, r3
 8009972:	430b      	orrs	r3, r1
 8009974:	40c2      	lsrs	r2, r0
 8009976:	616b      	str	r3, [r5, #20]
 8009978:	9201      	str	r2, [sp, #4]
 800997a:	9b01      	ldr	r3, [sp, #4]
 800997c:	2b00      	cmp	r3, #0
 800997e:	bf14      	ite	ne
 8009980:	2102      	movne	r1, #2
 8009982:	2101      	moveq	r1, #1
 8009984:	61ab      	str	r3, [r5, #24]
 8009986:	6129      	str	r1, [r5, #16]
 8009988:	b1bc      	cbz	r4, 80099ba <__d2b+0x8e>
 800998a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800998e:	4404      	add	r4, r0
 8009990:	6034      	str	r4, [r6, #0]
 8009992:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009996:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009998:	6018      	str	r0, [r3, #0]
 800999a:	4628      	mov	r0, r5
 800999c:	b003      	add	sp, #12
 800999e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80099a0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80099a4:	e7d7      	b.n	8009956 <__d2b+0x2a>
 80099a6:	6169      	str	r1, [r5, #20]
 80099a8:	e7e7      	b.n	800997a <__d2b+0x4e>
 80099aa:	a801      	add	r0, sp, #4
 80099ac:	f7ff fd64 	bl	8009478 <__lo0bits>
 80099b0:	9b01      	ldr	r3, [sp, #4]
 80099b2:	2101      	movs	r1, #1
 80099b4:	616b      	str	r3, [r5, #20]
 80099b6:	3020      	adds	r0, #32
 80099b8:	e7e5      	b.n	8009986 <__d2b+0x5a>
 80099ba:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80099be:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 80099c2:	6030      	str	r0, [r6, #0]
 80099c4:	6918      	ldr	r0, [r3, #16]
 80099c6:	f7ff fd37 	bl	8009438 <__hi0bits>
 80099ca:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80099ce:	e7e2      	b.n	8009996 <__d2b+0x6a>
 80099d0:	0800b2cb 	.word	0x0800b2cb
 80099d4:	0800b2dc 	.word	0x0800b2dc

080099d8 <_malloc_usable_size_r>:
 80099d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80099dc:	1f18      	subs	r0, r3, #4
 80099de:	2b00      	cmp	r3, #0
 80099e0:	bfbc      	itt	lt
 80099e2:	580b      	ldrlt	r3, [r1, r0]
 80099e4:	18c0      	addlt	r0, r0, r3
 80099e6:	4770      	bx	lr

080099e8 <__ssputs_r>:
 80099e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099ec:	461f      	mov	r7, r3
 80099ee:	688e      	ldr	r6, [r1, #8]
 80099f0:	4682      	mov	sl, r0
 80099f2:	42be      	cmp	r6, r7
 80099f4:	460c      	mov	r4, r1
 80099f6:	4690      	mov	r8, r2
 80099f8:	680b      	ldr	r3, [r1, #0]
 80099fa:	d82c      	bhi.n	8009a56 <__ssputs_r+0x6e>
 80099fc:	898a      	ldrh	r2, [r1, #12]
 80099fe:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009a02:	d026      	beq.n	8009a52 <__ssputs_r+0x6a>
 8009a04:	6965      	ldr	r5, [r4, #20]
 8009a06:	6909      	ldr	r1, [r1, #16]
 8009a08:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009a0c:	eba3 0901 	sub.w	r9, r3, r1
 8009a10:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009a14:	1c7b      	adds	r3, r7, #1
 8009a16:	444b      	add	r3, r9
 8009a18:	106d      	asrs	r5, r5, #1
 8009a1a:	429d      	cmp	r5, r3
 8009a1c:	bf38      	it	cc
 8009a1e:	461d      	movcc	r5, r3
 8009a20:	0553      	lsls	r3, r2, #21
 8009a22:	d527      	bpl.n	8009a74 <__ssputs_r+0x8c>
 8009a24:	4629      	mov	r1, r5
 8009a26:	f7fd fe03 	bl	8007630 <_malloc_r>
 8009a2a:	4606      	mov	r6, r0
 8009a2c:	b360      	cbz	r0, 8009a88 <__ssputs_r+0xa0>
 8009a2e:	464a      	mov	r2, r9
 8009a30:	6921      	ldr	r1, [r4, #16]
 8009a32:	f7fe fd96 	bl	8008562 <memcpy>
 8009a36:	89a3      	ldrh	r3, [r4, #12]
 8009a38:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009a3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009a40:	81a3      	strh	r3, [r4, #12]
 8009a42:	6126      	str	r6, [r4, #16]
 8009a44:	444e      	add	r6, r9
 8009a46:	6026      	str	r6, [r4, #0]
 8009a48:	463e      	mov	r6, r7
 8009a4a:	6165      	str	r5, [r4, #20]
 8009a4c:	eba5 0509 	sub.w	r5, r5, r9
 8009a50:	60a5      	str	r5, [r4, #8]
 8009a52:	42be      	cmp	r6, r7
 8009a54:	d900      	bls.n	8009a58 <__ssputs_r+0x70>
 8009a56:	463e      	mov	r6, r7
 8009a58:	4632      	mov	r2, r6
 8009a5a:	4641      	mov	r1, r8
 8009a5c:	6820      	ldr	r0, [r4, #0]
 8009a5e:	f000 f9c5 	bl	8009dec <memmove>
 8009a62:	2000      	movs	r0, #0
 8009a64:	68a3      	ldr	r3, [r4, #8]
 8009a66:	1b9b      	subs	r3, r3, r6
 8009a68:	60a3      	str	r3, [r4, #8]
 8009a6a:	6823      	ldr	r3, [r4, #0]
 8009a6c:	4433      	add	r3, r6
 8009a6e:	6023      	str	r3, [r4, #0]
 8009a70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a74:	462a      	mov	r2, r5
 8009a76:	f7fd fe6f 	bl	8007758 <_realloc_r>
 8009a7a:	4606      	mov	r6, r0
 8009a7c:	2800      	cmp	r0, #0
 8009a7e:	d1e0      	bne.n	8009a42 <__ssputs_r+0x5a>
 8009a80:	4650      	mov	r0, sl
 8009a82:	6921      	ldr	r1, [r4, #16]
 8009a84:	f7ff fbe8 	bl	8009258 <_free_r>
 8009a88:	230c      	movs	r3, #12
 8009a8a:	f8ca 3000 	str.w	r3, [sl]
 8009a8e:	89a3      	ldrh	r3, [r4, #12]
 8009a90:	f04f 30ff 	mov.w	r0, #4294967295
 8009a94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a98:	81a3      	strh	r3, [r4, #12]
 8009a9a:	e7e9      	b.n	8009a70 <__ssputs_r+0x88>

08009a9c <_svfiprintf_r>:
 8009a9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009aa0:	4698      	mov	r8, r3
 8009aa2:	898b      	ldrh	r3, [r1, #12]
 8009aa4:	4607      	mov	r7, r0
 8009aa6:	061b      	lsls	r3, r3, #24
 8009aa8:	460d      	mov	r5, r1
 8009aaa:	4614      	mov	r4, r2
 8009aac:	b09d      	sub	sp, #116	; 0x74
 8009aae:	d50e      	bpl.n	8009ace <_svfiprintf_r+0x32>
 8009ab0:	690b      	ldr	r3, [r1, #16]
 8009ab2:	b963      	cbnz	r3, 8009ace <_svfiprintf_r+0x32>
 8009ab4:	2140      	movs	r1, #64	; 0x40
 8009ab6:	f7fd fdbb 	bl	8007630 <_malloc_r>
 8009aba:	6028      	str	r0, [r5, #0]
 8009abc:	6128      	str	r0, [r5, #16]
 8009abe:	b920      	cbnz	r0, 8009aca <_svfiprintf_r+0x2e>
 8009ac0:	230c      	movs	r3, #12
 8009ac2:	603b      	str	r3, [r7, #0]
 8009ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8009ac8:	e0d0      	b.n	8009c6c <_svfiprintf_r+0x1d0>
 8009aca:	2340      	movs	r3, #64	; 0x40
 8009acc:	616b      	str	r3, [r5, #20]
 8009ace:	2300      	movs	r3, #0
 8009ad0:	9309      	str	r3, [sp, #36]	; 0x24
 8009ad2:	2320      	movs	r3, #32
 8009ad4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009ad8:	2330      	movs	r3, #48	; 0x30
 8009ada:	f04f 0901 	mov.w	r9, #1
 8009ade:	f8cd 800c 	str.w	r8, [sp, #12]
 8009ae2:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8009c84 <_svfiprintf_r+0x1e8>
 8009ae6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009aea:	4623      	mov	r3, r4
 8009aec:	469a      	mov	sl, r3
 8009aee:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009af2:	b10a      	cbz	r2, 8009af8 <_svfiprintf_r+0x5c>
 8009af4:	2a25      	cmp	r2, #37	; 0x25
 8009af6:	d1f9      	bne.n	8009aec <_svfiprintf_r+0x50>
 8009af8:	ebba 0b04 	subs.w	fp, sl, r4
 8009afc:	d00b      	beq.n	8009b16 <_svfiprintf_r+0x7a>
 8009afe:	465b      	mov	r3, fp
 8009b00:	4622      	mov	r2, r4
 8009b02:	4629      	mov	r1, r5
 8009b04:	4638      	mov	r0, r7
 8009b06:	f7ff ff6f 	bl	80099e8 <__ssputs_r>
 8009b0a:	3001      	adds	r0, #1
 8009b0c:	f000 80a9 	beq.w	8009c62 <_svfiprintf_r+0x1c6>
 8009b10:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009b12:	445a      	add	r2, fp
 8009b14:	9209      	str	r2, [sp, #36]	; 0x24
 8009b16:	f89a 3000 	ldrb.w	r3, [sl]
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	f000 80a1 	beq.w	8009c62 <_svfiprintf_r+0x1c6>
 8009b20:	2300      	movs	r3, #0
 8009b22:	f04f 32ff 	mov.w	r2, #4294967295
 8009b26:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009b2a:	f10a 0a01 	add.w	sl, sl, #1
 8009b2e:	9304      	str	r3, [sp, #16]
 8009b30:	9307      	str	r3, [sp, #28]
 8009b32:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009b36:	931a      	str	r3, [sp, #104]	; 0x68
 8009b38:	4654      	mov	r4, sl
 8009b3a:	2205      	movs	r2, #5
 8009b3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b40:	4850      	ldr	r0, [pc, #320]	; (8009c84 <_svfiprintf_r+0x1e8>)
 8009b42:	f7fe fd00 	bl	8008546 <memchr>
 8009b46:	9a04      	ldr	r2, [sp, #16]
 8009b48:	b9d8      	cbnz	r0, 8009b82 <_svfiprintf_r+0xe6>
 8009b4a:	06d0      	lsls	r0, r2, #27
 8009b4c:	bf44      	itt	mi
 8009b4e:	2320      	movmi	r3, #32
 8009b50:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009b54:	0711      	lsls	r1, r2, #28
 8009b56:	bf44      	itt	mi
 8009b58:	232b      	movmi	r3, #43	; 0x2b
 8009b5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009b5e:	f89a 3000 	ldrb.w	r3, [sl]
 8009b62:	2b2a      	cmp	r3, #42	; 0x2a
 8009b64:	d015      	beq.n	8009b92 <_svfiprintf_r+0xf6>
 8009b66:	4654      	mov	r4, sl
 8009b68:	2000      	movs	r0, #0
 8009b6a:	f04f 0c0a 	mov.w	ip, #10
 8009b6e:	9a07      	ldr	r2, [sp, #28]
 8009b70:	4621      	mov	r1, r4
 8009b72:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b76:	3b30      	subs	r3, #48	; 0x30
 8009b78:	2b09      	cmp	r3, #9
 8009b7a:	d94d      	bls.n	8009c18 <_svfiprintf_r+0x17c>
 8009b7c:	b1b0      	cbz	r0, 8009bac <_svfiprintf_r+0x110>
 8009b7e:	9207      	str	r2, [sp, #28]
 8009b80:	e014      	b.n	8009bac <_svfiprintf_r+0x110>
 8009b82:	eba0 0308 	sub.w	r3, r0, r8
 8009b86:	fa09 f303 	lsl.w	r3, r9, r3
 8009b8a:	4313      	orrs	r3, r2
 8009b8c:	46a2      	mov	sl, r4
 8009b8e:	9304      	str	r3, [sp, #16]
 8009b90:	e7d2      	b.n	8009b38 <_svfiprintf_r+0x9c>
 8009b92:	9b03      	ldr	r3, [sp, #12]
 8009b94:	1d19      	adds	r1, r3, #4
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	9103      	str	r1, [sp, #12]
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	bfbb      	ittet	lt
 8009b9e:	425b      	neglt	r3, r3
 8009ba0:	f042 0202 	orrlt.w	r2, r2, #2
 8009ba4:	9307      	strge	r3, [sp, #28]
 8009ba6:	9307      	strlt	r3, [sp, #28]
 8009ba8:	bfb8      	it	lt
 8009baa:	9204      	strlt	r2, [sp, #16]
 8009bac:	7823      	ldrb	r3, [r4, #0]
 8009bae:	2b2e      	cmp	r3, #46	; 0x2e
 8009bb0:	d10c      	bne.n	8009bcc <_svfiprintf_r+0x130>
 8009bb2:	7863      	ldrb	r3, [r4, #1]
 8009bb4:	2b2a      	cmp	r3, #42	; 0x2a
 8009bb6:	d134      	bne.n	8009c22 <_svfiprintf_r+0x186>
 8009bb8:	9b03      	ldr	r3, [sp, #12]
 8009bba:	3402      	adds	r4, #2
 8009bbc:	1d1a      	adds	r2, r3, #4
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	9203      	str	r2, [sp, #12]
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	bfb8      	it	lt
 8009bc6:	f04f 33ff 	movlt.w	r3, #4294967295
 8009bca:	9305      	str	r3, [sp, #20]
 8009bcc:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8009c88 <_svfiprintf_r+0x1ec>
 8009bd0:	2203      	movs	r2, #3
 8009bd2:	4650      	mov	r0, sl
 8009bd4:	7821      	ldrb	r1, [r4, #0]
 8009bd6:	f7fe fcb6 	bl	8008546 <memchr>
 8009bda:	b138      	cbz	r0, 8009bec <_svfiprintf_r+0x150>
 8009bdc:	2240      	movs	r2, #64	; 0x40
 8009bde:	9b04      	ldr	r3, [sp, #16]
 8009be0:	eba0 000a 	sub.w	r0, r0, sl
 8009be4:	4082      	lsls	r2, r0
 8009be6:	4313      	orrs	r3, r2
 8009be8:	3401      	adds	r4, #1
 8009bea:	9304      	str	r3, [sp, #16]
 8009bec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bf0:	2206      	movs	r2, #6
 8009bf2:	4826      	ldr	r0, [pc, #152]	; (8009c8c <_svfiprintf_r+0x1f0>)
 8009bf4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009bf8:	f7fe fca5 	bl	8008546 <memchr>
 8009bfc:	2800      	cmp	r0, #0
 8009bfe:	d038      	beq.n	8009c72 <_svfiprintf_r+0x1d6>
 8009c00:	4b23      	ldr	r3, [pc, #140]	; (8009c90 <_svfiprintf_r+0x1f4>)
 8009c02:	bb1b      	cbnz	r3, 8009c4c <_svfiprintf_r+0x1b0>
 8009c04:	9b03      	ldr	r3, [sp, #12]
 8009c06:	3307      	adds	r3, #7
 8009c08:	f023 0307 	bic.w	r3, r3, #7
 8009c0c:	3308      	adds	r3, #8
 8009c0e:	9303      	str	r3, [sp, #12]
 8009c10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c12:	4433      	add	r3, r6
 8009c14:	9309      	str	r3, [sp, #36]	; 0x24
 8009c16:	e768      	b.n	8009aea <_svfiprintf_r+0x4e>
 8009c18:	460c      	mov	r4, r1
 8009c1a:	2001      	movs	r0, #1
 8009c1c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009c20:	e7a6      	b.n	8009b70 <_svfiprintf_r+0xd4>
 8009c22:	2300      	movs	r3, #0
 8009c24:	f04f 0c0a 	mov.w	ip, #10
 8009c28:	4619      	mov	r1, r3
 8009c2a:	3401      	adds	r4, #1
 8009c2c:	9305      	str	r3, [sp, #20]
 8009c2e:	4620      	mov	r0, r4
 8009c30:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c34:	3a30      	subs	r2, #48	; 0x30
 8009c36:	2a09      	cmp	r2, #9
 8009c38:	d903      	bls.n	8009c42 <_svfiprintf_r+0x1a6>
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d0c6      	beq.n	8009bcc <_svfiprintf_r+0x130>
 8009c3e:	9105      	str	r1, [sp, #20]
 8009c40:	e7c4      	b.n	8009bcc <_svfiprintf_r+0x130>
 8009c42:	4604      	mov	r4, r0
 8009c44:	2301      	movs	r3, #1
 8009c46:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c4a:	e7f0      	b.n	8009c2e <_svfiprintf_r+0x192>
 8009c4c:	ab03      	add	r3, sp, #12
 8009c4e:	9300      	str	r3, [sp, #0]
 8009c50:	462a      	mov	r2, r5
 8009c52:	4638      	mov	r0, r7
 8009c54:	4b0f      	ldr	r3, [pc, #60]	; (8009c94 <_svfiprintf_r+0x1f8>)
 8009c56:	a904      	add	r1, sp, #16
 8009c58:	f7fd fed2 	bl	8007a00 <_printf_float>
 8009c5c:	1c42      	adds	r2, r0, #1
 8009c5e:	4606      	mov	r6, r0
 8009c60:	d1d6      	bne.n	8009c10 <_svfiprintf_r+0x174>
 8009c62:	89ab      	ldrh	r3, [r5, #12]
 8009c64:	065b      	lsls	r3, r3, #25
 8009c66:	f53f af2d 	bmi.w	8009ac4 <_svfiprintf_r+0x28>
 8009c6a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009c6c:	b01d      	add	sp, #116	; 0x74
 8009c6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c72:	ab03      	add	r3, sp, #12
 8009c74:	9300      	str	r3, [sp, #0]
 8009c76:	462a      	mov	r2, r5
 8009c78:	4638      	mov	r0, r7
 8009c7a:	4b06      	ldr	r3, [pc, #24]	; (8009c94 <_svfiprintf_r+0x1f8>)
 8009c7c:	a904      	add	r1, sp, #16
 8009c7e:	f7fe f95f 	bl	8007f40 <_printf_i>
 8009c82:	e7eb      	b.n	8009c5c <_svfiprintf_r+0x1c0>
 8009c84:	0800b434 	.word	0x0800b434
 8009c88:	0800b43a 	.word	0x0800b43a
 8009c8c:	0800b43e 	.word	0x0800b43e
 8009c90:	08007a01 	.word	0x08007a01
 8009c94:	080099e9 	.word	0x080099e9

08009c98 <__sflush_r>:
 8009c98:	898a      	ldrh	r2, [r1, #12]
 8009c9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c9c:	4605      	mov	r5, r0
 8009c9e:	0710      	lsls	r0, r2, #28
 8009ca0:	460c      	mov	r4, r1
 8009ca2:	d457      	bmi.n	8009d54 <__sflush_r+0xbc>
 8009ca4:	684b      	ldr	r3, [r1, #4]
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	dc04      	bgt.n	8009cb4 <__sflush_r+0x1c>
 8009caa:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	dc01      	bgt.n	8009cb4 <__sflush_r+0x1c>
 8009cb0:	2000      	movs	r0, #0
 8009cb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009cb4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009cb6:	2e00      	cmp	r6, #0
 8009cb8:	d0fa      	beq.n	8009cb0 <__sflush_r+0x18>
 8009cba:	2300      	movs	r3, #0
 8009cbc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009cc0:	682f      	ldr	r7, [r5, #0]
 8009cc2:	6a21      	ldr	r1, [r4, #32]
 8009cc4:	602b      	str	r3, [r5, #0]
 8009cc6:	d032      	beq.n	8009d2e <__sflush_r+0x96>
 8009cc8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009cca:	89a3      	ldrh	r3, [r4, #12]
 8009ccc:	075a      	lsls	r2, r3, #29
 8009cce:	d505      	bpl.n	8009cdc <__sflush_r+0x44>
 8009cd0:	6863      	ldr	r3, [r4, #4]
 8009cd2:	1ac0      	subs	r0, r0, r3
 8009cd4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009cd6:	b10b      	cbz	r3, 8009cdc <__sflush_r+0x44>
 8009cd8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009cda:	1ac0      	subs	r0, r0, r3
 8009cdc:	2300      	movs	r3, #0
 8009cde:	4602      	mov	r2, r0
 8009ce0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009ce2:	4628      	mov	r0, r5
 8009ce4:	6a21      	ldr	r1, [r4, #32]
 8009ce6:	47b0      	blx	r6
 8009ce8:	1c43      	adds	r3, r0, #1
 8009cea:	89a3      	ldrh	r3, [r4, #12]
 8009cec:	d106      	bne.n	8009cfc <__sflush_r+0x64>
 8009cee:	6829      	ldr	r1, [r5, #0]
 8009cf0:	291d      	cmp	r1, #29
 8009cf2:	d82b      	bhi.n	8009d4c <__sflush_r+0xb4>
 8009cf4:	4a28      	ldr	r2, [pc, #160]	; (8009d98 <__sflush_r+0x100>)
 8009cf6:	410a      	asrs	r2, r1
 8009cf8:	07d6      	lsls	r6, r2, #31
 8009cfa:	d427      	bmi.n	8009d4c <__sflush_r+0xb4>
 8009cfc:	2200      	movs	r2, #0
 8009cfe:	6062      	str	r2, [r4, #4]
 8009d00:	6922      	ldr	r2, [r4, #16]
 8009d02:	04d9      	lsls	r1, r3, #19
 8009d04:	6022      	str	r2, [r4, #0]
 8009d06:	d504      	bpl.n	8009d12 <__sflush_r+0x7a>
 8009d08:	1c42      	adds	r2, r0, #1
 8009d0a:	d101      	bne.n	8009d10 <__sflush_r+0x78>
 8009d0c:	682b      	ldr	r3, [r5, #0]
 8009d0e:	b903      	cbnz	r3, 8009d12 <__sflush_r+0x7a>
 8009d10:	6560      	str	r0, [r4, #84]	; 0x54
 8009d12:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009d14:	602f      	str	r7, [r5, #0]
 8009d16:	2900      	cmp	r1, #0
 8009d18:	d0ca      	beq.n	8009cb0 <__sflush_r+0x18>
 8009d1a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009d1e:	4299      	cmp	r1, r3
 8009d20:	d002      	beq.n	8009d28 <__sflush_r+0x90>
 8009d22:	4628      	mov	r0, r5
 8009d24:	f7ff fa98 	bl	8009258 <_free_r>
 8009d28:	2000      	movs	r0, #0
 8009d2a:	6360      	str	r0, [r4, #52]	; 0x34
 8009d2c:	e7c1      	b.n	8009cb2 <__sflush_r+0x1a>
 8009d2e:	2301      	movs	r3, #1
 8009d30:	4628      	mov	r0, r5
 8009d32:	47b0      	blx	r6
 8009d34:	1c41      	adds	r1, r0, #1
 8009d36:	d1c8      	bne.n	8009cca <__sflush_r+0x32>
 8009d38:	682b      	ldr	r3, [r5, #0]
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d0c5      	beq.n	8009cca <__sflush_r+0x32>
 8009d3e:	2b1d      	cmp	r3, #29
 8009d40:	d001      	beq.n	8009d46 <__sflush_r+0xae>
 8009d42:	2b16      	cmp	r3, #22
 8009d44:	d101      	bne.n	8009d4a <__sflush_r+0xb2>
 8009d46:	602f      	str	r7, [r5, #0]
 8009d48:	e7b2      	b.n	8009cb0 <__sflush_r+0x18>
 8009d4a:	89a3      	ldrh	r3, [r4, #12]
 8009d4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009d50:	81a3      	strh	r3, [r4, #12]
 8009d52:	e7ae      	b.n	8009cb2 <__sflush_r+0x1a>
 8009d54:	690f      	ldr	r7, [r1, #16]
 8009d56:	2f00      	cmp	r7, #0
 8009d58:	d0aa      	beq.n	8009cb0 <__sflush_r+0x18>
 8009d5a:	0793      	lsls	r3, r2, #30
 8009d5c:	bf18      	it	ne
 8009d5e:	2300      	movne	r3, #0
 8009d60:	680e      	ldr	r6, [r1, #0]
 8009d62:	bf08      	it	eq
 8009d64:	694b      	ldreq	r3, [r1, #20]
 8009d66:	1bf6      	subs	r6, r6, r7
 8009d68:	600f      	str	r7, [r1, #0]
 8009d6a:	608b      	str	r3, [r1, #8]
 8009d6c:	2e00      	cmp	r6, #0
 8009d6e:	dd9f      	ble.n	8009cb0 <__sflush_r+0x18>
 8009d70:	4633      	mov	r3, r6
 8009d72:	463a      	mov	r2, r7
 8009d74:	4628      	mov	r0, r5
 8009d76:	6a21      	ldr	r1, [r4, #32]
 8009d78:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8009d7c:	47e0      	blx	ip
 8009d7e:	2800      	cmp	r0, #0
 8009d80:	dc06      	bgt.n	8009d90 <__sflush_r+0xf8>
 8009d82:	89a3      	ldrh	r3, [r4, #12]
 8009d84:	f04f 30ff 	mov.w	r0, #4294967295
 8009d88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009d8c:	81a3      	strh	r3, [r4, #12]
 8009d8e:	e790      	b.n	8009cb2 <__sflush_r+0x1a>
 8009d90:	4407      	add	r7, r0
 8009d92:	1a36      	subs	r6, r6, r0
 8009d94:	e7ea      	b.n	8009d6c <__sflush_r+0xd4>
 8009d96:	bf00      	nop
 8009d98:	dfbffffe 	.word	0xdfbffffe

08009d9c <_fflush_r>:
 8009d9c:	b538      	push	{r3, r4, r5, lr}
 8009d9e:	690b      	ldr	r3, [r1, #16]
 8009da0:	4605      	mov	r5, r0
 8009da2:	460c      	mov	r4, r1
 8009da4:	b913      	cbnz	r3, 8009dac <_fflush_r+0x10>
 8009da6:	2500      	movs	r5, #0
 8009da8:	4628      	mov	r0, r5
 8009daa:	bd38      	pop	{r3, r4, r5, pc}
 8009dac:	b118      	cbz	r0, 8009db6 <_fflush_r+0x1a>
 8009dae:	6a03      	ldr	r3, [r0, #32]
 8009db0:	b90b      	cbnz	r3, 8009db6 <_fflush_r+0x1a>
 8009db2:	f7fe fa73 	bl	800829c <__sinit>
 8009db6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d0f3      	beq.n	8009da6 <_fflush_r+0xa>
 8009dbe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009dc0:	07d0      	lsls	r0, r2, #31
 8009dc2:	d404      	bmi.n	8009dce <_fflush_r+0x32>
 8009dc4:	0599      	lsls	r1, r3, #22
 8009dc6:	d402      	bmi.n	8009dce <_fflush_r+0x32>
 8009dc8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009dca:	f7fe fbb2 	bl	8008532 <__retarget_lock_acquire_recursive>
 8009dce:	4628      	mov	r0, r5
 8009dd0:	4621      	mov	r1, r4
 8009dd2:	f7ff ff61 	bl	8009c98 <__sflush_r>
 8009dd6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009dd8:	4605      	mov	r5, r0
 8009dda:	07da      	lsls	r2, r3, #31
 8009ddc:	d4e4      	bmi.n	8009da8 <_fflush_r+0xc>
 8009dde:	89a3      	ldrh	r3, [r4, #12]
 8009de0:	059b      	lsls	r3, r3, #22
 8009de2:	d4e1      	bmi.n	8009da8 <_fflush_r+0xc>
 8009de4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009de6:	f7fe fba5 	bl	8008534 <__retarget_lock_release_recursive>
 8009dea:	e7dd      	b.n	8009da8 <_fflush_r+0xc>

08009dec <memmove>:
 8009dec:	4288      	cmp	r0, r1
 8009dee:	b510      	push	{r4, lr}
 8009df0:	eb01 0402 	add.w	r4, r1, r2
 8009df4:	d902      	bls.n	8009dfc <memmove+0x10>
 8009df6:	4284      	cmp	r4, r0
 8009df8:	4623      	mov	r3, r4
 8009dfa:	d807      	bhi.n	8009e0c <memmove+0x20>
 8009dfc:	1e43      	subs	r3, r0, #1
 8009dfe:	42a1      	cmp	r1, r4
 8009e00:	d008      	beq.n	8009e14 <memmove+0x28>
 8009e02:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009e06:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009e0a:	e7f8      	b.n	8009dfe <memmove+0x12>
 8009e0c:	4601      	mov	r1, r0
 8009e0e:	4402      	add	r2, r0
 8009e10:	428a      	cmp	r2, r1
 8009e12:	d100      	bne.n	8009e16 <memmove+0x2a>
 8009e14:	bd10      	pop	{r4, pc}
 8009e16:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009e1a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009e1e:	e7f7      	b.n	8009e10 <memmove+0x24>

08009e20 <__assert_func>:
 8009e20:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009e22:	4614      	mov	r4, r2
 8009e24:	461a      	mov	r2, r3
 8009e26:	4b09      	ldr	r3, [pc, #36]	; (8009e4c <__assert_func+0x2c>)
 8009e28:	4605      	mov	r5, r0
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	68d8      	ldr	r0, [r3, #12]
 8009e2e:	b14c      	cbz	r4, 8009e44 <__assert_func+0x24>
 8009e30:	4b07      	ldr	r3, [pc, #28]	; (8009e50 <__assert_func+0x30>)
 8009e32:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009e36:	9100      	str	r1, [sp, #0]
 8009e38:	462b      	mov	r3, r5
 8009e3a:	4906      	ldr	r1, [pc, #24]	; (8009e54 <__assert_func+0x34>)
 8009e3c:	f000 f82e 	bl	8009e9c <fiprintf>
 8009e40:	f000 f83e 	bl	8009ec0 <abort>
 8009e44:	4b04      	ldr	r3, [pc, #16]	; (8009e58 <__assert_func+0x38>)
 8009e46:	461c      	mov	r4, r3
 8009e48:	e7f3      	b.n	8009e32 <__assert_func+0x12>
 8009e4a:	bf00      	nop
 8009e4c:	20000080 	.word	0x20000080
 8009e50:	0800b44f 	.word	0x0800b44f
 8009e54:	0800b45c 	.word	0x0800b45c
 8009e58:	0800b48a 	.word	0x0800b48a

08009e5c <__ascii_mbtowc>:
 8009e5c:	b082      	sub	sp, #8
 8009e5e:	b901      	cbnz	r1, 8009e62 <__ascii_mbtowc+0x6>
 8009e60:	a901      	add	r1, sp, #4
 8009e62:	b142      	cbz	r2, 8009e76 <__ascii_mbtowc+0x1a>
 8009e64:	b14b      	cbz	r3, 8009e7a <__ascii_mbtowc+0x1e>
 8009e66:	7813      	ldrb	r3, [r2, #0]
 8009e68:	600b      	str	r3, [r1, #0]
 8009e6a:	7812      	ldrb	r2, [r2, #0]
 8009e6c:	1e10      	subs	r0, r2, #0
 8009e6e:	bf18      	it	ne
 8009e70:	2001      	movne	r0, #1
 8009e72:	b002      	add	sp, #8
 8009e74:	4770      	bx	lr
 8009e76:	4610      	mov	r0, r2
 8009e78:	e7fb      	b.n	8009e72 <__ascii_mbtowc+0x16>
 8009e7a:	f06f 0001 	mvn.w	r0, #1
 8009e7e:	e7f8      	b.n	8009e72 <__ascii_mbtowc+0x16>

08009e80 <__ascii_wctomb>:
 8009e80:	4603      	mov	r3, r0
 8009e82:	4608      	mov	r0, r1
 8009e84:	b141      	cbz	r1, 8009e98 <__ascii_wctomb+0x18>
 8009e86:	2aff      	cmp	r2, #255	; 0xff
 8009e88:	d904      	bls.n	8009e94 <__ascii_wctomb+0x14>
 8009e8a:	228a      	movs	r2, #138	; 0x8a
 8009e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8009e90:	601a      	str	r2, [r3, #0]
 8009e92:	4770      	bx	lr
 8009e94:	2001      	movs	r0, #1
 8009e96:	700a      	strb	r2, [r1, #0]
 8009e98:	4770      	bx	lr
	...

08009e9c <fiprintf>:
 8009e9c:	b40e      	push	{r1, r2, r3}
 8009e9e:	b503      	push	{r0, r1, lr}
 8009ea0:	4601      	mov	r1, r0
 8009ea2:	ab03      	add	r3, sp, #12
 8009ea4:	4805      	ldr	r0, [pc, #20]	; (8009ebc <fiprintf+0x20>)
 8009ea6:	f853 2b04 	ldr.w	r2, [r3], #4
 8009eaa:	6800      	ldr	r0, [r0, #0]
 8009eac:	9301      	str	r3, [sp, #4]
 8009eae:	f000 f835 	bl	8009f1c <_vfiprintf_r>
 8009eb2:	b002      	add	sp, #8
 8009eb4:	f85d eb04 	ldr.w	lr, [sp], #4
 8009eb8:	b003      	add	sp, #12
 8009eba:	4770      	bx	lr
 8009ebc:	20000080 	.word	0x20000080

08009ec0 <abort>:
 8009ec0:	2006      	movs	r0, #6
 8009ec2:	b508      	push	{r3, lr}
 8009ec4:	f000 fa02 	bl	800a2cc <raise>
 8009ec8:	2001      	movs	r0, #1
 8009eca:	f7f8 f8ae 	bl	800202a <_exit>

08009ece <__sfputc_r>:
 8009ece:	6893      	ldr	r3, [r2, #8]
 8009ed0:	b410      	push	{r4}
 8009ed2:	3b01      	subs	r3, #1
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	6093      	str	r3, [r2, #8]
 8009ed8:	da07      	bge.n	8009eea <__sfputc_r+0x1c>
 8009eda:	6994      	ldr	r4, [r2, #24]
 8009edc:	42a3      	cmp	r3, r4
 8009ede:	db01      	blt.n	8009ee4 <__sfputc_r+0x16>
 8009ee0:	290a      	cmp	r1, #10
 8009ee2:	d102      	bne.n	8009eea <__sfputc_r+0x1c>
 8009ee4:	bc10      	pop	{r4}
 8009ee6:	f000 b933 	b.w	800a150 <__swbuf_r>
 8009eea:	6813      	ldr	r3, [r2, #0]
 8009eec:	1c58      	adds	r0, r3, #1
 8009eee:	6010      	str	r0, [r2, #0]
 8009ef0:	7019      	strb	r1, [r3, #0]
 8009ef2:	4608      	mov	r0, r1
 8009ef4:	bc10      	pop	{r4}
 8009ef6:	4770      	bx	lr

08009ef8 <__sfputs_r>:
 8009ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009efa:	4606      	mov	r6, r0
 8009efc:	460f      	mov	r7, r1
 8009efe:	4614      	mov	r4, r2
 8009f00:	18d5      	adds	r5, r2, r3
 8009f02:	42ac      	cmp	r4, r5
 8009f04:	d101      	bne.n	8009f0a <__sfputs_r+0x12>
 8009f06:	2000      	movs	r0, #0
 8009f08:	e007      	b.n	8009f1a <__sfputs_r+0x22>
 8009f0a:	463a      	mov	r2, r7
 8009f0c:	4630      	mov	r0, r6
 8009f0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f12:	f7ff ffdc 	bl	8009ece <__sfputc_r>
 8009f16:	1c43      	adds	r3, r0, #1
 8009f18:	d1f3      	bne.n	8009f02 <__sfputs_r+0xa>
 8009f1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009f1c <_vfiprintf_r>:
 8009f1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f20:	460d      	mov	r5, r1
 8009f22:	4614      	mov	r4, r2
 8009f24:	4698      	mov	r8, r3
 8009f26:	4606      	mov	r6, r0
 8009f28:	b09d      	sub	sp, #116	; 0x74
 8009f2a:	b118      	cbz	r0, 8009f34 <_vfiprintf_r+0x18>
 8009f2c:	6a03      	ldr	r3, [r0, #32]
 8009f2e:	b90b      	cbnz	r3, 8009f34 <_vfiprintf_r+0x18>
 8009f30:	f7fe f9b4 	bl	800829c <__sinit>
 8009f34:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009f36:	07d9      	lsls	r1, r3, #31
 8009f38:	d405      	bmi.n	8009f46 <_vfiprintf_r+0x2a>
 8009f3a:	89ab      	ldrh	r3, [r5, #12]
 8009f3c:	059a      	lsls	r2, r3, #22
 8009f3e:	d402      	bmi.n	8009f46 <_vfiprintf_r+0x2a>
 8009f40:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009f42:	f7fe faf6 	bl	8008532 <__retarget_lock_acquire_recursive>
 8009f46:	89ab      	ldrh	r3, [r5, #12]
 8009f48:	071b      	lsls	r3, r3, #28
 8009f4a:	d501      	bpl.n	8009f50 <_vfiprintf_r+0x34>
 8009f4c:	692b      	ldr	r3, [r5, #16]
 8009f4e:	b99b      	cbnz	r3, 8009f78 <_vfiprintf_r+0x5c>
 8009f50:	4629      	mov	r1, r5
 8009f52:	4630      	mov	r0, r6
 8009f54:	f000 f93a 	bl	800a1cc <__swsetup_r>
 8009f58:	b170      	cbz	r0, 8009f78 <_vfiprintf_r+0x5c>
 8009f5a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009f5c:	07dc      	lsls	r4, r3, #31
 8009f5e:	d504      	bpl.n	8009f6a <_vfiprintf_r+0x4e>
 8009f60:	f04f 30ff 	mov.w	r0, #4294967295
 8009f64:	b01d      	add	sp, #116	; 0x74
 8009f66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f6a:	89ab      	ldrh	r3, [r5, #12]
 8009f6c:	0598      	lsls	r0, r3, #22
 8009f6e:	d4f7      	bmi.n	8009f60 <_vfiprintf_r+0x44>
 8009f70:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009f72:	f7fe fadf 	bl	8008534 <__retarget_lock_release_recursive>
 8009f76:	e7f3      	b.n	8009f60 <_vfiprintf_r+0x44>
 8009f78:	2300      	movs	r3, #0
 8009f7a:	9309      	str	r3, [sp, #36]	; 0x24
 8009f7c:	2320      	movs	r3, #32
 8009f7e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009f82:	2330      	movs	r3, #48	; 0x30
 8009f84:	f04f 0901 	mov.w	r9, #1
 8009f88:	f8cd 800c 	str.w	r8, [sp, #12]
 8009f8c:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800a13c <_vfiprintf_r+0x220>
 8009f90:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009f94:	4623      	mov	r3, r4
 8009f96:	469a      	mov	sl, r3
 8009f98:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f9c:	b10a      	cbz	r2, 8009fa2 <_vfiprintf_r+0x86>
 8009f9e:	2a25      	cmp	r2, #37	; 0x25
 8009fa0:	d1f9      	bne.n	8009f96 <_vfiprintf_r+0x7a>
 8009fa2:	ebba 0b04 	subs.w	fp, sl, r4
 8009fa6:	d00b      	beq.n	8009fc0 <_vfiprintf_r+0xa4>
 8009fa8:	465b      	mov	r3, fp
 8009faa:	4622      	mov	r2, r4
 8009fac:	4629      	mov	r1, r5
 8009fae:	4630      	mov	r0, r6
 8009fb0:	f7ff ffa2 	bl	8009ef8 <__sfputs_r>
 8009fb4:	3001      	adds	r0, #1
 8009fb6:	f000 80a9 	beq.w	800a10c <_vfiprintf_r+0x1f0>
 8009fba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009fbc:	445a      	add	r2, fp
 8009fbe:	9209      	str	r2, [sp, #36]	; 0x24
 8009fc0:	f89a 3000 	ldrb.w	r3, [sl]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	f000 80a1 	beq.w	800a10c <_vfiprintf_r+0x1f0>
 8009fca:	2300      	movs	r3, #0
 8009fcc:	f04f 32ff 	mov.w	r2, #4294967295
 8009fd0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009fd4:	f10a 0a01 	add.w	sl, sl, #1
 8009fd8:	9304      	str	r3, [sp, #16]
 8009fda:	9307      	str	r3, [sp, #28]
 8009fdc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009fe0:	931a      	str	r3, [sp, #104]	; 0x68
 8009fe2:	4654      	mov	r4, sl
 8009fe4:	2205      	movs	r2, #5
 8009fe6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fea:	4854      	ldr	r0, [pc, #336]	; (800a13c <_vfiprintf_r+0x220>)
 8009fec:	f7fe faab 	bl	8008546 <memchr>
 8009ff0:	9a04      	ldr	r2, [sp, #16]
 8009ff2:	b9d8      	cbnz	r0, 800a02c <_vfiprintf_r+0x110>
 8009ff4:	06d1      	lsls	r1, r2, #27
 8009ff6:	bf44      	itt	mi
 8009ff8:	2320      	movmi	r3, #32
 8009ffa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009ffe:	0713      	lsls	r3, r2, #28
 800a000:	bf44      	itt	mi
 800a002:	232b      	movmi	r3, #43	; 0x2b
 800a004:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a008:	f89a 3000 	ldrb.w	r3, [sl]
 800a00c:	2b2a      	cmp	r3, #42	; 0x2a
 800a00e:	d015      	beq.n	800a03c <_vfiprintf_r+0x120>
 800a010:	4654      	mov	r4, sl
 800a012:	2000      	movs	r0, #0
 800a014:	f04f 0c0a 	mov.w	ip, #10
 800a018:	9a07      	ldr	r2, [sp, #28]
 800a01a:	4621      	mov	r1, r4
 800a01c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a020:	3b30      	subs	r3, #48	; 0x30
 800a022:	2b09      	cmp	r3, #9
 800a024:	d94d      	bls.n	800a0c2 <_vfiprintf_r+0x1a6>
 800a026:	b1b0      	cbz	r0, 800a056 <_vfiprintf_r+0x13a>
 800a028:	9207      	str	r2, [sp, #28]
 800a02a:	e014      	b.n	800a056 <_vfiprintf_r+0x13a>
 800a02c:	eba0 0308 	sub.w	r3, r0, r8
 800a030:	fa09 f303 	lsl.w	r3, r9, r3
 800a034:	4313      	orrs	r3, r2
 800a036:	46a2      	mov	sl, r4
 800a038:	9304      	str	r3, [sp, #16]
 800a03a:	e7d2      	b.n	8009fe2 <_vfiprintf_r+0xc6>
 800a03c:	9b03      	ldr	r3, [sp, #12]
 800a03e:	1d19      	adds	r1, r3, #4
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	9103      	str	r1, [sp, #12]
 800a044:	2b00      	cmp	r3, #0
 800a046:	bfbb      	ittet	lt
 800a048:	425b      	neglt	r3, r3
 800a04a:	f042 0202 	orrlt.w	r2, r2, #2
 800a04e:	9307      	strge	r3, [sp, #28]
 800a050:	9307      	strlt	r3, [sp, #28]
 800a052:	bfb8      	it	lt
 800a054:	9204      	strlt	r2, [sp, #16]
 800a056:	7823      	ldrb	r3, [r4, #0]
 800a058:	2b2e      	cmp	r3, #46	; 0x2e
 800a05a:	d10c      	bne.n	800a076 <_vfiprintf_r+0x15a>
 800a05c:	7863      	ldrb	r3, [r4, #1]
 800a05e:	2b2a      	cmp	r3, #42	; 0x2a
 800a060:	d134      	bne.n	800a0cc <_vfiprintf_r+0x1b0>
 800a062:	9b03      	ldr	r3, [sp, #12]
 800a064:	3402      	adds	r4, #2
 800a066:	1d1a      	adds	r2, r3, #4
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	9203      	str	r2, [sp, #12]
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	bfb8      	it	lt
 800a070:	f04f 33ff 	movlt.w	r3, #4294967295
 800a074:	9305      	str	r3, [sp, #20]
 800a076:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a140 <_vfiprintf_r+0x224>
 800a07a:	2203      	movs	r2, #3
 800a07c:	4650      	mov	r0, sl
 800a07e:	7821      	ldrb	r1, [r4, #0]
 800a080:	f7fe fa61 	bl	8008546 <memchr>
 800a084:	b138      	cbz	r0, 800a096 <_vfiprintf_r+0x17a>
 800a086:	2240      	movs	r2, #64	; 0x40
 800a088:	9b04      	ldr	r3, [sp, #16]
 800a08a:	eba0 000a 	sub.w	r0, r0, sl
 800a08e:	4082      	lsls	r2, r0
 800a090:	4313      	orrs	r3, r2
 800a092:	3401      	adds	r4, #1
 800a094:	9304      	str	r3, [sp, #16]
 800a096:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a09a:	2206      	movs	r2, #6
 800a09c:	4829      	ldr	r0, [pc, #164]	; (800a144 <_vfiprintf_r+0x228>)
 800a09e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a0a2:	f7fe fa50 	bl	8008546 <memchr>
 800a0a6:	2800      	cmp	r0, #0
 800a0a8:	d03f      	beq.n	800a12a <_vfiprintf_r+0x20e>
 800a0aa:	4b27      	ldr	r3, [pc, #156]	; (800a148 <_vfiprintf_r+0x22c>)
 800a0ac:	bb1b      	cbnz	r3, 800a0f6 <_vfiprintf_r+0x1da>
 800a0ae:	9b03      	ldr	r3, [sp, #12]
 800a0b0:	3307      	adds	r3, #7
 800a0b2:	f023 0307 	bic.w	r3, r3, #7
 800a0b6:	3308      	adds	r3, #8
 800a0b8:	9303      	str	r3, [sp, #12]
 800a0ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a0bc:	443b      	add	r3, r7
 800a0be:	9309      	str	r3, [sp, #36]	; 0x24
 800a0c0:	e768      	b.n	8009f94 <_vfiprintf_r+0x78>
 800a0c2:	460c      	mov	r4, r1
 800a0c4:	2001      	movs	r0, #1
 800a0c6:	fb0c 3202 	mla	r2, ip, r2, r3
 800a0ca:	e7a6      	b.n	800a01a <_vfiprintf_r+0xfe>
 800a0cc:	2300      	movs	r3, #0
 800a0ce:	f04f 0c0a 	mov.w	ip, #10
 800a0d2:	4619      	mov	r1, r3
 800a0d4:	3401      	adds	r4, #1
 800a0d6:	9305      	str	r3, [sp, #20]
 800a0d8:	4620      	mov	r0, r4
 800a0da:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a0de:	3a30      	subs	r2, #48	; 0x30
 800a0e0:	2a09      	cmp	r2, #9
 800a0e2:	d903      	bls.n	800a0ec <_vfiprintf_r+0x1d0>
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d0c6      	beq.n	800a076 <_vfiprintf_r+0x15a>
 800a0e8:	9105      	str	r1, [sp, #20]
 800a0ea:	e7c4      	b.n	800a076 <_vfiprintf_r+0x15a>
 800a0ec:	4604      	mov	r4, r0
 800a0ee:	2301      	movs	r3, #1
 800a0f0:	fb0c 2101 	mla	r1, ip, r1, r2
 800a0f4:	e7f0      	b.n	800a0d8 <_vfiprintf_r+0x1bc>
 800a0f6:	ab03      	add	r3, sp, #12
 800a0f8:	9300      	str	r3, [sp, #0]
 800a0fa:	462a      	mov	r2, r5
 800a0fc:	4630      	mov	r0, r6
 800a0fe:	4b13      	ldr	r3, [pc, #76]	; (800a14c <_vfiprintf_r+0x230>)
 800a100:	a904      	add	r1, sp, #16
 800a102:	f7fd fc7d 	bl	8007a00 <_printf_float>
 800a106:	4607      	mov	r7, r0
 800a108:	1c78      	adds	r0, r7, #1
 800a10a:	d1d6      	bne.n	800a0ba <_vfiprintf_r+0x19e>
 800a10c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a10e:	07d9      	lsls	r1, r3, #31
 800a110:	d405      	bmi.n	800a11e <_vfiprintf_r+0x202>
 800a112:	89ab      	ldrh	r3, [r5, #12]
 800a114:	059a      	lsls	r2, r3, #22
 800a116:	d402      	bmi.n	800a11e <_vfiprintf_r+0x202>
 800a118:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a11a:	f7fe fa0b 	bl	8008534 <__retarget_lock_release_recursive>
 800a11e:	89ab      	ldrh	r3, [r5, #12]
 800a120:	065b      	lsls	r3, r3, #25
 800a122:	f53f af1d 	bmi.w	8009f60 <_vfiprintf_r+0x44>
 800a126:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a128:	e71c      	b.n	8009f64 <_vfiprintf_r+0x48>
 800a12a:	ab03      	add	r3, sp, #12
 800a12c:	9300      	str	r3, [sp, #0]
 800a12e:	462a      	mov	r2, r5
 800a130:	4630      	mov	r0, r6
 800a132:	4b06      	ldr	r3, [pc, #24]	; (800a14c <_vfiprintf_r+0x230>)
 800a134:	a904      	add	r1, sp, #16
 800a136:	f7fd ff03 	bl	8007f40 <_printf_i>
 800a13a:	e7e4      	b.n	800a106 <_vfiprintf_r+0x1ea>
 800a13c:	0800b434 	.word	0x0800b434
 800a140:	0800b43a 	.word	0x0800b43a
 800a144:	0800b43e 	.word	0x0800b43e
 800a148:	08007a01 	.word	0x08007a01
 800a14c:	08009ef9 	.word	0x08009ef9

0800a150 <__swbuf_r>:
 800a150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a152:	460e      	mov	r6, r1
 800a154:	4614      	mov	r4, r2
 800a156:	4605      	mov	r5, r0
 800a158:	b118      	cbz	r0, 800a162 <__swbuf_r+0x12>
 800a15a:	6a03      	ldr	r3, [r0, #32]
 800a15c:	b90b      	cbnz	r3, 800a162 <__swbuf_r+0x12>
 800a15e:	f7fe f89d 	bl	800829c <__sinit>
 800a162:	69a3      	ldr	r3, [r4, #24]
 800a164:	60a3      	str	r3, [r4, #8]
 800a166:	89a3      	ldrh	r3, [r4, #12]
 800a168:	071a      	lsls	r2, r3, #28
 800a16a:	d525      	bpl.n	800a1b8 <__swbuf_r+0x68>
 800a16c:	6923      	ldr	r3, [r4, #16]
 800a16e:	b31b      	cbz	r3, 800a1b8 <__swbuf_r+0x68>
 800a170:	6823      	ldr	r3, [r4, #0]
 800a172:	6922      	ldr	r2, [r4, #16]
 800a174:	b2f6      	uxtb	r6, r6
 800a176:	1a98      	subs	r0, r3, r2
 800a178:	6963      	ldr	r3, [r4, #20]
 800a17a:	4637      	mov	r7, r6
 800a17c:	4283      	cmp	r3, r0
 800a17e:	dc04      	bgt.n	800a18a <__swbuf_r+0x3a>
 800a180:	4621      	mov	r1, r4
 800a182:	4628      	mov	r0, r5
 800a184:	f7ff fe0a 	bl	8009d9c <_fflush_r>
 800a188:	b9e0      	cbnz	r0, 800a1c4 <__swbuf_r+0x74>
 800a18a:	68a3      	ldr	r3, [r4, #8]
 800a18c:	3b01      	subs	r3, #1
 800a18e:	60a3      	str	r3, [r4, #8]
 800a190:	6823      	ldr	r3, [r4, #0]
 800a192:	1c5a      	adds	r2, r3, #1
 800a194:	6022      	str	r2, [r4, #0]
 800a196:	701e      	strb	r6, [r3, #0]
 800a198:	6962      	ldr	r2, [r4, #20]
 800a19a:	1c43      	adds	r3, r0, #1
 800a19c:	429a      	cmp	r2, r3
 800a19e:	d004      	beq.n	800a1aa <__swbuf_r+0x5a>
 800a1a0:	89a3      	ldrh	r3, [r4, #12]
 800a1a2:	07db      	lsls	r3, r3, #31
 800a1a4:	d506      	bpl.n	800a1b4 <__swbuf_r+0x64>
 800a1a6:	2e0a      	cmp	r6, #10
 800a1a8:	d104      	bne.n	800a1b4 <__swbuf_r+0x64>
 800a1aa:	4621      	mov	r1, r4
 800a1ac:	4628      	mov	r0, r5
 800a1ae:	f7ff fdf5 	bl	8009d9c <_fflush_r>
 800a1b2:	b938      	cbnz	r0, 800a1c4 <__swbuf_r+0x74>
 800a1b4:	4638      	mov	r0, r7
 800a1b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a1b8:	4621      	mov	r1, r4
 800a1ba:	4628      	mov	r0, r5
 800a1bc:	f000 f806 	bl	800a1cc <__swsetup_r>
 800a1c0:	2800      	cmp	r0, #0
 800a1c2:	d0d5      	beq.n	800a170 <__swbuf_r+0x20>
 800a1c4:	f04f 37ff 	mov.w	r7, #4294967295
 800a1c8:	e7f4      	b.n	800a1b4 <__swbuf_r+0x64>
	...

0800a1cc <__swsetup_r>:
 800a1cc:	b538      	push	{r3, r4, r5, lr}
 800a1ce:	4b2a      	ldr	r3, [pc, #168]	; (800a278 <__swsetup_r+0xac>)
 800a1d0:	4605      	mov	r5, r0
 800a1d2:	6818      	ldr	r0, [r3, #0]
 800a1d4:	460c      	mov	r4, r1
 800a1d6:	b118      	cbz	r0, 800a1e0 <__swsetup_r+0x14>
 800a1d8:	6a03      	ldr	r3, [r0, #32]
 800a1da:	b90b      	cbnz	r3, 800a1e0 <__swsetup_r+0x14>
 800a1dc:	f7fe f85e 	bl	800829c <__sinit>
 800a1e0:	89a3      	ldrh	r3, [r4, #12]
 800a1e2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a1e6:	0718      	lsls	r0, r3, #28
 800a1e8:	d422      	bmi.n	800a230 <__swsetup_r+0x64>
 800a1ea:	06d9      	lsls	r1, r3, #27
 800a1ec:	d407      	bmi.n	800a1fe <__swsetup_r+0x32>
 800a1ee:	2309      	movs	r3, #9
 800a1f0:	602b      	str	r3, [r5, #0]
 800a1f2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a1f6:	f04f 30ff 	mov.w	r0, #4294967295
 800a1fa:	81a3      	strh	r3, [r4, #12]
 800a1fc:	e034      	b.n	800a268 <__swsetup_r+0x9c>
 800a1fe:	0758      	lsls	r0, r3, #29
 800a200:	d512      	bpl.n	800a228 <__swsetup_r+0x5c>
 800a202:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a204:	b141      	cbz	r1, 800a218 <__swsetup_r+0x4c>
 800a206:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a20a:	4299      	cmp	r1, r3
 800a20c:	d002      	beq.n	800a214 <__swsetup_r+0x48>
 800a20e:	4628      	mov	r0, r5
 800a210:	f7ff f822 	bl	8009258 <_free_r>
 800a214:	2300      	movs	r3, #0
 800a216:	6363      	str	r3, [r4, #52]	; 0x34
 800a218:	89a3      	ldrh	r3, [r4, #12]
 800a21a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a21e:	81a3      	strh	r3, [r4, #12]
 800a220:	2300      	movs	r3, #0
 800a222:	6063      	str	r3, [r4, #4]
 800a224:	6923      	ldr	r3, [r4, #16]
 800a226:	6023      	str	r3, [r4, #0]
 800a228:	89a3      	ldrh	r3, [r4, #12]
 800a22a:	f043 0308 	orr.w	r3, r3, #8
 800a22e:	81a3      	strh	r3, [r4, #12]
 800a230:	6923      	ldr	r3, [r4, #16]
 800a232:	b94b      	cbnz	r3, 800a248 <__swsetup_r+0x7c>
 800a234:	89a3      	ldrh	r3, [r4, #12]
 800a236:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a23a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a23e:	d003      	beq.n	800a248 <__swsetup_r+0x7c>
 800a240:	4621      	mov	r1, r4
 800a242:	4628      	mov	r0, r5
 800a244:	f000 f883 	bl	800a34e <__smakebuf_r>
 800a248:	89a0      	ldrh	r0, [r4, #12]
 800a24a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a24e:	f010 0301 	ands.w	r3, r0, #1
 800a252:	d00a      	beq.n	800a26a <__swsetup_r+0x9e>
 800a254:	2300      	movs	r3, #0
 800a256:	60a3      	str	r3, [r4, #8]
 800a258:	6963      	ldr	r3, [r4, #20]
 800a25a:	425b      	negs	r3, r3
 800a25c:	61a3      	str	r3, [r4, #24]
 800a25e:	6923      	ldr	r3, [r4, #16]
 800a260:	b943      	cbnz	r3, 800a274 <__swsetup_r+0xa8>
 800a262:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a266:	d1c4      	bne.n	800a1f2 <__swsetup_r+0x26>
 800a268:	bd38      	pop	{r3, r4, r5, pc}
 800a26a:	0781      	lsls	r1, r0, #30
 800a26c:	bf58      	it	pl
 800a26e:	6963      	ldrpl	r3, [r4, #20]
 800a270:	60a3      	str	r3, [r4, #8]
 800a272:	e7f4      	b.n	800a25e <__swsetup_r+0x92>
 800a274:	2000      	movs	r0, #0
 800a276:	e7f7      	b.n	800a268 <__swsetup_r+0x9c>
 800a278:	20000080 	.word	0x20000080

0800a27c <_raise_r>:
 800a27c:	291f      	cmp	r1, #31
 800a27e:	b538      	push	{r3, r4, r5, lr}
 800a280:	4604      	mov	r4, r0
 800a282:	460d      	mov	r5, r1
 800a284:	d904      	bls.n	800a290 <_raise_r+0x14>
 800a286:	2316      	movs	r3, #22
 800a288:	6003      	str	r3, [r0, #0]
 800a28a:	f04f 30ff 	mov.w	r0, #4294967295
 800a28e:	bd38      	pop	{r3, r4, r5, pc}
 800a290:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800a292:	b112      	cbz	r2, 800a29a <_raise_r+0x1e>
 800a294:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a298:	b94b      	cbnz	r3, 800a2ae <_raise_r+0x32>
 800a29a:	4620      	mov	r0, r4
 800a29c:	f000 f830 	bl	800a300 <_getpid_r>
 800a2a0:	462a      	mov	r2, r5
 800a2a2:	4601      	mov	r1, r0
 800a2a4:	4620      	mov	r0, r4
 800a2a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a2aa:	f000 b817 	b.w	800a2dc <_kill_r>
 800a2ae:	2b01      	cmp	r3, #1
 800a2b0:	d00a      	beq.n	800a2c8 <_raise_r+0x4c>
 800a2b2:	1c59      	adds	r1, r3, #1
 800a2b4:	d103      	bne.n	800a2be <_raise_r+0x42>
 800a2b6:	2316      	movs	r3, #22
 800a2b8:	6003      	str	r3, [r0, #0]
 800a2ba:	2001      	movs	r0, #1
 800a2bc:	e7e7      	b.n	800a28e <_raise_r+0x12>
 800a2be:	2400      	movs	r4, #0
 800a2c0:	4628      	mov	r0, r5
 800a2c2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a2c6:	4798      	blx	r3
 800a2c8:	2000      	movs	r0, #0
 800a2ca:	e7e0      	b.n	800a28e <_raise_r+0x12>

0800a2cc <raise>:
 800a2cc:	4b02      	ldr	r3, [pc, #8]	; (800a2d8 <raise+0xc>)
 800a2ce:	4601      	mov	r1, r0
 800a2d0:	6818      	ldr	r0, [r3, #0]
 800a2d2:	f7ff bfd3 	b.w	800a27c <_raise_r>
 800a2d6:	bf00      	nop
 800a2d8:	20000080 	.word	0x20000080

0800a2dc <_kill_r>:
 800a2dc:	b538      	push	{r3, r4, r5, lr}
 800a2de:	2300      	movs	r3, #0
 800a2e0:	4d06      	ldr	r5, [pc, #24]	; (800a2fc <_kill_r+0x20>)
 800a2e2:	4604      	mov	r4, r0
 800a2e4:	4608      	mov	r0, r1
 800a2e6:	4611      	mov	r1, r2
 800a2e8:	602b      	str	r3, [r5, #0]
 800a2ea:	f7f7 fe8e 	bl	800200a <_kill>
 800a2ee:	1c43      	adds	r3, r0, #1
 800a2f0:	d102      	bne.n	800a2f8 <_kill_r+0x1c>
 800a2f2:	682b      	ldr	r3, [r5, #0]
 800a2f4:	b103      	cbz	r3, 800a2f8 <_kill_r+0x1c>
 800a2f6:	6023      	str	r3, [r4, #0]
 800a2f8:	bd38      	pop	{r3, r4, r5, pc}
 800a2fa:	bf00      	nop
 800a2fc:	200005b0 	.word	0x200005b0

0800a300 <_getpid_r>:
 800a300:	f7f7 be7c 	b.w	8001ffc <_getpid>

0800a304 <__swhatbuf_r>:
 800a304:	b570      	push	{r4, r5, r6, lr}
 800a306:	460c      	mov	r4, r1
 800a308:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a30c:	4615      	mov	r5, r2
 800a30e:	2900      	cmp	r1, #0
 800a310:	461e      	mov	r6, r3
 800a312:	b096      	sub	sp, #88	; 0x58
 800a314:	da0c      	bge.n	800a330 <__swhatbuf_r+0x2c>
 800a316:	89a3      	ldrh	r3, [r4, #12]
 800a318:	2100      	movs	r1, #0
 800a31a:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a31e:	bf0c      	ite	eq
 800a320:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800a324:	2340      	movne	r3, #64	; 0x40
 800a326:	2000      	movs	r0, #0
 800a328:	6031      	str	r1, [r6, #0]
 800a32a:	602b      	str	r3, [r5, #0]
 800a32c:	b016      	add	sp, #88	; 0x58
 800a32e:	bd70      	pop	{r4, r5, r6, pc}
 800a330:	466a      	mov	r2, sp
 800a332:	f000 f849 	bl	800a3c8 <_fstat_r>
 800a336:	2800      	cmp	r0, #0
 800a338:	dbed      	blt.n	800a316 <__swhatbuf_r+0x12>
 800a33a:	9901      	ldr	r1, [sp, #4]
 800a33c:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800a340:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800a344:	4259      	negs	r1, r3
 800a346:	4159      	adcs	r1, r3
 800a348:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a34c:	e7eb      	b.n	800a326 <__swhatbuf_r+0x22>

0800a34e <__smakebuf_r>:
 800a34e:	898b      	ldrh	r3, [r1, #12]
 800a350:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a352:	079d      	lsls	r5, r3, #30
 800a354:	4606      	mov	r6, r0
 800a356:	460c      	mov	r4, r1
 800a358:	d507      	bpl.n	800a36a <__smakebuf_r+0x1c>
 800a35a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a35e:	6023      	str	r3, [r4, #0]
 800a360:	6123      	str	r3, [r4, #16]
 800a362:	2301      	movs	r3, #1
 800a364:	6163      	str	r3, [r4, #20]
 800a366:	b002      	add	sp, #8
 800a368:	bd70      	pop	{r4, r5, r6, pc}
 800a36a:	466a      	mov	r2, sp
 800a36c:	ab01      	add	r3, sp, #4
 800a36e:	f7ff ffc9 	bl	800a304 <__swhatbuf_r>
 800a372:	9900      	ldr	r1, [sp, #0]
 800a374:	4605      	mov	r5, r0
 800a376:	4630      	mov	r0, r6
 800a378:	f7fd f95a 	bl	8007630 <_malloc_r>
 800a37c:	b948      	cbnz	r0, 800a392 <__smakebuf_r+0x44>
 800a37e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a382:	059a      	lsls	r2, r3, #22
 800a384:	d4ef      	bmi.n	800a366 <__smakebuf_r+0x18>
 800a386:	f023 0303 	bic.w	r3, r3, #3
 800a38a:	f043 0302 	orr.w	r3, r3, #2
 800a38e:	81a3      	strh	r3, [r4, #12]
 800a390:	e7e3      	b.n	800a35a <__smakebuf_r+0xc>
 800a392:	89a3      	ldrh	r3, [r4, #12]
 800a394:	6020      	str	r0, [r4, #0]
 800a396:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a39a:	81a3      	strh	r3, [r4, #12]
 800a39c:	9b00      	ldr	r3, [sp, #0]
 800a39e:	6120      	str	r0, [r4, #16]
 800a3a0:	6163      	str	r3, [r4, #20]
 800a3a2:	9b01      	ldr	r3, [sp, #4]
 800a3a4:	b15b      	cbz	r3, 800a3be <__smakebuf_r+0x70>
 800a3a6:	4630      	mov	r0, r6
 800a3a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a3ac:	f000 f81e 	bl	800a3ec <_isatty_r>
 800a3b0:	b128      	cbz	r0, 800a3be <__smakebuf_r+0x70>
 800a3b2:	89a3      	ldrh	r3, [r4, #12]
 800a3b4:	f023 0303 	bic.w	r3, r3, #3
 800a3b8:	f043 0301 	orr.w	r3, r3, #1
 800a3bc:	81a3      	strh	r3, [r4, #12]
 800a3be:	89a3      	ldrh	r3, [r4, #12]
 800a3c0:	431d      	orrs	r5, r3
 800a3c2:	81a5      	strh	r5, [r4, #12]
 800a3c4:	e7cf      	b.n	800a366 <__smakebuf_r+0x18>
	...

0800a3c8 <_fstat_r>:
 800a3c8:	b538      	push	{r3, r4, r5, lr}
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	4d06      	ldr	r5, [pc, #24]	; (800a3e8 <_fstat_r+0x20>)
 800a3ce:	4604      	mov	r4, r0
 800a3d0:	4608      	mov	r0, r1
 800a3d2:	4611      	mov	r1, r2
 800a3d4:	602b      	str	r3, [r5, #0]
 800a3d6:	f7f7 fe76 	bl	80020c6 <_fstat>
 800a3da:	1c43      	adds	r3, r0, #1
 800a3dc:	d102      	bne.n	800a3e4 <_fstat_r+0x1c>
 800a3de:	682b      	ldr	r3, [r5, #0]
 800a3e0:	b103      	cbz	r3, 800a3e4 <_fstat_r+0x1c>
 800a3e2:	6023      	str	r3, [r4, #0]
 800a3e4:	bd38      	pop	{r3, r4, r5, pc}
 800a3e6:	bf00      	nop
 800a3e8:	200005b0 	.word	0x200005b0

0800a3ec <_isatty_r>:
 800a3ec:	b538      	push	{r3, r4, r5, lr}
 800a3ee:	2300      	movs	r3, #0
 800a3f0:	4d05      	ldr	r5, [pc, #20]	; (800a408 <_isatty_r+0x1c>)
 800a3f2:	4604      	mov	r4, r0
 800a3f4:	4608      	mov	r0, r1
 800a3f6:	602b      	str	r3, [r5, #0]
 800a3f8:	f7f7 fe74 	bl	80020e4 <_isatty>
 800a3fc:	1c43      	adds	r3, r0, #1
 800a3fe:	d102      	bne.n	800a406 <_isatty_r+0x1a>
 800a400:	682b      	ldr	r3, [r5, #0]
 800a402:	b103      	cbz	r3, 800a406 <_isatty_r+0x1a>
 800a404:	6023      	str	r3, [r4, #0]
 800a406:	bd38      	pop	{r3, r4, r5, pc}
 800a408:	200005b0 	.word	0x200005b0

0800a40c <sinf>:
 800a40c:	b507      	push	{r0, r1, r2, lr}
 800a40e:	4a1b      	ldr	r2, [pc, #108]	; (800a47c <sinf+0x70>)
 800a410:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800a414:	4293      	cmp	r3, r2
 800a416:	4601      	mov	r1, r0
 800a418:	dc06      	bgt.n	800a428 <sinf+0x1c>
 800a41a:	2200      	movs	r2, #0
 800a41c:	2100      	movs	r1, #0
 800a41e:	b003      	add	sp, #12
 800a420:	f85d eb04 	ldr.w	lr, [sp], #4
 800a424:	f000 b8f2 	b.w	800a60c <__kernel_sinf>
 800a428:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a42c:	db04      	blt.n	800a438 <sinf+0x2c>
 800a42e:	f7f6 fb9f 	bl	8000b70 <__aeabi_fsub>
 800a432:	b003      	add	sp, #12
 800a434:	f85d fb04 	ldr.w	pc, [sp], #4
 800a438:	4669      	mov	r1, sp
 800a43a:	f000 f95d 	bl	800a6f8 <__ieee754_rem_pio2f>
 800a43e:	f000 0003 	and.w	r0, r0, #3
 800a442:	2801      	cmp	r0, #1
 800a444:	d008      	beq.n	800a458 <sinf+0x4c>
 800a446:	2802      	cmp	r0, #2
 800a448:	d00b      	beq.n	800a462 <sinf+0x56>
 800a44a:	b990      	cbnz	r0, 800a472 <sinf+0x66>
 800a44c:	2201      	movs	r2, #1
 800a44e:	9901      	ldr	r1, [sp, #4]
 800a450:	9800      	ldr	r0, [sp, #0]
 800a452:	f000 f8db 	bl	800a60c <__kernel_sinf>
 800a456:	e7ec      	b.n	800a432 <sinf+0x26>
 800a458:	9901      	ldr	r1, [sp, #4]
 800a45a:	9800      	ldr	r0, [sp, #0]
 800a45c:	f000 f856 	bl	800a50c <__kernel_cosf>
 800a460:	e7e7      	b.n	800a432 <sinf+0x26>
 800a462:	2201      	movs	r2, #1
 800a464:	9901      	ldr	r1, [sp, #4]
 800a466:	9800      	ldr	r0, [sp, #0]
 800a468:	f000 f8d0 	bl	800a60c <__kernel_sinf>
 800a46c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800a470:	e7df      	b.n	800a432 <sinf+0x26>
 800a472:	9901      	ldr	r1, [sp, #4]
 800a474:	9800      	ldr	r0, [sp, #0]
 800a476:	f000 f849 	bl	800a50c <__kernel_cosf>
 800a47a:	e7f7      	b.n	800a46c <sinf+0x60>
 800a47c:	3f490fd8 	.word	0x3f490fd8

0800a480 <round>:
 800a480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a482:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800a486:	f2a7 32ff 	subw	r2, r7, #1023	; 0x3ff
 800a48a:	2a13      	cmp	r2, #19
 800a48c:	460b      	mov	r3, r1
 800a48e:	4605      	mov	r5, r0
 800a490:	460c      	mov	r4, r1
 800a492:	dc18      	bgt.n	800a4c6 <round+0x46>
 800a494:	2a00      	cmp	r2, #0
 800a496:	da09      	bge.n	800a4ac <round+0x2c>
 800a498:	3201      	adds	r2, #1
 800a49a:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800a49e:	d103      	bne.n	800a4a8 <round+0x28>
 800a4a0:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800a4a4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a4a8:	2200      	movs	r2, #0
 800a4aa:	e029      	b.n	800a500 <round+0x80>
 800a4ac:	4816      	ldr	r0, [pc, #88]	; (800a508 <round+0x88>)
 800a4ae:	4110      	asrs	r0, r2
 800a4b0:	4001      	ands	r1, r0
 800a4b2:	4329      	orrs	r1, r5
 800a4b4:	d011      	beq.n	800a4da <round+0x5a>
 800a4b6:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800a4ba:	fa41 f202 	asr.w	r2, r1, r2
 800a4be:	4413      	add	r3, r2
 800a4c0:	ea23 0300 	bic.w	r3, r3, r0
 800a4c4:	e7f0      	b.n	800a4a8 <round+0x28>
 800a4c6:	2a33      	cmp	r2, #51	; 0x33
 800a4c8:	dd0a      	ble.n	800a4e0 <round+0x60>
 800a4ca:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800a4ce:	d104      	bne.n	800a4da <round+0x5a>
 800a4d0:	4602      	mov	r2, r0
 800a4d2:	f7f5 fe4b 	bl	800016c <__adddf3>
 800a4d6:	4605      	mov	r5, r0
 800a4d8:	460c      	mov	r4, r1
 800a4da:	4628      	mov	r0, r5
 800a4dc:	4621      	mov	r1, r4
 800a4de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a4e0:	f04f 30ff 	mov.w	r0, #4294967295
 800a4e4:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800a4e8:	40f8      	lsrs	r0, r7
 800a4ea:	4228      	tst	r0, r5
 800a4ec:	d0f5      	beq.n	800a4da <round+0x5a>
 800a4ee:	f1c2 0133 	rsb	r1, r2, #51	; 0x33
 800a4f2:	2201      	movs	r2, #1
 800a4f4:	408a      	lsls	r2, r1
 800a4f6:	1952      	adds	r2, r2, r5
 800a4f8:	bf28      	it	cs
 800a4fa:	3301      	addcs	r3, #1
 800a4fc:	ea22 0200 	bic.w	r2, r2, r0
 800a500:	4619      	mov	r1, r3
 800a502:	4610      	mov	r0, r2
 800a504:	e7e7      	b.n	800a4d6 <round+0x56>
 800a506:	bf00      	nop
 800a508:	000fffff 	.word	0x000fffff

0800a50c <__kernel_cosf>:
 800a50c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a510:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 800a514:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 800a518:	4606      	mov	r6, r0
 800a51a:	4688      	mov	r8, r1
 800a51c:	da03      	bge.n	800a526 <__kernel_cosf+0x1a>
 800a51e:	f7f6 fdf7 	bl	8001110 <__aeabi_f2iz>
 800a522:	2800      	cmp	r0, #0
 800a524:	d05c      	beq.n	800a5e0 <__kernel_cosf+0xd4>
 800a526:	4631      	mov	r1, r6
 800a528:	4630      	mov	r0, r6
 800a52a:	f7f6 fc2b 	bl	8000d84 <__aeabi_fmul>
 800a52e:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800a532:	4605      	mov	r5, r0
 800a534:	f7f6 fc26 	bl	8000d84 <__aeabi_fmul>
 800a538:	492b      	ldr	r1, [pc, #172]	; (800a5e8 <__kernel_cosf+0xdc>)
 800a53a:	4607      	mov	r7, r0
 800a53c:	4628      	mov	r0, r5
 800a53e:	f7f6 fc21 	bl	8000d84 <__aeabi_fmul>
 800a542:	492a      	ldr	r1, [pc, #168]	; (800a5ec <__kernel_cosf+0xe0>)
 800a544:	f7f6 fb16 	bl	8000b74 <__addsf3>
 800a548:	4629      	mov	r1, r5
 800a54a:	f7f6 fc1b 	bl	8000d84 <__aeabi_fmul>
 800a54e:	4928      	ldr	r1, [pc, #160]	; (800a5f0 <__kernel_cosf+0xe4>)
 800a550:	f7f6 fb0e 	bl	8000b70 <__aeabi_fsub>
 800a554:	4629      	mov	r1, r5
 800a556:	f7f6 fc15 	bl	8000d84 <__aeabi_fmul>
 800a55a:	4926      	ldr	r1, [pc, #152]	; (800a5f4 <__kernel_cosf+0xe8>)
 800a55c:	f7f6 fb0a 	bl	8000b74 <__addsf3>
 800a560:	4629      	mov	r1, r5
 800a562:	f7f6 fc0f 	bl	8000d84 <__aeabi_fmul>
 800a566:	4924      	ldr	r1, [pc, #144]	; (800a5f8 <__kernel_cosf+0xec>)
 800a568:	f7f6 fb02 	bl	8000b70 <__aeabi_fsub>
 800a56c:	4629      	mov	r1, r5
 800a56e:	f7f6 fc09 	bl	8000d84 <__aeabi_fmul>
 800a572:	4922      	ldr	r1, [pc, #136]	; (800a5fc <__kernel_cosf+0xf0>)
 800a574:	f7f6 fafe 	bl	8000b74 <__addsf3>
 800a578:	4629      	mov	r1, r5
 800a57a:	f7f6 fc03 	bl	8000d84 <__aeabi_fmul>
 800a57e:	4629      	mov	r1, r5
 800a580:	f7f6 fc00 	bl	8000d84 <__aeabi_fmul>
 800a584:	4641      	mov	r1, r8
 800a586:	4605      	mov	r5, r0
 800a588:	4630      	mov	r0, r6
 800a58a:	f7f6 fbfb 	bl	8000d84 <__aeabi_fmul>
 800a58e:	4601      	mov	r1, r0
 800a590:	4628      	mov	r0, r5
 800a592:	f7f6 faed 	bl	8000b70 <__aeabi_fsub>
 800a596:	4b1a      	ldr	r3, [pc, #104]	; (800a600 <__kernel_cosf+0xf4>)
 800a598:	4605      	mov	r5, r0
 800a59a:	429c      	cmp	r4, r3
 800a59c:	dc0a      	bgt.n	800a5b4 <__kernel_cosf+0xa8>
 800a59e:	4601      	mov	r1, r0
 800a5a0:	4638      	mov	r0, r7
 800a5a2:	f7f6 fae5 	bl	8000b70 <__aeabi_fsub>
 800a5a6:	4601      	mov	r1, r0
 800a5a8:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800a5ac:	f7f6 fae0 	bl	8000b70 <__aeabi_fsub>
 800a5b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a5b4:	4b13      	ldr	r3, [pc, #76]	; (800a604 <__kernel_cosf+0xf8>)
 800a5b6:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800a5ba:	429c      	cmp	r4, r3
 800a5bc:	bfcc      	ite	gt
 800a5be:	4c12      	ldrgt	r4, [pc, #72]	; (800a608 <__kernel_cosf+0xfc>)
 800a5c0:	f104 447f 	addle.w	r4, r4, #4278190080	; 0xff000000
 800a5c4:	4621      	mov	r1, r4
 800a5c6:	f7f6 fad3 	bl	8000b70 <__aeabi_fsub>
 800a5ca:	4621      	mov	r1, r4
 800a5cc:	4606      	mov	r6, r0
 800a5ce:	4638      	mov	r0, r7
 800a5d0:	f7f6 face 	bl	8000b70 <__aeabi_fsub>
 800a5d4:	4629      	mov	r1, r5
 800a5d6:	f7f6 facb 	bl	8000b70 <__aeabi_fsub>
 800a5da:	4601      	mov	r1, r0
 800a5dc:	4630      	mov	r0, r6
 800a5de:	e7e5      	b.n	800a5ac <__kernel_cosf+0xa0>
 800a5e0:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800a5e4:	e7e4      	b.n	800a5b0 <__kernel_cosf+0xa4>
 800a5e6:	bf00      	nop
 800a5e8:	ad47d74e 	.word	0xad47d74e
 800a5ec:	310f74f6 	.word	0x310f74f6
 800a5f0:	3493f27c 	.word	0x3493f27c
 800a5f4:	37d00d01 	.word	0x37d00d01
 800a5f8:	3ab60b61 	.word	0x3ab60b61
 800a5fc:	3d2aaaab 	.word	0x3d2aaaab
 800a600:	3e999999 	.word	0x3e999999
 800a604:	3f480000 	.word	0x3f480000
 800a608:	3e900000 	.word	0x3e900000

0800a60c <__kernel_sinf>:
 800a60c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a610:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800a614:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800a618:	4604      	mov	r4, r0
 800a61a:	460f      	mov	r7, r1
 800a61c:	4691      	mov	r9, r2
 800a61e:	da03      	bge.n	800a628 <__kernel_sinf+0x1c>
 800a620:	f7f6 fd76 	bl	8001110 <__aeabi_f2iz>
 800a624:	2800      	cmp	r0, #0
 800a626:	d035      	beq.n	800a694 <__kernel_sinf+0x88>
 800a628:	4621      	mov	r1, r4
 800a62a:	4620      	mov	r0, r4
 800a62c:	f7f6 fbaa 	bl	8000d84 <__aeabi_fmul>
 800a630:	4605      	mov	r5, r0
 800a632:	4601      	mov	r1, r0
 800a634:	4620      	mov	r0, r4
 800a636:	f7f6 fba5 	bl	8000d84 <__aeabi_fmul>
 800a63a:	4929      	ldr	r1, [pc, #164]	; (800a6e0 <__kernel_sinf+0xd4>)
 800a63c:	4606      	mov	r6, r0
 800a63e:	4628      	mov	r0, r5
 800a640:	f7f6 fba0 	bl	8000d84 <__aeabi_fmul>
 800a644:	4927      	ldr	r1, [pc, #156]	; (800a6e4 <__kernel_sinf+0xd8>)
 800a646:	f7f6 fa93 	bl	8000b70 <__aeabi_fsub>
 800a64a:	4629      	mov	r1, r5
 800a64c:	f7f6 fb9a 	bl	8000d84 <__aeabi_fmul>
 800a650:	4925      	ldr	r1, [pc, #148]	; (800a6e8 <__kernel_sinf+0xdc>)
 800a652:	f7f6 fa8f 	bl	8000b74 <__addsf3>
 800a656:	4629      	mov	r1, r5
 800a658:	f7f6 fb94 	bl	8000d84 <__aeabi_fmul>
 800a65c:	4923      	ldr	r1, [pc, #140]	; (800a6ec <__kernel_sinf+0xe0>)
 800a65e:	f7f6 fa87 	bl	8000b70 <__aeabi_fsub>
 800a662:	4629      	mov	r1, r5
 800a664:	f7f6 fb8e 	bl	8000d84 <__aeabi_fmul>
 800a668:	4921      	ldr	r1, [pc, #132]	; (800a6f0 <__kernel_sinf+0xe4>)
 800a66a:	f7f6 fa83 	bl	8000b74 <__addsf3>
 800a66e:	4680      	mov	r8, r0
 800a670:	f1b9 0f00 	cmp.w	r9, #0
 800a674:	d111      	bne.n	800a69a <__kernel_sinf+0x8e>
 800a676:	4601      	mov	r1, r0
 800a678:	4628      	mov	r0, r5
 800a67a:	f7f6 fb83 	bl	8000d84 <__aeabi_fmul>
 800a67e:	491d      	ldr	r1, [pc, #116]	; (800a6f4 <__kernel_sinf+0xe8>)
 800a680:	f7f6 fa76 	bl	8000b70 <__aeabi_fsub>
 800a684:	4631      	mov	r1, r6
 800a686:	f7f6 fb7d 	bl	8000d84 <__aeabi_fmul>
 800a68a:	4601      	mov	r1, r0
 800a68c:	4620      	mov	r0, r4
 800a68e:	f7f6 fa71 	bl	8000b74 <__addsf3>
 800a692:	4604      	mov	r4, r0
 800a694:	4620      	mov	r0, r4
 800a696:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a69a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800a69e:	4638      	mov	r0, r7
 800a6a0:	f7f6 fb70 	bl	8000d84 <__aeabi_fmul>
 800a6a4:	4641      	mov	r1, r8
 800a6a6:	4681      	mov	r9, r0
 800a6a8:	4630      	mov	r0, r6
 800a6aa:	f7f6 fb6b 	bl	8000d84 <__aeabi_fmul>
 800a6ae:	4601      	mov	r1, r0
 800a6b0:	4648      	mov	r0, r9
 800a6b2:	f7f6 fa5d 	bl	8000b70 <__aeabi_fsub>
 800a6b6:	4629      	mov	r1, r5
 800a6b8:	f7f6 fb64 	bl	8000d84 <__aeabi_fmul>
 800a6bc:	4639      	mov	r1, r7
 800a6be:	f7f6 fa57 	bl	8000b70 <__aeabi_fsub>
 800a6c2:	490c      	ldr	r1, [pc, #48]	; (800a6f4 <__kernel_sinf+0xe8>)
 800a6c4:	4605      	mov	r5, r0
 800a6c6:	4630      	mov	r0, r6
 800a6c8:	f7f6 fb5c 	bl	8000d84 <__aeabi_fmul>
 800a6cc:	4601      	mov	r1, r0
 800a6ce:	4628      	mov	r0, r5
 800a6d0:	f7f6 fa50 	bl	8000b74 <__addsf3>
 800a6d4:	4601      	mov	r1, r0
 800a6d6:	4620      	mov	r0, r4
 800a6d8:	f7f6 fa4a 	bl	8000b70 <__aeabi_fsub>
 800a6dc:	e7d9      	b.n	800a692 <__kernel_sinf+0x86>
 800a6de:	bf00      	nop
 800a6e0:	2f2ec9d3 	.word	0x2f2ec9d3
 800a6e4:	32d72f34 	.word	0x32d72f34
 800a6e8:	3638ef1b 	.word	0x3638ef1b
 800a6ec:	39500d01 	.word	0x39500d01
 800a6f0:	3c088889 	.word	0x3c088889
 800a6f4:	3e2aaaab 	.word	0x3e2aaaab

0800a6f8 <__ieee754_rem_pio2f>:
 800a6f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6fc:	4aa0      	ldr	r2, [pc, #640]	; (800a980 <__ieee754_rem_pio2f+0x288>)
 800a6fe:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 800a702:	4296      	cmp	r6, r2
 800a704:	460c      	mov	r4, r1
 800a706:	4682      	mov	sl, r0
 800a708:	b087      	sub	sp, #28
 800a70a:	dc04      	bgt.n	800a716 <__ieee754_rem_pio2f+0x1e>
 800a70c:	2300      	movs	r3, #0
 800a70e:	6008      	str	r0, [r1, #0]
 800a710:	604b      	str	r3, [r1, #4]
 800a712:	2500      	movs	r5, #0
 800a714:	e01a      	b.n	800a74c <__ieee754_rem_pio2f+0x54>
 800a716:	4a9b      	ldr	r2, [pc, #620]	; (800a984 <__ieee754_rem_pio2f+0x28c>)
 800a718:	4296      	cmp	r6, r2
 800a71a:	dc4b      	bgt.n	800a7b4 <__ieee754_rem_pio2f+0xbc>
 800a71c:	2800      	cmp	r0, #0
 800a71e:	499a      	ldr	r1, [pc, #616]	; (800a988 <__ieee754_rem_pio2f+0x290>)
 800a720:	4f9a      	ldr	r7, [pc, #616]	; (800a98c <__ieee754_rem_pio2f+0x294>)
 800a722:	f026 060f 	bic.w	r6, r6, #15
 800a726:	dd23      	ble.n	800a770 <__ieee754_rem_pio2f+0x78>
 800a728:	f7f6 fa22 	bl	8000b70 <__aeabi_fsub>
 800a72c:	42be      	cmp	r6, r7
 800a72e:	4605      	mov	r5, r0
 800a730:	d010      	beq.n	800a754 <__ieee754_rem_pio2f+0x5c>
 800a732:	4997      	ldr	r1, [pc, #604]	; (800a990 <__ieee754_rem_pio2f+0x298>)
 800a734:	f7f6 fa1c 	bl	8000b70 <__aeabi_fsub>
 800a738:	4601      	mov	r1, r0
 800a73a:	6020      	str	r0, [r4, #0]
 800a73c:	4628      	mov	r0, r5
 800a73e:	f7f6 fa17 	bl	8000b70 <__aeabi_fsub>
 800a742:	4993      	ldr	r1, [pc, #588]	; (800a990 <__ieee754_rem_pio2f+0x298>)
 800a744:	f7f6 fa14 	bl	8000b70 <__aeabi_fsub>
 800a748:	2501      	movs	r5, #1
 800a74a:	6060      	str	r0, [r4, #4]
 800a74c:	4628      	mov	r0, r5
 800a74e:	b007      	add	sp, #28
 800a750:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a754:	498f      	ldr	r1, [pc, #572]	; (800a994 <__ieee754_rem_pio2f+0x29c>)
 800a756:	f7f6 fa0b 	bl	8000b70 <__aeabi_fsub>
 800a75a:	498f      	ldr	r1, [pc, #572]	; (800a998 <__ieee754_rem_pio2f+0x2a0>)
 800a75c:	4605      	mov	r5, r0
 800a75e:	f7f6 fa07 	bl	8000b70 <__aeabi_fsub>
 800a762:	4601      	mov	r1, r0
 800a764:	6020      	str	r0, [r4, #0]
 800a766:	4628      	mov	r0, r5
 800a768:	f7f6 fa02 	bl	8000b70 <__aeabi_fsub>
 800a76c:	498a      	ldr	r1, [pc, #552]	; (800a998 <__ieee754_rem_pio2f+0x2a0>)
 800a76e:	e7e9      	b.n	800a744 <__ieee754_rem_pio2f+0x4c>
 800a770:	f7f6 fa00 	bl	8000b74 <__addsf3>
 800a774:	42be      	cmp	r6, r7
 800a776:	4605      	mov	r5, r0
 800a778:	d00e      	beq.n	800a798 <__ieee754_rem_pio2f+0xa0>
 800a77a:	4985      	ldr	r1, [pc, #532]	; (800a990 <__ieee754_rem_pio2f+0x298>)
 800a77c:	f7f6 f9fa 	bl	8000b74 <__addsf3>
 800a780:	4601      	mov	r1, r0
 800a782:	6020      	str	r0, [r4, #0]
 800a784:	4628      	mov	r0, r5
 800a786:	f7f6 f9f3 	bl	8000b70 <__aeabi_fsub>
 800a78a:	4981      	ldr	r1, [pc, #516]	; (800a990 <__ieee754_rem_pio2f+0x298>)
 800a78c:	f7f6 f9f2 	bl	8000b74 <__addsf3>
 800a790:	f04f 35ff 	mov.w	r5, #4294967295
 800a794:	6060      	str	r0, [r4, #4]
 800a796:	e7d9      	b.n	800a74c <__ieee754_rem_pio2f+0x54>
 800a798:	497e      	ldr	r1, [pc, #504]	; (800a994 <__ieee754_rem_pio2f+0x29c>)
 800a79a:	f7f6 f9eb 	bl	8000b74 <__addsf3>
 800a79e:	497e      	ldr	r1, [pc, #504]	; (800a998 <__ieee754_rem_pio2f+0x2a0>)
 800a7a0:	4605      	mov	r5, r0
 800a7a2:	f7f6 f9e7 	bl	8000b74 <__addsf3>
 800a7a6:	4601      	mov	r1, r0
 800a7a8:	6020      	str	r0, [r4, #0]
 800a7aa:	4628      	mov	r0, r5
 800a7ac:	f7f6 f9e0 	bl	8000b70 <__aeabi_fsub>
 800a7b0:	4979      	ldr	r1, [pc, #484]	; (800a998 <__ieee754_rem_pio2f+0x2a0>)
 800a7b2:	e7eb      	b.n	800a78c <__ieee754_rem_pio2f+0x94>
 800a7b4:	4a79      	ldr	r2, [pc, #484]	; (800a99c <__ieee754_rem_pio2f+0x2a4>)
 800a7b6:	4296      	cmp	r6, r2
 800a7b8:	f300 8091 	bgt.w	800a8de <__ieee754_rem_pio2f+0x1e6>
 800a7bc:	f000 f8fa 	bl	800a9b4 <fabsf>
 800a7c0:	4977      	ldr	r1, [pc, #476]	; (800a9a0 <__ieee754_rem_pio2f+0x2a8>)
 800a7c2:	4607      	mov	r7, r0
 800a7c4:	f7f6 fade 	bl	8000d84 <__aeabi_fmul>
 800a7c8:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800a7cc:	f7f6 f9d2 	bl	8000b74 <__addsf3>
 800a7d0:	f7f6 fc9e 	bl	8001110 <__aeabi_f2iz>
 800a7d4:	4605      	mov	r5, r0
 800a7d6:	f7f6 fa81 	bl	8000cdc <__aeabi_i2f>
 800a7da:	496b      	ldr	r1, [pc, #428]	; (800a988 <__ieee754_rem_pio2f+0x290>)
 800a7dc:	4681      	mov	r9, r0
 800a7de:	f7f6 fad1 	bl	8000d84 <__aeabi_fmul>
 800a7e2:	4601      	mov	r1, r0
 800a7e4:	4638      	mov	r0, r7
 800a7e6:	f7f6 f9c3 	bl	8000b70 <__aeabi_fsub>
 800a7ea:	4969      	ldr	r1, [pc, #420]	; (800a990 <__ieee754_rem_pio2f+0x298>)
 800a7ec:	4680      	mov	r8, r0
 800a7ee:	4648      	mov	r0, r9
 800a7f0:	f7f6 fac8 	bl	8000d84 <__aeabi_fmul>
 800a7f4:	2d1f      	cmp	r5, #31
 800a7f6:	4607      	mov	r7, r0
 800a7f8:	dc0c      	bgt.n	800a814 <__ieee754_rem_pio2f+0x11c>
 800a7fa:	4a6a      	ldr	r2, [pc, #424]	; (800a9a4 <__ieee754_rem_pio2f+0x2ac>)
 800a7fc:	1e69      	subs	r1, r5, #1
 800a7fe:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800a802:	f026 03ff 	bic.w	r3, r6, #255	; 0xff
 800a806:	4293      	cmp	r3, r2
 800a808:	d004      	beq.n	800a814 <__ieee754_rem_pio2f+0x11c>
 800a80a:	4639      	mov	r1, r7
 800a80c:	4640      	mov	r0, r8
 800a80e:	f7f6 f9af 	bl	8000b70 <__aeabi_fsub>
 800a812:	e00b      	b.n	800a82c <__ieee754_rem_pio2f+0x134>
 800a814:	4639      	mov	r1, r7
 800a816:	4640      	mov	r0, r8
 800a818:	f7f6 f9aa 	bl	8000b70 <__aeabi_fsub>
 800a81c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800a820:	ebc3 53d6 	rsb	r3, r3, r6, lsr #23
 800a824:	2b08      	cmp	r3, #8
 800a826:	ea4f 5be6 	mov.w	fp, r6, asr #23
 800a82a:	dc01      	bgt.n	800a830 <__ieee754_rem_pio2f+0x138>
 800a82c:	6020      	str	r0, [r4, #0]
 800a82e:	e026      	b.n	800a87e <__ieee754_rem_pio2f+0x186>
 800a830:	4958      	ldr	r1, [pc, #352]	; (800a994 <__ieee754_rem_pio2f+0x29c>)
 800a832:	4648      	mov	r0, r9
 800a834:	f7f6 faa6 	bl	8000d84 <__aeabi_fmul>
 800a838:	4607      	mov	r7, r0
 800a83a:	4601      	mov	r1, r0
 800a83c:	4640      	mov	r0, r8
 800a83e:	f7f6 f997 	bl	8000b70 <__aeabi_fsub>
 800a842:	4601      	mov	r1, r0
 800a844:	4606      	mov	r6, r0
 800a846:	4640      	mov	r0, r8
 800a848:	f7f6 f992 	bl	8000b70 <__aeabi_fsub>
 800a84c:	4639      	mov	r1, r7
 800a84e:	f7f6 f98f 	bl	8000b70 <__aeabi_fsub>
 800a852:	4607      	mov	r7, r0
 800a854:	4950      	ldr	r1, [pc, #320]	; (800a998 <__ieee754_rem_pio2f+0x2a0>)
 800a856:	4648      	mov	r0, r9
 800a858:	f7f6 fa94 	bl	8000d84 <__aeabi_fmul>
 800a85c:	4639      	mov	r1, r7
 800a85e:	f7f6 f987 	bl	8000b70 <__aeabi_fsub>
 800a862:	4601      	mov	r1, r0
 800a864:	4607      	mov	r7, r0
 800a866:	4630      	mov	r0, r6
 800a868:	f7f6 f982 	bl	8000b70 <__aeabi_fsub>
 800a86c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800a870:	ebab 0b03 	sub.w	fp, fp, r3
 800a874:	f1bb 0f19 	cmp.w	fp, #25
 800a878:	dc16      	bgt.n	800a8a8 <__ieee754_rem_pio2f+0x1b0>
 800a87a:	46b0      	mov	r8, r6
 800a87c:	6020      	str	r0, [r4, #0]
 800a87e:	6826      	ldr	r6, [r4, #0]
 800a880:	4640      	mov	r0, r8
 800a882:	4631      	mov	r1, r6
 800a884:	f7f6 f974 	bl	8000b70 <__aeabi_fsub>
 800a888:	4639      	mov	r1, r7
 800a88a:	f7f6 f971 	bl	8000b70 <__aeabi_fsub>
 800a88e:	f1ba 0f00 	cmp.w	sl, #0
 800a892:	6060      	str	r0, [r4, #4]
 800a894:	f6bf af5a 	bge.w	800a74c <__ieee754_rem_pio2f+0x54>
 800a898:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 800a89c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800a8a0:	6026      	str	r6, [r4, #0]
 800a8a2:	6060      	str	r0, [r4, #4]
 800a8a4:	426d      	negs	r5, r5
 800a8a6:	e751      	b.n	800a74c <__ieee754_rem_pio2f+0x54>
 800a8a8:	493f      	ldr	r1, [pc, #252]	; (800a9a8 <__ieee754_rem_pio2f+0x2b0>)
 800a8aa:	4648      	mov	r0, r9
 800a8ac:	f7f6 fa6a 	bl	8000d84 <__aeabi_fmul>
 800a8b0:	4607      	mov	r7, r0
 800a8b2:	4601      	mov	r1, r0
 800a8b4:	4630      	mov	r0, r6
 800a8b6:	f7f6 f95b 	bl	8000b70 <__aeabi_fsub>
 800a8ba:	4601      	mov	r1, r0
 800a8bc:	4680      	mov	r8, r0
 800a8be:	4630      	mov	r0, r6
 800a8c0:	f7f6 f956 	bl	8000b70 <__aeabi_fsub>
 800a8c4:	4639      	mov	r1, r7
 800a8c6:	f7f6 f953 	bl	8000b70 <__aeabi_fsub>
 800a8ca:	4606      	mov	r6, r0
 800a8cc:	4937      	ldr	r1, [pc, #220]	; (800a9ac <__ieee754_rem_pio2f+0x2b4>)
 800a8ce:	4648      	mov	r0, r9
 800a8d0:	f7f6 fa58 	bl	8000d84 <__aeabi_fmul>
 800a8d4:	4631      	mov	r1, r6
 800a8d6:	f7f6 f94b 	bl	8000b70 <__aeabi_fsub>
 800a8da:	4607      	mov	r7, r0
 800a8dc:	e795      	b.n	800a80a <__ieee754_rem_pio2f+0x112>
 800a8de:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800a8e2:	db05      	blt.n	800a8f0 <__ieee754_rem_pio2f+0x1f8>
 800a8e4:	4601      	mov	r1, r0
 800a8e6:	f7f6 f943 	bl	8000b70 <__aeabi_fsub>
 800a8ea:	6060      	str	r0, [r4, #4]
 800a8ec:	6020      	str	r0, [r4, #0]
 800a8ee:	e710      	b.n	800a712 <__ieee754_rem_pio2f+0x1a>
 800a8f0:	15f7      	asrs	r7, r6, #23
 800a8f2:	3f86      	subs	r7, #134	; 0x86
 800a8f4:	eba6 56c7 	sub.w	r6, r6, r7, lsl #23
 800a8f8:	4630      	mov	r0, r6
 800a8fa:	f7f6 fc09 	bl	8001110 <__aeabi_f2iz>
 800a8fe:	f7f6 f9ed 	bl	8000cdc <__aeabi_i2f>
 800a902:	4601      	mov	r1, r0
 800a904:	9003      	str	r0, [sp, #12]
 800a906:	4630      	mov	r0, r6
 800a908:	f7f6 f932 	bl	8000b70 <__aeabi_fsub>
 800a90c:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800a910:	f7f6 fa38 	bl	8000d84 <__aeabi_fmul>
 800a914:	4606      	mov	r6, r0
 800a916:	f7f6 fbfb 	bl	8001110 <__aeabi_f2iz>
 800a91a:	f7f6 f9df 	bl	8000cdc <__aeabi_i2f>
 800a91e:	4601      	mov	r1, r0
 800a920:	9004      	str	r0, [sp, #16]
 800a922:	4605      	mov	r5, r0
 800a924:	4630      	mov	r0, r6
 800a926:	f7f6 f923 	bl	8000b70 <__aeabi_fsub>
 800a92a:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800a92e:	f7f6 fa29 	bl	8000d84 <__aeabi_fmul>
 800a932:	2100      	movs	r1, #0
 800a934:	9005      	str	r0, [sp, #20]
 800a936:	f7f6 fbb9 	bl	80010ac <__aeabi_fcmpeq>
 800a93a:	b1f0      	cbz	r0, 800a97a <__ieee754_rem_pio2f+0x282>
 800a93c:	2100      	movs	r1, #0
 800a93e:	4628      	mov	r0, r5
 800a940:	f7f6 fbb4 	bl	80010ac <__aeabi_fcmpeq>
 800a944:	2800      	cmp	r0, #0
 800a946:	bf14      	ite	ne
 800a948:	2301      	movne	r3, #1
 800a94a:	2302      	moveq	r3, #2
 800a94c:	4a18      	ldr	r2, [pc, #96]	; (800a9b0 <__ieee754_rem_pio2f+0x2b8>)
 800a94e:	4621      	mov	r1, r4
 800a950:	9201      	str	r2, [sp, #4]
 800a952:	2202      	movs	r2, #2
 800a954:	a803      	add	r0, sp, #12
 800a956:	9200      	str	r2, [sp, #0]
 800a958:	463a      	mov	r2, r7
 800a95a:	f000 f82f 	bl	800a9bc <__kernel_rem_pio2f>
 800a95e:	f1ba 0f00 	cmp.w	sl, #0
 800a962:	4605      	mov	r5, r0
 800a964:	f6bf aef2 	bge.w	800a74c <__ieee754_rem_pio2f+0x54>
 800a968:	6823      	ldr	r3, [r4, #0]
 800a96a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a96e:	6023      	str	r3, [r4, #0]
 800a970:	6863      	ldr	r3, [r4, #4]
 800a972:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a976:	6063      	str	r3, [r4, #4]
 800a978:	e794      	b.n	800a8a4 <__ieee754_rem_pio2f+0x1ac>
 800a97a:	2303      	movs	r3, #3
 800a97c:	e7e6      	b.n	800a94c <__ieee754_rem_pio2f+0x254>
 800a97e:	bf00      	nop
 800a980:	3f490fd8 	.word	0x3f490fd8
 800a984:	4016cbe3 	.word	0x4016cbe3
 800a988:	3fc90f80 	.word	0x3fc90f80
 800a98c:	3fc90fd0 	.word	0x3fc90fd0
 800a990:	37354443 	.word	0x37354443
 800a994:	37354400 	.word	0x37354400
 800a998:	2e85a308 	.word	0x2e85a308
 800a99c:	43490f80 	.word	0x43490f80
 800a9a0:	3f22f984 	.word	0x3f22f984
 800a9a4:	0800b48c 	.word	0x0800b48c
 800a9a8:	2e85a300 	.word	0x2e85a300
 800a9ac:	248d3132 	.word	0x248d3132
 800a9b0:	0800b50c 	.word	0x0800b50c

0800a9b4 <fabsf>:
 800a9b4:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800a9b8:	4770      	bx	lr
	...

0800a9bc <__kernel_rem_pio2f>:
 800a9bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9c0:	b0db      	sub	sp, #364	; 0x16c
 800a9c2:	9202      	str	r2, [sp, #8]
 800a9c4:	9304      	str	r3, [sp, #16]
 800a9c6:	9a64      	ldr	r2, [sp, #400]	; 0x190
 800a9c8:	4bbb      	ldr	r3, [pc, #748]	; (800acb8 <__kernel_rem_pio2f+0x2fc>)
 800a9ca:	9005      	str	r0, [sp, #20]
 800a9cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9d0:	9100      	str	r1, [sp, #0]
 800a9d2:	9301      	str	r3, [sp, #4]
 800a9d4:	9b04      	ldr	r3, [sp, #16]
 800a9d6:	3b01      	subs	r3, #1
 800a9d8:	9303      	str	r3, [sp, #12]
 800a9da:	9b02      	ldr	r3, [sp, #8]
 800a9dc:	1d1a      	adds	r2, r3, #4
 800a9de:	f2c0 809b 	blt.w	800ab18 <__kernel_rem_pio2f+0x15c>
 800a9e2:	1edc      	subs	r4, r3, #3
 800a9e4:	bf48      	it	mi
 800a9e6:	1d1c      	addmi	r4, r3, #4
 800a9e8:	10e4      	asrs	r4, r4, #3
 800a9ea:	2500      	movs	r5, #0
 800a9ec:	f04f 0b00 	mov.w	fp, #0
 800a9f0:	1c67      	adds	r7, r4, #1
 800a9f2:	00fb      	lsls	r3, r7, #3
 800a9f4:	9306      	str	r3, [sp, #24]
 800a9f6:	9b02      	ldr	r3, [sp, #8]
 800a9f8:	9a03      	ldr	r2, [sp, #12]
 800a9fa:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 800a9fe:	9b01      	ldr	r3, [sp, #4]
 800aa00:	eba4 0802 	sub.w	r8, r4, r2
 800aa04:	eb03 0902 	add.w	r9, r3, r2
 800aa08:	9b65      	ldr	r3, [sp, #404]	; 0x194
 800aa0a:	ae1e      	add	r6, sp, #120	; 0x78
 800aa0c:	eb03 0a88 	add.w	sl, r3, r8, lsl #2
 800aa10:	454d      	cmp	r5, r9
 800aa12:	f340 8083 	ble.w	800ab1c <__kernel_rem_pio2f+0x160>
 800aa16:	9a04      	ldr	r2, [sp, #16]
 800aa18:	ab1e      	add	r3, sp, #120	; 0x78
 800aa1a:	eb03 0582 	add.w	r5, r3, r2, lsl #2
 800aa1e:	f04f 0900 	mov.w	r9, #0
 800aa22:	2300      	movs	r3, #0
 800aa24:	f50d 7b8c 	add.w	fp, sp, #280	; 0x118
 800aa28:	9a01      	ldr	r2, [sp, #4]
 800aa2a:	4591      	cmp	r9, r2
 800aa2c:	f340 809e 	ble.w	800ab6c <__kernel_rem_pio2f+0x1b0>
 800aa30:	4613      	mov	r3, r2
 800aa32:	aa0a      	add	r2, sp, #40	; 0x28
 800aa34:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800aa38:	9308      	str	r3, [sp, #32]
 800aa3a:	9b65      	ldr	r3, [sp, #404]	; 0x194
 800aa3c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800aa40:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800aa44:	9307      	str	r3, [sp, #28]
 800aa46:	ac0a      	add	r4, sp, #40	; 0x28
 800aa48:	4626      	mov	r6, r4
 800aa4a:	46c3      	mov	fp, r8
 800aa4c:	f04f 4987 	mov.w	r9, #1132462080	; 0x43800000
 800aa50:	ab5a      	add	r3, sp, #360	; 0x168
 800aa52:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 800aa56:	f853 5c50 	ldr.w	r5, [r3, #-80]
 800aa5a:	f50d 7a8c 	add.w	sl, sp, #280	; 0x118
 800aa5e:	f1bb 0f00 	cmp.w	fp, #0
 800aa62:	f300 8088 	bgt.w	800ab76 <__kernel_rem_pio2f+0x1ba>
 800aa66:	4639      	mov	r1, r7
 800aa68:	4628      	mov	r0, r5
 800aa6a:	f000 fa5b 	bl	800af24 <scalbnf>
 800aa6e:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 800aa72:	4605      	mov	r5, r0
 800aa74:	f7f6 f986 	bl	8000d84 <__aeabi_fmul>
 800aa78:	f000 faa0 	bl	800afbc <floorf>
 800aa7c:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 800aa80:	f7f6 f980 	bl	8000d84 <__aeabi_fmul>
 800aa84:	4601      	mov	r1, r0
 800aa86:	4628      	mov	r0, r5
 800aa88:	f7f6 f872 	bl	8000b70 <__aeabi_fsub>
 800aa8c:	4605      	mov	r5, r0
 800aa8e:	f7f6 fb3f 	bl	8001110 <__aeabi_f2iz>
 800aa92:	4606      	mov	r6, r0
 800aa94:	f7f6 f922 	bl	8000cdc <__aeabi_i2f>
 800aa98:	4601      	mov	r1, r0
 800aa9a:	4628      	mov	r0, r5
 800aa9c:	f7f6 f868 	bl	8000b70 <__aeabi_fsub>
 800aaa0:	2f00      	cmp	r7, #0
 800aaa2:	4681      	mov	r9, r0
 800aaa4:	f340 8086 	ble.w	800abb4 <__kernel_rem_pio2f+0x1f8>
 800aaa8:	f108 32ff 	add.w	r2, r8, #4294967295
 800aaac:	ab0a      	add	r3, sp, #40	; 0x28
 800aaae:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
 800aab2:	f1c7 0108 	rsb	r1, r7, #8
 800aab6:	fa45 f301 	asr.w	r3, r5, r1
 800aaba:	441e      	add	r6, r3
 800aabc:	408b      	lsls	r3, r1
 800aabe:	1aed      	subs	r5, r5, r3
 800aac0:	ab0a      	add	r3, sp, #40	; 0x28
 800aac2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800aac6:	f1c7 0307 	rsb	r3, r7, #7
 800aaca:	411d      	asrs	r5, r3
 800aacc:	2d00      	cmp	r5, #0
 800aace:	dd7f      	ble.n	800abd0 <__kernel_rem_pio2f+0x214>
 800aad0:	2200      	movs	r2, #0
 800aad2:	4692      	mov	sl, r2
 800aad4:	3601      	adds	r6, #1
 800aad6:	4590      	cmp	r8, r2
 800aad8:	f300 80b0 	bgt.w	800ac3c <__kernel_rem_pio2f+0x280>
 800aadc:	2f00      	cmp	r7, #0
 800aade:	dd05      	ble.n	800aaec <__kernel_rem_pio2f+0x130>
 800aae0:	2f01      	cmp	r7, #1
 800aae2:	f000 80bd 	beq.w	800ac60 <__kernel_rem_pio2f+0x2a4>
 800aae6:	2f02      	cmp	r7, #2
 800aae8:	f000 80c5 	beq.w	800ac76 <__kernel_rem_pio2f+0x2ba>
 800aaec:	2d02      	cmp	r5, #2
 800aaee:	d16f      	bne.n	800abd0 <__kernel_rem_pio2f+0x214>
 800aaf0:	4649      	mov	r1, r9
 800aaf2:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800aaf6:	f7f6 f83b 	bl	8000b70 <__aeabi_fsub>
 800aafa:	4681      	mov	r9, r0
 800aafc:	f1ba 0f00 	cmp.w	sl, #0
 800ab00:	d066      	beq.n	800abd0 <__kernel_rem_pio2f+0x214>
 800ab02:	4639      	mov	r1, r7
 800ab04:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800ab08:	f000 fa0c 	bl	800af24 <scalbnf>
 800ab0c:	4601      	mov	r1, r0
 800ab0e:	4648      	mov	r0, r9
 800ab10:	f7f6 f82e 	bl	8000b70 <__aeabi_fsub>
 800ab14:	4681      	mov	r9, r0
 800ab16:	e05b      	b.n	800abd0 <__kernel_rem_pio2f+0x214>
 800ab18:	2400      	movs	r4, #0
 800ab1a:	e766      	b.n	800a9ea <__kernel_rem_pio2f+0x2e>
 800ab1c:	eb18 0f05 	cmn.w	r8, r5
 800ab20:	d407      	bmi.n	800ab32 <__kernel_rem_pio2f+0x176>
 800ab22:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 800ab26:	f7f6 f8d9 	bl	8000cdc <__aeabi_i2f>
 800ab2a:	f846 0b04 	str.w	r0, [r6], #4
 800ab2e:	3501      	adds	r5, #1
 800ab30:	e76e      	b.n	800aa10 <__kernel_rem_pio2f+0x54>
 800ab32:	4658      	mov	r0, fp
 800ab34:	e7f9      	b.n	800ab2a <__kernel_rem_pio2f+0x16e>
 800ab36:	9307      	str	r3, [sp, #28]
 800ab38:	9b05      	ldr	r3, [sp, #20]
 800ab3a:	f8da 1000 	ldr.w	r1, [sl]
 800ab3e:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800ab42:	f7f6 f91f 	bl	8000d84 <__aeabi_fmul>
 800ab46:	4601      	mov	r1, r0
 800ab48:	4630      	mov	r0, r6
 800ab4a:	f7f6 f813 	bl	8000b74 <__addsf3>
 800ab4e:	4606      	mov	r6, r0
 800ab50:	9b07      	ldr	r3, [sp, #28]
 800ab52:	f108 0801 	add.w	r8, r8, #1
 800ab56:	9a03      	ldr	r2, [sp, #12]
 800ab58:	f1aa 0a04 	sub.w	sl, sl, #4
 800ab5c:	4590      	cmp	r8, r2
 800ab5e:	ddea      	ble.n	800ab36 <__kernel_rem_pio2f+0x17a>
 800ab60:	f84b 6b04 	str.w	r6, [fp], #4
 800ab64:	f109 0901 	add.w	r9, r9, #1
 800ab68:	3504      	adds	r5, #4
 800ab6a:	e75d      	b.n	800aa28 <__kernel_rem_pio2f+0x6c>
 800ab6c:	46aa      	mov	sl, r5
 800ab6e:	461e      	mov	r6, r3
 800ab70:	f04f 0800 	mov.w	r8, #0
 800ab74:	e7ef      	b.n	800ab56 <__kernel_rem_pio2f+0x19a>
 800ab76:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 800ab7a:	4628      	mov	r0, r5
 800ab7c:	f7f6 f902 	bl	8000d84 <__aeabi_fmul>
 800ab80:	f7f6 fac6 	bl	8001110 <__aeabi_f2iz>
 800ab84:	f7f6 f8aa 	bl	8000cdc <__aeabi_i2f>
 800ab88:	4649      	mov	r1, r9
 800ab8a:	9009      	str	r0, [sp, #36]	; 0x24
 800ab8c:	f7f6 f8fa 	bl	8000d84 <__aeabi_fmul>
 800ab90:	4601      	mov	r1, r0
 800ab92:	4628      	mov	r0, r5
 800ab94:	f7f5 ffec 	bl	8000b70 <__aeabi_fsub>
 800ab98:	f7f6 faba 	bl	8001110 <__aeabi_f2iz>
 800ab9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab9e:	f10b 3bff 	add.w	fp, fp, #4294967295
 800aba2:	f846 0b04 	str.w	r0, [r6], #4
 800aba6:	f85a 102b 	ldr.w	r1, [sl, fp, lsl #2]
 800abaa:	4618      	mov	r0, r3
 800abac:	f7f5 ffe2 	bl	8000b74 <__addsf3>
 800abb0:	4605      	mov	r5, r0
 800abb2:	e754      	b.n	800aa5e <__kernel_rem_pio2f+0xa2>
 800abb4:	d106      	bne.n	800abc4 <__kernel_rem_pio2f+0x208>
 800abb6:	f108 33ff 	add.w	r3, r8, #4294967295
 800abba:	aa0a      	add	r2, sp, #40	; 0x28
 800abbc:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 800abc0:	11ed      	asrs	r5, r5, #7
 800abc2:	e783      	b.n	800aacc <__kernel_rem_pio2f+0x110>
 800abc4:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800abc8:	f7f6 fa8e 	bl	80010e8 <__aeabi_fcmpge>
 800abcc:	4605      	mov	r5, r0
 800abce:	bb98      	cbnz	r0, 800ac38 <__kernel_rem_pio2f+0x27c>
 800abd0:	2100      	movs	r1, #0
 800abd2:	4648      	mov	r0, r9
 800abd4:	f7f6 fa6a 	bl	80010ac <__aeabi_fcmpeq>
 800abd8:	2800      	cmp	r0, #0
 800abda:	f000 8098 	beq.w	800ad0e <__kernel_rem_pio2f+0x352>
 800abde:	f108 34ff 	add.w	r4, r8, #4294967295
 800abe2:	4623      	mov	r3, r4
 800abe4:	2200      	movs	r2, #0
 800abe6:	9901      	ldr	r1, [sp, #4]
 800abe8:	428b      	cmp	r3, r1
 800abea:	da4c      	bge.n	800ac86 <__kernel_rem_pio2f+0x2ca>
 800abec:	2a00      	cmp	r2, #0
 800abee:	d067      	beq.n	800acc0 <__kernel_rem_pio2f+0x304>
 800abf0:	ab0a      	add	r3, sp, #40	; 0x28
 800abf2:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800abf6:	3f08      	subs	r7, #8
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	f000 8086 	beq.w	800ad0a <__kernel_rem_pio2f+0x34e>
 800abfe:	4639      	mov	r1, r7
 800ac00:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800ac04:	f000 f98e 	bl	800af24 <scalbnf>
 800ac08:	46a2      	mov	sl, r4
 800ac0a:	4681      	mov	r9, r0
 800ac0c:	f04f 586e 	mov.w	r8, #998244352	; 0x3b800000
 800ac10:	af46      	add	r7, sp, #280	; 0x118
 800ac12:	f1ba 0f00 	cmp.w	sl, #0
 800ac16:	f280 80af 	bge.w	800ad78 <__kernel_rem_pio2f+0x3bc>
 800ac1a:	4627      	mov	r7, r4
 800ac1c:	2200      	movs	r2, #0
 800ac1e:	2f00      	cmp	r7, #0
 800ac20:	f2c0 80d9 	blt.w	800add6 <__kernel_rem_pio2f+0x41a>
 800ac24:	a946      	add	r1, sp, #280	; 0x118
 800ac26:	4690      	mov	r8, r2
 800ac28:	f04f 0a00 	mov.w	sl, #0
 800ac2c:	4b23      	ldr	r3, [pc, #140]	; (800acbc <__kernel_rem_pio2f+0x300>)
 800ac2e:	eb01 0b87 	add.w	fp, r1, r7, lsl #2
 800ac32:	eba4 0907 	sub.w	r9, r4, r7
 800ac36:	e0c2      	b.n	800adbe <__kernel_rem_pio2f+0x402>
 800ac38:	2502      	movs	r5, #2
 800ac3a:	e749      	b.n	800aad0 <__kernel_rem_pio2f+0x114>
 800ac3c:	6823      	ldr	r3, [r4, #0]
 800ac3e:	f1ba 0f00 	cmp.w	sl, #0
 800ac42:	d108      	bne.n	800ac56 <__kernel_rem_pio2f+0x29a>
 800ac44:	b11b      	cbz	r3, 800ac4e <__kernel_rem_pio2f+0x292>
 800ac46:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800ac4a:	6023      	str	r3, [r4, #0]
 800ac4c:	2301      	movs	r3, #1
 800ac4e:	469a      	mov	sl, r3
 800ac50:	3201      	adds	r2, #1
 800ac52:	3404      	adds	r4, #4
 800ac54:	e73f      	b.n	800aad6 <__kernel_rem_pio2f+0x11a>
 800ac56:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 800ac5a:	6023      	str	r3, [r4, #0]
 800ac5c:	4653      	mov	r3, sl
 800ac5e:	e7f6      	b.n	800ac4e <__kernel_rem_pio2f+0x292>
 800ac60:	f108 32ff 	add.w	r2, r8, #4294967295
 800ac64:	ab0a      	add	r3, sp, #40	; 0x28
 800ac66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac6a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ac6e:	a90a      	add	r1, sp, #40	; 0x28
 800ac70:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800ac74:	e73a      	b.n	800aaec <__kernel_rem_pio2f+0x130>
 800ac76:	f108 32ff 	add.w	r2, r8, #4294967295
 800ac7a:	ab0a      	add	r3, sp, #40	; 0x28
 800ac7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac80:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ac84:	e7f3      	b.n	800ac6e <__kernel_rem_pio2f+0x2b2>
 800ac86:	a90a      	add	r1, sp, #40	; 0x28
 800ac88:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800ac8c:	3b01      	subs	r3, #1
 800ac8e:	430a      	orrs	r2, r1
 800ac90:	e7a9      	b.n	800abe6 <__kernel_rem_pio2f+0x22a>
 800ac92:	3401      	adds	r4, #1
 800ac94:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800ac98:	2a00      	cmp	r2, #0
 800ac9a:	d0fa      	beq.n	800ac92 <__kernel_rem_pio2f+0x2d6>
 800ac9c:	9b04      	ldr	r3, [sp, #16]
 800ac9e:	aa1e      	add	r2, sp, #120	; 0x78
 800aca0:	4443      	add	r3, r8
 800aca2:	f108 0601 	add.w	r6, r8, #1
 800aca6:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800acaa:	4444      	add	r4, r8
 800acac:	f50d 798c 	add.w	r9, sp, #280	; 0x118
 800acb0:	42b4      	cmp	r4, r6
 800acb2:	da08      	bge.n	800acc6 <__kernel_rem_pio2f+0x30a>
 800acb4:	46a0      	mov	r8, r4
 800acb6:	e6c6      	b.n	800aa46 <__kernel_rem_pio2f+0x8a>
 800acb8:	0800b850 	.word	0x0800b850
 800acbc:	0800b824 	.word	0x0800b824
 800acc0:	2401      	movs	r4, #1
 800acc2:	9b08      	ldr	r3, [sp, #32]
 800acc4:	e7e6      	b.n	800ac94 <__kernel_rem_pio2f+0x2d8>
 800acc6:	9b07      	ldr	r3, [sp, #28]
 800acc8:	46ab      	mov	fp, r5
 800acca:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800acce:	f7f6 f805 	bl	8000cdc <__aeabi_i2f>
 800acd2:	f04f 0a00 	mov.w	sl, #0
 800acd6:	f04f 0800 	mov.w	r8, #0
 800acda:	6028      	str	r0, [r5, #0]
 800acdc:	9b03      	ldr	r3, [sp, #12]
 800acde:	459a      	cmp	sl, r3
 800ace0:	dd04      	ble.n	800acec <__kernel_rem_pio2f+0x330>
 800ace2:	f849 8026 	str.w	r8, [r9, r6, lsl #2]
 800ace6:	3504      	adds	r5, #4
 800ace8:	3601      	adds	r6, #1
 800acea:	e7e1      	b.n	800acb0 <__kernel_rem_pio2f+0x2f4>
 800acec:	9b05      	ldr	r3, [sp, #20]
 800acee:	f85b 0904 	ldr.w	r0, [fp], #-4
 800acf2:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 800acf6:	f7f6 f845 	bl	8000d84 <__aeabi_fmul>
 800acfa:	4601      	mov	r1, r0
 800acfc:	4640      	mov	r0, r8
 800acfe:	f7f5 ff39 	bl	8000b74 <__addsf3>
 800ad02:	f10a 0a01 	add.w	sl, sl, #1
 800ad06:	4680      	mov	r8, r0
 800ad08:	e7e8      	b.n	800acdc <__kernel_rem_pio2f+0x320>
 800ad0a:	3c01      	subs	r4, #1
 800ad0c:	e770      	b.n	800abf0 <__kernel_rem_pio2f+0x234>
 800ad0e:	9b06      	ldr	r3, [sp, #24]
 800ad10:	9a02      	ldr	r2, [sp, #8]
 800ad12:	4648      	mov	r0, r9
 800ad14:	1a99      	subs	r1, r3, r2
 800ad16:	f000 f905 	bl	800af24 <scalbnf>
 800ad1a:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800ad1e:	4604      	mov	r4, r0
 800ad20:	f7f6 f9e2 	bl	80010e8 <__aeabi_fcmpge>
 800ad24:	b300      	cbz	r0, 800ad68 <__kernel_rem_pio2f+0x3ac>
 800ad26:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 800ad2a:	4620      	mov	r0, r4
 800ad2c:	f7f6 f82a 	bl	8000d84 <__aeabi_fmul>
 800ad30:	f7f6 f9ee 	bl	8001110 <__aeabi_f2iz>
 800ad34:	f7f5 ffd2 	bl	8000cdc <__aeabi_i2f>
 800ad38:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800ad3c:	4681      	mov	r9, r0
 800ad3e:	f7f6 f821 	bl	8000d84 <__aeabi_fmul>
 800ad42:	4601      	mov	r1, r0
 800ad44:	4620      	mov	r0, r4
 800ad46:	f7f5 ff13 	bl	8000b70 <__aeabi_fsub>
 800ad4a:	f7f6 f9e1 	bl	8001110 <__aeabi_f2iz>
 800ad4e:	ab0a      	add	r3, sp, #40	; 0x28
 800ad50:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800ad54:	4648      	mov	r0, r9
 800ad56:	f7f6 f9db 	bl	8001110 <__aeabi_f2iz>
 800ad5a:	f108 0401 	add.w	r4, r8, #1
 800ad5e:	ab0a      	add	r3, sp, #40	; 0x28
 800ad60:	3708      	adds	r7, #8
 800ad62:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800ad66:	e74a      	b.n	800abfe <__kernel_rem_pio2f+0x242>
 800ad68:	4620      	mov	r0, r4
 800ad6a:	f7f6 f9d1 	bl	8001110 <__aeabi_f2iz>
 800ad6e:	ab0a      	add	r3, sp, #40	; 0x28
 800ad70:	4644      	mov	r4, r8
 800ad72:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800ad76:	e742      	b.n	800abfe <__kernel_rem_pio2f+0x242>
 800ad78:	ab0a      	add	r3, sp, #40	; 0x28
 800ad7a:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800ad7e:	f7f5 ffad 	bl	8000cdc <__aeabi_i2f>
 800ad82:	4649      	mov	r1, r9
 800ad84:	f7f5 fffe 	bl	8000d84 <__aeabi_fmul>
 800ad88:	4641      	mov	r1, r8
 800ad8a:	f847 002a 	str.w	r0, [r7, sl, lsl #2]
 800ad8e:	4648      	mov	r0, r9
 800ad90:	f7f5 fff8 	bl	8000d84 <__aeabi_fmul>
 800ad94:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ad98:	4681      	mov	r9, r0
 800ad9a:	e73a      	b.n	800ac12 <__kernel_rem_pio2f+0x256>
 800ad9c:	f853 0b04 	ldr.w	r0, [r3], #4
 800ada0:	f85b 1b04 	ldr.w	r1, [fp], #4
 800ada4:	9203      	str	r2, [sp, #12]
 800ada6:	9302      	str	r3, [sp, #8]
 800ada8:	f7f5 ffec 	bl	8000d84 <__aeabi_fmul>
 800adac:	4601      	mov	r1, r0
 800adae:	4640      	mov	r0, r8
 800adb0:	f7f5 fee0 	bl	8000b74 <__addsf3>
 800adb4:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800adb8:	4680      	mov	r8, r0
 800adba:	f10a 0a01 	add.w	sl, sl, #1
 800adbe:	9901      	ldr	r1, [sp, #4]
 800adc0:	458a      	cmp	sl, r1
 800adc2:	dc01      	bgt.n	800adc8 <__kernel_rem_pio2f+0x40c>
 800adc4:	45ca      	cmp	sl, r9
 800adc6:	dde9      	ble.n	800ad9c <__kernel_rem_pio2f+0x3e0>
 800adc8:	ab5a      	add	r3, sp, #360	; 0x168
 800adca:	eb03 0989 	add.w	r9, r3, r9, lsl #2
 800adce:	f849 8ca0 	str.w	r8, [r9, #-160]
 800add2:	3f01      	subs	r7, #1
 800add4:	e723      	b.n	800ac1e <__kernel_rem_pio2f+0x262>
 800add6:	9b64      	ldr	r3, [sp, #400]	; 0x190
 800add8:	2b02      	cmp	r3, #2
 800adda:	dc07      	bgt.n	800adec <__kernel_rem_pio2f+0x430>
 800addc:	2b00      	cmp	r3, #0
 800adde:	dc4e      	bgt.n	800ae7e <__kernel_rem_pio2f+0x4c2>
 800ade0:	d02e      	beq.n	800ae40 <__kernel_rem_pio2f+0x484>
 800ade2:	f006 0007 	and.w	r0, r6, #7
 800ade6:	b05b      	add	sp, #364	; 0x16c
 800ade8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800adec:	9b64      	ldr	r3, [sp, #400]	; 0x190
 800adee:	2b03      	cmp	r3, #3
 800adf0:	d1f7      	bne.n	800ade2 <__kernel_rem_pio2f+0x426>
 800adf2:	f10d 0bc8 	add.w	fp, sp, #200	; 0xc8
 800adf6:	eb0b 0784 	add.w	r7, fp, r4, lsl #2
 800adfa:	46b8      	mov	r8, r7
 800adfc:	46a2      	mov	sl, r4
 800adfe:	f1ba 0f00 	cmp.w	sl, #0
 800ae02:	dc49      	bgt.n	800ae98 <__kernel_rem_pio2f+0x4dc>
 800ae04:	46a1      	mov	r9, r4
 800ae06:	f1b9 0f01 	cmp.w	r9, #1
 800ae0a:	dc60      	bgt.n	800aece <__kernel_rem_pio2f+0x512>
 800ae0c:	2000      	movs	r0, #0
 800ae0e:	2c01      	cmp	r4, #1
 800ae10:	dc76      	bgt.n	800af00 <__kernel_rem_pio2f+0x544>
 800ae12:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 800ae14:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 800ae16:	2d00      	cmp	r5, #0
 800ae18:	d178      	bne.n	800af0c <__kernel_rem_pio2f+0x550>
 800ae1a:	9900      	ldr	r1, [sp, #0]
 800ae1c:	600a      	str	r2, [r1, #0]
 800ae1e:	460a      	mov	r2, r1
 800ae20:	604b      	str	r3, [r1, #4]
 800ae22:	6090      	str	r0, [r2, #8]
 800ae24:	e7dd      	b.n	800ade2 <__kernel_rem_pio2f+0x426>
 800ae26:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 800ae2a:	f7f5 fea3 	bl	8000b74 <__addsf3>
 800ae2e:	3c01      	subs	r4, #1
 800ae30:	2c00      	cmp	r4, #0
 800ae32:	daf8      	bge.n	800ae26 <__kernel_rem_pio2f+0x46a>
 800ae34:	b10d      	cbz	r5, 800ae3a <__kernel_rem_pio2f+0x47e>
 800ae36:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800ae3a:	9b00      	ldr	r3, [sp, #0]
 800ae3c:	6018      	str	r0, [r3, #0]
 800ae3e:	e7d0      	b.n	800ade2 <__kernel_rem_pio2f+0x426>
 800ae40:	2000      	movs	r0, #0
 800ae42:	af32      	add	r7, sp, #200	; 0xc8
 800ae44:	e7f4      	b.n	800ae30 <__kernel_rem_pio2f+0x474>
 800ae46:	f857 1028 	ldr.w	r1, [r7, r8, lsl #2]
 800ae4a:	f7f5 fe93 	bl	8000b74 <__addsf3>
 800ae4e:	f108 38ff 	add.w	r8, r8, #4294967295
 800ae52:	f1b8 0f00 	cmp.w	r8, #0
 800ae56:	daf6      	bge.n	800ae46 <__kernel_rem_pio2f+0x48a>
 800ae58:	b1ad      	cbz	r5, 800ae86 <__kernel_rem_pio2f+0x4ca>
 800ae5a:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
 800ae5e:	9a00      	ldr	r2, [sp, #0]
 800ae60:	4601      	mov	r1, r0
 800ae62:	6013      	str	r3, [r2, #0]
 800ae64:	9832      	ldr	r0, [sp, #200]	; 0xc8
 800ae66:	f7f5 fe83 	bl	8000b70 <__aeabi_fsub>
 800ae6a:	f04f 0801 	mov.w	r8, #1
 800ae6e:	4544      	cmp	r4, r8
 800ae70:	da0b      	bge.n	800ae8a <__kernel_rem_pio2f+0x4ce>
 800ae72:	b10d      	cbz	r5, 800ae78 <__kernel_rem_pio2f+0x4bc>
 800ae74:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800ae78:	9b00      	ldr	r3, [sp, #0]
 800ae7a:	6058      	str	r0, [r3, #4]
 800ae7c:	e7b1      	b.n	800ade2 <__kernel_rem_pio2f+0x426>
 800ae7e:	46a0      	mov	r8, r4
 800ae80:	2000      	movs	r0, #0
 800ae82:	af32      	add	r7, sp, #200	; 0xc8
 800ae84:	e7e5      	b.n	800ae52 <__kernel_rem_pio2f+0x496>
 800ae86:	4603      	mov	r3, r0
 800ae88:	e7e9      	b.n	800ae5e <__kernel_rem_pio2f+0x4a2>
 800ae8a:	f857 1f04 	ldr.w	r1, [r7, #4]!
 800ae8e:	f7f5 fe71 	bl	8000b74 <__addsf3>
 800ae92:	f108 0801 	add.w	r8, r8, #1
 800ae96:	e7ea      	b.n	800ae6e <__kernel_rem_pio2f+0x4b2>
 800ae98:	f8d8 3000 	ldr.w	r3, [r8]
 800ae9c:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800aea0:	4619      	mov	r1, r3
 800aea2:	4610      	mov	r0, r2
 800aea4:	9302      	str	r3, [sp, #8]
 800aea6:	9201      	str	r2, [sp, #4]
 800aea8:	f7f5 fe64 	bl	8000b74 <__addsf3>
 800aeac:	9a01      	ldr	r2, [sp, #4]
 800aeae:	4601      	mov	r1, r0
 800aeb0:	4681      	mov	r9, r0
 800aeb2:	4610      	mov	r0, r2
 800aeb4:	f7f5 fe5c 	bl	8000b70 <__aeabi_fsub>
 800aeb8:	9b02      	ldr	r3, [sp, #8]
 800aeba:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aebe:	4619      	mov	r1, r3
 800aec0:	f7f5 fe58 	bl	8000b74 <__addsf3>
 800aec4:	f848 0904 	str.w	r0, [r8], #-4
 800aec8:	f8c8 9000 	str.w	r9, [r8]
 800aecc:	e797      	b.n	800adfe <__kernel_rem_pio2f+0x442>
 800aece:	f857 3c04 	ldr.w	r3, [r7, #-4]
 800aed2:	f8d7 a000 	ldr.w	sl, [r7]
 800aed6:	4618      	mov	r0, r3
 800aed8:	4651      	mov	r1, sl
 800aeda:	9301      	str	r3, [sp, #4]
 800aedc:	f7f5 fe4a 	bl	8000b74 <__addsf3>
 800aee0:	9b01      	ldr	r3, [sp, #4]
 800aee2:	4601      	mov	r1, r0
 800aee4:	4680      	mov	r8, r0
 800aee6:	4618      	mov	r0, r3
 800aee8:	f7f5 fe42 	bl	8000b70 <__aeabi_fsub>
 800aeec:	4651      	mov	r1, sl
 800aeee:	f7f5 fe41 	bl	8000b74 <__addsf3>
 800aef2:	f847 0904 	str.w	r0, [r7], #-4
 800aef6:	f109 39ff 	add.w	r9, r9, #4294967295
 800aefa:	f8c7 8000 	str.w	r8, [r7]
 800aefe:	e782      	b.n	800ae06 <__kernel_rem_pio2f+0x44a>
 800af00:	f85b 1024 	ldr.w	r1, [fp, r4, lsl #2]
 800af04:	f7f5 fe36 	bl	8000b74 <__addsf3>
 800af08:	3c01      	subs	r4, #1
 800af0a:	e780      	b.n	800ae0e <__kernel_rem_pio2f+0x452>
 800af0c:	9900      	ldr	r1, [sp, #0]
 800af0e:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 800af12:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800af16:	600a      	str	r2, [r1, #0]
 800af18:	604b      	str	r3, [r1, #4]
 800af1a:	460a      	mov	r2, r1
 800af1c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800af20:	e77f      	b.n	800ae22 <__kernel_rem_pio2f+0x466>
 800af22:	bf00      	nop

0800af24 <scalbnf>:
 800af24:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800af28:	b538      	push	{r3, r4, r5, lr}
 800af2a:	4603      	mov	r3, r0
 800af2c:	460d      	mov	r5, r1
 800af2e:	4604      	mov	r4, r0
 800af30:	d02e      	beq.n	800af90 <scalbnf+0x6c>
 800af32:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800af36:	d304      	bcc.n	800af42 <scalbnf+0x1e>
 800af38:	4601      	mov	r1, r0
 800af3a:	f7f5 fe1b 	bl	8000b74 <__addsf3>
 800af3e:	4603      	mov	r3, r0
 800af40:	e026      	b.n	800af90 <scalbnf+0x6c>
 800af42:	f010 4fff 	tst.w	r0, #2139095040	; 0x7f800000
 800af46:	d118      	bne.n	800af7a <scalbnf+0x56>
 800af48:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 800af4c:	f7f5 ff1a 	bl	8000d84 <__aeabi_fmul>
 800af50:	4a17      	ldr	r2, [pc, #92]	; (800afb0 <scalbnf+0x8c>)
 800af52:	4603      	mov	r3, r0
 800af54:	4295      	cmp	r5, r2
 800af56:	db0c      	blt.n	800af72 <scalbnf+0x4e>
 800af58:	4604      	mov	r4, r0
 800af5a:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800af5e:	3a19      	subs	r2, #25
 800af60:	f24c 3150 	movw	r1, #50000	; 0xc350
 800af64:	428d      	cmp	r5, r1
 800af66:	dd0a      	ble.n	800af7e <scalbnf+0x5a>
 800af68:	4912      	ldr	r1, [pc, #72]	; (800afb4 <scalbnf+0x90>)
 800af6a:	4618      	mov	r0, r3
 800af6c:	f361 001e 	bfi	r0, r1, #0, #31
 800af70:	e000      	b.n	800af74 <scalbnf+0x50>
 800af72:	4911      	ldr	r1, [pc, #68]	; (800afb8 <scalbnf+0x94>)
 800af74:	f7f5 ff06 	bl	8000d84 <__aeabi_fmul>
 800af78:	e7e1      	b.n	800af3e <scalbnf+0x1a>
 800af7a:	0dd2      	lsrs	r2, r2, #23
 800af7c:	e7f0      	b.n	800af60 <scalbnf+0x3c>
 800af7e:	1951      	adds	r1, r2, r5
 800af80:	29fe      	cmp	r1, #254	; 0xfe
 800af82:	dcf1      	bgt.n	800af68 <scalbnf+0x44>
 800af84:	2900      	cmp	r1, #0
 800af86:	dd05      	ble.n	800af94 <scalbnf+0x70>
 800af88:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
 800af8c:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 800af90:	4618      	mov	r0, r3
 800af92:	bd38      	pop	{r3, r4, r5, pc}
 800af94:	f111 0f16 	cmn.w	r1, #22
 800af98:	da01      	bge.n	800af9e <scalbnf+0x7a>
 800af9a:	4907      	ldr	r1, [pc, #28]	; (800afb8 <scalbnf+0x94>)
 800af9c:	e7e5      	b.n	800af6a <scalbnf+0x46>
 800af9e:	f101 0019 	add.w	r0, r1, #25
 800afa2:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
 800afa6:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
 800afaa:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 800afae:	e7e1      	b.n	800af74 <scalbnf+0x50>
 800afb0:	ffff3cb0 	.word	0xffff3cb0
 800afb4:	7149f2ca 	.word	0x7149f2ca
 800afb8:	0da24260 	.word	0x0da24260

0800afbc <floorf>:
 800afbc:	b570      	push	{r4, r5, r6, lr}
 800afbe:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 800afc2:	3d7f      	subs	r5, #127	; 0x7f
 800afc4:	2d16      	cmp	r5, #22
 800afc6:	4601      	mov	r1, r0
 800afc8:	4604      	mov	r4, r0
 800afca:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 800afce:	dc25      	bgt.n	800b01c <floorf+0x60>
 800afd0:	2d00      	cmp	r5, #0
 800afd2:	da0e      	bge.n	800aff2 <floorf+0x36>
 800afd4:	4916      	ldr	r1, [pc, #88]	; (800b030 <floorf+0x74>)
 800afd6:	f7f5 fdcd 	bl	8000b74 <__addsf3>
 800afda:	2100      	movs	r1, #0
 800afdc:	f7f6 f88e 	bl	80010fc <__aeabi_fcmpgt>
 800afe0:	b128      	cbz	r0, 800afee <floorf+0x32>
 800afe2:	2c00      	cmp	r4, #0
 800afe4:	da22      	bge.n	800b02c <floorf+0x70>
 800afe6:	4b13      	ldr	r3, [pc, #76]	; (800b034 <floorf+0x78>)
 800afe8:	2e00      	cmp	r6, #0
 800afea:	bf18      	it	ne
 800afec:	461c      	movne	r4, r3
 800afee:	4621      	mov	r1, r4
 800aff0:	e01a      	b.n	800b028 <floorf+0x6c>
 800aff2:	4e11      	ldr	r6, [pc, #68]	; (800b038 <floorf+0x7c>)
 800aff4:	412e      	asrs	r6, r5
 800aff6:	4230      	tst	r0, r6
 800aff8:	d016      	beq.n	800b028 <floorf+0x6c>
 800affa:	490d      	ldr	r1, [pc, #52]	; (800b030 <floorf+0x74>)
 800affc:	f7f5 fdba 	bl	8000b74 <__addsf3>
 800b000:	2100      	movs	r1, #0
 800b002:	f7f6 f87b 	bl	80010fc <__aeabi_fcmpgt>
 800b006:	2800      	cmp	r0, #0
 800b008:	d0f1      	beq.n	800afee <floorf+0x32>
 800b00a:	2c00      	cmp	r4, #0
 800b00c:	bfbe      	ittt	lt
 800b00e:	f44f 0300 	movlt.w	r3, #8388608	; 0x800000
 800b012:	412b      	asrlt	r3, r5
 800b014:	18e4      	addlt	r4, r4, r3
 800b016:	ea24 0406 	bic.w	r4, r4, r6
 800b01a:	e7e8      	b.n	800afee <floorf+0x32>
 800b01c:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800b020:	d302      	bcc.n	800b028 <floorf+0x6c>
 800b022:	f7f5 fda7 	bl	8000b74 <__addsf3>
 800b026:	4601      	mov	r1, r0
 800b028:	4608      	mov	r0, r1
 800b02a:	bd70      	pop	{r4, r5, r6, pc}
 800b02c:	2400      	movs	r4, #0
 800b02e:	e7de      	b.n	800afee <floorf+0x32>
 800b030:	7149f2ca 	.word	0x7149f2ca
 800b034:	bf800000 	.word	0xbf800000
 800b038:	007fffff 	.word	0x007fffff

0800b03c <_init>:
 800b03c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b03e:	bf00      	nop
 800b040:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b042:	bc08      	pop	{r3}
 800b044:	469e      	mov	lr, r3
 800b046:	4770      	bx	lr

0800b048 <_fini>:
 800b048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b04a:	bf00      	nop
 800b04c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b04e:	bc08      	pop	{r3}
 800b050:	469e      	mov	lr, r3
 800b052:	4770      	bx	lr
