<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7vx485tffg1761-2" LaunchTime="1476383867">
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="RDI-RDI" Name="HighLevel.vdi"/>
  <File Type="BG-DRC" Name="HighLevel.drc"/>
  <File Type="BG-BGN" Name="HighLevel.bgn"/>
  <File Type="BITSTR-SYSDEF" Name="HighLevel.sysdef"/>
  <File Type="BITSTR-MMI" Name="HighLevel.mmi"/>
  <File Type="BITSTR-BMM" Name="HighLevel_bd.bmm"/>
  <File Type="BITSTR-NKY" Name="HighLevel.nky"/>
  <File Type="BITSTR-RBT" Name="HighLevel.rbt"/>
  <File Type="BITSTR-MSK" Name="HighLevel.msk"/>
  <File Type="BG-BIN" Name="HighLevel.bin"/>
  <File Type="BG-BIT" Name="HighLevel.bit"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="HighLevel_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="HighLevel_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="HighLevel_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="HighLevel_postroute_physopt.dcp"/>
  <File Type="ROUTE-SIMILARITY" Name="HighLevel_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-TIMING-RPX" Name="HighLevel_timing_summary_routed.rpx"/>
  <File Type="ROUTE-TIMING-PB" Name="HighLevel_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="HighLevel_timing_summary_routed.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="HighLevel_route_status.pb"/>
  <File Type="ROUTE-STATUS" Name="HighLevel_route_status.rpt"/>
  <File Type="ROUTE-PWR-SUM" Name="HighLevel_power_summary_routed.pb"/>
  <File Type="ROUTE-PWR" Name="HighLevel_power_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="HighLevel_drc_routed.pb"/>
  <File Type="ROUTE-DRC" Name="HighLevel_drc_routed.rpt"/>
  <File Type="ROUTE-DCP" Name="HighLevel_routed.dcp"/>
  <File Type="PHYSOPT-DRC" Name="HighLevel_drc_physopted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="HighLevel_physopt.dcp"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="HighLevel_postplace_pwropt.dcp"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="HighLevel_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="HighLevel_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-CTRL" Name="HighLevel_control_sets_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="HighLevel_utilization_placed.pb"/>
  <File Type="PLACE-UTIL" Name="HighLevel_utilization_placed.rpt"/>
  <File Type="PLACE-CLK" Name="HighLevel_clock_utilization_placed.rpt"/>
  <File Type="PLACE-IO" Name="HighLevel_io_placed.rpt"/>
  <File Type="PLACE-DCP" Name="HighLevel_placed.dcp"/>
  <File Type="PWROPT-DRC" Name="HighLevel_drc_pwropted.rpt"/>
  <File Type="PWROPT-DCP" Name="HighLevel_pwropt.dcp"/>
  <File Type="OPT-DRC" Name="HighLevel_drc_opted.rpt"/>
  <File Type="OPT-DCP" Name="HighLevel_opt.dcp"/>
  <File Type="PA-TCL" Name="HighLevel.tcl"/>
  <File Type="RUN-STRAT" Name="$PDATADIR/runs/impl_1/impl_1.psg"/>
  <File Type="RUN-SRCS" Name="$PDATADIR/runs/impl_1/sources.xml"/>
  <File Type="RUN-CONSTRS" Name="$PDATADIR/runs/impl_1/constrs_in.xml"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../ISE_PROJECT/ALUTest.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../ISE_PROJECT/decoder3_8.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../ISE_PROJECT/mux.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../ISE_PROJECT/decoder4_16.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../ISE_PROJECT/sevensegment.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../ISE_PROJECT/mux_array.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../ISE_PROJECT/ClockDivider.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../ISE_PROJECT/Registers.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../ISE_PROJECT/ProgramMemory.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../ISE_PROJECT/PC.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../ISE_PROJECT/JumpLogic.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../ISE_PROJECT/InstructionMemory.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../ISE_PROJECT/DoubleSevenSegment.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../ISE_PROJECT/ControlLogic.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../ISE_PROJECT/Binary_BCD.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../ISE_PROJECT/ALU.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../ISE_PROJECT/HighLevel.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../ISE_PROJECT/memory.list">
      <FileInfo SFType="TXT">
        <Attr Name="Library" Val="xil_defaultlib"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/import_ise_summary.txt"/>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="HighLevel"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/testConstaints.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/testConstaints.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Flow_RuntimeOptimized" Flow="Vivado Implementation 2014"/>
    <Step Id="init_design"/>
    <Step Id="opt_design">
      <Option Id="Directive">4</Option>
    </Step>
    <Step Id="power_opt_design"/>
    <Step Id="place_design">
      <Option Id="Directive">15</Option>
    </Step>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design">
      <Option Id="Directive">5</Option>
    </Step>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="clk_wiz_0"/>
</GenRun>
