Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: lab_final.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab_final.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab_final"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : lab_final
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/debounce.vhd" in Library work.
Entity <switch_debounce> compiled.
Entity <switch_debounce> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/CRenc4bin.vhd" in Library work.
Entity <CRenc4bin> compiled.
Entity <CRenc4bin> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/DCM_100M.vhd" in Library work.
Entity <DCM_100M> compiled.
Entity <DCM_100M> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/key_detect.vhd" in Library work.
Entity <key_detect> compiled.
Entity <key_detect> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/James/Documents/Xlink_projects/lab_final/modules/col_strobe.vhd" in Library work.
Entity <col_strobe> compiled.
Entity <col_strobe> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/oneshot.vhd" in Library work.
Entity <oneshot> compiled.
Entity <oneshot> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/decoder16keyEn.vhd" in Library work.
Entity <decoder16keyEn> compiled.
Entity <decoder16keyEn> (Architecture <Doric>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/key4_dbnc.vhd" in Library work.
Entity <key4_dbnc> compiled.
Entity <key4_dbnc> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/sel_strobeB.vhd" in Library work.
Entity <sel_strobeB> compiled.
Entity <sel_strobeB> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/bin2BCD3en.vhd" in Library work.
Entity <bin2BCD3en> compiled.
Entity <bin2BCD3en> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/mux4SSD.vhd" in Library work.
Entity <mux4SSD> compiled.
Entity <mux4SSD> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/SSD_1dig.vhd" in Library work.
Entity <SSD_1dig> compiled.
Entity <SSD_1dig> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/sRAM32x8_ex_pgm_instr.vhd" in Library work.
Entity <sRAM32x8_ex_pgm_instr> compiled.
Entity <sRAM32x8_ex_pgm_instr> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/sRAM32x8_ex_pgm_data.vhd" in Library work.
Entity <sRAM32x8_ex_pgm_data> compiled.
Entity <sRAM32x8_ex_pgm_data> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_KEYPAD_FINAL.vhf" in Library work.
Entity <lab_KEYPAD_FINAL> compiled.
Entity <lab_KEYPAD_FINAL> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" in Library work.
Entity <INV8_MXILINX_lab_final> compiled.
Entity <INV8_MXILINX_lab_final> (Architecture <BEHAVIORAL>) compiled.
Entity <AND8_MXILINX_lab_final> compiled.
Entity <AND8_MXILINX_lab_final> (Architecture <BEHAVIORAL>) compiled.
Entity <InstructionSymbols_MUSER_lab_final> compiled.
Entity <InstructionSymbols_MUSER_lab_final> (Architecture <BEHAVIORAL>) compiled.
Entity <ProgramGround_MUSER_lab_final> compiled.
Entity <ProgramGround_MUSER_lab_final> (Architecture <BEHAVIORAL>) compiled.
Entity <MUX8Bit_MUSER_lab_final> compiled.
Entity <MUX8Bit_MUSER_lab_final> (Architecture <BEHAVIORAL>) compiled.
Entity <hexShifter8_MUSER_lab_final> compiled.
Entity <hexShifter8_MUSER_lab_final> (Architecture <BEHAVIORAL>) compiled.
Entity <FD8CE_MXILINX_lab_final> compiled.
Entity <FD8CE_MXILINX_lab_final> (Architecture <BEHAVIORAL>) compiled.
Entity <ADD8_MXILINX_lab_final> compiled.
Entity <ADD8_MXILINX_lab_final> (Architecture <BEHAVIORAL>) compiled.
Entity <FD4CE_MXILINX_lab_final> compiled.
Entity <FD4CE_MXILINX_lab_final> (Architecture <BEHAVIORAL>) compiled.
Entity <D_Register_MUSER_lab_final> compiled.
Entity <D_Register_MUSER_lab_final> (Architecture <BEHAVIORAL>) compiled.
Entity <I_Register_MUSER_lab_final> compiled.
Entity <I_Register_MUSER_lab_final> (Architecture <BEHAVIORAL>) compiled.
Entity <Address_MUSER_lab_final> compiled.
Entity <Address_MUSER_lab_final> (Architecture <BEHAVIORAL>) compiled.
Entity <Registers_MUSER_lab_final> compiled.
Entity <Registers_MUSER_lab_final> (Architecture <BEHAVIORAL>) compiled.
Entity <Output_DebugMode_MUSER_lab_final> compiled.
Entity <Output_DebugMode_MUSER_lab_final> (Architecture <BEHAVIORAL>) compiled.
Entity <I_Memory_MUSER_lab_final> compiled.
Entity <I_Memory_MUSER_lab_final> (Architecture <BEHAVIORAL>) compiled.
Entity <D_Memory_MUSER_lab_final> compiled.
Entity <D_Memory_MUSER_lab_final> (Architecture <BEHAVIORAL>) compiled.
Entity <Memory_MUSER_lab_final> compiled.
Entity <Memory_MUSER_lab_final> (Architecture <BEHAVIORAL>) compiled.
Entity <M2_1B1_MXILINX_lab_final> compiled.
Entity <M2_1B1_MXILINX_lab_final> (Architecture <BEHAVIORAL>) compiled.
Entity <M2_1_MXILINX_lab_final> compiled.
Entity <M2_1_MXILINX_lab_final> (Architecture <BEHAVIORAL>) compiled.
Entity <FTCLEX_MXILINX_lab_final> compiled.
Entity <FTCLEX_MXILINX_lab_final> (Architecture <BEHAVIORAL>) compiled.
Entity <CB4CLED_MXILINX_lab_final> compiled.
Entity <CB4CLED_MXILINX_lab_final> (Architecture <BEHAVIORAL>) compiled.
Entity <CB8CLED_MXILINX_lab_final> compiled.
Entity <CB8CLED_MXILINX_lab_final> (Architecture <BEHAVIORAL>) compiled.
Entity <P_Counter_MUSER_lab_final> compiled.
Entity <P_Counter_MUSER_lab_final> (Architecture <BEHAVIORAL>) compiled.
Entity <ADSU8_MXILINX_lab_final> compiled.
Entity <ADSU8_MXILINX_lab_final> (Architecture <BEHAVIORAL>) compiled.
Entity <ALU_MUSER_lab_final> compiled.
Entity <ALU_MUSER_lab_final> (Architecture <BEHAVIORAL>) compiled.
Entity <lab_final> compiled.
Entity <lab_final> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/ALU.vhf" in Library work.
Entity <ADSU8_MXILINX_ALU> compiled.
Entity <ADSU8_MXILINX_ALU> (Architecture <BEHAVIORAL>) compiled.
Entity <ALU> compiled.
Entity <ALU> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/Memory.vhf" in Library work.
Entity <MUX8Bit_MUSER_Memory> compiled.
Entity <MUX8Bit_MUSER_Memory> (Architecture <BEHAVIORAL>) compiled.
Entity <hexShifter8_MUSER_Memory> compiled.
Entity <hexShifter8_MUSER_Memory> (Architecture <BEHAVIORAL>) compiled.
Entity <FD8CE_MXILINX_Memory> compiled.
Entity <FD8CE_MXILINX_Memory> (Architecture <BEHAVIORAL>) compiled.
Entity <ADD8_MXILINX_Memory> compiled.
Entity <ADD8_MXILINX_Memory> (Architecture <BEHAVIORAL>) compiled.
Entity <FD4CE_MXILINX_Memory> compiled.
Entity <FD4CE_MXILINX_Memory> (Architecture <BEHAVIORAL>) compiled.
Entity <D_Register_MUSER_Memory> compiled.
Entity <D_Register_MUSER_Memory> (Architecture <BEHAVIORAL>) compiled.
Entity <I_Register_MUSER_Memory> compiled.
Entity <I_Register_MUSER_Memory> (Architecture <BEHAVIORAL>) compiled.
Entity <Address_MUSER_Memory> compiled.
Entity <Address_MUSER_Memory> (Architecture <BEHAVIORAL>) compiled.
Entity <Registers_MUSER_Memory> compiled.
Entity <Registers_MUSER_Memory> (Architecture <BEHAVIORAL>) compiled.
Entity <Output_DebugMode_MUSER_Memory> compiled.
Entity <Output_DebugMode_MUSER_Memory> (Architecture <BEHAVIORAL>) compiled.
Entity <I_Memory_MUSER_Memory> compiled.
Entity <I_Memory_MUSER_Memory> (Architecture <BEHAVIORAL>) compiled.
Entity <D_Memory_MUSER_Memory> compiled.
Entity <D_Memory_MUSER_Memory> (Architecture <BEHAVIORAL>) compiled.
Entity <Memory> compiled.
Entity <Memory> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/ProgramGround.vhf" in Library work.
Entity <INV8_MXILINX_ProgramGround> compiled.
Entity <INV8_MXILINX_ProgramGround> (Architecture <BEHAVIORAL>) compiled.
Entity <AND8_MXILINX_ProgramGround> compiled.
Entity <AND8_MXILINX_ProgramGround> (Architecture <BEHAVIORAL>) compiled.
Entity <InstructionSymbols_MUSER_ProgramGround> compiled.
Entity <InstructionSymbols_MUSER_ProgramGround> (Architecture <BEHAVIORAL>) compiled.
Entity <ProgramGround> compiled.
Entity <ProgramGround> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/P_Counter.vhf" in Library work.
Entity <M2_1B1_MXILINX_P_Counter> compiled.
Entity <M2_1B1_MXILINX_P_Counter> (Architecture <BEHAVIORAL>) compiled.
Entity <M2_1_MXILINX_P_Counter> compiled.
Entity <M2_1_MXILINX_P_Counter> (Architecture <BEHAVIORAL>) compiled.
Entity <FTCLEX_MXILINX_P_Counter> compiled.
Entity <FTCLEX_MXILINX_P_Counter> (Architecture <BEHAVIORAL>) compiled.
Entity <CB4CLED_MXILINX_P_Counter> compiled.
Entity <CB4CLED_MXILINX_P_Counter> (Architecture <BEHAVIORAL>) compiled.
Entity <CB8CLED_MXILINX_P_Counter> compiled.
Entity <CB8CLED_MXILINX_P_Counter> (Architecture <BEHAVIORAL>) compiled.
Entity <P_Counter> compiled.
Entity <P_Counter> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/D_Memory.vhf" in Library work.
Entity <D_Memory> compiled.
Entity <D_Memory> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/InstructionSymbols.vhf" in Library work.
Entity <INV8_MXILINX_InstructionSymbols> compiled.
Entity <INV8_MXILINX_InstructionSymbols> (Architecture <BEHAVIORAL>) compiled.
Entity <AND8_MXILINX_InstructionSymbols> compiled.
Entity <AND8_MXILINX_InstructionSymbols> (Architecture <BEHAVIORAL>) compiled.
Entity <InstructionSymbols> compiled.
Entity <InstructionSymbols> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/I_Memory.vhf" in Library work.
Entity <I_Memory> compiled.
Entity <I_Memory> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/MUX8Bit.vhf" in Library work.
Entity <MUX8Bit> compiled.
Entity <MUX8Bit> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/Output_DebugMode.vhf" in Library work.
Entity <Output_DebugMode> compiled.
Entity <Output_DebugMode> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/Registers.vhf" in Library work.
Entity <hexShifter8_MUSER_Registers> compiled.
Entity <hexShifter8_MUSER_Registers> (Architecture <BEHAVIORAL>) compiled.
Entity <FD8CE_MXILINX_Registers> compiled.
Entity <FD8CE_MXILINX_Registers> (Architecture <BEHAVIORAL>) compiled.
Entity <ADD8_MXILINX_Registers> compiled.
Entity <ADD8_MXILINX_Registers> (Architecture <BEHAVIORAL>) compiled.
Entity <FD4CE_MXILINX_Registers> compiled.
Entity <FD4CE_MXILINX_Registers> (Architecture <BEHAVIORAL>) compiled.
Entity <D_Register_MUSER_Registers> compiled.
Entity <D_Register_MUSER_Registers> (Architecture <BEHAVIORAL>) compiled.
Entity <I_Register_MUSER_Registers> compiled.
Entity <I_Register_MUSER_Registers> (Architecture <BEHAVIORAL>) compiled.
Entity <Address_MUSER_Registers> compiled.
Entity <Address_MUSER_Registers> (Architecture <BEHAVIORAL>) compiled.
Entity <Registers> compiled.
Entity <Registers> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/Address.vhf" in Library work.
Entity <hexShifter8_MUSER_Address> compiled.
Entity <hexShifter8_MUSER_Address> (Architecture <BEHAVIORAL>) compiled.
Entity <FD8CE_MXILINX_Address> compiled.
Entity <FD8CE_MXILINX_Address> (Architecture <BEHAVIORAL>) compiled.
Entity <ADD8_MXILINX_Address> compiled.
Entity <ADD8_MXILINX_Address> (Architecture <BEHAVIORAL>) compiled.
Entity <FD4CE_MXILINX_Address> compiled.
Entity <FD4CE_MXILINX_Address> (Architecture <BEHAVIORAL>) compiled.
Entity <Address> compiled.
Entity <Address> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/D_Register.vhf" in Library work.
Entity <hexShifter8_MUSER_D_Register> compiled.
Entity <hexShifter8_MUSER_D_Register> (Architecture <BEHAVIORAL>) compiled.
Entity <FD8CE_MXILINX_D_Register> compiled.
Entity <FD8CE_MXILINX_D_Register> (Architecture <BEHAVIORAL>) compiled.
Entity <ADD8_MXILINX_D_Register> compiled.
Entity <ADD8_MXILINX_D_Register> (Architecture <BEHAVIORAL>) compiled.
Entity <FD4CE_MXILINX_D_Register> compiled.
Entity <FD4CE_MXILINX_D_Register> (Architecture <BEHAVIORAL>) compiled.
Entity <D_Register> compiled.
Entity <D_Register> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/I_Register.vhf" in Library work.
Entity <hexShifter8_MUSER_I_Register> compiled.
Entity <hexShifter8_MUSER_I_Register> (Architecture <BEHAVIORAL>) compiled.
Entity <FD8CE_MXILINX_I_Register> compiled.
Entity <FD8CE_MXILINX_I_Register> (Architecture <BEHAVIORAL>) compiled.
Entity <ADD8_MXILINX_I_Register> compiled.
Entity <ADD8_MXILINX_I_Register> (Architecture <BEHAVIORAL>) compiled.
Entity <FD4CE_MXILINX_I_Register> compiled.
Entity <FD4CE_MXILINX_I_Register> (Architecture <BEHAVIORAL>) compiled.
Entity <I_Register> compiled.
Entity <I_Register> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/hexShifter8.vhf" in Library work.
Entity <hexShifter8> compiled.
Entity <hexShifter8> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <lab_final> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <ALU_MUSER_lab_final> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <DCM_100M> in library <work> (architecture <Behavioral>) with generics.
	DIV100 = 25
	DIV100k = 25000
	DIV100m = 25000000
	DIV10k = 2500
	DIV1m = 250000

Analyzing hierarchy for entity <M2_1_MXILINX_lab_final> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <P_Counter_MUSER_lab_final> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <Memory_MUSER_lab_final> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <ProgramGround_MUSER_lab_final> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <ADSU8_MXILINX_lab_final> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <CB8CLED_MXILINX_lab_final> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <CB4CLED_MXILINX_lab_final> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <D_Memory_MUSER_lab_final> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <Registers_MUSER_lab_final> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <I_Memory_MUSER_lab_final> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <Output_DebugMode_MUSER_lab_final> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <MUX8Bit_MUSER_lab_final> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <lab_KEYPAD_FINAL> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <InstructionSymbols_MUSER_lab_final> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <FTCLEX_MXILINX_lab_final> in library <work> (architecture <BEHAVIORAL>) with generics.
	INIT = '0'

Analyzing hierarchy for entity <M2_1_MXILINX_lab_final> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <M2_1B1_MXILINX_lab_final> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <sRAM32x8_ex_pgm_data> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Address_MUSER_lab_final> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <I_Register_MUSER_lab_final> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <D_Register_MUSER_lab_final> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <sRAM32x8_ex_pgm_instr> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <sel_strobeB> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <bin2BCD3en> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <mux4SSD> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <SSD_1dig> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <DCM_100M> in library <work> (architecture <Behavioral>) with generics.
	DIV100 = 25
	DIV100k = 25000
	DIV100m = 25000000
	DIV10k = 2500
	DIV1m = 250000

Analyzing hierarchy for entity <CRenc4bin> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <key_detect> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <col_strobe> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <oneshot> in library <work> (architecture <Behavioral>) with generics.
	Plock = 6000
	Pstart = 50
	Pwid = 80

Analyzing hierarchy for entity <decoder16keyEn> in library <work> (architecture <Doric>).

Analyzing hierarchy for entity <key4_dbnc> in library <work> (architecture <Behavioral>) with generics.
	lockperiod = 1000

Analyzing hierarchy for entity <AND8_MXILINX_lab_final> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <INV8_MXILINX_lab_final> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <FD8CE_MXILINX_lab_final> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <FD4CE_MXILINX_lab_final> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <ADD8_MXILINX_lab_final> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <hexShifter8_MUSER_lab_final> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <switch_debounce> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <lab_final> in library <work> (Architecture <BEHAVIORAL>).
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 3828: Unconnected output port 'Output' of component 'ALU_MUSER_lab_final'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 3828: Unconnected output port 'Overflow' of component 'ALU_MUSER_lab_final'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 3828: Unconnected output port 'XLXN_5' of component 'ALU_MUSER_lab_final'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 3839: Unconnected output port 'CLK10k' of component 'DCM_100M'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 3839: Unconnected output port 'CLK1k' of component 'DCM_100M'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 3839: Unconnected output port 'CLK100' of component 'DCM_100M'.
    Set user-defined property "HU_SET =  XLXI_44_55" for instance <XLXI_44> in unit <lab_final>.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 3854: Unconnected output port 'Q' of component 'P_Counter_MUSER_lab_final'.
Entity <lab_final> analyzed. Unit <lab_final> generated.

Analyzing Entity <ALU_MUSER_lab_final> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "HU_SET =  XLXI_1_54" for instance <XLXI_1> in unit <ALU_MUSER_lab_final>.
Entity <ALU_MUSER_lab_final> analyzed. Unit <ALU_MUSER_lab_final> generated.

Analyzing Entity <ADSU8_MXILINX_lab_final> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_16> in unit <ADSU8_MXILINX_lab_final>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_17> in unit <ADSU8_MXILINX_lab_final>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_18> in unit <ADSU8_MXILINX_lab_final>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_19> in unit <ADSU8_MXILINX_lab_final>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_20> in unit <ADSU8_MXILINX_lab_final>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_21> in unit <ADSU8_MXILINX_lab_final>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_22> in unit <ADSU8_MXILINX_lab_final>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_23> in unit <ADSU8_MXILINX_lab_final>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_55> in unit <ADSU8_MXILINX_lab_final>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_58> in unit <ADSU8_MXILINX_lab_final>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_62> in unit <ADSU8_MXILINX_lab_final>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_63> in unit <ADSU8_MXILINX_lab_final>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_64> in unit <ADSU8_MXILINX_lab_final>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_107> in unit <ADSU8_MXILINX_lab_final>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_110> in unit <ADSU8_MXILINX_lab_final>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_111> in unit <ADSU8_MXILINX_lab_final>.
Entity <ADSU8_MXILINX_lab_final> analyzed. Unit <ADSU8_MXILINX_lab_final> generated.

Analyzing generic Entity <DCM_100M> in library <work> (Architecture <Behavioral>).
	DIV100 = 25
	DIV100k = 25000
	DIV100m = 25000000
	DIV10k = 2500
	DIV1m = 250000
Entity <DCM_100M> analyzed. Unit <DCM_100M> generated.

Analyzing Entity <M2_1_MXILINX_lab_final> in library <work> (Architecture <BEHAVIORAL>).
Entity <M2_1_MXILINX_lab_final> analyzed. Unit <M2_1_MXILINX_lab_final> generated.

Analyzing Entity <P_Counter_MUSER_lab_final> in library <work> (Architecture <BEHAVIORAL>).
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 3231: Unconnected output port 'CEO' of component 'CB8CLED_MXILINX_lab_final'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 3231: Unconnected output port 'TC' of component 'CB8CLED_MXILINX_lab_final'.
    Set user-defined property "HU_SET =  XLXI_1_52" for instance <XLXI_1> in unit <P_Counter_MUSER_lab_final>.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 3258: Unconnected output port 'CEO' of component 'CB4CLED_MXILINX_lab_final'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 3258: Unconnected output port 'Q3' of component 'CB4CLED_MXILINX_lab_final'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 3258: Unconnected output port 'TC' of component 'CB4CLED_MXILINX_lab_final'.
    Set user-defined property "HU_SET =  XLXI_6_53" for instance <XLXI_6> in unit <P_Counter_MUSER_lab_final>.
Entity <P_Counter_MUSER_lab_final> analyzed. Unit <P_Counter_MUSER_lab_final> generated.

Analyzing Entity <CB8CLED_MXILINX_lab_final> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "HU_SET =  I_Q0_43" for instance <I_Q0> in unit <CB8CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_Q1_42" for instance <I_Q1> in unit <CB8CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_Q2_41" for instance <I_Q2> in unit <CB8CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_Q3_40" for instance <I_Q3> in unit <CB8CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_Q4_39" for instance <I_Q4> in unit <CB8CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_Q5_38" for instance <I_Q5> in unit <CB8CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_Q6_37" for instance <I_Q6> in unit <CB8CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_Q7_36" for instance <I_Q7> in unit <CB8CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_TC_48" for instance <I_TC> in unit <CB8CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_T1_51" for instance <I_T1> in unit <CB8CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_T2_44" for instance <I_T2> in unit <CB8CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_T3_45" for instance <I_T3> in unit <CB8CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_T4_50" for instance <I_T4> in unit <CB8CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_T5_49" for instance <I_T5> in unit <CB8CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_T6_46" for instance <I_T6> in unit <CB8CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_T7_47" for instance <I_T7> in unit <CB8CLED_MXILINX_lab_final>.
Entity <CB8CLED_MXILINX_lab_final> analyzed. Unit <CB8CLED_MXILINX_lab_final> generated.

Analyzing generic Entity <FTCLEX_MXILINX_lab_final> in library <work> (Architecture <BEHAVIORAL>).
	INIT = '0'
    Set user-defined property "HU_SET =  I_36_30_27" for instance <I_36_30> in unit <FTCLEX_MXILINX_lab_final>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCLEX_MXILINX_lab_final>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTCLEX_MXILINX_lab_final>.
Entity <FTCLEX_MXILINX_lab_final> analyzed. Unit <FTCLEX_MXILINX_lab_final> generated.

Analyzing Entity <M2_1B1_MXILINX_lab_final> in library <work> (Architecture <BEHAVIORAL>).
Entity <M2_1B1_MXILINX_lab_final> analyzed. Unit <M2_1B1_MXILINX_lab_final> generated.

Analyzing Entity <CB4CLED_MXILINX_lab_final> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "HU_SET =  I_Q0_31" for instance <I_Q0> in unit <CB4CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_Q1_30" for instance <I_Q1> in unit <CB4CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_Q2_29" for instance <I_Q2> in unit <CB4CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_Q3_28" for instance <I_Q3> in unit <CB4CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_TC_34" for instance <I_TC> in unit <CB4CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_T1_35" for instance <I_T1> in unit <CB4CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_T2_32" for instance <I_T2> in unit <CB4CLED_MXILINX_lab_final>.
    Set user-defined property "HU_SET =  I_T3_33" for instance <I_T3> in unit <CB4CLED_MXILINX_lab_final>.
Entity <CB4CLED_MXILINX_lab_final> analyzed. Unit <CB4CLED_MXILINX_lab_final> generated.

Analyzing Entity <Memory_MUSER_lab_final> in library <work> (Architecture <BEHAVIORAL>).
Entity <Memory_MUSER_lab_final> analyzed. Unit <Memory_MUSER_lab_final> generated.

Analyzing Entity <D_Memory_MUSER_lab_final> in library <work> (Architecture <BEHAVIORAL>).
Entity <D_Memory_MUSER_lab_final> analyzed. Unit <D_Memory_MUSER_lab_final> generated.

Analyzing Entity <sRAM32x8_ex_pgm_data> in library <work> (Architecture <Behavioral>).
Entity <sRAM32x8_ex_pgm_data> analyzed. Unit <sRAM32x8_ex_pgm_data> generated.

Analyzing Entity <Registers_MUSER_lab_final> in library <work> (Architecture <BEHAVIORAL>).
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 1731: Unconnected output port 'Q' of component 'Address_MUSER_lab_final'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 1743: Unconnected output port 'Q' of component 'I_Register_MUSER_lab_final'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 1743: Unconnected output port 'G' of component 'I_Register_MUSER_lab_final'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 1756: Unconnected output port 'Q' of component 'D_Register_MUSER_lab_final'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 1756: Unconnected output port 'G' of component 'D_Register_MUSER_lab_final'.
Entity <Registers_MUSER_lab_final> analyzed. Unit <Registers_MUSER_lab_final> generated.

Analyzing Entity <Address_MUSER_lab_final> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "HU_SET =  XLXI_41_26" for instance <XLXI_41> in unit <Address_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_46_23" for instance <XLXI_46> in unit <Address_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_47_24" for instance <XLXI_47> in unit <Address_MUSER_lab_final>.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 1629: Unconnected output port 'CO' of component 'ADD8_MXILINX_lab_final'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 1629: Unconnected output port 'OFL' of component 'ADD8_MXILINX_lab_final'.
    Set user-defined property "HU_SET =  XLXI_59_25" for instance <XLXI_59> in unit <Address_MUSER_lab_final>.
Entity <Address_MUSER_lab_final> analyzed. Unit <Address_MUSER_lab_final> generated.

Analyzing Entity <FD8CE_MXILINX_lab_final> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD8CE_MXILINX_lab_final>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD8CE_MXILINX_lab_final>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD8CE_MXILINX_lab_final>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD8CE_MXILINX_lab_final>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD8CE_MXILINX_lab_final>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD8CE_MXILINX_lab_final>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD8CE_MXILINX_lab_final>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD8CE_MXILINX_lab_final>.
Entity <FD8CE_MXILINX_lab_final> analyzed. Unit <FD8CE_MXILINX_lab_final> generated.

Analyzing Entity <FD4CE_MXILINX_lab_final> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD4CE_MXILINX_lab_final>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD4CE_MXILINX_lab_final>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD4CE_MXILINX_lab_final>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD4CE_MXILINX_lab_final>.
Entity <FD4CE_MXILINX_lab_final> analyzed. Unit <FD4CE_MXILINX_lab_final> generated.

Analyzing Entity <ADD8_MXILINX_lab_final> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_16> in unit <ADD8_MXILINX_lab_final>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_17> in unit <ADD8_MXILINX_lab_final>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_18> in unit <ADD8_MXILINX_lab_final>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_19> in unit <ADD8_MXILINX_lab_final>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_20> in unit <ADD8_MXILINX_lab_final>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_21> in unit <ADD8_MXILINX_lab_final>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_22> in unit <ADD8_MXILINX_lab_final>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_23> in unit <ADD8_MXILINX_lab_final>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_55> in unit <ADD8_MXILINX_lab_final>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_58> in unit <ADD8_MXILINX_lab_final>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_62> in unit <ADD8_MXILINX_lab_final>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_63> in unit <ADD8_MXILINX_lab_final>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_64> in unit <ADD8_MXILINX_lab_final>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_107> in unit <ADD8_MXILINX_lab_final>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_110> in unit <ADD8_MXILINX_lab_final>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_111> in unit <ADD8_MXILINX_lab_final>.
Entity <ADD8_MXILINX_lab_final> analyzed. Unit <ADD8_MXILINX_lab_final> generated.

Analyzing Entity <hexShifter8_MUSER_lab_final> in library <work> (Architecture <BEHAVIORAL>).
Entity <hexShifter8_MUSER_lab_final> analyzed. Unit <hexShifter8_MUSER_lab_final> generated.

Analyzing Entity <I_Register_MUSER_lab_final> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "HU_SET =  XLXI_41_22" for instance <XLXI_41> in unit <I_Register_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_46_19" for instance <XLXI_46> in unit <I_Register_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_47_20" for instance <XLXI_47> in unit <I_Register_MUSER_lab_final>.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 1470: Unconnected output port 'CO' of component 'ADD8_MXILINX_lab_final'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 1470: Unconnected output port 'OFL' of component 'ADD8_MXILINX_lab_final'.
    Set user-defined property "HU_SET =  XLXI_59_21" for instance <XLXI_59> in unit <I_Register_MUSER_lab_final>.
Entity <I_Register_MUSER_lab_final> analyzed. Unit <I_Register_MUSER_lab_final> generated.

Analyzing Entity <D_Register_MUSER_lab_final> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "HU_SET =  XLXI_41_18" for instance <XLXI_41> in unit <D_Register_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_46_15" for instance <XLXI_46> in unit <D_Register_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_47_16" for instance <XLXI_47> in unit <D_Register_MUSER_lab_final>.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 1320: Unconnected output port 'CO' of component 'ADD8_MXILINX_lab_final'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 1320: Unconnected output port 'OFL' of component 'ADD8_MXILINX_lab_final'.
    Set user-defined property "HU_SET =  XLXI_59_17" for instance <XLXI_59> in unit <D_Register_MUSER_lab_final>.
Entity <D_Register_MUSER_lab_final> analyzed. Unit <D_Register_MUSER_lab_final> generated.

Analyzing Entity <I_Memory_MUSER_lab_final> in library <work> (Architecture <BEHAVIORAL>).
Entity <I_Memory_MUSER_lab_final> analyzed. Unit <I_Memory_MUSER_lab_final> generated.

Analyzing Entity <sRAM32x8_ex_pgm_instr> in library <work> (Architecture <Behavioral>).
Entity <sRAM32x8_ex_pgm_instr> analyzed. Unit <sRAM32x8_ex_pgm_instr> generated.

Analyzing Entity <Output_DebugMode_MUSER_lab_final> in library <work> (Architecture <BEHAVIORAL>).
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 1885: Unconnected output port 'Dout3' of component 'bin2BCD3en'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 1885: Unconnected output port 'Dout2' of component 'bin2BCD3en'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 1885: Unconnected output port 'RBout' of component 'bin2BCD3en'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 1915: Unconnected output port 'Dout3' of component 'bin2BCD3en'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 1915: Unconnected output port 'Dout2' of component 'bin2BCD3en'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 1915: Unconnected output port 'RBout' of component 'bin2BCD3en'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 1925: Unconnected output port 'CLK1M' of component 'DCM_100M'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 1925: Unconnected output port 'CLK1k' of component 'DCM_100M'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 1925: Unconnected output port 'CLK100' of component 'DCM_100M'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 1925: Unconnected output port 'CLK1' of component 'DCM_100M'.
Entity <Output_DebugMode_MUSER_lab_final> analyzed. Unit <Output_DebugMode_MUSER_lab_final> generated.

Analyzing Entity <sel_strobeB> in library <work> (Architecture <Behavioral>).
Entity <sel_strobeB> analyzed. Unit <sel_strobeB> generated.

Analyzing Entity <bin2BCD3en> in library <work> (Architecture <Behavioral>).
INFO:Xst:1561 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/bin2BCD3en.vhd" line 62: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/bin2BCD3en.vhd" line 62: Mux is complete : default of case is discarded
INFO:Xst:2679 - Register <Dout3> in unit <bin2BCD3en> has a constant value of 0000 during circuit operation. The register is replaced by logic.
Entity <bin2BCD3en> analyzed. Unit <bin2BCD3en> generated.

Analyzing Entity <mux4SSD> in library <work> (Architecture <Behavioral>).
Entity <mux4SSD> analyzed. Unit <mux4SSD> generated.

Analyzing Entity <SSD_1dig> in library <work> (Architecture <Behavioral>).
Entity <SSD_1dig> analyzed. Unit <SSD_1dig> generated.

Analyzing Entity <MUX8Bit_MUSER_lab_final> in library <work> (Architecture <BEHAVIORAL>).
Entity <MUX8Bit_MUSER_lab_final> analyzed. Unit <MUX8Bit_MUSER_lab_final> generated.

Analyzing Entity <lab_KEYPAD_FINAL> in library <work> (Architecture <BEHAVIORAL>).
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_KEYPAD_FINAL.vhf" line 113: Unconnected output port 'binO' of component 'CRenc4bin'.
WARNING:Xst:754 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_KEYPAD_FINAL.vhf" line 113: Unconnected inout port 'colO' of component 'CRenc4bin'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_KEYPAD_FINAL.vhf" line 127: Unconnected output port 'CLK1M' of component 'DCM_100M'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_KEYPAD_FINAL.vhf" line 127: Unconnected output port 'CLK1' of component 'DCM_100M'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_KEYPAD_FINAL.vhf" line 160: Unconnected output port 'P' of component 'oneshot'.
Entity <lab_KEYPAD_FINAL> analyzed. Unit <lab_KEYPAD_FINAL> generated.

Analyzing Entity <CRenc4bin> in library <work> (Architecture <Behavioral>).
Entity <CRenc4bin> analyzed. Unit <CRenc4bin> generated.

Analyzing Entity <key_detect> in library <work> (Architecture <Behavioral>).
Entity <key_detect> analyzed. Unit <key_detect> generated.

Analyzing Entity <col_strobe> in library <work> (Architecture <Behavioral>).
Entity <col_strobe> analyzed. Unit <col_strobe> generated.

Analyzing generic Entity <oneshot> in library <work> (Architecture <Behavioral>).
	Plock = 6000
	Pstart = 50
	Pwid = 80
Entity <oneshot> analyzed. Unit <oneshot> generated.

Analyzing Entity <decoder16keyEn> in library <work> (Architecture <Doric>).
Entity <decoder16keyEn> analyzed. Unit <decoder16keyEn> generated.

Analyzing generic Entity <key4_dbnc> in library <work> (Architecture <Behavioral>).
	lockperiod = 1000
Entity <key4_dbnc> analyzed. Unit <key4_dbnc> generated.

Analyzing Entity <switch_debounce> in library <work> (Architecture <Behavioral>).
Entity <switch_debounce> analyzed. Unit <switch_debounce> generated.

Analyzing Entity <ProgramGround_MUSER_lab_final> in library <work> (Architecture <BEHAVIORAL>).
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 586: Unconnected output port 'LCA' of component 'InstructionSymbols_MUSER_lab_final'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 586: Unconnected output port 'CLR' of component 'InstructionSymbols_MUSER_lab_final'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 586: Unconnected output port 'ADDU' of component 'InstructionSymbols_MUSER_lab_final'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 586: Unconnected output port 'SBI' of component 'InstructionSymbols_MUSER_lab_final'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 586: Unconnected output port 'HLT' of component 'InstructionSymbols_MUSER_lab_final'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 586: Unconnected output port 'RST' of component 'InstructionSymbols_MUSER_lab_final'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 586: Unconnected output port 'SUB' of component 'InstructionSymbols_MUSER_lab_final'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 586: Unconnected output port 'SUBU' of component 'InstructionSymbols_MUSER_lab_final'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 586: Unconnected output port 'ADI' of component 'InstructionSymbols_MUSER_lab_final'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 586: Unconnected output port 'ADD' of component 'InstructionSymbols_MUSER_lab_final'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 586: Unconnected output port 'MVI' of component 'InstructionSymbols_MUSER_lab_final'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 586: Unconnected output port 'STA' of component 'InstructionSymbols_MUSER_lab_final'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 586: Unconnected output port 'NOP' of component 'InstructionSymbols_MUSER_lab_final'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 586: Unconnected output port 'LDA' of component 'InstructionSymbols_MUSER_lab_final'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf" line 586: Unconnected output port 'D_Inv' of component 'InstructionSymbols_MUSER_lab_final'.
Entity <ProgramGround_MUSER_lab_final> analyzed. Unit <ProgramGround_MUSER_lab_final> generated.

Analyzing Entity <InstructionSymbols_MUSER_lab_final> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "HU_SET =  XLXI_11_12" for instance <XLXI_11> in unit <InstructionSymbols_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_12_0" for instance <XLXI_12> in unit <InstructionSymbols_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_13_13" for instance <XLXI_13> in unit <InstructionSymbols_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_14_1" for instance <XLXI_14> in unit <InstructionSymbols_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_15_2" for instance <XLXI_15> in unit <InstructionSymbols_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_16_3" for instance <XLXI_16> in unit <InstructionSymbols_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_17_4" for instance <XLXI_17> in unit <InstructionSymbols_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_18_5" for instance <XLXI_18> in unit <InstructionSymbols_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_19_6" for instance <XLXI_19> in unit <InstructionSymbols_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_20_7" for instance <XLXI_20> in unit <InstructionSymbols_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_21_8" for instance <XLXI_21> in unit <InstructionSymbols_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_22_9" for instance <XLXI_22> in unit <InstructionSymbols_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_23_10" for instance <XLXI_23> in unit <InstructionSymbols_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_24_11" for instance <XLXI_24> in unit <InstructionSymbols_MUSER_lab_final>.
    Set user-defined property "HU_SET =  XLXI_25_14" for instance <XLXI_25> in unit <InstructionSymbols_MUSER_lab_final>.
Entity <InstructionSymbols_MUSER_lab_final> analyzed. Unit <InstructionSymbols_MUSER_lab_final> generated.

Analyzing Entity <AND8_MXILINX_lab_final> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_29> in unit <AND8_MXILINX_lab_final>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_138> in unit <AND8_MXILINX_lab_final>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_152> in unit <AND8_MXILINX_lab_final>.
Entity <AND8_MXILINX_lab_final> analyzed. Unit <AND8_MXILINX_lab_final> generated.

Analyzing Entity <INV8_MXILINX_lab_final> in library <work> (Architecture <BEHAVIORAL>).
Entity <INV8_MXILINX_lab_final> analyzed. Unit <INV8_MXILINX_lab_final> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <DCM_100M>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/DCM_100M.vhd".
    Found 1-bit register for signal <clk_1<0>>.
    Found 1-bit register for signal <clk_100<0>>.
    Found 1-bit register for signal <clk_10k<0>>.
    Found 32-bit adder for signal <clk_1_0$add0000> created at line 163.
    Found 1-bit register for signal <clk_1k<0>>.
    Found 32-bit adder for signal <clk_1k_0$add0000> created at line 115.
    Found 1-bit register for signal <clk_1m<0>>.
    Found 32-bit adder for signal <clk_1m_0$add0000> created at line 67.
    Found 32-bit up counter for signal <cnt1>.
    Found 32-bit comparator greatequal for signal <cnt1$cmp_ge0000> created at line 164.
    Found 32-bit up counter for signal <cnt100>.
    Found 32-bit adder for signal <cnt100$add0000> created at line 139.
    Found 32-bit comparator greatequal for signal <cnt100$cmp_ge0000> created at line 140.
    Found 32-bit up counter for signal <cnt10k>.
    Found 32-bit adder for signal <cnt10k$add0000> created at line 91.
    Found 32-bit comparator greatequal for signal <cnt10k$cmp_ge0000> created at line 92.
    Found 32-bit up counter for signal <cnt1k>.
    Found 32-bit comparator greatequal for signal <cnt1k$cmp_ge0000> created at line 116.
    Found 32-bit up counter for signal <cnt1M>.
    Found 32-bit comparator greatequal for signal <cnt1M$cmp_ge0000> created at line 68.
    Summary:
	inferred   5 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <DCM_100M> synthesized.


Synthesizing Unit <sRAM32x8_ex_pgm_data>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/sRAM32x8_ex_pgm_data.vhd".
    Found 8-bit tristate buffer for signal <Q>.
    Found 256-bit register for signal <mem>.
    Found 8-bit 32-to-1 multiplexer for signal <Q$mux0000> created at line 65.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 256 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <sRAM32x8_ex_pgm_data> synthesized.


Synthesizing Unit <sRAM32x8_ex_pgm_instr>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/sRAM32x8_ex_pgm_instr.vhd".
    Found 8-bit tristate buffer for signal <Q>.
    Found 256-bit register for signal <mem>.
    Found 8-bit 32-to-1 multiplexer for signal <Q$mux0000> created at line 66.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 256 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <sRAM32x8_ex_pgm_instr> synthesized.


Synthesizing Unit <sel_strobeB>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/sel_strobeB.vhd".
    Found 4x2-bit ROM for signal <sel$mux0001> created at line 44.
    Found 2-bit register for signal <sel>.
    Found 2-bit register for signal <selx>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 D-type flip-flop(s).
Unit <sel_strobeB> synthesized.


Synthesizing Unit <bin2BCD3en>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/bin2BCD3en.vhd".
    Found 16x4-bit ROM for signal <b9$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b8$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b7$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b6$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b4$mux0000> created at line 50.
    Found 8x4-bit ROM for signal <b$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b11$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b10$mux0000> created at line 50.
    Found 4-bit register for signal <RBout>.
    Found 4-bit register for signal <Dout0>.
    Found 4-bit register for signal <Dout1>.
    Found 4-bit register for signal <Dout2>.
    Summary:
	inferred   8 ROM(s).
	inferred  12 D-type flip-flop(s).
Unit <bin2BCD3en> synthesized.


Synthesizing Unit <mux4SSD>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/mux4SSD.vhd".
Unit <mux4SSD> synthesized.


Synthesizing Unit <SSD_1dig>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/SSD_1dig.vhd".
    Found 16x7-bit ROM for signal <hexD$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <SSD_1dig> synthesized.


Synthesizing Unit <CRenc4bin>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/CRenc4bin.vhd".
    Found 4-bit register for signal <colO>.
    Found 1-bit register for signal <keyO>.
    Found 4-bit register for signal <binO>.
    Found 4-bit register for signal <colI>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <CRenc4bin> synthesized.


Synthesizing Unit <key_detect>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/key_detect.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2110 - Clock of register <lobster> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <lobster> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <keyL> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <keyL> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <lastcol> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <lastcol> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <lastrow> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <lastrow> seems to be also used in the data or control logic of that element.
    Found 1-bit register for signal <keyL>.
    Found 4-bit register for signal <lastcol>.
    Found 4-bit register for signal <lastrow>.
    Found 1-bit register for signal <lobster>.
    Found 4-bit comparator equal for signal <lobster$cmp_eq0000> created at line 63.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <key_detect> synthesized.


Synthesizing Unit <col_strobe>.
    Related source file is "C:/Users/James/Documents/Xlink_projects/lab_final/modules/col_strobe.vhd".
    Found 4-bit register for signal <col>.
    Found 4-bit register for signal <colx>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <col_strobe> synthesized.


Synthesizing Unit <oneshot>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/oneshot.vhd".
    Found 1-bit register for signal <arm>.
    Found 32-bit comparator greater for signal <arm$cmp_gt0000> created at line 68.
    Found 32-bit register for signal <cnt>.
    Found 32-bit adder for signal <cnt$addsub0000> created at line 59.
    Found 1-bit register for signal <pls>.
    Found 32-bit comparator greater for signal <pls$cmp_gt0000> created at line 61.
    Found 32-bit comparator less for signal <pls$cmp_lt0000> created at line 61.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <oneshot> synthesized.


Synthesizing Unit <decoder16keyEn>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/decoder16keyEn.vhd".
Unit <decoder16keyEn> synthesized.


Synthesizing Unit <switch_debounce>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/debounce.vhd".
    Found 1-bit register for signal <sw_out>.
    Found 32-bit register for signal <cnt>.
    Found 32-bit comparator greater for signal <cnt$cmp_gt0000> created at line 117.
    Found 1-bit xor2 for signal <cnt$cmp_ne0000> created at line 110.
    Found 32-bit 4-to-1 multiplexer for signal <cnt$mux0000>.
    Found 32-bit subtractor for signal <cnt$sub0000> created at line 118.
    Found 1-bit register for signal <lockout>.
    Found 32-bit comparator lessequal for signal <lockout$cmp_le0000> created at line 117.
    Found 1-bit register for signal <sw_s>.
    Summary:
	inferred  35 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <switch_debounce> synthesized.


Synthesizing Unit <M2_1_MXILINX_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
Unit <M2_1_MXILINX_lab_final> synthesized.


Synthesizing Unit <ADSU8_MXILINX_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <ADSU8_MXILINX_lab_final> synthesized.


Synthesizing Unit <M2_1B1_MXILINX_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
Unit <M2_1B1_MXILINX_lab_final> synthesized.


Synthesizing Unit <D_Memory_MUSER_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
Unit <D_Memory_MUSER_lab_final> synthesized.


Synthesizing Unit <I_Memory_MUSER_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
Unit <I_Memory_MUSER_lab_final> synthesized.


Synthesizing Unit <Output_DebugMode_MUSER_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
WARNING:Xst:1780 - Signal <Test_thenChangetoPullup> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RunMode> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Output_DebugMode_MUSER_lab_final> synthesized.


Synthesizing Unit <MUX8Bit_MUSER_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
WARNING:Xst:1780 - Signal <XLXN_22> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <MUX8Bit_MUSER_lab_final> synthesized.


Synthesizing Unit <FD8CE_MXILINX_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
Unit <FD8CE_MXILINX_lab_final> synthesized.


Synthesizing Unit <FD4CE_MXILINX_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
Unit <FD4CE_MXILINX_lab_final> synthesized.


Synthesizing Unit <ADD8_MXILINX_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <ADD8_MXILINX_lab_final> synthesized.


Synthesizing Unit <hexShifter8_MUSER_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
WARNING:Xst:1780 - Signal <XLXN_22> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <XLXI_8_I0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_7_I0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_6_I0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_5_I0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_4_I0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_3_I0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_2_I0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_1_I0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <hexShifter8_MUSER_lab_final> synthesized.


Synthesizing Unit <key4_dbnc>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/key4_dbnc.vhd".
Unit <key4_dbnc> synthesized.


Synthesizing Unit <AND8_MXILINX_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <AND8_MXILINX_lab_final> synthesized.


Synthesizing Unit <INV8_MXILINX_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
Unit <INV8_MXILINX_lab_final> synthesized.


Synthesizing Unit <ALU_MUSER_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
WARNING:Xst:653 - Signal <XLXI_1_CI_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_1_ADD_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <ALU_MUSER_lab_final> synthesized.


Synthesizing Unit <FTCLEX_MXILINX_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
Unit <FTCLEX_MXILINX_lab_final> synthesized.


Synthesizing Unit <lab_KEYPAD_FINAL>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_KEYPAD_FINAL.vhf".
Unit <lab_KEYPAD_FINAL> synthesized.


Synthesizing Unit <Address_MUSER_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
WARNING:Xst:653 - Signal <XLXI_92_I0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_59_CI_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_47_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_46_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <Q_DUMMY<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <G_DUMMY<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
Unit <Address_MUSER_lab_final> synthesized.


Synthesizing Unit <I_Register_MUSER_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
WARNING:Xst:653 - Signal <XLXN_314> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_59_CI_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <Q_DUMMY<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <G_DUMMY<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
Unit <I_Register_MUSER_lab_final> synthesized.


Synthesizing Unit <D_Register_MUSER_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
WARNING:Xst:653 - Signal <XLXN_314> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_59_CI_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <Q_DUMMY<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <G_DUMMY<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
Unit <D_Register_MUSER_lab_final> synthesized.


Synthesizing Unit <InstructionSymbols_MUSER_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
WARNING:Xst:653 - Signal <XLXI_24_I7_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_24_I6_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_24_I5_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_24_I4_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_24_I3_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_24_I2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_24_I1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_24_I0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_23_I7_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_23_I6_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_23_I5_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_23_I4_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_23_I3_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_23_I2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_23_I1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_23_I0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_22_I7_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_22_I6_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_22_I5_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_22_I4_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_22_I3_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_22_I2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_22_I1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_22_I0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_21_I7_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_21_I6_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_21_I5_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_21_I4_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_21_I3_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_21_I2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_21_I1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_21_I0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_20_I7_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_20_I6_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_20_I5_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_20_I4_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_20_I3_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_20_I2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_20_I1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_20_I0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_19_I7_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_19_I6_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_19_I5_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_19_I4_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_19_I3_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_19_I2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_19_I1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_19_I0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_18_I7_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_18_I6_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_18_I5_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_18_I4_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_18_I3_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_18_I2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_18_I1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_18_I0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_17_I7_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_17_I6_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_17_I5_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_17_I4_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_17_I3_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_17_I2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_17_I1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_17_I0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_16_I7_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_16_I6_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_16_I5_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_16_I4_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_16_I3_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_16_I2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_16_I1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_16_I0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_15_I7_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_15_I6_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_15_I5_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_15_I4_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_15_I3_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_15_I2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_15_I1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_15_I0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_14_I7_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_14_I6_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_14_I5_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_14_I4_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_14_I3_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_14_I2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_14_I1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_14_I0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_13_I7_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_13_I6_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_13_I5_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_13_I4_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_13_I3_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_13_I2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_13_I1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_13_I0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_12_I7_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_12_I6_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_12_I5_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_12_I4_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_12_I3_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_12_I2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_12_I1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_12_I0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_11_I7_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_11_I6_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_11_I5_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_11_I4_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_11_I3_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_11_I2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_11_I1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_11_I0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <Dout_DUMMY> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <InstructionSymbols_MUSER_lab_final> synthesized.


Synthesizing Unit <ProgramGround_MUSER_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
WARNING:Xst:647 - Input <D_In> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <XLXI_1_Dout_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
Unit <ProgramGround_MUSER_lab_final> synthesized.


Synthesizing Unit <CB8CLED_MXILINX_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
Unit <CB8CLED_MXILINX_lab_final> synthesized.


Synthesizing Unit <CB4CLED_MXILINX_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
Unit <CB4CLED_MXILINX_lab_final> synthesized.


Synthesizing Unit <Registers_MUSER_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
Unit <Registers_MUSER_lab_final> synthesized.


Synthesizing Unit <P_Counter_MUSER_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
WARNING:Xst:647 - Input <Step> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <XLXN_4> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_6_L_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_6_D3_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_6_D2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_6_D1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_6_D0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_3_I1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_1_D_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
Unit <P_Counter_MUSER_lab_final> synthesized.


Synthesizing Unit <Memory_MUSER_lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
WARNING:Xst:647 - Input <CLR_MEMORY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <btn_writeAddress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RunMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AorD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <btn_writeInstruction> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <n_WE_I> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <n_WE_D> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <nWE_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nWE_D> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <keyO> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <XLXN_358> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_250> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_111_EN_D_Memory_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <I_hexO> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <D_hexO> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <A_hexO> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Memory_MUSER_lab_final> synthesized.


Synthesizing Unit <lab_final>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_final.vhf".
WARNING:Xst:653 - Signal <XLXN_23> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_12> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_45_Step_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_45_RunMode_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_45_CLK_Speed_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_43_RST_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_38_registerB_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_38_registerA_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <DataMode> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <lab_final> synthesized.

WARNING:Xst:524 - All outputs of the instance <XLXI_79> of the block <oneshot> are unconnected in block <lab_KEYPAD_FINAL>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 18
 16x4-bit ROM                                          : 14
 16x7-bit ROM                                          : 1
 4x2-bit ROM                                           : 1
 8x4-bit ROM                                           : 2
# Adders/Subtractors                                   : 19
 32-bit adder                                          : 15
 32-bit subtractor                                     : 4
# Counters                                             : 15
 32-bit up counter                                     : 15
# Registers                                            : 127
 1-bit register                                        : 46
 2-bit register                                        : 2
 32-bit register                                       : 4
 4-bit register                                        : 11
 8-bit register                                        : 64
# Comparators                                          : 24
 32-bit comparator greatequal                          : 15
 32-bit comparator greater                             : 4
 32-bit comparator lessequal                           : 4
 4-bit comparator equal                                : 1
# Multiplexers                                         : 6
 32-bit 4-to-1 multiplexer                             : 4
 8-bit 32-to-1 multiplexer                             : 2
# Tristates                                            : 2
 8-bit tristate buffer                                 : 2
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <XLXI_17> is unconnected in block <XLXI_142>.
   It will be removed from the design.
WARNING:Xst:2404 -  FFs/Latches <Dout2<3:2>> (without init value) have a constant value of 0 in block <bin2BCD3en>.

Synthesizing (advanced) Unit <sel_strobeB>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_sel_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <sel_strobeB> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 18
 16x4-bit ROM                                          : 14
 16x7-bit ROM                                          : 1
 4x2-bit ROM                                           : 1
 8x4-bit ROM                                           : 2
# Adders/Subtractors                                   : 19
 32-bit adder                                          : 15
 32-bit subtractor                                     : 4
# Counters                                             : 15
 32-bit up counter                                     : 15
# Registers                                            : 790
 Flip-Flops                                            : 790
# Comparators                                          : 24
 32-bit comparator greatequal                          : 15
 32-bit comparator greater                             : 4
 32-bit comparator lessequal                           : 4
 4-bit comparator equal                                : 1
# Multiplexers                                         : 6
 32-bit 4-to-1 multiplexer                             : 4
 8-bit 32-to-1 multiplexer                             : 2
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <lobster> in Unit <key_detect> is equivalent to the following FF/Latch, which will be removed : <keyL> 
INFO:Xst:2261 - The FF/Latch <RBout_1> in Unit <bin2BCD3en> is equivalent to the following FF/Latch, which will be removed : <RBout_0> 
WARNING:Xst:1710 - FF/Latch <RBout_3> (without init value) has a constant value of 1 in block <bin2BCD3en>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RBout_1> (without init value) has a constant value of 0 in block <bin2BCD3en>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <lab_final> ...

Optimizing unit <DCM_100M> ...

Optimizing unit <sRAM32x8_ex_pgm_data> ...

Optimizing unit <sRAM32x8_ex_pgm_instr> ...

Optimizing unit <CRenc4bin> ...

Optimizing unit <key_detect> ...

Optimizing unit <col_strobe> ...

Optimizing unit <oneshot> ...

Optimizing unit <switch_debounce> ...

Optimizing unit <M2_1_MXILINX_lab_final> ...

Optimizing unit <ADSU8_MXILINX_lab_final> ...

Optimizing unit <M2_1B1_MXILINX_lab_final> ...

Optimizing unit <MUX8Bit_MUSER_lab_final> ...

Optimizing unit <FD8CE_MXILINX_lab_final> ...

Optimizing unit <FD4CE_MXILINX_lab_final> ...

Optimizing unit <ADD8_MXILINX_lab_final> ...

Optimizing unit <AND8_MXILINX_lab_final> ...

Optimizing unit <INV8_MXILINX_lab_final> ...

Optimizing unit <bin2BCD3en> ...

Optimizing unit <FTCLEX_MXILINX_lab_final> ...

Optimizing unit <Address_MUSER_lab_final> ...

Optimizing unit <InstructionSymbols_MUSER_lab_final> ...

Optimizing unit <Output_DebugMode_MUSER_lab_final> ...

Optimizing unit <CB8CLED_MXILINX_lab_final> ...

Optimizing unit <CB4CLED_MXILINX_lab_final> ...
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1_31> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1_30> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1_29> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1_28> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1_27> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1_26> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1_25> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1_24> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1_23> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1_22> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1_21> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1_20> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1_19> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1_18> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1_17> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1_16> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1_15> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1_14> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1_13> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1_12> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1_11> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1_10> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1_9> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1_8> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1_7> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1_6> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1_5> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1_4> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1_3> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1_2> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1_1> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1M_31> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1M_30> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1M_29> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1M_28> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1M_27> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1M_26> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1M_25> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1M_24> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1M_23> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1M_22> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1M_21> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1M_20> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1M_19> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1M_18> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1M_17> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1M_16> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1M_15> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1M_14> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1M_13> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1M_12> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1M_11> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1M_10> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1M_9> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1M_8> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1M_7> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1M_6> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1M_5> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1M_4> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1M_3> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1M_2> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1M_1> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1M_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1k_31> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1k_30> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1k_29> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1k_28> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1k_27> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1k_26> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1k_25> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1k_24> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1k_23> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1k_22> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1k_21> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1k_20> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1k_19> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1k_18> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1k_17> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1k_16> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1k_15> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1k_14> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1k_13> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1k_12> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1k_11> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1k_10> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1k_9> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1k_8> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1k_7> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1k_6> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1k_5> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1k_4> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1k_3> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1k_2> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1k_1> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt1k_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt100_31> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt100_30> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt100_29> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt100_28> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt100_27> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt100_26> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt100_25> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt100_24> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt100_23> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt100_22> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt100_21> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt100_20> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt100_19> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt100_18> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt100_17> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt100_16> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt100_15> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt100_14> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt100_13> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt100_12> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt100_11> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt100_10> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt100_9> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt100_8> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt100_7> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt100_6> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt100_5> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt100_4> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt100_3> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt100_2> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt100_1> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/cnt100_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/clk_100_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/clk_1k_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/clk_1_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_28/clk_1m_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_31> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_30> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_29> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_28> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_27> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_26> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_25> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_24> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_23> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_22> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_21> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_20> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_19> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_18> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_17> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_16> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_15> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_14> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_13> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_12> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_11> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_10> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_9> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_8> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_7> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_6> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_5> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_4> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_3> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_2> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_1> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_31> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_30> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_29> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_28> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_27> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_26> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_25> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_24> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_23> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_22> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_21> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_20> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_19> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_18> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_17> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_16> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_15> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_14> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_13> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_12> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_11> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_10> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_9> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_8> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_7> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_6> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_5> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_4> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_3> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_2> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_1> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_31> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_30> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_29> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_28> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_27> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_26> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_25> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_24> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_23> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_22> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_21> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_20> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_19> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_18> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_17> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_16> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_15> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_14> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_13> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_12> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_11> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_10> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_9> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_8> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_7> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_6> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_5> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_4> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_3> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_2> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_1> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/clk_10k_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/clk_100_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_43/clk_1k_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_17/colI_3> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_17/colI_2> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_17/colI_1> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_17/colI_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_17/keyO> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_17/colO_3> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_17/colO_2> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_17/colO_1> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_17/colO_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_17/binO_3> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_17/binO_2> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_17/binO_1> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_142/XLXI_17/binO_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_14/Dout2_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_14/Dout2_1> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_14/RBout_2> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_40/Dout2_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_40/Dout2_1> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_40/RBout_2> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/clk_1m_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/clk_1_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/clk_1k_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/clk_100_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt100_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt100_1> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt100_2> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt100_3> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt100_4> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt100_5> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt100_6> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt100_7> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt100_8> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt100_9> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt100_10> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt100_11> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt100_12> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt100_13> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt100_14> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt100_15> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt100_16> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt100_17> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt100_18> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt100_19> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt100_20> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt100_21> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt100_22> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt100_23> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt100_24> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt100_25> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt100_26> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt100_27> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt100_28> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt100_29> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt100_30> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt100_31> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1k_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1k_1> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1k_2> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1k_3> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1k_4> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1k_5> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1k_6> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1k_7> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1k_8> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1k_9> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1k_10> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1k_11> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1k_12> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1k_13> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1k_14> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1k_15> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1k_16> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1k_17> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1k_18> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1k_19> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1k_20> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1k_21> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1k_22> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1k_23> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1k_24> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1k_25> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1k_26> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1k_27> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1k_28> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1k_29> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1k_30> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1k_31> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1M_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1M_1> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1M_2> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1M_3> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1M_4> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1M_5> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1M_6> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1M_7> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1M_8> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1M_9> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1M_10> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1M_11> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1M_12> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1M_13> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1M_14> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1M_15> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1M_16> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1M_17> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1M_18> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1M_19> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1M_20> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1M_21> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1M_22> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1M_23> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1M_24> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1M_25> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1M_26> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1M_27> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1M_28> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1M_29> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1M_30> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1M_31> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1_0> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1_1> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1_2> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1_3> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1_4> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1_5> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1_6> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1_7> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1_8> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1_9> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1_10> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1_11> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1_12> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1_13> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1_14> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1_15> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1_16> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1_17> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1_18> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1_19> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1_20> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1_21> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1_22> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1_23> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1_24> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1_25> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1_26> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1_27> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1_28> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1_29> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1_30> of sequential type is unconnected in block <lab_final>.
WARNING:Xst:2677 - Node <XLXI_51/XLXI_133/XLXI_41/cnt1_31> of sequential type is unconnected in block <lab_final>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab_final, actual ratio is 100.
Optimizing block <lab_final> to meet ratio 100 (+ 5) of 960 slices :
Area constraint is met for block <lab_final>, final ratio is 97.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 881
 Flip-Flops                                            : 881

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lab_final.ngr
Top Level Output File Name         : lab_final
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 43

Cell Usage :
# BELS                             : 2697
#      AND2                        : 48
#      AND2B1                      : 24
#      AND2B2                      : 6
#      AND3                        : 5
#      AND3B1                      : 2
#      AND3B2                      : 2
#      AND3B3                      : 2
#      AND4                        : 32
#      AND4B3                      : 1
#      AND4B4                      : 2
#      AND5                        : 2
#      AND5B4                      : 1
#      BUF                         : 8
#      GND                         : 19
#      INV                         : 41
#      LUT1                        : 133
#      LUT2                        : 48
#      LUT3                        : 491
#      LUT3_D                      : 4
#      LUT4                        : 427
#      LUT4_D                      : 76
#      LUT4_L                      : 4
#      MUXCY                       : 522
#      MUXCY_D                     : 4
#      MUXCY_L                     : 24
#      MUXF5                       : 137
#      MUXF6                       : 64
#      MUXF7                       : 32
#      MUXF8                       : 16
#      OR2                         : 31
#      VCC                         : 3
#      XOR2                        : 72
#      XOR3                        : 8
#      XORCY                       : 406
# FlipFlops/Latches                : 881
#      FD                          : 139
#      FDCE                        : 69
#      FDCP                        : 16
#      FDE                         : 652
#      FDR                         : 5
# Clock Buffers                    : 7
#      BUFG                        : 5
#      BUFGP                       : 2
# IO Buffers                       : 39
#      IBUF                        : 12
#      OBUF                        : 27
# Others                           : 84
#      FMAP                        : 74
#      PULLDOWN                    : 6
#      PULLUP                      : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      950  out of    960    98%  
 Number of Slice Flip Flops:            881  out of   1920    45%  
 Number of 4 input LUTs:               1224  out of   1920    63%  
 Number of IOs:                          43
 Number of bonded IOBs:                  41  out of     83    49%  
 Number of GCLKs:                         7  out of     24    29%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------+------------------------------------------------+-------+
Clock Signal                                                           | Clock buffer(FF name)                          | Load  |
-----------------------------------------------------------------------+------------------------------------------------+-------+
Clock                                                                  | BUFGP                                          | 132   |
XLXI_51/XLXI_111/XLXN_281(XLXI_51/XLXI_111/XLXI_7:O)                   | BUFG(*)(XLXI_51/XLXI_111/XLXI_6/mem_3_7)       | 256   |
XLXI_51/XLXI_132/XLXN_221(XLXI_51/XLXI_132/XLXI_7:O)                   | BUFG(*)(XLXI_51/XLXI_132/XLXI_1/mem_3_7)       | 256   |
XLXI_51/XLXI_142/XLXI_77/rowON(XLXI_51/XLXI_142/XLXI_77/rowON1:O)      | NONE(*)(XLXI_51/XLXI_142/XLXI_77/lastrow_3)    | 9     |
XLXI_51/XLXI_142/XLXI_28/clk_10k_01                                    | BUFG                                           | 148   |
btn_writeData                                                          | IBUF+BUFG                                      | 28    |
WCLK_shiftReg                                                          | BUFGP                                          | 12    |
XLXI_51/XLXI_121/XLXI_129/XLXN_351(XLXI_51/XLXI_121/XLXI_129/XLXI_92:O)| NONE(*)(XLXI_51/XLXI_121/XLXI_129/XLXI_41/I_Q0)| 8     |
XLXI_51/XLXI_133/XLXI_41/clk_10k_01                                    | BUFG                                           | 20    |
XLXI_45/CLR_4ticks(XLXI_45/XLXI_9:O)                                   | NONE(*)(XLXI_45/XLXI_1/I_Q7/I_36_35)           | 8     |
DataMode                                                               | NONE(XLXI_45/XLXI_6/I_Q3/I_36_35)              | 4     |
-----------------------------------------------------------------------+------------------------------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------+---------------------------------------------+-------+
Control Signal                                                                        | Buffer(FF name)                             | Load  |
--------------------------------------------------------------------------------------+---------------------------------------------+-------+
btn_CLR                                                                               | IBUF                                        | 24    |
DataMode(XST_GND:G)                                                                   | NONE(XLXI_51/XLXI_121/XLXI_129/XLXI_46/I_Q0)| 16    |
XLXI_51/XLXI_142/XLXI_77/lobster_and0000(XLXI_51/XLXI_142/XLXI_77/lobster_and000086:O)| NONE(XLXI_51/XLXI_142/XLXI_77/lastcol_0)    | 9     |
XLXI_45/XLXN_7(XLXI_45/XLXI_3:O)                                                      | NONE(XLXI_45/XLXI_1/I_Q0/I_36_35)           | 8     |
XLXI_45/CLR_4ticks(XLXI_45/XLXI_9:O)                                                  | NONE(XLXI_45/XLXI_6/I_Q0/I_36_35)           | 4     |
XLXI_51/XLXI_121/XLXI_130/XLXN_313(XLXI_51/XLXI_121/XLXI_130/XLXI_63:O)               | NONE(XLXI_51/XLXI_121/XLXI_130/XLXI_46/I_Q0)| 4     |
XLXI_51/XLXI_121/XLXI_132/XLXN_313(XLXI_51/XLXI_121/XLXI_132/XLXI_63:O)               | NONE(XLXI_51/XLXI_121/XLXI_132/XLXI_46/I_Q0)| 4     |
XLXI_51/XLXI_133/XLXI_14/Dout0_0_and0000(XLXI_51/XLXI_133/XLXI_14/Dout0_0_and00001:O) | NONE(XLXI_51/XLXI_133/XLXI_14/Dout0_0)      | 1     |
XLXI_51/XLXI_133/XLXI_14/Dout0_0_and0001(XLXI_51/XLXI_133/XLXI_14/Dout0_0_and00011:O) | NONE(XLXI_51/XLXI_133/XLXI_14/Dout0_0)      | 1     |
XLXI_51/XLXI_133/XLXI_14/Dout0_1_and0000(XLXI_51/XLXI_133/XLXI_14/Dout0_1_and00001:O) | NONE(XLXI_51/XLXI_133/XLXI_14/Dout0_1)      | 1     |
XLXI_51/XLXI_133/XLXI_14/Dout0_1_and0001(XLXI_51/XLXI_133/XLXI_14/Dout0_1_and00011:O) | NONE(XLXI_51/XLXI_133/XLXI_14/Dout0_1)      | 1     |
XLXI_51/XLXI_133/XLXI_14/Dout0_2_and0000(XLXI_51/XLXI_133/XLXI_14/Dout0_2_and00001:O) | NONE(XLXI_51/XLXI_133/XLXI_14/Dout0_2)      | 1     |
XLXI_51/XLXI_133/XLXI_14/Dout0_2_and0001(XLXI_51/XLXI_133/XLXI_14/Dout0_2_and00011:O) | NONE(XLXI_51/XLXI_133/XLXI_14/Dout0_2)      | 1     |
XLXI_51/XLXI_133/XLXI_14/Dout0_3_and0000(XLXI_51/XLXI_133/XLXI_14/Dout0_3_and00001:O) | NONE(XLXI_51/XLXI_133/XLXI_14/Dout0_3)      | 1     |
XLXI_51/XLXI_133/XLXI_14/Dout0_3_and0001(XLXI_51/XLXI_133/XLXI_14/Dout0_3_and00011:O) | NONE(XLXI_51/XLXI_133/XLXI_14/Dout0_3)      | 1     |
XLXI_51/XLXI_133/XLXI_14/Dout1_0_and0000(XLXI_51/XLXI_133/XLXI_14/Dout1_0_and00001:O) | NONE(XLXI_51/XLXI_133/XLXI_14/Dout1_0)      | 1     |
XLXI_51/XLXI_133/XLXI_14/Dout1_0_and0001(XLXI_51/XLXI_133/XLXI_14/Dout1_0_and00011:O) | NONE(XLXI_51/XLXI_133/XLXI_14/Dout1_0)      | 1     |
XLXI_51/XLXI_133/XLXI_14/Dout1_1_and0000(XLXI_51/XLXI_133/XLXI_14/Dout1_1_and00001:O) | NONE(XLXI_51/XLXI_133/XLXI_14/Dout1_1)      | 1     |
XLXI_51/XLXI_133/XLXI_14/Dout1_1_and0001(XLXI_51/XLXI_133/XLXI_14/Dout1_1_and00011:O) | NONE(XLXI_51/XLXI_133/XLXI_14/Dout1_1)      | 1     |
XLXI_51/XLXI_133/XLXI_14/Dout1_2_and0000(XLXI_51/XLXI_133/XLXI_14/Dout1_2_and00001:O) | NONE(XLXI_51/XLXI_133/XLXI_14/Dout1_2)      | 1     |
XLXI_51/XLXI_133/XLXI_14/Dout1_2_and0001(XLXI_51/XLXI_133/XLXI_14/Dout1_2_and00011:O) | NONE(XLXI_51/XLXI_133/XLXI_14/Dout1_2)      | 1     |
XLXI_51/XLXI_133/XLXI_14/Dout1_3_and0000(XLXI_51/XLXI_133/XLXI_14/Dout1_3_and00001:O) | NONE(XLXI_51/XLXI_133/XLXI_14/Dout1_3)      | 1     |
XLXI_51/XLXI_133/XLXI_14/Dout1_3_and0001(XLXI_51/XLXI_133/XLXI_14/Dout1_3_and00011:O) | NONE(XLXI_51/XLXI_133/XLXI_14/Dout1_3)      | 1     |
XLXI_51/XLXI_133/XLXI_40/Dout0_0_and0000(XLXI_51/XLXI_133/XLXI_40/Dout0_0_and00001:O) | NONE(XLXI_51/XLXI_133/XLXI_40/Dout0_0)      | 1     |
XLXI_51/XLXI_133/XLXI_40/Dout0_0_and0001(XLXI_51/XLXI_133/XLXI_40/Dout0_0_and00011:O) | NONE(XLXI_51/XLXI_133/XLXI_40/Dout0_0)      | 1     |
XLXI_51/XLXI_133/XLXI_40/Dout0_1_and0000(XLXI_51/XLXI_133/XLXI_40/Dout0_1_and00001:O) | NONE(XLXI_51/XLXI_133/XLXI_40/Dout0_1)      | 1     |
XLXI_51/XLXI_133/XLXI_40/Dout0_1_and0001(XLXI_51/XLXI_133/XLXI_40/Dout0_1_and00011:O) | NONE(XLXI_51/XLXI_133/XLXI_40/Dout0_1)      | 1     |
XLXI_51/XLXI_133/XLXI_40/Dout0_2_and0000(XLXI_51/XLXI_133/XLXI_40/Dout0_2_and00001:O) | NONE(XLXI_51/XLXI_133/XLXI_40/Dout0_2)      | 1     |
XLXI_51/XLXI_133/XLXI_40/Dout0_2_and0001(XLXI_51/XLXI_133/XLXI_40/Dout0_2_and00011:O) | NONE(XLXI_51/XLXI_133/XLXI_40/Dout0_2)      | 1     |
XLXI_51/XLXI_133/XLXI_40/Dout0_3_and0000(XLXI_51/XLXI_133/XLXI_40/Dout0_3_and00001:O) | NONE(XLXI_51/XLXI_133/XLXI_40/Dout0_3)      | 1     |
XLXI_51/XLXI_133/XLXI_40/Dout0_3_and0001(XLXI_51/XLXI_133/XLXI_40/Dout0_3_and00011:O) | NONE(XLXI_51/XLXI_133/XLXI_40/Dout0_3)      | 1     |
XLXI_51/XLXI_133/XLXI_40/Dout1_0_and0000(XLXI_51/XLXI_133/XLXI_40/Dout1_0_and00001:O) | NONE(XLXI_51/XLXI_133/XLXI_40/Dout1_0)      | 1     |
XLXI_51/XLXI_133/XLXI_40/Dout1_0_and0001(XLXI_51/XLXI_133/XLXI_40/Dout1_0_and00011:O) | NONE(XLXI_51/XLXI_133/XLXI_40/Dout1_0)      | 1     |
XLXI_51/XLXI_133/XLXI_40/Dout1_1_and0000(XLXI_51/XLXI_133/XLXI_40/Dout1_1_and00001:O) | NONE(XLXI_51/XLXI_133/XLXI_40/Dout1_1)      | 1     |
XLXI_51/XLXI_133/XLXI_40/Dout1_1_and0001(XLXI_51/XLXI_133/XLXI_40/Dout1_1_and00011:O) | NONE(XLXI_51/XLXI_133/XLXI_40/Dout1_1)      | 1     |
XLXI_51/XLXI_133/XLXI_40/Dout1_2_and0000(XLXI_51/XLXI_133/XLXI_40/Dout1_2_and00001:O) | NONE(XLXI_51/XLXI_133/XLXI_40/Dout1_2)      | 1     |
XLXI_51/XLXI_133/XLXI_40/Dout1_2_and0001(XLXI_51/XLXI_133/XLXI_40/Dout1_2_and00011:O) | NONE(XLXI_51/XLXI_133/XLXI_40/Dout1_2)      | 1     |
XLXI_51/XLXI_133/XLXI_40/Dout1_3_and0000(XLXI_51/XLXI_133/XLXI_40/Dout1_3_and00001:O) | NONE(XLXI_51/XLXI_133/XLXI_40/Dout1_3)      | 1     |
XLXI_51/XLXI_133/XLXI_40/Dout1_3_and0001(XLXI_51/XLXI_133/XLXI_40/Dout1_3_and00011:O) | NONE(XLXI_51/XLXI_133/XLXI_40/Dout1_3)      | 1     |
--------------------------------------------------------------------------------------+---------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 12.297ns (Maximum Frequency: 81.321MHz)
   Minimum input arrival time before clock: 12.664ns
   Maximum output required time after clock: 8.053ns
   Maximum combinational path delay: 7.185ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock'
  Clock period: 12.289ns (frequency: 81.375MHz)
  Total number of paths / destination ports: 1171801 / 136
-------------------------------------------------------------------------
Delay:               12.289ns (Levels of Logic = 65)
  Source:            XLXI_51/XLXI_142/XLXI_28/cnt10k_1 (FF)
  Destination:       XLXI_51/XLXI_142/XLXI_28/cnt10k_31 (FF)
  Source Clock:      Clock rising
  Destination Clock: Clock rising

  Data Path: XLXI_51/XLXI_142/XLXI_28/cnt10k_1 to XLXI_51/XLXI_142/XLXI_28/cnt10k_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.622  XLXI_51/XLXI_142/XLXI_28/cnt10k_1 (XLXI_51/XLXI_142/XLXI_28/cnt10k_1)
     LUT1:I0->O            1   0.704   0.000  XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<1>_rt (XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<1> (XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<2> (XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<3> (XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<4> (XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<5> (XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<6> (XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<7> (XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<8> (XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<9> (XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<10> (XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<11> (XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<12> (XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<13> (XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<14> (XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<15> (XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<16> (XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<17> (XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<18> (XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<19> (XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<20> (XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<21> (XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<22> (XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<23> (XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<24> (XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<25> (XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<26> (XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<27> (XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<27>)
     XORCY:CI->O           1   0.804   0.595  XLXI_51/XLXI_142/XLXI_28/Madd_cnt10k_add0000_xor<28> (XLXI_51/XLXI_142/XLXI_28/cnt10k_add0000<28>)
     LUT3:I0->O            1   0.704   0.000  XLXI_51/XLXI_142/XLXI_28/Mcompar_cnt10k_cmp_ge0000_lut<9> (XLXI_51/XLXI_142/XLXI_28/Mcompar_cnt10k_cmp_ge0000_lut<9>)
     MUXCY:S->O            1   0.464   0.000  XLXI_51/XLXI_142/XLXI_28/Mcompar_cnt10k_cmp_ge0000_cy<9> (XLXI_51/XLXI_142/XLXI_28/Mcompar_cnt10k_cmp_ge0000_cy<9>)
     MUXCY:CI->O          34   0.459   1.298  XLXI_51/XLXI_142/XLXI_28/Mcompar_cnt10k_cmp_ge0000_cy<10> (XLXI_51/XLXI_142/XLXI_28/cnt10k_cmp_ge0000)
     LUT3:I2->O            1   0.704   0.000  XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_lut<0> (XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<0> (XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<1> (XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<2> (XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<3> (XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<4> (XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<5> (XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<6> (XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<7> (XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<8> (XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<9> (XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<10> (XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<11> (XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<12> (XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<13> (XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<14> (XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<15> (XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<16> (XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<17> (XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<18> (XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<19> (XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<20> (XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<21> (XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<22> (XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<23> (XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<24> (XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<25> (XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<26> (XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<27> (XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<28> (XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<29> (XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<30> (XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_cy<30>)
     XORCY:CI->O           1   0.804   0.000  XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k_xor<31> (XLXI_51/XLXI_142/XLXI_28/Mcount_cnt10k31)
     FDE:D                     0.308          XLXI_51/XLXI_142/XLXI_28/cnt10k_31
    ----------------------------------------
    Total                     12.289ns (9.774ns logic, 2.515ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_51/XLXI_142/XLXI_77/rowON'
  Clock period: 3.201ns (frequency: 312.402MHz)
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Delay:               3.201ns (Levels of Logic = 1)
  Source:            XLXI_51/XLXI_142/XLXI_77/lobster (FF)
  Destination:       XLXI_51/XLXI_142/XLXI_77/lastrow_3 (FF)
  Source Clock:      XLXI_51/XLXI_142/XLXI_77/rowON rising
  Destination Clock: XLXI_51/XLXI_142/XLXI_77/rowON rising

  Data Path: XLXI_51/XLXI_142/XLXI_77/lobster to XLXI_51/XLXI_142/XLXI_77/lastrow_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.531  XLXI_51/XLXI_142/XLXI_77/lobster (XLXI_51/XLXI_142/XLXI_77/lobster)
     INV:I->O              9   0.704   0.820  XLXI_51/XLXI_142/XLXI_77/lobster_and00021_INV_0 (XLXI_51/XLXI_142/XLXI_77/lobster_not0001_inv)
     FDCE:CE                   0.555          XLXI_51/XLXI_142/XLXI_77/lastcol_0
    ----------------------------------------
    Total                      3.201ns (1.850ns logic, 1.351ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_51/XLXI_142/XLXI_28/clk_10k_01'
  Clock period: 11.941ns (frequency: 83.746MHz)
  Total number of paths / destination ports: 65412 / 156
-------------------------------------------------------------------------
Delay:               11.941ns (Levels of Logic = 15)
  Source:            XLXI_51/XLXI_142/XLXI_83/DB1/sw_s (FF)
  Destination:       XLXI_51/XLXI_142/XLXI_83/DB1/sw_s (FF)
  Source Clock:      XLXI_51/XLXI_142/XLXI_28/clk_10k_01 rising
  Destination Clock: XLXI_51/XLXI_142/XLXI_28/clk_10k_01 rising

  Data Path: XLXI_51/XLXI_142/XLXI_83/DB1/sw_s to XLXI_51/XLXI_142/XLXI_83/DB1/sw_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             60   0.591   1.350  XLXI_51/XLXI_142/XLXI_83/DB1/sw_s (XLXI_51/XLXI_142/XLXI_83/DB1/sw_s)
     LUT3_D:I1->O         12   0.704   0.965  XLXI_51/XLXI_142/XLXI_83/DB1/lockout_or00001 (XLXI_51/XLXI_142/XLXI_83/DB1/lockout_or0000)
     LUT4:I3->O            1   0.704   0.000  XLXI_51/XLXI_142/XLXI_83/DB1/Mcompar_cnt_cmp_gt0000_lut<7> (XLXI_51/XLXI_142/XLXI_83/DB1/Mcompar_cnt_cmp_gt0000_lut<7>)
     MUXCY:S->O            1   0.464   0.000  XLXI_51/XLXI_142/XLXI_83/DB1/Mcompar_cnt_cmp_gt0000_cy<7> (XLXI_51/XLXI_142/XLXI_83/DB1/Mcompar_cnt_cmp_gt0000_cy<7>)
     MUXCY:CI->O          34   0.459   1.267  XLXI_51/XLXI_142/XLXI_83/DB1/Mcompar_cnt_cmp_gt0000_cy<8> (XLXI_51/XLXI_142/XLXI_83/DB1/Mcompar_cnt_cmp_gt0000_cy<8>)
     LUT4:I3->O            2   0.704   0.622  XLXI_51/XLXI_142/XLXI_83/DB1/cnt_mux0001<0>1 (XLXI_51/XLXI_142/XLXI_83/DB1/cnt_mux0001<0>)
     LUT4:I0->O            1   0.704   0.000  XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000_wg_lut<0> (XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000_wg_cy<0> (XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000_wg_cy<1> (XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000_wg_cy<2> (XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000_wg_cy<3> (XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000_wg_cy<4> (XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000_wg_cy<5> (XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000_wg_cy<6> (XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O           2   0.459   0.451  XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000_wg_cy<7> (XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000)
     LUT4:I3->O            1   0.704   0.420  XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_and0000_inv1 (XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_and0000_inv)
     FDE:CE                    0.555          XLXI_51/XLXI_142/XLXI_83/DB1/sw_s
    ----------------------------------------
    Total                     11.941ns (6.866ns logic, 5.075ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'btn_writeData'
  Clock period: 4.156ns (frequency: 240.616MHz)
  Total number of paths / destination ports: 96 / 16
-------------------------------------------------------------------------
Delay:               4.156ns (Levels of Logic = 11)
  Source:            XLXI_51/XLXI_121/XLXI_132/XLXI_46/I_Q0 (FF)
  Destination:       XLXI_51/XLXI_121/XLXI_132/XLXI_41/I_Q7 (FF)
  Source Clock:      btn_writeData rising
  Destination Clock: btn_writeData rising

  Data Path: XLXI_51/XLXI_121/XLXI_132/XLXI_46/I_Q0 to XLXI_51/XLXI_121/XLXI_132/XLXI_41/I_Q7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.531  I_Q0 (Q0)
     end scope: 'XLXI_51/XLXI_121/XLXI_132/XLXI_46'
     begin scope: 'XLXI_51/XLXI_121/XLXI_132/XLXI_59'
     XOR2:I0->O            1   0.704   0.000  I_36_228 (I0)
     MUXCY_L:S->LO         1   0.464   0.000  I_36_111 (C0)
     MUXCY_L:CI->LO        1   0.059   0.000  I_36_55 (C1)
     MUXCY_L:CI->LO        1   0.059   0.000  I_36_62 (C2)
     MUXCY_L:CI->LO        1   0.059   0.000  I_36_58 (C3)
     MUXCY_L:CI->LO        1   0.059   0.000  I_36_63 (C4)
     MUXCY_L:CI->LO        1   0.059   0.000  I_36_110 (C5)
     MUXCY_D:CI->LO        1   0.459   0.000  I_36_107 (C6)
     XORCY:CI->O           1   0.804   0.000  I_36_80 (S<7>)
     end scope: 'XLXI_51/XLXI_121/XLXI_132/XLXI_59'
     begin scope: 'XLXI_51/XLXI_121/XLXI_132/XLXI_41'
     FDCE:D                    0.308          I_Q7
    ----------------------------------------
    Total                      4.156ns (3.625ns logic, 0.531ns route)
                                       (87.2% logic, 12.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_51/XLXI_133/XLXI_41/clk_10k_01'
  Clock period: 2.225ns (frequency: 449.438MHz)
  Total number of paths / destination ports: 5 / 4
-------------------------------------------------------------------------
Delay:               2.225ns (Levels of Logic = 1)
  Source:            XLXI_51/XLXI_133/XLXI_4/selx_1 (FF)
  Destination:       XLXI_51/XLXI_133/XLXI_4/sel_0 (FF)
  Source Clock:      XLXI_51/XLXI_133/XLXI_41/clk_10k_01 rising
  Destination Clock: XLXI_51/XLXI_133/XLXI_41/clk_10k_01 rising

  Data Path: XLXI_51/XLXI_133/XLXI_4/selx_1 to XLXI_51/XLXI_133/XLXI_4/sel_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.622  XLXI_51/XLXI_133/XLXI_4/selx_1 (XLXI_51/XLXI_133/XLXI_4/selx_1)
     LUT2:I0->O            1   0.704   0.000  XLXI_51/XLXI_133/XLXI_4/Mrom_sel_mux0001111 (XLXI_51/XLXI_133/XLXI_4/Mrom_sel_mux00011)
     FD:D                      0.308          XLXI_51/XLXI_133/XLXI_4/sel_0
    ----------------------------------------
    Total                      2.225ns (1.603ns logic, 0.622ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_45/CLR_4ticks'
  Clock period: 12.297ns (frequency: 81.321MHz)
  Total number of paths / destination ports: 88 / 8
-------------------------------------------------------------------------
Delay:               12.297ns (Levels of Logic = 13)
  Source:            XLXI_45/XLXI_1/I_Q0/I_36_35 (FF)
  Destination:       XLXI_45/XLXI_1/I_Q7/I_36_35 (FF)
  Source Clock:      XLXI_45/CLR_4ticks rising
  Destination Clock: XLXI_45/CLR_4ticks rising

  Data Path: XLXI_45/XLXI_1/I_Q0/I_36_35 to XLXI_45/XLXI_1/I_Q7/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.591   0.882  I_36_35 (Q)
     end scope: 'I_Q0'
     AND4B4:I3->O          1   0.704   0.420  I_36_47 (T4_DN)
     begin scope: 'I_T4'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             9   0.704   0.820  I_36_8 (O)
     end scope: 'I_T4'
     AND4:I3->O            1   0.704   0.420  I_36_33 (T7_UP)
     begin scope: 'I_T7'
     AND2:I0->O            1   0.704   0.420  I_36_9 (M1)
     OR2:I0->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'I_T7'
     begin scope: 'I_Q7'
     XOR2:I0->O            1   0.704   0.420  I_36_32 (TQ)
     begin scope: 'I_36_30'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'I_36_30'
     FDCE:D                    0.308          I_36_35
    ----------------------------------------
    Total                     12.297ns (7.235ns logic, 5.062ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DataMode'
  Clock period: 8.525ns (frequency: 117.302MHz)
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Delay:               8.525ns (Levels of Logic = 9)
  Source:            XLXI_45/XLXI_6/I_Q0/I_36_35 (FF)
  Destination:       XLXI_45/XLXI_6/I_Q3/I_36_35 (FF)
  Source Clock:      DataMode rising
  Destination Clock: DataMode rising

  Data Path: XLXI_45/XLXI_6/I_Q0/I_36_35 to XLXI_45/XLXI_6/I_Q3/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.591   0.882  I_36_35 (Q)
     end scope: 'I_Q0'
     AND2B2:I1->O          1   0.704   0.420  I_36_3 (T2_DN)
     begin scope: 'I_T2'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'I_T2'
     begin scope: 'I_Q2'
     XOR2:I0->O            1   0.704   0.420  I_36_32 (TQ)
     begin scope: 'I_36_30'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'I_36_30'
     FDCE:D                    0.308          I_36_35
    ----------------------------------------
    Total                      8.525ns (5.123ns logic, 3.402ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_51/XLXI_142/XLXI_28/clk_10k_01'
  Total number of paths / destination ports: 20760 / 148
-------------------------------------------------------------------------
Offset:              12.664ns (Levels of Logic = 16)
  Source:            row<3> (PAD)
  Destination:       XLXI_51/XLXI_142/XLXI_83/DB1/sw_s (FF)
  Destination Clock: XLXI_51/XLXI_142/XLXI_28/clk_10k_01 rising

  Data Path: row<3> to XLXI_51/XLXI_142/XLXI_83/DB1/sw_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            61   1.218   1.446  row_3_IBUF (row_3_IBUF)
     LUT3_D:I0->O         12   0.704   0.965  XLXI_51/XLXI_142/XLXI_83/DB1/lockout_or00001 (XLXI_51/XLXI_142/XLXI_83/DB1/lockout_or0000)
     LUT4:I3->O            1   0.704   0.000  XLXI_51/XLXI_142/XLXI_83/DB1/Mcompar_cnt_cmp_gt0000_lut<7> (XLXI_51/XLXI_142/XLXI_83/DB1/Mcompar_cnt_cmp_gt0000_lut<7>)
     MUXCY:S->O            1   0.464   0.000  XLXI_51/XLXI_142/XLXI_83/DB1/Mcompar_cnt_cmp_gt0000_cy<7> (XLXI_51/XLXI_142/XLXI_83/DB1/Mcompar_cnt_cmp_gt0000_cy<7>)
     MUXCY:CI->O          34   0.459   1.267  XLXI_51/XLXI_142/XLXI_83/DB1/Mcompar_cnt_cmp_gt0000_cy<8> (XLXI_51/XLXI_142/XLXI_83/DB1/Mcompar_cnt_cmp_gt0000_cy<8>)
     LUT4:I3->O            2   0.704   0.622  XLXI_51/XLXI_142/XLXI_83/DB1/cnt_mux0001<0>1 (XLXI_51/XLXI_142/XLXI_83/DB1/cnt_mux0001<0>)
     LUT4:I0->O            1   0.704   0.000  XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000_wg_lut<0> (XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000_wg_cy<0> (XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000_wg_cy<1> (XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000_wg_cy<2> (XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000_wg_cy<3> (XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000_wg_cy<4> (XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000_wg_cy<5> (XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000_wg_cy<6> (XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O           2   0.459   0.451  XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000_wg_cy<7> (XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_cmp_eq0000)
     LUT4:I3->O            1   0.704   0.420  XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_and0000_inv1 (XLXI_51/XLXI_142/XLXI_83/DB1/sw_s_and0000_inv)
     FDE:CE                    0.555          XLXI_51/XLXI_142/XLXI_83/DB1/sw_s
    ----------------------------------------
    Total                     12.664ns (7.493ns logic, 5.171ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'btn_writeData'
  Total number of paths / destination ports: 52 / 28
-------------------------------------------------------------------------
Offset:              5.415ns (Levels of Logic = 4)
  Source:            RunMode (PAD)
  Destination:       XLXI_51/XLXI_121/XLXI_132/XLXI_41/I_Q0 (FF)
  Destination Clock: btn_writeData rising

  Data Path: RunMode to XLXI_51/XLXI_121/XLXI_132/XLXI_41/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  RunMode_IBUF (RunMode_IBUF)
     INV:I->O              6   0.704   0.669  XLXI_40 (DebugMode)
     AND3:I2->O           16   0.704   1.034  XLXI_51/XLXI_121/XLXI_132/XLXI_119 (XLXI_51/XLXI_121/XLXI_132/XLXN_343)
     begin scope: 'XLXI_51/XLXI_121/XLXI_132/XLXI_41'
     FDCE:CE                   0.555          I_Q0
    ----------------------------------------
    Total                      5.415ns (3.181ns logic, 2.234ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'WCLK_shiftReg'
  Total number of paths / destination ports: 20 / 12
-------------------------------------------------------------------------
Offset:              5.415ns (Levels of Logic = 4)
  Source:            RunMode (PAD)
  Destination:       XLXI_51/XLXI_121/XLXI_132/XLXI_47/I_Q0 (FF)
  Destination Clock: WCLK_shiftReg rising

  Data Path: RunMode to XLXI_51/XLXI_121/XLXI_132/XLXI_47/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  RunMode_IBUF (RunMode_IBUF)
     INV:I->O              6   0.704   0.669  XLXI_40 (DebugMode)
     AND3:I2->O           16   0.704   1.034  XLXI_51/XLXI_121/XLXI_132/XLXI_119 (XLXI_51/XLXI_121/XLXI_132/XLXN_343)
     begin scope: 'XLXI_51/XLXI_121/XLXI_132/XLXI_47'
     FDCE:CE                   0.555          I_Q0
    ----------------------------------------
    Total                      5.415ns (3.181ns logic, 2.234ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_51/XLXI_121/XLXI_129/XLXN_351'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.415ns (Levels of Logic = 4)
  Source:            RunMode (PAD)
  Destination:       XLXI_51/XLXI_121/XLXI_129/XLXI_41/I_Q0 (FF)
  Destination Clock: XLXI_51/XLXI_121/XLXI_129/XLXN_351 rising

  Data Path: RunMode to XLXI_51/XLXI_121/XLXI_129/XLXI_41/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  RunMode_IBUF (RunMode_IBUF)
     INV:I->O              6   0.704   0.669  XLXI_40 (DebugMode)
     AND2:I0->O           16   0.704   1.034  XLXI_51/XLXI_121/XLXI_129/XLXI_90 (XLXI_51/XLXI_121/XLXI_129/XLXN_343)
     begin scope: 'XLXI_51/XLXI_121/XLXI_129/XLXI_41'
     FDCE:CE                   0.555          I_Q0
    ----------------------------------------
    Total                      5.415ns (3.181ns logic, 2.234ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              6.558ns (Levels of Logic = 4)
  Source:            XLXI_43/clk_1m_0 (FF)
  Destination:       CLK_1 (PAD)
  Source Clock:      Clock rising

  Data Path: XLXI_43/clk_1m_0 to CLK_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.447  XLXI_43/clk_1m_0 (XLXI_43/clk_1m_0)
     begin scope: 'XLXI_44'
     AND2:I0->O            1   0.704   0.420  I_36_9 (M1)
     OR2:I0->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_44'
     OBUF:I->O                 3.272          CLK_1_OBUF (CLK_1)
    ----------------------------------------
    Total                      6.558ns (5.271ns logic, 1.287ns route)
                                       (80.4% logic, 19.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_51/XLXI_142/XLXI_28/clk_10k_01'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.496ns (Levels of Logic = 1)
  Source:            XLXI_51/XLXI_142/XLXI_78/col_1 (FF)
  Destination:       colO<1> (PAD)
  Source Clock:      XLXI_51/XLXI_142/XLXI_28/clk_10k_01 rising

  Data Path: XLXI_51/XLXI_142/XLXI_78/col_1 to colO<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.591   0.633  XLXI_51/XLXI_142/XLXI_78/col_1 (XLXI_51/XLXI_142/XLXI_78/col_1)
     OBUF:I->O                 3.272          colO_1_OBUF (colO<1>)
    ----------------------------------------
    Total                      4.496ns (3.863ns logic, 0.633ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'WCLK_shiftReg'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.450ns (Levels of Logic = 2)
  Source:            XLXI_51/XLXI_121/XLXI_129/XLXI_47/I_Q3 (FF)
  Destination:       A_shiftO<3> (PAD)
  Source Clock:      WCLK_shiftReg rising

  Data Path: XLXI_51/XLXI_121/XLXI_129/XLXI_47/I_Q3 to A_shiftO<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.587  I_Q3 (Q3)
     end scope: 'XLXI_51/XLXI_121/XLXI_129/XLXI_47'
     OBUF:I->O                 3.272          A_shiftO_3_OBUF (A_shiftO<3>)
    ----------------------------------------
    Total                      4.450ns (3.863ns logic, 0.587ns route)
                                       (86.8% logic, 13.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_51/XLXI_133/XLXI_41/clk_10k_01'
  Total number of paths / destination ports: 204 / 11
-------------------------------------------------------------------------
Offset:              8.053ns (Levels of Logic = 4)
  Source:            XLXI_51/XLXI_133/XLXI_4/sel_0 (FF)
  Destination:       sseg<6> (PAD)
  Source Clock:      XLXI_51/XLXI_133/XLXI_41/clk_10k_01 rising

  Data Path: XLXI_51/XLXI_133/XLXI_4/sel_0 to sseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.591   1.158  XLXI_51/XLXI_133/XLXI_4/sel_0 (XLXI_51/XLXI_133/XLXI_4/sel_0)
     LUT4:I0->O            1   0.704   0.000  XLXI_51/XLXI_133/XLXI_15/hexO<3>_F (N31)
     MUXF5:I0->O           7   0.321   0.883  XLXI_51/XLXI_133/XLXI_15/hexO<3> (XLXI_51/XLXI_133/XLXN_13<3>)
     LUT4:I0->O            1   0.704   0.420  XLXI_51/XLXI_133/XLXI_16/Mrom_hexD_rom000041 (sseg_2_OBUF)
     OBUF:I->O                 3.272          sseg_2_OBUF (sseg<2>)
    ----------------------------------------
    Total                      8.053ns (5.592ns logic, 2.461ns route)
                                       (69.4% logic, 30.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Delay:               7.185ns (Levels of Logic = 5)
  Source:            SWITCH_SPeed (PAD)
  Destination:       CLK_1 (PAD)

  Data Path: SWITCH_SPeed to CLK_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.447  SWITCH_SPeed_IBUF (SWITCH_SPeed_IBUF)
     begin scope: 'XLXI_44'
     AND2B1:I0->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_44'
     OBUF:I->O                 3.272          CLK_1_OBUF (CLK_1)
    ----------------------------------------
    Total                      7.185ns (5.898ns logic, 1.287ns route)
                                       (82.1% logic, 17.9% route)

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 20.93 secs
 
--> 

Total memory usage is 409992 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  629 (   0 filtered)
Number of infos    :    9 (   0 filtered)

