{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558963985132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558963985132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 21:33:04 2019 " "Processing started: Mon May 27 21:33:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558963985132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558963985132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Receiver -c Receiver " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Receiver -c Receiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558963985133 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Receiver_4_1100mv_100c_slow.vo G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/simulation/modelsim/ simulation " "Generated file Receiver_4_1100mv_100c_slow.vo in folder \"G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1558963986672 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Receiver_4_1100mv_-40c_slow.vo G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/simulation/modelsim/ simulation " "Generated file Receiver_4_1100mv_-40c_slow.vo in folder \"G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1558963986923 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Receiver_min_1100mv_-40c_fast.vo G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/simulation/modelsim/ simulation " "Generated file Receiver_min_1100mv_-40c_fast.vo in folder \"G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1558963987158 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Receiver.vo G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/simulation/modelsim/ simulation " "Generated file Receiver.vo in folder \"G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1558963987407 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Receiver_4_1100mv_100c_v_slow.sdo G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/simulation/modelsim/ simulation " "Generated file Receiver_4_1100mv_100c_v_slow.sdo in folder \"G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1558963987906 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Receiver_4_1100mv_-40c_v_slow.sdo G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/simulation/modelsim/ simulation " "Generated file Receiver_4_1100mv_-40c_v_slow.sdo in folder \"G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1558963988402 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Receiver_min_1100mv_-40c_v_fast.sdo G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/simulation/modelsim/ simulation " "Generated file Receiver_min_1100mv_-40c_v_fast.sdo in folder \"G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1558963988892 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Receiver_v.sdo G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/simulation/modelsim/ simulation " "Generated file Receiver_v.sdo in folder \"G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1558963989374 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558963989723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 21:33:09 2019 " "Processing ended: Mon May 27 21:33:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558963989723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558963989723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558963989723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558963989723 ""}
