<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MSPM0G1X0X_G3X0X Driver Library: dl_spi.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSPM0G1X0X_G3X0X Driver Library
   &#160;<span id="projectnumber">2.03.00.07</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_1ec8ed615bc2da65e0c30f17adbe5612.html">bazel-out</a></li><li class="navelem"><a class="el" href="dir_81796cf7b8c85abf4aaa4478eac07be3.html">k8-opt</a></li><li class="navelem"><a class="el" href="dir_7d9ef33ae1d656eb0f786113430116c5.html">bin</a></li><li class="navelem"><a class="el" href="dir_e0abc62f7a8fffc210aad9d69afc4cc1.html">docs</a></li><li class="navelem"><a class="el" href="dir_f0e6007746a7b6bf614bd6d461732893.html">english</a></li><li class="navelem"><a class="el" href="dir_879c3da419080b6b5ca3ffff95d8ae9b.html">driverlib</a></li><li class="navelem"><a class="el" href="dir_86a3ee8a6fb9f92bdf81c18604e14af5.html">mspm0g1x0x_g3x0x_api_guide-srcs</a></li><li class="navelem"><a class="el" href="dir_188ec6eab9f31db4e82afbde3dde3118.html">source</a></li><li class="navelem"><a class="el" href="dir_7b8af6bf665367f9b8d9f4e4295e373d.html">ti</a></li><li class="navelem"><a class="el" href="dir_0d846ee0a1dcaf21e5ccc1d6d9507db1.html">driverlib</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">dl_spi.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="dl__spi_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2020, Texas Instruments Incorporated</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * are met:</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * *  Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * *  Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * *  Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/*!****************************************************************************</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *  @file       dl_spi.h</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *  @brief      SPI Driver Library</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *  @defgroup   SPI Serial Peripheral Interface (SPI)</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *  @anchor ti_dl_dl_spi_Overview</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *  # Overview</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *  The Serial Peripheral Interface Driver Library allows full configuration of</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *  the MSPM0 SPI module.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *  The serial peripheral interface (SPI) module provides a standardized</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *  serial interface to transfer data between MSPM0 devices and other external</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> *  devices with SPI interface.</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> *  &lt;hr&gt;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> ******************************************************************************</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#ifndef ti_dl_dl_spi__include</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define ti_dl_dl_spi__include</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &lt;stdbool.h&gt;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#include &lt;ti/devices/msp/msp.h&gt;</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="dl__common_8h.html">ti/driverlib/dl_common.h</a>&gt;</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#ifdef __MSPM0_HAS_SPI__</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/* clang-format off */</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___c_d___m_o_d_e.html#ga1f6e013f4b39760684a3d6414fffd106">   75</a></span>&#160;<span class="preprocessor">#define DL_SPI_CD_MODE_DATA        (SPI_CTL1_CDMODE_DATA &gt;&gt; SPI_CTL1_CDMODE_OFS)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___c_d___m_o_d_e.html#ga70a5796da0f80315d88f609d739756b6">   80</a></span>&#160;<span class="preprocessor">#define DL_SPI_CD_MODE_COMMAND  (SPI_CTL1_CDMODE_COMMAND &gt;&gt; SPI_CTL1_CDMODE_OFS)</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga129202ee86d2dc54019e738cf2d04f6e">   92</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_DMA_DONE_TX    (SPI_CPU_INT_IMASK_DMA_DONE_TX_SET)</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga974cc5157e0bdfe272de2a06bfda32b9">   97</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_DMA_DONE_RX    (SPI_CPU_INT_IMASK_DMA_DONE_RX_SET)</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#gaee0ad6714fe1f645ade64397a0082613">  101</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_IDLE                   (SPI_CPU_INT_IMASK_IDLE_SET)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga0eb0812c715638d4e8e5eeb4afd7c19d">  106</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_TX_EMPTY            (SPI_CPU_INT_IMASK_TXEMPTY_SET)</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#gaf35b59023bd0c7f532930941c6630445">  111</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_TX                       (SPI_CPU_INT_IMASK_TX_SET)</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga0dae0f606942387e5ca2c7599ce71562">  116</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_RX                       (SPI_CPU_INT_IMASK_RX_SET)</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga2d72aa44bc46a2d87c3bb32117a1ac56">  121</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_RX_TIMEOUT            (SPI_CPU_INT_IMASK_RTOUT_SET)</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#gaa2d0d7d43bd9a7f1e446f4ab7e40b12f">  126</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_RX_FULL              (SPI_CPU_INT_IMASK_RXFULL_SET)</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga15fc5eb4a8d720d787794833e092a234">  131</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_TX_UNDERFLOW     (SPI_CPU_INT_IMASK_TXFIFO_UNF_SET)</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#gaa848fc4d8f759dae3b089e67d1c18531">  136</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_PARITY_ERROR            (SPI_CPU_INT_IMASK_PER_SET)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga59a7d0ba1b92fbe06157d43281d6e99b">  141</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_RX_OVERFLOW      (SPI_CPU_INT_IMASK_RXFIFO_OVF_SET)</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gac662dc4ffc6d7fbd2c8059f9d978f0f6">  146</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggac662dc4ffc6d7fbd2c8059f9d978f0f6a9c8fe591502b5d60b8c0a464331f1624">  148</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggac662dc4ffc6d7fbd2c8059f9d978f0f6a9c8fe591502b5d60b8c0a464331f1624">DL_SPI_DMA_IIDX_RX_TRIGGER</a> = SPI_DMA_TRIG_RX_IIDX_STAT_RX_EVT,</div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggac662dc4ffc6d7fbd2c8059f9d978f0f6ad5d4be77f142e7e0296984024f532cb4">  150</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggac662dc4ffc6d7fbd2c8059f9d978f0f6ad5d4be77f142e7e0296984024f532cb4">DL_SPI_DMA_IIDX_RX_TIMEOUT_TRIGGER</a> = SPI_DMA_TRIG_RX_IIDX_STAT_RTOUT_EVT</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;} <a class="code" href="group___s_p_i.html#gac662dc4ffc6d7fbd2c8059f9d978f0f6">DL_SPI_DMA_IIDX_RX</a>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga4edac7e2fad897c33fddb539363eabdd">  154</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga4edac7e2fad897c33fddb539363eabdda4376892f01b53c8ea6f16c40bb86e391">  156</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga4edac7e2fad897c33fddb539363eabdda4376892f01b53c8ea6f16c40bb86e391">DL_SPI_DMA_IIDX_TX_TRIGGER</a> = SPI_DMA_TRIG_TX_IIDX_STAT_TX_EVT</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;} <a class="code" href="group___s_p_i.html#ga4edac7e2fad897c33fddb539363eabdd">DL_SPI_DMA_IIDX_TX</a>;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___d_m_a___i_n_t_e_r_r_u_p_t___r_x.html#gaaf359c6c4adfec3a23d9f48fb005f5b2">  165</a></span>&#160;<span class="preprocessor">#define DL_SPI_DMA_INTERRUPT_RX               (SPI_DMA_TRIG_RX_IMASK_RX_SET)</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___d_m_a___i_n_t_e_r_r_u_p_t___r_x.html#gaba81016e5bfd96be24d53dce6ef3dd3f">  170</a></span>&#160;<span class="preprocessor">#define DL_SPI_DMA_INTERRUPT_RX_TIMEOUT       (SPI_DMA_TRIG_RX_IMASK_RTOUT_SET)</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga7aee472abfd5d78dfdac23ea78f434b9">  177</a></span>&#160;<span class="preprocessor">#define DL_SPI_DMA_INTERRUPT_TX               (SPI_DMA_TRIG_TX_IMASK_TX_SET)</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">/* clang-format on */</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga773029828a0b68cdff80d13e1fda363b">  182</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga773029828a0b68cdff80d13e1fda363bafb807f04f1ff9e7a680743f613911af6">  184</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga773029828a0b68cdff80d13e1fda363bafb807f04f1ff9e7a680743f613911af6">DL_SPI_PARITY_EVEN</a> =</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        (SPI_CTL1_PES_ENABLE | SPI_CTL1_PREN_ENABLE | SPI_CTL1_PTEN_ENABLE),</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga773029828a0b68cdff80d13e1fda363ba08e50ae539ffea21d62f322349d88814">  187</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga773029828a0b68cdff80d13e1fda363ba08e50ae539ffea21d62f322349d88814">DL_SPI_PARITY_ODD</a> =</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        (SPI_CTL1_PES_DISABLE | SPI_CTL1_PREN_ENABLE | SPI_CTL1_PTEN_ENABLE),</div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga773029828a0b68cdff80d13e1fda363ba74d6cfb81a9045badfdeed0b05064ef7">  190</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga773029828a0b68cdff80d13e1fda363ba74d6cfb81a9045badfdeed0b05064ef7">DL_SPI_PARITY_NONE</a> = (SPI_CTL1_PREN_DISABLE | SPI_CTL1_PTEN_DISABLE)</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;} <a class="code" href="group___s_p_i.html#ga773029828a0b68cdff80d13e1fda363b">DL_SPI_PARITY</a>;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga1778f795709b41d93eb1408b279e1bd1">  194</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a27a4ca6631bdd276011fbbc5945adedd">  196</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a27a4ca6631bdd276011fbbc5945adedd">DL_SPI_FRAME_FORMAT_MOTO3_POL0_PHA0</a> =</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        (SPI_CTL0_SPO_LOW | SPI_CTL0_SPH_FIRST | SPI_CTL0_FRF_MOTOROLA_3WIRE),</div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a7698d1a20993904d623376c374336e96">  199</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a7698d1a20993904d623376c374336e96">DL_SPI_FRAME_FORMAT_MOTO3_POL0_PHA1</a> =</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        (SPI_CTL0_SPO_LOW | SPI_CTL0_SPH_SECOND | SPI_CTL0_FRF_MOTOROLA_3WIRE),</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a3e642fe572393dff885f0b6398fe1517">  202</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a3e642fe572393dff885f0b6398fe1517">DL_SPI_FRAME_FORMAT_MOTO3_POL1_PHA0</a> =</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        (SPI_CTL0_SPO_HIGH | SPI_CTL0_SPH_FIRST | SPI_CTL0_FRF_MOTOROLA_3WIRE),</div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a467532e43794c934d5fde685d6092527">  205</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a467532e43794c934d5fde685d6092527">DL_SPI_FRAME_FORMAT_MOTO3_POL1_PHA1</a> =</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        (SPI_CTL0_SPO_HIGH | SPI_CTL0_SPH_SECOND |</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;            SPI_CTL0_FRF_MOTOROLA_3WIRE),</div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a889cdba0616273308242070aa3c23415">  209</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a889cdba0616273308242070aa3c23415">DL_SPI_FRAME_FORMAT_MOTO4_POL0_PHA0</a> =</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        (SPI_CTL0_SPO_LOW | SPI_CTL0_SPH_FIRST | SPI_CTL0_FRF_MOTOROLA_4WIRE),</div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1aea1a45f04370098f4e1e088c3ff39920">  212</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1aea1a45f04370098f4e1e088c3ff39920">DL_SPI_FRAME_FORMAT_MOTO4_POL0_PHA1</a> =</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        (SPI_CTL0_SPO_LOW | SPI_CTL0_SPH_SECOND | SPI_CTL0_FRF_MOTOROLA_4WIRE),</div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a1680c3cab4e46cd6e5fff0e1f3b31e76">  215</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a1680c3cab4e46cd6e5fff0e1f3b31e76">DL_SPI_FRAME_FORMAT_MOTO4_POL1_PHA0</a> =</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        (SPI_CTL0_SPO_HIGH | SPI_CTL0_SPH_FIRST | SPI_CTL0_FRF_MOTOROLA_4WIRE),</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1ae1c69be67fdb1c844425a33cb21335bd">  218</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1ae1c69be67fdb1c844425a33cb21335bd">DL_SPI_FRAME_FORMAT_MOTO4_POL1_PHA1</a> =</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        (SPI_CTL0_SPO_HIGH | SPI_CTL0_SPH_SECOND |</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;            SPI_CTL0_FRF_MOTOROLA_4WIRE),</div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a510e2fbaed450b103d75b09f4dbfd0b7">  222</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a510e2fbaed450b103d75b09f4dbfd0b7">DL_SPI_FRAME_FORMAT_TI_SYNC</a> = (SPI_CTL0_FRF_TI_SYNC),</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;} <a class="code" href="group___s_p_i.html#ga1778f795709b41d93eb1408b279e1bd1">DL_SPI_FRAME_FORMAT</a>;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gab5d9c38bb4fa37d93aaa0e67eb22b7ae">  226</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggab5d9c38bb4fa37d93aaa0e67eb22b7aea5b07b2b02432e3eeee94da49ba286b7f">  228</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggab5d9c38bb4fa37d93aaa0e67eb22b7aea5b07b2b02432e3eeee94da49ba286b7f">DL_SPI_MODE_CONTROLLER</a> = (SPI_CTL1_CP_ENABLE),</div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggab5d9c38bb4fa37d93aaa0e67eb22b7aea3db1834c8f1ce6b1ac97bb86587bf0fe">  230</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggab5d9c38bb4fa37d93aaa0e67eb22b7aea3db1834c8f1ce6b1ac97bb86587bf0fe">DL_SPI_MODE_PERIPHERAL</a> = (SPI_CTL1_CP_DISABLE)</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;} <a class="code" href="group___s_p_i.html#gab5d9c38bb4fa37d93aaa0e67eb22b7ae">DL_SPI_MODE</a>;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga79d02b79cd7d5383b93311454ed5f3ef">  234</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga79d02b79cd7d5383b93311454ed5f3efaf2bceaa49d585bf730cebb88c121fcf9">  236</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga79d02b79cd7d5383b93311454ed5f3efaf2bceaa49d585bf730cebb88c121fcf9">DL_SPI_BIT_ORDER_MSB_FIRST</a> = (SPI_CTL1_MSB_ENABLE),</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga79d02b79cd7d5383b93311454ed5f3efab084a7b9a774fbcf58eba78342e9f9ea">  238</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga79d02b79cd7d5383b93311454ed5f3efab084a7b9a774fbcf58eba78342e9f9ea">DL_SPI_BIT_ORDER_LSB_FIRST</a> = (SPI_CTL1_MSB_DISABLE)</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;} <a class="code" href="group___s_p_i.html#ga79d02b79cd7d5383b93311454ed5f3ef">DL_SPI_BIT_ORDER</a>;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga06925b84fe07eb69a8e1f23ab30d80da">  242</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa7997ed3f079a0266f4a469cb63fec786">  244</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa7997ed3f079a0266f4a469cb63fec786">DL_SPI_DATA_SIZE_4</a> = (SPI_CTL0_DSS_DSS_4),</div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daaa6e8f410f354e563f0e23b905b5f13bb">  246</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daaa6e8f410f354e563f0e23b905b5f13bb">DL_SPI_DATA_SIZE_5</a> = (SPI_CTL0_DSS_DSS_5),</div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa3fa58ffbefaf1022f39003eb1b28b0b0">  248</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa3fa58ffbefaf1022f39003eb1b28b0b0">DL_SPI_DATA_SIZE_6</a> = (SPI_CTL0_DSS_DSS_6),</div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daaf01c3d840262daea42d9a29b08edcd0c">  250</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daaf01c3d840262daea42d9a29b08edcd0c">DL_SPI_DATA_SIZE_7</a> = (SPI_CTL0_DSS_DSS_7),</div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa7343ddb73f93ee03440626df4f549e89">  252</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa7343ddb73f93ee03440626df4f549e89">DL_SPI_DATA_SIZE_8</a> = (SPI_CTL0_DSS_DSS_8),</div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa3f3ef2ecc4791e7f97c789ca64d37026">  254</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa3f3ef2ecc4791e7f97c789ca64d37026">DL_SPI_DATA_SIZE_9</a> = (SPI_CTL0_DSS_DSS_9),</div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa9b1d16811f116e0b793ebb68c83d4b4b">  256</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa9b1d16811f116e0b793ebb68c83d4b4b">DL_SPI_DATA_SIZE_10</a> = (SPI_CTL0_DSS_DSS_10),</div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa8b6473c34ee7b4ffcea9fa5bd304ce8f">  258</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa8b6473c34ee7b4ffcea9fa5bd304ce8f">DL_SPI_DATA_SIZE_11</a> = (SPI_CTL0_DSS_DSS_11),</div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa5c72f5a5d5cc7edddbb432641d80e906">  260</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa5c72f5a5d5cc7edddbb432641d80e906">DL_SPI_DATA_SIZE_12</a> = (SPI_CTL0_DSS_DSS_12),</div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa6e283c1d9f3bf5f511629bf1a31889bd">  262</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa6e283c1d9f3bf5f511629bf1a31889bd">DL_SPI_DATA_SIZE_13</a> = (SPI_CTL0_DSS_DSS_13),</div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daab0d18a521582b11fcdcefe2f01f6dc77">  264</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daab0d18a521582b11fcdcefe2f01f6dc77">DL_SPI_DATA_SIZE_14</a> = (SPI_CTL0_DSS_DSS_14),</div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa8a31728e462d2811bf7e7b4d99a16ad2">  266</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa8a31728e462d2811bf7e7b4d99a16ad2">DL_SPI_DATA_SIZE_15</a> = (SPI_CTL0_DSS_DSS_15),</div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa72419facdf4f677b84a4c5b555d30d4e">  268</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa72419facdf4f677b84a4c5b555d30d4e">DL_SPI_DATA_SIZE_16</a> = (SPI_CTL0_DSS_DSS_16),</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;} <a class="code" href="group___s_p_i.html#ga06925b84fe07eb69a8e1f23ab30d80da">DL_SPI_DATA_SIZE</a>;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gac5b7531f268fb581f2f3117bd08eb4a0">  272</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0a04e270bb79f5f11f6858dc5247d193ec">  274</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0a04e270bb79f5f11f6858dc5247d193ec">DL_SPI_CHIP_SELECT_0</a> = (SPI_CTL0_CSSEL_CSSEL_0),</div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0aada96b045390f06063629996abe875e8">  276</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0aada96b045390f06063629996abe875e8">DL_SPI_CHIP_SELECT_1</a> = (SPI_CTL0_CSSEL_CSSEL_1),</div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0adc9526b4f2bb7908ad2375aa33a9b856">  278</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0adc9526b4f2bb7908ad2375aa33a9b856">DL_SPI_CHIP_SELECT_2</a> = (SPI_CTL0_CSSEL_CSSEL_2),</div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0a93b0df91104ed89ecdb148c212fd3708">  280</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0a93b0df91104ed89ecdb148c212fd3708">DL_SPI_CHIP_SELECT_3</a> = (SPI_CTL0_CSSEL_CSSEL_3),</div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0a1fc468efce3d853c9425a3d3ecda61fd">  282</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0a1fc468efce3d853c9425a3d3ecda61fd">DL_SPI_CHIP_SELECT_NONE</a> = (0)</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;} <a class="code" href="group___s_p_i.html#gac5b7531f268fb581f2f3117bd08eb4a0">DL_SPI_CHIP_SELECT</a>;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga15208bcdee85c9fdd007a85e761a4843">  286</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843abb43613de18290dda1cec93c708c5396">  288</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843abb43613de18290dda1cec93c708c5396">DL_SPI_TX_FIFO_LEVEL_3_4_EMPTY</a> = SPI_IFLS_TXIFLSEL_LVL_3_4,</div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a6f14fbf777adbf55ce16dbe062cdf31c">  290</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a6f14fbf777adbf55ce16dbe062cdf31c">DL_SPI_TX_FIFO_LEVEL_1_2_EMPTY</a> = SPI_IFLS_TXIFLSEL_LVL_1_2,</div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a9e34611ade1ee18e1bf53b0ecc1ebf39">  292</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a9e34611ade1ee18e1bf53b0ecc1ebf39">DL_SPI_TX_FIFO_LEVEL_1_4_EMPTY</a> = SPI_IFLS_TXIFLSEL_LVL_1_4,</div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a99805227a259d9b05d640b29f2997a15">  294</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a99805227a259d9b05d640b29f2997a15">DL_SPI_TX_FIFO_LEVEL_EMPTY</a> = SPI_IFLS_TXIFLSEL_LVL_EMPTY,</div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843af9ee1cf64d3159c7b5d3d2e0d46059a9">  296</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843af9ee1cf64d3159c7b5d3d2e0d46059a9">DL_SPI_TX_FIFO_LEVEL_ONE_FRAME</a> = SPI_IFLS_TXIFLSEL_LEVEL_1</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;} <a class="code" href="group___s_p_i.html#ga15208bcdee85c9fdd007a85e761a4843">DL_SPI_TX_FIFO_LEVEL</a>;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gad62dc10499a7ad2a0285128125f75b51">  300</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51a58da669c09210fbd7d66c535c3f52d0d">  302</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51a58da669c09210fbd7d66c535c3f52d0d">DL_SPI_RX_FIFO_LEVEL_ONE_FRAME</a> = SPI_IFLS_RXIFLSEL_LEVEL_1,</div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51a9c682129358968ea39ab7c069142b124">  304</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51a9c682129358968ea39ab7c069142b124">DL_SPI_RX_FIFO_LEVEL_FULL</a> = SPI_IFLS_RXIFLSEL_LVL_FULL,</div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51ab4aed4387e855feae1cbe6d8e99dda09">  306</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51ab4aed4387e855feae1cbe6d8e99dda09">DL_SPI_RX_FIFO_LEVEL_3_4_FULL</a> = SPI_IFLS_RXIFLSEL_LVL_3_4,</div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51ae737c589bc33852c2a667e4dec8622d4">  308</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51ae737c589bc33852c2a667e4dec8622d4">DL_SPI_RX_FIFO_LEVEL_1_2_FULL</a> = SPI_IFLS_RXIFLSEL_LVL_1_2,</div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51aad46bfbffdf2e46071271a9b53ed2e02">  310</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51aad46bfbffdf2e46071271a9b53ed2e02">DL_SPI_RX_FIFO_LEVEL_1_4_FULL</a> = SPI_IFLS_RXIFLSEL_LVL_1_4,</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;} <a class="code" href="group___s_p_i.html#gad62dc10499a7ad2a0285128125f75b51">DL_SPI_RX_FIFO_LEVEL</a>;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga2856971e4f44c549983e6358d0fde683">  314</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683ada8236595ccbd339e18d7bac60a1f9c5">  317</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683ada8236595ccbd339e18d7bac60a1f9c5">DL_SPI_IIDX_DMA_DONE_TX</a> = SPI_CPU_INT_IIDX_STAT_DMA_DONE_TX_EVT,</div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683ad66d08e9d70cab90afb1be5394a60ff0">  319</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683ad66d08e9d70cab90afb1be5394a60ff0">DL_SPI_IIDX_DMA_DONE_RX</a> = SPI_CPU_INT_IIDX_STAT_DMA_DONE_RX_EVT,</div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683a6bac3917b4fbe3ef3f430c39c6993887">  323</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683a6bac3917b4fbe3ef3f430c39c6993887">DL_SPI_IIDX_IDLE</a> = SPI_CPU_INT_IIDX_STAT_IDLE_EVT,</div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683aa2bc017cf293a353c915ceeef37b7191">  325</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683aa2bc017cf293a353c915ceeef37b7191">DL_SPI_IIDX_TX_EMPTY</a> = SPI_CPU_INT_IIDX_STAT_TX_EMPTY,</div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683af4d318475c008712649630977815f658">  327</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683af4d318475c008712649630977815f658">DL_SPI_IIDX_TX</a> = SPI_CPU_INT_IIDX_STAT_TX_EVT,</div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683aeae8178b043e82392af6aa3610c002d7">  329</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683aeae8178b043e82392af6aa3610c002d7">DL_SPI_IIDX_RX</a> = SPI_CPU_INT_IIDX_STAT_RX_EVT,</div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683a1845f4c15b4aeb3a851d231df83f0351">  331</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683a1845f4c15b4aeb3a851d231df83f0351">DL_SPI_IIDX_RX_TIMEOUT</a> = SPI_CPU_INT_IIDX_STAT_RTOUT_EVT,</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683a22e489f7f850aeff02d28181b8c9aa40">  334</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683a22e489f7f850aeff02d28181b8c9aa40">DL_SPI_IIDX_RX_FULL</a> = SPI_CPU_INT_IIDX_STAT_RXFULL_EVT,</div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683ad8d4f9e952f648a5fdeeeed097b414d3">  336</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683ad8d4f9e952f648a5fdeeeed097b414d3">DL_SPI_IIDX_TX_UNDERFLOW</a> = SPI_CPU_INT_IIDX_STAT_TXFIFO_UNF_EVT,</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683abbe680e02dae4b5932c47577b00e0eb1">  339</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683abbe680e02dae4b5932c47577b00e0eb1">DL_SPI_IIDX_PARITY_ERROR</a> = SPI_CPU_INT_IIDX_STAT_PER_EVT,</div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683a0b53f7111949b1d8b08e65f44d7845a7">  341</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683a0b53f7111949b1d8b08e65f44d7845a7">DL_SPI_IIDX_RX_OVERFLOW</a> = SPI_CPU_INT_IIDX_STAT_RXFIFO_OFV_EVT</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;} <a class="code" href="group___s_p_i.html#ga2856971e4f44c549983e6358d0fde683">DL_SPI_IIDX</a>;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga5eaef8ef8e93903687af3edd8b3684e5">  345</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a42c4d8e044a542ef104786973a4e4984">  347</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a42c4d8e044a542ef104786973a4e4984">DL_SPI_CLOCK_DIVIDE_RATIO_1</a> = SPI_CLKDIV_RATIO_DIV_BY_1,</div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a29d85bce11775e265d98b07d16019a89">  349</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a29d85bce11775e265d98b07d16019a89">DL_SPI_CLOCK_DIVIDE_RATIO_2</a> = SPI_CLKDIV_RATIO_DIV_BY_2,</div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5addda6d99499d349f4355d1e2b9c634b2">  351</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5addda6d99499d349f4355d1e2b9c634b2">DL_SPI_CLOCK_DIVIDE_RATIO_3</a> = SPI_CLKDIV_RATIO_DIV_BY_3,</div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5ad6e2c336b339209383e69ef114344b8c">  353</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5ad6e2c336b339209383e69ef114344b8c">DL_SPI_CLOCK_DIVIDE_RATIO_4</a> = SPI_CLKDIV_RATIO_DIV_BY_4,</div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a03e0631527626808afee6782ac3cf644">  355</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a03e0631527626808afee6782ac3cf644">DL_SPI_CLOCK_DIVIDE_RATIO_5</a> = SPI_CLKDIV_RATIO_DIV_BY_5,</div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a9a2f53485e5e406d87014888adf9e0d7">  357</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a9a2f53485e5e406d87014888adf9e0d7">DL_SPI_CLOCK_DIVIDE_RATIO_6</a> = SPI_CLKDIV_RATIO_DIV_BY_6,</div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5aa13ed10b6b2ea0e346ac3257daeec59e">  359</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5aa13ed10b6b2ea0e346ac3257daeec59e">DL_SPI_CLOCK_DIVIDE_RATIO_7</a> = SPI_CLKDIV_RATIO_DIV_BY_7,</div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5ac0bbf359eb360b92a3b4ef81da1f73f4">  361</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5ac0bbf359eb360b92a3b4ef81da1f73f4">DL_SPI_CLOCK_DIVIDE_RATIO_8</a> = SPI_CLKDIV_RATIO_DIV_BY_8</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;} <a class="code" href="group___s_p_i.html#ga5eaef8ef8e93903687af3edd8b3684e5">DL_SPI_CLOCK_DIVIDE_RATIO</a>;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gacadd49262d90984a5c6ff8aec05762f8">  365</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a139558fe09fdf42df80cae07513ef15e">  367</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a139558fe09fdf42df80cae07513ef15e">DL_SPI_CLOCK_BUSCLK</a> = SPI_CLKSEL_SYSCLK_SEL_ENABLE,</div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a5990f8c8231fdce6d11e600197bbb05c">  369</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a5990f8c8231fdce6d11e600197bbb05c">DL_SPI_CLOCK_MFCLK</a> = SPI_CLKSEL_MFCLK_SEL_ENABLE,</div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a842d8879838b01e15eeeb872cd8642b9">  371</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a842d8879838b01e15eeeb872cd8642b9">DL_SPI_CLOCK_LFCLK</a> = SPI_CLKSEL_LFCLK_SEL_ENABLE</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;} <a class="code" href="group___s_p_i.html#gacadd49262d90984a5c6ff8aec05762f8">DL_SPI_CLOCK</a>;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i___config.html">  377</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i___config.html#af4a7c7464cf67b34da6ab3a427538cd5">  379</a></span>&#160;    <a class="code" href="group___s_p_i.html#gab5d9c38bb4fa37d93aaa0e67eb22b7ae">DL_SPI_MODE</a> <a class="code" href="struct_d_l___s_p_i___config.html#af4a7c7464cf67b34da6ab3a427538cd5">mode</a>;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i___config.html#a01a39a0ca021fc4ebe46e8a020092330">  385</a></span>&#160;    <a class="code" href="group___s_p_i.html#ga1778f795709b41d93eb1408b279e1bd1">DL_SPI_FRAME_FORMAT</a> <a class="code" href="struct_d_l___s_p_i___config.html#a01a39a0ca021fc4ebe46e8a020092330">frameFormat</a>;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i___config.html#a11b3fa681115141e587e65c7f6f6c586">  391</a></span>&#160;    <a class="code" href="group___s_p_i.html#ga773029828a0b68cdff80d13e1fda363b">DL_SPI_PARITY</a> <a class="code" href="struct_d_l___s_p_i___config.html#a11b3fa681115141e587e65c7f6f6c586">parity</a>;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i___config.html#a1ad9c791a34c49df83ee4da03357b3dd">  394</a></span>&#160;    <a class="code" href="group___s_p_i.html#ga06925b84fe07eb69a8e1f23ab30d80da">DL_SPI_DATA_SIZE</a> <a class="code" href="struct_d_l___s_p_i___config.html#a1ad9c791a34c49df83ee4da03357b3dd">dataSize</a>;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i___config.html#a130e352beadaf8c81348623d4047c6c4">  397</a></span>&#160;    <a class="code" href="group___s_p_i.html#ga79d02b79cd7d5383b93311454ed5f3ef">DL_SPI_BIT_ORDER</a> <a class="code" href="struct_d_l___s_p_i___config.html#a130e352beadaf8c81348623d4047c6c4">bitOrder</a>;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i___config.html#aa14f81d5623ade946dd8e97e28468494">  403</a></span>&#160;    <a class="code" href="group___s_p_i.html#gac5b7531f268fb581f2f3117bd08eb4a0">DL_SPI_CHIP_SELECT</a> <a class="code" href="struct_d_l___s_p_i___config.html#aa14f81d5623ade946dd8e97e28468494">chipSelectPin</a>;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;} <a class="code" href="struct_d_l___s_p_i___config.html">DL_SPI_Config</a>;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i___clock_config.html">  410</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i___clock_config.html#a4be6041f85196df8643ac8c3cff8a6ad">  412</a></span>&#160;    DL_SPI_CLOCK <a class="code" href="struct_d_l___s_p_i___clock_config.html#a4be6041f85196df8643ac8c3cff8a6ad">clockSel</a>;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i___clock_config.html#ae704b0012e02b018c5a76c27237f9908">  415</a></span>&#160;    DL_SPI_CLOCK_DIVIDE_RATIO <a class="code" href="struct_d_l___s_p_i___clock_config.html#ae704b0012e02b018c5a76c27237f9908">divideRatio</a>;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;} <a class="code" href="struct_d_l___s_p_i___clock_config.html">DL_SPI_ClockConfig</a>;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i__backup_config.html">  424</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i__backup_config.html#af1ed144ceb586df971eb3cc2ce5a5f39">  429</a></span>&#160;    uint32_t <a class="code" href="struct_d_l___s_p_i__backup_config.html#af1ed144ceb586df971eb3cc2ce5a5f39">controlWord0</a>;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i__backup_config.html#af141455349f29ba827afbb28e2083e68">  435</a></span>&#160;    uint32_t <a class="code" href="struct_d_l___s_p_i__backup_config.html#af141455349f29ba827afbb28e2083e68">controlWord1</a>;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i__backup_config.html#a97df87d905a4712ebff0dc98e6f445a3">  439</a></span>&#160;    uint32_t <a class="code" href="struct_d_l___s_p_i__backup_config.html#a97df87d905a4712ebff0dc98e6f445a3">clockControl</a>;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i__backup_config.html#a203c09af3a67526a5ebc042df1ee176e">  442</a></span>&#160;    uint32_t <a class="code" href="struct_d_l___s_p_i__backup_config.html#a203c09af3a67526a5ebc042df1ee176e">clockSel</a>;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i__backup_config.html#aa7148db60344351efe3f73af77cb6046">  445</a></span>&#160;    uint32_t <a class="code" href="struct_d_l___s_p_i__backup_config.html#aa7148db60344351efe3f73af77cb6046">divideRatio</a>;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i__backup_config.html#a4784e49cfdbce924d81263082e8805f2">  450</a></span>&#160;    uint32_t <a class="code" href="struct_d_l___s_p_i__backup_config.html#a4784e49cfdbce924d81263082e8805f2">interruptFifoLevelSelectWord</a>;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i__backup_config.html#adec8012340576f0d2c6b6e8900f4b973">  454</a></span>&#160;    uint32_t <a class="code" href="struct_d_l___s_p_i__backup_config.html#adec8012340576f0d2c6b6e8900f4b973">interruptMask0</a>;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i__backup_config.html#a50ed3441345c0040224a1d27e7ee90ce">  458</a></span>&#160;    uint32_t <a class="code" href="struct_d_l___s_p_i__backup_config.html#a50ed3441345c0040224a1d27e7ee90ce">interruptMask1</a>;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i__backup_config.html#a924270533d40920244bf9d10ea01b80f">  462</a></span>&#160;    uint32_t <a class="code" href="struct_d_l___s_p_i__backup_config.html#a924270533d40920244bf9d10ea01b80f">interruptMask2</a>;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i__backup_config.html#a4f98fe7f75a85732c6ddb908b640038e">  466</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="struct_d_l___s_p_i__backup_config.html#a4f98fe7f75a85732c6ddb908b640038e">backupRdy</a>;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;} <a class="code" href="struct_d_l___s_p_i__backup_config.html">DL_SPI_backupConfig</a>;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga57d6b6b93006b01995bd0f2b1c4b1ce6">DL_SPI_init</a>(SPI_Regs *spi, <a class="code" href="struct_d_l___s_p_i___config.html">DL_SPI_Config</a> *config);</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga251d33c1951365dad8e4850bfe49bcc7">  486</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga251d33c1951365dad8e4850bfe49bcc7">DL_SPI_enablePower</a>(SPI_Regs *spi)</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;{</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    spi-&gt;GPRCM.PWREN = (SPI_PWREN_KEY_UNLOCK_W | SPI_PWREN_ENABLE_ENABLE);</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;}</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga750d9c1fcb11d51008a1b760e741f38e">  496</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga750d9c1fcb11d51008a1b760e741f38e">DL_SPI_disablePower</a>(SPI_Regs *spi)</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;{</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    spi-&gt;GPRCM.PWREN = (SPI_PWREN_KEY_UNLOCK_W | SPI_PWREN_ENABLE_DISABLE);</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;}</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gac3de375b827e1c8a442f8d4fc8a98aaf">  509</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#gac3de375b827e1c8a442f8d4fc8a98aaf">DL_SPI_isPowerEnabled</a>(SPI_Regs *spi)</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;{</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    <span class="keywordflow">return</span> (</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;        (spi-&gt;GPRCM.PWREN &amp; SPI_PWREN_ENABLE_MASK) == SPI_PWREN_ENABLE_ENABLE);</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;}</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga12b8798df3c18c5065d9eb86c568ee6b">  520</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga12b8798df3c18c5065d9eb86c568ee6b">DL_SPI_reset</a>(SPI_Regs *spi)</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;{</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    spi-&gt;GPRCM.RSTCTL =</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;        (SPI_RSTCTL_KEY_UNLOCK_W | SPI_RSTCTL_RESETSTKYCLR_CLR |</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;            SPI_RSTCTL_RESETASSERT_ASSERT);</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;}</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gaff17331111624e7c55cd2df0c78ca4b9">  536</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#gaff17331111624e7c55cd2df0c78ca4b9">DL_SPI_isReset</a>(SPI_Regs *spi)</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;{</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    <span class="keywordflow">return</span> ((spi-&gt;GPRCM.STAT &amp; SPI_GPRCM_STAT_RESETSTKY_MASK) ==</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;            SPI_GPRCM_STAT_RESETSTKY_RESET);</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;}</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga0a40961940d940325e1b41ead149a843">  547</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga0a40961940d940325e1b41ead149a843">DL_SPI_enable</a>(SPI_Regs *spi)</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;{</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    spi-&gt;CTL1 |= SPI_CTL1_ENABLE_ENABLE;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;}</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga4701ed19b15d5cba398f905a9159ceef">  562</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#ga4701ed19b15d5cba398f905a9159ceef">DL_SPI_isEnabled</a>(SPI_Regs *spi)</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;{</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <span class="keywordflow">return</span> ((spi-&gt;CTL1 &amp; SPI_CTL1_ENABLE_MASK) == SPI_CTL1_ENABLE_ENABLE);</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;}</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga09199015c560aefd53f38b724bf2377e">  572</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga09199015c560aefd53f38b724bf2377e">DL_SPI_disable</a>(SPI_Regs *spi)</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;{</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;    spi-&gt;CTL1 &amp;= ~(SPI_CTL1_ENABLE_MASK);</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;}</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gaa05f0246f8d95f8151ef07f2bec4a481">DL_SPI_setClockConfig</a>(SPI_Regs *spi, <a class="code" href="struct_d_l___s_p_i___clock_config.html">DL_SPI_ClockConfig</a> *config);</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gac077cef3400e52977ef7b12215f6d800">DL_SPI_getClockConfig</a>(SPI_Regs *spi, <a class="code" href="struct_d_l___s_p_i___clock_config.html">DL_SPI_ClockConfig</a> *config);</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga5fae7ae41a7dbcf190603bf5fa28910a">  607</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#ga5fae7ae41a7dbcf190603bf5fa28910a">DL_SPI_isBusy</a>(SPI_Regs *spi)</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;{</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    <span class="keywordflow">return</span> ((spi-&gt;STAT &amp; SPI_STAT_BUSY_MASK) == SPI_STAT_BUSY_ACTIVE);</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;}</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga4600f20a23bd75824947fb7fda604c1e">  622</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#ga4600f20a23bd75824947fb7fda604c1e">DL_SPI_isTXFIFOEmpty</a>(SPI_Regs *spi)</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;{</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    <span class="keywordflow">return</span> ((spi-&gt;STAT &amp; SPI_STAT_TFE_MASK) == SPI_STAT_TFE_EMPTY);</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;}</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga4b9692743916049e036472704cef2986">  637</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#ga4b9692743916049e036472704cef2986">DL_SPI_isTXFIFOFull</a>(SPI_Regs *spi)</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;{</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;    <span class="keywordflow">return</span> ((spi-&gt;STAT &amp; SPI_STAT_TNF_MASK) == SPI_STAT_TNF_FULL);</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;}</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;</div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gae400f22f357e5d5f65b93c688cee23f4">  652</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#gae400f22f357e5d5f65b93c688cee23f4">DL_SPI_isRXFIFOEmpty</a>(SPI_Regs *spi)</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;{</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    <span class="keywordflow">return</span> ((spi-&gt;STAT &amp; SPI_STAT_RFE_MASK) == SPI_STAT_RFE_EMPTY);</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;}</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gacc7a3496cb44f35185c1ad67471ee25c">  667</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#gacc7a3496cb44f35185c1ad67471ee25c">DL_SPI_isRXFIFOFull</a>(SPI_Regs *spi)</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;{</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    <span class="keywordflow">return</span> ((spi-&gt;STAT &amp; SPI_STAT_RNF_MASK) == SPI_STAT_RNF_FULL);</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;}</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gaff618299ef6569927676f5e6ca6a1922">  690</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gaff618299ef6569927676f5e6ca6a1922">DL_SPI_setParity</a>(SPI_Regs *spi, <a class="code" href="group___s_p_i.html#ga773029828a0b68cdff80d13e1fda363b">DL_SPI_PARITY</a> parity)</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;{</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(&amp;spi-&gt;CTL1, (uint32_t) parity,</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;        (SPI_CTL1_PREN_MASK | SPI_CTL1_PTEN_MASK | SPI_CTL1_PES_MASK));</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;}</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga727aabe92e1c4d05dd724644f6556fcb">  705</a></span>&#160;__STATIC_INLINE <a class="code" href="group___s_p_i.html#ga773029828a0b68cdff80d13e1fda363b">DL_SPI_PARITY</a> <a class="code" href="group___s_p_i.html#ga727aabe92e1c4d05dd724644f6556fcb">DL_SPI_getParity</a>(SPI_Regs *spi)</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;{</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    uint32_t parity = spi-&gt;CTL1 &amp; (SPI_CTL1_PES_MASK | SPI_CTL1_PREN_MASK |</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;                                      SPI_CTL1_PTEN_MASK);</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___s_p_i.html#ga773029828a0b68cdff80d13e1fda363b">DL_SPI_PARITY</a>)(parity);</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;}</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;</div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga4881e1a2ac73d62c56314387df91437f">  723</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga4881e1a2ac73d62c56314387df91437f">DL_SPI_enableReceiveParity</a>(SPI_Regs *spi)</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;{</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;    spi-&gt;CTL1 |= SPI_CTL1_PREN_ENABLE;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;}</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga711ec7e7000ae8647244df1ec0e000ad">  738</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga711ec7e7000ae8647244df1ec0e000ad">DL_SPI_disableReceiveParity</a>(SPI_Regs *spi)</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;{</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;    spi-&gt;CTL1 &amp;= ~(SPI_CTL1_PREN_MASK);</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;}</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gacfa28461c287d67b49ca0192a5bb275e">  753</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#gacfa28461c287d67b49ca0192a5bb275e">DL_SPI_isReceiveParityEnabled</a>(SPI_Regs *spi)</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;{</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;    <span class="keywordflow">return</span> ((spi-&gt;CTL1 &amp; SPI_CTL1_PREN_MASK) == SPI_CTL1_PREN_ENABLE);</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;}</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;</div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gadf3c638f0e8aaa977f819be8a30d04ca">  768</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gadf3c638f0e8aaa977f819be8a30d04ca">DL_SPI_enableTransmitParity</a>(SPI_Regs *spi)</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;{</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;    spi-&gt;CTL1 |= SPI_CTL1_PTEN_ENABLE;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;}</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;</div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gad881d36c83db69c35fe1211e0c53920b">  783</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gad881d36c83db69c35fe1211e0c53920b">DL_SPI_disableTransmitParity</a>(SPI_Regs *spi)</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;{</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    spi-&gt;CTL1 &amp;= ~(SPI_CTL1_PTEN_MASK);</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;}</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;</div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga8ec1f529080e99ac971d0734aa8ee022">  798</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#ga8ec1f529080e99ac971d0734aa8ee022">DL_SPI_isTransmitParityEnabled</a>(SPI_Regs *spi)</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;{</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    <span class="keywordflow">return</span> ((spi-&gt;CTL1 &amp; SPI_CTL1_PTEN_MASK) == SPI_CTL1_PTEN_ENABLE);</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;}</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;</div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gae4913586ba59c5143952522934ca550a">  815</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gae4913586ba59c5143952522934ca550a">DL_SPI_setFrameFormat</a>(</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    SPI_Regs *spi, <a class="code" href="group___s_p_i.html#ga1778f795709b41d93eb1408b279e1bd1">DL_SPI_FRAME_FORMAT</a> frameFormat)</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;{</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(&amp;spi-&gt;CTL0, (uint32_t) frameFormat,</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;        (SPI_CTL0_FRF_MASK | SPI_CTL0_SPO_MASK | SPI_CTL0_SPH_MASK));</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;}</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;</div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga0bd42c3090f7d2619e52020f5a357978">  831</a></span>&#160;__STATIC_INLINE <a class="code" href="group___s_p_i.html#ga1778f795709b41d93eb1408b279e1bd1">DL_SPI_FRAME_FORMAT</a> <a class="code" href="group___s_p_i.html#ga0bd42c3090f7d2619e52020f5a357978">DL_SPI_getFrameFormat</a>(SPI_Regs *spi)</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;{</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;    uint32_t frameFormat = spi-&gt;CTL0 &amp; (SPI_CTL0_FRF_MASK | SPI_CTL0_SPO_MASK |</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;                                           SPI_CTL0_SPH_MASK);</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___s_p_i.html#ga1778f795709b41d93eb1408b279e1bd1">DL_SPI_FRAME_FORMAT</a>)(frameFormat);</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;}</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;</div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gabb7227ea45c66da923fc1dd644f27122">  848</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gabb7227ea45c66da923fc1dd644f27122">DL_SPI_setDataSize</a>(</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;    SPI_Regs *spi, <a class="code" href="group___s_p_i.html#ga06925b84fe07eb69a8e1f23ab30d80da">DL_SPI_DATA_SIZE</a> dataSize)</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;{</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(&amp;spi-&gt;CTL0, (uint32_t) dataSize, SPI_CTL0_DSS_MASK);</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;}</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;</div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga9ccb2a4da3bea80332f2a6973ac4b048">  863</a></span>&#160;__STATIC_INLINE <a class="code" href="group___s_p_i.html#ga06925b84fe07eb69a8e1f23ab30d80da">DL_SPI_DATA_SIZE</a> <a class="code" href="group___s_p_i.html#ga9ccb2a4da3bea80332f2a6973ac4b048">DL_SPI_getDataSize</a>(SPI_Regs *spi)</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;{</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;    uint32_t dataSize = spi-&gt;CTL0 &amp; SPI_CTL0_DSS_MASK;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___s_p_i.html#ga06925b84fe07eb69a8e1f23ab30d80da">DL_SPI_DATA_SIZE</a>)(dataSize);</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;}</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;</div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga7d153fe0c2f28f8c4165c0bce4c895cf">  878</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga7d153fe0c2f28f8c4165c0bce4c895cf">DL_SPI_setMode</a>(SPI_Regs *spi, <a class="code" href="group___s_p_i.html#gab5d9c38bb4fa37d93aaa0e67eb22b7ae">DL_SPI_MODE</a> mode)</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;{</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(&amp;spi-&gt;CTL1, SPI_CTL1_CP_ENABLE, SPI_CTL1_CP_MASK);</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;}</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;</div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga69be5f67e62f2ba8176271fb25fd73af">  892</a></span>&#160;__STATIC_INLINE <a class="code" href="group___s_p_i.html#gab5d9c38bb4fa37d93aaa0e67eb22b7ae">DL_SPI_MODE</a> <a class="code" href="group___s_p_i.html#ga69be5f67e62f2ba8176271fb25fd73af">DL_SPI_getMode</a>(SPI_Regs *spi)</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;{</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;    uint32_t mode = spi-&gt;CTL1 &amp; SPI_CTL1_CP_MASK;</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___s_p_i.html#gab5d9c38bb4fa37d93aaa0e67eb22b7ae">DL_SPI_MODE</a>)(mode);</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;}</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;</div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga2eef87b89f47d4bfa2b110ee2232fc7a">  908</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga2eef87b89f47d4bfa2b110ee2232fc7a">DL_SPI_setBitOrder</a>(</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;    SPI_Regs *spi, <a class="code" href="group___s_p_i.html#ga79d02b79cd7d5383b93311454ed5f3ef">DL_SPI_BIT_ORDER</a> bitOrder)</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;{</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(&amp;spi-&gt;CTL1, (uint32_t) bitOrder, SPI_CTL1_MSB_MASK);</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;}</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;</div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga67cd45e37d7926cd58a2175b446e1531">  923</a></span>&#160;__STATIC_INLINE <a class="code" href="group___s_p_i.html#ga79d02b79cd7d5383b93311454ed5f3ef">DL_SPI_BIT_ORDER</a> <a class="code" href="group___s_p_i.html#ga67cd45e37d7926cd58a2175b446e1531">DL_SPI_getBitOrder</a>(SPI_Regs *spi)</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;{</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;    uint32_t bitOrder = spi-&gt;CTL1 &amp; SPI_CTL1_MSB_MASK;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___s_p_i.html#ga79d02b79cd7d5383b93311454ed5f3ef">DL_SPI_BIT_ORDER</a>)(bitOrder);</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;}</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;</div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga95f58fa6481f1096caf19b5bde02a721">  938</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga95f58fa6481f1096caf19b5bde02a721">DL_SPI_enableLoopbackMode</a>(SPI_Regs *spi)</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;{</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    spi-&gt;CTL1 |= SPI_CTL1_LBM_ENABLE;</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;}</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;</div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga1fea93168e5ed13fdbfcbb2fdc5eaf29">  951</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga1fea93168e5ed13fdbfcbb2fdc5eaf29">DL_SPI_disableLoopbackMode</a>(SPI_Regs *spi)</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;{</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;    spi-&gt;CTL1 &amp;= ~(SPI_CTL1_LBM_MASK);</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;}</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;</div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gadc826acff5d99b02b9b49f11bf418b8d">  966</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#gadc826acff5d99b02b9b49f11bf418b8d">DL_SPI_isLoopbackModeEnabled</a>(SPI_Regs *spi)</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;{</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;    <span class="keywordflow">return</span> ((spi-&gt;CTL1 &amp; SPI_CTL1_LBM_MASK) == SPI_CTL1_LBM_ENABLE);</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;}</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;</div><div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gab702c162ca66cbe0fb435f42c4e45bed">  985</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gab702c162ca66cbe0fb435f42c4e45bed">DL_SPI_setRepeatTransmit</a>(</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;    SPI_Regs *spi, uint32_t numRepeats)</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;{</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(&amp;spi-&gt;CTL1, numRepeats &lt;&lt; SPI_CTL1_REPEATTX_OFS,</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;        SPI_CTL1_REPEATTX_MASK);</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;}</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;</div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gaf1d17b75e29b8c51b3cedb7a48d3e3a0"> 1006</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___s_p_i.html#gaf1d17b75e29b8c51b3cedb7a48d3e3a0">DL_SPI_getRepeatTransmit</a>(SPI_Regs *spi)</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;{</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;    <span class="keywordflow">return</span> ((spi-&gt;CTL1 &amp; SPI_CTL1_REPEATTX_MASK) &gt;&gt; SPI_CTL1_REPEATTX_OFS);</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;}</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga95013d33706c0f408ea5059cfcdbdd6e"> 1023</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga95013d33706c0f408ea5059cfcdbdd6e">DL_SPI_enablePeripheralAlignDataOnChipSelect</a>(</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;    SPI_Regs *spi)</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;{</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;    spi-&gt;CTL0 |= SPI_CTL0_CSCLR_ENABLE;</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;}</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;</div><div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gada4a4222d9d346236330744ce648be80"> 1039</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gada4a4222d9d346236330744ce648be80">DL_SPI_disablePeripheralAlignDataOnChipSelect</a>(</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;    SPI_Regs *spi)</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;{</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;    spi-&gt;CTL0 &amp;= ~(SPI_CTL0_CSCLR_MASK);</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;}</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;</div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga669430d52eeec5dc038b52ce70468e5d"> 1055</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#ga669430d52eeec5dc038b52ce70468e5d">DL_SPI_isPeripheralAlignDataOnChipSelectEnabled</a>(</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;    SPI_Regs *spi)</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;{</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;    <span class="keywordflow">return</span> ((spi-&gt;CTL0 &amp; SPI_CTL0_CSCLR_MASK) == SPI_CTL0_CSCLR_ENABLE);</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;}</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div><div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gad1c1d31aeb86e180b4d617956b2b90b6"> 1072</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gad1c1d31aeb86e180b4d617956b2b90b6">DL_SPI_enablePacking</a>(SPI_Regs *spi)</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;{</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;    spi-&gt;CTL0 |= SPI_CTL0_PACKEN_ENABLED;</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;}</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;</div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gafe32a2370e84eb7db0673e2affd338aa"> 1088</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gafe32a2370e84eb7db0673e2affd338aa">DL_SPI_disablePacking</a>(SPI_Regs *spi)</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;{</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;    spi-&gt;CTL0 &amp;= ~(SPI_CTL0_PACKEN_MASK);</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;}</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;</div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga5bbd52a2c6f8375158e96c1dfb99997b"> 1103</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#ga5bbd52a2c6f8375158e96c1dfb99997b">DL_SPI_isPackingEnabled</a>(SPI_Regs *spi)</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;{</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;    <span class="keywordflow">return</span> ((spi-&gt;CTL0 &amp; SPI_CTL0_PACKEN_MASK) == SPI_CTL0_PACKEN_ENABLED);</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;}</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;</div><div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga49d8de0e6e9fe919c8879e9ec8256359"> 1122</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga49d8de0e6e9fe919c8879e9ec8256359">DL_SPI_setChipSelect</a>(</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;    SPI_Regs *spi, <a class="code" href="group___s_p_i.html#gac5b7531f268fb581f2f3117bd08eb4a0">DL_SPI_CHIP_SELECT</a> chipSelect)</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;{</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;        &amp;spi-&gt;CTL0, (uint32_t) chipSelect, SPI_CTL0_CSSEL_MASK);</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;}</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;</div><div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gaa00da1beafcaaf43cf3e801ef67a76d2"> 1140</a></span>&#160;__STATIC_INLINE <a class="code" href="group___s_p_i.html#gac5b7531f268fb581f2f3117bd08eb4a0">DL_SPI_CHIP_SELECT</a> <a class="code" href="group___s_p_i.html#gaa00da1beafcaaf43cf3e801ef67a76d2">DL_SPI_getChipSelect</a>(SPI_Regs *spi)</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;{</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;    uint32_t chipSelect = spi-&gt;CTL0 &amp; SPI_CTL0_CSSEL_MASK;</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___s_p_i.html#gac5b7531f268fb581f2f3117bd08eb4a0">DL_SPI_CHIP_SELECT</a>)(chipSelect);</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;}</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;</div><div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga6d77b7c9ab09a76d23b905e014b483ab"> 1160</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga6d77b7c9ab09a76d23b905e014b483ab">DL_SPI_setPeripheralReceiveTimeout</a>(</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    SPI_Regs *spi, uint32_t timeout)</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;{</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(&amp;spi-&gt;CTL1, timeout &lt;&lt; SPI_CTL1_RXTIMEOUT_OFS,</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;        SPI_CTL1_RXTIMEOUT_MASK);</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;}</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;</div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gaa611834ad05f9de32862d5c81404430f"> 1179</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___s_p_i.html#gaa611834ad05f9de32862d5c81404430f">DL_SPI_getPeripheralReceiveTimeout</a>(SPI_Regs *spi)</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;{</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;    <span class="keywordflow">return</span> ((spi-&gt;CTL1 &amp; SPI_CTL1_RXTIMEOUT_MASK) &gt;&gt; SPI_CTL1_RXTIMEOUT_OFS);</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;}</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;</div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga80b3037d10bf86943a061938fe71af66"> 1206</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga80b3037d10bf86943a061938fe71af66">DL_SPI_setControllerCommandDataModeConfig</a>(</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;    SPI_Regs *spi, uint32_t config)</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;{</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;        &amp;spi-&gt;CTL1, config &lt;&lt; SPI_CTL1_CDMODE_OFS, SPI_CTL1_CDMODE_MASK);</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;}</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;</div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gaa4e51075abb1609beb7f6fe68d0f5fec"> 1228</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___s_p_i.html#gaa4e51075abb1609beb7f6fe68d0f5fec">DL_SPI_getControllerCommandDataModeConfig</a>(</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;    SPI_Regs *spi)</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;{</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;    <span class="keywordflow">return</span> ((spi-&gt;CTL1 &amp; SPI_CTL1_CDMODE_MASK) &gt;&gt; SPI_CTL1_CDMODE_OFS);</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;}</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;</div><div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga755438cfca0ea7692c0828b107b8d72a"> 1244</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga755438cfca0ea7692c0828b107b8d72a">DL_SPI_enableControllerCommandDataMode</a>(SPI_Regs *spi)</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;{</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;    spi-&gt;CTL1 |= SPI_CTL1_CDENABLE_ENABLE;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;}</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;</div><div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga2c8385ae7f94401e02abb79d198c4ced"> 1254</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga2c8385ae7f94401e02abb79d198c4ced">DL_SPI_disableControllerCommandDataMode</a>(SPI_Regs *spi)</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;{</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;    spi-&gt;CTL1 &amp;= ~(SPI_CTL1_CDENABLE_MASK);</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;}</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;</div><div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga1e005b758379714a3b70efbe18d46f12"> 1269</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#ga1e005b758379714a3b70efbe18d46f12">DL_SPI_isControllerCommandDataModeEnabled</a>(SPI_Regs *spi)</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;{</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;    <span class="keywordflow">return</span> ((spi-&gt;CTL1 &amp; SPI_CTL1_CDENABLE_MASK) == SPI_CTL1_CDENABLE_ENABLE);</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;}</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;</div><div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gadeab493584934784e399b486d8d706d6"> 1284</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gadeab493584934784e399b486d8d706d6">DL_SPI_enablePeripheralDataOutput</a>(SPI_Regs *spi)</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;{</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;    spi-&gt;CTL1 &amp;= ~(SPI_CTL1_POD_MASK);</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;}</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;</div><div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga477925103d4cf5e813b3dd322a94e491"> 1300</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga477925103d4cf5e813b3dd322a94e491">DL_SPI_disablePeripheralDataOutput</a>(SPI_Regs *spi)</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;{</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;    spi-&gt;CTL1 |= SPI_CTL1_POD_ENABLE;</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;}</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;</div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gaed5eb192dede332f3c6576bc96c63896"> 1317</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#gaed5eb192dede332f3c6576bc96c63896">DL_SPI_isPeripheralDataOutputEnabled</a>(SPI_Regs *spi)</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;{</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;    <span class="keywordflow">return</span> ((spi-&gt;CTL1 &amp; SPI_CTL1_POD_MASK) == SPI_CTL1_POD_DISABLE);</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;}</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;</div><div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga69517779fd6a6dc63b7035a382afe938"> 1334</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga69517779fd6a6dc63b7035a382afe938">DL_SPI_setDelayedSampling</a>(SPI_Regs *spi, uint32_t delay)</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;{</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(&amp;spi-&gt;CLKCTL, delay &lt;&lt; SPI_CLKCTL_DSAMPLE_OFS,</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;        SPI_CLKCTL_DSAMPLE_MASK);</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;}</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;</div><div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga9bab3add31780b685dbc4c2b3bcd8c72"> 1355</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___s_p_i.html#ga9bab3add31780b685dbc4c2b3bcd8c72">DL_SPI_getDelayedSampling</a>(SPI_Regs *spi)</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;{</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;    <span class="keywordflow">return</span> (spi-&gt;CLKCTL &amp; SPI_CLKCTL_DSAMPLE_MASK &gt;&gt; SPI_CLKCTL_DSAMPLE_OFS);</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;}</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;</div><div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga964944349d443791436c86969f5dd490"> 1378</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga964944349d443791436c86969f5dd490">DL_SPI_setFIFOThreshold</a>(SPI_Regs *spi,</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;    DL_SPI_RX_FIFO_LEVEL rxThreshold, DL_SPI_TX_FIFO_LEVEL txThreshold)</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;{</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(&amp;spi-&gt;IFLS,</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;        (uint32_t) rxThreshold | (uint32_t) txThreshold,</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;        SPI_IFLS_RXIFLSEL_MASK | SPI_IFLS_TXIFLSEL_MASK);</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;}</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;</div><div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga8f70ece785dac3bf4bfcb8c55855fefc"> 1395</a></span>&#160;__STATIC_INLINE DL_SPI_TX_FIFO_LEVEL <a class="code" href="group___s_p_i.html#ga8f70ece785dac3bf4bfcb8c55855fefc">DL_SPI_getTXFIFOThreshold</a>(SPI_Regs *spi)</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;{</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;    uint32_t txThreshold = spi-&gt;IFLS &amp; SPI_IFLS_TXIFLSEL_MASK;</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;    <span class="keywordflow">return</span> (DL_SPI_TX_FIFO_LEVEL)(txThreshold);</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;}</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;</div><div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga31ee5c6c5d860a60ee941f01136fe49d"> 1411</a></span>&#160;__STATIC_INLINE DL_SPI_RX_FIFO_LEVEL <a class="code" href="group___s_p_i.html#ga31ee5c6c5d860a60ee941f01136fe49d">DL_SPI_getRXFIFOThreshold</a>(SPI_Regs *spi)</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;{</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;    uint32_t rxThreshold = spi-&gt;IFLS &amp; SPI_IFLS_RXIFLSEL_MASK;</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;    <span class="keywordflow">return</span> (DL_SPI_RX_FIFO_LEVEL)(rxThreshold);</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;}</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;</div><div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga3c4a02c29afd23921de3499f67fac64e"> 1434</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga3c4a02c29afd23921de3499f67fac64e">DL_SPI_setBitRateSerialClockDivider</a>(</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;    SPI_Regs *spi, uint32_t SCR)</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;{</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(&amp;spi-&gt;CLKCTL, SCR, SPI_CLKCTL_SCR_MASK);</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;}</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;</div><div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga1e0b41e8be0be30828f7f55fd5a84369"> 1449</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___s_p_i.html#ga1e0b41e8be0be30828f7f55fd5a84369">DL_SPI_getBitRateSerialClockDivider</a>(SPI_Regs *spi)</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;{</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;    <span class="keywordflow">return</span> (spi-&gt;CLKCTL &amp; SPI_CLKCTL_SCR_MASK);</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;}</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;</div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga1db81249e51e1d7d083b1f08ac3c74f8"> 1469</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga1db81249e51e1d7d083b1f08ac3c74f8">DL_SPI_transmitData8</a>(SPI_Regs *spi, uint8_t data)</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;{</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;    spi-&gt;TXDATA = data;</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;}</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;</div><div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gadd62074cdf1d5c54262a99c20b233421"> 1489</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gadd62074cdf1d5c54262a99c20b233421">DL_SPI_transmitData16</a>(SPI_Regs *spi, uint16_t data)</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;{</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;    spi-&gt;TXDATA = data;</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;}</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;</div><div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gaea8f2bccfe6a5d794262a9b6820c8275"> 1515</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gaea8f2bccfe6a5d794262a9b6820c8275">DL_SPI_transmitData32</a>(SPI_Regs *spi, uint32_t data)</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;{</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;    spi-&gt;TXDATA = data;</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;}</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;</div><div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga3ad1b72ff835f7cc756991dbdad964fe"> 1536</a></span>&#160;__STATIC_INLINE uint8_t <a class="code" href="group___s_p_i.html#ga3ad1b72ff835f7cc756991dbdad964fe">DL_SPI_receiveData8</a>(SPI_Regs *spi)</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;{</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;    <span class="keywordflow">return</span> ((uint8_t)(spi-&gt;RXDATA));</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;}</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;</div><div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gaa6543c466da35691515f27c017f1512a"> 1557</a></span>&#160;__STATIC_INLINE uint16_t <a class="code" href="group___s_p_i.html#gaa6543c466da35691515f27c017f1512a">DL_SPI_receiveData16</a>(SPI_Regs *spi)</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;{</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;    <span class="keywordflow">return</span> ((uint16_t)(spi-&gt;RXDATA));</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;}</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;</div><div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gaca2d9e206cd78bd8172a33ac830b9a4d"> 1584</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___s_p_i.html#gaca2d9e206cd78bd8172a33ac830b9a4d">DL_SPI_receiveData32</a>(SPI_Regs *spi)</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;{</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;    <span class="keywordflow">return</span> spi-&gt;RXDATA;</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;}</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;</div><div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga0a86c2fb7c36d466076b497af09b18e5"> 1597</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga0a86c2fb7c36d466076b497af09b18e5">DL_SPI_enableInterrupt</a>(</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;    SPI_Regs *spi, uint32_t interruptMask)</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;{</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;    spi-&gt;CPU_INT.IMASK |= interruptMask;</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;}</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;</div><div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga65638f5a3719afe2856ba0da9a2921ba"> 1611</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga65638f5a3719afe2856ba0da9a2921ba">DL_SPI_disableInterrupt</a>(</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;    SPI_Regs *spi, uint32_t interruptMask)</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;{</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;    spi-&gt;CPU_INT.IMASK &amp;= ~(interruptMask);</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;}</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;</div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga8e3e6bbce946fb656f1a518eb1ba4f60"> 1629</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___s_p_i.html#ga8e3e6bbce946fb656f1a518eb1ba4f60">DL_SPI_getEnabledInterrupts</a>(</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;    SPI_Regs *spi, uint32_t interruptMask)</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;{</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;    <span class="keywordflow">return</span> (spi-&gt;CPU_INT.IMASK &amp; interruptMask);</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;}</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;</div><div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga3d9c4e855d6bc53bb21db33f6a96996e"> 1652</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___s_p_i.html#ga3d9c4e855d6bc53bb21db33f6a96996e">DL_SPI_getEnabledInterruptStatus</a>(</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;    SPI_Regs *spi, uint32_t interruptMask)</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;{</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;    <span class="keywordflow">return</span> (spi-&gt;CPU_INT.MIS &amp; interruptMask);</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;}</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;</div><div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga2e7453f5be41fb52bf13676517df854f"> 1673</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___s_p_i.html#ga2e7453f5be41fb52bf13676517df854f">DL_SPI_getRawInterruptStatus</a>(</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;    SPI_Regs *spi, uint32_t interruptMask)</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;{</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;    <span class="keywordflow">return</span> (spi-&gt;CPU_INT.RIS &amp; interruptMask);</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;}</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;</div><div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga73ba5863505021f90030a4add94e2a0a"> 1691</a></span>&#160;__STATIC_INLINE DL_SPI_IIDX <a class="code" href="group___s_p_i.html#ga73ba5863505021f90030a4add94e2a0a">DL_SPI_getPendingInterrupt</a>(SPI_Regs *spi)</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;{</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;    <span class="keywordflow">return</span> ((DL_SPI_IIDX) spi-&gt;CPU_INT.IIDX);</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;}</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;</div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga3a3adedc52cb49293eb395e3b61a3365"> 1704</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga3a3adedc52cb49293eb395e3b61a3365">DL_SPI_clearInterruptStatus</a>(</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;    SPI_Regs *spi, uint32_t interruptMask)</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;{</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;    spi-&gt;CPU_INT.ICLR = interruptMask;</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;}</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga5a49cffcc93cd7f5f28691656084aa35">DL_SPI_transmitDataBlocking8</a>(SPI_Regs *spi, uint8_t data);</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga6adff0a4426d68ec4460498076edd045">DL_SPI_transmitDataBlocking16</a>(SPI_Regs *spi, uint16_t data);</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga9b8cd4c5a324feeeb75e9ad05576d762">DL_SPI_transmitDataBlocking32</a>(SPI_Regs *spi, uint32_t data);</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;uint8_t <a class="code" href="group___s_p_i.html#ga0eecb3e7f2130f703d97aa21c132f6bc">DL_SPI_receiveDataBlocking8</a>(SPI_Regs *spi);</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;uint16_t <a class="code" href="group___s_p_i.html#ga887dc15031c26b9c34efd0ab9806da44">DL_SPI_receiveDataBlocking16</a>(SPI_Regs *spi);</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;uint32_t <a class="code" href="group___s_p_i.html#ga221d94b17bd63e063a4234e5a0f3ffc5">DL_SPI_receiveDataBlocking32</a>(SPI_Regs *spi);</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#gaa747ac1ef89a31a25f59edd36e7434b1">DL_SPI_transmitDataCheck8</a>(SPI_Regs *spi, uint8_t data);</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#ga0ccfdddda9f493d31a7886b93fe97ffd">DL_SPI_transmitDataCheck16</a>(SPI_Regs *spi, uint16_t data);</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#ga49621278af197222784b1d12bea75fc3">DL_SPI_transmitDataCheck32</a>(SPI_Regs *spi, uint32_t data);</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#gac6fc009060563c15b7977dcfee318217">DL_SPI_receiveDataCheck8</a>(SPI_Regs *spi, uint8_t *buffer);</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;</div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#gaa1b2bcc74bb7ec126ac096723a688a40">DL_SPI_receiveDataCheck16</a>(SPI_Regs *spi, uint16_t *buffer);</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#ga893172c6848fd376f400dd9cf1c87e66">DL_SPI_receiveDataCheck32</a>(SPI_Regs *spi, uint32_t *buffer);</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;uint32_t <a class="code" href="group___s_p_i.html#ga028c654b0302902ac2f751ac607e86aa">DL_SPI_drainRXFIFO8</a>(</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;    SPI_Regs *spi, uint8_t *buffer, uint32_t maxCount);</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;uint32_t <a class="code" href="group___s_p_i.html#gac91ec18aad967db0722250db55d6a92a">DL_SPI_drainRXFIFO16</a>(</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;    SPI_Regs *spi, uint16_t *buffer, uint32_t maxCount);</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;</div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;uint32_t <a class="code" href="group___s_p_i.html#ga7ec3f5d7a20dcc165b57cd4e9537ca4a">DL_SPI_drainRXFIFO32</a>(</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;    SPI_Regs *spi, uint32_t *buffer, uint32_t maxCount);</div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;uint32_t <a class="code" href="group___s_p_i.html#ga19f6bf0b7549e4500c88a860ac3a3f25">DL_SPI_fillTXFIFO8</a>(SPI_Regs *spi, uint8_t *buffer, uint32_t count);</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;</div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;uint32_t <a class="code" href="group___s_p_i.html#gafec74ce77c3bc51975bfb4a41bb9fbc8">DL_SPI_fillTXFIFO16</a>(SPI_Regs *spi, uint16_t *buffer, uint32_t count);</div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;</div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;uint32_t <a class="code" href="group___s_p_i.html#ga32cfe0dcf1f630a337d3dbb31824a888">DL_SPI_fillTXFIFO32</a>(SPI_Regs *spi, uint32_t *buffer, uint32_t count);</div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;</div><div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga19bfcce992f283ee00bddb23bf50d18a"> 2078</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga19bfcce992f283ee00bddb23bf50d18a">DL_SPI_enableDMAReceiveEvent</a>(</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;    SPI_Regs *spi, uint32_t interrupt)</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;{</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;    spi-&gt;DMA_TRIG_RX.IMASK = interrupt;</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;}</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;</div><div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga03ed3e347e596e8f3a043b8cc807f0ac"> 2097</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga03ed3e347e596e8f3a043b8cc807f0ac">DL_SPI_enableDMATransmitEvent</a>(SPI_Regs *spi)</div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;{</div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;    spi-&gt;DMA_TRIG_TX.IMASK = SPI_DMA_TRIG_TX_IMASK_TX_SET;</div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;}</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;</div><div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gad8d6f0b4f8e7d3f68d2e14ca2f04215d"> 2115</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gad8d6f0b4f8e7d3f68d2e14ca2f04215d">DL_SPI_disableDMAReceiveEvent</a>(</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;    SPI_Regs *spi, uint32_t interrupt)</div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;{</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;    spi-&gt;DMA_TRIG_RX.IMASK &amp;= ~(interrupt);</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;}</div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;</div><div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga77eb49fb26f889729b483357839ea907"> 2134</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga77eb49fb26f889729b483357839ea907">DL_SPI_disableDMATransmitEvent</a>(SPI_Regs *spi)</div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;{</div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;    spi-&gt;DMA_TRIG_TX.IMASK = SPI_DMA_TRIG_TX_IMASK_TX_CLR;</div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;}</div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;</div><div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gae0e89f455dfc248d5deb1acdc48edcb1"> 2156</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___s_p_i.html#gae0e89f455dfc248d5deb1acdc48edcb1">DL_SPI_getEnabledDMAReceiveEvent</a>(</div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;    SPI_Regs *spi, uint32_t interruptMask)</div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;{</div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;    <span class="keywordflow">return</span> (spi-&gt;DMA_TRIG_RX.IMASK &amp; interruptMask);</div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;}</div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;</div><div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gaca55b65426f0959d8874c9e147e593d3"> 2175</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___s_p_i.html#gaca55b65426f0959d8874c9e147e593d3">DL_SPI_getEnabledDMATransmitEvent</a>(SPI_Regs *spi)</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;{</div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;    <span class="keywordflow">return</span> (spi-&gt;DMA_TRIG_TX.IMASK &amp; SPI_DMA_TRIG_TX_IMASK_TX_MASK);</div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;}</div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;</div><div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga7e4a80646e1dc849e10ba520ccda591d"> 2201</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___s_p_i.html#ga7e4a80646e1dc849e10ba520ccda591d">DL_SPI_getEnabledDMAReceiveEventStatus</a>(</div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;    SPI_Regs *spi, uint32_t interruptMask)</div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;{</div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;    <span class="keywordflow">return</span> (spi-&gt;DMA_TRIG_RX.MIS &amp; interruptMask);</div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;}</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;</div><div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga6a8deff5da283604d407bb9218bd938a"> 2224</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___s_p_i.html#ga6a8deff5da283604d407bb9218bd938a">DL_SPI_getEnabledDMATransmitEventStatus</a>(SPI_Regs *spi)</div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;{</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;    <span class="keywordflow">return</span> (spi-&gt;DMA_TRIG_TX.MIS &amp; SPI_DMA_TRIG_TX_MIS_TX_MASK);</div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;}</div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;</div><div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga4f19545cef469202bdef5b945d25d896"> 2246</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___s_p_i.html#ga4f19545cef469202bdef5b945d25d896">DL_SPI_getRawDMAReceiveEventStatus</a>(</div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;    SPI_Regs *spi, uint32_t interruptMask)</div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;{</div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;    <span class="keywordflow">return</span> (spi-&gt;DMA_TRIG_RX.RIS &amp; interruptMask);</div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;}</div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;</div><div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gacf7f0e0435ad966aed8ccb71a3296b24"> 2267</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___s_p_i.html#gacf7f0e0435ad966aed8ccb71a3296b24">DL_SPI_getRawDMATransmitEventStatus</a>(SPI_Regs *spi)</div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;{</div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;    <span class="keywordflow">return</span> (spi-&gt;DMA_TRIG_TX.RIS &amp; SPI_DMA_TRIG_TX_RIS_TX_MASK);</div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;}</div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;</div><div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gaf57ab53eefe268ce08739d8ff297750e"> 2288</a></span>&#160;__STATIC_INLINE DL_SPI_DMA_IIDX_RX <a class="code" href="group___s_p_i.html#gaf57ab53eefe268ce08739d8ff297750e">DL_SPI_getPendingDMAReceiveEvent</a>(</div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;    SPI_Regs *spi)</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;{</div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;    <span class="keywordflow">return</span> (DL_SPI_DMA_IIDX_RX)(spi-&gt;DMA_TRIG_RX.IIDX);</div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;}</div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;</div><div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga98a8763570191a8d451075a707fe35c7"> 2310</a></span>&#160;__STATIC_INLINE DL_SPI_DMA_IIDX_TX <a class="code" href="group___s_p_i.html#ga98a8763570191a8d451075a707fe35c7">DL_SPI_getPendingDMATransmitEvent</a>(</div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;    SPI_Regs *spi)</div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;{</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;    <span class="keywordflow">return</span> (DL_SPI_DMA_IIDX_TX)(spi-&gt;DMA_TRIG_TX.IIDX);</div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;}</div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;</div><div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga211e65c5c974b47eb771c0b5949fdd80"> 2327</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga211e65c5c974b47eb771c0b5949fdd80">DL_SPI_clearDMAReceiveEventStatus</a>(</div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;    SPI_Regs *spi, uint32_t interruptMask)</div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;{</div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;    spi-&gt;DMA_TRIG_RX.ICLR = interruptMask;</div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;}</div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;</div><div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga1cc267432eef43cd197ed315bf9d22f4"> 2343</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga1cc267432eef43cd197ed315bf9d22f4">DL_SPI_clearDMATransmitEventStatus</a>(SPI_Regs *spi)</div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;{</div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;    spi-&gt;DMA_TRIG_TX.ICLR = SPI_DMA_TRIG_TX_ICLR_TX_CLR;</div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;}</div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;</div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#ga6853ab8f3aa1110f74a46660b473d77d">DL_SPI_saveConfiguration</a>(SPI_Regs *spi, <a class="code" href="struct_d_l___s_p_i__backup_config.html">DL_SPI_backupConfig</a> *ptr);</div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;</div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#gab6405771e41906765135cf943ef43d03">DL_SPI_restoreConfiguration</a>(SPI_Regs *spi, <a class="code" href="struct_d_l___s_p_i__backup_config.html">DL_SPI_backupConfig</a> *ptr);</div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;</div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;}</div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;</div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __MSPM0_HAS_SPI__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;</div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ti_dl_dl_spi__include */</span><span class="preprocessor"></span></div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;</div><div class="ttc" id="group___s_p_i_html_ggacadd49262d90984a5c6ff8aec05762f8a5990f8c8231fdce6d11e600197bbb05c"><div class="ttname"><a href="group___s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a5990f8c8231fdce6d11e600197bbb05c">DL_SPI_CLOCK_MFCLK</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:369</div></div>
<div class="ttc" id="group___s_p_i_html_gab6405771e41906765135cf943ef43d03"><div class="ttname"><a href="group___s_p_i.html#gab6405771e41906765135cf943ef43d03">DL_SPI_restoreConfiguration</a></div><div class="ttdeci">bool DL_SPI_restoreConfiguration(SPI_Regs *spi, DL_SPI_backupConfig *ptr)</div><div class="ttdoc">Restore SPI configuration after leaving a power loss state. </div></div>
<div class="ttc" id="group___s_p_i_html_ga8f70ece785dac3bf4bfcb8c55855fefc"><div class="ttname"><a href="group___s_p_i.html#ga8f70ece785dac3bf4bfcb8c55855fefc">DL_SPI_getTXFIFOThreshold</a></div><div class="ttdeci">__STATIC_INLINE DL_SPI_TX_FIFO_LEVEL DL_SPI_getTXFIFOThreshold(SPI_Regs *spi)</div><div class="ttdoc">Get the TX FIFO interrupt threshold level. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1395</div></div>
<div class="ttc" id="group___s_p_i_html_ggad62dc10499a7ad2a0285128125f75b51ae737c589bc33852c2a667e4dec8622d4"><div class="ttname"><a href="group___s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51ae737c589bc33852c2a667e4dec8622d4">DL_SPI_RX_FIFO_LEVEL_1_2_FULL</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:308</div></div>
<div class="ttc" id="struct_d_l___s_p_i__backup_config_html_af1ed144ceb586df971eb3cc2ce5a5f39"><div class="ttname"><a href="struct_d_l___s_p_i__backup_config.html#af1ed144ceb586df971eb3cc2ce5a5f39">DL_SPI_backupConfig::controlWord0</a></div><div class="ttdeci">uint32_t controlWord0</div><div class="ttdef"><b>Definition:</b> dl_spi.h:429</div></div>
<div class="ttc" id="group___s_p_i_html_gga2856971e4f44c549983e6358d0fde683af4d318475c008712649630977815f658"><div class="ttname"><a href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683af4d318475c008712649630977815f658">DL_SPI_IIDX_TX</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:327</div></div>
<div class="ttc" id="group___s_p_i_html_gad62dc10499a7ad2a0285128125f75b51"><div class="ttname"><a href="group___s_p_i.html#gad62dc10499a7ad2a0285128125f75b51">DL_SPI_RX_FIFO_LEVEL</a></div><div class="ttdeci">DL_SPI_RX_FIFO_LEVEL</div><div class="ttdef"><b>Definition:</b> dl_spi.h:300</div></div>
<div class="ttc" id="group___d_l_common_html_ga37cb77ac2e81fdb12f6a95ad02cbb0e4"><div class="ttname"><a href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a></div><div class="ttdeci">__STATIC_INLINE void DL_Common_updateReg(volatile uint32_t *reg, uint32_t val, uint32_t mask)</div><div class="ttdoc">Writes value to specified register - retaining bits unaffected by mask. </div><div class="ttdef"><b>Definition:</b> dl_common.h:63</div></div>
<div class="ttc" id="group___s_p_i_html_ga7e4a80646e1dc849e10ba520ccda591d"><div class="ttname"><a href="group___s_p_i.html#ga7e4a80646e1dc849e10ba520ccda591d">DL_SPI_getEnabledDMAReceiveEventStatus</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getEnabledDMAReceiveEventStatus(SPI_Regs *spi, uint32_t interruptMask)</div><div class="ttdoc">Check interrupt flag of enabled SPI interrupt for DMA receive event. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:2201</div></div>
<div class="ttc" id="group___s_p_i_html_gaf57ab53eefe268ce08739d8ff297750e"><div class="ttname"><a href="group___s_p_i.html#gaf57ab53eefe268ce08739d8ff297750e">DL_SPI_getPendingDMAReceiveEvent</a></div><div class="ttdeci">__STATIC_INLINE DL_SPI_DMA_IIDX_RX DL_SPI_getPendingDMAReceiveEvent(SPI_Regs *spi)</div><div class="ttdoc">Get highest priority pending SPI interrupt for DMA receive event. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:2288</div></div>
<div class="ttc" id="group___s_p_i_html_gae4913586ba59c5143952522934ca550a"><div class="ttname"><a href="group___s_p_i.html#gae4913586ba59c5143952522934ca550a">DL_SPI_setFrameFormat</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setFrameFormat(SPI_Regs *spi, DL_SPI_FRAME_FORMAT frameFormat)</div><div class="ttdoc">Set the frame format to use. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:815</div></div>
<div class="ttc" id="group___s_p_i_html_gaa1b2bcc74bb7ec126ac096723a688a40"><div class="ttname"><a href="group___s_p_i.html#gaa1b2bcc74bb7ec126ac096723a688a40">DL_SPI_receiveDataCheck16</a></div><div class="ttdeci">bool DL_SPI_receiveDataCheck16(SPI_Regs *spi, uint16_t *buffer)</div><div class="ttdoc">Checks the RX FIFO before trying to transmit data. </div></div>
<div class="ttc" id="group___s_p_i_html_ga9bab3add31780b685dbc4c2b3bcd8c72"><div class="ttname"><a href="group___s_p_i.html#ga9bab3add31780b685dbc4c2b3bcd8c72">DL_SPI_getDelayedSampling</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getDelayedSampling(SPI_Regs *spi)</div><div class="ttdoc">Get the delay sampling. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1355</div></div>
<div class="ttc" id="group___s_p_i_html_gafec74ce77c3bc51975bfb4a41bb9fbc8"><div class="ttname"><a href="group___s_p_i.html#gafec74ce77c3bc51975bfb4a41bb9fbc8">DL_SPI_fillTXFIFO16</a></div><div class="ttdeci">uint32_t DL_SPI_fillTXFIFO16(SPI_Regs *spi, uint16_t *buffer, uint32_t count)</div><div class="ttdoc">Fill the TX FIFO using 16 bit access. </div></div>
<div class="ttc" id="struct_d_l___s_p_i__backup_config_html_a97df87d905a4712ebff0dc98e6f445a3"><div class="ttname"><a href="struct_d_l___s_p_i__backup_config.html#a97df87d905a4712ebff0dc98e6f445a3">DL_SPI_backupConfig::clockControl</a></div><div class="ttdeci">uint32_t clockControl</div><div class="ttdef"><b>Definition:</b> dl_spi.h:439</div></div>
<div class="ttc" id="group___s_p_i_html_ga1fea93168e5ed13fdbfcbb2fdc5eaf29"><div class="ttname"><a href="group___s_p_i.html#ga1fea93168e5ed13fdbfcbb2fdc5eaf29">DL_SPI_disableLoopbackMode</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disableLoopbackMode(SPI_Regs *spi)</div><div class="ttdoc">Disables loopback mode. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:951</div></div>
<div class="ttc" id="group___s_p_i_html_gga2856971e4f44c549983e6358d0fde683aeae8178b043e82392af6aa3610c002d7"><div class="ttname"><a href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683aeae8178b043e82392af6aa3610c002d7">DL_SPI_IIDX_RX</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:329</div></div>
<div class="ttc" id="group___s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daa8b6473c34ee7b4ffcea9fa5bd304ce8f"><div class="ttname"><a href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa8b6473c34ee7b4ffcea9fa5bd304ce8f">DL_SPI_DATA_SIZE_11</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:258</div></div>
<div class="ttc" id="group___s_p_i_html_ggac5b7531f268fb581f2f3117bd08eb4a0adc9526b4f2bb7908ad2375aa33a9b856"><div class="ttname"><a href="group___s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0adc9526b4f2bb7908ad2375aa33a9b856">DL_SPI_CHIP_SELECT_2</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:278</div></div>
<div class="ttc" id="group___s_p_i_html_ga964944349d443791436c86969f5dd490"><div class="ttname"><a href="group___s_p_i.html#ga964944349d443791436c86969f5dd490">DL_SPI_setFIFOThreshold</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setFIFOThreshold(SPI_Regs *spi, DL_SPI_RX_FIFO_LEVEL rxThreshold, DL_SPI_TX_FIFO_LEVEL txThreshold)</div><div class="ttdoc">Set the RX and TX FIFO interrupt threshold level. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1378</div></div>
<div class="ttc" id="group___s_p_i_html_ga65638f5a3719afe2856ba0da9a2921ba"><div class="ttname"><a href="group___s_p_i.html#ga65638f5a3719afe2856ba0da9a2921ba">DL_SPI_disableInterrupt</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disableInterrupt(SPI_Regs *spi, uint32_t interruptMask)</div><div class="ttdoc">Disable SPI interrupts. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1611</div></div>
<div class="ttc" id="group___s_p_i_html_gac662dc4ffc6d7fbd2c8059f9d978f0f6"><div class="ttname"><a href="group___s_p_i.html#gac662dc4ffc6d7fbd2c8059f9d978f0f6">DL_SPI_DMA_IIDX_RX</a></div><div class="ttdeci">DL_SPI_DMA_IIDX_RX</div><div class="ttdef"><b>Definition:</b> dl_spi.h:146</div></div>
<div class="ttc" id="group___s_p_i_html_gab702c162ca66cbe0fb435f42c4e45bed"><div class="ttname"><a href="group___s_p_i.html#gab702c162ca66cbe0fb435f42c4e45bed">DL_SPI_setRepeatTransmit</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setRepeatTransmit(SPI_Regs *spi, uint32_t numRepeats)</div><div class="ttdoc">Set counter for repeated transmit. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:985</div></div>
<div class="ttc" id="group___s_p_i_html_gad8d6f0b4f8e7d3f68d2e14ca2f04215d"><div class="ttname"><a href="group___s_p_i.html#gad8d6f0b4f8e7d3f68d2e14ca2f04215d">DL_SPI_disableDMAReceiveEvent</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disableDMAReceiveEvent(SPI_Regs *spi, uint32_t interrupt)</div><div class="ttdoc">Disables SPI interrupt from triggering the DMA receive event. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:2115</div></div>
<div class="ttc" id="group___s_p_i_html_gaff17331111624e7c55cd2df0c78ca4b9"><div class="ttname"><a href="group___s_p_i.html#gaff17331111624e7c55cd2df0c78ca4b9">DL_SPI_isReset</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isReset(SPI_Regs *spi)</div><div class="ttdoc">Returns if spi peripheral was reset. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:536</div></div>
<div class="ttc" id="group___s_p_i_html_ga19f6bf0b7549e4500c88a860ac3a3f25"><div class="ttname"><a href="group___s_p_i.html#ga19f6bf0b7549e4500c88a860ac3a3f25">DL_SPI_fillTXFIFO8</a></div><div class="ttdeci">uint32_t DL_SPI_fillTXFIFO8(SPI_Regs *spi, uint8_t *buffer, uint32_t count)</div><div class="ttdoc">Fill the TX FIFO using 8 bit access. </div></div>
<div class="ttc" id="group___s_p_i_html_ga79d02b79cd7d5383b93311454ed5f3ef"><div class="ttname"><a href="group___s_p_i.html#ga79d02b79cd7d5383b93311454ed5f3ef">DL_SPI_BIT_ORDER</a></div><div class="ttdeci">DL_SPI_BIT_ORDER</div><div class="ttdef"><b>Definition:</b> dl_spi.h:234</div></div>
<div class="ttc" id="group___s_p_i_html_ga755438cfca0ea7692c0828b107b8d72a"><div class="ttname"><a href="group___s_p_i.html#ga755438cfca0ea7692c0828b107b8d72a">DL_SPI_enableControllerCommandDataMode</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enableControllerCommandDataMode(SPI_Regs *spi)</div><div class="ttdoc">Enables command/data mode. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1244</div></div>
<div class="ttc" id="group___s_p_i_html_gaa05f0246f8d95f8151ef07f2bec4a481"><div class="ttname"><a href="group___s_p_i.html#gaa05f0246f8d95f8151ef07f2bec4a481">DL_SPI_setClockConfig</a></div><div class="ttdeci">void DL_SPI_setClockConfig(SPI_Regs *spi, DL_SPI_ClockConfig *config)</div><div class="ttdoc">Configure SPI source clock. </div></div>
<div class="ttc" id="group___s_p_i_html_ga4edac7e2fad897c33fddb539363eabdd"><div class="ttname"><a href="group___s_p_i.html#ga4edac7e2fad897c33fddb539363eabdd">DL_SPI_DMA_IIDX_TX</a></div><div class="ttdeci">DL_SPI_DMA_IIDX_TX</div><div class="ttdef"><b>Definition:</b> dl_spi.h:154</div></div>
<div class="ttc" id="group___s_p_i_html_ga711ec7e7000ae8647244df1ec0e000ad"><div class="ttname"><a href="group___s_p_i.html#ga711ec7e7000ae8647244df1ec0e000ad">DL_SPI_disableReceiveParity</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disableReceiveParity(SPI_Regs *spi)</div><div class="ttdoc">Disables receive parity. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:738</div></div>
<div class="ttc" id="group___s_p_i_html_gga15208bcdee85c9fdd007a85e761a4843abb43613de18290dda1cec93c708c5396"><div class="ttname"><a href="group___s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843abb43613de18290dda1cec93c708c5396">DL_SPI_TX_FIFO_LEVEL_3_4_EMPTY</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:288</div></div>
<div class="ttc" id="group___s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daaf01c3d840262daea42d9a29b08edcd0c"><div class="ttname"><a href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daaf01c3d840262daea42d9a29b08edcd0c">DL_SPI_DATA_SIZE_7</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:250</div></div>
<div class="ttc" id="group___s_p_i_html_gaa4e51075abb1609beb7f6fe68d0f5fec"><div class="ttname"><a href="group___s_p_i.html#gaa4e51075abb1609beb7f6fe68d0f5fec">DL_SPI_getControllerCommandDataModeConfig</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getControllerCommandDataModeConfig(SPI_Regs *spi)</div><div class="ttdoc">Get the command/data mode configuration. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1228</div></div>
<div class="ttc" id="group___s_p_i_html_gga1778f795709b41d93eb1408b279e1bd1aea1a45f04370098f4e1e088c3ff39920"><div class="ttname"><a href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1aea1a45f04370098f4e1e088c3ff39920">DL_SPI_FRAME_FORMAT_MOTO4_POL0_PHA1</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:212</div></div>
<div class="ttc" id="group___s_p_i_html_gga1778f795709b41d93eb1408b279e1bd1a27a4ca6631bdd276011fbbc5945adedd"><div class="ttname"><a href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a27a4ca6631bdd276011fbbc5945adedd">DL_SPI_FRAME_FORMAT_MOTO3_POL0_PHA0</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:196</div></div>
<div class="ttc" id="struct_d_l___s_p_i___config_html_aa14f81d5623ade946dd8e97e28468494"><div class="ttname"><a href="struct_d_l___s_p_i___config.html#aa14f81d5623ade946dd8e97e28468494">DL_SPI_Config::chipSelectPin</a></div><div class="ttdeci">DL_SPI_CHIP_SELECT chipSelectPin</div><div class="ttdef"><b>Definition:</b> dl_spi.h:403</div></div>
<div class="ttc" id="group___s_p_i_html_ggac5b7531f268fb581f2f3117bd08eb4a0a93b0df91104ed89ecdb148c212fd3708"><div class="ttname"><a href="group___s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0a93b0df91104ed89ecdb148c212fd3708">DL_SPI_CHIP_SELECT_3</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:280</div></div>
<div class="ttc" id="group___s_p_i_html_ga3d9c4e855d6bc53bb21db33f6a96996e"><div class="ttname"><a href="group___s_p_i.html#ga3d9c4e855d6bc53bb21db33f6a96996e">DL_SPI_getEnabledInterruptStatus</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getEnabledInterruptStatus(SPI_Regs *spi, uint32_t interruptMask)</div><div class="ttdoc">Check interrupt flag of enabled SPI interrupts. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1652</div></div>
<div class="ttc" id="struct_d_l___s_p_i__backup_config_html_a203c09af3a67526a5ebc042df1ee176e"><div class="ttname"><a href="struct_d_l___s_p_i__backup_config.html#a203c09af3a67526a5ebc042df1ee176e">DL_SPI_backupConfig::clockSel</a></div><div class="ttdeci">uint32_t clockSel</div><div class="ttdef"><b>Definition:</b> dl_spi.h:442</div></div>
<div class="ttc" id="group___s_p_i_html_ga2eef87b89f47d4bfa2b110ee2232fc7a"><div class="ttname"><a href="group___s_p_i.html#ga2eef87b89f47d4bfa2b110ee2232fc7a">DL_SPI_setBitOrder</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setBitOrder(SPI_Regs *spi, DL_SPI_BIT_ORDER bitOrder)</div><div class="ttdoc">Set the bit order used for transfers. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:908</div></div>
<div class="ttc" id="group___s_p_i_html_ga211e65c5c974b47eb771c0b5949fdd80"><div class="ttname"><a href="group___s_p_i.html#ga211e65c5c974b47eb771c0b5949fdd80">DL_SPI_clearDMAReceiveEventStatus</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_clearDMAReceiveEventStatus(SPI_Regs *spi, uint32_t interruptMask)</div><div class="ttdoc">Clear pending SPI interrupts for DMA receive event. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:2327</div></div>
<div class="ttc" id="group___s_p_i_html_ggad62dc10499a7ad2a0285128125f75b51a58da669c09210fbd7d66c535c3f52d0d"><div class="ttname"><a href="group___s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51a58da669c09210fbd7d66c535c3f52d0d">DL_SPI_RX_FIFO_LEVEL_ONE_FRAME</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:302</div></div>
<div class="ttc" id="group___s_p_i_html_ga2856971e4f44c549983e6358d0fde683"><div class="ttname"><a href="group___s_p_i.html#ga2856971e4f44c549983e6358d0fde683">DL_SPI_IIDX</a></div><div class="ttdeci">DL_SPI_IIDX</div><div class="ttdef"><b>Definition:</b> dl_spi.h:314</div></div>
<div class="ttc" id="group___s_p_i_html_ga73ba5863505021f90030a4add94e2a0a"><div class="ttname"><a href="group___s_p_i.html#ga73ba5863505021f90030a4add94e2a0a">DL_SPI_getPendingInterrupt</a></div><div class="ttdeci">__STATIC_INLINE DL_SPI_IIDX DL_SPI_getPendingInterrupt(SPI_Regs *spi)</div><div class="ttdoc">Get highest priority pending SPI interrupt. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1691</div></div>
<div class="ttc" id="group___s_p_i_html_ga3a3adedc52cb49293eb395e3b61a3365"><div class="ttname"><a href="group___s_p_i.html#ga3a3adedc52cb49293eb395e3b61a3365">DL_SPI_clearInterruptStatus</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_clearInterruptStatus(SPI_Regs *spi, uint32_t interruptMask)</div><div class="ttdoc">Clear pending SPI interrupts. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1704</div></div>
<div class="ttc" id="group___s_p_i_html_ga49621278af197222784b1d12bea75fc3"><div class="ttname"><a href="group___s_p_i.html#ga49621278af197222784b1d12bea75fc3">DL_SPI_transmitDataCheck32</a></div><div class="ttdeci">bool DL_SPI_transmitDataCheck32(SPI_Regs *spi, uint32_t data)</div><div class="ttdoc">Checks the TX FIFO before trying to transmit data. </div></div>
<div class="ttc" id="group___s_p_i_html_ggad62dc10499a7ad2a0285128125f75b51ab4aed4387e855feae1cbe6d8e99dda09"><div class="ttname"><a href="group___s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51ab4aed4387e855feae1cbe6d8e99dda09">DL_SPI_RX_FIFO_LEVEL_3_4_FULL</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:306</div></div>
<div class="ttc" id="group___s_p_i_html_ga80b3037d10bf86943a061938fe71af66"><div class="ttname"><a href="group___s_p_i.html#ga80b3037d10bf86943a061938fe71af66">DL_SPI_setControllerCommandDataModeConfig</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setControllerCommandDataModeConfig(SPI_Regs *spi, uint32_t config)</div><div class="ttdoc">Configure the command/data mode. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1206</div></div>
<div class="ttc" id="group___s_p_i_html_gga2856971e4f44c549983e6358d0fde683a0b53f7111949b1d8b08e65f44d7845a7"><div class="ttname"><a href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683a0b53f7111949b1d8b08e65f44d7845a7">DL_SPI_IIDX_RX_OVERFLOW</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:341</div></div>
<div class="ttc" id="group___s_p_i_html_ga2e7453f5be41fb52bf13676517df854f"><div class="ttname"><a href="group___s_p_i.html#ga2e7453f5be41fb52bf13676517df854f">DL_SPI_getRawInterruptStatus</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getRawInterruptStatus(SPI_Regs *spi, uint32_t interruptMask)</div><div class="ttdoc">Check interrupt flag of any SPI interrupt. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1673</div></div>
<div class="ttc" id="group___s_p_i_html_ga893172c6848fd376f400dd9cf1c87e66"><div class="ttname"><a href="group___s_p_i.html#ga893172c6848fd376f400dd9cf1c87e66">DL_SPI_receiveDataCheck32</a></div><div class="ttdeci">bool DL_SPI_receiveDataCheck32(SPI_Regs *spi, uint32_t *buffer)</div><div class="ttdoc">Checks the RX FIFO before trying to transmit data. </div></div>
<div class="ttc" id="struct_d_l___s_p_i___config_html"><div class="ttname"><a href="struct_d_l___s_p_i___config.html">DL_SPI_Config</a></div><div class="ttdoc">Configuration struct for DL_SPI_init. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:377</div></div>
<div class="ttc" id="group___s_p_i_html_ga4f19545cef469202bdef5b945d25d896"><div class="ttname"><a href="group___s_p_i.html#ga4f19545cef469202bdef5b945d25d896">DL_SPI_getRawDMAReceiveEventStatus</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getRawDMAReceiveEventStatus(SPI_Regs *spi, uint32_t interruptMask)</div><div class="ttdoc">Check interrupt flag of any SPI interrupt for DMA receive event. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:2246</div></div>
<div class="ttc" id="group___s_p_i_html_ga3c4a02c29afd23921de3499f67fac64e"><div class="ttname"><a href="group___s_p_i.html#ga3c4a02c29afd23921de3499f67fac64e">DL_SPI_setBitRateSerialClockDivider</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setBitRateSerialClockDivider(SPI_Regs *spi, uint32_t SCR)</div><div class="ttdoc">Set the SPI bit rate serial clock divider (SCR) </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1434</div></div>
<div class="ttc" id="group___s_p_i_html_ga4701ed19b15d5cba398f905a9159ceef"><div class="ttname"><a href="group___s_p_i.html#ga4701ed19b15d5cba398f905a9159ceef">DL_SPI_isEnabled</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isEnabled(SPI_Regs *spi)</div><div class="ttdoc">Checks if the SPI peripheral is enabled. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:562</div></div>
<div class="ttc" id="group___s_p_i_html_ga727aabe92e1c4d05dd724644f6556fcb"><div class="ttname"><a href="group___s_p_i.html#ga727aabe92e1c4d05dd724644f6556fcb">DL_SPI_getParity</a></div><div class="ttdeci">__STATIC_INLINE DL_SPI_PARITY DL_SPI_getParity(SPI_Regs *spi)</div><div class="ttdoc">Get the current receive and transmit parity configuration. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:705</div></div>
<div class="ttc" id="group___s_p_i_html_gga2856971e4f44c549983e6358d0fde683a6bac3917b4fbe3ef3f430c39c6993887"><div class="ttname"><a href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683a6bac3917b4fbe3ef3f430c39c6993887">DL_SPI_IIDX_IDLE</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:323</div></div>
<div class="ttc" id="group___s_p_i_html_gga5eaef8ef8e93903687af3edd8b3684e5ad6e2c336b339209383e69ef114344b8c"><div class="ttname"><a href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5ad6e2c336b339209383e69ef114344b8c">DL_SPI_CLOCK_DIVIDE_RATIO_4</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:353</div></div>
<div class="ttc" id="struct_d_l___s_p_i__backup_config_html"><div class="ttname"><a href="struct_d_l___s_p_i__backup_config.html">DL_SPI_backupConfig</a></div><div class="ttdoc">Configuration structure to backup SPI peripheral state before going to STOP/STANDBY mode...</div><div class="ttdef"><b>Definition:</b> dl_spi.h:424</div></div>
<div class="ttc" id="group___s_p_i_html_ga57d6b6b93006b01995bd0f2b1c4b1ce6"><div class="ttname"><a href="group___s_p_i.html#ga57d6b6b93006b01995bd0f2b1c4b1ce6">DL_SPI_init</a></div><div class="ttdeci">void DL_SPI_init(SPI_Regs *spi, DL_SPI_Config *config)</div><div class="ttdoc">Initialize the SPI peripheral. </div></div>
<div class="ttc" id="group___s_p_i_html_ga2c8385ae7f94401e02abb79d198c4ced"><div class="ttname"><a href="group___s_p_i.html#ga2c8385ae7f94401e02abb79d198c4ced">DL_SPI_disableControllerCommandDataMode</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disableControllerCommandDataMode(SPI_Regs *spi)</div><div class="ttdoc">Disables command/data mode. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1254</div></div>
<div class="ttc" id="group___s_p_i_html_ga9b8cd4c5a324feeeb75e9ad05576d762"><div class="ttname"><a href="group___s_p_i.html#ga9b8cd4c5a324feeeb75e9ad05576d762">DL_SPI_transmitDataBlocking32</a></div><div class="ttdeci">void DL_SPI_transmitDataBlocking32(SPI_Regs *spi, uint32_t data)</div><div class="ttdoc">Blocks to ensure transmit is ready before sending data. </div></div>
<div class="ttc" id="group___s_p_i_html_gaed5eb192dede332f3c6576bc96c63896"><div class="ttname"><a href="group___s_p_i.html#gaed5eb192dede332f3c6576bc96c63896">DL_SPI_isPeripheralDataOutputEnabled</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isPeripheralDataOutputEnabled(SPI_Regs *spi)</div><div class="ttdoc">Checks if peripheral data output is enabled. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1317</div></div>
<div class="ttc" id="struct_d_l___s_p_i___clock_config_html_ae704b0012e02b018c5a76c27237f9908"><div class="ttname"><a href="struct_d_l___s_p_i___clock_config.html#ae704b0012e02b018c5a76c27237f9908">DL_SPI_ClockConfig::divideRatio</a></div><div class="ttdeci">DL_SPI_CLOCK_DIVIDE_RATIO divideRatio</div><div class="ttdef"><b>Definition:</b> dl_spi.h:415</div></div>
<div class="ttc" id="group___s_p_i_html_ga1cc267432eef43cd197ed315bf9d22f4"><div class="ttname"><a href="group___s_p_i.html#ga1cc267432eef43cd197ed315bf9d22f4">DL_SPI_clearDMATransmitEventStatus</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_clearDMATransmitEventStatus(SPI_Regs *spi)</div><div class="ttdoc">Clear pending SPI interrupt for DMA transmit event. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:2343</div></div>
<div class="ttc" id="group___s_p_i_html_gga15208bcdee85c9fdd007a85e761a4843af9ee1cf64d3159c7b5d3d2e0d46059a9"><div class="ttname"><a href="group___s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843af9ee1cf64d3159c7b5d3d2e0d46059a9">DL_SPI_TX_FIFO_LEVEL_ONE_FRAME</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:296</div></div>
<div class="ttc" id="group___s_p_i_html_gga773029828a0b68cdff80d13e1fda363ba08e50ae539ffea21d62f322349d88814"><div class="ttname"><a href="group___s_p_i.html#gga773029828a0b68cdff80d13e1fda363ba08e50ae539ffea21d62f322349d88814">DL_SPI_PARITY_ODD</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:187</div></div>
<div class="ttc" id="group___s_p_i_html_gga773029828a0b68cdff80d13e1fda363bafb807f04f1ff9e7a680743f613911af6"><div class="ttname"><a href="group___s_p_i.html#gga773029828a0b68cdff80d13e1fda363bafb807f04f1ff9e7a680743f613911af6">DL_SPI_PARITY_EVEN</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:184</div></div>
<div class="ttc" id="group___s_p_i_html_ga6d77b7c9ab09a76d23b905e014b483ab"><div class="ttname"><a href="group___s_p_i.html#ga6d77b7c9ab09a76d23b905e014b483ab">DL_SPI_setPeripheralReceiveTimeout</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setPeripheralReceiveTimeout(SPI_Regs *spi, uint32_t timeout)</div><div class="ttdoc">Set peripheral receive timeout. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1160</div></div>
<div class="ttc" id="group___s_p_i_html_gga79d02b79cd7d5383b93311454ed5f3efaf2bceaa49d585bf730cebb88c121fcf9"><div class="ttname"><a href="group___s_p_i.html#gga79d02b79cd7d5383b93311454ed5f3efaf2bceaa49d585bf730cebb88c121fcf9">DL_SPI_BIT_ORDER_MSB_FIRST</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:236</div></div>
<div class="ttc" id="dl__common_8h_html"><div class="ttname"><a href="dl__common_8h.html">dl_common.h</a></div><div class="ttdoc">DriverLib Common APIs. </div></div>
<div class="ttc" id="group___s_p_i_html_gaff618299ef6569927676f5e6ca6a1922"><div class="ttname"><a href="group___s_p_i.html#gaff618299ef6569927676f5e6ca6a1922">DL_SPI_setParity</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setParity(SPI_Regs *spi, DL_SPI_PARITY parity)</div><div class="ttdoc">Sets the parity configuration used for transactions. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:690</div></div>
<div class="ttc" id="group___s_p_i_html_gae400f22f357e5d5f65b93c688cee23f4"><div class="ttname"><a href="group___s_p_i.html#gae400f22f357e5d5f65b93c688cee23f4">DL_SPI_isRXFIFOEmpty</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isRXFIFOEmpty(SPI_Regs *spi)</div><div class="ttdoc">Checks if the RX FIFO is empty. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:652</div></div>
<div class="ttc" id="group___s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daa8a31728e462d2811bf7e7b4d99a16ad2"><div class="ttname"><a href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa8a31728e462d2811bf7e7b4d99a16ad2">DL_SPI_DATA_SIZE_15</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:266</div></div>
<div class="ttc" id="group___s_p_i_html_gga1778f795709b41d93eb1408b279e1bd1a1680c3cab4e46cd6e5fff0e1f3b31e76"><div class="ttname"><a href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a1680c3cab4e46cd6e5fff0e1f3b31e76">DL_SPI_FRAME_FORMAT_MOTO4_POL1_PHA0</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:215</div></div>
<div class="ttc" id="group___s_p_i_html_gga5eaef8ef8e93903687af3edd8b3684e5a29d85bce11775e265d98b07d16019a89"><div class="ttname"><a href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a29d85bce11775e265d98b07d16019a89">DL_SPI_CLOCK_DIVIDE_RATIO_2</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:349</div></div>
<div class="ttc" id="group___s_p_i_html_ga8e3e6bbce946fb656f1a518eb1ba4f60"><div class="ttname"><a href="group___s_p_i.html#ga8e3e6bbce946fb656f1a518eb1ba4f60">DL_SPI_getEnabledInterrupts</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getEnabledInterrupts(SPI_Regs *spi, uint32_t interruptMask)</div><div class="ttdoc">Check which SPI interrupts are enabled. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1629</div></div>
<div class="ttc" id="group___s_p_i_html_gadf3c638f0e8aaa977f819be8a30d04ca"><div class="ttname"><a href="group___s_p_i.html#gadf3c638f0e8aaa977f819be8a30d04ca">DL_SPI_enableTransmitParity</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enableTransmitParity(SPI_Regs *spi)</div><div class="ttdoc">Enables transmit parity. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:768</div></div>
<div class="ttc" id="group___s_p_i_html_gga5eaef8ef8e93903687af3edd8b3684e5aa13ed10b6b2ea0e346ac3257daeec59e"><div class="ttname"><a href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5aa13ed10b6b2ea0e346ac3257daeec59e">DL_SPI_CLOCK_DIVIDE_RATIO_7</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:359</div></div>
<div class="ttc" id="group___s_p_i_html_ga6853ab8f3aa1110f74a46660b473d77d"><div class="ttname"><a href="group___s_p_i.html#ga6853ab8f3aa1110f74a46660b473d77d">DL_SPI_saveConfiguration</a></div><div class="ttdeci">bool DL_SPI_saveConfiguration(SPI_Regs *spi, DL_SPI_backupConfig *ptr)</div><div class="ttdoc">Save SPI configuration before entering a power loss state. </div></div>
<div class="ttc" id="group___s_p_i_html_ggac5b7531f268fb581f2f3117bd08eb4a0a04e270bb79f5f11f6858dc5247d193ec"><div class="ttname"><a href="group___s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0a04e270bb79f5f11f6858dc5247d193ec">DL_SPI_CHIP_SELECT_0</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:274</div></div>
<div class="ttc" id="group___s_p_i_html_gadc826acff5d99b02b9b49f11bf418b8d"><div class="ttname"><a href="group___s_p_i.html#gadc826acff5d99b02b9b49f11bf418b8d">DL_SPI_isLoopbackModeEnabled</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isLoopbackModeEnabled(SPI_Regs *spi)</div><div class="ttdoc">Checks if the loopback mode is enabled. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:966</div></div>
<div class="ttc" id="group___s_p_i_html_ga750d9c1fcb11d51008a1b760e741f38e"><div class="ttname"><a href="group___s_p_i.html#ga750d9c1fcb11d51008a1b760e741f38e">DL_SPI_disablePower</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disablePower(SPI_Regs *spi)</div><div class="ttdoc">Disables power on spi module. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:496</div></div>
<div class="ttc" id="group___s_p_i_html_ga95f58fa6481f1096caf19b5bde02a721"><div class="ttname"><a href="group___s_p_i.html#ga95f58fa6481f1096caf19b5bde02a721">DL_SPI_enableLoopbackMode</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enableLoopbackMode(SPI_Regs *spi)</div><div class="ttdoc">Enables loopback mode. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:938</div></div>
<div class="ttc" id="group___s_p_i_html_ga9ccb2a4da3bea80332f2a6973ac4b048"><div class="ttname"><a href="group___s_p_i.html#ga9ccb2a4da3bea80332f2a6973ac4b048">DL_SPI_getDataSize</a></div><div class="ttdeci">__STATIC_INLINE DL_SPI_DATA_SIZE DL_SPI_getDataSize(SPI_Regs *spi)</div><div class="ttdoc">Get the configured size for transfers. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:863</div></div>
<div class="ttc" id="group___s_p_i_html_ggacadd49262d90984a5c6ff8aec05762f8a139558fe09fdf42df80cae07513ef15e"><div class="ttname"><a href="group___s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a139558fe09fdf42df80cae07513ef15e">DL_SPI_CLOCK_BUSCLK</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:367</div></div>
<div class="ttc" id="group___s_p_i_html_gga1778f795709b41d93eb1408b279e1bd1ae1c69be67fdb1c844425a33cb21335bd"><div class="ttname"><a href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1ae1c69be67fdb1c844425a33cb21335bd">DL_SPI_FRAME_FORMAT_MOTO4_POL1_PHA1</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:218</div></div>
<div class="ttc" id="group___s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daa3fa58ffbefaf1022f39003eb1b28b0b0"><div class="ttname"><a href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa3fa58ffbefaf1022f39003eb1b28b0b0">DL_SPI_DATA_SIZE_6</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:248</div></div>
<div class="ttc" id="group___s_p_i_html_gadd62074cdf1d5c54262a99c20b233421"><div class="ttname"><a href="group___s_p_i.html#gadd62074cdf1d5c54262a99c20b233421">DL_SPI_transmitData16</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_transmitData16(SPI_Regs *spi, uint16_t data)</div><div class="ttdoc">Writes 16-bit data into the TX FIFO for transmit. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1489</div></div>
<div class="ttc" id="group___s_p_i_html_ga4b9692743916049e036472704cef2986"><div class="ttname"><a href="group___s_p_i.html#ga4b9692743916049e036472704cef2986">DL_SPI_isTXFIFOFull</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isTXFIFOFull(SPI_Regs *spi)</div><div class="ttdoc">Checks if the TX FIFO is full. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:637</div></div>
<div class="ttc" id="group___s_p_i_html_gaa611834ad05f9de32862d5c81404430f"><div class="ttname"><a href="group___s_p_i.html#gaa611834ad05f9de32862d5c81404430f">DL_SPI_getPeripheralReceiveTimeout</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getPeripheralReceiveTimeout(SPI_Regs *spi)</div><div class="ttdoc">Get peripheral receive timeout. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1179</div></div>
<div class="ttc" id="group___s_p_i_html_gga2856971e4f44c549983e6358d0fde683abbe680e02dae4b5932c47577b00e0eb1"><div class="ttname"><a href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683abbe680e02dae4b5932c47577b00e0eb1">DL_SPI_IIDX_PARITY_ERROR</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:339</div></div>
<div class="ttc" id="group___s_p_i_html_gaca2d9e206cd78bd8172a33ac830b9a4d"><div class="ttname"><a href="group___s_p_i.html#gaca2d9e206cd78bd8172a33ac830b9a4d">DL_SPI_receiveData32</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_receiveData32(SPI_Regs *spi)</div><div class="ttdoc">Reads 32-bit data from the RX FIFO. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1584</div></div>
<div class="ttc" id="group___s_p_i_html_gacf7f0e0435ad966aed8ccb71a3296b24"><div class="ttname"><a href="group___s_p_i.html#gacf7f0e0435ad966aed8ccb71a3296b24">DL_SPI_getRawDMATransmitEventStatus</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getRawDMATransmitEventStatus(SPI_Regs *spi)</div><div class="ttdoc">Check interrupt flag of any SPI interrupt for DMA transmit event. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:2267</div></div>
<div class="ttc" id="group___s_p_i_html_gga79d02b79cd7d5383b93311454ed5f3efab084a7b9a774fbcf58eba78342e9f9ea"><div class="ttname"><a href="group___s_p_i.html#gga79d02b79cd7d5383b93311454ed5f3efab084a7b9a774fbcf58eba78342e9f9ea">DL_SPI_BIT_ORDER_LSB_FIRST</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:238</div></div>
<div class="ttc" id="group___s_p_i_html_gaca55b65426f0959d8874c9e147e593d3"><div class="ttname"><a href="group___s_p_i.html#gaca55b65426f0959d8874c9e147e593d3">DL_SPI_getEnabledDMATransmitEvent</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getEnabledDMATransmitEvent(SPI_Regs *spi)</div><div class="ttdoc">Check if SPI interrupt for DMA transmit event is enabled. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:2175</div></div>
<div class="ttc" id="group___s_p_i_html_gga2856971e4f44c549983e6358d0fde683aa2bc017cf293a353c915ceeef37b7191"><div class="ttname"><a href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683aa2bc017cf293a353c915ceeef37b7191">DL_SPI_IIDX_TX_EMPTY</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:325</div></div>
<div class="ttc" id="group___s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daa3f3ef2ecc4791e7f97c789ca64d37026"><div class="ttname"><a href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa3f3ef2ecc4791e7f97c789ca64d37026">DL_SPI_DATA_SIZE_9</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:254</div></div>
<div class="ttc" id="group___s_p_i_html_ggac5b7531f268fb581f2f3117bd08eb4a0a1fc468efce3d853c9425a3d3ecda61fd"><div class="ttname"><a href="group___s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0a1fc468efce3d853c9425a3d3ecda61fd">DL_SPI_CHIP_SELECT_NONE</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:282</div></div>
<div class="ttc" id="group___s_p_i_html_gga1778f795709b41d93eb1408b279e1bd1a889cdba0616273308242070aa3c23415"><div class="ttname"><a href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a889cdba0616273308242070aa3c23415">DL_SPI_FRAME_FORMAT_MOTO4_POL0_PHA0</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:209</div></div>
<div class="ttc" id="group___s_p_i_html_gaa747ac1ef89a31a25f59edd36e7434b1"><div class="ttname"><a href="group___s_p_i.html#gaa747ac1ef89a31a25f59edd36e7434b1">DL_SPI_transmitDataCheck8</a></div><div class="ttdeci">bool DL_SPI_transmitDataCheck8(SPI_Regs *spi, uint8_t data)</div><div class="ttdoc">Checks the TX FIFO before trying to transmit data. </div></div>
<div class="ttc" id="group___s_p_i_html_gaf1d17b75e29b8c51b3cedb7a48d3e3a0"><div class="ttname"><a href="group___s_p_i.html#gaf1d17b75e29b8c51b3cedb7a48d3e3a0">DL_SPI_getRepeatTransmit</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getRepeatTransmit(SPI_Regs *spi)</div><div class="ttdoc">Get counter for repeated transmit. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1006</div></div>
<div class="ttc" id="group___s_p_i_html_ga773029828a0b68cdff80d13e1fda363b"><div class="ttname"><a href="group___s_p_i.html#ga773029828a0b68cdff80d13e1fda363b">DL_SPI_PARITY</a></div><div class="ttdeci">DL_SPI_PARITY</div><div class="ttdef"><b>Definition:</b> dl_spi.h:182</div></div>
<div class="ttc" id="group___s_p_i_html_ga0a86c2fb7c36d466076b497af09b18e5"><div class="ttname"><a href="group___s_p_i.html#ga0a86c2fb7c36d466076b497af09b18e5">DL_SPI_enableInterrupt</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enableInterrupt(SPI_Regs *spi, uint32_t interruptMask)</div><div class="ttdoc">Enable SPI interrupts. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1597</div></div>
<div class="ttc" id="group___s_p_i_html_gac5b7531f268fb581f2f3117bd08eb4a0"><div class="ttname"><a href="group___s_p_i.html#gac5b7531f268fb581f2f3117bd08eb4a0">DL_SPI_CHIP_SELECT</a></div><div class="ttdeci">DL_SPI_CHIP_SELECT</div><div class="ttdef"><b>Definition:</b> dl_spi.h:272</div></div>
<div class="ttc" id="group___s_p_i_html_ggad62dc10499a7ad2a0285128125f75b51aad46bfbffdf2e46071271a9b53ed2e02"><div class="ttname"><a href="group___s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51aad46bfbffdf2e46071271a9b53ed2e02">DL_SPI_RX_FIFO_LEVEL_1_4_FULL</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:310</div></div>
<div class="ttc" id="struct_d_l___s_p_i__backup_config_html_a50ed3441345c0040224a1d27e7ee90ce"><div class="ttname"><a href="struct_d_l___s_p_i__backup_config.html#a50ed3441345c0040224a1d27e7ee90ce">DL_SPI_backupConfig::interruptMask1</a></div><div class="ttdeci">uint32_t interruptMask1</div><div class="ttdef"><b>Definition:</b> dl_spi.h:458</div></div>
<div class="ttc" id="group___s_p_i_html_ga0a40961940d940325e1b41ead149a843"><div class="ttname"><a href="group___s_p_i.html#ga0a40961940d940325e1b41ead149a843">DL_SPI_enable</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enable(SPI_Regs *spi)</div><div class="ttdoc">Enable the SPI peripheral. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:547</div></div>
<div class="ttc" id="group___s_p_i_html_ga31ee5c6c5d860a60ee941f01136fe49d"><div class="ttname"><a href="group___s_p_i.html#ga31ee5c6c5d860a60ee941f01136fe49d">DL_SPI_getRXFIFOThreshold</a></div><div class="ttdeci">__STATIC_INLINE DL_SPI_RX_FIFO_LEVEL DL_SPI_getRXFIFOThreshold(SPI_Regs *spi)</div><div class="ttdoc">Get the RX FIFO interrupt threshold level. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1411</div></div>
<div class="ttc" id="group___s_p_i_html_gac91ec18aad967db0722250db55d6a92a"><div class="ttname"><a href="group___s_p_i.html#gac91ec18aad967db0722250db55d6a92a">DL_SPI_drainRXFIFO16</a></div><div class="ttdeci">uint32_t DL_SPI_drainRXFIFO16(SPI_Regs *spi, uint16_t *buffer, uint32_t maxCount)</div><div class="ttdoc">Read all available data out of the RX FIFO using 16 bit access. </div></div>
<div class="ttc" id="group___s_p_i_html_gga2856971e4f44c549983e6358d0fde683a22e489f7f850aeff02d28181b8c9aa40"><div class="ttname"><a href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683a22e489f7f850aeff02d28181b8c9aa40">DL_SPI_IIDX_RX_FULL</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:334</div></div>
<div class="ttc" id="group___s_p_i_html_ga251d33c1951365dad8e4850bfe49bcc7"><div class="ttname"><a href="group___s_p_i.html#ga251d33c1951365dad8e4850bfe49bcc7">DL_SPI_enablePower</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enablePower(SPI_Regs *spi)</div><div class="ttdoc">Enables power on SPI module. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:486</div></div>
<div class="ttc" id="group___s_p_i_html_ga5a49cffcc93cd7f5f28691656084aa35"><div class="ttname"><a href="group___s_p_i.html#ga5a49cffcc93cd7f5f28691656084aa35">DL_SPI_transmitDataBlocking8</a></div><div class="ttdeci">void DL_SPI_transmitDataBlocking8(SPI_Regs *spi, uint8_t data)</div><div class="ttdoc">Blocks to ensure transmit is ready before sending data. </div></div>
<div class="ttc" id="group___s_p_i_html_ga98a8763570191a8d451075a707fe35c7"><div class="ttname"><a href="group___s_p_i.html#ga98a8763570191a8d451075a707fe35c7">DL_SPI_getPendingDMATransmitEvent</a></div><div class="ttdeci">__STATIC_INLINE DL_SPI_DMA_IIDX_TX DL_SPI_getPendingDMATransmitEvent(SPI_Regs *spi)</div><div class="ttdoc">Get highest priority pending SPI interrupt for DMA transmit event. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:2310</div></div>
<div class="ttc" id="group___s_p_i_html_gacadd49262d90984a5c6ff8aec05762f8"><div class="ttname"><a href="group___s_p_i.html#gacadd49262d90984a5c6ff8aec05762f8">DL_SPI_CLOCK</a></div><div class="ttdeci">DL_SPI_CLOCK</div><div class="ttdef"><b>Definition:</b> dl_spi.h:365</div></div>
<div class="ttc" id="group___s_p_i_html_gga2856971e4f44c549983e6358d0fde683ad8d4f9e952f648a5fdeeeed097b414d3"><div class="ttname"><a href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683ad8d4f9e952f648a5fdeeeed097b414d3">DL_SPI_IIDX_TX_UNDERFLOW</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:336</div></div>
<div class="ttc" id="group___s_p_i_html_ga6a8deff5da283604d407bb9218bd938a"><div class="ttname"><a href="group___s_p_i.html#ga6a8deff5da283604d407bb9218bd938a">DL_SPI_getEnabledDMATransmitEventStatus</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getEnabledDMATransmitEventStatus(SPI_Regs *spi)</div><div class="ttdoc">Check interrupt flag of enabled SPI interrupt for DMA transmit event. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:2224</div></div>
<div class="ttc" id="group___s_p_i_html_ga028c654b0302902ac2f751ac607e86aa"><div class="ttname"><a href="group___s_p_i.html#ga028c654b0302902ac2f751ac607e86aa">DL_SPI_drainRXFIFO8</a></div><div class="ttdeci">uint32_t DL_SPI_drainRXFIFO8(SPI_Regs *spi, uint8_t *buffer, uint32_t maxCount)</div><div class="ttdoc">Read all available data out of the RX FIFO using 8 bit access. </div></div>
<div class="ttc" id="struct_d_l___s_p_i___clock_config_html"><div class="ttname"><a href="struct_d_l___s_p_i___clock_config.html">DL_SPI_ClockConfig</a></div><div class="ttdoc">Configuration struct for DL_SPI_setClockConfig. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:410</div></div>
<div class="ttc" id="group___s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daa72419facdf4f677b84a4c5b555d30d4e"><div class="ttname"><a href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa72419facdf4f677b84a4c5b555d30d4e">DL_SPI_DATA_SIZE_16</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:268</div></div>
<div class="ttc" id="group___s_p_i_html_gga15208bcdee85c9fdd007a85e761a4843a9e34611ade1ee18e1bf53b0ecc1ebf39"><div class="ttname"><a href="group___s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a9e34611ade1ee18e1bf53b0ecc1ebf39">DL_SPI_TX_FIFO_LEVEL_1_4_EMPTY</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:292</div></div>
<div class="ttc" id="group___s_p_i_html_ga69517779fd6a6dc63b7035a382afe938"><div class="ttname"><a href="group___s_p_i.html#ga69517779fd6a6dc63b7035a382afe938">DL_SPI_setDelayedSampling</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setDelayedSampling(SPI_Regs *spi, uint32_t delay)</div><div class="ttdoc">Set the delay sampling. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1334</div></div>
<div class="ttc" id="struct_d_l___s_p_i__backup_config_html_a4784e49cfdbce924d81263082e8805f2"><div class="ttname"><a href="struct_d_l___s_p_i__backup_config.html#a4784e49cfdbce924d81263082e8805f2">DL_SPI_backupConfig::interruptFifoLevelSelectWord</a></div><div class="ttdeci">uint32_t interruptFifoLevelSelectWord</div><div class="ttdef"><b>Definition:</b> dl_spi.h:450</div></div>
<div class="ttc" id="group___s_p_i_html_ga5fae7ae41a7dbcf190603bf5fa28910a"><div class="ttname"><a href="group___s_p_i.html#ga5fae7ae41a7dbcf190603bf5fa28910a">DL_SPI_isBusy</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isBusy(SPI_Regs *spi)</div><div class="ttdoc">Checks if the SPI is busy transmitting. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:607</div></div>
<div class="ttc" id="group___s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daa6e283c1d9f3bf5f511629bf1a31889bd"><div class="ttname"><a href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa6e283c1d9f3bf5f511629bf1a31889bd">DL_SPI_DATA_SIZE_13</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:262</div></div>
<div class="ttc" id="group___s_p_i_html_gga5eaef8ef8e93903687af3edd8b3684e5a9a2f53485e5e406d87014888adf9e0d7"><div class="ttname"><a href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a9a2f53485e5e406d87014888adf9e0d7">DL_SPI_CLOCK_DIVIDE_RATIO_6</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:357</div></div>
<div class="ttc" id="group___s_p_i_html_ga1e005b758379714a3b70efbe18d46f12"><div class="ttname"><a href="group___s_p_i.html#ga1e005b758379714a3b70efbe18d46f12">DL_SPI_isControllerCommandDataModeEnabled</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isControllerCommandDataModeEnabled(SPI_Regs *spi)</div><div class="ttdoc">Checks if command/data mode is enabled. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1269</div></div>
<div class="ttc" id="struct_d_l___s_p_i__backup_config_html_a924270533d40920244bf9d10ea01b80f"><div class="ttname"><a href="struct_d_l___s_p_i__backup_config.html#a924270533d40920244bf9d10ea01b80f">DL_SPI_backupConfig::interruptMask2</a></div><div class="ttdeci">uint32_t interruptMask2</div><div class="ttdef"><b>Definition:</b> dl_spi.h:462</div></div>
<div class="ttc" id="group___s_p_i_html_ga19bfcce992f283ee00bddb23bf50d18a"><div class="ttname"><a href="group___s_p_i.html#ga19bfcce992f283ee00bddb23bf50d18a">DL_SPI_enableDMAReceiveEvent</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enableDMAReceiveEvent(SPI_Regs *spi, uint32_t interrupt)</div><div class="ttdoc">Enable SPI interrupt for triggering the DMA receive event. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:2078</div></div>
<div class="ttc" id="group___s_p_i_html_ga15208bcdee85c9fdd007a85e761a4843"><div class="ttname"><a href="group___s_p_i.html#ga15208bcdee85c9fdd007a85e761a4843">DL_SPI_TX_FIFO_LEVEL</a></div><div class="ttdeci">DL_SPI_TX_FIFO_LEVEL</div><div class="ttdef"><b>Definition:</b> dl_spi.h:286</div></div>
<div class="ttc" id="group___s_p_i_html_ga06925b84fe07eb69a8e1f23ab30d80da"><div class="ttname"><a href="group___s_p_i.html#ga06925b84fe07eb69a8e1f23ab30d80da">DL_SPI_DATA_SIZE</a></div><div class="ttdeci">DL_SPI_DATA_SIZE</div><div class="ttdef"><b>Definition:</b> dl_spi.h:242</div></div>
<div class="ttc" id="group___s_p_i_html_gga4edac7e2fad897c33fddb539363eabdda4376892f01b53c8ea6f16c40bb86e391"><div class="ttname"><a href="group___s_p_i.html#gga4edac7e2fad897c33fddb539363eabdda4376892f01b53c8ea6f16c40bb86e391">DL_SPI_DMA_IIDX_TX_TRIGGER</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:156</div></div>
<div class="ttc" id="group___s_p_i_html_ga4881e1a2ac73d62c56314387df91437f"><div class="ttname"><a href="group___s_p_i.html#ga4881e1a2ac73d62c56314387df91437f">DL_SPI_enableReceiveParity</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enableReceiveParity(SPI_Regs *spi)</div><div class="ttdoc">Enables receive parity. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:723</div></div>
<div class="ttc" id="struct_d_l___s_p_i__backup_config_html_adec8012340576f0d2c6b6e8900f4b973"><div class="ttname"><a href="struct_d_l___s_p_i__backup_config.html#adec8012340576f0d2c6b6e8900f4b973">DL_SPI_backupConfig::interruptMask0</a></div><div class="ttdeci">uint32_t interruptMask0</div><div class="ttdef"><b>Definition:</b> dl_spi.h:454</div></div>
<div class="ttc" id="group___s_p_i_html_ga477925103d4cf5e813b3dd322a94e491"><div class="ttname"><a href="group___s_p_i.html#ga477925103d4cf5e813b3dd322a94e491">DL_SPI_disablePeripheralDataOutput</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disablePeripheralDataOutput(SPI_Regs *spi)</div><div class="ttdoc">Disables peripheral data output. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1300</div></div>
<div class="ttc" id="group___s_p_i_html_gab5d9c38bb4fa37d93aaa0e67eb22b7ae"><div class="ttname"><a href="group___s_p_i.html#gab5d9c38bb4fa37d93aaa0e67eb22b7ae">DL_SPI_MODE</a></div><div class="ttdeci">DL_SPI_MODE</div><div class="ttdef"><b>Definition:</b> dl_spi.h:226</div></div>
<div class="ttc" id="group___s_p_i_html_ggab5d9c38bb4fa37d93aaa0e67eb22b7aea5b07b2b02432e3eeee94da49ba286b7f"><div class="ttname"><a href="group___s_p_i.html#ggab5d9c38bb4fa37d93aaa0e67eb22b7aea5b07b2b02432e3eeee94da49ba286b7f">DL_SPI_MODE_CONTROLLER</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:228</div></div>
<div class="ttc" id="group___s_p_i_html_ga03ed3e347e596e8f3a043b8cc807f0ac"><div class="ttname"><a href="group___s_p_i.html#ga03ed3e347e596e8f3a043b8cc807f0ac">DL_SPI_enableDMATransmitEvent</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enableDMATransmitEvent(SPI_Regs *spi)</div><div class="ttdoc">Enable SPI interrupt for triggering the DMA transmit event. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:2097</div></div>
<div class="ttc" id="group___s_p_i_html_ggab5d9c38bb4fa37d93aaa0e67eb22b7aea3db1834c8f1ce6b1ac97bb86587bf0fe"><div class="ttname"><a href="group___s_p_i.html#ggab5d9c38bb4fa37d93aaa0e67eb22b7aea3db1834c8f1ce6b1ac97bb86587bf0fe">DL_SPI_MODE_PERIPHERAL</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:230</div></div>
<div class="ttc" id="group___s_p_i_html_ga5eaef8ef8e93903687af3edd8b3684e5"><div class="ttname"><a href="group___s_p_i.html#ga5eaef8ef8e93903687af3edd8b3684e5">DL_SPI_CLOCK_DIVIDE_RATIO</a></div><div class="ttdeci">DL_SPI_CLOCK_DIVIDE_RATIO</div><div class="ttdef"><b>Definition:</b> dl_spi.h:345</div></div>
<div class="ttc" id="struct_d_l___s_p_i___config_html_a1ad9c791a34c49df83ee4da03357b3dd"><div class="ttname"><a href="struct_d_l___s_p_i___config.html#a1ad9c791a34c49df83ee4da03357b3dd">DL_SPI_Config::dataSize</a></div><div class="ttdeci">DL_SPI_DATA_SIZE dataSize</div><div class="ttdef"><b>Definition:</b> dl_spi.h:394</div></div>
<div class="ttc" id="group___s_p_i_html_ga0ccfdddda9f493d31a7886b93fe97ffd"><div class="ttname"><a href="group___s_p_i.html#ga0ccfdddda9f493d31a7886b93fe97ffd">DL_SPI_transmitDataCheck16</a></div><div class="ttdeci">bool DL_SPI_transmitDataCheck16(SPI_Regs *spi, uint16_t data)</div><div class="ttdoc">Checks the TX FIFO before trying to transmit data. </div></div>
<div class="ttc" id="group___s_p_i_html_gacfa28461c287d67b49ca0192a5bb275e"><div class="ttname"><a href="group___s_p_i.html#gacfa28461c287d67b49ca0192a5bb275e">DL_SPI_isReceiveParityEnabled</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isReceiveParityEnabled(SPI_Regs *spi)</div><div class="ttdoc">Checks if receive parity is enabled. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:753</div></div>
<div class="ttc" id="group___s_p_i_html_gaa00da1beafcaaf43cf3e801ef67a76d2"><div class="ttname"><a href="group___s_p_i.html#gaa00da1beafcaaf43cf3e801ef67a76d2">DL_SPI_getChipSelect</a></div><div class="ttdeci">__STATIC_INLINE DL_SPI_CHIP_SELECT DL_SPI_getChipSelect(SPI_Regs *spi)</div><div class="ttdoc">Get chip select used for controller or peripheral mode. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1140</div></div>
<div class="ttc" id="struct_d_l___s_p_i___config_html_a130e352beadaf8c81348623d4047c6c4"><div class="ttname"><a href="struct_d_l___s_p_i___config.html#a130e352beadaf8c81348623d4047c6c4">DL_SPI_Config::bitOrder</a></div><div class="ttdeci">DL_SPI_BIT_ORDER bitOrder</div><div class="ttdef"><b>Definition:</b> dl_spi.h:397</div></div>
<div class="ttc" id="group___s_p_i_html_gafe32a2370e84eb7db0673e2affd338aa"><div class="ttname"><a href="group___s_p_i.html#gafe32a2370e84eb7db0673e2affd338aa">DL_SPI_disablePacking</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disablePacking(SPI_Regs *spi)</div><div class="ttdoc">Disables packing feature. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1088</div></div>
<div class="ttc" id="group___s_p_i_html_ggac662dc4ffc6d7fbd2c8059f9d978f0f6a9c8fe591502b5d60b8c0a464331f1624"><div class="ttname"><a href="group___s_p_i.html#ggac662dc4ffc6d7fbd2c8059f9d978f0f6a9c8fe591502b5d60b8c0a464331f1624">DL_SPI_DMA_IIDX_RX_TRIGGER</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:148</div></div>
<div class="ttc" id="group___s_p_i_html_ga3ad1b72ff835f7cc756991dbdad964fe"><div class="ttname"><a href="group___s_p_i.html#ga3ad1b72ff835f7cc756991dbdad964fe">DL_SPI_receiveData8</a></div><div class="ttdeci">__STATIC_INLINE uint8_t DL_SPI_receiveData8(SPI_Regs *spi)</div><div class="ttdoc">Reads 8-bit data from the RX FIFO. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1536</div></div>
<div class="ttc" id="group___s_p_i_html_gadeab493584934784e399b486d8d706d6"><div class="ttname"><a href="group___s_p_i.html#gadeab493584934784e399b486d8d706d6">DL_SPI_enablePeripheralDataOutput</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enablePeripheralDataOutput(SPI_Regs *spi)</div><div class="ttdoc">Enables peripheral data output. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1284</div></div>
<div class="ttc" id="struct_d_l___s_p_i___config_html_a01a39a0ca021fc4ebe46e8a020092330"><div class="ttname"><a href="struct_d_l___s_p_i___config.html#a01a39a0ca021fc4ebe46e8a020092330">DL_SPI_Config::frameFormat</a></div><div class="ttdeci">DL_SPI_FRAME_FORMAT frameFormat</div><div class="ttdef"><b>Definition:</b> dl_spi.h:385</div></div>
<div class="ttc" id="group___s_p_i_html_ggacadd49262d90984a5c6ff8aec05762f8a842d8879838b01e15eeeb872cd8642b9"><div class="ttname"><a href="group___s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a842d8879838b01e15eeeb872cd8642b9">DL_SPI_CLOCK_LFCLK</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:371</div></div>
<div class="ttc" id="group___s_p_i_html_gga1778f795709b41d93eb1408b279e1bd1a510e2fbaed450b103d75b09f4dbfd0b7"><div class="ttname"><a href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a510e2fbaed450b103d75b09f4dbfd0b7">DL_SPI_FRAME_FORMAT_TI_SYNC</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:222</div></div>
<div class="ttc" id="group___s_p_i_html_gga2856971e4f44c549983e6358d0fde683ada8236595ccbd339e18d7bac60a1f9c5"><div class="ttname"><a href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683ada8236595ccbd339e18d7bac60a1f9c5">DL_SPI_IIDX_DMA_DONE_TX</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:317</div></div>
<div class="ttc" id="group___s_p_i_html_gac6fc009060563c15b7977dcfee318217"><div class="ttname"><a href="group___s_p_i.html#gac6fc009060563c15b7977dcfee318217">DL_SPI_receiveDataCheck8</a></div><div class="ttdeci">bool DL_SPI_receiveDataCheck8(SPI_Regs *spi, uint8_t *buffer)</div><div class="ttdoc">Checks the RX FIFO before trying to transmit data. </div></div>
<div class="ttc" id="group___s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daaa6e8f410f354e563f0e23b905b5f13bb"><div class="ttname"><a href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daaa6e8f410f354e563f0e23b905b5f13bb">DL_SPI_DATA_SIZE_5</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:246</div></div>
<div class="ttc" id="group___s_p_i_html_gac077cef3400e52977ef7b12215f6d800"><div class="ttname"><a href="group___s_p_i.html#gac077cef3400e52977ef7b12215f6d800">DL_SPI_getClockConfig</a></div><div class="ttdeci">void DL_SPI_getClockConfig(SPI_Regs *spi, DL_SPI_ClockConfig *config)</div><div class="ttdoc">Get SPI source clock configuration. </div></div>
<div class="ttc" id="group___s_p_i_html_ga6adff0a4426d68ec4460498076edd045"><div class="ttname"><a href="group___s_p_i.html#ga6adff0a4426d68ec4460498076edd045">DL_SPI_transmitDataBlocking16</a></div><div class="ttdeci">void DL_SPI_transmitDataBlocking16(SPI_Regs *spi, uint16_t data)</div><div class="ttdoc">Blocks to ensure transmit is ready before sending data. </div></div>
<div class="ttc" id="group___s_p_i_html_ga5bbd52a2c6f8375158e96c1dfb99997b"><div class="ttname"><a href="group___s_p_i.html#ga5bbd52a2c6f8375158e96c1dfb99997b">DL_SPI_isPackingEnabled</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isPackingEnabled(SPI_Regs *spi)</div><div class="ttdoc">Checks if packing feature is enabled. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1103</div></div>
<div class="ttc" id="group___s_p_i_html_ggac5b7531f268fb581f2f3117bd08eb4a0aada96b045390f06063629996abe875e8"><div class="ttname"><a href="group___s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0aada96b045390f06063629996abe875e8">DL_SPI_CHIP_SELECT_1</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:276</div></div>
<div class="ttc" id="struct_d_l___s_p_i__backup_config_html_a4f98fe7f75a85732c6ddb908b640038e"><div class="ttname"><a href="struct_d_l___s_p_i__backup_config.html#a4f98fe7f75a85732c6ddb908b640038e">DL_SPI_backupConfig::backupRdy</a></div><div class="ttdeci">bool backupRdy</div><div class="ttdef"><b>Definition:</b> dl_spi.h:466</div></div>
<div class="ttc" id="group___s_p_i_html_ga77eb49fb26f889729b483357839ea907"><div class="ttname"><a href="group___s_p_i.html#ga77eb49fb26f889729b483357839ea907">DL_SPI_disableDMATransmitEvent</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disableDMATransmitEvent(SPI_Regs *spi)</div><div class="ttdoc">Disables SPI interrupt from triggering the DMA transmit event. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:2134</div></div>
<div class="ttc" id="group___s_p_i_html_gga1778f795709b41d93eb1408b279e1bd1a467532e43794c934d5fde685d6092527"><div class="ttname"><a href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a467532e43794c934d5fde685d6092527">DL_SPI_FRAME_FORMAT_MOTO3_POL1_PHA1</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:205</div></div>
<div class="ttc" id="group___s_p_i_html_ga887dc15031c26b9c34efd0ab9806da44"><div class="ttname"><a href="group___s_p_i.html#ga887dc15031c26b9c34efd0ab9806da44">DL_SPI_receiveDataBlocking16</a></div><div class="ttdeci">uint16_t DL_SPI_receiveDataBlocking16(SPI_Regs *spi)</div><div class="ttdoc">Blocks to ensure receive is ready before reading data. </div></div>
<div class="ttc" id="group___s_p_i_html_gabb7227ea45c66da923fc1dd644f27122"><div class="ttname"><a href="group___s_p_i.html#gabb7227ea45c66da923fc1dd644f27122">DL_SPI_setDataSize</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setDataSize(SPI_Regs *spi, DL_SPI_DATA_SIZE dataSize)</div><div class="ttdoc">Set the size for transfers. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:848</div></div>
<div class="ttc" id="group___s_p_i_html_ga32cfe0dcf1f630a337d3dbb31824a888"><div class="ttname"><a href="group___s_p_i.html#ga32cfe0dcf1f630a337d3dbb31824a888">DL_SPI_fillTXFIFO32</a></div><div class="ttdeci">uint32_t DL_SPI_fillTXFIFO32(SPI_Regs *spi, uint32_t *buffer, uint32_t count)</div><div class="ttdoc">Fill the TX FIFO using 32 bit access. </div></div>
<div class="ttc" id="group___s_p_i_html_ga0bd42c3090f7d2619e52020f5a357978"><div class="ttname"><a href="group___s_p_i.html#ga0bd42c3090f7d2619e52020f5a357978">DL_SPI_getFrameFormat</a></div><div class="ttdeci">__STATIC_INLINE DL_SPI_FRAME_FORMAT DL_SPI_getFrameFormat(SPI_Regs *spi)</div><div class="ttdoc">Get the frame format configuration. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:831</div></div>
<div class="ttc" id="struct_d_l___s_p_i__backup_config_html_af141455349f29ba827afbb28e2083e68"><div class="ttname"><a href="struct_d_l___s_p_i__backup_config.html#af141455349f29ba827afbb28e2083e68">DL_SPI_backupConfig::controlWord1</a></div><div class="ttdeci">uint32_t controlWord1</div><div class="ttdef"><b>Definition:</b> dl_spi.h:435</div></div>
<div class="ttc" id="group___s_p_i_html_ga1e0b41e8be0be30828f7f55fd5a84369"><div class="ttname"><a href="group___s_p_i.html#ga1e0b41e8be0be30828f7f55fd5a84369">DL_SPI_getBitRateSerialClockDivider</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getBitRateSerialClockDivider(SPI_Regs *spi)</div><div class="ttdoc">Get the SPI bit rate serial clock divider (SCR) </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1449</div></div>
<div class="ttc" id="group___s_p_i_html_ga669430d52eeec5dc038b52ce70468e5d"><div class="ttname"><a href="group___s_p_i.html#ga669430d52eeec5dc038b52ce70468e5d">DL_SPI_isPeripheralAlignDataOnChipSelectEnabled</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isPeripheralAlignDataOnChipSelectEnabled(SPI_Regs *spi)</div><div class="ttdoc">Checks if data alignment on chip select for peripherals is enabled. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1055</div></div>
<div class="ttc" id="group___s_p_i_html_ga49d8de0e6e9fe919c8879e9ec8256359"><div class="ttname"><a href="group___s_p_i.html#ga49d8de0e6e9fe919c8879e9ec8256359">DL_SPI_setChipSelect</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setChipSelect(SPI_Regs *spi, DL_SPI_CHIP_SELECT chipSelect)</div><div class="ttdoc">Set chip select used for controller or peripheral mode. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1122</div></div>
<div class="ttc" id="group___s_p_i_html_gaea8f2bccfe6a5d794262a9b6820c8275"><div class="ttname"><a href="group___s_p_i.html#gaea8f2bccfe6a5d794262a9b6820c8275">DL_SPI_transmitData32</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_transmitData32(SPI_Regs *spi, uint32_t data)</div><div class="ttdoc">Writes 32-bit data into the TX FIFO for transmit. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1515</div></div>
<div class="ttc" id="group___s_p_i_html_ga8ec1f529080e99ac971d0734aa8ee022"><div class="ttname"><a href="group___s_p_i.html#ga8ec1f529080e99ac971d0734aa8ee022">DL_SPI_isTransmitParityEnabled</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isTransmitParityEnabled(SPI_Regs *spi)</div><div class="ttdoc">Checks if transmit parity is enabled. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:798</div></div>
<div class="ttc" id="group___s_p_i_html_gga2856971e4f44c549983e6358d0fde683a1845f4c15b4aeb3a851d231df83f0351"><div class="ttname"><a href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683a1845f4c15b4aeb3a851d231df83f0351">DL_SPI_IIDX_RX_TIMEOUT</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:331</div></div>
<div class="ttc" id="group___s_p_i_html_ga7ec3f5d7a20dcc165b57cd4e9537ca4a"><div class="ttname"><a href="group___s_p_i.html#ga7ec3f5d7a20dcc165b57cd4e9537ca4a">DL_SPI_drainRXFIFO32</a></div><div class="ttdeci">uint32_t DL_SPI_drainRXFIFO32(SPI_Regs *spi, uint32_t *buffer, uint32_t maxCount)</div><div class="ttdoc">Read all available data out of the RX FIFO using 32 bit access. </div></div>
<div class="ttc" id="group___s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daa7997ed3f079a0266f4a469cb63fec786"><div class="ttname"><a href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa7997ed3f079a0266f4a469cb63fec786">DL_SPI_DATA_SIZE_4</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:244</div></div>
<div class="ttc" id="group___s_p_i_html_ga1778f795709b41d93eb1408b279e1bd1"><div class="ttname"><a href="group___s_p_i.html#ga1778f795709b41d93eb1408b279e1bd1">DL_SPI_FRAME_FORMAT</a></div><div class="ttdeci">DL_SPI_FRAME_FORMAT</div><div class="ttdef"><b>Definition:</b> dl_spi.h:194</div></div>
<div class="ttc" id="group___s_p_i_html_gaa6543c466da35691515f27c017f1512a"><div class="ttname"><a href="group___s_p_i.html#gaa6543c466da35691515f27c017f1512a">DL_SPI_receiveData16</a></div><div class="ttdeci">__STATIC_INLINE uint16_t DL_SPI_receiveData16(SPI_Regs *spi)</div><div class="ttdoc">Reads 16-bit data from the RX FIFO. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1557</div></div>
<div class="ttc" id="group___s_p_i_html_gga2856971e4f44c549983e6358d0fde683ad66d08e9d70cab90afb1be5394a60ff0"><div class="ttname"><a href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683ad66d08e9d70cab90afb1be5394a60ff0">DL_SPI_IIDX_DMA_DONE_RX</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:319</div></div>
<div class="ttc" id="group___s_p_i_html_gacc7a3496cb44f35185c1ad67471ee25c"><div class="ttname"><a href="group___s_p_i.html#gacc7a3496cb44f35185c1ad67471ee25c">DL_SPI_isRXFIFOFull</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isRXFIFOFull(SPI_Regs *spi)</div><div class="ttdoc">Checks if the RX FIFO is full. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:667</div></div>
<div class="ttc" id="group___s_p_i_html_ggac662dc4ffc6d7fbd2c8059f9d978f0f6ad5d4be77f142e7e0296984024f532cb4"><div class="ttname"><a href="group___s_p_i.html#ggac662dc4ffc6d7fbd2c8059f9d978f0f6ad5d4be77f142e7e0296984024f532cb4">DL_SPI_DMA_IIDX_RX_TIMEOUT_TRIGGER</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:150</div></div>
<div class="ttc" id="group___s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daa9b1d16811f116e0b793ebb68c83d4b4b"><div class="ttname"><a href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa9b1d16811f116e0b793ebb68c83d4b4b">DL_SPI_DATA_SIZE_10</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:256</div></div>
<div class="ttc" id="group___s_p_i_html_ga12b8798df3c18c5065d9eb86c568ee6b"><div class="ttname"><a href="group___s_p_i.html#ga12b8798df3c18c5065d9eb86c568ee6b">DL_SPI_reset</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_reset(SPI_Regs *spi)</div><div class="ttdoc">Resets spi peripheral. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:520</div></div>
<div class="ttc" id="group___s_p_i_html_gac3de375b827e1c8a442f8d4fc8a98aaf"><div class="ttname"><a href="group___s_p_i.html#gac3de375b827e1c8a442f8d4fc8a98aaf">DL_SPI_isPowerEnabled</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isPowerEnabled(SPI_Regs *spi)</div><div class="ttdoc">Returns if power on spi module. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:509</div></div>
<div class="ttc" id="group___s_p_i_html_ggad62dc10499a7ad2a0285128125f75b51a9c682129358968ea39ab7c069142b124"><div class="ttname"><a href="group___s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51a9c682129358968ea39ab7c069142b124">DL_SPI_RX_FIFO_LEVEL_FULL</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:304</div></div>
<div class="ttc" id="group___s_p_i_html_ga69be5f67e62f2ba8176271fb25fd73af"><div class="ttname"><a href="group___s_p_i.html#ga69be5f67e62f2ba8176271fb25fd73af">DL_SPI_getMode</a></div><div class="ttdeci">__STATIC_INLINE DL_SPI_MODE DL_SPI_getMode(SPI_Regs *spi)</div><div class="ttdoc">Get the current mode for the SPI (controller/peripheral) </div><div class="ttdef"><b>Definition:</b> dl_spi.h:892</div></div>
<div class="ttc" id="group___s_p_i_html_gga15208bcdee85c9fdd007a85e761a4843a6f14fbf777adbf55ce16dbe062cdf31c"><div class="ttname"><a href="group___s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a6f14fbf777adbf55ce16dbe062cdf31c">DL_SPI_TX_FIFO_LEVEL_1_2_EMPTY</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:290</div></div>
<div class="ttc" id="group___s_p_i_html_ga0eecb3e7f2130f703d97aa21c132f6bc"><div class="ttname"><a href="group___s_p_i.html#ga0eecb3e7f2130f703d97aa21c132f6bc">DL_SPI_receiveDataBlocking8</a></div><div class="ttdeci">uint8_t DL_SPI_receiveDataBlocking8(SPI_Regs *spi)</div><div class="ttdoc">Blocks to ensure receive is ready before reading data. </div></div>
<div class="ttc" id="group___s_p_i_html_gada4a4222d9d346236330744ce648be80"><div class="ttname"><a href="group___s_p_i.html#gada4a4222d9d346236330744ce648be80">DL_SPI_disablePeripheralAlignDataOnChipSelect</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disablePeripheralAlignDataOnChipSelect(SPI_Regs *spi)</div><div class="ttdoc">Disables data alignment on chip select for peripherals. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1039</div></div>
<div class="ttc" id="group___s_p_i_html_ga4600f20a23bd75824947fb7fda604c1e"><div class="ttname"><a href="group___s_p_i.html#ga4600f20a23bd75824947fb7fda604c1e">DL_SPI_isTXFIFOEmpty</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isTXFIFOEmpty(SPI_Regs *spi)</div><div class="ttdoc">Checks if the TX FIFO is empty. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:622</div></div>
<div class="ttc" id="group___s_p_i_html_gga1778f795709b41d93eb1408b279e1bd1a7698d1a20993904d623376c374336e96"><div class="ttname"><a href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a7698d1a20993904d623376c374336e96">DL_SPI_FRAME_FORMAT_MOTO3_POL0_PHA1</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:199</div></div>
<div class="ttc" id="group___s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daab0d18a521582b11fcdcefe2f01f6dc77"><div class="ttname"><a href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daab0d18a521582b11fcdcefe2f01f6dc77">DL_SPI_DATA_SIZE_14</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:264</div></div>
<div class="ttc" id="group___s_p_i_html_gga1778f795709b41d93eb1408b279e1bd1a3e642fe572393dff885f0b6398fe1517"><div class="ttname"><a href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a3e642fe572393dff885f0b6398fe1517">DL_SPI_FRAME_FORMAT_MOTO3_POL1_PHA0</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:202</div></div>
<div class="ttc" id="group___s_p_i_html_ga221d94b17bd63e063a4234e5a0f3ffc5"><div class="ttname"><a href="group___s_p_i.html#ga221d94b17bd63e063a4234e5a0f3ffc5">DL_SPI_receiveDataBlocking32</a></div><div class="ttdeci">uint32_t DL_SPI_receiveDataBlocking32(SPI_Regs *spi)</div><div class="ttdoc">Blocks to ensure receive is ready before reading data. </div></div>
<div class="ttc" id="group___s_p_i_html_ga1db81249e51e1d7d083b1f08ac3c74f8"><div class="ttname"><a href="group___s_p_i.html#ga1db81249e51e1d7d083b1f08ac3c74f8">DL_SPI_transmitData8</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_transmitData8(SPI_Regs *spi, uint8_t data)</div><div class="ttdoc">Writes 8-bit data into the TX FIFO for transmit. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1469</div></div>
<div class="ttc" id="group___s_p_i_html_gad881d36c83db69c35fe1211e0c53920b"><div class="ttname"><a href="group___s_p_i.html#gad881d36c83db69c35fe1211e0c53920b">DL_SPI_disableTransmitParity</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disableTransmitParity(SPI_Regs *spi)</div><div class="ttdoc">Disables transmit parity. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:783</div></div>
<div class="ttc" id="group___s_p_i_html_ga09199015c560aefd53f38b724bf2377e"><div class="ttname"><a href="group___s_p_i.html#ga09199015c560aefd53f38b724bf2377e">DL_SPI_disable</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disable(SPI_Regs *spi)</div><div class="ttdoc">Disable the SPI peripheral. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:572</div></div>
<div class="ttc" id="group___s_p_i_html_gga5eaef8ef8e93903687af3edd8b3684e5ac0bbf359eb360b92a3b4ef81da1f73f4"><div class="ttname"><a href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5ac0bbf359eb360b92a3b4ef81da1f73f4">DL_SPI_CLOCK_DIVIDE_RATIO_8</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:361</div></div>
<div class="ttc" id="group___s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daa5c72f5a5d5cc7edddbb432641d80e906"><div class="ttname"><a href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa5c72f5a5d5cc7edddbb432641d80e906">DL_SPI_DATA_SIZE_12</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:260</div></div>
<div class="ttc" id="struct_d_l___s_p_i___config_html_a11b3fa681115141e587e65c7f6f6c586"><div class="ttname"><a href="struct_d_l___s_p_i___config.html#a11b3fa681115141e587e65c7f6f6c586">DL_SPI_Config::parity</a></div><div class="ttdeci">DL_SPI_PARITY parity</div><div class="ttdef"><b>Definition:</b> dl_spi.h:391</div></div>
<div class="ttc" id="group___s_p_i_html_gad1c1d31aeb86e180b4d617956b2b90b6"><div class="ttname"><a href="group___s_p_i.html#gad1c1d31aeb86e180b4d617956b2b90b6">DL_SPI_enablePacking</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enablePacking(SPI_Regs *spi)</div><div class="ttdoc">Enables packing feature. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1072</div></div>
<div class="ttc" id="group___s_p_i_html_ga67cd45e37d7926cd58a2175b446e1531"><div class="ttname"><a href="group___s_p_i.html#ga67cd45e37d7926cd58a2175b446e1531">DL_SPI_getBitOrder</a></div><div class="ttdeci">__STATIC_INLINE DL_SPI_BIT_ORDER DL_SPI_getBitOrder(SPI_Regs *spi)</div><div class="ttdoc">Get the current bit order used for transfers. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:923</div></div>
<div class="ttc" id="struct_d_l___s_p_i___config_html_af4a7c7464cf67b34da6ab3a427538cd5"><div class="ttname"><a href="struct_d_l___s_p_i___config.html#af4a7c7464cf67b34da6ab3a427538cd5">DL_SPI_Config::mode</a></div><div class="ttdeci">DL_SPI_MODE mode</div><div class="ttdef"><b>Definition:</b> dl_spi.h:379</div></div>
<div class="ttc" id="group___s_p_i_html_gae0e89f455dfc248d5deb1acdc48edcb1"><div class="ttname"><a href="group___s_p_i.html#gae0e89f455dfc248d5deb1acdc48edcb1">DL_SPI_getEnabledDMAReceiveEvent</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getEnabledDMAReceiveEvent(SPI_Regs *spi, uint32_t interruptMask)</div><div class="ttdoc">Check which SPI interrupt for DMA receive events is enabled. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:2156</div></div>
<div class="ttc" id="group___s_p_i_html_gga5eaef8ef8e93903687af3edd8b3684e5a03e0631527626808afee6782ac3cf644"><div class="ttname"><a href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a03e0631527626808afee6782ac3cf644">DL_SPI_CLOCK_DIVIDE_RATIO_5</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:355</div></div>
<div class="ttc" id="group___s_p_i_html_gga5eaef8ef8e93903687af3edd8b3684e5addda6d99499d349f4355d1e2b9c634b2"><div class="ttname"><a href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5addda6d99499d349f4355d1e2b9c634b2">DL_SPI_CLOCK_DIVIDE_RATIO_3</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:351</div></div>
<div class="ttc" id="group___s_p_i_html_gga773029828a0b68cdff80d13e1fda363ba74d6cfb81a9045badfdeed0b05064ef7"><div class="ttname"><a href="group___s_p_i.html#gga773029828a0b68cdff80d13e1fda363ba74d6cfb81a9045badfdeed0b05064ef7">DL_SPI_PARITY_NONE</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:190</div></div>
<div class="ttc" id="struct_d_l___s_p_i___clock_config_html_a4be6041f85196df8643ac8c3cff8a6ad"><div class="ttname"><a href="struct_d_l___s_p_i___clock_config.html#a4be6041f85196df8643ac8c3cff8a6ad">DL_SPI_ClockConfig::clockSel</a></div><div class="ttdeci">DL_SPI_CLOCK clockSel</div><div class="ttdef"><b>Definition:</b> dl_spi.h:412</div></div>
<div class="ttc" id="struct_d_l___s_p_i__backup_config_html_aa7148db60344351efe3f73af77cb6046"><div class="ttname"><a href="struct_d_l___s_p_i__backup_config.html#aa7148db60344351efe3f73af77cb6046">DL_SPI_backupConfig::divideRatio</a></div><div class="ttdeci">uint32_t divideRatio</div><div class="ttdef"><b>Definition:</b> dl_spi.h:445</div></div>
<div class="ttc" id="group___s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daa7343ddb73f93ee03440626df4f549e89"><div class="ttname"><a href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa7343ddb73f93ee03440626df4f549e89">DL_SPI_DATA_SIZE_8</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:252</div></div>
<div class="ttc" id="group___s_p_i_html_ga95013d33706c0f408ea5059cfcdbdd6e"><div class="ttname"><a href="group___s_p_i.html#ga95013d33706c0f408ea5059cfcdbdd6e">DL_SPI_enablePeripheralAlignDataOnChipSelect</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enablePeripheralAlignDataOnChipSelect(SPI_Regs *spi)</div><div class="ttdoc">Enables data alignment on chip select for peripherals. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1023</div></div>
<div class="ttc" id="group___s_p_i_html_gga15208bcdee85c9fdd007a85e761a4843a99805227a259d9b05d640b29f2997a15"><div class="ttname"><a href="group___s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a99805227a259d9b05d640b29f2997a15">DL_SPI_TX_FIFO_LEVEL_EMPTY</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:294</div></div>
<div class="ttc" id="group___s_p_i_html_gga5eaef8ef8e93903687af3edd8b3684e5a42c4d8e044a542ef104786973a4e4984"><div class="ttname"><a href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a42c4d8e044a542ef104786973a4e4984">DL_SPI_CLOCK_DIVIDE_RATIO_1</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:347</div></div>
<div class="ttc" id="group___s_p_i_html_ga7d153fe0c2f28f8c4165c0bce4c895cf"><div class="ttname"><a href="group___s_p_i.html#ga7d153fe0c2f28f8c4165c0bce4c895cf">DL_SPI_setMode</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setMode(SPI_Regs *spi, DL_SPI_MODE mode)</div><div class="ttdoc">Set whether the device should be in controller/peripheral mode. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:878</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml">© Copyright 1995-2024</a>, Texas Instruments Incorporated. All rights reserved. <br/>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
