
PayLord.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015dd8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000870  08015fa8  08015fa8  00016fa8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016818  08016818  00018220  2**0
                  CONTENTS
  4 .ARM          00000008  08016818  08016818  00017818  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08016820  08016820  00018220  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08016820  08016820  00017820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08016824  08016824  00017824  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000220  20000000  08016828  00018000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000016dc  20000220  08016a48  00018220  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200018fc  08016a48  000188fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00018220  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b93b  00000000  00000000  00018250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ab1  00000000  00000000  00033b8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014f8  00000000  00000000  00037640  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001078  00000000  00000000  00038b38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026eb4  00000000  00000000  00039bb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d6ab  00000000  00000000  00060a64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e54bf  00000000  00000000  0007e10f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001635ce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007620  00000000  00000000  00163614  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  0016ac34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000220 	.word	0x20000220
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08015f90 	.word	0x08015f90

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000224 	.word	0x20000224
 800020c:	08015f90 	.word	0x08015f90

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_frsub>:
 8000cc8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000ccc:	e002      	b.n	8000cd4 <__addsf3>
 8000cce:	bf00      	nop

08000cd0 <__aeabi_fsub>:
 8000cd0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000cd4 <__addsf3>:
 8000cd4:	0042      	lsls	r2, r0, #1
 8000cd6:	bf1f      	itttt	ne
 8000cd8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000cdc:	ea92 0f03 	teqne	r2, r3
 8000ce0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ce4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ce8:	d06a      	beq.n	8000dc0 <__addsf3+0xec>
 8000cea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cf2:	bfc1      	itttt	gt
 8000cf4:	18d2      	addgt	r2, r2, r3
 8000cf6:	4041      	eorgt	r1, r0
 8000cf8:	4048      	eorgt	r0, r1
 8000cfa:	4041      	eorgt	r1, r0
 8000cfc:	bfb8      	it	lt
 8000cfe:	425b      	neglt	r3, r3
 8000d00:	2b19      	cmp	r3, #25
 8000d02:	bf88      	it	hi
 8000d04:	4770      	bxhi	lr
 8000d06:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000d0a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d0e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000d12:	bf18      	it	ne
 8000d14:	4240      	negne	r0, r0
 8000d16:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000d1a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000d1e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000d22:	bf18      	it	ne
 8000d24:	4249      	negne	r1, r1
 8000d26:	ea92 0f03 	teq	r2, r3
 8000d2a:	d03f      	beq.n	8000dac <__addsf3+0xd8>
 8000d2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000d30:	fa41 fc03 	asr.w	ip, r1, r3
 8000d34:	eb10 000c 	adds.w	r0, r0, ip
 8000d38:	f1c3 0320 	rsb	r3, r3, #32
 8000d3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000d40:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d44:	d502      	bpl.n	8000d4c <__addsf3+0x78>
 8000d46:	4249      	negs	r1, r1
 8000d48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d4c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000d50:	d313      	bcc.n	8000d7a <__addsf3+0xa6>
 8000d52:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d56:	d306      	bcc.n	8000d66 <__addsf3+0x92>
 8000d58:	0840      	lsrs	r0, r0, #1
 8000d5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d5e:	f102 0201 	add.w	r2, r2, #1
 8000d62:	2afe      	cmp	r2, #254	@ 0xfe
 8000d64:	d251      	bcs.n	8000e0a <__addsf3+0x136>
 8000d66:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000d6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d6e:	bf08      	it	eq
 8000d70:	f020 0001 	biceq.w	r0, r0, #1
 8000d74:	ea40 0003 	orr.w	r0, r0, r3
 8000d78:	4770      	bx	lr
 8000d7a:	0049      	lsls	r1, r1, #1
 8000d7c:	eb40 0000 	adc.w	r0, r0, r0
 8000d80:	3a01      	subs	r2, #1
 8000d82:	bf28      	it	cs
 8000d84:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d88:	d2ed      	bcs.n	8000d66 <__addsf3+0x92>
 8000d8a:	fab0 fc80 	clz	ip, r0
 8000d8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d92:	ebb2 020c 	subs.w	r2, r2, ip
 8000d96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d9a:	bfaa      	itet	ge
 8000d9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000da0:	4252      	neglt	r2, r2
 8000da2:	4318      	orrge	r0, r3
 8000da4:	bfbc      	itt	lt
 8000da6:	40d0      	lsrlt	r0, r2
 8000da8:	4318      	orrlt	r0, r3
 8000daa:	4770      	bx	lr
 8000dac:	f092 0f00 	teq	r2, #0
 8000db0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000db4:	bf06      	itte	eq
 8000db6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000dba:	3201      	addeq	r2, #1
 8000dbc:	3b01      	subne	r3, #1
 8000dbe:	e7b5      	b.n	8000d2c <__addsf3+0x58>
 8000dc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000dc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000dc8:	bf18      	it	ne
 8000dca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dce:	d021      	beq.n	8000e14 <__addsf3+0x140>
 8000dd0:	ea92 0f03 	teq	r2, r3
 8000dd4:	d004      	beq.n	8000de0 <__addsf3+0x10c>
 8000dd6:	f092 0f00 	teq	r2, #0
 8000dda:	bf08      	it	eq
 8000ddc:	4608      	moveq	r0, r1
 8000dde:	4770      	bx	lr
 8000de0:	ea90 0f01 	teq	r0, r1
 8000de4:	bf1c      	itt	ne
 8000de6:	2000      	movne	r0, #0
 8000de8:	4770      	bxne	lr
 8000dea:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000dee:	d104      	bne.n	8000dfa <__addsf3+0x126>
 8000df0:	0040      	lsls	r0, r0, #1
 8000df2:	bf28      	it	cs
 8000df4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000df8:	4770      	bx	lr
 8000dfa:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000dfe:	bf3c      	itt	cc
 8000e00:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000e04:	4770      	bxcc	lr
 8000e06:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000e0a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000e0e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e12:	4770      	bx	lr
 8000e14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000e18:	bf16      	itet	ne
 8000e1a:	4608      	movne	r0, r1
 8000e1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e20:	4601      	movne	r1, r0
 8000e22:	0242      	lsls	r2, r0, #9
 8000e24:	bf06      	itte	eq
 8000e26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e2a:	ea90 0f01 	teqeq	r0, r1
 8000e2e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000e32:	4770      	bx	lr

08000e34 <__aeabi_ui2f>:
 8000e34:	f04f 0300 	mov.w	r3, #0
 8000e38:	e004      	b.n	8000e44 <__aeabi_i2f+0x8>
 8000e3a:	bf00      	nop

08000e3c <__aeabi_i2f>:
 8000e3c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000e40:	bf48      	it	mi
 8000e42:	4240      	negmi	r0, r0
 8000e44:	ea5f 0c00 	movs.w	ip, r0
 8000e48:	bf08      	it	eq
 8000e4a:	4770      	bxeq	lr
 8000e4c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000e50:	4601      	mov	r1, r0
 8000e52:	f04f 0000 	mov.w	r0, #0
 8000e56:	e01c      	b.n	8000e92 <__aeabi_l2f+0x2a>

08000e58 <__aeabi_ul2f>:
 8000e58:	ea50 0201 	orrs.w	r2, r0, r1
 8000e5c:	bf08      	it	eq
 8000e5e:	4770      	bxeq	lr
 8000e60:	f04f 0300 	mov.w	r3, #0
 8000e64:	e00a      	b.n	8000e7c <__aeabi_l2f+0x14>
 8000e66:	bf00      	nop

08000e68 <__aeabi_l2f>:
 8000e68:	ea50 0201 	orrs.w	r2, r0, r1
 8000e6c:	bf08      	it	eq
 8000e6e:	4770      	bxeq	lr
 8000e70:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000e74:	d502      	bpl.n	8000e7c <__aeabi_l2f+0x14>
 8000e76:	4240      	negs	r0, r0
 8000e78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e7c:	ea5f 0c01 	movs.w	ip, r1
 8000e80:	bf02      	ittt	eq
 8000e82:	4684      	moveq	ip, r0
 8000e84:	4601      	moveq	r1, r0
 8000e86:	2000      	moveq	r0, #0
 8000e88:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e8c:	bf08      	it	eq
 8000e8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e92:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e96:	fabc f28c 	clz	r2, ip
 8000e9a:	3a08      	subs	r2, #8
 8000e9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ea0:	db10      	blt.n	8000ec4 <__aeabi_l2f+0x5c>
 8000ea2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ea6:	4463      	add	r3, ip
 8000ea8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000eac:	f1c2 0220 	rsb	r2, r2, #32
 8000eb0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000eb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000eb8:	eb43 0002 	adc.w	r0, r3, r2
 8000ebc:	bf08      	it	eq
 8000ebe:	f020 0001 	biceq.w	r0, r0, #1
 8000ec2:	4770      	bx	lr
 8000ec4:	f102 0220 	add.w	r2, r2, #32
 8000ec8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ecc:	f1c2 0220 	rsb	r2, r2, #32
 8000ed0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ed4:	fa21 f202 	lsr.w	r2, r1, r2
 8000ed8:	eb43 0002 	adc.w	r0, r3, r2
 8000edc:	bf08      	it	eq
 8000ede:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ee2:	4770      	bx	lr

08000ee4 <__aeabi_ldivmod>:
 8000ee4:	b97b      	cbnz	r3, 8000f06 <__aeabi_ldivmod+0x22>
 8000ee6:	b972      	cbnz	r2, 8000f06 <__aeabi_ldivmod+0x22>
 8000ee8:	2900      	cmp	r1, #0
 8000eea:	bfbe      	ittt	lt
 8000eec:	2000      	movlt	r0, #0
 8000eee:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000ef2:	e006      	blt.n	8000f02 <__aeabi_ldivmod+0x1e>
 8000ef4:	bf08      	it	eq
 8000ef6:	2800      	cmpeq	r0, #0
 8000ef8:	bf1c      	itt	ne
 8000efa:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000efe:	f04f 30ff 	movne.w	r0, #4294967295
 8000f02:	f000 b9eb 	b.w	80012dc <__aeabi_idiv0>
 8000f06:	f1ad 0c08 	sub.w	ip, sp, #8
 8000f0a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000f0e:	2900      	cmp	r1, #0
 8000f10:	db09      	blt.n	8000f26 <__aeabi_ldivmod+0x42>
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	db1a      	blt.n	8000f4c <__aeabi_ldivmod+0x68>
 8000f16:	f000 f883 	bl	8001020 <__udivmoddi4>
 8000f1a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f22:	b004      	add	sp, #16
 8000f24:	4770      	bx	lr
 8000f26:	4240      	negs	r0, r0
 8000f28:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	db1b      	blt.n	8000f68 <__aeabi_ldivmod+0x84>
 8000f30:	f000 f876 	bl	8001020 <__udivmoddi4>
 8000f34:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f3c:	b004      	add	sp, #16
 8000f3e:	4240      	negs	r0, r0
 8000f40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f44:	4252      	negs	r2, r2
 8000f46:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f4a:	4770      	bx	lr
 8000f4c:	4252      	negs	r2, r2
 8000f4e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f52:	f000 f865 	bl	8001020 <__udivmoddi4>
 8000f56:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f5e:	b004      	add	sp, #16
 8000f60:	4240      	negs	r0, r0
 8000f62:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f66:	4770      	bx	lr
 8000f68:	4252      	negs	r2, r2
 8000f6a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f6e:	f000 f857 	bl	8001020 <__udivmoddi4>
 8000f72:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f76:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f7a:	b004      	add	sp, #16
 8000f7c:	4252      	negs	r2, r2
 8000f7e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f82:	4770      	bx	lr

08000f84 <__aeabi_uldivmod>:
 8000f84:	b953      	cbnz	r3, 8000f9c <__aeabi_uldivmod+0x18>
 8000f86:	b94a      	cbnz	r2, 8000f9c <__aeabi_uldivmod+0x18>
 8000f88:	2900      	cmp	r1, #0
 8000f8a:	bf08      	it	eq
 8000f8c:	2800      	cmpeq	r0, #0
 8000f8e:	bf1c      	itt	ne
 8000f90:	f04f 31ff 	movne.w	r1, #4294967295
 8000f94:	f04f 30ff 	movne.w	r0, #4294967295
 8000f98:	f000 b9a0 	b.w	80012dc <__aeabi_idiv0>
 8000f9c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000fa0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000fa4:	f000 f83c 	bl	8001020 <__udivmoddi4>
 8000fa8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000fac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000fb0:	b004      	add	sp, #16
 8000fb2:	4770      	bx	lr

08000fb4 <__aeabi_d2lz>:
 8000fb4:	b538      	push	{r3, r4, r5, lr}
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	2300      	movs	r3, #0
 8000fba:	4604      	mov	r4, r0
 8000fbc:	460d      	mov	r5, r1
 8000fbe:	f7ff fdad 	bl	8000b1c <__aeabi_dcmplt>
 8000fc2:	b928      	cbnz	r0, 8000fd0 <__aeabi_d2lz+0x1c>
 8000fc4:	4620      	mov	r0, r4
 8000fc6:	4629      	mov	r1, r5
 8000fc8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000fcc:	f000 b80a 	b.w	8000fe4 <__aeabi_d2ulz>
 8000fd0:	4620      	mov	r0, r4
 8000fd2:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000fd6:	f000 f805 	bl	8000fe4 <__aeabi_d2ulz>
 8000fda:	4240      	negs	r0, r0
 8000fdc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000fe0:	bd38      	pop	{r3, r4, r5, pc}
 8000fe2:	bf00      	nop

08000fe4 <__aeabi_d2ulz>:
 8000fe4:	b5d0      	push	{r4, r6, r7, lr}
 8000fe6:	4b0c      	ldr	r3, [pc, #48]	@ (8001018 <__aeabi_d2ulz+0x34>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	4606      	mov	r6, r0
 8000fec:	460f      	mov	r7, r1
 8000fee:	f7ff fb23 	bl	8000638 <__aeabi_dmul>
 8000ff2:	f7ff fdf9 	bl	8000be8 <__aeabi_d2uiz>
 8000ff6:	4604      	mov	r4, r0
 8000ff8:	f7ff faa4 	bl	8000544 <__aeabi_ui2d>
 8000ffc:	4b07      	ldr	r3, [pc, #28]	@ (800101c <__aeabi_d2ulz+0x38>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	f7ff fb1a 	bl	8000638 <__aeabi_dmul>
 8001004:	4602      	mov	r2, r0
 8001006:	460b      	mov	r3, r1
 8001008:	4630      	mov	r0, r6
 800100a:	4639      	mov	r1, r7
 800100c:	f7ff f95c 	bl	80002c8 <__aeabi_dsub>
 8001010:	f7ff fdea 	bl	8000be8 <__aeabi_d2uiz>
 8001014:	4621      	mov	r1, r4
 8001016:	bdd0      	pop	{r4, r6, r7, pc}
 8001018:	3df00000 	.word	0x3df00000
 800101c:	41f00000 	.word	0x41f00000

08001020 <__udivmoddi4>:
 8001020:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001024:	9d08      	ldr	r5, [sp, #32]
 8001026:	460c      	mov	r4, r1
 8001028:	2b00      	cmp	r3, #0
 800102a:	d14e      	bne.n	80010ca <__udivmoddi4+0xaa>
 800102c:	4694      	mov	ip, r2
 800102e:	458c      	cmp	ip, r1
 8001030:	4686      	mov	lr, r0
 8001032:	fab2 f282 	clz	r2, r2
 8001036:	d962      	bls.n	80010fe <__udivmoddi4+0xde>
 8001038:	b14a      	cbz	r2, 800104e <__udivmoddi4+0x2e>
 800103a:	f1c2 0320 	rsb	r3, r2, #32
 800103e:	4091      	lsls	r1, r2
 8001040:	fa20 f303 	lsr.w	r3, r0, r3
 8001044:	fa0c fc02 	lsl.w	ip, ip, r2
 8001048:	4319      	orrs	r1, r3
 800104a:	fa00 fe02 	lsl.w	lr, r0, r2
 800104e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001052:	fa1f f68c 	uxth.w	r6, ip
 8001056:	fbb1 f4f7 	udiv	r4, r1, r7
 800105a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800105e:	fb07 1114 	mls	r1, r7, r4, r1
 8001062:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001066:	fb04 f106 	mul.w	r1, r4, r6
 800106a:	4299      	cmp	r1, r3
 800106c:	d90a      	bls.n	8001084 <__udivmoddi4+0x64>
 800106e:	eb1c 0303 	adds.w	r3, ip, r3
 8001072:	f104 30ff 	add.w	r0, r4, #4294967295
 8001076:	f080 8112 	bcs.w	800129e <__udivmoddi4+0x27e>
 800107a:	4299      	cmp	r1, r3
 800107c:	f240 810f 	bls.w	800129e <__udivmoddi4+0x27e>
 8001080:	3c02      	subs	r4, #2
 8001082:	4463      	add	r3, ip
 8001084:	1a59      	subs	r1, r3, r1
 8001086:	fa1f f38e 	uxth.w	r3, lr
 800108a:	fbb1 f0f7 	udiv	r0, r1, r7
 800108e:	fb07 1110 	mls	r1, r7, r0, r1
 8001092:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001096:	fb00 f606 	mul.w	r6, r0, r6
 800109a:	429e      	cmp	r6, r3
 800109c:	d90a      	bls.n	80010b4 <__udivmoddi4+0x94>
 800109e:	eb1c 0303 	adds.w	r3, ip, r3
 80010a2:	f100 31ff 	add.w	r1, r0, #4294967295
 80010a6:	f080 80fc 	bcs.w	80012a2 <__udivmoddi4+0x282>
 80010aa:	429e      	cmp	r6, r3
 80010ac:	f240 80f9 	bls.w	80012a2 <__udivmoddi4+0x282>
 80010b0:	4463      	add	r3, ip
 80010b2:	3802      	subs	r0, #2
 80010b4:	1b9b      	subs	r3, r3, r6
 80010b6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80010ba:	2100      	movs	r1, #0
 80010bc:	b11d      	cbz	r5, 80010c6 <__udivmoddi4+0xa6>
 80010be:	40d3      	lsrs	r3, r2
 80010c0:	2200      	movs	r2, #0
 80010c2:	e9c5 3200 	strd	r3, r2, [r5]
 80010c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010ca:	428b      	cmp	r3, r1
 80010cc:	d905      	bls.n	80010da <__udivmoddi4+0xba>
 80010ce:	b10d      	cbz	r5, 80010d4 <__udivmoddi4+0xb4>
 80010d0:	e9c5 0100 	strd	r0, r1, [r5]
 80010d4:	2100      	movs	r1, #0
 80010d6:	4608      	mov	r0, r1
 80010d8:	e7f5      	b.n	80010c6 <__udivmoddi4+0xa6>
 80010da:	fab3 f183 	clz	r1, r3
 80010de:	2900      	cmp	r1, #0
 80010e0:	d146      	bne.n	8001170 <__udivmoddi4+0x150>
 80010e2:	42a3      	cmp	r3, r4
 80010e4:	d302      	bcc.n	80010ec <__udivmoddi4+0xcc>
 80010e6:	4290      	cmp	r0, r2
 80010e8:	f0c0 80f0 	bcc.w	80012cc <__udivmoddi4+0x2ac>
 80010ec:	1a86      	subs	r6, r0, r2
 80010ee:	eb64 0303 	sbc.w	r3, r4, r3
 80010f2:	2001      	movs	r0, #1
 80010f4:	2d00      	cmp	r5, #0
 80010f6:	d0e6      	beq.n	80010c6 <__udivmoddi4+0xa6>
 80010f8:	e9c5 6300 	strd	r6, r3, [r5]
 80010fc:	e7e3      	b.n	80010c6 <__udivmoddi4+0xa6>
 80010fe:	2a00      	cmp	r2, #0
 8001100:	f040 8090 	bne.w	8001224 <__udivmoddi4+0x204>
 8001104:	eba1 040c 	sub.w	r4, r1, ip
 8001108:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800110c:	fa1f f78c 	uxth.w	r7, ip
 8001110:	2101      	movs	r1, #1
 8001112:	fbb4 f6f8 	udiv	r6, r4, r8
 8001116:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800111a:	fb08 4416 	mls	r4, r8, r6, r4
 800111e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8001122:	fb07 f006 	mul.w	r0, r7, r6
 8001126:	4298      	cmp	r0, r3
 8001128:	d908      	bls.n	800113c <__udivmoddi4+0x11c>
 800112a:	eb1c 0303 	adds.w	r3, ip, r3
 800112e:	f106 34ff 	add.w	r4, r6, #4294967295
 8001132:	d202      	bcs.n	800113a <__udivmoddi4+0x11a>
 8001134:	4298      	cmp	r0, r3
 8001136:	f200 80cd 	bhi.w	80012d4 <__udivmoddi4+0x2b4>
 800113a:	4626      	mov	r6, r4
 800113c:	1a1c      	subs	r4, r3, r0
 800113e:	fa1f f38e 	uxth.w	r3, lr
 8001142:	fbb4 f0f8 	udiv	r0, r4, r8
 8001146:	fb08 4410 	mls	r4, r8, r0, r4
 800114a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800114e:	fb00 f707 	mul.w	r7, r0, r7
 8001152:	429f      	cmp	r7, r3
 8001154:	d908      	bls.n	8001168 <__udivmoddi4+0x148>
 8001156:	eb1c 0303 	adds.w	r3, ip, r3
 800115a:	f100 34ff 	add.w	r4, r0, #4294967295
 800115e:	d202      	bcs.n	8001166 <__udivmoddi4+0x146>
 8001160:	429f      	cmp	r7, r3
 8001162:	f200 80b0 	bhi.w	80012c6 <__udivmoddi4+0x2a6>
 8001166:	4620      	mov	r0, r4
 8001168:	1bdb      	subs	r3, r3, r7
 800116a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800116e:	e7a5      	b.n	80010bc <__udivmoddi4+0x9c>
 8001170:	f1c1 0620 	rsb	r6, r1, #32
 8001174:	408b      	lsls	r3, r1
 8001176:	fa22 f706 	lsr.w	r7, r2, r6
 800117a:	431f      	orrs	r7, r3
 800117c:	fa20 fc06 	lsr.w	ip, r0, r6
 8001180:	fa04 f301 	lsl.w	r3, r4, r1
 8001184:	ea43 030c 	orr.w	r3, r3, ip
 8001188:	40f4      	lsrs	r4, r6
 800118a:	fa00 f801 	lsl.w	r8, r0, r1
 800118e:	0c38      	lsrs	r0, r7, #16
 8001190:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8001194:	fbb4 fef0 	udiv	lr, r4, r0
 8001198:	fa1f fc87 	uxth.w	ip, r7
 800119c:	fb00 441e 	mls	r4, r0, lr, r4
 80011a0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80011a4:	fb0e f90c 	mul.w	r9, lr, ip
 80011a8:	45a1      	cmp	r9, r4
 80011aa:	fa02 f201 	lsl.w	r2, r2, r1
 80011ae:	d90a      	bls.n	80011c6 <__udivmoddi4+0x1a6>
 80011b0:	193c      	adds	r4, r7, r4
 80011b2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80011b6:	f080 8084 	bcs.w	80012c2 <__udivmoddi4+0x2a2>
 80011ba:	45a1      	cmp	r9, r4
 80011bc:	f240 8081 	bls.w	80012c2 <__udivmoddi4+0x2a2>
 80011c0:	f1ae 0e02 	sub.w	lr, lr, #2
 80011c4:	443c      	add	r4, r7
 80011c6:	eba4 0409 	sub.w	r4, r4, r9
 80011ca:	fa1f f983 	uxth.w	r9, r3
 80011ce:	fbb4 f3f0 	udiv	r3, r4, r0
 80011d2:	fb00 4413 	mls	r4, r0, r3, r4
 80011d6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80011da:	fb03 fc0c 	mul.w	ip, r3, ip
 80011de:	45a4      	cmp	ip, r4
 80011e0:	d907      	bls.n	80011f2 <__udivmoddi4+0x1d2>
 80011e2:	193c      	adds	r4, r7, r4
 80011e4:	f103 30ff 	add.w	r0, r3, #4294967295
 80011e8:	d267      	bcs.n	80012ba <__udivmoddi4+0x29a>
 80011ea:	45a4      	cmp	ip, r4
 80011ec:	d965      	bls.n	80012ba <__udivmoddi4+0x29a>
 80011ee:	3b02      	subs	r3, #2
 80011f0:	443c      	add	r4, r7
 80011f2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80011f6:	fba0 9302 	umull	r9, r3, r0, r2
 80011fa:	eba4 040c 	sub.w	r4, r4, ip
 80011fe:	429c      	cmp	r4, r3
 8001200:	46ce      	mov	lr, r9
 8001202:	469c      	mov	ip, r3
 8001204:	d351      	bcc.n	80012aa <__udivmoddi4+0x28a>
 8001206:	d04e      	beq.n	80012a6 <__udivmoddi4+0x286>
 8001208:	b155      	cbz	r5, 8001220 <__udivmoddi4+0x200>
 800120a:	ebb8 030e 	subs.w	r3, r8, lr
 800120e:	eb64 040c 	sbc.w	r4, r4, ip
 8001212:	fa04 f606 	lsl.w	r6, r4, r6
 8001216:	40cb      	lsrs	r3, r1
 8001218:	431e      	orrs	r6, r3
 800121a:	40cc      	lsrs	r4, r1
 800121c:	e9c5 6400 	strd	r6, r4, [r5]
 8001220:	2100      	movs	r1, #0
 8001222:	e750      	b.n	80010c6 <__udivmoddi4+0xa6>
 8001224:	f1c2 0320 	rsb	r3, r2, #32
 8001228:	fa20 f103 	lsr.w	r1, r0, r3
 800122c:	fa0c fc02 	lsl.w	ip, ip, r2
 8001230:	fa24 f303 	lsr.w	r3, r4, r3
 8001234:	4094      	lsls	r4, r2
 8001236:	430c      	orrs	r4, r1
 8001238:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800123c:	fa00 fe02 	lsl.w	lr, r0, r2
 8001240:	fa1f f78c 	uxth.w	r7, ip
 8001244:	fbb3 f0f8 	udiv	r0, r3, r8
 8001248:	fb08 3110 	mls	r1, r8, r0, r3
 800124c:	0c23      	lsrs	r3, r4, #16
 800124e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001252:	fb00 f107 	mul.w	r1, r0, r7
 8001256:	4299      	cmp	r1, r3
 8001258:	d908      	bls.n	800126c <__udivmoddi4+0x24c>
 800125a:	eb1c 0303 	adds.w	r3, ip, r3
 800125e:	f100 36ff 	add.w	r6, r0, #4294967295
 8001262:	d22c      	bcs.n	80012be <__udivmoddi4+0x29e>
 8001264:	4299      	cmp	r1, r3
 8001266:	d92a      	bls.n	80012be <__udivmoddi4+0x29e>
 8001268:	3802      	subs	r0, #2
 800126a:	4463      	add	r3, ip
 800126c:	1a5b      	subs	r3, r3, r1
 800126e:	b2a4      	uxth	r4, r4
 8001270:	fbb3 f1f8 	udiv	r1, r3, r8
 8001274:	fb08 3311 	mls	r3, r8, r1, r3
 8001278:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800127c:	fb01 f307 	mul.w	r3, r1, r7
 8001280:	42a3      	cmp	r3, r4
 8001282:	d908      	bls.n	8001296 <__udivmoddi4+0x276>
 8001284:	eb1c 0404 	adds.w	r4, ip, r4
 8001288:	f101 36ff 	add.w	r6, r1, #4294967295
 800128c:	d213      	bcs.n	80012b6 <__udivmoddi4+0x296>
 800128e:	42a3      	cmp	r3, r4
 8001290:	d911      	bls.n	80012b6 <__udivmoddi4+0x296>
 8001292:	3902      	subs	r1, #2
 8001294:	4464      	add	r4, ip
 8001296:	1ae4      	subs	r4, r4, r3
 8001298:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800129c:	e739      	b.n	8001112 <__udivmoddi4+0xf2>
 800129e:	4604      	mov	r4, r0
 80012a0:	e6f0      	b.n	8001084 <__udivmoddi4+0x64>
 80012a2:	4608      	mov	r0, r1
 80012a4:	e706      	b.n	80010b4 <__udivmoddi4+0x94>
 80012a6:	45c8      	cmp	r8, r9
 80012a8:	d2ae      	bcs.n	8001208 <__udivmoddi4+0x1e8>
 80012aa:	ebb9 0e02 	subs.w	lr, r9, r2
 80012ae:	eb63 0c07 	sbc.w	ip, r3, r7
 80012b2:	3801      	subs	r0, #1
 80012b4:	e7a8      	b.n	8001208 <__udivmoddi4+0x1e8>
 80012b6:	4631      	mov	r1, r6
 80012b8:	e7ed      	b.n	8001296 <__udivmoddi4+0x276>
 80012ba:	4603      	mov	r3, r0
 80012bc:	e799      	b.n	80011f2 <__udivmoddi4+0x1d2>
 80012be:	4630      	mov	r0, r6
 80012c0:	e7d4      	b.n	800126c <__udivmoddi4+0x24c>
 80012c2:	46d6      	mov	lr, sl
 80012c4:	e77f      	b.n	80011c6 <__udivmoddi4+0x1a6>
 80012c6:	4463      	add	r3, ip
 80012c8:	3802      	subs	r0, #2
 80012ca:	e74d      	b.n	8001168 <__udivmoddi4+0x148>
 80012cc:	4606      	mov	r6, r0
 80012ce:	4623      	mov	r3, r4
 80012d0:	4608      	mov	r0, r1
 80012d2:	e70f      	b.n	80010f4 <__udivmoddi4+0xd4>
 80012d4:	3e02      	subs	r6, #2
 80012d6:	4463      	add	r3, ip
 80012d8:	e730      	b.n	800113c <__udivmoddi4+0x11c>
 80012da:	bf00      	nop

080012dc <__aeabi_idiv0>:
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop

080012e0 <bme280_getVals>:
static uint32_t last_freq_check_time = 0;
static float execution_frequency = 0.0f;


void bme280_getVals()
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b088      	sub	sp, #32
 80012e4:	af04      	add	r7, sp, #16
	uint8_t status;
    HAL_StatusTypeDef retVal = HAL_I2C_Mem_Read(I2C_, BME280_ADD, BME280_STATUS, I2C_MEMADD_SIZE_8BIT, &status, 1, 100);
 80012e6:	4b3c      	ldr	r3, [pc, #240]	@ (80013d8 <bme280_getVals+0xf8>)
 80012e8:	6818      	ldr	r0, [r3, #0]
 80012ea:	2364      	movs	r3, #100	@ 0x64
 80012ec:	9302      	str	r3, [sp, #8]
 80012ee:	2301      	movs	r3, #1
 80012f0:	9301      	str	r3, [sp, #4]
 80012f2:	f107 030d 	add.w	r3, r7, #13
 80012f6:	9300      	str	r3, [sp, #0]
 80012f8:	2301      	movs	r3, #1
 80012fa:	22f3      	movs	r2, #243	@ 0xf3
 80012fc:	21ec      	movs	r1, #236	@ 0xec
 80012fe:	f008 fb75 	bl	80099ec <HAL_I2C_Mem_Read>
 8001302:	4603      	mov	r3, r0
 8001304:	73fb      	strb	r3, [r7, #15]
    BME->isUpdated = 0;
 8001306:	4b35      	ldr	r3, [pc, #212]	@ (80013dc <bme280_getVals+0xfc>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	2200      	movs	r2, #0
 800130c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    uint8_t current_measuring = ((status & (0x01 << 3)) == 0);
 8001310:	7b7b      	ldrb	r3, [r7, #13]
 8001312:	f003 0308 	and.w	r3, r3, #8
 8001316:	2b00      	cmp	r3, #0
 8001318:	bf0c      	ite	eq
 800131a:	2301      	moveq	r3, #1
 800131c:	2300      	movne	r3, #0
 800131e:	b2db      	uxtb	r3, r3
 8001320:	73bb      	strb	r3, [r7, #14]

    if ((last_measuring == 1) && (current_measuring == 0)) {
 8001322:	4b2f      	ldr	r3, [pc, #188]	@ (80013e0 <bme280_getVals+0x100>)
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	2b01      	cmp	r3, #1
 8001328:	d14f      	bne.n	80013ca <bme280_getVals+0xea>
 800132a:	7bbb      	ldrb	r3, [r7, #14]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d14c      	bne.n	80013ca <bme280_getVals+0xea>
        uint8_t data[8];
        retVal = HAL_I2C_Mem_Read(I2C_, BME280_ADD, BME280_P_MSB_ADD, I2C_MEMADD_SIZE_8BIT, data, 8, 20);
 8001330:	4b29      	ldr	r3, [pc, #164]	@ (80013d8 <bme280_getVals+0xf8>)
 8001332:	6818      	ldr	r0, [r3, #0]
 8001334:	2314      	movs	r3, #20
 8001336:	9302      	str	r3, [sp, #8]
 8001338:	2308      	movs	r3, #8
 800133a:	9301      	str	r3, [sp, #4]
 800133c:	1d3b      	adds	r3, r7, #4
 800133e:	9300      	str	r3, [sp, #0]
 8001340:	2301      	movs	r3, #1
 8001342:	22f7      	movs	r2, #247	@ 0xf7
 8001344:	21ec      	movs	r1, #236	@ 0xec
 8001346:	f008 fb51 	bl	80099ec <HAL_I2C_Mem_Read>
 800134a:	4603      	mov	r3, r0
 800134c:	73fb      	strb	r3, [r7, #15]
        if (retVal == HAL_OK && memcmp(data, BME->lastReadings, 8) != 0) {
 800134e:	7bfb      	ldrb	r3, [r7, #15]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d13a      	bne.n	80013ca <bme280_getVals+0xea>
 8001354:	4b21      	ldr	r3, [pc, #132]	@ (80013dc <bme280_getVals+0xfc>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800135c:	1d3b      	adds	r3, r7, #4
 800135e:	2208      	movs	r2, #8
 8001360:	4618      	mov	r0, r3
 8001362:	f00e fe06 	bl	800ff72 <memcmp>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d02e      	beq.n	80013ca <bme280_getVals+0xea>
            memcpy(BME->lastReadings, data, 8);
 800136c:	4b1b      	ldr	r3, [pc, #108]	@ (80013dc <bme280_getVals+0xfc>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	3334      	adds	r3, #52	@ 0x34
 8001372:	461a      	mov	r2, r3
 8001374:	1d3b      	adds	r3, r7, #4
 8001376:	cb03      	ldmia	r3!, {r0, r1}
 8001378:	6010      	str	r0, [r2, #0]
 800137a:	6051      	str	r1, [r2, #4]
            BME->isUpdated = 1;
 800137c:	4b17      	ldr	r3, [pc, #92]	@ (80013dc <bme280_getVals+0xfc>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	2201      	movs	r2, #1
 8001382:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
                HAL_UART_Transmit(&huart2, (uint8_t*)freq_msg, strlen(freq_msg), 100);
            }

*/

            BME->adcVals.ut = ((int32_t)data[3] << 12) | ((int32_t)data[4] << 4) | ((int32_t)data[5] >> 4);
 8001386:	79fb      	ldrb	r3, [r7, #7]
 8001388:	031a      	lsls	r2, r3, #12
 800138a:	7a3b      	ldrb	r3, [r7, #8]
 800138c:	011b      	lsls	r3, r3, #4
 800138e:	431a      	orrs	r2, r3
 8001390:	7a7b      	ldrb	r3, [r7, #9]
 8001392:	091b      	lsrs	r3, r3, #4
 8001394:	b2db      	uxtb	r3, r3
 8001396:	4619      	mov	r1, r3
 8001398:	4b10      	ldr	r3, [pc, #64]	@ (80013dc <bme280_getVals+0xfc>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	430a      	orrs	r2, r1
 800139e:	609a      	str	r2, [r3, #8]
            BME->adcVals.up = ((int32_t)data[0] << 12) | ((int32_t)data[1] << 4) | ((int32_t)data[2] >> 4);
 80013a0:	793b      	ldrb	r3, [r7, #4]
 80013a2:	031a      	lsls	r2, r3, #12
 80013a4:	797b      	ldrb	r3, [r7, #5]
 80013a6:	011b      	lsls	r3, r3, #4
 80013a8:	431a      	orrs	r2, r3
 80013aa:	79bb      	ldrb	r3, [r7, #6]
 80013ac:	091b      	lsrs	r3, r3, #4
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	4619      	mov	r1, r3
 80013b2:	4b0a      	ldr	r3, [pc, #40]	@ (80013dc <bme280_getVals+0xfc>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	430a      	orrs	r2, r1
 80013b8:	60da      	str	r2, [r3, #12]
            BME->adcVals.uh = ((int32_t)data[6] << 8) | ((int32_t)data[7]);
 80013ba:	7abb      	ldrb	r3, [r7, #10]
 80013bc:	021a      	lsls	r2, r3, #8
 80013be:	7afb      	ldrb	r3, [r7, #11]
 80013c0:	4619      	mov	r1, r3
 80013c2:	4b06      	ldr	r3, [pc, #24]	@ (80013dc <bme280_getVals+0xfc>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	430a      	orrs	r2, r1
 80013c8:	611a      	str	r2, [r3, #16]
        }
    }
    last_measuring = current_measuring;
 80013ca:	4a05      	ldr	r2, [pc, #20]	@ (80013e0 <bme280_getVals+0x100>)
 80013cc:	7bbb      	ldrb	r3, [r7, #14]
 80013ce:	7013      	strb	r3, [r2, #0]
    UNUSED(retVal);
}
 80013d0:	bf00      	nop
 80013d2:	3710      	adds	r7, #16
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	2000023c 	.word	0x2000023c
 80013dc:	20000240 	.word	0x20000240
 80013e0:	20000000 	.word	0x20000000
 80013e4:	00000000 	.word	0x00000000

080013e8 <bme280_calculate_altitude>:



void bme280_calculate_altitude() {
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
    // Standard sea level pressure in hPa
    float p_seaLevel = 1013.25;
 80013ee:	4b24      	ldr	r3, [pc, #144]	@ (8001480 <bme280_calculate_altitude+0x98>)
 80013f0:	607b      	str	r3, [r7, #4]

    // Calculate altitude from pressure using barometric formula
    float rawAltitude = 44330.0 * (1.0 - pow((BME->pressure / p_seaLevel), (1.0 / 5.255)));
 80013f2:	4b24      	ldr	r3, [pc, #144]	@ (8001484 <bme280_calculate_altitude+0x9c>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	ed93 7a06 	vldr	s14, [r3, #24]
 80013fa:	edd7 7a01 	vldr	s15, [r7, #4]
 80013fe:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001402:	ee16 0a90 	vmov	r0, s13
 8001406:	f7ff f8bf 	bl	8000588 <__aeabi_f2d>
 800140a:	4602      	mov	r2, r0
 800140c:	460b      	mov	r3, r1
 800140e:	ed9f 1b18 	vldr	d1, [pc, #96]	@ 8001470 <bme280_calculate_altitude+0x88>
 8001412:	ec43 2b10 	vmov	d0, r2, r3
 8001416:	f012 fce7 	bl	8013de8 <pow>
 800141a:	ec53 2b10 	vmov	r2, r3, d0
 800141e:	f04f 0000 	mov.w	r0, #0
 8001422:	4919      	ldr	r1, [pc, #100]	@ (8001488 <bme280_calculate_altitude+0xa0>)
 8001424:	f7fe ff50 	bl	80002c8 <__aeabi_dsub>
 8001428:	4602      	mov	r2, r0
 800142a:	460b      	mov	r3, r1
 800142c:	4610      	mov	r0, r2
 800142e:	4619      	mov	r1, r3
 8001430:	a311      	add	r3, pc, #68	@ (adr r3, 8001478 <bme280_calculate_altitude+0x90>)
 8001432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001436:	f7ff f8ff 	bl	8000638 <__aeabi_dmul>
 800143a:	4602      	mov	r2, r0
 800143c:	460b      	mov	r3, r1
 800143e:	4610      	mov	r0, r2
 8001440:	4619      	mov	r1, r3
 8001442:	f7ff fbf1 	bl	8000c28 <__aeabi_d2f>
 8001446:	4603      	mov	r3, r0
 8001448:	603b      	str	r3, [r7, #0]

    // Apply base altitude correction
    BME->altitude = rawAltitude - BME->base_altitude;
 800144a:	4b0e      	ldr	r3, [pc, #56]	@ (8001484 <bme280_calculate_altitude+0x9c>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001452:	4b0c      	ldr	r3, [pc, #48]	@ (8001484 <bme280_calculate_altitude+0x9c>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	ed97 7a00 	vldr	s14, [r7]
 800145a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800145e:	edc3 7a08 	vstr	s15, [r3, #32]
}
 8001462:	bf00      	nop
 8001464:	3708      	adds	r7, #8
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	f3af 8000 	nop.w
 8001470:	ccd9456c 	.word	0xccd9456c
 8001474:	3fc85b95 	.word	0x3fc85b95
 8001478:	00000000 	.word	0x00000000
 800147c:	40e5a540 	.word	0x40e5a540
 8001480:	447d5000 	.word	0x447d5000
 8001484:	20000240 	.word	0x20000240
 8001488:	3ff00000 	.word	0x3ff00000

0800148c <bme280_config>:

void bme280_config()
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b08e      	sub	sp, #56	@ 0x38
 8001490:	af04      	add	r7, sp, #16
    uint8_t params[25];
    HAL_StatusTypeDef retVal;

    BME->base_altitude = 0.0;
 8001492:	4b99      	ldr	r3, [pc, #612]	@ (80016f8 <bme280_config+0x26c>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f04f 0200 	mov.w	r2, #0
 800149a:	625a      	str	r2, [r3, #36]	@ 0x24

    // Reset and initialize I2C
    HAL_I2C_DeInit(I2C_);
 800149c:	4b97      	ldr	r3, [pc, #604]	@ (80016fc <bme280_config+0x270>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4618      	mov	r0, r3
 80014a2:	f008 f965 	bl	8009770 <HAL_I2C_DeInit>
    HAL_Delay(5);
 80014a6:	2005      	movs	r0, #5
 80014a8:	f006 fb72 	bl	8007b90 <HAL_Delay>
    HAL_I2C_Init(I2C_);
 80014ac:	4b93      	ldr	r3, [pc, #588]	@ (80016fc <bme280_config+0x270>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	4618      	mov	r0, r3
 80014b2:	f008 f819 	bl	80094e8 <HAL_I2C_Init>
    HAL_Delay(5);
 80014b6:	2005      	movs	r0, #5
 80014b8:	f006 fb6a 	bl	8007b90 <HAL_Delay>

    // Read calibration parameters
    retVal = HAL_I2C_Mem_Read(I2C_, BME280_ADD, BME280_PARAM1_START, I2C_MEMADD_SIZE_8BIT, params, 25, 200);
 80014bc:	4b8f      	ldr	r3, [pc, #572]	@ (80016fc <bme280_config+0x270>)
 80014be:	6818      	ldr	r0, [r3, #0]
 80014c0:	23c8      	movs	r3, #200	@ 0xc8
 80014c2:	9302      	str	r3, [sp, #8]
 80014c4:	2319      	movs	r3, #25
 80014c6:	9301      	str	r3, [sp, #4]
 80014c8:	1d3b      	adds	r3, r7, #4
 80014ca:	9300      	str	r3, [sp, #0]
 80014cc:	2301      	movs	r3, #1
 80014ce:	2288      	movs	r2, #136	@ 0x88
 80014d0:	21ec      	movs	r1, #236	@ 0xec
 80014d2:	f008 fa8b 	bl	80099ec <HAL_I2C_Mem_Read>
 80014d6:	4603      	mov	r3, r0
 80014d8:	77fb      	strb	r3, [r7, #31]

    BME->parameters->dig_T1 = params[0] | (uint16_t)(params[1] << 8);
 80014da:	793b      	ldrb	r3, [r7, #4]
 80014dc:	4619      	mov	r1, r3
 80014de:	797b      	ldrb	r3, [r7, #5]
 80014e0:	021b      	lsls	r3, r3, #8
 80014e2:	b29a      	uxth	r2, r3
 80014e4:	4b84      	ldr	r3, [pc, #528]	@ (80016f8 <bme280_config+0x26c>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	430a      	orrs	r2, r1
 80014ec:	b292      	uxth	r2, r2
 80014ee:	801a      	strh	r2, [r3, #0]
    BME->parameters->dig_T2 = params[2] | ((int16_t)params[3] << 8);
 80014f0:	79bb      	ldrb	r3, [r7, #6]
 80014f2:	b219      	sxth	r1, r3
 80014f4:	79fb      	ldrb	r3, [r7, #7]
 80014f6:	021b      	lsls	r3, r3, #8
 80014f8:	b21a      	sxth	r2, r3
 80014fa:	4b7f      	ldr	r3, [pc, #508]	@ (80016f8 <bme280_config+0x26c>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	430a      	orrs	r2, r1
 8001502:	b212      	sxth	r2, r2
 8001504:	805a      	strh	r2, [r3, #2]
    BME->parameters->dig_T3 = params[4] | ((int16_t)params[5] << 8);
 8001506:	7a3b      	ldrb	r3, [r7, #8]
 8001508:	b219      	sxth	r1, r3
 800150a:	7a7b      	ldrb	r3, [r7, #9]
 800150c:	021b      	lsls	r3, r3, #8
 800150e:	b21a      	sxth	r2, r3
 8001510:	4b79      	ldr	r3, [pc, #484]	@ (80016f8 <bme280_config+0x26c>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	430a      	orrs	r2, r1
 8001518:	b212      	sxth	r2, r2
 800151a:	809a      	strh	r2, [r3, #4]
    BME->parameters->dig_P1 = params[6] | ((uint16_t)params[7] << 8);
 800151c:	7abb      	ldrb	r3, [r7, #10]
 800151e:	b21a      	sxth	r2, r3
 8001520:	7afb      	ldrb	r3, [r7, #11]
 8001522:	021b      	lsls	r3, r3, #8
 8001524:	b21b      	sxth	r3, r3
 8001526:	4313      	orrs	r3, r2
 8001528:	b21a      	sxth	r2, r3
 800152a:	4b73      	ldr	r3, [pc, #460]	@ (80016f8 <bme280_config+0x26c>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	b292      	uxth	r2, r2
 8001532:	80da      	strh	r2, [r3, #6]
    BME->parameters->dig_P2 = params[8] | ((int16_t)params[9] << 8);
 8001534:	7b3b      	ldrb	r3, [r7, #12]
 8001536:	b219      	sxth	r1, r3
 8001538:	7b7b      	ldrb	r3, [r7, #13]
 800153a:	021b      	lsls	r3, r3, #8
 800153c:	b21a      	sxth	r2, r3
 800153e:	4b6e      	ldr	r3, [pc, #440]	@ (80016f8 <bme280_config+0x26c>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	430a      	orrs	r2, r1
 8001546:	b212      	sxth	r2, r2
 8001548:	811a      	strh	r2, [r3, #8]
    BME->parameters->dig_P3 = params[10] | ((int16_t)params[11] << 8);
 800154a:	7bbb      	ldrb	r3, [r7, #14]
 800154c:	b219      	sxth	r1, r3
 800154e:	7bfb      	ldrb	r3, [r7, #15]
 8001550:	021b      	lsls	r3, r3, #8
 8001552:	b21a      	sxth	r2, r3
 8001554:	4b68      	ldr	r3, [pc, #416]	@ (80016f8 <bme280_config+0x26c>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	430a      	orrs	r2, r1
 800155c:	b212      	sxth	r2, r2
 800155e:	815a      	strh	r2, [r3, #10]
    BME->parameters->dig_P4 = params[12] | ((int16_t)params[13] << 8);
 8001560:	7c3b      	ldrb	r3, [r7, #16]
 8001562:	b219      	sxth	r1, r3
 8001564:	7c7b      	ldrb	r3, [r7, #17]
 8001566:	021b      	lsls	r3, r3, #8
 8001568:	b21a      	sxth	r2, r3
 800156a:	4b63      	ldr	r3, [pc, #396]	@ (80016f8 <bme280_config+0x26c>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	430a      	orrs	r2, r1
 8001572:	b212      	sxth	r2, r2
 8001574:	819a      	strh	r2, [r3, #12]
    BME->parameters->dig_P5 = params[14] | ((int16_t)params[15] << 8);
 8001576:	7cbb      	ldrb	r3, [r7, #18]
 8001578:	b219      	sxth	r1, r3
 800157a:	7cfb      	ldrb	r3, [r7, #19]
 800157c:	021b      	lsls	r3, r3, #8
 800157e:	b21a      	sxth	r2, r3
 8001580:	4b5d      	ldr	r3, [pc, #372]	@ (80016f8 <bme280_config+0x26c>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	430a      	orrs	r2, r1
 8001588:	b212      	sxth	r2, r2
 800158a:	81da      	strh	r2, [r3, #14]
    BME->parameters->dig_P6 = params[16] | ((int16_t)params[17] << 8);
 800158c:	7d3b      	ldrb	r3, [r7, #20]
 800158e:	b219      	sxth	r1, r3
 8001590:	7d7b      	ldrb	r3, [r7, #21]
 8001592:	021b      	lsls	r3, r3, #8
 8001594:	b21a      	sxth	r2, r3
 8001596:	4b58      	ldr	r3, [pc, #352]	@ (80016f8 <bme280_config+0x26c>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	430a      	orrs	r2, r1
 800159e:	b212      	sxth	r2, r2
 80015a0:	821a      	strh	r2, [r3, #16]
    BME->parameters->dig_P7 = params[18] | ((int16_t)params[19] << 8);
 80015a2:	7dbb      	ldrb	r3, [r7, #22]
 80015a4:	b219      	sxth	r1, r3
 80015a6:	7dfb      	ldrb	r3, [r7, #23]
 80015a8:	021b      	lsls	r3, r3, #8
 80015aa:	b21a      	sxth	r2, r3
 80015ac:	4b52      	ldr	r3, [pc, #328]	@ (80016f8 <bme280_config+0x26c>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	430a      	orrs	r2, r1
 80015b4:	b212      	sxth	r2, r2
 80015b6:	825a      	strh	r2, [r3, #18]
    BME->parameters->dig_P8 = params[20] | ((int16_t)params[21] << 8);
 80015b8:	7e3b      	ldrb	r3, [r7, #24]
 80015ba:	b219      	sxth	r1, r3
 80015bc:	7e7b      	ldrb	r3, [r7, #25]
 80015be:	021b      	lsls	r3, r3, #8
 80015c0:	b21a      	sxth	r2, r3
 80015c2:	4b4d      	ldr	r3, [pc, #308]	@ (80016f8 <bme280_config+0x26c>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	430a      	orrs	r2, r1
 80015ca:	b212      	sxth	r2, r2
 80015cc:	829a      	strh	r2, [r3, #20]
    BME->parameters->dig_P9 = params[22] | ((int16_t)params[23] << 8);
 80015ce:	7ebb      	ldrb	r3, [r7, #26]
 80015d0:	b219      	sxth	r1, r3
 80015d2:	7efb      	ldrb	r3, [r7, #27]
 80015d4:	021b      	lsls	r3, r3, #8
 80015d6:	b21a      	sxth	r2, r3
 80015d8:	4b47      	ldr	r3, [pc, #284]	@ (80016f8 <bme280_config+0x26c>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	430a      	orrs	r2, r1
 80015e0:	b212      	sxth	r2, r2
 80015e2:	82da      	strh	r2, [r3, #22]
    BME->parameters->dig_H1 = params[24];
 80015e4:	4b44      	ldr	r3, [pc, #272]	@ (80016f8 <bme280_config+0x26c>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	7f3a      	ldrb	r2, [r7, #28]
 80015ec:	761a      	strb	r2, [r3, #24]

    retVal = HAL_I2C_Mem_Read(I2C_, BME280_ADD, BME280_PARAM2_START, I2C_MEMADD_SIZE_8BIT, params, 7, 50);
 80015ee:	4b43      	ldr	r3, [pc, #268]	@ (80016fc <bme280_config+0x270>)
 80015f0:	6818      	ldr	r0, [r3, #0]
 80015f2:	2332      	movs	r3, #50	@ 0x32
 80015f4:	9302      	str	r3, [sp, #8]
 80015f6:	2307      	movs	r3, #7
 80015f8:	9301      	str	r3, [sp, #4]
 80015fa:	1d3b      	adds	r3, r7, #4
 80015fc:	9300      	str	r3, [sp, #0]
 80015fe:	2301      	movs	r3, #1
 8001600:	22e1      	movs	r2, #225	@ 0xe1
 8001602:	21ec      	movs	r1, #236	@ 0xec
 8001604:	f008 f9f2 	bl	80099ec <HAL_I2C_Mem_Read>
 8001608:	4603      	mov	r3, r0
 800160a:	77fb      	strb	r3, [r7, #31]
    BME->parameters->dig_H2 = params[0] | ((int16_t)params[1] << 8);
 800160c:	793b      	ldrb	r3, [r7, #4]
 800160e:	b219      	sxth	r1, r3
 8001610:	797b      	ldrb	r3, [r7, #5]
 8001612:	021b      	lsls	r3, r3, #8
 8001614:	b21a      	sxth	r2, r3
 8001616:	4b38      	ldr	r3, [pc, #224]	@ (80016f8 <bme280_config+0x26c>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	430a      	orrs	r2, r1
 800161e:	b212      	sxth	r2, r2
 8001620:	835a      	strh	r2, [r3, #26]
    BME->parameters->dig_H3 = params[2];
 8001622:	4b35      	ldr	r3, [pc, #212]	@ (80016f8 <bme280_config+0x26c>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	79ba      	ldrb	r2, [r7, #6]
 800162a:	771a      	strb	r2, [r3, #28]
    BME->parameters->dig_H4 = (params[4] & 0xF) | ((int16_t)params[3] << 4);
 800162c:	7a3b      	ldrb	r3, [r7, #8]
 800162e:	b21b      	sxth	r3, r3
 8001630:	f003 030f 	and.w	r3, r3, #15
 8001634:	b219      	sxth	r1, r3
 8001636:	79fb      	ldrb	r3, [r7, #7]
 8001638:	011b      	lsls	r3, r3, #4
 800163a:	b21a      	sxth	r2, r3
 800163c:	4b2e      	ldr	r3, [pc, #184]	@ (80016f8 <bme280_config+0x26c>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	430a      	orrs	r2, r1
 8001644:	b212      	sxth	r2, r2
 8001646:	83da      	strh	r2, [r3, #30]
    BME->parameters->dig_H5 = ((params[4] & 0xF0) >> 4) | ((int16_t)params[5] << 4);
 8001648:	7a3b      	ldrb	r3, [r7, #8]
 800164a:	091b      	lsrs	r3, r3, #4
 800164c:	b2db      	uxtb	r3, r3
 800164e:	b219      	sxth	r1, r3
 8001650:	7a7b      	ldrb	r3, [r7, #9]
 8001652:	011b      	lsls	r3, r3, #4
 8001654:	b21a      	sxth	r2, r3
 8001656:	4b28      	ldr	r3, [pc, #160]	@ (80016f8 <bme280_config+0x26c>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	430a      	orrs	r2, r1
 800165e:	b212      	sxth	r2, r2
 8001660:	841a      	strh	r2, [r3, #32]
    BME->parameters->dig_H6 = params[6];
 8001662:	7aba      	ldrb	r2, [r7, #10]
 8001664:	4b24      	ldr	r3, [pc, #144]	@ (80016f8 <bme280_config+0x26c>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	b252      	sxtb	r2, r2
 800166c:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

    uint8_t data_ctrl = 0;
 8001670:	2300      	movs	r3, #0
 8001672:	70fb      	strb	r3, [r7, #3]
    data_ctrl = BME->device_config.bme280_output_speed;
 8001674:	4b20      	ldr	r3, [pc, #128]	@ (80016f8 <bme280_config+0x26c>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	799b      	ldrb	r3, [r3, #6]
 800167a:	70fb      	strb	r3, [r7, #3]
    retVal = HAL_I2C_Mem_Write(I2C_, BME280_ADD, BME280_CTRL_HUM, I2C_MEMADD_SIZE_8BIT, &data_ctrl, 1, 50);
 800167c:	4b1f      	ldr	r3, [pc, #124]	@ (80016fc <bme280_config+0x270>)
 800167e:	6818      	ldr	r0, [r3, #0]
 8001680:	2332      	movs	r3, #50	@ 0x32
 8001682:	9302      	str	r3, [sp, #8]
 8001684:	2301      	movs	r3, #1
 8001686:	9301      	str	r3, [sp, #4]
 8001688:	1cfb      	adds	r3, r7, #3
 800168a:	9300      	str	r3, [sp, #0]
 800168c:	2301      	movs	r3, #1
 800168e:	22f2      	movs	r2, #242	@ 0xf2
 8001690:	21ec      	movs	r1, #236	@ 0xec
 8001692:	f008 f8b1 	bl	80097f8 <HAL_I2C_Mem_Write>
 8001696:	4603      	mov	r3, r0
 8001698:	77fb      	strb	r3, [r7, #31]
    data_ctrl = 0;
 800169a:	2300      	movs	r3, #0
 800169c:	70fb      	strb	r3, [r7, #3]
    data_ctrl = BME->device_config.bme280_mode | (BME->device_config.bme280_output_speed << 2) | (BME->device_config.bme280_output_speed << 5);
 800169e:	4b16      	ldr	r3, [pc, #88]	@ (80016f8 <bme280_config+0x26c>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	795b      	ldrb	r3, [r3, #5]
 80016a4:	b25a      	sxtb	r2, r3
 80016a6:	4b14      	ldr	r3, [pc, #80]	@ (80016f8 <bme280_config+0x26c>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	799b      	ldrb	r3, [r3, #6]
 80016ac:	009b      	lsls	r3, r3, #2
 80016ae:	b25b      	sxtb	r3, r3
 80016b0:	4313      	orrs	r3, r2
 80016b2:	b25a      	sxtb	r2, r3
 80016b4:	4b10      	ldr	r3, [pc, #64]	@ (80016f8 <bme280_config+0x26c>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	799b      	ldrb	r3, [r3, #6]
 80016ba:	015b      	lsls	r3, r3, #5
 80016bc:	b25b      	sxtb	r3, r3
 80016be:	4313      	orrs	r3, r2
 80016c0:	b25b      	sxtb	r3, r3
 80016c2:	b2db      	uxtb	r3, r3
 80016c4:	70fb      	strb	r3, [r7, #3]
    retVal = HAL_I2C_Mem_Write(I2C_, BME280_ADD, BME280_CTRL_MEAS, I2C_MEMADD_SIZE_8BIT, &data_ctrl, 1, 50);
 80016c6:	4b0d      	ldr	r3, [pc, #52]	@ (80016fc <bme280_config+0x270>)
 80016c8:	6818      	ldr	r0, [r3, #0]
 80016ca:	2332      	movs	r3, #50	@ 0x32
 80016cc:	9302      	str	r3, [sp, #8]
 80016ce:	2301      	movs	r3, #1
 80016d0:	9301      	str	r3, [sp, #4]
 80016d2:	1cfb      	adds	r3, r7, #3
 80016d4:	9300      	str	r3, [sp, #0]
 80016d6:	2301      	movs	r3, #1
 80016d8:	22f4      	movs	r2, #244	@ 0xf4
 80016da:	21ec      	movs	r1, #236	@ 0xec
 80016dc:	f008 f88c 	bl	80097f8 <HAL_I2C_Mem_Write>
 80016e0:	4603      	mov	r3, r0
 80016e2:	77fb      	strb	r3, [r7, #31]
    data_ctrl = 0;
 80016e4:	2300      	movs	r3, #0
 80016e6:	70fb      	strb	r3, [r7, #3]
    data_ctrl = (BME->device_config.bme280_standby_time << 5) | (BME->device_config.bme280_filter << 2);
 80016e8:	4b03      	ldr	r3, [pc, #12]	@ (80016f8 <bme280_config+0x26c>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	79db      	ldrb	r3, [r3, #7]
 80016ee:	015b      	lsls	r3, r3, #5
 80016f0:	b25a      	sxtb	r2, r3
 80016f2:	4b01      	ldr	r3, [pc, #4]	@ (80016f8 <bme280_config+0x26c>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	e003      	b.n	8001700 <bme280_config+0x274>
 80016f8:	20000240 	.word	0x20000240
 80016fc:	2000023c 	.word	0x2000023c
 8001700:	791b      	ldrb	r3, [r3, #4]
 8001702:	009b      	lsls	r3, r3, #2
 8001704:	b25b      	sxtb	r3, r3
 8001706:	4313      	orrs	r3, r2
 8001708:	b25b      	sxtb	r3, r3
 800170a:	b2db      	uxtb	r3, r3
 800170c:	70fb      	strb	r3, [r7, #3]
    retVal = HAL_I2C_Mem_Write(I2C_, BME280_ADD, BME280_CONFIG, I2C_MEMADD_SIZE_8BIT, &data_ctrl, 1, 50);
 800170e:	4b1e      	ldr	r3, [pc, #120]	@ (8001788 <bme280_config+0x2fc>)
 8001710:	6818      	ldr	r0, [r3, #0]
 8001712:	2332      	movs	r3, #50	@ 0x32
 8001714:	9302      	str	r3, [sp, #8]
 8001716:	2301      	movs	r3, #1
 8001718:	9301      	str	r3, [sp, #4]
 800171a:	1cfb      	adds	r3, r7, #3
 800171c:	9300      	str	r3, [sp, #0]
 800171e:	2301      	movs	r3, #1
 8001720:	22f5      	movs	r2, #245	@ 0xf5
 8001722:	21ec      	movs	r1, #236	@ 0xec
 8001724:	f008 f868 	bl	80097f8 <HAL_I2C_Mem_Write>
 8001728:	4603      	mov	r3, r0
 800172a:	77fb      	strb	r3, [r7, #31]

    // Take base altitude readings
    float base = 0.0;
 800172c:	f04f 0300 	mov.w	r3, #0
 8001730:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_Delay(100);
 8001732:	2064      	movs	r0, #100	@ 0x64
 8001734:	f006 fa2c 	bl	8007b90 <HAL_Delay>

    for(int i = 0; i < 50; i++) {
 8001738:	2300      	movs	r3, #0
 800173a:	623b      	str	r3, [r7, #32]
 800173c:	e011      	b.n	8001762 <bme280_config+0x2d6>
        bme280_update();
 800173e:	f000 f861 	bl	8001804 <bme280_update>
        base += BME->altitude;
 8001742:	4b12      	ldr	r3, [pc, #72]	@ (800178c <bme280_config+0x300>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	edd3 7a08 	vldr	s15, [r3, #32]
 800174a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800174e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001752:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
        HAL_Delay(30);
 8001756:	201e      	movs	r0, #30
 8001758:	f006 fa1a 	bl	8007b90 <HAL_Delay>
    for(int i = 0; i < 50; i++) {
 800175c:	6a3b      	ldr	r3, [r7, #32]
 800175e:	3301      	adds	r3, #1
 8001760:	623b      	str	r3, [r7, #32]
 8001762:	6a3b      	ldr	r3, [r7, #32]
 8001764:	2b31      	cmp	r3, #49	@ 0x31
 8001766:	ddea      	ble.n	800173e <bme280_config+0x2b2>
    }
    BME->base_altitude = (base / 50.0);
 8001768:	4b08      	ldr	r3, [pc, #32]	@ (800178c <bme280_config+0x300>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001770:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8001790 <bme280_config+0x304>
 8001774:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001778:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    bme280_update();
 800177c:	f000 f842 	bl	8001804 <bme280_update>

    UNUSED(retVal);
}
 8001780:	bf00      	nop
 8001782:	3728      	adds	r7, #40	@ 0x28
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}
 8001788:	2000023c 	.word	0x2000023c
 800178c:	20000240 	.word	0x20000240
 8001790:	42480000 	.word	0x42480000

08001794 <bme280_init>:

void bme280_init(BME_280_t* BME_sensor, I2C_HandleTypeDef* I2C_bme)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b088      	sub	sp, #32
 8001798:	af04      	add	r7, sp, #16
 800179a:	6078      	str	r0, [r7, #4]
 800179c:	6039      	str	r1, [r7, #0]
    BME = BME_sensor;
 800179e:	4a14      	ldr	r2, [pc, #80]	@ (80017f0 <bme280_init+0x5c>)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6013      	str	r3, [r2, #0]
    I2C_ = I2C_bme;
 80017a4:	4a13      	ldr	r2, [pc, #76]	@ (80017f4 <bme280_init+0x60>)
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	6013      	str	r3, [r2, #0]
    BME->parameters = &bme_params;
 80017aa:	4b11      	ldr	r3, [pc, #68]	@ (80017f0 <bme280_init+0x5c>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4a12      	ldr	r2, [pc, #72]	@ (80017f8 <bme280_init+0x64>)
 80017b0:	601a      	str	r2, [r3, #0]
    bme_started_flag = 0;
 80017b2:	4b12      	ldr	r3, [pc, #72]	@ (80017fc <bme280_init+0x68>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	701a      	strb	r2, [r3, #0]
*/


    // Check BME280 ID
    uint8_t buf[1];
    HAL_I2C_Mem_Read(I2C_, BME280_ADD, BME280_ID, I2C_MEMADD_SIZE_8BIT, buf, 1, 50);
 80017b8:	4b0e      	ldr	r3, [pc, #56]	@ (80017f4 <bme280_init+0x60>)
 80017ba:	6818      	ldr	r0, [r3, #0]
 80017bc:	2332      	movs	r3, #50	@ 0x32
 80017be:	9302      	str	r3, [sp, #8]
 80017c0:	2301      	movs	r3, #1
 80017c2:	9301      	str	r3, [sp, #4]
 80017c4:	f107 030c 	add.w	r3, r7, #12
 80017c8:	9300      	str	r3, [sp, #0]
 80017ca:	2301      	movs	r3, #1
 80017cc:	22d0      	movs	r2, #208	@ 0xd0
 80017ce:	21ec      	movs	r1, #236	@ 0xec
 80017d0:	f008 f90c 	bl	80099ec <HAL_I2C_Mem_Read>
    if(*buf == 0x60)
 80017d4:	7b3b      	ldrb	r3, [r7, #12]
 80017d6:	2b60      	cmp	r3, #96	@ 0x60
 80017d8:	d103      	bne.n	80017e2 <bme280_init+0x4e>
        is_BME_ok = 1;
 80017da:	4b09      	ldr	r3, [pc, #36]	@ (8001800 <bme280_init+0x6c>)
 80017dc:	2201      	movs	r2, #1
 80017de:	601a      	str	r2, [r3, #0]
    else
        is_BME_ok = 0;
}
 80017e0:	e002      	b.n	80017e8 <bme280_init+0x54>
        is_BME_ok = 0;
 80017e2:	4b07      	ldr	r3, [pc, #28]	@ (8001800 <bme280_init+0x6c>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	601a      	str	r2, [r3, #0]
}
 80017e8:	bf00      	nop
 80017ea:	3710      	adds	r7, #16
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	20000240 	.word	0x20000240
 80017f4:	2000023c 	.word	0x2000023c
 80017f8:	20001638 	.word	0x20001638
 80017fc:	20000244 	.word	0x20000244
 8001800:	200016c8 	.word	0x200016c8

08001804 <bme280_update>:

void bme280_update() {
 8001804:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001808:	b0d2      	sub	sp, #328	@ 0x148
 800180a:	af00      	add	r7, sp, #0
    int32_t var1_t, var2_t, T, adc_T;
    bme280_getVals();
 800180c:	f7ff fd68 	bl	80012e0 <bme280_getVals>

    if(BME->isUpdated == 1){
 8001810:	4b1e      	ldr	r3, [pc, #120]	@ (800188c <bme280_update+0x88>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001818:	2b01      	cmp	r3, #1
 800181a:	f040 840d 	bne.w	8002038 <bme280_update+0x834>

    	if (!bme_started_flag) {
 800181e:	4b1c      	ldr	r3, [pc, #112]	@ (8001890 <bme280_update+0x8c>)
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d112      	bne.n	800184c <bme280_update+0x48>
    	    bme_started_flag = 1;
 8001826:	4a1a      	ldr	r2, [pc, #104]	@ (8001890 <bme280_update+0x8c>)
 8001828:	2301      	movs	r3, #1
 800182a:	7013      	strb	r3, [r2, #0]
    	    BME->lastTime = HAL_GetTick();
 800182c:	f006 f9a4 	bl	8007b78 <HAL_GetTick>
 8001830:	ee07 0a90 	vmov	s15, r0
 8001834:	4b15      	ldr	r3, [pc, #84]	@ (800188c <bme280_update+0x88>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800183c:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
    	    BME->deltaTime1 = 0.0f;
 8001840:	4b12      	ldr	r3, [pc, #72]	@ (800188c <bme280_update+0x88>)
 8001842:	681a      	ldr	r2, [r3, #0]
 8001844:	f04f 0300 	mov.w	r3, #0
 8001848:	6313      	str	r3, [r2, #48]	@ 0x30
 800184a:	e041      	b.n	80018d0 <bme280_update+0xcc>
    	} else {
    	    uint32_t now = HAL_GetTick();
 800184c:	f006 f994 	bl	8007b78 <HAL_GetTick>
 8001850:	f8c7 013c 	str.w	r0, [r7, #316]	@ 0x13c
    	    BME->deltaTime1 = (now > BME->lastTime) ? (now - BME->lastTime) : 0.0f;
 8001854:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001858:	ee07 3a90 	vmov	s15, r3
 800185c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001860:	4b0a      	ldr	r3, [pc, #40]	@ (800188c <bme280_update+0x88>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001868:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800186c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001870:	dd12      	ble.n	8001898 <bme280_update+0x94>
 8001872:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001876:	ee07 3a90 	vmov	s15, r3
 800187a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800187e:	4b03      	ldr	r3, [pc, #12]	@ (800188c <bme280_update+0x88>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001886:	ee77 7a67 	vsub.f32	s15, s14, s15
 800188a:	e007      	b.n	800189c <bme280_update+0x98>
 800188c:	20000240 	.word	0x20000240
 8001890:	20000244 	.word	0x20000244
 8001894:	00000000 	.word	0x00000000
 8001898:	ed5f 7a02 	vldr	s15, [pc, #-8]	@ 8001894 <bme280_update+0x90>
 800189c:	4bda      	ldr	r3, [pc, #872]	@ (8001c08 <bme280_update+0x404>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
    	    BME->deltaTime1 = BME->deltaTime1 / 1000.0f;
 80018a4:	4bd8      	ldr	r3, [pc, #864]	@ (8001c08 <bme280_update+0x404>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 80018ac:	4bd6      	ldr	r3, [pc, #856]	@ (8001c08 <bme280_update+0x404>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	eddf 6ad6 	vldr	s13, [pc, #856]	@ 8001c0c <bme280_update+0x408>
 80018b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018b8:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
    	    BME->lastTime = now;
 80018bc:	4bd2      	ldr	r3, [pc, #840]	@ (8001c08 <bme280_update+0x404>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 80018c4:	ee07 2a90 	vmov	s15, r2
 80018c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80018cc:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
    	}

        //For temperature
        adc_T = BME->adcVals.ut;
 80018d0:	4bcd      	ldr	r3, [pc, #820]	@ (8001c08 <bme280_update+0x404>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	689b      	ldr	r3, [r3, #8]
 80018d6:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
        var1_t = ((((adc_T >> 3 ) - ((int32_t)BME->parameters->dig_T1 << 1))) * ((int32_t)BME->parameters->dig_T2)) >> 11;
 80018da:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80018de:	10da      	asrs	r2, r3, #3
 80018e0:	4bc9      	ldr	r3, [pc, #804]	@ (8001c08 <bme280_update+0x404>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	881b      	ldrh	r3, [r3, #0]
 80018e8:	005b      	lsls	r3, r3, #1
 80018ea:	1ad2      	subs	r2, r2, r3
 80018ec:	4bc6      	ldr	r3, [pc, #792]	@ (8001c08 <bme280_update+0x404>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80018f6:	fb02 f303 	mul.w	r3, r2, r3
 80018fa:	12db      	asrs	r3, r3, #11
 80018fc:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
        var2_t = (((((adc_T >> 4) - ((int32_t)BME->parameters->dig_T1)) * ((adc_T >> 4) - ((int32_t)BME->parameters->dig_T1))) >> 12) * ((int32_t)BME->parameters->dig_T3)) >> 14;
 8001900:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001904:	111a      	asrs	r2, r3, #4
 8001906:	4bc0      	ldr	r3, [pc, #768]	@ (8001c08 <bme280_update+0x404>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	881b      	ldrh	r3, [r3, #0]
 800190e:	1ad1      	subs	r1, r2, r3
 8001910:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001914:	111a      	asrs	r2, r3, #4
 8001916:	4bbc      	ldr	r3, [pc, #752]	@ (8001c08 <bme280_update+0x404>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	881b      	ldrh	r3, [r3, #0]
 800191e:	1ad3      	subs	r3, r2, r3
 8001920:	fb01 f303 	mul.w	r3, r1, r3
 8001924:	131a      	asrs	r2, r3, #12
 8001926:	4bb8      	ldr	r3, [pc, #736]	@ (8001c08 <bme280_update+0x404>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001930:	fb02 f303 	mul.w	r3, r2, r3
 8001934:	139b      	asrs	r3, r3, #14
 8001936:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
        int32_t t_fine = var1_t + var2_t;
 800193a:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 800193e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001942:	4413      	add	r3, r2
 8001944:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
        T = (t_fine * 5 + 128) >> 8;
 8001948:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 800194c:	4613      	mov	r3, r2
 800194e:	009b      	lsls	r3, r3, #2
 8001950:	4413      	add	r3, r2
 8001952:	3380      	adds	r3, #128	@ 0x80
 8001954:	121b      	asrs	r3, r3, #8
 8001956:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
        BME->temperature = (float)T / 100.0;
 800195a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800195e:	ee07 3a90 	vmov	s15, r3
 8001962:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001966:	4ba8      	ldr	r3, [pc, #672]	@ (8001c08 <bme280_update+0x404>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	eddf 6aa9 	vldr	s13, [pc, #676]	@ 8001c10 <bme280_update+0x40c>
 800196e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001972:	edc3 7a05 	vstr	s15, [r3, #20]

        //For pressure
        int64_t var1_p, var2_p, P, adc_P;
        adc_P = (int64_t)BME->adcVals.up;
 8001976:	4ba4      	ldr	r3, [pc, #656]	@ (8001c08 <bme280_update+0x404>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	68db      	ldr	r3, [r3, #12]
 800197c:	17da      	asrs	r2, r3, #31
 800197e:	653b      	str	r3, [r7, #80]	@ 0x50
 8001980:	657a      	str	r2, [r7, #84]	@ 0x54
 8001982:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001986:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
        var1_p = ((int64_t)t_fine) - 128000;
 800198a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800198e:	17da      	asrs	r2, r3, #31
 8001990:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001994:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8001998:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800199c:	460b      	mov	r3, r1
 800199e:	f5b3 33fa 	subs.w	r3, r3, #128000	@ 0x1f400
 80019a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80019a4:	4613      	mov	r3, r2
 80019a6:	f143 33ff 	adc.w	r3, r3, #4294967295
 80019aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80019ac:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80019b0:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
        var2_p = var1_p * var1_p * (int64_t)BME->parameters->dig_P6;
 80019b4:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80019b8:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80019bc:	fb03 f102 	mul.w	r1, r3, r2
 80019c0:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80019c4:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80019c8:	fb02 f303 	mul.w	r3, r2, r3
 80019cc:	18ca      	adds	r2, r1, r3
 80019ce:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80019d2:	fba3 4503 	umull	r4, r5, r3, r3
 80019d6:	1953      	adds	r3, r2, r5
 80019d8:	461d      	mov	r5, r3
 80019da:	4b8b      	ldr	r3, [pc, #556]	@ (8001c08 <bme280_update+0x404>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80019e4:	b21b      	sxth	r3, r3
 80019e6:	17da      	asrs	r2, r3, #31
 80019e8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80019ec:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80019f0:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 80019f4:	4603      	mov	r3, r0
 80019f6:	fb03 f205 	mul.w	r2, r3, r5
 80019fa:	460b      	mov	r3, r1
 80019fc:	fb04 f303 	mul.w	r3, r4, r3
 8001a00:	4413      	add	r3, r2
 8001a02:	4602      	mov	r2, r0
 8001a04:	fba4 1202 	umull	r1, r2, r4, r2
 8001a08:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001a0c:	460a      	mov	r2, r1
 8001a0e:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 8001a12:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8001a16:	4413      	add	r3, r2
 8001a18:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001a1c:	e9d7 3434 	ldrd	r3, r4, [r7, #208]	@ 0xd0
 8001a20:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
 8001a24:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
        var2_p = var2_p + ((var1_p *(int64_t)BME->parameters->dig_P5) <<17);
 8001a28:	4b77      	ldr	r3, [pc, #476]	@ (8001c08 <bme280_update+0x404>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001a32:	b21b      	sxth	r3, r3
 8001a34:	17da      	asrs	r2, r3, #31
 8001a36:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001a3a:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8001a3e:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001a42:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	@ 0xb8
 8001a46:	462a      	mov	r2, r5
 8001a48:	fb02 f203 	mul.w	r2, r2, r3
 8001a4c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001a50:	4621      	mov	r1, r4
 8001a52:	fb01 f303 	mul.w	r3, r1, r3
 8001a56:	441a      	add	r2, r3
 8001a58:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001a5c:	4621      	mov	r1, r4
 8001a5e:	fba3 ab01 	umull	sl, fp, r3, r1
 8001a62:	eb02 030b 	add.w	r3, r2, fp
 8001a66:	469b      	mov	fp, r3
 8001a68:	f04f 0000 	mov.w	r0, #0
 8001a6c:	f04f 0100 	mov.w	r1, #0
 8001a70:	ea4f 414b 	mov.w	r1, fp, lsl #17
 8001a74:	ea41 31da 	orr.w	r1, r1, sl, lsr #15
 8001a78:	ea4f 404a 	mov.w	r0, sl, lsl #17
 8001a7c:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001a80:	1814      	adds	r4, r2, r0
 8001a82:	643c      	str	r4, [r7, #64]	@ 0x40
 8001a84:	414b      	adcs	r3, r1
 8001a86:	647b      	str	r3, [r7, #68]	@ 0x44
 8001a88:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8001a8c:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
        var2_p = var2_p + (((int64_t)BME->parameters->dig_P4) << 35);
 8001a90:	4b5d      	ldr	r3, [pc, #372]	@ (8001c08 <bme280_update+0x404>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001a9a:	b21b      	sxth	r3, r3
 8001a9c:	17da      	asrs	r2, r3, #31
 8001a9e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001aa2:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8001aa6:	f04f 0000 	mov.w	r0, #0
 8001aaa:	f04f 0100 	mov.w	r1, #0
 8001aae:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001ab2:	00d9      	lsls	r1, r3, #3
 8001ab4:	2000      	movs	r0, #0
 8001ab6:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001aba:	1814      	adds	r4, r2, r0
 8001abc:	63bc      	str	r4, [r7, #56]	@ 0x38
 8001abe:	414b      	adcs	r3, r1
 8001ac0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001ac2:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 8001ac6:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
        var1_p = ((var1_p * var1_p * (int64_t)BME->parameters->dig_P3) >> 8) + ((var1_p * (int64_t)BME->parameters->dig_P2) << 12);
 8001aca:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8001ace:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001ad2:	fb03 f102 	mul.w	r1, r3, r2
 8001ad6:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8001ada:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001ade:	fb02 f303 	mul.w	r3, r2, r3
 8001ae2:	18ca      	adds	r2, r1, r3
 8001ae4:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001ae8:	fba3 8903 	umull	r8, r9, r3, r3
 8001aec:	eb02 0309 	add.w	r3, r2, r9
 8001af0:	4699      	mov	r9, r3
 8001af2:	4b45      	ldr	r3, [pc, #276]	@ (8001c08 <bme280_update+0x404>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001afc:	b21b      	sxth	r3, r3
 8001afe:	17da      	asrs	r2, r3, #31
 8001b00:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001b04:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001b08:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	fb03 f209 	mul.w	r2, r3, r9
 8001b12:	460b      	mov	r3, r1
 8001b14:	fb08 f303 	mul.w	r3, r8, r3
 8001b18:	4413      	add	r3, r2
 8001b1a:	4602      	mov	r2, r0
 8001b1c:	fba8 1202 	umull	r1, r2, r8, r2
 8001b20:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 8001b24:	460a      	mov	r2, r1
 8001b26:	f8c7 2100 	str.w	r2, [r7, #256]	@ 0x100
 8001b2a:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 8001b2e:	4413      	add	r3, r2
 8001b30:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001b34:	f04f 0000 	mov.w	r0, #0
 8001b38:	f04f 0100 	mov.w	r1, #0
 8001b3c:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8001b40:	4623      	mov	r3, r4
 8001b42:	0a18      	lsrs	r0, r3, #8
 8001b44:	462b      	mov	r3, r5
 8001b46:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001b4a:	462b      	mov	r3, r5
 8001b4c:	1219      	asrs	r1, r3, #8
 8001b4e:	4b2e      	ldr	r3, [pc, #184]	@ (8001c08 <bme280_update+0x404>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001b58:	b21b      	sxth	r3, r3
 8001b5a:	17da      	asrs	r2, r3, #31
 8001b5c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001b60:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8001b64:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001b68:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8001b6c:	464a      	mov	r2, r9
 8001b6e:	fb02 f203 	mul.w	r2, r2, r3
 8001b72:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001b76:	4644      	mov	r4, r8
 8001b78:	fb04 f303 	mul.w	r3, r4, r3
 8001b7c:	441a      	add	r2, r3
 8001b7e:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001b82:	4644      	mov	r4, r8
 8001b84:	fba3 4304 	umull	r4, r3, r3, r4
 8001b88:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001b8c:	4623      	mov	r3, r4
 8001b8e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8001b92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001b96:	18d3      	adds	r3, r2, r3
 8001b98:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001b9c:	f04f 0200 	mov.w	r2, #0
 8001ba0:	f04f 0300 	mov.w	r3, #0
 8001ba4:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	@ 0xf8
 8001ba8:	464c      	mov	r4, r9
 8001baa:	0323      	lsls	r3, r4, #12
 8001bac:	4644      	mov	r4, r8
 8001bae:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8001bb2:	4644      	mov	r4, r8
 8001bb4:	0322      	lsls	r2, r4, #12
 8001bb6:	1884      	adds	r4, r0, r2
 8001bb8:	633c      	str	r4, [r7, #48]	@ 0x30
 8001bba:	eb41 0303 	adc.w	r3, r1, r3
 8001bbe:	637b      	str	r3, [r7, #52]	@ 0x34
 8001bc0:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8001bc4:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
        var1_p = (((((int64_t)1) <<47 ) + var1_p)) * ((int64_t) BME->parameters->dig_P1) >> 33;
 8001bc8:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001bcc:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8001bd0:	f8c7 109c 	str.w	r1, [r7, #156]	@ 0x9c
 8001bd4:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 8001bd8:	4b0b      	ldr	r3, [pc, #44]	@ (8001c08 <bme280_update+0x404>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	88db      	ldrh	r3, [r3, #6]
 8001be0:	b29b      	uxth	r3, r3
 8001be2:	2200      	movs	r2, #0
 8001be4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001be8:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8001bec:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8001bf0:	462b      	mov	r3, r5
 8001bf2:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 8001bf6:	4642      	mov	r2, r8
 8001bf8:	fb02 f203 	mul.w	r2, r2, r3
 8001bfc:	464b      	mov	r3, r9
 8001bfe:	4621      	mov	r1, r4
 8001c00:	fb01 f303 	mul.w	r3, r1, r3
 8001c04:	4413      	add	r3, r2
 8001c06:	e005      	b.n	8001c14 <bme280_update+0x410>
 8001c08:	20000240 	.word	0x20000240
 8001c0c:	447a0000 	.word	0x447a0000
 8001c10:	42c80000 	.word	0x42c80000
 8001c14:	4622      	mov	r2, r4
 8001c16:	4641      	mov	r1, r8
 8001c18:	fba2 1201 	umull	r1, r2, r2, r1
 8001c1c:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8001c20:	460a      	mov	r2, r1
 8001c22:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 8001c26:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8001c2a:	4413      	add	r3, r2
 8001c2c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001c30:	f04f 0200 	mov.w	r2, #0
 8001c34:	f04f 0300 	mov.w	r3, #0
 8001c38:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8001c3c:	4629      	mov	r1, r5
 8001c3e:	104a      	asrs	r2, r1, #1
 8001c40:	4629      	mov	r1, r5
 8001c42:	17cb      	asrs	r3, r1, #31
 8001c44:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
        if(var1_p == 0)
 8001c48:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	d106      	bne.n	8001c5e <bme280_update+0x45a>
        {
            P = 0;
 8001c50:	f04f 0200 	mov.w	r2, #0
 8001c54:	f04f 0300 	mov.w	r3, #0
 8001c58:	e9c7 2350 	strd	r2, r3, [r7, #320]	@ 0x140
 8001c5c:	e14b      	b.n	8001ef6 <bme280_update+0x6f2>
        }
        else
        {
            P = 1048576 - adc_P;
 8001c5e:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001c62:	2100      	movs	r1, #0
 8001c64:	f5d2 1080 	rsbs	r0, r2, #1048576	@ 0x100000
 8001c68:	62b8      	str	r0, [r7, #40]	@ 0x28
 8001c6a:	eb61 0303 	sbc.w	r3, r1, r3
 8001c6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c70:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8001c74:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140
            P = (((P << 31) - var2_p) * 3125) / var1_p;
 8001c78:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 8001c7c:	f04f 0000 	mov.w	r0, #0
 8001c80:	f04f 0100 	mov.w	r1, #0
 8001c84:	07d9      	lsls	r1, r3, #31
 8001c86:	ea41 0152 	orr.w	r1, r1, r2, lsr #1
 8001c8a:	07d0      	lsls	r0, r2, #31
 8001c8c:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001c90:	1a84      	subs	r4, r0, r2
 8001c92:	f8c7 4088 	str.w	r4, [r7, #136]	@ 0x88
 8001c96:	eb61 0303 	sbc.w	r3, r1, r3
 8001c9a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001c9e:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 8001ca2:	4622      	mov	r2, r4
 8001ca4:	462b      	mov	r3, r5
 8001ca6:	1891      	adds	r1, r2, r2
 8001ca8:	6239      	str	r1, [r7, #32]
 8001caa:	415b      	adcs	r3, r3
 8001cac:	627b      	str	r3, [r7, #36]	@ 0x24
 8001cae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001cb2:	4621      	mov	r1, r4
 8001cb4:	1851      	adds	r1, r2, r1
 8001cb6:	61b9      	str	r1, [r7, #24]
 8001cb8:	4629      	mov	r1, r5
 8001cba:	414b      	adcs	r3, r1
 8001cbc:	61fb      	str	r3, [r7, #28]
 8001cbe:	f04f 0200 	mov.w	r2, #0
 8001cc2:	f04f 0300 	mov.w	r3, #0
 8001cc6:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001cca:	4649      	mov	r1, r9
 8001ccc:	018b      	lsls	r3, r1, #6
 8001cce:	4641      	mov	r1, r8
 8001cd0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001cd4:	4641      	mov	r1, r8
 8001cd6:	018a      	lsls	r2, r1, #6
 8001cd8:	4641      	mov	r1, r8
 8001cda:	1889      	adds	r1, r1, r2
 8001cdc:	6139      	str	r1, [r7, #16]
 8001cde:	4649      	mov	r1, r9
 8001ce0:	eb43 0101 	adc.w	r1, r3, r1
 8001ce4:	6179      	str	r1, [r7, #20]
 8001ce6:	f04f 0200 	mov.w	r2, #0
 8001cea:	f04f 0300 	mov.w	r3, #0
 8001cee:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001cf2:	4649      	mov	r1, r9
 8001cf4:	008b      	lsls	r3, r1, #2
 8001cf6:	4641      	mov	r1, r8
 8001cf8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001cfc:	4641      	mov	r1, r8
 8001cfe:	008a      	lsls	r2, r1, #2
 8001d00:	4610      	mov	r0, r2
 8001d02:	4619      	mov	r1, r3
 8001d04:	4603      	mov	r3, r0
 8001d06:	4622      	mov	r2, r4
 8001d08:	189b      	adds	r3, r3, r2
 8001d0a:	60bb      	str	r3, [r7, #8]
 8001d0c:	460b      	mov	r3, r1
 8001d0e:	462a      	mov	r2, r5
 8001d10:	eb42 0303 	adc.w	r3, r2, r3
 8001d14:	60fb      	str	r3, [r7, #12]
 8001d16:	f04f 0200 	mov.w	r2, #0
 8001d1a:	f04f 0300 	mov.w	r3, #0
 8001d1e:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001d22:	4649      	mov	r1, r9
 8001d24:	008b      	lsls	r3, r1, #2
 8001d26:	4641      	mov	r1, r8
 8001d28:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001d2c:	4641      	mov	r1, r8
 8001d2e:	008a      	lsls	r2, r1, #2
 8001d30:	4610      	mov	r0, r2
 8001d32:	4619      	mov	r1, r3
 8001d34:	4603      	mov	r3, r0
 8001d36:	4622      	mov	r2, r4
 8001d38:	189b      	adds	r3, r3, r2
 8001d3a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001d3e:	462b      	mov	r3, r5
 8001d40:	460a      	mov	r2, r1
 8001d42:	eb42 0303 	adc.w	r3, r2, r3
 8001d46:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001d4a:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001d4e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8001d52:	f7ff f8c7 	bl	8000ee4 <__aeabi_ldivmod>
 8001d56:	4602      	mov	r2, r0
 8001d58:	460b      	mov	r3, r1
 8001d5a:	e9c7 2350 	strd	r2, r3, [r7, #320]	@ 0x140
            var1_p = (((int64_t) BME->parameters->dig_P9) * (P >> 13) * (P >> 13)) >> 25;
 8001d5e:	4bb9      	ldr	r3, [pc, #740]	@ (8002044 <bme280_update+0x840>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001d68:	b21b      	sxth	r3, r3
 8001d6a:	17da      	asrs	r2, r3, #31
 8001d6c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001d6e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8001d70:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 8001d74:	f04f 0000 	mov.w	r0, #0
 8001d78:	f04f 0100 	mov.w	r1, #0
 8001d7c:	0b50      	lsrs	r0, r2, #13
 8001d7e:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001d82:	1359      	asrs	r1, r3, #13
 8001d84:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001d88:	462b      	mov	r3, r5
 8001d8a:	fb00 f203 	mul.w	r2, r0, r3
 8001d8e:	4623      	mov	r3, r4
 8001d90:	fb03 f301 	mul.w	r3, r3, r1
 8001d94:	4413      	add	r3, r2
 8001d96:	4622      	mov	r2, r4
 8001d98:	fba2 1200 	umull	r1, r2, r2, r0
 8001d9c:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8001da0:	460a      	mov	r2, r1
 8001da2:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 8001da6:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8001daa:	4413      	add	r3, r2
 8001dac:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001db0:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 8001db4:	f04f 0000 	mov.w	r0, #0
 8001db8:	f04f 0100 	mov.w	r1, #0
 8001dbc:	0b50      	lsrs	r0, r2, #13
 8001dbe:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001dc2:	1359      	asrs	r1, r3, #13
 8001dc4:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8001dc8:	462b      	mov	r3, r5
 8001dca:	fb00 f203 	mul.w	r2, r0, r3
 8001dce:	4623      	mov	r3, r4
 8001dd0:	fb03 f301 	mul.w	r3, r3, r1
 8001dd4:	4413      	add	r3, r2
 8001dd6:	4622      	mov	r2, r4
 8001dd8:	fba2 1200 	umull	r1, r2, r2, r0
 8001ddc:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 8001de0:	460a      	mov	r2, r1
 8001de2:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8001de6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001dea:	4413      	add	r3, r2
 8001dec:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001df0:	f04f 0200 	mov.w	r2, #0
 8001df4:	f04f 0300 	mov.w	r3, #0
 8001df8:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8001dfc:	4621      	mov	r1, r4
 8001dfe:	0e4a      	lsrs	r2, r1, #25
 8001e00:	4629      	mov	r1, r5
 8001e02:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8001e06:	4629      	mov	r1, r5
 8001e08:	164b      	asrs	r3, r1, #25
 8001e0a:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
            var2_p = (((int64_t) BME->parameters->dig_P8) * P) >> 19;
 8001e0e:	4b8d      	ldr	r3, [pc, #564]	@ (8002044 <bme280_update+0x840>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001e18:	b21b      	sxth	r3, r3
 8001e1a:	17da      	asrs	r2, r3, #31
 8001e1c:	673b      	str	r3, [r7, #112]	@ 0x70
 8001e1e:	677a      	str	r2, [r7, #116]	@ 0x74
 8001e20:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8001e24:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 8001e28:	462a      	mov	r2, r5
 8001e2a:	fb02 f203 	mul.w	r2, r2, r3
 8001e2e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8001e32:	4621      	mov	r1, r4
 8001e34:	fb01 f303 	mul.w	r3, r1, r3
 8001e38:	4413      	add	r3, r2
 8001e3a:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 8001e3e:	4621      	mov	r1, r4
 8001e40:	fba2 1201 	umull	r1, r2, r2, r1
 8001e44:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001e48:	460a      	mov	r2, r1
 8001e4a:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8001e4e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8001e52:	4413      	add	r3, r2
 8001e54:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001e58:	f04f 0200 	mov.w	r2, #0
 8001e5c:	f04f 0300 	mov.w	r3, #0
 8001e60:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001e64:	4621      	mov	r1, r4
 8001e66:	0cca      	lsrs	r2, r1, #19
 8001e68:	4629      	mov	r1, r5
 8001e6a:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001e6e:	4629      	mov	r1, r5
 8001e70:	14cb      	asrs	r3, r1, #19
 8001e72:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
            P = (( P + var1_p + var2_p) >> 8) + (((int64_t)BME->parameters->dig_P7) << 4);
 8001e76:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
 8001e7a:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001e7e:	1884      	adds	r4, r0, r2
 8001e80:	66bc      	str	r4, [r7, #104]	@ 0x68
 8001e82:	eb41 0303 	adc.w	r3, r1, r3
 8001e86:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001e88:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001e8c:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8001e90:	4621      	mov	r1, r4
 8001e92:	1889      	adds	r1, r1, r2
 8001e94:	6639      	str	r1, [r7, #96]	@ 0x60
 8001e96:	4629      	mov	r1, r5
 8001e98:	eb43 0101 	adc.w	r1, r3, r1
 8001e9c:	6679      	str	r1, [r7, #100]	@ 0x64
 8001e9e:	f04f 0000 	mov.w	r0, #0
 8001ea2:	f04f 0100 	mov.w	r1, #0
 8001ea6:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001eaa:	4623      	mov	r3, r4
 8001eac:	0a18      	lsrs	r0, r3, #8
 8001eae:	462b      	mov	r3, r5
 8001eb0:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001eb4:	462b      	mov	r3, r5
 8001eb6:	1219      	asrs	r1, r3, #8
 8001eb8:	4b62      	ldr	r3, [pc, #392]	@ (8002044 <bme280_update+0x840>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001ec2:	b21b      	sxth	r3, r3
 8001ec4:	17da      	asrs	r2, r3, #31
 8001ec6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001ec8:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001eca:	f04f 0200 	mov.w	r2, #0
 8001ece:	f04f 0300 	mov.w	r3, #0
 8001ed2:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	@ 0x58
 8001ed6:	464c      	mov	r4, r9
 8001ed8:	0123      	lsls	r3, r4, #4
 8001eda:	4644      	mov	r4, r8
 8001edc:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001ee0:	4644      	mov	r4, r8
 8001ee2:	0122      	lsls	r2, r4, #4
 8001ee4:	1884      	adds	r4, r0, r2
 8001ee6:	603c      	str	r4, [r7, #0]
 8001ee8:	eb41 0303 	adc.w	r3, r1, r3
 8001eec:	607b      	str	r3, [r7, #4]
 8001eee:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001ef2:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140
        }

        BME->pressure = ((float)P / 256.0 / 100.0);
 8001ef6:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
 8001efa:	f7fe ffb5 	bl	8000e68 <__aeabi_l2f>
 8001efe:	4603      	mov	r3, r0
 8001f00:	4618      	mov	r0, r3
 8001f02:	f7fe fb41 	bl	8000588 <__aeabi_f2d>
 8001f06:	f04f 0200 	mov.w	r2, #0
 8001f0a:	4b4f      	ldr	r3, [pc, #316]	@ (8002048 <bme280_update+0x844>)
 8001f0c:	f7fe fcbe 	bl	800088c <__aeabi_ddiv>
 8001f10:	4602      	mov	r2, r0
 8001f12:	460b      	mov	r3, r1
 8001f14:	4610      	mov	r0, r2
 8001f16:	4619      	mov	r1, r3
 8001f18:	f04f 0200 	mov.w	r2, #0
 8001f1c:	4b4b      	ldr	r3, [pc, #300]	@ (800204c <bme280_update+0x848>)
 8001f1e:	f7fe fcb5 	bl	800088c <__aeabi_ddiv>
 8001f22:	4602      	mov	r2, r0
 8001f24:	460b      	mov	r3, r1
 8001f26:	4947      	ldr	r1, [pc, #284]	@ (8002044 <bme280_update+0x840>)
 8001f28:	680c      	ldr	r4, [r1, #0]
 8001f2a:	4610      	mov	r0, r2
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	f7fe fe7b 	bl	8000c28 <__aeabi_d2f>
 8001f32:	4603      	mov	r3, r0
 8001f34:	61a3      	str	r3, [r4, #24]

        //for humidity
        uint32_t var_h, adc_H;
        adc_H = BME->adcVals.uh;
 8001f36:	4b43      	ldr	r3, [pc, #268]	@ (8002044 <bme280_update+0x840>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	691b      	ldr	r3, [r3, #16]
 8001f3c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

        var_h = (t_fine - ((int32_t)76800));
 8001f40:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001f44:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 8001f48:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
        var_h = (((((adc_H << 14) - (((int32_t)BME->parameters->dig_H4) << 20) - (((int32_t)BME->parameters->dig_H5) * var_h)) + ((int32_t)16384)) >> 15) * (((((((var_h *((int32_t)BME->parameters->dig_H6)) >> 10) * (((var_h * ((int32_t)BME->parameters->dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) * ((int32_t)BME->parameters->dig_H2) + 8192) >> 14));
 8001f4c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001f50:	039a      	lsls	r2, r3, #14
 8001f52:	4b3c      	ldr	r3, [pc, #240]	@ (8002044 <bme280_update+0x840>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001f5c:	051b      	lsls	r3, r3, #20
 8001f5e:	1ad2      	subs	r2, r2, r3
 8001f60:	4b38      	ldr	r3, [pc, #224]	@ (8002044 <bme280_update+0x840>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001f70:	fb01 f303 	mul.w	r3, r1, r3
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001f7a:	0bdb      	lsrs	r3, r3, #15
 8001f7c:	4a31      	ldr	r2, [pc, #196]	@ (8002044 <bme280_update+0x840>)
 8001f7e:	6812      	ldr	r2, [r2, #0]
 8001f80:	6812      	ldr	r2, [r2, #0]
 8001f82:	f992 2022 	ldrsb.w	r2, [r2, #34]	@ 0x22
 8001f86:	4611      	mov	r1, r2
 8001f88:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
 8001f8c:	fb01 f202 	mul.w	r2, r1, r2
 8001f90:	0a92      	lsrs	r2, r2, #10
 8001f92:	492c      	ldr	r1, [pc, #176]	@ (8002044 <bme280_update+0x840>)
 8001f94:	6809      	ldr	r1, [r1, #0]
 8001f96:	6809      	ldr	r1, [r1, #0]
 8001f98:	7f09      	ldrb	r1, [r1, #28]
 8001f9a:	4608      	mov	r0, r1
 8001f9c:	f8d7 1108 	ldr.w	r1, [r7, #264]	@ 0x108
 8001fa0:	fb00 f101 	mul.w	r1, r0, r1
 8001fa4:	0ac9      	lsrs	r1, r1, #11
 8001fa6:	f501 4100 	add.w	r1, r1, #32768	@ 0x8000
 8001faa:	fb01 f202 	mul.w	r2, r1, r2
 8001fae:	0a92      	lsrs	r2, r2, #10
 8001fb0:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8001fb4:	4923      	ldr	r1, [pc, #140]	@ (8002044 <bme280_update+0x840>)
 8001fb6:	6809      	ldr	r1, [r1, #0]
 8001fb8:	6809      	ldr	r1, [r1, #0]
 8001fba:	f9b1 101a 	ldrsh.w	r1, [r1, #26]
 8001fbe:	fb01 f202 	mul.w	r2, r1, r2
 8001fc2:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8001fc6:	0b92      	lsrs	r2, r2, #14
 8001fc8:	fb02 f303 	mul.w	r3, r2, r3
 8001fcc:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
        var_h = (var_h - (((((var_h >> 15) * (var_h >> 15)) >> 7) * ((int32_t)BME->parameters->dig_H1)) >> 4));
 8001fd0:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001fd4:	0bdb      	lsrs	r3, r3, #15
 8001fd6:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
 8001fda:	0bd2      	lsrs	r2, r2, #15
 8001fdc:	fb02 f303 	mul.w	r3, r2, r3
 8001fe0:	09db      	lsrs	r3, r3, #7
 8001fe2:	4a18      	ldr	r2, [pc, #96]	@ (8002044 <bme280_update+0x840>)
 8001fe4:	6812      	ldr	r2, [r2, #0]
 8001fe6:	6812      	ldr	r2, [r2, #0]
 8001fe8:	7e12      	ldrb	r2, [r2, #24]
 8001fea:	fb02 f303 	mul.w	r3, r2, r3
 8001fee:	091b      	lsrs	r3, r3, #4
 8001ff0:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
 8001ff4:	1ad3      	subs	r3, r2, r3
 8001ff6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
        var_h = (var_h < 0 ? 0 : var_h);
        var_h = (var_h > 419430400 ? 419430400 : var_h);
 8001ffa:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001ffe:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 8002002:	bf28      	it	cs
 8002004:	f04f 53c8 	movcs.w	r3, #419430400	@ 0x19000000
 8002008:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
        BME->humidity = ((float)(var_h >> 12)) / 1024.0;
 800200c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002010:	0b1b      	lsrs	r3, r3, #12
 8002012:	ee07 3a90 	vmov	s15, r3
 8002016:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800201a:	4b0a      	ldr	r3, [pc, #40]	@ (8002044 <bme280_update+0x840>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8002050 <bme280_update+0x84c>
 8002022:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002026:	edc3 7a07 	vstr	s15, [r3, #28]

        // Calculate raw altitude (no filtering)
        bme280_calculate_altitude();
 800202a:	f7ff f9dd 	bl	80013e8 <bme280_calculate_altitude>
        BME->isUpdated = 0;
 800202e:	4b05      	ldr	r3, [pc, #20]	@ (8002044 <bme280_update+0x840>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	2200      	movs	r2, #0
 8002034:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
}
 8002038:	bf00      	nop
 800203a:	f507 77a4 	add.w	r7, r7, #328	@ 0x148
 800203e:	46bd      	mov	sp, r7
 8002040:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002044:	20000240 	.word	0x20000240
 8002048:	40700000 	.word	0x40700000
 800204c:	40590000 	.word	0x40590000
 8002050:	44800000 	.word	0x44800000

08002054 <bmi088_init>:
	HAL_I2C_Init(BMI_I2c);

}
*/
uint8_t bmi088_init(bmi088_struct_t* BMI)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b088      	sub	sp, #32
 8002058:	af04      	add	r7, sp, #16
 800205a:	6078      	str	r0, [r7, #4]
	//quaternionSet_zero();
	uint8_t ret_val = 0;
 800205c:	2300      	movs	r3, #0
 800205e:	73fb      	strb	r3, [r7, #15]
	BMI->flags.isGyroUpdated = 0;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2200      	movs	r2, #0
 8002064:	701a      	strb	r2, [r3, #0]
	BMI->flags.isAccelUpdated = 0;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2200      	movs	r2, #0
 800206a:	705a      	strb	r2, [r3, #1]
	BMI->flags.isAccelDmaComplete = 0;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2200      	movs	r2, #0
 8002070:	709a      	strb	r2, [r3, #2]
	BMI->flags.isGyroDmaComplete = 0;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2200      	movs	r2, #0
 8002076:	70da      	strb	r2, [r3, #3]
	BMI->flags.isDmaTransferActive = 0;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2200      	movs	r2, #0
 800207c:	711a      	strb	r2, [r3, #4]
	is_time_updated = 0;
 800207e:	4b24      	ldr	r3, [pc, #144]	@ (8002110 <bmi088_init+0xbc>)
 8002080:	2200      	movs	r2, #0
 8002082:	701a      	strb	r2, [r3, #0]
	is_starded = 0;
 8002084:	4b23      	ldr	r3, [pc, #140]	@ (8002114 <bmi088_init+0xc0>)
 8002086:	2200      	movs	r2, #0
 8002088:	701a      	strb	r2, [r3, #0]
	uint8_t buf[2];
	buf[0] = 0;
 800208a:	2300      	movs	r3, #0
 800208c:	733b      	strb	r3, [r7, #12]

	if(BMI->device_config.offsets == NULL)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	699b      	ldr	r3, [r3, #24]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d107      	bne.n	80020a6 <bmi088_init+0x52>
	{
		BMI->device_config.offsets = calloc(sizeof(*BMI->device_config.offsets), 1);
 8002096:	2101      	movs	r1, #1
 8002098:	2018      	movs	r0, #24
 800209a:	f00c fee3 	bl	800ee64 <calloc>
 800209e:	4603      	mov	r3, r0
 80020a0:	461a      	mov	r2, r3
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	619a      	str	r2, [r3, #24]

	}

	HAL_StatusTypeDef ret = HAL_I2C_Mem_Read(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_CHIP_ID, I2C_MEMADD_SIZE_8BIT, buf, 1, 50);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6918      	ldr	r0, [r3, #16]
 80020aa:	2332      	movs	r3, #50	@ 0x32
 80020ac:	9302      	str	r3, [sp, #8]
 80020ae:	2301      	movs	r3, #1
 80020b0:	9301      	str	r3, [sp, #4]
 80020b2:	f107 030c 	add.w	r3, r7, #12
 80020b6:	9300      	str	r3, [sp, #0]
 80020b8:	2301      	movs	r3, #1
 80020ba:	2200      	movs	r2, #0
 80020bc:	2130      	movs	r1, #48	@ 0x30
 80020be:	f007 fc95 	bl	80099ec <HAL_I2C_Mem_Read>
 80020c2:	4603      	mov	r3, r0
 80020c4:	73bb      	strb	r3, [r7, #14]
	ret = HAL_I2C_Mem_Read(BMI->device_config.BMI_I2c, GYRO_I2C_ADD, GYRO_CHIP_ID, I2C_MEMADD_SIZE_8BIT, &buf[1], 1, 50);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6918      	ldr	r0, [r3, #16]
 80020ca:	2332      	movs	r3, #50	@ 0x32
 80020cc:	9302      	str	r3, [sp, #8]
 80020ce:	2301      	movs	r3, #1
 80020d0:	9301      	str	r3, [sp, #4]
 80020d2:	f107 030c 	add.w	r3, r7, #12
 80020d6:	3301      	adds	r3, #1
 80020d8:	9300      	str	r3, [sp, #0]
 80020da:	2301      	movs	r3, #1
 80020dc:	2200      	movs	r2, #0
 80020de:	21d0      	movs	r1, #208	@ 0xd0
 80020e0:	f007 fc84 	bl	80099ec <HAL_I2C_Mem_Read>
 80020e4:	4603      	mov	r3, r0
 80020e6:	73bb      	strb	r3, [r7, #14]
	UNUSED(ret);
	if(!(buf[0] == 0x1E))
 80020e8:	7b3b      	ldrb	r3, [r7, #12]
 80020ea:	2b1e      	cmp	r3, #30
 80020ec:	d003      	beq.n	80020f6 <bmi088_init+0xa2>
	{
		ret_val = ret_val | 0x01;
 80020ee:	7bfb      	ldrb	r3, [r7, #15]
 80020f0:	f043 0301 	orr.w	r3, r3, #1
 80020f4:	73fb      	strb	r3, [r7, #15]
	}
	if(!(buf[1] == 0x0F))
 80020f6:	7b7b      	ldrb	r3, [r7, #13]
 80020f8:	2b0f      	cmp	r3, #15
 80020fa:	d003      	beq.n	8002104 <bmi088_init+0xb0>
	{
		ret_val = ret_val | 0x02;
 80020fc:	7bfb      	ldrb	r3, [r7, #15]
 80020fe:	f043 0302 	orr.w	r3, r3, #2
 8002102:	73fb      	strb	r3, [r7, #15]
	}

	return ret_val;
 8002104:	7bfb      	ldrb	r3, [r7, #15]
}
 8002106:	4618      	mov	r0, r3
 8002108:	3710      	adds	r7, #16
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	20000245 	.word	0x20000245
 8002114:	20000246 	.word	0x20000246

08002118 <bmi088_config>:

void bmi088_config(bmi088_struct_t* BMI)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b088      	sub	sp, #32
 800211c:	af04      	add	r7, sp, #16
 800211e:	6078      	str	r0, [r7, #4]
	HAL_NVIC_DisableIRQ(BMI->device_config.acc_IRQ);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	f993 3014 	ldrsb.w	r3, [r3, #20]
 8002126:	4618      	mov	r0, r3
 8002128:	f006 fa8f 	bl	800864a <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(BMI->device_config.gyro_IRQ);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8002132:	4618      	mov	r0, r3
 8002134:	f006 fa89 	bl	800864a <HAL_NVIC_DisableIRQ>

	HAL_StatusTypeDef retVal = HAL_OK;
 8002138:	2300      	movs	r3, #0
 800213a:	73fb      	strb	r3, [r7, #15]
	uint8_t buf[1];

	buf[0] = ACC_PWR_SAVE_ULTRA;
 800213c:	2301      	movs	r3, #1
 800213e:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_PWR_CONF, I2C_MEMADD_SIZE_8BIT, buf, 1, 100); // power save ultra
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6918      	ldr	r0, [r3, #16]
 8002144:	2364      	movs	r3, #100	@ 0x64
 8002146:	9302      	str	r3, [sp, #8]
 8002148:	2301      	movs	r3, #1
 800214a:	9301      	str	r3, [sp, #4]
 800214c:	f107 030c 	add.w	r3, r7, #12
 8002150:	9300      	str	r3, [sp, #0]
 8002152:	2301      	movs	r3, #1
 8002154:	227c      	movs	r2, #124	@ 0x7c
 8002156:	2130      	movs	r1, #48	@ 0x30
 8002158:	f007 fb4e 	bl	80097f8 <HAL_I2C_Mem_Write>
 800215c:	4603      	mov	r3, r0
 800215e:	461a      	mov	r2, r3
 8002160:	7bfb      	ldrb	r3, [r7, #15]
 8002162:	4313      	orrs	r3, r2
 8002164:	73fb      	strb	r3, [r7, #15]

	buf[0] = ACC_DISABLE;
 8002166:	2300      	movs	r3, #0
 8002168:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_PWR_CTRL, I2C_MEMADD_SIZE_8BIT, buf, 1, 100); // accel disable
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6918      	ldr	r0, [r3, #16]
 800216e:	2364      	movs	r3, #100	@ 0x64
 8002170:	9302      	str	r3, [sp, #8]
 8002172:	2301      	movs	r3, #1
 8002174:	9301      	str	r3, [sp, #4]
 8002176:	f107 030c 	add.w	r3, r7, #12
 800217a:	9300      	str	r3, [sp, #0]
 800217c:	2301      	movs	r3, #1
 800217e:	227d      	movs	r2, #125	@ 0x7d
 8002180:	2130      	movs	r1, #48	@ 0x30
 8002182:	f007 fb39 	bl	80097f8 <HAL_I2C_Mem_Write>
 8002186:	4603      	mov	r3, r0
 8002188:	461a      	mov	r2, r3
 800218a:	7bfb      	ldrb	r3, [r7, #15]
 800218c:	4313      	orrs	r3, r2
 800218e:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(20);
 8002190:	2014      	movs	r0, #20
 8002192:	f005 fcfd 	bl	8007b90 <HAL_Delay>

	buf[0] = ACC_RESET;
 8002196:	23b6      	movs	r3, #182	@ 0xb6
 8002198:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_SOFTRESET, I2C_MEMADD_SIZE_8BIT, buf, 1, 100); // Accel reset
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6918      	ldr	r0, [r3, #16]
 800219e:	2364      	movs	r3, #100	@ 0x64
 80021a0:	9302      	str	r3, [sp, #8]
 80021a2:	2301      	movs	r3, #1
 80021a4:	9301      	str	r3, [sp, #4]
 80021a6:	f107 030c 	add.w	r3, r7, #12
 80021aa:	9300      	str	r3, [sp, #0]
 80021ac:	2301      	movs	r3, #1
 80021ae:	227e      	movs	r2, #126	@ 0x7e
 80021b0:	2130      	movs	r1, #48	@ 0x30
 80021b2:	f007 fb21 	bl	80097f8 <HAL_I2C_Mem_Write>
 80021b6:	4603      	mov	r3, r0
 80021b8:	461a      	mov	r2, r3
 80021ba:	7bfb      	ldrb	r3, [r7, #15]
 80021bc:	4313      	orrs	r3, r2
 80021be:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 80021c0:	7bfb      	ldrb	r3, [r7, #15]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d002      	beq.n	80021cc <bmi088_config+0xb4>
 80021c6:	4bb4      	ldr	r3, [pc, #720]	@ (8002498 <bmi088_config+0x380>)
 80021c8:	22a4      	movs	r2, #164	@ 0xa4
 80021ca:	601a      	str	r2, [r3, #0]
	HAL_Delay(10);
 80021cc:	200a      	movs	r0, #10
 80021ce:	f005 fcdf 	bl	8007b90 <HAL_Delay>

	buf[0] = FIFO_RESET;
 80021d2:	23b0      	movs	r3, #176	@ 0xb0
 80021d4:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_SOFTRESET, I2C_MEMADD_SIZE_8BIT, buf, 1, 100); // FIFO reset
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6918      	ldr	r0, [r3, #16]
 80021da:	2364      	movs	r3, #100	@ 0x64
 80021dc:	9302      	str	r3, [sp, #8]
 80021de:	2301      	movs	r3, #1
 80021e0:	9301      	str	r3, [sp, #4]
 80021e2:	f107 030c 	add.w	r3, r7, #12
 80021e6:	9300      	str	r3, [sp, #0]
 80021e8:	2301      	movs	r3, #1
 80021ea:	227e      	movs	r2, #126	@ 0x7e
 80021ec:	2130      	movs	r1, #48	@ 0x30
 80021ee:	f007 fb03 	bl	80097f8 <HAL_I2C_Mem_Write>
 80021f2:	4603      	mov	r3, r0
 80021f4:	461a      	mov	r2, r3
 80021f6:	7bfb      	ldrb	r3, [r7, #15]
 80021f8:	4313      	orrs	r3, r2
 80021fa:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 80021fc:	7bfb      	ldrb	r3, [r7, #15]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d002      	beq.n	8002208 <bmi088_config+0xf0>
 8002202:	4ba5      	ldr	r3, [pc, #660]	@ (8002498 <bmi088_config+0x380>)
 8002204:	22a9      	movs	r2, #169	@ 0xa9
 8002206:	601a      	str	r2, [r3, #0]
	HAL_Delay(10);
 8002208:	200a      	movs	r0, #10
 800220a:	f005 fcc1 	bl	8007b90 <HAL_Delay>

	buf[0] = GYRO_RESET;
 800220e:	23b6      	movs	r3, #182	@ 0xb6
 8002210:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, GYRO_I2C_ADD, GYRO_SOFT_RESET, I2C_MEMADD_SIZE_8BIT, buf, 1, 100); //Gyro reset
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6918      	ldr	r0, [r3, #16]
 8002216:	2364      	movs	r3, #100	@ 0x64
 8002218:	9302      	str	r3, [sp, #8]
 800221a:	2301      	movs	r3, #1
 800221c:	9301      	str	r3, [sp, #4]
 800221e:	f107 030c 	add.w	r3, r7, #12
 8002222:	9300      	str	r3, [sp, #0]
 8002224:	2301      	movs	r3, #1
 8002226:	2214      	movs	r2, #20
 8002228:	21d0      	movs	r1, #208	@ 0xd0
 800222a:	f007 fae5 	bl	80097f8 <HAL_I2C_Mem_Write>
 800222e:	4603      	mov	r3, r0
 8002230:	461a      	mov	r2, r3
 8002232:	7bfb      	ldrb	r3, [r7, #15]
 8002234:	4313      	orrs	r3, r2
 8002236:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 8002238:	7bfb      	ldrb	r3, [r7, #15]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d002      	beq.n	8002244 <bmi088_config+0x12c>
 800223e:	4b96      	ldr	r3, [pc, #600]	@ (8002498 <bmi088_config+0x380>)
 8002240:	22ae      	movs	r2, #174	@ 0xae
 8002242:	601a      	str	r2, [r3, #0]
	HAL_Delay(10);
 8002244:	200a      	movs	r0, #10
 8002246:	f005 fca3 	bl	8007b90 <HAL_Delay>

	//Gyroscope configuration.
	buf[0] = BMI->device_config.gyro_range;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	7b9b      	ldrb	r3, [r3, #14]
 800224e:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, GYRO_I2C_ADD, GYRO_RANGE, I2C_MEMADD_SIZE_8BIT, buf, 1, 100); //Gyro range config
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6918      	ldr	r0, [r3, #16]
 8002254:	2364      	movs	r3, #100	@ 0x64
 8002256:	9302      	str	r3, [sp, #8]
 8002258:	2301      	movs	r3, #1
 800225a:	9301      	str	r3, [sp, #4]
 800225c:	f107 030c 	add.w	r3, r7, #12
 8002260:	9300      	str	r3, [sp, #0]
 8002262:	2301      	movs	r3, #1
 8002264:	220f      	movs	r2, #15
 8002266:	21d0      	movs	r1, #208	@ 0xd0
 8002268:	f007 fac6 	bl	80097f8 <HAL_I2C_Mem_Write>
 800226c:	4603      	mov	r3, r0
 800226e:	461a      	mov	r2, r3
 8002270:	7bfb      	ldrb	r3, [r7, #15]
 8002272:	4313      	orrs	r3, r2
 8002274:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 8002276:	7bfb      	ldrb	r3, [r7, #15]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d002      	beq.n	8002282 <bmi088_config+0x16a>
 800227c:	4b86      	ldr	r3, [pc, #536]	@ (8002498 <bmi088_config+0x380>)
 800227e:	22b4      	movs	r2, #180	@ 0xb4
 8002280:	601a      	str	r2, [r3, #0]

	buf[0] = BMI->device_config.gyro_bandWidth;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	7b5b      	ldrb	r3, [r3, #13]
 8002286:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, GYRO_I2C_ADD, GYRO_BANDWITH, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //Gyro bandwidth config
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6918      	ldr	r0, [r3, #16]
 800228c:	2314      	movs	r3, #20
 800228e:	9302      	str	r3, [sp, #8]
 8002290:	2301      	movs	r3, #1
 8002292:	9301      	str	r3, [sp, #4]
 8002294:	f107 030c 	add.w	r3, r7, #12
 8002298:	9300      	str	r3, [sp, #0]
 800229a:	2301      	movs	r3, #1
 800229c:	2210      	movs	r2, #16
 800229e:	21d0      	movs	r1, #208	@ 0xd0
 80022a0:	f007 faaa 	bl	80097f8 <HAL_I2C_Mem_Write>
 80022a4:	4603      	mov	r3, r0
 80022a6:	461a      	mov	r2, r3
 80022a8:	7bfb      	ldrb	r3, [r7, #15]
 80022aa:	4313      	orrs	r3, r2
 80022ac:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 80022ae:	7bfb      	ldrb	r3, [r7, #15]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d002      	beq.n	80022ba <bmi088_config+0x1a2>
 80022b4:	4b78      	ldr	r3, [pc, #480]	@ (8002498 <bmi088_config+0x380>)
 80022b6:	22b8      	movs	r2, #184	@ 0xb8
 80022b8:	601a      	str	r2, [r3, #0]

	buf[0] = BMI->device_config.gyro_powerMode;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	7b1b      	ldrb	r3, [r3, #12]
 80022be:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, GYRO_I2C_ADD, GYRO_LPM1, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //Gyro power mode config.
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6918      	ldr	r0, [r3, #16]
 80022c4:	2314      	movs	r3, #20
 80022c6:	9302      	str	r3, [sp, #8]
 80022c8:	2301      	movs	r3, #1
 80022ca:	9301      	str	r3, [sp, #4]
 80022cc:	f107 030c 	add.w	r3, r7, #12
 80022d0:	9300      	str	r3, [sp, #0]
 80022d2:	2301      	movs	r3, #1
 80022d4:	2211      	movs	r2, #17
 80022d6:	21d0      	movs	r1, #208	@ 0xd0
 80022d8:	f007 fa8e 	bl	80097f8 <HAL_I2C_Mem_Write>
 80022dc:	4603      	mov	r3, r0
 80022de:	461a      	mov	r2, r3
 80022e0:	7bfb      	ldrb	r3, [r7, #15]
 80022e2:	4313      	orrs	r3, r2
 80022e4:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 80022e6:	7bfb      	ldrb	r3, [r7, #15]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d002      	beq.n	80022f2 <bmi088_config+0x1da>
 80022ec:	4b6a      	ldr	r3, [pc, #424]	@ (8002498 <bmi088_config+0x380>)
 80022ee:	22bc      	movs	r2, #188	@ 0xbc
 80022f0:	601a      	str	r2, [r3, #0]
	HAL_Delay(20);
 80022f2:	2014      	movs	r0, #20
 80022f4:	f005 fc4c 	bl	8007b90 <HAL_Delay>

	//gyro interrupt
	buf[0] = GYRO_INT_ENABLE;
 80022f8:	2380      	movs	r3, #128	@ 0x80
 80022fa:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, GYRO_I2C_ADD, GYRO_INT_CTRL, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //Gyro interrupt enabled.
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6918      	ldr	r0, [r3, #16]
 8002300:	2314      	movs	r3, #20
 8002302:	9302      	str	r3, [sp, #8]
 8002304:	2301      	movs	r3, #1
 8002306:	9301      	str	r3, [sp, #4]
 8002308:	f107 030c 	add.w	r3, r7, #12
 800230c:	9300      	str	r3, [sp, #0]
 800230e:	2301      	movs	r3, #1
 8002310:	2215      	movs	r2, #21
 8002312:	21d0      	movs	r1, #208	@ 0xd0
 8002314:	f007 fa70 	bl	80097f8 <HAL_I2C_Mem_Write>
 8002318:	4603      	mov	r3, r0
 800231a:	461a      	mov	r2, r3
 800231c:	7bfb      	ldrb	r3, [r7, #15]
 800231e:	4313      	orrs	r3, r2
 8002320:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 8002322:	7bfb      	ldrb	r3, [r7, #15]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d002      	beq.n	800232e <bmi088_config+0x216>
 8002328:	4b5b      	ldr	r3, [pc, #364]	@ (8002498 <bmi088_config+0x380>)
 800232a:	22c2      	movs	r2, #194	@ 0xc2
 800232c:	601a      	str	r2, [r3, #0]

	buf[0] = (GYRO_INT_IO_PP << 1) | (GYRO_INT_ACT_HIGH << 0) | (GYRO_INT_ACT_HIGH << 2);
 800232e:	2305      	movs	r3, #5
 8002330:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, GYRO_I2C_ADD, GYRO_INT_3_4_IO_CONF, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //Gyro interrupt 3 config
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6918      	ldr	r0, [r3, #16]
 8002336:	2314      	movs	r3, #20
 8002338:	9302      	str	r3, [sp, #8]
 800233a:	2301      	movs	r3, #1
 800233c:	9301      	str	r3, [sp, #4]
 800233e:	f107 030c 	add.w	r3, r7, #12
 8002342:	9300      	str	r3, [sp, #0]
 8002344:	2301      	movs	r3, #1
 8002346:	2216      	movs	r2, #22
 8002348:	21d0      	movs	r1, #208	@ 0xd0
 800234a:	f007 fa55 	bl	80097f8 <HAL_I2C_Mem_Write>
 800234e:	4603      	mov	r3, r0
 8002350:	461a      	mov	r2, r3
 8002352:	7bfb      	ldrb	r3, [r7, #15]
 8002354:	4313      	orrs	r3, r2
 8002356:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 8002358:	7bfb      	ldrb	r3, [r7, #15]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d002      	beq.n	8002364 <bmi088_config+0x24c>
 800235e:	4b4e      	ldr	r3, [pc, #312]	@ (8002498 <bmi088_config+0x380>)
 8002360:	22c6      	movs	r2, #198	@ 0xc6
 8002362:	601a      	str	r2, [r3, #0]

	buf[0] = GYRO_INT_MAP_BOTH;
 8002364:	2381      	movs	r3, #129	@ 0x81
 8002366:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, GYRO_I2C_ADD, GYRO_INT_3_4_IO_MAP, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //Gyro interrupt pin 3 mapped.
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6918      	ldr	r0, [r3, #16]
 800236c:	2314      	movs	r3, #20
 800236e:	9302      	str	r3, [sp, #8]
 8002370:	2301      	movs	r3, #1
 8002372:	9301      	str	r3, [sp, #4]
 8002374:	f107 030c 	add.w	r3, r7, #12
 8002378:	9300      	str	r3, [sp, #0]
 800237a:	2301      	movs	r3, #1
 800237c:	2218      	movs	r2, #24
 800237e:	21d0      	movs	r1, #208	@ 0xd0
 8002380:	f007 fa3a 	bl	80097f8 <HAL_I2C_Mem_Write>
 8002384:	4603      	mov	r3, r0
 8002386:	461a      	mov	r2, r3
 8002388:	7bfb      	ldrb	r3, [r7, #15]
 800238a:	4313      	orrs	r3, r2
 800238c:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 800238e:	7bfb      	ldrb	r3, [r7, #15]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d002      	beq.n	800239a <bmi088_config+0x282>
 8002394:	4b40      	ldr	r3, [pc, #256]	@ (8002498 <bmi088_config+0x380>)
 8002396:	22ca      	movs	r2, #202	@ 0xca
 8002398:	601a      	str	r2, [r3, #0]

	//Accelerometer configuration.
	buf[0] = ACC_ENABLE;
 800239a:	2304      	movs	r3, #4
 800239c:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_PWR_CTRL, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); // Accel on
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6918      	ldr	r0, [r3, #16]
 80023a2:	2314      	movs	r3, #20
 80023a4:	9302      	str	r3, [sp, #8]
 80023a6:	2301      	movs	r3, #1
 80023a8:	9301      	str	r3, [sp, #4]
 80023aa:	f107 030c 	add.w	r3, r7, #12
 80023ae:	9300      	str	r3, [sp, #0]
 80023b0:	2301      	movs	r3, #1
 80023b2:	227d      	movs	r2, #125	@ 0x7d
 80023b4:	2130      	movs	r1, #48	@ 0x30
 80023b6:	f007 fa1f 	bl	80097f8 <HAL_I2C_Mem_Write>
 80023ba:	4603      	mov	r3, r0
 80023bc:	461a      	mov	r2, r3
 80023be:	7bfb      	ldrb	r3, [r7, #15]
 80023c0:	4313      	orrs	r3, r2
 80023c2:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 80023c4:	7bfb      	ldrb	r3, [r7, #15]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d002      	beq.n	80023d0 <bmi088_config+0x2b8>
 80023ca:	4b33      	ldr	r3, [pc, #204]	@ (8002498 <bmi088_config+0x380>)
 80023cc:	22cf      	movs	r2, #207	@ 0xcf
 80023ce:	601a      	str	r2, [r3, #0]
	HAL_Delay(8);
 80023d0:	2008      	movs	r0, #8
 80023d2:	f005 fbdd 	bl	8007b90 <HAL_Delay>

	buf[0] = BMI->device_config.acc_powerMode;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	7a1b      	ldrb	r3, [r3, #8]
 80023da:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_PWR_CONF, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //accel mode active
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6918      	ldr	r0, [r3, #16]
 80023e0:	2314      	movs	r3, #20
 80023e2:	9302      	str	r3, [sp, #8]
 80023e4:	2301      	movs	r3, #1
 80023e6:	9301      	str	r3, [sp, #4]
 80023e8:	f107 030c 	add.w	r3, r7, #12
 80023ec:	9300      	str	r3, [sp, #0]
 80023ee:	2301      	movs	r3, #1
 80023f0:	227c      	movs	r2, #124	@ 0x7c
 80023f2:	2130      	movs	r1, #48	@ 0x30
 80023f4:	f007 fa00 	bl	80097f8 <HAL_I2C_Mem_Write>
 80023f8:	4603      	mov	r3, r0
 80023fa:	461a      	mov	r2, r3
 80023fc:	7bfb      	ldrb	r3, [r7, #15]
 80023fe:	4313      	orrs	r3, r2
 8002400:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 8002402:	7bfb      	ldrb	r3, [r7, #15]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d002      	beq.n	800240e <bmi088_config+0x2f6>
 8002408:	4b23      	ldr	r3, [pc, #140]	@ (8002498 <bmi088_config+0x380>)
 800240a:	22d4      	movs	r2, #212	@ 0xd4
 800240c:	601a      	str	r2, [r3, #0]
	HAL_Delay(8);
 800240e:	2008      	movs	r0, #8
 8002410:	f005 fbbe 	bl	8007b90 <HAL_Delay>

	buf[0] = (BMI->device_config.acc_bandwith << 4) | BMI->device_config.acc_outputDateRate;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	7a9b      	ldrb	r3, [r3, #10]
 8002418:	011b      	lsls	r3, r3, #4
 800241a:	b25a      	sxtb	r2, r3
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	7adb      	ldrb	r3, [r3, #11]
 8002420:	b25b      	sxtb	r3, r3
 8002422:	4313      	orrs	r3, r2
 8002424:	b25b      	sxtb	r3, r3
 8002426:	b2db      	uxtb	r3, r3
 8002428:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_CONF, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //accel bandwith and odr selection
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6918      	ldr	r0, [r3, #16]
 800242e:	2314      	movs	r3, #20
 8002430:	9302      	str	r3, [sp, #8]
 8002432:	2301      	movs	r3, #1
 8002434:	9301      	str	r3, [sp, #4]
 8002436:	f107 030c 	add.w	r3, r7, #12
 800243a:	9300      	str	r3, [sp, #0]
 800243c:	2301      	movs	r3, #1
 800243e:	2240      	movs	r2, #64	@ 0x40
 8002440:	2130      	movs	r1, #48	@ 0x30
 8002442:	f007 f9d9 	bl	80097f8 <HAL_I2C_Mem_Write>
 8002446:	4603      	mov	r3, r0
 8002448:	461a      	mov	r2, r3
 800244a:	7bfb      	ldrb	r3, [r7, #15]
 800244c:	4313      	orrs	r3, r2
 800244e:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 8002450:	7bfb      	ldrb	r3, [r7, #15]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d002      	beq.n	800245c <bmi088_config+0x344>
 8002456:	4b10      	ldr	r3, [pc, #64]	@ (8002498 <bmi088_config+0x380>)
 8002458:	22d9      	movs	r2, #217	@ 0xd9
 800245a:	601a      	str	r2, [r3, #0]

	buf[0] = BMI->device_config.acc_range;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	7a5b      	ldrb	r3, [r3, #9]
 8002460:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_RANGE, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //accel range config.
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6918      	ldr	r0, [r3, #16]
 8002466:	2314      	movs	r3, #20
 8002468:	9302      	str	r3, [sp, #8]
 800246a:	2301      	movs	r3, #1
 800246c:	9301      	str	r3, [sp, #4]
 800246e:	f107 030c 	add.w	r3, r7, #12
 8002472:	9300      	str	r3, [sp, #0]
 8002474:	2301      	movs	r3, #1
 8002476:	2241      	movs	r2, #65	@ 0x41
 8002478:	2130      	movs	r1, #48	@ 0x30
 800247a:	f007 f9bd 	bl	80097f8 <HAL_I2C_Mem_Write>
 800247e:	4603      	mov	r3, r0
 8002480:	461a      	mov	r2, r3
 8002482:	7bfb      	ldrb	r3, [r7, #15]
 8002484:	4313      	orrs	r3, r2
 8002486:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 8002488:	7bfb      	ldrb	r3, [r7, #15]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d006      	beq.n	800249c <bmi088_config+0x384>
 800248e:	4b02      	ldr	r3, [pc, #8]	@ (8002498 <bmi088_config+0x380>)
 8002490:	22dd      	movs	r2, #221	@ 0xdd
 8002492:	601a      	str	r2, [r3, #0]
 8002494:	e002      	b.n	800249c <bmi088_config+0x384>
 8002496:	bf00      	nop
 8002498:	20000248 	.word	0x20000248

	//accel interrupt
	buf[0] = (0x01 << 3) | (ACC_INT1_OD_PP << 2) | (ACC_INT1_LVL_ACT_HIGH << 1);
 800249c:	230a      	movs	r3, #10
 800249e:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_INT1_IO_CTRL, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //accel interrupt config.
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6918      	ldr	r0, [r3, #16]
 80024a4:	2314      	movs	r3, #20
 80024a6:	9302      	str	r3, [sp, #8]
 80024a8:	2301      	movs	r3, #1
 80024aa:	9301      	str	r3, [sp, #4]
 80024ac:	f107 030c 	add.w	r3, r7, #12
 80024b0:	9300      	str	r3, [sp, #0]
 80024b2:	2301      	movs	r3, #1
 80024b4:	2253      	movs	r2, #83	@ 0x53
 80024b6:	2130      	movs	r1, #48	@ 0x30
 80024b8:	f007 f99e 	bl	80097f8 <HAL_I2C_Mem_Write>
 80024bc:	4603      	mov	r3, r0
 80024be:	461a      	mov	r2, r3
 80024c0:	7bfb      	ldrb	r3, [r7, #15]
 80024c2:	4313      	orrs	r3, r2
 80024c4:	73fb      	strb	r3, [r7, #15]
	//retVal != HAL_OK ? errorLine =__LINE__ : 0;

	buf[0] = (0x01 << 2);
 80024c6:	2304      	movs	r3, #4
 80024c8:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_INT_MAP_DATA, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //accel interrupt DRDY map to pin1.
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6918      	ldr	r0, [r3, #16]
 80024ce:	2314      	movs	r3, #20
 80024d0:	9302      	str	r3, [sp, #8]
 80024d2:	2301      	movs	r3, #1
 80024d4:	9301      	str	r3, [sp, #4]
 80024d6:	f107 030c 	add.w	r3, r7, #12
 80024da:	9300      	str	r3, [sp, #0]
 80024dc:	2301      	movs	r3, #1
 80024de:	2258      	movs	r2, #88	@ 0x58
 80024e0:	2130      	movs	r1, #48	@ 0x30
 80024e2:	f007 f989 	bl	80097f8 <HAL_I2C_Mem_Write>
 80024e6:	4603      	mov	r3, r0
 80024e8:	461a      	mov	r2, r3
 80024ea:	7bfb      	ldrb	r3, [r7, #15]
 80024ec:	4313      	orrs	r3, r2
 80024ee:	73fb      	strb	r3, [r7, #15]
	//retVal != HAL_OK ? errorLine =__LINE__ : 0;

	HAL_NVIC_EnableIRQ(BMI->device_config.acc_IRQ);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	f993 3014 	ldrsb.w	r3, [r3, #20]
 80024f6:	4618      	mov	r0, r3
 80024f8:	f006 f899 	bl	800862e <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(BMI->device_config.gyro_IRQ);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8002502:	4618      	mov	r0, r3
 8002504:	f006 f893 	bl	800862e <HAL_NVIC_EnableIRQ>
	HAL_Delay(70);
 8002508:	2046      	movs	r0, #70	@ 0x46
 800250a:	f005 fb41 	bl	8007b90 <HAL_Delay>
}
 800250e:	bf00      	nop
 8002510:	3710      	adds	r7, #16
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop

08002518 <bmi088_update>:


void bmi088_update(bmi088_struct_t* BMI)
{
 8002518:	b5b0      	push	{r4, r5, r7, lr}
 800251a:	b08a      	sub	sp, #40	@ 0x28
 800251c:	af02      	add	r7, sp, #8
 800251e:	6078      	str	r0, [r7, #4]
	if(BMI->flags.isAccelUpdated && !BMI->flags.isDmaTransferActive)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	785b      	ldrb	r3, [r3, #1]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d01d      	beq.n	8002564 <bmi088_update+0x4c>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	791b      	ldrb	r3, [r3, #4]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d119      	bne.n	8002564 <bmi088_update+0x4c>
	{
		// Start DMA transfer for accelerometer data (X,Y,Z + sensor time)
		BMI->flags.isDmaTransferActive = 1;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2201      	movs	r2, #1
 8002534:	711a      	strb	r2, [r3, #4]
		HAL_StatusTypeDef ret = HAL_I2C_Mem_Read_DMA(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_X_LSB, I2C_MEMADD_SIZE_8BIT, BMI->datas.raw_accel_data, 9);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6918      	ldr	r0, [r3, #16]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	3384      	adds	r3, #132	@ 0x84
 800253e:	2209      	movs	r2, #9
 8002540:	9201      	str	r2, [sp, #4]
 8002542:	9300      	str	r3, [sp, #0]
 8002544:	2301      	movs	r3, #1
 8002546:	2212      	movs	r2, #18
 8002548:	2130      	movs	r1, #48	@ 0x30
 800254a:	f007 fc81 	bl	8009e50 <HAL_I2C_Mem_Read_DMA>
 800254e:	4603      	mov	r3, r0
 8002550:	77fb      	strb	r3, [r7, #31]
		if(ret != HAL_OK)
 8002552:	7ffb      	ldrb	r3, [r7, #31]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d005      	beq.n	8002564 <bmi088_update+0x4c>
		{
			BMI->flags.isDmaTransferActive = 0;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2200      	movs	r2, #0
 800255c:	711a      	strb	r2, [r3, #4]
			BMI->flags.isAccelUpdated = 0;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2200      	movs	r2, #0
 8002562:	705a      	strb	r2, [r3, #1]
		}
	}

	if(BMI->flags.isGyroUpdated && !BMI->flags.isDmaTransferActive && is_time_updated)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	781b      	ldrb	r3, [r3, #0]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d030      	beq.n	80025ce <bmi088_update+0xb6>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	791b      	ldrb	r3, [r3, #4]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d12c      	bne.n	80025ce <bmi088_update+0xb6>
 8002574:	4b12      	ldr	r3, [pc, #72]	@ (80025c0 <bmi088_update+0xa8>)
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	b2db      	uxtb	r3, r3
 800257a:	2b00      	cmp	r3, #0
 800257c:	d027      	beq.n	80025ce <bmi088_update+0xb6>
	{
		if(is_starded){
 800257e:	4b11      	ldr	r3, [pc, #68]	@ (80025c4 <bmi088_update+0xac>)
 8002580:	781b      	ldrb	r3, [r3, #0]
 8002582:	b2db      	uxtb	r3, r3
 8002584:	2b00      	cmp	r3, #0
 8002586:	d01f      	beq.n	80025c8 <bmi088_update+0xb0>
			// Start DMA transfer for gyroscope data
			BMI->flags.isDmaTransferActive = 1;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2201      	movs	r2, #1
 800258c:	711a      	strb	r2, [r3, #4]
			HAL_StatusTypeDef ret = HAL_I2C_Mem_Read_DMA(BMI->device_config.BMI_I2c, GYRO_I2C_ADD, GYRO_RATE_X_LSB, I2C_MEMADD_SIZE_8BIT, BMI->datas.raw_gyro_data, 6);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6918      	ldr	r0, [r3, #16]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	338d      	adds	r3, #141	@ 0x8d
 8002596:	2206      	movs	r2, #6
 8002598:	9201      	str	r2, [sp, #4]
 800259a:	9300      	str	r3, [sp, #0]
 800259c:	2301      	movs	r3, #1
 800259e:	2202      	movs	r2, #2
 80025a0:	21d0      	movs	r1, #208	@ 0xd0
 80025a2:	f007 fc55 	bl	8009e50 <HAL_I2C_Mem_Read_DMA>
 80025a6:	4603      	mov	r3, r0
 80025a8:	77bb      	strb	r3, [r7, #30]
			if(ret != HAL_OK)
 80025aa:	7fbb      	ldrb	r3, [r7, #30]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d00e      	beq.n	80025ce <bmi088_update+0xb6>
			{
				BMI->flags.isDmaTransferActive = 0;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2200      	movs	r2, #0
 80025b4:	711a      	strb	r2, [r3, #4]
				BMI->flags.isGyroUpdated = 0;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2200      	movs	r2, #0
 80025ba:	701a      	strb	r2, [r3, #0]
 80025bc:	e007      	b.n	80025ce <bmi088_update+0xb6>
 80025be:	bf00      	nop
 80025c0:	20000245 	.word	0x20000245
 80025c4:	20000246 	.word	0x20000246
			}
		}
		else
		{
			BMI->flags.isGyroUpdated = 0;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2200      	movs	r2, #0
 80025cc:	701a      	strb	r2, [r3, #0]
		}
	}

	// Process accelerometer data if DMA transfer is complete
	if(BMI->flags.isAccelDmaComplete)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	789b      	ldrb	r3, [r3, #2]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	f000 81c3 	beq.w	800295e <bmi088_update+0x446>
	{
		uint32_t sensorTime = (BMI->datas.raw_accel_data[8] << 16) | (BMI->datas.raw_accel_data[7] << 8) | BMI->datas.raw_accel_data[6];
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 80025de:	041a      	lsls	r2, r3, #16
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	f893 308b 	ldrb.w	r3, [r3, #139]	@ 0x8b
 80025e6:	021b      	lsls	r3, r3, #8
 80025e8:	4313      	orrs	r3, r2
 80025ea:	687a      	ldr	r2, [r7, #4]
 80025ec:	f892 208a 	ldrb.w	r2, [r2, #138]	@ 0x8a
 80025f0:	4313      	orrs	r3, r2
 80025f2:	61bb      	str	r3, [r7, #24]
		BMI->datas.current_time = (float)sensorTime * 39.0625 / 1000000.0;
 80025f4:	69bb      	ldr	r3, [r7, #24]
 80025f6:	ee07 3a90 	vmov	s15, r3
 80025fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025fe:	ee17 0a90 	vmov	r0, s15
 8002602:	f7fd ffc1 	bl	8000588 <__aeabi_f2d>
 8002606:	a3cb      	add	r3, pc, #812	@ (adr r3, 8002934 <bmi088_update+0x41c>)
 8002608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800260c:	f7fe f814 	bl	8000638 <__aeabi_dmul>
 8002610:	4602      	mov	r2, r0
 8002612:	460b      	mov	r3, r1
 8002614:	4610      	mov	r0, r2
 8002616:	4619      	mov	r1, r3
 8002618:	a3c8      	add	r3, pc, #800	@ (adr r3, 800293c <bmi088_update+0x424>)
 800261a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800261e:	f7fe f935 	bl	800088c <__aeabi_ddiv>
 8002622:	4602      	mov	r2, r0
 8002624:	460b      	mov	r3, r1
 8002626:	4610      	mov	r0, r2
 8002628:	4619      	mov	r1, r3
 800262a:	f7fe fafd 	bl	8000c28 <__aeabi_d2f>
 800262e:	4602      	mov	r2, r0
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	66da      	str	r2, [r3, #108]	@ 0x6c

		int16_t acc_x_16 = (BMI->datas.raw_accel_data[1] << 8) | BMI->datas.raw_accel_data[0];
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 800263a:	021b      	lsls	r3, r3, #8
 800263c:	b21a      	sxth	r2, r3
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8002644:	b21b      	sxth	r3, r3
 8002646:	4313      	orrs	r3, r2
 8002648:	82fb      	strh	r3, [r7, #22]
		int16_t acc_y_16 = (BMI->datas.raw_accel_data[3] << 8) | BMI->datas.raw_accel_data[2];
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	f893 3087 	ldrb.w	r3, [r3, #135]	@ 0x87
 8002650:	021b      	lsls	r3, r3, #8
 8002652:	b21a      	sxth	r2, r3
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 800265a:	b21b      	sxth	r3, r3
 800265c:	4313      	orrs	r3, r2
 800265e:	82bb      	strh	r3, [r7, #20]
		int16_t acc_z_16 = (BMI->datas.raw_accel_data[5] << 8) | BMI->datas.raw_accel_data[4];
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8002666:	021b      	lsls	r3, r3, #8
 8002668:	b21a      	sxth	r2, r3
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8002670:	b21b      	sxth	r3, r3
 8002672:	4313      	orrs	r3, r2
 8002674:	827b      	strh	r3, [r7, #18]

		BMI->datas.acc_x = ((float)acc_x_16 / 32768.0 * 1000.0 * 1.5 * pow(2.0, (float)(BMI->device_config.acc_range + 1)) - ACCEL_X_OFFSET)*9.81/1000;
 8002676:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800267a:	ee07 3a90 	vmov	s15, r3
 800267e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002682:	ee17 0a90 	vmov	r0, s15
 8002686:	f7fd ff7f 	bl	8000588 <__aeabi_f2d>
 800268a:	f04f 0200 	mov.w	r2, #0
 800268e:	4ba2      	ldr	r3, [pc, #648]	@ (8002918 <bmi088_update+0x400>)
 8002690:	f7fe f8fc 	bl	800088c <__aeabi_ddiv>
 8002694:	4602      	mov	r2, r0
 8002696:	460b      	mov	r3, r1
 8002698:	4610      	mov	r0, r2
 800269a:	4619      	mov	r1, r3
 800269c:	f04f 0200 	mov.w	r2, #0
 80026a0:	4b9e      	ldr	r3, [pc, #632]	@ (800291c <bmi088_update+0x404>)
 80026a2:	f7fd ffc9 	bl	8000638 <__aeabi_dmul>
 80026a6:	4602      	mov	r2, r0
 80026a8:	460b      	mov	r3, r1
 80026aa:	4610      	mov	r0, r2
 80026ac:	4619      	mov	r1, r3
 80026ae:	f04f 0200 	mov.w	r2, #0
 80026b2:	4b9b      	ldr	r3, [pc, #620]	@ (8002920 <bmi088_update+0x408>)
 80026b4:	f7fd ffc0 	bl	8000638 <__aeabi_dmul>
 80026b8:	4602      	mov	r2, r0
 80026ba:	460b      	mov	r3, r1
 80026bc:	4614      	mov	r4, r2
 80026be:	461d      	mov	r5, r3
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	7a5b      	ldrb	r3, [r3, #9]
 80026c4:	3301      	adds	r3, #1
 80026c6:	ee07 3a90 	vmov	s15, r3
 80026ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026ce:	ee17 0a90 	vmov	r0, s15
 80026d2:	f7fd ff59 	bl	8000588 <__aeabi_f2d>
 80026d6:	4602      	mov	r2, r0
 80026d8:	460b      	mov	r3, r1
 80026da:	ec43 2b11 	vmov	d1, r2, r3
 80026de:	ed9f 0b8a 	vldr	d0, [pc, #552]	@ 8002908 <bmi088_update+0x3f0>
 80026e2:	f011 fb81 	bl	8013de8 <pow>
 80026e6:	ec53 2b10 	vmov	r2, r3, d0
 80026ea:	4620      	mov	r0, r4
 80026ec:	4629      	mov	r1, r5
 80026ee:	f7fd ffa3 	bl	8000638 <__aeabi_dmul>
 80026f2:	4602      	mov	r2, r0
 80026f4:	460b      	mov	r3, r1
 80026f6:	4610      	mov	r0, r2
 80026f8:	4619      	mov	r1, r3
 80026fa:	f04f 0200 	mov.w	r2, #0
 80026fe:	4b89      	ldr	r3, [pc, #548]	@ (8002924 <bmi088_update+0x40c>)
 8002700:	f7fd fde4 	bl	80002cc <__adddf3>
 8002704:	4602      	mov	r2, r0
 8002706:	460b      	mov	r3, r1
 8002708:	4610      	mov	r0, r2
 800270a:	4619      	mov	r1, r3
 800270c:	a380      	add	r3, pc, #512	@ (adr r3, 8002910 <bmi088_update+0x3f8>)
 800270e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002712:	f7fd ff91 	bl	8000638 <__aeabi_dmul>
 8002716:	4602      	mov	r2, r0
 8002718:	460b      	mov	r3, r1
 800271a:	4610      	mov	r0, r2
 800271c:	4619      	mov	r1, r3
 800271e:	f04f 0200 	mov.w	r2, #0
 8002722:	4b7e      	ldr	r3, [pc, #504]	@ (800291c <bmi088_update+0x404>)
 8002724:	f7fe f8b2 	bl	800088c <__aeabi_ddiv>
 8002728:	4602      	mov	r2, r0
 800272a:	460b      	mov	r3, r1
 800272c:	4610      	mov	r0, r2
 800272e:	4619      	mov	r1, r3
 8002730:	f7fe fa7a 	bl	8000c28 <__aeabi_d2f>
 8002734:	4602      	mov	r2, r0
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	65da      	str	r2, [r3, #92]	@ 0x5c
		BMI->datas.acc_y = ((float)acc_y_16 / 32768.0 * 1000.0 * 1.5 * pow(2.0, (float)(BMI->device_config.acc_range + 1)) - ACCEL_Y_OFFSET)*9.81/1000;
 800273a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800273e:	ee07 3a90 	vmov	s15, r3
 8002742:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002746:	ee17 0a90 	vmov	r0, s15
 800274a:	f7fd ff1d 	bl	8000588 <__aeabi_f2d>
 800274e:	f04f 0200 	mov.w	r2, #0
 8002752:	4b71      	ldr	r3, [pc, #452]	@ (8002918 <bmi088_update+0x400>)
 8002754:	f7fe f89a 	bl	800088c <__aeabi_ddiv>
 8002758:	4602      	mov	r2, r0
 800275a:	460b      	mov	r3, r1
 800275c:	4610      	mov	r0, r2
 800275e:	4619      	mov	r1, r3
 8002760:	f04f 0200 	mov.w	r2, #0
 8002764:	4b6d      	ldr	r3, [pc, #436]	@ (800291c <bmi088_update+0x404>)
 8002766:	f7fd ff67 	bl	8000638 <__aeabi_dmul>
 800276a:	4602      	mov	r2, r0
 800276c:	460b      	mov	r3, r1
 800276e:	4610      	mov	r0, r2
 8002770:	4619      	mov	r1, r3
 8002772:	f04f 0200 	mov.w	r2, #0
 8002776:	4b6a      	ldr	r3, [pc, #424]	@ (8002920 <bmi088_update+0x408>)
 8002778:	f7fd ff5e 	bl	8000638 <__aeabi_dmul>
 800277c:	4602      	mov	r2, r0
 800277e:	460b      	mov	r3, r1
 8002780:	4614      	mov	r4, r2
 8002782:	461d      	mov	r5, r3
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	7a5b      	ldrb	r3, [r3, #9]
 8002788:	3301      	adds	r3, #1
 800278a:	ee07 3a90 	vmov	s15, r3
 800278e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002792:	ee17 0a90 	vmov	r0, s15
 8002796:	f7fd fef7 	bl	8000588 <__aeabi_f2d>
 800279a:	4602      	mov	r2, r0
 800279c:	460b      	mov	r3, r1
 800279e:	ec43 2b11 	vmov	d1, r2, r3
 80027a2:	ed9f 0b59 	vldr	d0, [pc, #356]	@ 8002908 <bmi088_update+0x3f0>
 80027a6:	f011 fb1f 	bl	8013de8 <pow>
 80027aa:	ec53 2b10 	vmov	r2, r3, d0
 80027ae:	4620      	mov	r0, r4
 80027b0:	4629      	mov	r1, r5
 80027b2:	f7fd ff41 	bl	8000638 <__aeabi_dmul>
 80027b6:	4602      	mov	r2, r0
 80027b8:	460b      	mov	r3, r1
 80027ba:	4610      	mov	r0, r2
 80027bc:	4619      	mov	r1, r3
 80027be:	f04f 0200 	mov.w	r2, #0
 80027c2:	4b59      	ldr	r3, [pc, #356]	@ (8002928 <bmi088_update+0x410>)
 80027c4:	f7fd fd82 	bl	80002cc <__adddf3>
 80027c8:	4602      	mov	r2, r0
 80027ca:	460b      	mov	r3, r1
 80027cc:	4610      	mov	r0, r2
 80027ce:	4619      	mov	r1, r3
 80027d0:	a34f      	add	r3, pc, #316	@ (adr r3, 8002910 <bmi088_update+0x3f8>)
 80027d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027d6:	f7fd ff2f 	bl	8000638 <__aeabi_dmul>
 80027da:	4602      	mov	r2, r0
 80027dc:	460b      	mov	r3, r1
 80027de:	4610      	mov	r0, r2
 80027e0:	4619      	mov	r1, r3
 80027e2:	f04f 0200 	mov.w	r2, #0
 80027e6:	4b4d      	ldr	r3, [pc, #308]	@ (800291c <bmi088_update+0x404>)
 80027e8:	f7fe f850 	bl	800088c <__aeabi_ddiv>
 80027ec:	4602      	mov	r2, r0
 80027ee:	460b      	mov	r3, r1
 80027f0:	4610      	mov	r0, r2
 80027f2:	4619      	mov	r1, r3
 80027f4:	f7fe fa18 	bl	8000c28 <__aeabi_d2f>
 80027f8:	4602      	mov	r2, r0
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	661a      	str	r2, [r3, #96]	@ 0x60
		BMI->datas.acc_z = ((float)acc_z_16 / 32768.0 * 1000.0 * 1.5 * pow(2.0, (float)(BMI->device_config.acc_range + 1)) - ACCEL_Z_OFFSET)*9.81/1000;
 80027fe:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002802:	ee07 3a90 	vmov	s15, r3
 8002806:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800280a:	ee17 0a90 	vmov	r0, s15
 800280e:	f7fd febb 	bl	8000588 <__aeabi_f2d>
 8002812:	f04f 0200 	mov.w	r2, #0
 8002816:	4b40      	ldr	r3, [pc, #256]	@ (8002918 <bmi088_update+0x400>)
 8002818:	f7fe f838 	bl	800088c <__aeabi_ddiv>
 800281c:	4602      	mov	r2, r0
 800281e:	460b      	mov	r3, r1
 8002820:	4610      	mov	r0, r2
 8002822:	4619      	mov	r1, r3
 8002824:	f04f 0200 	mov.w	r2, #0
 8002828:	4b3c      	ldr	r3, [pc, #240]	@ (800291c <bmi088_update+0x404>)
 800282a:	f7fd ff05 	bl	8000638 <__aeabi_dmul>
 800282e:	4602      	mov	r2, r0
 8002830:	460b      	mov	r3, r1
 8002832:	4610      	mov	r0, r2
 8002834:	4619      	mov	r1, r3
 8002836:	f04f 0200 	mov.w	r2, #0
 800283a:	4b39      	ldr	r3, [pc, #228]	@ (8002920 <bmi088_update+0x408>)
 800283c:	f7fd fefc 	bl	8000638 <__aeabi_dmul>
 8002840:	4602      	mov	r2, r0
 8002842:	460b      	mov	r3, r1
 8002844:	4614      	mov	r4, r2
 8002846:	461d      	mov	r5, r3
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	7a5b      	ldrb	r3, [r3, #9]
 800284c:	3301      	adds	r3, #1
 800284e:	ee07 3a90 	vmov	s15, r3
 8002852:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002856:	ee17 0a90 	vmov	r0, s15
 800285a:	f7fd fe95 	bl	8000588 <__aeabi_f2d>
 800285e:	4602      	mov	r2, r0
 8002860:	460b      	mov	r3, r1
 8002862:	ec43 2b11 	vmov	d1, r2, r3
 8002866:	ed9f 0b28 	vldr	d0, [pc, #160]	@ 8002908 <bmi088_update+0x3f0>
 800286a:	f011 fabd 	bl	8013de8 <pow>
 800286e:	ec53 2b10 	vmov	r2, r3, d0
 8002872:	4620      	mov	r0, r4
 8002874:	4629      	mov	r1, r5
 8002876:	f7fd fedf 	bl	8000638 <__aeabi_dmul>
 800287a:	4602      	mov	r2, r0
 800287c:	460b      	mov	r3, r1
 800287e:	4610      	mov	r0, r2
 8002880:	4619      	mov	r1, r3
 8002882:	f04f 0200 	mov.w	r2, #0
 8002886:	4b27      	ldr	r3, [pc, #156]	@ (8002924 <bmi088_update+0x40c>)
 8002888:	f7fd fd1e 	bl	80002c8 <__aeabi_dsub>
 800288c:	4602      	mov	r2, r0
 800288e:	460b      	mov	r3, r1
 8002890:	4610      	mov	r0, r2
 8002892:	4619      	mov	r1, r3
 8002894:	a31e      	add	r3, pc, #120	@ (adr r3, 8002910 <bmi088_update+0x3f8>)
 8002896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800289a:	f7fd fecd 	bl	8000638 <__aeabi_dmul>
 800289e:	4602      	mov	r2, r0
 80028a0:	460b      	mov	r3, r1
 80028a2:	4610      	mov	r0, r2
 80028a4:	4619      	mov	r1, r3
 80028a6:	f04f 0200 	mov.w	r2, #0
 80028aa:	4b1c      	ldr	r3, [pc, #112]	@ (800291c <bmi088_update+0x404>)
 80028ac:	f7fd ffee 	bl	800088c <__aeabi_ddiv>
 80028b0:	4602      	mov	r2, r0
 80028b2:	460b      	mov	r3, r1
 80028b4:	4610      	mov	r0, r2
 80028b6:	4619      	mov	r1, r3
 80028b8:	f7fe f9b6 	bl	8000c28 <__aeabi_d2f>
 80028bc:	4602      	mov	r2, r0
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	665a      	str	r2, [r3, #100]	@ 0x64

		if(is_starded)
 80028c2:	4b1a      	ldr	r3, [pc, #104]	@ (800292c <bmi088_update+0x414>)
 80028c4:	781b      	ldrb	r3, [r3, #0]
 80028c6:	b2db      	uxtb	r3, r3
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d03b      	beq.n	8002944 <bmi088_update+0x42c>
		{
			BMI->datas.delta_time = BMI->datas.current_time - BMI->datas.last_time < 0 ? 0.0 : BMI->datas.current_time - BMI->datas.last_time;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	ed93 7a1b 	vldr	s14, [r3, #108]	@ 0x6c
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 80028d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80028e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028e4:	d502      	bpl.n	80028ec <bmi088_update+0x3d4>
 80028e6:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8002930 <bmi088_update+0x418>
 80028ea:	e007      	b.n	80028fc <bmi088_update+0x3e4>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	ed93 7a1b 	vldr	s14, [r3, #108]	@ 0x6c
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 80028f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	edc3 7a1d 	vstr	s15, [r3, #116]	@ 0x74
 8002902:	e022      	b.n	800294a <bmi088_update+0x432>
 8002904:	f3af 8000 	nop.w
 8002908:	00000000 	.word	0x00000000
 800290c:	40000000 	.word	0x40000000
 8002910:	51eb851f 	.word	0x51eb851f
 8002914:	40239eb8 	.word	0x40239eb8
 8002918:	40e00000 	.word	0x40e00000
 800291c:	408f4000 	.word	0x408f4000
 8002920:	3ff80000 	.word	0x3ff80000
 8002924:	40100000 	.word	0x40100000
 8002928:	402e0000 	.word	0x402e0000
 800292c:	20000246 	.word	0x20000246
	...
 8002938:	40438800 	.word	0x40438800
 800293c:	00000000 	.word	0x00000000
 8002940:	412e8480 	.word	0x412e8480
		}
		else
		{
			is_starded = 1;
 8002944:	4bac      	ldr	r3, [pc, #688]	@ (8002bf8 <bmi088_update+0x6e0>)
 8002946:	2201      	movs	r2, #1
 8002948:	701a      	strb	r2, [r3, #0]
		}

		BMI->datas.last_time = BMI->datas.current_time;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	671a      	str	r2, [r3, #112]	@ 0x70
		BMI->flags.isAccelDmaComplete = 0;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2200      	movs	r2, #0
 8002956:	709a      	strb	r2, [r3, #2]
		is_time_updated = 1;
 8002958:	4ba8      	ldr	r3, [pc, #672]	@ (8002bfc <bmi088_update+0x6e4>)
 800295a:	2201      	movs	r2, #1
 800295c:	701a      	strb	r2, [r3, #0]

		// Scaklk okuma kaldrld - sadece ivme ve gyro verisi kullanlacak
	}

	// Process gyroscope data if DMA transfer is complete
	if(BMI->flags.isGyroDmaComplete && is_time_updated)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	78db      	ldrb	r3, [r3, #3]
 8002962:	2b00      	cmp	r3, #0
 8002964:	f000 813b 	beq.w	8002bde <bmi088_update+0x6c6>
 8002968:	4ba4      	ldr	r3, [pc, #656]	@ (8002bfc <bmi088_update+0x6e4>)
 800296a:	781b      	ldrb	r3, [r3, #0]
 800296c:	b2db      	uxtb	r3, r3
 800296e:	2b00      	cmp	r3, #0
 8002970:	f000 8135 	beq.w	8002bde <bmi088_update+0x6c6>
	{
		int16_t gyro_x_16 = (BMI->datas.raw_gyro_data[1] << 8) | BMI->datas.raw_gyro_data[0];
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	f893 308e 	ldrb.w	r3, [r3, #142]	@ 0x8e
 800297a:	021b      	lsls	r3, r3, #8
 800297c:	b21a      	sxth	r2, r3
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 8002984:	b21b      	sxth	r3, r3
 8002986:	4313      	orrs	r3, r2
 8002988:	823b      	strh	r3, [r7, #16]
		int16_t gyro_y_16 = (BMI->datas.raw_gyro_data[3] << 8) | BMI->datas.raw_gyro_data[2];
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 8002990:	021b      	lsls	r3, r3, #8
 8002992:	b21a      	sxth	r2, r3
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	f893 308f 	ldrb.w	r3, [r3, #143]	@ 0x8f
 800299a:	b21b      	sxth	r3, r3
 800299c:	4313      	orrs	r3, r2
 800299e:	81fb      	strh	r3, [r7, #14]
		int16_t gyro_z_16 = (BMI->datas.raw_gyro_data[5] << 8) | BMI->datas.raw_gyro_data[4];
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 80029a6:	021b      	lsls	r3, r3, #8
 80029a8:	b21a      	sxth	r2, r3
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 80029b0:	b21b      	sxth	r3, r3
 80029b2:	4313      	orrs	r3, r2
 80029b4:	81bb      	strh	r3, [r7, #12]

		BMI->datas.gyro_x = (((float)gyro_x_16 / 32767.0) * (float)(2000 >> BMI->device_config.gyro_range) - BMI->device_config.offsets->gyro_offset[0]) * DEG_TO_RAD;
 80029b6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80029ba:	ee07 3a90 	vmov	s15, r3
 80029be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029c2:	ee17 0a90 	vmov	r0, s15
 80029c6:	f7fd fddf 	bl	8000588 <__aeabi_f2d>
 80029ca:	a387      	add	r3, pc, #540	@ (adr r3, 8002be8 <bmi088_update+0x6d0>)
 80029cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029d0:	f7fd ff5c 	bl	800088c <__aeabi_ddiv>
 80029d4:	4602      	mov	r2, r0
 80029d6:	460b      	mov	r3, r1
 80029d8:	4614      	mov	r4, r2
 80029da:	461d      	mov	r5, r3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	7b9b      	ldrb	r3, [r3, #14]
 80029e0:	461a      	mov	r2, r3
 80029e2:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80029e6:	4113      	asrs	r3, r2
 80029e8:	ee07 3a90 	vmov	s15, r3
 80029ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029f0:	ee17 0a90 	vmov	r0, s15
 80029f4:	f7fd fdc8 	bl	8000588 <__aeabi_f2d>
 80029f8:	4602      	mov	r2, r0
 80029fa:	460b      	mov	r3, r1
 80029fc:	4620      	mov	r0, r4
 80029fe:	4629      	mov	r1, r5
 8002a00:	f7fd fe1a 	bl	8000638 <__aeabi_dmul>
 8002a04:	4602      	mov	r2, r0
 8002a06:	460b      	mov	r3, r1
 8002a08:	4614      	mov	r4, r2
 8002a0a:	461d      	mov	r5, r3
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	699b      	ldr	r3, [r3, #24]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4618      	mov	r0, r3
 8002a14:	f7fd fdb8 	bl	8000588 <__aeabi_f2d>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	460b      	mov	r3, r1
 8002a1c:	4620      	mov	r0, r4
 8002a1e:	4629      	mov	r1, r5
 8002a20:	f7fd fc52 	bl	80002c8 <__aeabi_dsub>
 8002a24:	4602      	mov	r2, r0
 8002a26:	460b      	mov	r3, r1
 8002a28:	4610      	mov	r0, r2
 8002a2a:	4619      	mov	r1, r3
 8002a2c:	a370      	add	r3, pc, #448	@ (adr r3, 8002bf0 <bmi088_update+0x6d8>)
 8002a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a32:	f7fd fe01 	bl	8000638 <__aeabi_dmul>
 8002a36:	4602      	mov	r2, r0
 8002a38:	460b      	mov	r3, r1
 8002a3a:	4610      	mov	r0, r2
 8002a3c:	4619      	mov	r1, r3
 8002a3e:	f7fe f8f3 	bl	8000c28 <__aeabi_d2f>
 8002a42:	4602      	mov	r2, r0
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	61da      	str	r2, [r3, #28]
		BMI->datas.gyro_y = (((float)gyro_y_16 / 32767.0) * (float)(2000 >> BMI->device_config.gyro_range) - BMI->device_config.offsets->gyro_offset[1]) * DEG_TO_RAD;
 8002a48:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002a4c:	ee07 3a90 	vmov	s15, r3
 8002a50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a54:	ee17 0a90 	vmov	r0, s15
 8002a58:	f7fd fd96 	bl	8000588 <__aeabi_f2d>
 8002a5c:	a362      	add	r3, pc, #392	@ (adr r3, 8002be8 <bmi088_update+0x6d0>)
 8002a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a62:	f7fd ff13 	bl	800088c <__aeabi_ddiv>
 8002a66:	4602      	mov	r2, r0
 8002a68:	460b      	mov	r3, r1
 8002a6a:	4614      	mov	r4, r2
 8002a6c:	461d      	mov	r5, r3
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	7b9b      	ldrb	r3, [r3, #14]
 8002a72:	461a      	mov	r2, r3
 8002a74:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002a78:	4113      	asrs	r3, r2
 8002a7a:	ee07 3a90 	vmov	s15, r3
 8002a7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a82:	ee17 0a90 	vmov	r0, s15
 8002a86:	f7fd fd7f 	bl	8000588 <__aeabi_f2d>
 8002a8a:	4602      	mov	r2, r0
 8002a8c:	460b      	mov	r3, r1
 8002a8e:	4620      	mov	r0, r4
 8002a90:	4629      	mov	r1, r5
 8002a92:	f7fd fdd1 	bl	8000638 <__aeabi_dmul>
 8002a96:	4602      	mov	r2, r0
 8002a98:	460b      	mov	r3, r1
 8002a9a:	4614      	mov	r4, r2
 8002a9c:	461d      	mov	r5, r3
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	699b      	ldr	r3, [r3, #24]
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f7fd fd6f 	bl	8000588 <__aeabi_f2d>
 8002aaa:	4602      	mov	r2, r0
 8002aac:	460b      	mov	r3, r1
 8002aae:	4620      	mov	r0, r4
 8002ab0:	4629      	mov	r1, r5
 8002ab2:	f7fd fc09 	bl	80002c8 <__aeabi_dsub>
 8002ab6:	4602      	mov	r2, r0
 8002ab8:	460b      	mov	r3, r1
 8002aba:	4610      	mov	r0, r2
 8002abc:	4619      	mov	r1, r3
 8002abe:	a34c      	add	r3, pc, #304	@ (adr r3, 8002bf0 <bmi088_update+0x6d8>)
 8002ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ac4:	f7fd fdb8 	bl	8000638 <__aeabi_dmul>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	460b      	mov	r3, r1
 8002acc:	4610      	mov	r0, r2
 8002ace:	4619      	mov	r1, r3
 8002ad0:	f7fe f8aa 	bl	8000c28 <__aeabi_d2f>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	621a      	str	r2, [r3, #32]
		BMI->datas.gyro_z = (((float)gyro_z_16 / 32767.0) * (float)(2000 >> BMI->device_config.gyro_range) - BMI->device_config.offsets->gyro_offset[2]) * DEG_TO_RAD;
 8002ada:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002ade:	ee07 3a90 	vmov	s15, r3
 8002ae2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ae6:	ee17 0a90 	vmov	r0, s15
 8002aea:	f7fd fd4d 	bl	8000588 <__aeabi_f2d>
 8002aee:	a33e      	add	r3, pc, #248	@ (adr r3, 8002be8 <bmi088_update+0x6d0>)
 8002af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002af4:	f7fd feca 	bl	800088c <__aeabi_ddiv>
 8002af8:	4602      	mov	r2, r0
 8002afa:	460b      	mov	r3, r1
 8002afc:	4614      	mov	r4, r2
 8002afe:	461d      	mov	r5, r3
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	7b9b      	ldrb	r3, [r3, #14]
 8002b04:	461a      	mov	r2, r3
 8002b06:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002b0a:	4113      	asrs	r3, r2
 8002b0c:	ee07 3a90 	vmov	s15, r3
 8002b10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b14:	ee17 0a90 	vmov	r0, s15
 8002b18:	f7fd fd36 	bl	8000588 <__aeabi_f2d>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	460b      	mov	r3, r1
 8002b20:	4620      	mov	r0, r4
 8002b22:	4629      	mov	r1, r5
 8002b24:	f7fd fd88 	bl	8000638 <__aeabi_dmul>
 8002b28:	4602      	mov	r2, r0
 8002b2a:	460b      	mov	r3, r1
 8002b2c:	4614      	mov	r4, r2
 8002b2e:	461d      	mov	r5, r3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	699b      	ldr	r3, [r3, #24]
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	4618      	mov	r0, r3
 8002b38:	f7fd fd26 	bl	8000588 <__aeabi_f2d>
 8002b3c:	4602      	mov	r2, r0
 8002b3e:	460b      	mov	r3, r1
 8002b40:	4620      	mov	r0, r4
 8002b42:	4629      	mov	r1, r5
 8002b44:	f7fd fbc0 	bl	80002c8 <__aeabi_dsub>
 8002b48:	4602      	mov	r2, r0
 8002b4a:	460b      	mov	r3, r1
 8002b4c:	4610      	mov	r0, r2
 8002b4e:	4619      	mov	r1, r3
 8002b50:	a327      	add	r3, pc, #156	@ (adr r3, 8002bf0 <bmi088_update+0x6d8>)
 8002b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b56:	f7fd fd6f 	bl	8000638 <__aeabi_dmul>
 8002b5a:	4602      	mov	r2, r0
 8002b5c:	460b      	mov	r3, r1
 8002b5e:	4610      	mov	r0, r2
 8002b60:	4619      	mov	r1, r3
 8002b62:	f7fe f861 	bl	8000c28 <__aeabi_d2f>
 8002b66:	4602      	mov	r2, r0
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	625a      	str	r2, [r3, #36]	@ 0x24

		Orientation_Update(BMI->datas.gyro_y, -BMI->datas.gyro_x, BMI->datas.gyro_z, BMI->datas.acc_y, -BMI->datas.acc_x, BMI->datas.acc_z, BMI->datas.delta_time);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	ed93 7a08 	vldr	s14, [r3, #32]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	edd3 7a07 	vldr	s15, [r3, #28]
 8002b78:	eef1 6a67 	vneg.f32	s13, s15
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	ed93 6a09 	vldr	s12, [r3, #36]	@ 0x24
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	edd3 5a18 	vldr	s11, [r3, #96]	@ 0x60
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 8002b8e:	eef1 7a67 	vneg.f32	s15, s15
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	ed93 5a19 	vldr	s10, [r3, #100]	@ 0x64
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	edd3 4a1d 	vldr	s9, [r3, #116]	@ 0x74
 8002b9e:	eeb0 3a64 	vmov.f32	s6, s9
 8002ba2:	eef0 2a45 	vmov.f32	s5, s10
 8002ba6:	eeb0 2a67 	vmov.f32	s4, s15
 8002baa:	eef0 1a65 	vmov.f32	s3, s11
 8002bae:	eeb0 1a46 	vmov.f32	s2, s12
 8002bb2:	eef0 0a66 	vmov.f32	s1, s13
 8002bb6:	eeb0 0a47 	vmov.f32	s0, s14
 8002bba:	f003 f97f 	bl	8005ebc <Orientation_Update>
		BMI->datas.theta = quaternionToThetaZ();
 8002bbe:	f003 fdf1 	bl	80067a4 <quaternionToThetaZ>
 8002bc2:	eef0 7a40 	vmov.f32	s15, s0
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
		is_gyro_renewed = 1;
 8002bcc:	4b0c      	ldr	r3, [pc, #48]	@ (8002c00 <bmi088_update+0x6e8>)
 8002bce:	2201      	movs	r2, #1
 8002bd0:	701a      	strb	r2, [r3, #0]

		BMI->flags.isGyroDmaComplete = 0;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	70da      	strb	r2, [r3, #3]
		is_time_updated = 0;
 8002bd8:	4b08      	ldr	r3, [pc, #32]	@ (8002bfc <bmi088_update+0x6e4>)
 8002bda:	2200      	movs	r2, #0
 8002bdc:	701a      	strb	r2, [r3, #0]
	}
}
 8002bde:	bf00      	nop
 8002be0:	3720      	adds	r7, #32
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bdb0      	pop	{r4, r5, r7, pc}
 8002be6:	bf00      	nop
 8002be8:	00000000 	.word	0x00000000
 8002bec:	40dfffc0 	.word	0x40dfffc0
 8002bf0:	a0000000 	.word	0xa0000000
 8002bf4:	3f91df46 	.word	0x3f91df46
 8002bf8:	20000246 	.word	0x20000246
 8002bfc:	20000245 	.word	0x20000245
 8002c00:	20000247 	.word	0x20000247

08002c04 <bmi088_set_accel_INT>:


void bmi088_set_accel_INT(bmi088_struct_t* BMI)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b083      	sub	sp, #12
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
	BMI->flags.isAccelUpdated = 1;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2201      	movs	r2, #1
 8002c10:	705a      	strb	r2, [r3, #1]
}
 8002c12:	bf00      	nop
 8002c14:	370c      	adds	r7, #12
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr

08002c1e <bmi088_set_gyro_INT>:

void bmi088_set_gyro_INT(bmi088_struct_t* BMI)
{
 8002c1e:	b480      	push	{r7}
 8002c20:	b083      	sub	sp, #12
 8002c22:	af00      	add	r7, sp, #0
 8002c24:	6078      	str	r0, [r7, #4]
	BMI->flags.isGyroUpdated = 1;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2201      	movs	r2, #1
 8002c2a:	701a      	strb	r2, [r3, #0]
}
 8002c2c:	bf00      	nop
 8002c2e:	370c      	adds	r7, #12
 8002c30:	46bd      	mov	sp, r7
 8002c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c36:	4770      	bx	lr

08002c38 <get_offset>:
	HAL_I2C_Mem_Read(BMI->device_config.BMI_I2c, GYRO_I2C_ADD, GYRO_CHIP_ID, I2C_MEMADD_SIZE_8BIT, &data, 1, 50);
	return data;
}

void get_offset(bmi088_struct_t* BMI)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b086      	sub	sp, #24
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
	int offsetCounter = 0;
 8002c40:	2300      	movs	r3, #0
 8002c42:	617b      	str	r3, [r7, #20]
	uint32_t timeout_start = HAL_GetTick();
 8002c44:	f004 ff98 	bl	8007b78 <HAL_GetTick>
 8002c48:	6138      	str	r0, [r7, #16]
	const uint32_t TIMEOUT_MS = 10000; // 10 saniye timeout
 8002c4a:	f242 7310 	movw	r3, #10000	@ 0x2710
 8002c4e:	60fb      	str	r3, [r7, #12]

	while(1)
	{
		// Timeout kontrol
		if(HAL_GetTick() - timeout_start > TIMEOUT_MS)
 8002c50:	f004 ff92 	bl	8007b78 <HAL_GetTick>
 8002c54:	4602      	mov	r2, r0
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	1ad3      	subs	r3, r2, r3
 8002c5a:	68fa      	ldr	r2, [r7, #12]
 8002c5c:	429a      	cmp	r2, r3
 8002c5e:	d35e      	bcc.n	8002d1e <get_offset+0xe6>
		{

			return;
		}
		
		bmi088_update(BMI);
 8002c60:	6878      	ldr	r0, [r7, #4]
 8002c62:	f7ff fc59 	bl	8002518 <bmi088_update>
		if(is_gyro_renewed == 1)
 8002c66:	4b30      	ldr	r3, [pc, #192]	@ (8002d28 <get_offset+0xf0>)
 8002c68:	781b      	ldrb	r3, [r3, #0]
 8002c6a:	b2db      	uxtb	r3, r3
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d1ef      	bne.n	8002c50 <get_offset+0x18>
		{
			if(offsetCounter < 1000)
 8002c70:	697b      	ldr	r3, [r7, #20]
 8002c72:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002c76:	da2d      	bge.n	8002cd4 <get_offset+0x9c>
			{
				BMI->device_config.offsets->gyro_offset[0] += BMI->datas.gyro_x;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	699b      	ldr	r3, [r3, #24]
 8002c7c:	ed93 7a00 	vldr	s14, [r3]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	edd3 7a07 	vldr	s15, [r3, #28]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	699b      	ldr	r3, [r3, #24]
 8002c8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c8e:	edc3 7a00 	vstr	s15, [r3]
				BMI->device_config.offsets->gyro_offset[1] += BMI->datas.gyro_y;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	699b      	ldr	r3, [r3, #24]
 8002c96:	ed93 7a01 	vldr	s14, [r3, #4]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	edd3 7a08 	vldr	s15, [r3, #32]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	699b      	ldr	r3, [r3, #24]
 8002ca4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ca8:	edc3 7a01 	vstr	s15, [r3, #4]
				BMI->device_config.offsets->gyro_offset[2] += BMI->datas.gyro_z;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	699b      	ldr	r3, [r3, #24]
 8002cb0:	ed93 7a02 	vldr	s14, [r3, #8]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	699b      	ldr	r3, [r3, #24]
 8002cbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cc2:	edc3 7a02 	vstr	s15, [r3, #8]
				offsetCounter++;
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	3301      	adds	r3, #1
 8002cca:	617b      	str	r3, [r7, #20]
				BMI->device_config.offsets->gyro_offset[2] /= 1000.0;
				//quaternionSet_zero();
				break;
				//Error_Handler();
			}
			is_gyro_renewed = 0;
 8002ccc:	4b16      	ldr	r3, [pc, #88]	@ (8002d28 <get_offset+0xf0>)
 8002cce:	2200      	movs	r2, #0
 8002cd0:	701a      	strb	r2, [r3, #0]
 8002cd2:	e7bd      	b.n	8002c50 <get_offset+0x18>
				BMI->device_config.offsets->gyro_offset[0] /= 1000.0;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	699b      	ldr	r3, [r3, #24]
 8002cd8:	ed93 7a00 	vldr	s14, [r3]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	699b      	ldr	r3, [r3, #24]
 8002ce0:	eddf 6a12 	vldr	s13, [pc, #72]	@ 8002d2c <get_offset+0xf4>
 8002ce4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ce8:	edc3 7a00 	vstr	s15, [r3]
				BMI->device_config.offsets->gyro_offset[1] /= 1000.0;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	699b      	ldr	r3, [r3, #24]
 8002cf0:	ed93 7a01 	vldr	s14, [r3, #4]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	699b      	ldr	r3, [r3, #24]
 8002cf8:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8002d2c <get_offset+0xf4>
 8002cfc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d00:	edc3 7a01 	vstr	s15, [r3, #4]
				BMI->device_config.offsets->gyro_offset[2] /= 1000.0;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	699b      	ldr	r3, [r3, #24]
 8002d08:	ed93 7a02 	vldr	s14, [r3, #8]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	699b      	ldr	r3, [r3, #24]
 8002d10:	eddf 6a06 	vldr	s13, [pc, #24]	@ 8002d2c <get_offset+0xf4>
 8002d14:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d18:	edc3 7a02 	vstr	s15, [r3, #8]
				break;
 8002d1c:	e000      	b.n	8002d20 <get_offset+0xe8>
			return;
 8002d1e:	bf00      	nop
		}

	}
}
 8002d20:	3718      	adds	r7, #24
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	bf00      	nop
 8002d28:	20000247 	.word	0x20000247
 8002d2c:	447a0000 	.word	0x447a0000

08002d30 <bmi088_accel_dma_complete_callback>:
/**
 * @brief Accelerometer DMA complete callback
 * @param BMI Pointer to BMI088 structure
 */
void bmi088_accel_dma_complete_callback(bmi088_struct_t* BMI)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
	BMI->flags.isAccelDmaComplete = 1;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	709a      	strb	r2, [r3, #2]
	BMI->flags.isDmaTransferActive = 0;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2200      	movs	r2, #0
 8002d42:	711a      	strb	r2, [r3, #4]
	BMI->flags.isAccelUpdated = 0;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2200      	movs	r2, #0
 8002d48:	705a      	strb	r2, [r3, #1]
}
 8002d4a:	bf00      	nop
 8002d4c:	370c      	adds	r7, #12
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d54:	4770      	bx	lr

08002d56 <bmi088_gyro_dma_complete_callback>:
/**
 * @brief Gyroscope DMA complete callback
 * @param BMI Pointer to BMI088 structure
 */
void bmi088_gyro_dma_complete_callback(bmi088_struct_t* BMI)
{
 8002d56:	b480      	push	{r7}
 8002d58:	b083      	sub	sp, #12
 8002d5a:	af00      	add	r7, sp, #0
 8002d5c:	6078      	str	r0, [r7, #4]
	BMI->flags.isGyroDmaComplete = 1;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2201      	movs	r2, #1
 8002d62:	70da      	strb	r2, [r3, #3]
	BMI->flags.isDmaTransferActive = 0;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2200      	movs	r2, #0
 8002d68:	711a      	strb	r2, [r3, #4]
	BMI->flags.isGyroUpdated = 0;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	701a      	strb	r2, [r3, #0]
}
 8002d70:	bf00      	nop
 8002d72:	370c      	adds	r7, #12
 8002d74:	46bd      	mov	sp, r7
 8002d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7a:	4770      	bx	lr

08002d7c <e22_init>:
  * @param  lora_conf_struct: pointer to the lora configuration struct.
  * @param  huart: pointer to the uart handler typedef.
  * @retval None
  */
void e22_init(e22_conf_struct_t *lora_conf_struct, UART_HandleTypeDef* huart)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b086      	sub	sp, #24
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
 8002d84:	6039      	str	r1, [r7, #0]
	data_packet[0] = 0xC0;	//Set register command.
 8002d86:	4b4a      	ldr	r3, [pc, #296]	@ (8002eb0 <e22_init+0x134>)
 8002d88:	22c0      	movs	r2, #192	@ 0xc0
 8002d8a:	701a      	strb	r2, [r3, #0]
	data_packet[1] = 0x03;	//Starting from byte 0x03
 8002d8c:	4b48      	ldr	r3, [pc, #288]	@ (8002eb0 <e22_init+0x134>)
 8002d8e:	2203      	movs	r2, #3
 8002d90:	705a      	strb	r2, [r3, #1]
	data_packet[2] = 0x04;	//6 bytes will be configured.
 8002d92:	4b47      	ldr	r3, [pc, #284]	@ (8002eb0 <e22_init+0x134>)
 8002d94:	2204      	movs	r2, #4
 8002d96:	709a      	strb	r2, [r3, #2]
	data_packet[3] = lora_conf_struct->air_rate | (lora_conf_struct->parity_bit << 3) | (lora_conf_struct->baud_rate << 5);																									//Wireless air data ratebps, Serial parity bit, UART Serial port ratebps).
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	7c5b      	ldrb	r3, [r3, #17]
 8002d9c:	b25a      	sxtb	r2, r3
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	7c1b      	ldrb	r3, [r3, #16]
 8002da2:	00db      	lsls	r3, r3, #3
 8002da4:	b25b      	sxtb	r3, r3
 8002da6:	4313      	orrs	r3, r2
 8002da8:	b25a      	sxtb	r2, r3
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	7bdb      	ldrb	r3, [r3, #15]
 8002dae:	015b      	lsls	r3, r3, #5
 8002db0:	b25b      	sxtb	r3, r3
 8002db2:	4313      	orrs	r3, r2
 8002db4:	b25b      	sxtb	r3, r3
 8002db6:	b2da      	uxtb	r2, r3
 8002db8:	4b3d      	ldr	r3, [pc, #244]	@ (8002eb0 <e22_init+0x134>)
 8002dba:	70da      	strb	r2, [r3, #3]
	data_packet[4] = lora_conf_struct->power | (lora_conf_struct->rssi_noise << 5) | (lora_conf_struct->packet_size << 6);																									//Transmitting power, RSSI anbient noise enable, Sub packet settings.
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	7d1b      	ldrb	r3, [r3, #20]
 8002dc0:	b25a      	sxtb	r2, r3
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	7cdb      	ldrb	r3, [r3, #19]
 8002dc6:	015b      	lsls	r3, r3, #5
 8002dc8:	b25b      	sxtb	r3, r3
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	b25a      	sxtb	r2, r3
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	7c9b      	ldrb	r3, [r3, #18]
 8002dd2:	019b      	lsls	r3, r3, #6
 8002dd4:	b25b      	sxtb	r3, r3
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	b25b      	sxtb	r3, r3
 8002dda:	b2da      	uxtb	r2, r3
 8002ddc:	4b34      	ldr	r3, [pc, #208]	@ (8002eb0 <e22_init+0x134>)
 8002dde:	711a      	strb	r2, [r3, #4]
	data_packet[5] = lora_conf_struct->channel;																																											//channel 0-83 (410.125 + CH *1M)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	7d5a      	ldrb	r2, [r3, #21]
 8002de4:	4b32      	ldr	r3, [pc, #200]	@ (8002eb0 <e22_init+0x134>)
 8002de6:	715a      	strb	r2, [r3, #5]
	data_packet[6] = lora_conf_struct->wor_cycle | (lora_conf_struct->wor << 3) | (lora_conf_struct->lbt << 4) | (lora_conf_struct->repeater_func << 5) | (lora_conf_struct->mode << 6) | (lora_conf_struct->rssi_enable << 7);	//WOR cycle time, WOR transceiver control, LBT enable, Repeater function, Transmission mode, Enable RSSI.
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	7edb      	ldrb	r3, [r3, #27]
 8002dec:	b25a      	sxtb	r2, r3
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	7e9b      	ldrb	r3, [r3, #26]
 8002df2:	00db      	lsls	r3, r3, #3
 8002df4:	b25b      	sxtb	r3, r3
 8002df6:	4313      	orrs	r3, r2
 8002df8:	b25a      	sxtb	r2, r3
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	7e5b      	ldrb	r3, [r3, #25]
 8002dfe:	011b      	lsls	r3, r3, #4
 8002e00:	b25b      	sxtb	r3, r3
 8002e02:	4313      	orrs	r3, r2
 8002e04:	b25a      	sxtb	r2, r3
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	7e1b      	ldrb	r3, [r3, #24]
 8002e0a:	015b      	lsls	r3, r3, #5
 8002e0c:	b25b      	sxtb	r3, r3
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	b25a      	sxtb	r2, r3
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	7ddb      	ldrb	r3, [r3, #23]
 8002e16:	019b      	lsls	r3, r3, #6
 8002e18:	b25b      	sxtb	r3, r3
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	b25a      	sxtb	r2, r3
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	7d9b      	ldrb	r3, [r3, #22]
 8002e22:	01db      	lsls	r3, r3, #7
 8002e24:	b25b      	sxtb	r3, r3
 8002e26:	4313      	orrs	r3, r2
 8002e28:	b25b      	sxtb	r3, r3
 8002e2a:	b2da      	uxtb	r2, r3
 8002e2c:	4b20      	ldr	r3, [pc, #128]	@ (8002eb0 <e22_init+0x134>)
 8002e2e:	719a      	strb	r2, [r3, #6]
	data_packet[7] = (uint8_t)(lora_conf_struct->key >> 8);																																								//high byte of key
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	8b9b      	ldrh	r3, [r3, #28]
 8002e34:	0a1b      	lsrs	r3, r3, #8
 8002e36:	b29b      	uxth	r3, r3
 8002e38:	b2da      	uxtb	r2, r3
 8002e3a:	4b1d      	ldr	r3, [pc, #116]	@ (8002eb0 <e22_init+0x134>)
 8002e3c:	71da      	strb	r2, [r3, #7]
	data_packet[8] = (uint8_t)(lora_conf_struct->key);																																									//low byte of key
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	8b9b      	ldrh	r3, [r3, #28]
 8002e42:	b2da      	uxtb	r2, r3
 8002e44:	4b1a      	ldr	r3, [pc, #104]	@ (8002eb0 <e22_init+0x134>)
 8002e46:	721a      	strb	r2, [r3, #8]


	//UART transmits the configuration datas.
	uint8_t response[7] = {0};
 8002e48:	2300      	movs	r3, #0
 8002e4a:	60fb      	str	r3, [r7, #12]
 8002e4c:	f107 0310 	add.w	r3, r7, #16
 8002e50:	2100      	movs	r1, #0
 8002e52:	460a      	mov	r2, r1
 8002e54:	801a      	strh	r2, [r3, #0]
 8002e56:	460a      	mov	r2, r1
 8002e58:	709a      	strb	r2, [r3, #2]
	for(int i = 0; i < 10; i++)
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	617b      	str	r3, [r7, #20]
 8002e5e:	e01d      	b.n	8002e9c <e22_init+0x120>
	{
		HAL_UART_Transmit(huart, data_packet, 7, 50);
 8002e60:	2332      	movs	r3, #50	@ 0x32
 8002e62:	2207      	movs	r2, #7
 8002e64:	4912      	ldr	r1, [pc, #72]	@ (8002eb0 <e22_init+0x134>)
 8002e66:	6838      	ldr	r0, [r7, #0]
 8002e68:	f00a fce0 	bl	800d82c <HAL_UART_Transmit>
		HAL_UART_Receive(huart, response, 7, 50);
 8002e6c:	f107 010c 	add.w	r1, r7, #12
 8002e70:	2332      	movs	r3, #50	@ 0x32
 8002e72:	2207      	movs	r2, #7
 8002e74:	6838      	ldr	r0, [r7, #0]
 8002e76:	f00a fd64 	bl	800d942 <HAL_UART_Receive>
		if(memcmp(&response[1], &data_packet[1], 6) == 0)
 8002e7a:	f107 030c 	add.w	r3, r7, #12
 8002e7e:	3301      	adds	r3, #1
 8002e80:	2206      	movs	r2, #6
 8002e82:	490c      	ldr	r1, [pc, #48]	@ (8002eb4 <e22_init+0x138>)
 8002e84:	4618      	mov	r0, r3
 8002e86:	f00d f874 	bl	800ff72 <memcmp>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d009      	beq.n	8002ea4 <e22_init+0x128>
			break;
		HAL_Delay(10);
 8002e90:	200a      	movs	r0, #10
 8002e92:	f004 fe7d 	bl	8007b90 <HAL_Delay>
	for(int i = 0; i < 10; i++)
 8002e96:	697b      	ldr	r3, [r7, #20]
 8002e98:	3301      	adds	r3, #1
 8002e9a:	617b      	str	r3, [r7, #20]
 8002e9c:	697b      	ldr	r3, [r7, #20]
 8002e9e:	2b09      	cmp	r3, #9
 8002ea0:	ddde      	ble.n	8002e60 <e22_init+0xe4>
	  }
	}
	*/


}
 8002ea2:	e000      	b.n	8002ea6 <e22_init+0x12a>
			break;
 8002ea4:	bf00      	nop
}
 8002ea6:	bf00      	nop
 8002ea8:	3718      	adds	r7, #24
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	2000024c 	.word	0x2000024c
 8002eb4:	2000024d 	.word	0x2000024d

08002eb8 <e22_config_mode>:
	HAL_GPIO_WritePin(RF_M1_GPIO_Port, RF_M1_Pin, GPIO_PIN_SET);
}


void e22_config_mode(e22_conf_struct_t *lora_conf_struct)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b082      	sub	sp, #8
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
	//For config mode M0 -> 0    M1 -> 1
	HAL_GPIO_WritePin(RF_M0_GPIO_Port, RF_M0_Pin, GPIO_PIN_RESET);
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	2104      	movs	r1, #4
 8002ec4:	4805      	ldr	r0, [pc, #20]	@ (8002edc <e22_config_mode+0x24>)
 8002ec6:	f006 fadd 	bl	8009484 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RF_M1_GPIO_Port, RF_M1_Pin, GPIO_PIN_SET);
 8002eca:	2201      	movs	r2, #1
 8002ecc:	2108      	movs	r1, #8
 8002ece:	4803      	ldr	r0, [pc, #12]	@ (8002edc <e22_config_mode+0x24>)
 8002ed0:	f006 fad8 	bl	8009484 <HAL_GPIO_WritePin>
}
 8002ed4:	bf00      	nop
 8002ed6:	3708      	adds	r7, #8
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}
 8002edc:	40020800 	.word	0x40020800

08002ee0 <e22_transmit_mode>:

void e22_transmit_mode(e22_conf_struct_t *lora_conf_struct)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b082      	sub	sp, #8
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
	//For transmission mode M0 -> 0    M1 -> 0
	HAL_GPIO_WritePin(RF_M0_GPIO_Port, RF_M0_Pin, GPIO_PIN_RESET);
 8002ee8:	2200      	movs	r2, #0
 8002eea:	2104      	movs	r1, #4
 8002eec:	4805      	ldr	r0, [pc, #20]	@ (8002f04 <e22_transmit_mode+0x24>)
 8002eee:	f006 fac9 	bl	8009484 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RF_M1_GPIO_Port, RF_M1_Pin, GPIO_PIN_RESET);
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	2108      	movs	r1, #8
 8002ef6:	4803      	ldr	r0, [pc, #12]	@ (8002f04 <e22_transmit_mode+0x24>)
 8002ef8:	f006 fac4 	bl	8009484 <HAL_GPIO_WritePin>
}
 8002efc:	bf00      	nop
 8002efe:	3708      	adds	r7, #8
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}
 8002f04:	40020800 	.word	0x40020800

08002f08 <flight_algorithm_update>:

/**
 * @brief Update flight algorithm with sensor data
 */
void flight_algorithm_update(BME_280_t* bme, bmi088_struct_t* bmi, sensor_fusion_t* sensor_fusion)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b086      	sub	sp, #24
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	60f8      	str	r0, [r7, #12]
 8002f10:	60b9      	str	r1, [r7, #8]
 8002f12:	607a      	str	r2, [r7, #4]
    // Calculate key metrics
    float total_acceleration = calculate_total_acceleration(bmi);
 8002f14:	68b8      	ldr	r0, [r7, #8]
 8002f16:	f000 f977 	bl	8003208 <calculate_total_acceleration>
 8002f1a:	ed87 0a05 	vstr	s0, [r7, #20]

    // Status bits are cumulative - once set they remain set
    // Each phase builds on the previous phase's status bits

    // State machine for flight phases
    switch (current_phase) {
 8002f1e:	4ba2      	ldr	r3, [pc, #648]	@ (80031a8 <flight_algorithm_update+0x2a0>)
 8002f20:	781b      	ldrb	r3, [r3, #0]
 8002f22:	2b04      	cmp	r3, #4
 8002f24:	f200 8165 	bhi.w	80031f2 <flight_algorithm_update+0x2ea>
 8002f28:	a201      	add	r2, pc, #4	@ (adr r2, 8002f30 <flight_algorithm_update+0x28>)
 8002f2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f2e:	bf00      	nop
 8002f30:	08002f45 	.word	0x08002f45
 8002f34:	08002fc7 	.word	0x08002fc7
 8002f38:	08003047 	.word	0x08003047
 8002f3c:	080031f3 	.word	0x080031f3
 8002f40:	080031f3 	.word	0x080031f3
        case PHASE_IDLE:
            // Detect launch using acceleration threshold
            if (total_acceleration > launch_accel_threshold) {
 8002f44:	4b99      	ldr	r3, [pc, #612]	@ (80031ac <flight_algorithm_update+0x2a4>)
 8002f46:	edd3 7a00 	vldr	s15, [r3]
 8002f4a:	ed97 7a05 	vldr	s14, [r7, #20]
 8002f4e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f56:	dd15      	ble.n	8002f84 <flight_algorithm_update+0x7c>
                current_phase = PHASE_BOOST;
 8002f58:	4b93      	ldr	r3, [pc, #588]	@ (80031a8 <flight_algorithm_update+0x2a0>)
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	701a      	strb	r2, [r3, #0]
                is_rising = 1;
 8002f5e:	4b94      	ldr	r3, [pc, #592]	@ (80031b0 <flight_algorithm_update+0x2a8>)
 8002f60:	2201      	movs	r2, #1
 8002f62:	701a      	strb	r2, [r3, #0]
                flight_start_time = HAL_GetTick();
 8002f64:	f004 fe08 	bl	8007b78 <HAL_GetTick>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	4a92      	ldr	r2, [pc, #584]	@ (80031b4 <flight_algorithm_update+0x2ac>)
 8002f6c:	6013      	str	r3, [r2, #0]
                status_bits |= 0x0001; // Set Bit 0: Rocket launch detected
 8002f6e:	4b92      	ldr	r3, [pc, #584]	@ (80031b8 <flight_algorithm_update+0x2b0>)
 8002f70:	881b      	ldrh	r3, [r3, #0]
 8002f72:	f043 0301 	orr.w	r3, r3, #1
 8002f76:	b29a      	uxth	r2, r3
 8002f78:	4b8f      	ldr	r3, [pc, #572]	@ (80031b8 <flight_algorithm_update+0x2b0>)
 8002f7a:	801a      	strh	r2, [r3, #0]
                durum_verisi = 2;
 8002f7c:	4b8f      	ldr	r3, [pc, #572]	@ (80031bc <flight_algorithm_update+0x2b4>)
 8002f7e:	2202      	movs	r2, #2
 8002f80:	701a      	strb	r2, [r3, #0]
				is_rising = 1;
				flight_start_time = HAL_GetTick();
				status_bits |= 0x0001; // Set Bit 0: Rocket launch detected
				durum_verisi = 2;
            }
            break;
 8002f82:	e136      	b.n	80031f2 <flight_algorithm_update+0x2ea>
            else if(sensor_fusion->velocity > RISING_VELOCITY_TRESHOLD){
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	edd3 7a01 	vldr	s15, [r3, #4]
 8002f8a:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8002f8e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f96:	dc00      	bgt.n	8002f9a <flight_algorithm_update+0x92>
            break;
 8002f98:	e12b      	b.n	80031f2 <flight_algorithm_update+0x2ea>
            	current_phase = PHASE_BOOST;
 8002f9a:	4b83      	ldr	r3, [pc, #524]	@ (80031a8 <flight_algorithm_update+0x2a0>)
 8002f9c:	2201      	movs	r2, #1
 8002f9e:	701a      	strb	r2, [r3, #0]
				is_rising = 1;
 8002fa0:	4b83      	ldr	r3, [pc, #524]	@ (80031b0 <flight_algorithm_update+0x2a8>)
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	701a      	strb	r2, [r3, #0]
				flight_start_time = HAL_GetTick();
 8002fa6:	f004 fde7 	bl	8007b78 <HAL_GetTick>
 8002faa:	4603      	mov	r3, r0
 8002fac:	4a81      	ldr	r2, [pc, #516]	@ (80031b4 <flight_algorithm_update+0x2ac>)
 8002fae:	6013      	str	r3, [r2, #0]
				status_bits |= 0x0001; // Set Bit 0: Rocket launch detected
 8002fb0:	4b81      	ldr	r3, [pc, #516]	@ (80031b8 <flight_algorithm_update+0x2b0>)
 8002fb2:	881b      	ldrh	r3, [r3, #0]
 8002fb4:	f043 0301 	orr.w	r3, r3, #1
 8002fb8:	b29a      	uxth	r2, r3
 8002fba:	4b7f      	ldr	r3, [pc, #508]	@ (80031b8 <flight_algorithm_update+0x2b0>)
 8002fbc:	801a      	strh	r2, [r3, #0]
				durum_verisi = 2;
 8002fbe:	4b7f      	ldr	r3, [pc, #508]	@ (80031bc <flight_algorithm_update+0x2b4>)
 8002fc0:	2202      	movs	r2, #2
 8002fc2:	701a      	strb	r2, [r3, #0]
            break;
 8002fc4:	e115      	b.n	80031f2 <flight_algorithm_update+0x2ea>

        case PHASE_BOOST:
            // After boost phase (typically 7-9 seconds)
            if (HAL_GetTick() - flight_start_time > 8000) {
 8002fc6:	f004 fdd7 	bl	8007b78 <HAL_GetTick>
 8002fca:	4602      	mov	r2, r0
 8002fcc:	4b79      	ldr	r3, [pc, #484]	@ (80031b4 <flight_algorithm_update+0x2ac>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	1ad3      	subs	r3, r2, r3
 8002fd2:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8002fd6:	d90f      	bls.n	8002ff8 <flight_algorithm_update+0xf0>
                current_phase = PHASE_COAST;
 8002fd8:	4b73      	ldr	r3, [pc, #460]	@ (80031a8 <flight_algorithm_update+0x2a0>)
 8002fda:	2202      	movs	r2, #2
 8002fdc:	701a      	strb	r2, [r3, #0]
                is_stabilized = 1;
 8002fde:	4b78      	ldr	r3, [pc, #480]	@ (80031c0 <flight_algorithm_update+0x2b8>)
 8002fe0:	2201      	movs	r2, #1
 8002fe2:	701a      	strb	r2, [r3, #0]
                status_bits |= 0x0002; // Set Bit 1: Motor burn prevention period ended
 8002fe4:	4b74      	ldr	r3, [pc, #464]	@ (80031b8 <flight_algorithm_update+0x2b0>)
 8002fe6:	881b      	ldrh	r3, [r3, #0]
 8002fe8:	f043 0302 	orr.w	r3, r3, #2
 8002fec:	b29a      	uxth	r2, r3
 8002fee:	4b72      	ldr	r3, [pc, #456]	@ (80031b8 <flight_algorithm_update+0x2b0>)
 8002ff0:	801a      	strh	r2, [r3, #0]
                durum_verisi = 3;
 8002ff2:	4b72      	ldr	r3, [pc, #456]	@ (80031bc <flight_algorithm_update+0x2b4>)
 8002ff4:	2203      	movs	r2, #3
 8002ff6:	701a      	strb	r2, [r3, #0]
            }
            if(bmi->datas.acc_x < 0.0 && burnout_counter < 10){
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 8002ffe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003002:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003006:	d508      	bpl.n	800301a <flight_algorithm_update+0x112>
 8003008:	4b6e      	ldr	r3, [pc, #440]	@ (80031c4 <flight_algorithm_update+0x2bc>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	2b09      	cmp	r3, #9
 800300e:	dc04      	bgt.n	800301a <flight_algorithm_update+0x112>
            	burnout_counter++;
 8003010:	4b6c      	ldr	r3, [pc, #432]	@ (80031c4 <flight_algorithm_update+0x2bc>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	3301      	adds	r3, #1
 8003016:	4a6b      	ldr	r2, [pc, #428]	@ (80031c4 <flight_algorithm_update+0x2bc>)
 8003018:	6013      	str	r3, [r2, #0]
            }
            if(burnout_counter == 10){
 800301a:	4b6a      	ldr	r3, [pc, #424]	@ (80031c4 <flight_algorithm_update+0x2bc>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	2b0a      	cmp	r3, #10
 8003020:	f040 80c0 	bne.w	80031a4 <flight_algorithm_update+0x29c>
                current_phase = PHASE_COAST;
 8003024:	4b60      	ldr	r3, [pc, #384]	@ (80031a8 <flight_algorithm_update+0x2a0>)
 8003026:	2202      	movs	r2, #2
 8003028:	701a      	strb	r2, [r3, #0]
                is_stabilized = 1;
 800302a:	4b65      	ldr	r3, [pc, #404]	@ (80031c0 <flight_algorithm_update+0x2b8>)
 800302c:	2201      	movs	r2, #1
 800302e:	701a      	strb	r2, [r3, #0]
                status_bits |= 0x0002; // Set Bit 1: Motor burn prevention period ended
 8003030:	4b61      	ldr	r3, [pc, #388]	@ (80031b8 <flight_algorithm_update+0x2b0>)
 8003032:	881b      	ldrh	r3, [r3, #0]
 8003034:	f043 0302 	orr.w	r3, r3, #2
 8003038:	b29a      	uxth	r2, r3
 800303a:	4b5f      	ldr	r3, [pc, #380]	@ (80031b8 <flight_algorithm_update+0x2b0>)
 800303c:	801a      	strh	r2, [r3, #0]
                durum_verisi = 3;
 800303e:	4b5f      	ldr	r3, [pc, #380]	@ (80031bc <flight_algorithm_update+0x2b4>)
 8003040:	2203      	movs	r2, #3
 8003042:	701a      	strb	r2, [r3, #0]
            }
            break;
 8003044:	e0ae      	b.n	80031a4 <flight_algorithm_update+0x29c>

        case PHASE_COAST:
            // Check minimum arming altitude
            if (bme->altitude > min_arming_altitude && !is_armed) {
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	ed93 7a08 	vldr	s14, [r3, #32]
 800304c:	4b5e      	ldr	r3, [pc, #376]	@ (80031c8 <flight_algorithm_update+0x2c0>)
 800304e:	edd3 7a00 	vldr	s15, [r3]
 8003052:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003056:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800305a:	dd10      	ble.n	800307e <flight_algorithm_update+0x176>
 800305c:	4b5b      	ldr	r3, [pc, #364]	@ (80031cc <flight_algorithm_update+0x2c4>)
 800305e:	781b      	ldrb	r3, [r3, #0]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d10c      	bne.n	800307e <flight_algorithm_update+0x176>
                is_armed = 1;
 8003064:	4b59      	ldr	r3, [pc, #356]	@ (80031cc <flight_algorithm_update+0x2c4>)
 8003066:	2201      	movs	r2, #1
 8003068:	701a      	strb	r2, [r3, #0]
                status_bits |= 0x0004; // Set Bit 2: Minimum altitude threshold exceeded
 800306a:	4b53      	ldr	r3, [pc, #332]	@ (80031b8 <flight_algorithm_update+0x2b0>)
 800306c:	881b      	ldrh	r3, [r3, #0]
 800306e:	f043 0304 	orr.w	r3, r3, #4
 8003072:	b29a      	uxth	r2, r3
 8003074:	4b50      	ldr	r3, [pc, #320]	@ (80031b8 <flight_algorithm_update+0x2b0>)
 8003076:	801a      	strh	r2, [r3, #0]
                durum_verisi = 4;
 8003078:	4b50      	ldr	r3, [pc, #320]	@ (80031bc <flight_algorithm_update+0x2b4>)
 800307a:	2204      	movs	r2, #4
 800307c:	701a      	strb	r2, [r3, #0]
            }

            // Check if angle exceeds threshold
            if (is_armed && (fabs(bmi->datas.theta) > max_angle_threshold) && deployed_angle) {
 800307e:	4b53      	ldr	r3, [pc, #332]	@ (80031cc <flight_algorithm_update+0x2c4>)
 8003080:	781b      	ldrb	r3, [r3, #0]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d020      	beq.n	80030c8 <flight_algorithm_update+0x1c0>
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 800308c:	eeb0 7ae7 	vabs.f32	s14, s15
 8003090:	4b4f      	ldr	r3, [pc, #316]	@ (80031d0 <flight_algorithm_update+0x2c8>)
 8003092:	edd3 7a00 	vldr	s15, [r3]
 8003096:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800309a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800309e:	dd13      	ble.n	80030c8 <flight_algorithm_update+0x1c0>
 80030a0:	4b4c      	ldr	r3, [pc, #304]	@ (80031d4 <flight_algorithm_update+0x2cc>)
 80030a2:	781b      	ldrb	r3, [r3, #0]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d00f      	beq.n	80030c8 <flight_algorithm_update+0x1c0>
                drogue_deployed = 1;
 80030a8:	4b4b      	ldr	r3, [pc, #300]	@ (80031d8 <flight_algorithm_update+0x2d0>)
 80030aa:	2201      	movs	r2, #1
 80030ac:	701a      	strb	r2, [r3, #0]
                deployed_angle = 0;
 80030ae:	4b49      	ldr	r3, [pc, #292]	@ (80031d4 <flight_algorithm_update+0x2cc>)
 80030b0:	2200      	movs	r2, #0
 80030b2:	701a      	strb	r2, [r3, #0]
                status_bits |= 0x0008; // Set Bit 3: Rocket body angle exceeds threshold
 80030b4:	4b40      	ldr	r3, [pc, #256]	@ (80031b8 <flight_algorithm_update+0x2b0>)
 80030b6:	881b      	ldrh	r3, [r3, #0]
 80030b8:	f043 0308 	orr.w	r3, r3, #8
 80030bc:	b29a      	uxth	r2, r3
 80030be:	4b3e      	ldr	r3, [pc, #248]	@ (80031b8 <flight_algorithm_update+0x2b0>)
 80030c0:	801a      	strh	r2, [r3, #0]
                durum_verisi = 5;
 80030c2:	4b3e      	ldr	r3, [pc, #248]	@ (80031bc <flight_algorithm_update+0x2b4>)
 80030c4:	2205      	movs	r2, #5
 80030c6:	701a      	strb	r2, [r3, #0]
                drogue_deployed = 1;
                deployed_velocity = 0;
                // deploy_drogue_parachute(); // Actual deployment command
            }*/

            if (is_armed && sensor_fusion->velocity < 0.0f && sensor_fusion->velocity < prev_velocity && deployed_velocity) {
 80030c8:	4b40      	ldr	r3, [pc, #256]	@ (80031cc <flight_algorithm_update+0x2c4>)
 80030ca:	781b      	ldrb	r3, [r3, #0]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d037      	beq.n	8003140 <flight_algorithm_update+0x238>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	edd3 7a01 	vldr	s15, [r3, #4]
 80030d6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80030da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030de:	d52f      	bpl.n	8003140 <flight_algorithm_update+0x238>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	ed93 7a01 	vldr	s14, [r3, #4]
 80030e6:	4b3d      	ldr	r3, [pc, #244]	@ (80031dc <flight_algorithm_update+0x2d4>)
 80030e8:	edd3 7a00 	vldr	s15, [r3]
 80030ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80030f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030f4:	d524      	bpl.n	8003140 <flight_algorithm_update+0x238>
 80030f6:	4b3a      	ldr	r3, [pc, #232]	@ (80031e0 <flight_algorithm_update+0x2d8>)
 80030f8:	781b      	ldrb	r3, [r3, #0]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d020      	beq.n	8003140 <flight_algorithm_update+0x238>
                apogee_counter++;
 80030fe:	4b39      	ldr	r3, [pc, #228]	@ (80031e4 <flight_algorithm_update+0x2dc>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	3301      	adds	r3, #1
 8003104:	4a37      	ldr	r2, [pc, #220]	@ (80031e4 <flight_algorithm_update+0x2dc>)
 8003106:	6013      	str	r3, [r2, #0]
                if (apogee_counter >= 9) {  // Confirm apogee after 5 consecutive samples
 8003108:	4b36      	ldr	r3, [pc, #216]	@ (80031e4 <flight_algorithm_update+0x2dc>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	2b08      	cmp	r3, #8
 800310e:	dd1a      	ble.n	8003146 <flight_algorithm_update+0x23e>
                    status_bits |= 0x0010; // Set Bit 4: Rocket altitude started decreasing
 8003110:	4b29      	ldr	r3, [pc, #164]	@ (80031b8 <flight_algorithm_update+0x2b0>)
 8003112:	881b      	ldrh	r3, [r3, #0]
 8003114:	f043 0310 	orr.w	r3, r3, #16
 8003118:	b29a      	uxth	r2, r3
 800311a:	4b27      	ldr	r3, [pc, #156]	@ (80031b8 <flight_algorithm_update+0x2b0>)
 800311c:	801a      	strh	r2, [r3, #0]
                    status_bits |= 0x0020; // Set Bit 5: Drag parachute deployment command generated
 800311e:	4b26      	ldr	r3, [pc, #152]	@ (80031b8 <flight_algorithm_update+0x2b0>)
 8003120:	881b      	ldrh	r3, [r3, #0]
 8003122:	f043 0320 	orr.w	r3, r3, #32
 8003126:	b29a      	uxth	r2, r3
 8003128:	4b23      	ldr	r3, [pc, #140]	@ (80031b8 <flight_algorithm_update+0x2b0>)
 800312a:	801a      	strh	r2, [r3, #0]
                    drogue_deployed = 1;
 800312c:	4b2a      	ldr	r3, [pc, #168]	@ (80031d8 <flight_algorithm_update+0x2d0>)
 800312e:	2201      	movs	r2, #1
 8003130:	701a      	strb	r2, [r3, #0]
                    deployed_velocity = 0;
 8003132:	4b2b      	ldr	r3, [pc, #172]	@ (80031e0 <flight_algorithm_update+0x2d8>)
 8003134:	2200      	movs	r2, #0
 8003136:	701a      	strb	r2, [r3, #0]
                    durum_verisi = 6;
 8003138:	4b20      	ldr	r3, [pc, #128]	@ (80031bc <flight_algorithm_update+0x2b4>)
 800313a:	2206      	movs	r2, #6
 800313c:	701a      	strb	r2, [r3, #0]
                if (apogee_counter >= 9) {  // Confirm apogee after 5 consecutive samples
 800313e:	e002      	b.n	8003146 <flight_algorithm_update+0x23e>
                }
            } else {
                apogee_counter = 0;
 8003140:	4b28      	ldr	r3, [pc, #160]	@ (80031e4 <flight_algorithm_update+0x2dc>)
 8003142:	2200      	movs	r2, #0
 8003144:	601a      	str	r2, [r3, #0]
            }
            prev_velocity = sensor_fusion->velocity;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	4a24      	ldr	r2, [pc, #144]	@ (80031dc <flight_algorithm_update+0x2d4>)
 800314c:	6013      	str	r3, [r2, #0]

            // Deploy main parachute at designated altitude
            if (drogue_deployed && bme->altitude < main_chute_altitude) {
 800314e:	4b22      	ldr	r3, [pc, #136]	@ (80031d8 <flight_algorithm_update+0x2d0>)
 8003150:	781b      	ldrb	r3, [r3, #0]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d04c      	beq.n	80031f0 <flight_algorithm_update+0x2e8>
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	ed93 7a08 	vldr	s14, [r3, #32]
 800315c:	4b22      	ldr	r3, [pc, #136]	@ (80031e8 <flight_algorithm_update+0x2e0>)
 800315e:	edd3 7a00 	vldr	s15, [r3]
 8003162:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003166:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800316a:	d400      	bmi.n	800316e <flight_algorithm_update+0x266>
                status_bits |= 0x0080; // Set Bit 7: Main parachute deployment command generated
                main_deployed = 1;
                drogue_deployed = 0;
                durum_verisi = 7;
            }
            break;
 800316c:	e040      	b.n	80031f0 <flight_algorithm_update+0x2e8>
                current_phase = PHASE_MAIN_DESCENT;
 800316e:	4b0e      	ldr	r3, [pc, #56]	@ (80031a8 <flight_algorithm_update+0x2a0>)
 8003170:	2203      	movs	r2, #3
 8003172:	701a      	strb	r2, [r3, #0]
                status_bits |= 0x0040; // Set Bit 6: Rocket altitude below specified altitude
 8003174:	4b10      	ldr	r3, [pc, #64]	@ (80031b8 <flight_algorithm_update+0x2b0>)
 8003176:	881b      	ldrh	r3, [r3, #0]
 8003178:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800317c:	b29a      	uxth	r2, r3
 800317e:	4b0e      	ldr	r3, [pc, #56]	@ (80031b8 <flight_algorithm_update+0x2b0>)
 8003180:	801a      	strh	r2, [r3, #0]
                status_bits |= 0x0080; // Set Bit 7: Main parachute deployment command generated
 8003182:	4b0d      	ldr	r3, [pc, #52]	@ (80031b8 <flight_algorithm_update+0x2b0>)
 8003184:	881b      	ldrh	r3, [r3, #0]
 8003186:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800318a:	b29a      	uxth	r2, r3
 800318c:	4b0a      	ldr	r3, [pc, #40]	@ (80031b8 <flight_algorithm_update+0x2b0>)
 800318e:	801a      	strh	r2, [r3, #0]
                main_deployed = 1;
 8003190:	4b16      	ldr	r3, [pc, #88]	@ (80031ec <flight_algorithm_update+0x2e4>)
 8003192:	2201      	movs	r2, #1
 8003194:	701a      	strb	r2, [r3, #0]
                drogue_deployed = 0;
 8003196:	4b10      	ldr	r3, [pc, #64]	@ (80031d8 <flight_algorithm_update+0x2d0>)
 8003198:	2200      	movs	r2, #0
 800319a:	701a      	strb	r2, [r3, #0]
                durum_verisi = 7;
 800319c:	4b07      	ldr	r3, [pc, #28]	@ (80031bc <flight_algorithm_update+0x2b4>)
 800319e:	2207      	movs	r2, #7
 80031a0:	701a      	strb	r2, [r3, #0]
            break;
 80031a2:	e025      	b.n	80031f0 <flight_algorithm_update+0x2e8>
            break;
 80031a4:	bf00      	nop
 80031a6:	e024      	b.n	80031f2 <flight_algorithm_update+0x2ea>
 80031a8:	20000255 	.word	0x20000255
 80031ac:	20000004 	.word	0x20000004
 80031b0:	20000256 	.word	0x20000256
 80031b4:	20000264 	.word	0x20000264
 80031b8:	2000026c 	.word	0x2000026c
 80031bc:	2000001c 	.word	0x2000001c
 80031c0:	20000014 	.word	0x20000014
 80031c4:	20000018 	.word	0x20000018
 80031c8:	20000008 	.word	0x20000008
 80031cc:	20000257 	.word	0x20000257
 80031d0:	20000010 	.word	0x20000010
 80031d4:	20000015 	.word	0x20000015
 80031d8:	20000258 	.word	0x20000258
 80031dc:	20000260 	.word	0x20000260
 80031e0:	20000016 	.word	0x20000016
 80031e4:	2000025c 	.word	0x2000025c
 80031e8:	2000000c 	.word	0x2000000c
 80031ec:	20000259 	.word	0x20000259
            break;
 80031f0:	bf00      	nop

        case PHASE_LANDED:
            // No additional status bits to set after landing
            break;
    }
    prev_altitude = bme->altitude;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	6a1b      	ldr	r3, [r3, #32]
 80031f6:	4a03      	ldr	r2, [pc, #12]	@ (8003204 <flight_algorithm_update+0x2fc>)
 80031f8:	6013      	str	r3, [r2, #0]
}
 80031fa:	bf00      	nop
 80031fc:	3718      	adds	r7, #24
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}
 8003202:	bf00      	nop
 8003204:	20000268 	.word	0x20000268

08003208 <calculate_total_acceleration>:

/**
 * @brief Calculate total acceleration magnitude
 */
static float calculate_total_acceleration(bmi088_struct_t* bmi)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b082      	sub	sp, #8
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
    return sqrtf((bmi->datas.acc_x * bmi->datas.acc_x) +
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	ed93 7a17 	vldr	s14, [r3, #92]	@ 0x5c
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 800321c:	ee27 7a27 	vmul.f32	s14, s14, s15
                 (bmi->datas.acc_y * bmi->datas.acc_y) +
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	edd3 6a18 	vldr	s13, [r3, #96]	@ 0x60
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 800322c:	ee66 7aa7 	vmul.f32	s15, s13, s15
    return sqrtf((bmi->datas.acc_x * bmi->datas.acc_x) +
 8003230:	ee37 7a27 	vadd.f32	s14, s14, s15
                 (bmi->datas.acc_z * bmi->datas.acc_z));
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	edd3 6a19 	vldr	s13, [r3, #100]	@ 0x64
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 8003240:	ee66 7aa7 	vmul.f32	s15, s13, s15
    return sqrtf((bmi->datas.acc_x * bmi->datas.acc_x) +
 8003244:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003248:	eeb0 0a67 	vmov.f32	s0, s15
 800324c:	f010 fee8 	bl	8014020 <sqrtf>
 8003250:	eef0 7a40 	vmov.f32	s15, s0
}
 8003254:	eeb0 0a67 	vmov.f32	s0, s15
 8003258:	3708      	adds	r7, #8
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
	...

08003260 <flight_algorithm_get_durum_verisi>:
{
    return status_bits;
}

uint8_t flight_algorithm_get_durum_verisi(void)
{
 8003260:	b480      	push	{r7}
 8003262:	af00      	add	r7, sp, #0
    return durum_verisi;
 8003264:	4b03      	ldr	r3, [pc, #12]	@ (8003274 <flight_algorithm_get_durum_verisi+0x14>)
 8003266:	781b      	ldrb	r3, [r3, #0]
}
 8003268:	4618      	mov	r0, r3
 800326a:	46bd      	mov	sp, r7
 800326c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003270:	4770      	bx	lr
 8003272:	bf00      	nop
 8003274:	2000001c 	.word	0x2000001c

08003278 <flight_algorithm_get_start_time>:
    main_chute_altitude = main_chute_altitude_param;
    max_angle_threshold = max_angle_threshold_param;
}

uint32_t flight_algorithm_get_start_time(void)
{
 8003278:	b480      	push	{r7}
 800327a:	af00      	add	r7, sp, #0
    return flight_start_time;
 800327c:	4b03      	ldr	r3, [pc, #12]	@ (800328c <flight_algorithm_get_start_time+0x14>)
 800327e:	681b      	ldr	r3, [r3, #0]
}
 8003280:	4618      	mov	r0, r3
 8003282:	46bd      	mov	sp, r7
 8003284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003288:	4770      	bx	lr
 800328a:	bf00      	nop
 800328c:	20000264 	.word	0x20000264

08003290 <KalmanFilter_Init>:

/**
 * @brief Initialize the Kalman filter
 * @param kf Pointer to Kalman filter structure
 */
void KalmanFilter_Init(KalmanFilter_t *kf) {
 8003290:	b480      	push	{r7}
 8003292:	b085      	sub	sp, #20
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
    // Initialize state vector
    kf->x[0] = 0.0f;  // Altitude
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	f04f 0200 	mov.w	r2, #0
 800329e:	601a      	str	r2, [r3, #0]
    kf->x[1] = 0.0f;  // Velocity
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	f04f 0200 	mov.w	r2, #0
 80032a6:	605a      	str	r2, [r3, #4]
    kf->x[2] = 0.0f;  // Acceleration
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	f04f 0200 	mov.w	r2, #0
 80032ae:	609a      	str	r2, [r3, #8]

    // Initialize covariance matrix with initial uncertainty
    for (int i = 0; i < 3; i++) {
 80032b0:	2300      	movs	r3, #0
 80032b2:	60fb      	str	r3, [r7, #12]
 80032b4:	e01f      	b.n	80032f6 <KalmanFilter_Init+0x66>
        for (int j = 0; j < 3; j++) {
 80032b6:	2300      	movs	r3, #0
 80032b8:	60bb      	str	r3, [r7, #8]
 80032ba:	e016      	b.n	80032ea <KalmanFilter_Init+0x5a>
            kf->P[i][j] = (i == j) ? 100.0f : 0.0f;
 80032bc:	68fa      	ldr	r2, [r7, #12]
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	429a      	cmp	r2, r3
 80032c2:	d101      	bne.n	80032c8 <KalmanFilter_Init+0x38>
 80032c4:	491b      	ldr	r1, [pc, #108]	@ (8003334 <KalmanFilter_Init+0xa4>)
 80032c6:	e001      	b.n	80032cc <KalmanFilter_Init+0x3c>
 80032c8:	f04f 0100 	mov.w	r1, #0
 80032cc:	6878      	ldr	r0, [r7, #4]
 80032ce:	68fa      	ldr	r2, [r7, #12]
 80032d0:	4613      	mov	r3, r2
 80032d2:	005b      	lsls	r3, r3, #1
 80032d4:	4413      	add	r3, r2
 80032d6:	68ba      	ldr	r2, [r7, #8]
 80032d8:	4413      	add	r3, r2
 80032da:	3302      	adds	r3, #2
 80032dc:	009b      	lsls	r3, r3, #2
 80032de:	4403      	add	r3, r0
 80032e0:	3304      	adds	r3, #4
 80032e2:	6019      	str	r1, [r3, #0]
        for (int j = 0; j < 3; j++) {
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	3301      	adds	r3, #1
 80032e8:	60bb      	str	r3, [r7, #8]
 80032ea:	68bb      	ldr	r3, [r7, #8]
 80032ec:	2b02      	cmp	r3, #2
 80032ee:	dde5      	ble.n	80032bc <KalmanFilter_Init+0x2c>
    for (int i = 0; i < 3; i++) {
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	3301      	adds	r3, #1
 80032f4:	60fb      	str	r3, [r7, #12]
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	2b02      	cmp	r3, #2
 80032fa:	dddc      	ble.n	80032b6 <KalmanFilter_Init+0x26>
        }
    }

    // Set noise parameters - these can be tuned
    kf->process_noise = 0.01f;         // Process noise
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	4a0e      	ldr	r2, [pc, #56]	@ (8003338 <KalmanFilter_Init+0xa8>)
 8003300:	631a      	str	r2, [r3, #48]	@ 0x30
    kf->measurement_noise_alt = 0.005f;  // Altitude measurement noise
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	4a0d      	ldr	r2, [pc, #52]	@ (800333c <KalmanFilter_Init+0xac>)
 8003306:	635a      	str	r2, [r3, #52]	@ 0x34
    kf->measurement_noise_acc = 5.0f;  // Acceleration measurement noise
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	4a0d      	ldr	r2, [pc, #52]	@ (8003340 <KalmanFilter_Init+0xb0>)
 800330c:	639a      	str	r2, [r3, #56]	@ 0x38

    // Initialize apogee detection variables
    kf->apogee_detected = 0;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2200      	movs	r2, #0
 8003312:	63da      	str	r2, [r3, #60]	@ 0x3c
    kf->apogee_counter = 0;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2200      	movs	r2, #0
 8003318:	641a      	str	r2, [r3, #64]	@ 0x40
    kf->prev_velocity = 0.0f;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	f04f 0200 	mov.w	r2, #0
 8003320:	645a      	str	r2, [r3, #68]	@ 0x44

    // Mach transition control
    kf->in_mach_transition = 0;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2200      	movs	r2, #0
 8003326:	649a      	str	r2, [r3, #72]	@ 0x48
}
 8003328:	bf00      	nop
 800332a:	3714      	adds	r7, #20
 800332c:	46bd      	mov	sp, r7
 800332e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003332:	4770      	bx	lr
 8003334:	42c80000 	.word	0x42c80000
 8003338:	3c23d70a 	.word	0x3c23d70a
 800333c:	3ba3d70a 	.word	0x3ba3d70a
 8003340:	40a00000 	.word	0x40a00000

08003344 <KalmanFilter_Update>:
 * @param altitude Measured altitude (meters)
 * @param accel Measured (corrected) acceleration (m/s^2)
 * @param dt Time step (seconds)
 * @return Filtered altitude
 */
float KalmanFilter_Update(KalmanFilter_t *kf, float altitude, float accel, float dt) {
 8003344:	b580      	push	{r7, lr}
 8003346:	b084      	sub	sp, #16
 8003348:	af00      	add	r7, sp, #0
 800334a:	60f8      	str	r0, [r7, #12]
 800334c:	ed87 0a02 	vstr	s0, [r7, #8]
 8003350:	edc7 0a01 	vstr	s1, [r7, #4]
 8003354:	ed87 1a00 	vstr	s2, [r7]
    // Check for Mach transition region (approximately 300-350 m/s)
    // Skip barometer readings in this region due to pressure anomalies
    if (fabsf(kf->x[1]) > 300.0f && fabsf(kf->x[1]) < 350.0f) {
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	edd3 7a01 	vldr	s15, [r3, #4]
 800335e:	eef0 7ae7 	vabs.f32	s15, s15
 8003362:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80033c8 <KalmanFilter_Update+0x84>
 8003366:	eef4 7ac7 	vcmpe.f32	s15, s14
 800336a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800336e:	dd0f      	ble.n	8003390 <KalmanFilter_Update+0x4c>
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	edd3 7a01 	vldr	s15, [r3, #4]
 8003376:	eef0 7ae7 	vabs.f32	s15, s15
 800337a:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80033cc <KalmanFilter_Update+0x88>
 800337e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003382:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003386:	d503      	bpl.n	8003390 <KalmanFilter_Update+0x4c>
        kf->in_mach_transition = 1;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	2201      	movs	r2, #1
 800338c:	649a      	str	r2, [r3, #72]	@ 0x48
 800338e:	e002      	b.n	8003396 <KalmanFilter_Update+0x52>
    } else {
        kf->in_mach_transition = 0;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2200      	movs	r2, #0
 8003394:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    // Time update (prediction)
    KalmanFilter_TimeUpdate(kf, dt);
 8003396:	ed97 0a00 	vldr	s0, [r7]
 800339a:	68f8      	ldr	r0, [r7, #12]
 800339c:	f000 f818 	bl	80033d0 <KalmanFilter_TimeUpdate>

    // Measurement update (correction)
    KalmanFilter_MeasurementUpdate(kf, altitude, accel);
 80033a0:	edd7 0a01 	vldr	s1, [r7, #4]
 80033a4:	ed97 0a02 	vldr	s0, [r7, #8]
 80033a8:	68f8      	ldr	r0, [r7, #12]
 80033aa:	f000 fa1d 	bl	80037e8 <KalmanFilter_MeasurementUpdate>

    // Check for apogee
    KalmanFilter_DetectApogee(kf);
 80033ae:	68f8      	ldr	r0, [r7, #12]
 80033b0:	f001 f96a 	bl	8004688 <KalmanFilter_DetectApogee>

    // Return filtered altitude
    return kf->x[0];
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	ee07 3a90 	vmov	s15, r3
}
 80033bc:	eeb0 0a67 	vmov.f32	s0, s15
 80033c0:	3710      	adds	r7, #16
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	bf00      	nop
 80033c8:	43960000 	.word	0x43960000
 80033cc:	43af0000 	.word	0x43af0000

080033d0 <KalmanFilter_TimeUpdate>:
/**
 * @brief Time update step of Kalman filter (prediction)
 * @param kf Pointer to Kalman filter structure
 * @param dt Time step (seconds)
 */
static void KalmanFilter_TimeUpdate(KalmanFilter_t *kf, float dt) {
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b0b6      	sub	sp, #216	@ 0xd8
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
 80033d8:	ed87 0a00 	vstr	s0, [r7]
    float dt2 = dt * dt;
 80033dc:	edd7 7a00 	vldr	s15, [r7]
 80033e0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80033e4:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
    float dt3 = dt2 * dt;
 80033e8:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 80033ec:	edd7 7a00 	vldr	s15, [r7]
 80033f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033f4:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
    float dt4 = dt2 * dt2;
 80033f8:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 80033fc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003400:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac

    // State transition matrix F = [1 dt dt/2; 0 1 dt; 0 0 1]
    // State prediction: x = F*x
    float x0_new = kf->x[0] + kf->x[1] * dt + kf->x[2] * dt2 / 2.0f;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	ed93 7a00 	vldr	s14, [r3]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	edd3 6a01 	vldr	s13, [r3, #4]
 8003410:	edd7 7a00 	vldr	s15, [r7]
 8003414:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003418:	ee37 7a27 	vadd.f32	s14, s14, s15
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	edd3 6a02 	vldr	s13, [r3, #8]
 8003422:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 8003426:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800342a:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800342e:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8003432:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003436:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
    float x1_new = kf->x[1] + kf->x[2] * dt;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	ed93 7a01 	vldr	s14, [r3, #4]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	edd3 6a02 	vldr	s13, [r3, #8]
 8003446:	edd7 7a00 	vldr	s15, [r7]
 800344a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800344e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003452:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
    float x2_new = kf->x[2];  // Acceleration assumed constant
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

    kf->x[0] = x0_new;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003464:	601a      	str	r2, [r3, #0]
    kf->x[1] = x1_new;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800346c:	605a      	str	r2, [r3, #4]
    kf->x[2] = x2_new;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8003474:	609a      	str	r2, [r3, #8]

    // Process noise covariance Q
    float q = kf->process_noise;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800347a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    float Q[3][3] = {
        {dt4/4.0f * q, dt3/2.0f * q, dt2/2.0f * q},
 800347e:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 8003482:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8003486:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800348a:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 800348e:	ee67 7a27 	vmul.f32	s15, s14, s15
    float Q[3][3] = {
 8003492:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
        {dt4/4.0f * q, dt3/2.0f * q, dt2/2.0f * q},
 8003496:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 800349a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800349e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80034a2:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 80034a6:	ee67 7a27 	vmul.f32	s15, s14, s15
    float Q[3][3] = {
 80034aa:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
        {dt4/4.0f * q, dt3/2.0f * q, dt2/2.0f * q},
 80034ae:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 80034b2:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80034b6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80034ba:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 80034be:	ee67 7a27 	vmul.f32	s15, s14, s15
    float Q[3][3] = {
 80034c2:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
        {dt3/2.0f * q, dt2 * q, dt * q},
 80034c6:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 80034ca:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80034ce:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80034d2:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 80034d6:	ee67 7a27 	vmul.f32	s15, s14, s15
    float Q[3][3] = {
 80034da:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
        {dt3/2.0f * q, dt2 * q, dt * q},
 80034de:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 80034e2:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 80034e6:	ee67 7a27 	vmul.f32	s15, s14, s15
    float Q[3][3] = {
 80034ea:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
        {dt3/2.0f * q, dt2 * q, dt * q},
 80034ee:	ed97 7a00 	vldr	s14, [r7]
 80034f2:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 80034f6:	ee67 7a27 	vmul.f32	s15, s14, s15
    float Q[3][3] = {
 80034fa:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
        {dt2/2.0f * q, dt * q, q}
 80034fe:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 8003502:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003506:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800350a:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 800350e:	ee67 7a27 	vmul.f32	s15, s14, s15
    float Q[3][3] = {
 8003512:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
        {dt2/2.0f * q, dt * q, q}
 8003516:	ed97 7a00 	vldr	s14, [r7]
 800351a:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 800351e:	ee67 7a27 	vmul.f32	s15, s14, s15
    float Q[3][3] = {
 8003522:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
 8003526:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800352a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    };

    // State transition matrix F
    float F[3][3] = {
 800352e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8003532:	657b      	str	r3, [r7, #84]	@ 0x54
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	65bb      	str	r3, [r7, #88]	@ 0x58
        {1.0f, dt, dt2/2.0f},
 8003538:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 800353c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003540:	eec7 7a26 	vdiv.f32	s15, s14, s13
    float F[3][3] = {
 8003544:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
 8003548:	f04f 0300 	mov.w	r3, #0
 800354c:	663b      	str	r3, [r7, #96]	@ 0x60
 800354e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8003552:	667b      	str	r3, [r7, #100]	@ 0x64
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003558:	f04f 0300 	mov.w	r3, #0
 800355c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800355e:	f04f 0300 	mov.w	r3, #0
 8003562:	673b      	str	r3, [r7, #112]	@ 0x70
 8003564:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8003568:	677b      	str	r3, [r7, #116]	@ 0x74
        {0.0f, 1.0f, dt},
        {0.0f, 0.0f, 1.0f}
    };

    // Temporary matrices for calculation
    float FP[3][3] = {0};
 800356a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800356e:	2224      	movs	r2, #36	@ 0x24
 8003570:	2100      	movs	r1, #0
 8003572:	4618      	mov	r0, r3
 8003574:	f00c fd0d 	bl	800ff92 <memset>
    float FPFT[3][3] = {0};
 8003578:	f107 030c 	add.w	r3, r7, #12
 800357c:	2224      	movs	r2, #36	@ 0x24
 800357e:	2100      	movs	r1, #0
 8003580:	4618      	mov	r0, r3
 8003582:	f00c fd06 	bl	800ff92 <memset>

    // P = F*P*F' + Q
    // Step 1: FP = F*P
    for (int i = 0; i < 3; i++) {
 8003586:	2300      	movs	r3, #0
 8003588:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800358c:	e06a      	b.n	8003664 <KalmanFilter_TimeUpdate+0x294>
        for (int j = 0; j < 3; j++) {
 800358e:	2300      	movs	r3, #0
 8003590:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003594:	e05d      	b.n	8003652 <KalmanFilter_TimeUpdate+0x282>
            FP[i][j] = 0.0f;
 8003596:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800359a:	4613      	mov	r3, r2
 800359c:	005b      	lsls	r3, r3, #1
 800359e:	4413      	add	r3, r2
 80035a0:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80035a4:	4413      	add	r3, r2
 80035a6:	009b      	lsls	r3, r3, #2
 80035a8:	33d8      	adds	r3, #216	@ 0xd8
 80035aa:	443b      	add	r3, r7
 80035ac:	3ba8      	subs	r3, #168	@ 0xa8
 80035ae:	f04f 0200 	mov.w	r2, #0
 80035b2:	601a      	str	r2, [r3, #0]
            for (int k = 0; k < 3; k++) {
 80035b4:	2300      	movs	r3, #0
 80035b6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80035ba:	e041      	b.n	8003640 <KalmanFilter_TimeUpdate+0x270>
                FP[i][j] += F[i][k] * kf->P[k][j];
 80035bc:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 80035c0:	4613      	mov	r3, r2
 80035c2:	005b      	lsls	r3, r3, #1
 80035c4:	4413      	add	r3, r2
 80035c6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80035ca:	4413      	add	r3, r2
 80035cc:	009b      	lsls	r3, r3, #2
 80035ce:	33d8      	adds	r3, #216	@ 0xd8
 80035d0:	443b      	add	r3, r7
 80035d2:	3ba8      	subs	r3, #168	@ 0xa8
 80035d4:	ed93 7a00 	vldr	s14, [r3]
 80035d8:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 80035dc:	4613      	mov	r3, r2
 80035de:	005b      	lsls	r3, r3, #1
 80035e0:	4413      	add	r3, r2
 80035e2:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 80035e6:	4413      	add	r3, r2
 80035e8:	009b      	lsls	r3, r3, #2
 80035ea:	33d8      	adds	r3, #216	@ 0xd8
 80035ec:	443b      	add	r3, r7
 80035ee:	3b84      	subs	r3, #132	@ 0x84
 80035f0:	edd3 6a00 	vldr	s13, [r3]
 80035f4:	6879      	ldr	r1, [r7, #4]
 80035f6:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 80035fa:	4613      	mov	r3, r2
 80035fc:	005b      	lsls	r3, r3, #1
 80035fe:	4413      	add	r3, r2
 8003600:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003604:	4413      	add	r3, r2
 8003606:	3302      	adds	r3, #2
 8003608:	009b      	lsls	r3, r3, #2
 800360a:	440b      	add	r3, r1
 800360c:	3304      	adds	r3, #4
 800360e:	edd3 7a00 	vldr	s15, [r3]
 8003612:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003616:	ee77 7a27 	vadd.f32	s15, s14, s15
 800361a:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800361e:	4613      	mov	r3, r2
 8003620:	005b      	lsls	r3, r3, #1
 8003622:	4413      	add	r3, r2
 8003624:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003628:	4413      	add	r3, r2
 800362a:	009b      	lsls	r3, r3, #2
 800362c:	33d8      	adds	r3, #216	@ 0xd8
 800362e:	443b      	add	r3, r7
 8003630:	3ba8      	subs	r3, #168	@ 0xa8
 8003632:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < 3; k++) {
 8003636:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800363a:	3301      	adds	r3, #1
 800363c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003640:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003644:	2b02      	cmp	r3, #2
 8003646:	ddb9      	ble.n	80035bc <KalmanFilter_TimeUpdate+0x1ec>
        for (int j = 0; j < 3; j++) {
 8003648:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800364c:	3301      	adds	r3, #1
 800364e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003652:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003656:	2b02      	cmp	r3, #2
 8003658:	dd9d      	ble.n	8003596 <KalmanFilter_TimeUpdate+0x1c6>
    for (int i = 0; i < 3; i++) {
 800365a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800365e:	3301      	adds	r3, #1
 8003660:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003664:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003668:	2b02      	cmp	r3, #2
 800366a:	dd90      	ble.n	800358e <KalmanFilter_TimeUpdate+0x1be>
            }
        }
    }

    // Step 2: FPFT = FP*F'
    for (int i = 0; i < 3; i++) {
 800366c:	2300      	movs	r3, #0
 800366e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003672:	e069      	b.n	8003748 <KalmanFilter_TimeUpdate+0x378>
        for (int j = 0; j < 3; j++) {
 8003674:	2300      	movs	r3, #0
 8003676:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800367a:	e05c      	b.n	8003736 <KalmanFilter_TimeUpdate+0x366>
            FPFT[i][j] = 0.0f;
 800367c:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003680:	4613      	mov	r3, r2
 8003682:	005b      	lsls	r3, r3, #1
 8003684:	4413      	add	r3, r2
 8003686:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800368a:	4413      	add	r3, r2
 800368c:	009b      	lsls	r3, r3, #2
 800368e:	33d8      	adds	r3, #216	@ 0xd8
 8003690:	443b      	add	r3, r7
 8003692:	3bcc      	subs	r3, #204	@ 0xcc
 8003694:	f04f 0200 	mov.w	r2, #0
 8003698:	601a      	str	r2, [r3, #0]
            for (int k = 0; k < 3; k++) {
 800369a:	2300      	movs	r3, #0
 800369c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80036a0:	e040      	b.n	8003724 <KalmanFilter_TimeUpdate+0x354>
                FPFT[i][j] += FP[i][k] * F[j][k];  // F'[k][j] = F[j][k]
 80036a2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80036a6:	4613      	mov	r3, r2
 80036a8:	005b      	lsls	r3, r3, #1
 80036aa:	4413      	add	r3, r2
 80036ac:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80036b0:	4413      	add	r3, r2
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	33d8      	adds	r3, #216	@ 0xd8
 80036b6:	443b      	add	r3, r7
 80036b8:	3bcc      	subs	r3, #204	@ 0xcc
 80036ba:	ed93 7a00 	vldr	s14, [r3]
 80036be:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80036c2:	4613      	mov	r3, r2
 80036c4:	005b      	lsls	r3, r3, #1
 80036c6:	4413      	add	r3, r2
 80036c8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80036cc:	4413      	add	r3, r2
 80036ce:	009b      	lsls	r3, r3, #2
 80036d0:	33d8      	adds	r3, #216	@ 0xd8
 80036d2:	443b      	add	r3, r7
 80036d4:	3ba8      	subs	r3, #168	@ 0xa8
 80036d6:	edd3 6a00 	vldr	s13, [r3]
 80036da:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80036de:	4613      	mov	r3, r2
 80036e0:	005b      	lsls	r3, r3, #1
 80036e2:	4413      	add	r3, r2
 80036e4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80036e8:	4413      	add	r3, r2
 80036ea:	009b      	lsls	r3, r3, #2
 80036ec:	33d8      	adds	r3, #216	@ 0xd8
 80036ee:	443b      	add	r3, r7
 80036f0:	3b84      	subs	r3, #132	@ 0x84
 80036f2:	edd3 7a00 	vldr	s15, [r3]
 80036f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036fe:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003702:	4613      	mov	r3, r2
 8003704:	005b      	lsls	r3, r3, #1
 8003706:	4413      	add	r3, r2
 8003708:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800370c:	4413      	add	r3, r2
 800370e:	009b      	lsls	r3, r3, #2
 8003710:	33d8      	adds	r3, #216	@ 0xd8
 8003712:	443b      	add	r3, r7
 8003714:	3bcc      	subs	r3, #204	@ 0xcc
 8003716:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < 3; k++) {
 800371a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800371e:	3301      	adds	r3, #1
 8003720:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003724:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003728:	2b02      	cmp	r3, #2
 800372a:	ddba      	ble.n	80036a2 <KalmanFilter_TimeUpdate+0x2d2>
        for (int j = 0; j < 3; j++) {
 800372c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003730:	3301      	adds	r3, #1
 8003732:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003736:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800373a:	2b02      	cmp	r3, #2
 800373c:	dd9e      	ble.n	800367c <KalmanFilter_TimeUpdate+0x2ac>
    for (int i = 0; i < 3; i++) {
 800373e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003742:	3301      	adds	r3, #1
 8003744:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003748:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800374c:	2b02      	cmp	r3, #2
 800374e:	dd91      	ble.n	8003674 <KalmanFilter_TimeUpdate+0x2a4>
            }
        }
    }

    // Step 3: P = FPFT + Q
    for (int i = 0; i < 3; i++) {
 8003750:	2300      	movs	r3, #0
 8003752:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003756:	e03e      	b.n	80037d6 <KalmanFilter_TimeUpdate+0x406>
        for (int j = 0; j < 3; j++) {
 8003758:	2300      	movs	r3, #0
 800375a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800375e:	e031      	b.n	80037c4 <KalmanFilter_TimeUpdate+0x3f4>
            kf->P[i][j] = FPFT[i][j] + Q[i][j];
 8003760:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8003764:	4613      	mov	r3, r2
 8003766:	005b      	lsls	r3, r3, #1
 8003768:	4413      	add	r3, r2
 800376a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800376e:	4413      	add	r3, r2
 8003770:	009b      	lsls	r3, r3, #2
 8003772:	33d8      	adds	r3, #216	@ 0xd8
 8003774:	443b      	add	r3, r7
 8003776:	3bcc      	subs	r3, #204	@ 0xcc
 8003778:	ed93 7a00 	vldr	s14, [r3]
 800377c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8003780:	4613      	mov	r3, r2
 8003782:	005b      	lsls	r3, r3, #1
 8003784:	4413      	add	r3, r2
 8003786:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800378a:	4413      	add	r3, r2
 800378c:	009b      	lsls	r3, r3, #2
 800378e:	33d8      	adds	r3, #216	@ 0xd8
 8003790:	443b      	add	r3, r7
 8003792:	3b60      	subs	r3, #96	@ 0x60
 8003794:	edd3 7a00 	vldr	s15, [r3]
 8003798:	ee77 7a27 	vadd.f32	s15, s14, s15
 800379c:	6879      	ldr	r1, [r7, #4]
 800379e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 80037a2:	4613      	mov	r3, r2
 80037a4:	005b      	lsls	r3, r3, #1
 80037a6:	4413      	add	r3, r2
 80037a8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80037ac:	4413      	add	r3, r2
 80037ae:	3302      	adds	r3, #2
 80037b0:	009b      	lsls	r3, r3, #2
 80037b2:	440b      	add	r3, r1
 80037b4:	3304      	adds	r3, #4
 80037b6:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < 3; j++) {
 80037ba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80037be:	3301      	adds	r3, #1
 80037c0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80037c4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80037c8:	2b02      	cmp	r3, #2
 80037ca:	ddc9      	ble.n	8003760 <KalmanFilter_TimeUpdate+0x390>
    for (int i = 0; i < 3; i++) {
 80037cc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80037d0:	3301      	adds	r3, #1
 80037d2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80037d6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80037da:	2b02      	cmp	r3, #2
 80037dc:	ddbc      	ble.n	8003758 <KalmanFilter_TimeUpdate+0x388>
        }
    }
}
 80037de:	bf00      	nop
 80037e0:	bf00      	nop
 80037e2:	37d8      	adds	r7, #216	@ 0xd8
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}

080037e8 <KalmanFilter_MeasurementUpdate>:
 * @brief Measurement update step of Kalman filter (correction)
 * @param kf Pointer to Kalman filter structure
 * @param altitude Measured altitude (meters)
 * @param accel Measured (corrected) acceleration (m/s^2)
 */
static void KalmanFilter_MeasurementUpdate(KalmanFilter_t *kf, float altitude, float accel) {
 80037e8:	b5b0      	push	{r4, r5, r7, lr}
 80037ea:	b0f6      	sub	sp, #472	@ 0x1d8
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80037f2:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80037f6:	6018      	str	r0, [r3, #0]
 80037f8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80037fc:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003800:	ed83 0a00 	vstr	s0, [r3]
 8003804:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003808:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800380c:	edc3 0a00 	vstr	s1, [r3]
    // In Mach transition region, only use acceleration measurement
    if (kf->in_mach_transition) {
 8003810:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003814:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800381c:	2b00      	cmp	r3, #0
 800381e:	f000 826b 	beq.w	8003cf8 <KalmanFilter_MeasurementUpdate+0x510>
        // Only use acceleration measurement
        // H = [0 0 1]
        float H[1][3] = {{0.0f, 0.0f, 1.0f}};
 8003822:	f04f 0300 	mov.w	r3, #0
 8003826:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 800382a:	f04f 0300 	mov.w	r3, #0
 800382e:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8003832:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8003836:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
        float z = accel;
 800383a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800383e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
        float y = z - kf->x[2];  // Innovation
 8003848:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800384c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	edd3 7a02 	vldr	s15, [r3, #8]
 8003856:	ed97 7a54 	vldr	s14, [r7, #336]	@ 0x150
 800385a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800385e:	edc7 7a53 	vstr	s15, [r7, #332]	@ 0x14c

        // S = H*P*H' + R
        float HP[1][3] = {0};
 8003862:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 8003866:	2200      	movs	r2, #0
 8003868:	601a      	str	r2, [r3, #0]
 800386a:	605a      	str	r2, [r3, #4]
 800386c:	609a      	str	r2, [r3, #8]
        float S = 0.0f;
 800386e:	f04f 0300 	mov.w	r3, #0
 8003872:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148

        for (int i = 0; i < 3; i++) {
 8003876:	2300      	movs	r3, #0
 8003878:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 800387c:	e044      	b.n	8003908 <KalmanFilter_MeasurementUpdate+0x120>
            HP[0][i] = H[0][0]*kf->P[0][i] + H[0][1]*kf->P[1][i] + H[0][2]*kf->P[2][i];
 800387e:	ed97 7a4e 	vldr	s14, [r7, #312]	@ 0x138
 8003882:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003886:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800388a:	681a      	ldr	r2, [r3, #0]
 800388c:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8003890:	3302      	adds	r3, #2
 8003892:	009b      	lsls	r3, r3, #2
 8003894:	4413      	add	r3, r2
 8003896:	3304      	adds	r3, #4
 8003898:	edd3 7a00 	vldr	s15, [r3]
 800389c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80038a0:	edd7 6a4f 	vldr	s13, [r7, #316]	@ 0x13c
 80038a4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80038a8:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80038ac:	681a      	ldr	r2, [r3, #0]
 80038ae:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80038b2:	3305      	adds	r3, #5
 80038b4:	009b      	lsls	r3, r3, #2
 80038b6:	4413      	add	r3, r2
 80038b8:	3304      	adds	r3, #4
 80038ba:	edd3 7a00 	vldr	s15, [r3]
 80038be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80038c2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80038c6:	edd7 6a50 	vldr	s13, [r7, #320]	@ 0x140
 80038ca:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80038ce:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80038d8:	3308      	adds	r3, #8
 80038da:	009b      	lsls	r3, r3, #2
 80038dc:	4413      	add	r3, r2
 80038de:	3304      	adds	r3, #4
 80038e0:	edd3 7a00 	vldr	s15, [r3]
 80038e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80038e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038ec:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80038f0:	009b      	lsls	r3, r3, #2
 80038f2:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 80038f6:	443b      	add	r3, r7
 80038f8:	3bac      	subs	r3, #172	@ 0xac
 80038fa:	edc3 7a00 	vstr	s15, [r3]
        for (int i = 0; i < 3; i++) {
 80038fe:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8003902:	3301      	adds	r3, #1
 8003904:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 8003908:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 800390c:	2b02      	cmp	r3, #2
 800390e:	ddb6      	ble.n	800387e <KalmanFilter_MeasurementUpdate+0x96>
        }

        S = HP[0][0]*H[0][0] + HP[0][1]*H[0][1] + HP[0][2]*H[0][2] + kf->measurement_noise_acc;
 8003910:	ed97 7a4b 	vldr	s14, [r7, #300]	@ 0x12c
 8003914:	edd7 7a4e 	vldr	s15, [r7, #312]	@ 0x138
 8003918:	ee27 7a27 	vmul.f32	s14, s14, s15
 800391c:	edd7 6a4c 	vldr	s13, [r7, #304]	@ 0x130
 8003920:	edd7 7a4f 	vldr	s15, [r7, #316]	@ 0x13c
 8003924:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003928:	ee37 7a27 	vadd.f32	s14, s14, s15
 800392c:	edd7 6a4d 	vldr	s13, [r7, #308]	@ 0x134
 8003930:	edd7 7a50 	vldr	s15, [r7, #320]	@ 0x140
 8003934:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003938:	ee37 7a27 	vadd.f32	s14, s14, s15
 800393c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003940:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 800394a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800394e:	edc7 7a52 	vstr	s15, [r7, #328]	@ 0x148

        // K = P*H'*S^-1
        float K[3] = {0};
 8003952:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8003956:	2200      	movs	r2, #0
 8003958:	601a      	str	r2, [r3, #0]
 800395a:	605a      	str	r2, [r3, #4]
 800395c:	609a      	str	r2, [r3, #8]
        float S_inv = 1.0f / S;
 800395e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003962:	ed97 7a52 	vldr	s14, [r7, #328]	@ 0x148
 8003966:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800396a:	edc7 7a51 	vstr	s15, [r7, #324]	@ 0x144

        for (int i = 0; i < 3; i++) {
 800396e:	2300      	movs	r3, #0
 8003970:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
 8003974:	e04f      	b.n	8003a16 <KalmanFilter_MeasurementUpdate+0x22e>
            K[i] = (kf->P[i][0]*H[0][0] + kf->P[i][1]*H[0][1] + kf->P[i][2]*H[0][2]) * S_inv;
 8003976:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800397a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800397e:	6819      	ldr	r1, [r3, #0]
 8003980:	f8d7 21d0 	ldr.w	r2, [r7, #464]	@ 0x1d0
 8003984:	4613      	mov	r3, r2
 8003986:	005b      	lsls	r3, r3, #1
 8003988:	4413      	add	r3, r2
 800398a:	009b      	lsls	r3, r3, #2
 800398c:	440b      	add	r3, r1
 800398e:	330c      	adds	r3, #12
 8003990:	ed93 7a00 	vldr	s14, [r3]
 8003994:	edd7 7a4e 	vldr	s15, [r7, #312]	@ 0x138
 8003998:	ee27 7a27 	vmul.f32	s14, s14, s15
 800399c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80039a0:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80039a4:	6819      	ldr	r1, [r3, #0]
 80039a6:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 80039aa:	1c5a      	adds	r2, r3, #1
 80039ac:	4613      	mov	r3, r2
 80039ae:	005b      	lsls	r3, r3, #1
 80039b0:	4413      	add	r3, r2
 80039b2:	009b      	lsls	r3, r3, #2
 80039b4:	440b      	add	r3, r1
 80039b6:	3304      	adds	r3, #4
 80039b8:	edd3 6a00 	vldr	s13, [r3]
 80039bc:	edd7 7a4f 	vldr	s15, [r7, #316]	@ 0x13c
 80039c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80039c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80039c8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80039cc:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80039d0:	6819      	ldr	r1, [r3, #0]
 80039d2:	f8d7 21d0 	ldr.w	r2, [r7, #464]	@ 0x1d0
 80039d6:	4613      	mov	r3, r2
 80039d8:	005b      	lsls	r3, r3, #1
 80039da:	4413      	add	r3, r2
 80039dc:	009b      	lsls	r3, r3, #2
 80039de:	440b      	add	r3, r1
 80039e0:	3314      	adds	r3, #20
 80039e2:	edd3 6a00 	vldr	s13, [r3]
 80039e6:	edd7 7a50 	vldr	s15, [r7, #320]	@ 0x140
 80039ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80039ee:	ee37 7a27 	vadd.f32	s14, s14, s15
 80039f2:	edd7 7a51 	vldr	s15, [r7, #324]	@ 0x144
 80039f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039fa:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 80039fe:	009b      	lsls	r3, r3, #2
 8003a00:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 8003a04:	443b      	add	r3, r7
 8003a06:	3bb8      	subs	r3, #184	@ 0xb8
 8003a08:	edc3 7a00 	vstr	s15, [r3]
        for (int i = 0; i < 3; i++) {
 8003a0c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8003a10:	3301      	adds	r3, #1
 8003a12:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
 8003a16:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8003a1a:	2b02      	cmp	r3, #2
 8003a1c:	ddab      	ble.n	8003976 <KalmanFilter_MeasurementUpdate+0x18e>
        }

        // State update: x = x + K*y
        for (int i = 0; i < 3; i++) {
 8003a1e:	2300      	movs	r3, #0
 8003a20:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
 8003a24:	e029      	b.n	8003a7a <KalmanFilter_MeasurementUpdate+0x292>
            kf->x[i] += K[i] * y;
 8003a26:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003a2a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8003a2e:	681a      	ldr	r2, [r3, #0]
 8003a30:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8003a34:	009b      	lsls	r3, r3, #2
 8003a36:	4413      	add	r3, r2
 8003a38:	ed93 7a00 	vldr	s14, [r3]
 8003a3c:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8003a40:	009b      	lsls	r3, r3, #2
 8003a42:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 8003a46:	443b      	add	r3, r7
 8003a48:	3bb8      	subs	r3, #184	@ 0xb8
 8003a4a:	edd3 6a00 	vldr	s13, [r3]
 8003a4e:	edd7 7a53 	vldr	s15, [r7, #332]	@ 0x14c
 8003a52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a5a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003a5e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8003a68:	009b      	lsls	r3, r3, #2
 8003a6a:	4413      	add	r3, r2
 8003a6c:	edc3 7a00 	vstr	s15, [r3]
        for (int i = 0; i < 3; i++) {
 8003a70:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8003a74:	3301      	adds	r3, #1
 8003a76:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
 8003a7a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8003a7e:	2b02      	cmp	r3, #2
 8003a80:	ddd1      	ble.n	8003a26 <KalmanFilter_MeasurementUpdate+0x23e>
        }

        // Covariance update: P = (I - K*H)*P
        float KH[3][3] = {0};
 8003a82:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003a86:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	2324      	movs	r3, #36	@ 0x24
 8003a8e:	461a      	mov	r2, r3
 8003a90:	2100      	movs	r1, #0
 8003a92:	f00c fa7e 	bl	800ff92 <memset>
        float IKH[3][3];
        float Pnew[3][3] = {0};
 8003a96:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003a9a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	2324      	movs	r3, #36	@ 0x24
 8003aa2:	461a      	mov	r2, r3
 8003aa4:	2100      	movs	r1, #0
 8003aa6:	f00c fa74 	bl	800ff92 <memset>

        for (int i = 0; i < 3; i++) {
 8003aaa:	2300      	movs	r3, #0
 8003aac:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8003ab0:	e062      	b.n	8003b78 <KalmanFilter_MeasurementUpdate+0x390>
            for (int j = 0; j < 3; j++) {
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8003ab8:	e055      	b.n	8003b66 <KalmanFilter_MeasurementUpdate+0x37e>
                KH[i][j] = K[i] * H[0][j];
 8003aba:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8003abe:	009b      	lsls	r3, r3, #2
 8003ac0:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 8003ac4:	443b      	add	r3, r7
 8003ac6:	3bb8      	subs	r3, #184	@ 0xb8
 8003ac8:	ed93 7a00 	vldr	s14, [r3]
 8003acc:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8003ad0:	009b      	lsls	r3, r3, #2
 8003ad2:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 8003ad6:	443b      	add	r3, r7
 8003ad8:	3ba0      	subs	r3, #160	@ 0xa0
 8003ada:	edd3 7a00 	vldr	s15, [r3]
 8003ade:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ae2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003ae6:	f5a3 71e2 	sub.w	r1, r3, #452	@ 0x1c4
 8003aea:	f8d7 21c8 	ldr.w	r2, [r7, #456]	@ 0x1c8
 8003aee:	4613      	mov	r3, r2
 8003af0:	005b      	lsls	r3, r3, #1
 8003af2:	4413      	add	r3, r2
 8003af4:	f8d7 21c4 	ldr.w	r2, [r7, #452]	@ 0x1c4
 8003af8:	4413      	add	r3, r2
 8003afa:	009b      	lsls	r3, r3, #2
 8003afc:	440b      	add	r3, r1
 8003afe:	edc3 7a00 	vstr	s15, [r3]
                IKH[i][j] = (i == j ? 1.0f : 0.0f) - KH[i][j];
 8003b02:	f8d7 21c8 	ldr.w	r2, [r7, #456]	@ 0x1c8
 8003b06:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8003b0a:	429a      	cmp	r2, r3
 8003b0c:	d102      	bne.n	8003b14 <KalmanFilter_MeasurementUpdate+0x32c>
 8003b0e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003b12:	e001      	b.n	8003b18 <KalmanFilter_MeasurementUpdate+0x330>
 8003b14:	ed9f 7abb 	vldr	s14, [pc, #748]	@ 8003e04 <KalmanFilter_MeasurementUpdate+0x61c>
 8003b18:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003b1c:	f5a3 71e2 	sub.w	r1, r3, #452	@ 0x1c4
 8003b20:	f8d7 21c8 	ldr.w	r2, [r7, #456]	@ 0x1c8
 8003b24:	4613      	mov	r3, r2
 8003b26:	005b      	lsls	r3, r3, #1
 8003b28:	4413      	add	r3, r2
 8003b2a:	f8d7 21c4 	ldr.w	r2, [r7, #452]	@ 0x1c4
 8003b2e:	4413      	add	r3, r2
 8003b30:	009b      	lsls	r3, r3, #2
 8003b32:	440b      	add	r3, r1
 8003b34:	edd3 7a00 	vldr	s15, [r3]
 8003b38:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b3c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003b40:	f5a3 71d0 	sub.w	r1, r3, #416	@ 0x1a0
 8003b44:	f8d7 21c8 	ldr.w	r2, [r7, #456]	@ 0x1c8
 8003b48:	4613      	mov	r3, r2
 8003b4a:	005b      	lsls	r3, r3, #1
 8003b4c:	4413      	add	r3, r2
 8003b4e:	f8d7 21c4 	ldr.w	r2, [r7, #452]	@ 0x1c4
 8003b52:	4413      	add	r3, r2
 8003b54:	009b      	lsls	r3, r3, #2
 8003b56:	440b      	add	r3, r1
 8003b58:	edc3 7a00 	vstr	s15, [r3]
            for (int j = 0; j < 3; j++) {
 8003b5c:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8003b60:	3301      	adds	r3, #1
 8003b62:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8003b66:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8003b6a:	2b02      	cmp	r3, #2
 8003b6c:	dda5      	ble.n	8003aba <KalmanFilter_MeasurementUpdate+0x2d2>
        for (int i = 0; i < 3; i++) {
 8003b6e:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8003b72:	3301      	adds	r3, #1
 8003b74:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8003b78:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8003b7c:	2b02      	cmp	r3, #2
 8003b7e:	dd98      	ble.n	8003ab2 <KalmanFilter_MeasurementUpdate+0x2ca>
            }
        }

        for (int i = 0; i < 3; i++) {
 8003b80:	2300      	movs	r3, #0
 8003b82:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8003b86:	e076      	b.n	8003c76 <KalmanFilter_MeasurementUpdate+0x48e>
            for (int j = 0; j < 3; j++) {
 8003b88:	2300      	movs	r3, #0
 8003b8a:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8003b8e:	e069      	b.n	8003c64 <KalmanFilter_MeasurementUpdate+0x47c>
                Pnew[i][j] = 0.0f;
 8003b90:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003b94:	f5a3 71be 	sub.w	r1, r3, #380	@ 0x17c
 8003b98:	f8d7 21c0 	ldr.w	r2, [r7, #448]	@ 0x1c0
 8003b9c:	4613      	mov	r3, r2
 8003b9e:	005b      	lsls	r3, r3, #1
 8003ba0:	4413      	add	r3, r2
 8003ba2:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8003ba6:	4413      	add	r3, r2
 8003ba8:	009b      	lsls	r3, r3, #2
 8003baa:	440b      	add	r3, r1
 8003bac:	f04f 0200 	mov.w	r2, #0
 8003bb0:	601a      	str	r2, [r3, #0]
                for (int k = 0; k < 3; k++) {
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
 8003bb8:	e04b      	b.n	8003c52 <KalmanFilter_MeasurementUpdate+0x46a>
                    Pnew[i][j] += IKH[i][k] * kf->P[k][j];
 8003bba:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003bbe:	f5a3 71be 	sub.w	r1, r3, #380	@ 0x17c
 8003bc2:	f8d7 21c0 	ldr.w	r2, [r7, #448]	@ 0x1c0
 8003bc6:	4613      	mov	r3, r2
 8003bc8:	005b      	lsls	r3, r3, #1
 8003bca:	4413      	add	r3, r2
 8003bcc:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8003bd0:	4413      	add	r3, r2
 8003bd2:	009b      	lsls	r3, r3, #2
 8003bd4:	440b      	add	r3, r1
 8003bd6:	ed93 7a00 	vldr	s14, [r3]
 8003bda:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003bde:	f5a3 71d0 	sub.w	r1, r3, #416	@ 0x1a0
 8003be2:	f8d7 21c0 	ldr.w	r2, [r7, #448]	@ 0x1c0
 8003be6:	4613      	mov	r3, r2
 8003be8:	005b      	lsls	r3, r3, #1
 8003bea:	4413      	add	r3, r2
 8003bec:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8003bf0:	4413      	add	r3, r2
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	440b      	add	r3, r1
 8003bf6:	edd3 6a00 	vldr	s13, [r3]
 8003bfa:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003bfe:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8003c02:	6819      	ldr	r1, [r3, #0]
 8003c04:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8003c08:	4613      	mov	r3, r2
 8003c0a:	005b      	lsls	r3, r3, #1
 8003c0c:	4413      	add	r3, r2
 8003c0e:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8003c12:	4413      	add	r3, r2
 8003c14:	3302      	adds	r3, #2
 8003c16:	009b      	lsls	r3, r3, #2
 8003c18:	440b      	add	r3, r1
 8003c1a:	3304      	adds	r3, #4
 8003c1c:	edd3 7a00 	vldr	s15, [r3]
 8003c20:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003c24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c28:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003c2c:	f5a3 71be 	sub.w	r1, r3, #380	@ 0x17c
 8003c30:	f8d7 21c0 	ldr.w	r2, [r7, #448]	@ 0x1c0
 8003c34:	4613      	mov	r3, r2
 8003c36:	005b      	lsls	r3, r3, #1
 8003c38:	4413      	add	r3, r2
 8003c3a:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8003c3e:	4413      	add	r3, r2
 8003c40:	009b      	lsls	r3, r3, #2
 8003c42:	440b      	add	r3, r1
 8003c44:	edc3 7a00 	vstr	s15, [r3]
                for (int k = 0; k < 3; k++) {
 8003c48:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8003c4c:	3301      	adds	r3, #1
 8003c4e:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
 8003c52:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8003c56:	2b02      	cmp	r3, #2
 8003c58:	ddaf      	ble.n	8003bba <KalmanFilter_MeasurementUpdate+0x3d2>
            for (int j = 0; j < 3; j++) {
 8003c5a:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8003c5e:	3301      	adds	r3, #1
 8003c60:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8003c64:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8003c68:	2b02      	cmp	r3, #2
 8003c6a:	dd91      	ble.n	8003b90 <KalmanFilter_MeasurementUpdate+0x3a8>
        for (int i = 0; i < 3; i++) {
 8003c6c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8003c70:	3301      	adds	r3, #1
 8003c72:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8003c76:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8003c7a:	2b02      	cmp	r3, #2
 8003c7c:	dd84      	ble.n	8003b88 <KalmanFilter_MeasurementUpdate+0x3a0>
                }
            }
        }

        for (int i = 0; i < 3; i++) {
 8003c7e:	2300      	movs	r3, #0
 8003c80:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
 8003c84:	e032      	b.n	8003cec <KalmanFilter_MeasurementUpdate+0x504>
            for (int j = 0; j < 3; j++) {
 8003c86:	2300      	movs	r3, #0
 8003c88:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 8003c8c:	e025      	b.n	8003cda <KalmanFilter_MeasurementUpdate+0x4f2>
                kf->P[i][j] = Pnew[i][j];
 8003c8e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003c92:	f5a3 71be 	sub.w	r1, r3, #380	@ 0x17c
 8003c96:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8003c9a:	4613      	mov	r3, r2
 8003c9c:	005b      	lsls	r3, r3, #1
 8003c9e:	4413      	add	r3, r2
 8003ca0:	f8d7 21b0 	ldr.w	r2, [r7, #432]	@ 0x1b0
 8003ca4:	4413      	add	r3, r2
 8003ca6:	009b      	lsls	r3, r3, #2
 8003ca8:	440b      	add	r3, r1
 8003caa:	6819      	ldr	r1, [r3, #0]
 8003cac:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003cb0:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8003cb4:	6818      	ldr	r0, [r3, #0]
 8003cb6:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8003cba:	4613      	mov	r3, r2
 8003cbc:	005b      	lsls	r3, r3, #1
 8003cbe:	4413      	add	r3, r2
 8003cc0:	f8d7 21b0 	ldr.w	r2, [r7, #432]	@ 0x1b0
 8003cc4:	4413      	add	r3, r2
 8003cc6:	3302      	adds	r3, #2
 8003cc8:	009b      	lsls	r3, r3, #2
 8003cca:	4403      	add	r3, r0
 8003ccc:	3304      	adds	r3, #4
 8003cce:	6019      	str	r1, [r3, #0]
            for (int j = 0; j < 3; j++) {
 8003cd0:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8003cd4:	3301      	adds	r3, #1
 8003cd6:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 8003cda:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8003cde:	2b02      	cmp	r3, #2
 8003ce0:	ddd5      	ble.n	8003c8e <KalmanFilter_MeasurementUpdate+0x4a6>
        for (int i = 0; i < 3; i++) {
 8003ce2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8003ce6:	3301      	adds	r3, #1
 8003ce8:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
 8003cec:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8003cf0:	2b02      	cmp	r3, #2
 8003cf2:	ddc8      	ble.n	8003c86 <KalmanFilter_MeasurementUpdate+0x49e>
 8003cf4:	f000 bcc2 	b.w	800467c <KalmanFilter_MeasurementUpdate+0xe94>
            }
        }
    } else {
        // Use both altitude and acceleration measurements
        // H = [1 0 0; 0 0 1]
        float H[2][3] = {
 8003cf8:	4b43      	ldr	r3, [pc, #268]	@ (8003e08 <KalmanFilter_MeasurementUpdate+0x620>)
 8003cfa:	f507 7484 	add.w	r4, r7, #264	@ 0x108
 8003cfe:	461d      	mov	r5, r3
 8003d00:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003d02:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003d04:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003d08:	e884 0003 	stmia.w	r4, {r0, r1}
            {1.0f, 0.0f, 0.0f},
            {0.0f, 0.0f, 1.0f}
        };

        float z[2] = {altitude, accel};
 8003d0c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003d10:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003d1a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003d1e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        float y[2] = {z[0] - kf->x[0], z[1] - kf->x[2]};  // Innovation
 8003d28:	ed97 7a40 	vldr	s14, [r7, #256]	@ 0x100
 8003d2c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003d30:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	edd3 7a00 	vldr	s15, [r3]
 8003d3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d3e:	edc7 7a3e 	vstr	s15, [r7, #248]	@ 0xf8
 8003d42:	ed97 7a41 	vldr	s14, [r7, #260]	@ 0x104
 8003d46:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003d4a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	edd3 7a02 	vldr	s15, [r3, #8]
 8003d54:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d58:	edc7 7a3f 	vstr	s15, [r7, #252]	@ 0xfc

        // S = H*P*H' + R
        float HP[2][3] = {0};
 8003d5c:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8003d60:	2200      	movs	r2, #0
 8003d62:	601a      	str	r2, [r3, #0]
 8003d64:	605a      	str	r2, [r3, #4]
 8003d66:	609a      	str	r2, [r3, #8]
 8003d68:	60da      	str	r2, [r3, #12]
 8003d6a:	611a      	str	r2, [r3, #16]
 8003d6c:	615a      	str	r2, [r3, #20]
        float S[2][2] = {0};
 8003d6e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003d72:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003d76:	461a      	mov	r2, r3
 8003d78:	2300      	movs	r3, #0
 8003d7a:	6013      	str	r3, [r2, #0]
 8003d7c:	6053      	str	r3, [r2, #4]
 8003d7e:	6093      	str	r3, [r2, #8]
 8003d80:	60d3      	str	r3, [r2, #12]
        float R[2][2] = {
            {kf->measurement_noise_alt, 0.0f},
 8003d82:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003d86:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
        float R[2][2] = {
 8003d8e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003d92:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003d96:	601a      	str	r2, [r3, #0]
 8003d98:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003d9c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003da0:	f04f 0200 	mov.w	r2, #0
 8003da4:	605a      	str	r2, [r3, #4]
 8003da6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003daa:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003dae:	f04f 0200 	mov.w	r2, #0
 8003db2:	609a      	str	r2, [r3, #8]
            {0.0f, kf->measurement_noise_acc}
 8003db4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003db8:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
        float R[2][2] = {
 8003dc0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003dc4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003dc8:	60da      	str	r2, [r3, #12]
        };

        for (int i = 0; i < 2; i++) {
 8003dca:	2300      	movs	r3, #0
 8003dcc:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
 8003dd0:	e079      	b.n	8003ec6 <KalmanFilter_MeasurementUpdate+0x6de>
            for (int j = 0; j < 3; j++) {
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8003dd8:	e06c      	b.n	8003eb4 <KalmanFilter_MeasurementUpdate+0x6cc>
                HP[i][j] = 0.0f;
 8003dda:	f8d7 21ac 	ldr.w	r2, [r7, #428]	@ 0x1ac
 8003dde:	4613      	mov	r3, r2
 8003de0:	005b      	lsls	r3, r3, #1
 8003de2:	4413      	add	r3, r2
 8003de4:	f8d7 21a8 	ldr.w	r2, [r7, #424]	@ 0x1a8
 8003de8:	4413      	add	r3, r2
 8003dea:	009b      	lsls	r3, r3, #2
 8003dec:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 8003df0:	443b      	add	r3, r7
 8003df2:	3bf8      	subs	r3, #248	@ 0xf8
 8003df4:	f04f 0200 	mov.w	r2, #0
 8003df8:	601a      	str	r2, [r3, #0]
                for (int k = 0; k < 3; k++) {
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8003e00:	e04f      	b.n	8003ea2 <KalmanFilter_MeasurementUpdate+0x6ba>
 8003e02:	bf00      	nop
 8003e04:	00000000 	.word	0x00000000
 8003e08:	08015fa8 	.word	0x08015fa8
 8003e0c:	358637bd 	.word	0x358637bd
                    HP[i][j] += H[i][k] * kf->P[k][j];
 8003e10:	f8d7 21ac 	ldr.w	r2, [r7, #428]	@ 0x1ac
 8003e14:	4613      	mov	r3, r2
 8003e16:	005b      	lsls	r3, r3, #1
 8003e18:	4413      	add	r3, r2
 8003e1a:	f8d7 21a8 	ldr.w	r2, [r7, #424]	@ 0x1a8
 8003e1e:	4413      	add	r3, r2
 8003e20:	009b      	lsls	r3, r3, #2
 8003e22:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 8003e26:	443b      	add	r3, r7
 8003e28:	3bf8      	subs	r3, #248	@ 0xf8
 8003e2a:	ed93 7a00 	vldr	s14, [r3]
 8003e2e:	f8d7 21ac 	ldr.w	r2, [r7, #428]	@ 0x1ac
 8003e32:	4613      	mov	r3, r2
 8003e34:	005b      	lsls	r3, r3, #1
 8003e36:	4413      	add	r3, r2
 8003e38:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 8003e3c:	4413      	add	r3, r2
 8003e3e:	009b      	lsls	r3, r3, #2
 8003e40:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 8003e44:	443b      	add	r3, r7
 8003e46:	3bd0      	subs	r3, #208	@ 0xd0
 8003e48:	edd3 6a00 	vldr	s13, [r3]
 8003e4c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003e50:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8003e54:	6819      	ldr	r1, [r3, #0]
 8003e56:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 8003e5a:	4613      	mov	r3, r2
 8003e5c:	005b      	lsls	r3, r3, #1
 8003e5e:	4413      	add	r3, r2
 8003e60:	f8d7 21a8 	ldr.w	r2, [r7, #424]	@ 0x1a8
 8003e64:	4413      	add	r3, r2
 8003e66:	3302      	adds	r3, #2
 8003e68:	009b      	lsls	r3, r3, #2
 8003e6a:	440b      	add	r3, r1
 8003e6c:	3304      	adds	r3, #4
 8003e6e:	edd3 7a00 	vldr	s15, [r3]
 8003e72:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003e76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e7a:	f8d7 21ac 	ldr.w	r2, [r7, #428]	@ 0x1ac
 8003e7e:	4613      	mov	r3, r2
 8003e80:	005b      	lsls	r3, r3, #1
 8003e82:	4413      	add	r3, r2
 8003e84:	f8d7 21a8 	ldr.w	r2, [r7, #424]	@ 0x1a8
 8003e88:	4413      	add	r3, r2
 8003e8a:	009b      	lsls	r3, r3, #2
 8003e8c:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 8003e90:	443b      	add	r3, r7
 8003e92:	3bf8      	subs	r3, #248	@ 0xf8
 8003e94:	edc3 7a00 	vstr	s15, [r3]
                for (int k = 0; k < 3; k++) {
 8003e98:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8003e9c:	3301      	adds	r3, #1
 8003e9e:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8003ea2:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8003ea6:	2b02      	cmp	r3, #2
 8003ea8:	ddb2      	ble.n	8003e10 <KalmanFilter_MeasurementUpdate+0x628>
            for (int j = 0; j < 3; j++) {
 8003eaa:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8003eae:	3301      	adds	r3, #1
 8003eb0:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8003eb4:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8003eb8:	2b02      	cmp	r3, #2
 8003eba:	dd8e      	ble.n	8003dda <KalmanFilter_MeasurementUpdate+0x5f2>
        for (int i = 0; i < 2; i++) {
 8003ebc:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8003ec0:	3301      	adds	r3, #1
 8003ec2:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
 8003ec6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8003eca:	2b01      	cmp	r3, #1
 8003ecc:	dd81      	ble.n	8003dd2 <KalmanFilter_MeasurementUpdate+0x5ea>
                }
            }
        }

        for (int i = 0; i < 2; i++) {
 8003ece:	2300      	movs	r3, #0
 8003ed0:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8003ed4:	e098      	b.n	8004008 <KalmanFilter_MeasurementUpdate+0x820>
            for (int j = 0; j < 2; j++) {
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8003edc:	e08a      	b.n	8003ff4 <KalmanFilter_MeasurementUpdate+0x80c>
                S[i][j] = 0.0f;
 8003ede:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003ee2:	f5a3 7284 	sub.w	r2, r3, #264	@ 0x108
 8003ee6:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8003eea:	0059      	lsls	r1, r3, #1
 8003eec:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8003ef0:	440b      	add	r3, r1
 8003ef2:	009b      	lsls	r3, r3, #2
 8003ef4:	4413      	add	r3, r2
 8003ef6:	f04f 0200 	mov.w	r2, #0
 8003efa:	601a      	str	r2, [r3, #0]
                for (int k = 0; k < 3; k++) {
 8003efc:	2300      	movs	r3, #0
 8003efe:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 8003f02:	e042      	b.n	8003f8a <KalmanFilter_MeasurementUpdate+0x7a2>
                    S[i][j] += HP[i][k] * H[j][k];  // H'[k][j] = H[j][k]
 8003f04:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003f08:	f5a3 7284 	sub.w	r2, r3, #264	@ 0x108
 8003f0c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8003f10:	0059      	lsls	r1, r3, #1
 8003f12:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8003f16:	440b      	add	r3, r1
 8003f18:	009b      	lsls	r3, r3, #2
 8003f1a:	4413      	add	r3, r2
 8003f1c:	ed93 7a00 	vldr	s14, [r3]
 8003f20:	f8d7 21a0 	ldr.w	r2, [r7, #416]	@ 0x1a0
 8003f24:	4613      	mov	r3, r2
 8003f26:	005b      	lsls	r3, r3, #1
 8003f28:	4413      	add	r3, r2
 8003f2a:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8003f2e:	4413      	add	r3, r2
 8003f30:	009b      	lsls	r3, r3, #2
 8003f32:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 8003f36:	443b      	add	r3, r7
 8003f38:	3bf8      	subs	r3, #248	@ 0xf8
 8003f3a:	edd3 6a00 	vldr	s13, [r3]
 8003f3e:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8003f42:	4613      	mov	r3, r2
 8003f44:	005b      	lsls	r3, r3, #1
 8003f46:	4413      	add	r3, r2
 8003f48:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8003f4c:	4413      	add	r3, r2
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 8003f54:	443b      	add	r3, r7
 8003f56:	3bd0      	subs	r3, #208	@ 0xd0
 8003f58:	edd3 7a00 	vldr	s15, [r3]
 8003f5c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003f60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003f64:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003f68:	f5a3 7284 	sub.w	r2, r3, #264	@ 0x108
 8003f6c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8003f70:	0059      	lsls	r1, r3, #1
 8003f72:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8003f76:	440b      	add	r3, r1
 8003f78:	009b      	lsls	r3, r3, #2
 8003f7a:	4413      	add	r3, r2
 8003f7c:	edc3 7a00 	vstr	s15, [r3]
                for (int k = 0; k < 3; k++) {
 8003f80:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8003f84:	3301      	adds	r3, #1
 8003f86:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 8003f8a:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8003f8e:	2b02      	cmp	r3, #2
 8003f90:	ddb8      	ble.n	8003f04 <KalmanFilter_MeasurementUpdate+0x71c>
                }
                S[i][j] += R[i][j];
 8003f92:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003f96:	f5a3 7284 	sub.w	r2, r3, #264	@ 0x108
 8003f9a:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8003f9e:	0059      	lsls	r1, r3, #1
 8003fa0:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8003fa4:	440b      	add	r3, r1
 8003fa6:	009b      	lsls	r3, r3, #2
 8003fa8:	4413      	add	r3, r2
 8003faa:	ed93 7a00 	vldr	s14, [r3]
 8003fae:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003fb2:	f5a3 728c 	sub.w	r2, r3, #280	@ 0x118
 8003fb6:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8003fba:	0059      	lsls	r1, r3, #1
 8003fbc:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8003fc0:	440b      	add	r3, r1
 8003fc2:	009b      	lsls	r3, r3, #2
 8003fc4:	4413      	add	r3, r2
 8003fc6:	edd3 7a00 	vldr	s15, [r3]
 8003fca:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003fce:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8003fd2:	f5a3 7284 	sub.w	r2, r3, #264	@ 0x108
 8003fd6:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8003fda:	0059      	lsls	r1, r3, #1
 8003fdc:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8003fe0:	440b      	add	r3, r1
 8003fe2:	009b      	lsls	r3, r3, #2
 8003fe4:	4413      	add	r3, r2
 8003fe6:	edc3 7a00 	vstr	s15, [r3]
            for (int j = 0; j < 2; j++) {
 8003fea:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8003fee:	3301      	adds	r3, #1
 8003ff0:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8003ff4:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8003ff8:	2b01      	cmp	r3, #1
 8003ffa:	f77f af70 	ble.w	8003ede <KalmanFilter_MeasurementUpdate+0x6f6>
        for (int i = 0; i < 2; i++) {
 8003ffe:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8004002:	3301      	adds	r3, #1
 8004004:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8004008:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 800400c:	2b01      	cmp	r3, #1
 800400e:	f77f af62 	ble.w	8003ed6 <KalmanFilter_MeasurementUpdate+0x6ee>
            }
        }

        // Calculate S^-1 (inverse of 2x2 matrix)
        float det = S[0][0] * S[1][1] - S[0][1] * S[1][0];
 8004012:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004016:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800401a:	ed93 7a00 	vldr	s14, [r3]
 800401e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004022:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004026:	edd3 7a03 	vldr	s15, [r3, #12]
 800402a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800402e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004032:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004036:	edd3 6a01 	vldr	s13, [r3, #4]
 800403a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800403e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004042:	edd3 7a02 	vldr	s15, [r3, #8]
 8004046:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800404a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800404e:	edc7 7a55 	vstr	s15, [r7, #340]	@ 0x154
        if (fabsf(det) < 1e-6f) {
 8004052:	edd7 7a55 	vldr	s15, [r7, #340]	@ 0x154
 8004056:	eef0 7ae7 	vabs.f32	s15, s15
 800405a:	ed1f 7a94 	vldr	s14, [pc, #-592]	@ 8003e0c <KalmanFilter_MeasurementUpdate+0x624>
 800405e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004062:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004066:	f100 8308 	bmi.w	800467a <KalmanFilter_MeasurementUpdate+0xe92>
            // Matrix is singular, skip update
            return;
        }

        float S_inv[2][2] = {
            {S[1][1] / det, -S[0][1] / det},
 800406a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800406e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004072:	edd3 6a03 	vldr	s13, [r3, #12]
 8004076:	ed97 7a55 	vldr	s14, [r7, #340]	@ 0x154
 800407a:	eec6 7a87 	vdiv.f32	s15, s13, s14
        float S_inv[2][2] = {
 800407e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004082:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8004086:	edc3 7a00 	vstr	s15, [r3]
            {S[1][1] / det, -S[0][1] / det},
 800408a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800408e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004092:	edd3 7a01 	vldr	s15, [r3, #4]
 8004096:	eef1 6a67 	vneg.f32	s13, s15
 800409a:	ed97 7a55 	vldr	s14, [r7, #340]	@ 0x154
 800409e:	eec6 7a87 	vdiv.f32	s15, s13, s14
        float S_inv[2][2] = {
 80040a2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80040a6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80040aa:	edc3 7a01 	vstr	s15, [r3, #4]
            {-S[1][0] / det, S[0][0] / det}
 80040ae:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80040b2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80040b6:	edd3 7a02 	vldr	s15, [r3, #8]
 80040ba:	eef1 6a67 	vneg.f32	s13, s15
 80040be:	ed97 7a55 	vldr	s14, [r7, #340]	@ 0x154
 80040c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
        float S_inv[2][2] = {
 80040c6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80040ca:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80040ce:	edc3 7a02 	vstr	s15, [r3, #8]
            {-S[1][0] / det, S[0][0] / det}
 80040d2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80040d6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80040da:	edd3 6a00 	vldr	s13, [r3]
 80040de:	ed97 7a55 	vldr	s14, [r7, #340]	@ 0x154
 80040e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
        float S_inv[2][2] = {
 80040e6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80040ea:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80040ee:	edc3 7a03 	vstr	s15, [r3, #12]
        };

        // K = P*H'*S^-1
        float PHt[3][2] = {0};
 80040f2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80040f6:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80040fa:	461a      	mov	r2, r3
 80040fc:	2300      	movs	r3, #0
 80040fe:	6013      	str	r3, [r2, #0]
 8004100:	6053      	str	r3, [r2, #4]
 8004102:	6093      	str	r3, [r2, #8]
 8004104:	60d3      	str	r3, [r2, #12]
 8004106:	6113      	str	r3, [r2, #16]
 8004108:	6153      	str	r3, [r2, #20]
        float K[3][2] = {0};
 800410a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800410e:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8004112:	461a      	mov	r2, r3
 8004114:	2300      	movs	r3, #0
 8004116:	6013      	str	r3, [r2, #0]
 8004118:	6053      	str	r3, [r2, #4]
 800411a:	6093      	str	r3, [r2, #8]
 800411c:	60d3      	str	r3, [r2, #12]
 800411e:	6113      	str	r3, [r2, #16]
 8004120:	6153      	str	r3, [r2, #20]

        for (int i = 0; i < 3; i++) {
 8004122:	2300      	movs	r3, #0
 8004124:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
 8004128:	e06f      	b.n	800420a <KalmanFilter_MeasurementUpdate+0xa22>
            for (int j = 0; j < 2; j++) {
 800412a:	2300      	movs	r3, #0
 800412c:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 8004130:	e062      	b.n	80041f8 <KalmanFilter_MeasurementUpdate+0xa10>
                PHt[i][j] = 0.0f;
 8004132:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004136:	f5a3 72a0 	sub.w	r2, r3, #320	@ 0x140
 800413a:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 800413e:	0059      	lsls	r1, r3, #1
 8004140:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8004144:	440b      	add	r3, r1
 8004146:	009b      	lsls	r3, r3, #2
 8004148:	4413      	add	r3, r2
 800414a:	f04f 0200 	mov.w	r2, #0
 800414e:	601a      	str	r2, [r3, #0]
                for (int k = 0; k < 3; k++) {
 8004150:	2300      	movs	r3, #0
 8004152:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 8004156:	e046      	b.n	80041e6 <KalmanFilter_MeasurementUpdate+0x9fe>
                    PHt[i][j] += kf->P[i][k] * H[j][k];  // H'[k][j] = H[j][k]
 8004158:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800415c:	f5a3 72a0 	sub.w	r2, r3, #320	@ 0x140
 8004160:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8004164:	0059      	lsls	r1, r3, #1
 8004166:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800416a:	440b      	add	r3, r1
 800416c:	009b      	lsls	r3, r3, #2
 800416e:	4413      	add	r3, r2
 8004170:	ed93 7a00 	vldr	s14, [r3]
 8004174:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004178:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800417c:	6819      	ldr	r1, [r3, #0]
 800417e:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8004182:	4613      	mov	r3, r2
 8004184:	005b      	lsls	r3, r3, #1
 8004186:	4413      	add	r3, r2
 8004188:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 800418c:	4413      	add	r3, r2
 800418e:	3302      	adds	r3, #2
 8004190:	009b      	lsls	r3, r3, #2
 8004192:	440b      	add	r3, r1
 8004194:	3304      	adds	r3, #4
 8004196:	edd3 6a00 	vldr	s13, [r3]
 800419a:	f8d7 2190 	ldr.w	r2, [r7, #400]	@ 0x190
 800419e:	4613      	mov	r3, r2
 80041a0:	005b      	lsls	r3, r3, #1
 80041a2:	4413      	add	r3, r2
 80041a4:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 80041a8:	4413      	add	r3, r2
 80041aa:	009b      	lsls	r3, r3, #2
 80041ac:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 80041b0:	443b      	add	r3, r7
 80041b2:	3bd0      	subs	r3, #208	@ 0xd0
 80041b4:	edd3 7a00 	vldr	s15, [r3]
 80041b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80041bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80041c0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80041c4:	f5a3 72a0 	sub.w	r2, r3, #320	@ 0x140
 80041c8:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 80041cc:	0059      	lsls	r1, r3, #1
 80041ce:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80041d2:	440b      	add	r3, r1
 80041d4:	009b      	lsls	r3, r3, #2
 80041d6:	4413      	add	r3, r2
 80041d8:	edc3 7a00 	vstr	s15, [r3]
                for (int k = 0; k < 3; k++) {
 80041dc:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 80041e0:	3301      	adds	r3, #1
 80041e2:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 80041e6:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 80041ea:	2b02      	cmp	r3, #2
 80041ec:	ddb4      	ble.n	8004158 <KalmanFilter_MeasurementUpdate+0x970>
            for (int j = 0; j < 2; j++) {
 80041ee:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80041f2:	3301      	adds	r3, #1
 80041f4:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 80041f8:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80041fc:	2b01      	cmp	r3, #1
 80041fe:	dd98      	ble.n	8004132 <KalmanFilter_MeasurementUpdate+0x94a>
        for (int i = 0; i < 3; i++) {
 8004200:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8004204:	3301      	adds	r3, #1
 8004206:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
 800420a:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 800420e:	2b02      	cmp	r3, #2
 8004210:	dd8b      	ble.n	800412a <KalmanFilter_MeasurementUpdate+0x942>
                }
            }
        }

        for (int i = 0; i < 3; i++) {
 8004212:	2300      	movs	r3, #0
 8004214:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8004218:	e069      	b.n	80042ee <KalmanFilter_MeasurementUpdate+0xb06>
            for (int j = 0; j < 2; j++) {
 800421a:	2300      	movs	r3, #0
 800421c:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8004220:	e05c      	b.n	80042dc <KalmanFilter_MeasurementUpdate+0xaf4>
                K[i][j] = 0.0f;
 8004222:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004226:	f5a3 72ac 	sub.w	r2, r3, #344	@ 0x158
 800422a:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 800422e:	0059      	lsls	r1, r3, #1
 8004230:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8004234:	440b      	add	r3, r1
 8004236:	009b      	lsls	r3, r3, #2
 8004238:	4413      	add	r3, r2
 800423a:	f04f 0200 	mov.w	r2, #0
 800423e:	601a      	str	r2, [r3, #0]
                for (int k = 0; k < 2; k++) {
 8004240:	2300      	movs	r3, #0
 8004242:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8004246:	e040      	b.n	80042ca <KalmanFilter_MeasurementUpdate+0xae2>
                    K[i][j] += PHt[i][k] * S_inv[k][j];
 8004248:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800424c:	f5a3 72ac 	sub.w	r2, r3, #344	@ 0x158
 8004250:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8004254:	0059      	lsls	r1, r3, #1
 8004256:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 800425a:	440b      	add	r3, r1
 800425c:	009b      	lsls	r3, r3, #2
 800425e:	4413      	add	r3, r2
 8004260:	ed93 7a00 	vldr	s14, [r3]
 8004264:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004268:	f5a3 72a0 	sub.w	r2, r3, #320	@ 0x140
 800426c:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8004270:	0059      	lsls	r1, r3, #1
 8004272:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8004276:	440b      	add	r3, r1
 8004278:	009b      	lsls	r3, r3, #2
 800427a:	4413      	add	r3, r2
 800427c:	edd3 6a00 	vldr	s13, [r3]
 8004280:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004284:	f5a3 7294 	sub.w	r2, r3, #296	@ 0x128
 8004288:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 800428c:	0059      	lsls	r1, r3, #1
 800428e:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8004292:	440b      	add	r3, r1
 8004294:	009b      	lsls	r3, r3, #2
 8004296:	4413      	add	r3, r2
 8004298:	edd3 7a00 	vldr	s15, [r3]
 800429c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80042a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80042a4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80042a8:	f5a3 72ac 	sub.w	r2, r3, #344	@ 0x158
 80042ac:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80042b0:	0059      	lsls	r1, r3, #1
 80042b2:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80042b6:	440b      	add	r3, r1
 80042b8:	009b      	lsls	r3, r3, #2
 80042ba:	4413      	add	r3, r2
 80042bc:	edc3 7a00 	vstr	s15, [r3]
                for (int k = 0; k < 2; k++) {
 80042c0:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 80042c4:	3301      	adds	r3, #1
 80042c6:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80042ca:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 80042ce:	2b01      	cmp	r3, #1
 80042d0:	ddba      	ble.n	8004248 <KalmanFilter_MeasurementUpdate+0xa60>
            for (int j = 0; j < 2; j++) {
 80042d2:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80042d6:	3301      	adds	r3, #1
 80042d8:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80042dc:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80042e0:	2b01      	cmp	r3, #1
 80042e2:	dd9e      	ble.n	8004222 <KalmanFilter_MeasurementUpdate+0xa3a>
        for (int i = 0; i < 3; i++) {
 80042e4:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80042e8:	3301      	adds	r3, #1
 80042ea:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 80042ee:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80042f2:	2b02      	cmp	r3, #2
 80042f4:	dd91      	ble.n	800421a <KalmanFilter_MeasurementUpdate+0xa32>
                }
            }
        }

        // State update: x = x + K*y
        for (int i = 0; i < 3; i++) {
 80042f6:	2300      	movs	r3, #0
 80042f8:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 80042fc:	e042      	b.n	8004384 <KalmanFilter_MeasurementUpdate+0xb9c>
            for (int j = 0; j < 2; j++) {
 80042fe:	2300      	movs	r3, #0
 8004300:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 8004304:	e035      	b.n	8004372 <KalmanFilter_MeasurementUpdate+0xb8a>
                kf->x[i] += K[i][j] * y[j];
 8004306:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800430a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800430e:	681a      	ldr	r2, [r3, #0]
 8004310:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8004314:	009b      	lsls	r3, r3, #2
 8004316:	4413      	add	r3, r2
 8004318:	ed93 7a00 	vldr	s14, [r3]
 800431c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004320:	f5a3 72ac 	sub.w	r2, r3, #344	@ 0x158
 8004324:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8004328:	0059      	lsls	r1, r3, #1
 800432a:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 800432e:	440b      	add	r3, r1
 8004330:	009b      	lsls	r3, r3, #2
 8004332:	4413      	add	r3, r2
 8004334:	edd3 6a00 	vldr	s13, [r3]
 8004338:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 800433c:	009b      	lsls	r3, r3, #2
 800433e:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 8004342:	443b      	add	r3, r7
 8004344:	3be0      	subs	r3, #224	@ 0xe0
 8004346:	edd3 7a00 	vldr	s15, [r3]
 800434a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800434e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004352:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004356:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800435a:	681a      	ldr	r2, [r3, #0]
 800435c:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8004360:	009b      	lsls	r3, r3, #2
 8004362:	4413      	add	r3, r2
 8004364:	edc3 7a00 	vstr	s15, [r3]
            for (int j = 0; j < 2; j++) {
 8004368:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 800436c:	3301      	adds	r3, #1
 800436e:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 8004372:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8004376:	2b01      	cmp	r3, #1
 8004378:	ddc5      	ble.n	8004306 <KalmanFilter_MeasurementUpdate+0xb1e>
        for (int i = 0; i < 3; i++) {
 800437a:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 800437e:	3301      	adds	r3, #1
 8004380:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8004384:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8004388:	2b02      	cmp	r3, #2
 800438a:	ddb8      	ble.n	80042fe <KalmanFilter_MeasurementUpdate+0xb16>
            }
        }

        // Covariance update: P = (I - K*H)*P
        float KH[3][3] = {0};
 800438c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004390:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8004394:	4618      	mov	r0, r3
 8004396:	2324      	movs	r3, #36	@ 0x24
 8004398:	461a      	mov	r2, r3
 800439a:	2100      	movs	r1, #0
 800439c:	f00b fdf9 	bl	800ff92 <memset>
        float IKH[3][3];
        float Pnew[3][3] = {0};
 80043a0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80043a4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80043a8:	4618      	mov	r0, r3
 80043aa:	2324      	movs	r3, #36	@ 0x24
 80043ac:	461a      	mov	r2, r3
 80043ae:	2100      	movs	r1, #0
 80043b0:	f00b fdef 	bl	800ff92 <memset>

        for (int i = 0; i < 3; i++) {
 80043b4:	2300      	movs	r3, #0
 80043b6:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 80043ba:	e09e      	b.n	80044fa <KalmanFilter_MeasurementUpdate+0xd12>
            for (int j = 0; j < 3; j++) {
 80043bc:	2300      	movs	r3, #0
 80043be:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
 80043c2:	e090      	b.n	80044e6 <KalmanFilter_MeasurementUpdate+0xcfe>
                KH[i][j] = 0.0f;
 80043c4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80043c8:	f5a3 71e2 	sub.w	r1, r3, #452	@ 0x1c4
 80043cc:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80043d0:	4613      	mov	r3, r2
 80043d2:	005b      	lsls	r3, r3, #1
 80043d4:	4413      	add	r3, r2
 80043d6:	f8d7 2170 	ldr.w	r2, [r7, #368]	@ 0x170
 80043da:	4413      	add	r3, r2
 80043dc:	009b      	lsls	r3, r3, #2
 80043de:	440b      	add	r3, r1
 80043e0:	f04f 0200 	mov.w	r2, #0
 80043e4:	601a      	str	r2, [r3, #0]
                for (int k = 0; k < 2; k++) {
 80043e6:	2300      	movs	r3, #0
 80043e8:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
 80043ec:	e045      	b.n	800447a <KalmanFilter_MeasurementUpdate+0xc92>
                    KH[i][j] += K[i][k] * H[k][j];
 80043ee:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80043f2:	f5a3 71e2 	sub.w	r1, r3, #452	@ 0x1c4
 80043f6:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80043fa:	4613      	mov	r3, r2
 80043fc:	005b      	lsls	r3, r3, #1
 80043fe:	4413      	add	r3, r2
 8004400:	f8d7 2170 	ldr.w	r2, [r7, #368]	@ 0x170
 8004404:	4413      	add	r3, r2
 8004406:	009b      	lsls	r3, r3, #2
 8004408:	440b      	add	r3, r1
 800440a:	ed93 7a00 	vldr	s14, [r3]
 800440e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004412:	f5a3 72ac 	sub.w	r2, r3, #344	@ 0x158
 8004416:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 800441a:	0059      	lsls	r1, r3, #1
 800441c:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8004420:	440b      	add	r3, r1
 8004422:	009b      	lsls	r3, r3, #2
 8004424:	4413      	add	r3, r2
 8004426:	edd3 6a00 	vldr	s13, [r3]
 800442a:	f8d7 216c 	ldr.w	r2, [r7, #364]	@ 0x16c
 800442e:	4613      	mov	r3, r2
 8004430:	005b      	lsls	r3, r3, #1
 8004432:	4413      	add	r3, r2
 8004434:	f8d7 2170 	ldr.w	r2, [r7, #368]	@ 0x170
 8004438:	4413      	add	r3, r2
 800443a:	009b      	lsls	r3, r3, #2
 800443c:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 8004440:	443b      	add	r3, r7
 8004442:	3bd0      	subs	r3, #208	@ 0xd0
 8004444:	edd3 7a00 	vldr	s15, [r3]
 8004448:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800444c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004450:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004454:	f5a3 71e2 	sub.w	r1, r3, #452	@ 0x1c4
 8004458:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 800445c:	4613      	mov	r3, r2
 800445e:	005b      	lsls	r3, r3, #1
 8004460:	4413      	add	r3, r2
 8004462:	f8d7 2170 	ldr.w	r2, [r7, #368]	@ 0x170
 8004466:	4413      	add	r3, r2
 8004468:	009b      	lsls	r3, r3, #2
 800446a:	440b      	add	r3, r1
 800446c:	edc3 7a00 	vstr	s15, [r3]
                for (int k = 0; k < 2; k++) {
 8004470:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8004474:	3301      	adds	r3, #1
 8004476:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
 800447a:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800447e:	2b01      	cmp	r3, #1
 8004480:	ddb5      	ble.n	80043ee <KalmanFilter_MeasurementUpdate+0xc06>
                }
                IKH[i][j] = (i == j ? 1.0f : 0.0f) - KH[i][j];
 8004482:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8004486:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 800448a:	429a      	cmp	r2, r3
 800448c:	d102      	bne.n	8004494 <KalmanFilter_MeasurementUpdate+0xcac>
 800448e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004492:	e001      	b.n	8004498 <KalmanFilter_MeasurementUpdate+0xcb0>
 8004494:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 8004684 <KalmanFilter_MeasurementUpdate+0xe9c>
 8004498:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800449c:	f5a3 71e2 	sub.w	r1, r3, #452	@ 0x1c4
 80044a0:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80044a4:	4613      	mov	r3, r2
 80044a6:	005b      	lsls	r3, r3, #1
 80044a8:	4413      	add	r3, r2
 80044aa:	f8d7 2170 	ldr.w	r2, [r7, #368]	@ 0x170
 80044ae:	4413      	add	r3, r2
 80044b0:	009b      	lsls	r3, r3, #2
 80044b2:	440b      	add	r3, r1
 80044b4:	edd3 7a00 	vldr	s15, [r3]
 80044b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80044bc:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80044c0:	f5a3 71d0 	sub.w	r1, r3, #416	@ 0x1a0
 80044c4:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80044c8:	4613      	mov	r3, r2
 80044ca:	005b      	lsls	r3, r3, #1
 80044cc:	4413      	add	r3, r2
 80044ce:	f8d7 2170 	ldr.w	r2, [r7, #368]	@ 0x170
 80044d2:	4413      	add	r3, r2
 80044d4:	009b      	lsls	r3, r3, #2
 80044d6:	440b      	add	r3, r1
 80044d8:	edc3 7a00 	vstr	s15, [r3]
            for (int j = 0; j < 3; j++) {
 80044dc:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 80044e0:	3301      	adds	r3, #1
 80044e2:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
 80044e6:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 80044ea:	2b02      	cmp	r3, #2
 80044ec:	f77f af6a 	ble.w	80043c4 <KalmanFilter_MeasurementUpdate+0xbdc>
        for (int i = 0; i < 3; i++) {
 80044f0:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 80044f4:	3301      	adds	r3, #1
 80044f6:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 80044fa:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 80044fe:	2b02      	cmp	r3, #2
 8004500:	f77f af5c 	ble.w	80043bc <KalmanFilter_MeasurementUpdate+0xbd4>
            }
        }

        for (int i = 0; i < 3; i++) {
 8004504:	2300      	movs	r3, #0
 8004506:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 800450a:	e076      	b.n	80045fa <KalmanFilter_MeasurementUpdate+0xe12>
            for (int j = 0; j < 3; j++) {
 800450c:	2300      	movs	r3, #0
 800450e:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8004512:	e069      	b.n	80045e8 <KalmanFilter_MeasurementUpdate+0xe00>
                Pnew[i][j] = 0.0f;
 8004514:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004518:	f5a3 71be 	sub.w	r1, r3, #380	@ 0x17c
 800451c:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8004520:	4613      	mov	r3, r2
 8004522:	005b      	lsls	r3, r3, #1
 8004524:	4413      	add	r3, r2
 8004526:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 800452a:	4413      	add	r3, r2
 800452c:	009b      	lsls	r3, r3, #2
 800452e:	440b      	add	r3, r1
 8004530:	f04f 0200 	mov.w	r2, #0
 8004534:	601a      	str	r2, [r3, #0]
                for (int k = 0; k < 3; k++) {
 8004536:	2300      	movs	r3, #0
 8004538:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 800453c:	e04b      	b.n	80045d6 <KalmanFilter_MeasurementUpdate+0xdee>
                    Pnew[i][j] += IKH[i][k] * kf->P[k][j];
 800453e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004542:	f5a3 71be 	sub.w	r1, r3, #380	@ 0x17c
 8004546:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 800454a:	4613      	mov	r3, r2
 800454c:	005b      	lsls	r3, r3, #1
 800454e:	4413      	add	r3, r2
 8004550:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 8004554:	4413      	add	r3, r2
 8004556:	009b      	lsls	r3, r3, #2
 8004558:	440b      	add	r3, r1
 800455a:	ed93 7a00 	vldr	s14, [r3]
 800455e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004562:	f5a3 71d0 	sub.w	r1, r3, #416	@ 0x1a0
 8004566:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 800456a:	4613      	mov	r3, r2
 800456c:	005b      	lsls	r3, r3, #1
 800456e:	4413      	add	r3, r2
 8004570:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 8004574:	4413      	add	r3, r2
 8004576:	009b      	lsls	r3, r3, #2
 8004578:	440b      	add	r3, r1
 800457a:	edd3 6a00 	vldr	s13, [r3]
 800457e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004582:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8004586:	6819      	ldr	r1, [r3, #0]
 8004588:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 800458c:	4613      	mov	r3, r2
 800458e:	005b      	lsls	r3, r3, #1
 8004590:	4413      	add	r3, r2
 8004592:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 8004596:	4413      	add	r3, r2
 8004598:	3302      	adds	r3, #2
 800459a:	009b      	lsls	r3, r3, #2
 800459c:	440b      	add	r3, r1
 800459e:	3304      	adds	r3, #4
 80045a0:	edd3 7a00 	vldr	s15, [r3]
 80045a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80045a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80045ac:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80045b0:	f5a3 71be 	sub.w	r1, r3, #380	@ 0x17c
 80045b4:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 80045b8:	4613      	mov	r3, r2
 80045ba:	005b      	lsls	r3, r3, #1
 80045bc:	4413      	add	r3, r2
 80045be:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 80045c2:	4413      	add	r3, r2
 80045c4:	009b      	lsls	r3, r3, #2
 80045c6:	440b      	add	r3, r1
 80045c8:	edc3 7a00 	vstr	s15, [r3]
                for (int k = 0; k < 3; k++) {
 80045cc:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80045d0:	3301      	adds	r3, #1
 80045d2:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 80045d6:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80045da:	2b02      	cmp	r3, #2
 80045dc:	ddaf      	ble.n	800453e <KalmanFilter_MeasurementUpdate+0xd56>
            for (int j = 0; j < 3; j++) {
 80045de:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80045e2:	3301      	adds	r3, #1
 80045e4:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 80045e8:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80045ec:	2b02      	cmp	r3, #2
 80045ee:	dd91      	ble.n	8004514 <KalmanFilter_MeasurementUpdate+0xd2c>
        for (int i = 0; i < 3; i++) {
 80045f0:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80045f4:	3301      	adds	r3, #1
 80045f6:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 80045fa:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80045fe:	2b02      	cmp	r3, #2
 8004600:	dd84      	ble.n	800450c <KalmanFilter_MeasurementUpdate+0xd24>
                }
            }
        }

        for (int i = 0; i < 3; i++) {
 8004602:	2300      	movs	r3, #0
 8004604:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 8004608:	e032      	b.n	8004670 <KalmanFilter_MeasurementUpdate+0xe88>
            for (int j = 0; j < 3; j++) {
 800460a:	2300      	movs	r3, #0
 800460c:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8004610:	e025      	b.n	800465e <KalmanFilter_MeasurementUpdate+0xe76>
                kf->P[i][j] = Pnew[i][j];
 8004612:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004616:	f5a3 71be 	sub.w	r1, r3, #380	@ 0x17c
 800461a:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 800461e:	4613      	mov	r3, r2
 8004620:	005b      	lsls	r3, r3, #1
 8004622:	4413      	add	r3, r2
 8004624:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 8004628:	4413      	add	r3, r2
 800462a:	009b      	lsls	r3, r3, #2
 800462c:	440b      	add	r3, r1
 800462e:	6819      	ldr	r1, [r3, #0]
 8004630:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8004634:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8004638:	6818      	ldr	r0, [r3, #0]
 800463a:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 800463e:	4613      	mov	r3, r2
 8004640:	005b      	lsls	r3, r3, #1
 8004642:	4413      	add	r3, r2
 8004644:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 8004648:	4413      	add	r3, r2
 800464a:	3302      	adds	r3, #2
 800464c:	009b      	lsls	r3, r3, #2
 800464e:	4403      	add	r3, r0
 8004650:	3304      	adds	r3, #4
 8004652:	6019      	str	r1, [r3, #0]
            for (int j = 0; j < 3; j++) {
 8004654:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8004658:	3301      	adds	r3, #1
 800465a:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 800465e:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8004662:	2b02      	cmp	r3, #2
 8004664:	ddd5      	ble.n	8004612 <KalmanFilter_MeasurementUpdate+0xe2a>
        for (int i = 0; i < 3; i++) {
 8004666:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800466a:	3301      	adds	r3, #1
 800466c:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 8004670:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8004674:	2b02      	cmp	r3, #2
 8004676:	ddc8      	ble.n	800460a <KalmanFilter_MeasurementUpdate+0xe22>
 8004678:	e000      	b.n	800467c <KalmanFilter_MeasurementUpdate+0xe94>
            return;
 800467a:	bf00      	nop
            }
        }
    }
}
 800467c:	f507 77ec 	add.w	r7, r7, #472	@ 0x1d8
 8004680:	46bd      	mov	sp, r7
 8004682:	bdb0      	pop	{r4, r5, r7, pc}
 8004684:	00000000 	.word	0x00000000

08004688 <KalmanFilter_DetectApogee>:
/**
 * @brief Detect apogee based on velocity trend
 * @param kf Pointer to Kalman filter structure
 * @return 1 if apogee is detected, 0 otherwise
 */
static int KalmanFilter_DetectApogee(KalmanFilter_t *kf) {
 8004688:	b480      	push	{r7}
 800468a:	b083      	sub	sp, #12
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
    // Velocity is negative and magnitude is increasing
	if(kf->x[2] > 30.0){


	}
    if (kf->x[1] < 0.0f && kf->x[1] < kf->prev_velocity) {
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	edd3 7a01 	vldr	s15, [r3, #4]
 8004696:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800469a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800469e:	d517      	bpl.n	80046d0 <KalmanFilter_DetectApogee+0x48>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	ed93 7a01 	vldr	s14, [r3, #4]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 80046ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80046b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046b4:	d50c      	bpl.n	80046d0 <KalmanFilter_DetectApogee+0x48>
        kf->apogee_counter++;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ba:	1c5a      	adds	r2, r3, #1
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	641a      	str	r2, [r3, #64]	@ 0x40
        if (kf->apogee_counter >= 5) {  // Confirm apogee after 5 consecutive samples
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046c4:	2b04      	cmp	r3, #4
 80046c6:	dd06      	ble.n	80046d6 <KalmanFilter_DetectApogee+0x4e>
            kf->apogee_detected = 1;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2201      	movs	r2, #1
 80046cc:	63da      	str	r2, [r3, #60]	@ 0x3c
        if (kf->apogee_counter >= 5) {  // Confirm apogee after 5 consecutive samples
 80046ce:	e002      	b.n	80046d6 <KalmanFilter_DetectApogee+0x4e>
        }
    } else {
        kf->apogee_counter = 0;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2200      	movs	r2, #0
 80046d4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    kf->prev_velocity = kf->x[1];
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	685a      	ldr	r2, [r3, #4]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	645a      	str	r2, [r3, #68]	@ 0x44
    return kf->apogee_detected;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	370c      	adds	r7, #12
 80046e6:	46bd      	mov	sp, r7
 80046e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ec:	4770      	bx	lr

080046ee <Kalman_Get_Velocity>:
float Kalman_Get_Velocity(KalmanFilter_t *kf){
 80046ee:	b480      	push	{r7}
 80046f0:	b083      	sub	sp, #12
 80046f2:	af00      	add	r7, sp, #0
 80046f4:	6078      	str	r0, [r7, #4]
	return kf->x[1];
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	ee07 3a90 	vmov	s15, r3
}
 80046fe:	eeb0 0a67 	vmov.f32	s0, s15
 8004702:	370c      	adds	r7, #12
 8004704:	46bd      	mov	sp, r7
 8004706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470a:	4770      	bx	lr

0800470c <KalmanFilter_IsApogeeDetected>:
/**
 * @brief Check if apogee has been detected
 * @param kf Pointer to Kalman filter structure
 * @return 1 if apogee is detected, 0 otherwise
 */
int KalmanFilter_IsApogeeDetected(KalmanFilter_t *kf) {
 800470c:	b480      	push	{r7}
 800470e:	b083      	sub	sp, #12
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
    return kf->apogee_detected;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8004718:	4618      	mov	r0, r3
 800471a:	370c      	adds	r7, #12
 800471c:	46bd      	mov	sp, r7
 800471e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004722:	4770      	bx	lr

08004724 <L86_GNSS_Init>:
static void get_GNRMC_data(gps_data_t *gps_data_);
static void get_GPGGA_data(gps_data_t *gps_data_);
static void format_data(gps_data_t *gps_data_);

void L86_GNSS_Init(UART_HandleTypeDef *huart_gnss_)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b082      	sub	sp, #8
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
	huart_gnss = huart_gnss_;
 800472c:	4a07      	ldr	r2, [pc, #28]	@ (800474c <L86_GNSS_Init+0x28>)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6013      	str	r3, [r2, #0]
	HAL_UART_Receive_DMA(huart_gnss, (uint8_t *)gnss_rx_buffer, BUFFER_SIZE * 2);
 8004732:	4b06      	ldr	r3, [pc, #24]	@ (800474c <L86_GNSS_Init+0x28>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 800473a:	4905      	ldr	r1, [pc, #20]	@ (8004750 <L86_GNSS_Init+0x2c>)
 800473c:	4618      	mov	r0, r3
 800473e:	f009 fa13 	bl	800db68 <HAL_UART_Receive_DMA>
}
 8004742:	bf00      	nop
 8004744:	3708      	adds	r7, #8
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}
 800474a:	bf00      	nop
 800474c:	20000270 	.word	0x20000270
 8004750:	20000274 	.word	0x20000274

08004754 <HAL_UART_RxHalfCpltCallback>:

void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b082      	sub	sp, #8
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
	if(huart == huart_gnss)
 800475c:	4b06      	ldr	r3, [pc, #24]	@ (8004778 <HAL_UART_RxHalfCpltCallback+0x24>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	687a      	ldr	r2, [r7, #4]
 8004762:	429a      	cmp	r2, r3
 8004764:	d104      	bne.n	8004770 <HAL_UART_RxHalfCpltCallback+0x1c>
	{
		process_data(gnss_rx_buffer, BUFFER_SIZE);
 8004766:	f44f 6196 	mov.w	r1, #1200	@ 0x4b0
 800476a:	4804      	ldr	r0, [pc, #16]	@ (800477c <HAL_UART_RxHalfCpltCallback+0x28>)
 800476c:	f000 f830 	bl	80047d0 <process_data>
	}
}
 8004770:	bf00      	nop
 8004772:	3708      	adds	r7, #8
 8004774:	46bd      	mov	sp, r7
 8004776:	bd80      	pop	{r7, pc}
 8004778:	20000270 	.word	0x20000270
 800477c:	20000274 	.word	0x20000274

08004780 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b082      	sub	sp, #8
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
	if(huart == huart_gnss)
 8004788:	4b06      	ldr	r3, [pc, #24]	@ (80047a4 <HAL_UART_RxCpltCallback+0x24>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	687a      	ldr	r2, [r7, #4]
 800478e:	429a      	cmp	r2, r3
 8004790:	d104      	bne.n	800479c <HAL_UART_RxCpltCallback+0x1c>
	{
		process_data(&gnss_rx_buffer[BUFFER_SIZE], BUFFER_SIZE);
 8004792:	f44f 6196 	mov.w	r1, #1200	@ 0x4b0
 8004796:	4804      	ldr	r0, [pc, #16]	@ (80047a8 <HAL_UART_RxCpltCallback+0x28>)
 8004798:	f000 f81a 	bl	80047d0 <process_data>
	}
}
 800479c:	bf00      	nop
 800479e:	3708      	adds	r7, #8
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd80      	pop	{r7, pc}
 80047a4:	20000270 	.word	0x20000270
 80047a8:	20000724 	.word	0x20000724

080047ac <L86_GNSS_Update>:

void L86_GNSS_Update(gps_data_t *gps_data_)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b082      	sub	sp, #8
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
	get_GNRMC_data(gps_data_);
 80047b4:	6878      	ldr	r0, [r7, #4]
 80047b6:	f000 f81d 	bl	80047f4 <get_GNRMC_data>
	get_GPGGA_data(gps_data_);
 80047ba:	6878      	ldr	r0, [r7, #4]
 80047bc:	f000 f89e 	bl	80048fc <get_GPGGA_data>
	format_data(gps_data_);
 80047c0:	6878      	ldr	r0, [r7, #4]
 80047c2:	f000 f90d 	bl	80049e0 <format_data>
}
 80047c6:	bf00      	nop
 80047c8:	3708      	adds	r7, #8
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bd80      	pop	{r7, pc}
	...

080047d0 <process_data>:

	HAL_UART_Transmit(huart_Seri_Port, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
}

static void process_data(char *rx_buffer, uint16_t buffer_size)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b082      	sub	sp, #8
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
 80047d8:	460b      	mov	r3, r1
 80047da:	807b      	strh	r3, [r7, #2]
	memcpy(gps_buffer, rx_buffer, buffer_size);
 80047dc:	887b      	ldrh	r3, [r7, #2]
 80047de:	461a      	mov	r2, r3
 80047e0:	6879      	ldr	r1, [r7, #4]
 80047e2:	4803      	ldr	r0, [pc, #12]	@ (80047f0 <process_data+0x20>)
 80047e4:	f00b fc7b 	bl	80100de <memcpy>
}
 80047e8:	bf00      	nop
 80047ea:	3708      	adds	r7, #8
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}
 80047f0:	20000bd4 	.word	0x20000bd4

080047f4 <get_GNRMC_data>:

static void get_GNRMC_data(gps_data_t *gps_data_)
{
 80047f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80047f6:	b08d      	sub	sp, #52	@ 0x34
 80047f8:	af08      	add	r7, sp, #32
 80047fa:	60f8      	str	r0, [r7, #12]
	gps_GNRMC_start_point = strstr(gps_buffer, "GNRMC");
 80047fc:	4937      	ldr	r1, [pc, #220]	@ (80048dc <get_GNRMC_data+0xe8>)
 80047fe:	4838      	ldr	r0, [pc, #224]	@ (80048e0 <get_GNRMC_data+0xec>)
 8004800:	f00b fbcf 	bl	800ffa2 <strstr>
 8004804:	4603      	mov	r3, r0
 8004806:	4a37      	ldr	r2, [pc, #220]	@ (80048e4 <get_GNRMC_data+0xf0>)
 8004808:	6013      	str	r3, [r2, #0]

	if(gps_GNRMC_start_point != NULL && *(gps_GNRMC_start_point + 17) == VALID)
 800480a:	4b36      	ldr	r3, [pc, #216]	@ (80048e4 <get_GNRMC_data+0xf0>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	2b00      	cmp	r3, #0
 8004810:	d009      	beq.n	8004826 <get_GNRMC_data+0x32>
 8004812:	4b34      	ldr	r3, [pc, #208]	@ (80048e4 <get_GNRMC_data+0xf0>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	3311      	adds	r3, #17
 8004818:	781b      	ldrb	r3, [r3, #0]
 800481a:	2b41      	cmp	r3, #65	@ 0x41
 800481c:	d103      	bne.n	8004826 <get_GNRMC_data+0x32>
	{
		is_data_valid = 1;
 800481e:	4b32      	ldr	r3, [pc, #200]	@ (80048e8 <get_GNRMC_data+0xf4>)
 8004820:	2201      	movs	r2, #1
 8004822:	701a      	strb	r2, [r3, #0]
 8004824:	e005      	b.n	8004832 <get_GNRMC_data+0x3e>
	}
	else
	{
		is_data_valid = 0;
 8004826:	4b30      	ldr	r3, [pc, #192]	@ (80048e8 <get_GNRMC_data+0xf4>)
 8004828:	2200      	movs	r2, #0
 800482a:	701a      	strb	r2, [r3, #0]
		gps_data_->is_valid = INVALID;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	2256      	movs	r2, #86	@ 0x56
 8004830:	711a      	strb	r2, [r3, #4]
	}

	if(is_data_valid == 1)
 8004832:	4b2d      	ldr	r3, [pc, #180]	@ (80048e8 <get_GNRMC_data+0xf4>)
 8004834:	781b      	ldrb	r3, [r3, #0]
 8004836:	2b01      	cmp	r3, #1
 8004838:	d148      	bne.n	80048cc <get_GNRMC_data+0xd8>
	{
		memset(current_data, 0, DATA_SIZE);
 800483a:	2278      	movs	r2, #120	@ 0x78
 800483c:	2100      	movs	r1, #0
 800483e:	482b      	ldr	r0, [pc, #172]	@ (80048ec <get_GNRMC_data+0xf8>)
 8004840:	f00b fba7 	bl	800ff92 <memset>
		counter = 0;
 8004844:	4b2a      	ldr	r3, [pc, #168]	@ (80048f0 <get_GNRMC_data+0xfc>)
 8004846:	2200      	movs	r2, #0
 8004848:	701a      	strb	r2, [r3, #0]
		current_char = gps_GNRMC_start_point;
 800484a:	4b26      	ldr	r3, [pc, #152]	@ (80048e4 <get_GNRMC_data+0xf0>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	4a29      	ldr	r2, [pc, #164]	@ (80048f4 <get_GNRMC_data+0x100>)
 8004850:	6013      	str	r3, [r2, #0]
		while(*current_char != '*')
 8004852:	e011      	b.n	8004878 <get_GNRMC_data+0x84>
		{
			current_data[counter] = *current_char;
 8004854:	4b27      	ldr	r3, [pc, #156]	@ (80048f4 <get_GNRMC_data+0x100>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4a25      	ldr	r2, [pc, #148]	@ (80048f0 <get_GNRMC_data+0xfc>)
 800485a:	7812      	ldrb	r2, [r2, #0]
 800485c:	7819      	ldrb	r1, [r3, #0]
 800485e:	4b23      	ldr	r3, [pc, #140]	@ (80048ec <get_GNRMC_data+0xf8>)
 8004860:	5499      	strb	r1, [r3, r2]
			counter++;
 8004862:	4b23      	ldr	r3, [pc, #140]	@ (80048f0 <get_GNRMC_data+0xfc>)
 8004864:	781b      	ldrb	r3, [r3, #0]
 8004866:	3301      	adds	r3, #1
 8004868:	b2da      	uxtb	r2, r3
 800486a:	4b21      	ldr	r3, [pc, #132]	@ (80048f0 <get_GNRMC_data+0xfc>)
 800486c:	701a      	strb	r2, [r3, #0]
			current_char++;
 800486e:	4b21      	ldr	r3, [pc, #132]	@ (80048f4 <get_GNRMC_data+0x100>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	3301      	adds	r3, #1
 8004874:	4a1f      	ldr	r2, [pc, #124]	@ (80048f4 <get_GNRMC_data+0x100>)
 8004876:	6013      	str	r3, [r2, #0]
		while(*current_char != '*')
 8004878:	4b1e      	ldr	r3, [pc, #120]	@ (80048f4 <get_GNRMC_data+0x100>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	781b      	ldrb	r3, [r3, #0]
 800487e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004880:	d1e8      	bne.n	8004854 <get_GNRMC_data+0x60>
		}

		sscanf(current_data, "GNRMC,%f,%c,%f,%c,%f,%c,%f,%f,%lu,,,%c",
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	60bb      	str	r3, [r7, #8]
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	f103 0c04 	add.w	ip, r3, #4
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	3308      	adds	r3, #8
 8004890:	68fa      	ldr	r2, [r7, #12]
 8004892:	320c      	adds	r2, #12
 8004894:	68f9      	ldr	r1, [r7, #12]
 8004896:	3110      	adds	r1, #16
 8004898:	6079      	str	r1, [r7, #4]
 800489a:	68f8      	ldr	r0, [r7, #12]
 800489c:	3014      	adds	r0, #20
 800489e:	68fc      	ldr	r4, [r7, #12]
 80048a0:	3418      	adds	r4, #24
 80048a2:	68fd      	ldr	r5, [r7, #12]
 80048a4:	351c      	adds	r5, #28
 80048a6:	68fe      	ldr	r6, [r7, #12]
 80048a8:	3620      	adds	r6, #32
 80048aa:	68f9      	ldr	r1, [r7, #12]
 80048ac:	3124      	adds	r1, #36	@ 0x24
 80048ae:	9107      	str	r1, [sp, #28]
 80048b0:	9606      	str	r6, [sp, #24]
 80048b2:	9505      	str	r5, [sp, #20]
 80048b4:	9404      	str	r4, [sp, #16]
 80048b6:	9003      	str	r0, [sp, #12]
 80048b8:	6879      	ldr	r1, [r7, #4]
 80048ba:	9102      	str	r1, [sp, #8]
 80048bc:	9201      	str	r2, [sp, #4]
 80048be:	9300      	str	r3, [sp, #0]
 80048c0:	4663      	mov	r3, ip
 80048c2:	68ba      	ldr	r2, [r7, #8]
 80048c4:	490c      	ldr	r1, [pc, #48]	@ (80048f8 <get_GNRMC_data+0x104>)
 80048c6:	4809      	ldr	r0, [pc, #36]	@ (80048ec <get_GNRMC_data+0xf8>)
 80048c8:	f00b fae4 	bl	800fe94 <siscanf>
				&gps_data_->non_fixed_time, &gps_data_->is_valid, &gps_data_->non_fixed_latitude, &gps_data_->N_S,
				&gps_data_->non_fixed_longitude, &gps_data_->E_W, &gps_data_->speed_over_ground, &gps_data_->course_over_ground,
				&gps_data_->non_fixed_date ,&gps_data_->positioning_mode);
	}

	gps_GNRMC_start_point = NULL;
 80048cc:	4b05      	ldr	r3, [pc, #20]	@ (80048e4 <get_GNRMC_data+0xf0>)
 80048ce:	2200      	movs	r2, #0
 80048d0:	601a      	str	r2, [r3, #0]
}
 80048d2:	bf00      	nop
 80048d4:	3714      	adds	r7, #20
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048da:	bf00      	nop
 80048dc:	08016084 	.word	0x08016084
 80048e0:	20000bd4 	.word	0x20000bd4
 80048e4:	20001084 	.word	0x20001084
 80048e8:	2000108c 	.word	0x2000108c
 80048ec:	20001094 	.word	0x20001094
 80048f0:	2000110c 	.word	0x2000110c
 80048f4:	20001090 	.word	0x20001090
 80048f8:	0801608c 	.word	0x0801608c

080048fc <get_GPGGA_data>:

static void get_GPGGA_data(gps_data_t *gps_data_)
{
 80048fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80048fe:	b08d      	sub	sp, #52	@ 0x34
 8004900:	af08      	add	r7, sp, #32
 8004902:	60f8      	str	r0, [r7, #12]
	gps_GPGGA_start_point = strstr(gps_buffer, "GPGGA");
 8004904:	492f      	ldr	r1, [pc, #188]	@ (80049c4 <get_GPGGA_data+0xc8>)
 8004906:	4830      	ldr	r0, [pc, #192]	@ (80049c8 <get_GPGGA_data+0xcc>)
 8004908:	f00b fb4b 	bl	800ffa2 <strstr>
 800490c:	4603      	mov	r3, r0
 800490e:	4a2f      	ldr	r2, [pc, #188]	@ (80049cc <get_GPGGA_data+0xd0>)
 8004910:	6013      	str	r3, [r2, #0]

	if(gps_GPGGA_start_point != NULL)
 8004912:	4b2e      	ldr	r3, [pc, #184]	@ (80049cc <get_GPGGA_data+0xd0>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d04f      	beq.n	80049ba <get_GPGGA_data+0xbe>
	{
		if(gps_data_->is_valid == VALID)
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	791b      	ldrb	r3, [r3, #4]
 800491e:	2b41      	cmp	r3, #65	@ 0x41
 8004920:	d148      	bne.n	80049b4 <get_GPGGA_data+0xb8>
		{
			memset(current_data, 0, DATA_SIZE);
 8004922:	2278      	movs	r2, #120	@ 0x78
 8004924:	2100      	movs	r1, #0
 8004926:	482a      	ldr	r0, [pc, #168]	@ (80049d0 <get_GPGGA_data+0xd4>)
 8004928:	f00b fb33 	bl	800ff92 <memset>
			counter = 0;
 800492c:	4b29      	ldr	r3, [pc, #164]	@ (80049d4 <get_GPGGA_data+0xd8>)
 800492e:	2200      	movs	r2, #0
 8004930:	701a      	strb	r2, [r3, #0]
			current_char = gps_GPGGA_start_point;
 8004932:	4b26      	ldr	r3, [pc, #152]	@ (80049cc <get_GPGGA_data+0xd0>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4a28      	ldr	r2, [pc, #160]	@ (80049d8 <get_GPGGA_data+0xdc>)
 8004938:	6013      	str	r3, [r2, #0]
			while(*(current_char) != '*')
 800493a:	e011      	b.n	8004960 <get_GPGGA_data+0x64>
			{
				current_data[counter] = *current_char;
 800493c:	4b26      	ldr	r3, [pc, #152]	@ (80049d8 <get_GPGGA_data+0xdc>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a24      	ldr	r2, [pc, #144]	@ (80049d4 <get_GPGGA_data+0xd8>)
 8004942:	7812      	ldrb	r2, [r2, #0]
 8004944:	7819      	ldrb	r1, [r3, #0]
 8004946:	4b22      	ldr	r3, [pc, #136]	@ (80049d0 <get_GPGGA_data+0xd4>)
 8004948:	5499      	strb	r1, [r3, r2]
				counter++;
 800494a:	4b22      	ldr	r3, [pc, #136]	@ (80049d4 <get_GPGGA_data+0xd8>)
 800494c:	781b      	ldrb	r3, [r3, #0]
 800494e:	3301      	adds	r3, #1
 8004950:	b2da      	uxtb	r2, r3
 8004952:	4b20      	ldr	r3, [pc, #128]	@ (80049d4 <get_GPGGA_data+0xd8>)
 8004954:	701a      	strb	r2, [r3, #0]
				current_char++;
 8004956:	4b20      	ldr	r3, [pc, #128]	@ (80049d8 <get_GPGGA_data+0xdc>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	3301      	adds	r3, #1
 800495c:	4a1e      	ldr	r2, [pc, #120]	@ (80049d8 <get_GPGGA_data+0xdc>)
 800495e:	6013      	str	r3, [r2, #0]
			while(*(current_char) != '*')
 8004960:	4b1d      	ldr	r3, [pc, #116]	@ (80049d8 <get_GPGGA_data+0xdc>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	781b      	ldrb	r3, [r3, #0]
 8004966:	2b2a      	cmp	r3, #42	@ 0x2a
 8004968:	d1e8      	bne.n	800493c <get_GPGGA_data+0x40>
			}

			sscanf(current_data, "GPGGA,%f,%f,%c,%f,%c,%u,%u,%f,%f,M,%f,M,,",
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	60bb      	str	r3, [r7, #8]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	f103 0c08 	add.w	ip, r3, #8
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	330c      	adds	r3, #12
 8004978:	68fa      	ldr	r2, [r7, #12]
 800497a:	3210      	adds	r2, #16
 800497c:	68f9      	ldr	r1, [r7, #12]
 800497e:	3114      	adds	r1, #20
 8004980:	6079      	str	r1, [r7, #4]
 8004982:	68f8      	ldr	r0, [r7, #12]
 8004984:	3025      	adds	r0, #37	@ 0x25
 8004986:	68fc      	ldr	r4, [r7, #12]
 8004988:	3426      	adds	r4, #38	@ 0x26
 800498a:	68fd      	ldr	r5, [r7, #12]
 800498c:	3528      	adds	r5, #40	@ 0x28
 800498e:	68fe      	ldr	r6, [r7, #12]
 8004990:	362c      	adds	r6, #44	@ 0x2c
 8004992:	68f9      	ldr	r1, [r7, #12]
 8004994:	3130      	adds	r1, #48	@ 0x30
 8004996:	9107      	str	r1, [sp, #28]
 8004998:	9606      	str	r6, [sp, #24]
 800499a:	9505      	str	r5, [sp, #20]
 800499c:	9404      	str	r4, [sp, #16]
 800499e:	9003      	str	r0, [sp, #12]
 80049a0:	6879      	ldr	r1, [r7, #4]
 80049a2:	9102      	str	r1, [sp, #8]
 80049a4:	9201      	str	r2, [sp, #4]
 80049a6:	9300      	str	r3, [sp, #0]
 80049a8:	4663      	mov	r3, ip
 80049aa:	68ba      	ldr	r2, [r7, #8]
 80049ac:	490b      	ldr	r1, [pc, #44]	@ (80049dc <get_GPGGA_data+0xe0>)
 80049ae:	4808      	ldr	r0, [pc, #32]	@ (80049d0 <get_GPGGA_data+0xd4>)
 80049b0:	f00b fa70 	bl	800fe94 <siscanf>
					&gps_data_->non_fixed_time, &gps_data_->non_fixed_latitude, &gps_data_->N_S,
					&gps_data_->non_fixed_longitude, &gps_data_->E_W, &gps_data_->fix_status, &gps_data_->satellites_in_use,
					&gps_data_->HDOP, &gps_data_->altitude, &gps_data_->geoid_height);
		}

		gps_GPGGA_start_point = NULL;
 80049b4:	4b05      	ldr	r3, [pc, #20]	@ (80049cc <get_GPGGA_data+0xd0>)
 80049b6:	2200      	movs	r2, #0
 80049b8:	601a      	str	r2, [r3, #0]
	}
}
 80049ba:	bf00      	nop
 80049bc:	3714      	adds	r7, #20
 80049be:	46bd      	mov	sp, r7
 80049c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80049c2:	bf00      	nop
 80049c4:	080160b4 	.word	0x080160b4
 80049c8:	20000bd4 	.word	0x20000bd4
 80049cc:	20001088 	.word	0x20001088
 80049d0:	20001094 	.word	0x20001094
 80049d4:	2000110c 	.word	0x2000110c
 80049d8:	20001090 	.word	0x20001090
 80049dc:	080160bc 	.word	0x080160bc

080049e0 <format_data>:

static void format_data(gps_data_t *gps_data_)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b082      	sub	sp, #8
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
	if(gps_data_->is_valid == VALID)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	791b      	ldrb	r3, [r3, #4]
 80049ec:	2b41      	cmp	r3, #65	@ 0x41
 80049ee:	f040 8154 	bne.w	8004c9a <format_data+0x2ba>
	{
		// format latitude
		non_formatted_latitude = gps_data_->non_fixed_latitude;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	689b      	ldr	r3, [r3, #8]
 80049f6:	4aab      	ldr	r2, [pc, #684]	@ (8004ca4 <format_data+0x2c4>)
 80049f8:	6013      	str	r3, [r2, #0]
		gps_data_->latitude = (float)floor(non_formatted_latitude / 100);
 80049fa:	4baa      	ldr	r3, [pc, #680]	@ (8004ca4 <format_data+0x2c4>)
 80049fc:	edd3 7a00 	vldr	s15, [r3]
 8004a00:	ed9f 7aa9 	vldr	s14, [pc, #676]	@ 8004ca8 <format_data+0x2c8>
 8004a04:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004a08:	ee16 0a90 	vmov	r0, s13
 8004a0c:	f7fb fdbc 	bl	8000588 <__aeabi_f2d>
 8004a10:	4602      	mov	r2, r0
 8004a12:	460b      	mov	r3, r1
 8004a14:	ec43 2b10 	vmov	d0, r2, r3
 8004a18:	f00f fc66 	bl	80142e8 <floor>
 8004a1c:	ec53 2b10 	vmov	r2, r3, d0
 8004a20:	4610      	mov	r0, r2
 8004a22:	4619      	mov	r1, r3
 8004a24:	f7fc f900 	bl	8000c28 <__aeabi_d2f>
 8004a28:	4602      	mov	r2, r0
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	635a      	str	r2, [r3, #52]	@ 0x34
		non_formatted_latitude -= gps_data_->latitude * 100;
 8004a2e:	4b9d      	ldr	r3, [pc, #628]	@ (8004ca4 <format_data+0x2c4>)
 8004a30:	ed93 7a00 	vldr	s14, [r3]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8004a3a:	eddf 6a9b 	vldr	s13, [pc, #620]	@ 8004ca8 <format_data+0x2c8>
 8004a3e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004a42:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a46:	4b97      	ldr	r3, [pc, #604]	@ (8004ca4 <format_data+0x2c4>)
 8004a48:	edc3 7a00 	vstr	s15, [r3]
		non_formatted_latitude /= 60;
 8004a4c:	4b95      	ldr	r3, [pc, #596]	@ (8004ca4 <format_data+0x2c4>)
 8004a4e:	ed93 7a00 	vldr	s14, [r3]
 8004a52:	eddf 6a96 	vldr	s13, [pc, #600]	@ 8004cac <format_data+0x2cc>
 8004a56:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004a5a:	4b92      	ldr	r3, [pc, #584]	@ (8004ca4 <format_data+0x2c4>)
 8004a5c:	edc3 7a00 	vstr	s15, [r3]
		gps_data_->latitude += non_formatted_latitude;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 8004a66:	4b8f      	ldr	r3, [pc, #572]	@ (8004ca4 <format_data+0x2c4>)
 8004a68:	edd3 7a00 	vldr	s15, [r3]
 8004a6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

		// format langitude
		non_formatted_longitude = gps_data_->non_fixed_longitude;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	691b      	ldr	r3, [r3, #16]
 8004a7a:	4a8d      	ldr	r2, [pc, #564]	@ (8004cb0 <format_data+0x2d0>)
 8004a7c:	6013      	str	r3, [r2, #0]
		gps_data_->longitude = (float)floor(non_formatted_longitude / 100);
 8004a7e:	4b8c      	ldr	r3, [pc, #560]	@ (8004cb0 <format_data+0x2d0>)
 8004a80:	edd3 7a00 	vldr	s15, [r3]
 8004a84:	ed9f 7a88 	vldr	s14, [pc, #544]	@ 8004ca8 <format_data+0x2c8>
 8004a88:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004a8c:	ee16 0a90 	vmov	r0, s13
 8004a90:	f7fb fd7a 	bl	8000588 <__aeabi_f2d>
 8004a94:	4602      	mov	r2, r0
 8004a96:	460b      	mov	r3, r1
 8004a98:	ec43 2b10 	vmov	d0, r2, r3
 8004a9c:	f00f fc24 	bl	80142e8 <floor>
 8004aa0:	ec53 2b10 	vmov	r2, r3, d0
 8004aa4:	4610      	mov	r0, r2
 8004aa6:	4619      	mov	r1, r3
 8004aa8:	f7fc f8be 	bl	8000c28 <__aeabi_d2f>
 8004aac:	4602      	mov	r2, r0
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	639a      	str	r2, [r3, #56]	@ 0x38
		non_formatted_longitude -= gps_data_->longitude * 100;
 8004ab2:	4b7f      	ldr	r3, [pc, #508]	@ (8004cb0 <format_data+0x2d0>)
 8004ab4:	ed93 7a00 	vldr	s14, [r3]
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8004abe:	eddf 6a7a 	vldr	s13, [pc, #488]	@ 8004ca8 <format_data+0x2c8>
 8004ac2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004ac6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004aca:	4b79      	ldr	r3, [pc, #484]	@ (8004cb0 <format_data+0x2d0>)
 8004acc:	edc3 7a00 	vstr	s15, [r3]
		non_formatted_longitude /= 60;
 8004ad0:	4b77      	ldr	r3, [pc, #476]	@ (8004cb0 <format_data+0x2d0>)
 8004ad2:	ed93 7a00 	vldr	s14, [r3]
 8004ad6:	eddf 6a75 	vldr	s13, [pc, #468]	@ 8004cac <format_data+0x2cc>
 8004ada:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004ade:	4b74      	ldr	r3, [pc, #464]	@ (8004cb0 <format_data+0x2d0>)
 8004ae0:	edc3 7a00 	vstr	s15, [r3]
		gps_data_->longitude += non_formatted_longitude;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8004aea:	4b71      	ldr	r3, [pc, #452]	@ (8004cb0 <format_data+0x2d0>)
 8004aec:	edd3 7a00 	vldr	s15, [r3]
 8004af0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38

		// format time
		non_formatted_time = gps_data_->non_fixed_time;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a6d      	ldr	r2, [pc, #436]	@ (8004cb4 <format_data+0x2d4>)
 8004b00:	6013      	str	r3, [r2, #0]
		gps_data_->time[0] = (uint8_t)floor(non_formatted_time / 10000);
 8004b02:	4b6c      	ldr	r3, [pc, #432]	@ (8004cb4 <format_data+0x2d4>)
 8004b04:	edd3 7a00 	vldr	s15, [r3]
 8004b08:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 8004cb8 <format_data+0x2d8>
 8004b0c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004b10:	ee16 0a90 	vmov	r0, s13
 8004b14:	f7fb fd38 	bl	8000588 <__aeabi_f2d>
 8004b18:	4602      	mov	r2, r0
 8004b1a:	460b      	mov	r3, r1
 8004b1c:	ec43 2b10 	vmov	d0, r2, r3
 8004b20:	f00f fbe2 	bl	80142e8 <floor>
 8004b24:	ec53 2b10 	vmov	r2, r3, d0
 8004b28:	4610      	mov	r0, r2
 8004b2a:	4619      	mov	r1, r3
 8004b2c:	f7fc f85c 	bl	8000be8 <__aeabi_d2uiz>
 8004b30:	4603      	mov	r3, r0
 8004b32:	b2da      	uxtb	r2, r3
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
		non_formatted_time -= gps_data_->time[0] * 10000;
 8004b3a:	4b5e      	ldr	r3, [pc, #376]	@ (8004cb4 <format_data+0x2d4>)
 8004b3c:	ed93 7a00 	vldr	s14, [r3]
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b46:	461a      	mov	r2, r3
 8004b48:	f242 7310 	movw	r3, #10000	@ 0x2710
 8004b4c:	fb02 f303 	mul.w	r3, r2, r3
 8004b50:	ee07 3a90 	vmov	s15, r3
 8004b54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004b58:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b5c:	4b55      	ldr	r3, [pc, #340]	@ (8004cb4 <format_data+0x2d4>)
 8004b5e:	edc3 7a00 	vstr	s15, [r3]
		gps_data_->time[0] += 3;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b68:	3303      	adds	r3, #3
 8004b6a:	b2da      	uxtb	r2, r3
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
		if(gps_data_->time[0] >= 24)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b78:	2b17      	cmp	r3, #23
 8004b7a:	d907      	bls.n	8004b8c <format_data+0x1ac>
		{
			gps_data_->time[0] -= 24;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b82:	3b18      	subs	r3, #24
 8004b84:	b2da      	uxtb	r2, r3
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
		}
		gps_data_->time[1] = (uint8_t)floor(non_formatted_time / 100);
 8004b8c:	4b49      	ldr	r3, [pc, #292]	@ (8004cb4 <format_data+0x2d4>)
 8004b8e:	edd3 7a00 	vldr	s15, [r3]
 8004b92:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8004ca8 <format_data+0x2c8>
 8004b96:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004b9a:	ee16 0a90 	vmov	r0, s13
 8004b9e:	f7fb fcf3 	bl	8000588 <__aeabi_f2d>
 8004ba2:	4602      	mov	r2, r0
 8004ba4:	460b      	mov	r3, r1
 8004ba6:	ec43 2b10 	vmov	d0, r2, r3
 8004baa:	f00f fb9d 	bl	80142e8 <floor>
 8004bae:	ec53 2b10 	vmov	r2, r3, d0
 8004bb2:	4610      	mov	r0, r2
 8004bb4:	4619      	mov	r1, r3
 8004bb6:	f7fc f817 	bl	8000be8 <__aeabi_d2uiz>
 8004bba:	4603      	mov	r3, r0
 8004bbc:	b2da      	uxtb	r2, r3
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
		non_formatted_time-= gps_data_->time[1] * 100;
 8004bc4:	4b3b      	ldr	r3, [pc, #236]	@ (8004cb4 <format_data+0x2d4>)
 8004bc6:	ed93 7a00 	vldr	s14, [r3]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bd0:	461a      	mov	r2, r3
 8004bd2:	2364      	movs	r3, #100	@ 0x64
 8004bd4:	fb02 f303 	mul.w	r3, r2, r3
 8004bd8:	ee07 3a90 	vmov	s15, r3
 8004bdc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004be0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004be4:	4b33      	ldr	r3, [pc, #204]	@ (8004cb4 <format_data+0x2d4>)
 8004be6:	edc3 7a00 	vstr	s15, [r3]
		gps_data_->time[2] = (uint8_t)floor(non_formatted_time);
 8004bea:	4b32      	ldr	r3, [pc, #200]	@ (8004cb4 <format_data+0x2d4>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4618      	mov	r0, r3
 8004bf0:	f7fb fcca 	bl	8000588 <__aeabi_f2d>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	460b      	mov	r3, r1
 8004bf8:	ec43 2b10 	vmov	d0, r2, r3
 8004bfc:	f00f fb74 	bl	80142e8 <floor>
 8004c00:	ec53 2b10 	vmov	r2, r3, d0
 8004c04:	4610      	mov	r0, r2
 8004c06:	4619      	mov	r1, r3
 8004c08:	f7fb ffee 	bl	8000be8 <__aeabi_d2uiz>
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	b2da      	uxtb	r2, r3
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

		// format date
		non_formatted_date = gps_data_->non_fixed_date;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6a1b      	ldr	r3, [r3, #32]
 8004c1a:	4a28      	ldr	r2, [pc, #160]	@ (8004cbc <format_data+0x2dc>)
 8004c1c:	6013      	str	r3, [r2, #0]
		gps_data_->date[0] = (uint8_t)(non_formatted_date / 10000);
 8004c1e:	4b27      	ldr	r3, [pc, #156]	@ (8004cbc <format_data+0x2dc>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4a27      	ldr	r2, [pc, #156]	@ (8004cc0 <format_data+0x2e0>)
 8004c24:	fba2 2303 	umull	r2, r3, r2, r3
 8004c28:	0b5b      	lsrs	r3, r3, #13
 8004c2a:	b2da      	uxtb	r2, r3
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
		non_formatted_date -= gps_data_->date[0] * 10000;
 8004c32:	4b22      	ldr	r3, [pc, #136]	@ (8004cbc <format_data+0x2dc>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	687a      	ldr	r2, [r7, #4]
 8004c38:	f892 203f 	ldrb.w	r2, [r2, #63]	@ 0x3f
 8004c3c:	4611      	mov	r1, r2
 8004c3e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8004c42:	fb01 f202 	mul.w	r2, r1, r2
 8004c46:	1a9b      	subs	r3, r3, r2
 8004c48:	4a1c      	ldr	r2, [pc, #112]	@ (8004cbc <format_data+0x2dc>)
 8004c4a:	6013      	str	r3, [r2, #0]
		gps_data_->date[1] = (uint8_t)(non_formatted_date / 100);
 8004c4c:	4b1b      	ldr	r3, [pc, #108]	@ (8004cbc <format_data+0x2dc>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a1c      	ldr	r2, [pc, #112]	@ (8004cc4 <format_data+0x2e4>)
 8004c52:	fba2 2303 	umull	r2, r3, r2, r3
 8004c56:	095b      	lsrs	r3, r3, #5
 8004c58:	b2da      	uxtb	r2, r3
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		non_formatted_date -= gps_data_->date[1] * 100;
 8004c60:	4b16      	ldr	r3, [pc, #88]	@ (8004cbc <format_data+0x2dc>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	687a      	ldr	r2, [r7, #4]
 8004c66:	f892 2040 	ldrb.w	r2, [r2, #64]	@ 0x40
 8004c6a:	4611      	mov	r1, r2
 8004c6c:	2264      	movs	r2, #100	@ 0x64
 8004c6e:	fb01 f202 	mul.w	r2, r1, r2
 8004c72:	1a9b      	subs	r3, r3, r2
 8004c74:	4a11      	ldr	r2, [pc, #68]	@ (8004cbc <format_data+0x2dc>)
 8004c76:	6013      	str	r3, [r2, #0]
		gps_data_->date[2] = (uint8_t)(non_formatted_date);
 8004c78:	4b10      	ldr	r3, [pc, #64]	@ (8004cbc <format_data+0x2dc>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	b2da      	uxtb	r2, r3
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

		// format height
		gps_data_->orthometric_height = gps_data_->altitude - gps_data_->geoid_height;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8004c90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
	}
}
 8004c9a:	bf00      	nop
 8004c9c:	3708      	adds	r7, #8
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}
 8004ca2:	bf00      	nop
 8004ca4:	20001110 	.word	0x20001110
 8004ca8:	42c80000 	.word	0x42c80000
 8004cac:	42700000 	.word	0x42700000
 8004cb0:	20001114 	.word	0x20001114
 8004cb4:	20001118 	.word	0x20001118
 8004cb8:	461c4000 	.word	0x461c4000
 8004cbc:	2000111c 	.word	0x2000111c
 8004cc0:	d1b71759 	.word	0xd1b71759
 8004cc4:	51eb851f 	.word	0x51eb851f

08004cc8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004ccc:	f002 feee 	bl	8007aac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004cd0:	f000 f8ca 	bl	8004e68 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004cd4:	f000 fb98 	bl	8005408 <MX_GPIO_Init>
  MX_DMA_Init();
 8004cd8:	f000 fb50 	bl	800537c <MX_DMA_Init>
  MX_I2C1_Init();
 8004cdc:	f000 fa26 	bl	800512c <MX_I2C1_Init>
  MX_I2C3_Init();
 8004ce0:	f000 fa52 	bl	8005188 <MX_I2C3_Init>
  MX_TIM2_Init();
 8004ce4:	f000 fa7e 	bl	80051e4 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8004ce8:	f000 faf4 	bl	80052d4 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8004cec:	f000 f928 	bl	8004f40 <MX_ADC1_Init>
  MX_USART6_UART_Init();
 8004cf0:	f000 fb1a 	bl	8005328 <MX_USART6_UART_Init>
  MX_UART4_Init();
 8004cf4:	f000 fac4 	bl	8005280 <MX_UART4_Init>
  MX_ADC2_Init();
 8004cf8:	f000 f974 	bl	8004fe4 <MX_ADC2_Init>
  MX_ADC3_Init();
 8004cfc:	f000 f9c4 	bl	8005088 <MX_ADC3_Init>
  /* USER CODE BEGIN 2 */

	/*==================== TIMER AND INTERRUPT CONFIGURATION ====================*/
	// Initialize and start timer for periodic operations (100ms intervals)
	MX_TIM2_Init();
 8004d00:	f000 fa70 	bl	80051e4 <MX_TIM2_Init>
	HAL_TIM_Base_Start_IT(&htim2);
 8004d04:	4849      	ldr	r0, [pc, #292]	@ (8004e2c <main+0x164>)
 8004d06:	f008 f8ef 	bl	800cee8 <HAL_TIM_Base_Start_IT>
	HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	2101      	movs	r1, #1
 8004d0e:	201c      	movs	r0, #28
 8004d10:	f003 fc71 	bl	80085f6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004d14:	201c      	movs	r0, #28
 8004d16:	f003 fc8a 	bl	800862e <HAL_NVIC_EnableIRQ>

	// Configure external interrupt priorities for sensor data ready signals
	HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 1);
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	2100      	movs	r1, #0
 8004d1e:	2009      	movs	r0, #9
 8004d20:	f003 fc69 	bl	80085f6 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 1);
 8004d24:	2201      	movs	r2, #1
 8004d26:	2100      	movs	r1, #0
 8004d28:	200a      	movs	r0, #10
 8004d2a:	f003 fc64 	bl	80085f6 <HAL_NVIC_SetPriority>

	// Enable external interrupts for sensor data ready signals
	HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8004d2e:	200a      	movs	r0, #10
 8004d30:	f003 fc7d 	bl	800862e <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8004d34:	2009      	movs	r0, #9
 8004d36:	f003 fc7a 	bl	800862e <HAL_NVIC_EnableIRQ>


	/* ==== SENSOR INITIALIZATION ==== */
	// Initialize BME280 sensor (temperature, humidity, pressure)
	bme280_begin();
 8004d3a:	f000 fc3b 	bl	80055b4 <bme280_begin>
	HAL_Delay(1000);
 8004d3e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004d42:	f002 ff25 	bl	8007b90 <HAL_Delay>
	bme280_config();
 8004d46:	f7fc fba1 	bl	800148c <bme280_config>
	bme280_update();
 8004d4a:	f7fc fd5b 	bl	8001804 <bme280_update>

	// Initialize BMI088 IMU (accelerometer and gyroscope)
	bmi_imu_init();
 8004d4e:	f000 fc49 	bl	80055e4 <bmi_imu_init>
	bmi088_config(&BMI_sensor);
 8004d52:	4837      	ldr	r0, [pc, #220]	@ (8004e30 <main+0x168>)
 8004d54:	f7fd f9e0 	bl	8002118 <bmi088_config>
	get_offset(&BMI_sensor);
 8004d58:	4835      	ldr	r0, [pc, #212]	@ (8004e30 <main+0x168>)
 8004d5a:	f7fd ff6d 	bl	8002c38 <get_offset>

	/*==================== SENSOR FUSION INITIALIZATION ====================*/
	// Initialize quaternion-based sensor fusion
	getInitialQuaternion();
 8004d5e:	f001 fdb1 	bl	80068c4 <getInitialQuaternion>
	sensor_fusion_init(&BME280_sensor);
 8004d62:	4834      	ldr	r0, [pc, #208]	@ (8004e34 <main+0x16c>)
 8004d64:	f002 f82e 	bl	8006dc4 <sensor_fusion_init>
	/*==================== DWT PROFILER INITIALIZATION ====================*/
	// Initialize DWT profiler for performance monitoring
	//dwt_profiler_init();

	/* ==== LORA COMMUNICATION SETUP ==== */
    e22_config_mode(&lora_1);
 8004d68:	4833      	ldr	r0, [pc, #204]	@ (8004e38 <main+0x170>)
 8004d6a:	f7fe f8a5 	bl	8002eb8 <e22_config_mode>
    HAL_Delay(20);
 8004d6e:	2014      	movs	r0, #20
 8004d70:	f002 ff0e 	bl	8007b90 <HAL_Delay>
	lora_init();
 8004d74:	f000 fbda 	bl	800552c <lora_init>
    HAL_Delay(20);
 8004d78:	2014      	movs	r0, #20
 8004d7a:	f002 ff09 	bl	8007b90 <HAL_Delay>
	e22_transmit_mode(&lora_1);
 8004d7e:	482e      	ldr	r0, [pc, #184]	@ (8004e38 <main+0x170>)
 8004d80:	f7fe f8ae 	bl	8002ee0 <e22_transmit_mode>

	/* ==== GPS/GNSS INITIALIZATION ==== */
	// Initialize L86 GPS/GNSS module
	HAL_UART_Transmit(&huart6, (uint8_t*)"$PMTK251,57600*2C\r\n", 19, 100);
 8004d84:	2364      	movs	r3, #100	@ 0x64
 8004d86:	2213      	movs	r2, #19
 8004d88:	492c      	ldr	r1, [pc, #176]	@ (8004e3c <main+0x174>)
 8004d8a:	482d      	ldr	r0, [pc, #180]	@ (8004e40 <main+0x178>)
 8004d8c:	f008 fd4e 	bl	800d82c <HAL_UART_Transmit>
    HAL_UART_DeInit(&huart6);
 8004d90:	482b      	ldr	r0, [pc, #172]	@ (8004e40 <main+0x178>)
 8004d92:	f008 fd19 	bl	800d7c8 <HAL_UART_DeInit>
    huart6.Init.BaudRate = 57600;
 8004d96:	4b2a      	ldr	r3, [pc, #168]	@ (8004e40 <main+0x178>)
 8004d98:	f44f 4261 	mov.w	r2, #57600	@ 0xe100
 8004d9c:	605a      	str	r2, [r3, #4]
    HAL_UART_Init(&huart6);
 8004d9e:	4828      	ldr	r0, [pc, #160]	@ (8004e40 <main+0x178>)
 8004da0:	f008 fcc2 	bl	800d728 <HAL_UART_Init>
	HAL_DMA_Init(&hdma_usart6_rx);
 8004da4:	4827      	ldr	r0, [pc, #156]	@ (8004e44 <main+0x17c>)
 8004da6:	f003 fc6b 	bl	8008680 <HAL_DMA_Init>
	L86_GNSS_Init(&huart6);
 8004daa:	4825      	ldr	r0, [pc, #148]	@ (8004e40 <main+0x178>)
 8004dac:	f7ff fcba 	bl	8004724 <L86_GNSS_Init>
    /* USER CODE BEGIN 3 */

		/*CONTINUOUS SENSOR UPDATES*/

		//PROFILE_START(PROF_BMI088_UPDATE);
		bmi088_update(&BMI_sensor);		// Update IMU sensor data (accelerometer + gyroscope) - High frequency sampling
 8004db0:	481f      	ldr	r0, [pc, #124]	@ (8004e30 <main+0x168>)
 8004db2:	f7fd fbb1 	bl	8002518 <bmi088_update>
		//PROFILE_END(PROF_BMI088_UPDATE);
		
		//PROFILE_START(PROF_BME280_UPDATE);
		bme280_update(); 		// Update barometric pressure sensor data for altitude estimation
 8004db6:	f7fc fd25 	bl	8001804 <bme280_update>
		//PROFILE_END(PROF_BME280_UPDATE);


		/*PERIODIC OPERATIONS (100ms)*/
		if (tx_timer_flag_100ms >= 1) {
 8004dba:	4b23      	ldr	r3, [pc, #140]	@ (8004e48 <main+0x180>)
 8004dbc:	781b      	ldrb	r3, [r3, #0]
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d02a      	beq.n	8004e1a <main+0x152>
		  tx_timer_flag_100ms = 0;
 8004dc4:	4b20      	ldr	r3, [pc, #128]	@ (8004e48 <main+0x180>)
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	701a      	strb	r2, [r3, #0]

		  // Read magnetometer ADC values
		  //PROFILE_START(PROF_ADC_READ);
		  read_ADC();
 8004dca:	f000 fc39 	bl	8005640 <read_ADC>
		  //PROFILE_END(PROF_ADC_READ);

		  // Sensor fusion and flight algorithm processing
		  //PROFILE_START(PROF_SENSOR_FUSION);
		  sensor_fusion_update_kalman(&BME280_sensor, &BMI_sensor, &sensor_output);
 8004dce:	4a1f      	ldr	r2, [pc, #124]	@ (8004e4c <main+0x184>)
 8004dd0:	4917      	ldr	r1, [pc, #92]	@ (8004e30 <main+0x168>)
 8004dd2:	4818      	ldr	r0, [pc, #96]	@ (8004e34 <main+0x16c>)
 8004dd4:	f002 f84c 	bl	8006e70 <sensor_fusion_update_kalman>
		  //PROFILE_END(PROF_SENSOR_FUSION);
		  
		  //PROFILE_START(PROF_FLIGHT_ALGORITHM);
		  flight_algorithm_update(&BME280_sensor, &BMI_sensor, &sensor_output);
 8004dd8:	4a1c      	ldr	r2, [pc, #112]	@ (8004e4c <main+0x184>)
 8004dda:	4915      	ldr	r1, [pc, #84]	@ (8004e30 <main+0x168>)
 8004ddc:	4815      	ldr	r0, [pc, #84]	@ (8004e34 <main+0x16c>)
 8004dde:	f7fe f893 	bl	8002f08 <flight_algorithm_update>
		  //PROFILE_END(PROF_FLIGHT_ALGORITHM);
		  
		  // Update GPS/GNSS data
		  //PROFILE_START(PROF_GNSS_UPDATE);
		  L86_GNSS_Update(&gnss_data);
 8004de2:	481b      	ldr	r0, [pc, #108]	@ (8004e50 <main+0x188>)
 8004de4:	f7ff fce2 	bl	80047ac <L86_GNSS_Update>
		  //PROFILE_END(PROF_GNSS_UPDATE);

		  // Packet compose
		  //PROFILE_START(PROF_PACKET_COMPOSE);
		  addDataPacketNormal(&BME280_sensor, &BMI_sensor, &sensor_output, &gnss_data, hmc1021_gauss, voltage_V, current_mA);
 8004de8:	4b1a      	ldr	r3, [pc, #104]	@ (8004e54 <main+0x18c>)
 8004dea:	edd3 7a00 	vldr	s15, [r3]
 8004dee:	4b1a      	ldr	r3, [pc, #104]	@ (8004e58 <main+0x190>)
 8004df0:	ed93 7a00 	vldr	s14, [r3]
 8004df4:	4b19      	ldr	r3, [pc, #100]	@ (8004e5c <main+0x194>)
 8004df6:	edd3 6a00 	vldr	s13, [r3]
 8004dfa:	eeb0 1a66 	vmov.f32	s2, s13
 8004dfe:	eef0 0a47 	vmov.f32	s1, s14
 8004e02:	eeb0 0a67 	vmov.f32	s0, s15
 8004e06:	4b12      	ldr	r3, [pc, #72]	@ (8004e50 <main+0x188>)
 8004e08:	4a10      	ldr	r2, [pc, #64]	@ (8004e4c <main+0x184>)
 8004e0a:	4909      	ldr	r1, [pc, #36]	@ (8004e30 <main+0x168>)
 8004e0c:	4809      	ldr	r0, [pc, #36]	@ (8004e34 <main+0x16c>)
 8004e0e:	f000 fd75 	bl	80058fc <addDataPacketNormal>
		  //PROFILE_END(PROF_PACKET_COMPOSE);
		  
		  // Send telemetry packet via DMA (non-blocking)
		  //PROFILE_START(PROF_UART2_SEND);
		  uart2_send_packet_dma((uint8_t*)normal_paket, 50);
 8004e12:	2132      	movs	r1, #50	@ 0x32
 8004e14:	4812      	ldr	r0, [pc, #72]	@ (8004e60 <main+0x198>)
 8004e16:	f000 fd27 	bl	8005868 <uart2_send_packet_dma>
		  
		}

		/*PERIODIC OPERATIONS (1 SECOND)*/
		// Execute operations every 1 second (10 * 100ms)
		if (tx_timer_flag_1s >= 10) {
 8004e1a:	4b12      	ldr	r3, [pc, #72]	@ (8004e64 <main+0x19c>)
 8004e1c:	781b      	ldrb	r3, [r3, #0]
 8004e1e:	b2db      	uxtb	r3, r3
 8004e20:	2b09      	cmp	r3, #9
 8004e22:	d9c5      	bls.n	8004db0 <main+0xe8>
		  tx_timer_flag_1s = 0;
 8004e24:	4b0f      	ldr	r3, [pc, #60]	@ (8004e64 <main+0x19c>)
 8004e26:	2200      	movs	r2, #0
 8004e28:	701a      	strb	r2, [r3, #0]
		bmi088_update(&BMI_sensor);		// Update IMU sensor data (accelerometer + gyroscope) - High frequency sampling
 8004e2a:	e7c1      	b.n	8004db0 <main+0xe8>
 8004e2c:	20001300 	.word	0x20001300
 8004e30:	20001584 	.word	0x20001584
 8004e34:	20001540 	.word	0x20001540
 8004e38:	200016a4 	.word	0x200016a4
 8004e3c:	080160e8 	.word	0x080160e8
 8004e40:	200013d8 	.word	0x200013d8
 8004e44:	200014e0 	.word	0x200014e0
 8004e48:	200016c6 	.word	0x200016c6
 8004e4c:	2000161c 	.word	0x2000161c
 8004e50:	2000165c 	.word	0x2000165c
 8004e54:	200016d8 	.word	0x200016d8
 8004e58:	200016d0 	.word	0x200016d0
 8004e5c:	200016cc 	.word	0x200016cc
 8004e60:	200016e4 	.word	0x200016e4
 8004e64:	200016c7 	.word	0x200016c7

08004e68 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b094      	sub	sp, #80	@ 0x50
 8004e6c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004e6e:	f107 031c 	add.w	r3, r7, #28
 8004e72:	2234      	movs	r2, #52	@ 0x34
 8004e74:	2100      	movs	r1, #0
 8004e76:	4618      	mov	r0, r3
 8004e78:	f00b f88b 	bl	800ff92 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004e7c:	f107 0308 	add.w	r3, r7, #8
 8004e80:	2200      	movs	r2, #0
 8004e82:	601a      	str	r2, [r3, #0]
 8004e84:	605a      	str	r2, [r3, #4]
 8004e86:	609a      	str	r2, [r3, #8]
 8004e88:	60da      	str	r2, [r3, #12]
 8004e8a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	607b      	str	r3, [r7, #4]
 8004e90:	4b29      	ldr	r3, [pc, #164]	@ (8004f38 <SystemClock_Config+0xd0>)
 8004e92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e94:	4a28      	ldr	r2, [pc, #160]	@ (8004f38 <SystemClock_Config+0xd0>)
 8004e96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e9a:	6413      	str	r3, [r2, #64]	@ 0x40
 8004e9c:	4b26      	ldr	r3, [pc, #152]	@ (8004f38 <SystemClock_Config+0xd0>)
 8004e9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ea0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ea4:	607b      	str	r3, [r7, #4]
 8004ea6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	603b      	str	r3, [r7, #0]
 8004eac:	4b23      	ldr	r3, [pc, #140]	@ (8004f3c <SystemClock_Config+0xd4>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4a22      	ldr	r2, [pc, #136]	@ (8004f3c <SystemClock_Config+0xd4>)
 8004eb2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004eb6:	6013      	str	r3, [r2, #0]
 8004eb8:	4b20      	ldr	r3, [pc, #128]	@ (8004f3c <SystemClock_Config+0xd4>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004ec0:	603b      	str	r3, [r7, #0]
 8004ec2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004ec8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004ecc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004ece:	2302      	movs	r3, #2
 8004ed0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004ed2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004ed6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8004ed8:	2308      	movs	r3, #8
 8004eda:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8004edc:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8004ee0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004ee2:	2302      	movs	r3, #2
 8004ee4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8004ee6:	2302      	movs	r3, #2
 8004ee8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8004eea:	2302      	movs	r3, #2
 8004eec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004eee:	f107 031c 	add.w	r3, r7, #28
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	f007 fd0a 	bl	800c90c <HAL_RCC_OscConfig>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d001      	beq.n	8004f02 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8004efe:	f000 fccf 	bl	80058a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004f02:	230f      	movs	r3, #15
 8004f04:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004f06:	2302      	movs	r3, #2
 8004f08:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004f0e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8004f12:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004f14:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004f18:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004f1a:	f107 0308 	add.w	r3, r7, #8
 8004f1e:	2105      	movs	r1, #5
 8004f20:	4618      	mov	r0, r3
 8004f22:	f007 f9a9 	bl	800c278 <HAL_RCC_ClockConfig>
 8004f26:	4603      	mov	r3, r0
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d001      	beq.n	8004f30 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8004f2c:	f000 fcb8 	bl	80058a0 <Error_Handler>
  }
}
 8004f30:	bf00      	nop
 8004f32:	3750      	adds	r7, #80	@ 0x50
 8004f34:	46bd      	mov	sp, r7
 8004f36:	bd80      	pop	{r7, pc}
 8004f38:	40023800 	.word	0x40023800
 8004f3c:	40007000 	.word	0x40007000

08004f40 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b084      	sub	sp, #16
 8004f44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004f46:	463b      	mov	r3, r7
 8004f48:	2200      	movs	r2, #0
 8004f4a:	601a      	str	r2, [r3, #0]
 8004f4c:	605a      	str	r2, [r3, #4]
 8004f4e:	609a      	str	r2, [r3, #8]
 8004f50:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8004f52:	4b21      	ldr	r3, [pc, #132]	@ (8004fd8 <MX_ADC1_Init+0x98>)
 8004f54:	4a21      	ldr	r2, [pc, #132]	@ (8004fdc <MX_ADC1_Init+0x9c>)
 8004f56:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004f58:	4b1f      	ldr	r3, [pc, #124]	@ (8004fd8 <MX_ADC1_Init+0x98>)
 8004f5a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004f5e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004f60:	4b1d      	ldr	r3, [pc, #116]	@ (8004fd8 <MX_ADC1_Init+0x98>)
 8004f62:	2200      	movs	r2, #0
 8004f64:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8004f66:	4b1c      	ldr	r3, [pc, #112]	@ (8004fd8 <MX_ADC1_Init+0x98>)
 8004f68:	2200      	movs	r2, #0
 8004f6a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8004f6c:	4b1a      	ldr	r3, [pc, #104]	@ (8004fd8 <MX_ADC1_Init+0x98>)
 8004f6e:	2200      	movs	r2, #0
 8004f70:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004f72:	4b19      	ldr	r3, [pc, #100]	@ (8004fd8 <MX_ADC1_Init+0x98>)
 8004f74:	2200      	movs	r2, #0
 8004f76:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004f7a:	4b17      	ldr	r3, [pc, #92]	@ (8004fd8 <MX_ADC1_Init+0x98>)
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004f80:	4b15      	ldr	r3, [pc, #84]	@ (8004fd8 <MX_ADC1_Init+0x98>)
 8004f82:	4a17      	ldr	r2, [pc, #92]	@ (8004fe0 <MX_ADC1_Init+0xa0>)
 8004f84:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004f86:	4b14      	ldr	r3, [pc, #80]	@ (8004fd8 <MX_ADC1_Init+0x98>)
 8004f88:	2200      	movs	r2, #0
 8004f8a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8004f8c:	4b12      	ldr	r3, [pc, #72]	@ (8004fd8 <MX_ADC1_Init+0x98>)
 8004f8e:	2201      	movs	r2, #1
 8004f90:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8004f92:	4b11      	ldr	r3, [pc, #68]	@ (8004fd8 <MX_ADC1_Init+0x98>)
 8004f94:	2200      	movs	r2, #0
 8004f96:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004f9a:	4b0f      	ldr	r3, [pc, #60]	@ (8004fd8 <MX_ADC1_Init+0x98>)
 8004f9c:	2201      	movs	r2, #1
 8004f9e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004fa0:	480d      	ldr	r0, [pc, #52]	@ (8004fd8 <MX_ADC1_Init+0x98>)
 8004fa2:	f002 fe19 	bl	8007bd8 <HAL_ADC_Init>
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d001      	beq.n	8004fb0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8004fac:	f000 fc78 	bl	80058a0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8004fb0:	2309      	movs	r3, #9
 8004fb2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8004fb8:	2301      	movs	r3, #1
 8004fba:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004fbc:	463b      	mov	r3, r7
 8004fbe:	4619      	mov	r1, r3
 8004fc0:	4805      	ldr	r0, [pc, #20]	@ (8004fd8 <MX_ADC1_Init+0x98>)
 8004fc2:	f002 ffeb 	bl	8007f9c <HAL_ADC_ConfigChannel>
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d001      	beq.n	8004fd0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8004fcc:	f000 fc68 	bl	80058a0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004fd0:	bf00      	nop
 8004fd2:	3710      	adds	r7, #16
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bd80      	pop	{r7, pc}
 8004fd8:	20001120 	.word	0x20001120
 8004fdc:	40012000 	.word	0x40012000
 8004fe0:	0f000001 	.word	0x0f000001

08004fe4 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b084      	sub	sp, #16
 8004fe8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004fea:	463b      	mov	r3, r7
 8004fec:	2200      	movs	r2, #0
 8004fee:	601a      	str	r2, [r3, #0]
 8004ff0:	605a      	str	r2, [r3, #4]
 8004ff2:	609a      	str	r2, [r3, #8]
 8004ff4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8004ff6:	4b21      	ldr	r3, [pc, #132]	@ (800507c <MX_ADC2_Init+0x98>)
 8004ff8:	4a21      	ldr	r2, [pc, #132]	@ (8005080 <MX_ADC2_Init+0x9c>)
 8004ffa:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004ffc:	4b1f      	ldr	r3, [pc, #124]	@ (800507c <MX_ADC2_Init+0x98>)
 8004ffe:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005002:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8005004:	4b1d      	ldr	r3, [pc, #116]	@ (800507c <MX_ADC2_Init+0x98>)
 8005006:	2200      	movs	r2, #0
 8005008:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 800500a:	4b1c      	ldr	r3, [pc, #112]	@ (800507c <MX_ADC2_Init+0x98>)
 800500c:	2200      	movs	r2, #0
 800500e:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8005010:	4b1a      	ldr	r3, [pc, #104]	@ (800507c <MX_ADC2_Init+0x98>)
 8005012:	2200      	movs	r2, #0
 8005014:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8005016:	4b19      	ldr	r3, [pc, #100]	@ (800507c <MX_ADC2_Init+0x98>)
 8005018:	2200      	movs	r2, #0
 800501a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800501e:	4b17      	ldr	r3, [pc, #92]	@ (800507c <MX_ADC2_Init+0x98>)
 8005020:	2200      	movs	r2, #0
 8005022:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005024:	4b15      	ldr	r3, [pc, #84]	@ (800507c <MX_ADC2_Init+0x98>)
 8005026:	4a17      	ldr	r2, [pc, #92]	@ (8005084 <MX_ADC2_Init+0xa0>)
 8005028:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800502a:	4b14      	ldr	r3, [pc, #80]	@ (800507c <MX_ADC2_Init+0x98>)
 800502c:	2200      	movs	r2, #0
 800502e:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8005030:	4b12      	ldr	r3, [pc, #72]	@ (800507c <MX_ADC2_Init+0x98>)
 8005032:	2201      	movs	r2, #1
 8005034:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8005036:	4b11      	ldr	r3, [pc, #68]	@ (800507c <MX_ADC2_Init+0x98>)
 8005038:	2200      	movs	r2, #0
 800503a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800503e:	4b0f      	ldr	r3, [pc, #60]	@ (800507c <MX_ADC2_Init+0x98>)
 8005040:	2201      	movs	r2, #1
 8005042:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8005044:	480d      	ldr	r0, [pc, #52]	@ (800507c <MX_ADC2_Init+0x98>)
 8005046:	f002 fdc7 	bl	8007bd8 <HAL_ADC_Init>
 800504a:	4603      	mov	r3, r0
 800504c:	2b00      	cmp	r3, #0
 800504e:	d001      	beq.n	8005054 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8005050:	f000 fc26 	bl	80058a0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8005054:	230a      	movs	r3, #10
 8005056:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8005058:	2301      	movs	r3, #1
 800505a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800505c:	2301      	movs	r3, #1
 800505e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005060:	463b      	mov	r3, r7
 8005062:	4619      	mov	r1, r3
 8005064:	4805      	ldr	r0, [pc, #20]	@ (800507c <MX_ADC2_Init+0x98>)
 8005066:	f002 ff99 	bl	8007f9c <HAL_ADC_ConfigChannel>
 800506a:	4603      	mov	r3, r0
 800506c:	2b00      	cmp	r3, #0
 800506e:	d001      	beq.n	8005074 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8005070:	f000 fc16 	bl	80058a0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8005074:	bf00      	nop
 8005076:	3710      	adds	r7, #16
 8005078:	46bd      	mov	sp, r7
 800507a:	bd80      	pop	{r7, pc}
 800507c:	20001168 	.word	0x20001168
 8005080:	40012100 	.word	0x40012100
 8005084:	0f000001 	.word	0x0f000001

08005088 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b084      	sub	sp, #16
 800508c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800508e:	463b      	mov	r3, r7
 8005090:	2200      	movs	r2, #0
 8005092:	601a      	str	r2, [r3, #0]
 8005094:	605a      	str	r2, [r3, #4]
 8005096:	609a      	str	r2, [r3, #8]
 8005098:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 800509a:	4b21      	ldr	r3, [pc, #132]	@ (8005120 <MX_ADC3_Init+0x98>)
 800509c:	4a21      	ldr	r2, [pc, #132]	@ (8005124 <MX_ADC3_Init+0x9c>)
 800509e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80050a0:	4b1f      	ldr	r3, [pc, #124]	@ (8005120 <MX_ADC3_Init+0x98>)
 80050a2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80050a6:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80050a8:	4b1d      	ldr	r3, [pc, #116]	@ (8005120 <MX_ADC3_Init+0x98>)
 80050aa:	2200      	movs	r2, #0
 80050ac:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 80050ae:	4b1c      	ldr	r3, [pc, #112]	@ (8005120 <MX_ADC3_Init+0x98>)
 80050b0:	2200      	movs	r2, #0
 80050b2:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80050b4:	4b1a      	ldr	r3, [pc, #104]	@ (8005120 <MX_ADC3_Init+0x98>)
 80050b6:	2200      	movs	r2, #0
 80050b8:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80050ba:	4b19      	ldr	r3, [pc, #100]	@ (8005120 <MX_ADC3_Init+0x98>)
 80050bc:	2200      	movs	r2, #0
 80050be:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80050c2:	4b17      	ldr	r3, [pc, #92]	@ (8005120 <MX_ADC3_Init+0x98>)
 80050c4:	2200      	movs	r2, #0
 80050c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80050c8:	4b15      	ldr	r3, [pc, #84]	@ (8005120 <MX_ADC3_Init+0x98>)
 80050ca:	4a17      	ldr	r2, [pc, #92]	@ (8005128 <MX_ADC3_Init+0xa0>)
 80050cc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80050ce:	4b14      	ldr	r3, [pc, #80]	@ (8005120 <MX_ADC3_Init+0x98>)
 80050d0:	2200      	movs	r2, #0
 80050d2:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 80050d4:	4b12      	ldr	r3, [pc, #72]	@ (8005120 <MX_ADC3_Init+0x98>)
 80050d6:	2201      	movs	r2, #1
 80050d8:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80050da:	4b11      	ldr	r3, [pc, #68]	@ (8005120 <MX_ADC3_Init+0x98>)
 80050dc:	2200      	movs	r2, #0
 80050de:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80050e2:	4b0f      	ldr	r3, [pc, #60]	@ (8005120 <MX_ADC3_Init+0x98>)
 80050e4:	2201      	movs	r2, #1
 80050e6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80050e8:	480d      	ldr	r0, [pc, #52]	@ (8005120 <MX_ADC3_Init+0x98>)
 80050ea:	f002 fd75 	bl	8007bd8 <HAL_ADC_Init>
 80050ee:	4603      	mov	r3, r0
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d001      	beq.n	80050f8 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 80050f4:	f000 fbd4 	bl	80058a0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80050f8:	230b      	movs	r3, #11
 80050fa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80050fc:	2301      	movs	r3, #1
 80050fe:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8005100:	2301      	movs	r3, #1
 8005102:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8005104:	463b      	mov	r3, r7
 8005106:	4619      	mov	r1, r3
 8005108:	4805      	ldr	r0, [pc, #20]	@ (8005120 <MX_ADC3_Init+0x98>)
 800510a:	f002 ff47 	bl	8007f9c <HAL_ADC_ConfigChannel>
 800510e:	4603      	mov	r3, r0
 8005110:	2b00      	cmp	r3, #0
 8005112:	d001      	beq.n	8005118 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8005114:	f000 fbc4 	bl	80058a0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8005118:	bf00      	nop
 800511a:	3710      	adds	r7, #16
 800511c:	46bd      	mov	sp, r7
 800511e:	bd80      	pop	{r7, pc}
 8005120:	200011b0 	.word	0x200011b0
 8005124:	40012200 	.word	0x40012200
 8005128:	0f000001 	.word	0x0f000001

0800512c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8005130:	4b12      	ldr	r3, [pc, #72]	@ (800517c <MX_I2C1_Init+0x50>)
 8005132:	4a13      	ldr	r2, [pc, #76]	@ (8005180 <MX_I2C1_Init+0x54>)
 8005134:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8005136:	4b11      	ldr	r3, [pc, #68]	@ (800517c <MX_I2C1_Init+0x50>)
 8005138:	4a12      	ldr	r2, [pc, #72]	@ (8005184 <MX_I2C1_Init+0x58>)
 800513a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800513c:	4b0f      	ldr	r3, [pc, #60]	@ (800517c <MX_I2C1_Init+0x50>)
 800513e:	2200      	movs	r2, #0
 8005140:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8005142:	4b0e      	ldr	r3, [pc, #56]	@ (800517c <MX_I2C1_Init+0x50>)
 8005144:	2200      	movs	r2, #0
 8005146:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005148:	4b0c      	ldr	r3, [pc, #48]	@ (800517c <MX_I2C1_Init+0x50>)
 800514a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800514e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005150:	4b0a      	ldr	r3, [pc, #40]	@ (800517c <MX_I2C1_Init+0x50>)
 8005152:	2200      	movs	r2, #0
 8005154:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8005156:	4b09      	ldr	r3, [pc, #36]	@ (800517c <MX_I2C1_Init+0x50>)
 8005158:	2200      	movs	r2, #0
 800515a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800515c:	4b07      	ldr	r3, [pc, #28]	@ (800517c <MX_I2C1_Init+0x50>)
 800515e:	2200      	movs	r2, #0
 8005160:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005162:	4b06      	ldr	r3, [pc, #24]	@ (800517c <MX_I2C1_Init+0x50>)
 8005164:	2200      	movs	r2, #0
 8005166:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8005168:	4804      	ldr	r0, [pc, #16]	@ (800517c <MX_I2C1_Init+0x50>)
 800516a:	f004 f9bd 	bl	80094e8 <HAL_I2C_Init>
 800516e:	4603      	mov	r3, r0
 8005170:	2b00      	cmp	r3, #0
 8005172:	d001      	beq.n	8005178 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8005174:	f000 fb94 	bl	80058a0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8005178:	bf00      	nop
 800517a:	bd80      	pop	{r7, pc}
 800517c:	200011f8 	.word	0x200011f8
 8005180:	40005400 	.word	0x40005400
 8005184:	000186a0 	.word	0x000186a0

08005188 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800518c:	4b12      	ldr	r3, [pc, #72]	@ (80051d8 <MX_I2C3_Init+0x50>)
 800518e:	4a13      	ldr	r2, [pc, #76]	@ (80051dc <MX_I2C3_Init+0x54>)
 8005190:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8005192:	4b11      	ldr	r3, [pc, #68]	@ (80051d8 <MX_I2C3_Init+0x50>)
 8005194:	4a12      	ldr	r2, [pc, #72]	@ (80051e0 <MX_I2C3_Init+0x58>)
 8005196:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8005198:	4b0f      	ldr	r3, [pc, #60]	@ (80051d8 <MX_I2C3_Init+0x50>)
 800519a:	2200      	movs	r2, #0
 800519c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800519e:	4b0e      	ldr	r3, [pc, #56]	@ (80051d8 <MX_I2C3_Init+0x50>)
 80051a0:	2200      	movs	r2, #0
 80051a2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80051a4:	4b0c      	ldr	r3, [pc, #48]	@ (80051d8 <MX_I2C3_Init+0x50>)
 80051a6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80051aa:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80051ac:	4b0a      	ldr	r3, [pc, #40]	@ (80051d8 <MX_I2C3_Init+0x50>)
 80051ae:	2200      	movs	r2, #0
 80051b0:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80051b2:	4b09      	ldr	r3, [pc, #36]	@ (80051d8 <MX_I2C3_Init+0x50>)
 80051b4:	2200      	movs	r2, #0
 80051b6:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80051b8:	4b07      	ldr	r3, [pc, #28]	@ (80051d8 <MX_I2C3_Init+0x50>)
 80051ba:	2200      	movs	r2, #0
 80051bc:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80051be:	4b06      	ldr	r3, [pc, #24]	@ (80051d8 <MX_I2C3_Init+0x50>)
 80051c0:	2200      	movs	r2, #0
 80051c2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80051c4:	4804      	ldr	r0, [pc, #16]	@ (80051d8 <MX_I2C3_Init+0x50>)
 80051c6:	f004 f98f 	bl	80094e8 <HAL_I2C_Init>
 80051ca:	4603      	mov	r3, r0
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d001      	beq.n	80051d4 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80051d0:	f000 fb66 	bl	80058a0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80051d4:	bf00      	nop
 80051d6:	bd80      	pop	{r7, pc}
 80051d8:	2000124c 	.word	0x2000124c
 80051dc:	40005c00 	.word	0x40005c00
 80051e0:	000186a0 	.word	0x000186a0

080051e4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b086      	sub	sp, #24
 80051e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80051ea:	f107 0308 	add.w	r3, r7, #8
 80051ee:	2200      	movs	r2, #0
 80051f0:	601a      	str	r2, [r3, #0]
 80051f2:	605a      	str	r2, [r3, #4]
 80051f4:	609a      	str	r2, [r3, #8]
 80051f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80051f8:	463b      	mov	r3, r7
 80051fa:	2200      	movs	r2, #0
 80051fc:	601a      	str	r2, [r3, #0]
 80051fe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005200:	4b1e      	ldr	r3, [pc, #120]	@ (800527c <MX_TIM2_Init+0x98>)
 8005202:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8005206:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8399;
 8005208:	4b1c      	ldr	r3, [pc, #112]	@ (800527c <MX_TIM2_Init+0x98>)
 800520a:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 800520e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005210:	4b1a      	ldr	r3, [pc, #104]	@ (800527c <MX_TIM2_Init+0x98>)
 8005212:	2200      	movs	r2, #0
 8005214:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8005216:	4b19      	ldr	r3, [pc, #100]	@ (800527c <MX_TIM2_Init+0x98>)
 8005218:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800521c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800521e:	4b17      	ldr	r3, [pc, #92]	@ (800527c <MX_TIM2_Init+0x98>)
 8005220:	2200      	movs	r2, #0
 8005222:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005224:	4b15      	ldr	r3, [pc, #84]	@ (800527c <MX_TIM2_Init+0x98>)
 8005226:	2200      	movs	r2, #0
 8005228:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800522a:	4814      	ldr	r0, [pc, #80]	@ (800527c <MX_TIM2_Init+0x98>)
 800522c:	f007 fe0c 	bl	800ce48 <HAL_TIM_Base_Init>
 8005230:	4603      	mov	r3, r0
 8005232:	2b00      	cmp	r3, #0
 8005234:	d001      	beq.n	800523a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8005236:	f000 fb33 	bl	80058a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800523a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800523e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005240:	f107 0308 	add.w	r3, r7, #8
 8005244:	4619      	mov	r1, r3
 8005246:	480d      	ldr	r0, [pc, #52]	@ (800527c <MX_TIM2_Init+0x98>)
 8005248:	f007 ffae 	bl	800d1a8 <HAL_TIM_ConfigClockSource>
 800524c:	4603      	mov	r3, r0
 800524e:	2b00      	cmp	r3, #0
 8005250:	d001      	beq.n	8005256 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8005252:	f000 fb25 	bl	80058a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005256:	2300      	movs	r3, #0
 8005258:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800525a:	2300      	movs	r3, #0
 800525c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800525e:	463b      	mov	r3, r7
 8005260:	4619      	mov	r1, r3
 8005262:	4806      	ldr	r0, [pc, #24]	@ (800527c <MX_TIM2_Init+0x98>)
 8005264:	f008 f9d0 	bl	800d608 <HAL_TIMEx_MasterConfigSynchronization>
 8005268:	4603      	mov	r3, r0
 800526a:	2b00      	cmp	r3, #0
 800526c:	d001      	beq.n	8005272 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800526e:	f000 fb17 	bl	80058a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8005272:	bf00      	nop
 8005274:	3718      	adds	r7, #24
 8005276:	46bd      	mov	sp, r7
 8005278:	bd80      	pop	{r7, pc}
 800527a:	bf00      	nop
 800527c:	20001300 	.word	0x20001300

08005280 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8005284:	4b11      	ldr	r3, [pc, #68]	@ (80052cc <MX_UART4_Init+0x4c>)
 8005286:	4a12      	ldr	r2, [pc, #72]	@ (80052d0 <MX_UART4_Init+0x50>)
 8005288:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 800528a:	4b10      	ldr	r3, [pc, #64]	@ (80052cc <MX_UART4_Init+0x4c>)
 800528c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8005290:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8005292:	4b0e      	ldr	r3, [pc, #56]	@ (80052cc <MX_UART4_Init+0x4c>)
 8005294:	2200      	movs	r2, #0
 8005296:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8005298:	4b0c      	ldr	r3, [pc, #48]	@ (80052cc <MX_UART4_Init+0x4c>)
 800529a:	2200      	movs	r2, #0
 800529c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800529e:	4b0b      	ldr	r3, [pc, #44]	@ (80052cc <MX_UART4_Init+0x4c>)
 80052a0:	2200      	movs	r2, #0
 80052a2:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80052a4:	4b09      	ldr	r3, [pc, #36]	@ (80052cc <MX_UART4_Init+0x4c>)
 80052a6:	220c      	movs	r2, #12
 80052a8:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80052aa:	4b08      	ldr	r3, [pc, #32]	@ (80052cc <MX_UART4_Init+0x4c>)
 80052ac:	2200      	movs	r2, #0
 80052ae:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80052b0:	4b06      	ldr	r3, [pc, #24]	@ (80052cc <MX_UART4_Init+0x4c>)
 80052b2:	2200      	movs	r2, #0
 80052b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80052b6:	4805      	ldr	r0, [pc, #20]	@ (80052cc <MX_UART4_Init+0x4c>)
 80052b8:	f008 fa36 	bl	800d728 <HAL_UART_Init>
 80052bc:	4603      	mov	r3, r0
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d001      	beq.n	80052c6 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80052c2:	f000 faed 	bl	80058a0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80052c6:	bf00      	nop
 80052c8:	bd80      	pop	{r7, pc}
 80052ca:	bf00      	nop
 80052cc:	20001348 	.word	0x20001348
 80052d0:	40004c00 	.word	0x40004c00

080052d4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80052d8:	4b11      	ldr	r3, [pc, #68]	@ (8005320 <MX_USART2_UART_Init+0x4c>)
 80052da:	4a12      	ldr	r2, [pc, #72]	@ (8005324 <MX_USART2_UART_Init+0x50>)
 80052dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80052de:	4b10      	ldr	r3, [pc, #64]	@ (8005320 <MX_USART2_UART_Init+0x4c>)
 80052e0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80052e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80052e6:	4b0e      	ldr	r3, [pc, #56]	@ (8005320 <MX_USART2_UART_Init+0x4c>)
 80052e8:	2200      	movs	r2, #0
 80052ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80052ec:	4b0c      	ldr	r3, [pc, #48]	@ (8005320 <MX_USART2_UART_Init+0x4c>)
 80052ee:	2200      	movs	r2, #0
 80052f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80052f2:	4b0b      	ldr	r3, [pc, #44]	@ (8005320 <MX_USART2_UART_Init+0x4c>)
 80052f4:	2200      	movs	r2, #0
 80052f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80052f8:	4b09      	ldr	r3, [pc, #36]	@ (8005320 <MX_USART2_UART_Init+0x4c>)
 80052fa:	220c      	movs	r2, #12
 80052fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80052fe:	4b08      	ldr	r3, [pc, #32]	@ (8005320 <MX_USART2_UART_Init+0x4c>)
 8005300:	2200      	movs	r2, #0
 8005302:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005304:	4b06      	ldr	r3, [pc, #24]	@ (8005320 <MX_USART2_UART_Init+0x4c>)
 8005306:	2200      	movs	r2, #0
 8005308:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800530a:	4805      	ldr	r0, [pc, #20]	@ (8005320 <MX_USART2_UART_Init+0x4c>)
 800530c:	f008 fa0c 	bl	800d728 <HAL_UART_Init>
 8005310:	4603      	mov	r3, r0
 8005312:	2b00      	cmp	r3, #0
 8005314:	d001      	beq.n	800531a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8005316:	f000 fac3 	bl	80058a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800531a:	bf00      	nop
 800531c:	bd80      	pop	{r7, pc}
 800531e:	bf00      	nop
 8005320:	20001390 	.word	0x20001390
 8005324:	40004400 	.word	0x40004400

08005328 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800532c:	4b11      	ldr	r3, [pc, #68]	@ (8005374 <MX_USART6_UART_Init+0x4c>)
 800532e:	4a12      	ldr	r2, [pc, #72]	@ (8005378 <MX_USART6_UART_Init+0x50>)
 8005330:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8005332:	4b10      	ldr	r3, [pc, #64]	@ (8005374 <MX_USART6_UART_Init+0x4c>)
 8005334:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8005338:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800533a:	4b0e      	ldr	r3, [pc, #56]	@ (8005374 <MX_USART6_UART_Init+0x4c>)
 800533c:	2200      	movs	r2, #0
 800533e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8005340:	4b0c      	ldr	r3, [pc, #48]	@ (8005374 <MX_USART6_UART_Init+0x4c>)
 8005342:	2200      	movs	r2, #0
 8005344:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8005346:	4b0b      	ldr	r3, [pc, #44]	@ (8005374 <MX_USART6_UART_Init+0x4c>)
 8005348:	2200      	movs	r2, #0
 800534a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800534c:	4b09      	ldr	r3, [pc, #36]	@ (8005374 <MX_USART6_UART_Init+0x4c>)
 800534e:	220c      	movs	r2, #12
 8005350:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005352:	4b08      	ldr	r3, [pc, #32]	@ (8005374 <MX_USART6_UART_Init+0x4c>)
 8005354:	2200      	movs	r2, #0
 8005356:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8005358:	4b06      	ldr	r3, [pc, #24]	@ (8005374 <MX_USART6_UART_Init+0x4c>)
 800535a:	2200      	movs	r2, #0
 800535c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800535e:	4805      	ldr	r0, [pc, #20]	@ (8005374 <MX_USART6_UART_Init+0x4c>)
 8005360:	f008 f9e2 	bl	800d728 <HAL_UART_Init>
 8005364:	4603      	mov	r3, r0
 8005366:	2b00      	cmp	r3, #0
 8005368:	d001      	beq.n	800536e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800536a:	f000 fa99 	bl	80058a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800536e:	bf00      	nop
 8005370:	bd80      	pop	{r7, pc}
 8005372:	bf00      	nop
 8005374:	200013d8 	.word	0x200013d8
 8005378:	40011400 	.word	0x40011400

0800537c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b082      	sub	sp, #8
 8005380:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8005382:	2300      	movs	r3, #0
 8005384:	607b      	str	r3, [r7, #4]
 8005386:	4b1f      	ldr	r3, [pc, #124]	@ (8005404 <MX_DMA_Init+0x88>)
 8005388:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800538a:	4a1e      	ldr	r2, [pc, #120]	@ (8005404 <MX_DMA_Init+0x88>)
 800538c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005390:	6313      	str	r3, [r2, #48]	@ 0x30
 8005392:	4b1c      	ldr	r3, [pc, #112]	@ (8005404 <MX_DMA_Init+0x88>)
 8005394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005396:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800539a:	607b      	str	r3, [r7, #4]
 800539c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800539e:	2300      	movs	r3, #0
 80053a0:	603b      	str	r3, [r7, #0]
 80053a2:	4b18      	ldr	r3, [pc, #96]	@ (8005404 <MX_DMA_Init+0x88>)
 80053a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053a6:	4a17      	ldr	r2, [pc, #92]	@ (8005404 <MX_DMA_Init+0x88>)
 80053a8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80053ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80053ae:	4b15      	ldr	r3, [pc, #84]	@ (8005404 <MX_DMA_Init+0x88>)
 80053b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80053b6:	603b      	str	r3, [r7, #0]
 80053b8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80053ba:	2200      	movs	r2, #0
 80053bc:	2100      	movs	r1, #0
 80053be:	200b      	movs	r0, #11
 80053c0:	f003 f919 	bl	80085f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80053c4:	200b      	movs	r0, #11
 80053c6:	f003 f932 	bl	800862e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80053ca:	2200      	movs	r2, #0
 80053cc:	2100      	movs	r1, #0
 80053ce:	200f      	movs	r0, #15
 80053d0:	f003 f911 	bl	80085f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80053d4:	200f      	movs	r0, #15
 80053d6:	f003 f92a 	bl	800862e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80053da:	2200      	movs	r2, #0
 80053dc:	2100      	movs	r1, #0
 80053de:	2011      	movs	r0, #17
 80053e0:	f003 f909 	bl	80085f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80053e4:	2011      	movs	r0, #17
 80053e6:	f003 f922 	bl	800862e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80053ea:	2200      	movs	r2, #0
 80053ec:	2100      	movs	r1, #0
 80053ee:	203a      	movs	r0, #58	@ 0x3a
 80053f0:	f003 f901 	bl	80085f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80053f4:	203a      	movs	r0, #58	@ 0x3a
 80053f6:	f003 f91a 	bl	800862e <HAL_NVIC_EnableIRQ>

}
 80053fa:	bf00      	nop
 80053fc:	3708      	adds	r7, #8
 80053fe:	46bd      	mov	sp, r7
 8005400:	bd80      	pop	{r7, pc}
 8005402:	bf00      	nop
 8005404:	40023800 	.word	0x40023800

08005408 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b08a      	sub	sp, #40	@ 0x28
 800540c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800540e:	f107 0314 	add.w	r3, r7, #20
 8005412:	2200      	movs	r2, #0
 8005414:	601a      	str	r2, [r3, #0]
 8005416:	605a      	str	r2, [r3, #4]
 8005418:	609a      	str	r2, [r3, #8]
 800541a:	60da      	str	r2, [r3, #12]
 800541c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800541e:	2300      	movs	r3, #0
 8005420:	613b      	str	r3, [r7, #16]
 8005422:	4b3f      	ldr	r3, [pc, #252]	@ (8005520 <MX_GPIO_Init+0x118>)
 8005424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005426:	4a3e      	ldr	r2, [pc, #248]	@ (8005520 <MX_GPIO_Init+0x118>)
 8005428:	f043 0304 	orr.w	r3, r3, #4
 800542c:	6313      	str	r3, [r2, #48]	@ 0x30
 800542e:	4b3c      	ldr	r3, [pc, #240]	@ (8005520 <MX_GPIO_Init+0x118>)
 8005430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005432:	f003 0304 	and.w	r3, r3, #4
 8005436:	613b      	str	r3, [r7, #16]
 8005438:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800543a:	2300      	movs	r3, #0
 800543c:	60fb      	str	r3, [r7, #12]
 800543e:	4b38      	ldr	r3, [pc, #224]	@ (8005520 <MX_GPIO_Init+0x118>)
 8005440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005442:	4a37      	ldr	r2, [pc, #220]	@ (8005520 <MX_GPIO_Init+0x118>)
 8005444:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005448:	6313      	str	r3, [r2, #48]	@ 0x30
 800544a:	4b35      	ldr	r3, [pc, #212]	@ (8005520 <MX_GPIO_Init+0x118>)
 800544c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800544e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005452:	60fb      	str	r3, [r7, #12]
 8005454:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005456:	2300      	movs	r3, #0
 8005458:	60bb      	str	r3, [r7, #8]
 800545a:	4b31      	ldr	r3, [pc, #196]	@ (8005520 <MX_GPIO_Init+0x118>)
 800545c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800545e:	4a30      	ldr	r2, [pc, #192]	@ (8005520 <MX_GPIO_Init+0x118>)
 8005460:	f043 0301 	orr.w	r3, r3, #1
 8005464:	6313      	str	r3, [r2, #48]	@ 0x30
 8005466:	4b2e      	ldr	r3, [pc, #184]	@ (8005520 <MX_GPIO_Init+0x118>)
 8005468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800546a:	f003 0301 	and.w	r3, r3, #1
 800546e:	60bb      	str	r3, [r7, #8]
 8005470:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005472:	2300      	movs	r3, #0
 8005474:	607b      	str	r3, [r7, #4]
 8005476:	4b2a      	ldr	r3, [pc, #168]	@ (8005520 <MX_GPIO_Init+0x118>)
 8005478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800547a:	4a29      	ldr	r2, [pc, #164]	@ (8005520 <MX_GPIO_Init+0x118>)
 800547c:	f043 0302 	orr.w	r3, r3, #2
 8005480:	6313      	str	r3, [r2, #48]	@ 0x30
 8005482:	4b27      	ldr	r3, [pc, #156]	@ (8005520 <MX_GPIO_Init+0x118>)
 8005484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005486:	f003 0302 	and.w	r3, r3, #2
 800548a:	607b      	str	r3, [r7, #4]
 800548c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RF_M0_Pin|RF_M1_Pin, GPIO_PIN_RESET);
 800548e:	2200      	movs	r2, #0
 8005490:	210c      	movs	r1, #12
 8005492:	4824      	ldr	r0, [pc, #144]	@ (8005524 <MX_GPIO_Init+0x11c>)
 8005494:	f003 fff6 	bl	8009484 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8005498:	2200      	movs	r2, #0
 800549a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800549e:	4822      	ldr	r0, [pc, #136]	@ (8005528 <MX_GPIO_Init+0x120>)
 80054a0:	f003 fff0 	bl	8009484 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RF_M0_Pin RF_M1_Pin */
  GPIO_InitStruct.Pin = RF_M0_Pin|RF_M1_Pin;
 80054a4:	230c      	movs	r3, #12
 80054a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80054a8:	2301      	movs	r3, #1
 80054aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054ac:	2300      	movs	r3, #0
 80054ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80054b0:	2300      	movs	r3, #0
 80054b2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80054b4:	f107 0314 	add.w	r3, r7, #20
 80054b8:	4619      	mov	r1, r3
 80054ba:	481a      	ldr	r0, [pc, #104]	@ (8005524 <MX_GPIO_Init+0x11c>)
 80054bc:	f003 fd5a 	bl	8008f74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80054c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80054c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80054c6:	2301      	movs	r3, #1
 80054c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054ca:	2300      	movs	r3, #0
 80054cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80054ce:	2303      	movs	r3, #3
 80054d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80054d2:	f107 0314 	add.w	r3, r7, #20
 80054d6:	4619      	mov	r1, r3
 80054d8:	4813      	ldr	r0, [pc, #76]	@ (8005528 <MX_GPIO_Init+0x120>)
 80054da:	f003 fd4b 	bl	8008f74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80054de:	2318      	movs	r3, #24
 80054e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80054e2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80054e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054e8:	2300      	movs	r3, #0
 80054ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80054ec:	f107 0314 	add.w	r3, r7, #20
 80054f0:	4619      	mov	r1, r3
 80054f2:	480d      	ldr	r0, [pc, #52]	@ (8005528 <MX_GPIO_Init+0x120>)
 80054f4:	f003 fd3e 	bl	8008f74 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80054f8:	2200      	movs	r2, #0
 80054fa:	2100      	movs	r1, #0
 80054fc:	2009      	movs	r0, #9
 80054fe:	f003 f87a 	bl	80085f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8005502:	2009      	movs	r0, #9
 8005504:	f003 f893 	bl	800862e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8005508:	2200      	movs	r2, #0
 800550a:	2100      	movs	r1, #0
 800550c:	200a      	movs	r0, #10
 800550e:	f003 f872 	bl	80085f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8005512:	200a      	movs	r0, #10
 8005514:	f003 f88b 	bl	800862e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8005518:	bf00      	nop
 800551a:	3728      	adds	r7, #40	@ 0x28
 800551c:	46bd      	mov	sp, r7
 800551e:	bd80      	pop	{r7, pc}
 8005520:	40023800 	.word	0x40023800
 8005524:	40020800 	.word	0x40020800
 8005528:	40020400 	.word	0x40020400

0800552c <lora_init>:
/**
 * @brief Initialize LoRa E22 module
 * @note Configures LoRa module for telemetry transmission
 */
void lora_init(void)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	af00      	add	r7, sp, #0
	lora_1.baud_rate 		= 	E22_BAUD_RATE_115200;
 8005530:	4b1e      	ldr	r3, [pc, #120]	@ (80055ac <lora_init+0x80>)
 8005532:	2207      	movs	r2, #7
 8005534:	73da      	strb	r2, [r3, #15]
	lora_1.parity_bit		=	E22_PARITY_8N1;
 8005536:	4b1d      	ldr	r3, [pc, #116]	@ (80055ac <lora_init+0x80>)
 8005538:	2200      	movs	r2, #0
 800553a:	741a      	strb	r2, [r3, #16]
	lora_1.air_rate			=	E22_AIR_DATA_RATE_38400;
 800553c:	4b1b      	ldr	r3, [pc, #108]	@ (80055ac <lora_init+0x80>)
 800553e:	2206      	movs	r2, #6
 8005540:	745a      	strb	r2, [r3, #17]
	lora_1.packet_size		=	E22_PACKET_SIZE_64;
 8005542:	4b1a      	ldr	r3, [pc, #104]	@ (80055ac <lora_init+0x80>)
 8005544:	2202      	movs	r2, #2
 8005546:	749a      	strb	r2, [r3, #18]
	lora_1.rssi_noise		=	E22_RSSI_NOISE_DISABLE;
 8005548:	4b18      	ldr	r3, [pc, #96]	@ (80055ac <lora_init+0x80>)
 800554a:	2200      	movs	r2, #0
 800554c:	74da      	strb	r2, [r3, #19]
	lora_1.power			=	E22_TRANSMITTING_POWER_22;
 800554e:	4b17      	ldr	r3, [pc, #92]	@ (80055ac <lora_init+0x80>)
 8005550:	2200      	movs	r2, #0
 8005552:	751a      	strb	r2, [r3, #20]
	lora_1.rssi_enable		=	E22_ENABLE_RSSI_DISABLE;
 8005554:	4b15      	ldr	r3, [pc, #84]	@ (80055ac <lora_init+0x80>)
 8005556:	2200      	movs	r2, #0
 8005558:	759a      	strb	r2, [r3, #22]
	lora_1.mode				= 	E22_TRANSMISSION_MODE_TRANSPARENT;
 800555a:	4b14      	ldr	r3, [pc, #80]	@ (80055ac <lora_init+0x80>)
 800555c:	2200      	movs	r2, #0
 800555e:	75da      	strb	r2, [r3, #23]
	lora_1.repeater_func	=	E22_REPEATER_FUNC_DISABLE;
 8005560:	4b12      	ldr	r3, [pc, #72]	@ (80055ac <lora_init+0x80>)
 8005562:	2200      	movs	r2, #0
 8005564:	761a      	strb	r2, [r3, #24]
	lora_1.lbt				=	E22_LBT_DISABLE;
 8005566:	4b11      	ldr	r3, [pc, #68]	@ (80055ac <lora_init+0x80>)
 8005568:	2200      	movs	r2, #0
 800556a:	765a      	strb	r2, [r3, #25]
	lora_1.wor				=	E22_WOR_RECEIVER;
 800556c:	4b0f      	ldr	r3, [pc, #60]	@ (80055ac <lora_init+0x80>)
 800556e:	2200      	movs	r2, #0
 8005570:	769a      	strb	r2, [r3, #26]
	lora_1.wor_cycle		=	E22_WOR_CYCLE_1000;
 8005572:	4b0e      	ldr	r3, [pc, #56]	@ (80055ac <lora_init+0x80>)
 8005574:	2201      	movs	r2, #1
 8005576:	76da      	strb	r2, [r3, #27]
	lora_1.channel			=	25;
 8005578:	4b0c      	ldr	r3, [pc, #48]	@ (80055ac <lora_init+0x80>)
 800557a:	2219      	movs	r2, #25
 800557c:	755a      	strb	r2, [r3, #21]

	e22_init(&lora_1, &huart4);
 800557e:	490c      	ldr	r1, [pc, #48]	@ (80055b0 <lora_init+0x84>)
 8005580:	480a      	ldr	r0, [pc, #40]	@ (80055ac <lora_init+0x80>)
 8005582:	f7fd fbfb 	bl	8002d7c <e22_init>

	HAL_UART_DeInit(&huart4);
 8005586:	480a      	ldr	r0, [pc, #40]	@ (80055b0 <lora_init+0x84>)
 8005588:	f008 f91e 	bl	800d7c8 <HAL_UART_DeInit>
	HAL_Delay(20);
 800558c:	2014      	movs	r0, #20
 800558e:	f002 faff 	bl	8007b90 <HAL_Delay>
	huart4.Init.BaudRate = 115200;
 8005592:	4b07      	ldr	r3, [pc, #28]	@ (80055b0 <lora_init+0x84>)
 8005594:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005598:	605a      	str	r2, [r3, #4]
	HAL_Delay(20);
 800559a:	2014      	movs	r0, #20
 800559c:	f002 faf8 	bl	8007b90 <HAL_Delay>
	HAL_UART_Init(&huart4);
 80055a0:	4803      	ldr	r0, [pc, #12]	@ (80055b0 <lora_init+0x84>)
 80055a2:	f008 f8c1 	bl	800d728 <HAL_UART_Init>

}
 80055a6:	bf00      	nop
 80055a8:	bd80      	pop	{r7, pc}
 80055aa:	bf00      	nop
 80055ac:	200016a4 	.word	0x200016a4
 80055b0:	20001348 	.word	0x20001348

080055b4 <bme280_begin>:
/**
 * @brief Initialize BME280 environmental sensor
 * @note Configures BME280 with predefined settings for normal operation
 */
void bme280_begin()
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	af00      	add	r7, sp, #0
  BME280_sensor.device_config.bme280_filter = BME280_FILTER_2;
 80055b8:	4b08      	ldr	r3, [pc, #32]	@ (80055dc <bme280_begin+0x28>)
 80055ba:	2201      	movs	r2, #1
 80055bc:	711a      	strb	r2, [r3, #4]
  BME280_sensor.device_config.bme280_mode = BME280_MODE_NORMAL;
 80055be:	4b07      	ldr	r3, [pc, #28]	@ (80055dc <bme280_begin+0x28>)
 80055c0:	2203      	movs	r2, #3
 80055c2:	715a      	strb	r2, [r3, #5]
  BME280_sensor.device_config.bme280_output_speed = BME280_OS_4;
 80055c4:	4b05      	ldr	r3, [pc, #20]	@ (80055dc <bme280_begin+0x28>)
 80055c6:	2203      	movs	r2, #3
 80055c8:	719a      	strb	r2, [r3, #6]
  BME280_sensor.device_config.bme280_standby_time = BME280_STBY_125;
 80055ca:	4b04      	ldr	r3, [pc, #16]	@ (80055dc <bme280_begin+0x28>)
 80055cc:	2202      	movs	r2, #2
 80055ce:	71da      	strb	r2, [r3, #7]
  bme280_init(&BME280_sensor, &hi2c3);
 80055d0:	4903      	ldr	r1, [pc, #12]	@ (80055e0 <bme280_begin+0x2c>)
 80055d2:	4802      	ldr	r0, [pc, #8]	@ (80055dc <bme280_begin+0x28>)
 80055d4:	f7fc f8de 	bl	8001794 <bme280_init>
}
 80055d8:	bf00      	nop
 80055da:	bd80      	pop	{r7, pc}
 80055dc:	20001540 	.word	0x20001540
 80055e0:	2000124c 	.word	0x2000124c

080055e4 <bmi_imu_init>:
 * @brief Initialize BMI088 IMU sensor
 * @return Initialization status
 * @note Configures both accelerometer and gyroscope with optimal settings
 */
uint8_t bmi_imu_init(void)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	af00      	add	r7, sp, #0
  // Accelerometer configuration
  BMI_sensor.device_config.acc_bandwith = ACC_BWP_OSR4;
 80055e8:	4b13      	ldr	r3, [pc, #76]	@ (8005638 <bmi_imu_init+0x54>)
 80055ea:	2208      	movs	r2, #8
 80055ec:	729a      	strb	r2, [r3, #10]
  BMI_sensor.device_config.acc_outputDateRate = ACC_ODR_200;
 80055ee:	4b12      	ldr	r3, [pc, #72]	@ (8005638 <bmi_imu_init+0x54>)
 80055f0:	2209      	movs	r2, #9
 80055f2:	72da      	strb	r2, [r3, #11]
  BMI_sensor.device_config.acc_powerMode = ACC_PWR_SAVE_ACTIVE;
 80055f4:	4b10      	ldr	r3, [pc, #64]	@ (8005638 <bmi_imu_init+0x54>)
 80055f6:	2200      	movs	r2, #0
 80055f8:	721a      	strb	r2, [r3, #8]
  BMI_sensor.device_config.acc_range = ACC_RANGE_24G;
 80055fa:	4b0f      	ldr	r3, [pc, #60]	@ (8005638 <bmi_imu_init+0x54>)
 80055fc:	2203      	movs	r2, #3
 80055fe:	725a      	strb	r2, [r3, #9]

  // Gyroscope configuration
  BMI_sensor.device_config.gyro_bandWidth = GYRO_BW_116;
 8005600:	4b0d      	ldr	r3, [pc, #52]	@ (8005638 <bmi_imu_init+0x54>)
 8005602:	2202      	movs	r2, #2
 8005604:	735a      	strb	r2, [r3, #13]
  BMI_sensor.device_config.gyro_range = GYRO_RANGE_2000;
 8005606:	4b0c      	ldr	r3, [pc, #48]	@ (8005638 <bmi_imu_init+0x54>)
 8005608:	2200      	movs	r2, #0
 800560a:	739a      	strb	r2, [r3, #14]
  BMI_sensor.device_config.gyro_powerMode = GYRO_LPM_NORMAL;
 800560c:	4b0a      	ldr	r3, [pc, #40]	@ (8005638 <bmi_imu_init+0x54>)
 800560e:	2200      	movs	r2, #0
 8005610:	731a      	strb	r2, [r3, #12]

  // Interrupt and I2C configuration
  BMI_sensor.device_config.acc_IRQ = EXTI3_IRQn;
 8005612:	4b09      	ldr	r3, [pc, #36]	@ (8005638 <bmi_imu_init+0x54>)
 8005614:	2209      	movs	r2, #9
 8005616:	751a      	strb	r2, [r3, #20]
  BMI_sensor.device_config.gyro_IRQ = EXTI4_IRQn;
 8005618:	4b07      	ldr	r3, [pc, #28]	@ (8005638 <bmi_imu_init+0x54>)
 800561a:	220a      	movs	r2, #10
 800561c:	755a      	strb	r2, [r3, #21]
  BMI_sensor.device_config.BMI_I2c = &IMU_I2C_HNDLR;
 800561e:	4b06      	ldr	r3, [pc, #24]	@ (8005638 <bmi_imu_init+0x54>)
 8005620:	4a06      	ldr	r2, [pc, #24]	@ (800563c <bmi_imu_init+0x58>)
 8005622:	611a      	str	r2, [r3, #16]
  BMI_sensor.device_config.offsets = NULL; // Offset data stored in backup SRAM
 8005624:	4b04      	ldr	r3, [pc, #16]	@ (8005638 <bmi_imu_init+0x54>)
 8005626:	2200      	movs	r2, #0
 8005628:	619a      	str	r2, [r3, #24]

  return bmi088_init(&BMI_sensor);
 800562a:	4803      	ldr	r0, [pc, #12]	@ (8005638 <bmi_imu_init+0x54>)
 800562c:	f7fc fd12 	bl	8002054 <bmi088_init>
 8005630:	4603      	mov	r3, r0
}
 8005632:	4618      	mov	r0, r3
 8005634:	bd80      	pop	{r7, pc}
 8005636:	bf00      	nop
 8005638:	20001584 	.word	0x20001584
 800563c:	200011f8 	.word	0x200011f8

08005640 <read_ADC>:
/**
 * @brief Read HMC1021 magnetometer ADC values
 * @note Converts ADC readings to magnetic field strength and transmits data
 */
void read_ADC()
{
 8005640:	b580      	push	{r7, lr}
 8005642:	af00      	add	r7, sp, #0
    static uint16_t adc1_raw = 0;  // ADC1 deeri (Channel 9)
    static uint16_t adc2_raw = 0;  // ADC2 deeri (Channel 10)
    static uint16_t adc3_raw = 0;  // ADC3 deeri (Channel 11)

    // ADC1 okuma
    HAL_ADC_Start(&hadc1);
 8005644:	483d      	ldr	r0, [pc, #244]	@ (800573c <read_ADC+0xfc>)
 8005646:	f002 fb0b 	bl	8007c60 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&hadc1, 5) == HAL_OK) {
 800564a:	2105      	movs	r1, #5
 800564c:	483b      	ldr	r0, [pc, #236]	@ (800573c <read_ADC+0xfc>)
 800564e:	f002 fc0c 	bl	8007e6a <HAL_ADC_PollForConversion>
 8005652:	4603      	mov	r3, r0
 8005654:	2b00      	cmp	r3, #0
 8005656:	d106      	bne.n	8005666 <read_ADC+0x26>
        adc1_raw = HAL_ADC_GetValue(&hadc1);
 8005658:	4838      	ldr	r0, [pc, #224]	@ (800573c <read_ADC+0xfc>)
 800565a:	f002 fc91 	bl	8007f80 <HAL_ADC_GetValue>
 800565e:	4603      	mov	r3, r0
 8005660:	b29a      	uxth	r2, r3
 8005662:	4b37      	ldr	r3, [pc, #220]	@ (8005740 <read_ADC+0x100>)
 8005664:	801a      	strh	r2, [r3, #0]
    }
    HAL_ADC_Stop(&hadc1);
 8005666:	4835      	ldr	r0, [pc, #212]	@ (800573c <read_ADC+0xfc>)
 8005668:	f002 fbcc 	bl	8007e04 <HAL_ADC_Stop>


    // ADC2 okuma
    HAL_ADC_Start(&hadc2);
 800566c:	4835      	ldr	r0, [pc, #212]	@ (8005744 <read_ADC+0x104>)
 800566e:	f002 faf7 	bl	8007c60 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&hadc2, 5) == HAL_OK) {
 8005672:	2105      	movs	r1, #5
 8005674:	4833      	ldr	r0, [pc, #204]	@ (8005744 <read_ADC+0x104>)
 8005676:	f002 fbf8 	bl	8007e6a <HAL_ADC_PollForConversion>
 800567a:	4603      	mov	r3, r0
 800567c:	2b00      	cmp	r3, #0
 800567e:	d106      	bne.n	800568e <read_ADC+0x4e>
        adc2_raw = HAL_ADC_GetValue(&hadc2);
 8005680:	4830      	ldr	r0, [pc, #192]	@ (8005744 <read_ADC+0x104>)
 8005682:	f002 fc7d 	bl	8007f80 <HAL_ADC_GetValue>
 8005686:	4603      	mov	r3, r0
 8005688:	b29a      	uxth	r2, r3
 800568a:	4b2f      	ldr	r3, [pc, #188]	@ (8005748 <read_ADC+0x108>)
 800568c:	801a      	strh	r2, [r3, #0]
    }
    HAL_ADC_Stop(&hadc2);
 800568e:	482d      	ldr	r0, [pc, #180]	@ (8005744 <read_ADC+0x104>)
 8005690:	f002 fbb8 	bl	8007e04 <HAL_ADC_Stop>


    // ADC3 okuma
    HAL_ADC_Start(&hadc3);
 8005694:	482d      	ldr	r0, [pc, #180]	@ (800574c <read_ADC+0x10c>)
 8005696:	f002 fae3 	bl	8007c60 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&hadc3, 5) == HAL_OK) {
 800569a:	2105      	movs	r1, #5
 800569c:	482b      	ldr	r0, [pc, #172]	@ (800574c <read_ADC+0x10c>)
 800569e:	f002 fbe4 	bl	8007e6a <HAL_ADC_PollForConversion>
 80056a2:	4603      	mov	r3, r0
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d106      	bne.n	80056b6 <read_ADC+0x76>
        adc3_raw = HAL_ADC_GetValue(&hadc3);
 80056a8:	4828      	ldr	r0, [pc, #160]	@ (800574c <read_ADC+0x10c>)
 80056aa:	f002 fc69 	bl	8007f80 <HAL_ADC_GetValue>
 80056ae:	4603      	mov	r3, r0
 80056b0:	b29a      	uxth	r2, r3
 80056b2:	4b27      	ldr	r3, [pc, #156]	@ (8005750 <read_ADC+0x110>)
 80056b4:	801a      	strh	r2, [r3, #0]
    }
    HAL_ADC_Stop(&hadc3);
 80056b6:	4825      	ldr	r0, [pc, #148]	@ (800574c <read_ADC+0x10c>)
 80056b8:	f002 fba4 	bl	8007e04 <HAL_ADC_Stop>


    // Kalibrasyonlu deerleri hesapla
    hmc1021_voltage = (adc1_raw * 3.3f) / 4096.0f;  // 3.3V referans, 12-bit ADC
 80056bc:	4b20      	ldr	r3, [pc, #128]	@ (8005740 <read_ADC+0x100>)
 80056be:	881b      	ldrh	r3, [r3, #0]
 80056c0:	ee07 3a90 	vmov	s15, r3
 80056c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80056c8:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8005754 <read_ADC+0x114>
 80056cc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80056d0:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8005758 <read_ADC+0x118>
 80056d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80056d8:	4b20      	ldr	r3, [pc, #128]	@ (800575c <read_ADC+0x11c>)
 80056da:	edc3 7a00 	vstr	s15, [r3]
    voltage_V = (adc2_raw * 3.3f) / 4096.0f;  // 3.3V referans, 12-bit ADC
 80056de:	4b1a      	ldr	r3, [pc, #104]	@ (8005748 <read_ADC+0x108>)
 80056e0:	881b      	ldrh	r3, [r3, #0]
 80056e2:	ee07 3a90 	vmov	s15, r3
 80056e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80056ea:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8005754 <read_ADC+0x114>
 80056ee:	ee27 7a87 	vmul.f32	s14, s15, s14
 80056f2:	eddf 6a19 	vldr	s13, [pc, #100]	@ 8005758 <read_ADC+0x118>
 80056f6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80056fa:	4b19      	ldr	r3, [pc, #100]	@ (8005760 <read_ADC+0x120>)
 80056fc:	edc3 7a00 	vstr	s15, [r3]
    current_mA = (adc3_raw * 3.3f) / 4096.0f; // Gerekirse akm sensrne gre kalibre edin
 8005700:	4b13      	ldr	r3, [pc, #76]	@ (8005750 <read_ADC+0x110>)
 8005702:	881b      	ldrh	r3, [r3, #0]
 8005704:	ee07 3a90 	vmov	s15, r3
 8005708:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800570c:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8005754 <read_ADC+0x114>
 8005710:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005714:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8005758 <read_ADC+0x118>
 8005718:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800571c:	4b11      	ldr	r3, [pc, #68]	@ (8005764 <read_ADC+0x124>)
 800571e:	edc3 7a00 	vstr	s15, [r3]
    hmc1021_gauss = (hmc1021_voltage - 1.65f) / 1.0f;  // 1V/Gauss sensitivity
 8005722:	4b0e      	ldr	r3, [pc, #56]	@ (800575c <read_ADC+0x11c>)
 8005724:	edd3 7a00 	vldr	s15, [r3]
 8005728:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8005768 <read_ADC+0x128>
 800572c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005730:	4b0e      	ldr	r3, [pc, #56]	@ (800576c <read_ADC+0x12c>)
 8005732:	edc3 7a00 	vstr	s15, [r3]

}
 8005736:	bf00      	nop
 8005738:	bd80      	pop	{r7, pc}
 800573a:	bf00      	nop
 800573c:	20001120 	.word	0x20001120
 8005740:	200016dc 	.word	0x200016dc
 8005744:	20001168 	.word	0x20001168
 8005748:	200016de 	.word	0x200016de
 800574c:	200011b0 	.word	0x200011b0
 8005750:	200016e0 	.word	0x200016e0
 8005754:	40533333 	.word	0x40533333
 8005758:	45800000 	.word	0x45800000
 800575c:	200016d4 	.word	0x200016d4
 8005760:	200016d0 	.word	0x200016d0
 8005764:	200016cc 	.word	0x200016cc
 8005768:	3fd33333 	.word	0x3fd33333
 800576c:	200016d8 	.word	0x200016d8

08005770 <HAL_GPIO_EXTI_Callback>:
 * @brief GPIO external interrupt callback
 * @param GPIO_Pin The pin that triggered the interrupt
 * @note Handles BMI088 accelerometer and gyroscope data ready interrupts
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005770:	b580      	push	{r7, lr}
 8005772:	b082      	sub	sp, #8
 8005774:	af00      	add	r7, sp, #0
 8005776:	4603      	mov	r3, r0
 8005778:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == GPIO_PIN_3)
 800577a:	88fb      	ldrh	r3, [r7, #6]
 800577c:	2b08      	cmp	r3, #8
 800577e:	d102      	bne.n	8005786 <HAL_GPIO_EXTI_Callback+0x16>
  {
    // Accelerometer data ready interrupt
    bmi088_set_accel_INT(&BMI_sensor);
 8005780:	4806      	ldr	r0, [pc, #24]	@ (800579c <HAL_GPIO_EXTI_Callback+0x2c>)
 8005782:	f7fd fa3f 	bl	8002c04 <bmi088_set_accel_INT>
  }
  if(GPIO_Pin == GPIO_PIN_4)
 8005786:	88fb      	ldrh	r3, [r7, #6]
 8005788:	2b10      	cmp	r3, #16
 800578a:	d102      	bne.n	8005792 <HAL_GPIO_EXTI_Callback+0x22>
  {
    // Gyroscope data ready interrupt
    bmi088_set_gyro_INT(&BMI_sensor);
 800578c:	4803      	ldr	r0, [pc, #12]	@ (800579c <HAL_GPIO_EXTI_Callback+0x2c>)
 800578e:	f7fd fa46 	bl	8002c1e <bmi088_set_gyro_INT>
  }
}
 8005792:	bf00      	nop
 8005794:	3708      	adds	r7, #8
 8005796:	46bd      	mov	sp, r7
 8005798:	bd80      	pop	{r7, pc}
 800579a:	bf00      	nop
 800579c:	20001584 	.word	0x20001584

080057a0 <HAL_TIM_PeriodElapsedCallback>:
 * @brief Timer period elapsed callback
 * @param htim Timer handle
 * @note Increments timing flags for periodic operations
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b083      	sub	sp, #12
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM2) {
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057b0:	d10d      	bne.n	80057ce <HAL_TIM_PeriodElapsedCallback+0x2e>
    tx_timer_flag_100ms++;   // 100ms flag
 80057b2:	4b0a      	ldr	r3, [pc, #40]	@ (80057dc <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80057b4:	781b      	ldrb	r3, [r3, #0]
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	3301      	adds	r3, #1
 80057ba:	b2da      	uxtb	r2, r3
 80057bc:	4b07      	ldr	r3, [pc, #28]	@ (80057dc <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80057be:	701a      	strb	r2, [r3, #0]
    tx_timer_flag_1s++;      // 1s flag (counts to 10)
 80057c0:	4b07      	ldr	r3, [pc, #28]	@ (80057e0 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80057c2:	781b      	ldrb	r3, [r3, #0]
 80057c4:	b2db      	uxtb	r3, r3
 80057c6:	3301      	adds	r3, #1
 80057c8:	b2da      	uxtb	r2, r3
 80057ca:	4b05      	ldr	r3, [pc, #20]	@ (80057e0 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80057cc:	701a      	strb	r2, [r3, #0]
  }
}
 80057ce:	bf00      	nop
 80057d0:	370c      	adds	r7, #12
 80057d2:	46bd      	mov	sp, r7
 80057d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d8:	4770      	bx	lr
 80057da:	bf00      	nop
 80057dc:	200016c6 	.word	0x200016c6
 80057e0:	200016c7 	.word	0x200016c7

080057e4 <HAL_UART_TxCpltCallback>:
 * @brief UART transmission complete callback
 * @param huart UART handle
 * @note Clears transmission busy flag
 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80057e4:	b480      	push	{r7}
 80057e6:	b083      	sub	sp, #12
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
	if (huart->Instance == UART4) {
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4a09      	ldr	r2, [pc, #36]	@ (8005818 <HAL_UART_TxCpltCallback+0x34>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d102      	bne.n	80057fc <HAL_UART_TxCpltCallback+0x18>
		usart4_tx_busy = 0;
 80057f6:	4b09      	ldr	r3, [pc, #36]	@ (800581c <HAL_UART_TxCpltCallback+0x38>)
 80057f8:	2200      	movs	r2, #0
 80057fa:	701a      	strb	r2, [r3, #0]
	}
	if (huart->Instance == USART2) {
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4a07      	ldr	r2, [pc, #28]	@ (8005820 <HAL_UART_TxCpltCallback+0x3c>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d102      	bne.n	800580c <HAL_UART_TxCpltCallback+0x28>
		usart2_tx_busy = 0;
 8005806:	4b07      	ldr	r3, [pc, #28]	@ (8005824 <HAL_UART_TxCpltCallback+0x40>)
 8005808:	2200      	movs	r2, #0
 800580a:	701a      	strb	r2, [r3, #0]
	}
}
 800580c:	bf00      	nop
 800580e:	370c      	adds	r7, #12
 8005810:	46bd      	mov	sp, r7
 8005812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005816:	4770      	bx	lr
 8005818:	40004c00 	.word	0x40004c00
 800581c:	200016c4 	.word	0x200016c4
 8005820:	40004400 	.word	0x40004400
 8005824:	200016c5 	.word	0x200016c5

08005828 <HAL_I2C_MemRxCpltCallback>:
 * @brief I2C Memory read complete callback (DMA)
 * @param hi2c I2C handle
 * @note Handles BMI088 sensor data DMA transfer completion
 */
void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b082      	sub	sp, #8
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == I2C1) {
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4a0a      	ldr	r2, [pc, #40]	@ (8005860 <HAL_I2C_MemRxCpltCallback+0x38>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d10e      	bne.n	8005858 <HAL_I2C_MemRxCpltCallback+0x30>
        if (hi2c->Devaddress == ACC_I2C_ADD) {
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800583e:	2b30      	cmp	r3, #48	@ 0x30
 8005840:	d103      	bne.n	800584a <HAL_I2C_MemRxCpltCallback+0x22>
            // Accelerometer data received (9 bytes: XYZ + sensor time)
            bmi088_accel_dma_complete_callback(&BMI_sensor);
 8005842:	4808      	ldr	r0, [pc, #32]	@ (8005864 <HAL_I2C_MemRxCpltCallback+0x3c>)
 8005844:	f7fd fa74 	bl	8002d30 <bmi088_accel_dma_complete_callback>
        else if (hi2c->Devaddress == GYRO_I2C_ADD) {
            // Gyroscope data received (6 bytes: XYZ)
            bmi088_gyro_dma_complete_callback(&BMI_sensor);
        }
    }
}
 8005848:	e006      	b.n	8005858 <HAL_I2C_MemRxCpltCallback+0x30>
        else if (hi2c->Devaddress == GYRO_I2C_ADD) {
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800584e:	2bd0      	cmp	r3, #208	@ 0xd0
 8005850:	d102      	bne.n	8005858 <HAL_I2C_MemRxCpltCallback+0x30>
            bmi088_gyro_dma_complete_callback(&BMI_sensor);
 8005852:	4804      	ldr	r0, [pc, #16]	@ (8005864 <HAL_I2C_MemRxCpltCallback+0x3c>)
 8005854:	f7fd fa7f 	bl	8002d56 <bmi088_gyro_dma_complete_callback>
}
 8005858:	bf00      	nop
 800585a:	3708      	adds	r7, #8
 800585c:	46bd      	mov	sp, r7
 800585e:	bd80      	pop	{r7, pc}
 8005860:	40005400 	.word	0x40005400
 8005864:	20001584 	.word	0x20001584

08005868 <uart2_send_packet_dma>:
 * @param data Pointer to data buffer
 * @param size Size of data to send
 * @note Non-blocking transmission using DMA
 */
void uart2_send_packet_dma(uint8_t *data, uint16_t size)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b082      	sub	sp, #8
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
 8005870:	460b      	mov	r3, r1
 8005872:	807b      	strh	r3, [r7, #2]
	if (!usart2_tx_busy) {
 8005874:	4b08      	ldr	r3, [pc, #32]	@ (8005898 <uart2_send_packet_dma+0x30>)
 8005876:	781b      	ldrb	r3, [r3, #0]
 8005878:	b2db      	uxtb	r3, r3
 800587a:	2b00      	cmp	r3, #0
 800587c:	d108      	bne.n	8005890 <uart2_send_packet_dma+0x28>
		usart2_tx_busy = 1;
 800587e:	4b06      	ldr	r3, [pc, #24]	@ (8005898 <uart2_send_packet_dma+0x30>)
 8005880:	2201      	movs	r2, #1
 8005882:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit_DMA(&huart2, data, size);
 8005884:	887b      	ldrh	r3, [r7, #2]
 8005886:	461a      	mov	r2, r3
 8005888:	6879      	ldr	r1, [r7, #4]
 800588a:	4804      	ldr	r0, [pc, #16]	@ (800589c <uart2_send_packet_dma+0x34>)
 800588c:	f008 f8f0 	bl	800da70 <HAL_UART_Transmit_DMA>
	}
}
 8005890:	bf00      	nop
 8005892:	3708      	adds	r7, #8
 8005894:	46bd      	mov	sp, r7
 8005896:	bd80      	pop	{r7, pc}
 8005898:	200016c5 	.word	0x200016c5
 800589c:	20001390 	.word	0x20001390

080058a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80058a0:	b480      	push	{r7}
 80058a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80058a4:	b672      	cpsid	i
}
 80058a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80058a8:	bf00      	nop
 80058aa:	e7fd      	b.n	80058a8 <Error_Handler+0x8>

080058ac <check_sum_hesapla_normal>:
#include "packet.h"
#include <math.h>

unsigned char normal_paket[50];

unsigned char check_sum_hesapla_normal(int a){
 80058ac:	b480      	push	{r7}
 80058ae:	b085      	sub	sp, #20
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
    int check_sum = 0;
 80058b4:	2300      	movs	r3, #0
 80058b6:	60fb      	str	r3, [r7, #12]
    for(int i = 0; i < a; i++){
 80058b8:	2300      	movs	r3, #0
 80058ba:	60bb      	str	r3, [r7, #8]
 80058bc:	e00a      	b.n	80058d4 <check_sum_hesapla_normal+0x28>
        check_sum += normal_paket[i];
 80058be:	4a0e      	ldr	r2, [pc, #56]	@ (80058f8 <check_sum_hesapla_normal+0x4c>)
 80058c0:	68bb      	ldr	r3, [r7, #8]
 80058c2:	4413      	add	r3, r2
 80058c4:	781b      	ldrb	r3, [r3, #0]
 80058c6:	461a      	mov	r2, r3
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	4413      	add	r3, r2
 80058cc:	60fb      	str	r3, [r7, #12]
    for(int i = 0; i < a; i++){
 80058ce:	68bb      	ldr	r3, [r7, #8]
 80058d0:	3301      	adds	r3, #1
 80058d2:	60bb      	str	r3, [r7, #8]
 80058d4:	68ba      	ldr	r2, [r7, #8]
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	429a      	cmp	r2, r3
 80058da:	dbf0      	blt.n	80058be <check_sum_hesapla_normal+0x12>
    }
    return (unsigned char) (check_sum % 256);
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	425a      	negs	r2, r3
 80058e0:	b2db      	uxtb	r3, r3
 80058e2:	b2d2      	uxtb	r2, r2
 80058e4:	bf58      	it	pl
 80058e6:	4253      	negpl	r3, r2
 80058e8:	b2db      	uxtb	r3, r3
}
 80058ea:	4618      	mov	r0, r3
 80058ec:	3714      	adds	r7, #20
 80058ee:	46bd      	mov	sp, r7
 80058f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f4:	4770      	bx	lr
 80058f6:	bf00      	nop
 80058f8:	200016e4 	.word	0x200016e4

080058fc <addDataPacketNormal>:

void addDataPacketNormal(BME_280_t* BME, bmi088_struct_t* BMI, sensor_fusion_t* sensor, gps_data_t* GPS, float hmc1021_gauss, float voltage, float current){
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b094      	sub	sp, #80	@ 0x50
 8005900:	af00      	add	r7, sp, #0
 8005902:	61f8      	str	r0, [r7, #28]
 8005904:	61b9      	str	r1, [r7, #24]
 8005906:	617a      	str	r2, [r7, #20]
 8005908:	613b      	str	r3, [r7, #16]
 800590a:	ed87 0a03 	vstr	s0, [r7, #12]
 800590e:	edc7 0a02 	vstr	s1, [r7, #8]
 8005912:	ed87 1a01 	vstr	s2, [r7, #4]
  normal_paket[0] = 0xFF; // Sabit
 8005916:	4b82      	ldr	r3, [pc, #520]	@ (8005b20 <addDataPacketNormal+0x224>)
 8005918:	22ff      	movs	r2, #255	@ 0xff
 800591a:	701a      	strb	r2, [r3, #0]

  FLOAT32_UINT8_DONUSTURUCU irtifa_float32_uint8_donusturucu;
  irtifa_float32_uint8_donusturucu.sayi = (BME->altitude); // Irtifa degerinin atamasini yapiyoruz.
 800591c:	69fb      	ldr	r3, [r7, #28]
 800591e:	6a1b      	ldr	r3, [r3, #32]
 8005920:	64fb      	str	r3, [r7, #76]	@ 0x4c
  normal_paket[1] = irtifa_float32_uint8_donusturucu.array[0];
 8005922:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 8005926:	4b7e      	ldr	r3, [pc, #504]	@ (8005b20 <addDataPacketNormal+0x224>)
 8005928:	705a      	strb	r2, [r3, #1]
  normal_paket[2] = irtifa_float32_uint8_donusturucu.array[1];
 800592a:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 800592e:	4b7c      	ldr	r3, [pc, #496]	@ (8005b20 <addDataPacketNormal+0x224>)
 8005930:	709a      	strb	r2, [r3, #2]
  normal_paket[3] = irtifa_float32_uint8_donusturucu.array[2];
 8005932:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 8005936:	4b7a      	ldr	r3, [pc, #488]	@ (8005b20 <addDataPacketNormal+0x224>)
 8005938:	70da      	strb	r2, [r3, #3]
  normal_paket[4] = irtifa_float32_uint8_donusturucu.array[3];
 800593a:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800593e:	4b78      	ldr	r3, [pc, #480]	@ (8005b20 <addDataPacketNormal+0x224>)
 8005940:	711a      	strb	r2, [r3, #4]

  FLOAT32_UINT8_DONUSTURUCU roket_gps_irtifa_float32_uint8_donusturucu;
  roket_gps_irtifa_float32_uint8_donusturucu.sayi = (GPS->altitude); // Roket GPS Irtifa degerinin atamasini yapiyoruz.
 8005942:	693b      	ldr	r3, [r7, #16]
 8005944:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005946:	64bb      	str	r3, [r7, #72]	@ 0x48
  normal_paket[5] = roket_gps_irtifa_float32_uint8_donusturucu.array[0];
 8005948:	f897 2048 	ldrb.w	r2, [r7, #72]	@ 0x48
 800594c:	4b74      	ldr	r3, [pc, #464]	@ (8005b20 <addDataPacketNormal+0x224>)
 800594e:	715a      	strb	r2, [r3, #5]
  normal_paket[6] = roket_gps_irtifa_float32_uint8_donusturucu.array[1];
 8005950:	f897 2049 	ldrb.w	r2, [r7, #73]	@ 0x49
 8005954:	4b72      	ldr	r3, [pc, #456]	@ (8005b20 <addDataPacketNormal+0x224>)
 8005956:	719a      	strb	r2, [r3, #6]
  normal_paket[7] = roket_gps_irtifa_float32_uint8_donusturucu.array[2];
 8005958:	f897 204a 	ldrb.w	r2, [r7, #74]	@ 0x4a
 800595c:	4b70      	ldr	r3, [pc, #448]	@ (8005b20 <addDataPacketNormal+0x224>)
 800595e:	71da      	strb	r2, [r3, #7]
  normal_paket[8] = roket_gps_irtifa_float32_uint8_donusturucu.array[3];
 8005960:	f897 204b 	ldrb.w	r2, [r7, #75]	@ 0x4b
 8005964:	4b6e      	ldr	r3, [pc, #440]	@ (8005b20 <addDataPacketNormal+0x224>)
 8005966:	721a      	strb	r2, [r3, #8]

   // Roket Enlem
  FLOAT32_UINT8_DONUSTURUCU roket_enlem_float32_uint8_donusturucu;
  roket_enlem_float32_uint8_donusturucu.sayi = (GPS->latitude); // Roket enlem degerinin atamasini yapiyoruz.
 8005968:	693b      	ldr	r3, [r7, #16]
 800596a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800596c:	647b      	str	r3, [r7, #68]	@ 0x44
  normal_paket[9] = roket_enlem_float32_uint8_donusturucu.array[0];
 800596e:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 8005972:	4b6b      	ldr	r3, [pc, #428]	@ (8005b20 <addDataPacketNormal+0x224>)
 8005974:	725a      	strb	r2, [r3, #9]
  normal_paket[10] = roket_enlem_float32_uint8_donusturucu.array[1];
 8005976:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800597a:	4b69      	ldr	r3, [pc, #420]	@ (8005b20 <addDataPacketNormal+0x224>)
 800597c:	729a      	strb	r2, [r3, #10]
  normal_paket[11] = roket_enlem_float32_uint8_donusturucu.array[2];
 800597e:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8005982:	4b67      	ldr	r3, [pc, #412]	@ (8005b20 <addDataPacketNormal+0x224>)
 8005984:	72da      	strb	r2, [r3, #11]
  normal_paket[12] = roket_enlem_float32_uint8_donusturucu.array[3];
 8005986:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 800598a:	4b65      	ldr	r3, [pc, #404]	@ (8005b20 <addDataPacketNormal+0x224>)
 800598c:	731a      	strb	r2, [r3, #12]

  // Roket Boylam
  FLOAT32_UINT8_DONUSTURUCU roket_boylam_irtifa_float32_uint8_donusturucu;
  roket_boylam_irtifa_float32_uint8_donusturucu.sayi = (GPS->longitude); // Roket boylam degerinin atamasini yapiyoruz.
 800598e:	693b      	ldr	r3, [r7, #16]
 8005990:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005992:	643b      	str	r3, [r7, #64]	@ 0x40
  normal_paket[13] = roket_boylam_irtifa_float32_uint8_donusturucu.array[0];
 8005994:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8005998:	4b61      	ldr	r3, [pc, #388]	@ (8005b20 <addDataPacketNormal+0x224>)
 800599a:	735a      	strb	r2, [r3, #13]
  normal_paket[14] = roket_boylam_irtifa_float32_uint8_donusturucu.array[1];
 800599c:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 80059a0:	4b5f      	ldr	r3, [pc, #380]	@ (8005b20 <addDataPacketNormal+0x224>)
 80059a2:	739a      	strb	r2, [r3, #14]
  normal_paket[15] = roket_boylam_irtifa_float32_uint8_donusturucu.array[2];
 80059a4:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 80059a8:	4b5d      	ldr	r3, [pc, #372]	@ (8005b20 <addDataPacketNormal+0x224>)
 80059aa:	73da      	strb	r2, [r3, #15]
  normal_paket[16] = roket_boylam_irtifa_float32_uint8_donusturucu.array[3];
 80059ac:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 80059b0:	4b5b      	ldr	r3, [pc, #364]	@ (8005b20 <addDataPacketNormal+0x224>)
 80059b2:	741a      	strb	r2, [r3, #16]


  FLOAT32_UINT8_DONUSTURUCU aci_float32_uint8_donusturucu;
  aci_float32_uint8_donusturucu.sayi = (BMI->datas.theta); // Theta acisinin atamasini yapiyoruz.
 80059b4:	69bb      	ldr	r3, [r7, #24]
 80059b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  normal_paket[17] = aci_float32_uint8_donusturucu.array[0];
 80059ba:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 80059be:	4b58      	ldr	r3, [pc, #352]	@ (8005b20 <addDataPacketNormal+0x224>)
 80059c0:	745a      	strb	r2, [r3, #17]
  normal_paket[18] = aci_float32_uint8_donusturucu.array[1];
 80059c2:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80059c6:	4b56      	ldr	r3, [pc, #344]	@ (8005b20 <addDataPacketNormal+0x224>)
 80059c8:	749a      	strb	r2, [r3, #18]
  normal_paket[19] = aci_float32_uint8_donusturucu.array[2];
 80059ca:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 80059ce:	4b54      	ldr	r3, [pc, #336]	@ (8005b20 <addDataPacketNormal+0x224>)
 80059d0:	74da      	strb	r2, [r3, #19]
  normal_paket[20] = aci_float32_uint8_donusturucu.array[3];
 80059d2:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80059d6:	4b52      	ldr	r3, [pc, #328]	@ (8005b20 <addDataPacketNormal+0x224>)
 80059d8:	751a      	strb	r2, [r3, #20]

  FLOAT32_UINT8_DONUSTURUCU volt_float32_uint8_donusturucu;
  volt_float32_uint8_donusturucu.sayi = (voltage); // Volt degerinin atamasini yapiyoruz.
 80059da:	68bb      	ldr	r3, [r7, #8]
 80059dc:	63bb      	str	r3, [r7, #56]	@ 0x38
  normal_paket[21] = volt_float32_uint8_donusturucu.array[0];
 80059de:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80059e2:	4b4f      	ldr	r3, [pc, #316]	@ (8005b20 <addDataPacketNormal+0x224>)
 80059e4:	755a      	strb	r2, [r3, #21]
  normal_paket[22] = volt_float32_uint8_donusturucu.array[1];
 80059e6:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80059ea:	4b4d      	ldr	r3, [pc, #308]	@ (8005b20 <addDataPacketNormal+0x224>)
 80059ec:	759a      	strb	r2, [r3, #22]
  normal_paket[23] = volt_float32_uint8_donusturucu.array[2];
 80059ee:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 80059f2:	4b4b      	ldr	r3, [pc, #300]	@ (8005b20 <addDataPacketNormal+0x224>)
 80059f4:	75da      	strb	r2, [r3, #23]
  normal_paket[24] = volt_float32_uint8_donusturucu.array[3];
 80059f6:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 80059fa:	4b49      	ldr	r3, [pc, #292]	@ (8005b20 <addDataPacketNormal+0x224>)
 80059fc:	761a      	strb	r2, [r3, #24]

  FLOAT32_UINT8_DONUSTURUCU akim_float32_uint8_donusturucu;
  akim_float32_uint8_donusturucu.sayi = (current); // Akim degerinin atamasini yapiyoruz.
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	637b      	str	r3, [r7, #52]	@ 0x34
  normal_paket[25] = akim_float32_uint8_donusturucu.array[0];
 8005a02:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8005a06:	4b46      	ldr	r3, [pc, #280]	@ (8005b20 <addDataPacketNormal+0x224>)
 8005a08:	765a      	strb	r2, [r3, #25]
  normal_paket[26] = akim_float32_uint8_donusturucu.array[1];
 8005a0a:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 8005a0e:	4b44      	ldr	r3, [pc, #272]	@ (8005b20 <addDataPacketNormal+0x224>)
 8005a10:	769a      	strb	r2, [r3, #26]
  normal_paket[27] = akim_float32_uint8_donusturucu.array[2];
 8005a12:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 8005a16:	4b42      	ldr	r3, [pc, #264]	@ (8005b20 <addDataPacketNormal+0x224>)
 8005a18:	76da      	strb	r2, [r3, #27]
  normal_paket[28] = akim_float32_uint8_donusturucu.array[3];
 8005a1a:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8005a1e:	4b40      	ldr	r3, [pc, #256]	@ (8005b20 <addDataPacketNormal+0x224>)
 8005a20:	771a      	strb	r2, [r3, #28]

  FLOAT32_UINT8_DONUSTURUCU sicaklik_float32_uint8_donusturucu;
  sicaklik_float32_uint8_donusturucu.sayi = (BME->temperature); // Sicaklik degerinin atamasini yapiyoruz.
 8005a22:	69fb      	ldr	r3, [r7, #28]
 8005a24:	695b      	ldr	r3, [r3, #20]
 8005a26:	633b      	str	r3, [r7, #48]	@ 0x30
  normal_paket[29] = sicaklik_float32_uint8_donusturucu.array[0];
 8005a28:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8005a2c:	4b3c      	ldr	r3, [pc, #240]	@ (8005b20 <addDataPacketNormal+0x224>)
 8005a2e:	775a      	strb	r2, [r3, #29]
  normal_paket[30] = sicaklik_float32_uint8_donusturucu.array[1];
 8005a30:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 8005a34:	4b3a      	ldr	r3, [pc, #232]	@ (8005b20 <addDataPacketNormal+0x224>)
 8005a36:	779a      	strb	r2, [r3, #30]
  normal_paket[31] = sicaklik_float32_uint8_donusturucu.array[2];
 8005a38:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 8005a3c:	4b38      	ldr	r3, [pc, #224]	@ (8005b20 <addDataPacketNormal+0x224>)
 8005a3e:	77da      	strb	r2, [r3, #31]
  normal_paket[32] = sicaklik_float32_uint8_donusturucu.array[3];
 8005a40:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8005a44:	4b36      	ldr	r3, [pc, #216]	@ (8005b20 <addDataPacketNormal+0x224>)
 8005a46:	f883 2020 	strb.w	r2, [r3, #32]

  FLOAT32_UINT8_DONUSTURUCU basinc_float32_uint8_donusturucu;
  basinc_float32_uint8_donusturucu.sayi = (BME->pressure); // basinc degerinin atamasini yapiyoruz.
 8005a4a:	69fb      	ldr	r3, [r7, #28]
 8005a4c:	699b      	ldr	r3, [r3, #24]
 8005a4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  normal_paket[33] = basinc_float32_uint8_donusturucu.array[0];
 8005a50:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8005a54:	4b32      	ldr	r3, [pc, #200]	@ (8005b20 <addDataPacketNormal+0x224>)
 8005a56:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  normal_paket[34] = basinc_float32_uint8_donusturucu.array[1];
 8005a5a:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8005a5e:	4b30      	ldr	r3, [pc, #192]	@ (8005b20 <addDataPacketNormal+0x224>)
 8005a60:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
  normal_paket[35] = basinc_float32_uint8_donusturucu.array[2];
 8005a64:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8005a68:	4b2d      	ldr	r3, [pc, #180]	@ (8005b20 <addDataPacketNormal+0x224>)
 8005a6a:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
  normal_paket[36] = basinc_float32_uint8_donusturucu.array[3];
 8005a6e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8005a72:	4b2b      	ldr	r3, [pc, #172]	@ (8005b20 <addDataPacketNormal+0x224>)
 8005a74:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  FLOAT32_UINT8_DONUSTURUCU manyetik_alan_float32_uint8_donusturucu;
  manyetik_alan_float32_uint8_donusturucu.sayi = (hmc1021_gauss); // Manyetik alan degerinin atamasini yapiyoruz.
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  normal_paket[37] = manyetik_alan_float32_uint8_donusturucu.array[0];
 8005a7c:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8005a80:	4b27      	ldr	r3, [pc, #156]	@ (8005b20 <addDataPacketNormal+0x224>)
 8005a82:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  normal_paket[38] = manyetik_alan_float32_uint8_donusturucu.array[1];
 8005a86:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 8005a8a:	4b25      	ldr	r3, [pc, #148]	@ (8005b20 <addDataPacketNormal+0x224>)
 8005a8c:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  normal_paket[39] = manyetik_alan_float32_uint8_donusturucu.array[2];
 8005a90:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 8005a94:	4b22      	ldr	r3, [pc, #136]	@ (8005b20 <addDataPacketNormal+0x224>)
 8005a96:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  normal_paket[40] = manyetik_alan_float32_uint8_donusturucu.array[3];
 8005a9a:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8005a9e:	4b20      	ldr	r3, [pc, #128]	@ (8005b20 <addDataPacketNormal+0x224>)
 8005aa0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  FLOAT32_UINT8_DONUSTURUCU hiz_float32_uint8_donusturucu;
  hiz_float32_uint8_donusturucu.sayi = (sensor->velocity); // hiz degerinin atamasini yapiyoruz.
 8005aa4:	697b      	ldr	r3, [r7, #20]
 8005aa6:	685b      	ldr	r3, [r3, #4]
 8005aa8:	627b      	str	r3, [r7, #36]	@ 0x24
  normal_paket[41] = hiz_float32_uint8_donusturucu.array[0];
 8005aaa:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8005aae:	4b1c      	ldr	r3, [pc, #112]	@ (8005b20 <addDataPacketNormal+0x224>)
 8005ab0:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  normal_paket[42] = hiz_float32_uint8_donusturucu.array[1];
 8005ab4:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8005ab8:	4b19      	ldr	r3, [pc, #100]	@ (8005b20 <addDataPacketNormal+0x224>)
 8005aba:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  normal_paket[43] = hiz_float32_uint8_donusturucu.array[2];
 8005abe:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8005ac2:	4b17      	ldr	r3, [pc, #92]	@ (8005b20 <addDataPacketNormal+0x224>)
 8005ac4:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
  normal_paket[44] = hiz_float32_uint8_donusturucu.array[3];
 8005ac8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8005acc:	4b14      	ldr	r3, [pc, #80]	@ (8005b20 <addDataPacketNormal+0x224>)
 8005ace:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  //NEM
  normal_paket[45] = BME->humidity; // Nem degerinin atamasini yapiyoruz
 8005ad2:	69fb      	ldr	r3, [r7, #28]
 8005ad4:	edd3 7a07 	vldr	s15, [r3, #28]
 8005ad8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005adc:	edc7 7a00 	vstr	s15, [r7]
 8005ae0:	783b      	ldrb	r3, [r7, #0]
 8005ae2:	b2da      	uxtb	r2, r3
 8005ae4:	4b0e      	ldr	r3, [pc, #56]	@ (8005b20 <addDataPacketNormal+0x224>)
 8005ae6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  normal_paket[46] = flight_algorithm_get_durum_verisi();
 8005aea:	f7fd fbb9 	bl	8003260 <flight_algorithm_get_durum_verisi>
 8005aee:	4603      	mov	r3, r0
 8005af0:	461a      	mov	r2, r3
 8005af2:	4b0b      	ldr	r3, [pc, #44]	@ (8005b20 <addDataPacketNormal+0x224>)
 8005af4:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e

  normal_paket[47] = check_sum_hesapla_normal(47); // Check_sum = check_sum_hesapla();
 8005af8:	202f      	movs	r0, #47	@ 0x2f
 8005afa:	f7ff fed7 	bl	80058ac <check_sum_hesapla_normal>
 8005afe:	4603      	mov	r3, r0
 8005b00:	461a      	mov	r2, r3
 8005b02:	4b07      	ldr	r3, [pc, #28]	@ (8005b20 <addDataPacketNormal+0x224>)
 8005b04:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
  normal_paket[48] = 0x0D; // Sabit
 8005b08:	4b05      	ldr	r3, [pc, #20]	@ (8005b20 <addDataPacketNormal+0x224>)
 8005b0a:	220d      	movs	r2, #13
 8005b0c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  normal_paket[49] = 0x0A;
 8005b10:	4b03      	ldr	r3, [pc, #12]	@ (8005b20 <addDataPacketNormal+0x224>)
 8005b12:	220a      	movs	r2, #10
 8005b14:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
}
 8005b18:	bf00      	nop
 8005b1a:	3750      	adds	r7, #80	@ 0x50
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	bd80      	pop	{r7, pc}
 8005b20:	200016e4 	.word	0x200016e4

08005b24 <UpdateMahonyGains>:

uint8_t Gain = 0;
uint8_t gyroOnlyMode = 0;


void UpdateMahonyGains(float ax, float ay, float az) {
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b08c      	sub	sp, #48	@ 0x30
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	ed87 0a03 	vstr	s0, [r7, #12]
 8005b2e:	edc7 0a02 	vstr	s1, [r7, #8]
 8005b32:	ed87 1a01 	vstr	s2, [r7, #4]
    // Quaternion normalize edilmemise gravity yn tahmini hatal olur
    float norm_q = sqrtf(q[0]*q[0] + q[1]*q[1] + q[2]*q[2] + q[3]*q[3]);
 8005b36:	4bd5      	ldr	r3, [pc, #852]	@ (8005e8c <UpdateMahonyGains+0x368>)
 8005b38:	ed93 7a00 	vldr	s14, [r3]
 8005b3c:	4bd3      	ldr	r3, [pc, #844]	@ (8005e8c <UpdateMahonyGains+0x368>)
 8005b3e:	edd3 7a00 	vldr	s15, [r3]
 8005b42:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005b46:	4bd1      	ldr	r3, [pc, #836]	@ (8005e8c <UpdateMahonyGains+0x368>)
 8005b48:	edd3 6a01 	vldr	s13, [r3, #4]
 8005b4c:	4bcf      	ldr	r3, [pc, #828]	@ (8005e8c <UpdateMahonyGains+0x368>)
 8005b4e:	edd3 7a01 	vldr	s15, [r3, #4]
 8005b52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005b56:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005b5a:	4bcc      	ldr	r3, [pc, #816]	@ (8005e8c <UpdateMahonyGains+0x368>)
 8005b5c:	edd3 6a02 	vldr	s13, [r3, #8]
 8005b60:	4bca      	ldr	r3, [pc, #808]	@ (8005e8c <UpdateMahonyGains+0x368>)
 8005b62:	edd3 7a02 	vldr	s15, [r3, #8]
 8005b66:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005b6a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005b6e:	4bc7      	ldr	r3, [pc, #796]	@ (8005e8c <UpdateMahonyGains+0x368>)
 8005b70:	edd3 6a03 	vldr	s13, [r3, #12]
 8005b74:	4bc5      	ldr	r3, [pc, #788]	@ (8005e8c <UpdateMahonyGains+0x368>)
 8005b76:	edd3 7a03 	vldr	s15, [r3, #12]
 8005b7a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005b7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b82:	eeb0 0a67 	vmov.f32	s0, s15
 8005b86:	f00e fa4b 	bl	8014020 <sqrtf>
 8005b8a:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
    if (norm_q == 0.0f) return; // Koruma
 8005b8e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8005b92:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005b96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b9a:	f000 8172 	beq.w	8005e82 <UpdateMahonyGains+0x35e>
    q[0] /= norm_q;
 8005b9e:	4bbb      	ldr	r3, [pc, #748]	@ (8005e8c <UpdateMahonyGains+0x368>)
 8005ba0:	edd3 6a00 	vldr	s13, [r3]
 8005ba4:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8005ba8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005bac:	4bb7      	ldr	r3, [pc, #732]	@ (8005e8c <UpdateMahonyGains+0x368>)
 8005bae:	edc3 7a00 	vstr	s15, [r3]
    q[1] /= norm_q;
 8005bb2:	4bb6      	ldr	r3, [pc, #728]	@ (8005e8c <UpdateMahonyGains+0x368>)
 8005bb4:	edd3 6a01 	vldr	s13, [r3, #4]
 8005bb8:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8005bbc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005bc0:	4bb2      	ldr	r3, [pc, #712]	@ (8005e8c <UpdateMahonyGains+0x368>)
 8005bc2:	edc3 7a01 	vstr	s15, [r3, #4]
    q[2] /= norm_q;
 8005bc6:	4bb1      	ldr	r3, [pc, #708]	@ (8005e8c <UpdateMahonyGains+0x368>)
 8005bc8:	edd3 6a02 	vldr	s13, [r3, #8]
 8005bcc:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8005bd0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005bd4:	4bad      	ldr	r3, [pc, #692]	@ (8005e8c <UpdateMahonyGains+0x368>)
 8005bd6:	edc3 7a02 	vstr	s15, [r3, #8]
    q[3] /= norm_q;
 8005bda:	4bac      	ldr	r3, [pc, #688]	@ (8005e8c <UpdateMahonyGains+0x368>)
 8005bdc:	edd3 6a03 	vldr	s13, [r3, #12]
 8005be0:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8005be4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005be8:	4ba8      	ldr	r3, [pc, #672]	@ (8005e8c <UpdateMahonyGains+0x368>)
 8005bea:	edc3 7a03 	vstr	s15, [r3, #12]

    // Gravity yn vektr (tam vektr formu)
    float gx = 2.0f * (q[1] * q[3] - q[0] * q[2]);
 8005bee:	4ba7      	ldr	r3, [pc, #668]	@ (8005e8c <UpdateMahonyGains+0x368>)
 8005bf0:	ed93 7a01 	vldr	s14, [r3, #4]
 8005bf4:	4ba5      	ldr	r3, [pc, #660]	@ (8005e8c <UpdateMahonyGains+0x368>)
 8005bf6:	edd3 7a03 	vldr	s15, [r3, #12]
 8005bfa:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005bfe:	4ba3      	ldr	r3, [pc, #652]	@ (8005e8c <UpdateMahonyGains+0x368>)
 8005c00:	edd3 6a00 	vldr	s13, [r3]
 8005c04:	4ba1      	ldr	r3, [pc, #644]	@ (8005e8c <UpdateMahonyGains+0x368>)
 8005c06:	edd3 7a02 	vldr	s15, [r3, #8]
 8005c0a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005c0e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005c12:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005c16:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float gy = 2.0f * (q[0] * q[1] + q[2] * q[3]);
 8005c1a:	4b9c      	ldr	r3, [pc, #624]	@ (8005e8c <UpdateMahonyGains+0x368>)
 8005c1c:	ed93 7a00 	vldr	s14, [r3]
 8005c20:	4b9a      	ldr	r3, [pc, #616]	@ (8005e8c <UpdateMahonyGains+0x368>)
 8005c22:	edd3 7a01 	vldr	s15, [r3, #4]
 8005c26:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005c2a:	4b98      	ldr	r3, [pc, #608]	@ (8005e8c <UpdateMahonyGains+0x368>)
 8005c2c:	edd3 6a02 	vldr	s13, [r3, #8]
 8005c30:	4b96      	ldr	r3, [pc, #600]	@ (8005e8c <UpdateMahonyGains+0x368>)
 8005c32:	edd3 7a03 	vldr	s15, [r3, #12]
 8005c36:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005c3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005c3e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005c42:	edc7 7a08 	vstr	s15, [r7, #32]
    float gz = q[0]*q[0] - q[1]*q[1] - q[2]*q[2] + q[3]*q[3];
 8005c46:	4b91      	ldr	r3, [pc, #580]	@ (8005e8c <UpdateMahonyGains+0x368>)
 8005c48:	ed93 7a00 	vldr	s14, [r3]
 8005c4c:	4b8f      	ldr	r3, [pc, #572]	@ (8005e8c <UpdateMahonyGains+0x368>)
 8005c4e:	edd3 7a00 	vldr	s15, [r3]
 8005c52:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005c56:	4b8d      	ldr	r3, [pc, #564]	@ (8005e8c <UpdateMahonyGains+0x368>)
 8005c58:	edd3 6a01 	vldr	s13, [r3, #4]
 8005c5c:	4b8b      	ldr	r3, [pc, #556]	@ (8005e8c <UpdateMahonyGains+0x368>)
 8005c5e:	edd3 7a01 	vldr	s15, [r3, #4]
 8005c62:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005c66:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005c6a:	4b88      	ldr	r3, [pc, #544]	@ (8005e8c <UpdateMahonyGains+0x368>)
 8005c6c:	edd3 6a02 	vldr	s13, [r3, #8]
 8005c70:	4b86      	ldr	r3, [pc, #536]	@ (8005e8c <UpdateMahonyGains+0x368>)
 8005c72:	edd3 7a02 	vldr	s15, [r3, #8]
 8005c76:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005c7a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005c7e:	4b83      	ldr	r3, [pc, #524]	@ (8005e8c <UpdateMahonyGains+0x368>)
 8005c80:	edd3 6a03 	vldr	s13, [r3, #12]
 8005c84:	4b81      	ldr	r3, [pc, #516]	@ (8005e8c <UpdateMahonyGains+0x368>)
 8005c86:	edd3 7a03 	vldr	s15, [r3, #12]
 8005c8a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005c8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005c92:	edc7 7a07 	vstr	s15, [r7, #28]

    // Normalize gravity tahmini
    float recipNormG = invSqrt(gx * gx + gy * gy + gz * gz);
 8005c96:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8005c9a:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8005c9e:	edd7 7a08 	vldr	s15, [r7, #32]
 8005ca2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005ca6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005caa:	edd7 7a07 	vldr	s15, [r7, #28]
 8005cae:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005cb2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005cb6:	eeb0 0a67 	vmov.f32	s0, s15
 8005cba:	f000 ff3f 	bl	8006b3c <invSqrt>
 8005cbe:	ed87 0a06 	vstr	s0, [r7, #24]
    gx *= recipNormG;
 8005cc2:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8005cc6:	edd7 7a06 	vldr	s15, [r7, #24]
 8005cca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cce:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    gy *= recipNormG;
 8005cd2:	ed97 7a08 	vldr	s14, [r7, #32]
 8005cd6:	edd7 7a06 	vldr	s15, [r7, #24]
 8005cda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cde:	edc7 7a08 	vstr	s15, [r7, #32]
    gz *= recipNormG;
 8005ce2:	ed97 7a07 	vldr	s14, [r7, #28]
 8005ce6:	edd7 7a06 	vldr	s15, [r7, #24]
 8005cea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cee:	edc7 7a07 	vstr	s15, [r7, #28]

    // vmeler zaten normalize edilmi olarak gelmeli (gelmiyorsa normalize et!)
    float recipNormA = invSqrt(ax * ax + ay * ay + az * az);
 8005cf2:	edd7 7a03 	vldr	s15, [r7, #12]
 8005cf6:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8005cfa:	edd7 7a02 	vldr	s15, [r7, #8]
 8005cfe:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005d02:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005d06:	edd7 7a01 	vldr	s15, [r7, #4]
 8005d0a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005d0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005d12:	eeb0 0a67 	vmov.f32	s0, s15
 8005d16:	f000 ff11 	bl	8006b3c <invSqrt>
 8005d1a:	ed87 0a05 	vstr	s0, [r7, #20]
    ax *= recipNormA;
 8005d1e:	ed97 7a03 	vldr	s14, [r7, #12]
 8005d22:	edd7 7a05 	vldr	s15, [r7, #20]
 8005d26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d2a:	edc7 7a03 	vstr	s15, [r7, #12]
    ay *= recipNormA;
 8005d2e:	ed97 7a02 	vldr	s14, [r7, #8]
 8005d32:	edd7 7a05 	vldr	s15, [r7, #20]
 8005d36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d3a:	edc7 7a02 	vstr	s15, [r7, #8]
    az *= recipNormA;
 8005d3e:	ed97 7a01 	vldr	s14, [r7, #4]
 8005d42:	edd7 7a05 	vldr	s15, [r7, #20]
 8005d46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d4a:	edc7 7a01 	vstr	s15, [r7, #4]

    // Dot product
    float dot = ax * gx + ay * gy + az * gz;
 8005d4e:	ed97 7a03 	vldr	s14, [r7, #12]
 8005d52:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8005d56:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005d5a:	edd7 6a02 	vldr	s13, [r7, #8]
 8005d5e:	edd7 7a08 	vldr	s15, [r7, #32]
 8005d62:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005d66:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005d6a:	edd7 6a01 	vldr	s13, [r7, #4]
 8005d6e:	edd7 7a07 	vldr	s15, [r7, #28]
 8005d72:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005d76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005d7a:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    if (dot > 1.0f) dot = 1.0f;
 8005d7e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8005d82:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005d86:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d8e:	dd02      	ble.n	8005d96 <UpdateMahonyGains+0x272>
 8005d90:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8005d94:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (dot < -1.0f) dot = -1.0f;
 8005d96:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8005d9a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8005d9e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005da2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005da6:	d501      	bpl.n	8005dac <UpdateMahonyGains+0x288>
 8005da8:	4b39      	ldr	r3, [pc, #228]	@ (8005e90 <UpdateMahonyGains+0x36c>)
 8005daa:	62fb      	str	r3, [r7, #44]	@ 0x2c

    // A fark (derece)
    float accErrorAngle = acosf(dot) * (180.0f / 3.1415926f);
 8005dac:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 8005db0:	f00e f90a 	bl	8013fc8 <acosf>
 8005db4:	eef0 7a40 	vmov.f32	s15, s0
 8005db8:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8005e94 <UpdateMahonyGains+0x370>
 8005dbc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005dc0:	edc7 7a04 	vstr	s15, [r7, #16]

    // Duruma gre kazan ayarla
    if (accErrorAngle > 30.0f) {
 8005dc4:	edd7 7a04 	vldr	s15, [r7, #16]
 8005dc8:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8005dcc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005dd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dd4:	dd0a      	ble.n	8005dec <UpdateMahonyGains+0x2c8>
        Gain = 1;
 8005dd6:	4b30      	ldr	r3, [pc, #192]	@ (8005e98 <UpdateMahonyGains+0x374>)
 8005dd8:	2201      	movs	r2, #1
 8005dda:	701a      	strb	r2, [r3, #0]
        twoKp = 0.2f;
 8005ddc:	4b2f      	ldr	r3, [pc, #188]	@ (8005e9c <UpdateMahonyGains+0x378>)
 8005dde:	4a30      	ldr	r2, [pc, #192]	@ (8005ea0 <UpdateMahonyGains+0x37c>)
 8005de0:	601a      	str	r2, [r3, #0]
        twoKi = 0.0f;
 8005de2:	4b30      	ldr	r3, [pc, #192]	@ (8005ea4 <UpdateMahonyGains+0x380>)
 8005de4:	f04f 0200 	mov.w	r2, #0
 8005de8:	601a      	str	r2, [r3, #0]
 8005dea:	e01d      	b.n	8005e28 <UpdateMahonyGains+0x304>
    } else if (accErrorAngle > 10.0f) {
 8005dec:	edd7 7a04 	vldr	s15, [r7, #16]
 8005df0:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8005df4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005df8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dfc:	dd0a      	ble.n	8005e14 <UpdateMahonyGains+0x2f0>
        Gain = 2;
 8005dfe:	4b26      	ldr	r3, [pc, #152]	@ (8005e98 <UpdateMahonyGains+0x374>)
 8005e00:	2202      	movs	r2, #2
 8005e02:	701a      	strb	r2, [r3, #0]
        twoKp = 2.0f;
 8005e04:	4b25      	ldr	r3, [pc, #148]	@ (8005e9c <UpdateMahonyGains+0x378>)
 8005e06:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8005e0a:	601a      	str	r2, [r3, #0]
        twoKi = 0.01f;
 8005e0c:	4b25      	ldr	r3, [pc, #148]	@ (8005ea4 <UpdateMahonyGains+0x380>)
 8005e0e:	4a26      	ldr	r2, [pc, #152]	@ (8005ea8 <UpdateMahonyGains+0x384>)
 8005e10:	601a      	str	r2, [r3, #0]
 8005e12:	e009      	b.n	8005e28 <UpdateMahonyGains+0x304>
    } else {
        Gain = 3;
 8005e14:	4b20      	ldr	r3, [pc, #128]	@ (8005e98 <UpdateMahonyGains+0x374>)
 8005e16:	2203      	movs	r2, #3
 8005e18:	701a      	strb	r2, [r3, #0]
        twoKp = 8.0f;
 8005e1a:	4b20      	ldr	r3, [pc, #128]	@ (8005e9c <UpdateMahonyGains+0x378>)
 8005e1c:	f04f 4282 	mov.w	r2, #1090519040	@ 0x41000000
 8005e20:	601a      	str	r2, [r3, #0]
        twoKi = 0.05f;
 8005e22:	4b20      	ldr	r3, [pc, #128]	@ (8005ea4 <UpdateMahonyGains+0x380>)
 8005e24:	4a21      	ldr	r2, [pc, #132]	@ (8005eac <UpdateMahonyGains+0x388>)
 8005e26:	601a      	str	r2, [r3, #0]
    }

    // Gvenlik: kazan snrla (opsiyonel ama nerilir)
    twoKp = fmaxf(TWO_KP_MIN, fminf(twoKp, TWO_KP_MAX));
 8005e28:	4b1c      	ldr	r3, [pc, #112]	@ (8005e9c <UpdateMahonyGains+0x378>)
 8005e2a:	edd3 7a00 	vldr	s15, [r3]
 8005e2e:	eef1 0a00 	vmov.f32	s1, #16	@ 0x40800000  4.0
 8005e32:	eeb0 0a67 	vmov.f32	s0, s15
 8005e36:	f00e f940 	bl	80140ba <fminf>
 8005e3a:	eef0 7a40 	vmov.f32	s15, s0
 8005e3e:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8005eb0 <UpdateMahonyGains+0x38c>
 8005e42:	eeb0 0a67 	vmov.f32	s0, s15
 8005e46:	f00e f91b 	bl	8014080 <fmaxf>
 8005e4a:	eef0 7a40 	vmov.f32	s15, s0
 8005e4e:	4b13      	ldr	r3, [pc, #76]	@ (8005e9c <UpdateMahonyGains+0x378>)
 8005e50:	edc3 7a00 	vstr	s15, [r3]
    twoKi = fmaxf(TWO_KI_MIN, fminf(twoKi, TWO_KI_MAX));
 8005e54:	4b13      	ldr	r3, [pc, #76]	@ (8005ea4 <UpdateMahonyGains+0x380>)
 8005e56:	edd3 7a00 	vldr	s15, [r3]
 8005e5a:	eddf 0a16 	vldr	s1, [pc, #88]	@ 8005eb4 <UpdateMahonyGains+0x390>
 8005e5e:	eeb0 0a67 	vmov.f32	s0, s15
 8005e62:	f00e f92a 	bl	80140ba <fminf>
 8005e66:	eef0 7a40 	vmov.f32	s15, s0
 8005e6a:	eddf 0a13 	vldr	s1, [pc, #76]	@ 8005eb8 <UpdateMahonyGains+0x394>
 8005e6e:	eeb0 0a67 	vmov.f32	s0, s15
 8005e72:	f00e f905 	bl	8014080 <fmaxf>
 8005e76:	eef0 7a40 	vmov.f32	s15, s0
 8005e7a:	4b0a      	ldr	r3, [pc, #40]	@ (8005ea4 <UpdateMahonyGains+0x380>)
 8005e7c:	edc3 7a00 	vstr	s15, [r3]
 8005e80:	e000      	b.n	8005e84 <UpdateMahonyGains+0x360>
    if (norm_q == 0.0f) return; // Koruma
 8005e82:	bf00      	nop
}
 8005e84:	3730      	adds	r7, #48	@ 0x30
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bd80      	pop	{r7, pc}
 8005e8a:	bf00      	nop
 8005e8c:	20000020 	.word	0x20000020
 8005e90:	bf800000 	.word	0xbf800000
 8005e94:	42652ee2 	.word	0x42652ee2
 8005e98:	20001724 	.word	0x20001724
 8005e9c:	20000030 	.word	0x20000030
 8005ea0:	3e4ccccd 	.word	0x3e4ccccd
 8005ea4:	20000034 	.word	0x20000034
 8005ea8:	3c23d70a 	.word	0x3c23d70a
 8005eac:	3d4ccccd 	.word	0x3d4ccccd
 8005eb0:	3dcccccd 	.word	0x3dcccccd
 8005eb4:	3d4ccccd 	.word	0x3d4ccccd
 8005eb8:	00000000 	.word	0x00000000

08005ebc <Orientation_Update>:





void Orientation_Update(float gx, float gy, float gz, float ax, float ay, float az, float dt) {
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b08a      	sub	sp, #40	@ 0x28
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	ed87 0a07 	vstr	s0, [r7, #28]
 8005ec6:	edc7 0a06 	vstr	s1, [r7, #24]
 8005eca:	ed87 1a05 	vstr	s2, [r7, #20]
 8005ece:	edc7 1a04 	vstr	s3, [r7, #16]
 8005ed2:	ed87 2a03 	vstr	s4, [r7, #12]
 8005ed6:	edc7 2a02 	vstr	s5, [r7, #8]
 8005eda:	ed87 3a01 	vstr	s6, [r7, #4]
	static float ax_f = 0, ay_f = 0, az_f = 0;
    const float alpha = 0.3f;
 8005ede:	4b60      	ldr	r3, [pc, #384]	@ (8006060 <Orientation_Update+0x1a4>)
 8005ee0:	627b      	str	r3, [r7, #36]	@ 0x24

    // LPF filtre
    ax_f = alpha * ax + (1.0f - alpha) * ax_f;
 8005ee2:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8005ee6:	edd7 7a04 	vldr	s15, [r7, #16]
 8005eea:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005eee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005ef2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8005ef6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8005efa:	4b5a      	ldr	r3, [pc, #360]	@ (8006064 <Orientation_Update+0x1a8>)
 8005efc:	edd3 7a00 	vldr	s15, [r3]
 8005f00:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005f04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005f08:	4b56      	ldr	r3, [pc, #344]	@ (8006064 <Orientation_Update+0x1a8>)
 8005f0a:	edc3 7a00 	vstr	s15, [r3]
    ay_f = alpha * ay + (1.0f - alpha) * ay_f;
 8005f0e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8005f12:	edd7 7a03 	vldr	s15, [r7, #12]
 8005f16:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005f1a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f1e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8005f22:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8005f26:	4b50      	ldr	r3, [pc, #320]	@ (8006068 <Orientation_Update+0x1ac>)
 8005f28:	edd3 7a00 	vldr	s15, [r3]
 8005f2c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005f30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005f34:	4b4c      	ldr	r3, [pc, #304]	@ (8006068 <Orientation_Update+0x1ac>)
 8005f36:	edc3 7a00 	vstr	s15, [r3]
    az_f = alpha * az + (1.0f - alpha) * az_f;
 8005f3a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8005f3e:	edd7 7a02 	vldr	s15, [r7, #8]
 8005f42:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005f46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f4a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8005f4e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8005f52:	4b46      	ldr	r3, [pc, #280]	@ (800606c <Orientation_Update+0x1b0>)
 8005f54:	edd3 7a00 	vldr	s15, [r3]
 8005f58:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005f5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005f60:	4b42      	ldr	r3, [pc, #264]	@ (800606c <Orientation_Update+0x1b0>)
 8005f62:	edc3 7a00 	vstr	s15, [r3]

    // Kazanlar gncelle
    UpdateMahonyGains(ax_f, ay_f, az_f);
 8005f66:	4b3f      	ldr	r3, [pc, #252]	@ (8006064 <Orientation_Update+0x1a8>)
 8005f68:	edd3 7a00 	vldr	s15, [r3]
 8005f6c:	4b3e      	ldr	r3, [pc, #248]	@ (8006068 <Orientation_Update+0x1ac>)
 8005f6e:	ed93 7a00 	vldr	s14, [r3]
 8005f72:	4b3e      	ldr	r3, [pc, #248]	@ (800606c <Orientation_Update+0x1b0>)
 8005f74:	edd3 6a00 	vldr	s13, [r3]
 8005f78:	eeb0 1a66 	vmov.f32	s2, s13
 8005f7c:	eef0 0a47 	vmov.f32	s1, s14
 8005f80:	eeb0 0a67 	vmov.f32	s0, s15
 8005f84:	f7ff fdce 	bl	8005b24 <UpdateMahonyGains>

    // Acc magnitude
    float accMag = sqrtf(ax_f*ax_f + ay_f*ay_f + az_f*az_f);
 8005f88:	4b36      	ldr	r3, [pc, #216]	@ (8006064 <Orientation_Update+0x1a8>)
 8005f8a:	ed93 7a00 	vldr	s14, [r3]
 8005f8e:	4b35      	ldr	r3, [pc, #212]	@ (8006064 <Orientation_Update+0x1a8>)
 8005f90:	edd3 7a00 	vldr	s15, [r3]
 8005f94:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005f98:	4b33      	ldr	r3, [pc, #204]	@ (8006068 <Orientation_Update+0x1ac>)
 8005f9a:	edd3 6a00 	vldr	s13, [r3]
 8005f9e:	4b32      	ldr	r3, [pc, #200]	@ (8006068 <Orientation_Update+0x1ac>)
 8005fa0:	edd3 7a00 	vldr	s15, [r3]
 8005fa4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005fa8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005fac:	4b2f      	ldr	r3, [pc, #188]	@ (800606c <Orientation_Update+0x1b0>)
 8005fae:	edd3 6a00 	vldr	s13, [r3]
 8005fb2:	4b2e      	ldr	r3, [pc, #184]	@ (800606c <Orientation_Update+0x1b0>)
 8005fb4:	edd3 7a00 	vldr	s15, [r3]
 8005fb8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005fbc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005fc0:	eeb0 0a67 	vmov.f32	s0, s15
 8005fc4:	f00e f82c 	bl	8014020 <sqrtf>
 8005fc8:	ed87 0a08 	vstr	s0, [r7, #32]

    if (gyroOnlyMode) {
 8005fcc:	4b28      	ldr	r3, [pc, #160]	@ (8006070 <Orientation_Update+0x1b4>)
 8005fce:	781b      	ldrb	r3, [r3, #0]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d00c      	beq.n	8005fee <Orientation_Update+0x132>
            if (accMag < ACC_THRESHOLD_LOW)
 8005fd4:	edd7 7a08 	vldr	s15, [r7, #32]
 8005fd8:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8006074 <Orientation_Update+0x1b8>
 8005fdc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005fe0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fe4:	d50f      	bpl.n	8006006 <Orientation_Update+0x14a>
                gyroOnlyMode = 0;
 8005fe6:	4b22      	ldr	r3, [pc, #136]	@ (8006070 <Orientation_Update+0x1b4>)
 8005fe8:	2200      	movs	r2, #0
 8005fea:	701a      	strb	r2, [r3, #0]
 8005fec:	e00b      	b.n	8006006 <Orientation_Update+0x14a>
	} else {
		if (accMag > ACC_THRESHOLD_HIGH)
 8005fee:	edd7 7a08 	vldr	s15, [r7, #32]
 8005ff2:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8006078 <Orientation_Update+0x1bc>
 8005ff6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005ffa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ffe:	dd02      	ble.n	8006006 <Orientation_Update+0x14a>
			gyroOnlyMode = 1;
 8006000:	4b1b      	ldr	r3, [pc, #108]	@ (8006070 <Orientation_Update+0x1b4>)
 8006002:	2201      	movs	r2, #1
 8006004:	701a      	strb	r2, [r3, #0]
	}



    // Filtre ars
    if (gyroOnlyMode)
 8006006:	4b1a      	ldr	r3, [pc, #104]	@ (8006070 <Orientation_Update+0x1b4>)
 8006008:	781b      	ldrb	r3, [r3, #0]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d00a      	beq.n	8006024 <Orientation_Update+0x168>
        updateQuaternion(gx, gy, gz, dt);
 800600e:	edd7 1a01 	vldr	s3, [r7, #4]
 8006012:	ed97 1a05 	vldr	s2, [r7, #20]
 8006016:	edd7 0a06 	vldr	s1, [r7, #24]
 800601a:	ed97 0a07 	vldr	s0, [r7, #28]
 800601e:	f000 f82d 	bl	800607c <updateQuaternion>
    else
        MahonyAHRSupdateIMU(gx, gy, gz, ax_f, ay_f, az_f, dt);
}
 8006022:	e018      	b.n	8006056 <Orientation_Update+0x19a>
        MahonyAHRSupdateIMU(gx, gy, gz, ax_f, ay_f, az_f, dt);
 8006024:	4b0f      	ldr	r3, [pc, #60]	@ (8006064 <Orientation_Update+0x1a8>)
 8006026:	edd3 7a00 	vldr	s15, [r3]
 800602a:	4b0f      	ldr	r3, [pc, #60]	@ (8006068 <Orientation_Update+0x1ac>)
 800602c:	ed93 7a00 	vldr	s14, [r3]
 8006030:	4b0e      	ldr	r3, [pc, #56]	@ (800606c <Orientation_Update+0x1b0>)
 8006032:	edd3 6a00 	vldr	s13, [r3]
 8006036:	ed97 3a01 	vldr	s6, [r7, #4]
 800603a:	eef0 2a66 	vmov.f32	s5, s13
 800603e:	eeb0 2a47 	vmov.f32	s4, s14
 8006042:	eef0 1a67 	vmov.f32	s3, s15
 8006046:	ed97 1a05 	vldr	s2, [r7, #20]
 800604a:	edd7 0a06 	vldr	s1, [r7, #24]
 800604e:	ed97 0a07 	vldr	s0, [r7, #28]
 8006052:	f000 f93b 	bl	80062cc <MahonyAHRSupdateIMU>
}
 8006056:	bf00      	nop
 8006058:	3728      	adds	r7, #40	@ 0x28
 800605a:	46bd      	mov	sp, r7
 800605c:	bd80      	pop	{r7, pc}
 800605e:	bf00      	nop
 8006060:	3e99999a 	.word	0x3e99999a
 8006064:	20001728 	.word	0x20001728
 8006068:	2000172c 	.word	0x2000172c
 800606c:	20001730 	.word	0x20001730
 8006070:	20001725 	.word	0x20001725
 8006074:	41d3d2db 	.word	0x41d3d2db
 8006078:	420172a2 	.word	0x420172a2

0800607c <updateQuaternion>:


void updateQuaternion(float gx, float gy, float gz, float dt) {
 800607c:	b580      	push	{r7, lr}
 800607e:	b08a      	sub	sp, #40	@ 0x28
 8006080:	af00      	add	r7, sp, #0
 8006082:	ed87 0a03 	vstr	s0, [r7, #12]
 8006086:	edc7 0a02 	vstr	s1, [r7, #8]
 800608a:	ed87 1a01 	vstr	s2, [r7, #4]
 800608e:	edc7 1a00 	vstr	s3, [r7]

    // Quaternion trevleri
    float qDot1 = 0.5f * (-q[1] * gx - q[2] * gy - q[3] * gz);
 8006092:	4b8c      	ldr	r3, [pc, #560]	@ (80062c4 <updateQuaternion+0x248>)
 8006094:	edd3 7a01 	vldr	s15, [r3, #4]
 8006098:	eeb1 7a67 	vneg.f32	s14, s15
 800609c:	edd7 7a03 	vldr	s15, [r7, #12]
 80060a0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80060a4:	4b87      	ldr	r3, [pc, #540]	@ (80062c4 <updateQuaternion+0x248>)
 80060a6:	edd3 6a02 	vldr	s13, [r3, #8]
 80060aa:	edd7 7a02 	vldr	s15, [r7, #8]
 80060ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80060b2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80060b6:	4b83      	ldr	r3, [pc, #524]	@ (80062c4 <updateQuaternion+0x248>)
 80060b8:	edd3 6a03 	vldr	s13, [r3, #12]
 80060bc:	edd7 7a01 	vldr	s15, [r7, #4]
 80060c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80060c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80060c8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80060cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80060d0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float qDot2 = 0.5f * ( q[0] * gx + q[2] * gz - q[3] * gy);
 80060d4:	4b7b      	ldr	r3, [pc, #492]	@ (80062c4 <updateQuaternion+0x248>)
 80060d6:	ed93 7a00 	vldr	s14, [r3]
 80060da:	edd7 7a03 	vldr	s15, [r7, #12]
 80060de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80060e2:	4b78      	ldr	r3, [pc, #480]	@ (80062c4 <updateQuaternion+0x248>)
 80060e4:	edd3 6a02 	vldr	s13, [r3, #8]
 80060e8:	edd7 7a01 	vldr	s15, [r7, #4]
 80060ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80060f0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80060f4:	4b73      	ldr	r3, [pc, #460]	@ (80062c4 <updateQuaternion+0x248>)
 80060f6:	edd3 6a03 	vldr	s13, [r3, #12]
 80060fa:	edd7 7a02 	vldr	s15, [r7, #8]
 80060fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006102:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006106:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800610a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800610e:	edc7 7a08 	vstr	s15, [r7, #32]
    float qDot3 = 0.5f * ( q[0] * gy - q[1] * gz + q[3] * gx);
 8006112:	4b6c      	ldr	r3, [pc, #432]	@ (80062c4 <updateQuaternion+0x248>)
 8006114:	ed93 7a00 	vldr	s14, [r3]
 8006118:	edd7 7a02 	vldr	s15, [r7, #8]
 800611c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006120:	4b68      	ldr	r3, [pc, #416]	@ (80062c4 <updateQuaternion+0x248>)
 8006122:	edd3 6a01 	vldr	s13, [r3, #4]
 8006126:	edd7 7a01 	vldr	s15, [r7, #4]
 800612a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800612e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006132:	4b64      	ldr	r3, [pc, #400]	@ (80062c4 <updateQuaternion+0x248>)
 8006134:	edd3 6a03 	vldr	s13, [r3, #12]
 8006138:	edd7 7a03 	vldr	s15, [r7, #12]
 800613c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006140:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006144:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8006148:	ee67 7a87 	vmul.f32	s15, s15, s14
 800614c:	edc7 7a07 	vstr	s15, [r7, #28]
    float qDot4 = 0.5f * ( q[0] * gz + q[1] * gy - q[2] * gx);
 8006150:	4b5c      	ldr	r3, [pc, #368]	@ (80062c4 <updateQuaternion+0x248>)
 8006152:	ed93 7a00 	vldr	s14, [r3]
 8006156:	edd7 7a01 	vldr	s15, [r7, #4]
 800615a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800615e:	4b59      	ldr	r3, [pc, #356]	@ (80062c4 <updateQuaternion+0x248>)
 8006160:	edd3 6a01 	vldr	s13, [r3, #4]
 8006164:	edd7 7a02 	vldr	s15, [r7, #8]
 8006168:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800616c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006170:	4b54      	ldr	r3, [pc, #336]	@ (80062c4 <updateQuaternion+0x248>)
 8006172:	edd3 6a02 	vldr	s13, [r3, #8]
 8006176:	edd7 7a03 	vldr	s15, [r7, #12]
 800617a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800617e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006182:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8006186:	ee67 7a87 	vmul.f32	s15, s15, s14
 800618a:	edc7 7a06 	vstr	s15, [r7, #24]

    // Entegrasyon
    q[0] += qDot1 * dt;
 800618e:	4b4d      	ldr	r3, [pc, #308]	@ (80062c4 <updateQuaternion+0x248>)
 8006190:	ed93 7a00 	vldr	s14, [r3]
 8006194:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006198:	edd7 7a00 	vldr	s15, [r7]
 800619c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80061a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80061a4:	4b47      	ldr	r3, [pc, #284]	@ (80062c4 <updateQuaternion+0x248>)
 80061a6:	edc3 7a00 	vstr	s15, [r3]
    q[1] += qDot2 * dt;
 80061aa:	4b46      	ldr	r3, [pc, #280]	@ (80062c4 <updateQuaternion+0x248>)
 80061ac:	ed93 7a01 	vldr	s14, [r3, #4]
 80061b0:	edd7 6a08 	vldr	s13, [r7, #32]
 80061b4:	edd7 7a00 	vldr	s15, [r7]
 80061b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80061bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80061c0:	4b40      	ldr	r3, [pc, #256]	@ (80062c4 <updateQuaternion+0x248>)
 80061c2:	edc3 7a01 	vstr	s15, [r3, #4]
    q[2] += qDot3 * dt;
 80061c6:	4b3f      	ldr	r3, [pc, #252]	@ (80062c4 <updateQuaternion+0x248>)
 80061c8:	ed93 7a02 	vldr	s14, [r3, #8]
 80061cc:	edd7 6a07 	vldr	s13, [r7, #28]
 80061d0:	edd7 7a00 	vldr	s15, [r7]
 80061d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80061d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80061dc:	4b39      	ldr	r3, [pc, #228]	@ (80062c4 <updateQuaternion+0x248>)
 80061de:	edc3 7a02 	vstr	s15, [r3, #8]
    q[3] += qDot4 * dt;
 80061e2:	4b38      	ldr	r3, [pc, #224]	@ (80062c4 <updateQuaternion+0x248>)
 80061e4:	ed93 7a03 	vldr	s14, [r3, #12]
 80061e8:	edd7 6a06 	vldr	s13, [r7, #24]
 80061ec:	edd7 7a00 	vldr	s15, [r7]
 80061f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80061f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80061f8:	4b32      	ldr	r3, [pc, #200]	@ (80062c4 <updateQuaternion+0x248>)
 80061fa:	edc3 7a03 	vstr	s15, [r3, #12]

    // Normalize et
    float norm = sqrtf(q[0]*q[0] + q[1]*q[1] + q[2]*q[2] + q[3]*q[3]);
 80061fe:	4b31      	ldr	r3, [pc, #196]	@ (80062c4 <updateQuaternion+0x248>)
 8006200:	ed93 7a00 	vldr	s14, [r3]
 8006204:	4b2f      	ldr	r3, [pc, #188]	@ (80062c4 <updateQuaternion+0x248>)
 8006206:	edd3 7a00 	vldr	s15, [r3]
 800620a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800620e:	4b2d      	ldr	r3, [pc, #180]	@ (80062c4 <updateQuaternion+0x248>)
 8006210:	edd3 6a01 	vldr	s13, [r3, #4]
 8006214:	4b2b      	ldr	r3, [pc, #172]	@ (80062c4 <updateQuaternion+0x248>)
 8006216:	edd3 7a01 	vldr	s15, [r3, #4]
 800621a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800621e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006222:	4b28      	ldr	r3, [pc, #160]	@ (80062c4 <updateQuaternion+0x248>)
 8006224:	edd3 6a02 	vldr	s13, [r3, #8]
 8006228:	4b26      	ldr	r3, [pc, #152]	@ (80062c4 <updateQuaternion+0x248>)
 800622a:	edd3 7a02 	vldr	s15, [r3, #8]
 800622e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006232:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006236:	4b23      	ldr	r3, [pc, #140]	@ (80062c4 <updateQuaternion+0x248>)
 8006238:	edd3 6a03 	vldr	s13, [r3, #12]
 800623c:	4b21      	ldr	r3, [pc, #132]	@ (80062c4 <updateQuaternion+0x248>)
 800623e:	edd3 7a03 	vldr	s15, [r3, #12]
 8006242:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006246:	ee77 7a27 	vadd.f32	s15, s14, s15
 800624a:	eeb0 0a67 	vmov.f32	s0, s15
 800624e:	f00d fee7 	bl	8014020 <sqrtf>
 8006252:	ed87 0a05 	vstr	s0, [r7, #20]
    if (norm > 1e-6f) {
 8006256:	edd7 7a05 	vldr	s15, [r7, #20]
 800625a:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 80062c8 <updateQuaternion+0x24c>
 800625e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006262:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006266:	dc00      	bgt.n	800626a <updateQuaternion+0x1ee>
        q[0] /= norm;
        q[1] /= norm;
        q[2] /= norm;
        q[3] /= norm;
    }
}
 8006268:	e027      	b.n	80062ba <updateQuaternion+0x23e>
        q[0] /= norm;
 800626a:	4b16      	ldr	r3, [pc, #88]	@ (80062c4 <updateQuaternion+0x248>)
 800626c:	edd3 6a00 	vldr	s13, [r3]
 8006270:	ed97 7a05 	vldr	s14, [r7, #20]
 8006274:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006278:	4b12      	ldr	r3, [pc, #72]	@ (80062c4 <updateQuaternion+0x248>)
 800627a:	edc3 7a00 	vstr	s15, [r3]
        q[1] /= norm;
 800627e:	4b11      	ldr	r3, [pc, #68]	@ (80062c4 <updateQuaternion+0x248>)
 8006280:	edd3 6a01 	vldr	s13, [r3, #4]
 8006284:	ed97 7a05 	vldr	s14, [r7, #20]
 8006288:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800628c:	4b0d      	ldr	r3, [pc, #52]	@ (80062c4 <updateQuaternion+0x248>)
 800628e:	edc3 7a01 	vstr	s15, [r3, #4]
        q[2] /= norm;
 8006292:	4b0c      	ldr	r3, [pc, #48]	@ (80062c4 <updateQuaternion+0x248>)
 8006294:	edd3 6a02 	vldr	s13, [r3, #8]
 8006298:	ed97 7a05 	vldr	s14, [r7, #20]
 800629c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80062a0:	4b08      	ldr	r3, [pc, #32]	@ (80062c4 <updateQuaternion+0x248>)
 80062a2:	edc3 7a02 	vstr	s15, [r3, #8]
        q[3] /= norm;
 80062a6:	4b07      	ldr	r3, [pc, #28]	@ (80062c4 <updateQuaternion+0x248>)
 80062a8:	edd3 6a03 	vldr	s13, [r3, #12]
 80062ac:	ed97 7a05 	vldr	s14, [r7, #20]
 80062b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80062b4:	4b03      	ldr	r3, [pc, #12]	@ (80062c4 <updateQuaternion+0x248>)
 80062b6:	edc3 7a03 	vstr	s15, [r3, #12]
}
 80062ba:	bf00      	nop
 80062bc:	3728      	adds	r7, #40	@ 0x28
 80062be:	46bd      	mov	sp, r7
 80062c0:	bd80      	pop	{r7, pc}
 80062c2:	bf00      	nop
 80062c4:	20000020 	.word	0x20000020
 80062c8:	358637bd 	.word	0x358637bd

080062cc <MahonyAHRSupdateIMU>:
        q[2] /= norm_q;
        q[3] /= norm_q;
    }
}

void MahonyAHRSupdateIMU(float gx, float gy, float gz, float ax_f, float ay_f, float az_f, float dt) {
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b092      	sub	sp, #72	@ 0x48
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	ed87 0a07 	vstr	s0, [r7, #28]
 80062d6:	edc7 0a06 	vstr	s1, [r7, #24]
 80062da:	ed87 1a05 	vstr	s2, [r7, #20]
 80062de:	edc7 1a04 	vstr	s3, [r7, #16]
 80062e2:	ed87 2a03 	vstr	s4, [r7, #12]
 80062e6:	edc7 2a02 	vstr	s5, [r7, #8]
 80062ea:	ed87 3a01 	vstr	s6, [r7, #4]
	float halfvx, halfvy, halfvz;
	float halfex, halfey, halfez;
	float qa, qb, qc;

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
		if(!((ax_f == 0.0f) && (ay_f == 0.0f) && (az_f == 0.0f))) {
 80062ee:	edd7 7a04 	vldr	s15, [r7, #16]
 80062f2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80062f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062fa:	d10e      	bne.n	800631a <MahonyAHRSupdateIMU+0x4e>
 80062fc:	edd7 7a03 	vldr	s15, [r7, #12]
 8006300:	eef5 7a40 	vcmp.f32	s15, #0.0
 8006304:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006308:	d107      	bne.n	800631a <MahonyAHRSupdateIMU+0x4e>
 800630a:	edd7 7a02 	vldr	s15, [r7, #8]
 800630e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8006312:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006316:	f000 8138 	beq.w	800658a <MahonyAHRSupdateIMU+0x2be>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax_f * ax_f + ay_f * ay_f + az_f * az_f);
 800631a:	edd7 7a04 	vldr	s15, [r7, #16]
 800631e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8006322:	edd7 7a03 	vldr	s15, [r7, #12]
 8006326:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800632a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800632e:	edd7 7a02 	vldr	s15, [r7, #8]
 8006332:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006336:	ee77 7a27 	vadd.f32	s15, s14, s15
 800633a:	eeb0 0a67 	vmov.f32	s0, s15
 800633e:	f000 fbfd 	bl	8006b3c <invSqrt>
 8006342:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44
		ax_f *= recipNorm;
 8006346:	ed97 7a04 	vldr	s14, [r7, #16]
 800634a:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800634e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006352:	edc7 7a04 	vstr	s15, [r7, #16]
		ay_f *= recipNorm;
 8006356:	ed97 7a03 	vldr	s14, [r7, #12]
 800635a:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800635e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006362:	edc7 7a03 	vstr	s15, [r7, #12]
		az_f *= recipNorm;
 8006366:	ed97 7a02 	vldr	s14, [r7, #8]
 800636a:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800636e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006372:	edc7 7a02 	vstr	s15, [r7, #8]

		// Estimated direction of gravity and vector perpendicular to magnetic flux
		halfvx = q[1] * q[3] - q[0] * q[2];
 8006376:	4b66      	ldr	r3, [pc, #408]	@ (8006510 <MahonyAHRSupdateIMU+0x244>)
 8006378:	ed93 7a01 	vldr	s14, [r3, #4]
 800637c:	4b64      	ldr	r3, [pc, #400]	@ (8006510 <MahonyAHRSupdateIMU+0x244>)
 800637e:	edd3 7a03 	vldr	s15, [r3, #12]
 8006382:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006386:	4b62      	ldr	r3, [pc, #392]	@ (8006510 <MahonyAHRSupdateIMU+0x244>)
 8006388:	edd3 6a00 	vldr	s13, [r3]
 800638c:	4b60      	ldr	r3, [pc, #384]	@ (8006510 <MahonyAHRSupdateIMU+0x244>)
 800638e:	edd3 7a02 	vldr	s15, [r3, #8]
 8006392:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006396:	ee77 7a67 	vsub.f32	s15, s14, s15
 800639a:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		halfvy = q[0] * q[1] + q[2] * q[3];
 800639e:	4b5c      	ldr	r3, [pc, #368]	@ (8006510 <MahonyAHRSupdateIMU+0x244>)
 80063a0:	ed93 7a00 	vldr	s14, [r3]
 80063a4:	4b5a      	ldr	r3, [pc, #360]	@ (8006510 <MahonyAHRSupdateIMU+0x244>)
 80063a6:	edd3 7a01 	vldr	s15, [r3, #4]
 80063aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80063ae:	4b58      	ldr	r3, [pc, #352]	@ (8006510 <MahonyAHRSupdateIMU+0x244>)
 80063b0:	edd3 6a02 	vldr	s13, [r3, #8]
 80063b4:	4b56      	ldr	r3, [pc, #344]	@ (8006510 <MahonyAHRSupdateIMU+0x244>)
 80063b6:	edd3 7a03 	vldr	s15, [r3, #12]
 80063ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80063be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80063c2:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		halfvz = q[0] * q[0] - 0.5f + q[3] * q[3];
 80063c6:	4b52      	ldr	r3, [pc, #328]	@ (8006510 <MahonyAHRSupdateIMU+0x244>)
 80063c8:	ed93 7a00 	vldr	s14, [r3]
 80063cc:	4b50      	ldr	r3, [pc, #320]	@ (8006510 <MahonyAHRSupdateIMU+0x244>)
 80063ce:	edd3 7a00 	vldr	s15, [r3]
 80063d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063d6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80063da:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80063de:	4b4c      	ldr	r3, [pc, #304]	@ (8006510 <MahonyAHRSupdateIMU+0x244>)
 80063e0:	edd3 6a03 	vldr	s13, [r3, #12]
 80063e4:	4b4a      	ldr	r3, [pc, #296]	@ (8006510 <MahonyAHRSupdateIMU+0x244>)
 80063e6:	edd3 7a03 	vldr	s15, [r3, #12]
 80063ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80063ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80063f2:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38

		// Error is sum of cross product between estimated and measured direction of gravity
		halfex = (ay_f * halfvz - az_f * halfvy);
 80063f6:	ed97 7a03 	vldr	s14, [r7, #12]
 80063fa:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80063fe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006402:	edd7 6a02 	vldr	s13, [r7, #8]
 8006406:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800640a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800640e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006412:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		halfey = (az_f * halfvx - ax_f * halfvz);
 8006416:	ed97 7a02 	vldr	s14, [r7, #8]
 800641a:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800641e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006422:	edd7 6a04 	vldr	s13, [r7, #16]
 8006426:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800642a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800642e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006432:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		halfez = (ax_f * halfvy - ay_f * halfvx);
 8006436:	ed97 7a04 	vldr	s14, [r7, #16]
 800643a:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800643e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006442:	edd7 6a03 	vldr	s13, [r7, #12]
 8006446:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800644a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800644e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006452:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

		// Compute and apply integral feedback if enabled
		if(twoKi > 0.0f) {
 8006456:	4b2f      	ldr	r3, [pc, #188]	@ (8006514 <MahonyAHRSupdateIMU+0x248>)
 8006458:	edd3 7a00 	vldr	s15, [r3]
 800645c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006460:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006464:	dd5e      	ble.n	8006524 <MahonyAHRSupdateIMU+0x258>
			integralFBx += twoKi * halfex * dt;	// integral error scaled by Ki
 8006466:	4b2b      	ldr	r3, [pc, #172]	@ (8006514 <MahonyAHRSupdateIMU+0x248>)
 8006468:	ed93 7a00 	vldr	s14, [r3]
 800646c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8006470:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006474:	edd7 7a01 	vldr	s15, [r7, #4]
 8006478:	ee27 7a27 	vmul.f32	s14, s14, s15
 800647c:	4b26      	ldr	r3, [pc, #152]	@ (8006518 <MahonyAHRSupdateIMU+0x24c>)
 800647e:	edd3 7a00 	vldr	s15, [r3]
 8006482:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006486:	4b24      	ldr	r3, [pc, #144]	@ (8006518 <MahonyAHRSupdateIMU+0x24c>)
 8006488:	edc3 7a00 	vstr	s15, [r3]
			integralFBy += twoKi * halfey * dt;
 800648c:	4b21      	ldr	r3, [pc, #132]	@ (8006514 <MahonyAHRSupdateIMU+0x248>)
 800648e:	ed93 7a00 	vldr	s14, [r3]
 8006492:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8006496:	ee27 7a27 	vmul.f32	s14, s14, s15
 800649a:	edd7 7a01 	vldr	s15, [r7, #4]
 800649e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80064a2:	4b1e      	ldr	r3, [pc, #120]	@ (800651c <MahonyAHRSupdateIMU+0x250>)
 80064a4:	edd3 7a00 	vldr	s15, [r3]
 80064a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80064ac:	4b1b      	ldr	r3, [pc, #108]	@ (800651c <MahonyAHRSupdateIMU+0x250>)
 80064ae:	edc3 7a00 	vstr	s15, [r3]
			integralFBz += twoKi * halfez * dt;
 80064b2:	4b18      	ldr	r3, [pc, #96]	@ (8006514 <MahonyAHRSupdateIMU+0x248>)
 80064b4:	ed93 7a00 	vldr	s14, [r3]
 80064b8:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80064bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80064c0:	edd7 7a01 	vldr	s15, [r7, #4]
 80064c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80064c8:	4b15      	ldr	r3, [pc, #84]	@ (8006520 <MahonyAHRSupdateIMU+0x254>)
 80064ca:	edd3 7a00 	vldr	s15, [r3]
 80064ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80064d2:	4b13      	ldr	r3, [pc, #76]	@ (8006520 <MahonyAHRSupdateIMU+0x254>)
 80064d4:	edc3 7a00 	vstr	s15, [r3]
			gx += integralFBx;	// apply integral feedback
 80064d8:	4b0f      	ldr	r3, [pc, #60]	@ (8006518 <MahonyAHRSupdateIMU+0x24c>)
 80064da:	edd3 7a00 	vldr	s15, [r3]
 80064de:	ed97 7a07 	vldr	s14, [r7, #28]
 80064e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80064e6:	edc7 7a07 	vstr	s15, [r7, #28]
			gy += integralFBy;
 80064ea:	4b0c      	ldr	r3, [pc, #48]	@ (800651c <MahonyAHRSupdateIMU+0x250>)
 80064ec:	edd3 7a00 	vldr	s15, [r3]
 80064f0:	ed97 7a06 	vldr	s14, [r7, #24]
 80064f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80064f8:	edc7 7a06 	vstr	s15, [r7, #24]
			gz += integralFBz;
 80064fc:	4b08      	ldr	r3, [pc, #32]	@ (8006520 <MahonyAHRSupdateIMU+0x254>)
 80064fe:	edd3 7a00 	vldr	s15, [r3]
 8006502:	ed97 7a05 	vldr	s14, [r7, #20]
 8006506:	ee77 7a27 	vadd.f32	s15, s14, s15
 800650a:	edc7 7a05 	vstr	s15, [r7, #20]
 800650e:	e015      	b.n	800653c <MahonyAHRSupdateIMU+0x270>
 8006510:	20000020 	.word	0x20000020
 8006514:	20000034 	.word	0x20000034
 8006518:	20001718 	.word	0x20001718
 800651c:	2000171c 	.word	0x2000171c
 8006520:	20001720 	.word	0x20001720
		}
		else {
			integralFBx = 0.0f;	// prevent integral windup
 8006524:	4b9a      	ldr	r3, [pc, #616]	@ (8006790 <MahonyAHRSupdateIMU+0x4c4>)
 8006526:	f04f 0200 	mov.w	r2, #0
 800652a:	601a      	str	r2, [r3, #0]
			integralFBy = 0.0f;
 800652c:	4b99      	ldr	r3, [pc, #612]	@ (8006794 <MahonyAHRSupdateIMU+0x4c8>)
 800652e:	f04f 0200 	mov.w	r2, #0
 8006532:	601a      	str	r2, [r3, #0]
			integralFBz = 0.0f;
 8006534:	4b98      	ldr	r3, [pc, #608]	@ (8006798 <MahonyAHRSupdateIMU+0x4cc>)
 8006536:	f04f 0200 	mov.w	r2, #0
 800653a:	601a      	str	r2, [r3, #0]
		}

		// Apply proportional feedback
		gx += twoKp * halfex;
 800653c:	4b97      	ldr	r3, [pc, #604]	@ (800679c <MahonyAHRSupdateIMU+0x4d0>)
 800653e:	ed93 7a00 	vldr	s14, [r3]
 8006542:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8006546:	ee67 7a27 	vmul.f32	s15, s14, s15
 800654a:	ed97 7a07 	vldr	s14, [r7, #28]
 800654e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006552:	edc7 7a07 	vstr	s15, [r7, #28]
		gy += twoKp * halfey;
 8006556:	4b91      	ldr	r3, [pc, #580]	@ (800679c <MahonyAHRSupdateIMU+0x4d0>)
 8006558:	ed93 7a00 	vldr	s14, [r3]
 800655c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8006560:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006564:	ed97 7a06 	vldr	s14, [r7, #24]
 8006568:	ee77 7a27 	vadd.f32	s15, s14, s15
 800656c:	edc7 7a06 	vstr	s15, [r7, #24]
		gz += twoKp * halfez;
 8006570:	4b8a      	ldr	r3, [pc, #552]	@ (800679c <MahonyAHRSupdateIMU+0x4d0>)
 8006572:	ed93 7a00 	vldr	s14, [r3]
 8006576:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800657a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800657e:	ed97 7a05 	vldr	s14, [r7, #20]
 8006582:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006586:	edc7 7a05 	vstr	s15, [r7, #20]
	}

	// Integrate rate of change of quaternion
	gx *= (0.5f * dt);		// pre-multiply common factors
 800658a:	edd7 7a01 	vldr	s15, [r7, #4]
 800658e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8006592:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006596:	ed97 7a07 	vldr	s14, [r7, #28]
 800659a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800659e:	edc7 7a07 	vstr	s15, [r7, #28]
	gy *= (0.5f * dt);
 80065a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80065a6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80065aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80065ae:	ed97 7a06 	vldr	s14, [r7, #24]
 80065b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065b6:	edc7 7a06 	vstr	s15, [r7, #24]
	gz *= (0.5f * dt);
 80065ba:	edd7 7a01 	vldr	s15, [r7, #4]
 80065be:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80065c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80065c6:	ed97 7a05 	vldr	s14, [r7, #20]
 80065ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065ce:	edc7 7a05 	vstr	s15, [r7, #20]
	qa = q[0];
 80065d2:	4b73      	ldr	r3, [pc, #460]	@ (80067a0 <MahonyAHRSupdateIMU+0x4d4>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	62bb      	str	r3, [r7, #40]	@ 0x28
	qb = q[1];
 80065d8:	4b71      	ldr	r3, [pc, #452]	@ (80067a0 <MahonyAHRSupdateIMU+0x4d4>)
 80065da:	685b      	ldr	r3, [r3, #4]
 80065dc:	627b      	str	r3, [r7, #36]	@ 0x24
	qc = q[2];
 80065de:	4b70      	ldr	r3, [pc, #448]	@ (80067a0 <MahonyAHRSupdateIMU+0x4d4>)
 80065e0:	689b      	ldr	r3, [r3, #8]
 80065e2:	623b      	str	r3, [r7, #32]
	q[0] += (-qb * gx - qc * gy - q[3] * gz);
 80065e4:	4b6e      	ldr	r3, [pc, #440]	@ (80067a0 <MahonyAHRSupdateIMU+0x4d4>)
 80065e6:	ed93 7a00 	vldr	s14, [r3]
 80065ea:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80065ee:	eef1 6a67 	vneg.f32	s13, s15
 80065f2:	edd7 7a07 	vldr	s15, [r7, #28]
 80065f6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80065fa:	ed97 6a08 	vldr	s12, [r7, #32]
 80065fe:	edd7 7a06 	vldr	s15, [r7, #24]
 8006602:	ee66 7a27 	vmul.f32	s15, s12, s15
 8006606:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800660a:	4b65      	ldr	r3, [pc, #404]	@ (80067a0 <MahonyAHRSupdateIMU+0x4d4>)
 800660c:	ed93 6a03 	vldr	s12, [r3, #12]
 8006610:	edd7 7a05 	vldr	s15, [r7, #20]
 8006614:	ee66 7a27 	vmul.f32	s15, s12, s15
 8006618:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800661c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006620:	4b5f      	ldr	r3, [pc, #380]	@ (80067a0 <MahonyAHRSupdateIMU+0x4d4>)
 8006622:	edc3 7a00 	vstr	s15, [r3]
	q[1] += (qa * gx + qc * gz - q[3] * gy);
 8006626:	4b5e      	ldr	r3, [pc, #376]	@ (80067a0 <MahonyAHRSupdateIMU+0x4d4>)
 8006628:	ed93 7a01 	vldr	s14, [r3, #4]
 800662c:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8006630:	edd7 7a07 	vldr	s15, [r7, #28]
 8006634:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8006638:	ed97 6a08 	vldr	s12, [r7, #32]
 800663c:	edd7 7a05 	vldr	s15, [r7, #20]
 8006640:	ee66 7a27 	vmul.f32	s15, s12, s15
 8006644:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8006648:	4b55      	ldr	r3, [pc, #340]	@ (80067a0 <MahonyAHRSupdateIMU+0x4d4>)
 800664a:	ed93 6a03 	vldr	s12, [r3, #12]
 800664e:	edd7 7a06 	vldr	s15, [r7, #24]
 8006652:	ee66 7a27 	vmul.f32	s15, s12, s15
 8006656:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800665a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800665e:	4b50      	ldr	r3, [pc, #320]	@ (80067a0 <MahonyAHRSupdateIMU+0x4d4>)
 8006660:	edc3 7a01 	vstr	s15, [r3, #4]
	q[2] += (qa * gy - qb * gz + q[3] * gx);
 8006664:	4b4e      	ldr	r3, [pc, #312]	@ (80067a0 <MahonyAHRSupdateIMU+0x4d4>)
 8006666:	ed93 7a02 	vldr	s14, [r3, #8]
 800666a:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 800666e:	edd7 7a06 	vldr	s15, [r7, #24]
 8006672:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8006676:	ed97 6a09 	vldr	s12, [r7, #36]	@ 0x24
 800667a:	edd7 7a05 	vldr	s15, [r7, #20]
 800667e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8006682:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8006686:	4b46      	ldr	r3, [pc, #280]	@ (80067a0 <MahonyAHRSupdateIMU+0x4d4>)
 8006688:	ed93 6a03 	vldr	s12, [r3, #12]
 800668c:	edd7 7a07 	vldr	s15, [r7, #28]
 8006690:	ee66 7a27 	vmul.f32	s15, s12, s15
 8006694:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006698:	ee77 7a27 	vadd.f32	s15, s14, s15
 800669c:	4b40      	ldr	r3, [pc, #256]	@ (80067a0 <MahonyAHRSupdateIMU+0x4d4>)
 800669e:	edc3 7a02 	vstr	s15, [r3, #8]
	q[3] += (qa * gz + qb * gy - qc * gx);
 80066a2:	4b3f      	ldr	r3, [pc, #252]	@ (80067a0 <MahonyAHRSupdateIMU+0x4d4>)
 80066a4:	ed93 7a03 	vldr	s14, [r3, #12]
 80066a8:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 80066ac:	edd7 7a05 	vldr	s15, [r7, #20]
 80066b0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80066b4:	ed97 6a09 	vldr	s12, [r7, #36]	@ 0x24
 80066b8:	edd7 7a06 	vldr	s15, [r7, #24]
 80066bc:	ee66 7a27 	vmul.f32	s15, s12, s15
 80066c0:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80066c4:	ed97 6a08 	vldr	s12, [r7, #32]
 80066c8:	edd7 7a07 	vldr	s15, [r7, #28]
 80066cc:	ee66 7a27 	vmul.f32	s15, s12, s15
 80066d0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80066d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80066d8:	4b31      	ldr	r3, [pc, #196]	@ (80067a0 <MahonyAHRSupdateIMU+0x4d4>)
 80066da:	edc3 7a03 	vstr	s15, [r3, #12]

	// Normalise quaternion
	recipNorm = invSqrt(q[0] * q[0] + q[1] * q[1] + q[2] * q[2] + q[3] * q[3]);
 80066de:	4b30      	ldr	r3, [pc, #192]	@ (80067a0 <MahonyAHRSupdateIMU+0x4d4>)
 80066e0:	ed93 7a00 	vldr	s14, [r3]
 80066e4:	4b2e      	ldr	r3, [pc, #184]	@ (80067a0 <MahonyAHRSupdateIMU+0x4d4>)
 80066e6:	edd3 7a00 	vldr	s15, [r3]
 80066ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 80066ee:	4b2c      	ldr	r3, [pc, #176]	@ (80067a0 <MahonyAHRSupdateIMU+0x4d4>)
 80066f0:	edd3 6a01 	vldr	s13, [r3, #4]
 80066f4:	4b2a      	ldr	r3, [pc, #168]	@ (80067a0 <MahonyAHRSupdateIMU+0x4d4>)
 80066f6:	edd3 7a01 	vldr	s15, [r3, #4]
 80066fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80066fe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006702:	4b27      	ldr	r3, [pc, #156]	@ (80067a0 <MahonyAHRSupdateIMU+0x4d4>)
 8006704:	edd3 6a02 	vldr	s13, [r3, #8]
 8006708:	4b25      	ldr	r3, [pc, #148]	@ (80067a0 <MahonyAHRSupdateIMU+0x4d4>)
 800670a:	edd3 7a02 	vldr	s15, [r3, #8]
 800670e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006712:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006716:	4b22      	ldr	r3, [pc, #136]	@ (80067a0 <MahonyAHRSupdateIMU+0x4d4>)
 8006718:	edd3 6a03 	vldr	s13, [r3, #12]
 800671c:	4b20      	ldr	r3, [pc, #128]	@ (80067a0 <MahonyAHRSupdateIMU+0x4d4>)
 800671e:	edd3 7a03 	vldr	s15, [r3, #12]
 8006722:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006726:	ee77 7a27 	vadd.f32	s15, s14, s15
 800672a:	eeb0 0a67 	vmov.f32	s0, s15
 800672e:	f000 fa05 	bl	8006b3c <invSqrt>
 8006732:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44
	q[0] *= recipNorm;
 8006736:	4b1a      	ldr	r3, [pc, #104]	@ (80067a0 <MahonyAHRSupdateIMU+0x4d4>)
 8006738:	ed93 7a00 	vldr	s14, [r3]
 800673c:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8006740:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006744:	4b16      	ldr	r3, [pc, #88]	@ (80067a0 <MahonyAHRSupdateIMU+0x4d4>)
 8006746:	edc3 7a00 	vstr	s15, [r3]
	q[1] *= recipNorm;
 800674a:	4b15      	ldr	r3, [pc, #84]	@ (80067a0 <MahonyAHRSupdateIMU+0x4d4>)
 800674c:	ed93 7a01 	vldr	s14, [r3, #4]
 8006750:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8006754:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006758:	4b11      	ldr	r3, [pc, #68]	@ (80067a0 <MahonyAHRSupdateIMU+0x4d4>)
 800675a:	edc3 7a01 	vstr	s15, [r3, #4]
	q[2] *= recipNorm;
 800675e:	4b10      	ldr	r3, [pc, #64]	@ (80067a0 <MahonyAHRSupdateIMU+0x4d4>)
 8006760:	ed93 7a02 	vldr	s14, [r3, #8]
 8006764:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8006768:	ee67 7a27 	vmul.f32	s15, s14, s15
 800676c:	4b0c      	ldr	r3, [pc, #48]	@ (80067a0 <MahonyAHRSupdateIMU+0x4d4>)
 800676e:	edc3 7a02 	vstr	s15, [r3, #8]
	q[3] *= recipNorm;
 8006772:	4b0b      	ldr	r3, [pc, #44]	@ (80067a0 <MahonyAHRSupdateIMU+0x4d4>)
 8006774:	ed93 7a03 	vldr	s14, [r3, #12]
 8006778:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800677c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006780:	4b07      	ldr	r3, [pc, #28]	@ (80067a0 <MahonyAHRSupdateIMU+0x4d4>)
 8006782:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8006786:	bf00      	nop
 8006788:	3748      	adds	r7, #72	@ 0x48
 800678a:	46bd      	mov	sp, r7
 800678c:	bd80      	pop	{r7, pc}
 800678e:	bf00      	nop
 8006790:	20001718 	.word	0x20001718
 8006794:	2000171c 	.word	0x2000171c
 8006798:	20001720 	.word	0x20001720
 800679c:	20000030 	.word	0x20000030
 80067a0:	20000020 	.word	0x20000020

080067a4 <quaternionToThetaZ>:


float quaternionToThetaZ() {
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b086      	sub	sp, #24
 80067a8:	af00      	add	r7, sp, #0
    float r13 = 2 * q[1] * q[3] + 2 * q[2] * q[0];
 80067aa:	4b44      	ldr	r3, [pc, #272]	@ (80068bc <quaternionToThetaZ+0x118>)
 80067ac:	edd3 7a01 	vldr	s15, [r3, #4]
 80067b0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80067b4:	4b41      	ldr	r3, [pc, #260]	@ (80068bc <quaternionToThetaZ+0x118>)
 80067b6:	edd3 7a03 	vldr	s15, [r3, #12]
 80067ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 80067be:	4b3f      	ldr	r3, [pc, #252]	@ (80068bc <quaternionToThetaZ+0x118>)
 80067c0:	edd3 7a02 	vldr	s15, [r3, #8]
 80067c4:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80067c8:	4b3c      	ldr	r3, [pc, #240]	@ (80068bc <quaternionToThetaZ+0x118>)
 80067ca:	edd3 7a00 	vldr	s15, [r3]
 80067ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80067d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80067d6:	edc7 7a05 	vstr	s15, [r7, #20]
    float r23 = 2 * q[2] * q[3] - 2 * q[1] * q[0];
 80067da:	4b38      	ldr	r3, [pc, #224]	@ (80068bc <quaternionToThetaZ+0x118>)
 80067dc:	edd3 7a02 	vldr	s15, [r3, #8]
 80067e0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80067e4:	4b35      	ldr	r3, [pc, #212]	@ (80068bc <quaternionToThetaZ+0x118>)
 80067e6:	edd3 7a03 	vldr	s15, [r3, #12]
 80067ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 80067ee:	4b33      	ldr	r3, [pc, #204]	@ (80068bc <quaternionToThetaZ+0x118>)
 80067f0:	edd3 7a01 	vldr	s15, [r3, #4]
 80067f4:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80067f8:	4b30      	ldr	r3, [pc, #192]	@ (80068bc <quaternionToThetaZ+0x118>)
 80067fa:	edd3 7a00 	vldr	s15, [r3]
 80067fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006802:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006806:	edc7 7a04 	vstr	s15, [r7, #16]
    float r33 = 1 - 2 * q[1] * q[1] - 2 * q[2] * q[2];
 800680a:	4b2c      	ldr	r3, [pc, #176]	@ (80068bc <quaternionToThetaZ+0x118>)
 800680c:	edd3 7a01 	vldr	s15, [r3, #4]
 8006810:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8006814:	4b29      	ldr	r3, [pc, #164]	@ (80068bc <quaternionToThetaZ+0x118>)
 8006816:	edd3 7a01 	vldr	s15, [r3, #4]
 800681a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800681e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006822:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006826:	4b25      	ldr	r3, [pc, #148]	@ (80068bc <quaternionToThetaZ+0x118>)
 8006828:	edd3 7a02 	vldr	s15, [r3, #8]
 800682c:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8006830:	4b22      	ldr	r3, [pc, #136]	@ (80068bc <quaternionToThetaZ+0x118>)
 8006832:	edd3 7a02 	vldr	s15, [r3, #8]
 8006836:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800683a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800683e:	edc7 7a03 	vstr	s15, [r7, #12]

    float dotProduct = r33;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	60bb      	str	r3, [r7, #8]
    float magnitude = sqrtf(r13 * r13 + r23 * r23 + r33 * r33);
 8006846:	edd7 7a05 	vldr	s15, [r7, #20]
 800684a:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800684e:	edd7 7a04 	vldr	s15, [r7, #16]
 8006852:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006856:	ee37 7a27 	vadd.f32	s14, s14, s15
 800685a:	edd7 7a03 	vldr	s15, [r7, #12]
 800685e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006862:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006866:	eeb0 0a67 	vmov.f32	s0, s15
 800686a:	f00d fbd9 	bl	8014020 <sqrtf>
 800686e:	ed87 0a01 	vstr	s0, [r7, #4]

    float safeValue = fmaxf(-1.0f, fminf(1.0f, dotProduct / magnitude));
 8006872:	ed97 7a02 	vldr	s14, [r7, #8]
 8006876:	edd7 7a01 	vldr	s15, [r7, #4]
 800687a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800687e:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8006882:	eeb0 0a66 	vmov.f32	s0, s13
 8006886:	f00d fc18 	bl	80140ba <fminf>
 800688a:	eef0 7a40 	vmov.f32	s15, s0
 800688e:	eeff 0a00 	vmov.f32	s1, #240	@ 0xbf800000 -1.0
 8006892:	eeb0 0a67 	vmov.f32	s0, s15
 8006896:	f00d fbf3 	bl	8014080 <fmaxf>
 800689a:	ed87 0a00 	vstr	s0, [r7]
    return acosf(safeValue) * (180.0f / 3.14f);
 800689e:	ed97 0a00 	vldr	s0, [r7]
 80068a2:	f00d fb91 	bl	8013fc8 <acosf>
 80068a6:	eef0 7a40 	vmov.f32	s15, s0
 80068aa:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 80068c0 <quaternionToThetaZ+0x11c>
 80068ae:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80068b2:	eeb0 0a67 	vmov.f32	s0, s15
 80068b6:	3718      	adds	r7, #24
 80068b8:	46bd      	mov	sp, r7
 80068ba:	bd80      	pop	{r7, pc}
 80068bc:	20000020 	.word	0x20000020
 80068c0:	42654ca3 	.word	0x42654ca3

080068c4 <getInitialQuaternion>:
float quaternionToRoll(){
float roll = atan2f(2.0f*(q[0]*q[1] + q[2]*q[3]), q[0]*q[0] - q[1]*q[1] - q[2]*q[2] + q[3]*q[3]) * 180.0f / 3.14159f;
return roll;
}

void getInitialQuaternion() {
 80068c4:	b5b0      	push	{r4, r5, r7, lr}
 80068c6:	b092      	sub	sp, #72	@ 0x48
 80068c8:	af00      	add	r7, sp, #0

    double norm = sqrt(BMI_sensor.datas.acc_z * BMI_sensor.datas.acc_z + BMI_sensor.datas.acc_x * BMI_sensor.datas.acc_x + BMI_sensor.datas.acc_y * BMI_sensor.datas.acc_y);
 80068ca:	4b98      	ldr	r3, [pc, #608]	@ (8006b2c <getInitialQuaternion+0x268>)
 80068cc:	ed93 7a19 	vldr	s14, [r3, #100]	@ 0x64
 80068d0:	4b96      	ldr	r3, [pc, #600]	@ (8006b2c <getInitialQuaternion+0x268>)
 80068d2:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 80068d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80068da:	4b94      	ldr	r3, [pc, #592]	@ (8006b2c <getInitialQuaternion+0x268>)
 80068dc:	edd3 6a17 	vldr	s13, [r3, #92]	@ 0x5c
 80068e0:	4b92      	ldr	r3, [pc, #584]	@ (8006b2c <getInitialQuaternion+0x268>)
 80068e2:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 80068e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80068ea:	ee37 7a27 	vadd.f32	s14, s14, s15
 80068ee:	4b8f      	ldr	r3, [pc, #572]	@ (8006b2c <getInitialQuaternion+0x268>)
 80068f0:	edd3 6a18 	vldr	s13, [r3, #96]	@ 0x60
 80068f4:	4b8d      	ldr	r3, [pc, #564]	@ (8006b2c <getInitialQuaternion+0x268>)
 80068f6:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 80068fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80068fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006902:	ee17 0a90 	vmov	r0, s15
 8006906:	f7f9 fe3f 	bl	8000588 <__aeabi_f2d>
 800690a:	4602      	mov	r2, r0
 800690c:	460b      	mov	r3, r1
 800690e:	ec43 2b10 	vmov	d0, r2, r3
 8006912:	f00d fad9 	bl	8013ec8 <sqrt>
 8006916:	ed87 0b10 	vstr	d0, [r7, #64]	@ 0x40
    double accel_temp[3];

    accel_temp[0] = (double)BMI_sensor.datas.acc_y;
 800691a:	4b84      	ldr	r3, [pc, #528]	@ (8006b2c <getInitialQuaternion+0x268>)
 800691c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800691e:	4618      	mov	r0, r3
 8006920:	f7f9 fe32 	bl	8000588 <__aeabi_f2d>
 8006924:	4602      	mov	r2, r0
 8006926:	460b      	mov	r3, r1
 8006928:	e9c7 2308 	strd	r2, r3, [r7, #32]
    accel_temp[1] = (double)-BMI_sensor.datas.acc_z;
 800692c:	4b7f      	ldr	r3, [pc, #508]	@ (8006b2c <getInitialQuaternion+0x268>)
 800692e:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 8006932:	eef1 7a67 	vneg.f32	s15, s15
 8006936:	ee17 3a90 	vmov	r3, s15
 800693a:	4618      	mov	r0, r3
 800693c:	f7f9 fe24 	bl	8000588 <__aeabi_f2d>
 8006940:	4602      	mov	r2, r0
 8006942:	460b      	mov	r3, r1
 8006944:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    accel_temp[2] = (double)BMI_sensor.datas.acc_x;
 8006948:	4b78      	ldr	r3, [pc, #480]	@ (8006b2c <getInitialQuaternion+0x268>)
 800694a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800694c:	4618      	mov	r0, r3
 800694e:	f7f9 fe1b 	bl	8000588 <__aeabi_f2d>
 8006952:	4602      	mov	r2, r0
 8006954:	460b      	mov	r3, r1
 8006956:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    accel_temp[0] /= norm;
 800695a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800695e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006962:	f7f9 ff93 	bl	800088c <__aeabi_ddiv>
 8006966:	4602      	mov	r2, r0
 8006968:	460b      	mov	r3, r1
 800696a:	e9c7 2308 	strd	r2, r3, [r7, #32]
    accel_temp[1] /= norm;
 800696e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006972:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006976:	f7f9 ff89 	bl	800088c <__aeabi_ddiv>
 800697a:	4602      	mov	r2, r0
 800697c:	460b      	mov	r3, r1
 800697e:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    accel_temp[2] /= norm;
 8006982:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8006986:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800698a:	f7f9 ff7f 	bl	800088c <__aeabi_ddiv>
 800698e:	4602      	mov	r2, r0
 8006990:	460b      	mov	r3, r1
 8006992:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    double q_temp[4];

    q_temp[0] = sqrt(1.0 -accel_temp[1]) * 0.5;
 8006996:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800699a:	f04f 0000 	mov.w	r0, #0
 800699e:	4964      	ldr	r1, [pc, #400]	@ (8006b30 <getInitialQuaternion+0x26c>)
 80069a0:	f7f9 fc92 	bl	80002c8 <__aeabi_dsub>
 80069a4:	4602      	mov	r2, r0
 80069a6:	460b      	mov	r3, r1
 80069a8:	ec43 2b17 	vmov	d7, r2, r3
 80069ac:	eeb0 0a47 	vmov.f32	s0, s14
 80069b0:	eef0 0a67 	vmov.f32	s1, s15
 80069b4:	f00d fa88 	bl	8013ec8 <sqrt>
 80069b8:	ec51 0b10 	vmov	r0, r1, d0
 80069bc:	f04f 0200 	mov.w	r2, #0
 80069c0:	4b5c      	ldr	r3, [pc, #368]	@ (8006b34 <getInitialQuaternion+0x270>)
 80069c2:	f7f9 fe39 	bl	8000638 <__aeabi_dmul>
 80069c6:	4602      	mov	r2, r0
 80069c8:	460b      	mov	r3, r1
 80069ca:	e9c7 2300 	strd	r2, r3, [r7]
    double k = 0.5 / q_temp[0];
 80069ce:	e9d7 2300 	ldrd	r2, r3, [r7]
 80069d2:	f04f 0000 	mov.w	r0, #0
 80069d6:	4957      	ldr	r1, [pc, #348]	@ (8006b34 <getInitialQuaternion+0x270>)
 80069d8:	f7f9 ff58 	bl	800088c <__aeabi_ddiv>
 80069dc:	4602      	mov	r2, r0
 80069de:	460b      	mov	r3, r1
 80069e0:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    q_temp[1] = accel_temp[0] * k * 0.5;
 80069e4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80069e8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80069ec:	f7f9 fe24 	bl	8000638 <__aeabi_dmul>
 80069f0:	4602      	mov	r2, r0
 80069f2:	460b      	mov	r3, r1
 80069f4:	4610      	mov	r0, r2
 80069f6:	4619      	mov	r1, r3
 80069f8:	f04f 0200 	mov.w	r2, #0
 80069fc:	4b4d      	ldr	r3, [pc, #308]	@ (8006b34 <getInitialQuaternion+0x270>)
 80069fe:	f7f9 fe1b 	bl	8000638 <__aeabi_dmul>
 8006a02:	4602      	mov	r2, r0
 8006a04:	460b      	mov	r3, r1
 8006a06:	e9c7 2302 	strd	r2, r3, [r7, #8]
    q_temp[2] = accel_temp[2] * k * 0.5;
 8006a0a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8006a0e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006a12:	f7f9 fe11 	bl	8000638 <__aeabi_dmul>
 8006a16:	4602      	mov	r2, r0
 8006a18:	460b      	mov	r3, r1
 8006a1a:	4610      	mov	r0, r2
 8006a1c:	4619      	mov	r1, r3
 8006a1e:	f04f 0200 	mov.w	r2, #0
 8006a22:	4b44      	ldr	r3, [pc, #272]	@ (8006b34 <getInitialQuaternion+0x270>)
 8006a24:	f7f9 fe08 	bl	8000638 <__aeabi_dmul>
 8006a28:	4602      	mov	r2, r0
 8006a2a:	460b      	mov	r3, r1
 8006a2c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    q_temp[3] = 0.0;
 8006a30:	f04f 0200 	mov.w	r2, #0
 8006a34:	f04f 0300 	mov.w	r3, #0
 8006a38:	e9c7 2306 	strd	r2, r3, [r7, #24]

    norm = sqrt(q_temp[0] * q_temp[0] + q_temp[1] * q_temp[1] + q_temp[2] * q_temp[2] + q_temp[3] * q_temp[3]);
 8006a3c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006a40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a44:	f7f9 fdf8 	bl	8000638 <__aeabi_dmul>
 8006a48:	4602      	mov	r2, r0
 8006a4a:	460b      	mov	r3, r1
 8006a4c:	4614      	mov	r4, r2
 8006a4e:	461d      	mov	r5, r3
 8006a50:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006a54:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006a58:	f7f9 fdee 	bl	8000638 <__aeabi_dmul>
 8006a5c:	4602      	mov	r2, r0
 8006a5e:	460b      	mov	r3, r1
 8006a60:	4620      	mov	r0, r4
 8006a62:	4629      	mov	r1, r5
 8006a64:	f7f9 fc32 	bl	80002cc <__adddf3>
 8006a68:	4602      	mov	r2, r0
 8006a6a:	460b      	mov	r3, r1
 8006a6c:	4614      	mov	r4, r2
 8006a6e:	461d      	mov	r5, r3
 8006a70:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006a74:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006a78:	f7f9 fdde 	bl	8000638 <__aeabi_dmul>
 8006a7c:	4602      	mov	r2, r0
 8006a7e:	460b      	mov	r3, r1
 8006a80:	4620      	mov	r0, r4
 8006a82:	4629      	mov	r1, r5
 8006a84:	f7f9 fc22 	bl	80002cc <__adddf3>
 8006a88:	4602      	mov	r2, r0
 8006a8a:	460b      	mov	r3, r1
 8006a8c:	4614      	mov	r4, r2
 8006a8e:	461d      	mov	r5, r3
 8006a90:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006a94:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006a98:	f7f9 fdce 	bl	8000638 <__aeabi_dmul>
 8006a9c:	4602      	mov	r2, r0
 8006a9e:	460b      	mov	r3, r1
 8006aa0:	4620      	mov	r0, r4
 8006aa2:	4629      	mov	r1, r5
 8006aa4:	f7f9 fc12 	bl	80002cc <__adddf3>
 8006aa8:	4602      	mov	r2, r0
 8006aaa:	460b      	mov	r3, r1
 8006aac:	ec43 2b17 	vmov	d7, r2, r3
 8006ab0:	eeb0 0a47 	vmov.f32	s0, s14
 8006ab4:	eef0 0a67 	vmov.f32	s1, s15
 8006ab8:	f00d fa06 	bl	8013ec8 <sqrt>
 8006abc:	ed87 0b10 	vstr	d0, [r7, #64]	@ 0x40

    q[0] = q_temp[0] / norm;
 8006ac0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ac4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006ac8:	f7f9 fee0 	bl	800088c <__aeabi_ddiv>
 8006acc:	4602      	mov	r2, r0
 8006ace:	460b      	mov	r3, r1
 8006ad0:	4610      	mov	r0, r2
 8006ad2:	4619      	mov	r1, r3
 8006ad4:	f7fa f8a8 	bl	8000c28 <__aeabi_d2f>
 8006ad8:	4603      	mov	r3, r0
 8006ada:	4a17      	ldr	r2, [pc, #92]	@ (8006b38 <getInitialQuaternion+0x274>)
 8006adc:	6013      	str	r3, [r2, #0]
    q[1] = q_temp[1] / norm;
 8006ade:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006ae2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006ae6:	f7f9 fed1 	bl	800088c <__aeabi_ddiv>
 8006aea:	4602      	mov	r2, r0
 8006aec:	460b      	mov	r3, r1
 8006aee:	4610      	mov	r0, r2
 8006af0:	4619      	mov	r1, r3
 8006af2:	f7fa f899 	bl	8000c28 <__aeabi_d2f>
 8006af6:	4603      	mov	r3, r0
 8006af8:	4a0f      	ldr	r2, [pc, #60]	@ (8006b38 <getInitialQuaternion+0x274>)
 8006afa:	6053      	str	r3, [r2, #4]
    q[2] = q_temp[2] / norm;
 8006afc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006b00:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006b04:	f7f9 fec2 	bl	800088c <__aeabi_ddiv>
 8006b08:	4602      	mov	r2, r0
 8006b0a:	460b      	mov	r3, r1
 8006b0c:	4610      	mov	r0, r2
 8006b0e:	4619      	mov	r1, r3
 8006b10:	f7fa f88a 	bl	8000c28 <__aeabi_d2f>
 8006b14:	4603      	mov	r3, r0
 8006b16:	4a08      	ldr	r2, [pc, #32]	@ (8006b38 <getInitialQuaternion+0x274>)
 8006b18:	6093      	str	r3, [r2, #8]
    q[3] = 0.0f;
 8006b1a:	4b07      	ldr	r3, [pc, #28]	@ (8006b38 <getInitialQuaternion+0x274>)
 8006b1c:	f04f 0200 	mov.w	r2, #0
 8006b20:	60da      	str	r2, [r3, #12]
}
 8006b22:	bf00      	nop
 8006b24:	3748      	adds	r7, #72	@ 0x48
 8006b26:	46bd      	mov	sp, r7
 8006b28:	bdb0      	pop	{r4, r5, r7, pc}
 8006b2a:	bf00      	nop
 8006b2c:	20001584 	.word	0x20001584
 8006b30:	3ff00000 	.word	0x3ff00000
 8006b34:	3fe00000 	.word	0x3fe00000
 8006b38:	20000020 	.word	0x20000020

08006b3c <invSqrt>:

float invSqrt(float x) {
 8006b3c:	b480      	push	{r7}
 8006b3e:	b087      	sub	sp, #28
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8006b46:	edd7 7a01 	vldr	s15, [r7, #4]
 8006b4a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8006b4e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006b52:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 8006b5a:	f107 0310 	add.w	r3, r7, #16
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	105a      	asrs	r2, r3, #1
 8006b66:	4b12      	ldr	r3, [pc, #72]	@ (8006bb0 <invSqrt+0x74>)
 8006b68:	1a9b      	subs	r3, r3, r2
 8006b6a:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8006b6c:	f107 030c 	add.w	r3, r7, #12
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8006b74:	ed97 7a04 	vldr	s14, [r7, #16]
 8006b78:	edd7 7a05 	vldr	s15, [r7, #20]
 8006b7c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006b80:	edd7 7a04 	vldr	s15, [r7, #16]
 8006b84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b88:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8006b8c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006b90:	edd7 7a04 	vldr	s15, [r7, #16]
 8006b94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b98:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 8006b9c:	693b      	ldr	r3, [r7, #16]
 8006b9e:	ee07 3a90 	vmov	s15, r3
}
 8006ba2:	eeb0 0a67 	vmov.f32	s0, s15
 8006ba6:	371c      	adds	r7, #28
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bae:	4770      	bx	lr
 8006bb0:	5f3759df 	.word	0x5f3759df

08006bb4 <calculate_accel_std_deviation>:
/**
 * @brief vme deerlerinin standart sapmasn hesapla
 * @return Standart sapma deeri
 */
static float calculate_accel_std_deviation(void)
{
 8006bb4:	b580      	push	{r7, lr}
 8006bb6:	b086      	sub	sp, #24
 8006bb8:	af00      	add	r7, sp, #0
    // Buffer dolmadysa ve ok az veri varsa
    if (!accel_buffer_full && accel_buffer_index < 2) return 0.0f;
 8006bba:	4b3d      	ldr	r3, [pc, #244]	@ (8006cb0 <calculate_accel_std_deviation+0xfc>)
 8006bbc:	781b      	ldrb	r3, [r3, #0]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d106      	bne.n	8006bd0 <calculate_accel_std_deviation+0x1c>
 8006bc2:	4b3c      	ldr	r3, [pc, #240]	@ (8006cb4 <calculate_accel_std_deviation+0x100>)
 8006bc4:	781b      	ldrb	r3, [r3, #0]
 8006bc6:	2b01      	cmp	r3, #1
 8006bc8:	d802      	bhi.n	8006bd0 <calculate_accel_std_deviation+0x1c>
 8006bca:	eddf 7a3b 	vldr	s15, [pc, #236]	@ 8006cb8 <calculate_accel_std_deviation+0x104>
 8006bce:	e069      	b.n	8006ca4 <calculate_accel_std_deviation+0xf0>

    int count = accel_buffer_full ? ACCEL_BUFFER_SIZE : accel_buffer_index;
 8006bd0:	4b37      	ldr	r3, [pc, #220]	@ (8006cb0 <calculate_accel_std_deviation+0xfc>)
 8006bd2:	781b      	ldrb	r3, [r3, #0]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d102      	bne.n	8006bde <calculate_accel_std_deviation+0x2a>
 8006bd8:	4b36      	ldr	r3, [pc, #216]	@ (8006cb4 <calculate_accel_std_deviation+0x100>)
 8006bda:	781b      	ldrb	r3, [r3, #0]
 8006bdc:	e000      	b.n	8006be0 <calculate_accel_std_deviation+0x2c>
 8006bde:	2305      	movs	r3, #5
 8006be0:	607b      	str	r3, [r7, #4]
    float sum = 0.0f;
 8006be2:	f04f 0300 	mov.w	r3, #0
 8006be6:	617b      	str	r3, [r7, #20]
    float mean = 0.0f;
 8006be8:	f04f 0300 	mov.w	r3, #0
 8006bec:	603b      	str	r3, [r7, #0]
    float variance = 0.0f;
 8006bee:	f04f 0300 	mov.w	r3, #0
 8006bf2:	613b      	str	r3, [r7, #16]

    // Ortalama hesapla
    for (int i = 0; i < count; i++) {
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	60fb      	str	r3, [r7, #12]
 8006bf8:	e00e      	b.n	8006c18 <calculate_accel_std_deviation+0x64>
        sum += accel_buffer[i];
 8006bfa:	4a30      	ldr	r2, [pc, #192]	@ (8006cbc <calculate_accel_std_deviation+0x108>)
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	009b      	lsls	r3, r3, #2
 8006c00:	4413      	add	r3, r2
 8006c02:	edd3 7a00 	vldr	s15, [r3]
 8006c06:	ed97 7a05 	vldr	s14, [r7, #20]
 8006c0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006c0e:	edc7 7a05 	vstr	s15, [r7, #20]
    for (int i = 0; i < count; i++) {
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	3301      	adds	r3, #1
 8006c16:	60fb      	str	r3, [r7, #12]
 8006c18:	68fa      	ldr	r2, [r7, #12]
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	429a      	cmp	r2, r3
 8006c1e:	dbec      	blt.n	8006bfa <calculate_accel_std_deviation+0x46>
    }
    mean = sum / count;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	ee07 3a90 	vmov	s15, r3
 8006c26:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006c2a:	edd7 6a05 	vldr	s13, [r7, #20]
 8006c2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006c32:	edc7 7a00 	vstr	s15, [r7]

    // Varyans hesapla
    for (int i = 0; i < count; i++) {
 8006c36:	2300      	movs	r3, #0
 8006c38:	60bb      	str	r3, [r7, #8]
 8006c3a:	e01e      	b.n	8006c7a <calculate_accel_std_deviation+0xc6>
        variance += (accel_buffer[i] - mean) * (accel_buffer[i] - mean);
 8006c3c:	4a1f      	ldr	r2, [pc, #124]	@ (8006cbc <calculate_accel_std_deviation+0x108>)
 8006c3e:	68bb      	ldr	r3, [r7, #8]
 8006c40:	009b      	lsls	r3, r3, #2
 8006c42:	4413      	add	r3, r2
 8006c44:	ed93 7a00 	vldr	s14, [r3]
 8006c48:	edd7 7a00 	vldr	s15, [r7]
 8006c4c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006c50:	4a1a      	ldr	r2, [pc, #104]	@ (8006cbc <calculate_accel_std_deviation+0x108>)
 8006c52:	68bb      	ldr	r3, [r7, #8]
 8006c54:	009b      	lsls	r3, r3, #2
 8006c56:	4413      	add	r3, r2
 8006c58:	edd3 6a00 	vldr	s13, [r3]
 8006c5c:	edd7 7a00 	vldr	s15, [r7]
 8006c60:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8006c64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c68:	ed97 7a04 	vldr	s14, [r7, #16]
 8006c6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006c70:	edc7 7a04 	vstr	s15, [r7, #16]
    for (int i = 0; i < count; i++) {
 8006c74:	68bb      	ldr	r3, [r7, #8]
 8006c76:	3301      	adds	r3, #1
 8006c78:	60bb      	str	r3, [r7, #8]
 8006c7a:	68ba      	ldr	r2, [r7, #8]
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	429a      	cmp	r2, r3
 8006c80:	dbdc      	blt.n	8006c3c <calculate_accel_std_deviation+0x88>
    }
    variance /= count;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	ee07 3a90 	vmov	s15, r3
 8006c88:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006c8c:	edd7 6a04 	vldr	s13, [r7, #16]
 8006c90:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006c94:	edc7 7a04 	vstr	s15, [r7, #16]

    return sqrtf(variance);
 8006c98:	ed97 0a04 	vldr	s0, [r7, #16]
 8006c9c:	f00d f9c0 	bl	8014020 <sqrtf>
 8006ca0:	eef0 7a40 	vmov.f32	s15, s0
}
 8006ca4:	eeb0 0a67 	vmov.f32	s0, s15
 8006ca8:	3718      	adds	r7, #24
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bd80      	pop	{r7, pc}
 8006cae:	bf00      	nop
 8006cb0:	200017a5 	.word	0x200017a5
 8006cb4:	200017a4 	.word	0x200017a4
 8006cb8:	00000000 	.word	0x00000000
 8006cbc:	20001790 	.word	0x20001790

08006cc0 <detect_accel_failure>:
 * @brief vme sensrnn arzal olup olmadn kontrol et
 * @param accel vme deeri (m/s)
 * @return 1: Arza tespit edildi, 0: Arza yok
 */
static uint8_t detect_accel_failure(float accel)
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b088      	sub	sp, #32
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	ed87 0a01 	vstr	s0, [r7, #4]
    float accel_abs = fabsf(accel);
 8006cca:	edd7 7a01 	vldr	s15, [r7, #4]
 8006cce:	eef0 7ae7 	vabs.f32	s15, s15
 8006cd2:	edc7 7a05 	vstr	s15, [r7, #20]
    float max_accel, max_std;

    // Buffer gncelleme
    accel_buffer[accel_buffer_index] = accel_abs;
 8006cd6:	4b31      	ldr	r3, [pc, #196]	@ (8006d9c <detect_accel_failure+0xdc>)
 8006cd8:	781b      	ldrb	r3, [r3, #0]
 8006cda:	4a31      	ldr	r2, [pc, #196]	@ (8006da0 <detect_accel_failure+0xe0>)
 8006cdc:	009b      	lsls	r3, r3, #2
 8006cde:	4413      	add	r3, r2
 8006ce0:	697a      	ldr	r2, [r7, #20]
 8006ce2:	601a      	str	r2, [r3, #0]
    accel_buffer_index = (accel_buffer_index + 1) % ACCEL_BUFFER_SIZE;
 8006ce4:	4b2d      	ldr	r3, [pc, #180]	@ (8006d9c <detect_accel_failure+0xdc>)
 8006ce6:	781b      	ldrb	r3, [r3, #0]
 8006ce8:	1c5a      	adds	r2, r3, #1
 8006cea:	4b2e      	ldr	r3, [pc, #184]	@ (8006da4 <detect_accel_failure+0xe4>)
 8006cec:	fb83 1302 	smull	r1, r3, r3, r2
 8006cf0:	1059      	asrs	r1, r3, #1
 8006cf2:	17d3      	asrs	r3, r2, #31
 8006cf4:	1ac9      	subs	r1, r1, r3
 8006cf6:	460b      	mov	r3, r1
 8006cf8:	009b      	lsls	r3, r3, #2
 8006cfa:	440b      	add	r3, r1
 8006cfc:	1ad1      	subs	r1, r2, r3
 8006cfe:	b2ca      	uxtb	r2, r1
 8006d00:	4b26      	ldr	r3, [pc, #152]	@ (8006d9c <detect_accel_failure+0xdc>)
 8006d02:	701a      	strb	r2, [r3, #0]
    if (accel_buffer_index == 0) {
 8006d04:	4b25      	ldr	r3, [pc, #148]	@ (8006d9c <detect_accel_failure+0xdc>)
 8006d06:	781b      	ldrb	r3, [r3, #0]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d102      	bne.n	8006d12 <detect_accel_failure+0x52>
        accel_buffer_full = 1;
 8006d0c:	4b26      	ldr	r3, [pc, #152]	@ (8006da8 <detect_accel_failure+0xe8>)
 8006d0e:	2201      	movs	r2, #1
 8006d10:	701a      	strb	r2, [r3, #0]
    }

    // Standart sapma hesapla
    float std_dev = calculate_accel_std_deviation();
 8006d12:	f7ff ff4f 	bl	8006bb4 <calculate_accel_std_deviation>
 8006d16:	ed87 0a04 	vstr	s0, [r7, #16]

    // Uu balang zamann flight_algorithm'dan al
	uint32_t algorithm_start_time = flight_algorithm_get_start_time();
 8006d1a:	f7fc faad 	bl	8003278 <flight_algorithm_get_start_time>
 8006d1e:	60f8      	str	r0, [r7, #12]

	// Uu balamsa flight_algorithm'dan gelen zaman kullan
	if (algorithm_start_time > 0) {
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d002      	beq.n	8006d2c <detect_accel_failure+0x6c>
		flight_start_time = algorithm_start_time;
 8006d26:	4a21      	ldr	r2, [pc, #132]	@ (8006dac <detect_accel_failure+0xec>)
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	6013      	str	r3, [r2, #0]
	}

	// Uu fazna gre limit deerlerini belirle
	if (flight_start_time == 0) {
 8006d2c:	4b1f      	ldr	r3, [pc, #124]	@ (8006dac <detect_accel_failure+0xec>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d104      	bne.n	8006d3e <detect_accel_failure+0x7e>
		max_accel = 200.0f;  // Yer hazrlnda gereki olmayan ok yksek deer
 8006d34:	4b1e      	ldr	r3, [pc, #120]	@ (8006db0 <detect_accel_failure+0xf0>)
 8006d36:	61fb      	str	r3, [r7, #28]
		max_std = 100.0f;    // Yer hazrlnda ok yksek standart sapma eii
 8006d38:	4b1e      	ldr	r3, [pc, #120]	@ (8006db4 <detect_accel_failure+0xf4>)
 8006d3a:	61bb      	str	r3, [r7, #24]
 8006d3c:	e014      	b.n	8006d68 <detect_accel_failure+0xa8>
	}
	else {
		// *** UU BALADI - NORMAL ARIZA TESPT ***
		uint32_t flight_elapsed_time = HAL_GetTick() - flight_start_time;
 8006d3e:	f000 ff1b 	bl	8007b78 <HAL_GetTick>
 8006d42:	4602      	mov	r2, r0
 8006d44:	4b19      	ldr	r3, [pc, #100]	@ (8006dac <detect_accel_failure+0xec>)
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	1ad3      	subs	r3, r2, r3
 8006d4a:	60bb      	str	r3, [r7, #8]

		if (flight_elapsed_time < THRUST_PHASE_DURATION_MS) {
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	f643 2297 	movw	r2, #14999	@ 0x3a97
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d804      	bhi.n	8006d60 <detect_accel_failure+0xa0>
			// tki faz - Yksek limitler
			max_accel = ACCEL_MAX_VALUE_THRUST;
 8006d56:	4b18      	ldr	r3, [pc, #96]	@ (8006db8 <detect_accel_failure+0xf8>)
 8006d58:	61fb      	str	r3, [r7, #28]
			max_std = ACCEL_MAX_STD_THRUST;
 8006d5a:	4b18      	ldr	r3, [pc, #96]	@ (8006dbc <detect_accel_failure+0xfc>)
 8006d5c:	61bb      	str	r3, [r7, #24]
 8006d5e:	e003      	b.n	8006d68 <detect_accel_failure+0xa8>
		} else {
			// Seyir faz - Dk limitler
			max_accel = ACCEL_MAX_VALUE_CRUISE;
 8006d60:	4b16      	ldr	r3, [pc, #88]	@ (8006dbc <detect_accel_failure+0xfc>)
 8006d62:	61fb      	str	r3, [r7, #28]
			max_std = ACCEL_MAX_STD_CRUISE;
 8006d64:	4b16      	ldr	r3, [pc, #88]	@ (8006dc0 <detect_accel_failure+0x100>)
 8006d66:	61bb      	str	r3, [r7, #24]
		}
	}

    // vme deeri veya standart sapma limitler dndaysa
    if (accel_abs > max_accel || std_dev > max_std) {
 8006d68:	ed97 7a05 	vldr	s14, [r7, #20]
 8006d6c:	edd7 7a07 	vldr	s15, [r7, #28]
 8006d70:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006d74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d78:	dc08      	bgt.n	8006d8c <detect_accel_failure+0xcc>
 8006d7a:	ed97 7a04 	vldr	s14, [r7, #16]
 8006d7e:	edd7 7a06 	vldr	s15, [r7, #24]
 8006d82:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006d86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d8a:	dd01      	ble.n	8006d90 <detect_accel_failure+0xd0>
        return 1;  // Arza tespit edildi
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	e000      	b.n	8006d92 <detect_accel_failure+0xd2>
    }

    return 0;  // Arza yok
 8006d90:	2300      	movs	r3, #0
}
 8006d92:	4618      	mov	r0, r3
 8006d94:	3720      	adds	r7, #32
 8006d96:	46bd      	mov	sp, r7
 8006d98:	bd80      	pop	{r7, pc}
 8006d9a:	bf00      	nop
 8006d9c:	200017a4 	.word	0x200017a4
 8006da0:	20001790 	.word	0x20001790
 8006da4:	66666667 	.word	0x66666667
 8006da8:	200017a5 	.word	0x200017a5
 8006dac:	2000178c 	.word	0x2000178c
 8006db0:	43480000 	.word	0x43480000
 8006db4:	42c80000 	.word	0x42c80000
 8006db8:	43160000 	.word	0x43160000
 8006dbc:	42480000 	.word	0x42480000
 8006dc0:	41700000 	.word	0x41700000

08006dc4 <sensor_fusion_init>:

/**
 * @brief Initialize the sensor fusion module
 */
void sensor_fusion_init(BME_280_t* BME)
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b084      	sub	sp, #16
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
    KalmanFilter_Init(&kalman);
 8006dcc:	481b      	ldr	r0, [pc, #108]	@ (8006e3c <sensor_fusion_init+0x78>)
 8006dce:	f7fc fa5f 	bl	8003290 <KalmanFilter_Init>

    // Sensrlerinize gre grlt deerlerini ayarlayn
    kalman.process_noise = 0.1f;         // Model grlts
 8006dd2:	4b1a      	ldr	r3, [pc, #104]	@ (8006e3c <sensor_fusion_init+0x78>)
 8006dd4:	4a1a      	ldr	r2, [pc, #104]	@ (8006e40 <sensor_fusion_init+0x7c>)
 8006dd6:	631a      	str	r2, [r3, #48]	@ 0x30
    kalman.measurement_noise_alt = 0.005f;  // BME280 ykseklik grlts
 8006dd8:	4b18      	ldr	r3, [pc, #96]	@ (8006e3c <sensor_fusion_init+0x78>)
 8006dda:	4a1a      	ldr	r2, [pc, #104]	@ (8006e44 <sensor_fusion_init+0x80>)
 8006ddc:	635a      	str	r2, [r3, #52]	@ 0x34
    kalman.measurement_noise_acc = 5.0f;  // BMI088 ivme grlts
 8006dde:	4b17      	ldr	r3, [pc, #92]	@ (8006e3c <sensor_fusion_init+0x78>)
 8006de0:	4a19      	ldr	r2, [pc, #100]	@ (8006e48 <sensor_fusion_init+0x84>)
 8006de2:	639a      	str	r2, [r3, #56]	@ 0x38


    // vme arza tespit deikenlerini sfrla
    for (int i = 0; i < ACCEL_BUFFER_SIZE; i++) {
 8006de4:	2300      	movs	r3, #0
 8006de6:	60fb      	str	r3, [r7, #12]
 8006de8:	e009      	b.n	8006dfe <sensor_fusion_init+0x3a>
        accel_buffer[i] = 0.0f;
 8006dea:	4a18      	ldr	r2, [pc, #96]	@ (8006e4c <sensor_fusion_init+0x88>)
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	009b      	lsls	r3, r3, #2
 8006df0:	4413      	add	r3, r2
 8006df2:	f04f 0200 	mov.w	r2, #0
 8006df6:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < ACCEL_BUFFER_SIZE; i++) {
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	3301      	adds	r3, #1
 8006dfc:	60fb      	str	r3, [r7, #12]
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	2b04      	cmp	r3, #4
 8006e02:	ddf2      	ble.n	8006dea <sensor_fusion_init+0x26>
    }
    accel_buffer_index = 0;
 8006e04:	4b12      	ldr	r3, [pc, #72]	@ (8006e50 <sensor_fusion_init+0x8c>)
 8006e06:	2200      	movs	r2, #0
 8006e08:	701a      	strb	r2, [r3, #0]
    accel_buffer_full = 0;
 8006e0a:	4b12      	ldr	r3, [pc, #72]	@ (8006e54 <sensor_fusion_init+0x90>)
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	701a      	strb	r2, [r3, #0]
    accel_failure_detected = 0;
 8006e10:	4b11      	ldr	r3, [pc, #68]	@ (8006e58 <sensor_fusion_init+0x94>)
 8006e12:	2200      	movs	r2, #0
 8006e14:	701a      	strb	r2, [r3, #0]

    initialized = 1;
 8006e16:	4b11      	ldr	r3, [pc, #68]	@ (8006e5c <sensor_fusion_init+0x98>)
 8006e18:	2201      	movs	r2, #1
 8006e1a:	701a      	strb	r2, [r3, #0]
    reference_altitude = BME->base_altitude;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e20:	4a0f      	ldr	r2, [pc, #60]	@ (8006e60 <sensor_fusion_init+0x9c>)
 8006e22:	6013      	str	r3, [r2, #0]
    last_kalman_update_time = HAL_GetTick();
 8006e24:	f000 fea8 	bl	8007b78 <HAL_GetTick>
 8006e28:	4603      	mov	r3, r0
 8006e2a:	4a0e      	ldr	r2, [pc, #56]	@ (8006e64 <sensor_fusion_init+0xa0>)
 8006e2c:	6013      	str	r3, [r2, #0]
    flight_start_time = 0;
 8006e2e:	4b0e      	ldr	r3, [pc, #56]	@ (8006e68 <sensor_fusion_init+0xa4>)
 8006e30:	2200      	movs	r2, #0
 8006e32:	601a      	str	r2, [r3, #0]
}
 8006e34:	bf00      	nop
 8006e36:	3710      	adds	r7, #16
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bd80      	pop	{r7, pc}
 8006e3c:	20001734 	.word	0x20001734
 8006e40:	3dcccccd 	.word	0x3dcccccd
 8006e44:	3ba3d70a 	.word	0x3ba3d70a
 8006e48:	40a00000 	.word	0x40a00000
 8006e4c:	20001790 	.word	0x20001790
 8006e50:	200017a4 	.word	0x200017a4
 8006e54:	200017a5 	.word	0x200017a5
 8006e58:	200017a6 	.word	0x200017a6
 8006e5c:	20001780 	.word	0x20001780
 8006e60:	20001784 	.word	0x20001784
 8006e64:	20001788 	.word	0x20001788
 8006e68:	2000178c 	.word	0x2000178c
 8006e6c:	00000000 	.word	0x00000000

08006e70 <sensor_fusion_update_kalman>:

/**
 * @brief Update sensor fusion with new measurements (Kalman filter)
 */
void sensor_fusion_update_kalman(BME_280_t* BME, bmi088_struct_t* BMI, sensor_fusion_t* sensor)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b08a      	sub	sp, #40	@ 0x28
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	60f8      	str	r0, [r7, #12]
 8006e78:	60b9      	str	r1, [r7, #8]
 8006e7a:	607a      	str	r2, [r7, #4]
    // Get current time for automatic delta calculation
    uint32_t current_time = HAL_GetTick();
 8006e7c:	f000 fe7c 	bl	8007b78 <HAL_GetTick>
 8006e80:	6238      	str	r0, [r7, #32]

    // Calculate time difference in seconds
    float time_sec = (current_time - last_kalman_update_time) / 1000.0f;
 8006e82:	4b4b      	ldr	r3, [pc, #300]	@ (8006fb0 <sensor_fusion_update_kalman+0x140>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	6a3a      	ldr	r2, [r7, #32]
 8006e88:	1ad3      	subs	r3, r2, r3
 8006e8a:	ee07 3a90 	vmov	s15, r3
 8006e8e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006e92:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8006fb4 <sensor_fusion_update_kalman+0x144>
 8006e96:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006e9a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // Update the last update time
    last_kalman_update_time = current_time;
 8006e9e:	4a44      	ldr	r2, [pc, #272]	@ (8006fb0 <sensor_fusion_update_kalman+0x140>)
 8006ea0:	6a3b      	ldr	r3, [r7, #32]
 8006ea2:	6013      	str	r3, [r2, #0]

    float altitude = BME->altitude;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	6a1b      	ldr	r3, [r3, #32]
 8006ea8:	61fb      	str	r3, [r7, #28]

    // Ensure time is valid (never zero or negative)
    if (time_sec <= 0.001f) {
 8006eaa:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8006eae:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8006fb8 <sensor_fusion_update_kalman+0x148>
 8006eb2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006eb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006eba:	d801      	bhi.n	8006ec0 <sensor_fusion_update_kalman+0x50>
        time_sec = 0.01f; // Use default time step if invalid
 8006ebc:	4b3f      	ldr	r3, [pc, #252]	@ (8006fbc <sensor_fusion_update_kalman+0x14c>)
 8006ebe:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    // Calculate vertical acceleration by compensating for gravity using IMU orientation
    float angle_rad = BMI->datas.theta * (M_PI / 180.0f);  // dereceyse radyana evir
 8006ec0:	68bb      	ldr	r3, [r7, #8]
 8006ec2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	f7f9 fb5f 	bl	8000588 <__aeabi_f2d>
 8006eca:	a335      	add	r3, pc, #212	@ (adr r3, 8006fa0 <sensor_fusion_update_kalman+0x130>)
 8006ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ed0:	f7f9 fbb2 	bl	8000638 <__aeabi_dmul>
 8006ed4:	4602      	mov	r2, r0
 8006ed6:	460b      	mov	r3, r1
 8006ed8:	4610      	mov	r0, r2
 8006eda:	4619      	mov	r1, r3
 8006edc:	f7f9 fea4 	bl	8000c28 <__aeabi_d2f>
 8006ee0:	4603      	mov	r3, r0
 8006ee2:	61bb      	str	r3, [r7, #24]

    // Yerekimi ivmesinin lokal z eksenindeki bileeni
    float g_local_z = 9.81f * cos(angle_rad);
 8006ee4:	69b8      	ldr	r0, [r7, #24]
 8006ee6:	f7f9 fb4f 	bl	8000588 <__aeabi_f2d>
 8006eea:	4602      	mov	r2, r0
 8006eec:	460b      	mov	r3, r1
 8006eee:	ec43 2b10 	vmov	d0, r2, r3
 8006ef2:	f00d f815 	bl	8013f20 <cos>
 8006ef6:	ec51 0b10 	vmov	r0, r1, d0
 8006efa:	a32b      	add	r3, pc, #172	@ (adr r3, 8006fa8 <sensor_fusion_update_kalman+0x138>)
 8006efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f00:	f7f9 fb9a 	bl	8000638 <__aeabi_dmul>
 8006f04:	4602      	mov	r2, r0
 8006f06:	460b      	mov	r3, r1
 8006f08:	4610      	mov	r0, r2
 8006f0a:	4619      	mov	r1, r3
 8006f0c:	f7f9 fe8c 	bl	8000c28 <__aeabi_d2f>
 8006f10:	4603      	mov	r3, r0
 8006f12:	617b      	str	r3, [r7, #20]

    // Gerek ivmeyi hesapla:
    float accel_z_corrected = BMI->datas.acc_z - g_local_z;
 8006f14:	68bb      	ldr	r3, [r7, #8]
 8006f16:	ed93 7a19 	vldr	s14, [r3, #100]	@ 0x64
 8006f1a:	edd7 7a05 	vldr	s15, [r7, #20]
 8006f1e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006f22:	edc7 7a04 	vstr	s15, [r7, #16]

    // vme sensr arza tespiti
    accel_failure_detected = detect_accel_failure(accel_z_corrected);
 8006f26:	ed97 0a04 	vldr	s0, [r7, #16]
 8006f2a:	f7ff fec9 	bl	8006cc0 <detect_accel_failure>
 8006f2e:	4603      	mov	r3, r0
 8006f30:	461a      	mov	r2, r3
 8006f32:	4b23      	ldr	r3, [pc, #140]	@ (8006fc0 <sensor_fusion_update_kalman+0x150>)
 8006f34:	701a      	strb	r2, [r3, #0]

    // Arza durumuna gre Kalman filtresi parametrelerini gncelle
    if (accel_failure_detected) {
 8006f36:	4b22      	ldr	r3, [pc, #136]	@ (8006fc0 <sensor_fusion_update_kalman+0x150>)
 8006f38:	781b      	ldrb	r3, [r3, #0]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d003      	beq.n	8006f46 <sensor_fusion_update_kalman+0xd6>
        // Arza tespit edildi - ivme sensrne ok az gven
        kalman.measurement_noise_acc = 50.0f;
 8006f3e:	4b21      	ldr	r3, [pc, #132]	@ (8006fc4 <sensor_fusion_update_kalman+0x154>)
 8006f40:	4a21      	ldr	r2, [pc, #132]	@ (8006fc8 <sensor_fusion_update_kalman+0x158>)
 8006f42:	639a      	str	r2, [r3, #56]	@ 0x38
 8006f44:	e002      	b.n	8006f4c <sensor_fusion_update_kalman+0xdc>
    } else {
        // Normal durum - normal gven
        kalman.measurement_noise_acc = 0.3f;
 8006f46:	4b1f      	ldr	r3, [pc, #124]	@ (8006fc4 <sensor_fusion_update_kalman+0x154>)
 8006f48:	4a20      	ldr	r2, [pc, #128]	@ (8006fcc <sensor_fusion_update_kalman+0x15c>)
 8006f4a:	639a      	str	r2, [r3, #56]	@ 0x38
    }

    // Only update if initialized
    if (initialized) {
 8006f4c:	4b20      	ldr	r3, [pc, #128]	@ (8006fd0 <sensor_fusion_update_kalman+0x160>)
 8006f4e:	781b      	ldrb	r3, [r3, #0]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d020      	beq.n	8006f96 <sensor_fusion_update_kalman+0x126>
        sensor->filtered_altitude = KalmanFilter_Update(&kalman, altitude, accel_z_corrected, time_sec);
 8006f54:	ed97 1a09 	vldr	s2, [r7, #36]	@ 0x24
 8006f58:	edd7 0a04 	vldr	s1, [r7, #16]
 8006f5c:	ed97 0a07 	vldr	s0, [r7, #28]
 8006f60:	4818      	ldr	r0, [pc, #96]	@ (8006fc4 <sensor_fusion_update_kalman+0x154>)
 8006f62:	f7fc f9ef 	bl	8003344 <KalmanFilter_Update>
 8006f66:	eef0 7a40 	vmov.f32	s15, s0
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	edc3 7a00 	vstr	s15, [r3]
        sensor->apogeeDetect = KalmanFilter_IsApogeeDetected(&kalman);
 8006f70:	4814      	ldr	r0, [pc, #80]	@ (8006fc4 <sensor_fusion_update_kalman+0x154>)
 8006f72:	f7fd fbcb 	bl	800470c <KalmanFilter_IsApogeeDetected>
 8006f76:	4603      	mov	r3, r0
 8006f78:	b2da      	uxtb	r2, r3
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	761a      	strb	r2, [r3, #24]
        sensor->velocity = Kalman_Get_Velocity(&kalman);
 8006f7e:	4811      	ldr	r0, [pc, #68]	@ (8006fc4 <sensor_fusion_update_kalman+0x154>)
 8006f80:	f7fd fbb5 	bl	80046ee <Kalman_Get_Velocity>
 8006f84:	eef0 7a40 	vmov.f32	s15, s0
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	edc3 7a01 	vstr	s15, [r3, #4]
            sensor->velocity = (sensor->filtered_altitude - prev_altitude) / time_sec;
        }
        prev_altitude = sensor->filtered_altitude;*/

        // Arza durumunu sensor yapsna ekleyelim (telemetri iin kullanlabilir)
        sensor->accel_failure = accel_failure_detected;
 8006f8e:	4b0c      	ldr	r3, [pc, #48]	@ (8006fc0 <sensor_fusion_update_kalman+0x150>)
 8006f90:	781a      	ldrb	r2, [r3, #0]
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	765a      	strb	r2, [r3, #25]
    }
}
 8006f96:	bf00      	nop
 8006f98:	3728      	adds	r7, #40	@ 0x28
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	bd80      	pop	{r7, pc}
 8006f9e:	bf00      	nop
 8006fa0:	a2529d39 	.word	0xa2529d39
 8006fa4:	3f91df46 	.word	0x3f91df46
 8006fa8:	60000000 	.word	0x60000000
 8006fac:	40239eb8 	.word	0x40239eb8
 8006fb0:	20001788 	.word	0x20001788
 8006fb4:	447a0000 	.word	0x447a0000
 8006fb8:	3a83126f 	.word	0x3a83126f
 8006fbc:	3c23d70a 	.word	0x3c23d70a
 8006fc0:	200017a6 	.word	0x200017a6
 8006fc4:	20001734 	.word	0x20001734
 8006fc8:	42480000 	.word	0x42480000
 8006fcc:	3e99999a 	.word	0x3e99999a
 8006fd0:	20001780 	.word	0x20001780

08006fd4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006fd4:	b480      	push	{r7}
 8006fd6:	b083      	sub	sp, #12
 8006fd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006fda:	2300      	movs	r3, #0
 8006fdc:	607b      	str	r3, [r7, #4]
 8006fde:	4b10      	ldr	r3, [pc, #64]	@ (8007020 <HAL_MspInit+0x4c>)
 8006fe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fe2:	4a0f      	ldr	r2, [pc, #60]	@ (8007020 <HAL_MspInit+0x4c>)
 8006fe4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006fe8:	6453      	str	r3, [r2, #68]	@ 0x44
 8006fea:	4b0d      	ldr	r3, [pc, #52]	@ (8007020 <HAL_MspInit+0x4c>)
 8006fec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006ff2:	607b      	str	r3, [r7, #4]
 8006ff4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	603b      	str	r3, [r7, #0]
 8006ffa:	4b09      	ldr	r3, [pc, #36]	@ (8007020 <HAL_MspInit+0x4c>)
 8006ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ffe:	4a08      	ldr	r2, [pc, #32]	@ (8007020 <HAL_MspInit+0x4c>)
 8007000:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007004:	6413      	str	r3, [r2, #64]	@ 0x40
 8007006:	4b06      	ldr	r3, [pc, #24]	@ (8007020 <HAL_MspInit+0x4c>)
 8007008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800700a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800700e:	603b      	str	r3, [r7, #0]
 8007010:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007012:	bf00      	nop
 8007014:	370c      	adds	r7, #12
 8007016:	46bd      	mov	sp, r7
 8007018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701c:	4770      	bx	lr
 800701e:	bf00      	nop
 8007020:	40023800 	.word	0x40023800

08007024 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b08e      	sub	sp, #56	@ 0x38
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800702c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007030:	2200      	movs	r2, #0
 8007032:	601a      	str	r2, [r3, #0]
 8007034:	605a      	str	r2, [r3, #4]
 8007036:	609a      	str	r2, [r3, #8]
 8007038:	60da      	str	r2, [r3, #12]
 800703a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	4a45      	ldr	r2, [pc, #276]	@ (8007158 <HAL_ADC_MspInit+0x134>)
 8007042:	4293      	cmp	r3, r2
 8007044:	d128      	bne.n	8007098 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8007046:	2300      	movs	r3, #0
 8007048:	623b      	str	r3, [r7, #32]
 800704a:	4b44      	ldr	r3, [pc, #272]	@ (800715c <HAL_ADC_MspInit+0x138>)
 800704c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800704e:	4a43      	ldr	r2, [pc, #268]	@ (800715c <HAL_ADC_MspInit+0x138>)
 8007050:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007054:	6453      	str	r3, [r2, #68]	@ 0x44
 8007056:	4b41      	ldr	r3, [pc, #260]	@ (800715c <HAL_ADC_MspInit+0x138>)
 8007058:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800705a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800705e:	623b      	str	r3, [r7, #32]
 8007060:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007062:	2300      	movs	r3, #0
 8007064:	61fb      	str	r3, [r7, #28]
 8007066:	4b3d      	ldr	r3, [pc, #244]	@ (800715c <HAL_ADC_MspInit+0x138>)
 8007068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800706a:	4a3c      	ldr	r2, [pc, #240]	@ (800715c <HAL_ADC_MspInit+0x138>)
 800706c:	f043 0302 	orr.w	r3, r3, #2
 8007070:	6313      	str	r3, [r2, #48]	@ 0x30
 8007072:	4b3a      	ldr	r3, [pc, #232]	@ (800715c <HAL_ADC_MspInit+0x138>)
 8007074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007076:	f003 0302 	and.w	r3, r3, #2
 800707a:	61fb      	str	r3, [r7, #28]
 800707c:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800707e:	2302      	movs	r3, #2
 8007080:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007082:	2303      	movs	r3, #3
 8007084:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007086:	2300      	movs	r3, #0
 8007088:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800708a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800708e:	4619      	mov	r1, r3
 8007090:	4833      	ldr	r0, [pc, #204]	@ (8007160 <HAL_ADC_MspInit+0x13c>)
 8007092:	f001 ff6f 	bl	8008f74 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8007096:	e05a      	b.n	800714e <HAL_ADC_MspInit+0x12a>
  else if(hadc->Instance==ADC2)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	4a31      	ldr	r2, [pc, #196]	@ (8007164 <HAL_ADC_MspInit+0x140>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d128      	bne.n	80070f4 <HAL_ADC_MspInit+0xd0>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80070a2:	2300      	movs	r3, #0
 80070a4:	61bb      	str	r3, [r7, #24]
 80070a6:	4b2d      	ldr	r3, [pc, #180]	@ (800715c <HAL_ADC_MspInit+0x138>)
 80070a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070aa:	4a2c      	ldr	r2, [pc, #176]	@ (800715c <HAL_ADC_MspInit+0x138>)
 80070ac:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80070b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80070b2:	4b2a      	ldr	r3, [pc, #168]	@ (800715c <HAL_ADC_MspInit+0x138>)
 80070b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80070ba:	61bb      	str	r3, [r7, #24]
 80070bc:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80070be:	2300      	movs	r3, #0
 80070c0:	617b      	str	r3, [r7, #20]
 80070c2:	4b26      	ldr	r3, [pc, #152]	@ (800715c <HAL_ADC_MspInit+0x138>)
 80070c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070c6:	4a25      	ldr	r2, [pc, #148]	@ (800715c <HAL_ADC_MspInit+0x138>)
 80070c8:	f043 0304 	orr.w	r3, r3, #4
 80070cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80070ce:	4b23      	ldr	r3, [pc, #140]	@ (800715c <HAL_ADC_MspInit+0x138>)
 80070d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070d2:	f003 0304 	and.w	r3, r3, #4
 80070d6:	617b      	str	r3, [r7, #20]
 80070d8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80070da:	2301      	movs	r3, #1
 80070dc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80070de:	2303      	movs	r3, #3
 80070e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070e2:	2300      	movs	r3, #0
 80070e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80070e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80070ea:	4619      	mov	r1, r3
 80070ec:	481e      	ldr	r0, [pc, #120]	@ (8007168 <HAL_ADC_MspInit+0x144>)
 80070ee:	f001 ff41 	bl	8008f74 <HAL_GPIO_Init>
}
 80070f2:	e02c      	b.n	800714e <HAL_ADC_MspInit+0x12a>
  else if(hadc->Instance==ADC3)
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	4a1c      	ldr	r2, [pc, #112]	@ (800716c <HAL_ADC_MspInit+0x148>)
 80070fa:	4293      	cmp	r3, r2
 80070fc:	d127      	bne.n	800714e <HAL_ADC_MspInit+0x12a>
    __HAL_RCC_ADC3_CLK_ENABLE();
 80070fe:	2300      	movs	r3, #0
 8007100:	613b      	str	r3, [r7, #16]
 8007102:	4b16      	ldr	r3, [pc, #88]	@ (800715c <HAL_ADC_MspInit+0x138>)
 8007104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007106:	4a15      	ldr	r2, [pc, #84]	@ (800715c <HAL_ADC_MspInit+0x138>)
 8007108:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800710c:	6453      	str	r3, [r2, #68]	@ 0x44
 800710e:	4b13      	ldr	r3, [pc, #76]	@ (800715c <HAL_ADC_MspInit+0x138>)
 8007110:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007112:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007116:	613b      	str	r3, [r7, #16]
 8007118:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800711a:	2300      	movs	r3, #0
 800711c:	60fb      	str	r3, [r7, #12]
 800711e:	4b0f      	ldr	r3, [pc, #60]	@ (800715c <HAL_ADC_MspInit+0x138>)
 8007120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007122:	4a0e      	ldr	r2, [pc, #56]	@ (800715c <HAL_ADC_MspInit+0x138>)
 8007124:	f043 0304 	orr.w	r3, r3, #4
 8007128:	6313      	str	r3, [r2, #48]	@ 0x30
 800712a:	4b0c      	ldr	r3, [pc, #48]	@ (800715c <HAL_ADC_MspInit+0x138>)
 800712c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800712e:	f003 0304 	and.w	r3, r3, #4
 8007132:	60fb      	str	r3, [r7, #12]
 8007134:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8007136:	2302      	movs	r3, #2
 8007138:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800713a:	2303      	movs	r3, #3
 800713c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800713e:	2300      	movs	r3, #0
 8007140:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007142:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007146:	4619      	mov	r1, r3
 8007148:	4807      	ldr	r0, [pc, #28]	@ (8007168 <HAL_ADC_MspInit+0x144>)
 800714a:	f001 ff13 	bl	8008f74 <HAL_GPIO_Init>
}
 800714e:	bf00      	nop
 8007150:	3738      	adds	r7, #56	@ 0x38
 8007152:	46bd      	mov	sp, r7
 8007154:	bd80      	pop	{r7, pc}
 8007156:	bf00      	nop
 8007158:	40012000 	.word	0x40012000
 800715c:	40023800 	.word	0x40023800
 8007160:	40020400 	.word	0x40020400
 8007164:	40012100 	.word	0x40012100
 8007168:	40020800 	.word	0x40020800
 800716c:	40012200 	.word	0x40012200

08007170 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8007170:	b580      	push	{r7, lr}
 8007172:	b08c      	sub	sp, #48	@ 0x30
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007178:	f107 031c 	add.w	r3, r7, #28
 800717c:	2200      	movs	r2, #0
 800717e:	601a      	str	r2, [r3, #0]
 8007180:	605a      	str	r2, [r3, #4]
 8007182:	609a      	str	r2, [r3, #8]
 8007184:	60da      	str	r2, [r3, #12]
 8007186:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	4a5d      	ldr	r2, [pc, #372]	@ (8007304 <HAL_I2C_MspInit+0x194>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d163      	bne.n	800725a <HAL_I2C_MspInit+0xea>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007192:	2300      	movs	r3, #0
 8007194:	61bb      	str	r3, [r7, #24]
 8007196:	4b5c      	ldr	r3, [pc, #368]	@ (8007308 <HAL_I2C_MspInit+0x198>)
 8007198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800719a:	4a5b      	ldr	r2, [pc, #364]	@ (8007308 <HAL_I2C_MspInit+0x198>)
 800719c:	f043 0302 	orr.w	r3, r3, #2
 80071a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80071a2:	4b59      	ldr	r3, [pc, #356]	@ (8007308 <HAL_I2C_MspInit+0x198>)
 80071a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071a6:	f003 0302 	and.w	r3, r3, #2
 80071aa:	61bb      	str	r3, [r7, #24]
 80071ac:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80071ae:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80071b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80071b4:	2312      	movs	r3, #18
 80071b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071b8:	2300      	movs	r3, #0
 80071ba:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80071bc:	2303      	movs	r3, #3
 80071be:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80071c0:	2304      	movs	r3, #4
 80071c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80071c4:	f107 031c 	add.w	r3, r7, #28
 80071c8:	4619      	mov	r1, r3
 80071ca:	4850      	ldr	r0, [pc, #320]	@ (800730c <HAL_I2C_MspInit+0x19c>)
 80071cc:	f001 fed2 	bl	8008f74 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80071d0:	2300      	movs	r3, #0
 80071d2:	617b      	str	r3, [r7, #20]
 80071d4:	4b4c      	ldr	r3, [pc, #304]	@ (8007308 <HAL_I2C_MspInit+0x198>)
 80071d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071d8:	4a4b      	ldr	r2, [pc, #300]	@ (8007308 <HAL_I2C_MspInit+0x198>)
 80071da:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80071de:	6413      	str	r3, [r2, #64]	@ 0x40
 80071e0:	4b49      	ldr	r3, [pc, #292]	@ (8007308 <HAL_I2C_MspInit+0x198>)
 80071e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80071e8:	617b      	str	r3, [r7, #20]
 80071ea:	697b      	ldr	r3, [r7, #20]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 80071ec:	4b48      	ldr	r3, [pc, #288]	@ (8007310 <HAL_I2C_MspInit+0x1a0>)
 80071ee:	4a49      	ldr	r2, [pc, #292]	@ (8007314 <HAL_I2C_MspInit+0x1a4>)
 80071f0:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 80071f2:	4b47      	ldr	r3, [pc, #284]	@ (8007310 <HAL_I2C_MspInit+0x1a0>)
 80071f4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80071f8:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80071fa:	4b45      	ldr	r3, [pc, #276]	@ (8007310 <HAL_I2C_MspInit+0x1a0>)
 80071fc:	2200      	movs	r2, #0
 80071fe:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007200:	4b43      	ldr	r3, [pc, #268]	@ (8007310 <HAL_I2C_MspInit+0x1a0>)
 8007202:	2200      	movs	r2, #0
 8007204:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007206:	4b42      	ldr	r3, [pc, #264]	@ (8007310 <HAL_I2C_MspInit+0x1a0>)
 8007208:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800720c:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800720e:	4b40      	ldr	r3, [pc, #256]	@ (8007310 <HAL_I2C_MspInit+0x1a0>)
 8007210:	2200      	movs	r2, #0
 8007212:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007214:	4b3e      	ldr	r3, [pc, #248]	@ (8007310 <HAL_I2C_MspInit+0x1a0>)
 8007216:	2200      	movs	r2, #0
 8007218:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 800721a:	4b3d      	ldr	r3, [pc, #244]	@ (8007310 <HAL_I2C_MspInit+0x1a0>)
 800721c:	2200      	movs	r2, #0
 800721e:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8007220:	4b3b      	ldr	r3, [pc, #236]	@ (8007310 <HAL_I2C_MspInit+0x1a0>)
 8007222:	2200      	movs	r2, #0
 8007224:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007226:	4b3a      	ldr	r3, [pc, #232]	@ (8007310 <HAL_I2C_MspInit+0x1a0>)
 8007228:	2200      	movs	r2, #0
 800722a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 800722c:	4838      	ldr	r0, [pc, #224]	@ (8007310 <HAL_I2C_MspInit+0x1a0>)
 800722e:	f001 fa27 	bl	8008680 <HAL_DMA_Init>
 8007232:	4603      	mov	r3, r0
 8007234:	2b00      	cmp	r3, #0
 8007236:	d001      	beq.n	800723c <HAL_I2C_MspInit+0xcc>
    {
      Error_Handler();
 8007238:	f7fe fb32 	bl	80058a0 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	4a34      	ldr	r2, [pc, #208]	@ (8007310 <HAL_I2C_MspInit+0x1a0>)
 8007240:	639a      	str	r2, [r3, #56]	@ 0x38
 8007242:	4a33      	ldr	r2, [pc, #204]	@ (8007310 <HAL_I2C_MspInit+0x1a0>)
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8007248:	2200      	movs	r2, #0
 800724a:	2100      	movs	r1, #0
 800724c:	201f      	movs	r0, #31
 800724e:	f001 f9d2 	bl	80085f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8007252:	201f      	movs	r0, #31
 8007254:	f001 f9eb 	bl	800862e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8007258:	e050      	b.n	80072fc <HAL_I2C_MspInit+0x18c>
  else if(hi2c->Instance==I2C3)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	4a2e      	ldr	r2, [pc, #184]	@ (8007318 <HAL_I2C_MspInit+0x1a8>)
 8007260:	4293      	cmp	r3, r2
 8007262:	d14b      	bne.n	80072fc <HAL_I2C_MspInit+0x18c>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007264:	2300      	movs	r3, #0
 8007266:	613b      	str	r3, [r7, #16]
 8007268:	4b27      	ldr	r3, [pc, #156]	@ (8007308 <HAL_I2C_MspInit+0x198>)
 800726a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800726c:	4a26      	ldr	r2, [pc, #152]	@ (8007308 <HAL_I2C_MspInit+0x198>)
 800726e:	f043 0304 	orr.w	r3, r3, #4
 8007272:	6313      	str	r3, [r2, #48]	@ 0x30
 8007274:	4b24      	ldr	r3, [pc, #144]	@ (8007308 <HAL_I2C_MspInit+0x198>)
 8007276:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007278:	f003 0304 	and.w	r3, r3, #4
 800727c:	613b      	str	r3, [r7, #16]
 800727e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007280:	2300      	movs	r3, #0
 8007282:	60fb      	str	r3, [r7, #12]
 8007284:	4b20      	ldr	r3, [pc, #128]	@ (8007308 <HAL_I2C_MspInit+0x198>)
 8007286:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007288:	4a1f      	ldr	r2, [pc, #124]	@ (8007308 <HAL_I2C_MspInit+0x198>)
 800728a:	f043 0301 	orr.w	r3, r3, #1
 800728e:	6313      	str	r3, [r2, #48]	@ 0x30
 8007290:	4b1d      	ldr	r3, [pc, #116]	@ (8007308 <HAL_I2C_MspInit+0x198>)
 8007292:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007294:	f003 0301 	and.w	r3, r3, #1
 8007298:	60fb      	str	r3, [r7, #12]
 800729a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800729c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80072a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80072a2:	2312      	movs	r3, #18
 80072a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072a6:	2300      	movs	r3, #0
 80072a8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80072aa:	2303      	movs	r3, #3
 80072ac:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80072ae:	2304      	movs	r3, #4
 80072b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80072b2:	f107 031c 	add.w	r3, r7, #28
 80072b6:	4619      	mov	r1, r3
 80072b8:	4818      	ldr	r0, [pc, #96]	@ (800731c <HAL_I2C_MspInit+0x1ac>)
 80072ba:	f001 fe5b 	bl	8008f74 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80072be:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80072c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80072c4:	2312      	movs	r3, #18
 80072c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072c8:	2300      	movs	r3, #0
 80072ca:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80072cc:	2303      	movs	r3, #3
 80072ce:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80072d0:	2304      	movs	r3, #4
 80072d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80072d4:	f107 031c 	add.w	r3, r7, #28
 80072d8:	4619      	mov	r1, r3
 80072da:	4811      	ldr	r0, [pc, #68]	@ (8007320 <HAL_I2C_MspInit+0x1b0>)
 80072dc:	f001 fe4a 	bl	8008f74 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80072e0:	2300      	movs	r3, #0
 80072e2:	60bb      	str	r3, [r7, #8]
 80072e4:	4b08      	ldr	r3, [pc, #32]	@ (8007308 <HAL_I2C_MspInit+0x198>)
 80072e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072e8:	4a07      	ldr	r2, [pc, #28]	@ (8007308 <HAL_I2C_MspInit+0x198>)
 80072ea:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80072ee:	6413      	str	r3, [r2, #64]	@ 0x40
 80072f0:	4b05      	ldr	r3, [pc, #20]	@ (8007308 <HAL_I2C_MspInit+0x198>)
 80072f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072f4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80072f8:	60bb      	str	r3, [r7, #8]
 80072fa:	68bb      	ldr	r3, [r7, #8]
}
 80072fc:	bf00      	nop
 80072fe:	3730      	adds	r7, #48	@ 0x30
 8007300:	46bd      	mov	sp, r7
 8007302:	bd80      	pop	{r7, pc}
 8007304:	40005400 	.word	0x40005400
 8007308:	40023800 	.word	0x40023800
 800730c:	40020400 	.word	0x40020400
 8007310:	200012a0 	.word	0x200012a0
 8007314:	40026010 	.word	0x40026010
 8007318:	40005c00 	.word	0x40005c00
 800731c:	40020800 	.word	0x40020800
 8007320:	40020000 	.word	0x40020000

08007324 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8007324:	b580      	push	{r7, lr}
 8007326:	b082      	sub	sp, #8
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	4a1a      	ldr	r2, [pc, #104]	@ (800739c <HAL_I2C_MspDeInit+0x78>)
 8007332:	4293      	cmp	r3, r2
 8007334:	d118      	bne.n	8007368 <HAL_I2C_MspDeInit+0x44>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8007336:	4b1a      	ldr	r3, [pc, #104]	@ (80073a0 <HAL_I2C_MspDeInit+0x7c>)
 8007338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800733a:	4a19      	ldr	r2, [pc, #100]	@ (80073a0 <HAL_I2C_MspDeInit+0x7c>)
 800733c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007340:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8007342:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8007346:	4817      	ldr	r0, [pc, #92]	@ (80073a4 <HAL_I2C_MspDeInit+0x80>)
 8007348:	f001 ffa8 	bl	800929c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 800734c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007350:	4814      	ldr	r0, [pc, #80]	@ (80073a4 <HAL_I2C_MspDeInit+0x80>)
 8007352:	f001 ffa3 	bl	800929c <HAL_GPIO_DeInit>

    /* I2C1 DMA DeInit */
    HAL_DMA_DeInit(hi2c->hdmarx);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800735a:	4618      	mov	r0, r3
 800735c:	f001 fa3e 	bl	80087dc <HAL_DMA_DeInit>

    /* I2C1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 8007360:	201f      	movs	r0, #31
 8007362:	f001 f972 	bl	800864a <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 8007366:	e014      	b.n	8007392 <HAL_I2C_MspDeInit+0x6e>
  else if(hi2c->Instance==I2C3)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	4a0e      	ldr	r2, [pc, #56]	@ (80073a8 <HAL_I2C_MspDeInit+0x84>)
 800736e:	4293      	cmp	r3, r2
 8007370:	d10f      	bne.n	8007392 <HAL_I2C_MspDeInit+0x6e>
    __HAL_RCC_I2C3_CLK_DISABLE();
 8007372:	4b0b      	ldr	r3, [pc, #44]	@ (80073a0 <HAL_I2C_MspDeInit+0x7c>)
 8007374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007376:	4a0a      	ldr	r2, [pc, #40]	@ (80073a0 <HAL_I2C_MspDeInit+0x7c>)
 8007378:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800737c:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_9);
 800737e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007382:	480a      	ldr	r0, [pc, #40]	@ (80073ac <HAL_I2C_MspDeInit+0x88>)
 8007384:	f001 ff8a 	bl	800929c <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
 8007388:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800738c:	4808      	ldr	r0, [pc, #32]	@ (80073b0 <HAL_I2C_MspDeInit+0x8c>)
 800738e:	f001 ff85 	bl	800929c <HAL_GPIO_DeInit>
}
 8007392:	bf00      	nop
 8007394:	3708      	adds	r7, #8
 8007396:	46bd      	mov	sp, r7
 8007398:	bd80      	pop	{r7, pc}
 800739a:	bf00      	nop
 800739c:	40005400 	.word	0x40005400
 80073a0:	40023800 	.word	0x40023800
 80073a4:	40020400 	.word	0x40020400
 80073a8:	40005c00 	.word	0x40005c00
 80073ac:	40020800 	.word	0x40020800
 80073b0:	40020000 	.word	0x40020000

080073b4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80073b4:	b580      	push	{r7, lr}
 80073b6:	b084      	sub	sp, #16
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073c4:	d115      	bne.n	80073f2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80073c6:	2300      	movs	r3, #0
 80073c8:	60fb      	str	r3, [r7, #12]
 80073ca:	4b0c      	ldr	r3, [pc, #48]	@ (80073fc <HAL_TIM_Base_MspInit+0x48>)
 80073cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073ce:	4a0b      	ldr	r2, [pc, #44]	@ (80073fc <HAL_TIM_Base_MspInit+0x48>)
 80073d0:	f043 0301 	orr.w	r3, r3, #1
 80073d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80073d6:	4b09      	ldr	r3, [pc, #36]	@ (80073fc <HAL_TIM_Base_MspInit+0x48>)
 80073d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073da:	f003 0301 	and.w	r3, r3, #1
 80073de:	60fb      	str	r3, [r7, #12]
 80073e0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80073e2:	2200      	movs	r2, #0
 80073e4:	2100      	movs	r1, #0
 80073e6:	201c      	movs	r0, #28
 80073e8:	f001 f905 	bl	80085f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80073ec:	201c      	movs	r0, #28
 80073ee:	f001 f91e 	bl	800862e <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80073f2:	bf00      	nop
 80073f4:	3710      	adds	r7, #16
 80073f6:	46bd      	mov	sp, r7
 80073f8:	bd80      	pop	{r7, pc}
 80073fa:	bf00      	nop
 80073fc:	40023800 	.word	0x40023800

08007400 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007400:	b580      	push	{r7, lr}
 8007402:	b08e      	sub	sp, #56	@ 0x38
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007408:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800740c:	2200      	movs	r2, #0
 800740e:	601a      	str	r2, [r3, #0]
 8007410:	605a      	str	r2, [r3, #4]
 8007412:	609a      	str	r2, [r3, #8]
 8007414:	60da      	str	r2, [r3, #12]
 8007416:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	4a9c      	ldr	r2, [pc, #624]	@ (8007690 <HAL_UART_MspInit+0x290>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d162      	bne.n	80074e8 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8007422:	2300      	movs	r3, #0
 8007424:	623b      	str	r3, [r7, #32]
 8007426:	4b9b      	ldr	r3, [pc, #620]	@ (8007694 <HAL_UART_MspInit+0x294>)
 8007428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800742a:	4a9a      	ldr	r2, [pc, #616]	@ (8007694 <HAL_UART_MspInit+0x294>)
 800742c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007430:	6413      	str	r3, [r2, #64]	@ 0x40
 8007432:	4b98      	ldr	r3, [pc, #608]	@ (8007694 <HAL_UART_MspInit+0x294>)
 8007434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007436:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800743a:	623b      	str	r3, [r7, #32]
 800743c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800743e:	2300      	movs	r3, #0
 8007440:	61fb      	str	r3, [r7, #28]
 8007442:	4b94      	ldr	r3, [pc, #592]	@ (8007694 <HAL_UART_MspInit+0x294>)
 8007444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007446:	4a93      	ldr	r2, [pc, #588]	@ (8007694 <HAL_UART_MspInit+0x294>)
 8007448:	f043 0301 	orr.w	r3, r3, #1
 800744c:	6313      	str	r3, [r2, #48]	@ 0x30
 800744e:	4b91      	ldr	r3, [pc, #580]	@ (8007694 <HAL_UART_MspInit+0x294>)
 8007450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007452:	f003 0301 	and.w	r3, r3, #1
 8007456:	61fb      	str	r3, [r7, #28]
 8007458:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800745a:	2303      	movs	r3, #3
 800745c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800745e:	2302      	movs	r3, #2
 8007460:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007462:	2300      	movs	r3, #0
 8007464:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007466:	2303      	movs	r3, #3
 8007468:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800746a:	2308      	movs	r3, #8
 800746c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800746e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007472:	4619      	mov	r1, r3
 8007474:	4888      	ldr	r0, [pc, #544]	@ (8007698 <HAL_UART_MspInit+0x298>)
 8007476:	f001 fd7d 	bl	8008f74 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 800747a:	4b88      	ldr	r3, [pc, #544]	@ (800769c <HAL_UART_MspInit+0x29c>)
 800747c:	4a88      	ldr	r2, [pc, #544]	@ (80076a0 <HAL_UART_MspInit+0x2a0>)
 800747e:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 8007480:	4b86      	ldr	r3, [pc, #536]	@ (800769c <HAL_UART_MspInit+0x29c>)
 8007482:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8007486:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007488:	4b84      	ldr	r3, [pc, #528]	@ (800769c <HAL_UART_MspInit+0x29c>)
 800748a:	2240      	movs	r2, #64	@ 0x40
 800748c:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800748e:	4b83      	ldr	r3, [pc, #524]	@ (800769c <HAL_UART_MspInit+0x29c>)
 8007490:	2200      	movs	r2, #0
 8007492:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8007494:	4b81      	ldr	r3, [pc, #516]	@ (800769c <HAL_UART_MspInit+0x29c>)
 8007496:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800749a:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800749c:	4b7f      	ldr	r3, [pc, #508]	@ (800769c <HAL_UART_MspInit+0x29c>)
 800749e:	2200      	movs	r2, #0
 80074a0:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80074a2:	4b7e      	ldr	r3, [pc, #504]	@ (800769c <HAL_UART_MspInit+0x29c>)
 80074a4:	2200      	movs	r2, #0
 80074a6:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 80074a8:	4b7c      	ldr	r3, [pc, #496]	@ (800769c <HAL_UART_MspInit+0x29c>)
 80074aa:	2200      	movs	r2, #0
 80074ac:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 80074ae:	4b7b      	ldr	r3, [pc, #492]	@ (800769c <HAL_UART_MspInit+0x29c>)
 80074b0:	2200      	movs	r2, #0
 80074b2:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80074b4:	4b79      	ldr	r3, [pc, #484]	@ (800769c <HAL_UART_MspInit+0x29c>)
 80074b6:	2200      	movs	r2, #0
 80074b8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 80074ba:	4878      	ldr	r0, [pc, #480]	@ (800769c <HAL_UART_MspInit+0x29c>)
 80074bc:	f001 f8e0 	bl	8008680 <HAL_DMA_Init>
 80074c0:	4603      	mov	r3, r0
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d001      	beq.n	80074ca <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 80074c6:	f7fe f9eb 	bl	80058a0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	4a73      	ldr	r2, [pc, #460]	@ (800769c <HAL_UART_MspInit+0x29c>)
 80074ce:	639a      	str	r2, [r3, #56]	@ 0x38
 80074d0:	4a72      	ldr	r2, [pc, #456]	@ (800769c <HAL_UART_MspInit+0x29c>)
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80074d6:	2200      	movs	r2, #0
 80074d8:	2100      	movs	r1, #0
 80074da:	2034      	movs	r0, #52	@ 0x34
 80074dc:	f001 f88b 	bl	80085f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80074e0:	2034      	movs	r0, #52	@ 0x34
 80074e2:	f001 f8a4 	bl	800862e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80074e6:	e0cf      	b.n	8007688 <HAL_UART_MspInit+0x288>
  else if(huart->Instance==USART2)
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	4a6d      	ldr	r2, [pc, #436]	@ (80076a4 <HAL_UART_MspInit+0x2a4>)
 80074ee:	4293      	cmp	r3, r2
 80074f0:	d162      	bne.n	80075b8 <HAL_UART_MspInit+0x1b8>
    __HAL_RCC_USART2_CLK_ENABLE();
 80074f2:	2300      	movs	r3, #0
 80074f4:	61bb      	str	r3, [r7, #24]
 80074f6:	4b67      	ldr	r3, [pc, #412]	@ (8007694 <HAL_UART_MspInit+0x294>)
 80074f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074fa:	4a66      	ldr	r2, [pc, #408]	@ (8007694 <HAL_UART_MspInit+0x294>)
 80074fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007500:	6413      	str	r3, [r2, #64]	@ 0x40
 8007502:	4b64      	ldr	r3, [pc, #400]	@ (8007694 <HAL_UART_MspInit+0x294>)
 8007504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007506:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800750a:	61bb      	str	r3, [r7, #24]
 800750c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800750e:	2300      	movs	r3, #0
 8007510:	617b      	str	r3, [r7, #20]
 8007512:	4b60      	ldr	r3, [pc, #384]	@ (8007694 <HAL_UART_MspInit+0x294>)
 8007514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007516:	4a5f      	ldr	r2, [pc, #380]	@ (8007694 <HAL_UART_MspInit+0x294>)
 8007518:	f043 0301 	orr.w	r3, r3, #1
 800751c:	6313      	str	r3, [r2, #48]	@ 0x30
 800751e:	4b5d      	ldr	r3, [pc, #372]	@ (8007694 <HAL_UART_MspInit+0x294>)
 8007520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007522:	f003 0301 	and.w	r3, r3, #1
 8007526:	617b      	str	r3, [r7, #20]
 8007528:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800752a:	230c      	movs	r3, #12
 800752c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800752e:	2302      	movs	r3, #2
 8007530:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007532:	2300      	movs	r3, #0
 8007534:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007536:	2303      	movs	r3, #3
 8007538:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800753a:	2307      	movs	r3, #7
 800753c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800753e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007542:	4619      	mov	r1, r3
 8007544:	4854      	ldr	r0, [pc, #336]	@ (8007698 <HAL_UART_MspInit+0x298>)
 8007546:	f001 fd15 	bl	8008f74 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800754a:	4b57      	ldr	r3, [pc, #348]	@ (80076a8 <HAL_UART_MspInit+0x2a8>)
 800754c:	4a57      	ldr	r2, [pc, #348]	@ (80076ac <HAL_UART_MspInit+0x2ac>)
 800754e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8007550:	4b55      	ldr	r3, [pc, #340]	@ (80076a8 <HAL_UART_MspInit+0x2a8>)
 8007552:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8007556:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007558:	4b53      	ldr	r3, [pc, #332]	@ (80076a8 <HAL_UART_MspInit+0x2a8>)
 800755a:	2240      	movs	r2, #64	@ 0x40
 800755c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800755e:	4b52      	ldr	r3, [pc, #328]	@ (80076a8 <HAL_UART_MspInit+0x2a8>)
 8007560:	2200      	movs	r2, #0
 8007562:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8007564:	4b50      	ldr	r3, [pc, #320]	@ (80076a8 <HAL_UART_MspInit+0x2a8>)
 8007566:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800756a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800756c:	4b4e      	ldr	r3, [pc, #312]	@ (80076a8 <HAL_UART_MspInit+0x2a8>)
 800756e:	2200      	movs	r2, #0
 8007570:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007572:	4b4d      	ldr	r3, [pc, #308]	@ (80076a8 <HAL_UART_MspInit+0x2a8>)
 8007574:	2200      	movs	r2, #0
 8007576:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8007578:	4b4b      	ldr	r3, [pc, #300]	@ (80076a8 <HAL_UART_MspInit+0x2a8>)
 800757a:	2200      	movs	r2, #0
 800757c:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800757e:	4b4a      	ldr	r3, [pc, #296]	@ (80076a8 <HAL_UART_MspInit+0x2a8>)
 8007580:	2200      	movs	r2, #0
 8007582:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007584:	4b48      	ldr	r3, [pc, #288]	@ (80076a8 <HAL_UART_MspInit+0x2a8>)
 8007586:	2200      	movs	r2, #0
 8007588:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800758a:	4847      	ldr	r0, [pc, #284]	@ (80076a8 <HAL_UART_MspInit+0x2a8>)
 800758c:	f001 f878 	bl	8008680 <HAL_DMA_Init>
 8007590:	4603      	mov	r3, r0
 8007592:	2b00      	cmp	r3, #0
 8007594:	d001      	beq.n	800759a <HAL_UART_MspInit+0x19a>
      Error_Handler();
 8007596:	f7fe f983 	bl	80058a0 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	4a42      	ldr	r2, [pc, #264]	@ (80076a8 <HAL_UART_MspInit+0x2a8>)
 800759e:	639a      	str	r2, [r3, #56]	@ 0x38
 80075a0:	4a41      	ldr	r2, [pc, #260]	@ (80076a8 <HAL_UART_MspInit+0x2a8>)
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80075a6:	2200      	movs	r2, #0
 80075a8:	2100      	movs	r1, #0
 80075aa:	2026      	movs	r0, #38	@ 0x26
 80075ac:	f001 f823 	bl	80085f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80075b0:	2026      	movs	r0, #38	@ 0x26
 80075b2:	f001 f83c 	bl	800862e <HAL_NVIC_EnableIRQ>
}
 80075b6:	e067      	b.n	8007688 <HAL_UART_MspInit+0x288>
  else if(huart->Instance==USART6)
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	4a3c      	ldr	r2, [pc, #240]	@ (80076b0 <HAL_UART_MspInit+0x2b0>)
 80075be:	4293      	cmp	r3, r2
 80075c0:	d162      	bne.n	8007688 <HAL_UART_MspInit+0x288>
    __HAL_RCC_USART6_CLK_ENABLE();
 80075c2:	2300      	movs	r3, #0
 80075c4:	613b      	str	r3, [r7, #16]
 80075c6:	4b33      	ldr	r3, [pc, #204]	@ (8007694 <HAL_UART_MspInit+0x294>)
 80075c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075ca:	4a32      	ldr	r2, [pc, #200]	@ (8007694 <HAL_UART_MspInit+0x294>)
 80075cc:	f043 0320 	orr.w	r3, r3, #32
 80075d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80075d2:	4b30      	ldr	r3, [pc, #192]	@ (8007694 <HAL_UART_MspInit+0x294>)
 80075d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075d6:	f003 0320 	and.w	r3, r3, #32
 80075da:	613b      	str	r3, [r7, #16]
 80075dc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80075de:	2300      	movs	r3, #0
 80075e0:	60fb      	str	r3, [r7, #12]
 80075e2:	4b2c      	ldr	r3, [pc, #176]	@ (8007694 <HAL_UART_MspInit+0x294>)
 80075e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075e6:	4a2b      	ldr	r2, [pc, #172]	@ (8007694 <HAL_UART_MspInit+0x294>)
 80075e8:	f043 0304 	orr.w	r3, r3, #4
 80075ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80075ee:	4b29      	ldr	r3, [pc, #164]	@ (8007694 <HAL_UART_MspInit+0x294>)
 80075f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075f2:	f003 0304 	and.w	r3, r3, #4
 80075f6:	60fb      	str	r3, [r7, #12]
 80075f8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80075fa:	23c0      	movs	r3, #192	@ 0xc0
 80075fc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80075fe:	2302      	movs	r3, #2
 8007600:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007602:	2300      	movs	r3, #0
 8007604:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007606:	2303      	movs	r3, #3
 8007608:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800760a:	2308      	movs	r3, #8
 800760c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800760e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007612:	4619      	mov	r1, r3
 8007614:	4827      	ldr	r0, [pc, #156]	@ (80076b4 <HAL_UART_MspInit+0x2b4>)
 8007616:	f001 fcad 	bl	8008f74 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream2;
 800761a:	4b27      	ldr	r3, [pc, #156]	@ (80076b8 <HAL_UART_MspInit+0x2b8>)
 800761c:	4a27      	ldr	r2, [pc, #156]	@ (80076bc <HAL_UART_MspInit+0x2bc>)
 800761e:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8007620:	4b25      	ldr	r3, [pc, #148]	@ (80076b8 <HAL_UART_MspInit+0x2b8>)
 8007622:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8007626:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007628:	4b23      	ldr	r3, [pc, #140]	@ (80076b8 <HAL_UART_MspInit+0x2b8>)
 800762a:	2200      	movs	r2, #0
 800762c:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800762e:	4b22      	ldr	r3, [pc, #136]	@ (80076b8 <HAL_UART_MspInit+0x2b8>)
 8007630:	2200      	movs	r2, #0
 8007632:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007634:	4b20      	ldr	r3, [pc, #128]	@ (80076b8 <HAL_UART_MspInit+0x2b8>)
 8007636:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800763a:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800763c:	4b1e      	ldr	r3, [pc, #120]	@ (80076b8 <HAL_UART_MspInit+0x2b8>)
 800763e:	2200      	movs	r2, #0
 8007640:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007642:	4b1d      	ldr	r3, [pc, #116]	@ (80076b8 <HAL_UART_MspInit+0x2b8>)
 8007644:	2200      	movs	r2, #0
 8007646:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8007648:	4b1b      	ldr	r3, [pc, #108]	@ (80076b8 <HAL_UART_MspInit+0x2b8>)
 800764a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800764e:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8007650:	4b19      	ldr	r3, [pc, #100]	@ (80076b8 <HAL_UART_MspInit+0x2b8>)
 8007652:	2200      	movs	r2, #0
 8007654:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007656:	4b18      	ldr	r3, [pc, #96]	@ (80076b8 <HAL_UART_MspInit+0x2b8>)
 8007658:	2200      	movs	r2, #0
 800765a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 800765c:	4816      	ldr	r0, [pc, #88]	@ (80076b8 <HAL_UART_MspInit+0x2b8>)
 800765e:	f001 f80f 	bl	8008680 <HAL_DMA_Init>
 8007662:	4603      	mov	r3, r0
 8007664:	2b00      	cmp	r3, #0
 8007666:	d001      	beq.n	800766c <HAL_UART_MspInit+0x26c>
      Error_Handler();
 8007668:	f7fe f91a 	bl	80058a0 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	4a12      	ldr	r2, [pc, #72]	@ (80076b8 <HAL_UART_MspInit+0x2b8>)
 8007670:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007672:	4a11      	ldr	r2, [pc, #68]	@ (80076b8 <HAL_UART_MspInit+0x2b8>)
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8007678:	2200      	movs	r2, #0
 800767a:	2100      	movs	r1, #0
 800767c:	2047      	movs	r0, #71	@ 0x47
 800767e:	f000 ffba 	bl	80085f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8007682:	2047      	movs	r0, #71	@ 0x47
 8007684:	f000 ffd3 	bl	800862e <HAL_NVIC_EnableIRQ>
}
 8007688:	bf00      	nop
 800768a:	3738      	adds	r7, #56	@ 0x38
 800768c:	46bd      	mov	sp, r7
 800768e:	bd80      	pop	{r7, pc}
 8007690:	40004c00 	.word	0x40004c00
 8007694:	40023800 	.word	0x40023800
 8007698:	40020000 	.word	0x40020000
 800769c:	20001420 	.word	0x20001420
 80076a0:	40026070 	.word	0x40026070
 80076a4:	40004400 	.word	0x40004400
 80076a8:	20001480 	.word	0x20001480
 80076ac:	400260a0 	.word	0x400260a0
 80076b0:	40011400 	.word	0x40011400
 80076b4:	40020800 	.word	0x40020800
 80076b8:	200014e0 	.word	0x200014e0
 80076bc:	40026440 	.word	0x40026440

080076c0 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	b082      	sub	sp, #8
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
  if(huart->Instance==UART4)
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	4a24      	ldr	r2, [pc, #144]	@ (8007760 <HAL_UART_MspDeInit+0xa0>)
 80076ce:	4293      	cmp	r3, r2
 80076d0:	d112      	bne.n	80076f8 <HAL_UART_MspDeInit+0x38>
  {
  /* USER CODE BEGIN UART4_MspDeInit 0 */

  /* USER CODE END UART4_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_UART4_CLK_DISABLE();
 80076d2:	4b24      	ldr	r3, [pc, #144]	@ (8007764 <HAL_UART_MspDeInit+0xa4>)
 80076d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076d6:	4a23      	ldr	r2, [pc, #140]	@ (8007764 <HAL_UART_MspDeInit+0xa4>)
 80076d8:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80076dc:	6413      	str	r3, [r2, #64]	@ 0x40

    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 80076de:	2103      	movs	r1, #3
 80076e0:	4821      	ldr	r0, [pc, #132]	@ (8007768 <HAL_UART_MspDeInit+0xa8>)
 80076e2:	f001 fddb 	bl	800929c <HAL_GPIO_DeInit>

    /* UART4 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmatx);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076ea:	4618      	mov	r0, r3
 80076ec:	f001 f876 	bl	80087dc <HAL_DMA_DeInit>

    /* UART4 interrupt DeInit */
    HAL_NVIC_DisableIRQ(UART4_IRQn);
 80076f0:	2034      	movs	r0, #52	@ 0x34
 80076f2:	f000 ffaa 	bl	800864a <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART6_MspDeInit 1 */

  /* USER CODE END USART6_MspDeInit 1 */
  }

}
 80076f6:	e02e      	b.n	8007756 <HAL_UART_MspDeInit+0x96>
  else if(huart->Instance==USART2)
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	4a1b      	ldr	r2, [pc, #108]	@ (800776c <HAL_UART_MspDeInit+0xac>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d112      	bne.n	8007728 <HAL_UART_MspDeInit+0x68>
    __HAL_RCC_USART2_CLK_DISABLE();
 8007702:	4b18      	ldr	r3, [pc, #96]	@ (8007764 <HAL_UART_MspDeInit+0xa4>)
 8007704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007706:	4a17      	ldr	r2, [pc, #92]	@ (8007764 <HAL_UART_MspDeInit+0xa4>)
 8007708:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800770c:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 800770e:	210c      	movs	r1, #12
 8007710:	4815      	ldr	r0, [pc, #84]	@ (8007768 <HAL_UART_MspDeInit+0xa8>)
 8007712:	f001 fdc3 	bl	800929c <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800771a:	4618      	mov	r0, r3
 800771c:	f001 f85e 	bl	80087dc <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8007720:	2026      	movs	r0, #38	@ 0x26
 8007722:	f000 ff92 	bl	800864a <HAL_NVIC_DisableIRQ>
}
 8007726:	e016      	b.n	8007756 <HAL_UART_MspDeInit+0x96>
  else if(huart->Instance==USART6)
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	4a10      	ldr	r2, [pc, #64]	@ (8007770 <HAL_UART_MspDeInit+0xb0>)
 800772e:	4293      	cmp	r3, r2
 8007730:	d111      	bne.n	8007756 <HAL_UART_MspDeInit+0x96>
    __HAL_RCC_USART6_CLK_DISABLE();
 8007732:	4b0c      	ldr	r3, [pc, #48]	@ (8007764 <HAL_UART_MspDeInit+0xa4>)
 8007734:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007736:	4a0b      	ldr	r2, [pc, #44]	@ (8007764 <HAL_UART_MspDeInit+0xa4>)
 8007738:	f023 0320 	bic.w	r3, r3, #32
 800773c:	6453      	str	r3, [r2, #68]	@ 0x44
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6|GPIO_PIN_7);
 800773e:	21c0      	movs	r1, #192	@ 0xc0
 8007740:	480c      	ldr	r0, [pc, #48]	@ (8007774 <HAL_UART_MspDeInit+0xb4>)
 8007742:	f001 fdab 	bl	800929c <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmarx);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800774a:	4618      	mov	r0, r3
 800774c:	f001 f846 	bl	80087dc <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART6_IRQn);
 8007750:	2047      	movs	r0, #71	@ 0x47
 8007752:	f000 ff7a 	bl	800864a <HAL_NVIC_DisableIRQ>
}
 8007756:	bf00      	nop
 8007758:	3708      	adds	r7, #8
 800775a:	46bd      	mov	sp, r7
 800775c:	bd80      	pop	{r7, pc}
 800775e:	bf00      	nop
 8007760:	40004c00 	.word	0x40004c00
 8007764:	40023800 	.word	0x40023800
 8007768:	40020000 	.word	0x40020000
 800776c:	40004400 	.word	0x40004400
 8007770:	40011400 	.word	0x40011400
 8007774:	40020800 	.word	0x40020800

08007778 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007778:	b480      	push	{r7}
 800777a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800777c:	bf00      	nop
 800777e:	e7fd      	b.n	800777c <NMI_Handler+0x4>

08007780 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007780:	b480      	push	{r7}
 8007782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007784:	bf00      	nop
 8007786:	e7fd      	b.n	8007784 <HardFault_Handler+0x4>

08007788 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007788:	b480      	push	{r7}
 800778a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800778c:	bf00      	nop
 800778e:	e7fd      	b.n	800778c <MemManage_Handler+0x4>

08007790 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007790:	b480      	push	{r7}
 8007792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007794:	bf00      	nop
 8007796:	e7fd      	b.n	8007794 <BusFault_Handler+0x4>

08007798 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007798:	b480      	push	{r7}
 800779a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800779c:	bf00      	nop
 800779e:	e7fd      	b.n	800779c <UsageFault_Handler+0x4>

080077a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80077a0:	b480      	push	{r7}
 80077a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80077a4:	bf00      	nop
 80077a6:	46bd      	mov	sp, r7
 80077a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ac:	4770      	bx	lr

080077ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80077ae:	b480      	push	{r7}
 80077b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80077b2:	bf00      	nop
 80077b4:	46bd      	mov	sp, r7
 80077b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ba:	4770      	bx	lr

080077bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80077bc:	b480      	push	{r7}
 80077be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80077c0:	bf00      	nop
 80077c2:	46bd      	mov	sp, r7
 80077c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c8:	4770      	bx	lr

080077ca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80077ca:	b580      	push	{r7, lr}
 80077cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80077ce:	f000 f9bf 	bl	8007b50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80077d2:	bf00      	nop
 80077d4:	bd80      	pop	{r7, pc}

080077d6 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line 3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80077d6:	b580      	push	{r7, lr}
 80077d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80077da:	2008      	movs	r0, #8
 80077dc:	f001 fe6c 	bl	80094b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80077e0:	bf00      	nop
 80077e2:	bd80      	pop	{r7, pc}

080077e4 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80077e8:	2010      	movs	r0, #16
 80077ea:	f001 fe65 	bl	80094b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80077ee:	bf00      	nop
 80077f0:	bd80      	pop	{r7, pc}
	...

080077f4 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80077f4:	b580      	push	{r7, lr}
 80077f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80077f8:	4802      	ldr	r0, [pc, #8]	@ (8007804 <DMA1_Stream0_IRQHandler+0x10>)
 80077fa:	f001 f937 	bl	8008a6c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80077fe:	bf00      	nop
 8007800:	bd80      	pop	{r7, pc}
 8007802:	bf00      	nop
 8007804:	200012a0 	.word	0x200012a0

08007808 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 800780c:	4802      	ldr	r0, [pc, #8]	@ (8007818 <DMA1_Stream4_IRQHandler+0x10>)
 800780e:	f001 f92d 	bl	8008a6c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8007812:	bf00      	nop
 8007814:	bd80      	pop	{r7, pc}
 8007816:	bf00      	nop
 8007818:	20001420 	.word	0x20001420

0800781c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800781c:	b580      	push	{r7, lr}
 800781e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8007820:	4802      	ldr	r0, [pc, #8]	@ (800782c <DMA1_Stream6_IRQHandler+0x10>)
 8007822:	f001 f923 	bl	8008a6c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8007826:	bf00      	nop
 8007828:	bd80      	pop	{r7, pc}
 800782a:	bf00      	nop
 800782c:	20001480 	.word	0x20001480

08007830 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8007830:	b580      	push	{r7, lr}
 8007832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8007834:	4802      	ldr	r0, [pc, #8]	@ (8007840 <TIM2_IRQHandler+0x10>)
 8007836:	f005 fbc7 	bl	800cfc8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800783a:	bf00      	nop
 800783c:	bd80      	pop	{r7, pc}
 800783e:	bf00      	nop
 8007840:	20001300 	.word	0x20001300

08007844 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8007844:	b580      	push	{r7, lr}
 8007846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8007848:	4802      	ldr	r0, [pc, #8]	@ (8007854 <I2C1_EV_IRQHandler+0x10>)
 800784a:	f002 fc91 	bl	800a170 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800784e:	bf00      	nop
 8007850:	bd80      	pop	{r7, pc}
 8007852:	bf00      	nop
 8007854:	200011f8 	.word	0x200011f8

08007858 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8007858:	b580      	push	{r7, lr}
 800785a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800785c:	4802      	ldr	r0, [pc, #8]	@ (8007868 <USART2_IRQHandler+0x10>)
 800785e:	f006 f9a9 	bl	800dbb4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8007862:	bf00      	nop
 8007864:	bd80      	pop	{r7, pc}
 8007866:	bf00      	nop
 8007868:	20001390 	.word	0x20001390

0800786c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800786c:	b580      	push	{r7, lr}
 800786e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8007870:	4802      	ldr	r0, [pc, #8]	@ (800787c <UART4_IRQHandler+0x10>)
 8007872:	f006 f99f 	bl	800dbb4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8007876:	bf00      	nop
 8007878:	bd80      	pop	{r7, pc}
 800787a:	bf00      	nop
 800787c:	20001348 	.word	0x20001348

08007880 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8007880:	b580      	push	{r7, lr}
 8007882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8007884:	4802      	ldr	r0, [pc, #8]	@ (8007890 <DMA2_Stream2_IRQHandler+0x10>)
 8007886:	f001 f8f1 	bl	8008a6c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800788a:	bf00      	nop
 800788c:	bd80      	pop	{r7, pc}
 800788e:	bf00      	nop
 8007890:	200014e0 	.word	0x200014e0

08007894 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8007894:	b580      	push	{r7, lr}
 8007896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8007898:	4802      	ldr	r0, [pc, #8]	@ (80078a4 <USART6_IRQHandler+0x10>)
 800789a:	f006 f98b 	bl	800dbb4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800789e:	bf00      	nop
 80078a0:	bd80      	pop	{r7, pc}
 80078a2:	bf00      	nop
 80078a4:	200013d8 	.word	0x200013d8

080078a8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80078a8:	b480      	push	{r7}
 80078aa:	af00      	add	r7, sp, #0
  return 1;
 80078ac:	2301      	movs	r3, #1
}
 80078ae:	4618      	mov	r0, r3
 80078b0:	46bd      	mov	sp, r7
 80078b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b6:	4770      	bx	lr

080078b8 <_kill>:

int _kill(int pid, int sig)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b082      	sub	sp, #8
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
 80078c0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80078c2:	f008 fbdf 	bl	8010084 <__errno>
 80078c6:	4603      	mov	r3, r0
 80078c8:	2216      	movs	r2, #22
 80078ca:	601a      	str	r2, [r3, #0]
  return -1;
 80078cc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80078d0:	4618      	mov	r0, r3
 80078d2:	3708      	adds	r7, #8
 80078d4:	46bd      	mov	sp, r7
 80078d6:	bd80      	pop	{r7, pc}

080078d8 <_exit>:

void _exit (int status)
{
 80078d8:	b580      	push	{r7, lr}
 80078da:	b082      	sub	sp, #8
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80078e0:	f04f 31ff 	mov.w	r1, #4294967295
 80078e4:	6878      	ldr	r0, [r7, #4]
 80078e6:	f7ff ffe7 	bl	80078b8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80078ea:	bf00      	nop
 80078ec:	e7fd      	b.n	80078ea <_exit+0x12>

080078ee <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80078ee:	b580      	push	{r7, lr}
 80078f0:	b086      	sub	sp, #24
 80078f2:	af00      	add	r7, sp, #0
 80078f4:	60f8      	str	r0, [r7, #12]
 80078f6:	60b9      	str	r1, [r7, #8]
 80078f8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80078fa:	2300      	movs	r3, #0
 80078fc:	617b      	str	r3, [r7, #20]
 80078fe:	e00a      	b.n	8007916 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8007900:	f3af 8000 	nop.w
 8007904:	4601      	mov	r1, r0
 8007906:	68bb      	ldr	r3, [r7, #8]
 8007908:	1c5a      	adds	r2, r3, #1
 800790a:	60ba      	str	r2, [r7, #8]
 800790c:	b2ca      	uxtb	r2, r1
 800790e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007910:	697b      	ldr	r3, [r7, #20]
 8007912:	3301      	adds	r3, #1
 8007914:	617b      	str	r3, [r7, #20]
 8007916:	697a      	ldr	r2, [r7, #20]
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	429a      	cmp	r2, r3
 800791c:	dbf0      	blt.n	8007900 <_read+0x12>
  }

  return len;
 800791e:	687b      	ldr	r3, [r7, #4]
}
 8007920:	4618      	mov	r0, r3
 8007922:	3718      	adds	r7, #24
 8007924:	46bd      	mov	sp, r7
 8007926:	bd80      	pop	{r7, pc}

08007928 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b086      	sub	sp, #24
 800792c:	af00      	add	r7, sp, #0
 800792e:	60f8      	str	r0, [r7, #12]
 8007930:	60b9      	str	r1, [r7, #8]
 8007932:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007934:	2300      	movs	r3, #0
 8007936:	617b      	str	r3, [r7, #20]
 8007938:	e009      	b.n	800794e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800793a:	68bb      	ldr	r3, [r7, #8]
 800793c:	1c5a      	adds	r2, r3, #1
 800793e:	60ba      	str	r2, [r7, #8]
 8007940:	781b      	ldrb	r3, [r3, #0]
 8007942:	4618      	mov	r0, r3
 8007944:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007948:	697b      	ldr	r3, [r7, #20]
 800794a:	3301      	adds	r3, #1
 800794c:	617b      	str	r3, [r7, #20]
 800794e:	697a      	ldr	r2, [r7, #20]
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	429a      	cmp	r2, r3
 8007954:	dbf1      	blt.n	800793a <_write+0x12>
  }
  return len;
 8007956:	687b      	ldr	r3, [r7, #4]
}
 8007958:	4618      	mov	r0, r3
 800795a:	3718      	adds	r7, #24
 800795c:	46bd      	mov	sp, r7
 800795e:	bd80      	pop	{r7, pc}

08007960 <_close>:

int _close(int file)
{
 8007960:	b480      	push	{r7}
 8007962:	b083      	sub	sp, #12
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8007968:	f04f 33ff 	mov.w	r3, #4294967295
}
 800796c:	4618      	mov	r0, r3
 800796e:	370c      	adds	r7, #12
 8007970:	46bd      	mov	sp, r7
 8007972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007976:	4770      	bx	lr

08007978 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8007978:	b480      	push	{r7}
 800797a:	b083      	sub	sp, #12
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
 8007980:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007988:	605a      	str	r2, [r3, #4]
  return 0;
 800798a:	2300      	movs	r3, #0
}
 800798c:	4618      	mov	r0, r3
 800798e:	370c      	adds	r7, #12
 8007990:	46bd      	mov	sp, r7
 8007992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007996:	4770      	bx	lr

08007998 <_isatty>:

int _isatty(int file)
{
 8007998:	b480      	push	{r7}
 800799a:	b083      	sub	sp, #12
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80079a0:	2301      	movs	r3, #1
}
 80079a2:	4618      	mov	r0, r3
 80079a4:	370c      	adds	r7, #12
 80079a6:	46bd      	mov	sp, r7
 80079a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ac:	4770      	bx	lr

080079ae <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80079ae:	b480      	push	{r7}
 80079b0:	b085      	sub	sp, #20
 80079b2:	af00      	add	r7, sp, #0
 80079b4:	60f8      	str	r0, [r7, #12]
 80079b6:	60b9      	str	r1, [r7, #8]
 80079b8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80079ba:	2300      	movs	r3, #0
}
 80079bc:	4618      	mov	r0, r3
 80079be:	3714      	adds	r7, #20
 80079c0:	46bd      	mov	sp, r7
 80079c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c6:	4770      	bx	lr

080079c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b086      	sub	sp, #24
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80079d0:	4a14      	ldr	r2, [pc, #80]	@ (8007a24 <_sbrk+0x5c>)
 80079d2:	4b15      	ldr	r3, [pc, #84]	@ (8007a28 <_sbrk+0x60>)
 80079d4:	1ad3      	subs	r3, r2, r3
 80079d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80079d8:	697b      	ldr	r3, [r7, #20]
 80079da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80079dc:	4b13      	ldr	r3, [pc, #76]	@ (8007a2c <_sbrk+0x64>)
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d102      	bne.n	80079ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80079e4:	4b11      	ldr	r3, [pc, #68]	@ (8007a2c <_sbrk+0x64>)
 80079e6:	4a12      	ldr	r2, [pc, #72]	@ (8007a30 <_sbrk+0x68>)
 80079e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80079ea:	4b10      	ldr	r3, [pc, #64]	@ (8007a2c <_sbrk+0x64>)
 80079ec:	681a      	ldr	r2, [r3, #0]
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	4413      	add	r3, r2
 80079f2:	693a      	ldr	r2, [r7, #16]
 80079f4:	429a      	cmp	r2, r3
 80079f6:	d207      	bcs.n	8007a08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80079f8:	f008 fb44 	bl	8010084 <__errno>
 80079fc:	4603      	mov	r3, r0
 80079fe:	220c      	movs	r2, #12
 8007a00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8007a02:	f04f 33ff 	mov.w	r3, #4294967295
 8007a06:	e009      	b.n	8007a1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007a08:	4b08      	ldr	r3, [pc, #32]	@ (8007a2c <_sbrk+0x64>)
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8007a0e:	4b07      	ldr	r3, [pc, #28]	@ (8007a2c <_sbrk+0x64>)
 8007a10:	681a      	ldr	r2, [r3, #0]
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	4413      	add	r3, r2
 8007a16:	4a05      	ldr	r2, [pc, #20]	@ (8007a2c <_sbrk+0x64>)
 8007a18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
}
 8007a1c:	4618      	mov	r0, r3
 8007a1e:	3718      	adds	r7, #24
 8007a20:	46bd      	mov	sp, r7
 8007a22:	bd80      	pop	{r7, pc}
 8007a24:	20020000 	.word	0x20020000
 8007a28:	00000400 	.word	0x00000400
 8007a2c:	200017a8 	.word	0x200017a8
 8007a30:	20001900 	.word	0x20001900

08007a34 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007a34:	b480      	push	{r7}
 8007a36:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007a38:	4b06      	ldr	r3, [pc, #24]	@ (8007a54 <SystemInit+0x20>)
 8007a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a3e:	4a05      	ldr	r2, [pc, #20]	@ (8007a54 <SystemInit+0x20>)
 8007a40:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007a44:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8007a48:	bf00      	nop
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a50:	4770      	bx	lr
 8007a52:	bf00      	nop
 8007a54:	e000ed00 	.word	0xe000ed00

08007a58 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8007a58:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8007a90 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8007a5c:	f7ff ffea 	bl	8007a34 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8007a60:	480c      	ldr	r0, [pc, #48]	@ (8007a94 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8007a62:	490d      	ldr	r1, [pc, #52]	@ (8007a98 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8007a64:	4a0d      	ldr	r2, [pc, #52]	@ (8007a9c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8007a66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007a68:	e002      	b.n	8007a70 <LoopCopyDataInit>

08007a6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007a6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007a6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007a6e:	3304      	adds	r3, #4

08007a70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007a70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007a72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007a74:	d3f9      	bcc.n	8007a6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007a76:	4a0a      	ldr	r2, [pc, #40]	@ (8007aa0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8007a78:	4c0a      	ldr	r4, [pc, #40]	@ (8007aa4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8007a7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007a7c:	e001      	b.n	8007a82 <LoopFillZerobss>

08007a7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007a7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007a80:	3204      	adds	r2, #4

08007a82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007a82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007a84:	d3fb      	bcc.n	8007a7e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8007a86:	f008 fb03 	bl	8010090 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007a8a:	f7fd f91d 	bl	8004cc8 <main>
  bx  lr    
 8007a8e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8007a90:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8007a94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007a98:	20000220 	.word	0x20000220
  ldr r2, =_sidata
 8007a9c:	08016828 	.word	0x08016828
  ldr r2, =_sbss
 8007aa0:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 8007aa4:	200018fc 	.word	0x200018fc

08007aa8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007aa8:	e7fe      	b.n	8007aa8 <ADC_IRQHandler>
	...

08007aac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007aac:	b580      	push	{r7, lr}
 8007aae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8007ab0:	4b0e      	ldr	r3, [pc, #56]	@ (8007aec <HAL_Init+0x40>)
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	4a0d      	ldr	r2, [pc, #52]	@ (8007aec <HAL_Init+0x40>)
 8007ab6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007aba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8007abc:	4b0b      	ldr	r3, [pc, #44]	@ (8007aec <HAL_Init+0x40>)
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	4a0a      	ldr	r2, [pc, #40]	@ (8007aec <HAL_Init+0x40>)
 8007ac2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007ac6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007ac8:	4b08      	ldr	r3, [pc, #32]	@ (8007aec <HAL_Init+0x40>)
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	4a07      	ldr	r2, [pc, #28]	@ (8007aec <HAL_Init+0x40>)
 8007ace:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007ad2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007ad4:	2003      	movs	r0, #3
 8007ad6:	f000 fd83 	bl	80085e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8007ada:	200f      	movs	r0, #15
 8007adc:	f000 f808 	bl	8007af0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8007ae0:	f7ff fa78 	bl	8006fd4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007ae4:	2300      	movs	r3, #0
}
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	bd80      	pop	{r7, pc}
 8007aea:	bf00      	nop
 8007aec:	40023c00 	.word	0x40023c00

08007af0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b082      	sub	sp, #8
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8007af8:	4b12      	ldr	r3, [pc, #72]	@ (8007b44 <HAL_InitTick+0x54>)
 8007afa:	681a      	ldr	r2, [r3, #0]
 8007afc:	4b12      	ldr	r3, [pc, #72]	@ (8007b48 <HAL_InitTick+0x58>)
 8007afe:	781b      	ldrb	r3, [r3, #0]
 8007b00:	4619      	mov	r1, r3
 8007b02:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8007b06:	fbb3 f3f1 	udiv	r3, r3, r1
 8007b0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b0e:	4618      	mov	r0, r3
 8007b10:	f000 fda9 	bl	8008666 <HAL_SYSTICK_Config>
 8007b14:	4603      	mov	r3, r0
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d001      	beq.n	8007b1e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8007b1a:	2301      	movs	r3, #1
 8007b1c:	e00e      	b.n	8007b3c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2b0f      	cmp	r3, #15
 8007b22:	d80a      	bhi.n	8007b3a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007b24:	2200      	movs	r2, #0
 8007b26:	6879      	ldr	r1, [r7, #4]
 8007b28:	f04f 30ff 	mov.w	r0, #4294967295
 8007b2c:	f000 fd63 	bl	80085f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8007b30:	4a06      	ldr	r2, [pc, #24]	@ (8007b4c <HAL_InitTick+0x5c>)
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8007b36:	2300      	movs	r3, #0
 8007b38:	e000      	b.n	8007b3c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8007b3a:	2301      	movs	r3, #1
}
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	3708      	adds	r7, #8
 8007b40:	46bd      	mov	sp, r7
 8007b42:	bd80      	pop	{r7, pc}
 8007b44:	20000038 	.word	0x20000038
 8007b48:	20000040 	.word	0x20000040
 8007b4c:	2000003c 	.word	0x2000003c

08007b50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007b50:	b480      	push	{r7}
 8007b52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007b54:	4b06      	ldr	r3, [pc, #24]	@ (8007b70 <HAL_IncTick+0x20>)
 8007b56:	781b      	ldrb	r3, [r3, #0]
 8007b58:	461a      	mov	r2, r3
 8007b5a:	4b06      	ldr	r3, [pc, #24]	@ (8007b74 <HAL_IncTick+0x24>)
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	4413      	add	r3, r2
 8007b60:	4a04      	ldr	r2, [pc, #16]	@ (8007b74 <HAL_IncTick+0x24>)
 8007b62:	6013      	str	r3, [r2, #0]
}
 8007b64:	bf00      	nop
 8007b66:	46bd      	mov	sp, r7
 8007b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6c:	4770      	bx	lr
 8007b6e:	bf00      	nop
 8007b70:	20000040 	.word	0x20000040
 8007b74:	200017ac 	.word	0x200017ac

08007b78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007b78:	b480      	push	{r7}
 8007b7a:	af00      	add	r7, sp, #0
  return uwTick;
 8007b7c:	4b03      	ldr	r3, [pc, #12]	@ (8007b8c <HAL_GetTick+0x14>)
 8007b7e:	681b      	ldr	r3, [r3, #0]
}
 8007b80:	4618      	mov	r0, r3
 8007b82:	46bd      	mov	sp, r7
 8007b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b88:	4770      	bx	lr
 8007b8a:	bf00      	nop
 8007b8c:	200017ac 	.word	0x200017ac

08007b90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007b90:	b580      	push	{r7, lr}
 8007b92:	b084      	sub	sp, #16
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007b98:	f7ff ffee 	bl	8007b78 <HAL_GetTick>
 8007b9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ba8:	d005      	beq.n	8007bb6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8007baa:	4b0a      	ldr	r3, [pc, #40]	@ (8007bd4 <HAL_Delay+0x44>)
 8007bac:	781b      	ldrb	r3, [r3, #0]
 8007bae:	461a      	mov	r2, r3
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	4413      	add	r3, r2
 8007bb4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8007bb6:	bf00      	nop
 8007bb8:	f7ff ffde 	bl	8007b78 <HAL_GetTick>
 8007bbc:	4602      	mov	r2, r0
 8007bbe:	68bb      	ldr	r3, [r7, #8]
 8007bc0:	1ad3      	subs	r3, r2, r3
 8007bc2:	68fa      	ldr	r2, [r7, #12]
 8007bc4:	429a      	cmp	r2, r3
 8007bc6:	d8f7      	bhi.n	8007bb8 <HAL_Delay+0x28>
  {
  }
}
 8007bc8:	bf00      	nop
 8007bca:	bf00      	nop
 8007bcc:	3710      	adds	r7, #16
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	bd80      	pop	{r7, pc}
 8007bd2:	bf00      	nop
 8007bd4:	20000040 	.word	0x20000040

08007bd8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	b084      	sub	sp, #16
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007be0:	2300      	movs	r3, #0
 8007be2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d101      	bne.n	8007bee <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8007bea:	2301      	movs	r3, #1
 8007bec:	e033      	b.n	8007c56 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d109      	bne.n	8007c0a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007bf6:	6878      	ldr	r0, [r7, #4]
 8007bf8:	f7ff fa14 	bl	8007024 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2200      	movs	r2, #0
 8007c00:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2200      	movs	r2, #0
 8007c06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c0e:	f003 0310 	and.w	r3, r3, #16
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d118      	bne.n	8007c48 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c1a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8007c1e:	f023 0302 	bic.w	r3, r3, #2
 8007c22:	f043 0202 	orr.w	r2, r3, #2
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8007c2a:	6878      	ldr	r0, [r7, #4]
 8007c2c:	f000 fae8 	bl	8008200 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	2200      	movs	r2, #0
 8007c34:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c3a:	f023 0303 	bic.w	r3, r3, #3
 8007c3e:	f043 0201 	orr.w	r2, r3, #1
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	641a      	str	r2, [r3, #64]	@ 0x40
 8007c46:	e001      	b.n	8007c4c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8007c48:	2301      	movs	r3, #1
 8007c4a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	2200      	movs	r2, #0
 8007c50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8007c54:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c56:	4618      	mov	r0, r3
 8007c58:	3710      	adds	r7, #16
 8007c5a:	46bd      	mov	sp, r7
 8007c5c:	bd80      	pop	{r7, pc}
	...

08007c60 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8007c60:	b480      	push	{r7}
 8007c62:	b085      	sub	sp, #20
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8007c68:	2300      	movs	r3, #0
 8007c6a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007c72:	2b01      	cmp	r3, #1
 8007c74:	d101      	bne.n	8007c7a <HAL_ADC_Start+0x1a>
 8007c76:	2302      	movs	r3, #2
 8007c78:	e0b2      	b.n	8007de0 <HAL_ADC_Start+0x180>
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2201      	movs	r2, #1
 8007c7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	689b      	ldr	r3, [r3, #8]
 8007c88:	f003 0301 	and.w	r3, r3, #1
 8007c8c:	2b01      	cmp	r3, #1
 8007c8e:	d018      	beq.n	8007cc2 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	689a      	ldr	r2, [r3, #8]
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f042 0201 	orr.w	r2, r2, #1
 8007c9e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8007ca0:	4b52      	ldr	r3, [pc, #328]	@ (8007dec <HAL_ADC_Start+0x18c>)
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	4a52      	ldr	r2, [pc, #328]	@ (8007df0 <HAL_ADC_Start+0x190>)
 8007ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8007caa:	0c9a      	lsrs	r2, r3, #18
 8007cac:	4613      	mov	r3, r2
 8007cae:	005b      	lsls	r3, r3, #1
 8007cb0:	4413      	add	r3, r2
 8007cb2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8007cb4:	e002      	b.n	8007cbc <HAL_ADC_Start+0x5c>
    {
      counter--;
 8007cb6:	68bb      	ldr	r3, [r7, #8]
 8007cb8:	3b01      	subs	r3, #1
 8007cba:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8007cbc:	68bb      	ldr	r3, [r7, #8]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d1f9      	bne.n	8007cb6 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	689b      	ldr	r3, [r3, #8]
 8007cc8:	f003 0301 	and.w	r3, r3, #1
 8007ccc:	2b01      	cmp	r3, #1
 8007cce:	d17a      	bne.n	8007dc6 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cd4:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8007cd8:	f023 0301 	bic.w	r3, r3, #1
 8007cdc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	685b      	ldr	r3, [r3, #4]
 8007cea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d007      	beq.n	8007d02 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cf6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8007cfa:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d06:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007d0a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d0e:	d106      	bne.n	8007d1e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d14:	f023 0206 	bic.w	r2, r3, #6
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	645a      	str	r2, [r3, #68]	@ 0x44
 8007d1c:	e002      	b.n	8007d24 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2200      	movs	r2, #0
 8007d22:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2200      	movs	r2, #0
 8007d28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007d2c:	4b31      	ldr	r3, [pc, #196]	@ (8007df4 <HAL_ADC_Start+0x194>)
 8007d2e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8007d38:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	685b      	ldr	r3, [r3, #4]
 8007d3e:	f003 031f 	and.w	r3, r3, #31
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d12a      	bne.n	8007d9c <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	4a2b      	ldr	r2, [pc, #172]	@ (8007df8 <HAL_ADC_Start+0x198>)
 8007d4c:	4293      	cmp	r3, r2
 8007d4e:	d015      	beq.n	8007d7c <HAL_ADC_Start+0x11c>
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	4a29      	ldr	r2, [pc, #164]	@ (8007dfc <HAL_ADC_Start+0x19c>)
 8007d56:	4293      	cmp	r3, r2
 8007d58:	d105      	bne.n	8007d66 <HAL_ADC_Start+0x106>
 8007d5a:	4b26      	ldr	r3, [pc, #152]	@ (8007df4 <HAL_ADC_Start+0x194>)
 8007d5c:	685b      	ldr	r3, [r3, #4]
 8007d5e:	f003 031f 	and.w	r3, r3, #31
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d00a      	beq.n	8007d7c <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	4a25      	ldr	r2, [pc, #148]	@ (8007e00 <HAL_ADC_Start+0x1a0>)
 8007d6c:	4293      	cmp	r3, r2
 8007d6e:	d136      	bne.n	8007dde <HAL_ADC_Start+0x17e>
 8007d70:	4b20      	ldr	r3, [pc, #128]	@ (8007df4 <HAL_ADC_Start+0x194>)
 8007d72:	685b      	ldr	r3, [r3, #4]
 8007d74:	f003 0310 	and.w	r3, r3, #16
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d130      	bne.n	8007dde <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	689b      	ldr	r3, [r3, #8]
 8007d82:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d129      	bne.n	8007dde <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	689a      	ldr	r2, [r3, #8]
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8007d98:	609a      	str	r2, [r3, #8]
 8007d9a:	e020      	b.n	8007dde <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	4a15      	ldr	r2, [pc, #84]	@ (8007df8 <HAL_ADC_Start+0x198>)
 8007da2:	4293      	cmp	r3, r2
 8007da4:	d11b      	bne.n	8007dde <HAL_ADC_Start+0x17e>
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	689b      	ldr	r3, [r3, #8]
 8007dac:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d114      	bne.n	8007dde <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	689a      	ldr	r2, [r3, #8]
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8007dc2:	609a      	str	r2, [r3, #8]
 8007dc4:	e00b      	b.n	8007dde <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dca:	f043 0210 	orr.w	r2, r3, #16
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007dd6:	f043 0201 	orr.w	r2, r3, #1
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8007dde:	2300      	movs	r3, #0
}
 8007de0:	4618      	mov	r0, r3
 8007de2:	3714      	adds	r7, #20
 8007de4:	46bd      	mov	sp, r7
 8007de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dea:	4770      	bx	lr
 8007dec:	20000038 	.word	0x20000038
 8007df0:	431bde83 	.word	0x431bde83
 8007df4:	40012300 	.word	0x40012300
 8007df8:	40012000 	.word	0x40012000
 8007dfc:	40012100 	.word	0x40012100
 8007e00:	40012200 	.word	0x40012200

08007e04 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8007e04:	b480      	push	{r7}
 8007e06:	b083      	sub	sp, #12
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007e12:	2b01      	cmp	r3, #1
 8007e14:	d101      	bne.n	8007e1a <HAL_ADC_Stop+0x16>
 8007e16:	2302      	movs	r3, #2
 8007e18:	e021      	b.n	8007e5e <HAL_ADC_Stop+0x5a>
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2201      	movs	r2, #1
 8007e1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	689a      	ldr	r2, [r3, #8]
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f022 0201 	bic.w	r2, r2, #1
 8007e30:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	689b      	ldr	r3, [r3, #8]
 8007e38:	f003 0301 	and.w	r3, r3, #1
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d109      	bne.n	8007e54 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e44:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8007e48:	f023 0301 	bic.w	r3, r3, #1
 8007e4c:	f043 0201 	orr.w	r2, r3, #1
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2200      	movs	r2, #0
 8007e58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8007e5c:	2300      	movs	r3, #0
}
 8007e5e:	4618      	mov	r0, r3
 8007e60:	370c      	adds	r7, #12
 8007e62:	46bd      	mov	sp, r7
 8007e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e68:	4770      	bx	lr

08007e6a <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8007e6a:	b580      	push	{r7, lr}
 8007e6c:	b084      	sub	sp, #16
 8007e6e:	af00      	add	r7, sp, #0
 8007e70:	6078      	str	r0, [r7, #4]
 8007e72:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8007e74:	2300      	movs	r3, #0
 8007e76:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	689b      	ldr	r3, [r3, #8]
 8007e7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007e82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007e86:	d113      	bne.n	8007eb0 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	689b      	ldr	r3, [r3, #8]
 8007e8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8007e92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e96:	d10b      	bne.n	8007eb0 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e9c:	f043 0220 	orr.w	r2, r3, #32
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8007eac:	2301      	movs	r3, #1
 8007eae:	e063      	b.n	8007f78 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8007eb0:	f7ff fe62 	bl	8007b78 <HAL_GetTick>
 8007eb4:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8007eb6:	e021      	b.n	8007efc <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ebe:	d01d      	beq.n	8007efc <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8007ec0:	683b      	ldr	r3, [r7, #0]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d007      	beq.n	8007ed6 <HAL_ADC_PollForConversion+0x6c>
 8007ec6:	f7ff fe57 	bl	8007b78 <HAL_GetTick>
 8007eca:	4602      	mov	r2, r0
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	1ad3      	subs	r3, r2, r3
 8007ed0:	683a      	ldr	r2, [r7, #0]
 8007ed2:	429a      	cmp	r2, r3
 8007ed4:	d212      	bcs.n	8007efc <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f003 0302 	and.w	r3, r3, #2
 8007ee0:	2b02      	cmp	r3, #2
 8007ee2:	d00b      	beq.n	8007efc <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ee8:	f043 0204 	orr.w	r2, r3, #4
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8007ef8:	2303      	movs	r3, #3
 8007efa:	e03d      	b.n	8007f78 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	f003 0302 	and.w	r3, r3, #2
 8007f06:	2b02      	cmp	r3, #2
 8007f08:	d1d6      	bne.n	8007eb8 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	f06f 0212 	mvn.w	r2, #18
 8007f12:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f18:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	689b      	ldr	r3, [r3, #8]
 8007f26:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d123      	bne.n	8007f76 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d11f      	bne.n	8007f76 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f3c:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d006      	beq.n	8007f52 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	689b      	ldr	r3, [r3, #8]
 8007f4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d111      	bne.n	8007f76 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f56:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f62:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d105      	bne.n	8007f76 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f6e:	f043 0201 	orr.w	r2, r3, #1
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8007f76:	2300      	movs	r3, #0
}
 8007f78:	4618      	mov	r0, r3
 8007f7a:	3710      	adds	r7, #16
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	bd80      	pop	{r7, pc}

08007f80 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8007f80:	b480      	push	{r7}
 8007f82:	b083      	sub	sp, #12
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8007f8e:	4618      	mov	r0, r3
 8007f90:	370c      	adds	r7, #12
 8007f92:	46bd      	mov	sp, r7
 8007f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f98:	4770      	bx	lr
	...

08007f9c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8007f9c:	b480      	push	{r7}
 8007f9e:	b085      	sub	sp, #20
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
 8007fa4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007fb0:	2b01      	cmp	r3, #1
 8007fb2:	d101      	bne.n	8007fb8 <HAL_ADC_ConfigChannel+0x1c>
 8007fb4:	2302      	movs	r3, #2
 8007fb6:	e113      	b.n	80081e0 <HAL_ADC_ConfigChannel+0x244>
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2201      	movs	r2, #1
 8007fbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8007fc0:	683b      	ldr	r3, [r7, #0]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	2b09      	cmp	r3, #9
 8007fc6:	d925      	bls.n	8008014 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	68d9      	ldr	r1, [r3, #12]
 8007fce:	683b      	ldr	r3, [r7, #0]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	b29b      	uxth	r3, r3
 8007fd4:	461a      	mov	r2, r3
 8007fd6:	4613      	mov	r3, r2
 8007fd8:	005b      	lsls	r3, r3, #1
 8007fda:	4413      	add	r3, r2
 8007fdc:	3b1e      	subs	r3, #30
 8007fde:	2207      	movs	r2, #7
 8007fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8007fe4:	43da      	mvns	r2, r3
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	400a      	ands	r2, r1
 8007fec:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	68d9      	ldr	r1, [r3, #12]
 8007ff4:	683b      	ldr	r3, [r7, #0]
 8007ff6:	689a      	ldr	r2, [r3, #8]
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	b29b      	uxth	r3, r3
 8007ffe:	4618      	mov	r0, r3
 8008000:	4603      	mov	r3, r0
 8008002:	005b      	lsls	r3, r3, #1
 8008004:	4403      	add	r3, r0
 8008006:	3b1e      	subs	r3, #30
 8008008:	409a      	lsls	r2, r3
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	430a      	orrs	r2, r1
 8008010:	60da      	str	r2, [r3, #12]
 8008012:	e022      	b.n	800805a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	6919      	ldr	r1, [r3, #16]
 800801a:	683b      	ldr	r3, [r7, #0]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	b29b      	uxth	r3, r3
 8008020:	461a      	mov	r2, r3
 8008022:	4613      	mov	r3, r2
 8008024:	005b      	lsls	r3, r3, #1
 8008026:	4413      	add	r3, r2
 8008028:	2207      	movs	r2, #7
 800802a:	fa02 f303 	lsl.w	r3, r2, r3
 800802e:	43da      	mvns	r2, r3
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	400a      	ands	r2, r1
 8008036:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	6919      	ldr	r1, [r3, #16]
 800803e:	683b      	ldr	r3, [r7, #0]
 8008040:	689a      	ldr	r2, [r3, #8]
 8008042:	683b      	ldr	r3, [r7, #0]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	b29b      	uxth	r3, r3
 8008048:	4618      	mov	r0, r3
 800804a:	4603      	mov	r3, r0
 800804c:	005b      	lsls	r3, r3, #1
 800804e:	4403      	add	r3, r0
 8008050:	409a      	lsls	r2, r3
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	430a      	orrs	r2, r1
 8008058:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800805a:	683b      	ldr	r3, [r7, #0]
 800805c:	685b      	ldr	r3, [r3, #4]
 800805e:	2b06      	cmp	r3, #6
 8008060:	d824      	bhi.n	80080ac <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8008068:	683b      	ldr	r3, [r7, #0]
 800806a:	685a      	ldr	r2, [r3, #4]
 800806c:	4613      	mov	r3, r2
 800806e:	009b      	lsls	r3, r3, #2
 8008070:	4413      	add	r3, r2
 8008072:	3b05      	subs	r3, #5
 8008074:	221f      	movs	r2, #31
 8008076:	fa02 f303 	lsl.w	r3, r2, r3
 800807a:	43da      	mvns	r2, r3
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	400a      	ands	r2, r1
 8008082:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	b29b      	uxth	r3, r3
 8008090:	4618      	mov	r0, r3
 8008092:	683b      	ldr	r3, [r7, #0]
 8008094:	685a      	ldr	r2, [r3, #4]
 8008096:	4613      	mov	r3, r2
 8008098:	009b      	lsls	r3, r3, #2
 800809a:	4413      	add	r3, r2
 800809c:	3b05      	subs	r3, #5
 800809e:	fa00 f203 	lsl.w	r2, r0, r3
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	430a      	orrs	r2, r1
 80080a8:	635a      	str	r2, [r3, #52]	@ 0x34
 80080aa:	e04c      	b.n	8008146 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	685b      	ldr	r3, [r3, #4]
 80080b0:	2b0c      	cmp	r3, #12
 80080b2:	d824      	bhi.n	80080fe <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80080ba:	683b      	ldr	r3, [r7, #0]
 80080bc:	685a      	ldr	r2, [r3, #4]
 80080be:	4613      	mov	r3, r2
 80080c0:	009b      	lsls	r3, r3, #2
 80080c2:	4413      	add	r3, r2
 80080c4:	3b23      	subs	r3, #35	@ 0x23
 80080c6:	221f      	movs	r2, #31
 80080c8:	fa02 f303 	lsl.w	r3, r2, r3
 80080cc:	43da      	mvns	r2, r3
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	400a      	ands	r2, r1
 80080d4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80080dc:	683b      	ldr	r3, [r7, #0]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	b29b      	uxth	r3, r3
 80080e2:	4618      	mov	r0, r3
 80080e4:	683b      	ldr	r3, [r7, #0]
 80080e6:	685a      	ldr	r2, [r3, #4]
 80080e8:	4613      	mov	r3, r2
 80080ea:	009b      	lsls	r3, r3, #2
 80080ec:	4413      	add	r3, r2
 80080ee:	3b23      	subs	r3, #35	@ 0x23
 80080f0:	fa00 f203 	lsl.w	r2, r0, r3
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	430a      	orrs	r2, r1
 80080fa:	631a      	str	r2, [r3, #48]	@ 0x30
 80080fc:	e023      	b.n	8008146 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8008104:	683b      	ldr	r3, [r7, #0]
 8008106:	685a      	ldr	r2, [r3, #4]
 8008108:	4613      	mov	r3, r2
 800810a:	009b      	lsls	r3, r3, #2
 800810c:	4413      	add	r3, r2
 800810e:	3b41      	subs	r3, #65	@ 0x41
 8008110:	221f      	movs	r2, #31
 8008112:	fa02 f303 	lsl.w	r3, r2, r3
 8008116:	43da      	mvns	r2, r3
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	400a      	ands	r2, r1
 800811e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8008126:	683b      	ldr	r3, [r7, #0]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	b29b      	uxth	r3, r3
 800812c:	4618      	mov	r0, r3
 800812e:	683b      	ldr	r3, [r7, #0]
 8008130:	685a      	ldr	r2, [r3, #4]
 8008132:	4613      	mov	r3, r2
 8008134:	009b      	lsls	r3, r3, #2
 8008136:	4413      	add	r3, r2
 8008138:	3b41      	subs	r3, #65	@ 0x41
 800813a:	fa00 f203 	lsl.w	r2, r0, r3
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	430a      	orrs	r2, r1
 8008144:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8008146:	4b29      	ldr	r3, [pc, #164]	@ (80081ec <HAL_ADC_ConfigChannel+0x250>)
 8008148:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	4a28      	ldr	r2, [pc, #160]	@ (80081f0 <HAL_ADC_ConfigChannel+0x254>)
 8008150:	4293      	cmp	r3, r2
 8008152:	d10f      	bne.n	8008174 <HAL_ADC_ConfigChannel+0x1d8>
 8008154:	683b      	ldr	r3, [r7, #0]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	2b12      	cmp	r3, #18
 800815a:	d10b      	bne.n	8008174 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	685b      	ldr	r3, [r3, #4]
 8008160:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	685b      	ldr	r3, [r3, #4]
 800816c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	4a1d      	ldr	r2, [pc, #116]	@ (80081f0 <HAL_ADC_ConfigChannel+0x254>)
 800817a:	4293      	cmp	r3, r2
 800817c:	d12b      	bne.n	80081d6 <HAL_ADC_ConfigChannel+0x23a>
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	4a1c      	ldr	r2, [pc, #112]	@ (80081f4 <HAL_ADC_ConfigChannel+0x258>)
 8008184:	4293      	cmp	r3, r2
 8008186:	d003      	beq.n	8008190 <HAL_ADC_ConfigChannel+0x1f4>
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	2b11      	cmp	r3, #17
 800818e:	d122      	bne.n	80081d6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	685b      	ldr	r3, [r3, #4]
 8008194:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	685b      	ldr	r3, [r3, #4]
 80081a0:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80081a8:	683b      	ldr	r3, [r7, #0]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	4a11      	ldr	r2, [pc, #68]	@ (80081f4 <HAL_ADC_ConfigChannel+0x258>)
 80081ae:	4293      	cmp	r3, r2
 80081b0:	d111      	bne.n	80081d6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80081b2:	4b11      	ldr	r3, [pc, #68]	@ (80081f8 <HAL_ADC_ConfigChannel+0x25c>)
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	4a11      	ldr	r2, [pc, #68]	@ (80081fc <HAL_ADC_ConfigChannel+0x260>)
 80081b8:	fba2 2303 	umull	r2, r3, r2, r3
 80081bc:	0c9a      	lsrs	r2, r3, #18
 80081be:	4613      	mov	r3, r2
 80081c0:	009b      	lsls	r3, r3, #2
 80081c2:	4413      	add	r3, r2
 80081c4:	005b      	lsls	r3, r3, #1
 80081c6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80081c8:	e002      	b.n	80081d0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80081ca:	68bb      	ldr	r3, [r7, #8]
 80081cc:	3b01      	subs	r3, #1
 80081ce:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80081d0:	68bb      	ldr	r3, [r7, #8]
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d1f9      	bne.n	80081ca <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	2200      	movs	r2, #0
 80081da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80081de:	2300      	movs	r3, #0
}
 80081e0:	4618      	mov	r0, r3
 80081e2:	3714      	adds	r7, #20
 80081e4:	46bd      	mov	sp, r7
 80081e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ea:	4770      	bx	lr
 80081ec:	40012300 	.word	0x40012300
 80081f0:	40012000 	.word	0x40012000
 80081f4:	10000012 	.word	0x10000012
 80081f8:	20000038 	.word	0x20000038
 80081fc:	431bde83 	.word	0x431bde83

08008200 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8008200:	b480      	push	{r7}
 8008202:	b085      	sub	sp, #20
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8008208:	4b79      	ldr	r3, [pc, #484]	@ (80083f0 <ADC_Init+0x1f0>)
 800820a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	685b      	ldr	r3, [r3, #4]
 8008210:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	685a      	ldr	r2, [r3, #4]
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	685b      	ldr	r3, [r3, #4]
 8008220:	431a      	orrs	r2, r3
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	685a      	ldr	r2, [r3, #4]
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008234:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	6859      	ldr	r1, [r3, #4]
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	691b      	ldr	r3, [r3, #16]
 8008240:	021a      	lsls	r2, r3, #8
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	430a      	orrs	r2, r1
 8008248:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	685a      	ldr	r2, [r3, #4]
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8008258:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	6859      	ldr	r1, [r3, #4]
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	689a      	ldr	r2, [r3, #8]
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	430a      	orrs	r2, r1
 800826a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	689a      	ldr	r2, [r3, #8]
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800827a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	6899      	ldr	r1, [r3, #8]
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	68da      	ldr	r2, [r3, #12]
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	430a      	orrs	r2, r1
 800828c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008292:	4a58      	ldr	r2, [pc, #352]	@ (80083f4 <ADC_Init+0x1f4>)
 8008294:	4293      	cmp	r3, r2
 8008296:	d022      	beq.n	80082de <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	689a      	ldr	r2, [r3, #8]
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80082a6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	6899      	ldr	r1, [r3, #8]
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	430a      	orrs	r2, r1
 80082b8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	689a      	ldr	r2, [r3, #8]
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80082c8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	6899      	ldr	r1, [r3, #8]
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	430a      	orrs	r2, r1
 80082da:	609a      	str	r2, [r3, #8]
 80082dc:	e00f      	b.n	80082fe <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	689a      	ldr	r2, [r3, #8]
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80082ec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	689a      	ldr	r2, [r3, #8]
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80082fc:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	689a      	ldr	r2, [r3, #8]
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f022 0202 	bic.w	r2, r2, #2
 800830c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	6899      	ldr	r1, [r3, #8]
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	7e1b      	ldrb	r3, [r3, #24]
 8008318:	005a      	lsls	r2, r3, #1
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	430a      	orrs	r2, r1
 8008320:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008328:	2b00      	cmp	r3, #0
 800832a:	d01b      	beq.n	8008364 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	685a      	ldr	r2, [r3, #4]
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800833a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	685a      	ldr	r2, [r3, #4]
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800834a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	6859      	ldr	r1, [r3, #4]
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008356:	3b01      	subs	r3, #1
 8008358:	035a      	lsls	r2, r3, #13
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	430a      	orrs	r2, r1
 8008360:	605a      	str	r2, [r3, #4]
 8008362:	e007      	b.n	8008374 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	685a      	ldr	r2, [r3, #4]
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008372:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8008382:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	69db      	ldr	r3, [r3, #28]
 800838e:	3b01      	subs	r3, #1
 8008390:	051a      	lsls	r2, r3, #20
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	430a      	orrs	r2, r1
 8008398:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	689a      	ldr	r2, [r3, #8]
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80083a8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	6899      	ldr	r1, [r3, #8]
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80083b6:	025a      	lsls	r2, r3, #9
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	430a      	orrs	r2, r1
 80083be:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	689a      	ldr	r2, [r3, #8]
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80083ce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	6899      	ldr	r1, [r3, #8]
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	695b      	ldr	r3, [r3, #20]
 80083da:	029a      	lsls	r2, r3, #10
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	430a      	orrs	r2, r1
 80083e2:	609a      	str	r2, [r3, #8]
}
 80083e4:	bf00      	nop
 80083e6:	3714      	adds	r7, #20
 80083e8:	46bd      	mov	sp, r7
 80083ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ee:	4770      	bx	lr
 80083f0:	40012300 	.word	0x40012300
 80083f4:	0f000001 	.word	0x0f000001

080083f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80083f8:	b480      	push	{r7}
 80083fa:	b085      	sub	sp, #20
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	f003 0307 	and.w	r3, r3, #7
 8008406:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008408:	4b0c      	ldr	r3, [pc, #48]	@ (800843c <__NVIC_SetPriorityGrouping+0x44>)
 800840a:	68db      	ldr	r3, [r3, #12]
 800840c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800840e:	68ba      	ldr	r2, [r7, #8]
 8008410:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8008414:	4013      	ands	r3, r2
 8008416:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800841c:	68bb      	ldr	r3, [r7, #8]
 800841e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008420:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8008424:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008428:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800842a:	4a04      	ldr	r2, [pc, #16]	@ (800843c <__NVIC_SetPriorityGrouping+0x44>)
 800842c:	68bb      	ldr	r3, [r7, #8]
 800842e:	60d3      	str	r3, [r2, #12]
}
 8008430:	bf00      	nop
 8008432:	3714      	adds	r7, #20
 8008434:	46bd      	mov	sp, r7
 8008436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843a:	4770      	bx	lr
 800843c:	e000ed00 	.word	0xe000ed00

08008440 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008440:	b480      	push	{r7}
 8008442:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008444:	4b04      	ldr	r3, [pc, #16]	@ (8008458 <__NVIC_GetPriorityGrouping+0x18>)
 8008446:	68db      	ldr	r3, [r3, #12]
 8008448:	0a1b      	lsrs	r3, r3, #8
 800844a:	f003 0307 	and.w	r3, r3, #7
}
 800844e:	4618      	mov	r0, r3
 8008450:	46bd      	mov	sp, r7
 8008452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008456:	4770      	bx	lr
 8008458:	e000ed00 	.word	0xe000ed00

0800845c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800845c:	b480      	push	{r7}
 800845e:	b083      	sub	sp, #12
 8008460:	af00      	add	r7, sp, #0
 8008462:	4603      	mov	r3, r0
 8008464:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800846a:	2b00      	cmp	r3, #0
 800846c:	db0b      	blt.n	8008486 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800846e:	79fb      	ldrb	r3, [r7, #7]
 8008470:	f003 021f 	and.w	r2, r3, #31
 8008474:	4907      	ldr	r1, [pc, #28]	@ (8008494 <__NVIC_EnableIRQ+0x38>)
 8008476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800847a:	095b      	lsrs	r3, r3, #5
 800847c:	2001      	movs	r0, #1
 800847e:	fa00 f202 	lsl.w	r2, r0, r2
 8008482:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8008486:	bf00      	nop
 8008488:	370c      	adds	r7, #12
 800848a:	46bd      	mov	sp, r7
 800848c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008490:	4770      	bx	lr
 8008492:	bf00      	nop
 8008494:	e000e100 	.word	0xe000e100

08008498 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8008498:	b480      	push	{r7}
 800849a:	b083      	sub	sp, #12
 800849c:	af00      	add	r7, sp, #0
 800849e:	4603      	mov	r3, r0
 80084a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80084a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	db12      	blt.n	80084d0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80084aa:	79fb      	ldrb	r3, [r7, #7]
 80084ac:	f003 021f 	and.w	r2, r3, #31
 80084b0:	490a      	ldr	r1, [pc, #40]	@ (80084dc <__NVIC_DisableIRQ+0x44>)
 80084b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80084b6:	095b      	lsrs	r3, r3, #5
 80084b8:	2001      	movs	r0, #1
 80084ba:	fa00 f202 	lsl.w	r2, r0, r2
 80084be:	3320      	adds	r3, #32
 80084c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80084c4:	f3bf 8f4f 	dsb	sy
}
 80084c8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80084ca:	f3bf 8f6f 	isb	sy
}
 80084ce:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80084d0:	bf00      	nop
 80084d2:	370c      	adds	r7, #12
 80084d4:	46bd      	mov	sp, r7
 80084d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084da:	4770      	bx	lr
 80084dc:	e000e100 	.word	0xe000e100

080084e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80084e0:	b480      	push	{r7}
 80084e2:	b083      	sub	sp, #12
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	4603      	mov	r3, r0
 80084e8:	6039      	str	r1, [r7, #0]
 80084ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80084ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	db0a      	blt.n	800850a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	b2da      	uxtb	r2, r3
 80084f8:	490c      	ldr	r1, [pc, #48]	@ (800852c <__NVIC_SetPriority+0x4c>)
 80084fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80084fe:	0112      	lsls	r2, r2, #4
 8008500:	b2d2      	uxtb	r2, r2
 8008502:	440b      	add	r3, r1
 8008504:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008508:	e00a      	b.n	8008520 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800850a:	683b      	ldr	r3, [r7, #0]
 800850c:	b2da      	uxtb	r2, r3
 800850e:	4908      	ldr	r1, [pc, #32]	@ (8008530 <__NVIC_SetPriority+0x50>)
 8008510:	79fb      	ldrb	r3, [r7, #7]
 8008512:	f003 030f 	and.w	r3, r3, #15
 8008516:	3b04      	subs	r3, #4
 8008518:	0112      	lsls	r2, r2, #4
 800851a:	b2d2      	uxtb	r2, r2
 800851c:	440b      	add	r3, r1
 800851e:	761a      	strb	r2, [r3, #24]
}
 8008520:	bf00      	nop
 8008522:	370c      	adds	r7, #12
 8008524:	46bd      	mov	sp, r7
 8008526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852a:	4770      	bx	lr
 800852c:	e000e100 	.word	0xe000e100
 8008530:	e000ed00 	.word	0xe000ed00

08008534 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008534:	b480      	push	{r7}
 8008536:	b089      	sub	sp, #36	@ 0x24
 8008538:	af00      	add	r7, sp, #0
 800853a:	60f8      	str	r0, [r7, #12]
 800853c:	60b9      	str	r1, [r7, #8]
 800853e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	f003 0307 	and.w	r3, r3, #7
 8008546:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008548:	69fb      	ldr	r3, [r7, #28]
 800854a:	f1c3 0307 	rsb	r3, r3, #7
 800854e:	2b04      	cmp	r3, #4
 8008550:	bf28      	it	cs
 8008552:	2304      	movcs	r3, #4
 8008554:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008556:	69fb      	ldr	r3, [r7, #28]
 8008558:	3304      	adds	r3, #4
 800855a:	2b06      	cmp	r3, #6
 800855c:	d902      	bls.n	8008564 <NVIC_EncodePriority+0x30>
 800855e:	69fb      	ldr	r3, [r7, #28]
 8008560:	3b03      	subs	r3, #3
 8008562:	e000      	b.n	8008566 <NVIC_EncodePriority+0x32>
 8008564:	2300      	movs	r3, #0
 8008566:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008568:	f04f 32ff 	mov.w	r2, #4294967295
 800856c:	69bb      	ldr	r3, [r7, #24]
 800856e:	fa02 f303 	lsl.w	r3, r2, r3
 8008572:	43da      	mvns	r2, r3
 8008574:	68bb      	ldr	r3, [r7, #8]
 8008576:	401a      	ands	r2, r3
 8008578:	697b      	ldr	r3, [r7, #20]
 800857a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800857c:	f04f 31ff 	mov.w	r1, #4294967295
 8008580:	697b      	ldr	r3, [r7, #20]
 8008582:	fa01 f303 	lsl.w	r3, r1, r3
 8008586:	43d9      	mvns	r1, r3
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800858c:	4313      	orrs	r3, r2
         );
}
 800858e:	4618      	mov	r0, r3
 8008590:	3724      	adds	r7, #36	@ 0x24
 8008592:	46bd      	mov	sp, r7
 8008594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008598:	4770      	bx	lr
	...

0800859c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800859c:	b580      	push	{r7, lr}
 800859e:	b082      	sub	sp, #8
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	3b01      	subs	r3, #1
 80085a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80085ac:	d301      	bcc.n	80085b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80085ae:	2301      	movs	r3, #1
 80085b0:	e00f      	b.n	80085d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80085b2:	4a0a      	ldr	r2, [pc, #40]	@ (80085dc <SysTick_Config+0x40>)
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	3b01      	subs	r3, #1
 80085b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80085ba:	210f      	movs	r1, #15
 80085bc:	f04f 30ff 	mov.w	r0, #4294967295
 80085c0:	f7ff ff8e 	bl	80084e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80085c4:	4b05      	ldr	r3, [pc, #20]	@ (80085dc <SysTick_Config+0x40>)
 80085c6:	2200      	movs	r2, #0
 80085c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80085ca:	4b04      	ldr	r3, [pc, #16]	@ (80085dc <SysTick_Config+0x40>)
 80085cc:	2207      	movs	r2, #7
 80085ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80085d0:	2300      	movs	r3, #0
}
 80085d2:	4618      	mov	r0, r3
 80085d4:	3708      	adds	r7, #8
 80085d6:	46bd      	mov	sp, r7
 80085d8:	bd80      	pop	{r7, pc}
 80085da:	bf00      	nop
 80085dc:	e000e010 	.word	0xe000e010

080085e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80085e0:	b580      	push	{r7, lr}
 80085e2:	b082      	sub	sp, #8
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80085e8:	6878      	ldr	r0, [r7, #4]
 80085ea:	f7ff ff05 	bl	80083f8 <__NVIC_SetPriorityGrouping>
}
 80085ee:	bf00      	nop
 80085f0:	3708      	adds	r7, #8
 80085f2:	46bd      	mov	sp, r7
 80085f4:	bd80      	pop	{r7, pc}

080085f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80085f6:	b580      	push	{r7, lr}
 80085f8:	b086      	sub	sp, #24
 80085fa:	af00      	add	r7, sp, #0
 80085fc:	4603      	mov	r3, r0
 80085fe:	60b9      	str	r1, [r7, #8]
 8008600:	607a      	str	r2, [r7, #4]
 8008602:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8008604:	2300      	movs	r3, #0
 8008606:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008608:	f7ff ff1a 	bl	8008440 <__NVIC_GetPriorityGrouping>
 800860c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800860e:	687a      	ldr	r2, [r7, #4]
 8008610:	68b9      	ldr	r1, [r7, #8]
 8008612:	6978      	ldr	r0, [r7, #20]
 8008614:	f7ff ff8e 	bl	8008534 <NVIC_EncodePriority>
 8008618:	4602      	mov	r2, r0
 800861a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800861e:	4611      	mov	r1, r2
 8008620:	4618      	mov	r0, r3
 8008622:	f7ff ff5d 	bl	80084e0 <__NVIC_SetPriority>
}
 8008626:	bf00      	nop
 8008628:	3718      	adds	r7, #24
 800862a:	46bd      	mov	sp, r7
 800862c:	bd80      	pop	{r7, pc}

0800862e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800862e:	b580      	push	{r7, lr}
 8008630:	b082      	sub	sp, #8
 8008632:	af00      	add	r7, sp, #0
 8008634:	4603      	mov	r3, r0
 8008636:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008638:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800863c:	4618      	mov	r0, r3
 800863e:	f7ff ff0d 	bl	800845c <__NVIC_EnableIRQ>
}
 8008642:	bf00      	nop
 8008644:	3708      	adds	r7, #8
 8008646:	46bd      	mov	sp, r7
 8008648:	bd80      	pop	{r7, pc}

0800864a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800864a:	b580      	push	{r7, lr}
 800864c:	b082      	sub	sp, #8
 800864e:	af00      	add	r7, sp, #0
 8008650:	4603      	mov	r3, r0
 8008652:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8008654:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008658:	4618      	mov	r0, r3
 800865a:	f7ff ff1d 	bl	8008498 <__NVIC_DisableIRQ>
}
 800865e:	bf00      	nop
 8008660:	3708      	adds	r7, #8
 8008662:	46bd      	mov	sp, r7
 8008664:	bd80      	pop	{r7, pc}

08008666 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008666:	b580      	push	{r7, lr}
 8008668:	b082      	sub	sp, #8
 800866a:	af00      	add	r7, sp, #0
 800866c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800866e:	6878      	ldr	r0, [r7, #4]
 8008670:	f7ff ff94 	bl	800859c <SysTick_Config>
 8008674:	4603      	mov	r3, r0
}
 8008676:	4618      	mov	r0, r3
 8008678:	3708      	adds	r7, #8
 800867a:	46bd      	mov	sp, r7
 800867c:	bd80      	pop	{r7, pc}
	...

08008680 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008680:	b580      	push	{r7, lr}
 8008682:	b086      	sub	sp, #24
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8008688:	2300      	movs	r3, #0
 800868a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800868c:	f7ff fa74 	bl	8007b78 <HAL_GetTick>
 8008690:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	2b00      	cmp	r3, #0
 8008696:	d101      	bne.n	800869c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8008698:	2301      	movs	r3, #1
 800869a:	e099      	b.n	80087d0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2202      	movs	r2, #2
 80086a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2200      	movs	r2, #0
 80086a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	681a      	ldr	r2, [r3, #0]
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	f022 0201 	bic.w	r2, r2, #1
 80086ba:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80086bc:	e00f      	b.n	80086de <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80086be:	f7ff fa5b 	bl	8007b78 <HAL_GetTick>
 80086c2:	4602      	mov	r2, r0
 80086c4:	693b      	ldr	r3, [r7, #16]
 80086c6:	1ad3      	subs	r3, r2, r3
 80086c8:	2b05      	cmp	r3, #5
 80086ca:	d908      	bls.n	80086de <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	2220      	movs	r2, #32
 80086d0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2203      	movs	r2, #3
 80086d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80086da:	2303      	movs	r3, #3
 80086dc:	e078      	b.n	80087d0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	f003 0301 	and.w	r3, r3, #1
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d1e8      	bne.n	80086be <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80086f4:	697a      	ldr	r2, [r7, #20]
 80086f6:	4b38      	ldr	r3, [pc, #224]	@ (80087d8 <HAL_DMA_Init+0x158>)
 80086f8:	4013      	ands	r3, r2
 80086fa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	685a      	ldr	r2, [r3, #4]
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	689b      	ldr	r3, [r3, #8]
 8008704:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800870a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	691b      	ldr	r3, [r3, #16]
 8008710:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008716:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	699b      	ldr	r3, [r3, #24]
 800871c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008722:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	6a1b      	ldr	r3, [r3, #32]
 8008728:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800872a:	697a      	ldr	r2, [r7, #20]
 800872c:	4313      	orrs	r3, r2
 800872e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008734:	2b04      	cmp	r3, #4
 8008736:	d107      	bne.n	8008748 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008740:	4313      	orrs	r3, r2
 8008742:	697a      	ldr	r2, [r7, #20]
 8008744:	4313      	orrs	r3, r2
 8008746:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	697a      	ldr	r2, [r7, #20]
 800874e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	695b      	ldr	r3, [r3, #20]
 8008756:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008758:	697b      	ldr	r3, [r7, #20]
 800875a:	f023 0307 	bic.w	r3, r3, #7
 800875e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008764:	697a      	ldr	r2, [r7, #20]
 8008766:	4313      	orrs	r3, r2
 8008768:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800876e:	2b04      	cmp	r3, #4
 8008770:	d117      	bne.n	80087a2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008776:	697a      	ldr	r2, [r7, #20]
 8008778:	4313      	orrs	r3, r2
 800877a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008780:	2b00      	cmp	r3, #0
 8008782:	d00e      	beq.n	80087a2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8008784:	6878      	ldr	r0, [r7, #4]
 8008786:	f000 fb79 	bl	8008e7c <DMA_CheckFifoParam>
 800878a:	4603      	mov	r3, r0
 800878c:	2b00      	cmp	r3, #0
 800878e:	d008      	beq.n	80087a2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2240      	movs	r2, #64	@ 0x40
 8008794:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	2201      	movs	r2, #1
 800879a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800879e:	2301      	movs	r3, #1
 80087a0:	e016      	b.n	80087d0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	697a      	ldr	r2, [r7, #20]
 80087a8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80087aa:	6878      	ldr	r0, [r7, #4]
 80087ac:	f000 fb30 	bl	8008e10 <DMA_CalcBaseAndBitshift>
 80087b0:	4603      	mov	r3, r0
 80087b2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80087b8:	223f      	movs	r2, #63	@ 0x3f
 80087ba:	409a      	lsls	r2, r3
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2200      	movs	r2, #0
 80087c4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	2201      	movs	r2, #1
 80087ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80087ce:	2300      	movs	r3, #0
}
 80087d0:	4618      	mov	r0, r3
 80087d2:	3718      	adds	r7, #24
 80087d4:	46bd      	mov	sp, r7
 80087d6:	bd80      	pop	{r7, pc}
 80087d8:	f010803f 	.word	0xf010803f

080087dc <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80087dc:	b580      	push	{r7, lr}
 80087de:	b084      	sub	sp, #16
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d101      	bne.n	80087ee <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80087ea:	2301      	movs	r3, #1
 80087ec:	e050      	b.n	8008890 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80087f4:	b2db      	uxtb	r3, r3
 80087f6:	2b02      	cmp	r3, #2
 80087f8:	d101      	bne.n	80087fe <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80087fa:	2302      	movs	r3, #2
 80087fc:	e048      	b.n	8008890 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	681a      	ldr	r2, [r3, #0]
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	f022 0201 	bic.w	r2, r2, #1
 800880c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	2200      	movs	r2, #0
 8008814:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	2200      	movs	r2, #0
 800881c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	2200      	movs	r2, #0
 8008824:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	2200      	movs	r2, #0
 800882c:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	2200      	movs	r2, #0
 8008834:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	2221      	movs	r2, #33	@ 0x21
 800883c:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800883e:	6878      	ldr	r0, [r7, #4]
 8008840:	f000 fae6 	bl	8008e10 <DMA_CalcBaseAndBitshift>
 8008844:	4603      	mov	r3, r0
 8008846:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2200      	movs	r2, #0
 800884c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	2200      	movs	r2, #0
 8008852:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	2200      	movs	r2, #0
 8008858:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	2200      	movs	r2, #0
 800885e:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2200      	movs	r2, #0
 8008864:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2200      	movs	r2, #0
 800886a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008870:	223f      	movs	r2, #63	@ 0x3f
 8008872:	409a      	lsls	r2, r3
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2200      	movs	r2, #0
 800887c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	2200      	movs	r2, #0
 8008882:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	2200      	movs	r2, #0
 800888a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800888e:	2300      	movs	r3, #0
}
 8008890:	4618      	mov	r0, r3
 8008892:	3710      	adds	r7, #16
 8008894:	46bd      	mov	sp, r7
 8008896:	bd80      	pop	{r7, pc}

08008898 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008898:	b580      	push	{r7, lr}
 800889a:	b086      	sub	sp, #24
 800889c:	af00      	add	r7, sp, #0
 800889e:	60f8      	str	r0, [r7, #12]
 80088a0:	60b9      	str	r1, [r7, #8]
 80088a2:	607a      	str	r2, [r7, #4]
 80088a4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80088a6:	2300      	movs	r3, #0
 80088a8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80088ae:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80088b6:	2b01      	cmp	r3, #1
 80088b8:	d101      	bne.n	80088be <HAL_DMA_Start_IT+0x26>
 80088ba:	2302      	movs	r3, #2
 80088bc:	e040      	b.n	8008940 <HAL_DMA_Start_IT+0xa8>
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	2201      	movs	r2, #1
 80088c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80088cc:	b2db      	uxtb	r3, r3
 80088ce:	2b01      	cmp	r3, #1
 80088d0:	d12f      	bne.n	8008932 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	2202      	movs	r2, #2
 80088d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	2200      	movs	r2, #0
 80088de:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80088e0:	683b      	ldr	r3, [r7, #0]
 80088e2:	687a      	ldr	r2, [r7, #4]
 80088e4:	68b9      	ldr	r1, [r7, #8]
 80088e6:	68f8      	ldr	r0, [r7, #12]
 80088e8:	f000 fa64 	bl	8008db4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80088f0:	223f      	movs	r2, #63	@ 0x3f
 80088f2:	409a      	lsls	r2, r3
 80088f4:	693b      	ldr	r3, [r7, #16]
 80088f6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	681a      	ldr	r2, [r3, #0]
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	f042 0216 	orr.w	r2, r2, #22
 8008906:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800890c:	2b00      	cmp	r3, #0
 800890e:	d007      	beq.n	8008920 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	681a      	ldr	r2, [r3, #0]
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	f042 0208 	orr.w	r2, r2, #8
 800891e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	681a      	ldr	r2, [r3, #0]
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	f042 0201 	orr.w	r2, r2, #1
 800892e:	601a      	str	r2, [r3, #0]
 8008930:	e005      	b.n	800893e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	2200      	movs	r2, #0
 8008936:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800893a:	2302      	movs	r3, #2
 800893c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800893e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008940:	4618      	mov	r0, r3
 8008942:	3718      	adds	r7, #24
 8008944:	46bd      	mov	sp, r7
 8008946:	bd80      	pop	{r7, pc}

08008948 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008948:	b580      	push	{r7, lr}
 800894a:	b084      	sub	sp, #16
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008954:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8008956:	f7ff f90f 	bl	8007b78 <HAL_GetTick>
 800895a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008962:	b2db      	uxtb	r3, r3
 8008964:	2b02      	cmp	r3, #2
 8008966:	d008      	beq.n	800897a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	2280      	movs	r2, #128	@ 0x80
 800896c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	2200      	movs	r2, #0
 8008972:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8008976:	2301      	movs	r3, #1
 8008978:	e052      	b.n	8008a20 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	681a      	ldr	r2, [r3, #0]
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	f022 0216 	bic.w	r2, r2, #22
 8008988:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	695a      	ldr	r2, [r3, #20]
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008998:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d103      	bne.n	80089aa <HAL_DMA_Abort+0x62>
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d007      	beq.n	80089ba <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	681a      	ldr	r2, [r3, #0]
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	f022 0208 	bic.w	r2, r2, #8
 80089b8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	681a      	ldr	r2, [r3, #0]
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	f022 0201 	bic.w	r2, r2, #1
 80089c8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80089ca:	e013      	b.n	80089f4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80089cc:	f7ff f8d4 	bl	8007b78 <HAL_GetTick>
 80089d0:	4602      	mov	r2, r0
 80089d2:	68bb      	ldr	r3, [r7, #8]
 80089d4:	1ad3      	subs	r3, r2, r3
 80089d6:	2b05      	cmp	r3, #5
 80089d8:	d90c      	bls.n	80089f4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	2220      	movs	r2, #32
 80089de:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	2203      	movs	r2, #3
 80089e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	2200      	movs	r2, #0
 80089ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80089f0:	2303      	movs	r3, #3
 80089f2:	e015      	b.n	8008a20 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	f003 0301 	and.w	r3, r3, #1
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d1e4      	bne.n	80089cc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a06:	223f      	movs	r2, #63	@ 0x3f
 8008a08:	409a      	lsls	r2, r3
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	2201      	movs	r2, #1
 8008a12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	2200      	movs	r2, #0
 8008a1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8008a1e:	2300      	movs	r3, #0
}
 8008a20:	4618      	mov	r0, r3
 8008a22:	3710      	adds	r7, #16
 8008a24:	46bd      	mov	sp, r7
 8008a26:	bd80      	pop	{r7, pc}

08008a28 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008a28:	b480      	push	{r7}
 8008a2a:	b083      	sub	sp, #12
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008a36:	b2db      	uxtb	r3, r3
 8008a38:	2b02      	cmp	r3, #2
 8008a3a:	d004      	beq.n	8008a46 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2280      	movs	r2, #128	@ 0x80
 8008a40:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8008a42:	2301      	movs	r3, #1
 8008a44:	e00c      	b.n	8008a60 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	2205      	movs	r2, #5
 8008a4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	681a      	ldr	r2, [r3, #0]
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	f022 0201 	bic.w	r2, r2, #1
 8008a5c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8008a5e:	2300      	movs	r3, #0
}
 8008a60:	4618      	mov	r0, r3
 8008a62:	370c      	adds	r7, #12
 8008a64:	46bd      	mov	sp, r7
 8008a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a6a:	4770      	bx	lr

08008a6c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008a6c:	b580      	push	{r7, lr}
 8008a6e:	b086      	sub	sp, #24
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8008a74:	2300      	movs	r3, #0
 8008a76:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8008a78:	4b8e      	ldr	r3, [pc, #568]	@ (8008cb4 <HAL_DMA_IRQHandler+0x248>)
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	4a8e      	ldr	r2, [pc, #568]	@ (8008cb8 <HAL_DMA_IRQHandler+0x24c>)
 8008a7e:	fba2 2303 	umull	r2, r3, r2, r3
 8008a82:	0a9b      	lsrs	r3, r3, #10
 8008a84:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a8a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8008a8c:	693b      	ldr	r3, [r7, #16]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a96:	2208      	movs	r2, #8
 8008a98:	409a      	lsls	r2, r3
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	4013      	ands	r3, r2
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d01a      	beq.n	8008ad8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	f003 0304 	and.w	r3, r3, #4
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d013      	beq.n	8008ad8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	681a      	ldr	r2, [r3, #0]
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	f022 0204 	bic.w	r2, r2, #4
 8008abe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ac4:	2208      	movs	r2, #8
 8008ac6:	409a      	lsls	r2, r3
 8008ac8:	693b      	ldr	r3, [r7, #16]
 8008aca:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ad0:	f043 0201 	orr.w	r2, r3, #1
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008adc:	2201      	movs	r2, #1
 8008ade:	409a      	lsls	r2, r3
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	4013      	ands	r3, r2
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d012      	beq.n	8008b0e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	695b      	ldr	r3, [r3, #20]
 8008aee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d00b      	beq.n	8008b0e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008afa:	2201      	movs	r2, #1
 8008afc:	409a      	lsls	r2, r3
 8008afe:	693b      	ldr	r3, [r7, #16]
 8008b00:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b06:	f043 0202 	orr.w	r2, r3, #2
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b12:	2204      	movs	r2, #4
 8008b14:	409a      	lsls	r2, r3
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	4013      	ands	r3, r2
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d012      	beq.n	8008b44 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	f003 0302 	and.w	r3, r3, #2
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d00b      	beq.n	8008b44 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b30:	2204      	movs	r2, #4
 8008b32:	409a      	lsls	r2, r3
 8008b34:	693b      	ldr	r3, [r7, #16]
 8008b36:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b3c:	f043 0204 	orr.w	r2, r3, #4
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b48:	2210      	movs	r2, #16
 8008b4a:	409a      	lsls	r2, r3
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	4013      	ands	r3, r2
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d043      	beq.n	8008bdc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	f003 0308 	and.w	r3, r3, #8
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d03c      	beq.n	8008bdc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b66:	2210      	movs	r2, #16
 8008b68:	409a      	lsls	r2, r3
 8008b6a:	693b      	ldr	r3, [r7, #16]
 8008b6c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d018      	beq.n	8008bae <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d108      	bne.n	8008b9c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d024      	beq.n	8008bdc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b96:	6878      	ldr	r0, [r7, #4]
 8008b98:	4798      	blx	r3
 8008b9a:	e01f      	b.n	8008bdc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d01b      	beq.n	8008bdc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008ba8:	6878      	ldr	r0, [r7, #4]
 8008baa:	4798      	blx	r3
 8008bac:	e016      	b.n	8008bdc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d107      	bne.n	8008bcc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	681a      	ldr	r2, [r3, #0]
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	f022 0208 	bic.w	r2, r2, #8
 8008bca:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d003      	beq.n	8008bdc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bd8:	6878      	ldr	r0, [r7, #4]
 8008bda:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008be0:	2220      	movs	r2, #32
 8008be2:	409a      	lsls	r2, r3
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	4013      	ands	r3, r2
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	f000 808f 	beq.w	8008d0c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	f003 0310 	and.w	r3, r3, #16
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	f000 8087 	beq.w	8008d0c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c02:	2220      	movs	r2, #32
 8008c04:	409a      	lsls	r2, r3
 8008c06:	693b      	ldr	r3, [r7, #16]
 8008c08:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008c10:	b2db      	uxtb	r3, r3
 8008c12:	2b05      	cmp	r3, #5
 8008c14:	d136      	bne.n	8008c84 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	681a      	ldr	r2, [r3, #0]
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	f022 0216 	bic.w	r2, r2, #22
 8008c24:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	695a      	ldr	r2, [r3, #20]
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008c34:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d103      	bne.n	8008c46 <HAL_DMA_IRQHandler+0x1da>
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d007      	beq.n	8008c56 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	681a      	ldr	r2, [r3, #0]
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	f022 0208 	bic.w	r2, r2, #8
 8008c54:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c5a:	223f      	movs	r2, #63	@ 0x3f
 8008c5c:	409a      	lsls	r2, r3
 8008c5e:	693b      	ldr	r3, [r7, #16]
 8008c60:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	2201      	movs	r2, #1
 8008c66:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d07e      	beq.n	8008d78 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c7e:	6878      	ldr	r0, [r7, #4]
 8008c80:	4798      	blx	r3
        }
        return;
 8008c82:	e079      	b.n	8008d78 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d01d      	beq.n	8008cce <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d10d      	bne.n	8008cbc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d031      	beq.n	8008d0c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008cac:	6878      	ldr	r0, [r7, #4]
 8008cae:	4798      	blx	r3
 8008cb0:	e02c      	b.n	8008d0c <HAL_DMA_IRQHandler+0x2a0>
 8008cb2:	bf00      	nop
 8008cb4:	20000038 	.word	0x20000038
 8008cb8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d023      	beq.n	8008d0c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008cc8:	6878      	ldr	r0, [r7, #4]
 8008cca:	4798      	blx	r3
 8008ccc:	e01e      	b.n	8008d0c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d10f      	bne.n	8008cfc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	681a      	ldr	r2, [r3, #0]
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	f022 0210 	bic.w	r2, r2, #16
 8008cea:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2201      	movs	r2, #1
 8008cf0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	2200      	movs	r2, #0
 8008cf8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d003      	beq.n	8008d0c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d08:	6878      	ldr	r0, [r7, #4]
 8008d0a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d032      	beq.n	8008d7a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d18:	f003 0301 	and.w	r3, r3, #1
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d022      	beq.n	8008d66 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	2205      	movs	r2, #5
 8008d24:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	681a      	ldr	r2, [r3, #0]
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	f022 0201 	bic.w	r2, r2, #1
 8008d36:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8008d38:	68bb      	ldr	r3, [r7, #8]
 8008d3a:	3301      	adds	r3, #1
 8008d3c:	60bb      	str	r3, [r7, #8]
 8008d3e:	697a      	ldr	r2, [r7, #20]
 8008d40:	429a      	cmp	r2, r3
 8008d42:	d307      	bcc.n	8008d54 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	f003 0301 	and.w	r3, r3, #1
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d1f2      	bne.n	8008d38 <HAL_DMA_IRQHandler+0x2cc>
 8008d52:	e000      	b.n	8008d56 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8008d54:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	2201      	movs	r2, #1
 8008d5a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	2200      	movs	r2, #0
 8008d62:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d005      	beq.n	8008d7a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008d72:	6878      	ldr	r0, [r7, #4]
 8008d74:	4798      	blx	r3
 8008d76:	e000      	b.n	8008d7a <HAL_DMA_IRQHandler+0x30e>
        return;
 8008d78:	bf00      	nop
    }
  }
}
 8008d7a:	3718      	adds	r7, #24
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	bd80      	pop	{r7, pc}

08008d80 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8008d80:	b480      	push	{r7}
 8008d82:	b083      	sub	sp, #12
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008d8e:	b2db      	uxtb	r3, r3
}
 8008d90:	4618      	mov	r0, r3
 8008d92:	370c      	adds	r7, #12
 8008d94:	46bd      	mov	sp, r7
 8008d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9a:	4770      	bx	lr

08008d9c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8008d9c:	b480      	push	{r7}
 8008d9e:	b083      	sub	sp, #12
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8008da8:	4618      	mov	r0, r3
 8008daa:	370c      	adds	r7, #12
 8008dac:	46bd      	mov	sp, r7
 8008dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db2:	4770      	bx	lr

08008db4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008db4:	b480      	push	{r7}
 8008db6:	b085      	sub	sp, #20
 8008db8:	af00      	add	r7, sp, #0
 8008dba:	60f8      	str	r0, [r7, #12]
 8008dbc:	60b9      	str	r1, [r7, #8]
 8008dbe:	607a      	str	r2, [r7, #4]
 8008dc0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	681a      	ldr	r2, [r3, #0]
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8008dd0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	683a      	ldr	r2, [r7, #0]
 8008dd8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	689b      	ldr	r3, [r3, #8]
 8008dde:	2b40      	cmp	r3, #64	@ 0x40
 8008de0:	d108      	bne.n	8008df4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	687a      	ldr	r2, [r7, #4]
 8008de8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	68ba      	ldr	r2, [r7, #8]
 8008df0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8008df2:	e007      	b.n	8008e04 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	68ba      	ldr	r2, [r7, #8]
 8008dfa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	687a      	ldr	r2, [r7, #4]
 8008e02:	60da      	str	r2, [r3, #12]
}
 8008e04:	bf00      	nop
 8008e06:	3714      	adds	r7, #20
 8008e08:	46bd      	mov	sp, r7
 8008e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e0e:	4770      	bx	lr

08008e10 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008e10:	b480      	push	{r7}
 8008e12:	b085      	sub	sp, #20
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	b2db      	uxtb	r3, r3
 8008e1e:	3b10      	subs	r3, #16
 8008e20:	4a14      	ldr	r2, [pc, #80]	@ (8008e74 <DMA_CalcBaseAndBitshift+0x64>)
 8008e22:	fba2 2303 	umull	r2, r3, r2, r3
 8008e26:	091b      	lsrs	r3, r3, #4
 8008e28:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8008e2a:	4a13      	ldr	r2, [pc, #76]	@ (8008e78 <DMA_CalcBaseAndBitshift+0x68>)
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	4413      	add	r3, r2
 8008e30:	781b      	ldrb	r3, [r3, #0]
 8008e32:	461a      	mov	r2, r3
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	2b03      	cmp	r3, #3
 8008e3c:	d909      	bls.n	8008e52 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8008e46:	f023 0303 	bic.w	r3, r3, #3
 8008e4a:	1d1a      	adds	r2, r3, #4
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	659a      	str	r2, [r3, #88]	@ 0x58
 8008e50:	e007      	b.n	8008e62 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8008e5a:	f023 0303 	bic.w	r3, r3, #3
 8008e5e:	687a      	ldr	r2, [r7, #4]
 8008e60:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8008e66:	4618      	mov	r0, r3
 8008e68:	3714      	adds	r7, #20
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e70:	4770      	bx	lr
 8008e72:	bf00      	nop
 8008e74:	aaaaaaab 	.word	0xaaaaaaab
 8008e78:	080161b8 	.word	0x080161b8

08008e7c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8008e7c:	b480      	push	{r7}
 8008e7e:	b085      	sub	sp, #20
 8008e80:	af00      	add	r7, sp, #0
 8008e82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008e84:	2300      	movs	r3, #0
 8008e86:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e8c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	699b      	ldr	r3, [r3, #24]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d11f      	bne.n	8008ed6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8008e96:	68bb      	ldr	r3, [r7, #8]
 8008e98:	2b03      	cmp	r3, #3
 8008e9a:	d856      	bhi.n	8008f4a <DMA_CheckFifoParam+0xce>
 8008e9c:	a201      	add	r2, pc, #4	@ (adr r2, 8008ea4 <DMA_CheckFifoParam+0x28>)
 8008e9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ea2:	bf00      	nop
 8008ea4:	08008eb5 	.word	0x08008eb5
 8008ea8:	08008ec7 	.word	0x08008ec7
 8008eac:	08008eb5 	.word	0x08008eb5
 8008eb0:	08008f4b 	.word	0x08008f4b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008eb8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d046      	beq.n	8008f4e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8008ec0:	2301      	movs	r3, #1
 8008ec2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008ec4:	e043      	b.n	8008f4e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008eca:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8008ece:	d140      	bne.n	8008f52 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8008ed0:	2301      	movs	r3, #1
 8008ed2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008ed4:	e03d      	b.n	8008f52 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	699b      	ldr	r3, [r3, #24]
 8008eda:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008ede:	d121      	bne.n	8008f24 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8008ee0:	68bb      	ldr	r3, [r7, #8]
 8008ee2:	2b03      	cmp	r3, #3
 8008ee4:	d837      	bhi.n	8008f56 <DMA_CheckFifoParam+0xda>
 8008ee6:	a201      	add	r2, pc, #4	@ (adr r2, 8008eec <DMA_CheckFifoParam+0x70>)
 8008ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008eec:	08008efd 	.word	0x08008efd
 8008ef0:	08008f03 	.word	0x08008f03
 8008ef4:	08008efd 	.word	0x08008efd
 8008ef8:	08008f15 	.word	0x08008f15
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8008efc:	2301      	movs	r3, #1
 8008efe:	73fb      	strb	r3, [r7, #15]
      break;
 8008f00:	e030      	b.n	8008f64 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f06:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d025      	beq.n	8008f5a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8008f0e:	2301      	movs	r3, #1
 8008f10:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008f12:	e022      	b.n	8008f5a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f18:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8008f1c:	d11f      	bne.n	8008f5e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8008f1e:	2301      	movs	r3, #1
 8008f20:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8008f22:	e01c      	b.n	8008f5e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8008f24:	68bb      	ldr	r3, [r7, #8]
 8008f26:	2b02      	cmp	r3, #2
 8008f28:	d903      	bls.n	8008f32 <DMA_CheckFifoParam+0xb6>
 8008f2a:	68bb      	ldr	r3, [r7, #8]
 8008f2c:	2b03      	cmp	r3, #3
 8008f2e:	d003      	beq.n	8008f38 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8008f30:	e018      	b.n	8008f64 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8008f32:	2301      	movs	r3, #1
 8008f34:	73fb      	strb	r3, [r7, #15]
      break;
 8008f36:	e015      	b.n	8008f64 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f3c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d00e      	beq.n	8008f62 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8008f44:	2301      	movs	r3, #1
 8008f46:	73fb      	strb	r3, [r7, #15]
      break;
 8008f48:	e00b      	b.n	8008f62 <DMA_CheckFifoParam+0xe6>
      break;
 8008f4a:	bf00      	nop
 8008f4c:	e00a      	b.n	8008f64 <DMA_CheckFifoParam+0xe8>
      break;
 8008f4e:	bf00      	nop
 8008f50:	e008      	b.n	8008f64 <DMA_CheckFifoParam+0xe8>
      break;
 8008f52:	bf00      	nop
 8008f54:	e006      	b.n	8008f64 <DMA_CheckFifoParam+0xe8>
      break;
 8008f56:	bf00      	nop
 8008f58:	e004      	b.n	8008f64 <DMA_CheckFifoParam+0xe8>
      break;
 8008f5a:	bf00      	nop
 8008f5c:	e002      	b.n	8008f64 <DMA_CheckFifoParam+0xe8>
      break;   
 8008f5e:	bf00      	nop
 8008f60:	e000      	b.n	8008f64 <DMA_CheckFifoParam+0xe8>
      break;
 8008f62:	bf00      	nop
    }
  } 
  
  return status; 
 8008f64:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f66:	4618      	mov	r0, r3
 8008f68:	3714      	adds	r7, #20
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f70:	4770      	bx	lr
 8008f72:	bf00      	nop

08008f74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008f74:	b480      	push	{r7}
 8008f76:	b089      	sub	sp, #36	@ 0x24
 8008f78:	af00      	add	r7, sp, #0
 8008f7a:	6078      	str	r0, [r7, #4]
 8008f7c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008f7e:	2300      	movs	r3, #0
 8008f80:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008f82:	2300      	movs	r3, #0
 8008f84:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008f86:	2300      	movs	r3, #0
 8008f88:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	61fb      	str	r3, [r7, #28]
 8008f8e:	e165      	b.n	800925c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008f90:	2201      	movs	r2, #1
 8008f92:	69fb      	ldr	r3, [r7, #28]
 8008f94:	fa02 f303 	lsl.w	r3, r2, r3
 8008f98:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008f9a:	683b      	ldr	r3, [r7, #0]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	697a      	ldr	r2, [r7, #20]
 8008fa0:	4013      	ands	r3, r2
 8008fa2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008fa4:	693a      	ldr	r2, [r7, #16]
 8008fa6:	697b      	ldr	r3, [r7, #20]
 8008fa8:	429a      	cmp	r2, r3
 8008faa:	f040 8154 	bne.w	8009256 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008fae:	683b      	ldr	r3, [r7, #0]
 8008fb0:	685b      	ldr	r3, [r3, #4]
 8008fb2:	f003 0303 	and.w	r3, r3, #3
 8008fb6:	2b01      	cmp	r3, #1
 8008fb8:	d005      	beq.n	8008fc6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008fba:	683b      	ldr	r3, [r7, #0]
 8008fbc:	685b      	ldr	r3, [r3, #4]
 8008fbe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008fc2:	2b02      	cmp	r3, #2
 8008fc4:	d130      	bne.n	8009028 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	689b      	ldr	r3, [r3, #8]
 8008fca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008fcc:	69fb      	ldr	r3, [r7, #28]
 8008fce:	005b      	lsls	r3, r3, #1
 8008fd0:	2203      	movs	r2, #3
 8008fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8008fd6:	43db      	mvns	r3, r3
 8008fd8:	69ba      	ldr	r2, [r7, #24]
 8008fda:	4013      	ands	r3, r2
 8008fdc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	68da      	ldr	r2, [r3, #12]
 8008fe2:	69fb      	ldr	r3, [r7, #28]
 8008fe4:	005b      	lsls	r3, r3, #1
 8008fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8008fea:	69ba      	ldr	r2, [r7, #24]
 8008fec:	4313      	orrs	r3, r2
 8008fee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	69ba      	ldr	r2, [r7, #24]
 8008ff4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	685b      	ldr	r3, [r3, #4]
 8008ffa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008ffc:	2201      	movs	r2, #1
 8008ffe:	69fb      	ldr	r3, [r7, #28]
 8009000:	fa02 f303 	lsl.w	r3, r2, r3
 8009004:	43db      	mvns	r3, r3
 8009006:	69ba      	ldr	r2, [r7, #24]
 8009008:	4013      	ands	r3, r2
 800900a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800900c:	683b      	ldr	r3, [r7, #0]
 800900e:	685b      	ldr	r3, [r3, #4]
 8009010:	091b      	lsrs	r3, r3, #4
 8009012:	f003 0201 	and.w	r2, r3, #1
 8009016:	69fb      	ldr	r3, [r7, #28]
 8009018:	fa02 f303 	lsl.w	r3, r2, r3
 800901c:	69ba      	ldr	r2, [r7, #24]
 800901e:	4313      	orrs	r3, r2
 8009020:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	69ba      	ldr	r2, [r7, #24]
 8009026:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009028:	683b      	ldr	r3, [r7, #0]
 800902a:	685b      	ldr	r3, [r3, #4]
 800902c:	f003 0303 	and.w	r3, r3, #3
 8009030:	2b03      	cmp	r3, #3
 8009032:	d017      	beq.n	8009064 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	68db      	ldr	r3, [r3, #12]
 8009038:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800903a:	69fb      	ldr	r3, [r7, #28]
 800903c:	005b      	lsls	r3, r3, #1
 800903e:	2203      	movs	r2, #3
 8009040:	fa02 f303 	lsl.w	r3, r2, r3
 8009044:	43db      	mvns	r3, r3
 8009046:	69ba      	ldr	r2, [r7, #24]
 8009048:	4013      	ands	r3, r2
 800904a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800904c:	683b      	ldr	r3, [r7, #0]
 800904e:	689a      	ldr	r2, [r3, #8]
 8009050:	69fb      	ldr	r3, [r7, #28]
 8009052:	005b      	lsls	r3, r3, #1
 8009054:	fa02 f303 	lsl.w	r3, r2, r3
 8009058:	69ba      	ldr	r2, [r7, #24]
 800905a:	4313      	orrs	r3, r2
 800905c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	69ba      	ldr	r2, [r7, #24]
 8009062:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009064:	683b      	ldr	r3, [r7, #0]
 8009066:	685b      	ldr	r3, [r3, #4]
 8009068:	f003 0303 	and.w	r3, r3, #3
 800906c:	2b02      	cmp	r3, #2
 800906e:	d123      	bne.n	80090b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8009070:	69fb      	ldr	r3, [r7, #28]
 8009072:	08da      	lsrs	r2, r3, #3
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	3208      	adds	r2, #8
 8009078:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800907c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800907e:	69fb      	ldr	r3, [r7, #28]
 8009080:	f003 0307 	and.w	r3, r3, #7
 8009084:	009b      	lsls	r3, r3, #2
 8009086:	220f      	movs	r2, #15
 8009088:	fa02 f303 	lsl.w	r3, r2, r3
 800908c:	43db      	mvns	r3, r3
 800908e:	69ba      	ldr	r2, [r7, #24]
 8009090:	4013      	ands	r3, r2
 8009092:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8009094:	683b      	ldr	r3, [r7, #0]
 8009096:	691a      	ldr	r2, [r3, #16]
 8009098:	69fb      	ldr	r3, [r7, #28]
 800909a:	f003 0307 	and.w	r3, r3, #7
 800909e:	009b      	lsls	r3, r3, #2
 80090a0:	fa02 f303 	lsl.w	r3, r2, r3
 80090a4:	69ba      	ldr	r2, [r7, #24]
 80090a6:	4313      	orrs	r3, r2
 80090a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80090aa:	69fb      	ldr	r3, [r7, #28]
 80090ac:	08da      	lsrs	r2, r3, #3
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	3208      	adds	r2, #8
 80090b2:	69b9      	ldr	r1, [r7, #24]
 80090b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80090be:	69fb      	ldr	r3, [r7, #28]
 80090c0:	005b      	lsls	r3, r3, #1
 80090c2:	2203      	movs	r2, #3
 80090c4:	fa02 f303 	lsl.w	r3, r2, r3
 80090c8:	43db      	mvns	r3, r3
 80090ca:	69ba      	ldr	r2, [r7, #24]
 80090cc:	4013      	ands	r3, r2
 80090ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80090d0:	683b      	ldr	r3, [r7, #0]
 80090d2:	685b      	ldr	r3, [r3, #4]
 80090d4:	f003 0203 	and.w	r2, r3, #3
 80090d8:	69fb      	ldr	r3, [r7, #28]
 80090da:	005b      	lsls	r3, r3, #1
 80090dc:	fa02 f303 	lsl.w	r3, r2, r3
 80090e0:	69ba      	ldr	r2, [r7, #24]
 80090e2:	4313      	orrs	r3, r2
 80090e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	69ba      	ldr	r2, [r7, #24]
 80090ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80090ec:	683b      	ldr	r3, [r7, #0]
 80090ee:	685b      	ldr	r3, [r3, #4]
 80090f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	f000 80ae 	beq.w	8009256 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80090fa:	2300      	movs	r3, #0
 80090fc:	60fb      	str	r3, [r7, #12]
 80090fe:	4b5d      	ldr	r3, [pc, #372]	@ (8009274 <HAL_GPIO_Init+0x300>)
 8009100:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009102:	4a5c      	ldr	r2, [pc, #368]	@ (8009274 <HAL_GPIO_Init+0x300>)
 8009104:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009108:	6453      	str	r3, [r2, #68]	@ 0x44
 800910a:	4b5a      	ldr	r3, [pc, #360]	@ (8009274 <HAL_GPIO_Init+0x300>)
 800910c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800910e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009112:	60fb      	str	r3, [r7, #12]
 8009114:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8009116:	4a58      	ldr	r2, [pc, #352]	@ (8009278 <HAL_GPIO_Init+0x304>)
 8009118:	69fb      	ldr	r3, [r7, #28]
 800911a:	089b      	lsrs	r3, r3, #2
 800911c:	3302      	adds	r3, #2
 800911e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009122:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8009124:	69fb      	ldr	r3, [r7, #28]
 8009126:	f003 0303 	and.w	r3, r3, #3
 800912a:	009b      	lsls	r3, r3, #2
 800912c:	220f      	movs	r2, #15
 800912e:	fa02 f303 	lsl.w	r3, r2, r3
 8009132:	43db      	mvns	r3, r3
 8009134:	69ba      	ldr	r2, [r7, #24]
 8009136:	4013      	ands	r3, r2
 8009138:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	4a4f      	ldr	r2, [pc, #316]	@ (800927c <HAL_GPIO_Init+0x308>)
 800913e:	4293      	cmp	r3, r2
 8009140:	d025      	beq.n	800918e <HAL_GPIO_Init+0x21a>
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	4a4e      	ldr	r2, [pc, #312]	@ (8009280 <HAL_GPIO_Init+0x30c>)
 8009146:	4293      	cmp	r3, r2
 8009148:	d01f      	beq.n	800918a <HAL_GPIO_Init+0x216>
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	4a4d      	ldr	r2, [pc, #308]	@ (8009284 <HAL_GPIO_Init+0x310>)
 800914e:	4293      	cmp	r3, r2
 8009150:	d019      	beq.n	8009186 <HAL_GPIO_Init+0x212>
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	4a4c      	ldr	r2, [pc, #304]	@ (8009288 <HAL_GPIO_Init+0x314>)
 8009156:	4293      	cmp	r3, r2
 8009158:	d013      	beq.n	8009182 <HAL_GPIO_Init+0x20e>
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	4a4b      	ldr	r2, [pc, #300]	@ (800928c <HAL_GPIO_Init+0x318>)
 800915e:	4293      	cmp	r3, r2
 8009160:	d00d      	beq.n	800917e <HAL_GPIO_Init+0x20a>
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	4a4a      	ldr	r2, [pc, #296]	@ (8009290 <HAL_GPIO_Init+0x31c>)
 8009166:	4293      	cmp	r3, r2
 8009168:	d007      	beq.n	800917a <HAL_GPIO_Init+0x206>
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	4a49      	ldr	r2, [pc, #292]	@ (8009294 <HAL_GPIO_Init+0x320>)
 800916e:	4293      	cmp	r3, r2
 8009170:	d101      	bne.n	8009176 <HAL_GPIO_Init+0x202>
 8009172:	2306      	movs	r3, #6
 8009174:	e00c      	b.n	8009190 <HAL_GPIO_Init+0x21c>
 8009176:	2307      	movs	r3, #7
 8009178:	e00a      	b.n	8009190 <HAL_GPIO_Init+0x21c>
 800917a:	2305      	movs	r3, #5
 800917c:	e008      	b.n	8009190 <HAL_GPIO_Init+0x21c>
 800917e:	2304      	movs	r3, #4
 8009180:	e006      	b.n	8009190 <HAL_GPIO_Init+0x21c>
 8009182:	2303      	movs	r3, #3
 8009184:	e004      	b.n	8009190 <HAL_GPIO_Init+0x21c>
 8009186:	2302      	movs	r3, #2
 8009188:	e002      	b.n	8009190 <HAL_GPIO_Init+0x21c>
 800918a:	2301      	movs	r3, #1
 800918c:	e000      	b.n	8009190 <HAL_GPIO_Init+0x21c>
 800918e:	2300      	movs	r3, #0
 8009190:	69fa      	ldr	r2, [r7, #28]
 8009192:	f002 0203 	and.w	r2, r2, #3
 8009196:	0092      	lsls	r2, r2, #2
 8009198:	4093      	lsls	r3, r2
 800919a:	69ba      	ldr	r2, [r7, #24]
 800919c:	4313      	orrs	r3, r2
 800919e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80091a0:	4935      	ldr	r1, [pc, #212]	@ (8009278 <HAL_GPIO_Init+0x304>)
 80091a2:	69fb      	ldr	r3, [r7, #28]
 80091a4:	089b      	lsrs	r3, r3, #2
 80091a6:	3302      	adds	r3, #2
 80091a8:	69ba      	ldr	r2, [r7, #24]
 80091aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80091ae:	4b3a      	ldr	r3, [pc, #232]	@ (8009298 <HAL_GPIO_Init+0x324>)
 80091b0:	689b      	ldr	r3, [r3, #8]
 80091b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80091b4:	693b      	ldr	r3, [r7, #16]
 80091b6:	43db      	mvns	r3, r3
 80091b8:	69ba      	ldr	r2, [r7, #24]
 80091ba:	4013      	ands	r3, r2
 80091bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80091be:	683b      	ldr	r3, [r7, #0]
 80091c0:	685b      	ldr	r3, [r3, #4]
 80091c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d003      	beq.n	80091d2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80091ca:	69ba      	ldr	r2, [r7, #24]
 80091cc:	693b      	ldr	r3, [r7, #16]
 80091ce:	4313      	orrs	r3, r2
 80091d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80091d2:	4a31      	ldr	r2, [pc, #196]	@ (8009298 <HAL_GPIO_Init+0x324>)
 80091d4:	69bb      	ldr	r3, [r7, #24]
 80091d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80091d8:	4b2f      	ldr	r3, [pc, #188]	@ (8009298 <HAL_GPIO_Init+0x324>)
 80091da:	68db      	ldr	r3, [r3, #12]
 80091dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80091de:	693b      	ldr	r3, [r7, #16]
 80091e0:	43db      	mvns	r3, r3
 80091e2:	69ba      	ldr	r2, [r7, #24]
 80091e4:	4013      	ands	r3, r2
 80091e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80091e8:	683b      	ldr	r3, [r7, #0]
 80091ea:	685b      	ldr	r3, [r3, #4]
 80091ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d003      	beq.n	80091fc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80091f4:	69ba      	ldr	r2, [r7, #24]
 80091f6:	693b      	ldr	r3, [r7, #16]
 80091f8:	4313      	orrs	r3, r2
 80091fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80091fc:	4a26      	ldr	r2, [pc, #152]	@ (8009298 <HAL_GPIO_Init+0x324>)
 80091fe:	69bb      	ldr	r3, [r7, #24]
 8009200:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8009202:	4b25      	ldr	r3, [pc, #148]	@ (8009298 <HAL_GPIO_Init+0x324>)
 8009204:	685b      	ldr	r3, [r3, #4]
 8009206:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009208:	693b      	ldr	r3, [r7, #16]
 800920a:	43db      	mvns	r3, r3
 800920c:	69ba      	ldr	r2, [r7, #24]
 800920e:	4013      	ands	r3, r2
 8009210:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8009212:	683b      	ldr	r3, [r7, #0]
 8009214:	685b      	ldr	r3, [r3, #4]
 8009216:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800921a:	2b00      	cmp	r3, #0
 800921c:	d003      	beq.n	8009226 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800921e:	69ba      	ldr	r2, [r7, #24]
 8009220:	693b      	ldr	r3, [r7, #16]
 8009222:	4313      	orrs	r3, r2
 8009224:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8009226:	4a1c      	ldr	r2, [pc, #112]	@ (8009298 <HAL_GPIO_Init+0x324>)
 8009228:	69bb      	ldr	r3, [r7, #24]
 800922a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800922c:	4b1a      	ldr	r3, [pc, #104]	@ (8009298 <HAL_GPIO_Init+0x324>)
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009232:	693b      	ldr	r3, [r7, #16]
 8009234:	43db      	mvns	r3, r3
 8009236:	69ba      	ldr	r2, [r7, #24]
 8009238:	4013      	ands	r3, r2
 800923a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800923c:	683b      	ldr	r3, [r7, #0]
 800923e:	685b      	ldr	r3, [r3, #4]
 8009240:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009244:	2b00      	cmp	r3, #0
 8009246:	d003      	beq.n	8009250 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8009248:	69ba      	ldr	r2, [r7, #24]
 800924a:	693b      	ldr	r3, [r7, #16]
 800924c:	4313      	orrs	r3, r2
 800924e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8009250:	4a11      	ldr	r2, [pc, #68]	@ (8009298 <HAL_GPIO_Init+0x324>)
 8009252:	69bb      	ldr	r3, [r7, #24]
 8009254:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8009256:	69fb      	ldr	r3, [r7, #28]
 8009258:	3301      	adds	r3, #1
 800925a:	61fb      	str	r3, [r7, #28]
 800925c:	69fb      	ldr	r3, [r7, #28]
 800925e:	2b0f      	cmp	r3, #15
 8009260:	f67f ae96 	bls.w	8008f90 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8009264:	bf00      	nop
 8009266:	bf00      	nop
 8009268:	3724      	adds	r7, #36	@ 0x24
 800926a:	46bd      	mov	sp, r7
 800926c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009270:	4770      	bx	lr
 8009272:	bf00      	nop
 8009274:	40023800 	.word	0x40023800
 8009278:	40013800 	.word	0x40013800
 800927c:	40020000 	.word	0x40020000
 8009280:	40020400 	.word	0x40020400
 8009284:	40020800 	.word	0x40020800
 8009288:	40020c00 	.word	0x40020c00
 800928c:	40021000 	.word	0x40021000
 8009290:	40021400 	.word	0x40021400
 8009294:	40021800 	.word	0x40021800
 8009298:	40013c00 	.word	0x40013c00

0800929c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800929c:	b480      	push	{r7}
 800929e:	b087      	sub	sp, #28
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
 80092a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80092a6:	2300      	movs	r3, #0
 80092a8:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80092aa:	2300      	movs	r3, #0
 80092ac:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80092ae:	2300      	movs	r3, #0
 80092b0:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80092b2:	2300      	movs	r3, #0
 80092b4:	617b      	str	r3, [r7, #20]
 80092b6:	e0c7      	b.n	8009448 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80092b8:	2201      	movs	r2, #1
 80092ba:	697b      	ldr	r3, [r7, #20]
 80092bc:	fa02 f303 	lsl.w	r3, r2, r3
 80092c0:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80092c2:	683a      	ldr	r2, [r7, #0]
 80092c4:	693b      	ldr	r3, [r7, #16]
 80092c6:	4013      	ands	r3, r2
 80092c8:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80092ca:	68fa      	ldr	r2, [r7, #12]
 80092cc:	693b      	ldr	r3, [r7, #16]
 80092ce:	429a      	cmp	r2, r3
 80092d0:	f040 80b7 	bne.w	8009442 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80092d4:	4a62      	ldr	r2, [pc, #392]	@ (8009460 <HAL_GPIO_DeInit+0x1c4>)
 80092d6:	697b      	ldr	r3, [r7, #20]
 80092d8:	089b      	lsrs	r3, r3, #2
 80092da:	3302      	adds	r3, #2
 80092dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80092e0:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80092e2:	697b      	ldr	r3, [r7, #20]
 80092e4:	f003 0303 	and.w	r3, r3, #3
 80092e8:	009b      	lsls	r3, r3, #2
 80092ea:	220f      	movs	r2, #15
 80092ec:	fa02 f303 	lsl.w	r3, r2, r3
 80092f0:	68ba      	ldr	r2, [r7, #8]
 80092f2:	4013      	ands	r3, r2
 80092f4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	4a5a      	ldr	r2, [pc, #360]	@ (8009464 <HAL_GPIO_DeInit+0x1c8>)
 80092fa:	4293      	cmp	r3, r2
 80092fc:	d025      	beq.n	800934a <HAL_GPIO_DeInit+0xae>
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	4a59      	ldr	r2, [pc, #356]	@ (8009468 <HAL_GPIO_DeInit+0x1cc>)
 8009302:	4293      	cmp	r3, r2
 8009304:	d01f      	beq.n	8009346 <HAL_GPIO_DeInit+0xaa>
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	4a58      	ldr	r2, [pc, #352]	@ (800946c <HAL_GPIO_DeInit+0x1d0>)
 800930a:	4293      	cmp	r3, r2
 800930c:	d019      	beq.n	8009342 <HAL_GPIO_DeInit+0xa6>
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	4a57      	ldr	r2, [pc, #348]	@ (8009470 <HAL_GPIO_DeInit+0x1d4>)
 8009312:	4293      	cmp	r3, r2
 8009314:	d013      	beq.n	800933e <HAL_GPIO_DeInit+0xa2>
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	4a56      	ldr	r2, [pc, #344]	@ (8009474 <HAL_GPIO_DeInit+0x1d8>)
 800931a:	4293      	cmp	r3, r2
 800931c:	d00d      	beq.n	800933a <HAL_GPIO_DeInit+0x9e>
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	4a55      	ldr	r2, [pc, #340]	@ (8009478 <HAL_GPIO_DeInit+0x1dc>)
 8009322:	4293      	cmp	r3, r2
 8009324:	d007      	beq.n	8009336 <HAL_GPIO_DeInit+0x9a>
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	4a54      	ldr	r2, [pc, #336]	@ (800947c <HAL_GPIO_DeInit+0x1e0>)
 800932a:	4293      	cmp	r3, r2
 800932c:	d101      	bne.n	8009332 <HAL_GPIO_DeInit+0x96>
 800932e:	2306      	movs	r3, #6
 8009330:	e00c      	b.n	800934c <HAL_GPIO_DeInit+0xb0>
 8009332:	2307      	movs	r3, #7
 8009334:	e00a      	b.n	800934c <HAL_GPIO_DeInit+0xb0>
 8009336:	2305      	movs	r3, #5
 8009338:	e008      	b.n	800934c <HAL_GPIO_DeInit+0xb0>
 800933a:	2304      	movs	r3, #4
 800933c:	e006      	b.n	800934c <HAL_GPIO_DeInit+0xb0>
 800933e:	2303      	movs	r3, #3
 8009340:	e004      	b.n	800934c <HAL_GPIO_DeInit+0xb0>
 8009342:	2302      	movs	r3, #2
 8009344:	e002      	b.n	800934c <HAL_GPIO_DeInit+0xb0>
 8009346:	2301      	movs	r3, #1
 8009348:	e000      	b.n	800934c <HAL_GPIO_DeInit+0xb0>
 800934a:	2300      	movs	r3, #0
 800934c:	697a      	ldr	r2, [r7, #20]
 800934e:	f002 0203 	and.w	r2, r2, #3
 8009352:	0092      	lsls	r2, r2, #2
 8009354:	4093      	lsls	r3, r2
 8009356:	68ba      	ldr	r2, [r7, #8]
 8009358:	429a      	cmp	r2, r3
 800935a:	d132      	bne.n	80093c2 <HAL_GPIO_DeInit+0x126>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800935c:	4b48      	ldr	r3, [pc, #288]	@ (8009480 <HAL_GPIO_DeInit+0x1e4>)
 800935e:	681a      	ldr	r2, [r3, #0]
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	43db      	mvns	r3, r3
 8009364:	4946      	ldr	r1, [pc, #280]	@ (8009480 <HAL_GPIO_DeInit+0x1e4>)
 8009366:	4013      	ands	r3, r2
 8009368:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800936a:	4b45      	ldr	r3, [pc, #276]	@ (8009480 <HAL_GPIO_DeInit+0x1e4>)
 800936c:	685a      	ldr	r2, [r3, #4]
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	43db      	mvns	r3, r3
 8009372:	4943      	ldr	r1, [pc, #268]	@ (8009480 <HAL_GPIO_DeInit+0x1e4>)
 8009374:	4013      	ands	r3, r2
 8009376:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8009378:	4b41      	ldr	r3, [pc, #260]	@ (8009480 <HAL_GPIO_DeInit+0x1e4>)
 800937a:	68da      	ldr	r2, [r3, #12]
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	43db      	mvns	r3, r3
 8009380:	493f      	ldr	r1, [pc, #252]	@ (8009480 <HAL_GPIO_DeInit+0x1e4>)
 8009382:	4013      	ands	r3, r2
 8009384:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8009386:	4b3e      	ldr	r3, [pc, #248]	@ (8009480 <HAL_GPIO_DeInit+0x1e4>)
 8009388:	689a      	ldr	r2, [r3, #8]
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	43db      	mvns	r3, r3
 800938e:	493c      	ldr	r1, [pc, #240]	@ (8009480 <HAL_GPIO_DeInit+0x1e4>)
 8009390:	4013      	ands	r3, r2
 8009392:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8009394:	697b      	ldr	r3, [r7, #20]
 8009396:	f003 0303 	and.w	r3, r3, #3
 800939a:	009b      	lsls	r3, r3, #2
 800939c:	220f      	movs	r2, #15
 800939e:	fa02 f303 	lsl.w	r3, r2, r3
 80093a2:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80093a4:	4a2e      	ldr	r2, [pc, #184]	@ (8009460 <HAL_GPIO_DeInit+0x1c4>)
 80093a6:	697b      	ldr	r3, [r7, #20]
 80093a8:	089b      	lsrs	r3, r3, #2
 80093aa:	3302      	adds	r3, #2
 80093ac:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80093b0:	68bb      	ldr	r3, [r7, #8]
 80093b2:	43da      	mvns	r2, r3
 80093b4:	482a      	ldr	r0, [pc, #168]	@ (8009460 <HAL_GPIO_DeInit+0x1c4>)
 80093b6:	697b      	ldr	r3, [r7, #20]
 80093b8:	089b      	lsrs	r3, r3, #2
 80093ba:	400a      	ands	r2, r1
 80093bc:	3302      	adds	r3, #2
 80093be:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681a      	ldr	r2, [r3, #0]
 80093c6:	697b      	ldr	r3, [r7, #20]
 80093c8:	005b      	lsls	r3, r3, #1
 80093ca:	2103      	movs	r1, #3
 80093cc:	fa01 f303 	lsl.w	r3, r1, r3
 80093d0:	43db      	mvns	r3, r3
 80093d2:	401a      	ands	r2, r3
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80093d8:	697b      	ldr	r3, [r7, #20]
 80093da:	08da      	lsrs	r2, r3, #3
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	3208      	adds	r2, #8
 80093e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80093e4:	697b      	ldr	r3, [r7, #20]
 80093e6:	f003 0307 	and.w	r3, r3, #7
 80093ea:	009b      	lsls	r3, r3, #2
 80093ec:	220f      	movs	r2, #15
 80093ee:	fa02 f303 	lsl.w	r3, r2, r3
 80093f2:	43db      	mvns	r3, r3
 80093f4:	697a      	ldr	r2, [r7, #20]
 80093f6:	08d2      	lsrs	r2, r2, #3
 80093f8:	4019      	ands	r1, r3
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	3208      	adds	r2, #8
 80093fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	68da      	ldr	r2, [r3, #12]
 8009406:	697b      	ldr	r3, [r7, #20]
 8009408:	005b      	lsls	r3, r3, #1
 800940a:	2103      	movs	r1, #3
 800940c:	fa01 f303 	lsl.w	r3, r1, r3
 8009410:	43db      	mvns	r3, r3
 8009412:	401a      	ands	r2, r3
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	685a      	ldr	r2, [r3, #4]
 800941c:	2101      	movs	r1, #1
 800941e:	697b      	ldr	r3, [r7, #20]
 8009420:	fa01 f303 	lsl.w	r3, r1, r3
 8009424:	43db      	mvns	r3, r3
 8009426:	401a      	ands	r2, r3
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	689a      	ldr	r2, [r3, #8]
 8009430:	697b      	ldr	r3, [r7, #20]
 8009432:	005b      	lsls	r3, r3, #1
 8009434:	2103      	movs	r1, #3
 8009436:	fa01 f303 	lsl.w	r3, r1, r3
 800943a:	43db      	mvns	r3, r3
 800943c:	401a      	ands	r2, r3
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8009442:	697b      	ldr	r3, [r7, #20]
 8009444:	3301      	adds	r3, #1
 8009446:	617b      	str	r3, [r7, #20]
 8009448:	697b      	ldr	r3, [r7, #20]
 800944a:	2b0f      	cmp	r3, #15
 800944c:	f67f af34 	bls.w	80092b8 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8009450:	bf00      	nop
 8009452:	bf00      	nop
 8009454:	371c      	adds	r7, #28
 8009456:	46bd      	mov	sp, r7
 8009458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800945c:	4770      	bx	lr
 800945e:	bf00      	nop
 8009460:	40013800 	.word	0x40013800
 8009464:	40020000 	.word	0x40020000
 8009468:	40020400 	.word	0x40020400
 800946c:	40020800 	.word	0x40020800
 8009470:	40020c00 	.word	0x40020c00
 8009474:	40021000 	.word	0x40021000
 8009478:	40021400 	.word	0x40021400
 800947c:	40021800 	.word	0x40021800
 8009480:	40013c00 	.word	0x40013c00

08009484 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009484:	b480      	push	{r7}
 8009486:	b083      	sub	sp, #12
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]
 800948c:	460b      	mov	r3, r1
 800948e:	807b      	strh	r3, [r7, #2]
 8009490:	4613      	mov	r3, r2
 8009492:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8009494:	787b      	ldrb	r3, [r7, #1]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d003      	beq.n	80094a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800949a:	887a      	ldrh	r2, [r7, #2]
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80094a0:	e003      	b.n	80094aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80094a2:	887b      	ldrh	r3, [r7, #2]
 80094a4:	041a      	lsls	r2, r3, #16
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	619a      	str	r2, [r3, #24]
}
 80094aa:	bf00      	nop
 80094ac:	370c      	adds	r7, #12
 80094ae:	46bd      	mov	sp, r7
 80094b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b4:	4770      	bx	lr
	...

080094b8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80094b8:	b580      	push	{r7, lr}
 80094ba:	b082      	sub	sp, #8
 80094bc:	af00      	add	r7, sp, #0
 80094be:	4603      	mov	r3, r0
 80094c0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80094c2:	4b08      	ldr	r3, [pc, #32]	@ (80094e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80094c4:	695a      	ldr	r2, [r3, #20]
 80094c6:	88fb      	ldrh	r3, [r7, #6]
 80094c8:	4013      	ands	r3, r2
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d006      	beq.n	80094dc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80094ce:	4a05      	ldr	r2, [pc, #20]	@ (80094e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80094d0:	88fb      	ldrh	r3, [r7, #6]
 80094d2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80094d4:	88fb      	ldrh	r3, [r7, #6]
 80094d6:	4618      	mov	r0, r3
 80094d8:	f7fc f94a 	bl	8005770 <HAL_GPIO_EXTI_Callback>
  }
}
 80094dc:	bf00      	nop
 80094de:	3708      	adds	r7, #8
 80094e0:	46bd      	mov	sp, r7
 80094e2:	bd80      	pop	{r7, pc}
 80094e4:	40013c00 	.word	0x40013c00

080094e8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80094e8:	b580      	push	{r7, lr}
 80094ea:	b084      	sub	sp, #16
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d101      	bne.n	80094fa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80094f6:	2301      	movs	r3, #1
 80094f8:	e12b      	b.n	8009752 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009500:	b2db      	uxtb	r3, r3
 8009502:	2b00      	cmp	r3, #0
 8009504:	d106      	bne.n	8009514 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	2200      	movs	r2, #0
 800950a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800950e:	6878      	ldr	r0, [r7, #4]
 8009510:	f7fd fe2e 	bl	8007170 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2224      	movs	r2, #36	@ 0x24
 8009518:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	681a      	ldr	r2, [r3, #0]
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	f022 0201 	bic.w	r2, r2, #1
 800952a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	681a      	ldr	r2, [r3, #0]
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800953a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	681a      	ldr	r2, [r3, #0]
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800954a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800954c:	f002 ff86 	bl	800c45c <HAL_RCC_GetPCLK1Freq>
 8009550:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	685b      	ldr	r3, [r3, #4]
 8009556:	4a81      	ldr	r2, [pc, #516]	@ (800975c <HAL_I2C_Init+0x274>)
 8009558:	4293      	cmp	r3, r2
 800955a:	d807      	bhi.n	800956c <HAL_I2C_Init+0x84>
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	4a80      	ldr	r2, [pc, #512]	@ (8009760 <HAL_I2C_Init+0x278>)
 8009560:	4293      	cmp	r3, r2
 8009562:	bf94      	ite	ls
 8009564:	2301      	movls	r3, #1
 8009566:	2300      	movhi	r3, #0
 8009568:	b2db      	uxtb	r3, r3
 800956a:	e006      	b.n	800957a <HAL_I2C_Init+0x92>
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	4a7d      	ldr	r2, [pc, #500]	@ (8009764 <HAL_I2C_Init+0x27c>)
 8009570:	4293      	cmp	r3, r2
 8009572:	bf94      	ite	ls
 8009574:	2301      	movls	r3, #1
 8009576:	2300      	movhi	r3, #0
 8009578:	b2db      	uxtb	r3, r3
 800957a:	2b00      	cmp	r3, #0
 800957c:	d001      	beq.n	8009582 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800957e:	2301      	movs	r3, #1
 8009580:	e0e7      	b.n	8009752 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	4a78      	ldr	r2, [pc, #480]	@ (8009768 <HAL_I2C_Init+0x280>)
 8009586:	fba2 2303 	umull	r2, r3, r2, r3
 800958a:	0c9b      	lsrs	r3, r3, #18
 800958c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	685b      	ldr	r3, [r3, #4]
 8009594:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	68ba      	ldr	r2, [r7, #8]
 800959e:	430a      	orrs	r2, r1
 80095a0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	6a1b      	ldr	r3, [r3, #32]
 80095a8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	685b      	ldr	r3, [r3, #4]
 80095b0:	4a6a      	ldr	r2, [pc, #424]	@ (800975c <HAL_I2C_Init+0x274>)
 80095b2:	4293      	cmp	r3, r2
 80095b4:	d802      	bhi.n	80095bc <HAL_I2C_Init+0xd4>
 80095b6:	68bb      	ldr	r3, [r7, #8]
 80095b8:	3301      	adds	r3, #1
 80095ba:	e009      	b.n	80095d0 <HAL_I2C_Init+0xe8>
 80095bc:	68bb      	ldr	r3, [r7, #8]
 80095be:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80095c2:	fb02 f303 	mul.w	r3, r2, r3
 80095c6:	4a69      	ldr	r2, [pc, #420]	@ (800976c <HAL_I2C_Init+0x284>)
 80095c8:	fba2 2303 	umull	r2, r3, r2, r3
 80095cc:	099b      	lsrs	r3, r3, #6
 80095ce:	3301      	adds	r3, #1
 80095d0:	687a      	ldr	r2, [r7, #4]
 80095d2:	6812      	ldr	r2, [r2, #0]
 80095d4:	430b      	orrs	r3, r1
 80095d6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	69db      	ldr	r3, [r3, #28]
 80095de:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80095e2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	685b      	ldr	r3, [r3, #4]
 80095ea:	495c      	ldr	r1, [pc, #368]	@ (800975c <HAL_I2C_Init+0x274>)
 80095ec:	428b      	cmp	r3, r1
 80095ee:	d819      	bhi.n	8009624 <HAL_I2C_Init+0x13c>
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	1e59      	subs	r1, r3, #1
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	685b      	ldr	r3, [r3, #4]
 80095f8:	005b      	lsls	r3, r3, #1
 80095fa:	fbb1 f3f3 	udiv	r3, r1, r3
 80095fe:	1c59      	adds	r1, r3, #1
 8009600:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8009604:	400b      	ands	r3, r1
 8009606:	2b00      	cmp	r3, #0
 8009608:	d00a      	beq.n	8009620 <HAL_I2C_Init+0x138>
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	1e59      	subs	r1, r3, #1
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	685b      	ldr	r3, [r3, #4]
 8009612:	005b      	lsls	r3, r3, #1
 8009614:	fbb1 f3f3 	udiv	r3, r1, r3
 8009618:	3301      	adds	r3, #1
 800961a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800961e:	e051      	b.n	80096c4 <HAL_I2C_Init+0x1dc>
 8009620:	2304      	movs	r3, #4
 8009622:	e04f      	b.n	80096c4 <HAL_I2C_Init+0x1dc>
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	689b      	ldr	r3, [r3, #8]
 8009628:	2b00      	cmp	r3, #0
 800962a:	d111      	bne.n	8009650 <HAL_I2C_Init+0x168>
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	1e58      	subs	r0, r3, #1
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	6859      	ldr	r1, [r3, #4]
 8009634:	460b      	mov	r3, r1
 8009636:	005b      	lsls	r3, r3, #1
 8009638:	440b      	add	r3, r1
 800963a:	fbb0 f3f3 	udiv	r3, r0, r3
 800963e:	3301      	adds	r3, #1
 8009640:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009644:	2b00      	cmp	r3, #0
 8009646:	bf0c      	ite	eq
 8009648:	2301      	moveq	r3, #1
 800964a:	2300      	movne	r3, #0
 800964c:	b2db      	uxtb	r3, r3
 800964e:	e012      	b.n	8009676 <HAL_I2C_Init+0x18e>
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	1e58      	subs	r0, r3, #1
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	6859      	ldr	r1, [r3, #4]
 8009658:	460b      	mov	r3, r1
 800965a:	009b      	lsls	r3, r3, #2
 800965c:	440b      	add	r3, r1
 800965e:	0099      	lsls	r1, r3, #2
 8009660:	440b      	add	r3, r1
 8009662:	fbb0 f3f3 	udiv	r3, r0, r3
 8009666:	3301      	adds	r3, #1
 8009668:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800966c:	2b00      	cmp	r3, #0
 800966e:	bf0c      	ite	eq
 8009670:	2301      	moveq	r3, #1
 8009672:	2300      	movne	r3, #0
 8009674:	b2db      	uxtb	r3, r3
 8009676:	2b00      	cmp	r3, #0
 8009678:	d001      	beq.n	800967e <HAL_I2C_Init+0x196>
 800967a:	2301      	movs	r3, #1
 800967c:	e022      	b.n	80096c4 <HAL_I2C_Init+0x1dc>
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	689b      	ldr	r3, [r3, #8]
 8009682:	2b00      	cmp	r3, #0
 8009684:	d10e      	bne.n	80096a4 <HAL_I2C_Init+0x1bc>
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	1e58      	subs	r0, r3, #1
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	6859      	ldr	r1, [r3, #4]
 800968e:	460b      	mov	r3, r1
 8009690:	005b      	lsls	r3, r3, #1
 8009692:	440b      	add	r3, r1
 8009694:	fbb0 f3f3 	udiv	r3, r0, r3
 8009698:	3301      	adds	r3, #1
 800969a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800969e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80096a2:	e00f      	b.n	80096c4 <HAL_I2C_Init+0x1dc>
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	1e58      	subs	r0, r3, #1
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	6859      	ldr	r1, [r3, #4]
 80096ac:	460b      	mov	r3, r1
 80096ae:	009b      	lsls	r3, r3, #2
 80096b0:	440b      	add	r3, r1
 80096b2:	0099      	lsls	r1, r3, #2
 80096b4:	440b      	add	r3, r1
 80096b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80096ba:	3301      	adds	r3, #1
 80096bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80096c0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80096c4:	6879      	ldr	r1, [r7, #4]
 80096c6:	6809      	ldr	r1, [r1, #0]
 80096c8:	4313      	orrs	r3, r2
 80096ca:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	69da      	ldr	r2, [r3, #28]
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	6a1b      	ldr	r3, [r3, #32]
 80096de:	431a      	orrs	r2, r3
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	430a      	orrs	r2, r1
 80096e6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	689b      	ldr	r3, [r3, #8]
 80096ee:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80096f2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80096f6:	687a      	ldr	r2, [r7, #4]
 80096f8:	6911      	ldr	r1, [r2, #16]
 80096fa:	687a      	ldr	r2, [r7, #4]
 80096fc:	68d2      	ldr	r2, [r2, #12]
 80096fe:	4311      	orrs	r1, r2
 8009700:	687a      	ldr	r2, [r7, #4]
 8009702:	6812      	ldr	r2, [r2, #0]
 8009704:	430b      	orrs	r3, r1
 8009706:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	68db      	ldr	r3, [r3, #12]
 800970e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	695a      	ldr	r2, [r3, #20]
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	699b      	ldr	r3, [r3, #24]
 800971a:	431a      	orrs	r2, r3
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	430a      	orrs	r2, r1
 8009722:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	681a      	ldr	r2, [r3, #0]
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	f042 0201 	orr.w	r2, r2, #1
 8009732:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	2200      	movs	r2, #0
 8009738:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	2220      	movs	r2, #32
 800973e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	2200      	movs	r2, #0
 8009746:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	2200      	movs	r2, #0
 800974c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8009750:	2300      	movs	r3, #0
}
 8009752:	4618      	mov	r0, r3
 8009754:	3710      	adds	r7, #16
 8009756:	46bd      	mov	sp, r7
 8009758:	bd80      	pop	{r7, pc}
 800975a:	bf00      	nop
 800975c:	000186a0 	.word	0x000186a0
 8009760:	001e847f 	.word	0x001e847f
 8009764:	003d08ff 	.word	0x003d08ff
 8009768:	431bde83 	.word	0x431bde83
 800976c:	10624dd3 	.word	0x10624dd3

08009770 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8009770:	b580      	push	{r7, lr}
 8009772:	b082      	sub	sp, #8
 8009774:	af00      	add	r7, sp, #0
 8009776:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	2b00      	cmp	r3, #0
 800977c:	d101      	bne.n	8009782 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800977e:	2301      	movs	r3, #1
 8009780:	e021      	b.n	80097c6 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	2224      	movs	r2, #36	@ 0x24
 8009786:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	681a      	ldr	r2, [r3, #0]
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	f022 0201 	bic.w	r2, r2, #1
 8009798:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800979a:	6878      	ldr	r0, [r7, #4]
 800979c:	f7fd fdc2 	bl	8007324 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	2200      	movs	r2, #0
 80097a4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	2200      	movs	r2, #0
 80097aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	2200      	movs	r2, #0
 80097b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	2200      	movs	r2, #0
 80097b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	2200      	movs	r2, #0
 80097c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80097c4:	2300      	movs	r3, #0
}
 80097c6:	4618      	mov	r0, r3
 80097c8:	3708      	adds	r7, #8
 80097ca:	46bd      	mov	sp, r7
 80097cc:	bd80      	pop	{r7, pc}

080097ce <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 80097ce:	b480      	push	{r7}
 80097d0:	b083      	sub	sp, #12
 80097d2:	af00      	add	r7, sp, #0
 80097d4:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	695b      	ldr	r3, [r3, #20]
 80097dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80097e0:	2b80      	cmp	r3, #128	@ 0x80
 80097e2:	d103      	bne.n	80097ec <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	2200      	movs	r2, #0
 80097ea:	611a      	str	r2, [r3, #16]
  }
}
 80097ec:	bf00      	nop
 80097ee:	370c      	adds	r7, #12
 80097f0:	46bd      	mov	sp, r7
 80097f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f6:	4770      	bx	lr

080097f8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80097f8:	b580      	push	{r7, lr}
 80097fa:	b088      	sub	sp, #32
 80097fc:	af02      	add	r7, sp, #8
 80097fe:	60f8      	str	r0, [r7, #12]
 8009800:	4608      	mov	r0, r1
 8009802:	4611      	mov	r1, r2
 8009804:	461a      	mov	r2, r3
 8009806:	4603      	mov	r3, r0
 8009808:	817b      	strh	r3, [r7, #10]
 800980a:	460b      	mov	r3, r1
 800980c:	813b      	strh	r3, [r7, #8]
 800980e:	4613      	mov	r3, r2
 8009810:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8009812:	f7fe f9b1 	bl	8007b78 <HAL_GetTick>
 8009816:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800981e:	b2db      	uxtb	r3, r3
 8009820:	2b20      	cmp	r3, #32
 8009822:	f040 80d9 	bne.w	80099d8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009826:	697b      	ldr	r3, [r7, #20]
 8009828:	9300      	str	r3, [sp, #0]
 800982a:	2319      	movs	r3, #25
 800982c:	2201      	movs	r2, #1
 800982e:	496d      	ldr	r1, [pc, #436]	@ (80099e4 <HAL_I2C_Mem_Write+0x1ec>)
 8009830:	68f8      	ldr	r0, [r7, #12]
 8009832:	f002 fa9d 	bl	800bd70 <I2C_WaitOnFlagUntilTimeout>
 8009836:	4603      	mov	r3, r0
 8009838:	2b00      	cmp	r3, #0
 800983a:	d001      	beq.n	8009840 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800983c:	2302      	movs	r3, #2
 800983e:	e0cc      	b.n	80099da <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009846:	2b01      	cmp	r3, #1
 8009848:	d101      	bne.n	800984e <HAL_I2C_Mem_Write+0x56>
 800984a:	2302      	movs	r3, #2
 800984c:	e0c5      	b.n	80099da <HAL_I2C_Mem_Write+0x1e2>
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	2201      	movs	r2, #1
 8009852:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	f003 0301 	and.w	r3, r3, #1
 8009860:	2b01      	cmp	r3, #1
 8009862:	d007      	beq.n	8009874 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	681a      	ldr	r2, [r3, #0]
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	f042 0201 	orr.w	r2, r2, #1
 8009872:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	681a      	ldr	r2, [r3, #0]
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009882:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	2221      	movs	r2, #33	@ 0x21
 8009888:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	2240      	movs	r2, #64	@ 0x40
 8009890:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	2200      	movs	r2, #0
 8009898:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	6a3a      	ldr	r2, [r7, #32]
 800989e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80098a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80098aa:	b29a      	uxth	r2, r3
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	4a4d      	ldr	r2, [pc, #308]	@ (80099e8 <HAL_I2C_Mem_Write+0x1f0>)
 80098b4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80098b6:	88f8      	ldrh	r0, [r7, #6]
 80098b8:	893a      	ldrh	r2, [r7, #8]
 80098ba:	8979      	ldrh	r1, [r7, #10]
 80098bc:	697b      	ldr	r3, [r7, #20]
 80098be:	9301      	str	r3, [sp, #4]
 80098c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098c2:	9300      	str	r3, [sp, #0]
 80098c4:	4603      	mov	r3, r0
 80098c6:	68f8      	ldr	r0, [r7, #12]
 80098c8:	f001 ff10 	bl	800b6ec <I2C_RequestMemoryWrite>
 80098cc:	4603      	mov	r3, r0
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d052      	beq.n	8009978 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80098d2:	2301      	movs	r3, #1
 80098d4:	e081      	b.n	80099da <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80098d6:	697a      	ldr	r2, [r7, #20]
 80098d8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80098da:	68f8      	ldr	r0, [r7, #12]
 80098dc:	f002 fb62 	bl	800bfa4 <I2C_WaitOnTXEFlagUntilTimeout>
 80098e0:	4603      	mov	r3, r0
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d00d      	beq.n	8009902 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098ea:	2b04      	cmp	r3, #4
 80098ec:	d107      	bne.n	80098fe <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	681a      	ldr	r2, [r3, #0]
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80098fc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80098fe:	2301      	movs	r3, #1
 8009900:	e06b      	b.n	80099da <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009906:	781a      	ldrb	r2, [r3, #0]
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009912:	1c5a      	adds	r2, r3, #1
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800991c:	3b01      	subs	r3, #1
 800991e:	b29a      	uxth	r2, r3
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009928:	b29b      	uxth	r3, r3
 800992a:	3b01      	subs	r3, #1
 800992c:	b29a      	uxth	r2, r3
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	695b      	ldr	r3, [r3, #20]
 8009938:	f003 0304 	and.w	r3, r3, #4
 800993c:	2b04      	cmp	r3, #4
 800993e:	d11b      	bne.n	8009978 <HAL_I2C_Mem_Write+0x180>
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009944:	2b00      	cmp	r3, #0
 8009946:	d017      	beq.n	8009978 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800994c:	781a      	ldrb	r2, [r3, #0]
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009958:	1c5a      	adds	r2, r3, #1
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009962:	3b01      	subs	r3, #1
 8009964:	b29a      	uxth	r2, r3
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800996e:	b29b      	uxth	r3, r3
 8009970:	3b01      	subs	r3, #1
 8009972:	b29a      	uxth	r2, r3
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800997c:	2b00      	cmp	r3, #0
 800997e:	d1aa      	bne.n	80098d6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009980:	697a      	ldr	r2, [r7, #20]
 8009982:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009984:	68f8      	ldr	r0, [r7, #12]
 8009986:	f002 fb55 	bl	800c034 <I2C_WaitOnBTFFlagUntilTimeout>
 800998a:	4603      	mov	r3, r0
 800998c:	2b00      	cmp	r3, #0
 800998e:	d00d      	beq.n	80099ac <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009994:	2b04      	cmp	r3, #4
 8009996:	d107      	bne.n	80099a8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	681a      	ldr	r2, [r3, #0]
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80099a6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80099a8:	2301      	movs	r3, #1
 80099aa:	e016      	b.n	80099da <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	681a      	ldr	r2, [r3, #0]
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80099ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	2220      	movs	r2, #32
 80099c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	2200      	movs	r2, #0
 80099c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	2200      	movs	r2, #0
 80099d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80099d4:	2300      	movs	r3, #0
 80099d6:	e000      	b.n	80099da <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80099d8:	2302      	movs	r3, #2
  }
}
 80099da:	4618      	mov	r0, r3
 80099dc:	3718      	adds	r7, #24
 80099de:	46bd      	mov	sp, r7
 80099e0:	bd80      	pop	{r7, pc}
 80099e2:	bf00      	nop
 80099e4:	00100002 	.word	0x00100002
 80099e8:	ffff0000 	.word	0xffff0000

080099ec <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80099ec:	b580      	push	{r7, lr}
 80099ee:	b08c      	sub	sp, #48	@ 0x30
 80099f0:	af02      	add	r7, sp, #8
 80099f2:	60f8      	str	r0, [r7, #12]
 80099f4:	4608      	mov	r0, r1
 80099f6:	4611      	mov	r1, r2
 80099f8:	461a      	mov	r2, r3
 80099fa:	4603      	mov	r3, r0
 80099fc:	817b      	strh	r3, [r7, #10]
 80099fe:	460b      	mov	r3, r1
 8009a00:	813b      	strh	r3, [r7, #8]
 8009a02:	4613      	mov	r3, r2
 8009a04:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8009a06:	f7fe f8b7 	bl	8007b78 <HAL_GetTick>
 8009a0a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009a12:	b2db      	uxtb	r3, r3
 8009a14:	2b20      	cmp	r3, #32
 8009a16:	f040 8214 	bne.w	8009e42 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a1c:	9300      	str	r3, [sp, #0]
 8009a1e:	2319      	movs	r3, #25
 8009a20:	2201      	movs	r2, #1
 8009a22:	497b      	ldr	r1, [pc, #492]	@ (8009c10 <HAL_I2C_Mem_Read+0x224>)
 8009a24:	68f8      	ldr	r0, [r7, #12]
 8009a26:	f002 f9a3 	bl	800bd70 <I2C_WaitOnFlagUntilTimeout>
 8009a2a:	4603      	mov	r3, r0
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d001      	beq.n	8009a34 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8009a30:	2302      	movs	r3, #2
 8009a32:	e207      	b.n	8009e44 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009a3a:	2b01      	cmp	r3, #1
 8009a3c:	d101      	bne.n	8009a42 <HAL_I2C_Mem_Read+0x56>
 8009a3e:	2302      	movs	r3, #2
 8009a40:	e200      	b.n	8009e44 <HAL_I2C_Mem_Read+0x458>
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	2201      	movs	r2, #1
 8009a46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	f003 0301 	and.w	r3, r3, #1
 8009a54:	2b01      	cmp	r3, #1
 8009a56:	d007      	beq.n	8009a68 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	681a      	ldr	r2, [r3, #0]
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	f042 0201 	orr.w	r2, r2, #1
 8009a66:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	681a      	ldr	r2, [r3, #0]
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009a76:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	2222      	movs	r2, #34	@ 0x22
 8009a7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	2240      	movs	r2, #64	@ 0x40
 8009a84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	2200      	movs	r2, #0
 8009a8c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a92:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8009a98:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a9e:	b29a      	uxth	r2, r3
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	4a5b      	ldr	r2, [pc, #364]	@ (8009c14 <HAL_I2C_Mem_Read+0x228>)
 8009aa8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009aaa:	88f8      	ldrh	r0, [r7, #6]
 8009aac:	893a      	ldrh	r2, [r7, #8]
 8009aae:	8979      	ldrh	r1, [r7, #10]
 8009ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ab2:	9301      	str	r3, [sp, #4]
 8009ab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ab6:	9300      	str	r3, [sp, #0]
 8009ab8:	4603      	mov	r3, r0
 8009aba:	68f8      	ldr	r0, [r7, #12]
 8009abc:	f001 feac 	bl	800b818 <I2C_RequestMemoryRead>
 8009ac0:	4603      	mov	r3, r0
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d001      	beq.n	8009aca <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8009ac6:	2301      	movs	r3, #1
 8009ac8:	e1bc      	b.n	8009e44 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d113      	bne.n	8009afa <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	623b      	str	r3, [r7, #32]
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	695b      	ldr	r3, [r3, #20]
 8009adc:	623b      	str	r3, [r7, #32]
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	699b      	ldr	r3, [r3, #24]
 8009ae4:	623b      	str	r3, [r7, #32]
 8009ae6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	681a      	ldr	r2, [r3, #0]
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009af6:	601a      	str	r2, [r3, #0]
 8009af8:	e190      	b.n	8009e1c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009afe:	2b01      	cmp	r3, #1
 8009b00:	d11b      	bne.n	8009b3a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	681a      	ldr	r2, [r3, #0]
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009b10:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009b12:	2300      	movs	r3, #0
 8009b14:	61fb      	str	r3, [r7, #28]
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	695b      	ldr	r3, [r3, #20]
 8009b1c:	61fb      	str	r3, [r7, #28]
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	699b      	ldr	r3, [r3, #24]
 8009b24:	61fb      	str	r3, [r7, #28]
 8009b26:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	681a      	ldr	r2, [r3, #0]
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009b36:	601a      	str	r2, [r3, #0]
 8009b38:	e170      	b.n	8009e1c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009b3e:	2b02      	cmp	r3, #2
 8009b40:	d11b      	bne.n	8009b7a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	681a      	ldr	r2, [r3, #0]
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009b50:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	681a      	ldr	r2, [r3, #0]
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009b60:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009b62:	2300      	movs	r3, #0
 8009b64:	61bb      	str	r3, [r7, #24]
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	695b      	ldr	r3, [r3, #20]
 8009b6c:	61bb      	str	r3, [r7, #24]
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	699b      	ldr	r3, [r3, #24]
 8009b74:	61bb      	str	r3, [r7, #24]
 8009b76:	69bb      	ldr	r3, [r7, #24]
 8009b78:	e150      	b.n	8009e1c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009b7a:	2300      	movs	r3, #0
 8009b7c:	617b      	str	r3, [r7, #20]
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	695b      	ldr	r3, [r3, #20]
 8009b84:	617b      	str	r3, [r7, #20]
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	699b      	ldr	r3, [r3, #24]
 8009b8c:	617b      	str	r3, [r7, #20]
 8009b8e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8009b90:	e144      	b.n	8009e1c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009b96:	2b03      	cmp	r3, #3
 8009b98:	f200 80f1 	bhi.w	8009d7e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009ba0:	2b01      	cmp	r3, #1
 8009ba2:	d123      	bne.n	8009bec <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009ba4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009ba6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009ba8:	68f8      	ldr	r0, [r7, #12]
 8009baa:	f002 fabd 	bl	800c128 <I2C_WaitOnRXNEFlagUntilTimeout>
 8009bae:	4603      	mov	r3, r0
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d001      	beq.n	8009bb8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8009bb4:	2301      	movs	r3, #1
 8009bb6:	e145      	b.n	8009e44 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	691a      	ldr	r2, [r3, #16]
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bc2:	b2d2      	uxtb	r2, r2
 8009bc4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bca:	1c5a      	adds	r2, r3, #1
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009bd4:	3b01      	subs	r3, #1
 8009bd6:	b29a      	uxth	r2, r3
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009be0:	b29b      	uxth	r3, r3
 8009be2:	3b01      	subs	r3, #1
 8009be4:	b29a      	uxth	r2, r3
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8009bea:	e117      	b.n	8009e1c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009bf0:	2b02      	cmp	r3, #2
 8009bf2:	d14e      	bne.n	8009c92 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bf6:	9300      	str	r3, [sp, #0]
 8009bf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bfa:	2200      	movs	r2, #0
 8009bfc:	4906      	ldr	r1, [pc, #24]	@ (8009c18 <HAL_I2C_Mem_Read+0x22c>)
 8009bfe:	68f8      	ldr	r0, [r7, #12]
 8009c00:	f002 f8b6 	bl	800bd70 <I2C_WaitOnFlagUntilTimeout>
 8009c04:	4603      	mov	r3, r0
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d008      	beq.n	8009c1c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8009c0a:	2301      	movs	r3, #1
 8009c0c:	e11a      	b.n	8009e44 <HAL_I2C_Mem_Read+0x458>
 8009c0e:	bf00      	nop
 8009c10:	00100002 	.word	0x00100002
 8009c14:	ffff0000 	.word	0xffff0000
 8009c18:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	681a      	ldr	r2, [r3, #0]
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009c2a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	691a      	ldr	r2, [r3, #16]
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c36:	b2d2      	uxtb	r2, r2
 8009c38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c3e:	1c5a      	adds	r2, r3, #1
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c48:	3b01      	subs	r3, #1
 8009c4a:	b29a      	uxth	r2, r3
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c54:	b29b      	uxth	r3, r3
 8009c56:	3b01      	subs	r3, #1
 8009c58:	b29a      	uxth	r2, r3
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	691a      	ldr	r2, [r3, #16]
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c68:	b2d2      	uxtb	r2, r2
 8009c6a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c70:	1c5a      	adds	r2, r3, #1
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c7a:	3b01      	subs	r3, #1
 8009c7c:	b29a      	uxth	r2, r3
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c86:	b29b      	uxth	r3, r3
 8009c88:	3b01      	subs	r3, #1
 8009c8a:	b29a      	uxth	r2, r3
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8009c90:	e0c4      	b.n	8009e1c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c94:	9300      	str	r3, [sp, #0]
 8009c96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c98:	2200      	movs	r2, #0
 8009c9a:	496c      	ldr	r1, [pc, #432]	@ (8009e4c <HAL_I2C_Mem_Read+0x460>)
 8009c9c:	68f8      	ldr	r0, [r7, #12]
 8009c9e:	f002 f867 	bl	800bd70 <I2C_WaitOnFlagUntilTimeout>
 8009ca2:	4603      	mov	r3, r0
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d001      	beq.n	8009cac <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8009ca8:	2301      	movs	r3, #1
 8009caa:	e0cb      	b.n	8009e44 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	681a      	ldr	r2, [r3, #0]
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009cba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	691a      	ldr	r2, [r3, #16]
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cc6:	b2d2      	uxtb	r2, r2
 8009cc8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cce:	1c5a      	adds	r2, r3, #1
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009cd8:	3b01      	subs	r3, #1
 8009cda:	b29a      	uxth	r2, r3
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009ce4:	b29b      	uxth	r3, r3
 8009ce6:	3b01      	subs	r3, #1
 8009ce8:	b29a      	uxth	r2, r3
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cf0:	9300      	str	r3, [sp, #0]
 8009cf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cf4:	2200      	movs	r2, #0
 8009cf6:	4955      	ldr	r1, [pc, #340]	@ (8009e4c <HAL_I2C_Mem_Read+0x460>)
 8009cf8:	68f8      	ldr	r0, [r7, #12]
 8009cfa:	f002 f839 	bl	800bd70 <I2C_WaitOnFlagUntilTimeout>
 8009cfe:	4603      	mov	r3, r0
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d001      	beq.n	8009d08 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8009d04:	2301      	movs	r3, #1
 8009d06:	e09d      	b.n	8009e44 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	681a      	ldr	r2, [r3, #0]
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009d16:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	691a      	ldr	r2, [r3, #16]
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d22:	b2d2      	uxtb	r2, r2
 8009d24:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d2a:	1c5a      	adds	r2, r3, #1
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d34:	3b01      	subs	r3, #1
 8009d36:	b29a      	uxth	r2, r3
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d40:	b29b      	uxth	r3, r3
 8009d42:	3b01      	subs	r3, #1
 8009d44:	b29a      	uxth	r2, r3
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	691a      	ldr	r2, [r3, #16]
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d54:	b2d2      	uxtb	r2, r2
 8009d56:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d5c:	1c5a      	adds	r2, r3, #1
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d66:	3b01      	subs	r3, #1
 8009d68:	b29a      	uxth	r2, r3
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d72:	b29b      	uxth	r3, r3
 8009d74:	3b01      	subs	r3, #1
 8009d76:	b29a      	uxth	r2, r3
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8009d7c:	e04e      	b.n	8009e1c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009d7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d80:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009d82:	68f8      	ldr	r0, [r7, #12]
 8009d84:	f002 f9d0 	bl	800c128 <I2C_WaitOnRXNEFlagUntilTimeout>
 8009d88:	4603      	mov	r3, r0
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d001      	beq.n	8009d92 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8009d8e:	2301      	movs	r3, #1
 8009d90:	e058      	b.n	8009e44 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	691a      	ldr	r2, [r3, #16]
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d9c:	b2d2      	uxtb	r2, r2
 8009d9e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009da4:	1c5a      	adds	r2, r3, #1
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009dae:	3b01      	subs	r3, #1
 8009db0:	b29a      	uxth	r2, r3
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009dba:	b29b      	uxth	r3, r3
 8009dbc:	3b01      	subs	r3, #1
 8009dbe:	b29a      	uxth	r2, r3
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	695b      	ldr	r3, [r3, #20]
 8009dca:	f003 0304 	and.w	r3, r3, #4
 8009dce:	2b04      	cmp	r3, #4
 8009dd0:	d124      	bne.n	8009e1c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009dd6:	2b03      	cmp	r3, #3
 8009dd8:	d107      	bne.n	8009dea <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	681a      	ldr	r2, [r3, #0]
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009de8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	691a      	ldr	r2, [r3, #16]
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009df4:	b2d2      	uxtb	r2, r2
 8009df6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009dfc:	1c5a      	adds	r2, r3, #1
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e06:	3b01      	subs	r3, #1
 8009e08:	b29a      	uxth	r2, r3
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e12:	b29b      	uxth	r3, r3
 8009e14:	3b01      	subs	r3, #1
 8009e16:	b29a      	uxth	r2, r3
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	f47f aeb6 	bne.w	8009b92 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	2220      	movs	r2, #32
 8009e2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	2200      	movs	r2, #0
 8009e32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	2200      	movs	r2, #0
 8009e3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8009e3e:	2300      	movs	r3, #0
 8009e40:	e000      	b.n	8009e44 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8009e42:	2302      	movs	r3, #2
  }
}
 8009e44:	4618      	mov	r0, r3
 8009e46:	3728      	adds	r7, #40	@ 0x28
 8009e48:	46bd      	mov	sp, r7
 8009e4a:	bd80      	pop	{r7, pc}
 8009e4c:	00010004 	.word	0x00010004

08009e50 <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8009e50:	b580      	push	{r7, lr}
 8009e52:	b08c      	sub	sp, #48	@ 0x30
 8009e54:	af02      	add	r7, sp, #8
 8009e56:	60f8      	str	r0, [r7, #12]
 8009e58:	4608      	mov	r0, r1
 8009e5a:	4611      	mov	r1, r2
 8009e5c:	461a      	mov	r2, r3
 8009e5e:	4603      	mov	r3, r0
 8009e60:	817b      	strh	r3, [r7, #10]
 8009e62:	460b      	mov	r3, r1
 8009e64:	813b      	strh	r3, [r7, #8]
 8009e66:	4613      	mov	r3, r2
 8009e68:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8009e6a:	f7fd fe85 	bl	8007b78 <HAL_GetTick>
 8009e6e:	6278      	str	r0, [r7, #36]	@ 0x24
  __IO uint32_t count = 0U;
 8009e70:	2300      	movs	r3, #0
 8009e72:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009e7a:	b2db      	uxtb	r3, r3
 8009e7c:	2b20      	cmp	r3, #32
 8009e7e:	f040 8172 	bne.w	800a166 <HAL_I2C_Mem_Read_DMA+0x316>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8009e82:	4b93      	ldr	r3, [pc, #588]	@ (800a0d0 <HAL_I2C_Mem_Read_DMA+0x280>)
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	08db      	lsrs	r3, r3, #3
 8009e88:	4a92      	ldr	r2, [pc, #584]	@ (800a0d4 <HAL_I2C_Mem_Read_DMA+0x284>)
 8009e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8009e8e:	0a1a      	lsrs	r2, r3, #8
 8009e90:	4613      	mov	r3, r2
 8009e92:	009b      	lsls	r3, r3, #2
 8009e94:	4413      	add	r3, r2
 8009e96:	009a      	lsls	r2, r3, #2
 8009e98:	4413      	add	r3, r2
 8009e9a:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 8009e9c:	69fb      	ldr	r3, [r7, #28]
 8009e9e:	3b01      	subs	r3, #1
 8009ea0:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 8009ea2:	69fb      	ldr	r3, [r7, #28]
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d112      	bne.n	8009ece <HAL_I2C_Mem_Read_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	2200      	movs	r2, #0
 8009eac:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	2220      	movs	r2, #32
 8009eb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	2200      	movs	r2, #0
 8009eba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ec2:	f043 0220 	orr.w	r2, r3, #32
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8009eca:	2302      	movs	r3, #2
 8009ecc:	e14c      	b.n	800a168 <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	699b      	ldr	r3, [r3, #24]
 8009ed4:	f003 0302 	and.w	r3, r3, #2
 8009ed8:	2b02      	cmp	r3, #2
 8009eda:	d0df      	beq.n	8009e9c <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009ee2:	2b01      	cmp	r3, #1
 8009ee4:	d101      	bne.n	8009eea <HAL_I2C_Mem_Read_DMA+0x9a>
 8009ee6:	2302      	movs	r3, #2
 8009ee8:	e13e      	b.n	800a168 <HAL_I2C_Mem_Read_DMA+0x318>
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	2201      	movs	r2, #1
 8009eee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	f003 0301 	and.w	r3, r3, #1
 8009efc:	2b01      	cmp	r3, #1
 8009efe:	d007      	beq.n	8009f10 <HAL_I2C_Mem_Read_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	681a      	ldr	r2, [r3, #0]
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	f042 0201 	orr.w	r2, r2, #1
 8009f0e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	681a      	ldr	r2, [r3, #0]
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009f1e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	2222      	movs	r2, #34	@ 0x22
 8009f24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	2240      	movs	r2, #64	@ 0x40
 8009f2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	2200      	movs	r2, #0
 8009f34:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f3a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8009f40:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009f46:	b29a      	uxth	r2, r3
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	4a62      	ldr	r2, [pc, #392]	@ (800a0d8 <HAL_I2C_Mem_Read_DMA+0x288>)
 8009f50:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8009f52:	897a      	ldrh	r2, [r7, #10]
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 8009f58:	893a      	ldrh	r2, [r7, #8]
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8009f5e:	88fa      	ldrh	r2, [r7, #6]
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	2200      	movs	r2, #0
 8009f68:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	f000 80cc 	beq.w	800a10c <HAL_I2C_Mem_Read_DMA+0x2bc>
    {
      if (hi2c->hdmarx != NULL)
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d02d      	beq.n	8009fd8 <HAL_I2C_Mem_Read_DMA+0x188>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f80:	4a56      	ldr	r2, [pc, #344]	@ (800a0dc <HAL_I2C_Mem_Read_DMA+0x28c>)
 8009f82:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f88:	4a55      	ldr	r2, [pc, #340]	@ (800a0e0 <HAL_I2C_Mem_Read_DMA+0x290>)
 8009f8a:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f90:	2200      	movs	r2, #0
 8009f92:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f98:	2200      	movs	r2, #0
 8009f9a:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fa8:	2200      	movs	r2, #0
 8009faa:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	3310      	adds	r3, #16
 8009fb6:	4619      	mov	r1, r3
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fbc:	461a      	mov	r2, r3
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009fc2:	f7fe fc69 	bl	8008898 <HAL_DMA_Start_IT>
 8009fc6:	4603      	mov	r3, r0
 8009fc8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8009fcc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	f040 8087 	bne.w	800a0e4 <HAL_I2C_Mem_Read_DMA+0x294>
 8009fd6:	e013      	b.n	800a000 <HAL_I2C_Mem_Read_DMA+0x1b0>
        hi2c->State     = HAL_I2C_STATE_READY;
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	2220      	movs	r2, #32
 8009fdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	2200      	movs	r2, #0
 8009fe4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fec:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	2200      	movs	r2, #0
 8009ff8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8009ffc:	2301      	movs	r3, #1
 8009ffe:	e0b3      	b.n	800a168 <HAL_I2C_Mem_Read_DMA+0x318>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 800a000:	88f8      	ldrh	r0, [r7, #6]
 800a002:	893a      	ldrh	r2, [r7, #8]
 800a004:	8979      	ldrh	r1, [r7, #10]
 800a006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a008:	9301      	str	r3, [sp, #4]
 800a00a:	2323      	movs	r3, #35	@ 0x23
 800a00c:	9300      	str	r3, [sp, #0]
 800a00e:	4603      	mov	r3, r0
 800a010:	68f8      	ldr	r0, [r7, #12]
 800a012:	f001 fc01 	bl	800b818 <I2C_RequestMemoryRead>
 800a016:	4603      	mov	r3, r0
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d023      	beq.n	800a064 <HAL_I2C_Mem_Read_DMA+0x214>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a020:	4618      	mov	r0, r3
 800a022:	f7fe fd01 	bl	8008a28 <HAL_DMA_Abort_IT>
 800a026:	4603      	mov	r3, r0
 800a028:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a030:	2200      	movs	r2, #0
 800a032:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	681a      	ldr	r2, [r3, #0]
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a042:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	2200      	movs	r2, #0
 800a048:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	2200      	movs	r2, #0
 800a04e:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	681a      	ldr	r2, [r3, #0]
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	f022 0201 	bic.w	r2, r2, #1
 800a05e:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 800a060:	2301      	movs	r3, #1
 800a062:	e081      	b.n	800a168 <HAL_I2C_Mem_Read_DMA+0x318>
        }

        if (hi2c->XferSize == 1U)
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a068:	2b01      	cmp	r3, #1
 800a06a:	d108      	bne.n	800a07e <HAL_I2C_Mem_Read_DMA+0x22e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	681a      	ldr	r2, [r3, #0]
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a07a:	601a      	str	r2, [r3, #0]
 800a07c:	e007      	b.n	800a08e <HAL_I2C_Mem_Read_DMA+0x23e>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	685a      	ldr	r2, [r3, #4]
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a08c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a08e:	2300      	movs	r3, #0
 800a090:	61bb      	str	r3, [r7, #24]
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	695b      	ldr	r3, [r3, #20]
 800a098:	61bb      	str	r3, [r7, #24]
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	699b      	ldr	r3, [r3, #24]
 800a0a0:	61bb      	str	r3, [r7, #24]
 800a0a2:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	685a      	ldr	r2, [r3, #4]
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a0ba:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	685a      	ldr	r2, [r3, #4]
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a0ca:	605a      	str	r2, [r3, #4]
 800a0cc:	e049      	b.n	800a162 <HAL_I2C_Mem_Read_DMA+0x312>
 800a0ce:	bf00      	nop
 800a0d0:	20000038 	.word	0x20000038
 800a0d4:	14f8b589 	.word	0x14f8b589
 800a0d8:	ffff0000 	.word	0xffff0000
 800a0dc:	0800b9e9 	.word	0x0800b9e9
 800a0e0:	0800bba7 	.word	0x0800bba7
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	2220      	movs	r2, #32
 800a0e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	2200      	movs	r2, #0
 800a0f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0f8:	f043 0210 	orr.w	r2, r3, #16
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	2200      	movs	r2, #0
 800a104:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800a108:	2301      	movs	r3, #1
 800a10a:	e02d      	b.n	800a168 <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 800a10c:	88f8      	ldrh	r0, [r7, #6]
 800a10e:	893a      	ldrh	r2, [r7, #8]
 800a110:	8979      	ldrh	r1, [r7, #10]
 800a112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a114:	9301      	str	r3, [sp, #4]
 800a116:	2323      	movs	r3, #35	@ 0x23
 800a118:	9300      	str	r3, [sp, #0]
 800a11a:	4603      	mov	r3, r0
 800a11c:	68f8      	ldr	r0, [r7, #12]
 800a11e:	f001 fb7b 	bl	800b818 <I2C_RequestMemoryRead>
 800a122:	4603      	mov	r3, r0
 800a124:	2b00      	cmp	r3, #0
 800a126:	d001      	beq.n	800a12c <HAL_I2C_Mem_Read_DMA+0x2dc>
      {
        return HAL_ERROR;
 800a128:	2301      	movs	r3, #1
 800a12a:	e01d      	b.n	800a168 <HAL_I2C_Mem_Read_DMA+0x318>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a12c:	2300      	movs	r3, #0
 800a12e:	617b      	str	r3, [r7, #20]
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	695b      	ldr	r3, [r3, #20]
 800a136:	617b      	str	r3, [r7, #20]
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	699b      	ldr	r3, [r3, #24]
 800a13e:	617b      	str	r3, [r7, #20]
 800a140:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	681a      	ldr	r2, [r3, #0]
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a150:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	2220      	movs	r2, #32
 800a156:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	2200      	movs	r2, #0
 800a15e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }

    return HAL_OK;
 800a162:	2300      	movs	r3, #0
 800a164:	e000      	b.n	800a168 <HAL_I2C_Mem_Read_DMA+0x318>
  }
  else
  {
    return HAL_BUSY;
 800a166:	2302      	movs	r3, #2
  }
}
 800a168:	4618      	mov	r0, r3
 800a16a:	3728      	adds	r7, #40	@ 0x28
 800a16c:	46bd      	mov	sp, r7
 800a16e:	bd80      	pop	{r7, pc}

0800a170 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800a170:	b580      	push	{r7, lr}
 800a172:	b088      	sub	sp, #32
 800a174:	af00      	add	r7, sp, #0
 800a176:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800a178:	2300      	movs	r3, #0
 800a17a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	685b      	ldr	r3, [r3, #4]
 800a182:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a188:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a190:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a198:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800a19a:	7bfb      	ldrb	r3, [r7, #15]
 800a19c:	2b10      	cmp	r3, #16
 800a19e:	d003      	beq.n	800a1a8 <HAL_I2C_EV_IRQHandler+0x38>
 800a1a0:	7bfb      	ldrb	r3, [r7, #15]
 800a1a2:	2b40      	cmp	r3, #64	@ 0x40
 800a1a4:	f040 80b1 	bne.w	800a30a <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	699b      	ldr	r3, [r3, #24]
 800a1ae:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	695b      	ldr	r3, [r3, #20]
 800a1b6:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800a1b8:	69fb      	ldr	r3, [r7, #28]
 800a1ba:	f003 0301 	and.w	r3, r3, #1
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d10d      	bne.n	800a1de <HAL_I2C_EV_IRQHandler+0x6e>
 800a1c2:	693b      	ldr	r3, [r7, #16]
 800a1c4:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800a1c8:	d003      	beq.n	800a1d2 <HAL_I2C_EV_IRQHandler+0x62>
 800a1ca:	693b      	ldr	r3, [r7, #16]
 800a1cc:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800a1d0:	d101      	bne.n	800a1d6 <HAL_I2C_EV_IRQHandler+0x66>
 800a1d2:	2301      	movs	r3, #1
 800a1d4:	e000      	b.n	800a1d8 <HAL_I2C_EV_IRQHandler+0x68>
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	2b01      	cmp	r3, #1
 800a1da:	f000 8114 	beq.w	800a406 <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a1de:	69fb      	ldr	r3, [r7, #28]
 800a1e0:	f003 0301 	and.w	r3, r3, #1
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d00b      	beq.n	800a200 <HAL_I2C_EV_IRQHandler+0x90>
 800a1e8:	697b      	ldr	r3, [r7, #20]
 800a1ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d006      	beq.n	800a200 <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800a1f2:	6878      	ldr	r0, [r7, #4]
 800a1f4:	f002 f824 	bl	800c240 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800a1f8:	6878      	ldr	r0, [r7, #4]
 800a1fa:	f000 fccd 	bl	800ab98 <I2C_Master_SB>
 800a1fe:	e083      	b.n	800a308 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a200:	69fb      	ldr	r3, [r7, #28]
 800a202:	f003 0308 	and.w	r3, r3, #8
 800a206:	2b00      	cmp	r3, #0
 800a208:	d008      	beq.n	800a21c <HAL_I2C_EV_IRQHandler+0xac>
 800a20a:	697b      	ldr	r3, [r7, #20]
 800a20c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a210:	2b00      	cmp	r3, #0
 800a212:	d003      	beq.n	800a21c <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 800a214:	6878      	ldr	r0, [r7, #4]
 800a216:	f000 fd45 	bl	800aca4 <I2C_Master_ADD10>
 800a21a:	e075      	b.n	800a308 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a21c:	69fb      	ldr	r3, [r7, #28]
 800a21e:	f003 0302 	and.w	r3, r3, #2
 800a222:	2b00      	cmp	r3, #0
 800a224:	d008      	beq.n	800a238 <HAL_I2C_EV_IRQHandler+0xc8>
 800a226:	697b      	ldr	r3, [r7, #20]
 800a228:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d003      	beq.n	800a238 <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 800a230:	6878      	ldr	r0, [r7, #4]
 800a232:	f000 fd61 	bl	800acf8 <I2C_Master_ADDR>
 800a236:	e067      	b.n	800a308 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800a238:	69bb      	ldr	r3, [r7, #24]
 800a23a:	f003 0304 	and.w	r3, r3, #4
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d036      	beq.n	800a2b0 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	685b      	ldr	r3, [r3, #4]
 800a248:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a24c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a250:	f000 80db 	beq.w	800a40a <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a254:	69fb      	ldr	r3, [r7, #28]
 800a256:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d00d      	beq.n	800a27a <HAL_I2C_EV_IRQHandler+0x10a>
 800a25e:	697b      	ldr	r3, [r7, #20]
 800a260:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a264:	2b00      	cmp	r3, #0
 800a266:	d008      	beq.n	800a27a <HAL_I2C_EV_IRQHandler+0x10a>
 800a268:	69fb      	ldr	r3, [r7, #28]
 800a26a:	f003 0304 	and.w	r3, r3, #4
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d103      	bne.n	800a27a <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800a272:	6878      	ldr	r0, [r7, #4]
 800a274:	f000 f92d 	bl	800a4d2 <I2C_MasterTransmit_TXE>
 800a278:	e046      	b.n	800a308 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a27a:	69fb      	ldr	r3, [r7, #28]
 800a27c:	f003 0304 	and.w	r3, r3, #4
 800a280:	2b00      	cmp	r3, #0
 800a282:	f000 80c2 	beq.w	800a40a <HAL_I2C_EV_IRQHandler+0x29a>
 800a286:	697b      	ldr	r3, [r7, #20]
 800a288:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	f000 80bc 	beq.w	800a40a <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800a292:	7bbb      	ldrb	r3, [r7, #14]
 800a294:	2b21      	cmp	r3, #33	@ 0x21
 800a296:	d103      	bne.n	800a2a0 <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800a298:	6878      	ldr	r0, [r7, #4]
 800a29a:	f000 f9b6 	bl	800a60a <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a29e:	e0b4      	b.n	800a40a <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800a2a0:	7bfb      	ldrb	r3, [r7, #15]
 800a2a2:	2b40      	cmp	r3, #64	@ 0x40
 800a2a4:	f040 80b1 	bne.w	800a40a <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800a2a8:	6878      	ldr	r0, [r7, #4]
 800a2aa:	f000 fa24 	bl	800a6f6 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a2ae:	e0ac      	b.n	800a40a <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	685b      	ldr	r3, [r3, #4]
 800a2b6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a2ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a2be:	f000 80a4 	beq.w	800a40a <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a2c2:	69fb      	ldr	r3, [r7, #28]
 800a2c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d00d      	beq.n	800a2e8 <HAL_I2C_EV_IRQHandler+0x178>
 800a2cc:	697b      	ldr	r3, [r7, #20]
 800a2ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d008      	beq.n	800a2e8 <HAL_I2C_EV_IRQHandler+0x178>
 800a2d6:	69fb      	ldr	r3, [r7, #28]
 800a2d8:	f003 0304 	and.w	r3, r3, #4
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d103      	bne.n	800a2e8 <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 800a2e0:	6878      	ldr	r0, [r7, #4]
 800a2e2:	f000 faa0 	bl	800a826 <I2C_MasterReceive_RXNE>
 800a2e6:	e00f      	b.n	800a308 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a2e8:	69fb      	ldr	r3, [r7, #28]
 800a2ea:	f003 0304 	and.w	r3, r3, #4
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	f000 808b 	beq.w	800a40a <HAL_I2C_EV_IRQHandler+0x29a>
 800a2f4:	697b      	ldr	r3, [r7, #20]
 800a2f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	f000 8085 	beq.w	800a40a <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 800a300:	6878      	ldr	r0, [r7, #4]
 800a302:	f000 fb58 	bl	800a9b6 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a306:	e080      	b.n	800a40a <HAL_I2C_EV_IRQHandler+0x29a>
 800a308:	e07f      	b.n	800a40a <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d004      	beq.n	800a31c <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	695b      	ldr	r3, [r3, #20]
 800a318:	61fb      	str	r3, [r7, #28]
 800a31a:	e007      	b.n	800a32c <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	699b      	ldr	r3, [r3, #24]
 800a322:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	695b      	ldr	r3, [r3, #20]
 800a32a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a32c:	69fb      	ldr	r3, [r7, #28]
 800a32e:	f003 0302 	and.w	r3, r3, #2
 800a332:	2b00      	cmp	r3, #0
 800a334:	d011      	beq.n	800a35a <HAL_I2C_EV_IRQHandler+0x1ea>
 800a336:	697b      	ldr	r3, [r7, #20]
 800a338:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d00c      	beq.n	800a35a <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a344:	2b00      	cmp	r3, #0
 800a346:	d003      	beq.n	800a350 <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	699b      	ldr	r3, [r3, #24]
 800a34e:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 800a350:	69b9      	ldr	r1, [r7, #24]
 800a352:	6878      	ldr	r0, [r7, #4]
 800a354:	f000 ff1f 	bl	800b196 <I2C_Slave_ADDR>
 800a358:	e05a      	b.n	800a410 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a35a:	69fb      	ldr	r3, [r7, #28]
 800a35c:	f003 0310 	and.w	r3, r3, #16
 800a360:	2b00      	cmp	r3, #0
 800a362:	d008      	beq.n	800a376 <HAL_I2C_EV_IRQHandler+0x206>
 800a364:	697b      	ldr	r3, [r7, #20]
 800a366:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d003      	beq.n	800a376 <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 800a36e:	6878      	ldr	r0, [r7, #4]
 800a370:	f000 ff5a 	bl	800b228 <I2C_Slave_STOPF>
 800a374:	e04c      	b.n	800a410 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800a376:	7bbb      	ldrb	r3, [r7, #14]
 800a378:	2b21      	cmp	r3, #33	@ 0x21
 800a37a:	d002      	beq.n	800a382 <HAL_I2C_EV_IRQHandler+0x212>
 800a37c:	7bbb      	ldrb	r3, [r7, #14]
 800a37e:	2b29      	cmp	r3, #41	@ 0x29
 800a380:	d120      	bne.n	800a3c4 <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a382:	69fb      	ldr	r3, [r7, #28]
 800a384:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d00d      	beq.n	800a3a8 <HAL_I2C_EV_IRQHandler+0x238>
 800a38c:	697b      	ldr	r3, [r7, #20]
 800a38e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a392:	2b00      	cmp	r3, #0
 800a394:	d008      	beq.n	800a3a8 <HAL_I2C_EV_IRQHandler+0x238>
 800a396:	69fb      	ldr	r3, [r7, #28]
 800a398:	f003 0304 	and.w	r3, r3, #4
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d103      	bne.n	800a3a8 <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800a3a0:	6878      	ldr	r0, [r7, #4]
 800a3a2:	f000 fe3a 	bl	800b01a <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a3a6:	e032      	b.n	800a40e <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a3a8:	69fb      	ldr	r3, [r7, #28]
 800a3aa:	f003 0304 	and.w	r3, r3, #4
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d02d      	beq.n	800a40e <HAL_I2C_EV_IRQHandler+0x29e>
 800a3b2:	697b      	ldr	r3, [r7, #20]
 800a3b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d028      	beq.n	800a40e <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800a3bc:	6878      	ldr	r0, [r7, #4]
 800a3be:	f000 fe69 	bl	800b094 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a3c2:	e024      	b.n	800a40e <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a3c4:	69fb      	ldr	r3, [r7, #28]
 800a3c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d00d      	beq.n	800a3ea <HAL_I2C_EV_IRQHandler+0x27a>
 800a3ce:	697b      	ldr	r3, [r7, #20]
 800a3d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d008      	beq.n	800a3ea <HAL_I2C_EV_IRQHandler+0x27a>
 800a3d8:	69fb      	ldr	r3, [r7, #28]
 800a3da:	f003 0304 	and.w	r3, r3, #4
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d103      	bne.n	800a3ea <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800a3e2:	6878      	ldr	r0, [r7, #4]
 800a3e4:	f000 fe77 	bl	800b0d6 <I2C_SlaveReceive_RXNE>
 800a3e8:	e012      	b.n	800a410 <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a3ea:	69fb      	ldr	r3, [r7, #28]
 800a3ec:	f003 0304 	and.w	r3, r3, #4
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d00d      	beq.n	800a410 <HAL_I2C_EV_IRQHandler+0x2a0>
 800a3f4:	697b      	ldr	r3, [r7, #20]
 800a3f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d008      	beq.n	800a410 <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800a3fe:	6878      	ldr	r0, [r7, #4]
 800a400:	f000 fea7 	bl	800b152 <I2C_SlaveReceive_BTF>
 800a404:	e004      	b.n	800a410 <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 800a406:	bf00      	nop
 800a408:	e002      	b.n	800a410 <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a40a:	bf00      	nop
 800a40c:	e000      	b.n	800a410 <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a40e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 800a410:	3720      	adds	r7, #32
 800a412:	46bd      	mov	sp, r7
 800a414:	bd80      	pop	{r7, pc}

0800a416 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a416:	b480      	push	{r7}
 800a418:	b083      	sub	sp, #12
 800a41a:	af00      	add	r7, sp, #0
 800a41c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800a41e:	bf00      	nop
 800a420:	370c      	adds	r7, #12
 800a422:	46bd      	mov	sp, r7
 800a424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a428:	4770      	bx	lr

0800a42a <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a42a:	b480      	push	{r7}
 800a42c:	b083      	sub	sp, #12
 800a42e:	af00      	add	r7, sp, #0
 800a430:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800a432:	bf00      	nop
 800a434:	370c      	adds	r7, #12
 800a436:	46bd      	mov	sp, r7
 800a438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a43c:	4770      	bx	lr

0800a43e <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a43e:	b480      	push	{r7}
 800a440:	b083      	sub	sp, #12
 800a442:	af00      	add	r7, sp, #0
 800a444:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800a446:	bf00      	nop
 800a448:	370c      	adds	r7, #12
 800a44a:	46bd      	mov	sp, r7
 800a44c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a450:	4770      	bx	lr

0800a452 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a452:	b480      	push	{r7}
 800a454:	b083      	sub	sp, #12
 800a456:	af00      	add	r7, sp, #0
 800a458:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800a45a:	bf00      	nop
 800a45c:	370c      	adds	r7, #12
 800a45e:	46bd      	mov	sp, r7
 800a460:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a464:	4770      	bx	lr

0800a466 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800a466:	b480      	push	{r7}
 800a468:	b083      	sub	sp, #12
 800a46a:	af00      	add	r7, sp, #0
 800a46c:	6078      	str	r0, [r7, #4]
 800a46e:	460b      	mov	r3, r1
 800a470:	70fb      	strb	r3, [r7, #3]
 800a472:	4613      	mov	r3, r2
 800a474:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800a476:	bf00      	nop
 800a478:	370c      	adds	r7, #12
 800a47a:	46bd      	mov	sp, r7
 800a47c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a480:	4770      	bx	lr

0800a482 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a482:	b480      	push	{r7}
 800a484:	b083      	sub	sp, #12
 800a486:	af00      	add	r7, sp, #0
 800a488:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800a48a:	bf00      	nop
 800a48c:	370c      	adds	r7, #12
 800a48e:	46bd      	mov	sp, r7
 800a490:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a494:	4770      	bx	lr

0800a496 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a496:	b480      	push	{r7}
 800a498:	b083      	sub	sp, #12
 800a49a:	af00      	add	r7, sp, #0
 800a49c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800a49e:	bf00      	nop
 800a4a0:	370c      	adds	r7, #12
 800a4a2:	46bd      	mov	sp, r7
 800a4a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a8:	4770      	bx	lr

0800a4aa <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800a4aa:	b480      	push	{r7}
 800a4ac:	b083      	sub	sp, #12
 800a4ae:	af00      	add	r7, sp, #0
 800a4b0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800a4b2:	bf00      	nop
 800a4b4:	370c      	adds	r7, #12
 800a4b6:	46bd      	mov	sp, r7
 800a4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4bc:	4770      	bx	lr

0800a4be <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a4be:	b480      	push	{r7}
 800a4c0:	b083      	sub	sp, #12
 800a4c2:	af00      	add	r7, sp, #0
 800a4c4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800a4c6:	bf00      	nop
 800a4c8:	370c      	adds	r7, #12
 800a4ca:	46bd      	mov	sp, r7
 800a4cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d0:	4770      	bx	lr

0800a4d2 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800a4d2:	b580      	push	{r7, lr}
 800a4d4:	b084      	sub	sp, #16
 800a4d6:	af00      	add	r7, sp, #0
 800a4d8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a4e0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a4e8:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4ee:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d150      	bne.n	800a59a <I2C_MasterTransmit_TXE+0xc8>
 800a4f8:	7bfb      	ldrb	r3, [r7, #15]
 800a4fa:	2b21      	cmp	r3, #33	@ 0x21
 800a4fc:	d14d      	bne.n	800a59a <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800a4fe:	68bb      	ldr	r3, [r7, #8]
 800a500:	2b08      	cmp	r3, #8
 800a502:	d01d      	beq.n	800a540 <I2C_MasterTransmit_TXE+0x6e>
 800a504:	68bb      	ldr	r3, [r7, #8]
 800a506:	2b20      	cmp	r3, #32
 800a508:	d01a      	beq.n	800a540 <I2C_MasterTransmit_TXE+0x6e>
 800a50a:	68bb      	ldr	r3, [r7, #8]
 800a50c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a510:	d016      	beq.n	800a540 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	685a      	ldr	r2, [r3, #4]
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800a520:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	2211      	movs	r2, #17
 800a526:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	2200      	movs	r2, #0
 800a52c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	2220      	movs	r2, #32
 800a534:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800a538:	6878      	ldr	r0, [r7, #4]
 800a53a:	f7ff ff6c 	bl	800a416 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800a53e:	e060      	b.n	800a602 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	685a      	ldr	r2, [r3, #4]
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800a54e:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	681a      	ldr	r2, [r3, #0]
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a55e:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	2200      	movs	r2, #0
 800a564:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	2220      	movs	r2, #32
 800a56a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a574:	b2db      	uxtb	r3, r3
 800a576:	2b40      	cmp	r3, #64	@ 0x40
 800a578:	d107      	bne.n	800a58a <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	2200      	movs	r2, #0
 800a57e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800a582:	6878      	ldr	r0, [r7, #4]
 800a584:	f7ff ff87 	bl	800a496 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800a588:	e03b      	b.n	800a602 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	2200      	movs	r2, #0
 800a58e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800a592:	6878      	ldr	r0, [r7, #4]
 800a594:	f7ff ff3f 	bl	800a416 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800a598:	e033      	b.n	800a602 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800a59a:	7bfb      	ldrb	r3, [r7, #15]
 800a59c:	2b21      	cmp	r3, #33	@ 0x21
 800a59e:	d005      	beq.n	800a5ac <I2C_MasterTransmit_TXE+0xda>
 800a5a0:	7bbb      	ldrb	r3, [r7, #14]
 800a5a2:	2b40      	cmp	r3, #64	@ 0x40
 800a5a4:	d12d      	bne.n	800a602 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800a5a6:	7bfb      	ldrb	r3, [r7, #15]
 800a5a8:	2b22      	cmp	r3, #34	@ 0x22
 800a5aa:	d12a      	bne.n	800a602 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a5b0:	b29b      	uxth	r3, r3
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d108      	bne.n	800a5c8 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	685a      	ldr	r2, [r3, #4]
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a5c4:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800a5c6:	e01c      	b.n	800a602 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a5ce:	b2db      	uxtb	r3, r3
 800a5d0:	2b40      	cmp	r3, #64	@ 0x40
 800a5d2:	d103      	bne.n	800a5dc <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800a5d4:	6878      	ldr	r0, [r7, #4]
 800a5d6:	f000 f88e 	bl	800a6f6 <I2C_MemoryTransmit_TXE_BTF>
}
 800a5da:	e012      	b.n	800a602 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5e0:	781a      	ldrb	r2, [r3, #0]
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5ec:	1c5a      	adds	r2, r3, #1
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a5f6:	b29b      	uxth	r3, r3
 800a5f8:	3b01      	subs	r3, #1
 800a5fa:	b29a      	uxth	r2, r3
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800a600:	e7ff      	b.n	800a602 <I2C_MasterTransmit_TXE+0x130>
 800a602:	bf00      	nop
 800a604:	3710      	adds	r7, #16
 800a606:	46bd      	mov	sp, r7
 800a608:	bd80      	pop	{r7, pc}

0800a60a <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800a60a:	b580      	push	{r7, lr}
 800a60c:	b084      	sub	sp, #16
 800a60e:	af00      	add	r7, sp, #0
 800a610:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a616:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a61e:	b2db      	uxtb	r3, r3
 800a620:	2b21      	cmp	r3, #33	@ 0x21
 800a622:	d164      	bne.n	800a6ee <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a628:	b29b      	uxth	r3, r3
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d012      	beq.n	800a654 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a632:	781a      	ldrb	r2, [r3, #0]
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a63e:	1c5a      	adds	r2, r3, #1
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a648:	b29b      	uxth	r3, r3
 800a64a:	3b01      	subs	r3, #1
 800a64c:	b29a      	uxth	r2, r3
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800a652:	e04c      	b.n	800a6ee <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	2b08      	cmp	r3, #8
 800a658:	d01d      	beq.n	800a696 <I2C_MasterTransmit_BTF+0x8c>
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	2b20      	cmp	r3, #32
 800a65e:	d01a      	beq.n	800a696 <I2C_MasterTransmit_BTF+0x8c>
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a666:	d016      	beq.n	800a696 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	685a      	ldr	r2, [r3, #4]
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800a676:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	2211      	movs	r2, #17
 800a67c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	2200      	movs	r2, #0
 800a682:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	2220      	movs	r2, #32
 800a68a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800a68e:	6878      	ldr	r0, [r7, #4]
 800a690:	f7ff fec1 	bl	800a416 <HAL_I2C_MasterTxCpltCallback>
}
 800a694:	e02b      	b.n	800a6ee <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	685a      	ldr	r2, [r3, #4]
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800a6a4:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	681a      	ldr	r2, [r3, #0]
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a6b4:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	2200      	movs	r2, #0
 800a6ba:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	2220      	movs	r2, #32
 800a6c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a6ca:	b2db      	uxtb	r3, r3
 800a6cc:	2b40      	cmp	r3, #64	@ 0x40
 800a6ce:	d107      	bne.n	800a6e0 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	2200      	movs	r2, #0
 800a6d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800a6d8:	6878      	ldr	r0, [r7, #4]
 800a6da:	f7ff fedc 	bl	800a496 <HAL_I2C_MemTxCpltCallback>
}
 800a6de:	e006      	b.n	800a6ee <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	2200      	movs	r2, #0
 800a6e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800a6e8:	6878      	ldr	r0, [r7, #4]
 800a6ea:	f7ff fe94 	bl	800a416 <HAL_I2C_MasterTxCpltCallback>
}
 800a6ee:	bf00      	nop
 800a6f0:	3710      	adds	r7, #16
 800a6f2:	46bd      	mov	sp, r7
 800a6f4:	bd80      	pop	{r7, pc}

0800a6f6 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800a6f6:	b580      	push	{r7, lr}
 800a6f8:	b084      	sub	sp, #16
 800a6fa:	af00      	add	r7, sp, #0
 800a6fc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a704:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d11d      	bne.n	800a74a <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a712:	2b01      	cmp	r3, #1
 800a714:	d10b      	bne.n	800a72e <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a71a:	b2da      	uxtb	r2, r3
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a726:	1c9a      	adds	r2, r3, #2
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 800a72c:	e077      	b.n	800a81e <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a732:	b29b      	uxth	r3, r3
 800a734:	121b      	asrs	r3, r3, #8
 800a736:	b2da      	uxtb	r2, r3
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a742:	1c5a      	adds	r2, r3, #1
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800a748:	e069      	b.n	800a81e <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a74e:	2b01      	cmp	r3, #1
 800a750:	d10b      	bne.n	800a76a <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a756:	b2da      	uxtb	r2, r3
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a762:	1c5a      	adds	r2, r3, #1
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800a768:	e059      	b.n	800a81e <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a76e:	2b02      	cmp	r3, #2
 800a770:	d152      	bne.n	800a818 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800a772:	7bfb      	ldrb	r3, [r7, #15]
 800a774:	2b22      	cmp	r3, #34	@ 0x22
 800a776:	d10d      	bne.n	800a794 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	681a      	ldr	r2, [r3, #0]
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a786:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a78c:	1c5a      	adds	r2, r3, #1
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800a792:	e044      	b.n	800a81e <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a798:	b29b      	uxth	r3, r3
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d015      	beq.n	800a7ca <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800a79e:	7bfb      	ldrb	r3, [r7, #15]
 800a7a0:	2b21      	cmp	r3, #33	@ 0x21
 800a7a2:	d112      	bne.n	800a7ca <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7a8:	781a      	ldrb	r2, [r3, #0]
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7b4:	1c5a      	adds	r2, r3, #1
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a7be:	b29b      	uxth	r3, r3
 800a7c0:	3b01      	subs	r3, #1
 800a7c2:	b29a      	uxth	r2, r3
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800a7c8:	e029      	b.n	800a81e <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a7ce:	b29b      	uxth	r3, r3
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d124      	bne.n	800a81e <I2C_MemoryTransmit_TXE_BTF+0x128>
 800a7d4:	7bfb      	ldrb	r3, [r7, #15]
 800a7d6:	2b21      	cmp	r3, #33	@ 0x21
 800a7d8:	d121      	bne.n	800a81e <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	685a      	ldr	r2, [r3, #4]
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800a7e8:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	681a      	ldr	r2, [r3, #0]
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a7f8:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	2200      	movs	r2, #0
 800a7fe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	2220      	movs	r2, #32
 800a804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	2200      	movs	r2, #0
 800a80c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800a810:	6878      	ldr	r0, [r7, #4]
 800a812:	f7ff fe40 	bl	800a496 <HAL_I2C_MemTxCpltCallback>
}
 800a816:	e002      	b.n	800a81e <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 800a818:	6878      	ldr	r0, [r7, #4]
 800a81a:	f7fe ffd8 	bl	80097ce <I2C_Flush_DR>
}
 800a81e:	bf00      	nop
 800a820:	3710      	adds	r7, #16
 800a822:	46bd      	mov	sp, r7
 800a824:	bd80      	pop	{r7, pc}

0800a826 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800a826:	b580      	push	{r7, lr}
 800a828:	b084      	sub	sp, #16
 800a82a:	af00      	add	r7, sp, #0
 800a82c:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a834:	b2db      	uxtb	r3, r3
 800a836:	2b22      	cmp	r3, #34	@ 0x22
 800a838:	f040 80b9 	bne.w	800a9ae <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a840:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a846:	b29b      	uxth	r3, r3
 800a848:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 800a84a:	68bb      	ldr	r3, [r7, #8]
 800a84c:	2b03      	cmp	r3, #3
 800a84e:	d921      	bls.n	800a894 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	691a      	ldr	r2, [r3, #16]
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a85a:	b2d2      	uxtb	r2, r2
 800a85c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a862:	1c5a      	adds	r2, r3, #1
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a86c:	b29b      	uxth	r3, r3
 800a86e:	3b01      	subs	r3, #1
 800a870:	b29a      	uxth	r2, r3
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a87a:	b29b      	uxth	r3, r3
 800a87c:	2b03      	cmp	r3, #3
 800a87e:	f040 8096 	bne.w	800a9ae <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	685a      	ldr	r2, [r3, #4]
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a890:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 800a892:	e08c      	b.n	800a9ae <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a898:	2b02      	cmp	r3, #2
 800a89a:	d07f      	beq.n	800a99c <I2C_MasterReceive_RXNE+0x176>
 800a89c:	68bb      	ldr	r3, [r7, #8]
 800a89e:	2b01      	cmp	r3, #1
 800a8a0:	d002      	beq.n	800a8a8 <I2C_MasterReceive_RXNE+0x82>
 800a8a2:	68bb      	ldr	r3, [r7, #8]
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d179      	bne.n	800a99c <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800a8a8:	6878      	ldr	r0, [r7, #4]
 800a8aa:	f001 fc0b 	bl	800c0c4 <I2C_WaitOnSTOPRequestThroughIT>
 800a8ae:	4603      	mov	r3, r0
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d14c      	bne.n	800a94e <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	681a      	ldr	r2, [r3, #0]
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a8c2:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	685a      	ldr	r2, [r3, #4]
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800a8d2:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	691a      	ldr	r2, [r3, #16]
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8de:	b2d2      	uxtb	r2, r2
 800a8e0:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8e6:	1c5a      	adds	r2, r3, #1
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a8f0:	b29b      	uxth	r3, r3
 800a8f2:	3b01      	subs	r3, #1
 800a8f4:	b29a      	uxth	r2, r3
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	2220      	movs	r2, #32
 800a8fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a908:	b2db      	uxtb	r3, r3
 800a90a:	2b40      	cmp	r3, #64	@ 0x40
 800a90c:	d10a      	bne.n	800a924 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	2200      	movs	r2, #0
 800a912:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	2200      	movs	r2, #0
 800a91a:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800a91c:	6878      	ldr	r0, [r7, #4]
 800a91e:	f7fa ff83 	bl	8005828 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800a922:	e044      	b.n	800a9ae <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	2200      	movs	r2, #0
 800a928:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	2b08      	cmp	r3, #8
 800a930:	d002      	beq.n	800a938 <I2C_MasterReceive_RXNE+0x112>
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	2b20      	cmp	r3, #32
 800a936:	d103      	bne.n	800a940 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	2200      	movs	r2, #0
 800a93c:	631a      	str	r2, [r3, #48]	@ 0x30
 800a93e:	e002      	b.n	800a946 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	2212      	movs	r2, #18
 800a944:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800a946:	6878      	ldr	r0, [r7, #4]
 800a948:	f7ff fd6f 	bl	800a42a <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800a94c:	e02f      	b.n	800a9ae <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	685a      	ldr	r2, [r3, #4]
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800a95c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	691a      	ldr	r2, [r3, #16]
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a968:	b2d2      	uxtb	r2, r2
 800a96a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a970:	1c5a      	adds	r2, r3, #1
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a97a:	b29b      	uxth	r3, r3
 800a97c:	3b01      	subs	r3, #1
 800a97e:	b29a      	uxth	r2, r3
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	2220      	movs	r2, #32
 800a988:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	2200      	movs	r2, #0
 800a990:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800a994:	6878      	ldr	r0, [r7, #4]
 800a996:	f7ff fd88 	bl	800a4aa <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800a99a:	e008      	b.n	800a9ae <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	685a      	ldr	r2, [r3, #4]
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a9aa:	605a      	str	r2, [r3, #4]
}
 800a9ac:	e7ff      	b.n	800a9ae <I2C_MasterReceive_RXNE+0x188>
 800a9ae:	bf00      	nop
 800a9b0:	3710      	adds	r7, #16
 800a9b2:	46bd      	mov	sp, r7
 800a9b4:	bd80      	pop	{r7, pc}

0800a9b6 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800a9b6:	b580      	push	{r7, lr}
 800a9b8:	b084      	sub	sp, #16
 800a9ba:	af00      	add	r7, sp, #0
 800a9bc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9c2:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a9c8:	b29b      	uxth	r3, r3
 800a9ca:	2b04      	cmp	r3, #4
 800a9cc:	d11b      	bne.n	800aa06 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	685a      	ldr	r2, [r3, #4]
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a9dc:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	691a      	ldr	r2, [r3, #16]
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9e8:	b2d2      	uxtb	r2, r2
 800a9ea:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9f0:	1c5a      	adds	r2, r3, #1
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a9fa:	b29b      	uxth	r3, r3
 800a9fc:	3b01      	subs	r3, #1
 800a9fe:	b29a      	uxth	r2, r3
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800aa04:	e0c4      	b.n	800ab90 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aa0a:	b29b      	uxth	r3, r3
 800aa0c:	2b03      	cmp	r3, #3
 800aa0e:	d129      	bne.n	800aa64 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	685a      	ldr	r2, [r3, #4]
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aa1e:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	2b04      	cmp	r3, #4
 800aa24:	d00a      	beq.n	800aa3c <I2C_MasterReceive_BTF+0x86>
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	2b02      	cmp	r3, #2
 800aa2a:	d007      	beq.n	800aa3c <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	681a      	ldr	r2, [r3, #0]
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aa3a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	691a      	ldr	r2, [r3, #16]
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa46:	b2d2      	uxtb	r2, r2
 800aa48:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa4e:	1c5a      	adds	r2, r3, #1
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aa58:	b29b      	uxth	r3, r3
 800aa5a:	3b01      	subs	r3, #1
 800aa5c:	b29a      	uxth	r2, r3
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800aa62:	e095      	b.n	800ab90 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aa68:	b29b      	uxth	r3, r3
 800aa6a:	2b02      	cmp	r3, #2
 800aa6c:	d17d      	bne.n	800ab6a <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	2b01      	cmp	r3, #1
 800aa72:	d002      	beq.n	800aa7a <I2C_MasterReceive_BTF+0xc4>
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	2b10      	cmp	r3, #16
 800aa78:	d108      	bne.n	800aa8c <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	681a      	ldr	r2, [r3, #0]
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aa88:	601a      	str	r2, [r3, #0]
 800aa8a:	e016      	b.n	800aaba <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	2b04      	cmp	r3, #4
 800aa90:	d002      	beq.n	800aa98 <I2C_MasterReceive_BTF+0xe2>
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	2b02      	cmp	r3, #2
 800aa96:	d108      	bne.n	800aaaa <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	681a      	ldr	r2, [r3, #0]
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800aaa6:	601a      	str	r2, [r3, #0]
 800aaa8:	e007      	b.n	800aaba <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	681a      	ldr	r2, [r3, #0]
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800aab8:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	691a      	ldr	r2, [r3, #16]
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aac4:	b2d2      	uxtb	r2, r2
 800aac6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aacc:	1c5a      	adds	r2, r3, #1
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aad6:	b29b      	uxth	r3, r3
 800aad8:	3b01      	subs	r3, #1
 800aada:	b29a      	uxth	r2, r3
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	691a      	ldr	r2, [r3, #16]
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aaea:	b2d2      	uxtb	r2, r2
 800aaec:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aaf2:	1c5a      	adds	r2, r3, #1
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aafc:	b29b      	uxth	r3, r3
 800aafe:	3b01      	subs	r3, #1
 800ab00:	b29a      	uxth	r2, r3
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	685a      	ldr	r2, [r3, #4]
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800ab14:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	2220      	movs	r2, #32
 800ab1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ab24:	b2db      	uxtb	r3, r3
 800ab26:	2b40      	cmp	r3, #64	@ 0x40
 800ab28:	d10a      	bne.n	800ab40 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	2200      	movs	r2, #0
 800ab2e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	2200      	movs	r2, #0
 800ab36:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800ab38:	6878      	ldr	r0, [r7, #4]
 800ab3a:	f7fa fe75 	bl	8005828 <HAL_I2C_MemRxCpltCallback>
}
 800ab3e:	e027      	b.n	800ab90 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	2200      	movs	r2, #0
 800ab44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	2b08      	cmp	r3, #8
 800ab4c:	d002      	beq.n	800ab54 <I2C_MasterReceive_BTF+0x19e>
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	2b20      	cmp	r3, #32
 800ab52:	d103      	bne.n	800ab5c <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	2200      	movs	r2, #0
 800ab58:	631a      	str	r2, [r3, #48]	@ 0x30
 800ab5a:	e002      	b.n	800ab62 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	2212      	movs	r2, #18
 800ab60:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800ab62:	6878      	ldr	r0, [r7, #4]
 800ab64:	f7ff fc61 	bl	800a42a <HAL_I2C_MasterRxCpltCallback>
}
 800ab68:	e012      	b.n	800ab90 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	691a      	ldr	r2, [r3, #16]
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab74:	b2d2      	uxtb	r2, r2
 800ab76:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab7c:	1c5a      	adds	r2, r3, #1
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab86:	b29b      	uxth	r3, r3
 800ab88:	3b01      	subs	r3, #1
 800ab8a:	b29a      	uxth	r2, r3
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800ab90:	bf00      	nop
 800ab92:	3710      	adds	r7, #16
 800ab94:	46bd      	mov	sp, r7
 800ab96:	bd80      	pop	{r7, pc}

0800ab98 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800ab98:	b480      	push	{r7}
 800ab9a:	b083      	sub	sp, #12
 800ab9c:	af00      	add	r7, sp, #0
 800ab9e:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800aba6:	b2db      	uxtb	r3, r3
 800aba8:	2b40      	cmp	r3, #64	@ 0x40
 800abaa:	d117      	bne.n	800abdc <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d109      	bne.n	800abc8 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800abb8:	b2db      	uxtb	r3, r3
 800abba:	461a      	mov	r2, r3
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800abc4:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800abc6:	e067      	b.n	800ac98 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800abcc:	b2db      	uxtb	r3, r3
 800abce:	f043 0301 	orr.w	r3, r3, #1
 800abd2:	b2da      	uxtb	r2, r3
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	611a      	str	r2, [r3, #16]
}
 800abda:	e05d      	b.n	800ac98 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	691b      	ldr	r3, [r3, #16]
 800abe0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800abe4:	d133      	bne.n	800ac4e <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800abec:	b2db      	uxtb	r3, r3
 800abee:	2b21      	cmp	r3, #33	@ 0x21
 800abf0:	d109      	bne.n	800ac06 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800abf6:	b2db      	uxtb	r3, r3
 800abf8:	461a      	mov	r2, r3
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800ac02:	611a      	str	r2, [r3, #16]
 800ac04:	e008      	b.n	800ac18 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac0a:	b2db      	uxtb	r3, r3
 800ac0c:	f043 0301 	orr.w	r3, r3, #1
 800ac10:	b2da      	uxtb	r2, r3
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d004      	beq.n	800ac2a <I2C_Master_SB+0x92>
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d108      	bne.n	800ac3c <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d032      	beq.n	800ac98 <I2C_Master_SB+0x100>
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d02d      	beq.n	800ac98 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	685a      	ldr	r2, [r3, #4]
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ac4a:	605a      	str	r2, [r3, #4]
}
 800ac4c:	e024      	b.n	800ac98 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d10e      	bne.n	800ac74 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac5a:	b29b      	uxth	r3, r3
 800ac5c:	11db      	asrs	r3, r3, #7
 800ac5e:	b2db      	uxtb	r3, r3
 800ac60:	f003 0306 	and.w	r3, r3, #6
 800ac64:	b2db      	uxtb	r3, r3
 800ac66:	f063 030f 	orn	r3, r3, #15
 800ac6a:	b2da      	uxtb	r2, r3
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	611a      	str	r2, [r3, #16]
}
 800ac72:	e011      	b.n	800ac98 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ac78:	2b01      	cmp	r3, #1
 800ac7a:	d10d      	bne.n	800ac98 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac80:	b29b      	uxth	r3, r3
 800ac82:	11db      	asrs	r3, r3, #7
 800ac84:	b2db      	uxtb	r3, r3
 800ac86:	f003 0306 	and.w	r3, r3, #6
 800ac8a:	b2db      	uxtb	r3, r3
 800ac8c:	f063 030e 	orn	r3, r3, #14
 800ac90:	b2da      	uxtb	r2, r3
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	611a      	str	r2, [r3, #16]
}
 800ac98:	bf00      	nop
 800ac9a:	370c      	adds	r7, #12
 800ac9c:	46bd      	mov	sp, r7
 800ac9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aca2:	4770      	bx	lr

0800aca4 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800aca4:	b480      	push	{r7}
 800aca6:	b083      	sub	sp, #12
 800aca8:	af00      	add	r7, sp, #0
 800acaa:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800acb0:	b2da      	uxtb	r2, r3
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d004      	beq.n	800acca <I2C_Master_ADD10+0x26>
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800acc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d108      	bne.n	800acdc <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d00c      	beq.n	800acec <I2C_Master_ADD10+0x48>
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800acd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d007      	beq.n	800acec <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	685a      	ldr	r2, [r3, #4]
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800acea:	605a      	str	r2, [r3, #4]
  }
}
 800acec:	bf00      	nop
 800acee:	370c      	adds	r7, #12
 800acf0:	46bd      	mov	sp, r7
 800acf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acf6:	4770      	bx	lr

0800acf8 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800acf8:	b480      	push	{r7}
 800acfa:	b091      	sub	sp, #68	@ 0x44
 800acfc:	af00      	add	r7, sp, #0
 800acfe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ad06:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad0e:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad14:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ad1c:	b2db      	uxtb	r3, r3
 800ad1e:	2b22      	cmp	r3, #34	@ 0x22
 800ad20:	f040 8169 	bne.w	800aff6 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d10f      	bne.n	800ad4c <I2C_Master_ADDR+0x54>
 800ad2c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ad30:	2b40      	cmp	r3, #64	@ 0x40
 800ad32:	d10b      	bne.n	800ad4c <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ad34:	2300      	movs	r3, #0
 800ad36:	633b      	str	r3, [r7, #48]	@ 0x30
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	695b      	ldr	r3, [r3, #20]
 800ad3e:	633b      	str	r3, [r7, #48]	@ 0x30
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	699b      	ldr	r3, [r3, #24]
 800ad46:	633b      	str	r3, [r7, #48]	@ 0x30
 800ad48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad4a:	e160      	b.n	800b00e <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d11d      	bne.n	800ad90 <I2C_Master_ADDR+0x98>
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	691b      	ldr	r3, [r3, #16]
 800ad58:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800ad5c:	d118      	bne.n	800ad90 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ad5e:	2300      	movs	r3, #0
 800ad60:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	695b      	ldr	r3, [r3, #20]
 800ad68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	699b      	ldr	r3, [r3, #24]
 800ad70:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ad72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	681a      	ldr	r2, [r3, #0]
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ad82:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad88:	1c5a      	adds	r2, r3, #1
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	651a      	str	r2, [r3, #80]	@ 0x50
 800ad8e:	e13e      	b.n	800b00e <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad94:	b29b      	uxth	r3, r3
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d113      	bne.n	800adc2 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ad9a:	2300      	movs	r3, #0
 800ad9c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	695b      	ldr	r3, [r3, #20]
 800ada4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	699b      	ldr	r3, [r3, #24]
 800adac:	62bb      	str	r3, [r7, #40]	@ 0x28
 800adae:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	681a      	ldr	r2, [r3, #0]
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800adbe:	601a      	str	r2, [r3, #0]
 800adc0:	e115      	b.n	800afee <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800adc6:	b29b      	uxth	r3, r3
 800adc8:	2b01      	cmp	r3, #1
 800adca:	f040 808a 	bne.w	800aee2 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800adce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800add0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800add4:	d137      	bne.n	800ae46 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	681a      	ldr	r2, [r3, #0]
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ade4:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	685b      	ldr	r3, [r3, #4]
 800adec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800adf0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800adf4:	d113      	bne.n	800ae1e <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	681a      	ldr	r2, [r3, #0]
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ae04:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ae06:	2300      	movs	r3, #0
 800ae08:	627b      	str	r3, [r7, #36]	@ 0x24
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	695b      	ldr	r3, [r3, #20]
 800ae10:	627b      	str	r3, [r7, #36]	@ 0x24
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	699b      	ldr	r3, [r3, #24]
 800ae18:	627b      	str	r3, [r7, #36]	@ 0x24
 800ae1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae1c:	e0e7      	b.n	800afee <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ae1e:	2300      	movs	r3, #0
 800ae20:	623b      	str	r3, [r7, #32]
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	695b      	ldr	r3, [r3, #20]
 800ae28:	623b      	str	r3, [r7, #32]
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	699b      	ldr	r3, [r3, #24]
 800ae30:	623b      	str	r3, [r7, #32]
 800ae32:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	681a      	ldr	r2, [r3, #0]
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ae42:	601a      	str	r2, [r3, #0]
 800ae44:	e0d3      	b.n	800afee <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800ae46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae48:	2b08      	cmp	r3, #8
 800ae4a:	d02e      	beq.n	800aeaa <I2C_Master_ADDR+0x1b2>
 800ae4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae4e:	2b20      	cmp	r3, #32
 800ae50:	d02b      	beq.n	800aeaa <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800ae52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae54:	2b12      	cmp	r3, #18
 800ae56:	d102      	bne.n	800ae5e <I2C_Master_ADDR+0x166>
 800ae58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae5a:	2b01      	cmp	r3, #1
 800ae5c:	d125      	bne.n	800aeaa <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800ae5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae60:	2b04      	cmp	r3, #4
 800ae62:	d00e      	beq.n	800ae82 <I2C_Master_ADDR+0x18a>
 800ae64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae66:	2b02      	cmp	r3, #2
 800ae68:	d00b      	beq.n	800ae82 <I2C_Master_ADDR+0x18a>
 800ae6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae6c:	2b10      	cmp	r3, #16
 800ae6e:	d008      	beq.n	800ae82 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	681a      	ldr	r2, [r3, #0]
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ae7e:	601a      	str	r2, [r3, #0]
 800ae80:	e007      	b.n	800ae92 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	681a      	ldr	r2, [r3, #0]
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800ae90:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ae92:	2300      	movs	r3, #0
 800ae94:	61fb      	str	r3, [r7, #28]
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	695b      	ldr	r3, [r3, #20]
 800ae9c:	61fb      	str	r3, [r7, #28]
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	699b      	ldr	r3, [r3, #24]
 800aea4:	61fb      	str	r3, [r7, #28]
 800aea6:	69fb      	ldr	r3, [r7, #28]
 800aea8:	e0a1      	b.n	800afee <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	681a      	ldr	r2, [r3, #0]
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aeb8:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800aeba:	2300      	movs	r3, #0
 800aebc:	61bb      	str	r3, [r7, #24]
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	695b      	ldr	r3, [r3, #20]
 800aec4:	61bb      	str	r3, [r7, #24]
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	699b      	ldr	r3, [r3, #24]
 800aecc:	61bb      	str	r3, [r7, #24]
 800aece:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	681a      	ldr	r2, [r3, #0]
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800aede:	601a      	str	r2, [r3, #0]
 800aee0:	e085      	b.n	800afee <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aee6:	b29b      	uxth	r3, r3
 800aee8:	2b02      	cmp	r3, #2
 800aeea:	d14d      	bne.n	800af88 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800aeec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aeee:	2b04      	cmp	r3, #4
 800aef0:	d016      	beq.n	800af20 <I2C_Master_ADDR+0x228>
 800aef2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aef4:	2b02      	cmp	r3, #2
 800aef6:	d013      	beq.n	800af20 <I2C_Master_ADDR+0x228>
 800aef8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aefa:	2b10      	cmp	r3, #16
 800aefc:	d010      	beq.n	800af20 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	681a      	ldr	r2, [r3, #0]
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800af0c:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	681a      	ldr	r2, [r3, #0]
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800af1c:	601a      	str	r2, [r3, #0]
 800af1e:	e007      	b.n	800af30 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	681a      	ldr	r2, [r3, #0]
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800af2e:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	685b      	ldr	r3, [r3, #4]
 800af36:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800af3a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800af3e:	d117      	bne.n	800af70 <I2C_Master_ADDR+0x278>
 800af40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af42:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800af46:	d00b      	beq.n	800af60 <I2C_Master_ADDR+0x268>
 800af48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af4a:	2b01      	cmp	r3, #1
 800af4c:	d008      	beq.n	800af60 <I2C_Master_ADDR+0x268>
 800af4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af50:	2b08      	cmp	r3, #8
 800af52:	d005      	beq.n	800af60 <I2C_Master_ADDR+0x268>
 800af54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af56:	2b10      	cmp	r3, #16
 800af58:	d002      	beq.n	800af60 <I2C_Master_ADDR+0x268>
 800af5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af5c:	2b20      	cmp	r3, #32
 800af5e:	d107      	bne.n	800af70 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	685a      	ldr	r2, [r3, #4]
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800af6e:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800af70:	2300      	movs	r3, #0
 800af72:	617b      	str	r3, [r7, #20]
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	695b      	ldr	r3, [r3, #20]
 800af7a:	617b      	str	r3, [r7, #20]
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	699b      	ldr	r3, [r3, #24]
 800af82:	617b      	str	r3, [r7, #20]
 800af84:	697b      	ldr	r3, [r7, #20]
 800af86:	e032      	b.n	800afee <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	681a      	ldr	r2, [r3, #0]
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800af96:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	685b      	ldr	r3, [r3, #4]
 800af9e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800afa2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800afa6:	d117      	bne.n	800afd8 <I2C_Master_ADDR+0x2e0>
 800afa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afaa:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800afae:	d00b      	beq.n	800afc8 <I2C_Master_ADDR+0x2d0>
 800afb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afb2:	2b01      	cmp	r3, #1
 800afb4:	d008      	beq.n	800afc8 <I2C_Master_ADDR+0x2d0>
 800afb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afb8:	2b08      	cmp	r3, #8
 800afba:	d005      	beq.n	800afc8 <I2C_Master_ADDR+0x2d0>
 800afbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afbe:	2b10      	cmp	r3, #16
 800afc0:	d002      	beq.n	800afc8 <I2C_Master_ADDR+0x2d0>
 800afc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afc4:	2b20      	cmp	r3, #32
 800afc6:	d107      	bne.n	800afd8 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	685a      	ldr	r2, [r3, #4]
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800afd6:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800afd8:	2300      	movs	r3, #0
 800afda:	613b      	str	r3, [r7, #16]
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	695b      	ldr	r3, [r3, #20]
 800afe2:	613b      	str	r3, [r7, #16]
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	699b      	ldr	r3, [r3, #24]
 800afea:	613b      	str	r3, [r7, #16]
 800afec:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	2200      	movs	r2, #0
 800aff2:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800aff4:	e00b      	b.n	800b00e <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800aff6:	2300      	movs	r3, #0
 800aff8:	60fb      	str	r3, [r7, #12]
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	695b      	ldr	r3, [r3, #20]
 800b000:	60fb      	str	r3, [r7, #12]
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	699b      	ldr	r3, [r3, #24]
 800b008:	60fb      	str	r3, [r7, #12]
 800b00a:	68fb      	ldr	r3, [r7, #12]
}
 800b00c:	e7ff      	b.n	800b00e <I2C_Master_ADDR+0x316>
 800b00e:	bf00      	nop
 800b010:	3744      	adds	r7, #68	@ 0x44
 800b012:	46bd      	mov	sp, r7
 800b014:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b018:	4770      	bx	lr

0800b01a <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800b01a:	b580      	push	{r7, lr}
 800b01c:	b084      	sub	sp, #16
 800b01e:	af00      	add	r7, sp, #0
 800b020:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b028:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b02e:	b29b      	uxth	r3, r3
 800b030:	2b00      	cmp	r3, #0
 800b032:	d02b      	beq.n	800b08c <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b038:	781a      	ldrb	r2, [r3, #0]
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b044:	1c5a      	adds	r2, r3, #1
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b04e:	b29b      	uxth	r3, r3
 800b050:	3b01      	subs	r3, #1
 800b052:	b29a      	uxth	r2, r3
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b05c:	b29b      	uxth	r3, r3
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d114      	bne.n	800b08c <I2C_SlaveTransmit_TXE+0x72>
 800b062:	7bfb      	ldrb	r3, [r7, #15]
 800b064:	2b29      	cmp	r3, #41	@ 0x29
 800b066:	d111      	bne.n	800b08c <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	685a      	ldr	r2, [r3, #4]
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b076:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	2221      	movs	r2, #33	@ 0x21
 800b07c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	2228      	movs	r2, #40	@ 0x28
 800b082:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800b086:	6878      	ldr	r0, [r7, #4]
 800b088:	f7ff f9d9 	bl	800a43e <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800b08c:	bf00      	nop
 800b08e:	3710      	adds	r7, #16
 800b090:	46bd      	mov	sp, r7
 800b092:	bd80      	pop	{r7, pc}

0800b094 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800b094:	b480      	push	{r7}
 800b096:	b083      	sub	sp, #12
 800b098:	af00      	add	r7, sp, #0
 800b09a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b0a0:	b29b      	uxth	r3, r3
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d011      	beq.n	800b0ca <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0aa:	781a      	ldrb	r2, [r3, #0]
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0b6:	1c5a      	adds	r2, r3, #1
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b0c0:	b29b      	uxth	r3, r3
 800b0c2:	3b01      	subs	r3, #1
 800b0c4:	b29a      	uxth	r2, r3
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800b0ca:	bf00      	nop
 800b0cc:	370c      	adds	r7, #12
 800b0ce:	46bd      	mov	sp, r7
 800b0d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d4:	4770      	bx	lr

0800b0d6 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800b0d6:	b580      	push	{r7, lr}
 800b0d8:	b084      	sub	sp, #16
 800b0da:	af00      	add	r7, sp, #0
 800b0dc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b0e4:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b0ea:	b29b      	uxth	r3, r3
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d02c      	beq.n	800b14a <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	691a      	ldr	r2, [r3, #16]
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0fa:	b2d2      	uxtb	r2, r2
 800b0fc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b102:	1c5a      	adds	r2, r3, #1
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b10c:	b29b      	uxth	r3, r3
 800b10e:	3b01      	subs	r3, #1
 800b110:	b29a      	uxth	r2, r3
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b11a:	b29b      	uxth	r3, r3
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d114      	bne.n	800b14a <I2C_SlaveReceive_RXNE+0x74>
 800b120:	7bfb      	ldrb	r3, [r7, #15]
 800b122:	2b2a      	cmp	r3, #42	@ 0x2a
 800b124:	d111      	bne.n	800b14a <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	685a      	ldr	r2, [r3, #4]
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b134:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	2222      	movs	r2, #34	@ 0x22
 800b13a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	2228      	movs	r2, #40	@ 0x28
 800b140:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800b144:	6878      	ldr	r0, [r7, #4]
 800b146:	f7ff f984 	bl	800a452 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800b14a:	bf00      	nop
 800b14c:	3710      	adds	r7, #16
 800b14e:	46bd      	mov	sp, r7
 800b150:	bd80      	pop	{r7, pc}

0800b152 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800b152:	b480      	push	{r7}
 800b154:	b083      	sub	sp, #12
 800b156:	af00      	add	r7, sp, #0
 800b158:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b15e:	b29b      	uxth	r3, r3
 800b160:	2b00      	cmp	r3, #0
 800b162:	d012      	beq.n	800b18a <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	691a      	ldr	r2, [r3, #16]
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b16e:	b2d2      	uxtb	r2, r2
 800b170:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b176:	1c5a      	adds	r2, r3, #1
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b180:	b29b      	uxth	r3, r3
 800b182:	3b01      	subs	r3, #1
 800b184:	b29a      	uxth	r2, r3
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800b18a:	bf00      	nop
 800b18c:	370c      	adds	r7, #12
 800b18e:	46bd      	mov	sp, r7
 800b190:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b194:	4770      	bx	lr

0800b196 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800b196:	b580      	push	{r7, lr}
 800b198:	b084      	sub	sp, #16
 800b19a:	af00      	add	r7, sp, #0
 800b19c:	6078      	str	r0, [r7, #4]
 800b19e:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800b1a0:	2300      	movs	r3, #0
 800b1a2:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b1aa:	b2db      	uxtb	r3, r3
 800b1ac:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800b1b0:	2b28      	cmp	r3, #40	@ 0x28
 800b1b2:	d125      	bne.n	800b200 <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	685a      	ldr	r2, [r3, #4]
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b1c2:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800b1c4:	683b      	ldr	r3, [r7, #0]
 800b1c6:	f003 0304 	and.w	r3, r3, #4
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d101      	bne.n	800b1d2 <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800b1ce:	2301      	movs	r3, #1
 800b1d0:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800b1d2:	683b      	ldr	r3, [r7, #0]
 800b1d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d103      	bne.n	800b1e4 <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	68db      	ldr	r3, [r3, #12]
 800b1e0:	81bb      	strh	r3, [r7, #12]
 800b1e2:	e002      	b.n	800b1ea <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	699b      	ldr	r3, [r3, #24]
 800b1e8:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	2200      	movs	r2, #0
 800b1ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800b1f2:	89ba      	ldrh	r2, [r7, #12]
 800b1f4:	7bfb      	ldrb	r3, [r7, #15]
 800b1f6:	4619      	mov	r1, r3
 800b1f8:	6878      	ldr	r0, [r7, #4]
 800b1fa:	f7ff f934 	bl	800a466 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800b1fe:	e00e      	b.n	800b21e <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b200:	2300      	movs	r3, #0
 800b202:	60bb      	str	r3, [r7, #8]
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	695b      	ldr	r3, [r3, #20]
 800b20a:	60bb      	str	r3, [r7, #8]
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	699b      	ldr	r3, [r3, #24]
 800b212:	60bb      	str	r3, [r7, #8]
 800b214:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	2200      	movs	r2, #0
 800b21a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 800b21e:	bf00      	nop
 800b220:	3710      	adds	r7, #16
 800b222:	46bd      	mov	sp, r7
 800b224:	bd80      	pop	{r7, pc}
	...

0800b228 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 800b228:	b580      	push	{r7, lr}
 800b22a:	b084      	sub	sp, #16
 800b22c:	af00      	add	r7, sp, #0
 800b22e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b236:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	685a      	ldr	r2, [r3, #4]
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800b246:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800b248:	2300      	movs	r3, #0
 800b24a:	60bb      	str	r3, [r7, #8]
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	695b      	ldr	r3, [r3, #20]
 800b252:	60bb      	str	r3, [r7, #8]
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	681a      	ldr	r2, [r3, #0]
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	f042 0201 	orr.w	r2, r2, #1
 800b262:	601a      	str	r2, [r3, #0]
 800b264:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	681a      	ldr	r2, [r3, #0]
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b274:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	685b      	ldr	r3, [r3, #4]
 800b27c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b280:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b284:	d172      	bne.n	800b36c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800b286:	7bfb      	ldrb	r3, [r7, #15]
 800b288:	2b22      	cmp	r3, #34	@ 0x22
 800b28a:	d002      	beq.n	800b292 <I2C_Slave_STOPF+0x6a>
 800b28c:	7bfb      	ldrb	r3, [r7, #15]
 800b28e:	2b2a      	cmp	r3, #42	@ 0x2a
 800b290:	d135      	bne.n	800b2fe <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	685b      	ldr	r3, [r3, #4]
 800b29a:	b29a      	uxth	r2, r3
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b2a4:	b29b      	uxth	r3, r3
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d005      	beq.n	800b2b6 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2ae:	f043 0204 	orr.w	r2, r3, #4
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	685a      	ldr	r2, [r3, #4]
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b2c4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2ca:	4618      	mov	r0, r3
 800b2cc:	f7fd fd58 	bl	8008d80 <HAL_DMA_GetState>
 800b2d0:	4603      	mov	r3, r0
 800b2d2:	2b01      	cmp	r3, #1
 800b2d4:	d049      	beq.n	800b36a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2da:	4a69      	ldr	r2, [pc, #420]	@ (800b480 <I2C_Slave_STOPF+0x258>)
 800b2dc:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2e2:	4618      	mov	r0, r3
 800b2e4:	f7fd fba0 	bl	8008a28 <HAL_DMA_Abort_IT>
 800b2e8:	4603      	mov	r3, r0
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d03d      	beq.n	800b36a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b2f4:	687a      	ldr	r2, [r7, #4]
 800b2f6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800b2f8:	4610      	mov	r0, r2
 800b2fa:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800b2fc:	e035      	b.n	800b36a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	685b      	ldr	r3, [r3, #4]
 800b306:	b29a      	uxth	r2, r3
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b310:	b29b      	uxth	r3, r3
 800b312:	2b00      	cmp	r3, #0
 800b314:	d005      	beq.n	800b322 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b31a:	f043 0204 	orr.w	r2, r3, #4
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	685a      	ldr	r2, [r3, #4]
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b330:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b336:	4618      	mov	r0, r3
 800b338:	f7fd fd22 	bl	8008d80 <HAL_DMA_GetState>
 800b33c:	4603      	mov	r3, r0
 800b33e:	2b01      	cmp	r3, #1
 800b340:	d014      	beq.n	800b36c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b346:	4a4e      	ldr	r2, [pc, #312]	@ (800b480 <I2C_Slave_STOPF+0x258>)
 800b348:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b34e:	4618      	mov	r0, r3
 800b350:	f7fd fb6a 	bl	8008a28 <HAL_DMA_Abort_IT>
 800b354:	4603      	mov	r3, r0
 800b356:	2b00      	cmp	r3, #0
 800b358:	d008      	beq.n	800b36c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b35e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b360:	687a      	ldr	r2, [r7, #4]
 800b362:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800b364:	4610      	mov	r0, r2
 800b366:	4798      	blx	r3
 800b368:	e000      	b.n	800b36c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800b36a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b370:	b29b      	uxth	r3, r3
 800b372:	2b00      	cmp	r3, #0
 800b374:	d03e      	beq.n	800b3f4 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	695b      	ldr	r3, [r3, #20]
 800b37c:	f003 0304 	and.w	r3, r3, #4
 800b380:	2b04      	cmp	r3, #4
 800b382:	d112      	bne.n	800b3aa <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	691a      	ldr	r2, [r3, #16]
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b38e:	b2d2      	uxtb	r2, r2
 800b390:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b396:	1c5a      	adds	r2, r3, #1
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b3a0:	b29b      	uxth	r3, r3
 800b3a2:	3b01      	subs	r3, #1
 800b3a4:	b29a      	uxth	r2, r3
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	695b      	ldr	r3, [r3, #20]
 800b3b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b3b4:	2b40      	cmp	r3, #64	@ 0x40
 800b3b6:	d112      	bne.n	800b3de <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	691a      	ldr	r2, [r3, #16]
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3c2:	b2d2      	uxtb	r2, r2
 800b3c4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3ca:	1c5a      	adds	r2, r3, #1
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b3d4:	b29b      	uxth	r3, r3
 800b3d6:	3b01      	subs	r3, #1
 800b3d8:	b29a      	uxth	r2, r3
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b3e2:	b29b      	uxth	r3, r3
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d005      	beq.n	800b3f4 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3ec:	f043 0204 	orr.w	r2, r3, #4
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d003      	beq.n	800b404 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800b3fc:	6878      	ldr	r0, [r7, #4]
 800b3fe:	f000 f843 	bl	800b488 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800b402:	e039      	b.n	800b478 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800b404:	7bfb      	ldrb	r3, [r7, #15]
 800b406:	2b2a      	cmp	r3, #42	@ 0x2a
 800b408:	d109      	bne.n	800b41e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	2200      	movs	r2, #0
 800b40e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	2228      	movs	r2, #40	@ 0x28
 800b414:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800b418:	6878      	ldr	r0, [r7, #4]
 800b41a:	f7ff f81a 	bl	800a452 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b424:	b2db      	uxtb	r3, r3
 800b426:	2b28      	cmp	r3, #40	@ 0x28
 800b428:	d111      	bne.n	800b44e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	4a15      	ldr	r2, [pc, #84]	@ (800b484 <I2C_Slave_STOPF+0x25c>)
 800b42e:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	2200      	movs	r2, #0
 800b434:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	2220      	movs	r2, #32
 800b43a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	2200      	movs	r2, #0
 800b442:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800b446:	6878      	ldr	r0, [r7, #4]
 800b448:	f7ff f81b 	bl	800a482 <HAL_I2C_ListenCpltCallback>
}
 800b44c:	e014      	b.n	800b478 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b452:	2b22      	cmp	r3, #34	@ 0x22
 800b454:	d002      	beq.n	800b45c <I2C_Slave_STOPF+0x234>
 800b456:	7bfb      	ldrb	r3, [r7, #15]
 800b458:	2b22      	cmp	r3, #34	@ 0x22
 800b45a:	d10d      	bne.n	800b478 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	2200      	movs	r2, #0
 800b460:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	2220      	movs	r2, #32
 800b466:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	2200      	movs	r2, #0
 800b46e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800b472:	6878      	ldr	r0, [r7, #4]
 800b474:	f7fe ffed 	bl	800a452 <HAL_I2C_SlaveRxCpltCallback>
}
 800b478:	bf00      	nop
 800b47a:	3710      	adds	r7, #16
 800b47c:	46bd      	mov	sp, r7
 800b47e:	bd80      	pop	{r7, pc}
 800b480:	0800bc21 	.word	0x0800bc21
 800b484:	ffff0000 	.word	0xffff0000

0800b488 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800b488:	b580      	push	{r7, lr}
 800b48a:	b084      	sub	sp, #16
 800b48c:	af00      	add	r7, sp, #0
 800b48e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b496:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b49e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800b4a0:	7bbb      	ldrb	r3, [r7, #14]
 800b4a2:	2b10      	cmp	r3, #16
 800b4a4:	d002      	beq.n	800b4ac <I2C_ITError+0x24>
 800b4a6:	7bbb      	ldrb	r3, [r7, #14]
 800b4a8:	2b40      	cmp	r3, #64	@ 0x40
 800b4aa:	d10a      	bne.n	800b4c2 <I2C_ITError+0x3a>
 800b4ac:	7bfb      	ldrb	r3, [r7, #15]
 800b4ae:	2b22      	cmp	r3, #34	@ 0x22
 800b4b0:	d107      	bne.n	800b4c2 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	681a      	ldr	r2, [r3, #0]
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b4c0:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800b4c2:	7bfb      	ldrb	r3, [r7, #15]
 800b4c4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800b4c8:	2b28      	cmp	r3, #40	@ 0x28
 800b4ca:	d107      	bne.n	800b4dc <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	2200      	movs	r2, #0
 800b4d0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	2228      	movs	r2, #40	@ 0x28
 800b4d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800b4da:	e015      	b.n	800b508 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	685b      	ldr	r3, [r3, #4]
 800b4e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b4e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b4ea:	d00a      	beq.n	800b502 <I2C_ITError+0x7a>
 800b4ec:	7bfb      	ldrb	r3, [r7, #15]
 800b4ee:	2b60      	cmp	r3, #96	@ 0x60
 800b4f0:	d007      	beq.n	800b502 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	2220      	movs	r2, #32
 800b4f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	2200      	movs	r2, #0
 800b4fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	2200      	movs	r2, #0
 800b506:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	685b      	ldr	r3, [r3, #4]
 800b50e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b512:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b516:	d162      	bne.n	800b5de <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	685a      	ldr	r2, [r3, #4]
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b526:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b52c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800b530:	b2db      	uxtb	r3, r3
 800b532:	2b01      	cmp	r3, #1
 800b534:	d020      	beq.n	800b578 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b53a:	4a6a      	ldr	r2, [pc, #424]	@ (800b6e4 <I2C_ITError+0x25c>)
 800b53c:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b542:	4618      	mov	r0, r3
 800b544:	f7fd fa70 	bl	8008a28 <HAL_DMA_Abort_IT>
 800b548:	4603      	mov	r3, r0
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	f000 8089 	beq.w	800b662 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	681a      	ldr	r2, [r3, #0]
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	f022 0201 	bic.w	r2, r2, #1
 800b55e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	2220      	movs	r2, #32
 800b564:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b56c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b56e:	687a      	ldr	r2, [r7, #4]
 800b570:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800b572:	4610      	mov	r0, r2
 800b574:	4798      	blx	r3
 800b576:	e074      	b.n	800b662 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b57c:	4a59      	ldr	r2, [pc, #356]	@ (800b6e4 <I2C_ITError+0x25c>)
 800b57e:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b584:	4618      	mov	r0, r3
 800b586:	f7fd fa4f 	bl	8008a28 <HAL_DMA_Abort_IT>
 800b58a:	4603      	mov	r3, r0
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d068      	beq.n	800b662 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	695b      	ldr	r3, [r3, #20]
 800b596:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b59a:	2b40      	cmp	r3, #64	@ 0x40
 800b59c:	d10b      	bne.n	800b5b6 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	691a      	ldr	r2, [r3, #16]
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b5a8:	b2d2      	uxtb	r2, r2
 800b5aa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b5b0:	1c5a      	adds	r2, r3, #1
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	681a      	ldr	r2, [r3, #0]
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	f022 0201 	bic.w	r2, r2, #1
 800b5c4:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	2220      	movs	r2, #32
 800b5ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b5d4:	687a      	ldr	r2, [r7, #4]
 800b5d6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800b5d8:	4610      	mov	r0, r2
 800b5da:	4798      	blx	r3
 800b5dc:	e041      	b.n	800b662 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b5e4:	b2db      	uxtb	r3, r3
 800b5e6:	2b60      	cmp	r3, #96	@ 0x60
 800b5e8:	d125      	bne.n	800b636 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	2220      	movs	r2, #32
 800b5ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	2200      	movs	r2, #0
 800b5f6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	695b      	ldr	r3, [r3, #20]
 800b5fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b602:	2b40      	cmp	r3, #64	@ 0x40
 800b604:	d10b      	bne.n	800b61e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	691a      	ldr	r2, [r3, #16]
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b610:	b2d2      	uxtb	r2, r2
 800b612:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b618:	1c5a      	adds	r2, r3, #1
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	681a      	ldr	r2, [r3, #0]
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	f022 0201 	bic.w	r2, r2, #1
 800b62c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800b62e:	6878      	ldr	r0, [r7, #4]
 800b630:	f7fe ff45 	bl	800a4be <HAL_I2C_AbortCpltCallback>
 800b634:	e015      	b.n	800b662 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	695b      	ldr	r3, [r3, #20]
 800b63c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b640:	2b40      	cmp	r3, #64	@ 0x40
 800b642:	d10b      	bne.n	800b65c <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	691a      	ldr	r2, [r3, #16]
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b64e:	b2d2      	uxtb	r2, r2
 800b650:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b656:	1c5a      	adds	r2, r3, #1
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800b65c:	6878      	ldr	r0, [r7, #4]
 800b65e:	f7fe ff24 	bl	800a4aa <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b666:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800b668:	68bb      	ldr	r3, [r7, #8]
 800b66a:	f003 0301 	and.w	r3, r3, #1
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d10e      	bne.n	800b690 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800b672:	68bb      	ldr	r3, [r7, #8]
 800b674:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d109      	bne.n	800b690 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800b67c:	68bb      	ldr	r3, [r7, #8]
 800b67e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800b682:	2b00      	cmp	r3, #0
 800b684:	d104      	bne.n	800b690 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800b686:	68bb      	ldr	r3, [r7, #8]
 800b688:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d007      	beq.n	800b6a0 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	685a      	ldr	r2, [r3, #4]
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800b69e:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b6a6:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b6ac:	f003 0304 	and.w	r3, r3, #4
 800b6b0:	2b04      	cmp	r3, #4
 800b6b2:	d113      	bne.n	800b6dc <I2C_ITError+0x254>
 800b6b4:	7bfb      	ldrb	r3, [r7, #15]
 800b6b6:	2b28      	cmp	r3, #40	@ 0x28
 800b6b8:	d110      	bne.n	800b6dc <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	4a0a      	ldr	r2, [pc, #40]	@ (800b6e8 <I2C_ITError+0x260>)
 800b6be:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	2200      	movs	r2, #0
 800b6c4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	2220      	movs	r2, #32
 800b6ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	2200      	movs	r2, #0
 800b6d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800b6d6:	6878      	ldr	r0, [r7, #4]
 800b6d8:	f7fe fed3 	bl	800a482 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800b6dc:	bf00      	nop
 800b6de:	3710      	adds	r7, #16
 800b6e0:	46bd      	mov	sp, r7
 800b6e2:	bd80      	pop	{r7, pc}
 800b6e4:	0800bc21 	.word	0x0800bc21
 800b6e8:	ffff0000 	.word	0xffff0000

0800b6ec <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800b6ec:	b580      	push	{r7, lr}
 800b6ee:	b088      	sub	sp, #32
 800b6f0:	af02      	add	r7, sp, #8
 800b6f2:	60f8      	str	r0, [r7, #12]
 800b6f4:	4608      	mov	r0, r1
 800b6f6:	4611      	mov	r1, r2
 800b6f8:	461a      	mov	r2, r3
 800b6fa:	4603      	mov	r3, r0
 800b6fc:	817b      	strh	r3, [r7, #10]
 800b6fe:	460b      	mov	r3, r1
 800b700:	813b      	strh	r3, [r7, #8]
 800b702:	4613      	mov	r3, r2
 800b704:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	681a      	ldr	r2, [r3, #0]
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b714:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800b716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b718:	9300      	str	r3, [sp, #0]
 800b71a:	6a3b      	ldr	r3, [r7, #32]
 800b71c:	2200      	movs	r2, #0
 800b71e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800b722:	68f8      	ldr	r0, [r7, #12]
 800b724:	f000 fb24 	bl	800bd70 <I2C_WaitOnFlagUntilTimeout>
 800b728:	4603      	mov	r3, r0
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	d00d      	beq.n	800b74a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b738:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b73c:	d103      	bne.n	800b746 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b744:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800b746:	2303      	movs	r3, #3
 800b748:	e05f      	b.n	800b80a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800b74a:	897b      	ldrh	r3, [r7, #10]
 800b74c:	b2db      	uxtb	r3, r3
 800b74e:	461a      	mov	r2, r3
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800b758:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800b75a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b75c:	6a3a      	ldr	r2, [r7, #32]
 800b75e:	492d      	ldr	r1, [pc, #180]	@ (800b814 <I2C_RequestMemoryWrite+0x128>)
 800b760:	68f8      	ldr	r0, [r7, #12]
 800b762:	f000 fb7f 	bl	800be64 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800b766:	4603      	mov	r3, r0
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d001      	beq.n	800b770 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800b76c:	2301      	movs	r3, #1
 800b76e:	e04c      	b.n	800b80a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b770:	2300      	movs	r3, #0
 800b772:	617b      	str	r3, [r7, #20]
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	695b      	ldr	r3, [r3, #20]
 800b77a:	617b      	str	r3, [r7, #20]
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	699b      	ldr	r3, [r3, #24]
 800b782:	617b      	str	r3, [r7, #20]
 800b784:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b786:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b788:	6a39      	ldr	r1, [r7, #32]
 800b78a:	68f8      	ldr	r0, [r7, #12]
 800b78c:	f000 fc0a 	bl	800bfa4 <I2C_WaitOnTXEFlagUntilTimeout>
 800b790:	4603      	mov	r3, r0
 800b792:	2b00      	cmp	r3, #0
 800b794:	d00d      	beq.n	800b7b2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b79a:	2b04      	cmp	r3, #4
 800b79c:	d107      	bne.n	800b7ae <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	681a      	ldr	r2, [r3, #0]
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b7ac:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800b7ae:	2301      	movs	r3, #1
 800b7b0:	e02b      	b.n	800b80a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800b7b2:	88fb      	ldrh	r3, [r7, #6]
 800b7b4:	2b01      	cmp	r3, #1
 800b7b6:	d105      	bne.n	800b7c4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800b7b8:	893b      	ldrh	r3, [r7, #8]
 800b7ba:	b2da      	uxtb	r2, r3
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	611a      	str	r2, [r3, #16]
 800b7c2:	e021      	b.n	800b808 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800b7c4:	893b      	ldrh	r3, [r7, #8]
 800b7c6:	0a1b      	lsrs	r3, r3, #8
 800b7c8:	b29b      	uxth	r3, r3
 800b7ca:	b2da      	uxtb	r2, r3
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b7d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b7d4:	6a39      	ldr	r1, [r7, #32]
 800b7d6:	68f8      	ldr	r0, [r7, #12]
 800b7d8:	f000 fbe4 	bl	800bfa4 <I2C_WaitOnTXEFlagUntilTimeout>
 800b7dc:	4603      	mov	r3, r0
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d00d      	beq.n	800b7fe <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b7e6:	2b04      	cmp	r3, #4
 800b7e8:	d107      	bne.n	800b7fa <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	681a      	ldr	r2, [r3, #0]
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b7f8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800b7fa:	2301      	movs	r3, #1
 800b7fc:	e005      	b.n	800b80a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800b7fe:	893b      	ldrh	r3, [r7, #8]
 800b800:	b2da      	uxtb	r2, r3
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800b808:	2300      	movs	r3, #0
}
 800b80a:	4618      	mov	r0, r3
 800b80c:	3718      	adds	r7, #24
 800b80e:	46bd      	mov	sp, r7
 800b810:	bd80      	pop	{r7, pc}
 800b812:	bf00      	nop
 800b814:	00010002 	.word	0x00010002

0800b818 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800b818:	b580      	push	{r7, lr}
 800b81a:	b088      	sub	sp, #32
 800b81c:	af02      	add	r7, sp, #8
 800b81e:	60f8      	str	r0, [r7, #12]
 800b820:	4608      	mov	r0, r1
 800b822:	4611      	mov	r1, r2
 800b824:	461a      	mov	r2, r3
 800b826:	4603      	mov	r3, r0
 800b828:	817b      	strh	r3, [r7, #10]
 800b82a:	460b      	mov	r3, r1
 800b82c:	813b      	strh	r3, [r7, #8]
 800b82e:	4613      	mov	r3, r2
 800b830:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	681a      	ldr	r2, [r3, #0]
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800b840:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	681a      	ldr	r2, [r3, #0]
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b850:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800b852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b854:	9300      	str	r3, [sp, #0]
 800b856:	6a3b      	ldr	r3, [r7, #32]
 800b858:	2200      	movs	r2, #0
 800b85a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800b85e:	68f8      	ldr	r0, [r7, #12]
 800b860:	f000 fa86 	bl	800bd70 <I2C_WaitOnFlagUntilTimeout>
 800b864:	4603      	mov	r3, r0
 800b866:	2b00      	cmp	r3, #0
 800b868:	d00d      	beq.n	800b886 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b874:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b878:	d103      	bne.n	800b882 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b880:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800b882:	2303      	movs	r3, #3
 800b884:	e0aa      	b.n	800b9dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800b886:	897b      	ldrh	r3, [r7, #10]
 800b888:	b2db      	uxtb	r3, r3
 800b88a:	461a      	mov	r2, r3
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800b894:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800b896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b898:	6a3a      	ldr	r2, [r7, #32]
 800b89a:	4952      	ldr	r1, [pc, #328]	@ (800b9e4 <I2C_RequestMemoryRead+0x1cc>)
 800b89c:	68f8      	ldr	r0, [r7, #12]
 800b89e:	f000 fae1 	bl	800be64 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800b8a2:	4603      	mov	r3, r0
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d001      	beq.n	800b8ac <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800b8a8:	2301      	movs	r3, #1
 800b8aa:	e097      	b.n	800b9dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b8ac:	2300      	movs	r3, #0
 800b8ae:	617b      	str	r3, [r7, #20]
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	695b      	ldr	r3, [r3, #20]
 800b8b6:	617b      	str	r3, [r7, #20]
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	699b      	ldr	r3, [r3, #24]
 800b8be:	617b      	str	r3, [r7, #20]
 800b8c0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b8c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b8c4:	6a39      	ldr	r1, [r7, #32]
 800b8c6:	68f8      	ldr	r0, [r7, #12]
 800b8c8:	f000 fb6c 	bl	800bfa4 <I2C_WaitOnTXEFlagUntilTimeout>
 800b8cc:	4603      	mov	r3, r0
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d00d      	beq.n	800b8ee <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b8d6:	2b04      	cmp	r3, #4
 800b8d8:	d107      	bne.n	800b8ea <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	681a      	ldr	r2, [r3, #0]
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b8e8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800b8ea:	2301      	movs	r3, #1
 800b8ec:	e076      	b.n	800b9dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800b8ee:	88fb      	ldrh	r3, [r7, #6]
 800b8f0:	2b01      	cmp	r3, #1
 800b8f2:	d105      	bne.n	800b900 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800b8f4:	893b      	ldrh	r3, [r7, #8]
 800b8f6:	b2da      	uxtb	r2, r3
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	611a      	str	r2, [r3, #16]
 800b8fe:	e021      	b.n	800b944 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800b900:	893b      	ldrh	r3, [r7, #8]
 800b902:	0a1b      	lsrs	r3, r3, #8
 800b904:	b29b      	uxth	r3, r3
 800b906:	b2da      	uxtb	r2, r3
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b90e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b910:	6a39      	ldr	r1, [r7, #32]
 800b912:	68f8      	ldr	r0, [r7, #12]
 800b914:	f000 fb46 	bl	800bfa4 <I2C_WaitOnTXEFlagUntilTimeout>
 800b918:	4603      	mov	r3, r0
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d00d      	beq.n	800b93a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b922:	2b04      	cmp	r3, #4
 800b924:	d107      	bne.n	800b936 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b926:	68fb      	ldr	r3, [r7, #12]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	681a      	ldr	r2, [r3, #0]
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b934:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800b936:	2301      	movs	r3, #1
 800b938:	e050      	b.n	800b9dc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800b93a:	893b      	ldrh	r3, [r7, #8]
 800b93c:	b2da      	uxtb	r2, r3
 800b93e:	68fb      	ldr	r3, [r7, #12]
 800b940:	681b      	ldr	r3, [r3, #0]
 800b942:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b944:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b946:	6a39      	ldr	r1, [r7, #32]
 800b948:	68f8      	ldr	r0, [r7, #12]
 800b94a:	f000 fb2b 	bl	800bfa4 <I2C_WaitOnTXEFlagUntilTimeout>
 800b94e:	4603      	mov	r3, r0
 800b950:	2b00      	cmp	r3, #0
 800b952:	d00d      	beq.n	800b970 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b958:	2b04      	cmp	r3, #4
 800b95a:	d107      	bne.n	800b96c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	681a      	ldr	r2, [r3, #0]
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b96a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800b96c:	2301      	movs	r3, #1
 800b96e:	e035      	b.n	800b9dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	681a      	ldr	r2, [r3, #0]
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b97e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800b980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b982:	9300      	str	r3, [sp, #0]
 800b984:	6a3b      	ldr	r3, [r7, #32]
 800b986:	2200      	movs	r2, #0
 800b988:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800b98c:	68f8      	ldr	r0, [r7, #12]
 800b98e:	f000 f9ef 	bl	800bd70 <I2C_WaitOnFlagUntilTimeout>
 800b992:	4603      	mov	r3, r0
 800b994:	2b00      	cmp	r3, #0
 800b996:	d00d      	beq.n	800b9b4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b9a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b9a6:	d103      	bne.n	800b9b0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b9ae:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800b9b0:	2303      	movs	r3, #3
 800b9b2:	e013      	b.n	800b9dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800b9b4:	897b      	ldrh	r3, [r7, #10]
 800b9b6:	b2db      	uxtb	r3, r3
 800b9b8:	f043 0301 	orr.w	r3, r3, #1
 800b9bc:	b2da      	uxtb	r2, r3
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800b9c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9c6:	6a3a      	ldr	r2, [r7, #32]
 800b9c8:	4906      	ldr	r1, [pc, #24]	@ (800b9e4 <I2C_RequestMemoryRead+0x1cc>)
 800b9ca:	68f8      	ldr	r0, [r7, #12]
 800b9cc:	f000 fa4a 	bl	800be64 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800b9d0:	4603      	mov	r3, r0
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d001      	beq.n	800b9da <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800b9d6:	2301      	movs	r3, #1
 800b9d8:	e000      	b.n	800b9dc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800b9da:	2300      	movs	r3, #0
}
 800b9dc:	4618      	mov	r0, r3
 800b9de:	3718      	adds	r7, #24
 800b9e0:	46bd      	mov	sp, r7
 800b9e2:	bd80      	pop	{r7, pc}
 800b9e4:	00010002 	.word	0x00010002

0800b9e8 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 800b9e8:	b580      	push	{r7, lr}
 800b9ea:	b086      	sub	sp, #24
 800b9ec:	af00      	add	r7, sp, #0
 800b9ee:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9f4:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800b9f6:	697b      	ldr	r3, [r7, #20]
 800b9f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b9fc:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800b9fe:	697b      	ldr	r3, [r7, #20]
 800ba00:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ba04:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800ba06:	697b      	ldr	r3, [r7, #20]
 800ba08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba0a:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800ba0c:	697b      	ldr	r3, [r7, #20]
 800ba0e:	681b      	ldr	r3, [r3, #0]
 800ba10:	685a      	ldr	r2, [r3, #4]
 800ba12:	697b      	ldr	r3, [r7, #20]
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800ba1a:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800ba1c:	697b      	ldr	r3, [r7, #20]
 800ba1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d003      	beq.n	800ba2c <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800ba24:	697b      	ldr	r3, [r7, #20]
 800ba26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ba28:	2200      	movs	r2, #0
 800ba2a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800ba2c:	697b      	ldr	r3, [r7, #20]
 800ba2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d003      	beq.n	800ba3c <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800ba34:	697b      	ldr	r3, [r7, #20]
 800ba36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba38:	2200      	movs	r2, #0
 800ba3a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 800ba3c:	7cfb      	ldrb	r3, [r7, #19]
 800ba3e:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 800ba42:	2b21      	cmp	r3, #33	@ 0x21
 800ba44:	d007      	beq.n	800ba56 <I2C_DMAXferCplt+0x6e>
 800ba46:	7cfb      	ldrb	r3, [r7, #19]
 800ba48:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 800ba4c:	2b22      	cmp	r3, #34	@ 0x22
 800ba4e:	d131      	bne.n	800bab4 <I2C_DMAXferCplt+0xcc>
 800ba50:	7cbb      	ldrb	r3, [r7, #18]
 800ba52:	2b20      	cmp	r3, #32
 800ba54:	d12e      	bne.n	800bab4 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800ba56:	697b      	ldr	r3, [r7, #20]
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	685a      	ldr	r2, [r3, #4]
 800ba5c:	697b      	ldr	r3, [r7, #20]
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800ba64:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 800ba66:	697b      	ldr	r3, [r7, #20]
 800ba68:	2200      	movs	r2, #0
 800ba6a:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800ba6c:	7cfb      	ldrb	r3, [r7, #19]
 800ba6e:	2b29      	cmp	r3, #41	@ 0x29
 800ba70:	d10a      	bne.n	800ba88 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800ba72:	697b      	ldr	r3, [r7, #20]
 800ba74:	2221      	movs	r2, #33	@ 0x21
 800ba76:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800ba78:	697b      	ldr	r3, [r7, #20]
 800ba7a:	2228      	movs	r2, #40	@ 0x28
 800ba7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800ba80:	6978      	ldr	r0, [r7, #20]
 800ba82:	f7fe fcdc 	bl	800a43e <HAL_I2C_SlaveTxCpltCallback>
 800ba86:	e00c      	b.n	800baa2 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800ba88:	7cfb      	ldrb	r3, [r7, #19]
 800ba8a:	2b2a      	cmp	r3, #42	@ 0x2a
 800ba8c:	d109      	bne.n	800baa2 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800ba8e:	697b      	ldr	r3, [r7, #20]
 800ba90:	2222      	movs	r2, #34	@ 0x22
 800ba92:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800ba94:	697b      	ldr	r3, [r7, #20]
 800ba96:	2228      	movs	r2, #40	@ 0x28
 800ba98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800ba9c:	6978      	ldr	r0, [r7, #20]
 800ba9e:	f7fe fcd8 	bl	800a452 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800baa2:	697b      	ldr	r3, [r7, #20]
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	685a      	ldr	r2, [r3, #4]
 800baa8:	697b      	ldr	r3, [r7, #20]
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 800bab0:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800bab2:	e074      	b.n	800bb9e <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 800bab4:	697b      	ldr	r3, [r7, #20]
 800bab6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800baba:	b2db      	uxtb	r3, r3
 800babc:	2b00      	cmp	r3, #0
 800babe:	d06e      	beq.n	800bb9e <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 800bac0:	697b      	ldr	r3, [r7, #20]
 800bac2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bac4:	b29b      	uxth	r3, r3
 800bac6:	2b01      	cmp	r3, #1
 800bac8:	d107      	bne.n	800bada <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800baca:	697b      	ldr	r3, [r7, #20]
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	681a      	ldr	r2, [r3, #0]
 800bad0:	697b      	ldr	r3, [r7, #20]
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bad8:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800bada:	697b      	ldr	r3, [r7, #20]
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	685a      	ldr	r2, [r3, #4]
 800bae0:	697b      	ldr	r3, [r7, #20]
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800bae8:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800baf0:	d009      	beq.n	800bb06 <I2C_DMAXferCplt+0x11e>
 800baf2:	68fb      	ldr	r3, [r7, #12]
 800baf4:	2b08      	cmp	r3, #8
 800baf6:	d006      	beq.n	800bb06 <I2C_DMAXferCplt+0x11e>
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800bafe:	d002      	beq.n	800bb06 <I2C_DMAXferCplt+0x11e>
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	2b20      	cmp	r3, #32
 800bb04:	d107      	bne.n	800bb16 <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800bb06:	697b      	ldr	r3, [r7, #20]
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	681a      	ldr	r2, [r3, #0]
 800bb0c:	697b      	ldr	r3, [r7, #20]
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800bb14:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800bb16:	697b      	ldr	r3, [r7, #20]
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	685a      	ldr	r2, [r3, #4]
 800bb1c:	697b      	ldr	r3, [r7, #20]
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800bb24:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800bb26:	697b      	ldr	r3, [r7, #20]
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	685a      	ldr	r2, [r3, #4]
 800bb2c:	697b      	ldr	r3, [r7, #20]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800bb34:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 800bb36:	697b      	ldr	r3, [r7, #20]
 800bb38:	2200      	movs	r2, #0
 800bb3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800bb3c:	697b      	ldr	r3, [r7, #20]
 800bb3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d003      	beq.n	800bb4c <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 800bb44:	6978      	ldr	r0, [r7, #20]
 800bb46:	f7fe fcb0 	bl	800a4aa <HAL_I2C_ErrorCallback>
}
 800bb4a:	e028      	b.n	800bb9e <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 800bb4c:	697b      	ldr	r3, [r7, #20]
 800bb4e:	2220      	movs	r2, #32
 800bb50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800bb54:	697b      	ldr	r3, [r7, #20]
 800bb56:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800bb5a:	b2db      	uxtb	r3, r3
 800bb5c:	2b40      	cmp	r3, #64	@ 0x40
 800bb5e:	d10a      	bne.n	800bb76 <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800bb60:	697b      	ldr	r3, [r7, #20]
 800bb62:	2200      	movs	r2, #0
 800bb64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 800bb68:	697b      	ldr	r3, [r7, #20]
 800bb6a:	2200      	movs	r2, #0
 800bb6c:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 800bb6e:	6978      	ldr	r0, [r7, #20]
 800bb70:	f7f9 fe5a 	bl	8005828 <HAL_I2C_MemRxCpltCallback>
}
 800bb74:	e013      	b.n	800bb9e <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800bb76:	697b      	ldr	r3, [r7, #20]
 800bb78:	2200      	movs	r2, #0
 800bb7a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	2b08      	cmp	r3, #8
 800bb82:	d002      	beq.n	800bb8a <I2C_DMAXferCplt+0x1a2>
 800bb84:	68fb      	ldr	r3, [r7, #12]
 800bb86:	2b20      	cmp	r3, #32
 800bb88:	d103      	bne.n	800bb92 <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 800bb8a:	697b      	ldr	r3, [r7, #20]
 800bb8c:	2200      	movs	r2, #0
 800bb8e:	631a      	str	r2, [r3, #48]	@ 0x30
 800bb90:	e002      	b.n	800bb98 <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800bb92:	697b      	ldr	r3, [r7, #20]
 800bb94:	2212      	movs	r2, #18
 800bb96:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 800bb98:	6978      	ldr	r0, [r7, #20]
 800bb9a:	f7fe fc46 	bl	800a42a <HAL_I2C_MasterRxCpltCallback>
}
 800bb9e:	bf00      	nop
 800bba0:	3718      	adds	r7, #24
 800bba2:	46bd      	mov	sp, r7
 800bba4:	bd80      	pop	{r7, pc}

0800bba6 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800bba6:	b580      	push	{r7, lr}
 800bba8:	b084      	sub	sp, #16
 800bbaa:	af00      	add	r7, sp, #0
 800bbac:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bbb2:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d003      	beq.n	800bbc4 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bbc0:	2200      	movs	r2, #0
 800bbc2:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d003      	beq.n	800bbd4 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800bbcc:	68fb      	ldr	r3, [r7, #12]
 800bbce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bbd0:	2200      	movs	r2, #0
 800bbd2:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800bbd4:	6878      	ldr	r0, [r7, #4]
 800bbd6:	f7fd f8e1 	bl	8008d9c <HAL_DMA_GetError>
 800bbda:	4603      	mov	r3, r0
 800bbdc:	2b02      	cmp	r3, #2
 800bbde:	d01b      	beq.n	800bc18 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	681a      	ldr	r2, [r3, #0]
 800bbe6:	68fb      	ldr	r3, [r7, #12]
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bbee:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	2200      	movs	r2, #0
 800bbf4:	855a      	strh	r2, [r3, #42]	@ 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	2220      	movs	r2, #32
 800bbfa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	2200      	movs	r2, #0
 800bc02:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc0a:	f043 0210 	orr.w	r2, r3, #16
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800bc12:	68f8      	ldr	r0, [r7, #12]
 800bc14:	f7fe fc49 	bl	800a4aa <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800bc18:	bf00      	nop
 800bc1a:	3710      	adds	r7, #16
 800bc1c:	46bd      	mov	sp, r7
 800bc1e:	bd80      	pop	{r7, pc}

0800bc20 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800bc20:	b580      	push	{r7, lr}
 800bc22:	b086      	sub	sp, #24
 800bc24:	af00      	add	r7, sp, #0
 800bc26:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800bc28:	2300      	movs	r3, #0
 800bc2a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc30:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800bc32:	697b      	ldr	r3, [r7, #20]
 800bc34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bc38:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800bc3a:	4b4b      	ldr	r3, [pc, #300]	@ (800bd68 <I2C_DMAAbort+0x148>)
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	08db      	lsrs	r3, r3, #3
 800bc40:	4a4a      	ldr	r2, [pc, #296]	@ (800bd6c <I2C_DMAAbort+0x14c>)
 800bc42:	fba2 2303 	umull	r2, r3, r2, r3
 800bc46:	0a1a      	lsrs	r2, r3, #8
 800bc48:	4613      	mov	r3, r2
 800bc4a:	009b      	lsls	r3, r3, #2
 800bc4c:	4413      	add	r3, r2
 800bc4e:	00da      	lsls	r2, r3, #3
 800bc50:	1ad3      	subs	r3, r2, r3
 800bc52:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800bc54:	68fb      	ldr	r3, [r7, #12]
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d106      	bne.n	800bc68 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bc5a:	697b      	ldr	r3, [r7, #20]
 800bc5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc5e:	f043 0220 	orr.w	r2, r3, #32
 800bc62:	697b      	ldr	r3, [r7, #20]
 800bc64:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 800bc66:	e00a      	b.n	800bc7e <I2C_DMAAbort+0x5e>
    }
    count--;
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	3b01      	subs	r3, #1
 800bc6c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800bc6e:	697b      	ldr	r3, [r7, #20]
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bc78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bc7c:	d0ea      	beq.n	800bc54 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800bc7e:	697b      	ldr	r3, [r7, #20]
 800bc80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d003      	beq.n	800bc8e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800bc86:	697b      	ldr	r3, [r7, #20]
 800bc88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bc8a:	2200      	movs	r2, #0
 800bc8c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800bc8e:	697b      	ldr	r3, [r7, #20]
 800bc90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d003      	beq.n	800bc9e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800bc96:	697b      	ldr	r3, [r7, #20]
 800bc98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc9a:	2200      	movs	r2, #0
 800bc9c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800bc9e:	697b      	ldr	r3, [r7, #20]
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	681a      	ldr	r2, [r3, #0]
 800bca4:	697b      	ldr	r3, [r7, #20]
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bcac:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800bcae:	697b      	ldr	r3, [r7, #20]
 800bcb0:	2200      	movs	r2, #0
 800bcb2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800bcb4:	697b      	ldr	r3, [r7, #20]
 800bcb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	d003      	beq.n	800bcc4 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800bcbc:	697b      	ldr	r3, [r7, #20]
 800bcbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bcc0:	2200      	movs	r2, #0
 800bcc2:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 800bcc4:	697b      	ldr	r3, [r7, #20]
 800bcc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d003      	beq.n	800bcd4 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800bccc:	697b      	ldr	r3, [r7, #20]
 800bcce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bcd0:	2200      	movs	r2, #0
 800bcd2:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800bcd4:	697b      	ldr	r3, [r7, #20]
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	681a      	ldr	r2, [r3, #0]
 800bcda:	697b      	ldr	r3, [r7, #20]
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	f022 0201 	bic.w	r2, r2, #1
 800bce2:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800bce4:	697b      	ldr	r3, [r7, #20]
 800bce6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bcea:	b2db      	uxtb	r3, r3
 800bcec:	2b60      	cmp	r3, #96	@ 0x60
 800bcee:	d10e      	bne.n	800bd0e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800bcf0:	697b      	ldr	r3, [r7, #20]
 800bcf2:	2220      	movs	r2, #32
 800bcf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800bcf8:	697b      	ldr	r3, [r7, #20]
 800bcfa:	2200      	movs	r2, #0
 800bcfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800bd00:	697b      	ldr	r3, [r7, #20]
 800bd02:	2200      	movs	r2, #0
 800bd04:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800bd06:	6978      	ldr	r0, [r7, #20]
 800bd08:	f7fe fbd9 	bl	800a4be <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800bd0c:	e027      	b.n	800bd5e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800bd0e:	7cfb      	ldrb	r3, [r7, #19]
 800bd10:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800bd14:	2b28      	cmp	r3, #40	@ 0x28
 800bd16:	d117      	bne.n	800bd48 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800bd18:	697b      	ldr	r3, [r7, #20]
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	681a      	ldr	r2, [r3, #0]
 800bd1e:	697b      	ldr	r3, [r7, #20]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	f042 0201 	orr.w	r2, r2, #1
 800bd26:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800bd28:	697b      	ldr	r3, [r7, #20]
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	681a      	ldr	r2, [r3, #0]
 800bd2e:	697b      	ldr	r3, [r7, #20]
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800bd36:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800bd38:	697b      	ldr	r3, [r7, #20]
 800bd3a:	2200      	movs	r2, #0
 800bd3c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800bd3e:	697b      	ldr	r3, [r7, #20]
 800bd40:	2228      	movs	r2, #40	@ 0x28
 800bd42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800bd46:	e007      	b.n	800bd58 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800bd48:	697b      	ldr	r3, [r7, #20]
 800bd4a:	2220      	movs	r2, #32
 800bd4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800bd50:	697b      	ldr	r3, [r7, #20]
 800bd52:	2200      	movs	r2, #0
 800bd54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800bd58:	6978      	ldr	r0, [r7, #20]
 800bd5a:	f7fe fba6 	bl	800a4aa <HAL_I2C_ErrorCallback>
}
 800bd5e:	bf00      	nop
 800bd60:	3718      	adds	r7, #24
 800bd62:	46bd      	mov	sp, r7
 800bd64:	bd80      	pop	{r7, pc}
 800bd66:	bf00      	nop
 800bd68:	20000038 	.word	0x20000038
 800bd6c:	14f8b589 	.word	0x14f8b589

0800bd70 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800bd70:	b580      	push	{r7, lr}
 800bd72:	b084      	sub	sp, #16
 800bd74:	af00      	add	r7, sp, #0
 800bd76:	60f8      	str	r0, [r7, #12]
 800bd78:	60b9      	str	r1, [r7, #8]
 800bd7a:	603b      	str	r3, [r7, #0]
 800bd7c:	4613      	mov	r3, r2
 800bd7e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800bd80:	e048      	b.n	800be14 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bd82:	683b      	ldr	r3, [r7, #0]
 800bd84:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd88:	d044      	beq.n	800be14 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bd8a:	f7fb fef5 	bl	8007b78 <HAL_GetTick>
 800bd8e:	4602      	mov	r2, r0
 800bd90:	69bb      	ldr	r3, [r7, #24]
 800bd92:	1ad3      	subs	r3, r2, r3
 800bd94:	683a      	ldr	r2, [r7, #0]
 800bd96:	429a      	cmp	r2, r3
 800bd98:	d302      	bcc.n	800bda0 <I2C_WaitOnFlagUntilTimeout+0x30>
 800bd9a:	683b      	ldr	r3, [r7, #0]
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d139      	bne.n	800be14 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800bda0:	68bb      	ldr	r3, [r7, #8]
 800bda2:	0c1b      	lsrs	r3, r3, #16
 800bda4:	b2db      	uxtb	r3, r3
 800bda6:	2b01      	cmp	r3, #1
 800bda8:	d10d      	bne.n	800bdc6 <I2C_WaitOnFlagUntilTimeout+0x56>
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	695b      	ldr	r3, [r3, #20]
 800bdb0:	43da      	mvns	r2, r3
 800bdb2:	68bb      	ldr	r3, [r7, #8]
 800bdb4:	4013      	ands	r3, r2
 800bdb6:	b29b      	uxth	r3, r3
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	bf0c      	ite	eq
 800bdbc:	2301      	moveq	r3, #1
 800bdbe:	2300      	movne	r3, #0
 800bdc0:	b2db      	uxtb	r3, r3
 800bdc2:	461a      	mov	r2, r3
 800bdc4:	e00c      	b.n	800bde0 <I2C_WaitOnFlagUntilTimeout+0x70>
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	699b      	ldr	r3, [r3, #24]
 800bdcc:	43da      	mvns	r2, r3
 800bdce:	68bb      	ldr	r3, [r7, #8]
 800bdd0:	4013      	ands	r3, r2
 800bdd2:	b29b      	uxth	r3, r3
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	bf0c      	ite	eq
 800bdd8:	2301      	moveq	r3, #1
 800bdda:	2300      	movne	r3, #0
 800bddc:	b2db      	uxtb	r3, r3
 800bdde:	461a      	mov	r2, r3
 800bde0:	79fb      	ldrb	r3, [r7, #7]
 800bde2:	429a      	cmp	r2, r3
 800bde4:	d116      	bne.n	800be14 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	2200      	movs	r2, #0
 800bdea:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	2220      	movs	r2, #32
 800bdf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	2200      	movs	r2, #0
 800bdf8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800be00:	f043 0220 	orr.w	r2, r3, #32
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800be08:	68fb      	ldr	r3, [r7, #12]
 800be0a:	2200      	movs	r2, #0
 800be0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800be10:	2301      	movs	r3, #1
 800be12:	e023      	b.n	800be5c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800be14:	68bb      	ldr	r3, [r7, #8]
 800be16:	0c1b      	lsrs	r3, r3, #16
 800be18:	b2db      	uxtb	r3, r3
 800be1a:	2b01      	cmp	r3, #1
 800be1c:	d10d      	bne.n	800be3a <I2C_WaitOnFlagUntilTimeout+0xca>
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	695b      	ldr	r3, [r3, #20]
 800be24:	43da      	mvns	r2, r3
 800be26:	68bb      	ldr	r3, [r7, #8]
 800be28:	4013      	ands	r3, r2
 800be2a:	b29b      	uxth	r3, r3
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	bf0c      	ite	eq
 800be30:	2301      	moveq	r3, #1
 800be32:	2300      	movne	r3, #0
 800be34:	b2db      	uxtb	r3, r3
 800be36:	461a      	mov	r2, r3
 800be38:	e00c      	b.n	800be54 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800be3a:	68fb      	ldr	r3, [r7, #12]
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	699b      	ldr	r3, [r3, #24]
 800be40:	43da      	mvns	r2, r3
 800be42:	68bb      	ldr	r3, [r7, #8]
 800be44:	4013      	ands	r3, r2
 800be46:	b29b      	uxth	r3, r3
 800be48:	2b00      	cmp	r3, #0
 800be4a:	bf0c      	ite	eq
 800be4c:	2301      	moveq	r3, #1
 800be4e:	2300      	movne	r3, #0
 800be50:	b2db      	uxtb	r3, r3
 800be52:	461a      	mov	r2, r3
 800be54:	79fb      	ldrb	r3, [r7, #7]
 800be56:	429a      	cmp	r2, r3
 800be58:	d093      	beq.n	800bd82 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800be5a:	2300      	movs	r3, #0
}
 800be5c:	4618      	mov	r0, r3
 800be5e:	3710      	adds	r7, #16
 800be60:	46bd      	mov	sp, r7
 800be62:	bd80      	pop	{r7, pc}

0800be64 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800be64:	b580      	push	{r7, lr}
 800be66:	b084      	sub	sp, #16
 800be68:	af00      	add	r7, sp, #0
 800be6a:	60f8      	str	r0, [r7, #12]
 800be6c:	60b9      	str	r1, [r7, #8]
 800be6e:	607a      	str	r2, [r7, #4]
 800be70:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800be72:	e071      	b.n	800bf58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	695b      	ldr	r3, [r3, #20]
 800be7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800be7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800be82:	d123      	bne.n	800becc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	681a      	ldr	r2, [r3, #0]
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800be92:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	681b      	ldr	r3, [r3, #0]
 800be98:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800be9c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	2200      	movs	r2, #0
 800bea2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	2220      	movs	r2, #32
 800bea8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	2200      	movs	r2, #0
 800beb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800beb4:	68fb      	ldr	r3, [r7, #12]
 800beb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800beb8:	f043 0204 	orr.w	r2, r3, #4
 800bebc:	68fb      	ldr	r3, [r7, #12]
 800bebe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	2200      	movs	r2, #0
 800bec4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800bec8:	2301      	movs	r3, #1
 800beca:	e067      	b.n	800bf9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bed2:	d041      	beq.n	800bf58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bed4:	f7fb fe50 	bl	8007b78 <HAL_GetTick>
 800bed8:	4602      	mov	r2, r0
 800beda:	683b      	ldr	r3, [r7, #0]
 800bedc:	1ad3      	subs	r3, r2, r3
 800bede:	687a      	ldr	r2, [r7, #4]
 800bee0:	429a      	cmp	r2, r3
 800bee2:	d302      	bcc.n	800beea <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d136      	bne.n	800bf58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800beea:	68bb      	ldr	r3, [r7, #8]
 800beec:	0c1b      	lsrs	r3, r3, #16
 800beee:	b2db      	uxtb	r3, r3
 800bef0:	2b01      	cmp	r3, #1
 800bef2:	d10c      	bne.n	800bf0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	695b      	ldr	r3, [r3, #20]
 800befa:	43da      	mvns	r2, r3
 800befc:	68bb      	ldr	r3, [r7, #8]
 800befe:	4013      	ands	r3, r2
 800bf00:	b29b      	uxth	r3, r3
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	bf14      	ite	ne
 800bf06:	2301      	movne	r3, #1
 800bf08:	2300      	moveq	r3, #0
 800bf0a:	b2db      	uxtb	r3, r3
 800bf0c:	e00b      	b.n	800bf26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	699b      	ldr	r3, [r3, #24]
 800bf14:	43da      	mvns	r2, r3
 800bf16:	68bb      	ldr	r3, [r7, #8]
 800bf18:	4013      	ands	r3, r2
 800bf1a:	b29b      	uxth	r3, r3
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	bf14      	ite	ne
 800bf20:	2301      	movne	r3, #1
 800bf22:	2300      	moveq	r3, #0
 800bf24:	b2db      	uxtb	r3, r3
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d016      	beq.n	800bf58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	2200      	movs	r2, #0
 800bf2e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	2220      	movs	r2, #32
 800bf34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	2200      	movs	r2, #0
 800bf3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf44:	f043 0220 	orr.w	r2, r3, #32
 800bf48:	68fb      	ldr	r3, [r7, #12]
 800bf4a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	2200      	movs	r2, #0
 800bf50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800bf54:	2301      	movs	r3, #1
 800bf56:	e021      	b.n	800bf9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800bf58:	68bb      	ldr	r3, [r7, #8]
 800bf5a:	0c1b      	lsrs	r3, r3, #16
 800bf5c:	b2db      	uxtb	r3, r3
 800bf5e:	2b01      	cmp	r3, #1
 800bf60:	d10c      	bne.n	800bf7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	695b      	ldr	r3, [r3, #20]
 800bf68:	43da      	mvns	r2, r3
 800bf6a:	68bb      	ldr	r3, [r7, #8]
 800bf6c:	4013      	ands	r3, r2
 800bf6e:	b29b      	uxth	r3, r3
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	bf14      	ite	ne
 800bf74:	2301      	movne	r3, #1
 800bf76:	2300      	moveq	r3, #0
 800bf78:	b2db      	uxtb	r3, r3
 800bf7a:	e00b      	b.n	800bf94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	699b      	ldr	r3, [r3, #24]
 800bf82:	43da      	mvns	r2, r3
 800bf84:	68bb      	ldr	r3, [r7, #8]
 800bf86:	4013      	ands	r3, r2
 800bf88:	b29b      	uxth	r3, r3
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	bf14      	ite	ne
 800bf8e:	2301      	movne	r3, #1
 800bf90:	2300      	moveq	r3, #0
 800bf92:	b2db      	uxtb	r3, r3
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	f47f af6d 	bne.w	800be74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800bf9a:	2300      	movs	r3, #0
}
 800bf9c:	4618      	mov	r0, r3
 800bf9e:	3710      	adds	r7, #16
 800bfa0:	46bd      	mov	sp, r7
 800bfa2:	bd80      	pop	{r7, pc}

0800bfa4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800bfa4:	b580      	push	{r7, lr}
 800bfa6:	b084      	sub	sp, #16
 800bfa8:	af00      	add	r7, sp, #0
 800bfaa:	60f8      	str	r0, [r7, #12]
 800bfac:	60b9      	str	r1, [r7, #8]
 800bfae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800bfb0:	e034      	b.n	800c01c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800bfb2:	68f8      	ldr	r0, [r7, #12]
 800bfb4:	f000 f915 	bl	800c1e2 <I2C_IsAcknowledgeFailed>
 800bfb8:	4603      	mov	r3, r0
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d001      	beq.n	800bfc2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800bfbe:	2301      	movs	r3, #1
 800bfc0:	e034      	b.n	800c02c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bfc2:	68bb      	ldr	r3, [r7, #8]
 800bfc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bfc8:	d028      	beq.n	800c01c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bfca:	f7fb fdd5 	bl	8007b78 <HAL_GetTick>
 800bfce:	4602      	mov	r2, r0
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	1ad3      	subs	r3, r2, r3
 800bfd4:	68ba      	ldr	r2, [r7, #8]
 800bfd6:	429a      	cmp	r2, r3
 800bfd8:	d302      	bcc.n	800bfe0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800bfda:	68bb      	ldr	r3, [r7, #8]
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d11d      	bne.n	800c01c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	695b      	ldr	r3, [r3, #20]
 800bfe6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bfea:	2b80      	cmp	r3, #128	@ 0x80
 800bfec:	d016      	beq.n	800c01c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	2200      	movs	r2, #0
 800bff2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	2220      	movs	r2, #32
 800bff8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800bffc:	68fb      	ldr	r3, [r7, #12]
 800bffe:	2200      	movs	r2, #0
 800c000:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c008:	f043 0220 	orr.w	r2, r3, #32
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	2200      	movs	r2, #0
 800c014:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800c018:	2301      	movs	r3, #1
 800c01a:	e007      	b.n	800c02c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	695b      	ldr	r3, [r3, #20]
 800c022:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c026:	2b80      	cmp	r3, #128	@ 0x80
 800c028:	d1c3      	bne.n	800bfb2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800c02a:	2300      	movs	r3, #0
}
 800c02c:	4618      	mov	r0, r3
 800c02e:	3710      	adds	r7, #16
 800c030:	46bd      	mov	sp, r7
 800c032:	bd80      	pop	{r7, pc}

0800c034 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c034:	b580      	push	{r7, lr}
 800c036:	b084      	sub	sp, #16
 800c038:	af00      	add	r7, sp, #0
 800c03a:	60f8      	str	r0, [r7, #12]
 800c03c:	60b9      	str	r1, [r7, #8]
 800c03e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800c040:	e034      	b.n	800c0ac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800c042:	68f8      	ldr	r0, [r7, #12]
 800c044:	f000 f8cd 	bl	800c1e2 <I2C_IsAcknowledgeFailed>
 800c048:	4603      	mov	r3, r0
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d001      	beq.n	800c052 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800c04e:	2301      	movs	r3, #1
 800c050:	e034      	b.n	800c0bc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c052:	68bb      	ldr	r3, [r7, #8]
 800c054:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c058:	d028      	beq.n	800c0ac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c05a:	f7fb fd8d 	bl	8007b78 <HAL_GetTick>
 800c05e:	4602      	mov	r2, r0
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	1ad3      	subs	r3, r2, r3
 800c064:	68ba      	ldr	r2, [r7, #8]
 800c066:	429a      	cmp	r2, r3
 800c068:	d302      	bcc.n	800c070 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800c06a:	68bb      	ldr	r3, [r7, #8]
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d11d      	bne.n	800c0ac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	695b      	ldr	r3, [r3, #20]
 800c076:	f003 0304 	and.w	r3, r3, #4
 800c07a:	2b04      	cmp	r3, #4
 800c07c:	d016      	beq.n	800c0ac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	2200      	movs	r2, #0
 800c082:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	2220      	movs	r2, #32
 800c088:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	2200      	movs	r2, #0
 800c090:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c098:	f043 0220 	orr.w	r2, r3, #32
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	2200      	movs	r2, #0
 800c0a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800c0a8:	2301      	movs	r3, #1
 800c0aa:	e007      	b.n	800c0bc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	695b      	ldr	r3, [r3, #20]
 800c0b2:	f003 0304 	and.w	r3, r3, #4
 800c0b6:	2b04      	cmp	r3, #4
 800c0b8:	d1c3      	bne.n	800c042 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800c0ba:	2300      	movs	r3, #0
}
 800c0bc:	4618      	mov	r0, r3
 800c0be:	3710      	adds	r7, #16
 800c0c0:	46bd      	mov	sp, r7
 800c0c2:	bd80      	pop	{r7, pc}

0800c0c4 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 800c0c4:	b480      	push	{r7}
 800c0c6:	b085      	sub	sp, #20
 800c0c8:	af00      	add	r7, sp, #0
 800c0ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c0cc:	2300      	movs	r3, #0
 800c0ce:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800c0d0:	4b13      	ldr	r3, [pc, #76]	@ (800c120 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800c0d2:	681b      	ldr	r3, [r3, #0]
 800c0d4:	08db      	lsrs	r3, r3, #3
 800c0d6:	4a13      	ldr	r2, [pc, #76]	@ (800c124 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 800c0d8:	fba2 2303 	umull	r2, r3, r2, r3
 800c0dc:	0a1a      	lsrs	r2, r3, #8
 800c0de:	4613      	mov	r3, r2
 800c0e0:	009b      	lsls	r3, r3, #2
 800c0e2:	4413      	add	r3, r2
 800c0e4:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800c0e6:	68fb      	ldr	r3, [r7, #12]
 800c0e8:	3b01      	subs	r3, #1
 800c0ea:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	d107      	bne.n	800c102 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c0f6:	f043 0220 	orr.w	r2, r3, #32
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800c0fe:	2301      	movs	r3, #1
 800c100:	e008      	b.n	800c114 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c10c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c110:	d0e9      	beq.n	800c0e6 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800c112:	2300      	movs	r3, #0
}
 800c114:	4618      	mov	r0, r3
 800c116:	3714      	adds	r7, #20
 800c118:	46bd      	mov	sp, r7
 800c11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c11e:	4770      	bx	lr
 800c120:	20000038 	.word	0x20000038
 800c124:	14f8b589 	.word	0x14f8b589

0800c128 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c128:	b580      	push	{r7, lr}
 800c12a:	b084      	sub	sp, #16
 800c12c:	af00      	add	r7, sp, #0
 800c12e:	60f8      	str	r0, [r7, #12]
 800c130:	60b9      	str	r1, [r7, #8]
 800c132:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800c134:	e049      	b.n	800c1ca <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	695b      	ldr	r3, [r3, #20]
 800c13c:	f003 0310 	and.w	r3, r3, #16
 800c140:	2b10      	cmp	r3, #16
 800c142:	d119      	bne.n	800c178 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c144:	68fb      	ldr	r3, [r7, #12]
 800c146:	681b      	ldr	r3, [r3, #0]
 800c148:	f06f 0210 	mvn.w	r2, #16
 800c14c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	2200      	movs	r2, #0
 800c152:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	2220      	movs	r2, #32
 800c158:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c15c:	68fb      	ldr	r3, [r7, #12]
 800c15e:	2200      	movs	r2, #0
 800c160:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	2200      	movs	r2, #0
 800c170:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800c174:	2301      	movs	r3, #1
 800c176:	e030      	b.n	800c1da <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c178:	f7fb fcfe 	bl	8007b78 <HAL_GetTick>
 800c17c:	4602      	mov	r2, r0
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	1ad3      	subs	r3, r2, r3
 800c182:	68ba      	ldr	r2, [r7, #8]
 800c184:	429a      	cmp	r2, r3
 800c186:	d302      	bcc.n	800c18e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800c188:	68bb      	ldr	r3, [r7, #8]
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d11d      	bne.n	800c1ca <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	695b      	ldr	r3, [r3, #20]
 800c194:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c198:	2b40      	cmp	r3, #64	@ 0x40
 800c19a:	d016      	beq.n	800c1ca <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	2200      	movs	r2, #0
 800c1a0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	2220      	movs	r2, #32
 800c1a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	2200      	movs	r2, #0
 800c1ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c1b6:	f043 0220 	orr.w	r2, r3, #32
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c1be:	68fb      	ldr	r3, [r7, #12]
 800c1c0:	2200      	movs	r2, #0
 800c1c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800c1c6:	2301      	movs	r3, #1
 800c1c8:	e007      	b.n	800c1da <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800c1ca:	68fb      	ldr	r3, [r7, #12]
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	695b      	ldr	r3, [r3, #20]
 800c1d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c1d4:	2b40      	cmp	r3, #64	@ 0x40
 800c1d6:	d1ae      	bne.n	800c136 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800c1d8:	2300      	movs	r3, #0
}
 800c1da:	4618      	mov	r0, r3
 800c1dc:	3710      	adds	r7, #16
 800c1de:	46bd      	mov	sp, r7
 800c1e0:	bd80      	pop	{r7, pc}

0800c1e2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800c1e2:	b480      	push	{r7}
 800c1e4:	b083      	sub	sp, #12
 800c1e6:	af00      	add	r7, sp, #0
 800c1e8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	695b      	ldr	r3, [r3, #20]
 800c1f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c1f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c1f8:	d11b      	bne.n	800c232 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800c202:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	2200      	movs	r2, #0
 800c208:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	2220      	movs	r2, #32
 800c20e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	2200      	movs	r2, #0
 800c216:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c21e:	f043 0204 	orr.w	r2, r3, #4
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	2200      	movs	r2, #0
 800c22a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800c22e:	2301      	movs	r3, #1
 800c230:	e000      	b.n	800c234 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800c232:	2300      	movs	r3, #0
}
 800c234:	4618      	mov	r0, r3
 800c236:	370c      	adds	r7, #12
 800c238:	46bd      	mov	sp, r7
 800c23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c23e:	4770      	bx	lr

0800c240 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800c240:	b480      	push	{r7}
 800c242:	b083      	sub	sp, #12
 800c244:	af00      	add	r7, sp, #0
 800c246:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c24c:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800c250:	d103      	bne.n	800c25a <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	2201      	movs	r2, #1
 800c256:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800c258:	e007      	b.n	800c26a <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c25e:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800c262:	d102      	bne.n	800c26a <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	2208      	movs	r2, #8
 800c268:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800c26a:	bf00      	nop
 800c26c:	370c      	adds	r7, #12
 800c26e:	46bd      	mov	sp, r7
 800c270:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c274:	4770      	bx	lr
	...

0800c278 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c278:	b580      	push	{r7, lr}
 800c27a:	b084      	sub	sp, #16
 800c27c:	af00      	add	r7, sp, #0
 800c27e:	6078      	str	r0, [r7, #4]
 800c280:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	2b00      	cmp	r3, #0
 800c286:	d101      	bne.n	800c28c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800c288:	2301      	movs	r3, #1
 800c28a:	e0cc      	b.n	800c426 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800c28c:	4b68      	ldr	r3, [pc, #416]	@ (800c430 <HAL_RCC_ClockConfig+0x1b8>)
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	f003 030f 	and.w	r3, r3, #15
 800c294:	683a      	ldr	r2, [r7, #0]
 800c296:	429a      	cmp	r2, r3
 800c298:	d90c      	bls.n	800c2b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c29a:	4b65      	ldr	r3, [pc, #404]	@ (800c430 <HAL_RCC_ClockConfig+0x1b8>)
 800c29c:	683a      	ldr	r2, [r7, #0]
 800c29e:	b2d2      	uxtb	r2, r2
 800c2a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c2a2:	4b63      	ldr	r3, [pc, #396]	@ (800c430 <HAL_RCC_ClockConfig+0x1b8>)
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	f003 030f 	and.w	r3, r3, #15
 800c2aa:	683a      	ldr	r2, [r7, #0]
 800c2ac:	429a      	cmp	r2, r3
 800c2ae:	d001      	beq.n	800c2b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800c2b0:	2301      	movs	r3, #1
 800c2b2:	e0b8      	b.n	800c426 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	f003 0302 	and.w	r3, r3, #2
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	d020      	beq.n	800c302 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	f003 0304 	and.w	r3, r3, #4
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d005      	beq.n	800c2d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800c2cc:	4b59      	ldr	r3, [pc, #356]	@ (800c434 <HAL_RCC_ClockConfig+0x1bc>)
 800c2ce:	689b      	ldr	r3, [r3, #8]
 800c2d0:	4a58      	ldr	r2, [pc, #352]	@ (800c434 <HAL_RCC_ClockConfig+0x1bc>)
 800c2d2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800c2d6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	f003 0308 	and.w	r3, r3, #8
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d005      	beq.n	800c2f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800c2e4:	4b53      	ldr	r3, [pc, #332]	@ (800c434 <HAL_RCC_ClockConfig+0x1bc>)
 800c2e6:	689b      	ldr	r3, [r3, #8]
 800c2e8:	4a52      	ldr	r2, [pc, #328]	@ (800c434 <HAL_RCC_ClockConfig+0x1bc>)
 800c2ea:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800c2ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c2f0:	4b50      	ldr	r3, [pc, #320]	@ (800c434 <HAL_RCC_ClockConfig+0x1bc>)
 800c2f2:	689b      	ldr	r3, [r3, #8]
 800c2f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	689b      	ldr	r3, [r3, #8]
 800c2fc:	494d      	ldr	r1, [pc, #308]	@ (800c434 <HAL_RCC_ClockConfig+0x1bc>)
 800c2fe:	4313      	orrs	r3, r2
 800c300:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	f003 0301 	and.w	r3, r3, #1
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d044      	beq.n	800c398 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	685b      	ldr	r3, [r3, #4]
 800c312:	2b01      	cmp	r3, #1
 800c314:	d107      	bne.n	800c326 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c316:	4b47      	ldr	r3, [pc, #284]	@ (800c434 <HAL_RCC_ClockConfig+0x1bc>)
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d119      	bne.n	800c356 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c322:	2301      	movs	r3, #1
 800c324:	e07f      	b.n	800c426 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	685b      	ldr	r3, [r3, #4]
 800c32a:	2b02      	cmp	r3, #2
 800c32c:	d003      	beq.n	800c336 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800c332:	2b03      	cmp	r3, #3
 800c334:	d107      	bne.n	800c346 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800c336:	4b3f      	ldr	r3, [pc, #252]	@ (800c434 <HAL_RCC_ClockConfig+0x1bc>)
 800c338:	681b      	ldr	r3, [r3, #0]
 800c33a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c33e:	2b00      	cmp	r3, #0
 800c340:	d109      	bne.n	800c356 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c342:	2301      	movs	r3, #1
 800c344:	e06f      	b.n	800c426 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c346:	4b3b      	ldr	r3, [pc, #236]	@ (800c434 <HAL_RCC_ClockConfig+0x1bc>)
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	f003 0302 	and.w	r3, r3, #2
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d101      	bne.n	800c356 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c352:	2301      	movs	r3, #1
 800c354:	e067      	b.n	800c426 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800c356:	4b37      	ldr	r3, [pc, #220]	@ (800c434 <HAL_RCC_ClockConfig+0x1bc>)
 800c358:	689b      	ldr	r3, [r3, #8]
 800c35a:	f023 0203 	bic.w	r2, r3, #3
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	685b      	ldr	r3, [r3, #4]
 800c362:	4934      	ldr	r1, [pc, #208]	@ (800c434 <HAL_RCC_ClockConfig+0x1bc>)
 800c364:	4313      	orrs	r3, r2
 800c366:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800c368:	f7fb fc06 	bl	8007b78 <HAL_GetTick>
 800c36c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c36e:	e00a      	b.n	800c386 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c370:	f7fb fc02 	bl	8007b78 <HAL_GetTick>
 800c374:	4602      	mov	r2, r0
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	1ad3      	subs	r3, r2, r3
 800c37a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c37e:	4293      	cmp	r3, r2
 800c380:	d901      	bls.n	800c386 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800c382:	2303      	movs	r3, #3
 800c384:	e04f      	b.n	800c426 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c386:	4b2b      	ldr	r3, [pc, #172]	@ (800c434 <HAL_RCC_ClockConfig+0x1bc>)
 800c388:	689b      	ldr	r3, [r3, #8]
 800c38a:	f003 020c 	and.w	r2, r3, #12
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	685b      	ldr	r3, [r3, #4]
 800c392:	009b      	lsls	r3, r3, #2
 800c394:	429a      	cmp	r2, r3
 800c396:	d1eb      	bne.n	800c370 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c398:	4b25      	ldr	r3, [pc, #148]	@ (800c430 <HAL_RCC_ClockConfig+0x1b8>)
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	f003 030f 	and.w	r3, r3, #15
 800c3a0:	683a      	ldr	r2, [r7, #0]
 800c3a2:	429a      	cmp	r2, r3
 800c3a4:	d20c      	bcs.n	800c3c0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c3a6:	4b22      	ldr	r3, [pc, #136]	@ (800c430 <HAL_RCC_ClockConfig+0x1b8>)
 800c3a8:	683a      	ldr	r2, [r7, #0]
 800c3aa:	b2d2      	uxtb	r2, r2
 800c3ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c3ae:	4b20      	ldr	r3, [pc, #128]	@ (800c430 <HAL_RCC_ClockConfig+0x1b8>)
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	f003 030f 	and.w	r3, r3, #15
 800c3b6:	683a      	ldr	r2, [r7, #0]
 800c3b8:	429a      	cmp	r2, r3
 800c3ba:	d001      	beq.n	800c3c0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800c3bc:	2301      	movs	r3, #1
 800c3be:	e032      	b.n	800c426 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	681b      	ldr	r3, [r3, #0]
 800c3c4:	f003 0304 	and.w	r3, r3, #4
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	d008      	beq.n	800c3de <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800c3cc:	4b19      	ldr	r3, [pc, #100]	@ (800c434 <HAL_RCC_ClockConfig+0x1bc>)
 800c3ce:	689b      	ldr	r3, [r3, #8]
 800c3d0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	68db      	ldr	r3, [r3, #12]
 800c3d8:	4916      	ldr	r1, [pc, #88]	@ (800c434 <HAL_RCC_ClockConfig+0x1bc>)
 800c3da:	4313      	orrs	r3, r2
 800c3dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	f003 0308 	and.w	r3, r3, #8
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d009      	beq.n	800c3fe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800c3ea:	4b12      	ldr	r3, [pc, #72]	@ (800c434 <HAL_RCC_ClockConfig+0x1bc>)
 800c3ec:	689b      	ldr	r3, [r3, #8]
 800c3ee:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	691b      	ldr	r3, [r3, #16]
 800c3f6:	00db      	lsls	r3, r3, #3
 800c3f8:	490e      	ldr	r1, [pc, #56]	@ (800c434 <HAL_RCC_ClockConfig+0x1bc>)
 800c3fa:	4313      	orrs	r3, r2
 800c3fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800c3fe:	f000 f855 	bl	800c4ac <HAL_RCC_GetSysClockFreq>
 800c402:	4602      	mov	r2, r0
 800c404:	4b0b      	ldr	r3, [pc, #44]	@ (800c434 <HAL_RCC_ClockConfig+0x1bc>)
 800c406:	689b      	ldr	r3, [r3, #8]
 800c408:	091b      	lsrs	r3, r3, #4
 800c40a:	f003 030f 	and.w	r3, r3, #15
 800c40e:	490a      	ldr	r1, [pc, #40]	@ (800c438 <HAL_RCC_ClockConfig+0x1c0>)
 800c410:	5ccb      	ldrb	r3, [r1, r3]
 800c412:	fa22 f303 	lsr.w	r3, r2, r3
 800c416:	4a09      	ldr	r2, [pc, #36]	@ (800c43c <HAL_RCC_ClockConfig+0x1c4>)
 800c418:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800c41a:	4b09      	ldr	r3, [pc, #36]	@ (800c440 <HAL_RCC_ClockConfig+0x1c8>)
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	4618      	mov	r0, r3
 800c420:	f7fb fb66 	bl	8007af0 <HAL_InitTick>

  return HAL_OK;
 800c424:	2300      	movs	r3, #0
}
 800c426:	4618      	mov	r0, r3
 800c428:	3710      	adds	r7, #16
 800c42a:	46bd      	mov	sp, r7
 800c42c:	bd80      	pop	{r7, pc}
 800c42e:	bf00      	nop
 800c430:	40023c00 	.word	0x40023c00
 800c434:	40023800 	.word	0x40023800
 800c438:	080161a0 	.word	0x080161a0
 800c43c:	20000038 	.word	0x20000038
 800c440:	2000003c 	.word	0x2000003c

0800c444 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c444:	b480      	push	{r7}
 800c446:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800c448:	4b03      	ldr	r3, [pc, #12]	@ (800c458 <HAL_RCC_GetHCLKFreq+0x14>)
 800c44a:	681b      	ldr	r3, [r3, #0]
}
 800c44c:	4618      	mov	r0, r3
 800c44e:	46bd      	mov	sp, r7
 800c450:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c454:	4770      	bx	lr
 800c456:	bf00      	nop
 800c458:	20000038 	.word	0x20000038

0800c45c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c45c:	b580      	push	{r7, lr}
 800c45e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800c460:	f7ff fff0 	bl	800c444 <HAL_RCC_GetHCLKFreq>
 800c464:	4602      	mov	r2, r0
 800c466:	4b05      	ldr	r3, [pc, #20]	@ (800c47c <HAL_RCC_GetPCLK1Freq+0x20>)
 800c468:	689b      	ldr	r3, [r3, #8]
 800c46a:	0a9b      	lsrs	r3, r3, #10
 800c46c:	f003 0307 	and.w	r3, r3, #7
 800c470:	4903      	ldr	r1, [pc, #12]	@ (800c480 <HAL_RCC_GetPCLK1Freq+0x24>)
 800c472:	5ccb      	ldrb	r3, [r1, r3]
 800c474:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c478:	4618      	mov	r0, r3
 800c47a:	bd80      	pop	{r7, pc}
 800c47c:	40023800 	.word	0x40023800
 800c480:	080161b0 	.word	0x080161b0

0800c484 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c484:	b580      	push	{r7, lr}
 800c486:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800c488:	f7ff ffdc 	bl	800c444 <HAL_RCC_GetHCLKFreq>
 800c48c:	4602      	mov	r2, r0
 800c48e:	4b05      	ldr	r3, [pc, #20]	@ (800c4a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 800c490:	689b      	ldr	r3, [r3, #8]
 800c492:	0b5b      	lsrs	r3, r3, #13
 800c494:	f003 0307 	and.w	r3, r3, #7
 800c498:	4903      	ldr	r1, [pc, #12]	@ (800c4a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800c49a:	5ccb      	ldrb	r3, [r1, r3]
 800c49c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c4a0:	4618      	mov	r0, r3
 800c4a2:	bd80      	pop	{r7, pc}
 800c4a4:	40023800 	.word	0x40023800
 800c4a8:	080161b0 	.word	0x080161b0

0800c4ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c4ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c4b0:	b0ae      	sub	sp, #184	@ 0xb8
 800c4b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800c4b4:	2300      	movs	r3, #0
 800c4b6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800c4ba:	2300      	movs	r3, #0
 800c4bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800c4c0:	2300      	movs	r3, #0
 800c4c2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800c4c6:	2300      	movs	r3, #0
 800c4c8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800c4cc:	2300      	movs	r3, #0
 800c4ce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c4d2:	4bcb      	ldr	r3, [pc, #812]	@ (800c800 <HAL_RCC_GetSysClockFreq+0x354>)
 800c4d4:	689b      	ldr	r3, [r3, #8]
 800c4d6:	f003 030c 	and.w	r3, r3, #12
 800c4da:	2b0c      	cmp	r3, #12
 800c4dc:	f200 8206 	bhi.w	800c8ec <HAL_RCC_GetSysClockFreq+0x440>
 800c4e0:	a201      	add	r2, pc, #4	@ (adr r2, 800c4e8 <HAL_RCC_GetSysClockFreq+0x3c>)
 800c4e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c4e6:	bf00      	nop
 800c4e8:	0800c51d 	.word	0x0800c51d
 800c4ec:	0800c8ed 	.word	0x0800c8ed
 800c4f0:	0800c8ed 	.word	0x0800c8ed
 800c4f4:	0800c8ed 	.word	0x0800c8ed
 800c4f8:	0800c525 	.word	0x0800c525
 800c4fc:	0800c8ed 	.word	0x0800c8ed
 800c500:	0800c8ed 	.word	0x0800c8ed
 800c504:	0800c8ed 	.word	0x0800c8ed
 800c508:	0800c52d 	.word	0x0800c52d
 800c50c:	0800c8ed 	.word	0x0800c8ed
 800c510:	0800c8ed 	.word	0x0800c8ed
 800c514:	0800c8ed 	.word	0x0800c8ed
 800c518:	0800c71d 	.word	0x0800c71d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800c51c:	4bb9      	ldr	r3, [pc, #740]	@ (800c804 <HAL_RCC_GetSysClockFreq+0x358>)
 800c51e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800c522:	e1e7      	b.n	800c8f4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800c524:	4bb8      	ldr	r3, [pc, #736]	@ (800c808 <HAL_RCC_GetSysClockFreq+0x35c>)
 800c526:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800c52a:	e1e3      	b.n	800c8f4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800c52c:	4bb4      	ldr	r3, [pc, #720]	@ (800c800 <HAL_RCC_GetSysClockFreq+0x354>)
 800c52e:	685b      	ldr	r3, [r3, #4]
 800c530:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c534:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800c538:	4bb1      	ldr	r3, [pc, #708]	@ (800c800 <HAL_RCC_GetSysClockFreq+0x354>)
 800c53a:	685b      	ldr	r3, [r3, #4]
 800c53c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c540:	2b00      	cmp	r3, #0
 800c542:	d071      	beq.n	800c628 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800c544:	4bae      	ldr	r3, [pc, #696]	@ (800c800 <HAL_RCC_GetSysClockFreq+0x354>)
 800c546:	685b      	ldr	r3, [r3, #4]
 800c548:	099b      	lsrs	r3, r3, #6
 800c54a:	2200      	movs	r2, #0
 800c54c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c550:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800c554:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c558:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c55c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c560:	2300      	movs	r3, #0
 800c562:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c566:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800c56a:	4622      	mov	r2, r4
 800c56c:	462b      	mov	r3, r5
 800c56e:	f04f 0000 	mov.w	r0, #0
 800c572:	f04f 0100 	mov.w	r1, #0
 800c576:	0159      	lsls	r1, r3, #5
 800c578:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800c57c:	0150      	lsls	r0, r2, #5
 800c57e:	4602      	mov	r2, r0
 800c580:	460b      	mov	r3, r1
 800c582:	4621      	mov	r1, r4
 800c584:	1a51      	subs	r1, r2, r1
 800c586:	6439      	str	r1, [r7, #64]	@ 0x40
 800c588:	4629      	mov	r1, r5
 800c58a:	eb63 0301 	sbc.w	r3, r3, r1
 800c58e:	647b      	str	r3, [r7, #68]	@ 0x44
 800c590:	f04f 0200 	mov.w	r2, #0
 800c594:	f04f 0300 	mov.w	r3, #0
 800c598:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 800c59c:	4649      	mov	r1, r9
 800c59e:	018b      	lsls	r3, r1, #6
 800c5a0:	4641      	mov	r1, r8
 800c5a2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800c5a6:	4641      	mov	r1, r8
 800c5a8:	018a      	lsls	r2, r1, #6
 800c5aa:	4641      	mov	r1, r8
 800c5ac:	1a51      	subs	r1, r2, r1
 800c5ae:	63b9      	str	r1, [r7, #56]	@ 0x38
 800c5b0:	4649      	mov	r1, r9
 800c5b2:	eb63 0301 	sbc.w	r3, r3, r1
 800c5b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c5b8:	f04f 0200 	mov.w	r2, #0
 800c5bc:	f04f 0300 	mov.w	r3, #0
 800c5c0:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 800c5c4:	4649      	mov	r1, r9
 800c5c6:	00cb      	lsls	r3, r1, #3
 800c5c8:	4641      	mov	r1, r8
 800c5ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c5ce:	4641      	mov	r1, r8
 800c5d0:	00ca      	lsls	r2, r1, #3
 800c5d2:	4610      	mov	r0, r2
 800c5d4:	4619      	mov	r1, r3
 800c5d6:	4603      	mov	r3, r0
 800c5d8:	4622      	mov	r2, r4
 800c5da:	189b      	adds	r3, r3, r2
 800c5dc:	633b      	str	r3, [r7, #48]	@ 0x30
 800c5de:	462b      	mov	r3, r5
 800c5e0:	460a      	mov	r2, r1
 800c5e2:	eb42 0303 	adc.w	r3, r2, r3
 800c5e6:	637b      	str	r3, [r7, #52]	@ 0x34
 800c5e8:	f04f 0200 	mov.w	r2, #0
 800c5ec:	f04f 0300 	mov.w	r3, #0
 800c5f0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800c5f4:	4629      	mov	r1, r5
 800c5f6:	024b      	lsls	r3, r1, #9
 800c5f8:	4621      	mov	r1, r4
 800c5fa:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800c5fe:	4621      	mov	r1, r4
 800c600:	024a      	lsls	r2, r1, #9
 800c602:	4610      	mov	r0, r2
 800c604:	4619      	mov	r1, r3
 800c606:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c60a:	2200      	movs	r2, #0
 800c60c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c610:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800c614:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800c618:	f7f4 fcb4 	bl	8000f84 <__aeabi_uldivmod>
 800c61c:	4602      	mov	r2, r0
 800c61e:	460b      	mov	r3, r1
 800c620:	4613      	mov	r3, r2
 800c622:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c626:	e067      	b.n	800c6f8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800c628:	4b75      	ldr	r3, [pc, #468]	@ (800c800 <HAL_RCC_GetSysClockFreq+0x354>)
 800c62a:	685b      	ldr	r3, [r3, #4]
 800c62c:	099b      	lsrs	r3, r3, #6
 800c62e:	2200      	movs	r2, #0
 800c630:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c634:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800c638:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c63c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c640:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c642:	2300      	movs	r3, #0
 800c644:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c646:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800c64a:	4622      	mov	r2, r4
 800c64c:	462b      	mov	r3, r5
 800c64e:	f04f 0000 	mov.w	r0, #0
 800c652:	f04f 0100 	mov.w	r1, #0
 800c656:	0159      	lsls	r1, r3, #5
 800c658:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800c65c:	0150      	lsls	r0, r2, #5
 800c65e:	4602      	mov	r2, r0
 800c660:	460b      	mov	r3, r1
 800c662:	4621      	mov	r1, r4
 800c664:	1a51      	subs	r1, r2, r1
 800c666:	62b9      	str	r1, [r7, #40]	@ 0x28
 800c668:	4629      	mov	r1, r5
 800c66a:	eb63 0301 	sbc.w	r3, r3, r1
 800c66e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c670:	f04f 0200 	mov.w	r2, #0
 800c674:	f04f 0300 	mov.w	r3, #0
 800c678:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 800c67c:	4649      	mov	r1, r9
 800c67e:	018b      	lsls	r3, r1, #6
 800c680:	4641      	mov	r1, r8
 800c682:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800c686:	4641      	mov	r1, r8
 800c688:	018a      	lsls	r2, r1, #6
 800c68a:	4641      	mov	r1, r8
 800c68c:	ebb2 0a01 	subs.w	sl, r2, r1
 800c690:	4649      	mov	r1, r9
 800c692:	eb63 0b01 	sbc.w	fp, r3, r1
 800c696:	f04f 0200 	mov.w	r2, #0
 800c69a:	f04f 0300 	mov.w	r3, #0
 800c69e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800c6a2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800c6a6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800c6aa:	4692      	mov	sl, r2
 800c6ac:	469b      	mov	fp, r3
 800c6ae:	4623      	mov	r3, r4
 800c6b0:	eb1a 0303 	adds.w	r3, sl, r3
 800c6b4:	623b      	str	r3, [r7, #32]
 800c6b6:	462b      	mov	r3, r5
 800c6b8:	eb4b 0303 	adc.w	r3, fp, r3
 800c6bc:	627b      	str	r3, [r7, #36]	@ 0x24
 800c6be:	f04f 0200 	mov.w	r2, #0
 800c6c2:	f04f 0300 	mov.w	r3, #0
 800c6c6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800c6ca:	4629      	mov	r1, r5
 800c6cc:	028b      	lsls	r3, r1, #10
 800c6ce:	4621      	mov	r1, r4
 800c6d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800c6d4:	4621      	mov	r1, r4
 800c6d6:	028a      	lsls	r2, r1, #10
 800c6d8:	4610      	mov	r0, r2
 800c6da:	4619      	mov	r1, r3
 800c6dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c6e0:	2200      	movs	r2, #0
 800c6e2:	673b      	str	r3, [r7, #112]	@ 0x70
 800c6e4:	677a      	str	r2, [r7, #116]	@ 0x74
 800c6e6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800c6ea:	f7f4 fc4b 	bl	8000f84 <__aeabi_uldivmod>
 800c6ee:	4602      	mov	r2, r0
 800c6f0:	460b      	mov	r3, r1
 800c6f2:	4613      	mov	r3, r2
 800c6f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800c6f8:	4b41      	ldr	r3, [pc, #260]	@ (800c800 <HAL_RCC_GetSysClockFreq+0x354>)
 800c6fa:	685b      	ldr	r3, [r3, #4]
 800c6fc:	0c1b      	lsrs	r3, r3, #16
 800c6fe:	f003 0303 	and.w	r3, r3, #3
 800c702:	3301      	adds	r3, #1
 800c704:	005b      	lsls	r3, r3, #1
 800c706:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800c70a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800c70e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c712:	fbb2 f3f3 	udiv	r3, r2, r3
 800c716:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800c71a:	e0eb      	b.n	800c8f4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800c71c:	4b38      	ldr	r3, [pc, #224]	@ (800c800 <HAL_RCC_GetSysClockFreq+0x354>)
 800c71e:	685b      	ldr	r3, [r3, #4]
 800c720:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c724:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800c728:	4b35      	ldr	r3, [pc, #212]	@ (800c800 <HAL_RCC_GetSysClockFreq+0x354>)
 800c72a:	685b      	ldr	r3, [r3, #4]
 800c72c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c730:	2b00      	cmp	r3, #0
 800c732:	d06b      	beq.n	800c80c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800c734:	4b32      	ldr	r3, [pc, #200]	@ (800c800 <HAL_RCC_GetSysClockFreq+0x354>)
 800c736:	685b      	ldr	r3, [r3, #4]
 800c738:	099b      	lsrs	r3, r3, #6
 800c73a:	2200      	movs	r2, #0
 800c73c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c73e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c740:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c742:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c746:	663b      	str	r3, [r7, #96]	@ 0x60
 800c748:	2300      	movs	r3, #0
 800c74a:	667b      	str	r3, [r7, #100]	@ 0x64
 800c74c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800c750:	4622      	mov	r2, r4
 800c752:	462b      	mov	r3, r5
 800c754:	f04f 0000 	mov.w	r0, #0
 800c758:	f04f 0100 	mov.w	r1, #0
 800c75c:	0159      	lsls	r1, r3, #5
 800c75e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800c762:	0150      	lsls	r0, r2, #5
 800c764:	4602      	mov	r2, r0
 800c766:	460b      	mov	r3, r1
 800c768:	4621      	mov	r1, r4
 800c76a:	1a51      	subs	r1, r2, r1
 800c76c:	61b9      	str	r1, [r7, #24]
 800c76e:	4629      	mov	r1, r5
 800c770:	eb63 0301 	sbc.w	r3, r3, r1
 800c774:	61fb      	str	r3, [r7, #28]
 800c776:	f04f 0200 	mov.w	r2, #0
 800c77a:	f04f 0300 	mov.w	r3, #0
 800c77e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800c782:	4659      	mov	r1, fp
 800c784:	018b      	lsls	r3, r1, #6
 800c786:	4651      	mov	r1, sl
 800c788:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800c78c:	4651      	mov	r1, sl
 800c78e:	018a      	lsls	r2, r1, #6
 800c790:	4651      	mov	r1, sl
 800c792:	ebb2 0801 	subs.w	r8, r2, r1
 800c796:	4659      	mov	r1, fp
 800c798:	eb63 0901 	sbc.w	r9, r3, r1
 800c79c:	f04f 0200 	mov.w	r2, #0
 800c7a0:	f04f 0300 	mov.w	r3, #0
 800c7a4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c7a8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c7ac:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c7b0:	4690      	mov	r8, r2
 800c7b2:	4699      	mov	r9, r3
 800c7b4:	4623      	mov	r3, r4
 800c7b6:	eb18 0303 	adds.w	r3, r8, r3
 800c7ba:	613b      	str	r3, [r7, #16]
 800c7bc:	462b      	mov	r3, r5
 800c7be:	eb49 0303 	adc.w	r3, r9, r3
 800c7c2:	617b      	str	r3, [r7, #20]
 800c7c4:	f04f 0200 	mov.w	r2, #0
 800c7c8:	f04f 0300 	mov.w	r3, #0
 800c7cc:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800c7d0:	4629      	mov	r1, r5
 800c7d2:	024b      	lsls	r3, r1, #9
 800c7d4:	4621      	mov	r1, r4
 800c7d6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800c7da:	4621      	mov	r1, r4
 800c7dc:	024a      	lsls	r2, r1, #9
 800c7de:	4610      	mov	r0, r2
 800c7e0:	4619      	mov	r1, r3
 800c7e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c7e6:	2200      	movs	r2, #0
 800c7e8:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c7ea:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800c7ec:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800c7f0:	f7f4 fbc8 	bl	8000f84 <__aeabi_uldivmod>
 800c7f4:	4602      	mov	r2, r0
 800c7f6:	460b      	mov	r3, r1
 800c7f8:	4613      	mov	r3, r2
 800c7fa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c7fe:	e065      	b.n	800c8cc <HAL_RCC_GetSysClockFreq+0x420>
 800c800:	40023800 	.word	0x40023800
 800c804:	00f42400 	.word	0x00f42400
 800c808:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800c80c:	4b3d      	ldr	r3, [pc, #244]	@ (800c904 <HAL_RCC_GetSysClockFreq+0x458>)
 800c80e:	685b      	ldr	r3, [r3, #4]
 800c810:	099b      	lsrs	r3, r3, #6
 800c812:	2200      	movs	r2, #0
 800c814:	4618      	mov	r0, r3
 800c816:	4611      	mov	r1, r2
 800c818:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800c81c:	653b      	str	r3, [r7, #80]	@ 0x50
 800c81e:	2300      	movs	r3, #0
 800c820:	657b      	str	r3, [r7, #84]	@ 0x54
 800c822:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800c826:	4642      	mov	r2, r8
 800c828:	464b      	mov	r3, r9
 800c82a:	f04f 0000 	mov.w	r0, #0
 800c82e:	f04f 0100 	mov.w	r1, #0
 800c832:	0159      	lsls	r1, r3, #5
 800c834:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800c838:	0150      	lsls	r0, r2, #5
 800c83a:	4602      	mov	r2, r0
 800c83c:	460b      	mov	r3, r1
 800c83e:	4641      	mov	r1, r8
 800c840:	1a51      	subs	r1, r2, r1
 800c842:	60b9      	str	r1, [r7, #8]
 800c844:	4649      	mov	r1, r9
 800c846:	eb63 0301 	sbc.w	r3, r3, r1
 800c84a:	60fb      	str	r3, [r7, #12]
 800c84c:	f04f 0200 	mov.w	r2, #0
 800c850:	f04f 0300 	mov.w	r3, #0
 800c854:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800c858:	4659      	mov	r1, fp
 800c85a:	018b      	lsls	r3, r1, #6
 800c85c:	4651      	mov	r1, sl
 800c85e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800c862:	4651      	mov	r1, sl
 800c864:	018a      	lsls	r2, r1, #6
 800c866:	4651      	mov	r1, sl
 800c868:	1a54      	subs	r4, r2, r1
 800c86a:	4659      	mov	r1, fp
 800c86c:	eb63 0501 	sbc.w	r5, r3, r1
 800c870:	f04f 0200 	mov.w	r2, #0
 800c874:	f04f 0300 	mov.w	r3, #0
 800c878:	00eb      	lsls	r3, r5, #3
 800c87a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c87e:	00e2      	lsls	r2, r4, #3
 800c880:	4614      	mov	r4, r2
 800c882:	461d      	mov	r5, r3
 800c884:	4643      	mov	r3, r8
 800c886:	18e3      	adds	r3, r4, r3
 800c888:	603b      	str	r3, [r7, #0]
 800c88a:	464b      	mov	r3, r9
 800c88c:	eb45 0303 	adc.w	r3, r5, r3
 800c890:	607b      	str	r3, [r7, #4]
 800c892:	f04f 0200 	mov.w	r2, #0
 800c896:	f04f 0300 	mov.w	r3, #0
 800c89a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800c89e:	4629      	mov	r1, r5
 800c8a0:	028b      	lsls	r3, r1, #10
 800c8a2:	4621      	mov	r1, r4
 800c8a4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800c8a8:	4621      	mov	r1, r4
 800c8aa:	028a      	lsls	r2, r1, #10
 800c8ac:	4610      	mov	r0, r2
 800c8ae:	4619      	mov	r1, r3
 800c8b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c8b4:	2200      	movs	r2, #0
 800c8b6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c8b8:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800c8ba:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800c8be:	f7f4 fb61 	bl	8000f84 <__aeabi_uldivmod>
 800c8c2:	4602      	mov	r2, r0
 800c8c4:	460b      	mov	r3, r1
 800c8c6:	4613      	mov	r3, r2
 800c8c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800c8cc:	4b0d      	ldr	r3, [pc, #52]	@ (800c904 <HAL_RCC_GetSysClockFreq+0x458>)
 800c8ce:	685b      	ldr	r3, [r3, #4]
 800c8d0:	0f1b      	lsrs	r3, r3, #28
 800c8d2:	f003 0307 	and.w	r3, r3, #7
 800c8d6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800c8da:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800c8de:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c8e2:	fbb2 f3f3 	udiv	r3, r2, r3
 800c8e6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800c8ea:	e003      	b.n	800c8f4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800c8ec:	4b06      	ldr	r3, [pc, #24]	@ (800c908 <HAL_RCC_GetSysClockFreq+0x45c>)
 800c8ee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800c8f2:	bf00      	nop
    }
  }
  return sysclockfreq;
 800c8f4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 800c8f8:	4618      	mov	r0, r3
 800c8fa:	37b8      	adds	r7, #184	@ 0xb8
 800c8fc:	46bd      	mov	sp, r7
 800c8fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c902:	bf00      	nop
 800c904:	40023800 	.word	0x40023800
 800c908:	00f42400 	.word	0x00f42400

0800c90c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c90c:	b580      	push	{r7, lr}
 800c90e:	b086      	sub	sp, #24
 800c910:	af00      	add	r7, sp, #0
 800c912:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	2b00      	cmp	r3, #0
 800c918:	d101      	bne.n	800c91e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800c91a:	2301      	movs	r3, #1
 800c91c:	e28d      	b.n	800ce3a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	681b      	ldr	r3, [r3, #0]
 800c922:	f003 0301 	and.w	r3, r3, #1
 800c926:	2b00      	cmp	r3, #0
 800c928:	f000 8083 	beq.w	800ca32 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800c92c:	4b94      	ldr	r3, [pc, #592]	@ (800cb80 <HAL_RCC_OscConfig+0x274>)
 800c92e:	689b      	ldr	r3, [r3, #8]
 800c930:	f003 030c 	and.w	r3, r3, #12
 800c934:	2b04      	cmp	r3, #4
 800c936:	d019      	beq.n	800c96c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800c938:	4b91      	ldr	r3, [pc, #580]	@ (800cb80 <HAL_RCC_OscConfig+0x274>)
 800c93a:	689b      	ldr	r3, [r3, #8]
 800c93c:	f003 030c 	and.w	r3, r3, #12
        || \
 800c940:	2b08      	cmp	r3, #8
 800c942:	d106      	bne.n	800c952 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800c944:	4b8e      	ldr	r3, [pc, #568]	@ (800cb80 <HAL_RCC_OscConfig+0x274>)
 800c946:	685b      	ldr	r3, [r3, #4]
 800c948:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c94c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c950:	d00c      	beq.n	800c96c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800c952:	4b8b      	ldr	r3, [pc, #556]	@ (800cb80 <HAL_RCC_OscConfig+0x274>)
 800c954:	689b      	ldr	r3, [r3, #8]
 800c956:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800c95a:	2b0c      	cmp	r3, #12
 800c95c:	d112      	bne.n	800c984 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800c95e:	4b88      	ldr	r3, [pc, #544]	@ (800cb80 <HAL_RCC_OscConfig+0x274>)
 800c960:	685b      	ldr	r3, [r3, #4]
 800c962:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c966:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c96a:	d10b      	bne.n	800c984 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c96c:	4b84      	ldr	r3, [pc, #528]	@ (800cb80 <HAL_RCC_OscConfig+0x274>)
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c974:	2b00      	cmp	r3, #0
 800c976:	d05b      	beq.n	800ca30 <HAL_RCC_OscConfig+0x124>
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	685b      	ldr	r3, [r3, #4]
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d157      	bne.n	800ca30 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800c980:	2301      	movs	r3, #1
 800c982:	e25a      	b.n	800ce3a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	685b      	ldr	r3, [r3, #4]
 800c988:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c98c:	d106      	bne.n	800c99c <HAL_RCC_OscConfig+0x90>
 800c98e:	4b7c      	ldr	r3, [pc, #496]	@ (800cb80 <HAL_RCC_OscConfig+0x274>)
 800c990:	681b      	ldr	r3, [r3, #0]
 800c992:	4a7b      	ldr	r2, [pc, #492]	@ (800cb80 <HAL_RCC_OscConfig+0x274>)
 800c994:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c998:	6013      	str	r3, [r2, #0]
 800c99a:	e01d      	b.n	800c9d8 <HAL_RCC_OscConfig+0xcc>
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	685b      	ldr	r3, [r3, #4]
 800c9a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c9a4:	d10c      	bne.n	800c9c0 <HAL_RCC_OscConfig+0xb4>
 800c9a6:	4b76      	ldr	r3, [pc, #472]	@ (800cb80 <HAL_RCC_OscConfig+0x274>)
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	4a75      	ldr	r2, [pc, #468]	@ (800cb80 <HAL_RCC_OscConfig+0x274>)
 800c9ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800c9b0:	6013      	str	r3, [r2, #0]
 800c9b2:	4b73      	ldr	r3, [pc, #460]	@ (800cb80 <HAL_RCC_OscConfig+0x274>)
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	4a72      	ldr	r2, [pc, #456]	@ (800cb80 <HAL_RCC_OscConfig+0x274>)
 800c9b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c9bc:	6013      	str	r3, [r2, #0]
 800c9be:	e00b      	b.n	800c9d8 <HAL_RCC_OscConfig+0xcc>
 800c9c0:	4b6f      	ldr	r3, [pc, #444]	@ (800cb80 <HAL_RCC_OscConfig+0x274>)
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	4a6e      	ldr	r2, [pc, #440]	@ (800cb80 <HAL_RCC_OscConfig+0x274>)
 800c9c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c9ca:	6013      	str	r3, [r2, #0]
 800c9cc:	4b6c      	ldr	r3, [pc, #432]	@ (800cb80 <HAL_RCC_OscConfig+0x274>)
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	4a6b      	ldr	r2, [pc, #428]	@ (800cb80 <HAL_RCC_OscConfig+0x274>)
 800c9d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c9d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	685b      	ldr	r3, [r3, #4]
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	d013      	beq.n	800ca08 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c9e0:	f7fb f8ca 	bl	8007b78 <HAL_GetTick>
 800c9e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c9e6:	e008      	b.n	800c9fa <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c9e8:	f7fb f8c6 	bl	8007b78 <HAL_GetTick>
 800c9ec:	4602      	mov	r2, r0
 800c9ee:	693b      	ldr	r3, [r7, #16]
 800c9f0:	1ad3      	subs	r3, r2, r3
 800c9f2:	2b64      	cmp	r3, #100	@ 0x64
 800c9f4:	d901      	bls.n	800c9fa <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800c9f6:	2303      	movs	r3, #3
 800c9f8:	e21f      	b.n	800ce3a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c9fa:	4b61      	ldr	r3, [pc, #388]	@ (800cb80 <HAL_RCC_OscConfig+0x274>)
 800c9fc:	681b      	ldr	r3, [r3, #0]
 800c9fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	d0f0      	beq.n	800c9e8 <HAL_RCC_OscConfig+0xdc>
 800ca06:	e014      	b.n	800ca32 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ca08:	f7fb f8b6 	bl	8007b78 <HAL_GetTick>
 800ca0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800ca0e:	e008      	b.n	800ca22 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ca10:	f7fb f8b2 	bl	8007b78 <HAL_GetTick>
 800ca14:	4602      	mov	r2, r0
 800ca16:	693b      	ldr	r3, [r7, #16]
 800ca18:	1ad3      	subs	r3, r2, r3
 800ca1a:	2b64      	cmp	r3, #100	@ 0x64
 800ca1c:	d901      	bls.n	800ca22 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800ca1e:	2303      	movs	r3, #3
 800ca20:	e20b      	b.n	800ce3a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800ca22:	4b57      	ldr	r3, [pc, #348]	@ (800cb80 <HAL_RCC_OscConfig+0x274>)
 800ca24:	681b      	ldr	r3, [r3, #0]
 800ca26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ca2a:	2b00      	cmp	r3, #0
 800ca2c:	d1f0      	bne.n	800ca10 <HAL_RCC_OscConfig+0x104>
 800ca2e:	e000      	b.n	800ca32 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ca30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	681b      	ldr	r3, [r3, #0]
 800ca36:	f003 0302 	and.w	r3, r3, #2
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d06f      	beq.n	800cb1e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800ca3e:	4b50      	ldr	r3, [pc, #320]	@ (800cb80 <HAL_RCC_OscConfig+0x274>)
 800ca40:	689b      	ldr	r3, [r3, #8]
 800ca42:	f003 030c 	and.w	r3, r3, #12
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d017      	beq.n	800ca7a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800ca4a:	4b4d      	ldr	r3, [pc, #308]	@ (800cb80 <HAL_RCC_OscConfig+0x274>)
 800ca4c:	689b      	ldr	r3, [r3, #8]
 800ca4e:	f003 030c 	and.w	r3, r3, #12
        || \
 800ca52:	2b08      	cmp	r3, #8
 800ca54:	d105      	bne.n	800ca62 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800ca56:	4b4a      	ldr	r3, [pc, #296]	@ (800cb80 <HAL_RCC_OscConfig+0x274>)
 800ca58:	685b      	ldr	r3, [r3, #4]
 800ca5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	d00b      	beq.n	800ca7a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800ca62:	4b47      	ldr	r3, [pc, #284]	@ (800cb80 <HAL_RCC_OscConfig+0x274>)
 800ca64:	689b      	ldr	r3, [r3, #8]
 800ca66:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800ca6a:	2b0c      	cmp	r3, #12
 800ca6c:	d11c      	bne.n	800caa8 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800ca6e:	4b44      	ldr	r3, [pc, #272]	@ (800cb80 <HAL_RCC_OscConfig+0x274>)
 800ca70:	685b      	ldr	r3, [r3, #4]
 800ca72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d116      	bne.n	800caa8 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800ca7a:	4b41      	ldr	r3, [pc, #260]	@ (800cb80 <HAL_RCC_OscConfig+0x274>)
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	f003 0302 	and.w	r3, r3, #2
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d005      	beq.n	800ca92 <HAL_RCC_OscConfig+0x186>
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	68db      	ldr	r3, [r3, #12]
 800ca8a:	2b01      	cmp	r3, #1
 800ca8c:	d001      	beq.n	800ca92 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800ca8e:	2301      	movs	r3, #1
 800ca90:	e1d3      	b.n	800ce3a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ca92:	4b3b      	ldr	r3, [pc, #236]	@ (800cb80 <HAL_RCC_OscConfig+0x274>)
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	691b      	ldr	r3, [r3, #16]
 800ca9e:	00db      	lsls	r3, r3, #3
 800caa0:	4937      	ldr	r1, [pc, #220]	@ (800cb80 <HAL_RCC_OscConfig+0x274>)
 800caa2:	4313      	orrs	r3, r2
 800caa4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800caa6:	e03a      	b.n	800cb1e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	68db      	ldr	r3, [r3, #12]
 800caac:	2b00      	cmp	r3, #0
 800caae:	d020      	beq.n	800caf2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800cab0:	4b34      	ldr	r3, [pc, #208]	@ (800cb84 <HAL_RCC_OscConfig+0x278>)
 800cab2:	2201      	movs	r2, #1
 800cab4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cab6:	f7fb f85f 	bl	8007b78 <HAL_GetTick>
 800caba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800cabc:	e008      	b.n	800cad0 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800cabe:	f7fb f85b 	bl	8007b78 <HAL_GetTick>
 800cac2:	4602      	mov	r2, r0
 800cac4:	693b      	ldr	r3, [r7, #16]
 800cac6:	1ad3      	subs	r3, r2, r3
 800cac8:	2b02      	cmp	r3, #2
 800caca:	d901      	bls.n	800cad0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800cacc:	2303      	movs	r3, #3
 800cace:	e1b4      	b.n	800ce3a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800cad0:	4b2b      	ldr	r3, [pc, #172]	@ (800cb80 <HAL_RCC_OscConfig+0x274>)
 800cad2:	681b      	ldr	r3, [r3, #0]
 800cad4:	f003 0302 	and.w	r3, r3, #2
 800cad8:	2b00      	cmp	r3, #0
 800cada:	d0f0      	beq.n	800cabe <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cadc:	4b28      	ldr	r3, [pc, #160]	@ (800cb80 <HAL_RCC_OscConfig+0x274>)
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	691b      	ldr	r3, [r3, #16]
 800cae8:	00db      	lsls	r3, r3, #3
 800caea:	4925      	ldr	r1, [pc, #148]	@ (800cb80 <HAL_RCC_OscConfig+0x274>)
 800caec:	4313      	orrs	r3, r2
 800caee:	600b      	str	r3, [r1, #0]
 800caf0:	e015      	b.n	800cb1e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800caf2:	4b24      	ldr	r3, [pc, #144]	@ (800cb84 <HAL_RCC_OscConfig+0x278>)
 800caf4:	2200      	movs	r2, #0
 800caf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800caf8:	f7fb f83e 	bl	8007b78 <HAL_GetTick>
 800cafc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800cafe:	e008      	b.n	800cb12 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800cb00:	f7fb f83a 	bl	8007b78 <HAL_GetTick>
 800cb04:	4602      	mov	r2, r0
 800cb06:	693b      	ldr	r3, [r7, #16]
 800cb08:	1ad3      	subs	r3, r2, r3
 800cb0a:	2b02      	cmp	r3, #2
 800cb0c:	d901      	bls.n	800cb12 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800cb0e:	2303      	movs	r3, #3
 800cb10:	e193      	b.n	800ce3a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800cb12:	4b1b      	ldr	r3, [pc, #108]	@ (800cb80 <HAL_RCC_OscConfig+0x274>)
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	f003 0302 	and.w	r3, r3, #2
 800cb1a:	2b00      	cmp	r3, #0
 800cb1c:	d1f0      	bne.n	800cb00 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	f003 0308 	and.w	r3, r3, #8
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d036      	beq.n	800cb98 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	695b      	ldr	r3, [r3, #20]
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	d016      	beq.n	800cb60 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800cb32:	4b15      	ldr	r3, [pc, #84]	@ (800cb88 <HAL_RCC_OscConfig+0x27c>)
 800cb34:	2201      	movs	r2, #1
 800cb36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cb38:	f7fb f81e 	bl	8007b78 <HAL_GetTick>
 800cb3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800cb3e:	e008      	b.n	800cb52 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800cb40:	f7fb f81a 	bl	8007b78 <HAL_GetTick>
 800cb44:	4602      	mov	r2, r0
 800cb46:	693b      	ldr	r3, [r7, #16]
 800cb48:	1ad3      	subs	r3, r2, r3
 800cb4a:	2b02      	cmp	r3, #2
 800cb4c:	d901      	bls.n	800cb52 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800cb4e:	2303      	movs	r3, #3
 800cb50:	e173      	b.n	800ce3a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800cb52:	4b0b      	ldr	r3, [pc, #44]	@ (800cb80 <HAL_RCC_OscConfig+0x274>)
 800cb54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cb56:	f003 0302 	and.w	r3, r3, #2
 800cb5a:	2b00      	cmp	r3, #0
 800cb5c:	d0f0      	beq.n	800cb40 <HAL_RCC_OscConfig+0x234>
 800cb5e:	e01b      	b.n	800cb98 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800cb60:	4b09      	ldr	r3, [pc, #36]	@ (800cb88 <HAL_RCC_OscConfig+0x27c>)
 800cb62:	2200      	movs	r2, #0
 800cb64:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cb66:	f7fb f807 	bl	8007b78 <HAL_GetTick>
 800cb6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800cb6c:	e00e      	b.n	800cb8c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800cb6e:	f7fb f803 	bl	8007b78 <HAL_GetTick>
 800cb72:	4602      	mov	r2, r0
 800cb74:	693b      	ldr	r3, [r7, #16]
 800cb76:	1ad3      	subs	r3, r2, r3
 800cb78:	2b02      	cmp	r3, #2
 800cb7a:	d907      	bls.n	800cb8c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800cb7c:	2303      	movs	r3, #3
 800cb7e:	e15c      	b.n	800ce3a <HAL_RCC_OscConfig+0x52e>
 800cb80:	40023800 	.word	0x40023800
 800cb84:	42470000 	.word	0x42470000
 800cb88:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800cb8c:	4b8a      	ldr	r3, [pc, #552]	@ (800cdb8 <HAL_RCC_OscConfig+0x4ac>)
 800cb8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cb90:	f003 0302 	and.w	r3, r3, #2
 800cb94:	2b00      	cmp	r3, #0
 800cb96:	d1ea      	bne.n	800cb6e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	f003 0304 	and.w	r3, r3, #4
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	f000 8097 	beq.w	800ccd4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800cba6:	2300      	movs	r3, #0
 800cba8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800cbaa:	4b83      	ldr	r3, [pc, #524]	@ (800cdb8 <HAL_RCC_OscConfig+0x4ac>)
 800cbac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cbae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d10f      	bne.n	800cbd6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800cbb6:	2300      	movs	r3, #0
 800cbb8:	60bb      	str	r3, [r7, #8]
 800cbba:	4b7f      	ldr	r3, [pc, #508]	@ (800cdb8 <HAL_RCC_OscConfig+0x4ac>)
 800cbbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cbbe:	4a7e      	ldr	r2, [pc, #504]	@ (800cdb8 <HAL_RCC_OscConfig+0x4ac>)
 800cbc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800cbc4:	6413      	str	r3, [r2, #64]	@ 0x40
 800cbc6:	4b7c      	ldr	r3, [pc, #496]	@ (800cdb8 <HAL_RCC_OscConfig+0x4ac>)
 800cbc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cbca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800cbce:	60bb      	str	r3, [r7, #8]
 800cbd0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800cbd2:	2301      	movs	r3, #1
 800cbd4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800cbd6:	4b79      	ldr	r3, [pc, #484]	@ (800cdbc <HAL_RCC_OscConfig+0x4b0>)
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d118      	bne.n	800cc14 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800cbe2:	4b76      	ldr	r3, [pc, #472]	@ (800cdbc <HAL_RCC_OscConfig+0x4b0>)
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	4a75      	ldr	r2, [pc, #468]	@ (800cdbc <HAL_RCC_OscConfig+0x4b0>)
 800cbe8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cbec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800cbee:	f7fa ffc3 	bl	8007b78 <HAL_GetTick>
 800cbf2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800cbf4:	e008      	b.n	800cc08 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800cbf6:	f7fa ffbf 	bl	8007b78 <HAL_GetTick>
 800cbfa:	4602      	mov	r2, r0
 800cbfc:	693b      	ldr	r3, [r7, #16]
 800cbfe:	1ad3      	subs	r3, r2, r3
 800cc00:	2b02      	cmp	r3, #2
 800cc02:	d901      	bls.n	800cc08 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800cc04:	2303      	movs	r3, #3
 800cc06:	e118      	b.n	800ce3a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800cc08:	4b6c      	ldr	r3, [pc, #432]	@ (800cdbc <HAL_RCC_OscConfig+0x4b0>)
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	d0f0      	beq.n	800cbf6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	689b      	ldr	r3, [r3, #8]
 800cc18:	2b01      	cmp	r3, #1
 800cc1a:	d106      	bne.n	800cc2a <HAL_RCC_OscConfig+0x31e>
 800cc1c:	4b66      	ldr	r3, [pc, #408]	@ (800cdb8 <HAL_RCC_OscConfig+0x4ac>)
 800cc1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cc20:	4a65      	ldr	r2, [pc, #404]	@ (800cdb8 <HAL_RCC_OscConfig+0x4ac>)
 800cc22:	f043 0301 	orr.w	r3, r3, #1
 800cc26:	6713      	str	r3, [r2, #112]	@ 0x70
 800cc28:	e01c      	b.n	800cc64 <HAL_RCC_OscConfig+0x358>
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	689b      	ldr	r3, [r3, #8]
 800cc2e:	2b05      	cmp	r3, #5
 800cc30:	d10c      	bne.n	800cc4c <HAL_RCC_OscConfig+0x340>
 800cc32:	4b61      	ldr	r3, [pc, #388]	@ (800cdb8 <HAL_RCC_OscConfig+0x4ac>)
 800cc34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cc36:	4a60      	ldr	r2, [pc, #384]	@ (800cdb8 <HAL_RCC_OscConfig+0x4ac>)
 800cc38:	f043 0304 	orr.w	r3, r3, #4
 800cc3c:	6713      	str	r3, [r2, #112]	@ 0x70
 800cc3e:	4b5e      	ldr	r3, [pc, #376]	@ (800cdb8 <HAL_RCC_OscConfig+0x4ac>)
 800cc40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cc42:	4a5d      	ldr	r2, [pc, #372]	@ (800cdb8 <HAL_RCC_OscConfig+0x4ac>)
 800cc44:	f043 0301 	orr.w	r3, r3, #1
 800cc48:	6713      	str	r3, [r2, #112]	@ 0x70
 800cc4a:	e00b      	b.n	800cc64 <HAL_RCC_OscConfig+0x358>
 800cc4c:	4b5a      	ldr	r3, [pc, #360]	@ (800cdb8 <HAL_RCC_OscConfig+0x4ac>)
 800cc4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cc50:	4a59      	ldr	r2, [pc, #356]	@ (800cdb8 <HAL_RCC_OscConfig+0x4ac>)
 800cc52:	f023 0301 	bic.w	r3, r3, #1
 800cc56:	6713      	str	r3, [r2, #112]	@ 0x70
 800cc58:	4b57      	ldr	r3, [pc, #348]	@ (800cdb8 <HAL_RCC_OscConfig+0x4ac>)
 800cc5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cc5c:	4a56      	ldr	r2, [pc, #344]	@ (800cdb8 <HAL_RCC_OscConfig+0x4ac>)
 800cc5e:	f023 0304 	bic.w	r3, r3, #4
 800cc62:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	689b      	ldr	r3, [r3, #8]
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d015      	beq.n	800cc98 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cc6c:	f7fa ff84 	bl	8007b78 <HAL_GetTick>
 800cc70:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800cc72:	e00a      	b.n	800cc8a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cc74:	f7fa ff80 	bl	8007b78 <HAL_GetTick>
 800cc78:	4602      	mov	r2, r0
 800cc7a:	693b      	ldr	r3, [r7, #16]
 800cc7c:	1ad3      	subs	r3, r2, r3
 800cc7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cc82:	4293      	cmp	r3, r2
 800cc84:	d901      	bls.n	800cc8a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800cc86:	2303      	movs	r3, #3
 800cc88:	e0d7      	b.n	800ce3a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800cc8a:	4b4b      	ldr	r3, [pc, #300]	@ (800cdb8 <HAL_RCC_OscConfig+0x4ac>)
 800cc8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cc8e:	f003 0302 	and.w	r3, r3, #2
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	d0ee      	beq.n	800cc74 <HAL_RCC_OscConfig+0x368>
 800cc96:	e014      	b.n	800ccc2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cc98:	f7fa ff6e 	bl	8007b78 <HAL_GetTick>
 800cc9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800cc9e:	e00a      	b.n	800ccb6 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cca0:	f7fa ff6a 	bl	8007b78 <HAL_GetTick>
 800cca4:	4602      	mov	r2, r0
 800cca6:	693b      	ldr	r3, [r7, #16]
 800cca8:	1ad3      	subs	r3, r2, r3
 800ccaa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ccae:	4293      	cmp	r3, r2
 800ccb0:	d901      	bls.n	800ccb6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800ccb2:	2303      	movs	r3, #3
 800ccb4:	e0c1      	b.n	800ce3a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800ccb6:	4b40      	ldr	r3, [pc, #256]	@ (800cdb8 <HAL_RCC_OscConfig+0x4ac>)
 800ccb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ccba:	f003 0302 	and.w	r3, r3, #2
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d1ee      	bne.n	800cca0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800ccc2:	7dfb      	ldrb	r3, [r7, #23]
 800ccc4:	2b01      	cmp	r3, #1
 800ccc6:	d105      	bne.n	800ccd4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ccc8:	4b3b      	ldr	r3, [pc, #236]	@ (800cdb8 <HAL_RCC_OscConfig+0x4ac>)
 800ccca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cccc:	4a3a      	ldr	r2, [pc, #232]	@ (800cdb8 <HAL_RCC_OscConfig+0x4ac>)
 800ccce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ccd2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	699b      	ldr	r3, [r3, #24]
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	f000 80ad 	beq.w	800ce38 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800ccde:	4b36      	ldr	r3, [pc, #216]	@ (800cdb8 <HAL_RCC_OscConfig+0x4ac>)
 800cce0:	689b      	ldr	r3, [r3, #8]
 800cce2:	f003 030c 	and.w	r3, r3, #12
 800cce6:	2b08      	cmp	r3, #8
 800cce8:	d060      	beq.n	800cdac <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	699b      	ldr	r3, [r3, #24]
 800ccee:	2b02      	cmp	r3, #2
 800ccf0:	d145      	bne.n	800cd7e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ccf2:	4b33      	ldr	r3, [pc, #204]	@ (800cdc0 <HAL_RCC_OscConfig+0x4b4>)
 800ccf4:	2200      	movs	r2, #0
 800ccf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ccf8:	f7fa ff3e 	bl	8007b78 <HAL_GetTick>
 800ccfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ccfe:	e008      	b.n	800cd12 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cd00:	f7fa ff3a 	bl	8007b78 <HAL_GetTick>
 800cd04:	4602      	mov	r2, r0
 800cd06:	693b      	ldr	r3, [r7, #16]
 800cd08:	1ad3      	subs	r3, r2, r3
 800cd0a:	2b02      	cmp	r3, #2
 800cd0c:	d901      	bls.n	800cd12 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800cd0e:	2303      	movs	r3, #3
 800cd10:	e093      	b.n	800ce3a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800cd12:	4b29      	ldr	r3, [pc, #164]	@ (800cdb8 <HAL_RCC_OscConfig+0x4ac>)
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	d1f0      	bne.n	800cd00 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	69da      	ldr	r2, [r3, #28]
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	6a1b      	ldr	r3, [r3, #32]
 800cd26:	431a      	orrs	r2, r3
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cd2c:	019b      	lsls	r3, r3, #6
 800cd2e:	431a      	orrs	r2, r3
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cd34:	085b      	lsrs	r3, r3, #1
 800cd36:	3b01      	subs	r3, #1
 800cd38:	041b      	lsls	r3, r3, #16
 800cd3a:	431a      	orrs	r2, r3
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd40:	061b      	lsls	r3, r3, #24
 800cd42:	431a      	orrs	r2, r3
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cd48:	071b      	lsls	r3, r3, #28
 800cd4a:	491b      	ldr	r1, [pc, #108]	@ (800cdb8 <HAL_RCC_OscConfig+0x4ac>)
 800cd4c:	4313      	orrs	r3, r2
 800cd4e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800cd50:	4b1b      	ldr	r3, [pc, #108]	@ (800cdc0 <HAL_RCC_OscConfig+0x4b4>)
 800cd52:	2201      	movs	r2, #1
 800cd54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cd56:	f7fa ff0f 	bl	8007b78 <HAL_GetTick>
 800cd5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800cd5c:	e008      	b.n	800cd70 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cd5e:	f7fa ff0b 	bl	8007b78 <HAL_GetTick>
 800cd62:	4602      	mov	r2, r0
 800cd64:	693b      	ldr	r3, [r7, #16]
 800cd66:	1ad3      	subs	r3, r2, r3
 800cd68:	2b02      	cmp	r3, #2
 800cd6a:	d901      	bls.n	800cd70 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800cd6c:	2303      	movs	r3, #3
 800cd6e:	e064      	b.n	800ce3a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800cd70:	4b11      	ldr	r3, [pc, #68]	@ (800cdb8 <HAL_RCC_OscConfig+0x4ac>)
 800cd72:	681b      	ldr	r3, [r3, #0]
 800cd74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cd78:	2b00      	cmp	r3, #0
 800cd7a:	d0f0      	beq.n	800cd5e <HAL_RCC_OscConfig+0x452>
 800cd7c:	e05c      	b.n	800ce38 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800cd7e:	4b10      	ldr	r3, [pc, #64]	@ (800cdc0 <HAL_RCC_OscConfig+0x4b4>)
 800cd80:	2200      	movs	r2, #0
 800cd82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cd84:	f7fa fef8 	bl	8007b78 <HAL_GetTick>
 800cd88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800cd8a:	e008      	b.n	800cd9e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cd8c:	f7fa fef4 	bl	8007b78 <HAL_GetTick>
 800cd90:	4602      	mov	r2, r0
 800cd92:	693b      	ldr	r3, [r7, #16]
 800cd94:	1ad3      	subs	r3, r2, r3
 800cd96:	2b02      	cmp	r3, #2
 800cd98:	d901      	bls.n	800cd9e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800cd9a:	2303      	movs	r3, #3
 800cd9c:	e04d      	b.n	800ce3a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800cd9e:	4b06      	ldr	r3, [pc, #24]	@ (800cdb8 <HAL_RCC_OscConfig+0x4ac>)
 800cda0:	681b      	ldr	r3, [r3, #0]
 800cda2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	d1f0      	bne.n	800cd8c <HAL_RCC_OscConfig+0x480>
 800cdaa:	e045      	b.n	800ce38 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	699b      	ldr	r3, [r3, #24]
 800cdb0:	2b01      	cmp	r3, #1
 800cdb2:	d107      	bne.n	800cdc4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800cdb4:	2301      	movs	r3, #1
 800cdb6:	e040      	b.n	800ce3a <HAL_RCC_OscConfig+0x52e>
 800cdb8:	40023800 	.word	0x40023800
 800cdbc:	40007000 	.word	0x40007000
 800cdc0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800cdc4:	4b1f      	ldr	r3, [pc, #124]	@ (800ce44 <HAL_RCC_OscConfig+0x538>)
 800cdc6:	685b      	ldr	r3, [r3, #4]
 800cdc8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	699b      	ldr	r3, [r3, #24]
 800cdce:	2b01      	cmp	r3, #1
 800cdd0:	d030      	beq.n	800ce34 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800cdd2:	68fb      	ldr	r3, [r7, #12]
 800cdd4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800cddc:	429a      	cmp	r2, r3
 800cdde:	d129      	bne.n	800ce34 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800cde0:	68fb      	ldr	r3, [r7, #12]
 800cde2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800cdea:	429a      	cmp	r2, r3
 800cdec:	d122      	bne.n	800ce34 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800cdee:	68fa      	ldr	r2, [r7, #12]
 800cdf0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800cdf4:	4013      	ands	r3, r2
 800cdf6:	687a      	ldr	r2, [r7, #4]
 800cdf8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800cdfa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800cdfc:	4293      	cmp	r3, r2
 800cdfe:	d119      	bne.n	800ce34 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce0a:	085b      	lsrs	r3, r3, #1
 800ce0c:	3b01      	subs	r3, #1
 800ce0e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800ce10:	429a      	cmp	r2, r3
 800ce12:	d10f      	bne.n	800ce34 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800ce14:	68fb      	ldr	r3, [r7, #12]
 800ce16:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce1e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800ce20:	429a      	cmp	r2, r3
 800ce22:	d107      	bne.n	800ce34 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ce2e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800ce30:	429a      	cmp	r2, r3
 800ce32:	d001      	beq.n	800ce38 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800ce34:	2301      	movs	r3, #1
 800ce36:	e000      	b.n	800ce3a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800ce38:	2300      	movs	r3, #0
}
 800ce3a:	4618      	mov	r0, r3
 800ce3c:	3718      	adds	r7, #24
 800ce3e:	46bd      	mov	sp, r7
 800ce40:	bd80      	pop	{r7, pc}
 800ce42:	bf00      	nop
 800ce44:	40023800 	.word	0x40023800

0800ce48 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ce48:	b580      	push	{r7, lr}
 800ce4a:	b082      	sub	sp, #8
 800ce4c:	af00      	add	r7, sp, #0
 800ce4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d101      	bne.n	800ce5a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ce56:	2301      	movs	r3, #1
 800ce58:	e041      	b.n	800cede <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ce60:	b2db      	uxtb	r3, r3
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	d106      	bne.n	800ce74 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	2200      	movs	r2, #0
 800ce6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ce6e:	6878      	ldr	r0, [r7, #4]
 800ce70:	f7fa faa0 	bl	80073b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	2202      	movs	r2, #2
 800ce78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	681a      	ldr	r2, [r3, #0]
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	3304      	adds	r3, #4
 800ce84:	4619      	mov	r1, r3
 800ce86:	4610      	mov	r0, r2
 800ce88:	f000 fa7e 	bl	800d388 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	2201      	movs	r2, #1
 800ce90:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	2201      	movs	r2, #1
 800ce98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	2201      	movs	r2, #1
 800cea0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	2201      	movs	r2, #1
 800cea8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	2201      	movs	r2, #1
 800ceb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	2201      	movs	r2, #1
 800ceb8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	2201      	movs	r2, #1
 800cec0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	2201      	movs	r2, #1
 800cec8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	2201      	movs	r2, #1
 800ced0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	2201      	movs	r2, #1
 800ced8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800cedc:	2300      	movs	r3, #0
}
 800cede:	4618      	mov	r0, r3
 800cee0:	3708      	adds	r7, #8
 800cee2:	46bd      	mov	sp, r7
 800cee4:	bd80      	pop	{r7, pc}
	...

0800cee8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800cee8:	b480      	push	{r7}
 800ceea:	b085      	sub	sp, #20
 800ceec:	af00      	add	r7, sp, #0
 800ceee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cef6:	b2db      	uxtb	r3, r3
 800cef8:	2b01      	cmp	r3, #1
 800cefa:	d001      	beq.n	800cf00 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800cefc:	2301      	movs	r3, #1
 800cefe:	e04e      	b.n	800cf9e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	2202      	movs	r2, #2
 800cf04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	68da      	ldr	r2, [r3, #12]
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	681b      	ldr	r3, [r3, #0]
 800cf12:	f042 0201 	orr.w	r2, r2, #1
 800cf16:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	4a23      	ldr	r2, [pc, #140]	@ (800cfac <HAL_TIM_Base_Start_IT+0xc4>)
 800cf1e:	4293      	cmp	r3, r2
 800cf20:	d022      	beq.n	800cf68 <HAL_TIM_Base_Start_IT+0x80>
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	681b      	ldr	r3, [r3, #0]
 800cf26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cf2a:	d01d      	beq.n	800cf68 <HAL_TIM_Base_Start_IT+0x80>
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	681b      	ldr	r3, [r3, #0]
 800cf30:	4a1f      	ldr	r2, [pc, #124]	@ (800cfb0 <HAL_TIM_Base_Start_IT+0xc8>)
 800cf32:	4293      	cmp	r3, r2
 800cf34:	d018      	beq.n	800cf68 <HAL_TIM_Base_Start_IT+0x80>
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	681b      	ldr	r3, [r3, #0]
 800cf3a:	4a1e      	ldr	r2, [pc, #120]	@ (800cfb4 <HAL_TIM_Base_Start_IT+0xcc>)
 800cf3c:	4293      	cmp	r3, r2
 800cf3e:	d013      	beq.n	800cf68 <HAL_TIM_Base_Start_IT+0x80>
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	4a1c      	ldr	r2, [pc, #112]	@ (800cfb8 <HAL_TIM_Base_Start_IT+0xd0>)
 800cf46:	4293      	cmp	r3, r2
 800cf48:	d00e      	beq.n	800cf68 <HAL_TIM_Base_Start_IT+0x80>
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	681b      	ldr	r3, [r3, #0]
 800cf4e:	4a1b      	ldr	r2, [pc, #108]	@ (800cfbc <HAL_TIM_Base_Start_IT+0xd4>)
 800cf50:	4293      	cmp	r3, r2
 800cf52:	d009      	beq.n	800cf68 <HAL_TIM_Base_Start_IT+0x80>
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	4a19      	ldr	r2, [pc, #100]	@ (800cfc0 <HAL_TIM_Base_Start_IT+0xd8>)
 800cf5a:	4293      	cmp	r3, r2
 800cf5c:	d004      	beq.n	800cf68 <HAL_TIM_Base_Start_IT+0x80>
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	4a18      	ldr	r2, [pc, #96]	@ (800cfc4 <HAL_TIM_Base_Start_IT+0xdc>)
 800cf64:	4293      	cmp	r3, r2
 800cf66:	d111      	bne.n	800cf8c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	689b      	ldr	r3, [r3, #8]
 800cf6e:	f003 0307 	and.w	r3, r3, #7
 800cf72:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cf74:	68fb      	ldr	r3, [r7, #12]
 800cf76:	2b06      	cmp	r3, #6
 800cf78:	d010      	beq.n	800cf9c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	681b      	ldr	r3, [r3, #0]
 800cf7e:	681a      	ldr	r2, [r3, #0]
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	f042 0201 	orr.w	r2, r2, #1
 800cf88:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cf8a:	e007      	b.n	800cf9c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	681a      	ldr	r2, [r3, #0]
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	681b      	ldr	r3, [r3, #0]
 800cf96:	f042 0201 	orr.w	r2, r2, #1
 800cf9a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800cf9c:	2300      	movs	r3, #0
}
 800cf9e:	4618      	mov	r0, r3
 800cfa0:	3714      	adds	r7, #20
 800cfa2:	46bd      	mov	sp, r7
 800cfa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfa8:	4770      	bx	lr
 800cfaa:	bf00      	nop
 800cfac:	40010000 	.word	0x40010000
 800cfb0:	40000400 	.word	0x40000400
 800cfb4:	40000800 	.word	0x40000800
 800cfb8:	40000c00 	.word	0x40000c00
 800cfbc:	40010400 	.word	0x40010400
 800cfc0:	40014000 	.word	0x40014000
 800cfc4:	40001800 	.word	0x40001800

0800cfc8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800cfc8:	b580      	push	{r7, lr}
 800cfca:	b084      	sub	sp, #16
 800cfcc:	af00      	add	r7, sp, #0
 800cfce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	681b      	ldr	r3, [r3, #0]
 800cfd4:	68db      	ldr	r3, [r3, #12]
 800cfd6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	691b      	ldr	r3, [r3, #16]
 800cfde:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800cfe0:	68bb      	ldr	r3, [r7, #8]
 800cfe2:	f003 0302 	and.w	r3, r3, #2
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d020      	beq.n	800d02c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800cfea:	68fb      	ldr	r3, [r7, #12]
 800cfec:	f003 0302 	and.w	r3, r3, #2
 800cff0:	2b00      	cmp	r3, #0
 800cff2:	d01b      	beq.n	800d02c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	f06f 0202 	mvn.w	r2, #2
 800cffc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	2201      	movs	r2, #1
 800d002:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	681b      	ldr	r3, [r3, #0]
 800d008:	699b      	ldr	r3, [r3, #24]
 800d00a:	f003 0303 	and.w	r3, r3, #3
 800d00e:	2b00      	cmp	r3, #0
 800d010:	d003      	beq.n	800d01a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d012:	6878      	ldr	r0, [r7, #4]
 800d014:	f000 f999 	bl	800d34a <HAL_TIM_IC_CaptureCallback>
 800d018:	e005      	b.n	800d026 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d01a:	6878      	ldr	r0, [r7, #4]
 800d01c:	f000 f98b 	bl	800d336 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d020:	6878      	ldr	r0, [r7, #4]
 800d022:	f000 f99c 	bl	800d35e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	2200      	movs	r2, #0
 800d02a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800d02c:	68bb      	ldr	r3, [r7, #8]
 800d02e:	f003 0304 	and.w	r3, r3, #4
 800d032:	2b00      	cmp	r3, #0
 800d034:	d020      	beq.n	800d078 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800d036:	68fb      	ldr	r3, [r7, #12]
 800d038:	f003 0304 	and.w	r3, r3, #4
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	d01b      	beq.n	800d078 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	681b      	ldr	r3, [r3, #0]
 800d044:	f06f 0204 	mvn.w	r2, #4
 800d048:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	2202      	movs	r2, #2
 800d04e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	681b      	ldr	r3, [r3, #0]
 800d054:	699b      	ldr	r3, [r3, #24]
 800d056:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d003      	beq.n	800d066 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d05e:	6878      	ldr	r0, [r7, #4]
 800d060:	f000 f973 	bl	800d34a <HAL_TIM_IC_CaptureCallback>
 800d064:	e005      	b.n	800d072 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d066:	6878      	ldr	r0, [r7, #4]
 800d068:	f000 f965 	bl	800d336 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d06c:	6878      	ldr	r0, [r7, #4]
 800d06e:	f000 f976 	bl	800d35e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	2200      	movs	r2, #0
 800d076:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800d078:	68bb      	ldr	r3, [r7, #8]
 800d07a:	f003 0308 	and.w	r3, r3, #8
 800d07e:	2b00      	cmp	r3, #0
 800d080:	d020      	beq.n	800d0c4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800d082:	68fb      	ldr	r3, [r7, #12]
 800d084:	f003 0308 	and.w	r3, r3, #8
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d01b      	beq.n	800d0c4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	681b      	ldr	r3, [r3, #0]
 800d090:	f06f 0208 	mvn.w	r2, #8
 800d094:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	2204      	movs	r2, #4
 800d09a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	681b      	ldr	r3, [r3, #0]
 800d0a0:	69db      	ldr	r3, [r3, #28]
 800d0a2:	f003 0303 	and.w	r3, r3, #3
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d003      	beq.n	800d0b2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d0aa:	6878      	ldr	r0, [r7, #4]
 800d0ac:	f000 f94d 	bl	800d34a <HAL_TIM_IC_CaptureCallback>
 800d0b0:	e005      	b.n	800d0be <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d0b2:	6878      	ldr	r0, [r7, #4]
 800d0b4:	f000 f93f 	bl	800d336 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d0b8:	6878      	ldr	r0, [r7, #4]
 800d0ba:	f000 f950 	bl	800d35e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	2200      	movs	r2, #0
 800d0c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800d0c4:	68bb      	ldr	r3, [r7, #8]
 800d0c6:	f003 0310 	and.w	r3, r3, #16
 800d0ca:	2b00      	cmp	r3, #0
 800d0cc:	d020      	beq.n	800d110 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800d0ce:	68fb      	ldr	r3, [r7, #12]
 800d0d0:	f003 0310 	and.w	r3, r3, #16
 800d0d4:	2b00      	cmp	r3, #0
 800d0d6:	d01b      	beq.n	800d110 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	681b      	ldr	r3, [r3, #0]
 800d0dc:	f06f 0210 	mvn.w	r2, #16
 800d0e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	2208      	movs	r2, #8
 800d0e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	681b      	ldr	r3, [r3, #0]
 800d0ec:	69db      	ldr	r3, [r3, #28]
 800d0ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	d003      	beq.n	800d0fe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d0f6:	6878      	ldr	r0, [r7, #4]
 800d0f8:	f000 f927 	bl	800d34a <HAL_TIM_IC_CaptureCallback>
 800d0fc:	e005      	b.n	800d10a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d0fe:	6878      	ldr	r0, [r7, #4]
 800d100:	f000 f919 	bl	800d336 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d104:	6878      	ldr	r0, [r7, #4]
 800d106:	f000 f92a 	bl	800d35e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	2200      	movs	r2, #0
 800d10e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800d110:	68bb      	ldr	r3, [r7, #8]
 800d112:	f003 0301 	and.w	r3, r3, #1
 800d116:	2b00      	cmp	r3, #0
 800d118:	d00c      	beq.n	800d134 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800d11a:	68fb      	ldr	r3, [r7, #12]
 800d11c:	f003 0301 	and.w	r3, r3, #1
 800d120:	2b00      	cmp	r3, #0
 800d122:	d007      	beq.n	800d134 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	f06f 0201 	mvn.w	r2, #1
 800d12c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d12e:	6878      	ldr	r0, [r7, #4]
 800d130:	f7f8 fb36 	bl	80057a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800d134:	68bb      	ldr	r3, [r7, #8]
 800d136:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d13a:	2b00      	cmp	r3, #0
 800d13c:	d00c      	beq.n	800d158 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d13e:	68fb      	ldr	r3, [r7, #12]
 800d140:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d144:	2b00      	cmp	r3, #0
 800d146:	d007      	beq.n	800d158 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	681b      	ldr	r3, [r3, #0]
 800d14c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800d150:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d152:	6878      	ldr	r0, [r7, #4]
 800d154:	f000 fade 	bl	800d714 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800d158:	68bb      	ldr	r3, [r7, #8]
 800d15a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d00c      	beq.n	800d17c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d168:	2b00      	cmp	r3, #0
 800d16a:	d007      	beq.n	800d17c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	681b      	ldr	r3, [r3, #0]
 800d170:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800d174:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d176:	6878      	ldr	r0, [r7, #4]
 800d178:	f000 f8fb 	bl	800d372 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800d17c:	68bb      	ldr	r3, [r7, #8]
 800d17e:	f003 0320 	and.w	r3, r3, #32
 800d182:	2b00      	cmp	r3, #0
 800d184:	d00c      	beq.n	800d1a0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800d186:	68fb      	ldr	r3, [r7, #12]
 800d188:	f003 0320 	and.w	r3, r3, #32
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	d007      	beq.n	800d1a0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	681b      	ldr	r3, [r3, #0]
 800d194:	f06f 0220 	mvn.w	r2, #32
 800d198:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d19a:	6878      	ldr	r0, [r7, #4]
 800d19c:	f000 fab0 	bl	800d700 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d1a0:	bf00      	nop
 800d1a2:	3710      	adds	r7, #16
 800d1a4:	46bd      	mov	sp, r7
 800d1a6:	bd80      	pop	{r7, pc}

0800d1a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800d1a8:	b580      	push	{r7, lr}
 800d1aa:	b084      	sub	sp, #16
 800d1ac:	af00      	add	r7, sp, #0
 800d1ae:	6078      	str	r0, [r7, #4]
 800d1b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d1b2:	2300      	movs	r3, #0
 800d1b4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d1bc:	2b01      	cmp	r3, #1
 800d1be:	d101      	bne.n	800d1c4 <HAL_TIM_ConfigClockSource+0x1c>
 800d1c0:	2302      	movs	r3, #2
 800d1c2:	e0b4      	b.n	800d32e <HAL_TIM_ConfigClockSource+0x186>
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	2201      	movs	r2, #1
 800d1c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	2202      	movs	r2, #2
 800d1d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	681b      	ldr	r3, [r3, #0]
 800d1d8:	689b      	ldr	r3, [r3, #8]
 800d1da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d1dc:	68bb      	ldr	r3, [r7, #8]
 800d1de:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800d1e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d1e4:	68bb      	ldr	r3, [r7, #8]
 800d1e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d1ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	681b      	ldr	r3, [r3, #0]
 800d1f0:	68ba      	ldr	r2, [r7, #8]
 800d1f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d1f4:	683b      	ldr	r3, [r7, #0]
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d1fc:	d03e      	beq.n	800d27c <HAL_TIM_ConfigClockSource+0xd4>
 800d1fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d202:	f200 8087 	bhi.w	800d314 <HAL_TIM_ConfigClockSource+0x16c>
 800d206:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d20a:	f000 8086 	beq.w	800d31a <HAL_TIM_ConfigClockSource+0x172>
 800d20e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d212:	d87f      	bhi.n	800d314 <HAL_TIM_ConfigClockSource+0x16c>
 800d214:	2b70      	cmp	r3, #112	@ 0x70
 800d216:	d01a      	beq.n	800d24e <HAL_TIM_ConfigClockSource+0xa6>
 800d218:	2b70      	cmp	r3, #112	@ 0x70
 800d21a:	d87b      	bhi.n	800d314 <HAL_TIM_ConfigClockSource+0x16c>
 800d21c:	2b60      	cmp	r3, #96	@ 0x60
 800d21e:	d050      	beq.n	800d2c2 <HAL_TIM_ConfigClockSource+0x11a>
 800d220:	2b60      	cmp	r3, #96	@ 0x60
 800d222:	d877      	bhi.n	800d314 <HAL_TIM_ConfigClockSource+0x16c>
 800d224:	2b50      	cmp	r3, #80	@ 0x50
 800d226:	d03c      	beq.n	800d2a2 <HAL_TIM_ConfigClockSource+0xfa>
 800d228:	2b50      	cmp	r3, #80	@ 0x50
 800d22a:	d873      	bhi.n	800d314 <HAL_TIM_ConfigClockSource+0x16c>
 800d22c:	2b40      	cmp	r3, #64	@ 0x40
 800d22e:	d058      	beq.n	800d2e2 <HAL_TIM_ConfigClockSource+0x13a>
 800d230:	2b40      	cmp	r3, #64	@ 0x40
 800d232:	d86f      	bhi.n	800d314 <HAL_TIM_ConfigClockSource+0x16c>
 800d234:	2b30      	cmp	r3, #48	@ 0x30
 800d236:	d064      	beq.n	800d302 <HAL_TIM_ConfigClockSource+0x15a>
 800d238:	2b30      	cmp	r3, #48	@ 0x30
 800d23a:	d86b      	bhi.n	800d314 <HAL_TIM_ConfigClockSource+0x16c>
 800d23c:	2b20      	cmp	r3, #32
 800d23e:	d060      	beq.n	800d302 <HAL_TIM_ConfigClockSource+0x15a>
 800d240:	2b20      	cmp	r3, #32
 800d242:	d867      	bhi.n	800d314 <HAL_TIM_ConfigClockSource+0x16c>
 800d244:	2b00      	cmp	r3, #0
 800d246:	d05c      	beq.n	800d302 <HAL_TIM_ConfigClockSource+0x15a>
 800d248:	2b10      	cmp	r3, #16
 800d24a:	d05a      	beq.n	800d302 <HAL_TIM_ConfigClockSource+0x15a>
 800d24c:	e062      	b.n	800d314 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d252:	683b      	ldr	r3, [r7, #0]
 800d254:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d256:	683b      	ldr	r3, [r7, #0]
 800d258:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d25a:	683b      	ldr	r3, [r7, #0]
 800d25c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d25e:	f000 f9b3 	bl	800d5c8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	681b      	ldr	r3, [r3, #0]
 800d266:	689b      	ldr	r3, [r3, #8]
 800d268:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d26a:	68bb      	ldr	r3, [r7, #8]
 800d26c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800d270:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	681b      	ldr	r3, [r3, #0]
 800d276:	68ba      	ldr	r2, [r7, #8]
 800d278:	609a      	str	r2, [r3, #8]
      break;
 800d27a:	e04f      	b.n	800d31c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d280:	683b      	ldr	r3, [r7, #0]
 800d282:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d284:	683b      	ldr	r3, [r7, #0]
 800d286:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d288:	683b      	ldr	r3, [r7, #0]
 800d28a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d28c:	f000 f99c 	bl	800d5c8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	689a      	ldr	r2, [r3, #8]
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	681b      	ldr	r3, [r3, #0]
 800d29a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800d29e:	609a      	str	r2, [r3, #8]
      break;
 800d2a0:	e03c      	b.n	800d31c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d2a6:	683b      	ldr	r3, [r7, #0]
 800d2a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d2aa:	683b      	ldr	r3, [r7, #0]
 800d2ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d2ae:	461a      	mov	r2, r3
 800d2b0:	f000 f910 	bl	800d4d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	681b      	ldr	r3, [r3, #0]
 800d2b8:	2150      	movs	r1, #80	@ 0x50
 800d2ba:	4618      	mov	r0, r3
 800d2bc:	f000 f969 	bl	800d592 <TIM_ITRx_SetConfig>
      break;
 800d2c0:	e02c      	b.n	800d31c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d2c6:	683b      	ldr	r3, [r7, #0]
 800d2c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d2ca:	683b      	ldr	r3, [r7, #0]
 800d2cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d2ce:	461a      	mov	r2, r3
 800d2d0:	f000 f92f 	bl	800d532 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	681b      	ldr	r3, [r3, #0]
 800d2d8:	2160      	movs	r1, #96	@ 0x60
 800d2da:	4618      	mov	r0, r3
 800d2dc:	f000 f959 	bl	800d592 <TIM_ITRx_SetConfig>
      break;
 800d2e0:	e01c      	b.n	800d31c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d2e6:	683b      	ldr	r3, [r7, #0]
 800d2e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d2ea:	683b      	ldr	r3, [r7, #0]
 800d2ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d2ee:	461a      	mov	r2, r3
 800d2f0:	f000 f8f0 	bl	800d4d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	2140      	movs	r1, #64	@ 0x40
 800d2fa:	4618      	mov	r0, r3
 800d2fc:	f000 f949 	bl	800d592 <TIM_ITRx_SetConfig>
      break;
 800d300:	e00c      	b.n	800d31c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	681a      	ldr	r2, [r3, #0]
 800d306:	683b      	ldr	r3, [r7, #0]
 800d308:	681b      	ldr	r3, [r3, #0]
 800d30a:	4619      	mov	r1, r3
 800d30c:	4610      	mov	r0, r2
 800d30e:	f000 f940 	bl	800d592 <TIM_ITRx_SetConfig>
      break;
 800d312:	e003      	b.n	800d31c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800d314:	2301      	movs	r3, #1
 800d316:	73fb      	strb	r3, [r7, #15]
      break;
 800d318:	e000      	b.n	800d31c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800d31a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	2201      	movs	r2, #1
 800d320:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	2200      	movs	r2, #0
 800d328:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800d32c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d32e:	4618      	mov	r0, r3
 800d330:	3710      	adds	r7, #16
 800d332:	46bd      	mov	sp, r7
 800d334:	bd80      	pop	{r7, pc}

0800d336 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d336:	b480      	push	{r7}
 800d338:	b083      	sub	sp, #12
 800d33a:	af00      	add	r7, sp, #0
 800d33c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d33e:	bf00      	nop
 800d340:	370c      	adds	r7, #12
 800d342:	46bd      	mov	sp, r7
 800d344:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d348:	4770      	bx	lr

0800d34a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d34a:	b480      	push	{r7}
 800d34c:	b083      	sub	sp, #12
 800d34e:	af00      	add	r7, sp, #0
 800d350:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d352:	bf00      	nop
 800d354:	370c      	adds	r7, #12
 800d356:	46bd      	mov	sp, r7
 800d358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d35c:	4770      	bx	lr

0800d35e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d35e:	b480      	push	{r7}
 800d360:	b083      	sub	sp, #12
 800d362:	af00      	add	r7, sp, #0
 800d364:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d366:	bf00      	nop
 800d368:	370c      	adds	r7, #12
 800d36a:	46bd      	mov	sp, r7
 800d36c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d370:	4770      	bx	lr

0800d372 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d372:	b480      	push	{r7}
 800d374:	b083      	sub	sp, #12
 800d376:	af00      	add	r7, sp, #0
 800d378:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d37a:	bf00      	nop
 800d37c:	370c      	adds	r7, #12
 800d37e:	46bd      	mov	sp, r7
 800d380:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d384:	4770      	bx	lr
	...

0800d388 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d388:	b480      	push	{r7}
 800d38a:	b085      	sub	sp, #20
 800d38c:	af00      	add	r7, sp, #0
 800d38e:	6078      	str	r0, [r7, #4]
 800d390:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	681b      	ldr	r3, [r3, #0]
 800d396:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	4a43      	ldr	r2, [pc, #268]	@ (800d4a8 <TIM_Base_SetConfig+0x120>)
 800d39c:	4293      	cmp	r3, r2
 800d39e:	d013      	beq.n	800d3c8 <TIM_Base_SetConfig+0x40>
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d3a6:	d00f      	beq.n	800d3c8 <TIM_Base_SetConfig+0x40>
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	4a40      	ldr	r2, [pc, #256]	@ (800d4ac <TIM_Base_SetConfig+0x124>)
 800d3ac:	4293      	cmp	r3, r2
 800d3ae:	d00b      	beq.n	800d3c8 <TIM_Base_SetConfig+0x40>
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	4a3f      	ldr	r2, [pc, #252]	@ (800d4b0 <TIM_Base_SetConfig+0x128>)
 800d3b4:	4293      	cmp	r3, r2
 800d3b6:	d007      	beq.n	800d3c8 <TIM_Base_SetConfig+0x40>
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	4a3e      	ldr	r2, [pc, #248]	@ (800d4b4 <TIM_Base_SetConfig+0x12c>)
 800d3bc:	4293      	cmp	r3, r2
 800d3be:	d003      	beq.n	800d3c8 <TIM_Base_SetConfig+0x40>
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	4a3d      	ldr	r2, [pc, #244]	@ (800d4b8 <TIM_Base_SetConfig+0x130>)
 800d3c4:	4293      	cmp	r3, r2
 800d3c6:	d108      	bne.n	800d3da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d3ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d3d0:	683b      	ldr	r3, [r7, #0]
 800d3d2:	685b      	ldr	r3, [r3, #4]
 800d3d4:	68fa      	ldr	r2, [r7, #12]
 800d3d6:	4313      	orrs	r3, r2
 800d3d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	4a32      	ldr	r2, [pc, #200]	@ (800d4a8 <TIM_Base_SetConfig+0x120>)
 800d3de:	4293      	cmp	r3, r2
 800d3e0:	d02b      	beq.n	800d43a <TIM_Base_SetConfig+0xb2>
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d3e8:	d027      	beq.n	800d43a <TIM_Base_SetConfig+0xb2>
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	4a2f      	ldr	r2, [pc, #188]	@ (800d4ac <TIM_Base_SetConfig+0x124>)
 800d3ee:	4293      	cmp	r3, r2
 800d3f0:	d023      	beq.n	800d43a <TIM_Base_SetConfig+0xb2>
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	4a2e      	ldr	r2, [pc, #184]	@ (800d4b0 <TIM_Base_SetConfig+0x128>)
 800d3f6:	4293      	cmp	r3, r2
 800d3f8:	d01f      	beq.n	800d43a <TIM_Base_SetConfig+0xb2>
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	4a2d      	ldr	r2, [pc, #180]	@ (800d4b4 <TIM_Base_SetConfig+0x12c>)
 800d3fe:	4293      	cmp	r3, r2
 800d400:	d01b      	beq.n	800d43a <TIM_Base_SetConfig+0xb2>
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	4a2c      	ldr	r2, [pc, #176]	@ (800d4b8 <TIM_Base_SetConfig+0x130>)
 800d406:	4293      	cmp	r3, r2
 800d408:	d017      	beq.n	800d43a <TIM_Base_SetConfig+0xb2>
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	4a2b      	ldr	r2, [pc, #172]	@ (800d4bc <TIM_Base_SetConfig+0x134>)
 800d40e:	4293      	cmp	r3, r2
 800d410:	d013      	beq.n	800d43a <TIM_Base_SetConfig+0xb2>
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	4a2a      	ldr	r2, [pc, #168]	@ (800d4c0 <TIM_Base_SetConfig+0x138>)
 800d416:	4293      	cmp	r3, r2
 800d418:	d00f      	beq.n	800d43a <TIM_Base_SetConfig+0xb2>
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	4a29      	ldr	r2, [pc, #164]	@ (800d4c4 <TIM_Base_SetConfig+0x13c>)
 800d41e:	4293      	cmp	r3, r2
 800d420:	d00b      	beq.n	800d43a <TIM_Base_SetConfig+0xb2>
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	4a28      	ldr	r2, [pc, #160]	@ (800d4c8 <TIM_Base_SetConfig+0x140>)
 800d426:	4293      	cmp	r3, r2
 800d428:	d007      	beq.n	800d43a <TIM_Base_SetConfig+0xb2>
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	4a27      	ldr	r2, [pc, #156]	@ (800d4cc <TIM_Base_SetConfig+0x144>)
 800d42e:	4293      	cmp	r3, r2
 800d430:	d003      	beq.n	800d43a <TIM_Base_SetConfig+0xb2>
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	4a26      	ldr	r2, [pc, #152]	@ (800d4d0 <TIM_Base_SetConfig+0x148>)
 800d436:	4293      	cmp	r3, r2
 800d438:	d108      	bne.n	800d44c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d43a:	68fb      	ldr	r3, [r7, #12]
 800d43c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d440:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d442:	683b      	ldr	r3, [r7, #0]
 800d444:	68db      	ldr	r3, [r3, #12]
 800d446:	68fa      	ldr	r2, [r7, #12]
 800d448:	4313      	orrs	r3, r2
 800d44a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800d452:	683b      	ldr	r3, [r7, #0]
 800d454:	695b      	ldr	r3, [r3, #20]
 800d456:	4313      	orrs	r3, r2
 800d458:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d45a:	683b      	ldr	r3, [r7, #0]
 800d45c:	689a      	ldr	r2, [r3, #8]
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d462:	683b      	ldr	r3, [r7, #0]
 800d464:	681a      	ldr	r2, [r3, #0]
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	4a0e      	ldr	r2, [pc, #56]	@ (800d4a8 <TIM_Base_SetConfig+0x120>)
 800d46e:	4293      	cmp	r3, r2
 800d470:	d003      	beq.n	800d47a <TIM_Base_SetConfig+0xf2>
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	4a10      	ldr	r2, [pc, #64]	@ (800d4b8 <TIM_Base_SetConfig+0x130>)
 800d476:	4293      	cmp	r3, r2
 800d478:	d103      	bne.n	800d482 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d47a:	683b      	ldr	r3, [r7, #0]
 800d47c:	691a      	ldr	r2, [r3, #16]
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	681b      	ldr	r3, [r3, #0]
 800d486:	f043 0204 	orr.w	r2, r3, #4
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	2201      	movs	r2, #1
 800d492:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	68fa      	ldr	r2, [r7, #12]
 800d498:	601a      	str	r2, [r3, #0]
}
 800d49a:	bf00      	nop
 800d49c:	3714      	adds	r7, #20
 800d49e:	46bd      	mov	sp, r7
 800d4a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4a4:	4770      	bx	lr
 800d4a6:	bf00      	nop
 800d4a8:	40010000 	.word	0x40010000
 800d4ac:	40000400 	.word	0x40000400
 800d4b0:	40000800 	.word	0x40000800
 800d4b4:	40000c00 	.word	0x40000c00
 800d4b8:	40010400 	.word	0x40010400
 800d4bc:	40014000 	.word	0x40014000
 800d4c0:	40014400 	.word	0x40014400
 800d4c4:	40014800 	.word	0x40014800
 800d4c8:	40001800 	.word	0x40001800
 800d4cc:	40001c00 	.word	0x40001c00
 800d4d0:	40002000 	.word	0x40002000

0800d4d4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d4d4:	b480      	push	{r7}
 800d4d6:	b087      	sub	sp, #28
 800d4d8:	af00      	add	r7, sp, #0
 800d4da:	60f8      	str	r0, [r7, #12]
 800d4dc:	60b9      	str	r1, [r7, #8]
 800d4de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	6a1b      	ldr	r3, [r3, #32]
 800d4e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d4e6:	68fb      	ldr	r3, [r7, #12]
 800d4e8:	6a1b      	ldr	r3, [r3, #32]
 800d4ea:	f023 0201 	bic.w	r2, r3, #1
 800d4ee:	68fb      	ldr	r3, [r7, #12]
 800d4f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d4f2:	68fb      	ldr	r3, [r7, #12]
 800d4f4:	699b      	ldr	r3, [r3, #24]
 800d4f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d4f8:	693b      	ldr	r3, [r7, #16]
 800d4fa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d4fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	011b      	lsls	r3, r3, #4
 800d504:	693a      	ldr	r2, [r7, #16]
 800d506:	4313      	orrs	r3, r2
 800d508:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d50a:	697b      	ldr	r3, [r7, #20]
 800d50c:	f023 030a 	bic.w	r3, r3, #10
 800d510:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d512:	697a      	ldr	r2, [r7, #20]
 800d514:	68bb      	ldr	r3, [r7, #8]
 800d516:	4313      	orrs	r3, r2
 800d518:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d51a:	68fb      	ldr	r3, [r7, #12]
 800d51c:	693a      	ldr	r2, [r7, #16]
 800d51e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d520:	68fb      	ldr	r3, [r7, #12]
 800d522:	697a      	ldr	r2, [r7, #20]
 800d524:	621a      	str	r2, [r3, #32]
}
 800d526:	bf00      	nop
 800d528:	371c      	adds	r7, #28
 800d52a:	46bd      	mov	sp, r7
 800d52c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d530:	4770      	bx	lr

0800d532 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d532:	b480      	push	{r7}
 800d534:	b087      	sub	sp, #28
 800d536:	af00      	add	r7, sp, #0
 800d538:	60f8      	str	r0, [r7, #12]
 800d53a:	60b9      	str	r1, [r7, #8]
 800d53c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800d53e:	68fb      	ldr	r3, [r7, #12]
 800d540:	6a1b      	ldr	r3, [r3, #32]
 800d542:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d544:	68fb      	ldr	r3, [r7, #12]
 800d546:	6a1b      	ldr	r3, [r3, #32]
 800d548:	f023 0210 	bic.w	r2, r3, #16
 800d54c:	68fb      	ldr	r3, [r7, #12]
 800d54e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d550:	68fb      	ldr	r3, [r7, #12]
 800d552:	699b      	ldr	r3, [r3, #24]
 800d554:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d556:	693b      	ldr	r3, [r7, #16]
 800d558:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d55c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	031b      	lsls	r3, r3, #12
 800d562:	693a      	ldr	r2, [r7, #16]
 800d564:	4313      	orrs	r3, r2
 800d566:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d568:	697b      	ldr	r3, [r7, #20]
 800d56a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800d56e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d570:	68bb      	ldr	r3, [r7, #8]
 800d572:	011b      	lsls	r3, r3, #4
 800d574:	697a      	ldr	r2, [r7, #20]
 800d576:	4313      	orrs	r3, r2
 800d578:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d57a:	68fb      	ldr	r3, [r7, #12]
 800d57c:	693a      	ldr	r2, [r7, #16]
 800d57e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d580:	68fb      	ldr	r3, [r7, #12]
 800d582:	697a      	ldr	r2, [r7, #20]
 800d584:	621a      	str	r2, [r3, #32]
}
 800d586:	bf00      	nop
 800d588:	371c      	adds	r7, #28
 800d58a:	46bd      	mov	sp, r7
 800d58c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d590:	4770      	bx	lr

0800d592 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d592:	b480      	push	{r7}
 800d594:	b085      	sub	sp, #20
 800d596:	af00      	add	r7, sp, #0
 800d598:	6078      	str	r0, [r7, #4]
 800d59a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	689b      	ldr	r3, [r3, #8]
 800d5a0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d5a2:	68fb      	ldr	r3, [r7, #12]
 800d5a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d5a8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d5aa:	683a      	ldr	r2, [r7, #0]
 800d5ac:	68fb      	ldr	r3, [r7, #12]
 800d5ae:	4313      	orrs	r3, r2
 800d5b0:	f043 0307 	orr.w	r3, r3, #7
 800d5b4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	68fa      	ldr	r2, [r7, #12]
 800d5ba:	609a      	str	r2, [r3, #8]
}
 800d5bc:	bf00      	nop
 800d5be:	3714      	adds	r7, #20
 800d5c0:	46bd      	mov	sp, r7
 800d5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5c6:	4770      	bx	lr

0800d5c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d5c8:	b480      	push	{r7}
 800d5ca:	b087      	sub	sp, #28
 800d5cc:	af00      	add	r7, sp, #0
 800d5ce:	60f8      	str	r0, [r7, #12]
 800d5d0:	60b9      	str	r1, [r7, #8]
 800d5d2:	607a      	str	r2, [r7, #4]
 800d5d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d5d6:	68fb      	ldr	r3, [r7, #12]
 800d5d8:	689b      	ldr	r3, [r3, #8]
 800d5da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d5dc:	697b      	ldr	r3, [r7, #20]
 800d5de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d5e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d5e4:	683b      	ldr	r3, [r7, #0]
 800d5e6:	021a      	lsls	r2, r3, #8
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	431a      	orrs	r2, r3
 800d5ec:	68bb      	ldr	r3, [r7, #8]
 800d5ee:	4313      	orrs	r3, r2
 800d5f0:	697a      	ldr	r2, [r7, #20]
 800d5f2:	4313      	orrs	r3, r2
 800d5f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d5f6:	68fb      	ldr	r3, [r7, #12]
 800d5f8:	697a      	ldr	r2, [r7, #20]
 800d5fa:	609a      	str	r2, [r3, #8]
}
 800d5fc:	bf00      	nop
 800d5fe:	371c      	adds	r7, #28
 800d600:	46bd      	mov	sp, r7
 800d602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d606:	4770      	bx	lr

0800d608 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d608:	b480      	push	{r7}
 800d60a:	b085      	sub	sp, #20
 800d60c:	af00      	add	r7, sp, #0
 800d60e:	6078      	str	r0, [r7, #4]
 800d610:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d618:	2b01      	cmp	r3, #1
 800d61a:	d101      	bne.n	800d620 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d61c:	2302      	movs	r3, #2
 800d61e:	e05a      	b.n	800d6d6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	2201      	movs	r2, #1
 800d624:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	2202      	movs	r2, #2
 800d62c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	685b      	ldr	r3, [r3, #4]
 800d636:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	681b      	ldr	r3, [r3, #0]
 800d63c:	689b      	ldr	r3, [r3, #8]
 800d63e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d640:	68fb      	ldr	r3, [r7, #12]
 800d642:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d646:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d648:	683b      	ldr	r3, [r7, #0]
 800d64a:	681b      	ldr	r3, [r3, #0]
 800d64c:	68fa      	ldr	r2, [r7, #12]
 800d64e:	4313      	orrs	r3, r2
 800d650:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	681b      	ldr	r3, [r3, #0]
 800d656:	68fa      	ldr	r2, [r7, #12]
 800d658:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	4a21      	ldr	r2, [pc, #132]	@ (800d6e4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800d660:	4293      	cmp	r3, r2
 800d662:	d022      	beq.n	800d6aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	681b      	ldr	r3, [r3, #0]
 800d668:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d66c:	d01d      	beq.n	800d6aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	681b      	ldr	r3, [r3, #0]
 800d672:	4a1d      	ldr	r2, [pc, #116]	@ (800d6e8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800d674:	4293      	cmp	r3, r2
 800d676:	d018      	beq.n	800d6aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	681b      	ldr	r3, [r3, #0]
 800d67c:	4a1b      	ldr	r2, [pc, #108]	@ (800d6ec <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800d67e:	4293      	cmp	r3, r2
 800d680:	d013      	beq.n	800d6aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	681b      	ldr	r3, [r3, #0]
 800d686:	4a1a      	ldr	r2, [pc, #104]	@ (800d6f0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800d688:	4293      	cmp	r3, r2
 800d68a:	d00e      	beq.n	800d6aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	4a18      	ldr	r2, [pc, #96]	@ (800d6f4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800d692:	4293      	cmp	r3, r2
 800d694:	d009      	beq.n	800d6aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	681b      	ldr	r3, [r3, #0]
 800d69a:	4a17      	ldr	r2, [pc, #92]	@ (800d6f8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800d69c:	4293      	cmp	r3, r2
 800d69e:	d004      	beq.n	800d6aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	4a15      	ldr	r2, [pc, #84]	@ (800d6fc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800d6a6:	4293      	cmp	r3, r2
 800d6a8:	d10c      	bne.n	800d6c4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d6aa:	68bb      	ldr	r3, [r7, #8]
 800d6ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d6b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d6b2:	683b      	ldr	r3, [r7, #0]
 800d6b4:	685b      	ldr	r3, [r3, #4]
 800d6b6:	68ba      	ldr	r2, [r7, #8]
 800d6b8:	4313      	orrs	r3, r2
 800d6ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	68ba      	ldr	r2, [r7, #8]
 800d6c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	2201      	movs	r2, #1
 800d6c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	2200      	movs	r2, #0
 800d6d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d6d4:	2300      	movs	r3, #0
}
 800d6d6:	4618      	mov	r0, r3
 800d6d8:	3714      	adds	r7, #20
 800d6da:	46bd      	mov	sp, r7
 800d6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6e0:	4770      	bx	lr
 800d6e2:	bf00      	nop
 800d6e4:	40010000 	.word	0x40010000
 800d6e8:	40000400 	.word	0x40000400
 800d6ec:	40000800 	.word	0x40000800
 800d6f0:	40000c00 	.word	0x40000c00
 800d6f4:	40010400 	.word	0x40010400
 800d6f8:	40014000 	.word	0x40014000
 800d6fc:	40001800 	.word	0x40001800

0800d700 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d700:	b480      	push	{r7}
 800d702:	b083      	sub	sp, #12
 800d704:	af00      	add	r7, sp, #0
 800d706:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d708:	bf00      	nop
 800d70a:	370c      	adds	r7, #12
 800d70c:	46bd      	mov	sp, r7
 800d70e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d712:	4770      	bx	lr

0800d714 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d714:	b480      	push	{r7}
 800d716:	b083      	sub	sp, #12
 800d718:	af00      	add	r7, sp, #0
 800d71a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d71c:	bf00      	nop
 800d71e:	370c      	adds	r7, #12
 800d720:	46bd      	mov	sp, r7
 800d722:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d726:	4770      	bx	lr

0800d728 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d728:	b580      	push	{r7, lr}
 800d72a:	b082      	sub	sp, #8
 800d72c:	af00      	add	r7, sp, #0
 800d72e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	2b00      	cmp	r3, #0
 800d734:	d101      	bne.n	800d73a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d736:	2301      	movs	r3, #1
 800d738:	e042      	b.n	800d7c0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d740:	b2db      	uxtb	r3, r3
 800d742:	2b00      	cmp	r3, #0
 800d744:	d106      	bne.n	800d754 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	2200      	movs	r2, #0
 800d74a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d74e:	6878      	ldr	r0, [r7, #4]
 800d750:	f7f9 fe56 	bl	8007400 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	2224      	movs	r2, #36	@ 0x24
 800d758:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	68da      	ldr	r2, [r3, #12]
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	681b      	ldr	r3, [r3, #0]
 800d766:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800d76a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800d76c:	6878      	ldr	r0, [r7, #4]
 800d76e:	f001 f905 	bl	800e97c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	681b      	ldr	r3, [r3, #0]
 800d776:	691a      	ldr	r2, [r3, #16]
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	681b      	ldr	r3, [r3, #0]
 800d77c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800d780:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	681b      	ldr	r3, [r3, #0]
 800d786:	695a      	ldr	r2, [r3, #20]
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	681b      	ldr	r3, [r3, #0]
 800d78c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800d790:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	68da      	ldr	r2, [r3, #12]
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	681b      	ldr	r3, [r3, #0]
 800d79c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800d7a0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	2200      	movs	r2, #0
 800d7a6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	2220      	movs	r2, #32
 800d7ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	2220      	movs	r2, #32
 800d7b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	2200      	movs	r2, #0
 800d7bc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800d7be:	2300      	movs	r3, #0
}
 800d7c0:	4618      	mov	r0, r3
 800d7c2:	3708      	adds	r7, #8
 800d7c4:	46bd      	mov	sp, r7
 800d7c6:	bd80      	pop	{r7, pc}

0800d7c8 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800d7c8:	b580      	push	{r7, lr}
 800d7ca:	b082      	sub	sp, #8
 800d7cc:	af00      	add	r7, sp, #0
 800d7ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	2b00      	cmp	r3, #0
 800d7d4:	d101      	bne.n	800d7da <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800d7d6:	2301      	movs	r3, #1
 800d7d8:	e024      	b.n	800d824 <HAL_UART_DeInit+0x5c>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	2224      	movs	r2, #36	@ 0x24
 800d7de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	681b      	ldr	r3, [r3, #0]
 800d7e6:	68da      	ldr	r2, [r3, #12]
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	681b      	ldr	r3, [r3, #0]
 800d7ec:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800d7f0:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800d7f2:	6878      	ldr	r0, [r7, #4]
 800d7f4:	f7f9 ff64 	bl	80076c0 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	2200      	movs	r2, #0
 800d7fc:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_RESET;
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	2200      	movs	r2, #0
 800d802:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_RESET;
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	2200      	movs	r2, #0
 800d80a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	2200      	movs	r2, #0
 800d812:	631a      	str	r2, [r3, #48]	@ 0x30
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	2200      	movs	r2, #0
 800d818:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	2200      	movs	r2, #0
 800d81e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800d822:	2300      	movs	r3, #0
}
 800d824:	4618      	mov	r0, r3
 800d826:	3708      	adds	r7, #8
 800d828:	46bd      	mov	sp, r7
 800d82a:	bd80      	pop	{r7, pc}

0800d82c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d82c:	b580      	push	{r7, lr}
 800d82e:	b08a      	sub	sp, #40	@ 0x28
 800d830:	af02      	add	r7, sp, #8
 800d832:	60f8      	str	r0, [r7, #12]
 800d834:	60b9      	str	r1, [r7, #8]
 800d836:	603b      	str	r3, [r7, #0]
 800d838:	4613      	mov	r3, r2
 800d83a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800d83c:	2300      	movs	r3, #0
 800d83e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d840:	68fb      	ldr	r3, [r7, #12]
 800d842:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d846:	b2db      	uxtb	r3, r3
 800d848:	2b20      	cmp	r3, #32
 800d84a:	d175      	bne.n	800d938 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800d84c:	68bb      	ldr	r3, [r7, #8]
 800d84e:	2b00      	cmp	r3, #0
 800d850:	d002      	beq.n	800d858 <HAL_UART_Transmit+0x2c>
 800d852:	88fb      	ldrh	r3, [r7, #6]
 800d854:	2b00      	cmp	r3, #0
 800d856:	d101      	bne.n	800d85c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800d858:	2301      	movs	r3, #1
 800d85a:	e06e      	b.n	800d93a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d85c:	68fb      	ldr	r3, [r7, #12]
 800d85e:	2200      	movs	r2, #0
 800d860:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d862:	68fb      	ldr	r3, [r7, #12]
 800d864:	2221      	movs	r2, #33	@ 0x21
 800d866:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d86a:	f7fa f985 	bl	8007b78 <HAL_GetTick>
 800d86e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800d870:	68fb      	ldr	r3, [r7, #12]
 800d872:	88fa      	ldrh	r2, [r7, #6]
 800d874:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	88fa      	ldrh	r2, [r7, #6]
 800d87a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d87c:	68fb      	ldr	r3, [r7, #12]
 800d87e:	689b      	ldr	r3, [r3, #8]
 800d880:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d884:	d108      	bne.n	800d898 <HAL_UART_Transmit+0x6c>
 800d886:	68fb      	ldr	r3, [r7, #12]
 800d888:	691b      	ldr	r3, [r3, #16]
 800d88a:	2b00      	cmp	r3, #0
 800d88c:	d104      	bne.n	800d898 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800d88e:	2300      	movs	r3, #0
 800d890:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800d892:	68bb      	ldr	r3, [r7, #8]
 800d894:	61bb      	str	r3, [r7, #24]
 800d896:	e003      	b.n	800d8a0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800d898:	68bb      	ldr	r3, [r7, #8]
 800d89a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d89c:	2300      	movs	r3, #0
 800d89e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800d8a0:	e02e      	b.n	800d900 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800d8a2:	683b      	ldr	r3, [r7, #0]
 800d8a4:	9300      	str	r3, [sp, #0]
 800d8a6:	697b      	ldr	r3, [r7, #20]
 800d8a8:	2200      	movs	r2, #0
 800d8aa:	2180      	movs	r1, #128	@ 0x80
 800d8ac:	68f8      	ldr	r0, [r7, #12]
 800d8ae:	f000 fda4 	bl	800e3fa <UART_WaitOnFlagUntilTimeout>
 800d8b2:	4603      	mov	r3, r0
 800d8b4:	2b00      	cmp	r3, #0
 800d8b6:	d005      	beq.n	800d8c4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800d8b8:	68fb      	ldr	r3, [r7, #12]
 800d8ba:	2220      	movs	r2, #32
 800d8bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800d8c0:	2303      	movs	r3, #3
 800d8c2:	e03a      	b.n	800d93a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800d8c4:	69fb      	ldr	r3, [r7, #28]
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d10b      	bne.n	800d8e2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800d8ca:	69bb      	ldr	r3, [r7, #24]
 800d8cc:	881b      	ldrh	r3, [r3, #0]
 800d8ce:	461a      	mov	r2, r3
 800d8d0:	68fb      	ldr	r3, [r7, #12]
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d8d8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800d8da:	69bb      	ldr	r3, [r7, #24]
 800d8dc:	3302      	adds	r3, #2
 800d8de:	61bb      	str	r3, [r7, #24]
 800d8e0:	e007      	b.n	800d8f2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800d8e2:	69fb      	ldr	r3, [r7, #28]
 800d8e4:	781a      	ldrb	r2, [r3, #0]
 800d8e6:	68fb      	ldr	r3, [r7, #12]
 800d8e8:	681b      	ldr	r3, [r3, #0]
 800d8ea:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800d8ec:	69fb      	ldr	r3, [r7, #28]
 800d8ee:	3301      	adds	r3, #1
 800d8f0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800d8f2:	68fb      	ldr	r3, [r7, #12]
 800d8f4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800d8f6:	b29b      	uxth	r3, r3
 800d8f8:	3b01      	subs	r3, #1
 800d8fa:	b29a      	uxth	r2, r3
 800d8fc:	68fb      	ldr	r3, [r7, #12]
 800d8fe:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800d900:	68fb      	ldr	r3, [r7, #12]
 800d902:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800d904:	b29b      	uxth	r3, r3
 800d906:	2b00      	cmp	r3, #0
 800d908:	d1cb      	bne.n	800d8a2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800d90a:	683b      	ldr	r3, [r7, #0]
 800d90c:	9300      	str	r3, [sp, #0]
 800d90e:	697b      	ldr	r3, [r7, #20]
 800d910:	2200      	movs	r2, #0
 800d912:	2140      	movs	r1, #64	@ 0x40
 800d914:	68f8      	ldr	r0, [r7, #12]
 800d916:	f000 fd70 	bl	800e3fa <UART_WaitOnFlagUntilTimeout>
 800d91a:	4603      	mov	r3, r0
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d005      	beq.n	800d92c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	2220      	movs	r2, #32
 800d924:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800d928:	2303      	movs	r3, #3
 800d92a:	e006      	b.n	800d93a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800d92c:	68fb      	ldr	r3, [r7, #12]
 800d92e:	2220      	movs	r2, #32
 800d930:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800d934:	2300      	movs	r3, #0
 800d936:	e000      	b.n	800d93a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800d938:	2302      	movs	r3, #2
  }
}
 800d93a:	4618      	mov	r0, r3
 800d93c:	3720      	adds	r7, #32
 800d93e:	46bd      	mov	sp, r7
 800d940:	bd80      	pop	{r7, pc}

0800d942 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d942:	b580      	push	{r7, lr}
 800d944:	b08a      	sub	sp, #40	@ 0x28
 800d946:	af02      	add	r7, sp, #8
 800d948:	60f8      	str	r0, [r7, #12]
 800d94a:	60b9      	str	r1, [r7, #8]
 800d94c:	603b      	str	r3, [r7, #0]
 800d94e:	4613      	mov	r3, r2
 800d950:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800d952:	2300      	movs	r3, #0
 800d954:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d956:	68fb      	ldr	r3, [r7, #12]
 800d958:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d95c:	b2db      	uxtb	r3, r3
 800d95e:	2b20      	cmp	r3, #32
 800d960:	f040 8081 	bne.w	800da66 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800d964:	68bb      	ldr	r3, [r7, #8]
 800d966:	2b00      	cmp	r3, #0
 800d968:	d002      	beq.n	800d970 <HAL_UART_Receive+0x2e>
 800d96a:	88fb      	ldrh	r3, [r7, #6]
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	d101      	bne.n	800d974 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800d970:	2301      	movs	r3, #1
 800d972:	e079      	b.n	800da68 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d974:	68fb      	ldr	r3, [r7, #12]
 800d976:	2200      	movs	r2, #0
 800d978:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d97a:	68fb      	ldr	r3, [r7, #12]
 800d97c:	2222      	movs	r2, #34	@ 0x22
 800d97e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d982:	68fb      	ldr	r3, [r7, #12]
 800d984:	2200      	movs	r2, #0
 800d986:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d988:	f7fa f8f6 	bl	8007b78 <HAL_GetTick>
 800d98c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800d98e:	68fb      	ldr	r3, [r7, #12]
 800d990:	88fa      	ldrh	r2, [r7, #6]
 800d992:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	88fa      	ldrh	r2, [r7, #6]
 800d998:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d99a:	68fb      	ldr	r3, [r7, #12]
 800d99c:	689b      	ldr	r3, [r3, #8]
 800d99e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d9a2:	d108      	bne.n	800d9b6 <HAL_UART_Receive+0x74>
 800d9a4:	68fb      	ldr	r3, [r7, #12]
 800d9a6:	691b      	ldr	r3, [r3, #16]
 800d9a8:	2b00      	cmp	r3, #0
 800d9aa:	d104      	bne.n	800d9b6 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 800d9ac:	2300      	movs	r3, #0
 800d9ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800d9b0:	68bb      	ldr	r3, [r7, #8]
 800d9b2:	61bb      	str	r3, [r7, #24]
 800d9b4:	e003      	b.n	800d9be <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800d9b6:	68bb      	ldr	r3, [r7, #8]
 800d9b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d9ba:	2300      	movs	r3, #0
 800d9bc:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800d9be:	e047      	b.n	800da50 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800d9c0:	683b      	ldr	r3, [r7, #0]
 800d9c2:	9300      	str	r3, [sp, #0]
 800d9c4:	697b      	ldr	r3, [r7, #20]
 800d9c6:	2200      	movs	r2, #0
 800d9c8:	2120      	movs	r1, #32
 800d9ca:	68f8      	ldr	r0, [r7, #12]
 800d9cc:	f000 fd15 	bl	800e3fa <UART_WaitOnFlagUntilTimeout>
 800d9d0:	4603      	mov	r3, r0
 800d9d2:	2b00      	cmp	r3, #0
 800d9d4:	d005      	beq.n	800d9e2 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800d9d6:	68fb      	ldr	r3, [r7, #12]
 800d9d8:	2220      	movs	r2, #32
 800d9da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800d9de:	2303      	movs	r3, #3
 800d9e0:	e042      	b.n	800da68 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800d9e2:	69fb      	ldr	r3, [r7, #28]
 800d9e4:	2b00      	cmp	r3, #0
 800d9e6:	d10c      	bne.n	800da02 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800d9e8:	68fb      	ldr	r3, [r7, #12]
 800d9ea:	681b      	ldr	r3, [r3, #0]
 800d9ec:	685b      	ldr	r3, [r3, #4]
 800d9ee:	b29b      	uxth	r3, r3
 800d9f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d9f4:	b29a      	uxth	r2, r3
 800d9f6:	69bb      	ldr	r3, [r7, #24]
 800d9f8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800d9fa:	69bb      	ldr	r3, [r7, #24]
 800d9fc:	3302      	adds	r3, #2
 800d9fe:	61bb      	str	r3, [r7, #24]
 800da00:	e01f      	b.n	800da42 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800da02:	68fb      	ldr	r3, [r7, #12]
 800da04:	689b      	ldr	r3, [r3, #8]
 800da06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800da0a:	d007      	beq.n	800da1c <HAL_UART_Receive+0xda>
 800da0c:	68fb      	ldr	r3, [r7, #12]
 800da0e:	689b      	ldr	r3, [r3, #8]
 800da10:	2b00      	cmp	r3, #0
 800da12:	d10a      	bne.n	800da2a <HAL_UART_Receive+0xe8>
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	691b      	ldr	r3, [r3, #16]
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d106      	bne.n	800da2a <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800da1c:	68fb      	ldr	r3, [r7, #12]
 800da1e:	681b      	ldr	r3, [r3, #0]
 800da20:	685b      	ldr	r3, [r3, #4]
 800da22:	b2da      	uxtb	r2, r3
 800da24:	69fb      	ldr	r3, [r7, #28]
 800da26:	701a      	strb	r2, [r3, #0]
 800da28:	e008      	b.n	800da3c <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800da2a:	68fb      	ldr	r3, [r7, #12]
 800da2c:	681b      	ldr	r3, [r3, #0]
 800da2e:	685b      	ldr	r3, [r3, #4]
 800da30:	b2db      	uxtb	r3, r3
 800da32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800da36:	b2da      	uxtb	r2, r3
 800da38:	69fb      	ldr	r3, [r7, #28]
 800da3a:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800da3c:	69fb      	ldr	r3, [r7, #28]
 800da3e:	3301      	adds	r3, #1
 800da40:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800da42:	68fb      	ldr	r3, [r7, #12]
 800da44:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800da46:	b29b      	uxth	r3, r3
 800da48:	3b01      	subs	r3, #1
 800da4a:	b29a      	uxth	r2, r3
 800da4c:	68fb      	ldr	r3, [r7, #12]
 800da4e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 800da50:	68fb      	ldr	r3, [r7, #12]
 800da52:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800da54:	b29b      	uxth	r3, r3
 800da56:	2b00      	cmp	r3, #0
 800da58:	d1b2      	bne.n	800d9c0 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800da5a:	68fb      	ldr	r3, [r7, #12]
 800da5c:	2220      	movs	r2, #32
 800da5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800da62:	2300      	movs	r3, #0
 800da64:	e000      	b.n	800da68 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800da66:	2302      	movs	r3, #2
  }
}
 800da68:	4618      	mov	r0, r3
 800da6a:	3720      	adds	r7, #32
 800da6c:	46bd      	mov	sp, r7
 800da6e:	bd80      	pop	{r7, pc}

0800da70 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800da70:	b580      	push	{r7, lr}
 800da72:	b08c      	sub	sp, #48	@ 0x30
 800da74:	af00      	add	r7, sp, #0
 800da76:	60f8      	str	r0, [r7, #12]
 800da78:	60b9      	str	r1, [r7, #8]
 800da7a:	4613      	mov	r3, r2
 800da7c:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800da7e:	68fb      	ldr	r3, [r7, #12]
 800da80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800da84:	b2db      	uxtb	r3, r3
 800da86:	2b20      	cmp	r3, #32
 800da88:	d162      	bne.n	800db50 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 800da8a:	68bb      	ldr	r3, [r7, #8]
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d002      	beq.n	800da96 <HAL_UART_Transmit_DMA+0x26>
 800da90:	88fb      	ldrh	r3, [r7, #6]
 800da92:	2b00      	cmp	r3, #0
 800da94:	d101      	bne.n	800da9a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800da96:	2301      	movs	r3, #1
 800da98:	e05b      	b.n	800db52 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 800da9a:	68ba      	ldr	r2, [r7, #8]
 800da9c:	68fb      	ldr	r3, [r7, #12]
 800da9e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800daa0:	68fb      	ldr	r3, [r7, #12]
 800daa2:	88fa      	ldrh	r2, [r7, #6]
 800daa4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800daa6:	68fb      	ldr	r3, [r7, #12]
 800daa8:	88fa      	ldrh	r2, [r7, #6]
 800daaa:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800daac:	68fb      	ldr	r3, [r7, #12]
 800daae:	2200      	movs	r2, #0
 800dab0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800dab2:	68fb      	ldr	r3, [r7, #12]
 800dab4:	2221      	movs	r2, #33	@ 0x21
 800dab6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800daba:	68fb      	ldr	r3, [r7, #12]
 800dabc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dabe:	4a27      	ldr	r2, [pc, #156]	@ (800db5c <HAL_UART_Transmit_DMA+0xec>)
 800dac0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800dac2:	68fb      	ldr	r3, [r7, #12]
 800dac4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dac6:	4a26      	ldr	r2, [pc, #152]	@ (800db60 <HAL_UART_Transmit_DMA+0xf0>)
 800dac8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dace:	4a25      	ldr	r2, [pc, #148]	@ (800db64 <HAL_UART_Transmit_DMA+0xf4>)
 800dad0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800dad2:	68fb      	ldr	r3, [r7, #12]
 800dad4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dad6:	2200      	movs	r2, #0
 800dad8:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800dada:	f107 0308 	add.w	r3, r7, #8
 800dade:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 800dae0:	68fb      	ldr	r3, [r7, #12]
 800dae2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800dae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dae6:	6819      	ldr	r1, [r3, #0]
 800dae8:	68fb      	ldr	r3, [r7, #12]
 800daea:	681b      	ldr	r3, [r3, #0]
 800daec:	3304      	adds	r3, #4
 800daee:	461a      	mov	r2, r3
 800daf0:	88fb      	ldrh	r3, [r7, #6]
 800daf2:	f7fa fed1 	bl	8008898 <HAL_DMA_Start_IT>
 800daf6:	4603      	mov	r3, r0
 800daf8:	2b00      	cmp	r3, #0
 800dafa:	d008      	beq.n	800db0e <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800dafc:	68fb      	ldr	r3, [r7, #12]
 800dafe:	2210      	movs	r2, #16
 800db00:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 800db02:	68fb      	ldr	r3, [r7, #12]
 800db04:	2220      	movs	r2, #32
 800db06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 800db0a:	2301      	movs	r3, #1
 800db0c:	e021      	b.n	800db52 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800db0e:	68fb      	ldr	r3, [r7, #12]
 800db10:	681b      	ldr	r3, [r3, #0]
 800db12:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800db16:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800db18:	68fb      	ldr	r3, [r7, #12]
 800db1a:	681b      	ldr	r3, [r3, #0]
 800db1c:	3314      	adds	r3, #20
 800db1e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db20:	69bb      	ldr	r3, [r7, #24]
 800db22:	e853 3f00 	ldrex	r3, [r3]
 800db26:	617b      	str	r3, [r7, #20]
   return(result);
 800db28:	697b      	ldr	r3, [r7, #20]
 800db2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db2e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800db30:	68fb      	ldr	r3, [r7, #12]
 800db32:	681b      	ldr	r3, [r3, #0]
 800db34:	3314      	adds	r3, #20
 800db36:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800db38:	627a      	str	r2, [r7, #36]	@ 0x24
 800db3a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db3c:	6a39      	ldr	r1, [r7, #32]
 800db3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800db40:	e841 2300 	strex	r3, r2, [r1]
 800db44:	61fb      	str	r3, [r7, #28]
   return(result);
 800db46:	69fb      	ldr	r3, [r7, #28]
 800db48:	2b00      	cmp	r3, #0
 800db4a:	d1e5      	bne.n	800db18 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 800db4c:	2300      	movs	r3, #0
 800db4e:	e000      	b.n	800db52 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 800db50:	2302      	movs	r3, #2
  }
}
 800db52:	4618      	mov	r0, r3
 800db54:	3730      	adds	r7, #48	@ 0x30
 800db56:	46bd      	mov	sp, r7
 800db58:	bd80      	pop	{r7, pc}
 800db5a:	bf00      	nop
 800db5c:	0800e149 	.word	0x0800e149
 800db60:	0800e1e3 	.word	0x0800e1e3
 800db64:	0800e367 	.word	0x0800e367

0800db68 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800db68:	b580      	push	{r7, lr}
 800db6a:	b084      	sub	sp, #16
 800db6c:	af00      	add	r7, sp, #0
 800db6e:	60f8      	str	r0, [r7, #12]
 800db70:	60b9      	str	r1, [r7, #8]
 800db72:	4613      	mov	r3, r2
 800db74:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800db76:	68fb      	ldr	r3, [r7, #12]
 800db78:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800db7c:	b2db      	uxtb	r3, r3
 800db7e:	2b20      	cmp	r3, #32
 800db80:	d112      	bne.n	800dba8 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800db82:	68bb      	ldr	r3, [r7, #8]
 800db84:	2b00      	cmp	r3, #0
 800db86:	d002      	beq.n	800db8e <HAL_UART_Receive_DMA+0x26>
 800db88:	88fb      	ldrh	r3, [r7, #6]
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	d101      	bne.n	800db92 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800db8e:	2301      	movs	r3, #1
 800db90:	e00b      	b.n	800dbaa <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800db92:	68fb      	ldr	r3, [r7, #12]
 800db94:	2200      	movs	r2, #0
 800db96:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800db98:	88fb      	ldrh	r3, [r7, #6]
 800db9a:	461a      	mov	r2, r3
 800db9c:	68b9      	ldr	r1, [r7, #8]
 800db9e:	68f8      	ldr	r0, [r7, #12]
 800dba0:	f000 fc84 	bl	800e4ac <UART_Start_Receive_DMA>
 800dba4:	4603      	mov	r3, r0
 800dba6:	e000      	b.n	800dbaa <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 800dba8:	2302      	movs	r3, #2
  }
}
 800dbaa:	4618      	mov	r0, r3
 800dbac:	3710      	adds	r7, #16
 800dbae:	46bd      	mov	sp, r7
 800dbb0:	bd80      	pop	{r7, pc}
	...

0800dbb4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800dbb4:	b580      	push	{r7, lr}
 800dbb6:	b0ba      	sub	sp, #232	@ 0xe8
 800dbb8:	af00      	add	r7, sp, #0
 800dbba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	681b      	ldr	r3, [r3, #0]
 800dbc0:	681b      	ldr	r3, [r3, #0]
 800dbc2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	681b      	ldr	r3, [r3, #0]
 800dbca:	68db      	ldr	r3, [r3, #12]
 800dbcc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	695b      	ldr	r3, [r3, #20]
 800dbd6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800dbda:	2300      	movs	r3, #0
 800dbdc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800dbe0:	2300      	movs	r3, #0
 800dbe2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800dbe6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dbea:	f003 030f 	and.w	r3, r3, #15
 800dbee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800dbf2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	d10f      	bne.n	800dc1a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800dbfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dbfe:	f003 0320 	and.w	r3, r3, #32
 800dc02:	2b00      	cmp	r3, #0
 800dc04:	d009      	beq.n	800dc1a <HAL_UART_IRQHandler+0x66>
 800dc06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dc0a:	f003 0320 	and.w	r3, r3, #32
 800dc0e:	2b00      	cmp	r3, #0
 800dc10:	d003      	beq.n	800dc1a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800dc12:	6878      	ldr	r0, [r7, #4]
 800dc14:	f000 fdf4 	bl	800e800 <UART_Receive_IT>
      return;
 800dc18:	e273      	b.n	800e102 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800dc1a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	f000 80de 	beq.w	800dde0 <HAL_UART_IRQHandler+0x22c>
 800dc24:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dc28:	f003 0301 	and.w	r3, r3, #1
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	d106      	bne.n	800dc3e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800dc30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dc34:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	f000 80d1 	beq.w	800dde0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800dc3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dc42:	f003 0301 	and.w	r3, r3, #1
 800dc46:	2b00      	cmp	r3, #0
 800dc48:	d00b      	beq.n	800dc62 <HAL_UART_IRQHandler+0xae>
 800dc4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dc4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	d005      	beq.n	800dc62 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dc5a:	f043 0201 	orr.w	r2, r3, #1
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800dc62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dc66:	f003 0304 	and.w	r3, r3, #4
 800dc6a:	2b00      	cmp	r3, #0
 800dc6c:	d00b      	beq.n	800dc86 <HAL_UART_IRQHandler+0xd2>
 800dc6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dc72:	f003 0301 	and.w	r3, r3, #1
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d005      	beq.n	800dc86 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800dc7a:	687b      	ldr	r3, [r7, #4]
 800dc7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dc7e:	f043 0202 	orr.w	r2, r3, #2
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800dc86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dc8a:	f003 0302 	and.w	r3, r3, #2
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d00b      	beq.n	800dcaa <HAL_UART_IRQHandler+0xf6>
 800dc92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dc96:	f003 0301 	and.w	r3, r3, #1
 800dc9a:	2b00      	cmp	r3, #0
 800dc9c:	d005      	beq.n	800dcaa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dca2:	f043 0204 	orr.w	r2, r3, #4
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800dcaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dcae:	f003 0308 	and.w	r3, r3, #8
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	d011      	beq.n	800dcda <HAL_UART_IRQHandler+0x126>
 800dcb6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dcba:	f003 0320 	and.w	r3, r3, #32
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	d105      	bne.n	800dcce <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800dcc2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dcc6:	f003 0301 	and.w	r3, r3, #1
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	d005      	beq.n	800dcda <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dcd2:	f043 0208 	orr.w	r2, r3, #8
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	f000 820a 	beq.w	800e0f8 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800dce4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dce8:	f003 0320 	and.w	r3, r3, #32
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	d008      	beq.n	800dd02 <HAL_UART_IRQHandler+0x14e>
 800dcf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dcf4:	f003 0320 	and.w	r3, r3, #32
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	d002      	beq.n	800dd02 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800dcfc:	6878      	ldr	r0, [r7, #4]
 800dcfe:	f000 fd7f 	bl	800e800 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	695b      	ldr	r3, [r3, #20]
 800dd08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dd0c:	2b40      	cmp	r3, #64	@ 0x40
 800dd0e:	bf0c      	ite	eq
 800dd10:	2301      	moveq	r3, #1
 800dd12:	2300      	movne	r3, #0
 800dd14:	b2db      	uxtb	r3, r3
 800dd16:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dd1e:	f003 0308 	and.w	r3, r3, #8
 800dd22:	2b00      	cmp	r3, #0
 800dd24:	d103      	bne.n	800dd2e <HAL_UART_IRQHandler+0x17a>
 800dd26:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800dd2a:	2b00      	cmp	r3, #0
 800dd2c:	d04f      	beq.n	800ddce <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800dd2e:	6878      	ldr	r0, [r7, #4]
 800dd30:	f000 fc8a 	bl	800e648 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	681b      	ldr	r3, [r3, #0]
 800dd38:	695b      	ldr	r3, [r3, #20]
 800dd3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dd3e:	2b40      	cmp	r3, #64	@ 0x40
 800dd40:	d141      	bne.n	800ddc6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	3314      	adds	r3, #20
 800dd48:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd4c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800dd50:	e853 3f00 	ldrex	r3, [r3]
 800dd54:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800dd58:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800dd5c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dd60:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	681b      	ldr	r3, [r3, #0]
 800dd68:	3314      	adds	r3, #20
 800dd6a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800dd6e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800dd72:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd76:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800dd7a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800dd7e:	e841 2300 	strex	r3, r2, [r1]
 800dd82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800dd86:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800dd8a:	2b00      	cmp	r3, #0
 800dd8c:	d1d9      	bne.n	800dd42 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d013      	beq.n	800ddbe <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd9a:	4a8a      	ldr	r2, [pc, #552]	@ (800dfc4 <HAL_UART_IRQHandler+0x410>)
 800dd9c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dda2:	4618      	mov	r0, r3
 800dda4:	f7fa fe40 	bl	8008a28 <HAL_DMA_Abort_IT>
 800dda8:	4603      	mov	r3, r0
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	d016      	beq.n	800dddc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ddb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ddb4:	687a      	ldr	r2, [r7, #4]
 800ddb6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800ddb8:	4610      	mov	r0, r2
 800ddba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ddbc:	e00e      	b.n	800dddc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ddbe:	6878      	ldr	r0, [r7, #4]
 800ddc0:	f000 f9ac 	bl	800e11c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ddc4:	e00a      	b.n	800dddc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ddc6:	6878      	ldr	r0, [r7, #4]
 800ddc8:	f000 f9a8 	bl	800e11c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ddcc:	e006      	b.n	800dddc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ddce:	6878      	ldr	r0, [r7, #4]
 800ddd0:	f000 f9a4 	bl	800e11c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	2200      	movs	r2, #0
 800ddd8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800ddda:	e18d      	b.n	800e0f8 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dddc:	bf00      	nop
    return;
 800ddde:	e18b      	b.n	800e0f8 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dde4:	2b01      	cmp	r3, #1
 800dde6:	f040 8167 	bne.w	800e0b8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800ddea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ddee:	f003 0310 	and.w	r3, r3, #16
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	f000 8160 	beq.w	800e0b8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800ddf8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ddfc:	f003 0310 	and.w	r3, r3, #16
 800de00:	2b00      	cmp	r3, #0
 800de02:	f000 8159 	beq.w	800e0b8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800de06:	2300      	movs	r3, #0
 800de08:	60bb      	str	r3, [r7, #8]
 800de0a:	687b      	ldr	r3, [r7, #4]
 800de0c:	681b      	ldr	r3, [r3, #0]
 800de0e:	681b      	ldr	r3, [r3, #0]
 800de10:	60bb      	str	r3, [r7, #8]
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	681b      	ldr	r3, [r3, #0]
 800de16:	685b      	ldr	r3, [r3, #4]
 800de18:	60bb      	str	r3, [r7, #8]
 800de1a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	681b      	ldr	r3, [r3, #0]
 800de20:	695b      	ldr	r3, [r3, #20]
 800de22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800de26:	2b40      	cmp	r3, #64	@ 0x40
 800de28:	f040 80ce 	bne.w	800dfc8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	685b      	ldr	r3, [r3, #4]
 800de34:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800de38:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800de3c:	2b00      	cmp	r3, #0
 800de3e:	f000 80a9 	beq.w	800df94 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800de46:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800de4a:	429a      	cmp	r2, r3
 800de4c:	f080 80a2 	bcs.w	800df94 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800de56:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800de5c:	69db      	ldr	r3, [r3, #28]
 800de5e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800de62:	f000 8088 	beq.w	800df76 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	681b      	ldr	r3, [r3, #0]
 800de6a:	330c      	adds	r3, #12
 800de6c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de70:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800de74:	e853 3f00 	ldrex	r3, [r3]
 800de78:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800de7c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800de80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800de84:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	681b      	ldr	r3, [r3, #0]
 800de8c:	330c      	adds	r3, #12
 800de8e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800de92:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800de96:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de9a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800de9e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800dea2:	e841 2300 	strex	r3, r2, [r1]
 800dea6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800deaa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800deae:	2b00      	cmp	r3, #0
 800deb0:	d1d9      	bne.n	800de66 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	681b      	ldr	r3, [r3, #0]
 800deb6:	3314      	adds	r3, #20
 800deb8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800deba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800debc:	e853 3f00 	ldrex	r3, [r3]
 800dec0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800dec2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800dec4:	f023 0301 	bic.w	r3, r3, #1
 800dec8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	681b      	ldr	r3, [r3, #0]
 800ded0:	3314      	adds	r3, #20
 800ded2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ded6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800deda:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dedc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800dede:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800dee2:	e841 2300 	strex	r3, r2, [r1]
 800dee6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800dee8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800deea:	2b00      	cmp	r3, #0
 800deec:	d1e1      	bne.n	800deb2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	681b      	ldr	r3, [r3, #0]
 800def2:	3314      	adds	r3, #20
 800def4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800def6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800def8:	e853 3f00 	ldrex	r3, [r3]
 800defc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800defe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800df00:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800df04:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	681b      	ldr	r3, [r3, #0]
 800df0c:	3314      	adds	r3, #20
 800df0e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800df12:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800df14:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df16:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800df18:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800df1a:	e841 2300 	strex	r3, r2, [r1]
 800df1e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800df20:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800df22:	2b00      	cmp	r3, #0
 800df24:	d1e3      	bne.n	800deee <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	2220      	movs	r2, #32
 800df2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	2200      	movs	r2, #0
 800df32:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	681b      	ldr	r3, [r3, #0]
 800df38:	330c      	adds	r3, #12
 800df3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800df3e:	e853 3f00 	ldrex	r3, [r3]
 800df42:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800df44:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800df46:	f023 0310 	bic.w	r3, r3, #16
 800df4a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	681b      	ldr	r3, [r3, #0]
 800df52:	330c      	adds	r3, #12
 800df54:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800df58:	65ba      	str	r2, [r7, #88]	@ 0x58
 800df5a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df5c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800df5e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800df60:	e841 2300 	strex	r3, r2, [r1]
 800df64:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800df66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800df68:	2b00      	cmp	r3, #0
 800df6a:	d1e3      	bne.n	800df34 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800df70:	4618      	mov	r0, r3
 800df72:	f7fa fce9 	bl	8008948 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	2202      	movs	r2, #2
 800df7a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800df84:	b29b      	uxth	r3, r3
 800df86:	1ad3      	subs	r3, r2, r3
 800df88:	b29b      	uxth	r3, r3
 800df8a:	4619      	mov	r1, r3
 800df8c:	6878      	ldr	r0, [r7, #4]
 800df8e:	f000 f8cf 	bl	800e130 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800df92:	e0b3      	b.n	800e0fc <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800df98:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800df9c:	429a      	cmp	r2, r3
 800df9e:	f040 80ad 	bne.w	800e0fc <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dfa6:	69db      	ldr	r3, [r3, #28]
 800dfa8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dfac:	f040 80a6 	bne.w	800e0fc <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	2202      	movs	r2, #2
 800dfb4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800dfba:	4619      	mov	r1, r3
 800dfbc:	6878      	ldr	r0, [r7, #4]
 800dfbe:	f000 f8b7 	bl	800e130 <HAL_UARTEx_RxEventCallback>
      return;
 800dfc2:	e09b      	b.n	800e0fc <HAL_UART_IRQHandler+0x548>
 800dfc4:	0800e70f 	.word	0x0800e70f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800dfd0:	b29b      	uxth	r3, r3
 800dfd2:	1ad3      	subs	r3, r2, r3
 800dfd4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800dfdc:	b29b      	uxth	r3, r3
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	f000 808e 	beq.w	800e100 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800dfe4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800dfe8:	2b00      	cmp	r3, #0
 800dfea:	f000 8089 	beq.w	800e100 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	681b      	ldr	r3, [r3, #0]
 800dff2:	330c      	adds	r3, #12
 800dff4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dff6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dff8:	e853 3f00 	ldrex	r3, [r3]
 800dffc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800dffe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e000:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e004:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	681b      	ldr	r3, [r3, #0]
 800e00c:	330c      	adds	r3, #12
 800e00e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800e012:	647a      	str	r2, [r7, #68]	@ 0x44
 800e014:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e016:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e018:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e01a:	e841 2300 	strex	r3, r2, [r1]
 800e01e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e020:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e022:	2b00      	cmp	r3, #0
 800e024:	d1e3      	bne.n	800dfee <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	681b      	ldr	r3, [r3, #0]
 800e02a:	3314      	adds	r3, #20
 800e02c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e02e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e030:	e853 3f00 	ldrex	r3, [r3]
 800e034:	623b      	str	r3, [r7, #32]
   return(result);
 800e036:	6a3b      	ldr	r3, [r7, #32]
 800e038:	f023 0301 	bic.w	r3, r3, #1
 800e03c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	681b      	ldr	r3, [r3, #0]
 800e044:	3314      	adds	r3, #20
 800e046:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800e04a:	633a      	str	r2, [r7, #48]	@ 0x30
 800e04c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e04e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e050:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e052:	e841 2300 	strex	r3, r2, [r1]
 800e056:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d1e3      	bne.n	800e026 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	2220      	movs	r2, #32
 800e062:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	2200      	movs	r2, #0
 800e06a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	681b      	ldr	r3, [r3, #0]
 800e070:	330c      	adds	r3, #12
 800e072:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e074:	693b      	ldr	r3, [r7, #16]
 800e076:	e853 3f00 	ldrex	r3, [r3]
 800e07a:	60fb      	str	r3, [r7, #12]
   return(result);
 800e07c:	68fb      	ldr	r3, [r7, #12]
 800e07e:	f023 0310 	bic.w	r3, r3, #16
 800e082:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	681b      	ldr	r3, [r3, #0]
 800e08a:	330c      	adds	r3, #12
 800e08c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800e090:	61fa      	str	r2, [r7, #28]
 800e092:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e094:	69b9      	ldr	r1, [r7, #24]
 800e096:	69fa      	ldr	r2, [r7, #28]
 800e098:	e841 2300 	strex	r3, r2, [r1]
 800e09c:	617b      	str	r3, [r7, #20]
   return(result);
 800e09e:	697b      	ldr	r3, [r7, #20]
 800e0a0:	2b00      	cmp	r3, #0
 800e0a2:	d1e3      	bne.n	800e06c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	2202      	movs	r2, #2
 800e0a8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e0aa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e0ae:	4619      	mov	r1, r3
 800e0b0:	6878      	ldr	r0, [r7, #4]
 800e0b2:	f000 f83d 	bl	800e130 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800e0b6:	e023      	b.n	800e100 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800e0b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e0bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d009      	beq.n	800e0d8 <HAL_UART_IRQHandler+0x524>
 800e0c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e0c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d003      	beq.n	800e0d8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800e0d0:	6878      	ldr	r0, [r7, #4]
 800e0d2:	f000 fb2d 	bl	800e730 <UART_Transmit_IT>
    return;
 800e0d6:	e014      	b.n	800e102 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800e0d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e0dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e0e0:	2b00      	cmp	r3, #0
 800e0e2:	d00e      	beq.n	800e102 <HAL_UART_IRQHandler+0x54e>
 800e0e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e0e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	d008      	beq.n	800e102 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800e0f0:	6878      	ldr	r0, [r7, #4]
 800e0f2:	f000 fb6d 	bl	800e7d0 <UART_EndTransmit_IT>
    return;
 800e0f6:	e004      	b.n	800e102 <HAL_UART_IRQHandler+0x54e>
    return;
 800e0f8:	bf00      	nop
 800e0fa:	e002      	b.n	800e102 <HAL_UART_IRQHandler+0x54e>
      return;
 800e0fc:	bf00      	nop
 800e0fe:	e000      	b.n	800e102 <HAL_UART_IRQHandler+0x54e>
      return;
 800e100:	bf00      	nop
  }
}
 800e102:	37e8      	adds	r7, #232	@ 0xe8
 800e104:	46bd      	mov	sp, r7
 800e106:	bd80      	pop	{r7, pc}

0800e108 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800e108:	b480      	push	{r7}
 800e10a:	b083      	sub	sp, #12
 800e10c:	af00      	add	r7, sp, #0
 800e10e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800e110:	bf00      	nop
 800e112:	370c      	adds	r7, #12
 800e114:	46bd      	mov	sp, r7
 800e116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e11a:	4770      	bx	lr

0800e11c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800e11c:	b480      	push	{r7}
 800e11e:	b083      	sub	sp, #12
 800e120:	af00      	add	r7, sp, #0
 800e122:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800e124:	bf00      	nop
 800e126:	370c      	adds	r7, #12
 800e128:	46bd      	mov	sp, r7
 800e12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e12e:	4770      	bx	lr

0800e130 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800e130:	b480      	push	{r7}
 800e132:	b083      	sub	sp, #12
 800e134:	af00      	add	r7, sp, #0
 800e136:	6078      	str	r0, [r7, #4]
 800e138:	460b      	mov	r3, r1
 800e13a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800e13c:	bf00      	nop
 800e13e:	370c      	adds	r7, #12
 800e140:	46bd      	mov	sp, r7
 800e142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e146:	4770      	bx	lr

0800e148 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800e148:	b580      	push	{r7, lr}
 800e14a:	b090      	sub	sp, #64	@ 0x40
 800e14c:	af00      	add	r7, sp, #0
 800e14e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e154:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800e156:	687b      	ldr	r3, [r7, #4]
 800e158:	681b      	ldr	r3, [r3, #0]
 800e15a:	681b      	ldr	r3, [r3, #0]
 800e15c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e160:	2b00      	cmp	r3, #0
 800e162:	d137      	bne.n	800e1d4 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800e164:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e166:	2200      	movs	r2, #0
 800e168:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e16a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e16c:	681b      	ldr	r3, [r3, #0]
 800e16e:	3314      	adds	r3, #20
 800e170:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e174:	e853 3f00 	ldrex	r3, [r3]
 800e178:	623b      	str	r3, [r7, #32]
   return(result);
 800e17a:	6a3b      	ldr	r3, [r7, #32]
 800e17c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e180:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e182:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	3314      	adds	r3, #20
 800e188:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e18a:	633a      	str	r2, [r7, #48]	@ 0x30
 800e18c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e18e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e190:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e192:	e841 2300 	strex	r3, r2, [r1]
 800e196:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e198:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	d1e5      	bne.n	800e16a <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e19e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e1a0:	681b      	ldr	r3, [r3, #0]
 800e1a2:	330c      	adds	r3, #12
 800e1a4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e1a6:	693b      	ldr	r3, [r7, #16]
 800e1a8:	e853 3f00 	ldrex	r3, [r3]
 800e1ac:	60fb      	str	r3, [r7, #12]
   return(result);
 800e1ae:	68fb      	ldr	r3, [r7, #12]
 800e1b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e1b4:	637b      	str	r3, [r7, #52]	@ 0x34
 800e1b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e1b8:	681b      	ldr	r3, [r3, #0]
 800e1ba:	330c      	adds	r3, #12
 800e1bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e1be:	61fa      	str	r2, [r7, #28]
 800e1c0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1c2:	69b9      	ldr	r1, [r7, #24]
 800e1c4:	69fa      	ldr	r2, [r7, #28]
 800e1c6:	e841 2300 	strex	r3, r2, [r1]
 800e1ca:	617b      	str	r3, [r7, #20]
   return(result);
 800e1cc:	697b      	ldr	r3, [r7, #20]
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d1e5      	bne.n	800e19e <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e1d2:	e002      	b.n	800e1da <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800e1d4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800e1d6:	f7f7 fb05 	bl	80057e4 <HAL_UART_TxCpltCallback>
}
 800e1da:	bf00      	nop
 800e1dc:	3740      	adds	r7, #64	@ 0x40
 800e1de:	46bd      	mov	sp, r7
 800e1e0:	bd80      	pop	{r7, pc}

0800e1e2 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e1e2:	b580      	push	{r7, lr}
 800e1e4:	b084      	sub	sp, #16
 800e1e6:	af00      	add	r7, sp, #0
 800e1e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1ee:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800e1f0:	68f8      	ldr	r0, [r7, #12]
 800e1f2:	f7ff ff89 	bl	800e108 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e1f6:	bf00      	nop
 800e1f8:	3710      	adds	r7, #16
 800e1fa:	46bd      	mov	sp, r7
 800e1fc:	bd80      	pop	{r7, pc}

0800e1fe <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800e1fe:	b580      	push	{r7, lr}
 800e200:	b09c      	sub	sp, #112	@ 0x70
 800e202:	af00      	add	r7, sp, #0
 800e204:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e20a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	681b      	ldr	r3, [r3, #0]
 800e210:	681b      	ldr	r3, [r3, #0]
 800e212:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e216:	2b00      	cmp	r3, #0
 800e218:	d172      	bne.n	800e300 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800e21a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e21c:	2200      	movs	r2, #0
 800e21e:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e220:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e222:	681b      	ldr	r3, [r3, #0]
 800e224:	330c      	adds	r3, #12
 800e226:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e228:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e22a:	e853 3f00 	ldrex	r3, [r3]
 800e22e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e230:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e232:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e236:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e238:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e23a:	681b      	ldr	r3, [r3, #0]
 800e23c:	330c      	adds	r3, #12
 800e23e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800e240:	65ba      	str	r2, [r7, #88]	@ 0x58
 800e242:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e244:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e246:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e248:	e841 2300 	strex	r3, r2, [r1]
 800e24c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e24e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e250:	2b00      	cmp	r3, #0
 800e252:	d1e5      	bne.n	800e220 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e254:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e256:	681b      	ldr	r3, [r3, #0]
 800e258:	3314      	adds	r3, #20
 800e25a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e25c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e25e:	e853 3f00 	ldrex	r3, [r3]
 800e262:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e264:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e266:	f023 0301 	bic.w	r3, r3, #1
 800e26a:	667b      	str	r3, [r7, #100]	@ 0x64
 800e26c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e26e:	681b      	ldr	r3, [r3, #0]
 800e270:	3314      	adds	r3, #20
 800e272:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e274:	647a      	str	r2, [r7, #68]	@ 0x44
 800e276:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e278:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e27a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e27c:	e841 2300 	strex	r3, r2, [r1]
 800e280:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e282:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e284:	2b00      	cmp	r3, #0
 800e286:	d1e5      	bne.n	800e254 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e288:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e28a:	681b      	ldr	r3, [r3, #0]
 800e28c:	3314      	adds	r3, #20
 800e28e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e292:	e853 3f00 	ldrex	r3, [r3]
 800e296:	623b      	str	r3, [r7, #32]
   return(result);
 800e298:	6a3b      	ldr	r3, [r7, #32]
 800e29a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e29e:	663b      	str	r3, [r7, #96]	@ 0x60
 800e2a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e2a2:	681b      	ldr	r3, [r3, #0]
 800e2a4:	3314      	adds	r3, #20
 800e2a6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800e2a8:	633a      	str	r2, [r7, #48]	@ 0x30
 800e2aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2ac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e2ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e2b0:	e841 2300 	strex	r3, r2, [r1]
 800e2b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e2b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2b8:	2b00      	cmp	r3, #0
 800e2ba:	d1e5      	bne.n	800e288 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800e2bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e2be:	2220      	movs	r2, #32
 800e2c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e2c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e2c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e2c8:	2b01      	cmp	r3, #1
 800e2ca:	d119      	bne.n	800e300 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e2cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e2ce:	681b      	ldr	r3, [r3, #0]
 800e2d0:	330c      	adds	r3, #12
 800e2d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2d4:	693b      	ldr	r3, [r7, #16]
 800e2d6:	e853 3f00 	ldrex	r3, [r3]
 800e2da:	60fb      	str	r3, [r7, #12]
   return(result);
 800e2dc:	68fb      	ldr	r3, [r7, #12]
 800e2de:	f023 0310 	bic.w	r3, r3, #16
 800e2e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e2e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e2e6:	681b      	ldr	r3, [r3, #0]
 800e2e8:	330c      	adds	r3, #12
 800e2ea:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800e2ec:	61fa      	str	r2, [r7, #28]
 800e2ee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2f0:	69b9      	ldr	r1, [r7, #24]
 800e2f2:	69fa      	ldr	r2, [r7, #28]
 800e2f4:	e841 2300 	strex	r3, r2, [r1]
 800e2f8:	617b      	str	r3, [r7, #20]
   return(result);
 800e2fa:	697b      	ldr	r3, [r7, #20]
 800e2fc:	2b00      	cmp	r3, #0
 800e2fe:	d1e5      	bne.n	800e2cc <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e300:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e302:	2200      	movs	r2, #0
 800e304:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e306:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e30a:	2b01      	cmp	r3, #1
 800e30c:	d106      	bne.n	800e31c <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e30e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e310:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800e312:	4619      	mov	r1, r3
 800e314:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800e316:	f7ff ff0b 	bl	800e130 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e31a:	e002      	b.n	800e322 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800e31c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800e31e:	f7f6 fa2f 	bl	8004780 <HAL_UART_RxCpltCallback>
}
 800e322:	bf00      	nop
 800e324:	3770      	adds	r7, #112	@ 0x70
 800e326:	46bd      	mov	sp, r7
 800e328:	bd80      	pop	{r7, pc}

0800e32a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e32a:	b580      	push	{r7, lr}
 800e32c:	b084      	sub	sp, #16
 800e32e:	af00      	add	r7, sp, #0
 800e330:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e336:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800e338:	68fb      	ldr	r3, [r7, #12]
 800e33a:	2201      	movs	r2, #1
 800e33c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e33e:	68fb      	ldr	r3, [r7, #12]
 800e340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e342:	2b01      	cmp	r3, #1
 800e344:	d108      	bne.n	800e358 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800e346:	68fb      	ldr	r3, [r7, #12]
 800e348:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800e34a:	085b      	lsrs	r3, r3, #1
 800e34c:	b29b      	uxth	r3, r3
 800e34e:	4619      	mov	r1, r3
 800e350:	68f8      	ldr	r0, [r7, #12]
 800e352:	f7ff feed 	bl	800e130 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e356:	e002      	b.n	800e35e <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800e358:	68f8      	ldr	r0, [r7, #12]
 800e35a:	f7f6 f9fb 	bl	8004754 <HAL_UART_RxHalfCpltCallback>
}
 800e35e:	bf00      	nop
 800e360:	3710      	adds	r7, #16
 800e362:	46bd      	mov	sp, r7
 800e364:	bd80      	pop	{r7, pc}

0800e366 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800e366:	b580      	push	{r7, lr}
 800e368:	b084      	sub	sp, #16
 800e36a:	af00      	add	r7, sp, #0
 800e36c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800e36e:	2300      	movs	r3, #0
 800e370:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e376:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800e378:	68bb      	ldr	r3, [r7, #8]
 800e37a:	681b      	ldr	r3, [r3, #0]
 800e37c:	695b      	ldr	r3, [r3, #20]
 800e37e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e382:	2b80      	cmp	r3, #128	@ 0x80
 800e384:	bf0c      	ite	eq
 800e386:	2301      	moveq	r3, #1
 800e388:	2300      	movne	r3, #0
 800e38a:	b2db      	uxtb	r3, r3
 800e38c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800e38e:	68bb      	ldr	r3, [r7, #8]
 800e390:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e394:	b2db      	uxtb	r3, r3
 800e396:	2b21      	cmp	r3, #33	@ 0x21
 800e398:	d108      	bne.n	800e3ac <UART_DMAError+0x46>
 800e39a:	68fb      	ldr	r3, [r7, #12]
 800e39c:	2b00      	cmp	r3, #0
 800e39e:	d005      	beq.n	800e3ac <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800e3a0:	68bb      	ldr	r3, [r7, #8]
 800e3a2:	2200      	movs	r2, #0
 800e3a4:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800e3a6:	68b8      	ldr	r0, [r7, #8]
 800e3a8:	f000 f926 	bl	800e5f8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800e3ac:	68bb      	ldr	r3, [r7, #8]
 800e3ae:	681b      	ldr	r3, [r3, #0]
 800e3b0:	695b      	ldr	r3, [r3, #20]
 800e3b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e3b6:	2b40      	cmp	r3, #64	@ 0x40
 800e3b8:	bf0c      	ite	eq
 800e3ba:	2301      	moveq	r3, #1
 800e3bc:	2300      	movne	r3, #0
 800e3be:	b2db      	uxtb	r3, r3
 800e3c0:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800e3c2:	68bb      	ldr	r3, [r7, #8]
 800e3c4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e3c8:	b2db      	uxtb	r3, r3
 800e3ca:	2b22      	cmp	r3, #34	@ 0x22
 800e3cc:	d108      	bne.n	800e3e0 <UART_DMAError+0x7a>
 800e3ce:	68fb      	ldr	r3, [r7, #12]
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	d005      	beq.n	800e3e0 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800e3d4:	68bb      	ldr	r3, [r7, #8]
 800e3d6:	2200      	movs	r2, #0
 800e3d8:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800e3da:	68b8      	ldr	r0, [r7, #8]
 800e3dc:	f000 f934 	bl	800e648 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800e3e0:	68bb      	ldr	r3, [r7, #8]
 800e3e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e3e4:	f043 0210 	orr.w	r2, r3, #16
 800e3e8:	68bb      	ldr	r3, [r7, #8]
 800e3ea:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e3ec:	68b8      	ldr	r0, [r7, #8]
 800e3ee:	f7ff fe95 	bl	800e11c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e3f2:	bf00      	nop
 800e3f4:	3710      	adds	r7, #16
 800e3f6:	46bd      	mov	sp, r7
 800e3f8:	bd80      	pop	{r7, pc}

0800e3fa <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800e3fa:	b580      	push	{r7, lr}
 800e3fc:	b086      	sub	sp, #24
 800e3fe:	af00      	add	r7, sp, #0
 800e400:	60f8      	str	r0, [r7, #12]
 800e402:	60b9      	str	r1, [r7, #8]
 800e404:	603b      	str	r3, [r7, #0]
 800e406:	4613      	mov	r3, r2
 800e408:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e40a:	e03b      	b.n	800e484 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e40c:	6a3b      	ldr	r3, [r7, #32]
 800e40e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e412:	d037      	beq.n	800e484 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e414:	f7f9 fbb0 	bl	8007b78 <HAL_GetTick>
 800e418:	4602      	mov	r2, r0
 800e41a:	683b      	ldr	r3, [r7, #0]
 800e41c:	1ad3      	subs	r3, r2, r3
 800e41e:	6a3a      	ldr	r2, [r7, #32]
 800e420:	429a      	cmp	r2, r3
 800e422:	d302      	bcc.n	800e42a <UART_WaitOnFlagUntilTimeout+0x30>
 800e424:	6a3b      	ldr	r3, [r7, #32]
 800e426:	2b00      	cmp	r3, #0
 800e428:	d101      	bne.n	800e42e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800e42a:	2303      	movs	r3, #3
 800e42c:	e03a      	b.n	800e4a4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800e42e:	68fb      	ldr	r3, [r7, #12]
 800e430:	681b      	ldr	r3, [r3, #0]
 800e432:	68db      	ldr	r3, [r3, #12]
 800e434:	f003 0304 	and.w	r3, r3, #4
 800e438:	2b00      	cmp	r3, #0
 800e43a:	d023      	beq.n	800e484 <UART_WaitOnFlagUntilTimeout+0x8a>
 800e43c:	68bb      	ldr	r3, [r7, #8]
 800e43e:	2b80      	cmp	r3, #128	@ 0x80
 800e440:	d020      	beq.n	800e484 <UART_WaitOnFlagUntilTimeout+0x8a>
 800e442:	68bb      	ldr	r3, [r7, #8]
 800e444:	2b40      	cmp	r3, #64	@ 0x40
 800e446:	d01d      	beq.n	800e484 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800e448:	68fb      	ldr	r3, [r7, #12]
 800e44a:	681b      	ldr	r3, [r3, #0]
 800e44c:	681b      	ldr	r3, [r3, #0]
 800e44e:	f003 0308 	and.w	r3, r3, #8
 800e452:	2b08      	cmp	r3, #8
 800e454:	d116      	bne.n	800e484 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800e456:	2300      	movs	r3, #0
 800e458:	617b      	str	r3, [r7, #20]
 800e45a:	68fb      	ldr	r3, [r7, #12]
 800e45c:	681b      	ldr	r3, [r3, #0]
 800e45e:	681b      	ldr	r3, [r3, #0]
 800e460:	617b      	str	r3, [r7, #20]
 800e462:	68fb      	ldr	r3, [r7, #12]
 800e464:	681b      	ldr	r3, [r3, #0]
 800e466:	685b      	ldr	r3, [r3, #4]
 800e468:	617b      	str	r3, [r7, #20]
 800e46a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e46c:	68f8      	ldr	r0, [r7, #12]
 800e46e:	f000 f8eb 	bl	800e648 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800e472:	68fb      	ldr	r3, [r7, #12]
 800e474:	2208      	movs	r2, #8
 800e476:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e478:	68fb      	ldr	r3, [r7, #12]
 800e47a:	2200      	movs	r2, #0
 800e47c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800e480:	2301      	movs	r3, #1
 800e482:	e00f      	b.n	800e4a4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e484:	68fb      	ldr	r3, [r7, #12]
 800e486:	681b      	ldr	r3, [r3, #0]
 800e488:	681a      	ldr	r2, [r3, #0]
 800e48a:	68bb      	ldr	r3, [r7, #8]
 800e48c:	4013      	ands	r3, r2
 800e48e:	68ba      	ldr	r2, [r7, #8]
 800e490:	429a      	cmp	r2, r3
 800e492:	bf0c      	ite	eq
 800e494:	2301      	moveq	r3, #1
 800e496:	2300      	movne	r3, #0
 800e498:	b2db      	uxtb	r3, r3
 800e49a:	461a      	mov	r2, r3
 800e49c:	79fb      	ldrb	r3, [r7, #7]
 800e49e:	429a      	cmp	r2, r3
 800e4a0:	d0b4      	beq.n	800e40c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e4a2:	2300      	movs	r3, #0
}
 800e4a4:	4618      	mov	r0, r3
 800e4a6:	3718      	adds	r7, #24
 800e4a8:	46bd      	mov	sp, r7
 800e4aa:	bd80      	pop	{r7, pc}

0800e4ac <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e4ac:	b580      	push	{r7, lr}
 800e4ae:	b098      	sub	sp, #96	@ 0x60
 800e4b0:	af00      	add	r7, sp, #0
 800e4b2:	60f8      	str	r0, [r7, #12]
 800e4b4:	60b9      	str	r1, [r7, #8]
 800e4b6:	4613      	mov	r3, r2
 800e4b8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800e4ba:	68ba      	ldr	r2, [r7, #8]
 800e4bc:	68fb      	ldr	r3, [r7, #12]
 800e4be:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800e4c0:	68fb      	ldr	r3, [r7, #12]
 800e4c2:	88fa      	ldrh	r2, [r7, #6]
 800e4c4:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e4c6:	68fb      	ldr	r3, [r7, #12]
 800e4c8:	2200      	movs	r2, #0
 800e4ca:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e4cc:	68fb      	ldr	r3, [r7, #12]
 800e4ce:	2222      	movs	r2, #34	@ 0x22
 800e4d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800e4d4:	68fb      	ldr	r3, [r7, #12]
 800e4d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e4d8:	4a44      	ldr	r2, [pc, #272]	@ (800e5ec <UART_Start_Receive_DMA+0x140>)
 800e4da:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800e4dc:	68fb      	ldr	r3, [r7, #12]
 800e4de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e4e0:	4a43      	ldr	r2, [pc, #268]	@ (800e5f0 <UART_Start_Receive_DMA+0x144>)
 800e4e2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800e4e4:	68fb      	ldr	r3, [r7, #12]
 800e4e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e4e8:	4a42      	ldr	r2, [pc, #264]	@ (800e5f4 <UART_Start_Receive_DMA+0x148>)
 800e4ea:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800e4ec:	68fb      	ldr	r3, [r7, #12]
 800e4ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e4f0:	2200      	movs	r2, #0
 800e4f2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800e4f4:	f107 0308 	add.w	r3, r7, #8
 800e4f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800e4fe:	68fb      	ldr	r3, [r7, #12]
 800e500:	681b      	ldr	r3, [r3, #0]
 800e502:	3304      	adds	r3, #4
 800e504:	4619      	mov	r1, r3
 800e506:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e508:	681a      	ldr	r2, [r3, #0]
 800e50a:	88fb      	ldrh	r3, [r7, #6]
 800e50c:	f7fa f9c4 	bl	8008898 <HAL_DMA_Start_IT>
 800e510:	4603      	mov	r3, r0
 800e512:	2b00      	cmp	r3, #0
 800e514:	d008      	beq.n	800e528 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e516:	68fb      	ldr	r3, [r7, #12]
 800e518:	2210      	movs	r2, #16
 800e51a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 800e51c:	68fb      	ldr	r3, [r7, #12]
 800e51e:	2220      	movs	r2, #32
 800e520:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 800e524:	2301      	movs	r3, #1
 800e526:	e05d      	b.n	800e5e4 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800e528:	2300      	movs	r3, #0
 800e52a:	613b      	str	r3, [r7, #16]
 800e52c:	68fb      	ldr	r3, [r7, #12]
 800e52e:	681b      	ldr	r3, [r3, #0]
 800e530:	681b      	ldr	r3, [r3, #0]
 800e532:	613b      	str	r3, [r7, #16]
 800e534:	68fb      	ldr	r3, [r7, #12]
 800e536:	681b      	ldr	r3, [r3, #0]
 800e538:	685b      	ldr	r3, [r3, #4]
 800e53a:	613b      	str	r3, [r7, #16]
 800e53c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800e53e:	68fb      	ldr	r3, [r7, #12]
 800e540:	691b      	ldr	r3, [r3, #16]
 800e542:	2b00      	cmp	r3, #0
 800e544:	d019      	beq.n	800e57a <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e546:	68fb      	ldr	r3, [r7, #12]
 800e548:	681b      	ldr	r3, [r3, #0]
 800e54a:	330c      	adds	r3, #12
 800e54c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e54e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e550:	e853 3f00 	ldrex	r3, [r3]
 800e554:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e556:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e558:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e55c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e55e:	68fb      	ldr	r3, [r7, #12]
 800e560:	681b      	ldr	r3, [r3, #0]
 800e562:	330c      	adds	r3, #12
 800e564:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e566:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800e568:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e56a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800e56c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e56e:	e841 2300 	strex	r3, r2, [r1]
 800e572:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800e574:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e576:	2b00      	cmp	r3, #0
 800e578:	d1e5      	bne.n	800e546 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e57a:	68fb      	ldr	r3, [r7, #12]
 800e57c:	681b      	ldr	r3, [r3, #0]
 800e57e:	3314      	adds	r3, #20
 800e580:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e582:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e584:	e853 3f00 	ldrex	r3, [r3]
 800e588:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e58a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e58c:	f043 0301 	orr.w	r3, r3, #1
 800e590:	657b      	str	r3, [r7, #84]	@ 0x54
 800e592:	68fb      	ldr	r3, [r7, #12]
 800e594:	681b      	ldr	r3, [r3, #0]
 800e596:	3314      	adds	r3, #20
 800e598:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e59a:	63ba      	str	r2, [r7, #56]	@ 0x38
 800e59c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e59e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800e5a0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e5a2:	e841 2300 	strex	r3, r2, [r1]
 800e5a6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e5a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d1e5      	bne.n	800e57a <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e5ae:	68fb      	ldr	r3, [r7, #12]
 800e5b0:	681b      	ldr	r3, [r3, #0]
 800e5b2:	3314      	adds	r3, #20
 800e5b4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5b6:	69bb      	ldr	r3, [r7, #24]
 800e5b8:	e853 3f00 	ldrex	r3, [r3]
 800e5bc:	617b      	str	r3, [r7, #20]
   return(result);
 800e5be:	697b      	ldr	r3, [r7, #20]
 800e5c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e5c4:	653b      	str	r3, [r7, #80]	@ 0x50
 800e5c6:	68fb      	ldr	r3, [r7, #12]
 800e5c8:	681b      	ldr	r3, [r3, #0]
 800e5ca:	3314      	adds	r3, #20
 800e5cc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e5ce:	627a      	str	r2, [r7, #36]	@ 0x24
 800e5d0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e5d2:	6a39      	ldr	r1, [r7, #32]
 800e5d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e5d6:	e841 2300 	strex	r3, r2, [r1]
 800e5da:	61fb      	str	r3, [r7, #28]
   return(result);
 800e5dc:	69fb      	ldr	r3, [r7, #28]
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	d1e5      	bne.n	800e5ae <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 800e5e2:	2300      	movs	r3, #0
}
 800e5e4:	4618      	mov	r0, r3
 800e5e6:	3760      	adds	r7, #96	@ 0x60
 800e5e8:	46bd      	mov	sp, r7
 800e5ea:	bd80      	pop	{r7, pc}
 800e5ec:	0800e1ff 	.word	0x0800e1ff
 800e5f0:	0800e32b 	.word	0x0800e32b
 800e5f4:	0800e367 	.word	0x0800e367

0800e5f8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800e5f8:	b480      	push	{r7}
 800e5fa:	b089      	sub	sp, #36	@ 0x24
 800e5fc:	af00      	add	r7, sp, #0
 800e5fe:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	681b      	ldr	r3, [r3, #0]
 800e604:	330c      	adds	r3, #12
 800e606:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e608:	68fb      	ldr	r3, [r7, #12]
 800e60a:	e853 3f00 	ldrex	r3, [r3]
 800e60e:	60bb      	str	r3, [r7, #8]
   return(result);
 800e610:	68bb      	ldr	r3, [r7, #8]
 800e612:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800e616:	61fb      	str	r3, [r7, #28]
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	681b      	ldr	r3, [r3, #0]
 800e61c:	330c      	adds	r3, #12
 800e61e:	69fa      	ldr	r2, [r7, #28]
 800e620:	61ba      	str	r2, [r7, #24]
 800e622:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e624:	6979      	ldr	r1, [r7, #20]
 800e626:	69ba      	ldr	r2, [r7, #24]
 800e628:	e841 2300 	strex	r3, r2, [r1]
 800e62c:	613b      	str	r3, [r7, #16]
   return(result);
 800e62e:	693b      	ldr	r3, [r7, #16]
 800e630:	2b00      	cmp	r3, #0
 800e632:	d1e5      	bne.n	800e600 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	2220      	movs	r2, #32
 800e638:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800e63c:	bf00      	nop
 800e63e:	3724      	adds	r7, #36	@ 0x24
 800e640:	46bd      	mov	sp, r7
 800e642:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e646:	4770      	bx	lr

0800e648 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e648:	b480      	push	{r7}
 800e64a:	b095      	sub	sp, #84	@ 0x54
 800e64c:	af00      	add	r7, sp, #0
 800e64e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	681b      	ldr	r3, [r3, #0]
 800e654:	330c      	adds	r3, #12
 800e656:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e658:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e65a:	e853 3f00 	ldrex	r3, [r3]
 800e65e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e662:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e666:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	681b      	ldr	r3, [r3, #0]
 800e66c:	330c      	adds	r3, #12
 800e66e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e670:	643a      	str	r2, [r7, #64]	@ 0x40
 800e672:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e674:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e676:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e678:	e841 2300 	strex	r3, r2, [r1]
 800e67c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e67e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e680:	2b00      	cmp	r3, #0
 800e682:	d1e5      	bne.n	800e650 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	681b      	ldr	r3, [r3, #0]
 800e688:	3314      	adds	r3, #20
 800e68a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e68c:	6a3b      	ldr	r3, [r7, #32]
 800e68e:	e853 3f00 	ldrex	r3, [r3]
 800e692:	61fb      	str	r3, [r7, #28]
   return(result);
 800e694:	69fb      	ldr	r3, [r7, #28]
 800e696:	f023 0301 	bic.w	r3, r3, #1
 800e69a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	681b      	ldr	r3, [r3, #0]
 800e6a0:	3314      	adds	r3, #20
 800e6a2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e6a4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e6a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e6a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e6aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e6ac:	e841 2300 	strex	r3, r2, [r1]
 800e6b0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e6b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6b4:	2b00      	cmp	r3, #0
 800e6b6:	d1e5      	bne.n	800e684 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e6bc:	2b01      	cmp	r3, #1
 800e6be:	d119      	bne.n	800e6f4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	681b      	ldr	r3, [r3, #0]
 800e6c4:	330c      	adds	r3, #12
 800e6c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e6c8:	68fb      	ldr	r3, [r7, #12]
 800e6ca:	e853 3f00 	ldrex	r3, [r3]
 800e6ce:	60bb      	str	r3, [r7, #8]
   return(result);
 800e6d0:	68bb      	ldr	r3, [r7, #8]
 800e6d2:	f023 0310 	bic.w	r3, r3, #16
 800e6d6:	647b      	str	r3, [r7, #68]	@ 0x44
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	681b      	ldr	r3, [r3, #0]
 800e6dc:	330c      	adds	r3, #12
 800e6de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e6e0:	61ba      	str	r2, [r7, #24]
 800e6e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e6e4:	6979      	ldr	r1, [r7, #20]
 800e6e6:	69ba      	ldr	r2, [r7, #24]
 800e6e8:	e841 2300 	strex	r3, r2, [r1]
 800e6ec:	613b      	str	r3, [r7, #16]
   return(result);
 800e6ee:	693b      	ldr	r3, [r7, #16]
 800e6f0:	2b00      	cmp	r3, #0
 800e6f2:	d1e5      	bne.n	800e6c0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	2220      	movs	r2, #32
 800e6f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	2200      	movs	r2, #0
 800e700:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800e702:	bf00      	nop
 800e704:	3754      	adds	r7, #84	@ 0x54
 800e706:	46bd      	mov	sp, r7
 800e708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e70c:	4770      	bx	lr

0800e70e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e70e:	b580      	push	{r7, lr}
 800e710:	b084      	sub	sp, #16
 800e712:	af00      	add	r7, sp, #0
 800e714:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e71a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800e71c:	68fb      	ldr	r3, [r7, #12]
 800e71e:	2200      	movs	r2, #0
 800e720:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e722:	68f8      	ldr	r0, [r7, #12]
 800e724:	f7ff fcfa 	bl	800e11c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e728:	bf00      	nop
 800e72a:	3710      	adds	r7, #16
 800e72c:	46bd      	mov	sp, r7
 800e72e:	bd80      	pop	{r7, pc}

0800e730 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800e730:	b480      	push	{r7}
 800e732:	b085      	sub	sp, #20
 800e734:	af00      	add	r7, sp, #0
 800e736:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e73e:	b2db      	uxtb	r3, r3
 800e740:	2b21      	cmp	r3, #33	@ 0x21
 800e742:	d13e      	bne.n	800e7c2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	689b      	ldr	r3, [r3, #8]
 800e748:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e74c:	d114      	bne.n	800e778 <UART_Transmit_IT+0x48>
 800e74e:	687b      	ldr	r3, [r7, #4]
 800e750:	691b      	ldr	r3, [r3, #16]
 800e752:	2b00      	cmp	r3, #0
 800e754:	d110      	bne.n	800e778 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	6a1b      	ldr	r3, [r3, #32]
 800e75a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800e75c:	68fb      	ldr	r3, [r7, #12]
 800e75e:	881b      	ldrh	r3, [r3, #0]
 800e760:	461a      	mov	r2, r3
 800e762:	687b      	ldr	r3, [r7, #4]
 800e764:	681b      	ldr	r3, [r3, #0]
 800e766:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e76a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800e76c:	687b      	ldr	r3, [r7, #4]
 800e76e:	6a1b      	ldr	r3, [r3, #32]
 800e770:	1c9a      	adds	r2, r3, #2
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	621a      	str	r2, [r3, #32]
 800e776:	e008      	b.n	800e78a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	6a1b      	ldr	r3, [r3, #32]
 800e77c:	1c59      	adds	r1, r3, #1
 800e77e:	687a      	ldr	r2, [r7, #4]
 800e780:	6211      	str	r1, [r2, #32]
 800e782:	781a      	ldrb	r2, [r3, #0]
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	681b      	ldr	r3, [r3, #0]
 800e788:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800e78e:	b29b      	uxth	r3, r3
 800e790:	3b01      	subs	r3, #1
 800e792:	b29b      	uxth	r3, r3
 800e794:	687a      	ldr	r2, [r7, #4]
 800e796:	4619      	mov	r1, r3
 800e798:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800e79a:	2b00      	cmp	r3, #0
 800e79c:	d10f      	bne.n	800e7be <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	681b      	ldr	r3, [r3, #0]
 800e7a2:	68da      	ldr	r2, [r3, #12]
 800e7a4:	687b      	ldr	r3, [r7, #4]
 800e7a6:	681b      	ldr	r3, [r3, #0]
 800e7a8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800e7ac:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	681b      	ldr	r3, [r3, #0]
 800e7b2:	68da      	ldr	r2, [r3, #12]
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	681b      	ldr	r3, [r3, #0]
 800e7b8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e7bc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800e7be:	2300      	movs	r3, #0
 800e7c0:	e000      	b.n	800e7c4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800e7c2:	2302      	movs	r3, #2
  }
}
 800e7c4:	4618      	mov	r0, r3
 800e7c6:	3714      	adds	r7, #20
 800e7c8:	46bd      	mov	sp, r7
 800e7ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7ce:	4770      	bx	lr

0800e7d0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800e7d0:	b580      	push	{r7, lr}
 800e7d2:	b082      	sub	sp, #8
 800e7d4:	af00      	add	r7, sp, #0
 800e7d6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	681b      	ldr	r3, [r3, #0]
 800e7dc:	68da      	ldr	r2, [r3, #12]
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	681b      	ldr	r3, [r3, #0]
 800e7e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e7e6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	2220      	movs	r2, #32
 800e7ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800e7f0:	6878      	ldr	r0, [r7, #4]
 800e7f2:	f7f6 fff7 	bl	80057e4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800e7f6:	2300      	movs	r3, #0
}
 800e7f8:	4618      	mov	r0, r3
 800e7fa:	3708      	adds	r7, #8
 800e7fc:	46bd      	mov	sp, r7
 800e7fe:	bd80      	pop	{r7, pc}

0800e800 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800e800:	b580      	push	{r7, lr}
 800e802:	b08c      	sub	sp, #48	@ 0x30
 800e804:	af00      	add	r7, sp, #0
 800e806:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800e808:	2300      	movs	r3, #0
 800e80a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800e80c:	2300      	movs	r3, #0
 800e80e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e816:	b2db      	uxtb	r3, r3
 800e818:	2b22      	cmp	r3, #34	@ 0x22
 800e81a:	f040 80aa 	bne.w	800e972 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e81e:	687b      	ldr	r3, [r7, #4]
 800e820:	689b      	ldr	r3, [r3, #8]
 800e822:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e826:	d115      	bne.n	800e854 <UART_Receive_IT+0x54>
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	691b      	ldr	r3, [r3, #16]
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	d111      	bne.n	800e854 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e834:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800e836:	687b      	ldr	r3, [r7, #4]
 800e838:	681b      	ldr	r3, [r3, #0]
 800e83a:	685b      	ldr	r3, [r3, #4]
 800e83c:	b29b      	uxth	r3, r3
 800e83e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e842:	b29a      	uxth	r2, r3
 800e844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e846:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e84c:	1c9a      	adds	r2, r3, #2
 800e84e:	687b      	ldr	r3, [r7, #4]
 800e850:	629a      	str	r2, [r3, #40]	@ 0x28
 800e852:	e024      	b.n	800e89e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e858:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	689b      	ldr	r3, [r3, #8]
 800e85e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e862:	d007      	beq.n	800e874 <UART_Receive_IT+0x74>
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	689b      	ldr	r3, [r3, #8]
 800e868:	2b00      	cmp	r3, #0
 800e86a:	d10a      	bne.n	800e882 <UART_Receive_IT+0x82>
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	691b      	ldr	r3, [r3, #16]
 800e870:	2b00      	cmp	r3, #0
 800e872:	d106      	bne.n	800e882 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	681b      	ldr	r3, [r3, #0]
 800e878:	685b      	ldr	r3, [r3, #4]
 800e87a:	b2da      	uxtb	r2, r3
 800e87c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e87e:	701a      	strb	r2, [r3, #0]
 800e880:	e008      	b.n	800e894 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	681b      	ldr	r3, [r3, #0]
 800e886:	685b      	ldr	r3, [r3, #4]
 800e888:	b2db      	uxtb	r3, r3
 800e88a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e88e:	b2da      	uxtb	r2, r3
 800e890:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e892:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e898:	1c5a      	adds	r2, r3, #1
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800e8a2:	b29b      	uxth	r3, r3
 800e8a4:	3b01      	subs	r3, #1
 800e8a6:	b29b      	uxth	r3, r3
 800e8a8:	687a      	ldr	r2, [r7, #4]
 800e8aa:	4619      	mov	r1, r3
 800e8ac:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800e8ae:	2b00      	cmp	r3, #0
 800e8b0:	d15d      	bne.n	800e96e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	681b      	ldr	r3, [r3, #0]
 800e8b6:	68da      	ldr	r2, [r3, #12]
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	681b      	ldr	r3, [r3, #0]
 800e8bc:	f022 0220 	bic.w	r2, r2, #32
 800e8c0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	681b      	ldr	r3, [r3, #0]
 800e8c6:	68da      	ldr	r2, [r3, #12]
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	681b      	ldr	r3, [r3, #0]
 800e8cc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800e8d0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	681b      	ldr	r3, [r3, #0]
 800e8d6:	695a      	ldr	r2, [r3, #20]
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	681b      	ldr	r3, [r3, #0]
 800e8dc:	f022 0201 	bic.w	r2, r2, #1
 800e8e0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e8e2:	687b      	ldr	r3, [r7, #4]
 800e8e4:	2220      	movs	r2, #32
 800e8e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	2200      	movs	r2, #0
 800e8ee:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e8f4:	2b01      	cmp	r3, #1
 800e8f6:	d135      	bne.n	800e964 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	2200      	movs	r2, #0
 800e8fc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	681b      	ldr	r3, [r3, #0]
 800e902:	330c      	adds	r3, #12
 800e904:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e906:	697b      	ldr	r3, [r7, #20]
 800e908:	e853 3f00 	ldrex	r3, [r3]
 800e90c:	613b      	str	r3, [r7, #16]
   return(result);
 800e90e:	693b      	ldr	r3, [r7, #16]
 800e910:	f023 0310 	bic.w	r3, r3, #16
 800e914:	627b      	str	r3, [r7, #36]	@ 0x24
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	681b      	ldr	r3, [r3, #0]
 800e91a:	330c      	adds	r3, #12
 800e91c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e91e:	623a      	str	r2, [r7, #32]
 800e920:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e922:	69f9      	ldr	r1, [r7, #28]
 800e924:	6a3a      	ldr	r2, [r7, #32]
 800e926:	e841 2300 	strex	r3, r2, [r1]
 800e92a:	61bb      	str	r3, [r7, #24]
   return(result);
 800e92c:	69bb      	ldr	r3, [r7, #24]
 800e92e:	2b00      	cmp	r3, #0
 800e930:	d1e5      	bne.n	800e8fe <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	681b      	ldr	r3, [r3, #0]
 800e936:	681b      	ldr	r3, [r3, #0]
 800e938:	f003 0310 	and.w	r3, r3, #16
 800e93c:	2b10      	cmp	r3, #16
 800e93e:	d10a      	bne.n	800e956 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800e940:	2300      	movs	r3, #0
 800e942:	60fb      	str	r3, [r7, #12]
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	681b      	ldr	r3, [r3, #0]
 800e948:	681b      	ldr	r3, [r3, #0]
 800e94a:	60fb      	str	r3, [r7, #12]
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	681b      	ldr	r3, [r3, #0]
 800e950:	685b      	ldr	r3, [r3, #4]
 800e952:	60fb      	str	r3, [r7, #12]
 800e954:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e956:	687b      	ldr	r3, [r7, #4]
 800e958:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800e95a:	4619      	mov	r1, r3
 800e95c:	6878      	ldr	r0, [r7, #4]
 800e95e:	f7ff fbe7 	bl	800e130 <HAL_UARTEx_RxEventCallback>
 800e962:	e002      	b.n	800e96a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800e964:	6878      	ldr	r0, [r7, #4]
 800e966:	f7f5 ff0b 	bl	8004780 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800e96a:	2300      	movs	r3, #0
 800e96c:	e002      	b.n	800e974 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800e96e:	2300      	movs	r3, #0
 800e970:	e000      	b.n	800e974 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800e972:	2302      	movs	r3, #2
  }
}
 800e974:	4618      	mov	r0, r3
 800e976:	3730      	adds	r7, #48	@ 0x30
 800e978:	46bd      	mov	sp, r7
 800e97a:	bd80      	pop	{r7, pc}

0800e97c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e97c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e980:	b0c0      	sub	sp, #256	@ 0x100
 800e982:	af00      	add	r7, sp, #0
 800e984:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e988:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e98c:	681b      	ldr	r3, [r3, #0]
 800e98e:	691b      	ldr	r3, [r3, #16]
 800e990:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800e994:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e998:	68d9      	ldr	r1, [r3, #12]
 800e99a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e99e:	681a      	ldr	r2, [r3, #0]
 800e9a0:	ea40 0301 	orr.w	r3, r0, r1
 800e9a4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800e9a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e9aa:	689a      	ldr	r2, [r3, #8]
 800e9ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e9b0:	691b      	ldr	r3, [r3, #16]
 800e9b2:	431a      	orrs	r2, r3
 800e9b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e9b8:	695b      	ldr	r3, [r3, #20]
 800e9ba:	431a      	orrs	r2, r3
 800e9bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e9c0:	69db      	ldr	r3, [r3, #28]
 800e9c2:	4313      	orrs	r3, r2
 800e9c4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800e9c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e9cc:	681b      	ldr	r3, [r3, #0]
 800e9ce:	68db      	ldr	r3, [r3, #12]
 800e9d0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800e9d4:	f021 010c 	bic.w	r1, r1, #12
 800e9d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e9dc:	681a      	ldr	r2, [r3, #0]
 800e9de:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800e9e2:	430b      	orrs	r3, r1
 800e9e4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800e9e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e9ea:	681b      	ldr	r3, [r3, #0]
 800e9ec:	695b      	ldr	r3, [r3, #20]
 800e9ee:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800e9f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e9f6:	6999      	ldr	r1, [r3, #24]
 800e9f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e9fc:	681a      	ldr	r2, [r3, #0]
 800e9fe:	ea40 0301 	orr.w	r3, r0, r1
 800ea02:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800ea04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ea08:	681a      	ldr	r2, [r3, #0]
 800ea0a:	4b8f      	ldr	r3, [pc, #572]	@ (800ec48 <UART_SetConfig+0x2cc>)
 800ea0c:	429a      	cmp	r2, r3
 800ea0e:	d005      	beq.n	800ea1c <UART_SetConfig+0xa0>
 800ea10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ea14:	681a      	ldr	r2, [r3, #0]
 800ea16:	4b8d      	ldr	r3, [pc, #564]	@ (800ec4c <UART_SetConfig+0x2d0>)
 800ea18:	429a      	cmp	r2, r3
 800ea1a:	d104      	bne.n	800ea26 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800ea1c:	f7fd fd32 	bl	800c484 <HAL_RCC_GetPCLK2Freq>
 800ea20:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800ea24:	e003      	b.n	800ea2e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800ea26:	f7fd fd19 	bl	800c45c <HAL_RCC_GetPCLK1Freq>
 800ea2a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ea2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ea32:	69db      	ldr	r3, [r3, #28]
 800ea34:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ea38:	f040 810c 	bne.w	800ec54 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800ea3c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ea40:	2200      	movs	r2, #0
 800ea42:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800ea46:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800ea4a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800ea4e:	4622      	mov	r2, r4
 800ea50:	462b      	mov	r3, r5
 800ea52:	1891      	adds	r1, r2, r2
 800ea54:	65b9      	str	r1, [r7, #88]	@ 0x58
 800ea56:	415b      	adcs	r3, r3
 800ea58:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ea5a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800ea5e:	4621      	mov	r1, r4
 800ea60:	eb12 0801 	adds.w	r8, r2, r1
 800ea64:	4629      	mov	r1, r5
 800ea66:	eb43 0901 	adc.w	r9, r3, r1
 800ea6a:	f04f 0200 	mov.w	r2, #0
 800ea6e:	f04f 0300 	mov.w	r3, #0
 800ea72:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800ea76:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800ea7a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800ea7e:	4690      	mov	r8, r2
 800ea80:	4699      	mov	r9, r3
 800ea82:	4623      	mov	r3, r4
 800ea84:	eb18 0303 	adds.w	r3, r8, r3
 800ea88:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800ea8c:	462b      	mov	r3, r5
 800ea8e:	eb49 0303 	adc.w	r3, r9, r3
 800ea92:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800ea96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ea9a:	685b      	ldr	r3, [r3, #4]
 800ea9c:	2200      	movs	r2, #0
 800ea9e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800eaa2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800eaa6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800eaaa:	460b      	mov	r3, r1
 800eaac:	18db      	adds	r3, r3, r3
 800eaae:	653b      	str	r3, [r7, #80]	@ 0x50
 800eab0:	4613      	mov	r3, r2
 800eab2:	eb42 0303 	adc.w	r3, r2, r3
 800eab6:	657b      	str	r3, [r7, #84]	@ 0x54
 800eab8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800eabc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800eac0:	f7f2 fa60 	bl	8000f84 <__aeabi_uldivmod>
 800eac4:	4602      	mov	r2, r0
 800eac6:	460b      	mov	r3, r1
 800eac8:	4b61      	ldr	r3, [pc, #388]	@ (800ec50 <UART_SetConfig+0x2d4>)
 800eaca:	fba3 2302 	umull	r2, r3, r3, r2
 800eace:	095b      	lsrs	r3, r3, #5
 800ead0:	011c      	lsls	r4, r3, #4
 800ead2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ead6:	2200      	movs	r2, #0
 800ead8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800eadc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800eae0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800eae4:	4642      	mov	r2, r8
 800eae6:	464b      	mov	r3, r9
 800eae8:	1891      	adds	r1, r2, r2
 800eaea:	64b9      	str	r1, [r7, #72]	@ 0x48
 800eaec:	415b      	adcs	r3, r3
 800eaee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800eaf0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800eaf4:	4641      	mov	r1, r8
 800eaf6:	eb12 0a01 	adds.w	sl, r2, r1
 800eafa:	4649      	mov	r1, r9
 800eafc:	eb43 0b01 	adc.w	fp, r3, r1
 800eb00:	f04f 0200 	mov.w	r2, #0
 800eb04:	f04f 0300 	mov.w	r3, #0
 800eb08:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800eb0c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800eb10:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800eb14:	4692      	mov	sl, r2
 800eb16:	469b      	mov	fp, r3
 800eb18:	4643      	mov	r3, r8
 800eb1a:	eb1a 0303 	adds.w	r3, sl, r3
 800eb1e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800eb22:	464b      	mov	r3, r9
 800eb24:	eb4b 0303 	adc.w	r3, fp, r3
 800eb28:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800eb2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800eb30:	685b      	ldr	r3, [r3, #4]
 800eb32:	2200      	movs	r2, #0
 800eb34:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800eb38:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800eb3c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800eb40:	460b      	mov	r3, r1
 800eb42:	18db      	adds	r3, r3, r3
 800eb44:	643b      	str	r3, [r7, #64]	@ 0x40
 800eb46:	4613      	mov	r3, r2
 800eb48:	eb42 0303 	adc.w	r3, r2, r3
 800eb4c:	647b      	str	r3, [r7, #68]	@ 0x44
 800eb4e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800eb52:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800eb56:	f7f2 fa15 	bl	8000f84 <__aeabi_uldivmod>
 800eb5a:	4602      	mov	r2, r0
 800eb5c:	460b      	mov	r3, r1
 800eb5e:	4611      	mov	r1, r2
 800eb60:	4b3b      	ldr	r3, [pc, #236]	@ (800ec50 <UART_SetConfig+0x2d4>)
 800eb62:	fba3 2301 	umull	r2, r3, r3, r1
 800eb66:	095b      	lsrs	r3, r3, #5
 800eb68:	2264      	movs	r2, #100	@ 0x64
 800eb6a:	fb02 f303 	mul.w	r3, r2, r3
 800eb6e:	1acb      	subs	r3, r1, r3
 800eb70:	00db      	lsls	r3, r3, #3
 800eb72:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800eb76:	4b36      	ldr	r3, [pc, #216]	@ (800ec50 <UART_SetConfig+0x2d4>)
 800eb78:	fba3 2302 	umull	r2, r3, r3, r2
 800eb7c:	095b      	lsrs	r3, r3, #5
 800eb7e:	005b      	lsls	r3, r3, #1
 800eb80:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800eb84:	441c      	add	r4, r3
 800eb86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800eb8a:	2200      	movs	r2, #0
 800eb8c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800eb90:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800eb94:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800eb98:	4642      	mov	r2, r8
 800eb9a:	464b      	mov	r3, r9
 800eb9c:	1891      	adds	r1, r2, r2
 800eb9e:	63b9      	str	r1, [r7, #56]	@ 0x38
 800eba0:	415b      	adcs	r3, r3
 800eba2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800eba4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800eba8:	4641      	mov	r1, r8
 800ebaa:	1851      	adds	r1, r2, r1
 800ebac:	6339      	str	r1, [r7, #48]	@ 0x30
 800ebae:	4649      	mov	r1, r9
 800ebb0:	414b      	adcs	r3, r1
 800ebb2:	637b      	str	r3, [r7, #52]	@ 0x34
 800ebb4:	f04f 0200 	mov.w	r2, #0
 800ebb8:	f04f 0300 	mov.w	r3, #0
 800ebbc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800ebc0:	4659      	mov	r1, fp
 800ebc2:	00cb      	lsls	r3, r1, #3
 800ebc4:	4651      	mov	r1, sl
 800ebc6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ebca:	4651      	mov	r1, sl
 800ebcc:	00ca      	lsls	r2, r1, #3
 800ebce:	4610      	mov	r0, r2
 800ebd0:	4619      	mov	r1, r3
 800ebd2:	4603      	mov	r3, r0
 800ebd4:	4642      	mov	r2, r8
 800ebd6:	189b      	adds	r3, r3, r2
 800ebd8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ebdc:	464b      	mov	r3, r9
 800ebde:	460a      	mov	r2, r1
 800ebe0:	eb42 0303 	adc.w	r3, r2, r3
 800ebe4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ebe8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ebec:	685b      	ldr	r3, [r3, #4]
 800ebee:	2200      	movs	r2, #0
 800ebf0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ebf4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800ebf8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800ebfc:	460b      	mov	r3, r1
 800ebfe:	18db      	adds	r3, r3, r3
 800ec00:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ec02:	4613      	mov	r3, r2
 800ec04:	eb42 0303 	adc.w	r3, r2, r3
 800ec08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ec0a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800ec0e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800ec12:	f7f2 f9b7 	bl	8000f84 <__aeabi_uldivmod>
 800ec16:	4602      	mov	r2, r0
 800ec18:	460b      	mov	r3, r1
 800ec1a:	4b0d      	ldr	r3, [pc, #52]	@ (800ec50 <UART_SetConfig+0x2d4>)
 800ec1c:	fba3 1302 	umull	r1, r3, r3, r2
 800ec20:	095b      	lsrs	r3, r3, #5
 800ec22:	2164      	movs	r1, #100	@ 0x64
 800ec24:	fb01 f303 	mul.w	r3, r1, r3
 800ec28:	1ad3      	subs	r3, r2, r3
 800ec2a:	00db      	lsls	r3, r3, #3
 800ec2c:	3332      	adds	r3, #50	@ 0x32
 800ec2e:	4a08      	ldr	r2, [pc, #32]	@ (800ec50 <UART_SetConfig+0x2d4>)
 800ec30:	fba2 2303 	umull	r2, r3, r2, r3
 800ec34:	095b      	lsrs	r3, r3, #5
 800ec36:	f003 0207 	and.w	r2, r3, #7
 800ec3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ec3e:	681b      	ldr	r3, [r3, #0]
 800ec40:	4422      	add	r2, r4
 800ec42:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800ec44:	e106      	b.n	800ee54 <UART_SetConfig+0x4d8>
 800ec46:	bf00      	nop
 800ec48:	40011000 	.word	0x40011000
 800ec4c:	40011400 	.word	0x40011400
 800ec50:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ec54:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ec58:	2200      	movs	r2, #0
 800ec5a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ec5e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800ec62:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800ec66:	4642      	mov	r2, r8
 800ec68:	464b      	mov	r3, r9
 800ec6a:	1891      	adds	r1, r2, r2
 800ec6c:	6239      	str	r1, [r7, #32]
 800ec6e:	415b      	adcs	r3, r3
 800ec70:	627b      	str	r3, [r7, #36]	@ 0x24
 800ec72:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ec76:	4641      	mov	r1, r8
 800ec78:	1854      	adds	r4, r2, r1
 800ec7a:	4649      	mov	r1, r9
 800ec7c:	eb43 0501 	adc.w	r5, r3, r1
 800ec80:	f04f 0200 	mov.w	r2, #0
 800ec84:	f04f 0300 	mov.w	r3, #0
 800ec88:	00eb      	lsls	r3, r5, #3
 800ec8a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800ec8e:	00e2      	lsls	r2, r4, #3
 800ec90:	4614      	mov	r4, r2
 800ec92:	461d      	mov	r5, r3
 800ec94:	4643      	mov	r3, r8
 800ec96:	18e3      	adds	r3, r4, r3
 800ec98:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ec9c:	464b      	mov	r3, r9
 800ec9e:	eb45 0303 	adc.w	r3, r5, r3
 800eca2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800eca6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ecaa:	685b      	ldr	r3, [r3, #4]
 800ecac:	2200      	movs	r2, #0
 800ecae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ecb2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800ecb6:	f04f 0200 	mov.w	r2, #0
 800ecba:	f04f 0300 	mov.w	r3, #0
 800ecbe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800ecc2:	4629      	mov	r1, r5
 800ecc4:	008b      	lsls	r3, r1, #2
 800ecc6:	4621      	mov	r1, r4
 800ecc8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800eccc:	4621      	mov	r1, r4
 800ecce:	008a      	lsls	r2, r1, #2
 800ecd0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800ecd4:	f7f2 f956 	bl	8000f84 <__aeabi_uldivmod>
 800ecd8:	4602      	mov	r2, r0
 800ecda:	460b      	mov	r3, r1
 800ecdc:	4b60      	ldr	r3, [pc, #384]	@ (800ee60 <UART_SetConfig+0x4e4>)
 800ecde:	fba3 2302 	umull	r2, r3, r3, r2
 800ece2:	095b      	lsrs	r3, r3, #5
 800ece4:	011c      	lsls	r4, r3, #4
 800ece6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ecea:	2200      	movs	r2, #0
 800ecec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ecf0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800ecf4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800ecf8:	4642      	mov	r2, r8
 800ecfa:	464b      	mov	r3, r9
 800ecfc:	1891      	adds	r1, r2, r2
 800ecfe:	61b9      	str	r1, [r7, #24]
 800ed00:	415b      	adcs	r3, r3
 800ed02:	61fb      	str	r3, [r7, #28]
 800ed04:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ed08:	4641      	mov	r1, r8
 800ed0a:	1851      	adds	r1, r2, r1
 800ed0c:	6139      	str	r1, [r7, #16]
 800ed0e:	4649      	mov	r1, r9
 800ed10:	414b      	adcs	r3, r1
 800ed12:	617b      	str	r3, [r7, #20]
 800ed14:	f04f 0200 	mov.w	r2, #0
 800ed18:	f04f 0300 	mov.w	r3, #0
 800ed1c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800ed20:	4659      	mov	r1, fp
 800ed22:	00cb      	lsls	r3, r1, #3
 800ed24:	4651      	mov	r1, sl
 800ed26:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ed2a:	4651      	mov	r1, sl
 800ed2c:	00ca      	lsls	r2, r1, #3
 800ed2e:	4610      	mov	r0, r2
 800ed30:	4619      	mov	r1, r3
 800ed32:	4603      	mov	r3, r0
 800ed34:	4642      	mov	r2, r8
 800ed36:	189b      	adds	r3, r3, r2
 800ed38:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ed3c:	464b      	mov	r3, r9
 800ed3e:	460a      	mov	r2, r1
 800ed40:	eb42 0303 	adc.w	r3, r2, r3
 800ed44:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ed48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ed4c:	685b      	ldr	r3, [r3, #4]
 800ed4e:	2200      	movs	r2, #0
 800ed50:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ed52:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800ed54:	f04f 0200 	mov.w	r2, #0
 800ed58:	f04f 0300 	mov.w	r3, #0
 800ed5c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800ed60:	4649      	mov	r1, r9
 800ed62:	008b      	lsls	r3, r1, #2
 800ed64:	4641      	mov	r1, r8
 800ed66:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ed6a:	4641      	mov	r1, r8
 800ed6c:	008a      	lsls	r2, r1, #2
 800ed6e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800ed72:	f7f2 f907 	bl	8000f84 <__aeabi_uldivmod>
 800ed76:	4602      	mov	r2, r0
 800ed78:	460b      	mov	r3, r1
 800ed7a:	4611      	mov	r1, r2
 800ed7c:	4b38      	ldr	r3, [pc, #224]	@ (800ee60 <UART_SetConfig+0x4e4>)
 800ed7e:	fba3 2301 	umull	r2, r3, r3, r1
 800ed82:	095b      	lsrs	r3, r3, #5
 800ed84:	2264      	movs	r2, #100	@ 0x64
 800ed86:	fb02 f303 	mul.w	r3, r2, r3
 800ed8a:	1acb      	subs	r3, r1, r3
 800ed8c:	011b      	lsls	r3, r3, #4
 800ed8e:	3332      	adds	r3, #50	@ 0x32
 800ed90:	4a33      	ldr	r2, [pc, #204]	@ (800ee60 <UART_SetConfig+0x4e4>)
 800ed92:	fba2 2303 	umull	r2, r3, r2, r3
 800ed96:	095b      	lsrs	r3, r3, #5
 800ed98:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ed9c:	441c      	add	r4, r3
 800ed9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800eda2:	2200      	movs	r2, #0
 800eda4:	673b      	str	r3, [r7, #112]	@ 0x70
 800eda6:	677a      	str	r2, [r7, #116]	@ 0x74
 800eda8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800edac:	4642      	mov	r2, r8
 800edae:	464b      	mov	r3, r9
 800edb0:	1891      	adds	r1, r2, r2
 800edb2:	60b9      	str	r1, [r7, #8]
 800edb4:	415b      	adcs	r3, r3
 800edb6:	60fb      	str	r3, [r7, #12]
 800edb8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800edbc:	4641      	mov	r1, r8
 800edbe:	1851      	adds	r1, r2, r1
 800edc0:	6039      	str	r1, [r7, #0]
 800edc2:	4649      	mov	r1, r9
 800edc4:	414b      	adcs	r3, r1
 800edc6:	607b      	str	r3, [r7, #4]
 800edc8:	f04f 0200 	mov.w	r2, #0
 800edcc:	f04f 0300 	mov.w	r3, #0
 800edd0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800edd4:	4659      	mov	r1, fp
 800edd6:	00cb      	lsls	r3, r1, #3
 800edd8:	4651      	mov	r1, sl
 800edda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800edde:	4651      	mov	r1, sl
 800ede0:	00ca      	lsls	r2, r1, #3
 800ede2:	4610      	mov	r0, r2
 800ede4:	4619      	mov	r1, r3
 800ede6:	4603      	mov	r3, r0
 800ede8:	4642      	mov	r2, r8
 800edea:	189b      	adds	r3, r3, r2
 800edec:	66bb      	str	r3, [r7, #104]	@ 0x68
 800edee:	464b      	mov	r3, r9
 800edf0:	460a      	mov	r2, r1
 800edf2:	eb42 0303 	adc.w	r3, r2, r3
 800edf6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800edf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800edfc:	685b      	ldr	r3, [r3, #4]
 800edfe:	2200      	movs	r2, #0
 800ee00:	663b      	str	r3, [r7, #96]	@ 0x60
 800ee02:	667a      	str	r2, [r7, #100]	@ 0x64
 800ee04:	f04f 0200 	mov.w	r2, #0
 800ee08:	f04f 0300 	mov.w	r3, #0
 800ee0c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800ee10:	4649      	mov	r1, r9
 800ee12:	008b      	lsls	r3, r1, #2
 800ee14:	4641      	mov	r1, r8
 800ee16:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ee1a:	4641      	mov	r1, r8
 800ee1c:	008a      	lsls	r2, r1, #2
 800ee1e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800ee22:	f7f2 f8af 	bl	8000f84 <__aeabi_uldivmod>
 800ee26:	4602      	mov	r2, r0
 800ee28:	460b      	mov	r3, r1
 800ee2a:	4b0d      	ldr	r3, [pc, #52]	@ (800ee60 <UART_SetConfig+0x4e4>)
 800ee2c:	fba3 1302 	umull	r1, r3, r3, r2
 800ee30:	095b      	lsrs	r3, r3, #5
 800ee32:	2164      	movs	r1, #100	@ 0x64
 800ee34:	fb01 f303 	mul.w	r3, r1, r3
 800ee38:	1ad3      	subs	r3, r2, r3
 800ee3a:	011b      	lsls	r3, r3, #4
 800ee3c:	3332      	adds	r3, #50	@ 0x32
 800ee3e:	4a08      	ldr	r2, [pc, #32]	@ (800ee60 <UART_SetConfig+0x4e4>)
 800ee40:	fba2 2303 	umull	r2, r3, r2, r3
 800ee44:	095b      	lsrs	r3, r3, #5
 800ee46:	f003 020f 	and.w	r2, r3, #15
 800ee4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ee4e:	681b      	ldr	r3, [r3, #0]
 800ee50:	4422      	add	r2, r4
 800ee52:	609a      	str	r2, [r3, #8]
}
 800ee54:	bf00      	nop
 800ee56:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800ee5a:	46bd      	mov	sp, r7
 800ee5c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ee60:	51eb851f 	.word	0x51eb851f

0800ee64 <calloc>:
 800ee64:	4b02      	ldr	r3, [pc, #8]	@ (800ee70 <calloc+0xc>)
 800ee66:	460a      	mov	r2, r1
 800ee68:	4601      	mov	r1, r0
 800ee6a:	6818      	ldr	r0, [r3, #0]
 800ee6c:	f000 b802 	b.w	800ee74 <_calloc_r>
 800ee70:	20000050 	.word	0x20000050

0800ee74 <_calloc_r>:
 800ee74:	b570      	push	{r4, r5, r6, lr}
 800ee76:	fba1 5402 	umull	r5, r4, r1, r2
 800ee7a:	b93c      	cbnz	r4, 800ee8c <_calloc_r+0x18>
 800ee7c:	4629      	mov	r1, r5
 800ee7e:	f000 f82f 	bl	800eee0 <_malloc_r>
 800ee82:	4606      	mov	r6, r0
 800ee84:	b928      	cbnz	r0, 800ee92 <_calloc_r+0x1e>
 800ee86:	2600      	movs	r6, #0
 800ee88:	4630      	mov	r0, r6
 800ee8a:	bd70      	pop	{r4, r5, r6, pc}
 800ee8c:	220c      	movs	r2, #12
 800ee8e:	6002      	str	r2, [r0, #0]
 800ee90:	e7f9      	b.n	800ee86 <_calloc_r+0x12>
 800ee92:	462a      	mov	r2, r5
 800ee94:	4621      	mov	r1, r4
 800ee96:	f001 f87c 	bl	800ff92 <memset>
 800ee9a:	e7f5      	b.n	800ee88 <_calloc_r+0x14>

0800ee9c <sbrk_aligned>:
 800ee9c:	b570      	push	{r4, r5, r6, lr}
 800ee9e:	4e0f      	ldr	r6, [pc, #60]	@ (800eedc <sbrk_aligned+0x40>)
 800eea0:	460c      	mov	r4, r1
 800eea2:	6831      	ldr	r1, [r6, #0]
 800eea4:	4605      	mov	r5, r0
 800eea6:	b911      	cbnz	r1, 800eeae <sbrk_aligned+0x12>
 800eea8:	f001 f8ca 	bl	8010040 <_sbrk_r>
 800eeac:	6030      	str	r0, [r6, #0]
 800eeae:	4621      	mov	r1, r4
 800eeb0:	4628      	mov	r0, r5
 800eeb2:	f001 f8c5 	bl	8010040 <_sbrk_r>
 800eeb6:	1c43      	adds	r3, r0, #1
 800eeb8:	d103      	bne.n	800eec2 <sbrk_aligned+0x26>
 800eeba:	f04f 34ff 	mov.w	r4, #4294967295
 800eebe:	4620      	mov	r0, r4
 800eec0:	bd70      	pop	{r4, r5, r6, pc}
 800eec2:	1cc4      	adds	r4, r0, #3
 800eec4:	f024 0403 	bic.w	r4, r4, #3
 800eec8:	42a0      	cmp	r0, r4
 800eeca:	d0f8      	beq.n	800eebe <sbrk_aligned+0x22>
 800eecc:	1a21      	subs	r1, r4, r0
 800eece:	4628      	mov	r0, r5
 800eed0:	f001 f8b6 	bl	8010040 <_sbrk_r>
 800eed4:	3001      	adds	r0, #1
 800eed6:	d1f2      	bne.n	800eebe <sbrk_aligned+0x22>
 800eed8:	e7ef      	b.n	800eeba <sbrk_aligned+0x1e>
 800eeda:	bf00      	nop
 800eedc:	200017b0 	.word	0x200017b0

0800eee0 <_malloc_r>:
 800eee0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eee4:	1ccd      	adds	r5, r1, #3
 800eee6:	f025 0503 	bic.w	r5, r5, #3
 800eeea:	3508      	adds	r5, #8
 800eeec:	2d0c      	cmp	r5, #12
 800eeee:	bf38      	it	cc
 800eef0:	250c      	movcc	r5, #12
 800eef2:	2d00      	cmp	r5, #0
 800eef4:	4606      	mov	r6, r0
 800eef6:	db01      	blt.n	800eefc <_malloc_r+0x1c>
 800eef8:	42a9      	cmp	r1, r5
 800eefa:	d904      	bls.n	800ef06 <_malloc_r+0x26>
 800eefc:	230c      	movs	r3, #12
 800eefe:	6033      	str	r3, [r6, #0]
 800ef00:	2000      	movs	r0, #0
 800ef02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ef06:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800efdc <_malloc_r+0xfc>
 800ef0a:	f000 f869 	bl	800efe0 <__malloc_lock>
 800ef0e:	f8d8 3000 	ldr.w	r3, [r8]
 800ef12:	461c      	mov	r4, r3
 800ef14:	bb44      	cbnz	r4, 800ef68 <_malloc_r+0x88>
 800ef16:	4629      	mov	r1, r5
 800ef18:	4630      	mov	r0, r6
 800ef1a:	f7ff ffbf 	bl	800ee9c <sbrk_aligned>
 800ef1e:	1c43      	adds	r3, r0, #1
 800ef20:	4604      	mov	r4, r0
 800ef22:	d158      	bne.n	800efd6 <_malloc_r+0xf6>
 800ef24:	f8d8 4000 	ldr.w	r4, [r8]
 800ef28:	4627      	mov	r7, r4
 800ef2a:	2f00      	cmp	r7, #0
 800ef2c:	d143      	bne.n	800efb6 <_malloc_r+0xd6>
 800ef2e:	2c00      	cmp	r4, #0
 800ef30:	d04b      	beq.n	800efca <_malloc_r+0xea>
 800ef32:	6823      	ldr	r3, [r4, #0]
 800ef34:	4639      	mov	r1, r7
 800ef36:	4630      	mov	r0, r6
 800ef38:	eb04 0903 	add.w	r9, r4, r3
 800ef3c:	f001 f880 	bl	8010040 <_sbrk_r>
 800ef40:	4581      	cmp	r9, r0
 800ef42:	d142      	bne.n	800efca <_malloc_r+0xea>
 800ef44:	6821      	ldr	r1, [r4, #0]
 800ef46:	1a6d      	subs	r5, r5, r1
 800ef48:	4629      	mov	r1, r5
 800ef4a:	4630      	mov	r0, r6
 800ef4c:	f7ff ffa6 	bl	800ee9c <sbrk_aligned>
 800ef50:	3001      	adds	r0, #1
 800ef52:	d03a      	beq.n	800efca <_malloc_r+0xea>
 800ef54:	6823      	ldr	r3, [r4, #0]
 800ef56:	442b      	add	r3, r5
 800ef58:	6023      	str	r3, [r4, #0]
 800ef5a:	f8d8 3000 	ldr.w	r3, [r8]
 800ef5e:	685a      	ldr	r2, [r3, #4]
 800ef60:	bb62      	cbnz	r2, 800efbc <_malloc_r+0xdc>
 800ef62:	f8c8 7000 	str.w	r7, [r8]
 800ef66:	e00f      	b.n	800ef88 <_malloc_r+0xa8>
 800ef68:	6822      	ldr	r2, [r4, #0]
 800ef6a:	1b52      	subs	r2, r2, r5
 800ef6c:	d420      	bmi.n	800efb0 <_malloc_r+0xd0>
 800ef6e:	2a0b      	cmp	r2, #11
 800ef70:	d917      	bls.n	800efa2 <_malloc_r+0xc2>
 800ef72:	1961      	adds	r1, r4, r5
 800ef74:	42a3      	cmp	r3, r4
 800ef76:	6025      	str	r5, [r4, #0]
 800ef78:	bf18      	it	ne
 800ef7a:	6059      	strne	r1, [r3, #4]
 800ef7c:	6863      	ldr	r3, [r4, #4]
 800ef7e:	bf08      	it	eq
 800ef80:	f8c8 1000 	streq.w	r1, [r8]
 800ef84:	5162      	str	r2, [r4, r5]
 800ef86:	604b      	str	r3, [r1, #4]
 800ef88:	4630      	mov	r0, r6
 800ef8a:	f000 f82f 	bl	800efec <__malloc_unlock>
 800ef8e:	f104 000b 	add.w	r0, r4, #11
 800ef92:	1d23      	adds	r3, r4, #4
 800ef94:	f020 0007 	bic.w	r0, r0, #7
 800ef98:	1ac2      	subs	r2, r0, r3
 800ef9a:	bf1c      	itt	ne
 800ef9c:	1a1b      	subne	r3, r3, r0
 800ef9e:	50a3      	strne	r3, [r4, r2]
 800efa0:	e7af      	b.n	800ef02 <_malloc_r+0x22>
 800efa2:	6862      	ldr	r2, [r4, #4]
 800efa4:	42a3      	cmp	r3, r4
 800efa6:	bf0c      	ite	eq
 800efa8:	f8c8 2000 	streq.w	r2, [r8]
 800efac:	605a      	strne	r2, [r3, #4]
 800efae:	e7eb      	b.n	800ef88 <_malloc_r+0xa8>
 800efb0:	4623      	mov	r3, r4
 800efb2:	6864      	ldr	r4, [r4, #4]
 800efb4:	e7ae      	b.n	800ef14 <_malloc_r+0x34>
 800efb6:	463c      	mov	r4, r7
 800efb8:	687f      	ldr	r7, [r7, #4]
 800efba:	e7b6      	b.n	800ef2a <_malloc_r+0x4a>
 800efbc:	461a      	mov	r2, r3
 800efbe:	685b      	ldr	r3, [r3, #4]
 800efc0:	42a3      	cmp	r3, r4
 800efc2:	d1fb      	bne.n	800efbc <_malloc_r+0xdc>
 800efc4:	2300      	movs	r3, #0
 800efc6:	6053      	str	r3, [r2, #4]
 800efc8:	e7de      	b.n	800ef88 <_malloc_r+0xa8>
 800efca:	230c      	movs	r3, #12
 800efcc:	6033      	str	r3, [r6, #0]
 800efce:	4630      	mov	r0, r6
 800efd0:	f000 f80c 	bl	800efec <__malloc_unlock>
 800efd4:	e794      	b.n	800ef00 <_malloc_r+0x20>
 800efd6:	6005      	str	r5, [r0, #0]
 800efd8:	e7d6      	b.n	800ef88 <_malloc_r+0xa8>
 800efda:	bf00      	nop
 800efdc:	200017b4 	.word	0x200017b4

0800efe0 <__malloc_lock>:
 800efe0:	4801      	ldr	r0, [pc, #4]	@ (800efe8 <__malloc_lock+0x8>)
 800efe2:	f001 b87a 	b.w	80100da <__retarget_lock_acquire_recursive>
 800efe6:	bf00      	nop
 800efe8:	200018f8 	.word	0x200018f8

0800efec <__malloc_unlock>:
 800efec:	4801      	ldr	r0, [pc, #4]	@ (800eff4 <__malloc_unlock+0x8>)
 800efee:	f001 b875 	b.w	80100dc <__retarget_lock_release_recursive>
 800eff2:	bf00      	nop
 800eff4:	200018f8 	.word	0x200018f8

0800eff8 <__cvt>:
 800eff8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800effc:	ec57 6b10 	vmov	r6, r7, d0
 800f000:	2f00      	cmp	r7, #0
 800f002:	460c      	mov	r4, r1
 800f004:	4619      	mov	r1, r3
 800f006:	463b      	mov	r3, r7
 800f008:	bfbb      	ittet	lt
 800f00a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800f00e:	461f      	movlt	r7, r3
 800f010:	2300      	movge	r3, #0
 800f012:	232d      	movlt	r3, #45	@ 0x2d
 800f014:	700b      	strb	r3, [r1, #0]
 800f016:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f018:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800f01c:	4691      	mov	r9, r2
 800f01e:	f023 0820 	bic.w	r8, r3, #32
 800f022:	bfbc      	itt	lt
 800f024:	4632      	movlt	r2, r6
 800f026:	4616      	movlt	r6, r2
 800f028:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800f02c:	d005      	beq.n	800f03a <__cvt+0x42>
 800f02e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800f032:	d100      	bne.n	800f036 <__cvt+0x3e>
 800f034:	3401      	adds	r4, #1
 800f036:	2102      	movs	r1, #2
 800f038:	e000      	b.n	800f03c <__cvt+0x44>
 800f03a:	2103      	movs	r1, #3
 800f03c:	ab03      	add	r3, sp, #12
 800f03e:	9301      	str	r3, [sp, #4]
 800f040:	ab02      	add	r3, sp, #8
 800f042:	9300      	str	r3, [sp, #0]
 800f044:	ec47 6b10 	vmov	d0, r6, r7
 800f048:	4653      	mov	r3, sl
 800f04a:	4622      	mov	r2, r4
 800f04c:	f001 f8e4 	bl	8010218 <_dtoa_r>
 800f050:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800f054:	4605      	mov	r5, r0
 800f056:	d119      	bne.n	800f08c <__cvt+0x94>
 800f058:	f019 0f01 	tst.w	r9, #1
 800f05c:	d00e      	beq.n	800f07c <__cvt+0x84>
 800f05e:	eb00 0904 	add.w	r9, r0, r4
 800f062:	2200      	movs	r2, #0
 800f064:	2300      	movs	r3, #0
 800f066:	4630      	mov	r0, r6
 800f068:	4639      	mov	r1, r7
 800f06a:	f7f1 fd4d 	bl	8000b08 <__aeabi_dcmpeq>
 800f06e:	b108      	cbz	r0, 800f074 <__cvt+0x7c>
 800f070:	f8cd 900c 	str.w	r9, [sp, #12]
 800f074:	2230      	movs	r2, #48	@ 0x30
 800f076:	9b03      	ldr	r3, [sp, #12]
 800f078:	454b      	cmp	r3, r9
 800f07a:	d31e      	bcc.n	800f0ba <__cvt+0xc2>
 800f07c:	9b03      	ldr	r3, [sp, #12]
 800f07e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f080:	1b5b      	subs	r3, r3, r5
 800f082:	4628      	mov	r0, r5
 800f084:	6013      	str	r3, [r2, #0]
 800f086:	b004      	add	sp, #16
 800f088:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f08c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800f090:	eb00 0904 	add.w	r9, r0, r4
 800f094:	d1e5      	bne.n	800f062 <__cvt+0x6a>
 800f096:	7803      	ldrb	r3, [r0, #0]
 800f098:	2b30      	cmp	r3, #48	@ 0x30
 800f09a:	d10a      	bne.n	800f0b2 <__cvt+0xba>
 800f09c:	2200      	movs	r2, #0
 800f09e:	2300      	movs	r3, #0
 800f0a0:	4630      	mov	r0, r6
 800f0a2:	4639      	mov	r1, r7
 800f0a4:	f7f1 fd30 	bl	8000b08 <__aeabi_dcmpeq>
 800f0a8:	b918      	cbnz	r0, 800f0b2 <__cvt+0xba>
 800f0aa:	f1c4 0401 	rsb	r4, r4, #1
 800f0ae:	f8ca 4000 	str.w	r4, [sl]
 800f0b2:	f8da 3000 	ldr.w	r3, [sl]
 800f0b6:	4499      	add	r9, r3
 800f0b8:	e7d3      	b.n	800f062 <__cvt+0x6a>
 800f0ba:	1c59      	adds	r1, r3, #1
 800f0bc:	9103      	str	r1, [sp, #12]
 800f0be:	701a      	strb	r2, [r3, #0]
 800f0c0:	e7d9      	b.n	800f076 <__cvt+0x7e>

0800f0c2 <__exponent>:
 800f0c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f0c4:	2900      	cmp	r1, #0
 800f0c6:	bfba      	itte	lt
 800f0c8:	4249      	neglt	r1, r1
 800f0ca:	232d      	movlt	r3, #45	@ 0x2d
 800f0cc:	232b      	movge	r3, #43	@ 0x2b
 800f0ce:	2909      	cmp	r1, #9
 800f0d0:	7002      	strb	r2, [r0, #0]
 800f0d2:	7043      	strb	r3, [r0, #1]
 800f0d4:	dd29      	ble.n	800f12a <__exponent+0x68>
 800f0d6:	f10d 0307 	add.w	r3, sp, #7
 800f0da:	461d      	mov	r5, r3
 800f0dc:	270a      	movs	r7, #10
 800f0de:	461a      	mov	r2, r3
 800f0e0:	fbb1 f6f7 	udiv	r6, r1, r7
 800f0e4:	fb07 1416 	mls	r4, r7, r6, r1
 800f0e8:	3430      	adds	r4, #48	@ 0x30
 800f0ea:	f802 4c01 	strb.w	r4, [r2, #-1]
 800f0ee:	460c      	mov	r4, r1
 800f0f0:	2c63      	cmp	r4, #99	@ 0x63
 800f0f2:	f103 33ff 	add.w	r3, r3, #4294967295
 800f0f6:	4631      	mov	r1, r6
 800f0f8:	dcf1      	bgt.n	800f0de <__exponent+0x1c>
 800f0fa:	3130      	adds	r1, #48	@ 0x30
 800f0fc:	1e94      	subs	r4, r2, #2
 800f0fe:	f803 1c01 	strb.w	r1, [r3, #-1]
 800f102:	1c41      	adds	r1, r0, #1
 800f104:	4623      	mov	r3, r4
 800f106:	42ab      	cmp	r3, r5
 800f108:	d30a      	bcc.n	800f120 <__exponent+0x5e>
 800f10a:	f10d 0309 	add.w	r3, sp, #9
 800f10e:	1a9b      	subs	r3, r3, r2
 800f110:	42ac      	cmp	r4, r5
 800f112:	bf88      	it	hi
 800f114:	2300      	movhi	r3, #0
 800f116:	3302      	adds	r3, #2
 800f118:	4403      	add	r3, r0
 800f11a:	1a18      	subs	r0, r3, r0
 800f11c:	b003      	add	sp, #12
 800f11e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f120:	f813 6b01 	ldrb.w	r6, [r3], #1
 800f124:	f801 6f01 	strb.w	r6, [r1, #1]!
 800f128:	e7ed      	b.n	800f106 <__exponent+0x44>
 800f12a:	2330      	movs	r3, #48	@ 0x30
 800f12c:	3130      	adds	r1, #48	@ 0x30
 800f12e:	7083      	strb	r3, [r0, #2]
 800f130:	70c1      	strb	r1, [r0, #3]
 800f132:	1d03      	adds	r3, r0, #4
 800f134:	e7f1      	b.n	800f11a <__exponent+0x58>
	...

0800f138 <_printf_float>:
 800f138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f13c:	b08d      	sub	sp, #52	@ 0x34
 800f13e:	460c      	mov	r4, r1
 800f140:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800f144:	4616      	mov	r6, r2
 800f146:	461f      	mov	r7, r3
 800f148:	4605      	mov	r5, r0
 800f14a:	f000 ff41 	bl	800ffd0 <_localeconv_r>
 800f14e:	6803      	ldr	r3, [r0, #0]
 800f150:	9304      	str	r3, [sp, #16]
 800f152:	4618      	mov	r0, r3
 800f154:	f7f1 f8ac 	bl	80002b0 <strlen>
 800f158:	2300      	movs	r3, #0
 800f15a:	930a      	str	r3, [sp, #40]	@ 0x28
 800f15c:	f8d8 3000 	ldr.w	r3, [r8]
 800f160:	9005      	str	r0, [sp, #20]
 800f162:	3307      	adds	r3, #7
 800f164:	f023 0307 	bic.w	r3, r3, #7
 800f168:	f103 0208 	add.w	r2, r3, #8
 800f16c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800f170:	f8d4 b000 	ldr.w	fp, [r4]
 800f174:	f8c8 2000 	str.w	r2, [r8]
 800f178:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f17c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800f180:	9307      	str	r3, [sp, #28]
 800f182:	f8cd 8018 	str.w	r8, [sp, #24]
 800f186:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800f18a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f18e:	4b9c      	ldr	r3, [pc, #624]	@ (800f400 <_printf_float+0x2c8>)
 800f190:	f04f 32ff 	mov.w	r2, #4294967295
 800f194:	f7f1 fcea 	bl	8000b6c <__aeabi_dcmpun>
 800f198:	bb70      	cbnz	r0, 800f1f8 <_printf_float+0xc0>
 800f19a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f19e:	4b98      	ldr	r3, [pc, #608]	@ (800f400 <_printf_float+0x2c8>)
 800f1a0:	f04f 32ff 	mov.w	r2, #4294967295
 800f1a4:	f7f1 fcc4 	bl	8000b30 <__aeabi_dcmple>
 800f1a8:	bb30      	cbnz	r0, 800f1f8 <_printf_float+0xc0>
 800f1aa:	2200      	movs	r2, #0
 800f1ac:	2300      	movs	r3, #0
 800f1ae:	4640      	mov	r0, r8
 800f1b0:	4649      	mov	r1, r9
 800f1b2:	f7f1 fcb3 	bl	8000b1c <__aeabi_dcmplt>
 800f1b6:	b110      	cbz	r0, 800f1be <_printf_float+0x86>
 800f1b8:	232d      	movs	r3, #45	@ 0x2d
 800f1ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f1be:	4a91      	ldr	r2, [pc, #580]	@ (800f404 <_printf_float+0x2cc>)
 800f1c0:	4b91      	ldr	r3, [pc, #580]	@ (800f408 <_printf_float+0x2d0>)
 800f1c2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800f1c6:	bf94      	ite	ls
 800f1c8:	4690      	movls	r8, r2
 800f1ca:	4698      	movhi	r8, r3
 800f1cc:	2303      	movs	r3, #3
 800f1ce:	6123      	str	r3, [r4, #16]
 800f1d0:	f02b 0304 	bic.w	r3, fp, #4
 800f1d4:	6023      	str	r3, [r4, #0]
 800f1d6:	f04f 0900 	mov.w	r9, #0
 800f1da:	9700      	str	r7, [sp, #0]
 800f1dc:	4633      	mov	r3, r6
 800f1de:	aa0b      	add	r2, sp, #44	@ 0x2c
 800f1e0:	4621      	mov	r1, r4
 800f1e2:	4628      	mov	r0, r5
 800f1e4:	f000 f9d2 	bl	800f58c <_printf_common>
 800f1e8:	3001      	adds	r0, #1
 800f1ea:	f040 808d 	bne.w	800f308 <_printf_float+0x1d0>
 800f1ee:	f04f 30ff 	mov.w	r0, #4294967295
 800f1f2:	b00d      	add	sp, #52	@ 0x34
 800f1f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1f8:	4642      	mov	r2, r8
 800f1fa:	464b      	mov	r3, r9
 800f1fc:	4640      	mov	r0, r8
 800f1fe:	4649      	mov	r1, r9
 800f200:	f7f1 fcb4 	bl	8000b6c <__aeabi_dcmpun>
 800f204:	b140      	cbz	r0, 800f218 <_printf_float+0xe0>
 800f206:	464b      	mov	r3, r9
 800f208:	2b00      	cmp	r3, #0
 800f20a:	bfbc      	itt	lt
 800f20c:	232d      	movlt	r3, #45	@ 0x2d
 800f20e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800f212:	4a7e      	ldr	r2, [pc, #504]	@ (800f40c <_printf_float+0x2d4>)
 800f214:	4b7e      	ldr	r3, [pc, #504]	@ (800f410 <_printf_float+0x2d8>)
 800f216:	e7d4      	b.n	800f1c2 <_printf_float+0x8a>
 800f218:	6863      	ldr	r3, [r4, #4]
 800f21a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800f21e:	9206      	str	r2, [sp, #24]
 800f220:	1c5a      	adds	r2, r3, #1
 800f222:	d13b      	bne.n	800f29c <_printf_float+0x164>
 800f224:	2306      	movs	r3, #6
 800f226:	6063      	str	r3, [r4, #4]
 800f228:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800f22c:	2300      	movs	r3, #0
 800f22e:	6022      	str	r2, [r4, #0]
 800f230:	9303      	str	r3, [sp, #12]
 800f232:	ab0a      	add	r3, sp, #40	@ 0x28
 800f234:	e9cd a301 	strd	sl, r3, [sp, #4]
 800f238:	ab09      	add	r3, sp, #36	@ 0x24
 800f23a:	9300      	str	r3, [sp, #0]
 800f23c:	6861      	ldr	r1, [r4, #4]
 800f23e:	ec49 8b10 	vmov	d0, r8, r9
 800f242:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800f246:	4628      	mov	r0, r5
 800f248:	f7ff fed6 	bl	800eff8 <__cvt>
 800f24c:	9b06      	ldr	r3, [sp, #24]
 800f24e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f250:	2b47      	cmp	r3, #71	@ 0x47
 800f252:	4680      	mov	r8, r0
 800f254:	d129      	bne.n	800f2aa <_printf_float+0x172>
 800f256:	1cc8      	adds	r0, r1, #3
 800f258:	db02      	blt.n	800f260 <_printf_float+0x128>
 800f25a:	6863      	ldr	r3, [r4, #4]
 800f25c:	4299      	cmp	r1, r3
 800f25e:	dd41      	ble.n	800f2e4 <_printf_float+0x1ac>
 800f260:	f1aa 0a02 	sub.w	sl, sl, #2
 800f264:	fa5f fa8a 	uxtb.w	sl, sl
 800f268:	3901      	subs	r1, #1
 800f26a:	4652      	mov	r2, sl
 800f26c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800f270:	9109      	str	r1, [sp, #36]	@ 0x24
 800f272:	f7ff ff26 	bl	800f0c2 <__exponent>
 800f276:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f278:	1813      	adds	r3, r2, r0
 800f27a:	2a01      	cmp	r2, #1
 800f27c:	4681      	mov	r9, r0
 800f27e:	6123      	str	r3, [r4, #16]
 800f280:	dc02      	bgt.n	800f288 <_printf_float+0x150>
 800f282:	6822      	ldr	r2, [r4, #0]
 800f284:	07d2      	lsls	r2, r2, #31
 800f286:	d501      	bpl.n	800f28c <_printf_float+0x154>
 800f288:	3301      	adds	r3, #1
 800f28a:	6123      	str	r3, [r4, #16]
 800f28c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800f290:	2b00      	cmp	r3, #0
 800f292:	d0a2      	beq.n	800f1da <_printf_float+0xa2>
 800f294:	232d      	movs	r3, #45	@ 0x2d
 800f296:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f29a:	e79e      	b.n	800f1da <_printf_float+0xa2>
 800f29c:	9a06      	ldr	r2, [sp, #24]
 800f29e:	2a47      	cmp	r2, #71	@ 0x47
 800f2a0:	d1c2      	bne.n	800f228 <_printf_float+0xf0>
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	d1c0      	bne.n	800f228 <_printf_float+0xf0>
 800f2a6:	2301      	movs	r3, #1
 800f2a8:	e7bd      	b.n	800f226 <_printf_float+0xee>
 800f2aa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800f2ae:	d9db      	bls.n	800f268 <_printf_float+0x130>
 800f2b0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800f2b4:	d118      	bne.n	800f2e8 <_printf_float+0x1b0>
 800f2b6:	2900      	cmp	r1, #0
 800f2b8:	6863      	ldr	r3, [r4, #4]
 800f2ba:	dd0b      	ble.n	800f2d4 <_printf_float+0x19c>
 800f2bc:	6121      	str	r1, [r4, #16]
 800f2be:	b913      	cbnz	r3, 800f2c6 <_printf_float+0x18e>
 800f2c0:	6822      	ldr	r2, [r4, #0]
 800f2c2:	07d0      	lsls	r0, r2, #31
 800f2c4:	d502      	bpl.n	800f2cc <_printf_float+0x194>
 800f2c6:	3301      	adds	r3, #1
 800f2c8:	440b      	add	r3, r1
 800f2ca:	6123      	str	r3, [r4, #16]
 800f2cc:	65a1      	str	r1, [r4, #88]	@ 0x58
 800f2ce:	f04f 0900 	mov.w	r9, #0
 800f2d2:	e7db      	b.n	800f28c <_printf_float+0x154>
 800f2d4:	b913      	cbnz	r3, 800f2dc <_printf_float+0x1a4>
 800f2d6:	6822      	ldr	r2, [r4, #0]
 800f2d8:	07d2      	lsls	r2, r2, #31
 800f2da:	d501      	bpl.n	800f2e0 <_printf_float+0x1a8>
 800f2dc:	3302      	adds	r3, #2
 800f2de:	e7f4      	b.n	800f2ca <_printf_float+0x192>
 800f2e0:	2301      	movs	r3, #1
 800f2e2:	e7f2      	b.n	800f2ca <_printf_float+0x192>
 800f2e4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800f2e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f2ea:	4299      	cmp	r1, r3
 800f2ec:	db05      	blt.n	800f2fa <_printf_float+0x1c2>
 800f2ee:	6823      	ldr	r3, [r4, #0]
 800f2f0:	6121      	str	r1, [r4, #16]
 800f2f2:	07d8      	lsls	r0, r3, #31
 800f2f4:	d5ea      	bpl.n	800f2cc <_printf_float+0x194>
 800f2f6:	1c4b      	adds	r3, r1, #1
 800f2f8:	e7e7      	b.n	800f2ca <_printf_float+0x192>
 800f2fa:	2900      	cmp	r1, #0
 800f2fc:	bfd4      	ite	le
 800f2fe:	f1c1 0202 	rsble	r2, r1, #2
 800f302:	2201      	movgt	r2, #1
 800f304:	4413      	add	r3, r2
 800f306:	e7e0      	b.n	800f2ca <_printf_float+0x192>
 800f308:	6823      	ldr	r3, [r4, #0]
 800f30a:	055a      	lsls	r2, r3, #21
 800f30c:	d407      	bmi.n	800f31e <_printf_float+0x1e6>
 800f30e:	6923      	ldr	r3, [r4, #16]
 800f310:	4642      	mov	r2, r8
 800f312:	4631      	mov	r1, r6
 800f314:	4628      	mov	r0, r5
 800f316:	47b8      	blx	r7
 800f318:	3001      	adds	r0, #1
 800f31a:	d12b      	bne.n	800f374 <_printf_float+0x23c>
 800f31c:	e767      	b.n	800f1ee <_printf_float+0xb6>
 800f31e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800f322:	f240 80dd 	bls.w	800f4e0 <_printf_float+0x3a8>
 800f326:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800f32a:	2200      	movs	r2, #0
 800f32c:	2300      	movs	r3, #0
 800f32e:	f7f1 fbeb 	bl	8000b08 <__aeabi_dcmpeq>
 800f332:	2800      	cmp	r0, #0
 800f334:	d033      	beq.n	800f39e <_printf_float+0x266>
 800f336:	4a37      	ldr	r2, [pc, #220]	@ (800f414 <_printf_float+0x2dc>)
 800f338:	2301      	movs	r3, #1
 800f33a:	4631      	mov	r1, r6
 800f33c:	4628      	mov	r0, r5
 800f33e:	47b8      	blx	r7
 800f340:	3001      	adds	r0, #1
 800f342:	f43f af54 	beq.w	800f1ee <_printf_float+0xb6>
 800f346:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800f34a:	4543      	cmp	r3, r8
 800f34c:	db02      	blt.n	800f354 <_printf_float+0x21c>
 800f34e:	6823      	ldr	r3, [r4, #0]
 800f350:	07d8      	lsls	r0, r3, #31
 800f352:	d50f      	bpl.n	800f374 <_printf_float+0x23c>
 800f354:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f358:	4631      	mov	r1, r6
 800f35a:	4628      	mov	r0, r5
 800f35c:	47b8      	blx	r7
 800f35e:	3001      	adds	r0, #1
 800f360:	f43f af45 	beq.w	800f1ee <_printf_float+0xb6>
 800f364:	f04f 0900 	mov.w	r9, #0
 800f368:	f108 38ff 	add.w	r8, r8, #4294967295
 800f36c:	f104 0a1a 	add.w	sl, r4, #26
 800f370:	45c8      	cmp	r8, r9
 800f372:	dc09      	bgt.n	800f388 <_printf_float+0x250>
 800f374:	6823      	ldr	r3, [r4, #0]
 800f376:	079b      	lsls	r3, r3, #30
 800f378:	f100 8103 	bmi.w	800f582 <_printf_float+0x44a>
 800f37c:	68e0      	ldr	r0, [r4, #12]
 800f37e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f380:	4298      	cmp	r0, r3
 800f382:	bfb8      	it	lt
 800f384:	4618      	movlt	r0, r3
 800f386:	e734      	b.n	800f1f2 <_printf_float+0xba>
 800f388:	2301      	movs	r3, #1
 800f38a:	4652      	mov	r2, sl
 800f38c:	4631      	mov	r1, r6
 800f38e:	4628      	mov	r0, r5
 800f390:	47b8      	blx	r7
 800f392:	3001      	adds	r0, #1
 800f394:	f43f af2b 	beq.w	800f1ee <_printf_float+0xb6>
 800f398:	f109 0901 	add.w	r9, r9, #1
 800f39c:	e7e8      	b.n	800f370 <_printf_float+0x238>
 800f39e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f3a0:	2b00      	cmp	r3, #0
 800f3a2:	dc39      	bgt.n	800f418 <_printf_float+0x2e0>
 800f3a4:	4a1b      	ldr	r2, [pc, #108]	@ (800f414 <_printf_float+0x2dc>)
 800f3a6:	2301      	movs	r3, #1
 800f3a8:	4631      	mov	r1, r6
 800f3aa:	4628      	mov	r0, r5
 800f3ac:	47b8      	blx	r7
 800f3ae:	3001      	adds	r0, #1
 800f3b0:	f43f af1d 	beq.w	800f1ee <_printf_float+0xb6>
 800f3b4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800f3b8:	ea59 0303 	orrs.w	r3, r9, r3
 800f3bc:	d102      	bne.n	800f3c4 <_printf_float+0x28c>
 800f3be:	6823      	ldr	r3, [r4, #0]
 800f3c0:	07d9      	lsls	r1, r3, #31
 800f3c2:	d5d7      	bpl.n	800f374 <_printf_float+0x23c>
 800f3c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f3c8:	4631      	mov	r1, r6
 800f3ca:	4628      	mov	r0, r5
 800f3cc:	47b8      	blx	r7
 800f3ce:	3001      	adds	r0, #1
 800f3d0:	f43f af0d 	beq.w	800f1ee <_printf_float+0xb6>
 800f3d4:	f04f 0a00 	mov.w	sl, #0
 800f3d8:	f104 0b1a 	add.w	fp, r4, #26
 800f3dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f3de:	425b      	negs	r3, r3
 800f3e0:	4553      	cmp	r3, sl
 800f3e2:	dc01      	bgt.n	800f3e8 <_printf_float+0x2b0>
 800f3e4:	464b      	mov	r3, r9
 800f3e6:	e793      	b.n	800f310 <_printf_float+0x1d8>
 800f3e8:	2301      	movs	r3, #1
 800f3ea:	465a      	mov	r2, fp
 800f3ec:	4631      	mov	r1, r6
 800f3ee:	4628      	mov	r0, r5
 800f3f0:	47b8      	blx	r7
 800f3f2:	3001      	adds	r0, #1
 800f3f4:	f43f aefb 	beq.w	800f1ee <_printf_float+0xb6>
 800f3f8:	f10a 0a01 	add.w	sl, sl, #1
 800f3fc:	e7ee      	b.n	800f3dc <_printf_float+0x2a4>
 800f3fe:	bf00      	nop
 800f400:	7fefffff 	.word	0x7fefffff
 800f404:	080161c0 	.word	0x080161c0
 800f408:	080161c4 	.word	0x080161c4
 800f40c:	080161c8 	.word	0x080161c8
 800f410:	080161cc 	.word	0x080161cc
 800f414:	08016560 	.word	0x08016560
 800f418:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f41a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800f41e:	4553      	cmp	r3, sl
 800f420:	bfa8      	it	ge
 800f422:	4653      	movge	r3, sl
 800f424:	2b00      	cmp	r3, #0
 800f426:	4699      	mov	r9, r3
 800f428:	dc36      	bgt.n	800f498 <_printf_float+0x360>
 800f42a:	f04f 0b00 	mov.w	fp, #0
 800f42e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f432:	f104 021a 	add.w	r2, r4, #26
 800f436:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f438:	9306      	str	r3, [sp, #24]
 800f43a:	eba3 0309 	sub.w	r3, r3, r9
 800f43e:	455b      	cmp	r3, fp
 800f440:	dc31      	bgt.n	800f4a6 <_printf_float+0x36e>
 800f442:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f444:	459a      	cmp	sl, r3
 800f446:	dc3a      	bgt.n	800f4be <_printf_float+0x386>
 800f448:	6823      	ldr	r3, [r4, #0]
 800f44a:	07da      	lsls	r2, r3, #31
 800f44c:	d437      	bmi.n	800f4be <_printf_float+0x386>
 800f44e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f450:	ebaa 0903 	sub.w	r9, sl, r3
 800f454:	9b06      	ldr	r3, [sp, #24]
 800f456:	ebaa 0303 	sub.w	r3, sl, r3
 800f45a:	4599      	cmp	r9, r3
 800f45c:	bfa8      	it	ge
 800f45e:	4699      	movge	r9, r3
 800f460:	f1b9 0f00 	cmp.w	r9, #0
 800f464:	dc33      	bgt.n	800f4ce <_printf_float+0x396>
 800f466:	f04f 0800 	mov.w	r8, #0
 800f46a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f46e:	f104 0b1a 	add.w	fp, r4, #26
 800f472:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f474:	ebaa 0303 	sub.w	r3, sl, r3
 800f478:	eba3 0309 	sub.w	r3, r3, r9
 800f47c:	4543      	cmp	r3, r8
 800f47e:	f77f af79 	ble.w	800f374 <_printf_float+0x23c>
 800f482:	2301      	movs	r3, #1
 800f484:	465a      	mov	r2, fp
 800f486:	4631      	mov	r1, r6
 800f488:	4628      	mov	r0, r5
 800f48a:	47b8      	blx	r7
 800f48c:	3001      	adds	r0, #1
 800f48e:	f43f aeae 	beq.w	800f1ee <_printf_float+0xb6>
 800f492:	f108 0801 	add.w	r8, r8, #1
 800f496:	e7ec      	b.n	800f472 <_printf_float+0x33a>
 800f498:	4642      	mov	r2, r8
 800f49a:	4631      	mov	r1, r6
 800f49c:	4628      	mov	r0, r5
 800f49e:	47b8      	blx	r7
 800f4a0:	3001      	adds	r0, #1
 800f4a2:	d1c2      	bne.n	800f42a <_printf_float+0x2f2>
 800f4a4:	e6a3      	b.n	800f1ee <_printf_float+0xb6>
 800f4a6:	2301      	movs	r3, #1
 800f4a8:	4631      	mov	r1, r6
 800f4aa:	4628      	mov	r0, r5
 800f4ac:	9206      	str	r2, [sp, #24]
 800f4ae:	47b8      	blx	r7
 800f4b0:	3001      	adds	r0, #1
 800f4b2:	f43f ae9c 	beq.w	800f1ee <_printf_float+0xb6>
 800f4b6:	9a06      	ldr	r2, [sp, #24]
 800f4b8:	f10b 0b01 	add.w	fp, fp, #1
 800f4bc:	e7bb      	b.n	800f436 <_printf_float+0x2fe>
 800f4be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f4c2:	4631      	mov	r1, r6
 800f4c4:	4628      	mov	r0, r5
 800f4c6:	47b8      	blx	r7
 800f4c8:	3001      	adds	r0, #1
 800f4ca:	d1c0      	bne.n	800f44e <_printf_float+0x316>
 800f4cc:	e68f      	b.n	800f1ee <_printf_float+0xb6>
 800f4ce:	9a06      	ldr	r2, [sp, #24]
 800f4d0:	464b      	mov	r3, r9
 800f4d2:	4442      	add	r2, r8
 800f4d4:	4631      	mov	r1, r6
 800f4d6:	4628      	mov	r0, r5
 800f4d8:	47b8      	blx	r7
 800f4da:	3001      	adds	r0, #1
 800f4dc:	d1c3      	bne.n	800f466 <_printf_float+0x32e>
 800f4de:	e686      	b.n	800f1ee <_printf_float+0xb6>
 800f4e0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800f4e4:	f1ba 0f01 	cmp.w	sl, #1
 800f4e8:	dc01      	bgt.n	800f4ee <_printf_float+0x3b6>
 800f4ea:	07db      	lsls	r3, r3, #31
 800f4ec:	d536      	bpl.n	800f55c <_printf_float+0x424>
 800f4ee:	2301      	movs	r3, #1
 800f4f0:	4642      	mov	r2, r8
 800f4f2:	4631      	mov	r1, r6
 800f4f4:	4628      	mov	r0, r5
 800f4f6:	47b8      	blx	r7
 800f4f8:	3001      	adds	r0, #1
 800f4fa:	f43f ae78 	beq.w	800f1ee <_printf_float+0xb6>
 800f4fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f502:	4631      	mov	r1, r6
 800f504:	4628      	mov	r0, r5
 800f506:	47b8      	blx	r7
 800f508:	3001      	adds	r0, #1
 800f50a:	f43f ae70 	beq.w	800f1ee <_printf_float+0xb6>
 800f50e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800f512:	2200      	movs	r2, #0
 800f514:	2300      	movs	r3, #0
 800f516:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f51a:	f7f1 faf5 	bl	8000b08 <__aeabi_dcmpeq>
 800f51e:	b9c0      	cbnz	r0, 800f552 <_printf_float+0x41a>
 800f520:	4653      	mov	r3, sl
 800f522:	f108 0201 	add.w	r2, r8, #1
 800f526:	4631      	mov	r1, r6
 800f528:	4628      	mov	r0, r5
 800f52a:	47b8      	blx	r7
 800f52c:	3001      	adds	r0, #1
 800f52e:	d10c      	bne.n	800f54a <_printf_float+0x412>
 800f530:	e65d      	b.n	800f1ee <_printf_float+0xb6>
 800f532:	2301      	movs	r3, #1
 800f534:	465a      	mov	r2, fp
 800f536:	4631      	mov	r1, r6
 800f538:	4628      	mov	r0, r5
 800f53a:	47b8      	blx	r7
 800f53c:	3001      	adds	r0, #1
 800f53e:	f43f ae56 	beq.w	800f1ee <_printf_float+0xb6>
 800f542:	f108 0801 	add.w	r8, r8, #1
 800f546:	45d0      	cmp	r8, sl
 800f548:	dbf3      	blt.n	800f532 <_printf_float+0x3fa>
 800f54a:	464b      	mov	r3, r9
 800f54c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800f550:	e6df      	b.n	800f312 <_printf_float+0x1da>
 800f552:	f04f 0800 	mov.w	r8, #0
 800f556:	f104 0b1a 	add.w	fp, r4, #26
 800f55a:	e7f4      	b.n	800f546 <_printf_float+0x40e>
 800f55c:	2301      	movs	r3, #1
 800f55e:	4642      	mov	r2, r8
 800f560:	e7e1      	b.n	800f526 <_printf_float+0x3ee>
 800f562:	2301      	movs	r3, #1
 800f564:	464a      	mov	r2, r9
 800f566:	4631      	mov	r1, r6
 800f568:	4628      	mov	r0, r5
 800f56a:	47b8      	blx	r7
 800f56c:	3001      	adds	r0, #1
 800f56e:	f43f ae3e 	beq.w	800f1ee <_printf_float+0xb6>
 800f572:	f108 0801 	add.w	r8, r8, #1
 800f576:	68e3      	ldr	r3, [r4, #12]
 800f578:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f57a:	1a5b      	subs	r3, r3, r1
 800f57c:	4543      	cmp	r3, r8
 800f57e:	dcf0      	bgt.n	800f562 <_printf_float+0x42a>
 800f580:	e6fc      	b.n	800f37c <_printf_float+0x244>
 800f582:	f04f 0800 	mov.w	r8, #0
 800f586:	f104 0919 	add.w	r9, r4, #25
 800f58a:	e7f4      	b.n	800f576 <_printf_float+0x43e>

0800f58c <_printf_common>:
 800f58c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f590:	4616      	mov	r6, r2
 800f592:	4698      	mov	r8, r3
 800f594:	688a      	ldr	r2, [r1, #8]
 800f596:	690b      	ldr	r3, [r1, #16]
 800f598:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f59c:	4293      	cmp	r3, r2
 800f59e:	bfb8      	it	lt
 800f5a0:	4613      	movlt	r3, r2
 800f5a2:	6033      	str	r3, [r6, #0]
 800f5a4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f5a8:	4607      	mov	r7, r0
 800f5aa:	460c      	mov	r4, r1
 800f5ac:	b10a      	cbz	r2, 800f5b2 <_printf_common+0x26>
 800f5ae:	3301      	adds	r3, #1
 800f5b0:	6033      	str	r3, [r6, #0]
 800f5b2:	6823      	ldr	r3, [r4, #0]
 800f5b4:	0699      	lsls	r1, r3, #26
 800f5b6:	bf42      	ittt	mi
 800f5b8:	6833      	ldrmi	r3, [r6, #0]
 800f5ba:	3302      	addmi	r3, #2
 800f5bc:	6033      	strmi	r3, [r6, #0]
 800f5be:	6825      	ldr	r5, [r4, #0]
 800f5c0:	f015 0506 	ands.w	r5, r5, #6
 800f5c4:	d106      	bne.n	800f5d4 <_printf_common+0x48>
 800f5c6:	f104 0a19 	add.w	sl, r4, #25
 800f5ca:	68e3      	ldr	r3, [r4, #12]
 800f5cc:	6832      	ldr	r2, [r6, #0]
 800f5ce:	1a9b      	subs	r3, r3, r2
 800f5d0:	42ab      	cmp	r3, r5
 800f5d2:	dc26      	bgt.n	800f622 <_printf_common+0x96>
 800f5d4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f5d8:	6822      	ldr	r2, [r4, #0]
 800f5da:	3b00      	subs	r3, #0
 800f5dc:	bf18      	it	ne
 800f5de:	2301      	movne	r3, #1
 800f5e0:	0692      	lsls	r2, r2, #26
 800f5e2:	d42b      	bmi.n	800f63c <_printf_common+0xb0>
 800f5e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f5e8:	4641      	mov	r1, r8
 800f5ea:	4638      	mov	r0, r7
 800f5ec:	47c8      	blx	r9
 800f5ee:	3001      	adds	r0, #1
 800f5f0:	d01e      	beq.n	800f630 <_printf_common+0xa4>
 800f5f2:	6823      	ldr	r3, [r4, #0]
 800f5f4:	6922      	ldr	r2, [r4, #16]
 800f5f6:	f003 0306 	and.w	r3, r3, #6
 800f5fa:	2b04      	cmp	r3, #4
 800f5fc:	bf02      	ittt	eq
 800f5fe:	68e5      	ldreq	r5, [r4, #12]
 800f600:	6833      	ldreq	r3, [r6, #0]
 800f602:	1aed      	subeq	r5, r5, r3
 800f604:	68a3      	ldr	r3, [r4, #8]
 800f606:	bf0c      	ite	eq
 800f608:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f60c:	2500      	movne	r5, #0
 800f60e:	4293      	cmp	r3, r2
 800f610:	bfc4      	itt	gt
 800f612:	1a9b      	subgt	r3, r3, r2
 800f614:	18ed      	addgt	r5, r5, r3
 800f616:	2600      	movs	r6, #0
 800f618:	341a      	adds	r4, #26
 800f61a:	42b5      	cmp	r5, r6
 800f61c:	d11a      	bne.n	800f654 <_printf_common+0xc8>
 800f61e:	2000      	movs	r0, #0
 800f620:	e008      	b.n	800f634 <_printf_common+0xa8>
 800f622:	2301      	movs	r3, #1
 800f624:	4652      	mov	r2, sl
 800f626:	4641      	mov	r1, r8
 800f628:	4638      	mov	r0, r7
 800f62a:	47c8      	blx	r9
 800f62c:	3001      	adds	r0, #1
 800f62e:	d103      	bne.n	800f638 <_printf_common+0xac>
 800f630:	f04f 30ff 	mov.w	r0, #4294967295
 800f634:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f638:	3501      	adds	r5, #1
 800f63a:	e7c6      	b.n	800f5ca <_printf_common+0x3e>
 800f63c:	18e1      	adds	r1, r4, r3
 800f63e:	1c5a      	adds	r2, r3, #1
 800f640:	2030      	movs	r0, #48	@ 0x30
 800f642:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f646:	4422      	add	r2, r4
 800f648:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f64c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f650:	3302      	adds	r3, #2
 800f652:	e7c7      	b.n	800f5e4 <_printf_common+0x58>
 800f654:	2301      	movs	r3, #1
 800f656:	4622      	mov	r2, r4
 800f658:	4641      	mov	r1, r8
 800f65a:	4638      	mov	r0, r7
 800f65c:	47c8      	blx	r9
 800f65e:	3001      	adds	r0, #1
 800f660:	d0e6      	beq.n	800f630 <_printf_common+0xa4>
 800f662:	3601      	adds	r6, #1
 800f664:	e7d9      	b.n	800f61a <_printf_common+0x8e>
	...

0800f668 <_printf_i>:
 800f668:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f66c:	7e0f      	ldrb	r7, [r1, #24]
 800f66e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f670:	2f78      	cmp	r7, #120	@ 0x78
 800f672:	4691      	mov	r9, r2
 800f674:	4680      	mov	r8, r0
 800f676:	460c      	mov	r4, r1
 800f678:	469a      	mov	sl, r3
 800f67a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f67e:	d807      	bhi.n	800f690 <_printf_i+0x28>
 800f680:	2f62      	cmp	r7, #98	@ 0x62
 800f682:	d80a      	bhi.n	800f69a <_printf_i+0x32>
 800f684:	2f00      	cmp	r7, #0
 800f686:	f000 80d2 	beq.w	800f82e <_printf_i+0x1c6>
 800f68a:	2f58      	cmp	r7, #88	@ 0x58
 800f68c:	f000 80b9 	beq.w	800f802 <_printf_i+0x19a>
 800f690:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f694:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f698:	e03a      	b.n	800f710 <_printf_i+0xa8>
 800f69a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f69e:	2b15      	cmp	r3, #21
 800f6a0:	d8f6      	bhi.n	800f690 <_printf_i+0x28>
 800f6a2:	a101      	add	r1, pc, #4	@ (adr r1, 800f6a8 <_printf_i+0x40>)
 800f6a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f6a8:	0800f701 	.word	0x0800f701
 800f6ac:	0800f715 	.word	0x0800f715
 800f6b0:	0800f691 	.word	0x0800f691
 800f6b4:	0800f691 	.word	0x0800f691
 800f6b8:	0800f691 	.word	0x0800f691
 800f6bc:	0800f691 	.word	0x0800f691
 800f6c0:	0800f715 	.word	0x0800f715
 800f6c4:	0800f691 	.word	0x0800f691
 800f6c8:	0800f691 	.word	0x0800f691
 800f6cc:	0800f691 	.word	0x0800f691
 800f6d0:	0800f691 	.word	0x0800f691
 800f6d4:	0800f815 	.word	0x0800f815
 800f6d8:	0800f73f 	.word	0x0800f73f
 800f6dc:	0800f7cf 	.word	0x0800f7cf
 800f6e0:	0800f691 	.word	0x0800f691
 800f6e4:	0800f691 	.word	0x0800f691
 800f6e8:	0800f837 	.word	0x0800f837
 800f6ec:	0800f691 	.word	0x0800f691
 800f6f0:	0800f73f 	.word	0x0800f73f
 800f6f4:	0800f691 	.word	0x0800f691
 800f6f8:	0800f691 	.word	0x0800f691
 800f6fc:	0800f7d7 	.word	0x0800f7d7
 800f700:	6833      	ldr	r3, [r6, #0]
 800f702:	1d1a      	adds	r2, r3, #4
 800f704:	681b      	ldr	r3, [r3, #0]
 800f706:	6032      	str	r2, [r6, #0]
 800f708:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f70c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f710:	2301      	movs	r3, #1
 800f712:	e09d      	b.n	800f850 <_printf_i+0x1e8>
 800f714:	6833      	ldr	r3, [r6, #0]
 800f716:	6820      	ldr	r0, [r4, #0]
 800f718:	1d19      	adds	r1, r3, #4
 800f71a:	6031      	str	r1, [r6, #0]
 800f71c:	0606      	lsls	r6, r0, #24
 800f71e:	d501      	bpl.n	800f724 <_printf_i+0xbc>
 800f720:	681d      	ldr	r5, [r3, #0]
 800f722:	e003      	b.n	800f72c <_printf_i+0xc4>
 800f724:	0645      	lsls	r5, r0, #25
 800f726:	d5fb      	bpl.n	800f720 <_printf_i+0xb8>
 800f728:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f72c:	2d00      	cmp	r5, #0
 800f72e:	da03      	bge.n	800f738 <_printf_i+0xd0>
 800f730:	232d      	movs	r3, #45	@ 0x2d
 800f732:	426d      	negs	r5, r5
 800f734:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f738:	4859      	ldr	r0, [pc, #356]	@ (800f8a0 <_printf_i+0x238>)
 800f73a:	230a      	movs	r3, #10
 800f73c:	e011      	b.n	800f762 <_printf_i+0xfa>
 800f73e:	6821      	ldr	r1, [r4, #0]
 800f740:	6833      	ldr	r3, [r6, #0]
 800f742:	0608      	lsls	r0, r1, #24
 800f744:	f853 5b04 	ldr.w	r5, [r3], #4
 800f748:	d402      	bmi.n	800f750 <_printf_i+0xe8>
 800f74a:	0649      	lsls	r1, r1, #25
 800f74c:	bf48      	it	mi
 800f74e:	b2ad      	uxthmi	r5, r5
 800f750:	2f6f      	cmp	r7, #111	@ 0x6f
 800f752:	4853      	ldr	r0, [pc, #332]	@ (800f8a0 <_printf_i+0x238>)
 800f754:	6033      	str	r3, [r6, #0]
 800f756:	bf14      	ite	ne
 800f758:	230a      	movne	r3, #10
 800f75a:	2308      	moveq	r3, #8
 800f75c:	2100      	movs	r1, #0
 800f75e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f762:	6866      	ldr	r6, [r4, #4]
 800f764:	60a6      	str	r6, [r4, #8]
 800f766:	2e00      	cmp	r6, #0
 800f768:	bfa2      	ittt	ge
 800f76a:	6821      	ldrge	r1, [r4, #0]
 800f76c:	f021 0104 	bicge.w	r1, r1, #4
 800f770:	6021      	strge	r1, [r4, #0]
 800f772:	b90d      	cbnz	r5, 800f778 <_printf_i+0x110>
 800f774:	2e00      	cmp	r6, #0
 800f776:	d04b      	beq.n	800f810 <_printf_i+0x1a8>
 800f778:	4616      	mov	r6, r2
 800f77a:	fbb5 f1f3 	udiv	r1, r5, r3
 800f77e:	fb03 5711 	mls	r7, r3, r1, r5
 800f782:	5dc7      	ldrb	r7, [r0, r7]
 800f784:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f788:	462f      	mov	r7, r5
 800f78a:	42bb      	cmp	r3, r7
 800f78c:	460d      	mov	r5, r1
 800f78e:	d9f4      	bls.n	800f77a <_printf_i+0x112>
 800f790:	2b08      	cmp	r3, #8
 800f792:	d10b      	bne.n	800f7ac <_printf_i+0x144>
 800f794:	6823      	ldr	r3, [r4, #0]
 800f796:	07df      	lsls	r7, r3, #31
 800f798:	d508      	bpl.n	800f7ac <_printf_i+0x144>
 800f79a:	6923      	ldr	r3, [r4, #16]
 800f79c:	6861      	ldr	r1, [r4, #4]
 800f79e:	4299      	cmp	r1, r3
 800f7a0:	bfde      	ittt	le
 800f7a2:	2330      	movle	r3, #48	@ 0x30
 800f7a4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f7a8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f7ac:	1b92      	subs	r2, r2, r6
 800f7ae:	6122      	str	r2, [r4, #16]
 800f7b0:	f8cd a000 	str.w	sl, [sp]
 800f7b4:	464b      	mov	r3, r9
 800f7b6:	aa03      	add	r2, sp, #12
 800f7b8:	4621      	mov	r1, r4
 800f7ba:	4640      	mov	r0, r8
 800f7bc:	f7ff fee6 	bl	800f58c <_printf_common>
 800f7c0:	3001      	adds	r0, #1
 800f7c2:	d14a      	bne.n	800f85a <_printf_i+0x1f2>
 800f7c4:	f04f 30ff 	mov.w	r0, #4294967295
 800f7c8:	b004      	add	sp, #16
 800f7ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f7ce:	6823      	ldr	r3, [r4, #0]
 800f7d0:	f043 0320 	orr.w	r3, r3, #32
 800f7d4:	6023      	str	r3, [r4, #0]
 800f7d6:	4833      	ldr	r0, [pc, #204]	@ (800f8a4 <_printf_i+0x23c>)
 800f7d8:	2778      	movs	r7, #120	@ 0x78
 800f7da:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f7de:	6823      	ldr	r3, [r4, #0]
 800f7e0:	6831      	ldr	r1, [r6, #0]
 800f7e2:	061f      	lsls	r7, r3, #24
 800f7e4:	f851 5b04 	ldr.w	r5, [r1], #4
 800f7e8:	d402      	bmi.n	800f7f0 <_printf_i+0x188>
 800f7ea:	065f      	lsls	r7, r3, #25
 800f7ec:	bf48      	it	mi
 800f7ee:	b2ad      	uxthmi	r5, r5
 800f7f0:	6031      	str	r1, [r6, #0]
 800f7f2:	07d9      	lsls	r1, r3, #31
 800f7f4:	bf44      	itt	mi
 800f7f6:	f043 0320 	orrmi.w	r3, r3, #32
 800f7fa:	6023      	strmi	r3, [r4, #0]
 800f7fc:	b11d      	cbz	r5, 800f806 <_printf_i+0x19e>
 800f7fe:	2310      	movs	r3, #16
 800f800:	e7ac      	b.n	800f75c <_printf_i+0xf4>
 800f802:	4827      	ldr	r0, [pc, #156]	@ (800f8a0 <_printf_i+0x238>)
 800f804:	e7e9      	b.n	800f7da <_printf_i+0x172>
 800f806:	6823      	ldr	r3, [r4, #0]
 800f808:	f023 0320 	bic.w	r3, r3, #32
 800f80c:	6023      	str	r3, [r4, #0]
 800f80e:	e7f6      	b.n	800f7fe <_printf_i+0x196>
 800f810:	4616      	mov	r6, r2
 800f812:	e7bd      	b.n	800f790 <_printf_i+0x128>
 800f814:	6833      	ldr	r3, [r6, #0]
 800f816:	6825      	ldr	r5, [r4, #0]
 800f818:	6961      	ldr	r1, [r4, #20]
 800f81a:	1d18      	adds	r0, r3, #4
 800f81c:	6030      	str	r0, [r6, #0]
 800f81e:	062e      	lsls	r6, r5, #24
 800f820:	681b      	ldr	r3, [r3, #0]
 800f822:	d501      	bpl.n	800f828 <_printf_i+0x1c0>
 800f824:	6019      	str	r1, [r3, #0]
 800f826:	e002      	b.n	800f82e <_printf_i+0x1c6>
 800f828:	0668      	lsls	r0, r5, #25
 800f82a:	d5fb      	bpl.n	800f824 <_printf_i+0x1bc>
 800f82c:	8019      	strh	r1, [r3, #0]
 800f82e:	2300      	movs	r3, #0
 800f830:	6123      	str	r3, [r4, #16]
 800f832:	4616      	mov	r6, r2
 800f834:	e7bc      	b.n	800f7b0 <_printf_i+0x148>
 800f836:	6833      	ldr	r3, [r6, #0]
 800f838:	1d1a      	adds	r2, r3, #4
 800f83a:	6032      	str	r2, [r6, #0]
 800f83c:	681e      	ldr	r6, [r3, #0]
 800f83e:	6862      	ldr	r2, [r4, #4]
 800f840:	2100      	movs	r1, #0
 800f842:	4630      	mov	r0, r6
 800f844:	f7f0 fce4 	bl	8000210 <memchr>
 800f848:	b108      	cbz	r0, 800f84e <_printf_i+0x1e6>
 800f84a:	1b80      	subs	r0, r0, r6
 800f84c:	6060      	str	r0, [r4, #4]
 800f84e:	6863      	ldr	r3, [r4, #4]
 800f850:	6123      	str	r3, [r4, #16]
 800f852:	2300      	movs	r3, #0
 800f854:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f858:	e7aa      	b.n	800f7b0 <_printf_i+0x148>
 800f85a:	6923      	ldr	r3, [r4, #16]
 800f85c:	4632      	mov	r2, r6
 800f85e:	4649      	mov	r1, r9
 800f860:	4640      	mov	r0, r8
 800f862:	47d0      	blx	sl
 800f864:	3001      	adds	r0, #1
 800f866:	d0ad      	beq.n	800f7c4 <_printf_i+0x15c>
 800f868:	6823      	ldr	r3, [r4, #0]
 800f86a:	079b      	lsls	r3, r3, #30
 800f86c:	d413      	bmi.n	800f896 <_printf_i+0x22e>
 800f86e:	68e0      	ldr	r0, [r4, #12]
 800f870:	9b03      	ldr	r3, [sp, #12]
 800f872:	4298      	cmp	r0, r3
 800f874:	bfb8      	it	lt
 800f876:	4618      	movlt	r0, r3
 800f878:	e7a6      	b.n	800f7c8 <_printf_i+0x160>
 800f87a:	2301      	movs	r3, #1
 800f87c:	4632      	mov	r2, r6
 800f87e:	4649      	mov	r1, r9
 800f880:	4640      	mov	r0, r8
 800f882:	47d0      	blx	sl
 800f884:	3001      	adds	r0, #1
 800f886:	d09d      	beq.n	800f7c4 <_printf_i+0x15c>
 800f888:	3501      	adds	r5, #1
 800f88a:	68e3      	ldr	r3, [r4, #12]
 800f88c:	9903      	ldr	r1, [sp, #12]
 800f88e:	1a5b      	subs	r3, r3, r1
 800f890:	42ab      	cmp	r3, r5
 800f892:	dcf2      	bgt.n	800f87a <_printf_i+0x212>
 800f894:	e7eb      	b.n	800f86e <_printf_i+0x206>
 800f896:	2500      	movs	r5, #0
 800f898:	f104 0619 	add.w	r6, r4, #25
 800f89c:	e7f5      	b.n	800f88a <_printf_i+0x222>
 800f89e:	bf00      	nop
 800f8a0:	080161d0 	.word	0x080161d0
 800f8a4:	080161e1 	.word	0x080161e1

0800f8a8 <_scanf_float>:
 800f8a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f8ac:	b087      	sub	sp, #28
 800f8ae:	4617      	mov	r7, r2
 800f8b0:	9303      	str	r3, [sp, #12]
 800f8b2:	688b      	ldr	r3, [r1, #8]
 800f8b4:	1e5a      	subs	r2, r3, #1
 800f8b6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800f8ba:	bf81      	itttt	hi
 800f8bc:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800f8c0:	eb03 0b05 	addhi.w	fp, r3, r5
 800f8c4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800f8c8:	608b      	strhi	r3, [r1, #8]
 800f8ca:	680b      	ldr	r3, [r1, #0]
 800f8cc:	460a      	mov	r2, r1
 800f8ce:	f04f 0500 	mov.w	r5, #0
 800f8d2:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800f8d6:	f842 3b1c 	str.w	r3, [r2], #28
 800f8da:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800f8de:	4680      	mov	r8, r0
 800f8e0:	460c      	mov	r4, r1
 800f8e2:	bf98      	it	ls
 800f8e4:	f04f 0b00 	movls.w	fp, #0
 800f8e8:	9201      	str	r2, [sp, #4]
 800f8ea:	4616      	mov	r6, r2
 800f8ec:	46aa      	mov	sl, r5
 800f8ee:	46a9      	mov	r9, r5
 800f8f0:	9502      	str	r5, [sp, #8]
 800f8f2:	68a2      	ldr	r2, [r4, #8]
 800f8f4:	b152      	cbz	r2, 800f90c <_scanf_float+0x64>
 800f8f6:	683b      	ldr	r3, [r7, #0]
 800f8f8:	781b      	ldrb	r3, [r3, #0]
 800f8fa:	2b4e      	cmp	r3, #78	@ 0x4e
 800f8fc:	d864      	bhi.n	800f9c8 <_scanf_float+0x120>
 800f8fe:	2b40      	cmp	r3, #64	@ 0x40
 800f900:	d83c      	bhi.n	800f97c <_scanf_float+0xd4>
 800f902:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800f906:	b2c8      	uxtb	r0, r1
 800f908:	280e      	cmp	r0, #14
 800f90a:	d93a      	bls.n	800f982 <_scanf_float+0xda>
 800f90c:	f1b9 0f00 	cmp.w	r9, #0
 800f910:	d003      	beq.n	800f91a <_scanf_float+0x72>
 800f912:	6823      	ldr	r3, [r4, #0]
 800f914:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f918:	6023      	str	r3, [r4, #0]
 800f91a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f91e:	f1ba 0f01 	cmp.w	sl, #1
 800f922:	f200 8117 	bhi.w	800fb54 <_scanf_float+0x2ac>
 800f926:	9b01      	ldr	r3, [sp, #4]
 800f928:	429e      	cmp	r6, r3
 800f92a:	f200 8108 	bhi.w	800fb3e <_scanf_float+0x296>
 800f92e:	2001      	movs	r0, #1
 800f930:	b007      	add	sp, #28
 800f932:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f936:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800f93a:	2a0d      	cmp	r2, #13
 800f93c:	d8e6      	bhi.n	800f90c <_scanf_float+0x64>
 800f93e:	a101      	add	r1, pc, #4	@ (adr r1, 800f944 <_scanf_float+0x9c>)
 800f940:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800f944:	0800fa8b 	.word	0x0800fa8b
 800f948:	0800f90d 	.word	0x0800f90d
 800f94c:	0800f90d 	.word	0x0800f90d
 800f950:	0800f90d 	.word	0x0800f90d
 800f954:	0800faeb 	.word	0x0800faeb
 800f958:	0800fac3 	.word	0x0800fac3
 800f95c:	0800f90d 	.word	0x0800f90d
 800f960:	0800f90d 	.word	0x0800f90d
 800f964:	0800fa99 	.word	0x0800fa99
 800f968:	0800f90d 	.word	0x0800f90d
 800f96c:	0800f90d 	.word	0x0800f90d
 800f970:	0800f90d 	.word	0x0800f90d
 800f974:	0800f90d 	.word	0x0800f90d
 800f978:	0800fa51 	.word	0x0800fa51
 800f97c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800f980:	e7db      	b.n	800f93a <_scanf_float+0x92>
 800f982:	290e      	cmp	r1, #14
 800f984:	d8c2      	bhi.n	800f90c <_scanf_float+0x64>
 800f986:	a001      	add	r0, pc, #4	@ (adr r0, 800f98c <_scanf_float+0xe4>)
 800f988:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800f98c:	0800fa41 	.word	0x0800fa41
 800f990:	0800f90d 	.word	0x0800f90d
 800f994:	0800fa41 	.word	0x0800fa41
 800f998:	0800fad7 	.word	0x0800fad7
 800f99c:	0800f90d 	.word	0x0800f90d
 800f9a0:	0800f9e9 	.word	0x0800f9e9
 800f9a4:	0800fa27 	.word	0x0800fa27
 800f9a8:	0800fa27 	.word	0x0800fa27
 800f9ac:	0800fa27 	.word	0x0800fa27
 800f9b0:	0800fa27 	.word	0x0800fa27
 800f9b4:	0800fa27 	.word	0x0800fa27
 800f9b8:	0800fa27 	.word	0x0800fa27
 800f9bc:	0800fa27 	.word	0x0800fa27
 800f9c0:	0800fa27 	.word	0x0800fa27
 800f9c4:	0800fa27 	.word	0x0800fa27
 800f9c8:	2b6e      	cmp	r3, #110	@ 0x6e
 800f9ca:	d809      	bhi.n	800f9e0 <_scanf_float+0x138>
 800f9cc:	2b60      	cmp	r3, #96	@ 0x60
 800f9ce:	d8b2      	bhi.n	800f936 <_scanf_float+0x8e>
 800f9d0:	2b54      	cmp	r3, #84	@ 0x54
 800f9d2:	d07b      	beq.n	800facc <_scanf_float+0x224>
 800f9d4:	2b59      	cmp	r3, #89	@ 0x59
 800f9d6:	d199      	bne.n	800f90c <_scanf_float+0x64>
 800f9d8:	2d07      	cmp	r5, #7
 800f9da:	d197      	bne.n	800f90c <_scanf_float+0x64>
 800f9dc:	2508      	movs	r5, #8
 800f9de:	e02c      	b.n	800fa3a <_scanf_float+0x192>
 800f9e0:	2b74      	cmp	r3, #116	@ 0x74
 800f9e2:	d073      	beq.n	800facc <_scanf_float+0x224>
 800f9e4:	2b79      	cmp	r3, #121	@ 0x79
 800f9e6:	e7f6      	b.n	800f9d6 <_scanf_float+0x12e>
 800f9e8:	6821      	ldr	r1, [r4, #0]
 800f9ea:	05c8      	lsls	r0, r1, #23
 800f9ec:	d51b      	bpl.n	800fa26 <_scanf_float+0x17e>
 800f9ee:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800f9f2:	6021      	str	r1, [r4, #0]
 800f9f4:	f109 0901 	add.w	r9, r9, #1
 800f9f8:	f1bb 0f00 	cmp.w	fp, #0
 800f9fc:	d003      	beq.n	800fa06 <_scanf_float+0x15e>
 800f9fe:	3201      	adds	r2, #1
 800fa00:	f10b 3bff 	add.w	fp, fp, #4294967295
 800fa04:	60a2      	str	r2, [r4, #8]
 800fa06:	68a3      	ldr	r3, [r4, #8]
 800fa08:	3b01      	subs	r3, #1
 800fa0a:	60a3      	str	r3, [r4, #8]
 800fa0c:	6923      	ldr	r3, [r4, #16]
 800fa0e:	3301      	adds	r3, #1
 800fa10:	6123      	str	r3, [r4, #16]
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	3b01      	subs	r3, #1
 800fa16:	2b00      	cmp	r3, #0
 800fa18:	607b      	str	r3, [r7, #4]
 800fa1a:	f340 8087 	ble.w	800fb2c <_scanf_float+0x284>
 800fa1e:	683b      	ldr	r3, [r7, #0]
 800fa20:	3301      	adds	r3, #1
 800fa22:	603b      	str	r3, [r7, #0]
 800fa24:	e765      	b.n	800f8f2 <_scanf_float+0x4a>
 800fa26:	eb1a 0105 	adds.w	r1, sl, r5
 800fa2a:	f47f af6f 	bne.w	800f90c <_scanf_float+0x64>
 800fa2e:	6822      	ldr	r2, [r4, #0]
 800fa30:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800fa34:	6022      	str	r2, [r4, #0]
 800fa36:	460d      	mov	r5, r1
 800fa38:	468a      	mov	sl, r1
 800fa3a:	f806 3b01 	strb.w	r3, [r6], #1
 800fa3e:	e7e2      	b.n	800fa06 <_scanf_float+0x15e>
 800fa40:	6822      	ldr	r2, [r4, #0]
 800fa42:	0610      	lsls	r0, r2, #24
 800fa44:	f57f af62 	bpl.w	800f90c <_scanf_float+0x64>
 800fa48:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800fa4c:	6022      	str	r2, [r4, #0]
 800fa4e:	e7f4      	b.n	800fa3a <_scanf_float+0x192>
 800fa50:	f1ba 0f00 	cmp.w	sl, #0
 800fa54:	d10e      	bne.n	800fa74 <_scanf_float+0x1cc>
 800fa56:	f1b9 0f00 	cmp.w	r9, #0
 800fa5a:	d10e      	bne.n	800fa7a <_scanf_float+0x1d2>
 800fa5c:	6822      	ldr	r2, [r4, #0]
 800fa5e:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800fa62:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800fa66:	d108      	bne.n	800fa7a <_scanf_float+0x1d2>
 800fa68:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800fa6c:	6022      	str	r2, [r4, #0]
 800fa6e:	f04f 0a01 	mov.w	sl, #1
 800fa72:	e7e2      	b.n	800fa3a <_scanf_float+0x192>
 800fa74:	f1ba 0f02 	cmp.w	sl, #2
 800fa78:	d055      	beq.n	800fb26 <_scanf_float+0x27e>
 800fa7a:	2d01      	cmp	r5, #1
 800fa7c:	d002      	beq.n	800fa84 <_scanf_float+0x1dc>
 800fa7e:	2d04      	cmp	r5, #4
 800fa80:	f47f af44 	bne.w	800f90c <_scanf_float+0x64>
 800fa84:	3501      	adds	r5, #1
 800fa86:	b2ed      	uxtb	r5, r5
 800fa88:	e7d7      	b.n	800fa3a <_scanf_float+0x192>
 800fa8a:	f1ba 0f01 	cmp.w	sl, #1
 800fa8e:	f47f af3d 	bne.w	800f90c <_scanf_float+0x64>
 800fa92:	f04f 0a02 	mov.w	sl, #2
 800fa96:	e7d0      	b.n	800fa3a <_scanf_float+0x192>
 800fa98:	b97d      	cbnz	r5, 800faba <_scanf_float+0x212>
 800fa9a:	f1b9 0f00 	cmp.w	r9, #0
 800fa9e:	f47f af38 	bne.w	800f912 <_scanf_float+0x6a>
 800faa2:	6822      	ldr	r2, [r4, #0]
 800faa4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800faa8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800faac:	f040 8108 	bne.w	800fcc0 <_scanf_float+0x418>
 800fab0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800fab4:	6022      	str	r2, [r4, #0]
 800fab6:	2501      	movs	r5, #1
 800fab8:	e7bf      	b.n	800fa3a <_scanf_float+0x192>
 800faba:	2d03      	cmp	r5, #3
 800fabc:	d0e2      	beq.n	800fa84 <_scanf_float+0x1dc>
 800fabe:	2d05      	cmp	r5, #5
 800fac0:	e7de      	b.n	800fa80 <_scanf_float+0x1d8>
 800fac2:	2d02      	cmp	r5, #2
 800fac4:	f47f af22 	bne.w	800f90c <_scanf_float+0x64>
 800fac8:	2503      	movs	r5, #3
 800faca:	e7b6      	b.n	800fa3a <_scanf_float+0x192>
 800facc:	2d06      	cmp	r5, #6
 800face:	f47f af1d 	bne.w	800f90c <_scanf_float+0x64>
 800fad2:	2507      	movs	r5, #7
 800fad4:	e7b1      	b.n	800fa3a <_scanf_float+0x192>
 800fad6:	6822      	ldr	r2, [r4, #0]
 800fad8:	0591      	lsls	r1, r2, #22
 800fada:	f57f af17 	bpl.w	800f90c <_scanf_float+0x64>
 800fade:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800fae2:	6022      	str	r2, [r4, #0]
 800fae4:	f8cd 9008 	str.w	r9, [sp, #8]
 800fae8:	e7a7      	b.n	800fa3a <_scanf_float+0x192>
 800faea:	6822      	ldr	r2, [r4, #0]
 800faec:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800faf0:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800faf4:	d006      	beq.n	800fb04 <_scanf_float+0x25c>
 800faf6:	0550      	lsls	r0, r2, #21
 800faf8:	f57f af08 	bpl.w	800f90c <_scanf_float+0x64>
 800fafc:	f1b9 0f00 	cmp.w	r9, #0
 800fb00:	f000 80de 	beq.w	800fcc0 <_scanf_float+0x418>
 800fb04:	0591      	lsls	r1, r2, #22
 800fb06:	bf58      	it	pl
 800fb08:	9902      	ldrpl	r1, [sp, #8]
 800fb0a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800fb0e:	bf58      	it	pl
 800fb10:	eba9 0101 	subpl.w	r1, r9, r1
 800fb14:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800fb18:	bf58      	it	pl
 800fb1a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800fb1e:	6022      	str	r2, [r4, #0]
 800fb20:	f04f 0900 	mov.w	r9, #0
 800fb24:	e789      	b.n	800fa3a <_scanf_float+0x192>
 800fb26:	f04f 0a03 	mov.w	sl, #3
 800fb2a:	e786      	b.n	800fa3a <_scanf_float+0x192>
 800fb2c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800fb30:	4639      	mov	r1, r7
 800fb32:	4640      	mov	r0, r8
 800fb34:	4798      	blx	r3
 800fb36:	2800      	cmp	r0, #0
 800fb38:	f43f aedb 	beq.w	800f8f2 <_scanf_float+0x4a>
 800fb3c:	e6e6      	b.n	800f90c <_scanf_float+0x64>
 800fb3e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800fb42:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800fb46:	463a      	mov	r2, r7
 800fb48:	4640      	mov	r0, r8
 800fb4a:	4798      	blx	r3
 800fb4c:	6923      	ldr	r3, [r4, #16]
 800fb4e:	3b01      	subs	r3, #1
 800fb50:	6123      	str	r3, [r4, #16]
 800fb52:	e6e8      	b.n	800f926 <_scanf_float+0x7e>
 800fb54:	1e6b      	subs	r3, r5, #1
 800fb56:	2b06      	cmp	r3, #6
 800fb58:	d824      	bhi.n	800fba4 <_scanf_float+0x2fc>
 800fb5a:	2d02      	cmp	r5, #2
 800fb5c:	d836      	bhi.n	800fbcc <_scanf_float+0x324>
 800fb5e:	9b01      	ldr	r3, [sp, #4]
 800fb60:	429e      	cmp	r6, r3
 800fb62:	f67f aee4 	bls.w	800f92e <_scanf_float+0x86>
 800fb66:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800fb6a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800fb6e:	463a      	mov	r2, r7
 800fb70:	4640      	mov	r0, r8
 800fb72:	4798      	blx	r3
 800fb74:	6923      	ldr	r3, [r4, #16]
 800fb76:	3b01      	subs	r3, #1
 800fb78:	6123      	str	r3, [r4, #16]
 800fb7a:	e7f0      	b.n	800fb5e <_scanf_float+0x2b6>
 800fb7c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800fb80:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800fb84:	463a      	mov	r2, r7
 800fb86:	4640      	mov	r0, r8
 800fb88:	4798      	blx	r3
 800fb8a:	6923      	ldr	r3, [r4, #16]
 800fb8c:	3b01      	subs	r3, #1
 800fb8e:	6123      	str	r3, [r4, #16]
 800fb90:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fb94:	fa5f fa8a 	uxtb.w	sl, sl
 800fb98:	f1ba 0f02 	cmp.w	sl, #2
 800fb9c:	d1ee      	bne.n	800fb7c <_scanf_float+0x2d4>
 800fb9e:	3d03      	subs	r5, #3
 800fba0:	b2ed      	uxtb	r5, r5
 800fba2:	1b76      	subs	r6, r6, r5
 800fba4:	6823      	ldr	r3, [r4, #0]
 800fba6:	05da      	lsls	r2, r3, #23
 800fba8:	d530      	bpl.n	800fc0c <_scanf_float+0x364>
 800fbaa:	055b      	lsls	r3, r3, #21
 800fbac:	d511      	bpl.n	800fbd2 <_scanf_float+0x32a>
 800fbae:	9b01      	ldr	r3, [sp, #4]
 800fbb0:	429e      	cmp	r6, r3
 800fbb2:	f67f aebc 	bls.w	800f92e <_scanf_float+0x86>
 800fbb6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800fbba:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800fbbe:	463a      	mov	r2, r7
 800fbc0:	4640      	mov	r0, r8
 800fbc2:	4798      	blx	r3
 800fbc4:	6923      	ldr	r3, [r4, #16]
 800fbc6:	3b01      	subs	r3, #1
 800fbc8:	6123      	str	r3, [r4, #16]
 800fbca:	e7f0      	b.n	800fbae <_scanf_float+0x306>
 800fbcc:	46aa      	mov	sl, r5
 800fbce:	46b3      	mov	fp, r6
 800fbd0:	e7de      	b.n	800fb90 <_scanf_float+0x2e8>
 800fbd2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800fbd6:	6923      	ldr	r3, [r4, #16]
 800fbd8:	2965      	cmp	r1, #101	@ 0x65
 800fbda:	f103 33ff 	add.w	r3, r3, #4294967295
 800fbde:	f106 35ff 	add.w	r5, r6, #4294967295
 800fbe2:	6123      	str	r3, [r4, #16]
 800fbe4:	d00c      	beq.n	800fc00 <_scanf_float+0x358>
 800fbe6:	2945      	cmp	r1, #69	@ 0x45
 800fbe8:	d00a      	beq.n	800fc00 <_scanf_float+0x358>
 800fbea:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800fbee:	463a      	mov	r2, r7
 800fbf0:	4640      	mov	r0, r8
 800fbf2:	4798      	blx	r3
 800fbf4:	6923      	ldr	r3, [r4, #16]
 800fbf6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800fbfa:	3b01      	subs	r3, #1
 800fbfc:	1eb5      	subs	r5, r6, #2
 800fbfe:	6123      	str	r3, [r4, #16]
 800fc00:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800fc04:	463a      	mov	r2, r7
 800fc06:	4640      	mov	r0, r8
 800fc08:	4798      	blx	r3
 800fc0a:	462e      	mov	r6, r5
 800fc0c:	6822      	ldr	r2, [r4, #0]
 800fc0e:	f012 0210 	ands.w	r2, r2, #16
 800fc12:	d001      	beq.n	800fc18 <_scanf_float+0x370>
 800fc14:	2000      	movs	r0, #0
 800fc16:	e68b      	b.n	800f930 <_scanf_float+0x88>
 800fc18:	7032      	strb	r2, [r6, #0]
 800fc1a:	6823      	ldr	r3, [r4, #0]
 800fc1c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800fc20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800fc24:	d11c      	bne.n	800fc60 <_scanf_float+0x3b8>
 800fc26:	9b02      	ldr	r3, [sp, #8]
 800fc28:	454b      	cmp	r3, r9
 800fc2a:	eba3 0209 	sub.w	r2, r3, r9
 800fc2e:	d123      	bne.n	800fc78 <_scanf_float+0x3d0>
 800fc30:	9901      	ldr	r1, [sp, #4]
 800fc32:	2200      	movs	r2, #0
 800fc34:	4640      	mov	r0, r8
 800fc36:	f002 fbbb 	bl	80123b0 <_strtod_r>
 800fc3a:	9b03      	ldr	r3, [sp, #12]
 800fc3c:	6821      	ldr	r1, [r4, #0]
 800fc3e:	681b      	ldr	r3, [r3, #0]
 800fc40:	f011 0f02 	tst.w	r1, #2
 800fc44:	ec57 6b10 	vmov	r6, r7, d0
 800fc48:	f103 0204 	add.w	r2, r3, #4
 800fc4c:	d01f      	beq.n	800fc8e <_scanf_float+0x3e6>
 800fc4e:	9903      	ldr	r1, [sp, #12]
 800fc50:	600a      	str	r2, [r1, #0]
 800fc52:	681b      	ldr	r3, [r3, #0]
 800fc54:	e9c3 6700 	strd	r6, r7, [r3]
 800fc58:	68e3      	ldr	r3, [r4, #12]
 800fc5a:	3301      	adds	r3, #1
 800fc5c:	60e3      	str	r3, [r4, #12]
 800fc5e:	e7d9      	b.n	800fc14 <_scanf_float+0x36c>
 800fc60:	9b04      	ldr	r3, [sp, #16]
 800fc62:	2b00      	cmp	r3, #0
 800fc64:	d0e4      	beq.n	800fc30 <_scanf_float+0x388>
 800fc66:	9905      	ldr	r1, [sp, #20]
 800fc68:	230a      	movs	r3, #10
 800fc6a:	3101      	adds	r1, #1
 800fc6c:	4640      	mov	r0, r8
 800fc6e:	f002 fc1f 	bl	80124b0 <_strtol_r>
 800fc72:	9b04      	ldr	r3, [sp, #16]
 800fc74:	9e05      	ldr	r6, [sp, #20]
 800fc76:	1ac2      	subs	r2, r0, r3
 800fc78:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800fc7c:	429e      	cmp	r6, r3
 800fc7e:	bf28      	it	cs
 800fc80:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800fc84:	4910      	ldr	r1, [pc, #64]	@ (800fcc8 <_scanf_float+0x420>)
 800fc86:	4630      	mov	r0, r6
 800fc88:	f000 f8e4 	bl	800fe54 <siprintf>
 800fc8c:	e7d0      	b.n	800fc30 <_scanf_float+0x388>
 800fc8e:	f011 0f04 	tst.w	r1, #4
 800fc92:	9903      	ldr	r1, [sp, #12]
 800fc94:	600a      	str	r2, [r1, #0]
 800fc96:	d1dc      	bne.n	800fc52 <_scanf_float+0x3aa>
 800fc98:	681d      	ldr	r5, [r3, #0]
 800fc9a:	4632      	mov	r2, r6
 800fc9c:	463b      	mov	r3, r7
 800fc9e:	4630      	mov	r0, r6
 800fca0:	4639      	mov	r1, r7
 800fca2:	f7f0 ff63 	bl	8000b6c <__aeabi_dcmpun>
 800fca6:	b128      	cbz	r0, 800fcb4 <_scanf_float+0x40c>
 800fca8:	4808      	ldr	r0, [pc, #32]	@ (800fccc <_scanf_float+0x424>)
 800fcaa:	f000 fa27 	bl	80100fc <nanf>
 800fcae:	ed85 0a00 	vstr	s0, [r5]
 800fcb2:	e7d1      	b.n	800fc58 <_scanf_float+0x3b0>
 800fcb4:	4630      	mov	r0, r6
 800fcb6:	4639      	mov	r1, r7
 800fcb8:	f7f0 ffb6 	bl	8000c28 <__aeabi_d2f>
 800fcbc:	6028      	str	r0, [r5, #0]
 800fcbe:	e7cb      	b.n	800fc58 <_scanf_float+0x3b0>
 800fcc0:	f04f 0900 	mov.w	r9, #0
 800fcc4:	e629      	b.n	800f91a <_scanf_float+0x72>
 800fcc6:	bf00      	nop
 800fcc8:	080161f2 	.word	0x080161f2
 800fccc:	080165a8 	.word	0x080165a8

0800fcd0 <std>:
 800fcd0:	2300      	movs	r3, #0
 800fcd2:	b510      	push	{r4, lr}
 800fcd4:	4604      	mov	r4, r0
 800fcd6:	e9c0 3300 	strd	r3, r3, [r0]
 800fcda:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800fcde:	6083      	str	r3, [r0, #8]
 800fce0:	8181      	strh	r1, [r0, #12]
 800fce2:	6643      	str	r3, [r0, #100]	@ 0x64
 800fce4:	81c2      	strh	r2, [r0, #14]
 800fce6:	6183      	str	r3, [r0, #24]
 800fce8:	4619      	mov	r1, r3
 800fcea:	2208      	movs	r2, #8
 800fcec:	305c      	adds	r0, #92	@ 0x5c
 800fcee:	f000 f950 	bl	800ff92 <memset>
 800fcf2:	4b0d      	ldr	r3, [pc, #52]	@ (800fd28 <std+0x58>)
 800fcf4:	6263      	str	r3, [r4, #36]	@ 0x24
 800fcf6:	4b0d      	ldr	r3, [pc, #52]	@ (800fd2c <std+0x5c>)
 800fcf8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800fcfa:	4b0d      	ldr	r3, [pc, #52]	@ (800fd30 <std+0x60>)
 800fcfc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800fcfe:	4b0d      	ldr	r3, [pc, #52]	@ (800fd34 <std+0x64>)
 800fd00:	6323      	str	r3, [r4, #48]	@ 0x30
 800fd02:	4b0d      	ldr	r3, [pc, #52]	@ (800fd38 <std+0x68>)
 800fd04:	6224      	str	r4, [r4, #32]
 800fd06:	429c      	cmp	r4, r3
 800fd08:	d006      	beq.n	800fd18 <std+0x48>
 800fd0a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800fd0e:	4294      	cmp	r4, r2
 800fd10:	d002      	beq.n	800fd18 <std+0x48>
 800fd12:	33d0      	adds	r3, #208	@ 0xd0
 800fd14:	429c      	cmp	r4, r3
 800fd16:	d105      	bne.n	800fd24 <std+0x54>
 800fd18:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800fd1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fd20:	f000 b9da 	b.w	80100d8 <__retarget_lock_init_recursive>
 800fd24:	bd10      	pop	{r4, pc}
 800fd26:	bf00      	nop
 800fd28:	0800fee9 	.word	0x0800fee9
 800fd2c:	0800ff0f 	.word	0x0800ff0f
 800fd30:	0800ff47 	.word	0x0800ff47
 800fd34:	0800ff6b 	.word	0x0800ff6b
 800fd38:	200017b8 	.word	0x200017b8

0800fd3c <stdio_exit_handler>:
 800fd3c:	4a02      	ldr	r2, [pc, #8]	@ (800fd48 <stdio_exit_handler+0xc>)
 800fd3e:	4903      	ldr	r1, [pc, #12]	@ (800fd4c <stdio_exit_handler+0x10>)
 800fd40:	4803      	ldr	r0, [pc, #12]	@ (800fd50 <stdio_exit_handler+0x14>)
 800fd42:	f000 b869 	b.w	800fe18 <_fwalk_sglue>
 800fd46:	bf00      	nop
 800fd48:	20000044 	.word	0x20000044
 800fd4c:	08012ea1 	.word	0x08012ea1
 800fd50:	20000054 	.word	0x20000054

0800fd54 <cleanup_stdio>:
 800fd54:	6841      	ldr	r1, [r0, #4]
 800fd56:	4b0c      	ldr	r3, [pc, #48]	@ (800fd88 <cleanup_stdio+0x34>)
 800fd58:	4299      	cmp	r1, r3
 800fd5a:	b510      	push	{r4, lr}
 800fd5c:	4604      	mov	r4, r0
 800fd5e:	d001      	beq.n	800fd64 <cleanup_stdio+0x10>
 800fd60:	f003 f89e 	bl	8012ea0 <_fflush_r>
 800fd64:	68a1      	ldr	r1, [r4, #8]
 800fd66:	4b09      	ldr	r3, [pc, #36]	@ (800fd8c <cleanup_stdio+0x38>)
 800fd68:	4299      	cmp	r1, r3
 800fd6a:	d002      	beq.n	800fd72 <cleanup_stdio+0x1e>
 800fd6c:	4620      	mov	r0, r4
 800fd6e:	f003 f897 	bl	8012ea0 <_fflush_r>
 800fd72:	68e1      	ldr	r1, [r4, #12]
 800fd74:	4b06      	ldr	r3, [pc, #24]	@ (800fd90 <cleanup_stdio+0x3c>)
 800fd76:	4299      	cmp	r1, r3
 800fd78:	d004      	beq.n	800fd84 <cleanup_stdio+0x30>
 800fd7a:	4620      	mov	r0, r4
 800fd7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fd80:	f003 b88e 	b.w	8012ea0 <_fflush_r>
 800fd84:	bd10      	pop	{r4, pc}
 800fd86:	bf00      	nop
 800fd88:	200017b8 	.word	0x200017b8
 800fd8c:	20001820 	.word	0x20001820
 800fd90:	20001888 	.word	0x20001888

0800fd94 <global_stdio_init.part.0>:
 800fd94:	b510      	push	{r4, lr}
 800fd96:	4b0b      	ldr	r3, [pc, #44]	@ (800fdc4 <global_stdio_init.part.0+0x30>)
 800fd98:	4c0b      	ldr	r4, [pc, #44]	@ (800fdc8 <global_stdio_init.part.0+0x34>)
 800fd9a:	4a0c      	ldr	r2, [pc, #48]	@ (800fdcc <global_stdio_init.part.0+0x38>)
 800fd9c:	601a      	str	r2, [r3, #0]
 800fd9e:	4620      	mov	r0, r4
 800fda0:	2200      	movs	r2, #0
 800fda2:	2104      	movs	r1, #4
 800fda4:	f7ff ff94 	bl	800fcd0 <std>
 800fda8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800fdac:	2201      	movs	r2, #1
 800fdae:	2109      	movs	r1, #9
 800fdb0:	f7ff ff8e 	bl	800fcd0 <std>
 800fdb4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800fdb8:	2202      	movs	r2, #2
 800fdba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fdbe:	2112      	movs	r1, #18
 800fdc0:	f7ff bf86 	b.w	800fcd0 <std>
 800fdc4:	200018f0 	.word	0x200018f0
 800fdc8:	200017b8 	.word	0x200017b8
 800fdcc:	0800fd3d 	.word	0x0800fd3d

0800fdd0 <__sfp_lock_acquire>:
 800fdd0:	4801      	ldr	r0, [pc, #4]	@ (800fdd8 <__sfp_lock_acquire+0x8>)
 800fdd2:	f000 b982 	b.w	80100da <__retarget_lock_acquire_recursive>
 800fdd6:	bf00      	nop
 800fdd8:	200018f9 	.word	0x200018f9

0800fddc <__sfp_lock_release>:
 800fddc:	4801      	ldr	r0, [pc, #4]	@ (800fde4 <__sfp_lock_release+0x8>)
 800fdde:	f000 b97d 	b.w	80100dc <__retarget_lock_release_recursive>
 800fde2:	bf00      	nop
 800fde4:	200018f9 	.word	0x200018f9

0800fde8 <__sinit>:
 800fde8:	b510      	push	{r4, lr}
 800fdea:	4604      	mov	r4, r0
 800fdec:	f7ff fff0 	bl	800fdd0 <__sfp_lock_acquire>
 800fdf0:	6a23      	ldr	r3, [r4, #32]
 800fdf2:	b11b      	cbz	r3, 800fdfc <__sinit+0x14>
 800fdf4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fdf8:	f7ff bff0 	b.w	800fddc <__sfp_lock_release>
 800fdfc:	4b04      	ldr	r3, [pc, #16]	@ (800fe10 <__sinit+0x28>)
 800fdfe:	6223      	str	r3, [r4, #32]
 800fe00:	4b04      	ldr	r3, [pc, #16]	@ (800fe14 <__sinit+0x2c>)
 800fe02:	681b      	ldr	r3, [r3, #0]
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	d1f5      	bne.n	800fdf4 <__sinit+0xc>
 800fe08:	f7ff ffc4 	bl	800fd94 <global_stdio_init.part.0>
 800fe0c:	e7f2      	b.n	800fdf4 <__sinit+0xc>
 800fe0e:	bf00      	nop
 800fe10:	0800fd55 	.word	0x0800fd55
 800fe14:	200018f0 	.word	0x200018f0

0800fe18 <_fwalk_sglue>:
 800fe18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fe1c:	4607      	mov	r7, r0
 800fe1e:	4688      	mov	r8, r1
 800fe20:	4614      	mov	r4, r2
 800fe22:	2600      	movs	r6, #0
 800fe24:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fe28:	f1b9 0901 	subs.w	r9, r9, #1
 800fe2c:	d505      	bpl.n	800fe3a <_fwalk_sglue+0x22>
 800fe2e:	6824      	ldr	r4, [r4, #0]
 800fe30:	2c00      	cmp	r4, #0
 800fe32:	d1f7      	bne.n	800fe24 <_fwalk_sglue+0xc>
 800fe34:	4630      	mov	r0, r6
 800fe36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fe3a:	89ab      	ldrh	r3, [r5, #12]
 800fe3c:	2b01      	cmp	r3, #1
 800fe3e:	d907      	bls.n	800fe50 <_fwalk_sglue+0x38>
 800fe40:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fe44:	3301      	adds	r3, #1
 800fe46:	d003      	beq.n	800fe50 <_fwalk_sglue+0x38>
 800fe48:	4629      	mov	r1, r5
 800fe4a:	4638      	mov	r0, r7
 800fe4c:	47c0      	blx	r8
 800fe4e:	4306      	orrs	r6, r0
 800fe50:	3568      	adds	r5, #104	@ 0x68
 800fe52:	e7e9      	b.n	800fe28 <_fwalk_sglue+0x10>

0800fe54 <siprintf>:
 800fe54:	b40e      	push	{r1, r2, r3}
 800fe56:	b500      	push	{lr}
 800fe58:	b09c      	sub	sp, #112	@ 0x70
 800fe5a:	ab1d      	add	r3, sp, #116	@ 0x74
 800fe5c:	9002      	str	r0, [sp, #8]
 800fe5e:	9006      	str	r0, [sp, #24]
 800fe60:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800fe64:	4809      	ldr	r0, [pc, #36]	@ (800fe8c <siprintf+0x38>)
 800fe66:	9107      	str	r1, [sp, #28]
 800fe68:	9104      	str	r1, [sp, #16]
 800fe6a:	4909      	ldr	r1, [pc, #36]	@ (800fe90 <siprintf+0x3c>)
 800fe6c:	f853 2b04 	ldr.w	r2, [r3], #4
 800fe70:	9105      	str	r1, [sp, #20]
 800fe72:	6800      	ldr	r0, [r0, #0]
 800fe74:	9301      	str	r3, [sp, #4]
 800fe76:	a902      	add	r1, sp, #8
 800fe78:	f002 fb78 	bl	801256c <_svfiprintf_r>
 800fe7c:	9b02      	ldr	r3, [sp, #8]
 800fe7e:	2200      	movs	r2, #0
 800fe80:	701a      	strb	r2, [r3, #0]
 800fe82:	b01c      	add	sp, #112	@ 0x70
 800fe84:	f85d eb04 	ldr.w	lr, [sp], #4
 800fe88:	b003      	add	sp, #12
 800fe8a:	4770      	bx	lr
 800fe8c:	20000050 	.word	0x20000050
 800fe90:	ffff0208 	.word	0xffff0208

0800fe94 <siscanf>:
 800fe94:	b40e      	push	{r1, r2, r3}
 800fe96:	b530      	push	{r4, r5, lr}
 800fe98:	b09c      	sub	sp, #112	@ 0x70
 800fe9a:	ac1f      	add	r4, sp, #124	@ 0x7c
 800fe9c:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800fea0:	f854 5b04 	ldr.w	r5, [r4], #4
 800fea4:	f8ad 2014 	strh.w	r2, [sp, #20]
 800fea8:	9002      	str	r0, [sp, #8]
 800feaa:	9006      	str	r0, [sp, #24]
 800feac:	f7f0 fa00 	bl	80002b0 <strlen>
 800feb0:	4b0b      	ldr	r3, [pc, #44]	@ (800fee0 <siscanf+0x4c>)
 800feb2:	9003      	str	r0, [sp, #12]
 800feb4:	9007      	str	r0, [sp, #28]
 800feb6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800feb8:	480a      	ldr	r0, [pc, #40]	@ (800fee4 <siscanf+0x50>)
 800feba:	9401      	str	r4, [sp, #4]
 800febc:	2300      	movs	r3, #0
 800febe:	930f      	str	r3, [sp, #60]	@ 0x3c
 800fec0:	9314      	str	r3, [sp, #80]	@ 0x50
 800fec2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800fec6:	f8ad 3016 	strh.w	r3, [sp, #22]
 800feca:	462a      	mov	r2, r5
 800fecc:	4623      	mov	r3, r4
 800fece:	a902      	add	r1, sp, #8
 800fed0:	6800      	ldr	r0, [r0, #0]
 800fed2:	f002 fc9f 	bl	8012814 <__ssvfiscanf_r>
 800fed6:	b01c      	add	sp, #112	@ 0x70
 800fed8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fedc:	b003      	add	sp, #12
 800fede:	4770      	bx	lr
 800fee0:	0800ff0b 	.word	0x0800ff0b
 800fee4:	20000050 	.word	0x20000050

0800fee8 <__sread>:
 800fee8:	b510      	push	{r4, lr}
 800feea:	460c      	mov	r4, r1
 800feec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fef0:	f000 f894 	bl	801001c <_read_r>
 800fef4:	2800      	cmp	r0, #0
 800fef6:	bfab      	itete	ge
 800fef8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800fefa:	89a3      	ldrhlt	r3, [r4, #12]
 800fefc:	181b      	addge	r3, r3, r0
 800fefe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ff02:	bfac      	ite	ge
 800ff04:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ff06:	81a3      	strhlt	r3, [r4, #12]
 800ff08:	bd10      	pop	{r4, pc}

0800ff0a <__seofread>:
 800ff0a:	2000      	movs	r0, #0
 800ff0c:	4770      	bx	lr

0800ff0e <__swrite>:
 800ff0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ff12:	461f      	mov	r7, r3
 800ff14:	898b      	ldrh	r3, [r1, #12]
 800ff16:	05db      	lsls	r3, r3, #23
 800ff18:	4605      	mov	r5, r0
 800ff1a:	460c      	mov	r4, r1
 800ff1c:	4616      	mov	r6, r2
 800ff1e:	d505      	bpl.n	800ff2c <__swrite+0x1e>
 800ff20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ff24:	2302      	movs	r3, #2
 800ff26:	2200      	movs	r2, #0
 800ff28:	f000 f866 	bl	800fff8 <_lseek_r>
 800ff2c:	89a3      	ldrh	r3, [r4, #12]
 800ff2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ff32:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ff36:	81a3      	strh	r3, [r4, #12]
 800ff38:	4632      	mov	r2, r6
 800ff3a:	463b      	mov	r3, r7
 800ff3c:	4628      	mov	r0, r5
 800ff3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ff42:	f000 b88d 	b.w	8010060 <_write_r>

0800ff46 <__sseek>:
 800ff46:	b510      	push	{r4, lr}
 800ff48:	460c      	mov	r4, r1
 800ff4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ff4e:	f000 f853 	bl	800fff8 <_lseek_r>
 800ff52:	1c43      	adds	r3, r0, #1
 800ff54:	89a3      	ldrh	r3, [r4, #12]
 800ff56:	bf15      	itete	ne
 800ff58:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ff5a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ff5e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ff62:	81a3      	strheq	r3, [r4, #12]
 800ff64:	bf18      	it	ne
 800ff66:	81a3      	strhne	r3, [r4, #12]
 800ff68:	bd10      	pop	{r4, pc}

0800ff6a <__sclose>:
 800ff6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ff6e:	f000 b833 	b.w	800ffd8 <_close_r>

0800ff72 <memcmp>:
 800ff72:	b510      	push	{r4, lr}
 800ff74:	3901      	subs	r1, #1
 800ff76:	4402      	add	r2, r0
 800ff78:	4290      	cmp	r0, r2
 800ff7a:	d101      	bne.n	800ff80 <memcmp+0xe>
 800ff7c:	2000      	movs	r0, #0
 800ff7e:	e005      	b.n	800ff8c <memcmp+0x1a>
 800ff80:	7803      	ldrb	r3, [r0, #0]
 800ff82:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800ff86:	42a3      	cmp	r3, r4
 800ff88:	d001      	beq.n	800ff8e <memcmp+0x1c>
 800ff8a:	1b18      	subs	r0, r3, r4
 800ff8c:	bd10      	pop	{r4, pc}
 800ff8e:	3001      	adds	r0, #1
 800ff90:	e7f2      	b.n	800ff78 <memcmp+0x6>

0800ff92 <memset>:
 800ff92:	4402      	add	r2, r0
 800ff94:	4603      	mov	r3, r0
 800ff96:	4293      	cmp	r3, r2
 800ff98:	d100      	bne.n	800ff9c <memset+0xa>
 800ff9a:	4770      	bx	lr
 800ff9c:	f803 1b01 	strb.w	r1, [r3], #1
 800ffa0:	e7f9      	b.n	800ff96 <memset+0x4>

0800ffa2 <strstr>:
 800ffa2:	780a      	ldrb	r2, [r1, #0]
 800ffa4:	b570      	push	{r4, r5, r6, lr}
 800ffa6:	b96a      	cbnz	r2, 800ffc4 <strstr+0x22>
 800ffa8:	bd70      	pop	{r4, r5, r6, pc}
 800ffaa:	429a      	cmp	r2, r3
 800ffac:	d109      	bne.n	800ffc2 <strstr+0x20>
 800ffae:	460c      	mov	r4, r1
 800ffb0:	4605      	mov	r5, r0
 800ffb2:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800ffb6:	2b00      	cmp	r3, #0
 800ffb8:	d0f6      	beq.n	800ffa8 <strstr+0x6>
 800ffba:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800ffbe:	429e      	cmp	r6, r3
 800ffc0:	d0f7      	beq.n	800ffb2 <strstr+0x10>
 800ffc2:	3001      	adds	r0, #1
 800ffc4:	7803      	ldrb	r3, [r0, #0]
 800ffc6:	2b00      	cmp	r3, #0
 800ffc8:	d1ef      	bne.n	800ffaa <strstr+0x8>
 800ffca:	4618      	mov	r0, r3
 800ffcc:	e7ec      	b.n	800ffa8 <strstr+0x6>
	...

0800ffd0 <_localeconv_r>:
 800ffd0:	4800      	ldr	r0, [pc, #0]	@ (800ffd4 <_localeconv_r+0x4>)
 800ffd2:	4770      	bx	lr
 800ffd4:	20000190 	.word	0x20000190

0800ffd8 <_close_r>:
 800ffd8:	b538      	push	{r3, r4, r5, lr}
 800ffda:	4d06      	ldr	r5, [pc, #24]	@ (800fff4 <_close_r+0x1c>)
 800ffdc:	2300      	movs	r3, #0
 800ffde:	4604      	mov	r4, r0
 800ffe0:	4608      	mov	r0, r1
 800ffe2:	602b      	str	r3, [r5, #0]
 800ffe4:	f7f7 fcbc 	bl	8007960 <_close>
 800ffe8:	1c43      	adds	r3, r0, #1
 800ffea:	d102      	bne.n	800fff2 <_close_r+0x1a>
 800ffec:	682b      	ldr	r3, [r5, #0]
 800ffee:	b103      	cbz	r3, 800fff2 <_close_r+0x1a>
 800fff0:	6023      	str	r3, [r4, #0]
 800fff2:	bd38      	pop	{r3, r4, r5, pc}
 800fff4:	200018f4 	.word	0x200018f4

0800fff8 <_lseek_r>:
 800fff8:	b538      	push	{r3, r4, r5, lr}
 800fffa:	4d07      	ldr	r5, [pc, #28]	@ (8010018 <_lseek_r+0x20>)
 800fffc:	4604      	mov	r4, r0
 800fffe:	4608      	mov	r0, r1
 8010000:	4611      	mov	r1, r2
 8010002:	2200      	movs	r2, #0
 8010004:	602a      	str	r2, [r5, #0]
 8010006:	461a      	mov	r2, r3
 8010008:	f7f7 fcd1 	bl	80079ae <_lseek>
 801000c:	1c43      	adds	r3, r0, #1
 801000e:	d102      	bne.n	8010016 <_lseek_r+0x1e>
 8010010:	682b      	ldr	r3, [r5, #0]
 8010012:	b103      	cbz	r3, 8010016 <_lseek_r+0x1e>
 8010014:	6023      	str	r3, [r4, #0]
 8010016:	bd38      	pop	{r3, r4, r5, pc}
 8010018:	200018f4 	.word	0x200018f4

0801001c <_read_r>:
 801001c:	b538      	push	{r3, r4, r5, lr}
 801001e:	4d07      	ldr	r5, [pc, #28]	@ (801003c <_read_r+0x20>)
 8010020:	4604      	mov	r4, r0
 8010022:	4608      	mov	r0, r1
 8010024:	4611      	mov	r1, r2
 8010026:	2200      	movs	r2, #0
 8010028:	602a      	str	r2, [r5, #0]
 801002a:	461a      	mov	r2, r3
 801002c:	f7f7 fc5f 	bl	80078ee <_read>
 8010030:	1c43      	adds	r3, r0, #1
 8010032:	d102      	bne.n	801003a <_read_r+0x1e>
 8010034:	682b      	ldr	r3, [r5, #0]
 8010036:	b103      	cbz	r3, 801003a <_read_r+0x1e>
 8010038:	6023      	str	r3, [r4, #0]
 801003a:	bd38      	pop	{r3, r4, r5, pc}
 801003c:	200018f4 	.word	0x200018f4

08010040 <_sbrk_r>:
 8010040:	b538      	push	{r3, r4, r5, lr}
 8010042:	4d06      	ldr	r5, [pc, #24]	@ (801005c <_sbrk_r+0x1c>)
 8010044:	2300      	movs	r3, #0
 8010046:	4604      	mov	r4, r0
 8010048:	4608      	mov	r0, r1
 801004a:	602b      	str	r3, [r5, #0]
 801004c:	f7f7 fcbc 	bl	80079c8 <_sbrk>
 8010050:	1c43      	adds	r3, r0, #1
 8010052:	d102      	bne.n	801005a <_sbrk_r+0x1a>
 8010054:	682b      	ldr	r3, [r5, #0]
 8010056:	b103      	cbz	r3, 801005a <_sbrk_r+0x1a>
 8010058:	6023      	str	r3, [r4, #0]
 801005a:	bd38      	pop	{r3, r4, r5, pc}
 801005c:	200018f4 	.word	0x200018f4

08010060 <_write_r>:
 8010060:	b538      	push	{r3, r4, r5, lr}
 8010062:	4d07      	ldr	r5, [pc, #28]	@ (8010080 <_write_r+0x20>)
 8010064:	4604      	mov	r4, r0
 8010066:	4608      	mov	r0, r1
 8010068:	4611      	mov	r1, r2
 801006a:	2200      	movs	r2, #0
 801006c:	602a      	str	r2, [r5, #0]
 801006e:	461a      	mov	r2, r3
 8010070:	f7f7 fc5a 	bl	8007928 <_write>
 8010074:	1c43      	adds	r3, r0, #1
 8010076:	d102      	bne.n	801007e <_write_r+0x1e>
 8010078:	682b      	ldr	r3, [r5, #0]
 801007a:	b103      	cbz	r3, 801007e <_write_r+0x1e>
 801007c:	6023      	str	r3, [r4, #0]
 801007e:	bd38      	pop	{r3, r4, r5, pc}
 8010080:	200018f4 	.word	0x200018f4

08010084 <__errno>:
 8010084:	4b01      	ldr	r3, [pc, #4]	@ (801008c <__errno+0x8>)
 8010086:	6818      	ldr	r0, [r3, #0]
 8010088:	4770      	bx	lr
 801008a:	bf00      	nop
 801008c:	20000050 	.word	0x20000050

08010090 <__libc_init_array>:
 8010090:	b570      	push	{r4, r5, r6, lr}
 8010092:	4d0d      	ldr	r5, [pc, #52]	@ (80100c8 <__libc_init_array+0x38>)
 8010094:	4c0d      	ldr	r4, [pc, #52]	@ (80100cc <__libc_init_array+0x3c>)
 8010096:	1b64      	subs	r4, r4, r5
 8010098:	10a4      	asrs	r4, r4, #2
 801009a:	2600      	movs	r6, #0
 801009c:	42a6      	cmp	r6, r4
 801009e:	d109      	bne.n	80100b4 <__libc_init_array+0x24>
 80100a0:	4d0b      	ldr	r5, [pc, #44]	@ (80100d0 <__libc_init_array+0x40>)
 80100a2:	4c0c      	ldr	r4, [pc, #48]	@ (80100d4 <__libc_init_array+0x44>)
 80100a4:	f005 ff74 	bl	8015f90 <_init>
 80100a8:	1b64      	subs	r4, r4, r5
 80100aa:	10a4      	asrs	r4, r4, #2
 80100ac:	2600      	movs	r6, #0
 80100ae:	42a6      	cmp	r6, r4
 80100b0:	d105      	bne.n	80100be <__libc_init_array+0x2e>
 80100b2:	bd70      	pop	{r4, r5, r6, pc}
 80100b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80100b8:	4798      	blx	r3
 80100ba:	3601      	adds	r6, #1
 80100bc:	e7ee      	b.n	801009c <__libc_init_array+0xc>
 80100be:	f855 3b04 	ldr.w	r3, [r5], #4
 80100c2:	4798      	blx	r3
 80100c4:	3601      	adds	r6, #1
 80100c6:	e7f2      	b.n	80100ae <__libc_init_array+0x1e>
 80100c8:	08016820 	.word	0x08016820
 80100cc:	08016820 	.word	0x08016820
 80100d0:	08016820 	.word	0x08016820
 80100d4:	08016824 	.word	0x08016824

080100d8 <__retarget_lock_init_recursive>:
 80100d8:	4770      	bx	lr

080100da <__retarget_lock_acquire_recursive>:
 80100da:	4770      	bx	lr

080100dc <__retarget_lock_release_recursive>:
 80100dc:	4770      	bx	lr

080100de <memcpy>:
 80100de:	440a      	add	r2, r1
 80100e0:	4291      	cmp	r1, r2
 80100e2:	f100 33ff 	add.w	r3, r0, #4294967295
 80100e6:	d100      	bne.n	80100ea <memcpy+0xc>
 80100e8:	4770      	bx	lr
 80100ea:	b510      	push	{r4, lr}
 80100ec:	f811 4b01 	ldrb.w	r4, [r1], #1
 80100f0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80100f4:	4291      	cmp	r1, r2
 80100f6:	d1f9      	bne.n	80100ec <memcpy+0xe>
 80100f8:	bd10      	pop	{r4, pc}
	...

080100fc <nanf>:
 80100fc:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8010104 <nanf+0x8>
 8010100:	4770      	bx	lr
 8010102:	bf00      	nop
 8010104:	7fc00000 	.word	0x7fc00000

08010108 <quorem>:
 8010108:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801010c:	6903      	ldr	r3, [r0, #16]
 801010e:	690c      	ldr	r4, [r1, #16]
 8010110:	42a3      	cmp	r3, r4
 8010112:	4607      	mov	r7, r0
 8010114:	db7e      	blt.n	8010214 <quorem+0x10c>
 8010116:	3c01      	subs	r4, #1
 8010118:	f101 0814 	add.w	r8, r1, #20
 801011c:	00a3      	lsls	r3, r4, #2
 801011e:	f100 0514 	add.w	r5, r0, #20
 8010122:	9300      	str	r3, [sp, #0]
 8010124:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010128:	9301      	str	r3, [sp, #4]
 801012a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801012e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010132:	3301      	adds	r3, #1
 8010134:	429a      	cmp	r2, r3
 8010136:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801013a:	fbb2 f6f3 	udiv	r6, r2, r3
 801013e:	d32e      	bcc.n	801019e <quorem+0x96>
 8010140:	f04f 0a00 	mov.w	sl, #0
 8010144:	46c4      	mov	ip, r8
 8010146:	46ae      	mov	lr, r5
 8010148:	46d3      	mov	fp, sl
 801014a:	f85c 3b04 	ldr.w	r3, [ip], #4
 801014e:	b298      	uxth	r0, r3
 8010150:	fb06 a000 	mla	r0, r6, r0, sl
 8010154:	0c02      	lsrs	r2, r0, #16
 8010156:	0c1b      	lsrs	r3, r3, #16
 8010158:	fb06 2303 	mla	r3, r6, r3, r2
 801015c:	f8de 2000 	ldr.w	r2, [lr]
 8010160:	b280      	uxth	r0, r0
 8010162:	b292      	uxth	r2, r2
 8010164:	1a12      	subs	r2, r2, r0
 8010166:	445a      	add	r2, fp
 8010168:	f8de 0000 	ldr.w	r0, [lr]
 801016c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010170:	b29b      	uxth	r3, r3
 8010172:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8010176:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801017a:	b292      	uxth	r2, r2
 801017c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8010180:	45e1      	cmp	r9, ip
 8010182:	f84e 2b04 	str.w	r2, [lr], #4
 8010186:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801018a:	d2de      	bcs.n	801014a <quorem+0x42>
 801018c:	9b00      	ldr	r3, [sp, #0]
 801018e:	58eb      	ldr	r3, [r5, r3]
 8010190:	b92b      	cbnz	r3, 801019e <quorem+0x96>
 8010192:	9b01      	ldr	r3, [sp, #4]
 8010194:	3b04      	subs	r3, #4
 8010196:	429d      	cmp	r5, r3
 8010198:	461a      	mov	r2, r3
 801019a:	d32f      	bcc.n	80101fc <quorem+0xf4>
 801019c:	613c      	str	r4, [r7, #16]
 801019e:	4638      	mov	r0, r7
 80101a0:	f001 f914 	bl	80113cc <__mcmp>
 80101a4:	2800      	cmp	r0, #0
 80101a6:	db25      	blt.n	80101f4 <quorem+0xec>
 80101a8:	4629      	mov	r1, r5
 80101aa:	2000      	movs	r0, #0
 80101ac:	f858 2b04 	ldr.w	r2, [r8], #4
 80101b0:	f8d1 c000 	ldr.w	ip, [r1]
 80101b4:	fa1f fe82 	uxth.w	lr, r2
 80101b8:	fa1f f38c 	uxth.w	r3, ip
 80101bc:	eba3 030e 	sub.w	r3, r3, lr
 80101c0:	4403      	add	r3, r0
 80101c2:	0c12      	lsrs	r2, r2, #16
 80101c4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80101c8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80101cc:	b29b      	uxth	r3, r3
 80101ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80101d2:	45c1      	cmp	r9, r8
 80101d4:	f841 3b04 	str.w	r3, [r1], #4
 80101d8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80101dc:	d2e6      	bcs.n	80101ac <quorem+0xa4>
 80101de:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80101e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80101e6:	b922      	cbnz	r2, 80101f2 <quorem+0xea>
 80101e8:	3b04      	subs	r3, #4
 80101ea:	429d      	cmp	r5, r3
 80101ec:	461a      	mov	r2, r3
 80101ee:	d30b      	bcc.n	8010208 <quorem+0x100>
 80101f0:	613c      	str	r4, [r7, #16]
 80101f2:	3601      	adds	r6, #1
 80101f4:	4630      	mov	r0, r6
 80101f6:	b003      	add	sp, #12
 80101f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80101fc:	6812      	ldr	r2, [r2, #0]
 80101fe:	3b04      	subs	r3, #4
 8010200:	2a00      	cmp	r2, #0
 8010202:	d1cb      	bne.n	801019c <quorem+0x94>
 8010204:	3c01      	subs	r4, #1
 8010206:	e7c6      	b.n	8010196 <quorem+0x8e>
 8010208:	6812      	ldr	r2, [r2, #0]
 801020a:	3b04      	subs	r3, #4
 801020c:	2a00      	cmp	r2, #0
 801020e:	d1ef      	bne.n	80101f0 <quorem+0xe8>
 8010210:	3c01      	subs	r4, #1
 8010212:	e7ea      	b.n	80101ea <quorem+0xe2>
 8010214:	2000      	movs	r0, #0
 8010216:	e7ee      	b.n	80101f6 <quorem+0xee>

08010218 <_dtoa_r>:
 8010218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801021c:	69c7      	ldr	r7, [r0, #28]
 801021e:	b099      	sub	sp, #100	@ 0x64
 8010220:	ed8d 0b02 	vstr	d0, [sp, #8]
 8010224:	ec55 4b10 	vmov	r4, r5, d0
 8010228:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 801022a:	9109      	str	r1, [sp, #36]	@ 0x24
 801022c:	4683      	mov	fp, r0
 801022e:	920e      	str	r2, [sp, #56]	@ 0x38
 8010230:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010232:	b97f      	cbnz	r7, 8010254 <_dtoa_r+0x3c>
 8010234:	2010      	movs	r0, #16
 8010236:	f000 fdfd 	bl	8010e34 <malloc>
 801023a:	4602      	mov	r2, r0
 801023c:	f8cb 001c 	str.w	r0, [fp, #28]
 8010240:	b920      	cbnz	r0, 801024c <_dtoa_r+0x34>
 8010242:	4ba7      	ldr	r3, [pc, #668]	@ (80104e0 <_dtoa_r+0x2c8>)
 8010244:	21ef      	movs	r1, #239	@ 0xef
 8010246:	48a7      	ldr	r0, [pc, #668]	@ (80104e4 <_dtoa_r+0x2cc>)
 8010248:	f002 fefa 	bl	8013040 <__assert_func>
 801024c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8010250:	6007      	str	r7, [r0, #0]
 8010252:	60c7      	str	r7, [r0, #12]
 8010254:	f8db 301c 	ldr.w	r3, [fp, #28]
 8010258:	6819      	ldr	r1, [r3, #0]
 801025a:	b159      	cbz	r1, 8010274 <_dtoa_r+0x5c>
 801025c:	685a      	ldr	r2, [r3, #4]
 801025e:	604a      	str	r2, [r1, #4]
 8010260:	2301      	movs	r3, #1
 8010262:	4093      	lsls	r3, r2
 8010264:	608b      	str	r3, [r1, #8]
 8010266:	4658      	mov	r0, fp
 8010268:	f000 fe2c 	bl	8010ec4 <_Bfree>
 801026c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8010270:	2200      	movs	r2, #0
 8010272:	601a      	str	r2, [r3, #0]
 8010274:	1e2b      	subs	r3, r5, #0
 8010276:	bfb9      	ittee	lt
 8010278:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801027c:	9303      	strlt	r3, [sp, #12]
 801027e:	2300      	movge	r3, #0
 8010280:	6033      	strge	r3, [r6, #0]
 8010282:	9f03      	ldr	r7, [sp, #12]
 8010284:	4b98      	ldr	r3, [pc, #608]	@ (80104e8 <_dtoa_r+0x2d0>)
 8010286:	bfbc      	itt	lt
 8010288:	2201      	movlt	r2, #1
 801028a:	6032      	strlt	r2, [r6, #0]
 801028c:	43bb      	bics	r3, r7
 801028e:	d112      	bne.n	80102b6 <_dtoa_r+0x9e>
 8010290:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8010292:	f242 730f 	movw	r3, #9999	@ 0x270f
 8010296:	6013      	str	r3, [r2, #0]
 8010298:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801029c:	4323      	orrs	r3, r4
 801029e:	f000 854d 	beq.w	8010d3c <_dtoa_r+0xb24>
 80102a2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80102a4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80104fc <_dtoa_r+0x2e4>
 80102a8:	2b00      	cmp	r3, #0
 80102aa:	f000 854f 	beq.w	8010d4c <_dtoa_r+0xb34>
 80102ae:	f10a 0303 	add.w	r3, sl, #3
 80102b2:	f000 bd49 	b.w	8010d48 <_dtoa_r+0xb30>
 80102b6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80102ba:	2200      	movs	r2, #0
 80102bc:	ec51 0b17 	vmov	r0, r1, d7
 80102c0:	2300      	movs	r3, #0
 80102c2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80102c6:	f7f0 fc1f 	bl	8000b08 <__aeabi_dcmpeq>
 80102ca:	4680      	mov	r8, r0
 80102cc:	b158      	cbz	r0, 80102e6 <_dtoa_r+0xce>
 80102ce:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80102d0:	2301      	movs	r3, #1
 80102d2:	6013      	str	r3, [r2, #0]
 80102d4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80102d6:	b113      	cbz	r3, 80102de <_dtoa_r+0xc6>
 80102d8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80102da:	4b84      	ldr	r3, [pc, #528]	@ (80104ec <_dtoa_r+0x2d4>)
 80102dc:	6013      	str	r3, [r2, #0]
 80102de:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8010500 <_dtoa_r+0x2e8>
 80102e2:	f000 bd33 	b.w	8010d4c <_dtoa_r+0xb34>
 80102e6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80102ea:	aa16      	add	r2, sp, #88	@ 0x58
 80102ec:	a917      	add	r1, sp, #92	@ 0x5c
 80102ee:	4658      	mov	r0, fp
 80102f0:	f001 f98c 	bl	801160c <__d2b>
 80102f4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80102f8:	4681      	mov	r9, r0
 80102fa:	2e00      	cmp	r6, #0
 80102fc:	d077      	beq.n	80103ee <_dtoa_r+0x1d6>
 80102fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010300:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8010304:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010308:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801030c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8010310:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8010314:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8010318:	4619      	mov	r1, r3
 801031a:	2200      	movs	r2, #0
 801031c:	4b74      	ldr	r3, [pc, #464]	@ (80104f0 <_dtoa_r+0x2d8>)
 801031e:	f7ef ffd3 	bl	80002c8 <__aeabi_dsub>
 8010322:	a369      	add	r3, pc, #420	@ (adr r3, 80104c8 <_dtoa_r+0x2b0>)
 8010324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010328:	f7f0 f986 	bl	8000638 <__aeabi_dmul>
 801032c:	a368      	add	r3, pc, #416	@ (adr r3, 80104d0 <_dtoa_r+0x2b8>)
 801032e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010332:	f7ef ffcb 	bl	80002cc <__adddf3>
 8010336:	4604      	mov	r4, r0
 8010338:	4630      	mov	r0, r6
 801033a:	460d      	mov	r5, r1
 801033c:	f7f0 f912 	bl	8000564 <__aeabi_i2d>
 8010340:	a365      	add	r3, pc, #404	@ (adr r3, 80104d8 <_dtoa_r+0x2c0>)
 8010342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010346:	f7f0 f977 	bl	8000638 <__aeabi_dmul>
 801034a:	4602      	mov	r2, r0
 801034c:	460b      	mov	r3, r1
 801034e:	4620      	mov	r0, r4
 8010350:	4629      	mov	r1, r5
 8010352:	f7ef ffbb 	bl	80002cc <__adddf3>
 8010356:	4604      	mov	r4, r0
 8010358:	460d      	mov	r5, r1
 801035a:	f7f0 fc1d 	bl	8000b98 <__aeabi_d2iz>
 801035e:	2200      	movs	r2, #0
 8010360:	4607      	mov	r7, r0
 8010362:	2300      	movs	r3, #0
 8010364:	4620      	mov	r0, r4
 8010366:	4629      	mov	r1, r5
 8010368:	f7f0 fbd8 	bl	8000b1c <__aeabi_dcmplt>
 801036c:	b140      	cbz	r0, 8010380 <_dtoa_r+0x168>
 801036e:	4638      	mov	r0, r7
 8010370:	f7f0 f8f8 	bl	8000564 <__aeabi_i2d>
 8010374:	4622      	mov	r2, r4
 8010376:	462b      	mov	r3, r5
 8010378:	f7f0 fbc6 	bl	8000b08 <__aeabi_dcmpeq>
 801037c:	b900      	cbnz	r0, 8010380 <_dtoa_r+0x168>
 801037e:	3f01      	subs	r7, #1
 8010380:	2f16      	cmp	r7, #22
 8010382:	d851      	bhi.n	8010428 <_dtoa_r+0x210>
 8010384:	4b5b      	ldr	r3, [pc, #364]	@ (80104f4 <_dtoa_r+0x2dc>)
 8010386:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801038a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801038e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010392:	f7f0 fbc3 	bl	8000b1c <__aeabi_dcmplt>
 8010396:	2800      	cmp	r0, #0
 8010398:	d048      	beq.n	801042c <_dtoa_r+0x214>
 801039a:	3f01      	subs	r7, #1
 801039c:	2300      	movs	r3, #0
 801039e:	9312      	str	r3, [sp, #72]	@ 0x48
 80103a0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80103a2:	1b9b      	subs	r3, r3, r6
 80103a4:	1e5a      	subs	r2, r3, #1
 80103a6:	bf44      	itt	mi
 80103a8:	f1c3 0801 	rsbmi	r8, r3, #1
 80103ac:	2300      	movmi	r3, #0
 80103ae:	9208      	str	r2, [sp, #32]
 80103b0:	bf54      	ite	pl
 80103b2:	f04f 0800 	movpl.w	r8, #0
 80103b6:	9308      	strmi	r3, [sp, #32]
 80103b8:	2f00      	cmp	r7, #0
 80103ba:	db39      	blt.n	8010430 <_dtoa_r+0x218>
 80103bc:	9b08      	ldr	r3, [sp, #32]
 80103be:	970f      	str	r7, [sp, #60]	@ 0x3c
 80103c0:	443b      	add	r3, r7
 80103c2:	9308      	str	r3, [sp, #32]
 80103c4:	2300      	movs	r3, #0
 80103c6:	930a      	str	r3, [sp, #40]	@ 0x28
 80103c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80103ca:	2b09      	cmp	r3, #9
 80103cc:	d864      	bhi.n	8010498 <_dtoa_r+0x280>
 80103ce:	2b05      	cmp	r3, #5
 80103d0:	bfc4      	itt	gt
 80103d2:	3b04      	subgt	r3, #4
 80103d4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80103d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80103d8:	f1a3 0302 	sub.w	r3, r3, #2
 80103dc:	bfcc      	ite	gt
 80103de:	2400      	movgt	r4, #0
 80103e0:	2401      	movle	r4, #1
 80103e2:	2b03      	cmp	r3, #3
 80103e4:	d863      	bhi.n	80104ae <_dtoa_r+0x296>
 80103e6:	e8df f003 	tbb	[pc, r3]
 80103ea:	372a      	.short	0x372a
 80103ec:	5535      	.short	0x5535
 80103ee:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80103f2:	441e      	add	r6, r3
 80103f4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80103f8:	2b20      	cmp	r3, #32
 80103fa:	bfc1      	itttt	gt
 80103fc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8010400:	409f      	lslgt	r7, r3
 8010402:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8010406:	fa24 f303 	lsrgt.w	r3, r4, r3
 801040a:	bfd6      	itet	le
 801040c:	f1c3 0320 	rsble	r3, r3, #32
 8010410:	ea47 0003 	orrgt.w	r0, r7, r3
 8010414:	fa04 f003 	lslle.w	r0, r4, r3
 8010418:	f7f0 f894 	bl	8000544 <__aeabi_ui2d>
 801041c:	2201      	movs	r2, #1
 801041e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8010422:	3e01      	subs	r6, #1
 8010424:	9214      	str	r2, [sp, #80]	@ 0x50
 8010426:	e777      	b.n	8010318 <_dtoa_r+0x100>
 8010428:	2301      	movs	r3, #1
 801042a:	e7b8      	b.n	801039e <_dtoa_r+0x186>
 801042c:	9012      	str	r0, [sp, #72]	@ 0x48
 801042e:	e7b7      	b.n	80103a0 <_dtoa_r+0x188>
 8010430:	427b      	negs	r3, r7
 8010432:	930a      	str	r3, [sp, #40]	@ 0x28
 8010434:	2300      	movs	r3, #0
 8010436:	eba8 0807 	sub.w	r8, r8, r7
 801043a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801043c:	e7c4      	b.n	80103c8 <_dtoa_r+0x1b0>
 801043e:	2300      	movs	r3, #0
 8010440:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010442:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010444:	2b00      	cmp	r3, #0
 8010446:	dc35      	bgt.n	80104b4 <_dtoa_r+0x29c>
 8010448:	2301      	movs	r3, #1
 801044a:	9300      	str	r3, [sp, #0]
 801044c:	9307      	str	r3, [sp, #28]
 801044e:	461a      	mov	r2, r3
 8010450:	920e      	str	r2, [sp, #56]	@ 0x38
 8010452:	e00b      	b.n	801046c <_dtoa_r+0x254>
 8010454:	2301      	movs	r3, #1
 8010456:	e7f3      	b.n	8010440 <_dtoa_r+0x228>
 8010458:	2300      	movs	r3, #0
 801045a:	930b      	str	r3, [sp, #44]	@ 0x2c
 801045c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801045e:	18fb      	adds	r3, r7, r3
 8010460:	9300      	str	r3, [sp, #0]
 8010462:	3301      	adds	r3, #1
 8010464:	2b01      	cmp	r3, #1
 8010466:	9307      	str	r3, [sp, #28]
 8010468:	bfb8      	it	lt
 801046a:	2301      	movlt	r3, #1
 801046c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8010470:	2100      	movs	r1, #0
 8010472:	2204      	movs	r2, #4
 8010474:	f102 0514 	add.w	r5, r2, #20
 8010478:	429d      	cmp	r5, r3
 801047a:	d91f      	bls.n	80104bc <_dtoa_r+0x2a4>
 801047c:	6041      	str	r1, [r0, #4]
 801047e:	4658      	mov	r0, fp
 8010480:	f000 fce0 	bl	8010e44 <_Balloc>
 8010484:	4682      	mov	sl, r0
 8010486:	2800      	cmp	r0, #0
 8010488:	d13c      	bne.n	8010504 <_dtoa_r+0x2ec>
 801048a:	4b1b      	ldr	r3, [pc, #108]	@ (80104f8 <_dtoa_r+0x2e0>)
 801048c:	4602      	mov	r2, r0
 801048e:	f240 11af 	movw	r1, #431	@ 0x1af
 8010492:	e6d8      	b.n	8010246 <_dtoa_r+0x2e>
 8010494:	2301      	movs	r3, #1
 8010496:	e7e0      	b.n	801045a <_dtoa_r+0x242>
 8010498:	2401      	movs	r4, #1
 801049a:	2300      	movs	r3, #0
 801049c:	9309      	str	r3, [sp, #36]	@ 0x24
 801049e:	940b      	str	r4, [sp, #44]	@ 0x2c
 80104a0:	f04f 33ff 	mov.w	r3, #4294967295
 80104a4:	9300      	str	r3, [sp, #0]
 80104a6:	9307      	str	r3, [sp, #28]
 80104a8:	2200      	movs	r2, #0
 80104aa:	2312      	movs	r3, #18
 80104ac:	e7d0      	b.n	8010450 <_dtoa_r+0x238>
 80104ae:	2301      	movs	r3, #1
 80104b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80104b2:	e7f5      	b.n	80104a0 <_dtoa_r+0x288>
 80104b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80104b6:	9300      	str	r3, [sp, #0]
 80104b8:	9307      	str	r3, [sp, #28]
 80104ba:	e7d7      	b.n	801046c <_dtoa_r+0x254>
 80104bc:	3101      	adds	r1, #1
 80104be:	0052      	lsls	r2, r2, #1
 80104c0:	e7d8      	b.n	8010474 <_dtoa_r+0x25c>
 80104c2:	bf00      	nop
 80104c4:	f3af 8000 	nop.w
 80104c8:	636f4361 	.word	0x636f4361
 80104cc:	3fd287a7 	.word	0x3fd287a7
 80104d0:	8b60c8b3 	.word	0x8b60c8b3
 80104d4:	3fc68a28 	.word	0x3fc68a28
 80104d8:	509f79fb 	.word	0x509f79fb
 80104dc:	3fd34413 	.word	0x3fd34413
 80104e0:	08016204 	.word	0x08016204
 80104e4:	0801621b 	.word	0x0801621b
 80104e8:	7ff00000 	.word	0x7ff00000
 80104ec:	08016561 	.word	0x08016561
 80104f0:	3ff80000 	.word	0x3ff80000
 80104f4:	08016318 	.word	0x08016318
 80104f8:	08016273 	.word	0x08016273
 80104fc:	08016200 	.word	0x08016200
 8010500:	08016560 	.word	0x08016560
 8010504:	f8db 301c 	ldr.w	r3, [fp, #28]
 8010508:	6018      	str	r0, [r3, #0]
 801050a:	9b07      	ldr	r3, [sp, #28]
 801050c:	2b0e      	cmp	r3, #14
 801050e:	f200 80a4 	bhi.w	801065a <_dtoa_r+0x442>
 8010512:	2c00      	cmp	r4, #0
 8010514:	f000 80a1 	beq.w	801065a <_dtoa_r+0x442>
 8010518:	2f00      	cmp	r7, #0
 801051a:	dd33      	ble.n	8010584 <_dtoa_r+0x36c>
 801051c:	4bad      	ldr	r3, [pc, #692]	@ (80107d4 <_dtoa_r+0x5bc>)
 801051e:	f007 020f 	and.w	r2, r7, #15
 8010522:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010526:	ed93 7b00 	vldr	d7, [r3]
 801052a:	05f8      	lsls	r0, r7, #23
 801052c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8010530:	ea4f 1427 	mov.w	r4, r7, asr #4
 8010534:	d516      	bpl.n	8010564 <_dtoa_r+0x34c>
 8010536:	4ba8      	ldr	r3, [pc, #672]	@ (80107d8 <_dtoa_r+0x5c0>)
 8010538:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801053c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010540:	f7f0 f9a4 	bl	800088c <__aeabi_ddiv>
 8010544:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010548:	f004 040f 	and.w	r4, r4, #15
 801054c:	2603      	movs	r6, #3
 801054e:	4da2      	ldr	r5, [pc, #648]	@ (80107d8 <_dtoa_r+0x5c0>)
 8010550:	b954      	cbnz	r4, 8010568 <_dtoa_r+0x350>
 8010552:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010556:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801055a:	f7f0 f997 	bl	800088c <__aeabi_ddiv>
 801055e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010562:	e028      	b.n	80105b6 <_dtoa_r+0x39e>
 8010564:	2602      	movs	r6, #2
 8010566:	e7f2      	b.n	801054e <_dtoa_r+0x336>
 8010568:	07e1      	lsls	r1, r4, #31
 801056a:	d508      	bpl.n	801057e <_dtoa_r+0x366>
 801056c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010570:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010574:	f7f0 f860 	bl	8000638 <__aeabi_dmul>
 8010578:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801057c:	3601      	adds	r6, #1
 801057e:	1064      	asrs	r4, r4, #1
 8010580:	3508      	adds	r5, #8
 8010582:	e7e5      	b.n	8010550 <_dtoa_r+0x338>
 8010584:	f000 80d2 	beq.w	801072c <_dtoa_r+0x514>
 8010588:	427c      	negs	r4, r7
 801058a:	4b92      	ldr	r3, [pc, #584]	@ (80107d4 <_dtoa_r+0x5bc>)
 801058c:	4d92      	ldr	r5, [pc, #584]	@ (80107d8 <_dtoa_r+0x5c0>)
 801058e:	f004 020f 	and.w	r2, r4, #15
 8010592:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010596:	e9d3 2300 	ldrd	r2, r3, [r3]
 801059a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801059e:	f7f0 f84b 	bl	8000638 <__aeabi_dmul>
 80105a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80105a6:	1124      	asrs	r4, r4, #4
 80105a8:	2300      	movs	r3, #0
 80105aa:	2602      	movs	r6, #2
 80105ac:	2c00      	cmp	r4, #0
 80105ae:	f040 80b2 	bne.w	8010716 <_dtoa_r+0x4fe>
 80105b2:	2b00      	cmp	r3, #0
 80105b4:	d1d3      	bne.n	801055e <_dtoa_r+0x346>
 80105b6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80105b8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80105bc:	2b00      	cmp	r3, #0
 80105be:	f000 80b7 	beq.w	8010730 <_dtoa_r+0x518>
 80105c2:	4b86      	ldr	r3, [pc, #536]	@ (80107dc <_dtoa_r+0x5c4>)
 80105c4:	2200      	movs	r2, #0
 80105c6:	4620      	mov	r0, r4
 80105c8:	4629      	mov	r1, r5
 80105ca:	f7f0 faa7 	bl	8000b1c <__aeabi_dcmplt>
 80105ce:	2800      	cmp	r0, #0
 80105d0:	f000 80ae 	beq.w	8010730 <_dtoa_r+0x518>
 80105d4:	9b07      	ldr	r3, [sp, #28]
 80105d6:	2b00      	cmp	r3, #0
 80105d8:	f000 80aa 	beq.w	8010730 <_dtoa_r+0x518>
 80105dc:	9b00      	ldr	r3, [sp, #0]
 80105de:	2b00      	cmp	r3, #0
 80105e0:	dd37      	ble.n	8010652 <_dtoa_r+0x43a>
 80105e2:	1e7b      	subs	r3, r7, #1
 80105e4:	9304      	str	r3, [sp, #16]
 80105e6:	4620      	mov	r0, r4
 80105e8:	4b7d      	ldr	r3, [pc, #500]	@ (80107e0 <_dtoa_r+0x5c8>)
 80105ea:	2200      	movs	r2, #0
 80105ec:	4629      	mov	r1, r5
 80105ee:	f7f0 f823 	bl	8000638 <__aeabi_dmul>
 80105f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80105f6:	9c00      	ldr	r4, [sp, #0]
 80105f8:	3601      	adds	r6, #1
 80105fa:	4630      	mov	r0, r6
 80105fc:	f7ef ffb2 	bl	8000564 <__aeabi_i2d>
 8010600:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010604:	f7f0 f818 	bl	8000638 <__aeabi_dmul>
 8010608:	4b76      	ldr	r3, [pc, #472]	@ (80107e4 <_dtoa_r+0x5cc>)
 801060a:	2200      	movs	r2, #0
 801060c:	f7ef fe5e 	bl	80002cc <__adddf3>
 8010610:	4605      	mov	r5, r0
 8010612:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8010616:	2c00      	cmp	r4, #0
 8010618:	f040 808d 	bne.w	8010736 <_dtoa_r+0x51e>
 801061c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010620:	4b71      	ldr	r3, [pc, #452]	@ (80107e8 <_dtoa_r+0x5d0>)
 8010622:	2200      	movs	r2, #0
 8010624:	f7ef fe50 	bl	80002c8 <__aeabi_dsub>
 8010628:	4602      	mov	r2, r0
 801062a:	460b      	mov	r3, r1
 801062c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8010630:	462a      	mov	r2, r5
 8010632:	4633      	mov	r3, r6
 8010634:	f7f0 fa90 	bl	8000b58 <__aeabi_dcmpgt>
 8010638:	2800      	cmp	r0, #0
 801063a:	f040 828b 	bne.w	8010b54 <_dtoa_r+0x93c>
 801063e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010642:	462a      	mov	r2, r5
 8010644:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8010648:	f7f0 fa68 	bl	8000b1c <__aeabi_dcmplt>
 801064c:	2800      	cmp	r0, #0
 801064e:	f040 8128 	bne.w	80108a2 <_dtoa_r+0x68a>
 8010652:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8010656:	e9cd 3402 	strd	r3, r4, [sp, #8]
 801065a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801065c:	2b00      	cmp	r3, #0
 801065e:	f2c0 815a 	blt.w	8010916 <_dtoa_r+0x6fe>
 8010662:	2f0e      	cmp	r7, #14
 8010664:	f300 8157 	bgt.w	8010916 <_dtoa_r+0x6fe>
 8010668:	4b5a      	ldr	r3, [pc, #360]	@ (80107d4 <_dtoa_r+0x5bc>)
 801066a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801066e:	ed93 7b00 	vldr	d7, [r3]
 8010672:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010674:	2b00      	cmp	r3, #0
 8010676:	ed8d 7b00 	vstr	d7, [sp]
 801067a:	da03      	bge.n	8010684 <_dtoa_r+0x46c>
 801067c:	9b07      	ldr	r3, [sp, #28]
 801067e:	2b00      	cmp	r3, #0
 8010680:	f340 8101 	ble.w	8010886 <_dtoa_r+0x66e>
 8010684:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8010688:	4656      	mov	r6, sl
 801068a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801068e:	4620      	mov	r0, r4
 8010690:	4629      	mov	r1, r5
 8010692:	f7f0 f8fb 	bl	800088c <__aeabi_ddiv>
 8010696:	f7f0 fa7f 	bl	8000b98 <__aeabi_d2iz>
 801069a:	4680      	mov	r8, r0
 801069c:	f7ef ff62 	bl	8000564 <__aeabi_i2d>
 80106a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80106a4:	f7ef ffc8 	bl	8000638 <__aeabi_dmul>
 80106a8:	4602      	mov	r2, r0
 80106aa:	460b      	mov	r3, r1
 80106ac:	4620      	mov	r0, r4
 80106ae:	4629      	mov	r1, r5
 80106b0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80106b4:	f7ef fe08 	bl	80002c8 <__aeabi_dsub>
 80106b8:	f806 4b01 	strb.w	r4, [r6], #1
 80106bc:	9d07      	ldr	r5, [sp, #28]
 80106be:	eba6 040a 	sub.w	r4, r6, sl
 80106c2:	42a5      	cmp	r5, r4
 80106c4:	4602      	mov	r2, r0
 80106c6:	460b      	mov	r3, r1
 80106c8:	f040 8117 	bne.w	80108fa <_dtoa_r+0x6e2>
 80106cc:	f7ef fdfe 	bl	80002cc <__adddf3>
 80106d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80106d4:	4604      	mov	r4, r0
 80106d6:	460d      	mov	r5, r1
 80106d8:	f7f0 fa3e 	bl	8000b58 <__aeabi_dcmpgt>
 80106dc:	2800      	cmp	r0, #0
 80106de:	f040 80f9 	bne.w	80108d4 <_dtoa_r+0x6bc>
 80106e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80106e6:	4620      	mov	r0, r4
 80106e8:	4629      	mov	r1, r5
 80106ea:	f7f0 fa0d 	bl	8000b08 <__aeabi_dcmpeq>
 80106ee:	b118      	cbz	r0, 80106f8 <_dtoa_r+0x4e0>
 80106f0:	f018 0f01 	tst.w	r8, #1
 80106f4:	f040 80ee 	bne.w	80108d4 <_dtoa_r+0x6bc>
 80106f8:	4649      	mov	r1, r9
 80106fa:	4658      	mov	r0, fp
 80106fc:	f000 fbe2 	bl	8010ec4 <_Bfree>
 8010700:	2300      	movs	r3, #0
 8010702:	7033      	strb	r3, [r6, #0]
 8010704:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8010706:	3701      	adds	r7, #1
 8010708:	601f      	str	r7, [r3, #0]
 801070a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801070c:	2b00      	cmp	r3, #0
 801070e:	f000 831d 	beq.w	8010d4c <_dtoa_r+0xb34>
 8010712:	601e      	str	r6, [r3, #0]
 8010714:	e31a      	b.n	8010d4c <_dtoa_r+0xb34>
 8010716:	07e2      	lsls	r2, r4, #31
 8010718:	d505      	bpl.n	8010726 <_dtoa_r+0x50e>
 801071a:	e9d5 2300 	ldrd	r2, r3, [r5]
 801071e:	f7ef ff8b 	bl	8000638 <__aeabi_dmul>
 8010722:	3601      	adds	r6, #1
 8010724:	2301      	movs	r3, #1
 8010726:	1064      	asrs	r4, r4, #1
 8010728:	3508      	adds	r5, #8
 801072a:	e73f      	b.n	80105ac <_dtoa_r+0x394>
 801072c:	2602      	movs	r6, #2
 801072e:	e742      	b.n	80105b6 <_dtoa_r+0x39e>
 8010730:	9c07      	ldr	r4, [sp, #28]
 8010732:	9704      	str	r7, [sp, #16]
 8010734:	e761      	b.n	80105fa <_dtoa_r+0x3e2>
 8010736:	4b27      	ldr	r3, [pc, #156]	@ (80107d4 <_dtoa_r+0x5bc>)
 8010738:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801073a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801073e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010742:	4454      	add	r4, sl
 8010744:	2900      	cmp	r1, #0
 8010746:	d053      	beq.n	80107f0 <_dtoa_r+0x5d8>
 8010748:	4928      	ldr	r1, [pc, #160]	@ (80107ec <_dtoa_r+0x5d4>)
 801074a:	2000      	movs	r0, #0
 801074c:	f7f0 f89e 	bl	800088c <__aeabi_ddiv>
 8010750:	4633      	mov	r3, r6
 8010752:	462a      	mov	r2, r5
 8010754:	f7ef fdb8 	bl	80002c8 <__aeabi_dsub>
 8010758:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801075c:	4656      	mov	r6, sl
 801075e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010762:	f7f0 fa19 	bl	8000b98 <__aeabi_d2iz>
 8010766:	4605      	mov	r5, r0
 8010768:	f7ef fefc 	bl	8000564 <__aeabi_i2d>
 801076c:	4602      	mov	r2, r0
 801076e:	460b      	mov	r3, r1
 8010770:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010774:	f7ef fda8 	bl	80002c8 <__aeabi_dsub>
 8010778:	3530      	adds	r5, #48	@ 0x30
 801077a:	4602      	mov	r2, r0
 801077c:	460b      	mov	r3, r1
 801077e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8010782:	f806 5b01 	strb.w	r5, [r6], #1
 8010786:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801078a:	f7f0 f9c7 	bl	8000b1c <__aeabi_dcmplt>
 801078e:	2800      	cmp	r0, #0
 8010790:	d171      	bne.n	8010876 <_dtoa_r+0x65e>
 8010792:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010796:	4911      	ldr	r1, [pc, #68]	@ (80107dc <_dtoa_r+0x5c4>)
 8010798:	2000      	movs	r0, #0
 801079a:	f7ef fd95 	bl	80002c8 <__aeabi_dsub>
 801079e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80107a2:	f7f0 f9bb 	bl	8000b1c <__aeabi_dcmplt>
 80107a6:	2800      	cmp	r0, #0
 80107a8:	f040 8095 	bne.w	80108d6 <_dtoa_r+0x6be>
 80107ac:	42a6      	cmp	r6, r4
 80107ae:	f43f af50 	beq.w	8010652 <_dtoa_r+0x43a>
 80107b2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80107b6:	4b0a      	ldr	r3, [pc, #40]	@ (80107e0 <_dtoa_r+0x5c8>)
 80107b8:	2200      	movs	r2, #0
 80107ba:	f7ef ff3d 	bl	8000638 <__aeabi_dmul>
 80107be:	4b08      	ldr	r3, [pc, #32]	@ (80107e0 <_dtoa_r+0x5c8>)
 80107c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80107c4:	2200      	movs	r2, #0
 80107c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80107ca:	f7ef ff35 	bl	8000638 <__aeabi_dmul>
 80107ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80107d2:	e7c4      	b.n	801075e <_dtoa_r+0x546>
 80107d4:	08016318 	.word	0x08016318
 80107d8:	080162f0 	.word	0x080162f0
 80107dc:	3ff00000 	.word	0x3ff00000
 80107e0:	40240000 	.word	0x40240000
 80107e4:	401c0000 	.word	0x401c0000
 80107e8:	40140000 	.word	0x40140000
 80107ec:	3fe00000 	.word	0x3fe00000
 80107f0:	4631      	mov	r1, r6
 80107f2:	4628      	mov	r0, r5
 80107f4:	f7ef ff20 	bl	8000638 <__aeabi_dmul>
 80107f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80107fc:	9415      	str	r4, [sp, #84]	@ 0x54
 80107fe:	4656      	mov	r6, sl
 8010800:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010804:	f7f0 f9c8 	bl	8000b98 <__aeabi_d2iz>
 8010808:	4605      	mov	r5, r0
 801080a:	f7ef feab 	bl	8000564 <__aeabi_i2d>
 801080e:	4602      	mov	r2, r0
 8010810:	460b      	mov	r3, r1
 8010812:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010816:	f7ef fd57 	bl	80002c8 <__aeabi_dsub>
 801081a:	3530      	adds	r5, #48	@ 0x30
 801081c:	f806 5b01 	strb.w	r5, [r6], #1
 8010820:	4602      	mov	r2, r0
 8010822:	460b      	mov	r3, r1
 8010824:	42a6      	cmp	r6, r4
 8010826:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801082a:	f04f 0200 	mov.w	r2, #0
 801082e:	d124      	bne.n	801087a <_dtoa_r+0x662>
 8010830:	4bac      	ldr	r3, [pc, #688]	@ (8010ae4 <_dtoa_r+0x8cc>)
 8010832:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8010836:	f7ef fd49 	bl	80002cc <__adddf3>
 801083a:	4602      	mov	r2, r0
 801083c:	460b      	mov	r3, r1
 801083e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010842:	f7f0 f989 	bl	8000b58 <__aeabi_dcmpgt>
 8010846:	2800      	cmp	r0, #0
 8010848:	d145      	bne.n	80108d6 <_dtoa_r+0x6be>
 801084a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801084e:	49a5      	ldr	r1, [pc, #660]	@ (8010ae4 <_dtoa_r+0x8cc>)
 8010850:	2000      	movs	r0, #0
 8010852:	f7ef fd39 	bl	80002c8 <__aeabi_dsub>
 8010856:	4602      	mov	r2, r0
 8010858:	460b      	mov	r3, r1
 801085a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801085e:	f7f0 f95d 	bl	8000b1c <__aeabi_dcmplt>
 8010862:	2800      	cmp	r0, #0
 8010864:	f43f aef5 	beq.w	8010652 <_dtoa_r+0x43a>
 8010868:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 801086a:	1e73      	subs	r3, r6, #1
 801086c:	9315      	str	r3, [sp, #84]	@ 0x54
 801086e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010872:	2b30      	cmp	r3, #48	@ 0x30
 8010874:	d0f8      	beq.n	8010868 <_dtoa_r+0x650>
 8010876:	9f04      	ldr	r7, [sp, #16]
 8010878:	e73e      	b.n	80106f8 <_dtoa_r+0x4e0>
 801087a:	4b9b      	ldr	r3, [pc, #620]	@ (8010ae8 <_dtoa_r+0x8d0>)
 801087c:	f7ef fedc 	bl	8000638 <__aeabi_dmul>
 8010880:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010884:	e7bc      	b.n	8010800 <_dtoa_r+0x5e8>
 8010886:	d10c      	bne.n	80108a2 <_dtoa_r+0x68a>
 8010888:	4b98      	ldr	r3, [pc, #608]	@ (8010aec <_dtoa_r+0x8d4>)
 801088a:	2200      	movs	r2, #0
 801088c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010890:	f7ef fed2 	bl	8000638 <__aeabi_dmul>
 8010894:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010898:	f7f0 f954 	bl	8000b44 <__aeabi_dcmpge>
 801089c:	2800      	cmp	r0, #0
 801089e:	f000 8157 	beq.w	8010b50 <_dtoa_r+0x938>
 80108a2:	2400      	movs	r4, #0
 80108a4:	4625      	mov	r5, r4
 80108a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80108a8:	43db      	mvns	r3, r3
 80108aa:	9304      	str	r3, [sp, #16]
 80108ac:	4656      	mov	r6, sl
 80108ae:	2700      	movs	r7, #0
 80108b0:	4621      	mov	r1, r4
 80108b2:	4658      	mov	r0, fp
 80108b4:	f000 fb06 	bl	8010ec4 <_Bfree>
 80108b8:	2d00      	cmp	r5, #0
 80108ba:	d0dc      	beq.n	8010876 <_dtoa_r+0x65e>
 80108bc:	b12f      	cbz	r7, 80108ca <_dtoa_r+0x6b2>
 80108be:	42af      	cmp	r7, r5
 80108c0:	d003      	beq.n	80108ca <_dtoa_r+0x6b2>
 80108c2:	4639      	mov	r1, r7
 80108c4:	4658      	mov	r0, fp
 80108c6:	f000 fafd 	bl	8010ec4 <_Bfree>
 80108ca:	4629      	mov	r1, r5
 80108cc:	4658      	mov	r0, fp
 80108ce:	f000 faf9 	bl	8010ec4 <_Bfree>
 80108d2:	e7d0      	b.n	8010876 <_dtoa_r+0x65e>
 80108d4:	9704      	str	r7, [sp, #16]
 80108d6:	4633      	mov	r3, r6
 80108d8:	461e      	mov	r6, r3
 80108da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80108de:	2a39      	cmp	r2, #57	@ 0x39
 80108e0:	d107      	bne.n	80108f2 <_dtoa_r+0x6da>
 80108e2:	459a      	cmp	sl, r3
 80108e4:	d1f8      	bne.n	80108d8 <_dtoa_r+0x6c0>
 80108e6:	9a04      	ldr	r2, [sp, #16]
 80108e8:	3201      	adds	r2, #1
 80108ea:	9204      	str	r2, [sp, #16]
 80108ec:	2230      	movs	r2, #48	@ 0x30
 80108ee:	f88a 2000 	strb.w	r2, [sl]
 80108f2:	781a      	ldrb	r2, [r3, #0]
 80108f4:	3201      	adds	r2, #1
 80108f6:	701a      	strb	r2, [r3, #0]
 80108f8:	e7bd      	b.n	8010876 <_dtoa_r+0x65e>
 80108fa:	4b7b      	ldr	r3, [pc, #492]	@ (8010ae8 <_dtoa_r+0x8d0>)
 80108fc:	2200      	movs	r2, #0
 80108fe:	f7ef fe9b 	bl	8000638 <__aeabi_dmul>
 8010902:	2200      	movs	r2, #0
 8010904:	2300      	movs	r3, #0
 8010906:	4604      	mov	r4, r0
 8010908:	460d      	mov	r5, r1
 801090a:	f7f0 f8fd 	bl	8000b08 <__aeabi_dcmpeq>
 801090e:	2800      	cmp	r0, #0
 8010910:	f43f aebb 	beq.w	801068a <_dtoa_r+0x472>
 8010914:	e6f0      	b.n	80106f8 <_dtoa_r+0x4e0>
 8010916:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8010918:	2a00      	cmp	r2, #0
 801091a:	f000 80db 	beq.w	8010ad4 <_dtoa_r+0x8bc>
 801091e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010920:	2a01      	cmp	r2, #1
 8010922:	f300 80bf 	bgt.w	8010aa4 <_dtoa_r+0x88c>
 8010926:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8010928:	2a00      	cmp	r2, #0
 801092a:	f000 80b7 	beq.w	8010a9c <_dtoa_r+0x884>
 801092e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8010932:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8010934:	4646      	mov	r6, r8
 8010936:	9a08      	ldr	r2, [sp, #32]
 8010938:	2101      	movs	r1, #1
 801093a:	441a      	add	r2, r3
 801093c:	4658      	mov	r0, fp
 801093e:	4498      	add	r8, r3
 8010940:	9208      	str	r2, [sp, #32]
 8010942:	f000 fbbd 	bl	80110c0 <__i2b>
 8010946:	4605      	mov	r5, r0
 8010948:	b15e      	cbz	r6, 8010962 <_dtoa_r+0x74a>
 801094a:	9b08      	ldr	r3, [sp, #32]
 801094c:	2b00      	cmp	r3, #0
 801094e:	dd08      	ble.n	8010962 <_dtoa_r+0x74a>
 8010950:	42b3      	cmp	r3, r6
 8010952:	9a08      	ldr	r2, [sp, #32]
 8010954:	bfa8      	it	ge
 8010956:	4633      	movge	r3, r6
 8010958:	eba8 0803 	sub.w	r8, r8, r3
 801095c:	1af6      	subs	r6, r6, r3
 801095e:	1ad3      	subs	r3, r2, r3
 8010960:	9308      	str	r3, [sp, #32]
 8010962:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010964:	b1f3      	cbz	r3, 80109a4 <_dtoa_r+0x78c>
 8010966:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010968:	2b00      	cmp	r3, #0
 801096a:	f000 80b7 	beq.w	8010adc <_dtoa_r+0x8c4>
 801096e:	b18c      	cbz	r4, 8010994 <_dtoa_r+0x77c>
 8010970:	4629      	mov	r1, r5
 8010972:	4622      	mov	r2, r4
 8010974:	4658      	mov	r0, fp
 8010976:	f000 fc63 	bl	8011240 <__pow5mult>
 801097a:	464a      	mov	r2, r9
 801097c:	4601      	mov	r1, r0
 801097e:	4605      	mov	r5, r0
 8010980:	4658      	mov	r0, fp
 8010982:	f000 fbb3 	bl	80110ec <__multiply>
 8010986:	4649      	mov	r1, r9
 8010988:	9004      	str	r0, [sp, #16]
 801098a:	4658      	mov	r0, fp
 801098c:	f000 fa9a 	bl	8010ec4 <_Bfree>
 8010990:	9b04      	ldr	r3, [sp, #16]
 8010992:	4699      	mov	r9, r3
 8010994:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010996:	1b1a      	subs	r2, r3, r4
 8010998:	d004      	beq.n	80109a4 <_dtoa_r+0x78c>
 801099a:	4649      	mov	r1, r9
 801099c:	4658      	mov	r0, fp
 801099e:	f000 fc4f 	bl	8011240 <__pow5mult>
 80109a2:	4681      	mov	r9, r0
 80109a4:	2101      	movs	r1, #1
 80109a6:	4658      	mov	r0, fp
 80109a8:	f000 fb8a 	bl	80110c0 <__i2b>
 80109ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80109ae:	4604      	mov	r4, r0
 80109b0:	2b00      	cmp	r3, #0
 80109b2:	f000 81cf 	beq.w	8010d54 <_dtoa_r+0xb3c>
 80109b6:	461a      	mov	r2, r3
 80109b8:	4601      	mov	r1, r0
 80109ba:	4658      	mov	r0, fp
 80109bc:	f000 fc40 	bl	8011240 <__pow5mult>
 80109c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80109c2:	2b01      	cmp	r3, #1
 80109c4:	4604      	mov	r4, r0
 80109c6:	f300 8095 	bgt.w	8010af4 <_dtoa_r+0x8dc>
 80109ca:	9b02      	ldr	r3, [sp, #8]
 80109cc:	2b00      	cmp	r3, #0
 80109ce:	f040 8087 	bne.w	8010ae0 <_dtoa_r+0x8c8>
 80109d2:	9b03      	ldr	r3, [sp, #12]
 80109d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80109d8:	2b00      	cmp	r3, #0
 80109da:	f040 8089 	bne.w	8010af0 <_dtoa_r+0x8d8>
 80109de:	9b03      	ldr	r3, [sp, #12]
 80109e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80109e4:	0d1b      	lsrs	r3, r3, #20
 80109e6:	051b      	lsls	r3, r3, #20
 80109e8:	b12b      	cbz	r3, 80109f6 <_dtoa_r+0x7de>
 80109ea:	9b08      	ldr	r3, [sp, #32]
 80109ec:	3301      	adds	r3, #1
 80109ee:	9308      	str	r3, [sp, #32]
 80109f0:	f108 0801 	add.w	r8, r8, #1
 80109f4:	2301      	movs	r3, #1
 80109f6:	930a      	str	r3, [sp, #40]	@ 0x28
 80109f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80109fa:	2b00      	cmp	r3, #0
 80109fc:	f000 81b0 	beq.w	8010d60 <_dtoa_r+0xb48>
 8010a00:	6923      	ldr	r3, [r4, #16]
 8010a02:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010a06:	6918      	ldr	r0, [r3, #16]
 8010a08:	f000 fb0e 	bl	8011028 <__hi0bits>
 8010a0c:	f1c0 0020 	rsb	r0, r0, #32
 8010a10:	9b08      	ldr	r3, [sp, #32]
 8010a12:	4418      	add	r0, r3
 8010a14:	f010 001f 	ands.w	r0, r0, #31
 8010a18:	d077      	beq.n	8010b0a <_dtoa_r+0x8f2>
 8010a1a:	f1c0 0320 	rsb	r3, r0, #32
 8010a1e:	2b04      	cmp	r3, #4
 8010a20:	dd6b      	ble.n	8010afa <_dtoa_r+0x8e2>
 8010a22:	9b08      	ldr	r3, [sp, #32]
 8010a24:	f1c0 001c 	rsb	r0, r0, #28
 8010a28:	4403      	add	r3, r0
 8010a2a:	4480      	add	r8, r0
 8010a2c:	4406      	add	r6, r0
 8010a2e:	9308      	str	r3, [sp, #32]
 8010a30:	f1b8 0f00 	cmp.w	r8, #0
 8010a34:	dd05      	ble.n	8010a42 <_dtoa_r+0x82a>
 8010a36:	4649      	mov	r1, r9
 8010a38:	4642      	mov	r2, r8
 8010a3a:	4658      	mov	r0, fp
 8010a3c:	f000 fc5a 	bl	80112f4 <__lshift>
 8010a40:	4681      	mov	r9, r0
 8010a42:	9b08      	ldr	r3, [sp, #32]
 8010a44:	2b00      	cmp	r3, #0
 8010a46:	dd05      	ble.n	8010a54 <_dtoa_r+0x83c>
 8010a48:	4621      	mov	r1, r4
 8010a4a:	461a      	mov	r2, r3
 8010a4c:	4658      	mov	r0, fp
 8010a4e:	f000 fc51 	bl	80112f4 <__lshift>
 8010a52:	4604      	mov	r4, r0
 8010a54:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8010a56:	2b00      	cmp	r3, #0
 8010a58:	d059      	beq.n	8010b0e <_dtoa_r+0x8f6>
 8010a5a:	4621      	mov	r1, r4
 8010a5c:	4648      	mov	r0, r9
 8010a5e:	f000 fcb5 	bl	80113cc <__mcmp>
 8010a62:	2800      	cmp	r0, #0
 8010a64:	da53      	bge.n	8010b0e <_dtoa_r+0x8f6>
 8010a66:	1e7b      	subs	r3, r7, #1
 8010a68:	9304      	str	r3, [sp, #16]
 8010a6a:	4649      	mov	r1, r9
 8010a6c:	2300      	movs	r3, #0
 8010a6e:	220a      	movs	r2, #10
 8010a70:	4658      	mov	r0, fp
 8010a72:	f000 fa49 	bl	8010f08 <__multadd>
 8010a76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010a78:	4681      	mov	r9, r0
 8010a7a:	2b00      	cmp	r3, #0
 8010a7c:	f000 8172 	beq.w	8010d64 <_dtoa_r+0xb4c>
 8010a80:	2300      	movs	r3, #0
 8010a82:	4629      	mov	r1, r5
 8010a84:	220a      	movs	r2, #10
 8010a86:	4658      	mov	r0, fp
 8010a88:	f000 fa3e 	bl	8010f08 <__multadd>
 8010a8c:	9b00      	ldr	r3, [sp, #0]
 8010a8e:	2b00      	cmp	r3, #0
 8010a90:	4605      	mov	r5, r0
 8010a92:	dc67      	bgt.n	8010b64 <_dtoa_r+0x94c>
 8010a94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010a96:	2b02      	cmp	r3, #2
 8010a98:	dc41      	bgt.n	8010b1e <_dtoa_r+0x906>
 8010a9a:	e063      	b.n	8010b64 <_dtoa_r+0x94c>
 8010a9c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8010a9e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8010aa2:	e746      	b.n	8010932 <_dtoa_r+0x71a>
 8010aa4:	9b07      	ldr	r3, [sp, #28]
 8010aa6:	1e5c      	subs	r4, r3, #1
 8010aa8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010aaa:	42a3      	cmp	r3, r4
 8010aac:	bfbf      	itttt	lt
 8010aae:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8010ab0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8010ab2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8010ab4:	1ae3      	sublt	r3, r4, r3
 8010ab6:	bfb4      	ite	lt
 8010ab8:	18d2      	addlt	r2, r2, r3
 8010aba:	1b1c      	subge	r4, r3, r4
 8010abc:	9b07      	ldr	r3, [sp, #28]
 8010abe:	bfbc      	itt	lt
 8010ac0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8010ac2:	2400      	movlt	r4, #0
 8010ac4:	2b00      	cmp	r3, #0
 8010ac6:	bfb5      	itete	lt
 8010ac8:	eba8 0603 	sublt.w	r6, r8, r3
 8010acc:	9b07      	ldrge	r3, [sp, #28]
 8010ace:	2300      	movlt	r3, #0
 8010ad0:	4646      	movge	r6, r8
 8010ad2:	e730      	b.n	8010936 <_dtoa_r+0x71e>
 8010ad4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8010ad6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8010ad8:	4646      	mov	r6, r8
 8010ada:	e735      	b.n	8010948 <_dtoa_r+0x730>
 8010adc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010ade:	e75c      	b.n	801099a <_dtoa_r+0x782>
 8010ae0:	2300      	movs	r3, #0
 8010ae2:	e788      	b.n	80109f6 <_dtoa_r+0x7de>
 8010ae4:	3fe00000 	.word	0x3fe00000
 8010ae8:	40240000 	.word	0x40240000
 8010aec:	40140000 	.word	0x40140000
 8010af0:	9b02      	ldr	r3, [sp, #8]
 8010af2:	e780      	b.n	80109f6 <_dtoa_r+0x7de>
 8010af4:	2300      	movs	r3, #0
 8010af6:	930a      	str	r3, [sp, #40]	@ 0x28
 8010af8:	e782      	b.n	8010a00 <_dtoa_r+0x7e8>
 8010afa:	d099      	beq.n	8010a30 <_dtoa_r+0x818>
 8010afc:	9a08      	ldr	r2, [sp, #32]
 8010afe:	331c      	adds	r3, #28
 8010b00:	441a      	add	r2, r3
 8010b02:	4498      	add	r8, r3
 8010b04:	441e      	add	r6, r3
 8010b06:	9208      	str	r2, [sp, #32]
 8010b08:	e792      	b.n	8010a30 <_dtoa_r+0x818>
 8010b0a:	4603      	mov	r3, r0
 8010b0c:	e7f6      	b.n	8010afc <_dtoa_r+0x8e4>
 8010b0e:	9b07      	ldr	r3, [sp, #28]
 8010b10:	9704      	str	r7, [sp, #16]
 8010b12:	2b00      	cmp	r3, #0
 8010b14:	dc20      	bgt.n	8010b58 <_dtoa_r+0x940>
 8010b16:	9300      	str	r3, [sp, #0]
 8010b18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010b1a:	2b02      	cmp	r3, #2
 8010b1c:	dd1e      	ble.n	8010b5c <_dtoa_r+0x944>
 8010b1e:	9b00      	ldr	r3, [sp, #0]
 8010b20:	2b00      	cmp	r3, #0
 8010b22:	f47f aec0 	bne.w	80108a6 <_dtoa_r+0x68e>
 8010b26:	4621      	mov	r1, r4
 8010b28:	2205      	movs	r2, #5
 8010b2a:	4658      	mov	r0, fp
 8010b2c:	f000 f9ec 	bl	8010f08 <__multadd>
 8010b30:	4601      	mov	r1, r0
 8010b32:	4604      	mov	r4, r0
 8010b34:	4648      	mov	r0, r9
 8010b36:	f000 fc49 	bl	80113cc <__mcmp>
 8010b3a:	2800      	cmp	r0, #0
 8010b3c:	f77f aeb3 	ble.w	80108a6 <_dtoa_r+0x68e>
 8010b40:	4656      	mov	r6, sl
 8010b42:	2331      	movs	r3, #49	@ 0x31
 8010b44:	f806 3b01 	strb.w	r3, [r6], #1
 8010b48:	9b04      	ldr	r3, [sp, #16]
 8010b4a:	3301      	adds	r3, #1
 8010b4c:	9304      	str	r3, [sp, #16]
 8010b4e:	e6ae      	b.n	80108ae <_dtoa_r+0x696>
 8010b50:	9c07      	ldr	r4, [sp, #28]
 8010b52:	9704      	str	r7, [sp, #16]
 8010b54:	4625      	mov	r5, r4
 8010b56:	e7f3      	b.n	8010b40 <_dtoa_r+0x928>
 8010b58:	9b07      	ldr	r3, [sp, #28]
 8010b5a:	9300      	str	r3, [sp, #0]
 8010b5c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010b5e:	2b00      	cmp	r3, #0
 8010b60:	f000 8104 	beq.w	8010d6c <_dtoa_r+0xb54>
 8010b64:	2e00      	cmp	r6, #0
 8010b66:	dd05      	ble.n	8010b74 <_dtoa_r+0x95c>
 8010b68:	4629      	mov	r1, r5
 8010b6a:	4632      	mov	r2, r6
 8010b6c:	4658      	mov	r0, fp
 8010b6e:	f000 fbc1 	bl	80112f4 <__lshift>
 8010b72:	4605      	mov	r5, r0
 8010b74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010b76:	2b00      	cmp	r3, #0
 8010b78:	d05a      	beq.n	8010c30 <_dtoa_r+0xa18>
 8010b7a:	6869      	ldr	r1, [r5, #4]
 8010b7c:	4658      	mov	r0, fp
 8010b7e:	f000 f961 	bl	8010e44 <_Balloc>
 8010b82:	4606      	mov	r6, r0
 8010b84:	b928      	cbnz	r0, 8010b92 <_dtoa_r+0x97a>
 8010b86:	4b84      	ldr	r3, [pc, #528]	@ (8010d98 <_dtoa_r+0xb80>)
 8010b88:	4602      	mov	r2, r0
 8010b8a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8010b8e:	f7ff bb5a 	b.w	8010246 <_dtoa_r+0x2e>
 8010b92:	692a      	ldr	r2, [r5, #16]
 8010b94:	3202      	adds	r2, #2
 8010b96:	0092      	lsls	r2, r2, #2
 8010b98:	f105 010c 	add.w	r1, r5, #12
 8010b9c:	300c      	adds	r0, #12
 8010b9e:	f7ff fa9e 	bl	80100de <memcpy>
 8010ba2:	2201      	movs	r2, #1
 8010ba4:	4631      	mov	r1, r6
 8010ba6:	4658      	mov	r0, fp
 8010ba8:	f000 fba4 	bl	80112f4 <__lshift>
 8010bac:	f10a 0301 	add.w	r3, sl, #1
 8010bb0:	9307      	str	r3, [sp, #28]
 8010bb2:	9b00      	ldr	r3, [sp, #0]
 8010bb4:	4453      	add	r3, sl
 8010bb6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010bb8:	9b02      	ldr	r3, [sp, #8]
 8010bba:	f003 0301 	and.w	r3, r3, #1
 8010bbe:	462f      	mov	r7, r5
 8010bc0:	930a      	str	r3, [sp, #40]	@ 0x28
 8010bc2:	4605      	mov	r5, r0
 8010bc4:	9b07      	ldr	r3, [sp, #28]
 8010bc6:	4621      	mov	r1, r4
 8010bc8:	3b01      	subs	r3, #1
 8010bca:	4648      	mov	r0, r9
 8010bcc:	9300      	str	r3, [sp, #0]
 8010bce:	f7ff fa9b 	bl	8010108 <quorem>
 8010bd2:	4639      	mov	r1, r7
 8010bd4:	9002      	str	r0, [sp, #8]
 8010bd6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8010bda:	4648      	mov	r0, r9
 8010bdc:	f000 fbf6 	bl	80113cc <__mcmp>
 8010be0:	462a      	mov	r2, r5
 8010be2:	9008      	str	r0, [sp, #32]
 8010be4:	4621      	mov	r1, r4
 8010be6:	4658      	mov	r0, fp
 8010be8:	f000 fc0c 	bl	8011404 <__mdiff>
 8010bec:	68c2      	ldr	r2, [r0, #12]
 8010bee:	4606      	mov	r6, r0
 8010bf0:	bb02      	cbnz	r2, 8010c34 <_dtoa_r+0xa1c>
 8010bf2:	4601      	mov	r1, r0
 8010bf4:	4648      	mov	r0, r9
 8010bf6:	f000 fbe9 	bl	80113cc <__mcmp>
 8010bfa:	4602      	mov	r2, r0
 8010bfc:	4631      	mov	r1, r6
 8010bfe:	4658      	mov	r0, fp
 8010c00:	920e      	str	r2, [sp, #56]	@ 0x38
 8010c02:	f000 f95f 	bl	8010ec4 <_Bfree>
 8010c06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010c08:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010c0a:	9e07      	ldr	r6, [sp, #28]
 8010c0c:	ea43 0102 	orr.w	r1, r3, r2
 8010c10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010c12:	4319      	orrs	r1, r3
 8010c14:	d110      	bne.n	8010c38 <_dtoa_r+0xa20>
 8010c16:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8010c1a:	d029      	beq.n	8010c70 <_dtoa_r+0xa58>
 8010c1c:	9b08      	ldr	r3, [sp, #32]
 8010c1e:	2b00      	cmp	r3, #0
 8010c20:	dd02      	ble.n	8010c28 <_dtoa_r+0xa10>
 8010c22:	9b02      	ldr	r3, [sp, #8]
 8010c24:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8010c28:	9b00      	ldr	r3, [sp, #0]
 8010c2a:	f883 8000 	strb.w	r8, [r3]
 8010c2e:	e63f      	b.n	80108b0 <_dtoa_r+0x698>
 8010c30:	4628      	mov	r0, r5
 8010c32:	e7bb      	b.n	8010bac <_dtoa_r+0x994>
 8010c34:	2201      	movs	r2, #1
 8010c36:	e7e1      	b.n	8010bfc <_dtoa_r+0x9e4>
 8010c38:	9b08      	ldr	r3, [sp, #32]
 8010c3a:	2b00      	cmp	r3, #0
 8010c3c:	db04      	blt.n	8010c48 <_dtoa_r+0xa30>
 8010c3e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010c40:	430b      	orrs	r3, r1
 8010c42:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8010c44:	430b      	orrs	r3, r1
 8010c46:	d120      	bne.n	8010c8a <_dtoa_r+0xa72>
 8010c48:	2a00      	cmp	r2, #0
 8010c4a:	dded      	ble.n	8010c28 <_dtoa_r+0xa10>
 8010c4c:	4649      	mov	r1, r9
 8010c4e:	2201      	movs	r2, #1
 8010c50:	4658      	mov	r0, fp
 8010c52:	f000 fb4f 	bl	80112f4 <__lshift>
 8010c56:	4621      	mov	r1, r4
 8010c58:	4681      	mov	r9, r0
 8010c5a:	f000 fbb7 	bl	80113cc <__mcmp>
 8010c5e:	2800      	cmp	r0, #0
 8010c60:	dc03      	bgt.n	8010c6a <_dtoa_r+0xa52>
 8010c62:	d1e1      	bne.n	8010c28 <_dtoa_r+0xa10>
 8010c64:	f018 0f01 	tst.w	r8, #1
 8010c68:	d0de      	beq.n	8010c28 <_dtoa_r+0xa10>
 8010c6a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8010c6e:	d1d8      	bne.n	8010c22 <_dtoa_r+0xa0a>
 8010c70:	9a00      	ldr	r2, [sp, #0]
 8010c72:	2339      	movs	r3, #57	@ 0x39
 8010c74:	7013      	strb	r3, [r2, #0]
 8010c76:	4633      	mov	r3, r6
 8010c78:	461e      	mov	r6, r3
 8010c7a:	3b01      	subs	r3, #1
 8010c7c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8010c80:	2a39      	cmp	r2, #57	@ 0x39
 8010c82:	d052      	beq.n	8010d2a <_dtoa_r+0xb12>
 8010c84:	3201      	adds	r2, #1
 8010c86:	701a      	strb	r2, [r3, #0]
 8010c88:	e612      	b.n	80108b0 <_dtoa_r+0x698>
 8010c8a:	2a00      	cmp	r2, #0
 8010c8c:	dd07      	ble.n	8010c9e <_dtoa_r+0xa86>
 8010c8e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8010c92:	d0ed      	beq.n	8010c70 <_dtoa_r+0xa58>
 8010c94:	9a00      	ldr	r2, [sp, #0]
 8010c96:	f108 0301 	add.w	r3, r8, #1
 8010c9a:	7013      	strb	r3, [r2, #0]
 8010c9c:	e608      	b.n	80108b0 <_dtoa_r+0x698>
 8010c9e:	9b07      	ldr	r3, [sp, #28]
 8010ca0:	9a07      	ldr	r2, [sp, #28]
 8010ca2:	f803 8c01 	strb.w	r8, [r3, #-1]
 8010ca6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010ca8:	4293      	cmp	r3, r2
 8010caa:	d028      	beq.n	8010cfe <_dtoa_r+0xae6>
 8010cac:	4649      	mov	r1, r9
 8010cae:	2300      	movs	r3, #0
 8010cb0:	220a      	movs	r2, #10
 8010cb2:	4658      	mov	r0, fp
 8010cb4:	f000 f928 	bl	8010f08 <__multadd>
 8010cb8:	42af      	cmp	r7, r5
 8010cba:	4681      	mov	r9, r0
 8010cbc:	f04f 0300 	mov.w	r3, #0
 8010cc0:	f04f 020a 	mov.w	r2, #10
 8010cc4:	4639      	mov	r1, r7
 8010cc6:	4658      	mov	r0, fp
 8010cc8:	d107      	bne.n	8010cda <_dtoa_r+0xac2>
 8010cca:	f000 f91d 	bl	8010f08 <__multadd>
 8010cce:	4607      	mov	r7, r0
 8010cd0:	4605      	mov	r5, r0
 8010cd2:	9b07      	ldr	r3, [sp, #28]
 8010cd4:	3301      	adds	r3, #1
 8010cd6:	9307      	str	r3, [sp, #28]
 8010cd8:	e774      	b.n	8010bc4 <_dtoa_r+0x9ac>
 8010cda:	f000 f915 	bl	8010f08 <__multadd>
 8010cde:	4629      	mov	r1, r5
 8010ce0:	4607      	mov	r7, r0
 8010ce2:	2300      	movs	r3, #0
 8010ce4:	220a      	movs	r2, #10
 8010ce6:	4658      	mov	r0, fp
 8010ce8:	f000 f90e 	bl	8010f08 <__multadd>
 8010cec:	4605      	mov	r5, r0
 8010cee:	e7f0      	b.n	8010cd2 <_dtoa_r+0xaba>
 8010cf0:	9b00      	ldr	r3, [sp, #0]
 8010cf2:	2b00      	cmp	r3, #0
 8010cf4:	bfcc      	ite	gt
 8010cf6:	461e      	movgt	r6, r3
 8010cf8:	2601      	movle	r6, #1
 8010cfa:	4456      	add	r6, sl
 8010cfc:	2700      	movs	r7, #0
 8010cfe:	4649      	mov	r1, r9
 8010d00:	2201      	movs	r2, #1
 8010d02:	4658      	mov	r0, fp
 8010d04:	f000 faf6 	bl	80112f4 <__lshift>
 8010d08:	4621      	mov	r1, r4
 8010d0a:	4681      	mov	r9, r0
 8010d0c:	f000 fb5e 	bl	80113cc <__mcmp>
 8010d10:	2800      	cmp	r0, #0
 8010d12:	dcb0      	bgt.n	8010c76 <_dtoa_r+0xa5e>
 8010d14:	d102      	bne.n	8010d1c <_dtoa_r+0xb04>
 8010d16:	f018 0f01 	tst.w	r8, #1
 8010d1a:	d1ac      	bne.n	8010c76 <_dtoa_r+0xa5e>
 8010d1c:	4633      	mov	r3, r6
 8010d1e:	461e      	mov	r6, r3
 8010d20:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010d24:	2a30      	cmp	r2, #48	@ 0x30
 8010d26:	d0fa      	beq.n	8010d1e <_dtoa_r+0xb06>
 8010d28:	e5c2      	b.n	80108b0 <_dtoa_r+0x698>
 8010d2a:	459a      	cmp	sl, r3
 8010d2c:	d1a4      	bne.n	8010c78 <_dtoa_r+0xa60>
 8010d2e:	9b04      	ldr	r3, [sp, #16]
 8010d30:	3301      	adds	r3, #1
 8010d32:	9304      	str	r3, [sp, #16]
 8010d34:	2331      	movs	r3, #49	@ 0x31
 8010d36:	f88a 3000 	strb.w	r3, [sl]
 8010d3a:	e5b9      	b.n	80108b0 <_dtoa_r+0x698>
 8010d3c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8010d3e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8010d9c <_dtoa_r+0xb84>
 8010d42:	b11b      	cbz	r3, 8010d4c <_dtoa_r+0xb34>
 8010d44:	f10a 0308 	add.w	r3, sl, #8
 8010d48:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8010d4a:	6013      	str	r3, [r2, #0]
 8010d4c:	4650      	mov	r0, sl
 8010d4e:	b019      	add	sp, #100	@ 0x64
 8010d50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010d54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010d56:	2b01      	cmp	r3, #1
 8010d58:	f77f ae37 	ble.w	80109ca <_dtoa_r+0x7b2>
 8010d5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010d5e:	930a      	str	r3, [sp, #40]	@ 0x28
 8010d60:	2001      	movs	r0, #1
 8010d62:	e655      	b.n	8010a10 <_dtoa_r+0x7f8>
 8010d64:	9b00      	ldr	r3, [sp, #0]
 8010d66:	2b00      	cmp	r3, #0
 8010d68:	f77f aed6 	ble.w	8010b18 <_dtoa_r+0x900>
 8010d6c:	4656      	mov	r6, sl
 8010d6e:	4621      	mov	r1, r4
 8010d70:	4648      	mov	r0, r9
 8010d72:	f7ff f9c9 	bl	8010108 <quorem>
 8010d76:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8010d7a:	f806 8b01 	strb.w	r8, [r6], #1
 8010d7e:	9b00      	ldr	r3, [sp, #0]
 8010d80:	eba6 020a 	sub.w	r2, r6, sl
 8010d84:	4293      	cmp	r3, r2
 8010d86:	ddb3      	ble.n	8010cf0 <_dtoa_r+0xad8>
 8010d88:	4649      	mov	r1, r9
 8010d8a:	2300      	movs	r3, #0
 8010d8c:	220a      	movs	r2, #10
 8010d8e:	4658      	mov	r0, fp
 8010d90:	f000 f8ba 	bl	8010f08 <__multadd>
 8010d94:	4681      	mov	r9, r0
 8010d96:	e7ea      	b.n	8010d6e <_dtoa_r+0xb56>
 8010d98:	08016273 	.word	0x08016273
 8010d9c:	080161f7 	.word	0x080161f7

08010da0 <_free_r>:
 8010da0:	b538      	push	{r3, r4, r5, lr}
 8010da2:	4605      	mov	r5, r0
 8010da4:	2900      	cmp	r1, #0
 8010da6:	d041      	beq.n	8010e2c <_free_r+0x8c>
 8010da8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010dac:	1f0c      	subs	r4, r1, #4
 8010dae:	2b00      	cmp	r3, #0
 8010db0:	bfb8      	it	lt
 8010db2:	18e4      	addlt	r4, r4, r3
 8010db4:	f7fe f914 	bl	800efe0 <__malloc_lock>
 8010db8:	4a1d      	ldr	r2, [pc, #116]	@ (8010e30 <_free_r+0x90>)
 8010dba:	6813      	ldr	r3, [r2, #0]
 8010dbc:	b933      	cbnz	r3, 8010dcc <_free_r+0x2c>
 8010dbe:	6063      	str	r3, [r4, #4]
 8010dc0:	6014      	str	r4, [r2, #0]
 8010dc2:	4628      	mov	r0, r5
 8010dc4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010dc8:	f7fe b910 	b.w	800efec <__malloc_unlock>
 8010dcc:	42a3      	cmp	r3, r4
 8010dce:	d908      	bls.n	8010de2 <_free_r+0x42>
 8010dd0:	6820      	ldr	r0, [r4, #0]
 8010dd2:	1821      	adds	r1, r4, r0
 8010dd4:	428b      	cmp	r3, r1
 8010dd6:	bf01      	itttt	eq
 8010dd8:	6819      	ldreq	r1, [r3, #0]
 8010dda:	685b      	ldreq	r3, [r3, #4]
 8010ddc:	1809      	addeq	r1, r1, r0
 8010dde:	6021      	streq	r1, [r4, #0]
 8010de0:	e7ed      	b.n	8010dbe <_free_r+0x1e>
 8010de2:	461a      	mov	r2, r3
 8010de4:	685b      	ldr	r3, [r3, #4]
 8010de6:	b10b      	cbz	r3, 8010dec <_free_r+0x4c>
 8010de8:	42a3      	cmp	r3, r4
 8010dea:	d9fa      	bls.n	8010de2 <_free_r+0x42>
 8010dec:	6811      	ldr	r1, [r2, #0]
 8010dee:	1850      	adds	r0, r2, r1
 8010df0:	42a0      	cmp	r0, r4
 8010df2:	d10b      	bne.n	8010e0c <_free_r+0x6c>
 8010df4:	6820      	ldr	r0, [r4, #0]
 8010df6:	4401      	add	r1, r0
 8010df8:	1850      	adds	r0, r2, r1
 8010dfa:	4283      	cmp	r3, r0
 8010dfc:	6011      	str	r1, [r2, #0]
 8010dfe:	d1e0      	bne.n	8010dc2 <_free_r+0x22>
 8010e00:	6818      	ldr	r0, [r3, #0]
 8010e02:	685b      	ldr	r3, [r3, #4]
 8010e04:	6053      	str	r3, [r2, #4]
 8010e06:	4408      	add	r0, r1
 8010e08:	6010      	str	r0, [r2, #0]
 8010e0a:	e7da      	b.n	8010dc2 <_free_r+0x22>
 8010e0c:	d902      	bls.n	8010e14 <_free_r+0x74>
 8010e0e:	230c      	movs	r3, #12
 8010e10:	602b      	str	r3, [r5, #0]
 8010e12:	e7d6      	b.n	8010dc2 <_free_r+0x22>
 8010e14:	6820      	ldr	r0, [r4, #0]
 8010e16:	1821      	adds	r1, r4, r0
 8010e18:	428b      	cmp	r3, r1
 8010e1a:	bf04      	itt	eq
 8010e1c:	6819      	ldreq	r1, [r3, #0]
 8010e1e:	685b      	ldreq	r3, [r3, #4]
 8010e20:	6063      	str	r3, [r4, #4]
 8010e22:	bf04      	itt	eq
 8010e24:	1809      	addeq	r1, r1, r0
 8010e26:	6021      	streq	r1, [r4, #0]
 8010e28:	6054      	str	r4, [r2, #4]
 8010e2a:	e7ca      	b.n	8010dc2 <_free_r+0x22>
 8010e2c:	bd38      	pop	{r3, r4, r5, pc}
 8010e2e:	bf00      	nop
 8010e30:	200017b4 	.word	0x200017b4

08010e34 <malloc>:
 8010e34:	4b02      	ldr	r3, [pc, #8]	@ (8010e40 <malloc+0xc>)
 8010e36:	4601      	mov	r1, r0
 8010e38:	6818      	ldr	r0, [r3, #0]
 8010e3a:	f7fe b851 	b.w	800eee0 <_malloc_r>
 8010e3e:	bf00      	nop
 8010e40:	20000050 	.word	0x20000050

08010e44 <_Balloc>:
 8010e44:	b570      	push	{r4, r5, r6, lr}
 8010e46:	69c6      	ldr	r6, [r0, #28]
 8010e48:	4604      	mov	r4, r0
 8010e4a:	460d      	mov	r5, r1
 8010e4c:	b976      	cbnz	r6, 8010e6c <_Balloc+0x28>
 8010e4e:	2010      	movs	r0, #16
 8010e50:	f7ff fff0 	bl	8010e34 <malloc>
 8010e54:	4602      	mov	r2, r0
 8010e56:	61e0      	str	r0, [r4, #28]
 8010e58:	b920      	cbnz	r0, 8010e64 <_Balloc+0x20>
 8010e5a:	4b18      	ldr	r3, [pc, #96]	@ (8010ebc <_Balloc+0x78>)
 8010e5c:	4818      	ldr	r0, [pc, #96]	@ (8010ec0 <_Balloc+0x7c>)
 8010e5e:	216b      	movs	r1, #107	@ 0x6b
 8010e60:	f002 f8ee 	bl	8013040 <__assert_func>
 8010e64:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010e68:	6006      	str	r6, [r0, #0]
 8010e6a:	60c6      	str	r6, [r0, #12]
 8010e6c:	69e6      	ldr	r6, [r4, #28]
 8010e6e:	68f3      	ldr	r3, [r6, #12]
 8010e70:	b183      	cbz	r3, 8010e94 <_Balloc+0x50>
 8010e72:	69e3      	ldr	r3, [r4, #28]
 8010e74:	68db      	ldr	r3, [r3, #12]
 8010e76:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010e7a:	b9b8      	cbnz	r0, 8010eac <_Balloc+0x68>
 8010e7c:	2101      	movs	r1, #1
 8010e7e:	fa01 f605 	lsl.w	r6, r1, r5
 8010e82:	1d72      	adds	r2, r6, #5
 8010e84:	0092      	lsls	r2, r2, #2
 8010e86:	4620      	mov	r0, r4
 8010e88:	f7fd fff4 	bl	800ee74 <_calloc_r>
 8010e8c:	b160      	cbz	r0, 8010ea8 <_Balloc+0x64>
 8010e8e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010e92:	e00e      	b.n	8010eb2 <_Balloc+0x6e>
 8010e94:	2221      	movs	r2, #33	@ 0x21
 8010e96:	2104      	movs	r1, #4
 8010e98:	4620      	mov	r0, r4
 8010e9a:	f7fd ffeb 	bl	800ee74 <_calloc_r>
 8010e9e:	69e3      	ldr	r3, [r4, #28]
 8010ea0:	60f0      	str	r0, [r6, #12]
 8010ea2:	68db      	ldr	r3, [r3, #12]
 8010ea4:	2b00      	cmp	r3, #0
 8010ea6:	d1e4      	bne.n	8010e72 <_Balloc+0x2e>
 8010ea8:	2000      	movs	r0, #0
 8010eaa:	bd70      	pop	{r4, r5, r6, pc}
 8010eac:	6802      	ldr	r2, [r0, #0]
 8010eae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010eb2:	2300      	movs	r3, #0
 8010eb4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010eb8:	e7f7      	b.n	8010eaa <_Balloc+0x66>
 8010eba:	bf00      	nop
 8010ebc:	08016204 	.word	0x08016204
 8010ec0:	08016284 	.word	0x08016284

08010ec4 <_Bfree>:
 8010ec4:	b570      	push	{r4, r5, r6, lr}
 8010ec6:	69c6      	ldr	r6, [r0, #28]
 8010ec8:	4605      	mov	r5, r0
 8010eca:	460c      	mov	r4, r1
 8010ecc:	b976      	cbnz	r6, 8010eec <_Bfree+0x28>
 8010ece:	2010      	movs	r0, #16
 8010ed0:	f7ff ffb0 	bl	8010e34 <malloc>
 8010ed4:	4602      	mov	r2, r0
 8010ed6:	61e8      	str	r0, [r5, #28]
 8010ed8:	b920      	cbnz	r0, 8010ee4 <_Bfree+0x20>
 8010eda:	4b09      	ldr	r3, [pc, #36]	@ (8010f00 <_Bfree+0x3c>)
 8010edc:	4809      	ldr	r0, [pc, #36]	@ (8010f04 <_Bfree+0x40>)
 8010ede:	218f      	movs	r1, #143	@ 0x8f
 8010ee0:	f002 f8ae 	bl	8013040 <__assert_func>
 8010ee4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010ee8:	6006      	str	r6, [r0, #0]
 8010eea:	60c6      	str	r6, [r0, #12]
 8010eec:	b13c      	cbz	r4, 8010efe <_Bfree+0x3a>
 8010eee:	69eb      	ldr	r3, [r5, #28]
 8010ef0:	6862      	ldr	r2, [r4, #4]
 8010ef2:	68db      	ldr	r3, [r3, #12]
 8010ef4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010ef8:	6021      	str	r1, [r4, #0]
 8010efa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010efe:	bd70      	pop	{r4, r5, r6, pc}
 8010f00:	08016204 	.word	0x08016204
 8010f04:	08016284 	.word	0x08016284

08010f08 <__multadd>:
 8010f08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010f0c:	690d      	ldr	r5, [r1, #16]
 8010f0e:	4607      	mov	r7, r0
 8010f10:	460c      	mov	r4, r1
 8010f12:	461e      	mov	r6, r3
 8010f14:	f101 0c14 	add.w	ip, r1, #20
 8010f18:	2000      	movs	r0, #0
 8010f1a:	f8dc 3000 	ldr.w	r3, [ip]
 8010f1e:	b299      	uxth	r1, r3
 8010f20:	fb02 6101 	mla	r1, r2, r1, r6
 8010f24:	0c1e      	lsrs	r6, r3, #16
 8010f26:	0c0b      	lsrs	r3, r1, #16
 8010f28:	fb02 3306 	mla	r3, r2, r6, r3
 8010f2c:	b289      	uxth	r1, r1
 8010f2e:	3001      	adds	r0, #1
 8010f30:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010f34:	4285      	cmp	r5, r0
 8010f36:	f84c 1b04 	str.w	r1, [ip], #4
 8010f3a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010f3e:	dcec      	bgt.n	8010f1a <__multadd+0x12>
 8010f40:	b30e      	cbz	r6, 8010f86 <__multadd+0x7e>
 8010f42:	68a3      	ldr	r3, [r4, #8]
 8010f44:	42ab      	cmp	r3, r5
 8010f46:	dc19      	bgt.n	8010f7c <__multadd+0x74>
 8010f48:	6861      	ldr	r1, [r4, #4]
 8010f4a:	4638      	mov	r0, r7
 8010f4c:	3101      	adds	r1, #1
 8010f4e:	f7ff ff79 	bl	8010e44 <_Balloc>
 8010f52:	4680      	mov	r8, r0
 8010f54:	b928      	cbnz	r0, 8010f62 <__multadd+0x5a>
 8010f56:	4602      	mov	r2, r0
 8010f58:	4b0c      	ldr	r3, [pc, #48]	@ (8010f8c <__multadd+0x84>)
 8010f5a:	480d      	ldr	r0, [pc, #52]	@ (8010f90 <__multadd+0x88>)
 8010f5c:	21ba      	movs	r1, #186	@ 0xba
 8010f5e:	f002 f86f 	bl	8013040 <__assert_func>
 8010f62:	6922      	ldr	r2, [r4, #16]
 8010f64:	3202      	adds	r2, #2
 8010f66:	f104 010c 	add.w	r1, r4, #12
 8010f6a:	0092      	lsls	r2, r2, #2
 8010f6c:	300c      	adds	r0, #12
 8010f6e:	f7ff f8b6 	bl	80100de <memcpy>
 8010f72:	4621      	mov	r1, r4
 8010f74:	4638      	mov	r0, r7
 8010f76:	f7ff ffa5 	bl	8010ec4 <_Bfree>
 8010f7a:	4644      	mov	r4, r8
 8010f7c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010f80:	3501      	adds	r5, #1
 8010f82:	615e      	str	r6, [r3, #20]
 8010f84:	6125      	str	r5, [r4, #16]
 8010f86:	4620      	mov	r0, r4
 8010f88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010f8c:	08016273 	.word	0x08016273
 8010f90:	08016284 	.word	0x08016284

08010f94 <__s2b>:
 8010f94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010f98:	460c      	mov	r4, r1
 8010f9a:	4615      	mov	r5, r2
 8010f9c:	461f      	mov	r7, r3
 8010f9e:	2209      	movs	r2, #9
 8010fa0:	3308      	adds	r3, #8
 8010fa2:	4606      	mov	r6, r0
 8010fa4:	fb93 f3f2 	sdiv	r3, r3, r2
 8010fa8:	2100      	movs	r1, #0
 8010faa:	2201      	movs	r2, #1
 8010fac:	429a      	cmp	r2, r3
 8010fae:	db09      	blt.n	8010fc4 <__s2b+0x30>
 8010fb0:	4630      	mov	r0, r6
 8010fb2:	f7ff ff47 	bl	8010e44 <_Balloc>
 8010fb6:	b940      	cbnz	r0, 8010fca <__s2b+0x36>
 8010fb8:	4602      	mov	r2, r0
 8010fba:	4b19      	ldr	r3, [pc, #100]	@ (8011020 <__s2b+0x8c>)
 8010fbc:	4819      	ldr	r0, [pc, #100]	@ (8011024 <__s2b+0x90>)
 8010fbe:	21d3      	movs	r1, #211	@ 0xd3
 8010fc0:	f002 f83e 	bl	8013040 <__assert_func>
 8010fc4:	0052      	lsls	r2, r2, #1
 8010fc6:	3101      	adds	r1, #1
 8010fc8:	e7f0      	b.n	8010fac <__s2b+0x18>
 8010fca:	9b08      	ldr	r3, [sp, #32]
 8010fcc:	6143      	str	r3, [r0, #20]
 8010fce:	2d09      	cmp	r5, #9
 8010fd0:	f04f 0301 	mov.w	r3, #1
 8010fd4:	6103      	str	r3, [r0, #16]
 8010fd6:	dd16      	ble.n	8011006 <__s2b+0x72>
 8010fd8:	f104 0909 	add.w	r9, r4, #9
 8010fdc:	46c8      	mov	r8, r9
 8010fde:	442c      	add	r4, r5
 8010fe0:	f818 3b01 	ldrb.w	r3, [r8], #1
 8010fe4:	4601      	mov	r1, r0
 8010fe6:	3b30      	subs	r3, #48	@ 0x30
 8010fe8:	220a      	movs	r2, #10
 8010fea:	4630      	mov	r0, r6
 8010fec:	f7ff ff8c 	bl	8010f08 <__multadd>
 8010ff0:	45a0      	cmp	r8, r4
 8010ff2:	d1f5      	bne.n	8010fe0 <__s2b+0x4c>
 8010ff4:	f1a5 0408 	sub.w	r4, r5, #8
 8010ff8:	444c      	add	r4, r9
 8010ffa:	1b2d      	subs	r5, r5, r4
 8010ffc:	1963      	adds	r3, r4, r5
 8010ffe:	42bb      	cmp	r3, r7
 8011000:	db04      	blt.n	801100c <__s2b+0x78>
 8011002:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011006:	340a      	adds	r4, #10
 8011008:	2509      	movs	r5, #9
 801100a:	e7f6      	b.n	8010ffa <__s2b+0x66>
 801100c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011010:	4601      	mov	r1, r0
 8011012:	3b30      	subs	r3, #48	@ 0x30
 8011014:	220a      	movs	r2, #10
 8011016:	4630      	mov	r0, r6
 8011018:	f7ff ff76 	bl	8010f08 <__multadd>
 801101c:	e7ee      	b.n	8010ffc <__s2b+0x68>
 801101e:	bf00      	nop
 8011020:	08016273 	.word	0x08016273
 8011024:	08016284 	.word	0x08016284

08011028 <__hi0bits>:
 8011028:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801102c:	4603      	mov	r3, r0
 801102e:	bf36      	itet	cc
 8011030:	0403      	lslcc	r3, r0, #16
 8011032:	2000      	movcs	r0, #0
 8011034:	2010      	movcc	r0, #16
 8011036:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801103a:	bf3c      	itt	cc
 801103c:	021b      	lslcc	r3, r3, #8
 801103e:	3008      	addcc	r0, #8
 8011040:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011044:	bf3c      	itt	cc
 8011046:	011b      	lslcc	r3, r3, #4
 8011048:	3004      	addcc	r0, #4
 801104a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801104e:	bf3c      	itt	cc
 8011050:	009b      	lslcc	r3, r3, #2
 8011052:	3002      	addcc	r0, #2
 8011054:	2b00      	cmp	r3, #0
 8011056:	db05      	blt.n	8011064 <__hi0bits+0x3c>
 8011058:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801105c:	f100 0001 	add.w	r0, r0, #1
 8011060:	bf08      	it	eq
 8011062:	2020      	moveq	r0, #32
 8011064:	4770      	bx	lr

08011066 <__lo0bits>:
 8011066:	6803      	ldr	r3, [r0, #0]
 8011068:	4602      	mov	r2, r0
 801106a:	f013 0007 	ands.w	r0, r3, #7
 801106e:	d00b      	beq.n	8011088 <__lo0bits+0x22>
 8011070:	07d9      	lsls	r1, r3, #31
 8011072:	d421      	bmi.n	80110b8 <__lo0bits+0x52>
 8011074:	0798      	lsls	r0, r3, #30
 8011076:	bf49      	itett	mi
 8011078:	085b      	lsrmi	r3, r3, #1
 801107a:	089b      	lsrpl	r3, r3, #2
 801107c:	2001      	movmi	r0, #1
 801107e:	6013      	strmi	r3, [r2, #0]
 8011080:	bf5c      	itt	pl
 8011082:	6013      	strpl	r3, [r2, #0]
 8011084:	2002      	movpl	r0, #2
 8011086:	4770      	bx	lr
 8011088:	b299      	uxth	r1, r3
 801108a:	b909      	cbnz	r1, 8011090 <__lo0bits+0x2a>
 801108c:	0c1b      	lsrs	r3, r3, #16
 801108e:	2010      	movs	r0, #16
 8011090:	b2d9      	uxtb	r1, r3
 8011092:	b909      	cbnz	r1, 8011098 <__lo0bits+0x32>
 8011094:	3008      	adds	r0, #8
 8011096:	0a1b      	lsrs	r3, r3, #8
 8011098:	0719      	lsls	r1, r3, #28
 801109a:	bf04      	itt	eq
 801109c:	091b      	lsreq	r3, r3, #4
 801109e:	3004      	addeq	r0, #4
 80110a0:	0799      	lsls	r1, r3, #30
 80110a2:	bf04      	itt	eq
 80110a4:	089b      	lsreq	r3, r3, #2
 80110a6:	3002      	addeq	r0, #2
 80110a8:	07d9      	lsls	r1, r3, #31
 80110aa:	d403      	bmi.n	80110b4 <__lo0bits+0x4e>
 80110ac:	085b      	lsrs	r3, r3, #1
 80110ae:	f100 0001 	add.w	r0, r0, #1
 80110b2:	d003      	beq.n	80110bc <__lo0bits+0x56>
 80110b4:	6013      	str	r3, [r2, #0]
 80110b6:	4770      	bx	lr
 80110b8:	2000      	movs	r0, #0
 80110ba:	4770      	bx	lr
 80110bc:	2020      	movs	r0, #32
 80110be:	4770      	bx	lr

080110c0 <__i2b>:
 80110c0:	b510      	push	{r4, lr}
 80110c2:	460c      	mov	r4, r1
 80110c4:	2101      	movs	r1, #1
 80110c6:	f7ff febd 	bl	8010e44 <_Balloc>
 80110ca:	4602      	mov	r2, r0
 80110cc:	b928      	cbnz	r0, 80110da <__i2b+0x1a>
 80110ce:	4b05      	ldr	r3, [pc, #20]	@ (80110e4 <__i2b+0x24>)
 80110d0:	4805      	ldr	r0, [pc, #20]	@ (80110e8 <__i2b+0x28>)
 80110d2:	f240 1145 	movw	r1, #325	@ 0x145
 80110d6:	f001 ffb3 	bl	8013040 <__assert_func>
 80110da:	2301      	movs	r3, #1
 80110dc:	6144      	str	r4, [r0, #20]
 80110de:	6103      	str	r3, [r0, #16]
 80110e0:	bd10      	pop	{r4, pc}
 80110e2:	bf00      	nop
 80110e4:	08016273 	.word	0x08016273
 80110e8:	08016284 	.word	0x08016284

080110ec <__multiply>:
 80110ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80110f0:	4614      	mov	r4, r2
 80110f2:	690a      	ldr	r2, [r1, #16]
 80110f4:	6923      	ldr	r3, [r4, #16]
 80110f6:	429a      	cmp	r2, r3
 80110f8:	bfa8      	it	ge
 80110fa:	4623      	movge	r3, r4
 80110fc:	460f      	mov	r7, r1
 80110fe:	bfa4      	itt	ge
 8011100:	460c      	movge	r4, r1
 8011102:	461f      	movge	r7, r3
 8011104:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8011108:	f8d7 9010 	ldr.w	r9, [r7, #16]
 801110c:	68a3      	ldr	r3, [r4, #8]
 801110e:	6861      	ldr	r1, [r4, #4]
 8011110:	eb0a 0609 	add.w	r6, sl, r9
 8011114:	42b3      	cmp	r3, r6
 8011116:	b085      	sub	sp, #20
 8011118:	bfb8      	it	lt
 801111a:	3101      	addlt	r1, #1
 801111c:	f7ff fe92 	bl	8010e44 <_Balloc>
 8011120:	b930      	cbnz	r0, 8011130 <__multiply+0x44>
 8011122:	4602      	mov	r2, r0
 8011124:	4b44      	ldr	r3, [pc, #272]	@ (8011238 <__multiply+0x14c>)
 8011126:	4845      	ldr	r0, [pc, #276]	@ (801123c <__multiply+0x150>)
 8011128:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801112c:	f001 ff88 	bl	8013040 <__assert_func>
 8011130:	f100 0514 	add.w	r5, r0, #20
 8011134:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8011138:	462b      	mov	r3, r5
 801113a:	2200      	movs	r2, #0
 801113c:	4543      	cmp	r3, r8
 801113e:	d321      	bcc.n	8011184 <__multiply+0x98>
 8011140:	f107 0114 	add.w	r1, r7, #20
 8011144:	f104 0214 	add.w	r2, r4, #20
 8011148:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 801114c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8011150:	9302      	str	r3, [sp, #8]
 8011152:	1b13      	subs	r3, r2, r4
 8011154:	3b15      	subs	r3, #21
 8011156:	f023 0303 	bic.w	r3, r3, #3
 801115a:	3304      	adds	r3, #4
 801115c:	f104 0715 	add.w	r7, r4, #21
 8011160:	42ba      	cmp	r2, r7
 8011162:	bf38      	it	cc
 8011164:	2304      	movcc	r3, #4
 8011166:	9301      	str	r3, [sp, #4]
 8011168:	9b02      	ldr	r3, [sp, #8]
 801116a:	9103      	str	r1, [sp, #12]
 801116c:	428b      	cmp	r3, r1
 801116e:	d80c      	bhi.n	801118a <__multiply+0x9e>
 8011170:	2e00      	cmp	r6, #0
 8011172:	dd03      	ble.n	801117c <__multiply+0x90>
 8011174:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8011178:	2b00      	cmp	r3, #0
 801117a:	d05b      	beq.n	8011234 <__multiply+0x148>
 801117c:	6106      	str	r6, [r0, #16]
 801117e:	b005      	add	sp, #20
 8011180:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011184:	f843 2b04 	str.w	r2, [r3], #4
 8011188:	e7d8      	b.n	801113c <__multiply+0x50>
 801118a:	f8b1 a000 	ldrh.w	sl, [r1]
 801118e:	f1ba 0f00 	cmp.w	sl, #0
 8011192:	d024      	beq.n	80111de <__multiply+0xf2>
 8011194:	f104 0e14 	add.w	lr, r4, #20
 8011198:	46a9      	mov	r9, r5
 801119a:	f04f 0c00 	mov.w	ip, #0
 801119e:	f85e 7b04 	ldr.w	r7, [lr], #4
 80111a2:	f8d9 3000 	ldr.w	r3, [r9]
 80111a6:	fa1f fb87 	uxth.w	fp, r7
 80111aa:	b29b      	uxth	r3, r3
 80111ac:	fb0a 330b 	mla	r3, sl, fp, r3
 80111b0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80111b4:	f8d9 7000 	ldr.w	r7, [r9]
 80111b8:	4463      	add	r3, ip
 80111ba:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80111be:	fb0a c70b 	mla	r7, sl, fp, ip
 80111c2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80111c6:	b29b      	uxth	r3, r3
 80111c8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80111cc:	4572      	cmp	r2, lr
 80111ce:	f849 3b04 	str.w	r3, [r9], #4
 80111d2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80111d6:	d8e2      	bhi.n	801119e <__multiply+0xb2>
 80111d8:	9b01      	ldr	r3, [sp, #4]
 80111da:	f845 c003 	str.w	ip, [r5, r3]
 80111de:	9b03      	ldr	r3, [sp, #12]
 80111e0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80111e4:	3104      	adds	r1, #4
 80111e6:	f1b9 0f00 	cmp.w	r9, #0
 80111ea:	d021      	beq.n	8011230 <__multiply+0x144>
 80111ec:	682b      	ldr	r3, [r5, #0]
 80111ee:	f104 0c14 	add.w	ip, r4, #20
 80111f2:	46ae      	mov	lr, r5
 80111f4:	f04f 0a00 	mov.w	sl, #0
 80111f8:	f8bc b000 	ldrh.w	fp, [ip]
 80111fc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8011200:	fb09 770b 	mla	r7, r9, fp, r7
 8011204:	4457      	add	r7, sl
 8011206:	b29b      	uxth	r3, r3
 8011208:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801120c:	f84e 3b04 	str.w	r3, [lr], #4
 8011210:	f85c 3b04 	ldr.w	r3, [ip], #4
 8011214:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011218:	f8be 3000 	ldrh.w	r3, [lr]
 801121c:	fb09 330a 	mla	r3, r9, sl, r3
 8011220:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8011224:	4562      	cmp	r2, ip
 8011226:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801122a:	d8e5      	bhi.n	80111f8 <__multiply+0x10c>
 801122c:	9f01      	ldr	r7, [sp, #4]
 801122e:	51eb      	str	r3, [r5, r7]
 8011230:	3504      	adds	r5, #4
 8011232:	e799      	b.n	8011168 <__multiply+0x7c>
 8011234:	3e01      	subs	r6, #1
 8011236:	e79b      	b.n	8011170 <__multiply+0x84>
 8011238:	08016273 	.word	0x08016273
 801123c:	08016284 	.word	0x08016284

08011240 <__pow5mult>:
 8011240:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011244:	4615      	mov	r5, r2
 8011246:	f012 0203 	ands.w	r2, r2, #3
 801124a:	4607      	mov	r7, r0
 801124c:	460e      	mov	r6, r1
 801124e:	d007      	beq.n	8011260 <__pow5mult+0x20>
 8011250:	4c25      	ldr	r4, [pc, #148]	@ (80112e8 <__pow5mult+0xa8>)
 8011252:	3a01      	subs	r2, #1
 8011254:	2300      	movs	r3, #0
 8011256:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801125a:	f7ff fe55 	bl	8010f08 <__multadd>
 801125e:	4606      	mov	r6, r0
 8011260:	10ad      	asrs	r5, r5, #2
 8011262:	d03d      	beq.n	80112e0 <__pow5mult+0xa0>
 8011264:	69fc      	ldr	r4, [r7, #28]
 8011266:	b97c      	cbnz	r4, 8011288 <__pow5mult+0x48>
 8011268:	2010      	movs	r0, #16
 801126a:	f7ff fde3 	bl	8010e34 <malloc>
 801126e:	4602      	mov	r2, r0
 8011270:	61f8      	str	r0, [r7, #28]
 8011272:	b928      	cbnz	r0, 8011280 <__pow5mult+0x40>
 8011274:	4b1d      	ldr	r3, [pc, #116]	@ (80112ec <__pow5mult+0xac>)
 8011276:	481e      	ldr	r0, [pc, #120]	@ (80112f0 <__pow5mult+0xb0>)
 8011278:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801127c:	f001 fee0 	bl	8013040 <__assert_func>
 8011280:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011284:	6004      	str	r4, [r0, #0]
 8011286:	60c4      	str	r4, [r0, #12]
 8011288:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801128c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011290:	b94c      	cbnz	r4, 80112a6 <__pow5mult+0x66>
 8011292:	f240 2171 	movw	r1, #625	@ 0x271
 8011296:	4638      	mov	r0, r7
 8011298:	f7ff ff12 	bl	80110c0 <__i2b>
 801129c:	2300      	movs	r3, #0
 801129e:	f8c8 0008 	str.w	r0, [r8, #8]
 80112a2:	4604      	mov	r4, r0
 80112a4:	6003      	str	r3, [r0, #0]
 80112a6:	f04f 0900 	mov.w	r9, #0
 80112aa:	07eb      	lsls	r3, r5, #31
 80112ac:	d50a      	bpl.n	80112c4 <__pow5mult+0x84>
 80112ae:	4631      	mov	r1, r6
 80112b0:	4622      	mov	r2, r4
 80112b2:	4638      	mov	r0, r7
 80112b4:	f7ff ff1a 	bl	80110ec <__multiply>
 80112b8:	4631      	mov	r1, r6
 80112ba:	4680      	mov	r8, r0
 80112bc:	4638      	mov	r0, r7
 80112be:	f7ff fe01 	bl	8010ec4 <_Bfree>
 80112c2:	4646      	mov	r6, r8
 80112c4:	106d      	asrs	r5, r5, #1
 80112c6:	d00b      	beq.n	80112e0 <__pow5mult+0xa0>
 80112c8:	6820      	ldr	r0, [r4, #0]
 80112ca:	b938      	cbnz	r0, 80112dc <__pow5mult+0x9c>
 80112cc:	4622      	mov	r2, r4
 80112ce:	4621      	mov	r1, r4
 80112d0:	4638      	mov	r0, r7
 80112d2:	f7ff ff0b 	bl	80110ec <__multiply>
 80112d6:	6020      	str	r0, [r4, #0]
 80112d8:	f8c0 9000 	str.w	r9, [r0]
 80112dc:	4604      	mov	r4, r0
 80112de:	e7e4      	b.n	80112aa <__pow5mult+0x6a>
 80112e0:	4630      	mov	r0, r6
 80112e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80112e6:	bf00      	nop
 80112e8:	080162e0 	.word	0x080162e0
 80112ec:	08016204 	.word	0x08016204
 80112f0:	08016284 	.word	0x08016284

080112f4 <__lshift>:
 80112f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80112f8:	460c      	mov	r4, r1
 80112fa:	6849      	ldr	r1, [r1, #4]
 80112fc:	6923      	ldr	r3, [r4, #16]
 80112fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011302:	68a3      	ldr	r3, [r4, #8]
 8011304:	4607      	mov	r7, r0
 8011306:	4691      	mov	r9, r2
 8011308:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801130c:	f108 0601 	add.w	r6, r8, #1
 8011310:	42b3      	cmp	r3, r6
 8011312:	db0b      	blt.n	801132c <__lshift+0x38>
 8011314:	4638      	mov	r0, r7
 8011316:	f7ff fd95 	bl	8010e44 <_Balloc>
 801131a:	4605      	mov	r5, r0
 801131c:	b948      	cbnz	r0, 8011332 <__lshift+0x3e>
 801131e:	4602      	mov	r2, r0
 8011320:	4b28      	ldr	r3, [pc, #160]	@ (80113c4 <__lshift+0xd0>)
 8011322:	4829      	ldr	r0, [pc, #164]	@ (80113c8 <__lshift+0xd4>)
 8011324:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8011328:	f001 fe8a 	bl	8013040 <__assert_func>
 801132c:	3101      	adds	r1, #1
 801132e:	005b      	lsls	r3, r3, #1
 8011330:	e7ee      	b.n	8011310 <__lshift+0x1c>
 8011332:	2300      	movs	r3, #0
 8011334:	f100 0114 	add.w	r1, r0, #20
 8011338:	f100 0210 	add.w	r2, r0, #16
 801133c:	4618      	mov	r0, r3
 801133e:	4553      	cmp	r3, sl
 8011340:	db33      	blt.n	80113aa <__lshift+0xb6>
 8011342:	6920      	ldr	r0, [r4, #16]
 8011344:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011348:	f104 0314 	add.w	r3, r4, #20
 801134c:	f019 091f 	ands.w	r9, r9, #31
 8011350:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011354:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011358:	d02b      	beq.n	80113b2 <__lshift+0xbe>
 801135a:	f1c9 0e20 	rsb	lr, r9, #32
 801135e:	468a      	mov	sl, r1
 8011360:	2200      	movs	r2, #0
 8011362:	6818      	ldr	r0, [r3, #0]
 8011364:	fa00 f009 	lsl.w	r0, r0, r9
 8011368:	4310      	orrs	r0, r2
 801136a:	f84a 0b04 	str.w	r0, [sl], #4
 801136e:	f853 2b04 	ldr.w	r2, [r3], #4
 8011372:	459c      	cmp	ip, r3
 8011374:	fa22 f20e 	lsr.w	r2, r2, lr
 8011378:	d8f3      	bhi.n	8011362 <__lshift+0x6e>
 801137a:	ebac 0304 	sub.w	r3, ip, r4
 801137e:	3b15      	subs	r3, #21
 8011380:	f023 0303 	bic.w	r3, r3, #3
 8011384:	3304      	adds	r3, #4
 8011386:	f104 0015 	add.w	r0, r4, #21
 801138a:	4584      	cmp	ip, r0
 801138c:	bf38      	it	cc
 801138e:	2304      	movcc	r3, #4
 8011390:	50ca      	str	r2, [r1, r3]
 8011392:	b10a      	cbz	r2, 8011398 <__lshift+0xa4>
 8011394:	f108 0602 	add.w	r6, r8, #2
 8011398:	3e01      	subs	r6, #1
 801139a:	4638      	mov	r0, r7
 801139c:	612e      	str	r6, [r5, #16]
 801139e:	4621      	mov	r1, r4
 80113a0:	f7ff fd90 	bl	8010ec4 <_Bfree>
 80113a4:	4628      	mov	r0, r5
 80113a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80113aa:	f842 0f04 	str.w	r0, [r2, #4]!
 80113ae:	3301      	adds	r3, #1
 80113b0:	e7c5      	b.n	801133e <__lshift+0x4a>
 80113b2:	3904      	subs	r1, #4
 80113b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80113b8:	f841 2f04 	str.w	r2, [r1, #4]!
 80113bc:	459c      	cmp	ip, r3
 80113be:	d8f9      	bhi.n	80113b4 <__lshift+0xc0>
 80113c0:	e7ea      	b.n	8011398 <__lshift+0xa4>
 80113c2:	bf00      	nop
 80113c4:	08016273 	.word	0x08016273
 80113c8:	08016284 	.word	0x08016284

080113cc <__mcmp>:
 80113cc:	690a      	ldr	r2, [r1, #16]
 80113ce:	4603      	mov	r3, r0
 80113d0:	6900      	ldr	r0, [r0, #16]
 80113d2:	1a80      	subs	r0, r0, r2
 80113d4:	b530      	push	{r4, r5, lr}
 80113d6:	d10e      	bne.n	80113f6 <__mcmp+0x2a>
 80113d8:	3314      	adds	r3, #20
 80113da:	3114      	adds	r1, #20
 80113dc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80113e0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80113e4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80113e8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80113ec:	4295      	cmp	r5, r2
 80113ee:	d003      	beq.n	80113f8 <__mcmp+0x2c>
 80113f0:	d205      	bcs.n	80113fe <__mcmp+0x32>
 80113f2:	f04f 30ff 	mov.w	r0, #4294967295
 80113f6:	bd30      	pop	{r4, r5, pc}
 80113f8:	42a3      	cmp	r3, r4
 80113fa:	d3f3      	bcc.n	80113e4 <__mcmp+0x18>
 80113fc:	e7fb      	b.n	80113f6 <__mcmp+0x2a>
 80113fe:	2001      	movs	r0, #1
 8011400:	e7f9      	b.n	80113f6 <__mcmp+0x2a>
	...

08011404 <__mdiff>:
 8011404:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011408:	4689      	mov	r9, r1
 801140a:	4606      	mov	r6, r0
 801140c:	4611      	mov	r1, r2
 801140e:	4648      	mov	r0, r9
 8011410:	4614      	mov	r4, r2
 8011412:	f7ff ffdb 	bl	80113cc <__mcmp>
 8011416:	1e05      	subs	r5, r0, #0
 8011418:	d112      	bne.n	8011440 <__mdiff+0x3c>
 801141a:	4629      	mov	r1, r5
 801141c:	4630      	mov	r0, r6
 801141e:	f7ff fd11 	bl	8010e44 <_Balloc>
 8011422:	4602      	mov	r2, r0
 8011424:	b928      	cbnz	r0, 8011432 <__mdiff+0x2e>
 8011426:	4b3f      	ldr	r3, [pc, #252]	@ (8011524 <__mdiff+0x120>)
 8011428:	f240 2137 	movw	r1, #567	@ 0x237
 801142c:	483e      	ldr	r0, [pc, #248]	@ (8011528 <__mdiff+0x124>)
 801142e:	f001 fe07 	bl	8013040 <__assert_func>
 8011432:	2301      	movs	r3, #1
 8011434:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011438:	4610      	mov	r0, r2
 801143a:	b003      	add	sp, #12
 801143c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011440:	bfbc      	itt	lt
 8011442:	464b      	movlt	r3, r9
 8011444:	46a1      	movlt	r9, r4
 8011446:	4630      	mov	r0, r6
 8011448:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801144c:	bfba      	itte	lt
 801144e:	461c      	movlt	r4, r3
 8011450:	2501      	movlt	r5, #1
 8011452:	2500      	movge	r5, #0
 8011454:	f7ff fcf6 	bl	8010e44 <_Balloc>
 8011458:	4602      	mov	r2, r0
 801145a:	b918      	cbnz	r0, 8011464 <__mdiff+0x60>
 801145c:	4b31      	ldr	r3, [pc, #196]	@ (8011524 <__mdiff+0x120>)
 801145e:	f240 2145 	movw	r1, #581	@ 0x245
 8011462:	e7e3      	b.n	801142c <__mdiff+0x28>
 8011464:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8011468:	6926      	ldr	r6, [r4, #16]
 801146a:	60c5      	str	r5, [r0, #12]
 801146c:	f109 0310 	add.w	r3, r9, #16
 8011470:	f109 0514 	add.w	r5, r9, #20
 8011474:	f104 0e14 	add.w	lr, r4, #20
 8011478:	f100 0b14 	add.w	fp, r0, #20
 801147c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8011480:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8011484:	9301      	str	r3, [sp, #4]
 8011486:	46d9      	mov	r9, fp
 8011488:	f04f 0c00 	mov.w	ip, #0
 801148c:	9b01      	ldr	r3, [sp, #4]
 801148e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8011492:	f853 af04 	ldr.w	sl, [r3, #4]!
 8011496:	9301      	str	r3, [sp, #4]
 8011498:	fa1f f38a 	uxth.w	r3, sl
 801149c:	4619      	mov	r1, r3
 801149e:	b283      	uxth	r3, r0
 80114a0:	1acb      	subs	r3, r1, r3
 80114a2:	0c00      	lsrs	r0, r0, #16
 80114a4:	4463      	add	r3, ip
 80114a6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80114aa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80114ae:	b29b      	uxth	r3, r3
 80114b0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80114b4:	4576      	cmp	r6, lr
 80114b6:	f849 3b04 	str.w	r3, [r9], #4
 80114ba:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80114be:	d8e5      	bhi.n	801148c <__mdiff+0x88>
 80114c0:	1b33      	subs	r3, r6, r4
 80114c2:	3b15      	subs	r3, #21
 80114c4:	f023 0303 	bic.w	r3, r3, #3
 80114c8:	3415      	adds	r4, #21
 80114ca:	3304      	adds	r3, #4
 80114cc:	42a6      	cmp	r6, r4
 80114ce:	bf38      	it	cc
 80114d0:	2304      	movcc	r3, #4
 80114d2:	441d      	add	r5, r3
 80114d4:	445b      	add	r3, fp
 80114d6:	461e      	mov	r6, r3
 80114d8:	462c      	mov	r4, r5
 80114da:	4544      	cmp	r4, r8
 80114dc:	d30e      	bcc.n	80114fc <__mdiff+0xf8>
 80114de:	f108 0103 	add.w	r1, r8, #3
 80114e2:	1b49      	subs	r1, r1, r5
 80114e4:	f021 0103 	bic.w	r1, r1, #3
 80114e8:	3d03      	subs	r5, #3
 80114ea:	45a8      	cmp	r8, r5
 80114ec:	bf38      	it	cc
 80114ee:	2100      	movcc	r1, #0
 80114f0:	440b      	add	r3, r1
 80114f2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80114f6:	b191      	cbz	r1, 801151e <__mdiff+0x11a>
 80114f8:	6117      	str	r7, [r2, #16]
 80114fa:	e79d      	b.n	8011438 <__mdiff+0x34>
 80114fc:	f854 1b04 	ldr.w	r1, [r4], #4
 8011500:	46e6      	mov	lr, ip
 8011502:	0c08      	lsrs	r0, r1, #16
 8011504:	fa1c fc81 	uxtah	ip, ip, r1
 8011508:	4471      	add	r1, lr
 801150a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801150e:	b289      	uxth	r1, r1
 8011510:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8011514:	f846 1b04 	str.w	r1, [r6], #4
 8011518:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801151c:	e7dd      	b.n	80114da <__mdiff+0xd6>
 801151e:	3f01      	subs	r7, #1
 8011520:	e7e7      	b.n	80114f2 <__mdiff+0xee>
 8011522:	bf00      	nop
 8011524:	08016273 	.word	0x08016273
 8011528:	08016284 	.word	0x08016284

0801152c <__ulp>:
 801152c:	b082      	sub	sp, #8
 801152e:	ed8d 0b00 	vstr	d0, [sp]
 8011532:	9a01      	ldr	r2, [sp, #4]
 8011534:	4b0f      	ldr	r3, [pc, #60]	@ (8011574 <__ulp+0x48>)
 8011536:	4013      	ands	r3, r2
 8011538:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801153c:	2b00      	cmp	r3, #0
 801153e:	dc08      	bgt.n	8011552 <__ulp+0x26>
 8011540:	425b      	negs	r3, r3
 8011542:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8011546:	ea4f 5223 	mov.w	r2, r3, asr #20
 801154a:	da04      	bge.n	8011556 <__ulp+0x2a>
 801154c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8011550:	4113      	asrs	r3, r2
 8011552:	2200      	movs	r2, #0
 8011554:	e008      	b.n	8011568 <__ulp+0x3c>
 8011556:	f1a2 0314 	sub.w	r3, r2, #20
 801155a:	2b1e      	cmp	r3, #30
 801155c:	bfda      	itte	le
 801155e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8011562:	40da      	lsrle	r2, r3
 8011564:	2201      	movgt	r2, #1
 8011566:	2300      	movs	r3, #0
 8011568:	4619      	mov	r1, r3
 801156a:	4610      	mov	r0, r2
 801156c:	ec41 0b10 	vmov	d0, r0, r1
 8011570:	b002      	add	sp, #8
 8011572:	4770      	bx	lr
 8011574:	7ff00000 	.word	0x7ff00000

08011578 <__b2d>:
 8011578:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801157c:	6906      	ldr	r6, [r0, #16]
 801157e:	f100 0814 	add.w	r8, r0, #20
 8011582:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8011586:	1f37      	subs	r7, r6, #4
 8011588:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801158c:	4610      	mov	r0, r2
 801158e:	f7ff fd4b 	bl	8011028 <__hi0bits>
 8011592:	f1c0 0320 	rsb	r3, r0, #32
 8011596:	280a      	cmp	r0, #10
 8011598:	600b      	str	r3, [r1, #0]
 801159a:	491b      	ldr	r1, [pc, #108]	@ (8011608 <__b2d+0x90>)
 801159c:	dc15      	bgt.n	80115ca <__b2d+0x52>
 801159e:	f1c0 0c0b 	rsb	ip, r0, #11
 80115a2:	fa22 f30c 	lsr.w	r3, r2, ip
 80115a6:	45b8      	cmp	r8, r7
 80115a8:	ea43 0501 	orr.w	r5, r3, r1
 80115ac:	bf34      	ite	cc
 80115ae:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80115b2:	2300      	movcs	r3, #0
 80115b4:	3015      	adds	r0, #21
 80115b6:	fa02 f000 	lsl.w	r0, r2, r0
 80115ba:	fa23 f30c 	lsr.w	r3, r3, ip
 80115be:	4303      	orrs	r3, r0
 80115c0:	461c      	mov	r4, r3
 80115c2:	ec45 4b10 	vmov	d0, r4, r5
 80115c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80115ca:	45b8      	cmp	r8, r7
 80115cc:	bf3a      	itte	cc
 80115ce:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80115d2:	f1a6 0708 	subcc.w	r7, r6, #8
 80115d6:	2300      	movcs	r3, #0
 80115d8:	380b      	subs	r0, #11
 80115da:	d012      	beq.n	8011602 <__b2d+0x8a>
 80115dc:	f1c0 0120 	rsb	r1, r0, #32
 80115e0:	fa23 f401 	lsr.w	r4, r3, r1
 80115e4:	4082      	lsls	r2, r0
 80115e6:	4322      	orrs	r2, r4
 80115e8:	4547      	cmp	r7, r8
 80115ea:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80115ee:	bf8c      	ite	hi
 80115f0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80115f4:	2200      	movls	r2, #0
 80115f6:	4083      	lsls	r3, r0
 80115f8:	40ca      	lsrs	r2, r1
 80115fa:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80115fe:	4313      	orrs	r3, r2
 8011600:	e7de      	b.n	80115c0 <__b2d+0x48>
 8011602:	ea42 0501 	orr.w	r5, r2, r1
 8011606:	e7db      	b.n	80115c0 <__b2d+0x48>
 8011608:	3ff00000 	.word	0x3ff00000

0801160c <__d2b>:
 801160c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011610:	460f      	mov	r7, r1
 8011612:	2101      	movs	r1, #1
 8011614:	ec59 8b10 	vmov	r8, r9, d0
 8011618:	4616      	mov	r6, r2
 801161a:	f7ff fc13 	bl	8010e44 <_Balloc>
 801161e:	4604      	mov	r4, r0
 8011620:	b930      	cbnz	r0, 8011630 <__d2b+0x24>
 8011622:	4602      	mov	r2, r0
 8011624:	4b23      	ldr	r3, [pc, #140]	@ (80116b4 <__d2b+0xa8>)
 8011626:	4824      	ldr	r0, [pc, #144]	@ (80116b8 <__d2b+0xac>)
 8011628:	f240 310f 	movw	r1, #783	@ 0x30f
 801162c:	f001 fd08 	bl	8013040 <__assert_func>
 8011630:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011634:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011638:	b10d      	cbz	r5, 801163e <__d2b+0x32>
 801163a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801163e:	9301      	str	r3, [sp, #4]
 8011640:	f1b8 0300 	subs.w	r3, r8, #0
 8011644:	d023      	beq.n	801168e <__d2b+0x82>
 8011646:	4668      	mov	r0, sp
 8011648:	9300      	str	r3, [sp, #0]
 801164a:	f7ff fd0c 	bl	8011066 <__lo0bits>
 801164e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8011652:	b1d0      	cbz	r0, 801168a <__d2b+0x7e>
 8011654:	f1c0 0320 	rsb	r3, r0, #32
 8011658:	fa02 f303 	lsl.w	r3, r2, r3
 801165c:	430b      	orrs	r3, r1
 801165e:	40c2      	lsrs	r2, r0
 8011660:	6163      	str	r3, [r4, #20]
 8011662:	9201      	str	r2, [sp, #4]
 8011664:	9b01      	ldr	r3, [sp, #4]
 8011666:	61a3      	str	r3, [r4, #24]
 8011668:	2b00      	cmp	r3, #0
 801166a:	bf0c      	ite	eq
 801166c:	2201      	moveq	r2, #1
 801166e:	2202      	movne	r2, #2
 8011670:	6122      	str	r2, [r4, #16]
 8011672:	b1a5      	cbz	r5, 801169e <__d2b+0x92>
 8011674:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8011678:	4405      	add	r5, r0
 801167a:	603d      	str	r5, [r7, #0]
 801167c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8011680:	6030      	str	r0, [r6, #0]
 8011682:	4620      	mov	r0, r4
 8011684:	b003      	add	sp, #12
 8011686:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801168a:	6161      	str	r1, [r4, #20]
 801168c:	e7ea      	b.n	8011664 <__d2b+0x58>
 801168e:	a801      	add	r0, sp, #4
 8011690:	f7ff fce9 	bl	8011066 <__lo0bits>
 8011694:	9b01      	ldr	r3, [sp, #4]
 8011696:	6163      	str	r3, [r4, #20]
 8011698:	3020      	adds	r0, #32
 801169a:	2201      	movs	r2, #1
 801169c:	e7e8      	b.n	8011670 <__d2b+0x64>
 801169e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80116a2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80116a6:	6038      	str	r0, [r7, #0]
 80116a8:	6918      	ldr	r0, [r3, #16]
 80116aa:	f7ff fcbd 	bl	8011028 <__hi0bits>
 80116ae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80116b2:	e7e5      	b.n	8011680 <__d2b+0x74>
 80116b4:	08016273 	.word	0x08016273
 80116b8:	08016284 	.word	0x08016284

080116bc <__ratio>:
 80116bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116c0:	b085      	sub	sp, #20
 80116c2:	e9cd 1000 	strd	r1, r0, [sp]
 80116c6:	a902      	add	r1, sp, #8
 80116c8:	f7ff ff56 	bl	8011578 <__b2d>
 80116cc:	9800      	ldr	r0, [sp, #0]
 80116ce:	a903      	add	r1, sp, #12
 80116d0:	ec55 4b10 	vmov	r4, r5, d0
 80116d4:	f7ff ff50 	bl	8011578 <__b2d>
 80116d8:	9b01      	ldr	r3, [sp, #4]
 80116da:	6919      	ldr	r1, [r3, #16]
 80116dc:	9b00      	ldr	r3, [sp, #0]
 80116de:	691b      	ldr	r3, [r3, #16]
 80116e0:	1ac9      	subs	r1, r1, r3
 80116e2:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80116e6:	1a9b      	subs	r3, r3, r2
 80116e8:	ec5b ab10 	vmov	sl, fp, d0
 80116ec:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80116f0:	2b00      	cmp	r3, #0
 80116f2:	bfce      	itee	gt
 80116f4:	462a      	movgt	r2, r5
 80116f6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80116fa:	465a      	movle	r2, fp
 80116fc:	462f      	mov	r7, r5
 80116fe:	46d9      	mov	r9, fp
 8011700:	bfcc      	ite	gt
 8011702:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8011706:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801170a:	464b      	mov	r3, r9
 801170c:	4652      	mov	r2, sl
 801170e:	4620      	mov	r0, r4
 8011710:	4639      	mov	r1, r7
 8011712:	f7ef f8bb 	bl	800088c <__aeabi_ddiv>
 8011716:	ec41 0b10 	vmov	d0, r0, r1
 801171a:	b005      	add	sp, #20
 801171c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011720 <__copybits>:
 8011720:	3901      	subs	r1, #1
 8011722:	b570      	push	{r4, r5, r6, lr}
 8011724:	1149      	asrs	r1, r1, #5
 8011726:	6914      	ldr	r4, [r2, #16]
 8011728:	3101      	adds	r1, #1
 801172a:	f102 0314 	add.w	r3, r2, #20
 801172e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8011732:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8011736:	1f05      	subs	r5, r0, #4
 8011738:	42a3      	cmp	r3, r4
 801173a:	d30c      	bcc.n	8011756 <__copybits+0x36>
 801173c:	1aa3      	subs	r3, r4, r2
 801173e:	3b11      	subs	r3, #17
 8011740:	f023 0303 	bic.w	r3, r3, #3
 8011744:	3211      	adds	r2, #17
 8011746:	42a2      	cmp	r2, r4
 8011748:	bf88      	it	hi
 801174a:	2300      	movhi	r3, #0
 801174c:	4418      	add	r0, r3
 801174e:	2300      	movs	r3, #0
 8011750:	4288      	cmp	r0, r1
 8011752:	d305      	bcc.n	8011760 <__copybits+0x40>
 8011754:	bd70      	pop	{r4, r5, r6, pc}
 8011756:	f853 6b04 	ldr.w	r6, [r3], #4
 801175a:	f845 6f04 	str.w	r6, [r5, #4]!
 801175e:	e7eb      	b.n	8011738 <__copybits+0x18>
 8011760:	f840 3b04 	str.w	r3, [r0], #4
 8011764:	e7f4      	b.n	8011750 <__copybits+0x30>

08011766 <__any_on>:
 8011766:	f100 0214 	add.w	r2, r0, #20
 801176a:	6900      	ldr	r0, [r0, #16]
 801176c:	114b      	asrs	r3, r1, #5
 801176e:	4298      	cmp	r0, r3
 8011770:	b510      	push	{r4, lr}
 8011772:	db11      	blt.n	8011798 <__any_on+0x32>
 8011774:	dd0a      	ble.n	801178c <__any_on+0x26>
 8011776:	f011 011f 	ands.w	r1, r1, #31
 801177a:	d007      	beq.n	801178c <__any_on+0x26>
 801177c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8011780:	fa24 f001 	lsr.w	r0, r4, r1
 8011784:	fa00 f101 	lsl.w	r1, r0, r1
 8011788:	428c      	cmp	r4, r1
 801178a:	d10b      	bne.n	80117a4 <__any_on+0x3e>
 801178c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011790:	4293      	cmp	r3, r2
 8011792:	d803      	bhi.n	801179c <__any_on+0x36>
 8011794:	2000      	movs	r0, #0
 8011796:	bd10      	pop	{r4, pc}
 8011798:	4603      	mov	r3, r0
 801179a:	e7f7      	b.n	801178c <__any_on+0x26>
 801179c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80117a0:	2900      	cmp	r1, #0
 80117a2:	d0f5      	beq.n	8011790 <__any_on+0x2a>
 80117a4:	2001      	movs	r0, #1
 80117a6:	e7f6      	b.n	8011796 <__any_on+0x30>

080117a8 <sulp>:
 80117a8:	b570      	push	{r4, r5, r6, lr}
 80117aa:	4604      	mov	r4, r0
 80117ac:	460d      	mov	r5, r1
 80117ae:	ec45 4b10 	vmov	d0, r4, r5
 80117b2:	4616      	mov	r6, r2
 80117b4:	f7ff feba 	bl	801152c <__ulp>
 80117b8:	ec51 0b10 	vmov	r0, r1, d0
 80117bc:	b17e      	cbz	r6, 80117de <sulp+0x36>
 80117be:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80117c2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80117c6:	2b00      	cmp	r3, #0
 80117c8:	dd09      	ble.n	80117de <sulp+0x36>
 80117ca:	051b      	lsls	r3, r3, #20
 80117cc:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80117d0:	2400      	movs	r4, #0
 80117d2:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80117d6:	4622      	mov	r2, r4
 80117d8:	462b      	mov	r3, r5
 80117da:	f7ee ff2d 	bl	8000638 <__aeabi_dmul>
 80117de:	ec41 0b10 	vmov	d0, r0, r1
 80117e2:	bd70      	pop	{r4, r5, r6, pc}
 80117e4:	0000      	movs	r0, r0
	...

080117e8 <_strtod_l>:
 80117e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80117ec:	b09f      	sub	sp, #124	@ 0x7c
 80117ee:	460c      	mov	r4, r1
 80117f0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80117f2:	2200      	movs	r2, #0
 80117f4:	921a      	str	r2, [sp, #104]	@ 0x68
 80117f6:	9005      	str	r0, [sp, #20]
 80117f8:	f04f 0a00 	mov.w	sl, #0
 80117fc:	f04f 0b00 	mov.w	fp, #0
 8011800:	460a      	mov	r2, r1
 8011802:	9219      	str	r2, [sp, #100]	@ 0x64
 8011804:	7811      	ldrb	r1, [r2, #0]
 8011806:	292b      	cmp	r1, #43	@ 0x2b
 8011808:	d04a      	beq.n	80118a0 <_strtod_l+0xb8>
 801180a:	d838      	bhi.n	801187e <_strtod_l+0x96>
 801180c:	290d      	cmp	r1, #13
 801180e:	d832      	bhi.n	8011876 <_strtod_l+0x8e>
 8011810:	2908      	cmp	r1, #8
 8011812:	d832      	bhi.n	801187a <_strtod_l+0x92>
 8011814:	2900      	cmp	r1, #0
 8011816:	d03b      	beq.n	8011890 <_strtod_l+0xa8>
 8011818:	2200      	movs	r2, #0
 801181a:	920b      	str	r2, [sp, #44]	@ 0x2c
 801181c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 801181e:	782a      	ldrb	r2, [r5, #0]
 8011820:	2a30      	cmp	r2, #48	@ 0x30
 8011822:	f040 80b3 	bne.w	801198c <_strtod_l+0x1a4>
 8011826:	786a      	ldrb	r2, [r5, #1]
 8011828:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801182c:	2a58      	cmp	r2, #88	@ 0x58
 801182e:	d16e      	bne.n	801190e <_strtod_l+0x126>
 8011830:	9302      	str	r3, [sp, #8]
 8011832:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011834:	9301      	str	r3, [sp, #4]
 8011836:	ab1a      	add	r3, sp, #104	@ 0x68
 8011838:	9300      	str	r3, [sp, #0]
 801183a:	4a8e      	ldr	r2, [pc, #568]	@ (8011a74 <_strtod_l+0x28c>)
 801183c:	9805      	ldr	r0, [sp, #20]
 801183e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8011840:	a919      	add	r1, sp, #100	@ 0x64
 8011842:	f001 fc83 	bl	801314c <__gethex>
 8011846:	f010 060f 	ands.w	r6, r0, #15
 801184a:	4604      	mov	r4, r0
 801184c:	d005      	beq.n	801185a <_strtod_l+0x72>
 801184e:	2e06      	cmp	r6, #6
 8011850:	d128      	bne.n	80118a4 <_strtod_l+0xbc>
 8011852:	3501      	adds	r5, #1
 8011854:	2300      	movs	r3, #0
 8011856:	9519      	str	r5, [sp, #100]	@ 0x64
 8011858:	930b      	str	r3, [sp, #44]	@ 0x2c
 801185a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801185c:	2b00      	cmp	r3, #0
 801185e:	f040 858e 	bne.w	801237e <_strtod_l+0xb96>
 8011862:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011864:	b1cb      	cbz	r3, 801189a <_strtod_l+0xb2>
 8011866:	4652      	mov	r2, sl
 8011868:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 801186c:	ec43 2b10 	vmov	d0, r2, r3
 8011870:	b01f      	add	sp, #124	@ 0x7c
 8011872:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011876:	2920      	cmp	r1, #32
 8011878:	d1ce      	bne.n	8011818 <_strtod_l+0x30>
 801187a:	3201      	adds	r2, #1
 801187c:	e7c1      	b.n	8011802 <_strtod_l+0x1a>
 801187e:	292d      	cmp	r1, #45	@ 0x2d
 8011880:	d1ca      	bne.n	8011818 <_strtod_l+0x30>
 8011882:	2101      	movs	r1, #1
 8011884:	910b      	str	r1, [sp, #44]	@ 0x2c
 8011886:	1c51      	adds	r1, r2, #1
 8011888:	9119      	str	r1, [sp, #100]	@ 0x64
 801188a:	7852      	ldrb	r2, [r2, #1]
 801188c:	2a00      	cmp	r2, #0
 801188e:	d1c5      	bne.n	801181c <_strtod_l+0x34>
 8011890:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8011892:	9419      	str	r4, [sp, #100]	@ 0x64
 8011894:	2b00      	cmp	r3, #0
 8011896:	f040 8570 	bne.w	801237a <_strtod_l+0xb92>
 801189a:	4652      	mov	r2, sl
 801189c:	465b      	mov	r3, fp
 801189e:	e7e5      	b.n	801186c <_strtod_l+0x84>
 80118a0:	2100      	movs	r1, #0
 80118a2:	e7ef      	b.n	8011884 <_strtod_l+0x9c>
 80118a4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80118a6:	b13a      	cbz	r2, 80118b8 <_strtod_l+0xd0>
 80118a8:	2135      	movs	r1, #53	@ 0x35
 80118aa:	a81c      	add	r0, sp, #112	@ 0x70
 80118ac:	f7ff ff38 	bl	8011720 <__copybits>
 80118b0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80118b2:	9805      	ldr	r0, [sp, #20]
 80118b4:	f7ff fb06 	bl	8010ec4 <_Bfree>
 80118b8:	3e01      	subs	r6, #1
 80118ba:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80118bc:	2e04      	cmp	r6, #4
 80118be:	d806      	bhi.n	80118ce <_strtod_l+0xe6>
 80118c0:	e8df f006 	tbb	[pc, r6]
 80118c4:	201d0314 	.word	0x201d0314
 80118c8:	14          	.byte	0x14
 80118c9:	00          	.byte	0x00
 80118ca:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80118ce:	05e1      	lsls	r1, r4, #23
 80118d0:	bf48      	it	mi
 80118d2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80118d6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80118da:	0d1b      	lsrs	r3, r3, #20
 80118dc:	051b      	lsls	r3, r3, #20
 80118de:	2b00      	cmp	r3, #0
 80118e0:	d1bb      	bne.n	801185a <_strtod_l+0x72>
 80118e2:	f7fe fbcf 	bl	8010084 <__errno>
 80118e6:	2322      	movs	r3, #34	@ 0x22
 80118e8:	6003      	str	r3, [r0, #0]
 80118ea:	e7b6      	b.n	801185a <_strtod_l+0x72>
 80118ec:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80118f0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80118f4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80118f8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80118fc:	e7e7      	b.n	80118ce <_strtod_l+0xe6>
 80118fe:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8011a7c <_strtod_l+0x294>
 8011902:	e7e4      	b.n	80118ce <_strtod_l+0xe6>
 8011904:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8011908:	f04f 3aff 	mov.w	sl, #4294967295
 801190c:	e7df      	b.n	80118ce <_strtod_l+0xe6>
 801190e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011910:	1c5a      	adds	r2, r3, #1
 8011912:	9219      	str	r2, [sp, #100]	@ 0x64
 8011914:	785b      	ldrb	r3, [r3, #1]
 8011916:	2b30      	cmp	r3, #48	@ 0x30
 8011918:	d0f9      	beq.n	801190e <_strtod_l+0x126>
 801191a:	2b00      	cmp	r3, #0
 801191c:	d09d      	beq.n	801185a <_strtod_l+0x72>
 801191e:	2301      	movs	r3, #1
 8011920:	9309      	str	r3, [sp, #36]	@ 0x24
 8011922:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011924:	930c      	str	r3, [sp, #48]	@ 0x30
 8011926:	2300      	movs	r3, #0
 8011928:	9308      	str	r3, [sp, #32]
 801192a:	930a      	str	r3, [sp, #40]	@ 0x28
 801192c:	461f      	mov	r7, r3
 801192e:	220a      	movs	r2, #10
 8011930:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8011932:	7805      	ldrb	r5, [r0, #0]
 8011934:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8011938:	b2d9      	uxtb	r1, r3
 801193a:	2909      	cmp	r1, #9
 801193c:	d928      	bls.n	8011990 <_strtod_l+0x1a8>
 801193e:	494e      	ldr	r1, [pc, #312]	@ (8011a78 <_strtod_l+0x290>)
 8011940:	2201      	movs	r2, #1
 8011942:	f001 fb62 	bl	801300a <strncmp>
 8011946:	2800      	cmp	r0, #0
 8011948:	d032      	beq.n	80119b0 <_strtod_l+0x1c8>
 801194a:	2000      	movs	r0, #0
 801194c:	462a      	mov	r2, r5
 801194e:	4681      	mov	r9, r0
 8011950:	463d      	mov	r5, r7
 8011952:	4603      	mov	r3, r0
 8011954:	2a65      	cmp	r2, #101	@ 0x65
 8011956:	d001      	beq.n	801195c <_strtod_l+0x174>
 8011958:	2a45      	cmp	r2, #69	@ 0x45
 801195a:	d114      	bne.n	8011986 <_strtod_l+0x19e>
 801195c:	b91d      	cbnz	r5, 8011966 <_strtod_l+0x17e>
 801195e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011960:	4302      	orrs	r2, r0
 8011962:	d095      	beq.n	8011890 <_strtod_l+0xa8>
 8011964:	2500      	movs	r5, #0
 8011966:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8011968:	1c62      	adds	r2, r4, #1
 801196a:	9219      	str	r2, [sp, #100]	@ 0x64
 801196c:	7862      	ldrb	r2, [r4, #1]
 801196e:	2a2b      	cmp	r2, #43	@ 0x2b
 8011970:	d077      	beq.n	8011a62 <_strtod_l+0x27a>
 8011972:	2a2d      	cmp	r2, #45	@ 0x2d
 8011974:	d07b      	beq.n	8011a6e <_strtod_l+0x286>
 8011976:	f04f 0c00 	mov.w	ip, #0
 801197a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801197e:	2909      	cmp	r1, #9
 8011980:	f240 8082 	bls.w	8011a88 <_strtod_l+0x2a0>
 8011984:	9419      	str	r4, [sp, #100]	@ 0x64
 8011986:	f04f 0800 	mov.w	r8, #0
 801198a:	e0a2      	b.n	8011ad2 <_strtod_l+0x2ea>
 801198c:	2300      	movs	r3, #0
 801198e:	e7c7      	b.n	8011920 <_strtod_l+0x138>
 8011990:	2f08      	cmp	r7, #8
 8011992:	bfd5      	itete	le
 8011994:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8011996:	9908      	ldrgt	r1, [sp, #32]
 8011998:	fb02 3301 	mlale	r3, r2, r1, r3
 801199c:	fb02 3301 	mlagt	r3, r2, r1, r3
 80119a0:	f100 0001 	add.w	r0, r0, #1
 80119a4:	bfd4      	ite	le
 80119a6:	930a      	strle	r3, [sp, #40]	@ 0x28
 80119a8:	9308      	strgt	r3, [sp, #32]
 80119aa:	3701      	adds	r7, #1
 80119ac:	9019      	str	r0, [sp, #100]	@ 0x64
 80119ae:	e7bf      	b.n	8011930 <_strtod_l+0x148>
 80119b0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80119b2:	1c5a      	adds	r2, r3, #1
 80119b4:	9219      	str	r2, [sp, #100]	@ 0x64
 80119b6:	785a      	ldrb	r2, [r3, #1]
 80119b8:	b37f      	cbz	r7, 8011a1a <_strtod_l+0x232>
 80119ba:	4681      	mov	r9, r0
 80119bc:	463d      	mov	r5, r7
 80119be:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80119c2:	2b09      	cmp	r3, #9
 80119c4:	d912      	bls.n	80119ec <_strtod_l+0x204>
 80119c6:	2301      	movs	r3, #1
 80119c8:	e7c4      	b.n	8011954 <_strtod_l+0x16c>
 80119ca:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80119cc:	1c5a      	adds	r2, r3, #1
 80119ce:	9219      	str	r2, [sp, #100]	@ 0x64
 80119d0:	785a      	ldrb	r2, [r3, #1]
 80119d2:	3001      	adds	r0, #1
 80119d4:	2a30      	cmp	r2, #48	@ 0x30
 80119d6:	d0f8      	beq.n	80119ca <_strtod_l+0x1e2>
 80119d8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80119dc:	2b08      	cmp	r3, #8
 80119de:	f200 84d3 	bhi.w	8012388 <_strtod_l+0xba0>
 80119e2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80119e4:	930c      	str	r3, [sp, #48]	@ 0x30
 80119e6:	4681      	mov	r9, r0
 80119e8:	2000      	movs	r0, #0
 80119ea:	4605      	mov	r5, r0
 80119ec:	3a30      	subs	r2, #48	@ 0x30
 80119ee:	f100 0301 	add.w	r3, r0, #1
 80119f2:	d02a      	beq.n	8011a4a <_strtod_l+0x262>
 80119f4:	4499      	add	r9, r3
 80119f6:	eb00 0c05 	add.w	ip, r0, r5
 80119fa:	462b      	mov	r3, r5
 80119fc:	210a      	movs	r1, #10
 80119fe:	4563      	cmp	r3, ip
 8011a00:	d10d      	bne.n	8011a1e <_strtod_l+0x236>
 8011a02:	1c69      	adds	r1, r5, #1
 8011a04:	4401      	add	r1, r0
 8011a06:	4428      	add	r0, r5
 8011a08:	2808      	cmp	r0, #8
 8011a0a:	dc16      	bgt.n	8011a3a <_strtod_l+0x252>
 8011a0c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8011a0e:	230a      	movs	r3, #10
 8011a10:	fb03 2300 	mla	r3, r3, r0, r2
 8011a14:	930a      	str	r3, [sp, #40]	@ 0x28
 8011a16:	2300      	movs	r3, #0
 8011a18:	e018      	b.n	8011a4c <_strtod_l+0x264>
 8011a1a:	4638      	mov	r0, r7
 8011a1c:	e7da      	b.n	80119d4 <_strtod_l+0x1ec>
 8011a1e:	2b08      	cmp	r3, #8
 8011a20:	f103 0301 	add.w	r3, r3, #1
 8011a24:	dc03      	bgt.n	8011a2e <_strtod_l+0x246>
 8011a26:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8011a28:	434e      	muls	r6, r1
 8011a2a:	960a      	str	r6, [sp, #40]	@ 0x28
 8011a2c:	e7e7      	b.n	80119fe <_strtod_l+0x216>
 8011a2e:	2b10      	cmp	r3, #16
 8011a30:	bfde      	ittt	le
 8011a32:	9e08      	ldrle	r6, [sp, #32]
 8011a34:	434e      	mulle	r6, r1
 8011a36:	9608      	strle	r6, [sp, #32]
 8011a38:	e7e1      	b.n	80119fe <_strtod_l+0x216>
 8011a3a:	280f      	cmp	r0, #15
 8011a3c:	dceb      	bgt.n	8011a16 <_strtod_l+0x22e>
 8011a3e:	9808      	ldr	r0, [sp, #32]
 8011a40:	230a      	movs	r3, #10
 8011a42:	fb03 2300 	mla	r3, r3, r0, r2
 8011a46:	9308      	str	r3, [sp, #32]
 8011a48:	e7e5      	b.n	8011a16 <_strtod_l+0x22e>
 8011a4a:	4629      	mov	r1, r5
 8011a4c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8011a4e:	1c50      	adds	r0, r2, #1
 8011a50:	9019      	str	r0, [sp, #100]	@ 0x64
 8011a52:	7852      	ldrb	r2, [r2, #1]
 8011a54:	4618      	mov	r0, r3
 8011a56:	460d      	mov	r5, r1
 8011a58:	e7b1      	b.n	80119be <_strtod_l+0x1d6>
 8011a5a:	f04f 0900 	mov.w	r9, #0
 8011a5e:	2301      	movs	r3, #1
 8011a60:	e77d      	b.n	801195e <_strtod_l+0x176>
 8011a62:	f04f 0c00 	mov.w	ip, #0
 8011a66:	1ca2      	adds	r2, r4, #2
 8011a68:	9219      	str	r2, [sp, #100]	@ 0x64
 8011a6a:	78a2      	ldrb	r2, [r4, #2]
 8011a6c:	e785      	b.n	801197a <_strtod_l+0x192>
 8011a6e:	f04f 0c01 	mov.w	ip, #1
 8011a72:	e7f8      	b.n	8011a66 <_strtod_l+0x27e>
 8011a74:	080163f8 	.word	0x080163f8
 8011a78:	080163e0 	.word	0x080163e0
 8011a7c:	7ff00000 	.word	0x7ff00000
 8011a80:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8011a82:	1c51      	adds	r1, r2, #1
 8011a84:	9119      	str	r1, [sp, #100]	@ 0x64
 8011a86:	7852      	ldrb	r2, [r2, #1]
 8011a88:	2a30      	cmp	r2, #48	@ 0x30
 8011a8a:	d0f9      	beq.n	8011a80 <_strtod_l+0x298>
 8011a8c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8011a90:	2908      	cmp	r1, #8
 8011a92:	f63f af78 	bhi.w	8011986 <_strtod_l+0x19e>
 8011a96:	3a30      	subs	r2, #48	@ 0x30
 8011a98:	920e      	str	r2, [sp, #56]	@ 0x38
 8011a9a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8011a9c:	920f      	str	r2, [sp, #60]	@ 0x3c
 8011a9e:	f04f 080a 	mov.w	r8, #10
 8011aa2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8011aa4:	1c56      	adds	r6, r2, #1
 8011aa6:	9619      	str	r6, [sp, #100]	@ 0x64
 8011aa8:	7852      	ldrb	r2, [r2, #1]
 8011aaa:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8011aae:	f1be 0f09 	cmp.w	lr, #9
 8011ab2:	d939      	bls.n	8011b28 <_strtod_l+0x340>
 8011ab4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8011ab6:	1a76      	subs	r6, r6, r1
 8011ab8:	2e08      	cmp	r6, #8
 8011aba:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8011abe:	dc03      	bgt.n	8011ac8 <_strtod_l+0x2e0>
 8011ac0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8011ac2:	4588      	cmp	r8, r1
 8011ac4:	bfa8      	it	ge
 8011ac6:	4688      	movge	r8, r1
 8011ac8:	f1bc 0f00 	cmp.w	ip, #0
 8011acc:	d001      	beq.n	8011ad2 <_strtod_l+0x2ea>
 8011ace:	f1c8 0800 	rsb	r8, r8, #0
 8011ad2:	2d00      	cmp	r5, #0
 8011ad4:	d14e      	bne.n	8011b74 <_strtod_l+0x38c>
 8011ad6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011ad8:	4308      	orrs	r0, r1
 8011ada:	f47f aebe 	bne.w	801185a <_strtod_l+0x72>
 8011ade:	2b00      	cmp	r3, #0
 8011ae0:	f47f aed6 	bne.w	8011890 <_strtod_l+0xa8>
 8011ae4:	2a69      	cmp	r2, #105	@ 0x69
 8011ae6:	d028      	beq.n	8011b3a <_strtod_l+0x352>
 8011ae8:	dc25      	bgt.n	8011b36 <_strtod_l+0x34e>
 8011aea:	2a49      	cmp	r2, #73	@ 0x49
 8011aec:	d025      	beq.n	8011b3a <_strtod_l+0x352>
 8011aee:	2a4e      	cmp	r2, #78	@ 0x4e
 8011af0:	f47f aece 	bne.w	8011890 <_strtod_l+0xa8>
 8011af4:	499b      	ldr	r1, [pc, #620]	@ (8011d64 <_strtod_l+0x57c>)
 8011af6:	a819      	add	r0, sp, #100	@ 0x64
 8011af8:	f001 fd4a 	bl	8013590 <__match>
 8011afc:	2800      	cmp	r0, #0
 8011afe:	f43f aec7 	beq.w	8011890 <_strtod_l+0xa8>
 8011b02:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011b04:	781b      	ldrb	r3, [r3, #0]
 8011b06:	2b28      	cmp	r3, #40	@ 0x28
 8011b08:	d12e      	bne.n	8011b68 <_strtod_l+0x380>
 8011b0a:	4997      	ldr	r1, [pc, #604]	@ (8011d68 <_strtod_l+0x580>)
 8011b0c:	aa1c      	add	r2, sp, #112	@ 0x70
 8011b0e:	a819      	add	r0, sp, #100	@ 0x64
 8011b10:	f001 fd52 	bl	80135b8 <__hexnan>
 8011b14:	2805      	cmp	r0, #5
 8011b16:	d127      	bne.n	8011b68 <_strtod_l+0x380>
 8011b18:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8011b1a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8011b1e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8011b22:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8011b26:	e698      	b.n	801185a <_strtod_l+0x72>
 8011b28:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8011b2a:	fb08 2101 	mla	r1, r8, r1, r2
 8011b2e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8011b32:	920e      	str	r2, [sp, #56]	@ 0x38
 8011b34:	e7b5      	b.n	8011aa2 <_strtod_l+0x2ba>
 8011b36:	2a6e      	cmp	r2, #110	@ 0x6e
 8011b38:	e7da      	b.n	8011af0 <_strtod_l+0x308>
 8011b3a:	498c      	ldr	r1, [pc, #560]	@ (8011d6c <_strtod_l+0x584>)
 8011b3c:	a819      	add	r0, sp, #100	@ 0x64
 8011b3e:	f001 fd27 	bl	8013590 <__match>
 8011b42:	2800      	cmp	r0, #0
 8011b44:	f43f aea4 	beq.w	8011890 <_strtod_l+0xa8>
 8011b48:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011b4a:	4989      	ldr	r1, [pc, #548]	@ (8011d70 <_strtod_l+0x588>)
 8011b4c:	3b01      	subs	r3, #1
 8011b4e:	a819      	add	r0, sp, #100	@ 0x64
 8011b50:	9319      	str	r3, [sp, #100]	@ 0x64
 8011b52:	f001 fd1d 	bl	8013590 <__match>
 8011b56:	b910      	cbnz	r0, 8011b5e <_strtod_l+0x376>
 8011b58:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011b5a:	3301      	adds	r3, #1
 8011b5c:	9319      	str	r3, [sp, #100]	@ 0x64
 8011b5e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8011d80 <_strtod_l+0x598>
 8011b62:	f04f 0a00 	mov.w	sl, #0
 8011b66:	e678      	b.n	801185a <_strtod_l+0x72>
 8011b68:	4882      	ldr	r0, [pc, #520]	@ (8011d74 <_strtod_l+0x58c>)
 8011b6a:	f001 fa61 	bl	8013030 <nan>
 8011b6e:	ec5b ab10 	vmov	sl, fp, d0
 8011b72:	e672      	b.n	801185a <_strtod_l+0x72>
 8011b74:	eba8 0309 	sub.w	r3, r8, r9
 8011b78:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8011b7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8011b7c:	2f00      	cmp	r7, #0
 8011b7e:	bf08      	it	eq
 8011b80:	462f      	moveq	r7, r5
 8011b82:	2d10      	cmp	r5, #16
 8011b84:	462c      	mov	r4, r5
 8011b86:	bfa8      	it	ge
 8011b88:	2410      	movge	r4, #16
 8011b8a:	f7ee fcdb 	bl	8000544 <__aeabi_ui2d>
 8011b8e:	2d09      	cmp	r5, #9
 8011b90:	4682      	mov	sl, r0
 8011b92:	468b      	mov	fp, r1
 8011b94:	dc13      	bgt.n	8011bbe <_strtod_l+0x3d6>
 8011b96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011b98:	2b00      	cmp	r3, #0
 8011b9a:	f43f ae5e 	beq.w	801185a <_strtod_l+0x72>
 8011b9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011ba0:	dd78      	ble.n	8011c94 <_strtod_l+0x4ac>
 8011ba2:	2b16      	cmp	r3, #22
 8011ba4:	dc5f      	bgt.n	8011c66 <_strtod_l+0x47e>
 8011ba6:	4974      	ldr	r1, [pc, #464]	@ (8011d78 <_strtod_l+0x590>)
 8011ba8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8011bac:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011bb0:	4652      	mov	r2, sl
 8011bb2:	465b      	mov	r3, fp
 8011bb4:	f7ee fd40 	bl	8000638 <__aeabi_dmul>
 8011bb8:	4682      	mov	sl, r0
 8011bba:	468b      	mov	fp, r1
 8011bbc:	e64d      	b.n	801185a <_strtod_l+0x72>
 8011bbe:	4b6e      	ldr	r3, [pc, #440]	@ (8011d78 <_strtod_l+0x590>)
 8011bc0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011bc4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8011bc8:	f7ee fd36 	bl	8000638 <__aeabi_dmul>
 8011bcc:	4682      	mov	sl, r0
 8011bce:	9808      	ldr	r0, [sp, #32]
 8011bd0:	468b      	mov	fp, r1
 8011bd2:	f7ee fcb7 	bl	8000544 <__aeabi_ui2d>
 8011bd6:	4602      	mov	r2, r0
 8011bd8:	460b      	mov	r3, r1
 8011bda:	4650      	mov	r0, sl
 8011bdc:	4659      	mov	r1, fp
 8011bde:	f7ee fb75 	bl	80002cc <__adddf3>
 8011be2:	2d0f      	cmp	r5, #15
 8011be4:	4682      	mov	sl, r0
 8011be6:	468b      	mov	fp, r1
 8011be8:	ddd5      	ble.n	8011b96 <_strtod_l+0x3ae>
 8011bea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011bec:	1b2c      	subs	r4, r5, r4
 8011bee:	441c      	add	r4, r3
 8011bf0:	2c00      	cmp	r4, #0
 8011bf2:	f340 8096 	ble.w	8011d22 <_strtod_l+0x53a>
 8011bf6:	f014 030f 	ands.w	r3, r4, #15
 8011bfa:	d00a      	beq.n	8011c12 <_strtod_l+0x42a>
 8011bfc:	495e      	ldr	r1, [pc, #376]	@ (8011d78 <_strtod_l+0x590>)
 8011bfe:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8011c02:	4652      	mov	r2, sl
 8011c04:	465b      	mov	r3, fp
 8011c06:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011c0a:	f7ee fd15 	bl	8000638 <__aeabi_dmul>
 8011c0e:	4682      	mov	sl, r0
 8011c10:	468b      	mov	fp, r1
 8011c12:	f034 040f 	bics.w	r4, r4, #15
 8011c16:	d073      	beq.n	8011d00 <_strtod_l+0x518>
 8011c18:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8011c1c:	dd48      	ble.n	8011cb0 <_strtod_l+0x4c8>
 8011c1e:	2400      	movs	r4, #0
 8011c20:	46a0      	mov	r8, r4
 8011c22:	940a      	str	r4, [sp, #40]	@ 0x28
 8011c24:	46a1      	mov	r9, r4
 8011c26:	9a05      	ldr	r2, [sp, #20]
 8011c28:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8011d80 <_strtod_l+0x598>
 8011c2c:	2322      	movs	r3, #34	@ 0x22
 8011c2e:	6013      	str	r3, [r2, #0]
 8011c30:	f04f 0a00 	mov.w	sl, #0
 8011c34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011c36:	2b00      	cmp	r3, #0
 8011c38:	f43f ae0f 	beq.w	801185a <_strtod_l+0x72>
 8011c3c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011c3e:	9805      	ldr	r0, [sp, #20]
 8011c40:	f7ff f940 	bl	8010ec4 <_Bfree>
 8011c44:	9805      	ldr	r0, [sp, #20]
 8011c46:	4649      	mov	r1, r9
 8011c48:	f7ff f93c 	bl	8010ec4 <_Bfree>
 8011c4c:	9805      	ldr	r0, [sp, #20]
 8011c4e:	4641      	mov	r1, r8
 8011c50:	f7ff f938 	bl	8010ec4 <_Bfree>
 8011c54:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8011c56:	9805      	ldr	r0, [sp, #20]
 8011c58:	f7ff f934 	bl	8010ec4 <_Bfree>
 8011c5c:	9805      	ldr	r0, [sp, #20]
 8011c5e:	4621      	mov	r1, r4
 8011c60:	f7ff f930 	bl	8010ec4 <_Bfree>
 8011c64:	e5f9      	b.n	801185a <_strtod_l+0x72>
 8011c66:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011c68:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8011c6c:	4293      	cmp	r3, r2
 8011c6e:	dbbc      	blt.n	8011bea <_strtod_l+0x402>
 8011c70:	4c41      	ldr	r4, [pc, #260]	@ (8011d78 <_strtod_l+0x590>)
 8011c72:	f1c5 050f 	rsb	r5, r5, #15
 8011c76:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8011c7a:	4652      	mov	r2, sl
 8011c7c:	465b      	mov	r3, fp
 8011c7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011c82:	f7ee fcd9 	bl	8000638 <__aeabi_dmul>
 8011c86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011c88:	1b5d      	subs	r5, r3, r5
 8011c8a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8011c8e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8011c92:	e78f      	b.n	8011bb4 <_strtod_l+0x3cc>
 8011c94:	3316      	adds	r3, #22
 8011c96:	dba8      	blt.n	8011bea <_strtod_l+0x402>
 8011c98:	4b37      	ldr	r3, [pc, #220]	@ (8011d78 <_strtod_l+0x590>)
 8011c9a:	eba9 0808 	sub.w	r8, r9, r8
 8011c9e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8011ca2:	e9d8 2300 	ldrd	r2, r3, [r8]
 8011ca6:	4650      	mov	r0, sl
 8011ca8:	4659      	mov	r1, fp
 8011caa:	f7ee fdef 	bl	800088c <__aeabi_ddiv>
 8011cae:	e783      	b.n	8011bb8 <_strtod_l+0x3d0>
 8011cb0:	4b32      	ldr	r3, [pc, #200]	@ (8011d7c <_strtod_l+0x594>)
 8011cb2:	9308      	str	r3, [sp, #32]
 8011cb4:	2300      	movs	r3, #0
 8011cb6:	1124      	asrs	r4, r4, #4
 8011cb8:	4650      	mov	r0, sl
 8011cba:	4659      	mov	r1, fp
 8011cbc:	461e      	mov	r6, r3
 8011cbe:	2c01      	cmp	r4, #1
 8011cc0:	dc21      	bgt.n	8011d06 <_strtod_l+0x51e>
 8011cc2:	b10b      	cbz	r3, 8011cc8 <_strtod_l+0x4e0>
 8011cc4:	4682      	mov	sl, r0
 8011cc6:	468b      	mov	fp, r1
 8011cc8:	492c      	ldr	r1, [pc, #176]	@ (8011d7c <_strtod_l+0x594>)
 8011cca:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8011cce:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8011cd2:	4652      	mov	r2, sl
 8011cd4:	465b      	mov	r3, fp
 8011cd6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011cda:	f7ee fcad 	bl	8000638 <__aeabi_dmul>
 8011cde:	4b28      	ldr	r3, [pc, #160]	@ (8011d80 <_strtod_l+0x598>)
 8011ce0:	460a      	mov	r2, r1
 8011ce2:	400b      	ands	r3, r1
 8011ce4:	4927      	ldr	r1, [pc, #156]	@ (8011d84 <_strtod_l+0x59c>)
 8011ce6:	428b      	cmp	r3, r1
 8011ce8:	4682      	mov	sl, r0
 8011cea:	d898      	bhi.n	8011c1e <_strtod_l+0x436>
 8011cec:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8011cf0:	428b      	cmp	r3, r1
 8011cf2:	bf86      	itte	hi
 8011cf4:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8011d88 <_strtod_l+0x5a0>
 8011cf8:	f04f 3aff 	movhi.w	sl, #4294967295
 8011cfc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8011d00:	2300      	movs	r3, #0
 8011d02:	9308      	str	r3, [sp, #32]
 8011d04:	e07a      	b.n	8011dfc <_strtod_l+0x614>
 8011d06:	07e2      	lsls	r2, r4, #31
 8011d08:	d505      	bpl.n	8011d16 <_strtod_l+0x52e>
 8011d0a:	9b08      	ldr	r3, [sp, #32]
 8011d0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d10:	f7ee fc92 	bl	8000638 <__aeabi_dmul>
 8011d14:	2301      	movs	r3, #1
 8011d16:	9a08      	ldr	r2, [sp, #32]
 8011d18:	3208      	adds	r2, #8
 8011d1a:	3601      	adds	r6, #1
 8011d1c:	1064      	asrs	r4, r4, #1
 8011d1e:	9208      	str	r2, [sp, #32]
 8011d20:	e7cd      	b.n	8011cbe <_strtod_l+0x4d6>
 8011d22:	d0ed      	beq.n	8011d00 <_strtod_l+0x518>
 8011d24:	4264      	negs	r4, r4
 8011d26:	f014 020f 	ands.w	r2, r4, #15
 8011d2a:	d00a      	beq.n	8011d42 <_strtod_l+0x55a>
 8011d2c:	4b12      	ldr	r3, [pc, #72]	@ (8011d78 <_strtod_l+0x590>)
 8011d2e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011d32:	4650      	mov	r0, sl
 8011d34:	4659      	mov	r1, fp
 8011d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d3a:	f7ee fda7 	bl	800088c <__aeabi_ddiv>
 8011d3e:	4682      	mov	sl, r0
 8011d40:	468b      	mov	fp, r1
 8011d42:	1124      	asrs	r4, r4, #4
 8011d44:	d0dc      	beq.n	8011d00 <_strtod_l+0x518>
 8011d46:	2c1f      	cmp	r4, #31
 8011d48:	dd20      	ble.n	8011d8c <_strtod_l+0x5a4>
 8011d4a:	2400      	movs	r4, #0
 8011d4c:	46a0      	mov	r8, r4
 8011d4e:	940a      	str	r4, [sp, #40]	@ 0x28
 8011d50:	46a1      	mov	r9, r4
 8011d52:	9a05      	ldr	r2, [sp, #20]
 8011d54:	2322      	movs	r3, #34	@ 0x22
 8011d56:	f04f 0a00 	mov.w	sl, #0
 8011d5a:	f04f 0b00 	mov.w	fp, #0
 8011d5e:	6013      	str	r3, [r2, #0]
 8011d60:	e768      	b.n	8011c34 <_strtod_l+0x44c>
 8011d62:	bf00      	nop
 8011d64:	080161cd 	.word	0x080161cd
 8011d68:	080163e4 	.word	0x080163e4
 8011d6c:	080161c5 	.word	0x080161c5
 8011d70:	080161fa 	.word	0x080161fa
 8011d74:	080165a8 	.word	0x080165a8
 8011d78:	08016318 	.word	0x08016318
 8011d7c:	080162f0 	.word	0x080162f0
 8011d80:	7ff00000 	.word	0x7ff00000
 8011d84:	7ca00000 	.word	0x7ca00000
 8011d88:	7fefffff 	.word	0x7fefffff
 8011d8c:	f014 0310 	ands.w	r3, r4, #16
 8011d90:	bf18      	it	ne
 8011d92:	236a      	movne	r3, #106	@ 0x6a
 8011d94:	4ea9      	ldr	r6, [pc, #676]	@ (801203c <_strtod_l+0x854>)
 8011d96:	9308      	str	r3, [sp, #32]
 8011d98:	4650      	mov	r0, sl
 8011d9a:	4659      	mov	r1, fp
 8011d9c:	2300      	movs	r3, #0
 8011d9e:	07e2      	lsls	r2, r4, #31
 8011da0:	d504      	bpl.n	8011dac <_strtod_l+0x5c4>
 8011da2:	e9d6 2300 	ldrd	r2, r3, [r6]
 8011da6:	f7ee fc47 	bl	8000638 <__aeabi_dmul>
 8011daa:	2301      	movs	r3, #1
 8011dac:	1064      	asrs	r4, r4, #1
 8011dae:	f106 0608 	add.w	r6, r6, #8
 8011db2:	d1f4      	bne.n	8011d9e <_strtod_l+0x5b6>
 8011db4:	b10b      	cbz	r3, 8011dba <_strtod_l+0x5d2>
 8011db6:	4682      	mov	sl, r0
 8011db8:	468b      	mov	fp, r1
 8011dba:	9b08      	ldr	r3, [sp, #32]
 8011dbc:	b1b3      	cbz	r3, 8011dec <_strtod_l+0x604>
 8011dbe:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8011dc2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8011dc6:	2b00      	cmp	r3, #0
 8011dc8:	4659      	mov	r1, fp
 8011dca:	dd0f      	ble.n	8011dec <_strtod_l+0x604>
 8011dcc:	2b1f      	cmp	r3, #31
 8011dce:	dd55      	ble.n	8011e7c <_strtod_l+0x694>
 8011dd0:	2b34      	cmp	r3, #52	@ 0x34
 8011dd2:	bfde      	ittt	le
 8011dd4:	f04f 33ff 	movle.w	r3, #4294967295
 8011dd8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8011ddc:	4093      	lslle	r3, r2
 8011dde:	f04f 0a00 	mov.w	sl, #0
 8011de2:	bfcc      	ite	gt
 8011de4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8011de8:	ea03 0b01 	andle.w	fp, r3, r1
 8011dec:	2200      	movs	r2, #0
 8011dee:	2300      	movs	r3, #0
 8011df0:	4650      	mov	r0, sl
 8011df2:	4659      	mov	r1, fp
 8011df4:	f7ee fe88 	bl	8000b08 <__aeabi_dcmpeq>
 8011df8:	2800      	cmp	r0, #0
 8011dfa:	d1a6      	bne.n	8011d4a <_strtod_l+0x562>
 8011dfc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011dfe:	9300      	str	r3, [sp, #0]
 8011e00:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8011e02:	9805      	ldr	r0, [sp, #20]
 8011e04:	462b      	mov	r3, r5
 8011e06:	463a      	mov	r2, r7
 8011e08:	f7ff f8c4 	bl	8010f94 <__s2b>
 8011e0c:	900a      	str	r0, [sp, #40]	@ 0x28
 8011e0e:	2800      	cmp	r0, #0
 8011e10:	f43f af05 	beq.w	8011c1e <_strtod_l+0x436>
 8011e14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011e16:	2a00      	cmp	r2, #0
 8011e18:	eba9 0308 	sub.w	r3, r9, r8
 8011e1c:	bfa8      	it	ge
 8011e1e:	2300      	movge	r3, #0
 8011e20:	9312      	str	r3, [sp, #72]	@ 0x48
 8011e22:	2400      	movs	r4, #0
 8011e24:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8011e28:	9316      	str	r3, [sp, #88]	@ 0x58
 8011e2a:	46a0      	mov	r8, r4
 8011e2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011e2e:	9805      	ldr	r0, [sp, #20]
 8011e30:	6859      	ldr	r1, [r3, #4]
 8011e32:	f7ff f807 	bl	8010e44 <_Balloc>
 8011e36:	4681      	mov	r9, r0
 8011e38:	2800      	cmp	r0, #0
 8011e3a:	f43f aef4 	beq.w	8011c26 <_strtod_l+0x43e>
 8011e3e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011e40:	691a      	ldr	r2, [r3, #16]
 8011e42:	3202      	adds	r2, #2
 8011e44:	f103 010c 	add.w	r1, r3, #12
 8011e48:	0092      	lsls	r2, r2, #2
 8011e4a:	300c      	adds	r0, #12
 8011e4c:	f7fe f947 	bl	80100de <memcpy>
 8011e50:	ec4b ab10 	vmov	d0, sl, fp
 8011e54:	9805      	ldr	r0, [sp, #20]
 8011e56:	aa1c      	add	r2, sp, #112	@ 0x70
 8011e58:	a91b      	add	r1, sp, #108	@ 0x6c
 8011e5a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8011e5e:	f7ff fbd5 	bl	801160c <__d2b>
 8011e62:	901a      	str	r0, [sp, #104]	@ 0x68
 8011e64:	2800      	cmp	r0, #0
 8011e66:	f43f aede 	beq.w	8011c26 <_strtod_l+0x43e>
 8011e6a:	9805      	ldr	r0, [sp, #20]
 8011e6c:	2101      	movs	r1, #1
 8011e6e:	f7ff f927 	bl	80110c0 <__i2b>
 8011e72:	4680      	mov	r8, r0
 8011e74:	b948      	cbnz	r0, 8011e8a <_strtod_l+0x6a2>
 8011e76:	f04f 0800 	mov.w	r8, #0
 8011e7a:	e6d4      	b.n	8011c26 <_strtod_l+0x43e>
 8011e7c:	f04f 32ff 	mov.w	r2, #4294967295
 8011e80:	fa02 f303 	lsl.w	r3, r2, r3
 8011e84:	ea03 0a0a 	and.w	sl, r3, sl
 8011e88:	e7b0      	b.n	8011dec <_strtod_l+0x604>
 8011e8a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8011e8c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8011e8e:	2d00      	cmp	r5, #0
 8011e90:	bfab      	itete	ge
 8011e92:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8011e94:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8011e96:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8011e98:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8011e9a:	bfac      	ite	ge
 8011e9c:	18ef      	addge	r7, r5, r3
 8011e9e:	1b5e      	sublt	r6, r3, r5
 8011ea0:	9b08      	ldr	r3, [sp, #32]
 8011ea2:	1aed      	subs	r5, r5, r3
 8011ea4:	4415      	add	r5, r2
 8011ea6:	4b66      	ldr	r3, [pc, #408]	@ (8012040 <_strtod_l+0x858>)
 8011ea8:	3d01      	subs	r5, #1
 8011eaa:	429d      	cmp	r5, r3
 8011eac:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8011eb0:	da50      	bge.n	8011f54 <_strtod_l+0x76c>
 8011eb2:	1b5b      	subs	r3, r3, r5
 8011eb4:	2b1f      	cmp	r3, #31
 8011eb6:	eba2 0203 	sub.w	r2, r2, r3
 8011eba:	f04f 0101 	mov.w	r1, #1
 8011ebe:	dc3d      	bgt.n	8011f3c <_strtod_l+0x754>
 8011ec0:	fa01 f303 	lsl.w	r3, r1, r3
 8011ec4:	9313      	str	r3, [sp, #76]	@ 0x4c
 8011ec6:	2300      	movs	r3, #0
 8011ec8:	9310      	str	r3, [sp, #64]	@ 0x40
 8011eca:	18bd      	adds	r5, r7, r2
 8011ecc:	9b08      	ldr	r3, [sp, #32]
 8011ece:	42af      	cmp	r7, r5
 8011ed0:	4416      	add	r6, r2
 8011ed2:	441e      	add	r6, r3
 8011ed4:	463b      	mov	r3, r7
 8011ed6:	bfa8      	it	ge
 8011ed8:	462b      	movge	r3, r5
 8011eda:	42b3      	cmp	r3, r6
 8011edc:	bfa8      	it	ge
 8011ede:	4633      	movge	r3, r6
 8011ee0:	2b00      	cmp	r3, #0
 8011ee2:	bfc2      	ittt	gt
 8011ee4:	1aed      	subgt	r5, r5, r3
 8011ee6:	1af6      	subgt	r6, r6, r3
 8011ee8:	1aff      	subgt	r7, r7, r3
 8011eea:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8011eec:	2b00      	cmp	r3, #0
 8011eee:	dd16      	ble.n	8011f1e <_strtod_l+0x736>
 8011ef0:	4641      	mov	r1, r8
 8011ef2:	9805      	ldr	r0, [sp, #20]
 8011ef4:	461a      	mov	r2, r3
 8011ef6:	f7ff f9a3 	bl	8011240 <__pow5mult>
 8011efa:	4680      	mov	r8, r0
 8011efc:	2800      	cmp	r0, #0
 8011efe:	d0ba      	beq.n	8011e76 <_strtod_l+0x68e>
 8011f00:	4601      	mov	r1, r0
 8011f02:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8011f04:	9805      	ldr	r0, [sp, #20]
 8011f06:	f7ff f8f1 	bl	80110ec <__multiply>
 8011f0a:	900e      	str	r0, [sp, #56]	@ 0x38
 8011f0c:	2800      	cmp	r0, #0
 8011f0e:	f43f ae8a 	beq.w	8011c26 <_strtod_l+0x43e>
 8011f12:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011f14:	9805      	ldr	r0, [sp, #20]
 8011f16:	f7fe ffd5 	bl	8010ec4 <_Bfree>
 8011f1a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011f1c:	931a      	str	r3, [sp, #104]	@ 0x68
 8011f1e:	2d00      	cmp	r5, #0
 8011f20:	dc1d      	bgt.n	8011f5e <_strtod_l+0x776>
 8011f22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011f24:	2b00      	cmp	r3, #0
 8011f26:	dd23      	ble.n	8011f70 <_strtod_l+0x788>
 8011f28:	4649      	mov	r1, r9
 8011f2a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8011f2c:	9805      	ldr	r0, [sp, #20]
 8011f2e:	f7ff f987 	bl	8011240 <__pow5mult>
 8011f32:	4681      	mov	r9, r0
 8011f34:	b9e0      	cbnz	r0, 8011f70 <_strtod_l+0x788>
 8011f36:	f04f 0900 	mov.w	r9, #0
 8011f3a:	e674      	b.n	8011c26 <_strtod_l+0x43e>
 8011f3c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8011f40:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8011f44:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8011f48:	35e2      	adds	r5, #226	@ 0xe2
 8011f4a:	fa01 f305 	lsl.w	r3, r1, r5
 8011f4e:	9310      	str	r3, [sp, #64]	@ 0x40
 8011f50:	9113      	str	r1, [sp, #76]	@ 0x4c
 8011f52:	e7ba      	b.n	8011eca <_strtod_l+0x6e2>
 8011f54:	2300      	movs	r3, #0
 8011f56:	9310      	str	r3, [sp, #64]	@ 0x40
 8011f58:	2301      	movs	r3, #1
 8011f5a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8011f5c:	e7b5      	b.n	8011eca <_strtod_l+0x6e2>
 8011f5e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011f60:	9805      	ldr	r0, [sp, #20]
 8011f62:	462a      	mov	r2, r5
 8011f64:	f7ff f9c6 	bl	80112f4 <__lshift>
 8011f68:	901a      	str	r0, [sp, #104]	@ 0x68
 8011f6a:	2800      	cmp	r0, #0
 8011f6c:	d1d9      	bne.n	8011f22 <_strtod_l+0x73a>
 8011f6e:	e65a      	b.n	8011c26 <_strtod_l+0x43e>
 8011f70:	2e00      	cmp	r6, #0
 8011f72:	dd07      	ble.n	8011f84 <_strtod_l+0x79c>
 8011f74:	4649      	mov	r1, r9
 8011f76:	9805      	ldr	r0, [sp, #20]
 8011f78:	4632      	mov	r2, r6
 8011f7a:	f7ff f9bb 	bl	80112f4 <__lshift>
 8011f7e:	4681      	mov	r9, r0
 8011f80:	2800      	cmp	r0, #0
 8011f82:	d0d8      	beq.n	8011f36 <_strtod_l+0x74e>
 8011f84:	2f00      	cmp	r7, #0
 8011f86:	dd08      	ble.n	8011f9a <_strtod_l+0x7b2>
 8011f88:	4641      	mov	r1, r8
 8011f8a:	9805      	ldr	r0, [sp, #20]
 8011f8c:	463a      	mov	r2, r7
 8011f8e:	f7ff f9b1 	bl	80112f4 <__lshift>
 8011f92:	4680      	mov	r8, r0
 8011f94:	2800      	cmp	r0, #0
 8011f96:	f43f ae46 	beq.w	8011c26 <_strtod_l+0x43e>
 8011f9a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011f9c:	9805      	ldr	r0, [sp, #20]
 8011f9e:	464a      	mov	r2, r9
 8011fa0:	f7ff fa30 	bl	8011404 <__mdiff>
 8011fa4:	4604      	mov	r4, r0
 8011fa6:	2800      	cmp	r0, #0
 8011fa8:	f43f ae3d 	beq.w	8011c26 <_strtod_l+0x43e>
 8011fac:	68c3      	ldr	r3, [r0, #12]
 8011fae:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011fb0:	2300      	movs	r3, #0
 8011fb2:	60c3      	str	r3, [r0, #12]
 8011fb4:	4641      	mov	r1, r8
 8011fb6:	f7ff fa09 	bl	80113cc <__mcmp>
 8011fba:	2800      	cmp	r0, #0
 8011fbc:	da46      	bge.n	801204c <_strtod_l+0x864>
 8011fbe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011fc0:	ea53 030a 	orrs.w	r3, r3, sl
 8011fc4:	d16c      	bne.n	80120a0 <_strtod_l+0x8b8>
 8011fc6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011fca:	2b00      	cmp	r3, #0
 8011fcc:	d168      	bne.n	80120a0 <_strtod_l+0x8b8>
 8011fce:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8011fd2:	0d1b      	lsrs	r3, r3, #20
 8011fd4:	051b      	lsls	r3, r3, #20
 8011fd6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8011fda:	d961      	bls.n	80120a0 <_strtod_l+0x8b8>
 8011fdc:	6963      	ldr	r3, [r4, #20]
 8011fde:	b913      	cbnz	r3, 8011fe6 <_strtod_l+0x7fe>
 8011fe0:	6923      	ldr	r3, [r4, #16]
 8011fe2:	2b01      	cmp	r3, #1
 8011fe4:	dd5c      	ble.n	80120a0 <_strtod_l+0x8b8>
 8011fe6:	4621      	mov	r1, r4
 8011fe8:	2201      	movs	r2, #1
 8011fea:	9805      	ldr	r0, [sp, #20]
 8011fec:	f7ff f982 	bl	80112f4 <__lshift>
 8011ff0:	4641      	mov	r1, r8
 8011ff2:	4604      	mov	r4, r0
 8011ff4:	f7ff f9ea 	bl	80113cc <__mcmp>
 8011ff8:	2800      	cmp	r0, #0
 8011ffa:	dd51      	ble.n	80120a0 <_strtod_l+0x8b8>
 8011ffc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8012000:	9a08      	ldr	r2, [sp, #32]
 8012002:	0d1b      	lsrs	r3, r3, #20
 8012004:	051b      	lsls	r3, r3, #20
 8012006:	2a00      	cmp	r2, #0
 8012008:	d06b      	beq.n	80120e2 <_strtod_l+0x8fa>
 801200a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801200e:	d868      	bhi.n	80120e2 <_strtod_l+0x8fa>
 8012010:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8012014:	f67f ae9d 	bls.w	8011d52 <_strtod_l+0x56a>
 8012018:	4b0a      	ldr	r3, [pc, #40]	@ (8012044 <_strtod_l+0x85c>)
 801201a:	4650      	mov	r0, sl
 801201c:	4659      	mov	r1, fp
 801201e:	2200      	movs	r2, #0
 8012020:	f7ee fb0a 	bl	8000638 <__aeabi_dmul>
 8012024:	4b08      	ldr	r3, [pc, #32]	@ (8012048 <_strtod_l+0x860>)
 8012026:	400b      	ands	r3, r1
 8012028:	4682      	mov	sl, r0
 801202a:	468b      	mov	fp, r1
 801202c:	2b00      	cmp	r3, #0
 801202e:	f47f ae05 	bne.w	8011c3c <_strtod_l+0x454>
 8012032:	9a05      	ldr	r2, [sp, #20]
 8012034:	2322      	movs	r3, #34	@ 0x22
 8012036:	6013      	str	r3, [r2, #0]
 8012038:	e600      	b.n	8011c3c <_strtod_l+0x454>
 801203a:	bf00      	nop
 801203c:	08016410 	.word	0x08016410
 8012040:	fffffc02 	.word	0xfffffc02
 8012044:	39500000 	.word	0x39500000
 8012048:	7ff00000 	.word	0x7ff00000
 801204c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8012050:	d165      	bne.n	801211e <_strtod_l+0x936>
 8012052:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8012054:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012058:	b35a      	cbz	r2, 80120b2 <_strtod_l+0x8ca>
 801205a:	4a9f      	ldr	r2, [pc, #636]	@ (80122d8 <_strtod_l+0xaf0>)
 801205c:	4293      	cmp	r3, r2
 801205e:	d12b      	bne.n	80120b8 <_strtod_l+0x8d0>
 8012060:	9b08      	ldr	r3, [sp, #32]
 8012062:	4651      	mov	r1, sl
 8012064:	b303      	cbz	r3, 80120a8 <_strtod_l+0x8c0>
 8012066:	4b9d      	ldr	r3, [pc, #628]	@ (80122dc <_strtod_l+0xaf4>)
 8012068:	465a      	mov	r2, fp
 801206a:	4013      	ands	r3, r2
 801206c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8012070:	f04f 32ff 	mov.w	r2, #4294967295
 8012074:	d81b      	bhi.n	80120ae <_strtod_l+0x8c6>
 8012076:	0d1b      	lsrs	r3, r3, #20
 8012078:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801207c:	fa02 f303 	lsl.w	r3, r2, r3
 8012080:	4299      	cmp	r1, r3
 8012082:	d119      	bne.n	80120b8 <_strtod_l+0x8d0>
 8012084:	4b96      	ldr	r3, [pc, #600]	@ (80122e0 <_strtod_l+0xaf8>)
 8012086:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012088:	429a      	cmp	r2, r3
 801208a:	d102      	bne.n	8012092 <_strtod_l+0x8aa>
 801208c:	3101      	adds	r1, #1
 801208e:	f43f adca 	beq.w	8011c26 <_strtod_l+0x43e>
 8012092:	4b92      	ldr	r3, [pc, #584]	@ (80122dc <_strtod_l+0xaf4>)
 8012094:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012096:	401a      	ands	r2, r3
 8012098:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 801209c:	f04f 0a00 	mov.w	sl, #0
 80120a0:	9b08      	ldr	r3, [sp, #32]
 80120a2:	2b00      	cmp	r3, #0
 80120a4:	d1b8      	bne.n	8012018 <_strtod_l+0x830>
 80120a6:	e5c9      	b.n	8011c3c <_strtod_l+0x454>
 80120a8:	f04f 33ff 	mov.w	r3, #4294967295
 80120ac:	e7e8      	b.n	8012080 <_strtod_l+0x898>
 80120ae:	4613      	mov	r3, r2
 80120b0:	e7e6      	b.n	8012080 <_strtod_l+0x898>
 80120b2:	ea53 030a 	orrs.w	r3, r3, sl
 80120b6:	d0a1      	beq.n	8011ffc <_strtod_l+0x814>
 80120b8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80120ba:	b1db      	cbz	r3, 80120f4 <_strtod_l+0x90c>
 80120bc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80120be:	4213      	tst	r3, r2
 80120c0:	d0ee      	beq.n	80120a0 <_strtod_l+0x8b8>
 80120c2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80120c4:	9a08      	ldr	r2, [sp, #32]
 80120c6:	4650      	mov	r0, sl
 80120c8:	4659      	mov	r1, fp
 80120ca:	b1bb      	cbz	r3, 80120fc <_strtod_l+0x914>
 80120cc:	f7ff fb6c 	bl	80117a8 <sulp>
 80120d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80120d4:	ec53 2b10 	vmov	r2, r3, d0
 80120d8:	f7ee f8f8 	bl	80002cc <__adddf3>
 80120dc:	4682      	mov	sl, r0
 80120de:	468b      	mov	fp, r1
 80120e0:	e7de      	b.n	80120a0 <_strtod_l+0x8b8>
 80120e2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80120e6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80120ea:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80120ee:	f04f 3aff 	mov.w	sl, #4294967295
 80120f2:	e7d5      	b.n	80120a0 <_strtod_l+0x8b8>
 80120f4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80120f6:	ea13 0f0a 	tst.w	r3, sl
 80120fa:	e7e1      	b.n	80120c0 <_strtod_l+0x8d8>
 80120fc:	f7ff fb54 	bl	80117a8 <sulp>
 8012100:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012104:	ec53 2b10 	vmov	r2, r3, d0
 8012108:	f7ee f8de 	bl	80002c8 <__aeabi_dsub>
 801210c:	2200      	movs	r2, #0
 801210e:	2300      	movs	r3, #0
 8012110:	4682      	mov	sl, r0
 8012112:	468b      	mov	fp, r1
 8012114:	f7ee fcf8 	bl	8000b08 <__aeabi_dcmpeq>
 8012118:	2800      	cmp	r0, #0
 801211a:	d0c1      	beq.n	80120a0 <_strtod_l+0x8b8>
 801211c:	e619      	b.n	8011d52 <_strtod_l+0x56a>
 801211e:	4641      	mov	r1, r8
 8012120:	4620      	mov	r0, r4
 8012122:	f7ff facb 	bl	80116bc <__ratio>
 8012126:	ec57 6b10 	vmov	r6, r7, d0
 801212a:	2200      	movs	r2, #0
 801212c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8012130:	4630      	mov	r0, r6
 8012132:	4639      	mov	r1, r7
 8012134:	f7ee fcfc 	bl	8000b30 <__aeabi_dcmple>
 8012138:	2800      	cmp	r0, #0
 801213a:	d06f      	beq.n	801221c <_strtod_l+0xa34>
 801213c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801213e:	2b00      	cmp	r3, #0
 8012140:	d17a      	bne.n	8012238 <_strtod_l+0xa50>
 8012142:	f1ba 0f00 	cmp.w	sl, #0
 8012146:	d158      	bne.n	80121fa <_strtod_l+0xa12>
 8012148:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801214a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801214e:	2b00      	cmp	r3, #0
 8012150:	d15a      	bne.n	8012208 <_strtod_l+0xa20>
 8012152:	4b64      	ldr	r3, [pc, #400]	@ (80122e4 <_strtod_l+0xafc>)
 8012154:	2200      	movs	r2, #0
 8012156:	4630      	mov	r0, r6
 8012158:	4639      	mov	r1, r7
 801215a:	f7ee fcdf 	bl	8000b1c <__aeabi_dcmplt>
 801215e:	2800      	cmp	r0, #0
 8012160:	d159      	bne.n	8012216 <_strtod_l+0xa2e>
 8012162:	4630      	mov	r0, r6
 8012164:	4639      	mov	r1, r7
 8012166:	4b60      	ldr	r3, [pc, #384]	@ (80122e8 <_strtod_l+0xb00>)
 8012168:	2200      	movs	r2, #0
 801216a:	f7ee fa65 	bl	8000638 <__aeabi_dmul>
 801216e:	4606      	mov	r6, r0
 8012170:	460f      	mov	r7, r1
 8012172:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8012176:	9606      	str	r6, [sp, #24]
 8012178:	9307      	str	r3, [sp, #28]
 801217a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801217e:	4d57      	ldr	r5, [pc, #348]	@ (80122dc <_strtod_l+0xaf4>)
 8012180:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8012184:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012186:	401d      	ands	r5, r3
 8012188:	4b58      	ldr	r3, [pc, #352]	@ (80122ec <_strtod_l+0xb04>)
 801218a:	429d      	cmp	r5, r3
 801218c:	f040 80b2 	bne.w	80122f4 <_strtod_l+0xb0c>
 8012190:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012192:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8012196:	ec4b ab10 	vmov	d0, sl, fp
 801219a:	f7ff f9c7 	bl	801152c <__ulp>
 801219e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80121a2:	ec51 0b10 	vmov	r0, r1, d0
 80121a6:	f7ee fa47 	bl	8000638 <__aeabi_dmul>
 80121aa:	4652      	mov	r2, sl
 80121ac:	465b      	mov	r3, fp
 80121ae:	f7ee f88d 	bl	80002cc <__adddf3>
 80121b2:	460b      	mov	r3, r1
 80121b4:	4949      	ldr	r1, [pc, #292]	@ (80122dc <_strtod_l+0xaf4>)
 80121b6:	4a4e      	ldr	r2, [pc, #312]	@ (80122f0 <_strtod_l+0xb08>)
 80121b8:	4019      	ands	r1, r3
 80121ba:	4291      	cmp	r1, r2
 80121bc:	4682      	mov	sl, r0
 80121be:	d942      	bls.n	8012246 <_strtod_l+0xa5e>
 80121c0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80121c2:	4b47      	ldr	r3, [pc, #284]	@ (80122e0 <_strtod_l+0xaf8>)
 80121c4:	429a      	cmp	r2, r3
 80121c6:	d103      	bne.n	80121d0 <_strtod_l+0x9e8>
 80121c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80121ca:	3301      	adds	r3, #1
 80121cc:	f43f ad2b 	beq.w	8011c26 <_strtod_l+0x43e>
 80121d0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80122e0 <_strtod_l+0xaf8>
 80121d4:	f04f 3aff 	mov.w	sl, #4294967295
 80121d8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80121da:	9805      	ldr	r0, [sp, #20]
 80121dc:	f7fe fe72 	bl	8010ec4 <_Bfree>
 80121e0:	9805      	ldr	r0, [sp, #20]
 80121e2:	4649      	mov	r1, r9
 80121e4:	f7fe fe6e 	bl	8010ec4 <_Bfree>
 80121e8:	9805      	ldr	r0, [sp, #20]
 80121ea:	4641      	mov	r1, r8
 80121ec:	f7fe fe6a 	bl	8010ec4 <_Bfree>
 80121f0:	9805      	ldr	r0, [sp, #20]
 80121f2:	4621      	mov	r1, r4
 80121f4:	f7fe fe66 	bl	8010ec4 <_Bfree>
 80121f8:	e618      	b.n	8011e2c <_strtod_l+0x644>
 80121fa:	f1ba 0f01 	cmp.w	sl, #1
 80121fe:	d103      	bne.n	8012208 <_strtod_l+0xa20>
 8012200:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012202:	2b00      	cmp	r3, #0
 8012204:	f43f ada5 	beq.w	8011d52 <_strtod_l+0x56a>
 8012208:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80122b8 <_strtod_l+0xad0>
 801220c:	4f35      	ldr	r7, [pc, #212]	@ (80122e4 <_strtod_l+0xafc>)
 801220e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8012212:	2600      	movs	r6, #0
 8012214:	e7b1      	b.n	801217a <_strtod_l+0x992>
 8012216:	4f34      	ldr	r7, [pc, #208]	@ (80122e8 <_strtod_l+0xb00>)
 8012218:	2600      	movs	r6, #0
 801221a:	e7aa      	b.n	8012172 <_strtod_l+0x98a>
 801221c:	4b32      	ldr	r3, [pc, #200]	@ (80122e8 <_strtod_l+0xb00>)
 801221e:	4630      	mov	r0, r6
 8012220:	4639      	mov	r1, r7
 8012222:	2200      	movs	r2, #0
 8012224:	f7ee fa08 	bl	8000638 <__aeabi_dmul>
 8012228:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801222a:	4606      	mov	r6, r0
 801222c:	460f      	mov	r7, r1
 801222e:	2b00      	cmp	r3, #0
 8012230:	d09f      	beq.n	8012172 <_strtod_l+0x98a>
 8012232:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8012236:	e7a0      	b.n	801217a <_strtod_l+0x992>
 8012238:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80122c0 <_strtod_l+0xad8>
 801223c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8012240:	ec57 6b17 	vmov	r6, r7, d7
 8012244:	e799      	b.n	801217a <_strtod_l+0x992>
 8012246:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801224a:	9b08      	ldr	r3, [sp, #32]
 801224c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8012250:	2b00      	cmp	r3, #0
 8012252:	d1c1      	bne.n	80121d8 <_strtod_l+0x9f0>
 8012254:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8012258:	0d1b      	lsrs	r3, r3, #20
 801225a:	051b      	lsls	r3, r3, #20
 801225c:	429d      	cmp	r5, r3
 801225e:	d1bb      	bne.n	80121d8 <_strtod_l+0x9f0>
 8012260:	4630      	mov	r0, r6
 8012262:	4639      	mov	r1, r7
 8012264:	f7ee fea6 	bl	8000fb4 <__aeabi_d2lz>
 8012268:	f7ee f9b8 	bl	80005dc <__aeabi_l2d>
 801226c:	4602      	mov	r2, r0
 801226e:	460b      	mov	r3, r1
 8012270:	4630      	mov	r0, r6
 8012272:	4639      	mov	r1, r7
 8012274:	f7ee f828 	bl	80002c8 <__aeabi_dsub>
 8012278:	460b      	mov	r3, r1
 801227a:	4602      	mov	r2, r0
 801227c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8012280:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8012284:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012286:	ea46 060a 	orr.w	r6, r6, sl
 801228a:	431e      	orrs	r6, r3
 801228c:	d06f      	beq.n	801236e <_strtod_l+0xb86>
 801228e:	a30e      	add	r3, pc, #56	@ (adr r3, 80122c8 <_strtod_l+0xae0>)
 8012290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012294:	f7ee fc42 	bl	8000b1c <__aeabi_dcmplt>
 8012298:	2800      	cmp	r0, #0
 801229a:	f47f accf 	bne.w	8011c3c <_strtod_l+0x454>
 801229e:	a30c      	add	r3, pc, #48	@ (adr r3, 80122d0 <_strtod_l+0xae8>)
 80122a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80122a8:	f7ee fc56 	bl	8000b58 <__aeabi_dcmpgt>
 80122ac:	2800      	cmp	r0, #0
 80122ae:	d093      	beq.n	80121d8 <_strtod_l+0x9f0>
 80122b0:	e4c4      	b.n	8011c3c <_strtod_l+0x454>
 80122b2:	bf00      	nop
 80122b4:	f3af 8000 	nop.w
 80122b8:	00000000 	.word	0x00000000
 80122bc:	bff00000 	.word	0xbff00000
 80122c0:	00000000 	.word	0x00000000
 80122c4:	3ff00000 	.word	0x3ff00000
 80122c8:	94a03595 	.word	0x94a03595
 80122cc:	3fdfffff 	.word	0x3fdfffff
 80122d0:	35afe535 	.word	0x35afe535
 80122d4:	3fe00000 	.word	0x3fe00000
 80122d8:	000fffff 	.word	0x000fffff
 80122dc:	7ff00000 	.word	0x7ff00000
 80122e0:	7fefffff 	.word	0x7fefffff
 80122e4:	3ff00000 	.word	0x3ff00000
 80122e8:	3fe00000 	.word	0x3fe00000
 80122ec:	7fe00000 	.word	0x7fe00000
 80122f0:	7c9fffff 	.word	0x7c9fffff
 80122f4:	9b08      	ldr	r3, [sp, #32]
 80122f6:	b323      	cbz	r3, 8012342 <_strtod_l+0xb5a>
 80122f8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80122fc:	d821      	bhi.n	8012342 <_strtod_l+0xb5a>
 80122fe:	a328      	add	r3, pc, #160	@ (adr r3, 80123a0 <_strtod_l+0xbb8>)
 8012300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012304:	4630      	mov	r0, r6
 8012306:	4639      	mov	r1, r7
 8012308:	f7ee fc12 	bl	8000b30 <__aeabi_dcmple>
 801230c:	b1a0      	cbz	r0, 8012338 <_strtod_l+0xb50>
 801230e:	4639      	mov	r1, r7
 8012310:	4630      	mov	r0, r6
 8012312:	f7ee fc69 	bl	8000be8 <__aeabi_d2uiz>
 8012316:	2801      	cmp	r0, #1
 8012318:	bf38      	it	cc
 801231a:	2001      	movcc	r0, #1
 801231c:	f7ee f912 	bl	8000544 <__aeabi_ui2d>
 8012320:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012322:	4606      	mov	r6, r0
 8012324:	460f      	mov	r7, r1
 8012326:	b9fb      	cbnz	r3, 8012368 <_strtod_l+0xb80>
 8012328:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801232c:	9014      	str	r0, [sp, #80]	@ 0x50
 801232e:	9315      	str	r3, [sp, #84]	@ 0x54
 8012330:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8012334:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8012338:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801233a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 801233e:	1b5b      	subs	r3, r3, r5
 8012340:	9311      	str	r3, [sp, #68]	@ 0x44
 8012342:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8012346:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 801234a:	f7ff f8ef 	bl	801152c <__ulp>
 801234e:	4650      	mov	r0, sl
 8012350:	ec53 2b10 	vmov	r2, r3, d0
 8012354:	4659      	mov	r1, fp
 8012356:	f7ee f96f 	bl	8000638 <__aeabi_dmul>
 801235a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801235e:	f7ed ffb5 	bl	80002cc <__adddf3>
 8012362:	4682      	mov	sl, r0
 8012364:	468b      	mov	fp, r1
 8012366:	e770      	b.n	801224a <_strtod_l+0xa62>
 8012368:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 801236c:	e7e0      	b.n	8012330 <_strtod_l+0xb48>
 801236e:	a30e      	add	r3, pc, #56	@ (adr r3, 80123a8 <_strtod_l+0xbc0>)
 8012370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012374:	f7ee fbd2 	bl	8000b1c <__aeabi_dcmplt>
 8012378:	e798      	b.n	80122ac <_strtod_l+0xac4>
 801237a:	2300      	movs	r3, #0
 801237c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801237e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8012380:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012382:	6013      	str	r3, [r2, #0]
 8012384:	f7ff ba6d 	b.w	8011862 <_strtod_l+0x7a>
 8012388:	2a65      	cmp	r2, #101	@ 0x65
 801238a:	f43f ab66 	beq.w	8011a5a <_strtod_l+0x272>
 801238e:	2a45      	cmp	r2, #69	@ 0x45
 8012390:	f43f ab63 	beq.w	8011a5a <_strtod_l+0x272>
 8012394:	2301      	movs	r3, #1
 8012396:	f7ff bb9e 	b.w	8011ad6 <_strtod_l+0x2ee>
 801239a:	bf00      	nop
 801239c:	f3af 8000 	nop.w
 80123a0:	ffc00000 	.word	0xffc00000
 80123a4:	41dfffff 	.word	0x41dfffff
 80123a8:	94a03595 	.word	0x94a03595
 80123ac:	3fcfffff 	.word	0x3fcfffff

080123b0 <_strtod_r>:
 80123b0:	4b01      	ldr	r3, [pc, #4]	@ (80123b8 <_strtod_r+0x8>)
 80123b2:	f7ff ba19 	b.w	80117e8 <_strtod_l>
 80123b6:	bf00      	nop
 80123b8:	200000a0 	.word	0x200000a0

080123bc <_strtol_l.constprop.0>:
 80123bc:	2b24      	cmp	r3, #36	@ 0x24
 80123be:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80123c2:	4686      	mov	lr, r0
 80123c4:	4690      	mov	r8, r2
 80123c6:	d801      	bhi.n	80123cc <_strtol_l.constprop.0+0x10>
 80123c8:	2b01      	cmp	r3, #1
 80123ca:	d106      	bne.n	80123da <_strtol_l.constprop.0+0x1e>
 80123cc:	f7fd fe5a 	bl	8010084 <__errno>
 80123d0:	2316      	movs	r3, #22
 80123d2:	6003      	str	r3, [r0, #0]
 80123d4:	2000      	movs	r0, #0
 80123d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80123da:	4834      	ldr	r0, [pc, #208]	@ (80124ac <_strtol_l.constprop.0+0xf0>)
 80123dc:	460d      	mov	r5, r1
 80123de:	462a      	mov	r2, r5
 80123e0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80123e4:	5d06      	ldrb	r6, [r0, r4]
 80123e6:	f016 0608 	ands.w	r6, r6, #8
 80123ea:	d1f8      	bne.n	80123de <_strtol_l.constprop.0+0x22>
 80123ec:	2c2d      	cmp	r4, #45	@ 0x2d
 80123ee:	d12d      	bne.n	801244c <_strtol_l.constprop.0+0x90>
 80123f0:	782c      	ldrb	r4, [r5, #0]
 80123f2:	2601      	movs	r6, #1
 80123f4:	1c95      	adds	r5, r2, #2
 80123f6:	f033 0210 	bics.w	r2, r3, #16
 80123fa:	d109      	bne.n	8012410 <_strtol_l.constprop.0+0x54>
 80123fc:	2c30      	cmp	r4, #48	@ 0x30
 80123fe:	d12a      	bne.n	8012456 <_strtol_l.constprop.0+0x9a>
 8012400:	782a      	ldrb	r2, [r5, #0]
 8012402:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8012406:	2a58      	cmp	r2, #88	@ 0x58
 8012408:	d125      	bne.n	8012456 <_strtol_l.constprop.0+0x9a>
 801240a:	786c      	ldrb	r4, [r5, #1]
 801240c:	2310      	movs	r3, #16
 801240e:	3502      	adds	r5, #2
 8012410:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8012414:	f10c 3cff 	add.w	ip, ip, #4294967295
 8012418:	2200      	movs	r2, #0
 801241a:	fbbc f9f3 	udiv	r9, ip, r3
 801241e:	4610      	mov	r0, r2
 8012420:	fb03 ca19 	mls	sl, r3, r9, ip
 8012424:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8012428:	2f09      	cmp	r7, #9
 801242a:	d81b      	bhi.n	8012464 <_strtol_l.constprop.0+0xa8>
 801242c:	463c      	mov	r4, r7
 801242e:	42a3      	cmp	r3, r4
 8012430:	dd27      	ble.n	8012482 <_strtol_l.constprop.0+0xc6>
 8012432:	1c57      	adds	r7, r2, #1
 8012434:	d007      	beq.n	8012446 <_strtol_l.constprop.0+0x8a>
 8012436:	4581      	cmp	r9, r0
 8012438:	d320      	bcc.n	801247c <_strtol_l.constprop.0+0xc0>
 801243a:	d101      	bne.n	8012440 <_strtol_l.constprop.0+0x84>
 801243c:	45a2      	cmp	sl, r4
 801243e:	db1d      	blt.n	801247c <_strtol_l.constprop.0+0xc0>
 8012440:	fb00 4003 	mla	r0, r0, r3, r4
 8012444:	2201      	movs	r2, #1
 8012446:	f815 4b01 	ldrb.w	r4, [r5], #1
 801244a:	e7eb      	b.n	8012424 <_strtol_l.constprop.0+0x68>
 801244c:	2c2b      	cmp	r4, #43	@ 0x2b
 801244e:	bf04      	itt	eq
 8012450:	782c      	ldrbeq	r4, [r5, #0]
 8012452:	1c95      	addeq	r5, r2, #2
 8012454:	e7cf      	b.n	80123f6 <_strtol_l.constprop.0+0x3a>
 8012456:	2b00      	cmp	r3, #0
 8012458:	d1da      	bne.n	8012410 <_strtol_l.constprop.0+0x54>
 801245a:	2c30      	cmp	r4, #48	@ 0x30
 801245c:	bf0c      	ite	eq
 801245e:	2308      	moveq	r3, #8
 8012460:	230a      	movne	r3, #10
 8012462:	e7d5      	b.n	8012410 <_strtol_l.constprop.0+0x54>
 8012464:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8012468:	2f19      	cmp	r7, #25
 801246a:	d801      	bhi.n	8012470 <_strtol_l.constprop.0+0xb4>
 801246c:	3c37      	subs	r4, #55	@ 0x37
 801246e:	e7de      	b.n	801242e <_strtol_l.constprop.0+0x72>
 8012470:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8012474:	2f19      	cmp	r7, #25
 8012476:	d804      	bhi.n	8012482 <_strtol_l.constprop.0+0xc6>
 8012478:	3c57      	subs	r4, #87	@ 0x57
 801247a:	e7d8      	b.n	801242e <_strtol_l.constprop.0+0x72>
 801247c:	f04f 32ff 	mov.w	r2, #4294967295
 8012480:	e7e1      	b.n	8012446 <_strtol_l.constprop.0+0x8a>
 8012482:	1c53      	adds	r3, r2, #1
 8012484:	d108      	bne.n	8012498 <_strtol_l.constprop.0+0xdc>
 8012486:	2322      	movs	r3, #34	@ 0x22
 8012488:	f8ce 3000 	str.w	r3, [lr]
 801248c:	4660      	mov	r0, ip
 801248e:	f1b8 0f00 	cmp.w	r8, #0
 8012492:	d0a0      	beq.n	80123d6 <_strtol_l.constprop.0+0x1a>
 8012494:	1e69      	subs	r1, r5, #1
 8012496:	e006      	b.n	80124a6 <_strtol_l.constprop.0+0xea>
 8012498:	b106      	cbz	r6, 801249c <_strtol_l.constprop.0+0xe0>
 801249a:	4240      	negs	r0, r0
 801249c:	f1b8 0f00 	cmp.w	r8, #0
 80124a0:	d099      	beq.n	80123d6 <_strtol_l.constprop.0+0x1a>
 80124a2:	2a00      	cmp	r2, #0
 80124a4:	d1f6      	bne.n	8012494 <_strtol_l.constprop.0+0xd8>
 80124a6:	f8c8 1000 	str.w	r1, [r8]
 80124aa:	e794      	b.n	80123d6 <_strtol_l.constprop.0+0x1a>
 80124ac:	08016439 	.word	0x08016439

080124b0 <_strtol_r>:
 80124b0:	f7ff bf84 	b.w	80123bc <_strtol_l.constprop.0>

080124b4 <__ssputs_r>:
 80124b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80124b8:	688e      	ldr	r6, [r1, #8]
 80124ba:	461f      	mov	r7, r3
 80124bc:	42be      	cmp	r6, r7
 80124be:	680b      	ldr	r3, [r1, #0]
 80124c0:	4682      	mov	sl, r0
 80124c2:	460c      	mov	r4, r1
 80124c4:	4690      	mov	r8, r2
 80124c6:	d82d      	bhi.n	8012524 <__ssputs_r+0x70>
 80124c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80124cc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80124d0:	d026      	beq.n	8012520 <__ssputs_r+0x6c>
 80124d2:	6965      	ldr	r5, [r4, #20]
 80124d4:	6909      	ldr	r1, [r1, #16]
 80124d6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80124da:	eba3 0901 	sub.w	r9, r3, r1
 80124de:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80124e2:	1c7b      	adds	r3, r7, #1
 80124e4:	444b      	add	r3, r9
 80124e6:	106d      	asrs	r5, r5, #1
 80124e8:	429d      	cmp	r5, r3
 80124ea:	bf38      	it	cc
 80124ec:	461d      	movcc	r5, r3
 80124ee:	0553      	lsls	r3, r2, #21
 80124f0:	d527      	bpl.n	8012542 <__ssputs_r+0x8e>
 80124f2:	4629      	mov	r1, r5
 80124f4:	f7fc fcf4 	bl	800eee0 <_malloc_r>
 80124f8:	4606      	mov	r6, r0
 80124fa:	b360      	cbz	r0, 8012556 <__ssputs_r+0xa2>
 80124fc:	6921      	ldr	r1, [r4, #16]
 80124fe:	464a      	mov	r2, r9
 8012500:	f7fd fded 	bl	80100de <memcpy>
 8012504:	89a3      	ldrh	r3, [r4, #12]
 8012506:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801250a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801250e:	81a3      	strh	r3, [r4, #12]
 8012510:	6126      	str	r6, [r4, #16]
 8012512:	6165      	str	r5, [r4, #20]
 8012514:	444e      	add	r6, r9
 8012516:	eba5 0509 	sub.w	r5, r5, r9
 801251a:	6026      	str	r6, [r4, #0]
 801251c:	60a5      	str	r5, [r4, #8]
 801251e:	463e      	mov	r6, r7
 8012520:	42be      	cmp	r6, r7
 8012522:	d900      	bls.n	8012526 <__ssputs_r+0x72>
 8012524:	463e      	mov	r6, r7
 8012526:	6820      	ldr	r0, [r4, #0]
 8012528:	4632      	mov	r2, r6
 801252a:	4641      	mov	r1, r8
 801252c:	f000 fd53 	bl	8012fd6 <memmove>
 8012530:	68a3      	ldr	r3, [r4, #8]
 8012532:	1b9b      	subs	r3, r3, r6
 8012534:	60a3      	str	r3, [r4, #8]
 8012536:	6823      	ldr	r3, [r4, #0]
 8012538:	4433      	add	r3, r6
 801253a:	6023      	str	r3, [r4, #0]
 801253c:	2000      	movs	r0, #0
 801253e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012542:	462a      	mov	r2, r5
 8012544:	f001 f8e5 	bl	8013712 <_realloc_r>
 8012548:	4606      	mov	r6, r0
 801254a:	2800      	cmp	r0, #0
 801254c:	d1e0      	bne.n	8012510 <__ssputs_r+0x5c>
 801254e:	6921      	ldr	r1, [r4, #16]
 8012550:	4650      	mov	r0, sl
 8012552:	f7fe fc25 	bl	8010da0 <_free_r>
 8012556:	230c      	movs	r3, #12
 8012558:	f8ca 3000 	str.w	r3, [sl]
 801255c:	89a3      	ldrh	r3, [r4, #12]
 801255e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012562:	81a3      	strh	r3, [r4, #12]
 8012564:	f04f 30ff 	mov.w	r0, #4294967295
 8012568:	e7e9      	b.n	801253e <__ssputs_r+0x8a>
	...

0801256c <_svfiprintf_r>:
 801256c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012570:	4698      	mov	r8, r3
 8012572:	898b      	ldrh	r3, [r1, #12]
 8012574:	061b      	lsls	r3, r3, #24
 8012576:	b09d      	sub	sp, #116	@ 0x74
 8012578:	4607      	mov	r7, r0
 801257a:	460d      	mov	r5, r1
 801257c:	4614      	mov	r4, r2
 801257e:	d510      	bpl.n	80125a2 <_svfiprintf_r+0x36>
 8012580:	690b      	ldr	r3, [r1, #16]
 8012582:	b973      	cbnz	r3, 80125a2 <_svfiprintf_r+0x36>
 8012584:	2140      	movs	r1, #64	@ 0x40
 8012586:	f7fc fcab 	bl	800eee0 <_malloc_r>
 801258a:	6028      	str	r0, [r5, #0]
 801258c:	6128      	str	r0, [r5, #16]
 801258e:	b930      	cbnz	r0, 801259e <_svfiprintf_r+0x32>
 8012590:	230c      	movs	r3, #12
 8012592:	603b      	str	r3, [r7, #0]
 8012594:	f04f 30ff 	mov.w	r0, #4294967295
 8012598:	b01d      	add	sp, #116	@ 0x74
 801259a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801259e:	2340      	movs	r3, #64	@ 0x40
 80125a0:	616b      	str	r3, [r5, #20]
 80125a2:	2300      	movs	r3, #0
 80125a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80125a6:	2320      	movs	r3, #32
 80125a8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80125ac:	f8cd 800c 	str.w	r8, [sp, #12]
 80125b0:	2330      	movs	r3, #48	@ 0x30
 80125b2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8012750 <_svfiprintf_r+0x1e4>
 80125b6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80125ba:	f04f 0901 	mov.w	r9, #1
 80125be:	4623      	mov	r3, r4
 80125c0:	469a      	mov	sl, r3
 80125c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80125c6:	b10a      	cbz	r2, 80125cc <_svfiprintf_r+0x60>
 80125c8:	2a25      	cmp	r2, #37	@ 0x25
 80125ca:	d1f9      	bne.n	80125c0 <_svfiprintf_r+0x54>
 80125cc:	ebba 0b04 	subs.w	fp, sl, r4
 80125d0:	d00b      	beq.n	80125ea <_svfiprintf_r+0x7e>
 80125d2:	465b      	mov	r3, fp
 80125d4:	4622      	mov	r2, r4
 80125d6:	4629      	mov	r1, r5
 80125d8:	4638      	mov	r0, r7
 80125da:	f7ff ff6b 	bl	80124b4 <__ssputs_r>
 80125de:	3001      	adds	r0, #1
 80125e0:	f000 80a7 	beq.w	8012732 <_svfiprintf_r+0x1c6>
 80125e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80125e6:	445a      	add	r2, fp
 80125e8:	9209      	str	r2, [sp, #36]	@ 0x24
 80125ea:	f89a 3000 	ldrb.w	r3, [sl]
 80125ee:	2b00      	cmp	r3, #0
 80125f0:	f000 809f 	beq.w	8012732 <_svfiprintf_r+0x1c6>
 80125f4:	2300      	movs	r3, #0
 80125f6:	f04f 32ff 	mov.w	r2, #4294967295
 80125fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80125fe:	f10a 0a01 	add.w	sl, sl, #1
 8012602:	9304      	str	r3, [sp, #16]
 8012604:	9307      	str	r3, [sp, #28]
 8012606:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801260a:	931a      	str	r3, [sp, #104]	@ 0x68
 801260c:	4654      	mov	r4, sl
 801260e:	2205      	movs	r2, #5
 8012610:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012614:	484e      	ldr	r0, [pc, #312]	@ (8012750 <_svfiprintf_r+0x1e4>)
 8012616:	f7ed fdfb 	bl	8000210 <memchr>
 801261a:	9a04      	ldr	r2, [sp, #16]
 801261c:	b9d8      	cbnz	r0, 8012656 <_svfiprintf_r+0xea>
 801261e:	06d0      	lsls	r0, r2, #27
 8012620:	bf44      	itt	mi
 8012622:	2320      	movmi	r3, #32
 8012624:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012628:	0711      	lsls	r1, r2, #28
 801262a:	bf44      	itt	mi
 801262c:	232b      	movmi	r3, #43	@ 0x2b
 801262e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012632:	f89a 3000 	ldrb.w	r3, [sl]
 8012636:	2b2a      	cmp	r3, #42	@ 0x2a
 8012638:	d015      	beq.n	8012666 <_svfiprintf_r+0xfa>
 801263a:	9a07      	ldr	r2, [sp, #28]
 801263c:	4654      	mov	r4, sl
 801263e:	2000      	movs	r0, #0
 8012640:	f04f 0c0a 	mov.w	ip, #10
 8012644:	4621      	mov	r1, r4
 8012646:	f811 3b01 	ldrb.w	r3, [r1], #1
 801264a:	3b30      	subs	r3, #48	@ 0x30
 801264c:	2b09      	cmp	r3, #9
 801264e:	d94b      	bls.n	80126e8 <_svfiprintf_r+0x17c>
 8012650:	b1b0      	cbz	r0, 8012680 <_svfiprintf_r+0x114>
 8012652:	9207      	str	r2, [sp, #28]
 8012654:	e014      	b.n	8012680 <_svfiprintf_r+0x114>
 8012656:	eba0 0308 	sub.w	r3, r0, r8
 801265a:	fa09 f303 	lsl.w	r3, r9, r3
 801265e:	4313      	orrs	r3, r2
 8012660:	9304      	str	r3, [sp, #16]
 8012662:	46a2      	mov	sl, r4
 8012664:	e7d2      	b.n	801260c <_svfiprintf_r+0xa0>
 8012666:	9b03      	ldr	r3, [sp, #12]
 8012668:	1d19      	adds	r1, r3, #4
 801266a:	681b      	ldr	r3, [r3, #0]
 801266c:	9103      	str	r1, [sp, #12]
 801266e:	2b00      	cmp	r3, #0
 8012670:	bfbb      	ittet	lt
 8012672:	425b      	neglt	r3, r3
 8012674:	f042 0202 	orrlt.w	r2, r2, #2
 8012678:	9307      	strge	r3, [sp, #28]
 801267a:	9307      	strlt	r3, [sp, #28]
 801267c:	bfb8      	it	lt
 801267e:	9204      	strlt	r2, [sp, #16]
 8012680:	7823      	ldrb	r3, [r4, #0]
 8012682:	2b2e      	cmp	r3, #46	@ 0x2e
 8012684:	d10a      	bne.n	801269c <_svfiprintf_r+0x130>
 8012686:	7863      	ldrb	r3, [r4, #1]
 8012688:	2b2a      	cmp	r3, #42	@ 0x2a
 801268a:	d132      	bne.n	80126f2 <_svfiprintf_r+0x186>
 801268c:	9b03      	ldr	r3, [sp, #12]
 801268e:	1d1a      	adds	r2, r3, #4
 8012690:	681b      	ldr	r3, [r3, #0]
 8012692:	9203      	str	r2, [sp, #12]
 8012694:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012698:	3402      	adds	r4, #2
 801269a:	9305      	str	r3, [sp, #20]
 801269c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8012760 <_svfiprintf_r+0x1f4>
 80126a0:	7821      	ldrb	r1, [r4, #0]
 80126a2:	2203      	movs	r2, #3
 80126a4:	4650      	mov	r0, sl
 80126a6:	f7ed fdb3 	bl	8000210 <memchr>
 80126aa:	b138      	cbz	r0, 80126bc <_svfiprintf_r+0x150>
 80126ac:	9b04      	ldr	r3, [sp, #16]
 80126ae:	eba0 000a 	sub.w	r0, r0, sl
 80126b2:	2240      	movs	r2, #64	@ 0x40
 80126b4:	4082      	lsls	r2, r0
 80126b6:	4313      	orrs	r3, r2
 80126b8:	3401      	adds	r4, #1
 80126ba:	9304      	str	r3, [sp, #16]
 80126bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80126c0:	4824      	ldr	r0, [pc, #144]	@ (8012754 <_svfiprintf_r+0x1e8>)
 80126c2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80126c6:	2206      	movs	r2, #6
 80126c8:	f7ed fda2 	bl	8000210 <memchr>
 80126cc:	2800      	cmp	r0, #0
 80126ce:	d036      	beq.n	801273e <_svfiprintf_r+0x1d2>
 80126d0:	4b21      	ldr	r3, [pc, #132]	@ (8012758 <_svfiprintf_r+0x1ec>)
 80126d2:	bb1b      	cbnz	r3, 801271c <_svfiprintf_r+0x1b0>
 80126d4:	9b03      	ldr	r3, [sp, #12]
 80126d6:	3307      	adds	r3, #7
 80126d8:	f023 0307 	bic.w	r3, r3, #7
 80126dc:	3308      	adds	r3, #8
 80126de:	9303      	str	r3, [sp, #12]
 80126e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80126e2:	4433      	add	r3, r6
 80126e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80126e6:	e76a      	b.n	80125be <_svfiprintf_r+0x52>
 80126e8:	fb0c 3202 	mla	r2, ip, r2, r3
 80126ec:	460c      	mov	r4, r1
 80126ee:	2001      	movs	r0, #1
 80126f0:	e7a8      	b.n	8012644 <_svfiprintf_r+0xd8>
 80126f2:	2300      	movs	r3, #0
 80126f4:	3401      	adds	r4, #1
 80126f6:	9305      	str	r3, [sp, #20]
 80126f8:	4619      	mov	r1, r3
 80126fa:	f04f 0c0a 	mov.w	ip, #10
 80126fe:	4620      	mov	r0, r4
 8012700:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012704:	3a30      	subs	r2, #48	@ 0x30
 8012706:	2a09      	cmp	r2, #9
 8012708:	d903      	bls.n	8012712 <_svfiprintf_r+0x1a6>
 801270a:	2b00      	cmp	r3, #0
 801270c:	d0c6      	beq.n	801269c <_svfiprintf_r+0x130>
 801270e:	9105      	str	r1, [sp, #20]
 8012710:	e7c4      	b.n	801269c <_svfiprintf_r+0x130>
 8012712:	fb0c 2101 	mla	r1, ip, r1, r2
 8012716:	4604      	mov	r4, r0
 8012718:	2301      	movs	r3, #1
 801271a:	e7f0      	b.n	80126fe <_svfiprintf_r+0x192>
 801271c:	ab03      	add	r3, sp, #12
 801271e:	9300      	str	r3, [sp, #0]
 8012720:	462a      	mov	r2, r5
 8012722:	4b0e      	ldr	r3, [pc, #56]	@ (801275c <_svfiprintf_r+0x1f0>)
 8012724:	a904      	add	r1, sp, #16
 8012726:	4638      	mov	r0, r7
 8012728:	f7fc fd06 	bl	800f138 <_printf_float>
 801272c:	1c42      	adds	r2, r0, #1
 801272e:	4606      	mov	r6, r0
 8012730:	d1d6      	bne.n	80126e0 <_svfiprintf_r+0x174>
 8012732:	89ab      	ldrh	r3, [r5, #12]
 8012734:	065b      	lsls	r3, r3, #25
 8012736:	f53f af2d 	bmi.w	8012594 <_svfiprintf_r+0x28>
 801273a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801273c:	e72c      	b.n	8012598 <_svfiprintf_r+0x2c>
 801273e:	ab03      	add	r3, sp, #12
 8012740:	9300      	str	r3, [sp, #0]
 8012742:	462a      	mov	r2, r5
 8012744:	4b05      	ldr	r3, [pc, #20]	@ (801275c <_svfiprintf_r+0x1f0>)
 8012746:	a904      	add	r1, sp, #16
 8012748:	4638      	mov	r0, r7
 801274a:	f7fc ff8d 	bl	800f668 <_printf_i>
 801274e:	e7ed      	b.n	801272c <_svfiprintf_r+0x1c0>
 8012750:	08016539 	.word	0x08016539
 8012754:	08016543 	.word	0x08016543
 8012758:	0800f139 	.word	0x0800f139
 801275c:	080124b5 	.word	0x080124b5
 8012760:	0801653f 	.word	0x0801653f

08012764 <_sungetc_r>:
 8012764:	b538      	push	{r3, r4, r5, lr}
 8012766:	1c4b      	adds	r3, r1, #1
 8012768:	4614      	mov	r4, r2
 801276a:	d103      	bne.n	8012774 <_sungetc_r+0x10>
 801276c:	f04f 35ff 	mov.w	r5, #4294967295
 8012770:	4628      	mov	r0, r5
 8012772:	bd38      	pop	{r3, r4, r5, pc}
 8012774:	8993      	ldrh	r3, [r2, #12]
 8012776:	f023 0320 	bic.w	r3, r3, #32
 801277a:	8193      	strh	r3, [r2, #12]
 801277c:	6853      	ldr	r3, [r2, #4]
 801277e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8012780:	b2cd      	uxtb	r5, r1
 8012782:	b18a      	cbz	r2, 80127a8 <_sungetc_r+0x44>
 8012784:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8012786:	429a      	cmp	r2, r3
 8012788:	dd08      	ble.n	801279c <_sungetc_r+0x38>
 801278a:	6823      	ldr	r3, [r4, #0]
 801278c:	1e5a      	subs	r2, r3, #1
 801278e:	6022      	str	r2, [r4, #0]
 8012790:	f803 5c01 	strb.w	r5, [r3, #-1]
 8012794:	6863      	ldr	r3, [r4, #4]
 8012796:	3301      	adds	r3, #1
 8012798:	6063      	str	r3, [r4, #4]
 801279a:	e7e9      	b.n	8012770 <_sungetc_r+0xc>
 801279c:	4621      	mov	r1, r4
 801279e:	f000 fbe0 	bl	8012f62 <__submore>
 80127a2:	2800      	cmp	r0, #0
 80127a4:	d0f1      	beq.n	801278a <_sungetc_r+0x26>
 80127a6:	e7e1      	b.n	801276c <_sungetc_r+0x8>
 80127a8:	6921      	ldr	r1, [r4, #16]
 80127aa:	6822      	ldr	r2, [r4, #0]
 80127ac:	b141      	cbz	r1, 80127c0 <_sungetc_r+0x5c>
 80127ae:	4291      	cmp	r1, r2
 80127b0:	d206      	bcs.n	80127c0 <_sungetc_r+0x5c>
 80127b2:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 80127b6:	42a9      	cmp	r1, r5
 80127b8:	d102      	bne.n	80127c0 <_sungetc_r+0x5c>
 80127ba:	3a01      	subs	r2, #1
 80127bc:	6022      	str	r2, [r4, #0]
 80127be:	e7ea      	b.n	8012796 <_sungetc_r+0x32>
 80127c0:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 80127c4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80127c8:	6363      	str	r3, [r4, #52]	@ 0x34
 80127ca:	2303      	movs	r3, #3
 80127cc:	63a3      	str	r3, [r4, #56]	@ 0x38
 80127ce:	4623      	mov	r3, r4
 80127d0:	f803 5f46 	strb.w	r5, [r3, #70]!
 80127d4:	6023      	str	r3, [r4, #0]
 80127d6:	2301      	movs	r3, #1
 80127d8:	e7de      	b.n	8012798 <_sungetc_r+0x34>

080127da <__ssrefill_r>:
 80127da:	b510      	push	{r4, lr}
 80127dc:	460c      	mov	r4, r1
 80127de:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80127e0:	b169      	cbz	r1, 80127fe <__ssrefill_r+0x24>
 80127e2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80127e6:	4299      	cmp	r1, r3
 80127e8:	d001      	beq.n	80127ee <__ssrefill_r+0x14>
 80127ea:	f7fe fad9 	bl	8010da0 <_free_r>
 80127ee:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80127f0:	6063      	str	r3, [r4, #4]
 80127f2:	2000      	movs	r0, #0
 80127f4:	6360      	str	r0, [r4, #52]	@ 0x34
 80127f6:	b113      	cbz	r3, 80127fe <__ssrefill_r+0x24>
 80127f8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80127fa:	6023      	str	r3, [r4, #0]
 80127fc:	bd10      	pop	{r4, pc}
 80127fe:	6923      	ldr	r3, [r4, #16]
 8012800:	6023      	str	r3, [r4, #0]
 8012802:	2300      	movs	r3, #0
 8012804:	6063      	str	r3, [r4, #4]
 8012806:	89a3      	ldrh	r3, [r4, #12]
 8012808:	f043 0320 	orr.w	r3, r3, #32
 801280c:	81a3      	strh	r3, [r4, #12]
 801280e:	f04f 30ff 	mov.w	r0, #4294967295
 8012812:	e7f3      	b.n	80127fc <__ssrefill_r+0x22>

08012814 <__ssvfiscanf_r>:
 8012814:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012818:	460c      	mov	r4, r1
 801281a:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 801281e:	2100      	movs	r1, #0
 8012820:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8012824:	49a5      	ldr	r1, [pc, #660]	@ (8012abc <__ssvfiscanf_r+0x2a8>)
 8012826:	91a0      	str	r1, [sp, #640]	@ 0x280
 8012828:	f10d 0804 	add.w	r8, sp, #4
 801282c:	49a4      	ldr	r1, [pc, #656]	@ (8012ac0 <__ssvfiscanf_r+0x2ac>)
 801282e:	4fa5      	ldr	r7, [pc, #660]	@ (8012ac4 <__ssvfiscanf_r+0x2b0>)
 8012830:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8012834:	4606      	mov	r6, r0
 8012836:	91a1      	str	r1, [sp, #644]	@ 0x284
 8012838:	9300      	str	r3, [sp, #0]
 801283a:	7813      	ldrb	r3, [r2, #0]
 801283c:	2b00      	cmp	r3, #0
 801283e:	f000 8158 	beq.w	8012af2 <__ssvfiscanf_r+0x2de>
 8012842:	5cf9      	ldrb	r1, [r7, r3]
 8012844:	f011 0108 	ands.w	r1, r1, #8
 8012848:	f102 0501 	add.w	r5, r2, #1
 801284c:	d019      	beq.n	8012882 <__ssvfiscanf_r+0x6e>
 801284e:	6863      	ldr	r3, [r4, #4]
 8012850:	2b00      	cmp	r3, #0
 8012852:	dd0f      	ble.n	8012874 <__ssvfiscanf_r+0x60>
 8012854:	6823      	ldr	r3, [r4, #0]
 8012856:	781a      	ldrb	r2, [r3, #0]
 8012858:	5cba      	ldrb	r2, [r7, r2]
 801285a:	0712      	lsls	r2, r2, #28
 801285c:	d401      	bmi.n	8012862 <__ssvfiscanf_r+0x4e>
 801285e:	462a      	mov	r2, r5
 8012860:	e7eb      	b.n	801283a <__ssvfiscanf_r+0x26>
 8012862:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8012864:	3201      	adds	r2, #1
 8012866:	9245      	str	r2, [sp, #276]	@ 0x114
 8012868:	6862      	ldr	r2, [r4, #4]
 801286a:	3301      	adds	r3, #1
 801286c:	3a01      	subs	r2, #1
 801286e:	6062      	str	r2, [r4, #4]
 8012870:	6023      	str	r3, [r4, #0]
 8012872:	e7ec      	b.n	801284e <__ssvfiscanf_r+0x3a>
 8012874:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8012876:	4621      	mov	r1, r4
 8012878:	4630      	mov	r0, r6
 801287a:	4798      	blx	r3
 801287c:	2800      	cmp	r0, #0
 801287e:	d0e9      	beq.n	8012854 <__ssvfiscanf_r+0x40>
 8012880:	e7ed      	b.n	801285e <__ssvfiscanf_r+0x4a>
 8012882:	2b25      	cmp	r3, #37	@ 0x25
 8012884:	d012      	beq.n	80128ac <__ssvfiscanf_r+0x98>
 8012886:	4699      	mov	r9, r3
 8012888:	6863      	ldr	r3, [r4, #4]
 801288a:	2b00      	cmp	r3, #0
 801288c:	f340 8093 	ble.w	80129b6 <__ssvfiscanf_r+0x1a2>
 8012890:	6822      	ldr	r2, [r4, #0]
 8012892:	7813      	ldrb	r3, [r2, #0]
 8012894:	454b      	cmp	r3, r9
 8012896:	f040 812c 	bne.w	8012af2 <__ssvfiscanf_r+0x2de>
 801289a:	6863      	ldr	r3, [r4, #4]
 801289c:	3b01      	subs	r3, #1
 801289e:	6063      	str	r3, [r4, #4]
 80128a0:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 80128a2:	3201      	adds	r2, #1
 80128a4:	3301      	adds	r3, #1
 80128a6:	6022      	str	r2, [r4, #0]
 80128a8:	9345      	str	r3, [sp, #276]	@ 0x114
 80128aa:	e7d8      	b.n	801285e <__ssvfiscanf_r+0x4a>
 80128ac:	9141      	str	r1, [sp, #260]	@ 0x104
 80128ae:	9143      	str	r1, [sp, #268]	@ 0x10c
 80128b0:	7853      	ldrb	r3, [r2, #1]
 80128b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80128b4:	bf02      	ittt	eq
 80128b6:	2310      	moveq	r3, #16
 80128b8:	1c95      	addeq	r5, r2, #2
 80128ba:	9341      	streq	r3, [sp, #260]	@ 0x104
 80128bc:	220a      	movs	r2, #10
 80128be:	46a9      	mov	r9, r5
 80128c0:	f819 1b01 	ldrb.w	r1, [r9], #1
 80128c4:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 80128c8:	2b09      	cmp	r3, #9
 80128ca:	d91e      	bls.n	801290a <__ssvfiscanf_r+0xf6>
 80128cc:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 8012ac8 <__ssvfiscanf_r+0x2b4>
 80128d0:	2203      	movs	r2, #3
 80128d2:	4650      	mov	r0, sl
 80128d4:	f7ed fc9c 	bl	8000210 <memchr>
 80128d8:	b138      	cbz	r0, 80128ea <__ssvfiscanf_r+0xd6>
 80128da:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80128dc:	eba0 000a 	sub.w	r0, r0, sl
 80128e0:	2301      	movs	r3, #1
 80128e2:	4083      	lsls	r3, r0
 80128e4:	4313      	orrs	r3, r2
 80128e6:	9341      	str	r3, [sp, #260]	@ 0x104
 80128e8:	464d      	mov	r5, r9
 80128ea:	f815 3b01 	ldrb.w	r3, [r5], #1
 80128ee:	2b78      	cmp	r3, #120	@ 0x78
 80128f0:	d806      	bhi.n	8012900 <__ssvfiscanf_r+0xec>
 80128f2:	2b57      	cmp	r3, #87	@ 0x57
 80128f4:	d810      	bhi.n	8012918 <__ssvfiscanf_r+0x104>
 80128f6:	2b25      	cmp	r3, #37	@ 0x25
 80128f8:	d0c5      	beq.n	8012886 <__ssvfiscanf_r+0x72>
 80128fa:	d857      	bhi.n	80129ac <__ssvfiscanf_r+0x198>
 80128fc:	2b00      	cmp	r3, #0
 80128fe:	d065      	beq.n	80129cc <__ssvfiscanf_r+0x1b8>
 8012900:	2303      	movs	r3, #3
 8012902:	9347      	str	r3, [sp, #284]	@ 0x11c
 8012904:	230a      	movs	r3, #10
 8012906:	9342      	str	r3, [sp, #264]	@ 0x108
 8012908:	e078      	b.n	80129fc <__ssvfiscanf_r+0x1e8>
 801290a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 801290c:	fb02 1103 	mla	r1, r2, r3, r1
 8012910:	3930      	subs	r1, #48	@ 0x30
 8012912:	9143      	str	r1, [sp, #268]	@ 0x10c
 8012914:	464d      	mov	r5, r9
 8012916:	e7d2      	b.n	80128be <__ssvfiscanf_r+0xaa>
 8012918:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 801291c:	2a20      	cmp	r2, #32
 801291e:	d8ef      	bhi.n	8012900 <__ssvfiscanf_r+0xec>
 8012920:	a101      	add	r1, pc, #4	@ (adr r1, 8012928 <__ssvfiscanf_r+0x114>)
 8012922:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8012926:	bf00      	nop
 8012928:	080129db 	.word	0x080129db
 801292c:	08012901 	.word	0x08012901
 8012930:	08012901 	.word	0x08012901
 8012934:	08012a35 	.word	0x08012a35
 8012938:	08012901 	.word	0x08012901
 801293c:	08012901 	.word	0x08012901
 8012940:	08012901 	.word	0x08012901
 8012944:	08012901 	.word	0x08012901
 8012948:	08012901 	.word	0x08012901
 801294c:	08012901 	.word	0x08012901
 8012950:	08012901 	.word	0x08012901
 8012954:	08012a4b 	.word	0x08012a4b
 8012958:	08012a31 	.word	0x08012a31
 801295c:	080129b3 	.word	0x080129b3
 8012960:	080129b3 	.word	0x080129b3
 8012964:	080129b3 	.word	0x080129b3
 8012968:	08012901 	.word	0x08012901
 801296c:	080129ed 	.word	0x080129ed
 8012970:	08012901 	.word	0x08012901
 8012974:	08012901 	.word	0x08012901
 8012978:	08012901 	.word	0x08012901
 801297c:	08012901 	.word	0x08012901
 8012980:	08012a5b 	.word	0x08012a5b
 8012984:	080129f5 	.word	0x080129f5
 8012988:	080129d3 	.word	0x080129d3
 801298c:	08012901 	.word	0x08012901
 8012990:	08012901 	.word	0x08012901
 8012994:	08012a57 	.word	0x08012a57
 8012998:	08012901 	.word	0x08012901
 801299c:	08012a31 	.word	0x08012a31
 80129a0:	08012901 	.word	0x08012901
 80129a4:	08012901 	.word	0x08012901
 80129a8:	080129db 	.word	0x080129db
 80129ac:	3b45      	subs	r3, #69	@ 0x45
 80129ae:	2b02      	cmp	r3, #2
 80129b0:	d8a6      	bhi.n	8012900 <__ssvfiscanf_r+0xec>
 80129b2:	2305      	movs	r3, #5
 80129b4:	e021      	b.n	80129fa <__ssvfiscanf_r+0x1e6>
 80129b6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80129b8:	4621      	mov	r1, r4
 80129ba:	4630      	mov	r0, r6
 80129bc:	4798      	blx	r3
 80129be:	2800      	cmp	r0, #0
 80129c0:	f43f af66 	beq.w	8012890 <__ssvfiscanf_r+0x7c>
 80129c4:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80129c6:	2800      	cmp	r0, #0
 80129c8:	f040 808b 	bne.w	8012ae2 <__ssvfiscanf_r+0x2ce>
 80129cc:	f04f 30ff 	mov.w	r0, #4294967295
 80129d0:	e08b      	b.n	8012aea <__ssvfiscanf_r+0x2d6>
 80129d2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80129d4:	f042 0220 	orr.w	r2, r2, #32
 80129d8:	9241      	str	r2, [sp, #260]	@ 0x104
 80129da:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80129dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80129e0:	9241      	str	r2, [sp, #260]	@ 0x104
 80129e2:	2210      	movs	r2, #16
 80129e4:	2b6e      	cmp	r3, #110	@ 0x6e
 80129e6:	9242      	str	r2, [sp, #264]	@ 0x108
 80129e8:	d902      	bls.n	80129f0 <__ssvfiscanf_r+0x1dc>
 80129ea:	e005      	b.n	80129f8 <__ssvfiscanf_r+0x1e4>
 80129ec:	2300      	movs	r3, #0
 80129ee:	9342      	str	r3, [sp, #264]	@ 0x108
 80129f0:	2303      	movs	r3, #3
 80129f2:	e002      	b.n	80129fa <__ssvfiscanf_r+0x1e6>
 80129f4:	2308      	movs	r3, #8
 80129f6:	9342      	str	r3, [sp, #264]	@ 0x108
 80129f8:	2304      	movs	r3, #4
 80129fa:	9347      	str	r3, [sp, #284]	@ 0x11c
 80129fc:	6863      	ldr	r3, [r4, #4]
 80129fe:	2b00      	cmp	r3, #0
 8012a00:	dd39      	ble.n	8012a76 <__ssvfiscanf_r+0x262>
 8012a02:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8012a04:	0659      	lsls	r1, r3, #25
 8012a06:	d404      	bmi.n	8012a12 <__ssvfiscanf_r+0x1fe>
 8012a08:	6823      	ldr	r3, [r4, #0]
 8012a0a:	781a      	ldrb	r2, [r3, #0]
 8012a0c:	5cba      	ldrb	r2, [r7, r2]
 8012a0e:	0712      	lsls	r2, r2, #28
 8012a10:	d438      	bmi.n	8012a84 <__ssvfiscanf_r+0x270>
 8012a12:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8012a14:	2b02      	cmp	r3, #2
 8012a16:	dc47      	bgt.n	8012aa8 <__ssvfiscanf_r+0x294>
 8012a18:	466b      	mov	r3, sp
 8012a1a:	4622      	mov	r2, r4
 8012a1c:	a941      	add	r1, sp, #260	@ 0x104
 8012a1e:	4630      	mov	r0, r6
 8012a20:	f000 f86c 	bl	8012afc <_scanf_chars>
 8012a24:	2801      	cmp	r0, #1
 8012a26:	d064      	beq.n	8012af2 <__ssvfiscanf_r+0x2de>
 8012a28:	2802      	cmp	r0, #2
 8012a2a:	f47f af18 	bne.w	801285e <__ssvfiscanf_r+0x4a>
 8012a2e:	e7c9      	b.n	80129c4 <__ssvfiscanf_r+0x1b0>
 8012a30:	220a      	movs	r2, #10
 8012a32:	e7d7      	b.n	80129e4 <__ssvfiscanf_r+0x1d0>
 8012a34:	4629      	mov	r1, r5
 8012a36:	4640      	mov	r0, r8
 8012a38:	f000 fa5a 	bl	8012ef0 <__sccl>
 8012a3c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8012a3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012a42:	9341      	str	r3, [sp, #260]	@ 0x104
 8012a44:	4605      	mov	r5, r0
 8012a46:	2301      	movs	r3, #1
 8012a48:	e7d7      	b.n	80129fa <__ssvfiscanf_r+0x1e6>
 8012a4a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8012a4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012a50:	9341      	str	r3, [sp, #260]	@ 0x104
 8012a52:	2300      	movs	r3, #0
 8012a54:	e7d1      	b.n	80129fa <__ssvfiscanf_r+0x1e6>
 8012a56:	2302      	movs	r3, #2
 8012a58:	e7cf      	b.n	80129fa <__ssvfiscanf_r+0x1e6>
 8012a5a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8012a5c:	06c3      	lsls	r3, r0, #27
 8012a5e:	f53f aefe 	bmi.w	801285e <__ssvfiscanf_r+0x4a>
 8012a62:	9b00      	ldr	r3, [sp, #0]
 8012a64:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8012a66:	1d19      	adds	r1, r3, #4
 8012a68:	9100      	str	r1, [sp, #0]
 8012a6a:	681b      	ldr	r3, [r3, #0]
 8012a6c:	07c0      	lsls	r0, r0, #31
 8012a6e:	bf4c      	ite	mi
 8012a70:	801a      	strhmi	r2, [r3, #0]
 8012a72:	601a      	strpl	r2, [r3, #0]
 8012a74:	e6f3      	b.n	801285e <__ssvfiscanf_r+0x4a>
 8012a76:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8012a78:	4621      	mov	r1, r4
 8012a7a:	4630      	mov	r0, r6
 8012a7c:	4798      	blx	r3
 8012a7e:	2800      	cmp	r0, #0
 8012a80:	d0bf      	beq.n	8012a02 <__ssvfiscanf_r+0x1ee>
 8012a82:	e79f      	b.n	80129c4 <__ssvfiscanf_r+0x1b0>
 8012a84:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8012a86:	3201      	adds	r2, #1
 8012a88:	9245      	str	r2, [sp, #276]	@ 0x114
 8012a8a:	6862      	ldr	r2, [r4, #4]
 8012a8c:	3a01      	subs	r2, #1
 8012a8e:	2a00      	cmp	r2, #0
 8012a90:	6062      	str	r2, [r4, #4]
 8012a92:	dd02      	ble.n	8012a9a <__ssvfiscanf_r+0x286>
 8012a94:	3301      	adds	r3, #1
 8012a96:	6023      	str	r3, [r4, #0]
 8012a98:	e7b6      	b.n	8012a08 <__ssvfiscanf_r+0x1f4>
 8012a9a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8012a9c:	4621      	mov	r1, r4
 8012a9e:	4630      	mov	r0, r6
 8012aa0:	4798      	blx	r3
 8012aa2:	2800      	cmp	r0, #0
 8012aa4:	d0b0      	beq.n	8012a08 <__ssvfiscanf_r+0x1f4>
 8012aa6:	e78d      	b.n	80129c4 <__ssvfiscanf_r+0x1b0>
 8012aa8:	2b04      	cmp	r3, #4
 8012aaa:	dc0f      	bgt.n	8012acc <__ssvfiscanf_r+0x2b8>
 8012aac:	466b      	mov	r3, sp
 8012aae:	4622      	mov	r2, r4
 8012ab0:	a941      	add	r1, sp, #260	@ 0x104
 8012ab2:	4630      	mov	r0, r6
 8012ab4:	f000 f87c 	bl	8012bb0 <_scanf_i>
 8012ab8:	e7b4      	b.n	8012a24 <__ssvfiscanf_r+0x210>
 8012aba:	bf00      	nop
 8012abc:	08012765 	.word	0x08012765
 8012ac0:	080127db 	.word	0x080127db
 8012ac4:	08016439 	.word	0x08016439
 8012ac8:	0801653f 	.word	0x0801653f
 8012acc:	4b0a      	ldr	r3, [pc, #40]	@ (8012af8 <__ssvfiscanf_r+0x2e4>)
 8012ace:	2b00      	cmp	r3, #0
 8012ad0:	f43f aec5 	beq.w	801285e <__ssvfiscanf_r+0x4a>
 8012ad4:	466b      	mov	r3, sp
 8012ad6:	4622      	mov	r2, r4
 8012ad8:	a941      	add	r1, sp, #260	@ 0x104
 8012ada:	4630      	mov	r0, r6
 8012adc:	f7fc fee4 	bl	800f8a8 <_scanf_float>
 8012ae0:	e7a0      	b.n	8012a24 <__ssvfiscanf_r+0x210>
 8012ae2:	89a3      	ldrh	r3, [r4, #12]
 8012ae4:	065b      	lsls	r3, r3, #25
 8012ae6:	f53f af71 	bmi.w	80129cc <__ssvfiscanf_r+0x1b8>
 8012aea:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 8012aee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012af2:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8012af4:	e7f9      	b.n	8012aea <__ssvfiscanf_r+0x2d6>
 8012af6:	bf00      	nop
 8012af8:	0800f8a9 	.word	0x0800f8a9

08012afc <_scanf_chars>:
 8012afc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012b00:	4615      	mov	r5, r2
 8012b02:	688a      	ldr	r2, [r1, #8]
 8012b04:	4680      	mov	r8, r0
 8012b06:	460c      	mov	r4, r1
 8012b08:	b932      	cbnz	r2, 8012b18 <_scanf_chars+0x1c>
 8012b0a:	698a      	ldr	r2, [r1, #24]
 8012b0c:	2a00      	cmp	r2, #0
 8012b0e:	bf14      	ite	ne
 8012b10:	f04f 32ff 	movne.w	r2, #4294967295
 8012b14:	2201      	moveq	r2, #1
 8012b16:	608a      	str	r2, [r1, #8]
 8012b18:	6822      	ldr	r2, [r4, #0]
 8012b1a:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8012bac <_scanf_chars+0xb0>
 8012b1e:	06d1      	lsls	r1, r2, #27
 8012b20:	bf5f      	itttt	pl
 8012b22:	681a      	ldrpl	r2, [r3, #0]
 8012b24:	1d11      	addpl	r1, r2, #4
 8012b26:	6019      	strpl	r1, [r3, #0]
 8012b28:	6816      	ldrpl	r6, [r2, #0]
 8012b2a:	2700      	movs	r7, #0
 8012b2c:	69a0      	ldr	r0, [r4, #24]
 8012b2e:	b188      	cbz	r0, 8012b54 <_scanf_chars+0x58>
 8012b30:	2801      	cmp	r0, #1
 8012b32:	d107      	bne.n	8012b44 <_scanf_chars+0x48>
 8012b34:	682b      	ldr	r3, [r5, #0]
 8012b36:	781a      	ldrb	r2, [r3, #0]
 8012b38:	6963      	ldr	r3, [r4, #20]
 8012b3a:	5c9b      	ldrb	r3, [r3, r2]
 8012b3c:	b953      	cbnz	r3, 8012b54 <_scanf_chars+0x58>
 8012b3e:	2f00      	cmp	r7, #0
 8012b40:	d031      	beq.n	8012ba6 <_scanf_chars+0xaa>
 8012b42:	e022      	b.n	8012b8a <_scanf_chars+0x8e>
 8012b44:	2802      	cmp	r0, #2
 8012b46:	d120      	bne.n	8012b8a <_scanf_chars+0x8e>
 8012b48:	682b      	ldr	r3, [r5, #0]
 8012b4a:	781b      	ldrb	r3, [r3, #0]
 8012b4c:	f819 3003 	ldrb.w	r3, [r9, r3]
 8012b50:	071b      	lsls	r3, r3, #28
 8012b52:	d41a      	bmi.n	8012b8a <_scanf_chars+0x8e>
 8012b54:	6823      	ldr	r3, [r4, #0]
 8012b56:	06da      	lsls	r2, r3, #27
 8012b58:	bf5e      	ittt	pl
 8012b5a:	682b      	ldrpl	r3, [r5, #0]
 8012b5c:	781b      	ldrbpl	r3, [r3, #0]
 8012b5e:	f806 3b01 	strbpl.w	r3, [r6], #1
 8012b62:	682a      	ldr	r2, [r5, #0]
 8012b64:	686b      	ldr	r3, [r5, #4]
 8012b66:	3201      	adds	r2, #1
 8012b68:	602a      	str	r2, [r5, #0]
 8012b6a:	68a2      	ldr	r2, [r4, #8]
 8012b6c:	3b01      	subs	r3, #1
 8012b6e:	3a01      	subs	r2, #1
 8012b70:	606b      	str	r3, [r5, #4]
 8012b72:	3701      	adds	r7, #1
 8012b74:	60a2      	str	r2, [r4, #8]
 8012b76:	b142      	cbz	r2, 8012b8a <_scanf_chars+0x8e>
 8012b78:	2b00      	cmp	r3, #0
 8012b7a:	dcd7      	bgt.n	8012b2c <_scanf_chars+0x30>
 8012b7c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8012b80:	4629      	mov	r1, r5
 8012b82:	4640      	mov	r0, r8
 8012b84:	4798      	blx	r3
 8012b86:	2800      	cmp	r0, #0
 8012b88:	d0d0      	beq.n	8012b2c <_scanf_chars+0x30>
 8012b8a:	6823      	ldr	r3, [r4, #0]
 8012b8c:	f013 0310 	ands.w	r3, r3, #16
 8012b90:	d105      	bne.n	8012b9e <_scanf_chars+0xa2>
 8012b92:	68e2      	ldr	r2, [r4, #12]
 8012b94:	3201      	adds	r2, #1
 8012b96:	60e2      	str	r2, [r4, #12]
 8012b98:	69a2      	ldr	r2, [r4, #24]
 8012b9a:	b102      	cbz	r2, 8012b9e <_scanf_chars+0xa2>
 8012b9c:	7033      	strb	r3, [r6, #0]
 8012b9e:	6923      	ldr	r3, [r4, #16]
 8012ba0:	443b      	add	r3, r7
 8012ba2:	6123      	str	r3, [r4, #16]
 8012ba4:	2000      	movs	r0, #0
 8012ba6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012baa:	bf00      	nop
 8012bac:	08016439 	.word	0x08016439

08012bb0 <_scanf_i>:
 8012bb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012bb4:	4698      	mov	r8, r3
 8012bb6:	4b74      	ldr	r3, [pc, #464]	@ (8012d88 <_scanf_i+0x1d8>)
 8012bb8:	460c      	mov	r4, r1
 8012bba:	4682      	mov	sl, r0
 8012bbc:	4616      	mov	r6, r2
 8012bbe:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8012bc2:	b087      	sub	sp, #28
 8012bc4:	ab03      	add	r3, sp, #12
 8012bc6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8012bca:	4b70      	ldr	r3, [pc, #448]	@ (8012d8c <_scanf_i+0x1dc>)
 8012bcc:	69a1      	ldr	r1, [r4, #24]
 8012bce:	4a70      	ldr	r2, [pc, #448]	@ (8012d90 <_scanf_i+0x1e0>)
 8012bd0:	2903      	cmp	r1, #3
 8012bd2:	bf08      	it	eq
 8012bd4:	461a      	moveq	r2, r3
 8012bd6:	68a3      	ldr	r3, [r4, #8]
 8012bd8:	9201      	str	r2, [sp, #4]
 8012bda:	1e5a      	subs	r2, r3, #1
 8012bdc:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8012be0:	bf88      	it	hi
 8012be2:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8012be6:	4627      	mov	r7, r4
 8012be8:	bf82      	ittt	hi
 8012bea:	eb03 0905 	addhi.w	r9, r3, r5
 8012bee:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8012bf2:	60a3      	strhi	r3, [r4, #8]
 8012bf4:	f857 3b1c 	ldr.w	r3, [r7], #28
 8012bf8:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8012bfc:	bf98      	it	ls
 8012bfe:	f04f 0900 	movls.w	r9, #0
 8012c02:	6023      	str	r3, [r4, #0]
 8012c04:	463d      	mov	r5, r7
 8012c06:	f04f 0b00 	mov.w	fp, #0
 8012c0a:	6831      	ldr	r1, [r6, #0]
 8012c0c:	ab03      	add	r3, sp, #12
 8012c0e:	7809      	ldrb	r1, [r1, #0]
 8012c10:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8012c14:	2202      	movs	r2, #2
 8012c16:	f7ed fafb 	bl	8000210 <memchr>
 8012c1a:	b328      	cbz	r0, 8012c68 <_scanf_i+0xb8>
 8012c1c:	f1bb 0f01 	cmp.w	fp, #1
 8012c20:	d159      	bne.n	8012cd6 <_scanf_i+0x126>
 8012c22:	6862      	ldr	r2, [r4, #4]
 8012c24:	b92a      	cbnz	r2, 8012c32 <_scanf_i+0x82>
 8012c26:	6822      	ldr	r2, [r4, #0]
 8012c28:	2108      	movs	r1, #8
 8012c2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8012c2e:	6061      	str	r1, [r4, #4]
 8012c30:	6022      	str	r2, [r4, #0]
 8012c32:	6822      	ldr	r2, [r4, #0]
 8012c34:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8012c38:	6022      	str	r2, [r4, #0]
 8012c3a:	68a2      	ldr	r2, [r4, #8]
 8012c3c:	1e51      	subs	r1, r2, #1
 8012c3e:	60a1      	str	r1, [r4, #8]
 8012c40:	b192      	cbz	r2, 8012c68 <_scanf_i+0xb8>
 8012c42:	6832      	ldr	r2, [r6, #0]
 8012c44:	1c51      	adds	r1, r2, #1
 8012c46:	6031      	str	r1, [r6, #0]
 8012c48:	7812      	ldrb	r2, [r2, #0]
 8012c4a:	f805 2b01 	strb.w	r2, [r5], #1
 8012c4e:	6872      	ldr	r2, [r6, #4]
 8012c50:	3a01      	subs	r2, #1
 8012c52:	2a00      	cmp	r2, #0
 8012c54:	6072      	str	r2, [r6, #4]
 8012c56:	dc07      	bgt.n	8012c68 <_scanf_i+0xb8>
 8012c58:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8012c5c:	4631      	mov	r1, r6
 8012c5e:	4650      	mov	r0, sl
 8012c60:	4790      	blx	r2
 8012c62:	2800      	cmp	r0, #0
 8012c64:	f040 8085 	bne.w	8012d72 <_scanf_i+0x1c2>
 8012c68:	f10b 0b01 	add.w	fp, fp, #1
 8012c6c:	f1bb 0f03 	cmp.w	fp, #3
 8012c70:	d1cb      	bne.n	8012c0a <_scanf_i+0x5a>
 8012c72:	6863      	ldr	r3, [r4, #4]
 8012c74:	b90b      	cbnz	r3, 8012c7a <_scanf_i+0xca>
 8012c76:	230a      	movs	r3, #10
 8012c78:	6063      	str	r3, [r4, #4]
 8012c7a:	6863      	ldr	r3, [r4, #4]
 8012c7c:	4945      	ldr	r1, [pc, #276]	@ (8012d94 <_scanf_i+0x1e4>)
 8012c7e:	6960      	ldr	r0, [r4, #20]
 8012c80:	1ac9      	subs	r1, r1, r3
 8012c82:	f000 f935 	bl	8012ef0 <__sccl>
 8012c86:	f04f 0b00 	mov.w	fp, #0
 8012c8a:	68a3      	ldr	r3, [r4, #8]
 8012c8c:	6822      	ldr	r2, [r4, #0]
 8012c8e:	2b00      	cmp	r3, #0
 8012c90:	d03d      	beq.n	8012d0e <_scanf_i+0x15e>
 8012c92:	6831      	ldr	r1, [r6, #0]
 8012c94:	6960      	ldr	r0, [r4, #20]
 8012c96:	f891 c000 	ldrb.w	ip, [r1]
 8012c9a:	f810 000c 	ldrb.w	r0, [r0, ip]
 8012c9e:	2800      	cmp	r0, #0
 8012ca0:	d035      	beq.n	8012d0e <_scanf_i+0x15e>
 8012ca2:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8012ca6:	d124      	bne.n	8012cf2 <_scanf_i+0x142>
 8012ca8:	0510      	lsls	r0, r2, #20
 8012caa:	d522      	bpl.n	8012cf2 <_scanf_i+0x142>
 8012cac:	f10b 0b01 	add.w	fp, fp, #1
 8012cb0:	f1b9 0f00 	cmp.w	r9, #0
 8012cb4:	d003      	beq.n	8012cbe <_scanf_i+0x10e>
 8012cb6:	3301      	adds	r3, #1
 8012cb8:	f109 39ff 	add.w	r9, r9, #4294967295
 8012cbc:	60a3      	str	r3, [r4, #8]
 8012cbe:	6873      	ldr	r3, [r6, #4]
 8012cc0:	3b01      	subs	r3, #1
 8012cc2:	2b00      	cmp	r3, #0
 8012cc4:	6073      	str	r3, [r6, #4]
 8012cc6:	dd1b      	ble.n	8012d00 <_scanf_i+0x150>
 8012cc8:	6833      	ldr	r3, [r6, #0]
 8012cca:	3301      	adds	r3, #1
 8012ccc:	6033      	str	r3, [r6, #0]
 8012cce:	68a3      	ldr	r3, [r4, #8]
 8012cd0:	3b01      	subs	r3, #1
 8012cd2:	60a3      	str	r3, [r4, #8]
 8012cd4:	e7d9      	b.n	8012c8a <_scanf_i+0xda>
 8012cd6:	f1bb 0f02 	cmp.w	fp, #2
 8012cda:	d1ae      	bne.n	8012c3a <_scanf_i+0x8a>
 8012cdc:	6822      	ldr	r2, [r4, #0]
 8012cde:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8012ce2:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8012ce6:	d1bf      	bne.n	8012c68 <_scanf_i+0xb8>
 8012ce8:	2110      	movs	r1, #16
 8012cea:	6061      	str	r1, [r4, #4]
 8012cec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8012cf0:	e7a2      	b.n	8012c38 <_scanf_i+0x88>
 8012cf2:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8012cf6:	6022      	str	r2, [r4, #0]
 8012cf8:	780b      	ldrb	r3, [r1, #0]
 8012cfa:	f805 3b01 	strb.w	r3, [r5], #1
 8012cfe:	e7de      	b.n	8012cbe <_scanf_i+0x10e>
 8012d00:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8012d04:	4631      	mov	r1, r6
 8012d06:	4650      	mov	r0, sl
 8012d08:	4798      	blx	r3
 8012d0a:	2800      	cmp	r0, #0
 8012d0c:	d0df      	beq.n	8012cce <_scanf_i+0x11e>
 8012d0e:	6823      	ldr	r3, [r4, #0]
 8012d10:	05d9      	lsls	r1, r3, #23
 8012d12:	d50d      	bpl.n	8012d30 <_scanf_i+0x180>
 8012d14:	42bd      	cmp	r5, r7
 8012d16:	d909      	bls.n	8012d2c <_scanf_i+0x17c>
 8012d18:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8012d1c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012d20:	4632      	mov	r2, r6
 8012d22:	4650      	mov	r0, sl
 8012d24:	4798      	blx	r3
 8012d26:	f105 39ff 	add.w	r9, r5, #4294967295
 8012d2a:	464d      	mov	r5, r9
 8012d2c:	42bd      	cmp	r5, r7
 8012d2e:	d028      	beq.n	8012d82 <_scanf_i+0x1d2>
 8012d30:	6822      	ldr	r2, [r4, #0]
 8012d32:	f012 0210 	ands.w	r2, r2, #16
 8012d36:	d113      	bne.n	8012d60 <_scanf_i+0x1b0>
 8012d38:	702a      	strb	r2, [r5, #0]
 8012d3a:	6863      	ldr	r3, [r4, #4]
 8012d3c:	9e01      	ldr	r6, [sp, #4]
 8012d3e:	4639      	mov	r1, r7
 8012d40:	4650      	mov	r0, sl
 8012d42:	47b0      	blx	r6
 8012d44:	f8d8 3000 	ldr.w	r3, [r8]
 8012d48:	6821      	ldr	r1, [r4, #0]
 8012d4a:	1d1a      	adds	r2, r3, #4
 8012d4c:	f8c8 2000 	str.w	r2, [r8]
 8012d50:	f011 0f20 	tst.w	r1, #32
 8012d54:	681b      	ldr	r3, [r3, #0]
 8012d56:	d00f      	beq.n	8012d78 <_scanf_i+0x1c8>
 8012d58:	6018      	str	r0, [r3, #0]
 8012d5a:	68e3      	ldr	r3, [r4, #12]
 8012d5c:	3301      	adds	r3, #1
 8012d5e:	60e3      	str	r3, [r4, #12]
 8012d60:	6923      	ldr	r3, [r4, #16]
 8012d62:	1bed      	subs	r5, r5, r7
 8012d64:	445d      	add	r5, fp
 8012d66:	442b      	add	r3, r5
 8012d68:	6123      	str	r3, [r4, #16]
 8012d6a:	2000      	movs	r0, #0
 8012d6c:	b007      	add	sp, #28
 8012d6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d72:	f04f 0b00 	mov.w	fp, #0
 8012d76:	e7ca      	b.n	8012d0e <_scanf_i+0x15e>
 8012d78:	07ca      	lsls	r2, r1, #31
 8012d7a:	bf4c      	ite	mi
 8012d7c:	8018      	strhmi	r0, [r3, #0]
 8012d7e:	6018      	strpl	r0, [r3, #0]
 8012d80:	e7eb      	b.n	8012d5a <_scanf_i+0x1aa>
 8012d82:	2001      	movs	r0, #1
 8012d84:	e7f2      	b.n	8012d6c <_scanf_i+0x1bc>
 8012d86:	bf00      	nop
 8012d88:	08016194 	.word	0x08016194
 8012d8c:	080124b1 	.word	0x080124b1
 8012d90:	0801384d 	.word	0x0801384d
 8012d94:	0801655a 	.word	0x0801655a

08012d98 <__sflush_r>:
 8012d98:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012d9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012da0:	0716      	lsls	r6, r2, #28
 8012da2:	4605      	mov	r5, r0
 8012da4:	460c      	mov	r4, r1
 8012da6:	d454      	bmi.n	8012e52 <__sflush_r+0xba>
 8012da8:	684b      	ldr	r3, [r1, #4]
 8012daa:	2b00      	cmp	r3, #0
 8012dac:	dc02      	bgt.n	8012db4 <__sflush_r+0x1c>
 8012dae:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012db0:	2b00      	cmp	r3, #0
 8012db2:	dd48      	ble.n	8012e46 <__sflush_r+0xae>
 8012db4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012db6:	2e00      	cmp	r6, #0
 8012db8:	d045      	beq.n	8012e46 <__sflush_r+0xae>
 8012dba:	2300      	movs	r3, #0
 8012dbc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012dc0:	682f      	ldr	r7, [r5, #0]
 8012dc2:	6a21      	ldr	r1, [r4, #32]
 8012dc4:	602b      	str	r3, [r5, #0]
 8012dc6:	d030      	beq.n	8012e2a <__sflush_r+0x92>
 8012dc8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012dca:	89a3      	ldrh	r3, [r4, #12]
 8012dcc:	0759      	lsls	r1, r3, #29
 8012dce:	d505      	bpl.n	8012ddc <__sflush_r+0x44>
 8012dd0:	6863      	ldr	r3, [r4, #4]
 8012dd2:	1ad2      	subs	r2, r2, r3
 8012dd4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012dd6:	b10b      	cbz	r3, 8012ddc <__sflush_r+0x44>
 8012dd8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012dda:	1ad2      	subs	r2, r2, r3
 8012ddc:	2300      	movs	r3, #0
 8012dde:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012de0:	6a21      	ldr	r1, [r4, #32]
 8012de2:	4628      	mov	r0, r5
 8012de4:	47b0      	blx	r6
 8012de6:	1c43      	adds	r3, r0, #1
 8012de8:	89a3      	ldrh	r3, [r4, #12]
 8012dea:	d106      	bne.n	8012dfa <__sflush_r+0x62>
 8012dec:	6829      	ldr	r1, [r5, #0]
 8012dee:	291d      	cmp	r1, #29
 8012df0:	d82b      	bhi.n	8012e4a <__sflush_r+0xb2>
 8012df2:	4a2a      	ldr	r2, [pc, #168]	@ (8012e9c <__sflush_r+0x104>)
 8012df4:	410a      	asrs	r2, r1
 8012df6:	07d6      	lsls	r6, r2, #31
 8012df8:	d427      	bmi.n	8012e4a <__sflush_r+0xb2>
 8012dfa:	2200      	movs	r2, #0
 8012dfc:	6062      	str	r2, [r4, #4]
 8012dfe:	04d9      	lsls	r1, r3, #19
 8012e00:	6922      	ldr	r2, [r4, #16]
 8012e02:	6022      	str	r2, [r4, #0]
 8012e04:	d504      	bpl.n	8012e10 <__sflush_r+0x78>
 8012e06:	1c42      	adds	r2, r0, #1
 8012e08:	d101      	bne.n	8012e0e <__sflush_r+0x76>
 8012e0a:	682b      	ldr	r3, [r5, #0]
 8012e0c:	b903      	cbnz	r3, 8012e10 <__sflush_r+0x78>
 8012e0e:	6560      	str	r0, [r4, #84]	@ 0x54
 8012e10:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012e12:	602f      	str	r7, [r5, #0]
 8012e14:	b1b9      	cbz	r1, 8012e46 <__sflush_r+0xae>
 8012e16:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012e1a:	4299      	cmp	r1, r3
 8012e1c:	d002      	beq.n	8012e24 <__sflush_r+0x8c>
 8012e1e:	4628      	mov	r0, r5
 8012e20:	f7fd ffbe 	bl	8010da0 <_free_r>
 8012e24:	2300      	movs	r3, #0
 8012e26:	6363      	str	r3, [r4, #52]	@ 0x34
 8012e28:	e00d      	b.n	8012e46 <__sflush_r+0xae>
 8012e2a:	2301      	movs	r3, #1
 8012e2c:	4628      	mov	r0, r5
 8012e2e:	47b0      	blx	r6
 8012e30:	4602      	mov	r2, r0
 8012e32:	1c50      	adds	r0, r2, #1
 8012e34:	d1c9      	bne.n	8012dca <__sflush_r+0x32>
 8012e36:	682b      	ldr	r3, [r5, #0]
 8012e38:	2b00      	cmp	r3, #0
 8012e3a:	d0c6      	beq.n	8012dca <__sflush_r+0x32>
 8012e3c:	2b1d      	cmp	r3, #29
 8012e3e:	d001      	beq.n	8012e44 <__sflush_r+0xac>
 8012e40:	2b16      	cmp	r3, #22
 8012e42:	d11e      	bne.n	8012e82 <__sflush_r+0xea>
 8012e44:	602f      	str	r7, [r5, #0]
 8012e46:	2000      	movs	r0, #0
 8012e48:	e022      	b.n	8012e90 <__sflush_r+0xf8>
 8012e4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012e4e:	b21b      	sxth	r3, r3
 8012e50:	e01b      	b.n	8012e8a <__sflush_r+0xf2>
 8012e52:	690f      	ldr	r7, [r1, #16]
 8012e54:	2f00      	cmp	r7, #0
 8012e56:	d0f6      	beq.n	8012e46 <__sflush_r+0xae>
 8012e58:	0793      	lsls	r3, r2, #30
 8012e5a:	680e      	ldr	r6, [r1, #0]
 8012e5c:	bf08      	it	eq
 8012e5e:	694b      	ldreq	r3, [r1, #20]
 8012e60:	600f      	str	r7, [r1, #0]
 8012e62:	bf18      	it	ne
 8012e64:	2300      	movne	r3, #0
 8012e66:	eba6 0807 	sub.w	r8, r6, r7
 8012e6a:	608b      	str	r3, [r1, #8]
 8012e6c:	f1b8 0f00 	cmp.w	r8, #0
 8012e70:	dde9      	ble.n	8012e46 <__sflush_r+0xae>
 8012e72:	6a21      	ldr	r1, [r4, #32]
 8012e74:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8012e76:	4643      	mov	r3, r8
 8012e78:	463a      	mov	r2, r7
 8012e7a:	4628      	mov	r0, r5
 8012e7c:	47b0      	blx	r6
 8012e7e:	2800      	cmp	r0, #0
 8012e80:	dc08      	bgt.n	8012e94 <__sflush_r+0xfc>
 8012e82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012e86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012e8a:	81a3      	strh	r3, [r4, #12]
 8012e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8012e90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012e94:	4407      	add	r7, r0
 8012e96:	eba8 0800 	sub.w	r8, r8, r0
 8012e9a:	e7e7      	b.n	8012e6c <__sflush_r+0xd4>
 8012e9c:	dfbffffe 	.word	0xdfbffffe

08012ea0 <_fflush_r>:
 8012ea0:	b538      	push	{r3, r4, r5, lr}
 8012ea2:	690b      	ldr	r3, [r1, #16]
 8012ea4:	4605      	mov	r5, r0
 8012ea6:	460c      	mov	r4, r1
 8012ea8:	b913      	cbnz	r3, 8012eb0 <_fflush_r+0x10>
 8012eaa:	2500      	movs	r5, #0
 8012eac:	4628      	mov	r0, r5
 8012eae:	bd38      	pop	{r3, r4, r5, pc}
 8012eb0:	b118      	cbz	r0, 8012eba <_fflush_r+0x1a>
 8012eb2:	6a03      	ldr	r3, [r0, #32]
 8012eb4:	b90b      	cbnz	r3, 8012eba <_fflush_r+0x1a>
 8012eb6:	f7fc ff97 	bl	800fde8 <__sinit>
 8012eba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012ebe:	2b00      	cmp	r3, #0
 8012ec0:	d0f3      	beq.n	8012eaa <_fflush_r+0xa>
 8012ec2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012ec4:	07d0      	lsls	r0, r2, #31
 8012ec6:	d404      	bmi.n	8012ed2 <_fflush_r+0x32>
 8012ec8:	0599      	lsls	r1, r3, #22
 8012eca:	d402      	bmi.n	8012ed2 <_fflush_r+0x32>
 8012ecc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012ece:	f7fd f904 	bl	80100da <__retarget_lock_acquire_recursive>
 8012ed2:	4628      	mov	r0, r5
 8012ed4:	4621      	mov	r1, r4
 8012ed6:	f7ff ff5f 	bl	8012d98 <__sflush_r>
 8012eda:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012edc:	07da      	lsls	r2, r3, #31
 8012ede:	4605      	mov	r5, r0
 8012ee0:	d4e4      	bmi.n	8012eac <_fflush_r+0xc>
 8012ee2:	89a3      	ldrh	r3, [r4, #12]
 8012ee4:	059b      	lsls	r3, r3, #22
 8012ee6:	d4e1      	bmi.n	8012eac <_fflush_r+0xc>
 8012ee8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012eea:	f7fd f8f7 	bl	80100dc <__retarget_lock_release_recursive>
 8012eee:	e7dd      	b.n	8012eac <_fflush_r+0xc>

08012ef0 <__sccl>:
 8012ef0:	b570      	push	{r4, r5, r6, lr}
 8012ef2:	780b      	ldrb	r3, [r1, #0]
 8012ef4:	4604      	mov	r4, r0
 8012ef6:	2b5e      	cmp	r3, #94	@ 0x5e
 8012ef8:	bf0b      	itete	eq
 8012efa:	784b      	ldrbeq	r3, [r1, #1]
 8012efc:	1c4a      	addne	r2, r1, #1
 8012efe:	1c8a      	addeq	r2, r1, #2
 8012f00:	2100      	movne	r1, #0
 8012f02:	bf08      	it	eq
 8012f04:	2101      	moveq	r1, #1
 8012f06:	3801      	subs	r0, #1
 8012f08:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8012f0c:	f800 1f01 	strb.w	r1, [r0, #1]!
 8012f10:	42a8      	cmp	r0, r5
 8012f12:	d1fb      	bne.n	8012f0c <__sccl+0x1c>
 8012f14:	b90b      	cbnz	r3, 8012f1a <__sccl+0x2a>
 8012f16:	1e50      	subs	r0, r2, #1
 8012f18:	bd70      	pop	{r4, r5, r6, pc}
 8012f1a:	f081 0101 	eor.w	r1, r1, #1
 8012f1e:	54e1      	strb	r1, [r4, r3]
 8012f20:	4610      	mov	r0, r2
 8012f22:	4602      	mov	r2, r0
 8012f24:	f812 5b01 	ldrb.w	r5, [r2], #1
 8012f28:	2d2d      	cmp	r5, #45	@ 0x2d
 8012f2a:	d005      	beq.n	8012f38 <__sccl+0x48>
 8012f2c:	2d5d      	cmp	r5, #93	@ 0x5d
 8012f2e:	d016      	beq.n	8012f5e <__sccl+0x6e>
 8012f30:	2d00      	cmp	r5, #0
 8012f32:	d0f1      	beq.n	8012f18 <__sccl+0x28>
 8012f34:	462b      	mov	r3, r5
 8012f36:	e7f2      	b.n	8012f1e <__sccl+0x2e>
 8012f38:	7846      	ldrb	r6, [r0, #1]
 8012f3a:	2e5d      	cmp	r6, #93	@ 0x5d
 8012f3c:	d0fa      	beq.n	8012f34 <__sccl+0x44>
 8012f3e:	42b3      	cmp	r3, r6
 8012f40:	dcf8      	bgt.n	8012f34 <__sccl+0x44>
 8012f42:	3002      	adds	r0, #2
 8012f44:	461a      	mov	r2, r3
 8012f46:	3201      	adds	r2, #1
 8012f48:	4296      	cmp	r6, r2
 8012f4a:	54a1      	strb	r1, [r4, r2]
 8012f4c:	dcfb      	bgt.n	8012f46 <__sccl+0x56>
 8012f4e:	1af2      	subs	r2, r6, r3
 8012f50:	3a01      	subs	r2, #1
 8012f52:	1c5d      	adds	r5, r3, #1
 8012f54:	42b3      	cmp	r3, r6
 8012f56:	bfa8      	it	ge
 8012f58:	2200      	movge	r2, #0
 8012f5a:	18ab      	adds	r3, r5, r2
 8012f5c:	e7e1      	b.n	8012f22 <__sccl+0x32>
 8012f5e:	4610      	mov	r0, r2
 8012f60:	e7da      	b.n	8012f18 <__sccl+0x28>

08012f62 <__submore>:
 8012f62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012f66:	460c      	mov	r4, r1
 8012f68:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8012f6a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012f6e:	4299      	cmp	r1, r3
 8012f70:	d11d      	bne.n	8012fae <__submore+0x4c>
 8012f72:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8012f76:	f7fb ffb3 	bl	800eee0 <_malloc_r>
 8012f7a:	b918      	cbnz	r0, 8012f84 <__submore+0x22>
 8012f7c:	f04f 30ff 	mov.w	r0, #4294967295
 8012f80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012f84:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012f88:	63a3      	str	r3, [r4, #56]	@ 0x38
 8012f8a:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8012f8e:	6360      	str	r0, [r4, #52]	@ 0x34
 8012f90:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8012f94:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8012f98:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8012f9c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8012fa0:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8012fa4:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8012fa8:	6020      	str	r0, [r4, #0]
 8012faa:	2000      	movs	r0, #0
 8012fac:	e7e8      	b.n	8012f80 <__submore+0x1e>
 8012fae:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8012fb0:	0077      	lsls	r7, r6, #1
 8012fb2:	463a      	mov	r2, r7
 8012fb4:	f000 fbad 	bl	8013712 <_realloc_r>
 8012fb8:	4605      	mov	r5, r0
 8012fba:	2800      	cmp	r0, #0
 8012fbc:	d0de      	beq.n	8012f7c <__submore+0x1a>
 8012fbe:	eb00 0806 	add.w	r8, r0, r6
 8012fc2:	4601      	mov	r1, r0
 8012fc4:	4632      	mov	r2, r6
 8012fc6:	4640      	mov	r0, r8
 8012fc8:	f7fd f889 	bl	80100de <memcpy>
 8012fcc:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8012fd0:	f8c4 8000 	str.w	r8, [r4]
 8012fd4:	e7e9      	b.n	8012faa <__submore+0x48>

08012fd6 <memmove>:
 8012fd6:	4288      	cmp	r0, r1
 8012fd8:	b510      	push	{r4, lr}
 8012fda:	eb01 0402 	add.w	r4, r1, r2
 8012fde:	d902      	bls.n	8012fe6 <memmove+0x10>
 8012fe0:	4284      	cmp	r4, r0
 8012fe2:	4623      	mov	r3, r4
 8012fe4:	d807      	bhi.n	8012ff6 <memmove+0x20>
 8012fe6:	1e43      	subs	r3, r0, #1
 8012fe8:	42a1      	cmp	r1, r4
 8012fea:	d008      	beq.n	8012ffe <memmove+0x28>
 8012fec:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012ff0:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012ff4:	e7f8      	b.n	8012fe8 <memmove+0x12>
 8012ff6:	4402      	add	r2, r0
 8012ff8:	4601      	mov	r1, r0
 8012ffa:	428a      	cmp	r2, r1
 8012ffc:	d100      	bne.n	8013000 <memmove+0x2a>
 8012ffe:	bd10      	pop	{r4, pc}
 8013000:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013004:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013008:	e7f7      	b.n	8012ffa <memmove+0x24>

0801300a <strncmp>:
 801300a:	b510      	push	{r4, lr}
 801300c:	b16a      	cbz	r2, 801302a <strncmp+0x20>
 801300e:	3901      	subs	r1, #1
 8013010:	1884      	adds	r4, r0, r2
 8013012:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013016:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801301a:	429a      	cmp	r2, r3
 801301c:	d103      	bne.n	8013026 <strncmp+0x1c>
 801301e:	42a0      	cmp	r0, r4
 8013020:	d001      	beq.n	8013026 <strncmp+0x1c>
 8013022:	2a00      	cmp	r2, #0
 8013024:	d1f5      	bne.n	8013012 <strncmp+0x8>
 8013026:	1ad0      	subs	r0, r2, r3
 8013028:	bd10      	pop	{r4, pc}
 801302a:	4610      	mov	r0, r2
 801302c:	e7fc      	b.n	8013028 <strncmp+0x1e>
	...

08013030 <nan>:
 8013030:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8013038 <nan+0x8>
 8013034:	4770      	bx	lr
 8013036:	bf00      	nop
 8013038:	00000000 	.word	0x00000000
 801303c:	7ff80000 	.word	0x7ff80000

08013040 <__assert_func>:
 8013040:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013042:	4614      	mov	r4, r2
 8013044:	461a      	mov	r2, r3
 8013046:	4b09      	ldr	r3, [pc, #36]	@ (801306c <__assert_func+0x2c>)
 8013048:	681b      	ldr	r3, [r3, #0]
 801304a:	4605      	mov	r5, r0
 801304c:	68d8      	ldr	r0, [r3, #12]
 801304e:	b954      	cbnz	r4, 8013066 <__assert_func+0x26>
 8013050:	4b07      	ldr	r3, [pc, #28]	@ (8013070 <__assert_func+0x30>)
 8013052:	461c      	mov	r4, r3
 8013054:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013058:	9100      	str	r1, [sp, #0]
 801305a:	462b      	mov	r3, r5
 801305c:	4905      	ldr	r1, [pc, #20]	@ (8013074 <__assert_func+0x34>)
 801305e:	f000 fc05 	bl	801386c <fiprintf>
 8013062:	f000 fc15 	bl	8013890 <abort>
 8013066:	4b04      	ldr	r3, [pc, #16]	@ (8013078 <__assert_func+0x38>)
 8013068:	e7f4      	b.n	8013054 <__assert_func+0x14>
 801306a:	bf00      	nop
 801306c:	20000050 	.word	0x20000050
 8013070:	080165a8 	.word	0x080165a8
 8013074:	0801657a 	.word	0x0801657a
 8013078:	0801656d 	.word	0x0801656d

0801307c <rshift>:
 801307c:	6903      	ldr	r3, [r0, #16]
 801307e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8013082:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013086:	ea4f 1261 	mov.w	r2, r1, asr #5
 801308a:	f100 0414 	add.w	r4, r0, #20
 801308e:	dd45      	ble.n	801311c <rshift+0xa0>
 8013090:	f011 011f 	ands.w	r1, r1, #31
 8013094:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8013098:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801309c:	d10c      	bne.n	80130b8 <rshift+0x3c>
 801309e:	f100 0710 	add.w	r7, r0, #16
 80130a2:	4629      	mov	r1, r5
 80130a4:	42b1      	cmp	r1, r6
 80130a6:	d334      	bcc.n	8013112 <rshift+0x96>
 80130a8:	1a9b      	subs	r3, r3, r2
 80130aa:	009b      	lsls	r3, r3, #2
 80130ac:	1eea      	subs	r2, r5, #3
 80130ae:	4296      	cmp	r6, r2
 80130b0:	bf38      	it	cc
 80130b2:	2300      	movcc	r3, #0
 80130b4:	4423      	add	r3, r4
 80130b6:	e015      	b.n	80130e4 <rshift+0x68>
 80130b8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80130bc:	f1c1 0820 	rsb	r8, r1, #32
 80130c0:	40cf      	lsrs	r7, r1
 80130c2:	f105 0e04 	add.w	lr, r5, #4
 80130c6:	46a1      	mov	r9, r4
 80130c8:	4576      	cmp	r6, lr
 80130ca:	46f4      	mov	ip, lr
 80130cc:	d815      	bhi.n	80130fa <rshift+0x7e>
 80130ce:	1a9a      	subs	r2, r3, r2
 80130d0:	0092      	lsls	r2, r2, #2
 80130d2:	3a04      	subs	r2, #4
 80130d4:	3501      	adds	r5, #1
 80130d6:	42ae      	cmp	r6, r5
 80130d8:	bf38      	it	cc
 80130da:	2200      	movcc	r2, #0
 80130dc:	18a3      	adds	r3, r4, r2
 80130de:	50a7      	str	r7, [r4, r2]
 80130e0:	b107      	cbz	r7, 80130e4 <rshift+0x68>
 80130e2:	3304      	adds	r3, #4
 80130e4:	1b1a      	subs	r2, r3, r4
 80130e6:	42a3      	cmp	r3, r4
 80130e8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80130ec:	bf08      	it	eq
 80130ee:	2300      	moveq	r3, #0
 80130f0:	6102      	str	r2, [r0, #16]
 80130f2:	bf08      	it	eq
 80130f4:	6143      	streq	r3, [r0, #20]
 80130f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80130fa:	f8dc c000 	ldr.w	ip, [ip]
 80130fe:	fa0c fc08 	lsl.w	ip, ip, r8
 8013102:	ea4c 0707 	orr.w	r7, ip, r7
 8013106:	f849 7b04 	str.w	r7, [r9], #4
 801310a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801310e:	40cf      	lsrs	r7, r1
 8013110:	e7da      	b.n	80130c8 <rshift+0x4c>
 8013112:	f851 cb04 	ldr.w	ip, [r1], #4
 8013116:	f847 cf04 	str.w	ip, [r7, #4]!
 801311a:	e7c3      	b.n	80130a4 <rshift+0x28>
 801311c:	4623      	mov	r3, r4
 801311e:	e7e1      	b.n	80130e4 <rshift+0x68>

08013120 <__hexdig_fun>:
 8013120:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8013124:	2b09      	cmp	r3, #9
 8013126:	d802      	bhi.n	801312e <__hexdig_fun+0xe>
 8013128:	3820      	subs	r0, #32
 801312a:	b2c0      	uxtb	r0, r0
 801312c:	4770      	bx	lr
 801312e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8013132:	2b05      	cmp	r3, #5
 8013134:	d801      	bhi.n	801313a <__hexdig_fun+0x1a>
 8013136:	3847      	subs	r0, #71	@ 0x47
 8013138:	e7f7      	b.n	801312a <__hexdig_fun+0xa>
 801313a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801313e:	2b05      	cmp	r3, #5
 8013140:	d801      	bhi.n	8013146 <__hexdig_fun+0x26>
 8013142:	3827      	subs	r0, #39	@ 0x27
 8013144:	e7f1      	b.n	801312a <__hexdig_fun+0xa>
 8013146:	2000      	movs	r0, #0
 8013148:	4770      	bx	lr
	...

0801314c <__gethex>:
 801314c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013150:	b085      	sub	sp, #20
 8013152:	468a      	mov	sl, r1
 8013154:	9302      	str	r3, [sp, #8]
 8013156:	680b      	ldr	r3, [r1, #0]
 8013158:	9001      	str	r0, [sp, #4]
 801315a:	4690      	mov	r8, r2
 801315c:	1c9c      	adds	r4, r3, #2
 801315e:	46a1      	mov	r9, r4
 8013160:	f814 0b01 	ldrb.w	r0, [r4], #1
 8013164:	2830      	cmp	r0, #48	@ 0x30
 8013166:	d0fa      	beq.n	801315e <__gethex+0x12>
 8013168:	eba9 0303 	sub.w	r3, r9, r3
 801316c:	f1a3 0b02 	sub.w	fp, r3, #2
 8013170:	f7ff ffd6 	bl	8013120 <__hexdig_fun>
 8013174:	4605      	mov	r5, r0
 8013176:	2800      	cmp	r0, #0
 8013178:	d168      	bne.n	801324c <__gethex+0x100>
 801317a:	49a0      	ldr	r1, [pc, #640]	@ (80133fc <__gethex+0x2b0>)
 801317c:	2201      	movs	r2, #1
 801317e:	4648      	mov	r0, r9
 8013180:	f7ff ff43 	bl	801300a <strncmp>
 8013184:	4607      	mov	r7, r0
 8013186:	2800      	cmp	r0, #0
 8013188:	d167      	bne.n	801325a <__gethex+0x10e>
 801318a:	f899 0001 	ldrb.w	r0, [r9, #1]
 801318e:	4626      	mov	r6, r4
 8013190:	f7ff ffc6 	bl	8013120 <__hexdig_fun>
 8013194:	2800      	cmp	r0, #0
 8013196:	d062      	beq.n	801325e <__gethex+0x112>
 8013198:	4623      	mov	r3, r4
 801319a:	7818      	ldrb	r0, [r3, #0]
 801319c:	2830      	cmp	r0, #48	@ 0x30
 801319e:	4699      	mov	r9, r3
 80131a0:	f103 0301 	add.w	r3, r3, #1
 80131a4:	d0f9      	beq.n	801319a <__gethex+0x4e>
 80131a6:	f7ff ffbb 	bl	8013120 <__hexdig_fun>
 80131aa:	fab0 f580 	clz	r5, r0
 80131ae:	096d      	lsrs	r5, r5, #5
 80131b0:	f04f 0b01 	mov.w	fp, #1
 80131b4:	464a      	mov	r2, r9
 80131b6:	4616      	mov	r6, r2
 80131b8:	3201      	adds	r2, #1
 80131ba:	7830      	ldrb	r0, [r6, #0]
 80131bc:	f7ff ffb0 	bl	8013120 <__hexdig_fun>
 80131c0:	2800      	cmp	r0, #0
 80131c2:	d1f8      	bne.n	80131b6 <__gethex+0x6a>
 80131c4:	498d      	ldr	r1, [pc, #564]	@ (80133fc <__gethex+0x2b0>)
 80131c6:	2201      	movs	r2, #1
 80131c8:	4630      	mov	r0, r6
 80131ca:	f7ff ff1e 	bl	801300a <strncmp>
 80131ce:	2800      	cmp	r0, #0
 80131d0:	d13f      	bne.n	8013252 <__gethex+0x106>
 80131d2:	b944      	cbnz	r4, 80131e6 <__gethex+0x9a>
 80131d4:	1c74      	adds	r4, r6, #1
 80131d6:	4622      	mov	r2, r4
 80131d8:	4616      	mov	r6, r2
 80131da:	3201      	adds	r2, #1
 80131dc:	7830      	ldrb	r0, [r6, #0]
 80131de:	f7ff ff9f 	bl	8013120 <__hexdig_fun>
 80131e2:	2800      	cmp	r0, #0
 80131e4:	d1f8      	bne.n	80131d8 <__gethex+0x8c>
 80131e6:	1ba4      	subs	r4, r4, r6
 80131e8:	00a7      	lsls	r7, r4, #2
 80131ea:	7833      	ldrb	r3, [r6, #0]
 80131ec:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80131f0:	2b50      	cmp	r3, #80	@ 0x50
 80131f2:	d13e      	bne.n	8013272 <__gethex+0x126>
 80131f4:	7873      	ldrb	r3, [r6, #1]
 80131f6:	2b2b      	cmp	r3, #43	@ 0x2b
 80131f8:	d033      	beq.n	8013262 <__gethex+0x116>
 80131fa:	2b2d      	cmp	r3, #45	@ 0x2d
 80131fc:	d034      	beq.n	8013268 <__gethex+0x11c>
 80131fe:	1c71      	adds	r1, r6, #1
 8013200:	2400      	movs	r4, #0
 8013202:	7808      	ldrb	r0, [r1, #0]
 8013204:	f7ff ff8c 	bl	8013120 <__hexdig_fun>
 8013208:	1e43      	subs	r3, r0, #1
 801320a:	b2db      	uxtb	r3, r3
 801320c:	2b18      	cmp	r3, #24
 801320e:	d830      	bhi.n	8013272 <__gethex+0x126>
 8013210:	f1a0 0210 	sub.w	r2, r0, #16
 8013214:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8013218:	f7ff ff82 	bl	8013120 <__hexdig_fun>
 801321c:	f100 3cff 	add.w	ip, r0, #4294967295
 8013220:	fa5f fc8c 	uxtb.w	ip, ip
 8013224:	f1bc 0f18 	cmp.w	ip, #24
 8013228:	f04f 030a 	mov.w	r3, #10
 801322c:	d91e      	bls.n	801326c <__gethex+0x120>
 801322e:	b104      	cbz	r4, 8013232 <__gethex+0xe6>
 8013230:	4252      	negs	r2, r2
 8013232:	4417      	add	r7, r2
 8013234:	f8ca 1000 	str.w	r1, [sl]
 8013238:	b1ed      	cbz	r5, 8013276 <__gethex+0x12a>
 801323a:	f1bb 0f00 	cmp.w	fp, #0
 801323e:	bf0c      	ite	eq
 8013240:	2506      	moveq	r5, #6
 8013242:	2500      	movne	r5, #0
 8013244:	4628      	mov	r0, r5
 8013246:	b005      	add	sp, #20
 8013248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801324c:	2500      	movs	r5, #0
 801324e:	462c      	mov	r4, r5
 8013250:	e7b0      	b.n	80131b4 <__gethex+0x68>
 8013252:	2c00      	cmp	r4, #0
 8013254:	d1c7      	bne.n	80131e6 <__gethex+0x9a>
 8013256:	4627      	mov	r7, r4
 8013258:	e7c7      	b.n	80131ea <__gethex+0x9e>
 801325a:	464e      	mov	r6, r9
 801325c:	462f      	mov	r7, r5
 801325e:	2501      	movs	r5, #1
 8013260:	e7c3      	b.n	80131ea <__gethex+0x9e>
 8013262:	2400      	movs	r4, #0
 8013264:	1cb1      	adds	r1, r6, #2
 8013266:	e7cc      	b.n	8013202 <__gethex+0xb6>
 8013268:	2401      	movs	r4, #1
 801326a:	e7fb      	b.n	8013264 <__gethex+0x118>
 801326c:	fb03 0002 	mla	r0, r3, r2, r0
 8013270:	e7ce      	b.n	8013210 <__gethex+0xc4>
 8013272:	4631      	mov	r1, r6
 8013274:	e7de      	b.n	8013234 <__gethex+0xe8>
 8013276:	eba6 0309 	sub.w	r3, r6, r9
 801327a:	3b01      	subs	r3, #1
 801327c:	4629      	mov	r1, r5
 801327e:	2b07      	cmp	r3, #7
 8013280:	dc0a      	bgt.n	8013298 <__gethex+0x14c>
 8013282:	9801      	ldr	r0, [sp, #4]
 8013284:	f7fd fdde 	bl	8010e44 <_Balloc>
 8013288:	4604      	mov	r4, r0
 801328a:	b940      	cbnz	r0, 801329e <__gethex+0x152>
 801328c:	4b5c      	ldr	r3, [pc, #368]	@ (8013400 <__gethex+0x2b4>)
 801328e:	4602      	mov	r2, r0
 8013290:	21e4      	movs	r1, #228	@ 0xe4
 8013292:	485c      	ldr	r0, [pc, #368]	@ (8013404 <__gethex+0x2b8>)
 8013294:	f7ff fed4 	bl	8013040 <__assert_func>
 8013298:	3101      	adds	r1, #1
 801329a:	105b      	asrs	r3, r3, #1
 801329c:	e7ef      	b.n	801327e <__gethex+0x132>
 801329e:	f100 0a14 	add.w	sl, r0, #20
 80132a2:	2300      	movs	r3, #0
 80132a4:	4655      	mov	r5, sl
 80132a6:	469b      	mov	fp, r3
 80132a8:	45b1      	cmp	r9, r6
 80132aa:	d337      	bcc.n	801331c <__gethex+0x1d0>
 80132ac:	f845 bb04 	str.w	fp, [r5], #4
 80132b0:	eba5 050a 	sub.w	r5, r5, sl
 80132b4:	10ad      	asrs	r5, r5, #2
 80132b6:	6125      	str	r5, [r4, #16]
 80132b8:	4658      	mov	r0, fp
 80132ba:	f7fd feb5 	bl	8011028 <__hi0bits>
 80132be:	016d      	lsls	r5, r5, #5
 80132c0:	f8d8 6000 	ldr.w	r6, [r8]
 80132c4:	1a2d      	subs	r5, r5, r0
 80132c6:	42b5      	cmp	r5, r6
 80132c8:	dd54      	ble.n	8013374 <__gethex+0x228>
 80132ca:	1bad      	subs	r5, r5, r6
 80132cc:	4629      	mov	r1, r5
 80132ce:	4620      	mov	r0, r4
 80132d0:	f7fe fa49 	bl	8011766 <__any_on>
 80132d4:	4681      	mov	r9, r0
 80132d6:	b178      	cbz	r0, 80132f8 <__gethex+0x1ac>
 80132d8:	1e6b      	subs	r3, r5, #1
 80132da:	1159      	asrs	r1, r3, #5
 80132dc:	f003 021f 	and.w	r2, r3, #31
 80132e0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80132e4:	f04f 0901 	mov.w	r9, #1
 80132e8:	fa09 f202 	lsl.w	r2, r9, r2
 80132ec:	420a      	tst	r2, r1
 80132ee:	d003      	beq.n	80132f8 <__gethex+0x1ac>
 80132f0:	454b      	cmp	r3, r9
 80132f2:	dc36      	bgt.n	8013362 <__gethex+0x216>
 80132f4:	f04f 0902 	mov.w	r9, #2
 80132f8:	4629      	mov	r1, r5
 80132fa:	4620      	mov	r0, r4
 80132fc:	f7ff febe 	bl	801307c <rshift>
 8013300:	442f      	add	r7, r5
 8013302:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8013306:	42bb      	cmp	r3, r7
 8013308:	da42      	bge.n	8013390 <__gethex+0x244>
 801330a:	9801      	ldr	r0, [sp, #4]
 801330c:	4621      	mov	r1, r4
 801330e:	f7fd fdd9 	bl	8010ec4 <_Bfree>
 8013312:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013314:	2300      	movs	r3, #0
 8013316:	6013      	str	r3, [r2, #0]
 8013318:	25a3      	movs	r5, #163	@ 0xa3
 801331a:	e793      	b.n	8013244 <__gethex+0xf8>
 801331c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8013320:	2a2e      	cmp	r2, #46	@ 0x2e
 8013322:	d012      	beq.n	801334a <__gethex+0x1fe>
 8013324:	2b20      	cmp	r3, #32
 8013326:	d104      	bne.n	8013332 <__gethex+0x1e6>
 8013328:	f845 bb04 	str.w	fp, [r5], #4
 801332c:	f04f 0b00 	mov.w	fp, #0
 8013330:	465b      	mov	r3, fp
 8013332:	7830      	ldrb	r0, [r6, #0]
 8013334:	9303      	str	r3, [sp, #12]
 8013336:	f7ff fef3 	bl	8013120 <__hexdig_fun>
 801333a:	9b03      	ldr	r3, [sp, #12]
 801333c:	f000 000f 	and.w	r0, r0, #15
 8013340:	4098      	lsls	r0, r3
 8013342:	ea4b 0b00 	orr.w	fp, fp, r0
 8013346:	3304      	adds	r3, #4
 8013348:	e7ae      	b.n	80132a8 <__gethex+0x15c>
 801334a:	45b1      	cmp	r9, r6
 801334c:	d8ea      	bhi.n	8013324 <__gethex+0x1d8>
 801334e:	492b      	ldr	r1, [pc, #172]	@ (80133fc <__gethex+0x2b0>)
 8013350:	9303      	str	r3, [sp, #12]
 8013352:	2201      	movs	r2, #1
 8013354:	4630      	mov	r0, r6
 8013356:	f7ff fe58 	bl	801300a <strncmp>
 801335a:	9b03      	ldr	r3, [sp, #12]
 801335c:	2800      	cmp	r0, #0
 801335e:	d1e1      	bne.n	8013324 <__gethex+0x1d8>
 8013360:	e7a2      	b.n	80132a8 <__gethex+0x15c>
 8013362:	1ea9      	subs	r1, r5, #2
 8013364:	4620      	mov	r0, r4
 8013366:	f7fe f9fe 	bl	8011766 <__any_on>
 801336a:	2800      	cmp	r0, #0
 801336c:	d0c2      	beq.n	80132f4 <__gethex+0x1a8>
 801336e:	f04f 0903 	mov.w	r9, #3
 8013372:	e7c1      	b.n	80132f8 <__gethex+0x1ac>
 8013374:	da09      	bge.n	801338a <__gethex+0x23e>
 8013376:	1b75      	subs	r5, r6, r5
 8013378:	4621      	mov	r1, r4
 801337a:	9801      	ldr	r0, [sp, #4]
 801337c:	462a      	mov	r2, r5
 801337e:	f7fd ffb9 	bl	80112f4 <__lshift>
 8013382:	1b7f      	subs	r7, r7, r5
 8013384:	4604      	mov	r4, r0
 8013386:	f100 0a14 	add.w	sl, r0, #20
 801338a:	f04f 0900 	mov.w	r9, #0
 801338e:	e7b8      	b.n	8013302 <__gethex+0x1b6>
 8013390:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8013394:	42bd      	cmp	r5, r7
 8013396:	dd6f      	ble.n	8013478 <__gethex+0x32c>
 8013398:	1bed      	subs	r5, r5, r7
 801339a:	42ae      	cmp	r6, r5
 801339c:	dc34      	bgt.n	8013408 <__gethex+0x2bc>
 801339e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80133a2:	2b02      	cmp	r3, #2
 80133a4:	d022      	beq.n	80133ec <__gethex+0x2a0>
 80133a6:	2b03      	cmp	r3, #3
 80133a8:	d024      	beq.n	80133f4 <__gethex+0x2a8>
 80133aa:	2b01      	cmp	r3, #1
 80133ac:	d115      	bne.n	80133da <__gethex+0x28e>
 80133ae:	42ae      	cmp	r6, r5
 80133b0:	d113      	bne.n	80133da <__gethex+0x28e>
 80133b2:	2e01      	cmp	r6, #1
 80133b4:	d10b      	bne.n	80133ce <__gethex+0x282>
 80133b6:	9a02      	ldr	r2, [sp, #8]
 80133b8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80133bc:	6013      	str	r3, [r2, #0]
 80133be:	2301      	movs	r3, #1
 80133c0:	6123      	str	r3, [r4, #16]
 80133c2:	f8ca 3000 	str.w	r3, [sl]
 80133c6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80133c8:	2562      	movs	r5, #98	@ 0x62
 80133ca:	601c      	str	r4, [r3, #0]
 80133cc:	e73a      	b.n	8013244 <__gethex+0xf8>
 80133ce:	1e71      	subs	r1, r6, #1
 80133d0:	4620      	mov	r0, r4
 80133d2:	f7fe f9c8 	bl	8011766 <__any_on>
 80133d6:	2800      	cmp	r0, #0
 80133d8:	d1ed      	bne.n	80133b6 <__gethex+0x26a>
 80133da:	9801      	ldr	r0, [sp, #4]
 80133dc:	4621      	mov	r1, r4
 80133de:	f7fd fd71 	bl	8010ec4 <_Bfree>
 80133e2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80133e4:	2300      	movs	r3, #0
 80133e6:	6013      	str	r3, [r2, #0]
 80133e8:	2550      	movs	r5, #80	@ 0x50
 80133ea:	e72b      	b.n	8013244 <__gethex+0xf8>
 80133ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80133ee:	2b00      	cmp	r3, #0
 80133f0:	d1f3      	bne.n	80133da <__gethex+0x28e>
 80133f2:	e7e0      	b.n	80133b6 <__gethex+0x26a>
 80133f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80133f6:	2b00      	cmp	r3, #0
 80133f8:	d1dd      	bne.n	80133b6 <__gethex+0x26a>
 80133fa:	e7ee      	b.n	80133da <__gethex+0x28e>
 80133fc:	080163e0 	.word	0x080163e0
 8013400:	08016273 	.word	0x08016273
 8013404:	080165a9 	.word	0x080165a9
 8013408:	1e6f      	subs	r7, r5, #1
 801340a:	f1b9 0f00 	cmp.w	r9, #0
 801340e:	d130      	bne.n	8013472 <__gethex+0x326>
 8013410:	b127      	cbz	r7, 801341c <__gethex+0x2d0>
 8013412:	4639      	mov	r1, r7
 8013414:	4620      	mov	r0, r4
 8013416:	f7fe f9a6 	bl	8011766 <__any_on>
 801341a:	4681      	mov	r9, r0
 801341c:	117a      	asrs	r2, r7, #5
 801341e:	2301      	movs	r3, #1
 8013420:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8013424:	f007 071f 	and.w	r7, r7, #31
 8013428:	40bb      	lsls	r3, r7
 801342a:	4213      	tst	r3, r2
 801342c:	4629      	mov	r1, r5
 801342e:	4620      	mov	r0, r4
 8013430:	bf18      	it	ne
 8013432:	f049 0902 	orrne.w	r9, r9, #2
 8013436:	f7ff fe21 	bl	801307c <rshift>
 801343a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801343e:	1b76      	subs	r6, r6, r5
 8013440:	2502      	movs	r5, #2
 8013442:	f1b9 0f00 	cmp.w	r9, #0
 8013446:	d047      	beq.n	80134d8 <__gethex+0x38c>
 8013448:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801344c:	2b02      	cmp	r3, #2
 801344e:	d015      	beq.n	801347c <__gethex+0x330>
 8013450:	2b03      	cmp	r3, #3
 8013452:	d017      	beq.n	8013484 <__gethex+0x338>
 8013454:	2b01      	cmp	r3, #1
 8013456:	d109      	bne.n	801346c <__gethex+0x320>
 8013458:	f019 0f02 	tst.w	r9, #2
 801345c:	d006      	beq.n	801346c <__gethex+0x320>
 801345e:	f8da 3000 	ldr.w	r3, [sl]
 8013462:	ea49 0903 	orr.w	r9, r9, r3
 8013466:	f019 0f01 	tst.w	r9, #1
 801346a:	d10e      	bne.n	801348a <__gethex+0x33e>
 801346c:	f045 0510 	orr.w	r5, r5, #16
 8013470:	e032      	b.n	80134d8 <__gethex+0x38c>
 8013472:	f04f 0901 	mov.w	r9, #1
 8013476:	e7d1      	b.n	801341c <__gethex+0x2d0>
 8013478:	2501      	movs	r5, #1
 801347a:	e7e2      	b.n	8013442 <__gethex+0x2f6>
 801347c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801347e:	f1c3 0301 	rsb	r3, r3, #1
 8013482:	930f      	str	r3, [sp, #60]	@ 0x3c
 8013484:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013486:	2b00      	cmp	r3, #0
 8013488:	d0f0      	beq.n	801346c <__gethex+0x320>
 801348a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801348e:	f104 0314 	add.w	r3, r4, #20
 8013492:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8013496:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801349a:	f04f 0c00 	mov.w	ip, #0
 801349e:	4618      	mov	r0, r3
 80134a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80134a4:	f1b2 3fff 	cmp.w	r2, #4294967295
 80134a8:	d01b      	beq.n	80134e2 <__gethex+0x396>
 80134aa:	3201      	adds	r2, #1
 80134ac:	6002      	str	r2, [r0, #0]
 80134ae:	2d02      	cmp	r5, #2
 80134b0:	f104 0314 	add.w	r3, r4, #20
 80134b4:	d13c      	bne.n	8013530 <__gethex+0x3e4>
 80134b6:	f8d8 2000 	ldr.w	r2, [r8]
 80134ba:	3a01      	subs	r2, #1
 80134bc:	42b2      	cmp	r2, r6
 80134be:	d109      	bne.n	80134d4 <__gethex+0x388>
 80134c0:	1171      	asrs	r1, r6, #5
 80134c2:	2201      	movs	r2, #1
 80134c4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80134c8:	f006 061f 	and.w	r6, r6, #31
 80134cc:	fa02 f606 	lsl.w	r6, r2, r6
 80134d0:	421e      	tst	r6, r3
 80134d2:	d13a      	bne.n	801354a <__gethex+0x3fe>
 80134d4:	f045 0520 	orr.w	r5, r5, #32
 80134d8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80134da:	601c      	str	r4, [r3, #0]
 80134dc:	9b02      	ldr	r3, [sp, #8]
 80134de:	601f      	str	r7, [r3, #0]
 80134e0:	e6b0      	b.n	8013244 <__gethex+0xf8>
 80134e2:	4299      	cmp	r1, r3
 80134e4:	f843 cc04 	str.w	ip, [r3, #-4]
 80134e8:	d8d9      	bhi.n	801349e <__gethex+0x352>
 80134ea:	68a3      	ldr	r3, [r4, #8]
 80134ec:	459b      	cmp	fp, r3
 80134ee:	db17      	blt.n	8013520 <__gethex+0x3d4>
 80134f0:	6861      	ldr	r1, [r4, #4]
 80134f2:	9801      	ldr	r0, [sp, #4]
 80134f4:	3101      	adds	r1, #1
 80134f6:	f7fd fca5 	bl	8010e44 <_Balloc>
 80134fa:	4681      	mov	r9, r0
 80134fc:	b918      	cbnz	r0, 8013506 <__gethex+0x3ba>
 80134fe:	4b1a      	ldr	r3, [pc, #104]	@ (8013568 <__gethex+0x41c>)
 8013500:	4602      	mov	r2, r0
 8013502:	2184      	movs	r1, #132	@ 0x84
 8013504:	e6c5      	b.n	8013292 <__gethex+0x146>
 8013506:	6922      	ldr	r2, [r4, #16]
 8013508:	3202      	adds	r2, #2
 801350a:	f104 010c 	add.w	r1, r4, #12
 801350e:	0092      	lsls	r2, r2, #2
 8013510:	300c      	adds	r0, #12
 8013512:	f7fc fde4 	bl	80100de <memcpy>
 8013516:	4621      	mov	r1, r4
 8013518:	9801      	ldr	r0, [sp, #4]
 801351a:	f7fd fcd3 	bl	8010ec4 <_Bfree>
 801351e:	464c      	mov	r4, r9
 8013520:	6923      	ldr	r3, [r4, #16]
 8013522:	1c5a      	adds	r2, r3, #1
 8013524:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013528:	6122      	str	r2, [r4, #16]
 801352a:	2201      	movs	r2, #1
 801352c:	615a      	str	r2, [r3, #20]
 801352e:	e7be      	b.n	80134ae <__gethex+0x362>
 8013530:	6922      	ldr	r2, [r4, #16]
 8013532:	455a      	cmp	r2, fp
 8013534:	dd0b      	ble.n	801354e <__gethex+0x402>
 8013536:	2101      	movs	r1, #1
 8013538:	4620      	mov	r0, r4
 801353a:	f7ff fd9f 	bl	801307c <rshift>
 801353e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8013542:	3701      	adds	r7, #1
 8013544:	42bb      	cmp	r3, r7
 8013546:	f6ff aee0 	blt.w	801330a <__gethex+0x1be>
 801354a:	2501      	movs	r5, #1
 801354c:	e7c2      	b.n	80134d4 <__gethex+0x388>
 801354e:	f016 061f 	ands.w	r6, r6, #31
 8013552:	d0fa      	beq.n	801354a <__gethex+0x3fe>
 8013554:	4453      	add	r3, sl
 8013556:	f1c6 0620 	rsb	r6, r6, #32
 801355a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801355e:	f7fd fd63 	bl	8011028 <__hi0bits>
 8013562:	42b0      	cmp	r0, r6
 8013564:	dbe7      	blt.n	8013536 <__gethex+0x3ea>
 8013566:	e7f0      	b.n	801354a <__gethex+0x3fe>
 8013568:	08016273 	.word	0x08016273

0801356c <L_shift>:
 801356c:	f1c2 0208 	rsb	r2, r2, #8
 8013570:	0092      	lsls	r2, r2, #2
 8013572:	b570      	push	{r4, r5, r6, lr}
 8013574:	f1c2 0620 	rsb	r6, r2, #32
 8013578:	6843      	ldr	r3, [r0, #4]
 801357a:	6804      	ldr	r4, [r0, #0]
 801357c:	fa03 f506 	lsl.w	r5, r3, r6
 8013580:	432c      	orrs	r4, r5
 8013582:	40d3      	lsrs	r3, r2
 8013584:	6004      	str	r4, [r0, #0]
 8013586:	f840 3f04 	str.w	r3, [r0, #4]!
 801358a:	4288      	cmp	r0, r1
 801358c:	d3f4      	bcc.n	8013578 <L_shift+0xc>
 801358e:	bd70      	pop	{r4, r5, r6, pc}

08013590 <__match>:
 8013590:	b530      	push	{r4, r5, lr}
 8013592:	6803      	ldr	r3, [r0, #0]
 8013594:	3301      	adds	r3, #1
 8013596:	f811 4b01 	ldrb.w	r4, [r1], #1
 801359a:	b914      	cbnz	r4, 80135a2 <__match+0x12>
 801359c:	6003      	str	r3, [r0, #0]
 801359e:	2001      	movs	r0, #1
 80135a0:	bd30      	pop	{r4, r5, pc}
 80135a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80135a6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80135aa:	2d19      	cmp	r5, #25
 80135ac:	bf98      	it	ls
 80135ae:	3220      	addls	r2, #32
 80135b0:	42a2      	cmp	r2, r4
 80135b2:	d0f0      	beq.n	8013596 <__match+0x6>
 80135b4:	2000      	movs	r0, #0
 80135b6:	e7f3      	b.n	80135a0 <__match+0x10>

080135b8 <__hexnan>:
 80135b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80135bc:	680b      	ldr	r3, [r1, #0]
 80135be:	6801      	ldr	r1, [r0, #0]
 80135c0:	115e      	asrs	r6, r3, #5
 80135c2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80135c6:	f013 031f 	ands.w	r3, r3, #31
 80135ca:	b087      	sub	sp, #28
 80135cc:	bf18      	it	ne
 80135ce:	3604      	addne	r6, #4
 80135d0:	2500      	movs	r5, #0
 80135d2:	1f37      	subs	r7, r6, #4
 80135d4:	4682      	mov	sl, r0
 80135d6:	4690      	mov	r8, r2
 80135d8:	9301      	str	r3, [sp, #4]
 80135da:	f846 5c04 	str.w	r5, [r6, #-4]
 80135de:	46b9      	mov	r9, r7
 80135e0:	463c      	mov	r4, r7
 80135e2:	9502      	str	r5, [sp, #8]
 80135e4:	46ab      	mov	fp, r5
 80135e6:	784a      	ldrb	r2, [r1, #1]
 80135e8:	1c4b      	adds	r3, r1, #1
 80135ea:	9303      	str	r3, [sp, #12]
 80135ec:	b342      	cbz	r2, 8013640 <__hexnan+0x88>
 80135ee:	4610      	mov	r0, r2
 80135f0:	9105      	str	r1, [sp, #20]
 80135f2:	9204      	str	r2, [sp, #16]
 80135f4:	f7ff fd94 	bl	8013120 <__hexdig_fun>
 80135f8:	2800      	cmp	r0, #0
 80135fa:	d151      	bne.n	80136a0 <__hexnan+0xe8>
 80135fc:	9a04      	ldr	r2, [sp, #16]
 80135fe:	9905      	ldr	r1, [sp, #20]
 8013600:	2a20      	cmp	r2, #32
 8013602:	d818      	bhi.n	8013636 <__hexnan+0x7e>
 8013604:	9b02      	ldr	r3, [sp, #8]
 8013606:	459b      	cmp	fp, r3
 8013608:	dd13      	ble.n	8013632 <__hexnan+0x7a>
 801360a:	454c      	cmp	r4, r9
 801360c:	d206      	bcs.n	801361c <__hexnan+0x64>
 801360e:	2d07      	cmp	r5, #7
 8013610:	dc04      	bgt.n	801361c <__hexnan+0x64>
 8013612:	462a      	mov	r2, r5
 8013614:	4649      	mov	r1, r9
 8013616:	4620      	mov	r0, r4
 8013618:	f7ff ffa8 	bl	801356c <L_shift>
 801361c:	4544      	cmp	r4, r8
 801361e:	d952      	bls.n	80136c6 <__hexnan+0x10e>
 8013620:	2300      	movs	r3, #0
 8013622:	f1a4 0904 	sub.w	r9, r4, #4
 8013626:	f844 3c04 	str.w	r3, [r4, #-4]
 801362a:	f8cd b008 	str.w	fp, [sp, #8]
 801362e:	464c      	mov	r4, r9
 8013630:	461d      	mov	r5, r3
 8013632:	9903      	ldr	r1, [sp, #12]
 8013634:	e7d7      	b.n	80135e6 <__hexnan+0x2e>
 8013636:	2a29      	cmp	r2, #41	@ 0x29
 8013638:	d157      	bne.n	80136ea <__hexnan+0x132>
 801363a:	3102      	adds	r1, #2
 801363c:	f8ca 1000 	str.w	r1, [sl]
 8013640:	f1bb 0f00 	cmp.w	fp, #0
 8013644:	d051      	beq.n	80136ea <__hexnan+0x132>
 8013646:	454c      	cmp	r4, r9
 8013648:	d206      	bcs.n	8013658 <__hexnan+0xa0>
 801364a:	2d07      	cmp	r5, #7
 801364c:	dc04      	bgt.n	8013658 <__hexnan+0xa0>
 801364e:	462a      	mov	r2, r5
 8013650:	4649      	mov	r1, r9
 8013652:	4620      	mov	r0, r4
 8013654:	f7ff ff8a 	bl	801356c <L_shift>
 8013658:	4544      	cmp	r4, r8
 801365a:	d936      	bls.n	80136ca <__hexnan+0x112>
 801365c:	f1a8 0204 	sub.w	r2, r8, #4
 8013660:	4623      	mov	r3, r4
 8013662:	f853 1b04 	ldr.w	r1, [r3], #4
 8013666:	f842 1f04 	str.w	r1, [r2, #4]!
 801366a:	429f      	cmp	r7, r3
 801366c:	d2f9      	bcs.n	8013662 <__hexnan+0xaa>
 801366e:	1b3b      	subs	r3, r7, r4
 8013670:	f023 0303 	bic.w	r3, r3, #3
 8013674:	3304      	adds	r3, #4
 8013676:	3401      	adds	r4, #1
 8013678:	3e03      	subs	r6, #3
 801367a:	42b4      	cmp	r4, r6
 801367c:	bf88      	it	hi
 801367e:	2304      	movhi	r3, #4
 8013680:	4443      	add	r3, r8
 8013682:	2200      	movs	r2, #0
 8013684:	f843 2b04 	str.w	r2, [r3], #4
 8013688:	429f      	cmp	r7, r3
 801368a:	d2fb      	bcs.n	8013684 <__hexnan+0xcc>
 801368c:	683b      	ldr	r3, [r7, #0]
 801368e:	b91b      	cbnz	r3, 8013698 <__hexnan+0xe0>
 8013690:	4547      	cmp	r7, r8
 8013692:	d128      	bne.n	80136e6 <__hexnan+0x12e>
 8013694:	2301      	movs	r3, #1
 8013696:	603b      	str	r3, [r7, #0]
 8013698:	2005      	movs	r0, #5
 801369a:	b007      	add	sp, #28
 801369c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80136a0:	3501      	adds	r5, #1
 80136a2:	2d08      	cmp	r5, #8
 80136a4:	f10b 0b01 	add.w	fp, fp, #1
 80136a8:	dd06      	ble.n	80136b8 <__hexnan+0x100>
 80136aa:	4544      	cmp	r4, r8
 80136ac:	d9c1      	bls.n	8013632 <__hexnan+0x7a>
 80136ae:	2300      	movs	r3, #0
 80136b0:	f844 3c04 	str.w	r3, [r4, #-4]
 80136b4:	2501      	movs	r5, #1
 80136b6:	3c04      	subs	r4, #4
 80136b8:	6822      	ldr	r2, [r4, #0]
 80136ba:	f000 000f 	and.w	r0, r0, #15
 80136be:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80136c2:	6020      	str	r0, [r4, #0]
 80136c4:	e7b5      	b.n	8013632 <__hexnan+0x7a>
 80136c6:	2508      	movs	r5, #8
 80136c8:	e7b3      	b.n	8013632 <__hexnan+0x7a>
 80136ca:	9b01      	ldr	r3, [sp, #4]
 80136cc:	2b00      	cmp	r3, #0
 80136ce:	d0dd      	beq.n	801368c <__hexnan+0xd4>
 80136d0:	f1c3 0320 	rsb	r3, r3, #32
 80136d4:	f04f 32ff 	mov.w	r2, #4294967295
 80136d8:	40da      	lsrs	r2, r3
 80136da:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80136de:	4013      	ands	r3, r2
 80136e0:	f846 3c04 	str.w	r3, [r6, #-4]
 80136e4:	e7d2      	b.n	801368c <__hexnan+0xd4>
 80136e6:	3f04      	subs	r7, #4
 80136e8:	e7d0      	b.n	801368c <__hexnan+0xd4>
 80136ea:	2004      	movs	r0, #4
 80136ec:	e7d5      	b.n	801369a <__hexnan+0xe2>

080136ee <__ascii_mbtowc>:
 80136ee:	b082      	sub	sp, #8
 80136f0:	b901      	cbnz	r1, 80136f4 <__ascii_mbtowc+0x6>
 80136f2:	a901      	add	r1, sp, #4
 80136f4:	b142      	cbz	r2, 8013708 <__ascii_mbtowc+0x1a>
 80136f6:	b14b      	cbz	r3, 801370c <__ascii_mbtowc+0x1e>
 80136f8:	7813      	ldrb	r3, [r2, #0]
 80136fa:	600b      	str	r3, [r1, #0]
 80136fc:	7812      	ldrb	r2, [r2, #0]
 80136fe:	1e10      	subs	r0, r2, #0
 8013700:	bf18      	it	ne
 8013702:	2001      	movne	r0, #1
 8013704:	b002      	add	sp, #8
 8013706:	4770      	bx	lr
 8013708:	4610      	mov	r0, r2
 801370a:	e7fb      	b.n	8013704 <__ascii_mbtowc+0x16>
 801370c:	f06f 0001 	mvn.w	r0, #1
 8013710:	e7f8      	b.n	8013704 <__ascii_mbtowc+0x16>

08013712 <_realloc_r>:
 8013712:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013716:	4680      	mov	r8, r0
 8013718:	4615      	mov	r5, r2
 801371a:	460c      	mov	r4, r1
 801371c:	b921      	cbnz	r1, 8013728 <_realloc_r+0x16>
 801371e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013722:	4611      	mov	r1, r2
 8013724:	f7fb bbdc 	b.w	800eee0 <_malloc_r>
 8013728:	b92a      	cbnz	r2, 8013736 <_realloc_r+0x24>
 801372a:	f7fd fb39 	bl	8010da0 <_free_r>
 801372e:	2400      	movs	r4, #0
 8013730:	4620      	mov	r0, r4
 8013732:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013736:	f000 f8b2 	bl	801389e <_malloc_usable_size_r>
 801373a:	4285      	cmp	r5, r0
 801373c:	4606      	mov	r6, r0
 801373e:	d802      	bhi.n	8013746 <_realloc_r+0x34>
 8013740:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8013744:	d8f4      	bhi.n	8013730 <_realloc_r+0x1e>
 8013746:	4629      	mov	r1, r5
 8013748:	4640      	mov	r0, r8
 801374a:	f7fb fbc9 	bl	800eee0 <_malloc_r>
 801374e:	4607      	mov	r7, r0
 8013750:	2800      	cmp	r0, #0
 8013752:	d0ec      	beq.n	801372e <_realloc_r+0x1c>
 8013754:	42b5      	cmp	r5, r6
 8013756:	462a      	mov	r2, r5
 8013758:	4621      	mov	r1, r4
 801375a:	bf28      	it	cs
 801375c:	4632      	movcs	r2, r6
 801375e:	f7fc fcbe 	bl	80100de <memcpy>
 8013762:	4621      	mov	r1, r4
 8013764:	4640      	mov	r0, r8
 8013766:	f7fd fb1b 	bl	8010da0 <_free_r>
 801376a:	463c      	mov	r4, r7
 801376c:	e7e0      	b.n	8013730 <_realloc_r+0x1e>
	...

08013770 <_strtoul_l.constprop.0>:
 8013770:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013774:	4e34      	ldr	r6, [pc, #208]	@ (8013848 <_strtoul_l.constprop.0+0xd8>)
 8013776:	4686      	mov	lr, r0
 8013778:	460d      	mov	r5, r1
 801377a:	4628      	mov	r0, r5
 801377c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013780:	5d37      	ldrb	r7, [r6, r4]
 8013782:	f017 0708 	ands.w	r7, r7, #8
 8013786:	d1f8      	bne.n	801377a <_strtoul_l.constprop.0+0xa>
 8013788:	2c2d      	cmp	r4, #45	@ 0x2d
 801378a:	d12f      	bne.n	80137ec <_strtoul_l.constprop.0+0x7c>
 801378c:	782c      	ldrb	r4, [r5, #0]
 801378e:	2701      	movs	r7, #1
 8013790:	1c85      	adds	r5, r0, #2
 8013792:	f033 0010 	bics.w	r0, r3, #16
 8013796:	d109      	bne.n	80137ac <_strtoul_l.constprop.0+0x3c>
 8013798:	2c30      	cmp	r4, #48	@ 0x30
 801379a:	d12c      	bne.n	80137f6 <_strtoul_l.constprop.0+0x86>
 801379c:	7828      	ldrb	r0, [r5, #0]
 801379e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80137a2:	2858      	cmp	r0, #88	@ 0x58
 80137a4:	d127      	bne.n	80137f6 <_strtoul_l.constprop.0+0x86>
 80137a6:	786c      	ldrb	r4, [r5, #1]
 80137a8:	2310      	movs	r3, #16
 80137aa:	3502      	adds	r5, #2
 80137ac:	f04f 38ff 	mov.w	r8, #4294967295
 80137b0:	2600      	movs	r6, #0
 80137b2:	fbb8 f8f3 	udiv	r8, r8, r3
 80137b6:	fb03 f908 	mul.w	r9, r3, r8
 80137ba:	ea6f 0909 	mvn.w	r9, r9
 80137be:	4630      	mov	r0, r6
 80137c0:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80137c4:	f1bc 0f09 	cmp.w	ip, #9
 80137c8:	d81c      	bhi.n	8013804 <_strtoul_l.constprop.0+0x94>
 80137ca:	4664      	mov	r4, ip
 80137cc:	42a3      	cmp	r3, r4
 80137ce:	dd2a      	ble.n	8013826 <_strtoul_l.constprop.0+0xb6>
 80137d0:	f1b6 3fff 	cmp.w	r6, #4294967295
 80137d4:	d007      	beq.n	80137e6 <_strtoul_l.constprop.0+0x76>
 80137d6:	4580      	cmp	r8, r0
 80137d8:	d322      	bcc.n	8013820 <_strtoul_l.constprop.0+0xb0>
 80137da:	d101      	bne.n	80137e0 <_strtoul_l.constprop.0+0x70>
 80137dc:	45a1      	cmp	r9, r4
 80137de:	db1f      	blt.n	8013820 <_strtoul_l.constprop.0+0xb0>
 80137e0:	fb00 4003 	mla	r0, r0, r3, r4
 80137e4:	2601      	movs	r6, #1
 80137e6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80137ea:	e7e9      	b.n	80137c0 <_strtoul_l.constprop.0+0x50>
 80137ec:	2c2b      	cmp	r4, #43	@ 0x2b
 80137ee:	bf04      	itt	eq
 80137f0:	782c      	ldrbeq	r4, [r5, #0]
 80137f2:	1c85      	addeq	r5, r0, #2
 80137f4:	e7cd      	b.n	8013792 <_strtoul_l.constprop.0+0x22>
 80137f6:	2b00      	cmp	r3, #0
 80137f8:	d1d8      	bne.n	80137ac <_strtoul_l.constprop.0+0x3c>
 80137fa:	2c30      	cmp	r4, #48	@ 0x30
 80137fc:	bf0c      	ite	eq
 80137fe:	2308      	moveq	r3, #8
 8013800:	230a      	movne	r3, #10
 8013802:	e7d3      	b.n	80137ac <_strtoul_l.constprop.0+0x3c>
 8013804:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8013808:	f1bc 0f19 	cmp.w	ip, #25
 801380c:	d801      	bhi.n	8013812 <_strtoul_l.constprop.0+0xa2>
 801380e:	3c37      	subs	r4, #55	@ 0x37
 8013810:	e7dc      	b.n	80137cc <_strtoul_l.constprop.0+0x5c>
 8013812:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8013816:	f1bc 0f19 	cmp.w	ip, #25
 801381a:	d804      	bhi.n	8013826 <_strtoul_l.constprop.0+0xb6>
 801381c:	3c57      	subs	r4, #87	@ 0x57
 801381e:	e7d5      	b.n	80137cc <_strtoul_l.constprop.0+0x5c>
 8013820:	f04f 36ff 	mov.w	r6, #4294967295
 8013824:	e7df      	b.n	80137e6 <_strtoul_l.constprop.0+0x76>
 8013826:	1c73      	adds	r3, r6, #1
 8013828:	d106      	bne.n	8013838 <_strtoul_l.constprop.0+0xc8>
 801382a:	2322      	movs	r3, #34	@ 0x22
 801382c:	f8ce 3000 	str.w	r3, [lr]
 8013830:	4630      	mov	r0, r6
 8013832:	b932      	cbnz	r2, 8013842 <_strtoul_l.constprop.0+0xd2>
 8013834:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013838:	b107      	cbz	r7, 801383c <_strtoul_l.constprop.0+0xcc>
 801383a:	4240      	negs	r0, r0
 801383c:	2a00      	cmp	r2, #0
 801383e:	d0f9      	beq.n	8013834 <_strtoul_l.constprop.0+0xc4>
 8013840:	b106      	cbz	r6, 8013844 <_strtoul_l.constprop.0+0xd4>
 8013842:	1e69      	subs	r1, r5, #1
 8013844:	6011      	str	r1, [r2, #0]
 8013846:	e7f5      	b.n	8013834 <_strtoul_l.constprop.0+0xc4>
 8013848:	08016439 	.word	0x08016439

0801384c <_strtoul_r>:
 801384c:	f7ff bf90 	b.w	8013770 <_strtoul_l.constprop.0>

08013850 <__ascii_wctomb>:
 8013850:	4603      	mov	r3, r0
 8013852:	4608      	mov	r0, r1
 8013854:	b141      	cbz	r1, 8013868 <__ascii_wctomb+0x18>
 8013856:	2aff      	cmp	r2, #255	@ 0xff
 8013858:	d904      	bls.n	8013864 <__ascii_wctomb+0x14>
 801385a:	228a      	movs	r2, #138	@ 0x8a
 801385c:	601a      	str	r2, [r3, #0]
 801385e:	f04f 30ff 	mov.w	r0, #4294967295
 8013862:	4770      	bx	lr
 8013864:	700a      	strb	r2, [r1, #0]
 8013866:	2001      	movs	r0, #1
 8013868:	4770      	bx	lr
	...

0801386c <fiprintf>:
 801386c:	b40e      	push	{r1, r2, r3}
 801386e:	b503      	push	{r0, r1, lr}
 8013870:	4601      	mov	r1, r0
 8013872:	ab03      	add	r3, sp, #12
 8013874:	4805      	ldr	r0, [pc, #20]	@ (801388c <fiprintf+0x20>)
 8013876:	f853 2b04 	ldr.w	r2, [r3], #4
 801387a:	6800      	ldr	r0, [r0, #0]
 801387c:	9301      	str	r3, [sp, #4]
 801387e:	f000 f83f 	bl	8013900 <_vfiprintf_r>
 8013882:	b002      	add	sp, #8
 8013884:	f85d eb04 	ldr.w	lr, [sp], #4
 8013888:	b003      	add	sp, #12
 801388a:	4770      	bx	lr
 801388c:	20000050 	.word	0x20000050

08013890 <abort>:
 8013890:	b508      	push	{r3, lr}
 8013892:	2006      	movs	r0, #6
 8013894:	f000 fa08 	bl	8013ca8 <raise>
 8013898:	2001      	movs	r0, #1
 801389a:	f7f4 f81d 	bl	80078d8 <_exit>

0801389e <_malloc_usable_size_r>:
 801389e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80138a2:	1f18      	subs	r0, r3, #4
 80138a4:	2b00      	cmp	r3, #0
 80138a6:	bfbc      	itt	lt
 80138a8:	580b      	ldrlt	r3, [r1, r0]
 80138aa:	18c0      	addlt	r0, r0, r3
 80138ac:	4770      	bx	lr

080138ae <__sfputc_r>:
 80138ae:	6893      	ldr	r3, [r2, #8]
 80138b0:	3b01      	subs	r3, #1
 80138b2:	2b00      	cmp	r3, #0
 80138b4:	b410      	push	{r4}
 80138b6:	6093      	str	r3, [r2, #8]
 80138b8:	da08      	bge.n	80138cc <__sfputc_r+0x1e>
 80138ba:	6994      	ldr	r4, [r2, #24]
 80138bc:	42a3      	cmp	r3, r4
 80138be:	db01      	blt.n	80138c4 <__sfputc_r+0x16>
 80138c0:	290a      	cmp	r1, #10
 80138c2:	d103      	bne.n	80138cc <__sfputc_r+0x1e>
 80138c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80138c8:	f000 b932 	b.w	8013b30 <__swbuf_r>
 80138cc:	6813      	ldr	r3, [r2, #0]
 80138ce:	1c58      	adds	r0, r3, #1
 80138d0:	6010      	str	r0, [r2, #0]
 80138d2:	7019      	strb	r1, [r3, #0]
 80138d4:	4608      	mov	r0, r1
 80138d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80138da:	4770      	bx	lr

080138dc <__sfputs_r>:
 80138dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80138de:	4606      	mov	r6, r0
 80138e0:	460f      	mov	r7, r1
 80138e2:	4614      	mov	r4, r2
 80138e4:	18d5      	adds	r5, r2, r3
 80138e6:	42ac      	cmp	r4, r5
 80138e8:	d101      	bne.n	80138ee <__sfputs_r+0x12>
 80138ea:	2000      	movs	r0, #0
 80138ec:	e007      	b.n	80138fe <__sfputs_r+0x22>
 80138ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80138f2:	463a      	mov	r2, r7
 80138f4:	4630      	mov	r0, r6
 80138f6:	f7ff ffda 	bl	80138ae <__sfputc_r>
 80138fa:	1c43      	adds	r3, r0, #1
 80138fc:	d1f3      	bne.n	80138e6 <__sfputs_r+0xa>
 80138fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08013900 <_vfiprintf_r>:
 8013900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013904:	460d      	mov	r5, r1
 8013906:	b09d      	sub	sp, #116	@ 0x74
 8013908:	4614      	mov	r4, r2
 801390a:	4698      	mov	r8, r3
 801390c:	4606      	mov	r6, r0
 801390e:	b118      	cbz	r0, 8013918 <_vfiprintf_r+0x18>
 8013910:	6a03      	ldr	r3, [r0, #32]
 8013912:	b90b      	cbnz	r3, 8013918 <_vfiprintf_r+0x18>
 8013914:	f7fc fa68 	bl	800fde8 <__sinit>
 8013918:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801391a:	07d9      	lsls	r1, r3, #31
 801391c:	d405      	bmi.n	801392a <_vfiprintf_r+0x2a>
 801391e:	89ab      	ldrh	r3, [r5, #12]
 8013920:	059a      	lsls	r2, r3, #22
 8013922:	d402      	bmi.n	801392a <_vfiprintf_r+0x2a>
 8013924:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013926:	f7fc fbd8 	bl	80100da <__retarget_lock_acquire_recursive>
 801392a:	89ab      	ldrh	r3, [r5, #12]
 801392c:	071b      	lsls	r3, r3, #28
 801392e:	d501      	bpl.n	8013934 <_vfiprintf_r+0x34>
 8013930:	692b      	ldr	r3, [r5, #16]
 8013932:	b99b      	cbnz	r3, 801395c <_vfiprintf_r+0x5c>
 8013934:	4629      	mov	r1, r5
 8013936:	4630      	mov	r0, r6
 8013938:	f000 f938 	bl	8013bac <__swsetup_r>
 801393c:	b170      	cbz	r0, 801395c <_vfiprintf_r+0x5c>
 801393e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013940:	07dc      	lsls	r4, r3, #31
 8013942:	d504      	bpl.n	801394e <_vfiprintf_r+0x4e>
 8013944:	f04f 30ff 	mov.w	r0, #4294967295
 8013948:	b01d      	add	sp, #116	@ 0x74
 801394a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801394e:	89ab      	ldrh	r3, [r5, #12]
 8013950:	0598      	lsls	r0, r3, #22
 8013952:	d4f7      	bmi.n	8013944 <_vfiprintf_r+0x44>
 8013954:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013956:	f7fc fbc1 	bl	80100dc <__retarget_lock_release_recursive>
 801395a:	e7f3      	b.n	8013944 <_vfiprintf_r+0x44>
 801395c:	2300      	movs	r3, #0
 801395e:	9309      	str	r3, [sp, #36]	@ 0x24
 8013960:	2320      	movs	r3, #32
 8013962:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013966:	f8cd 800c 	str.w	r8, [sp, #12]
 801396a:	2330      	movs	r3, #48	@ 0x30
 801396c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8013b1c <_vfiprintf_r+0x21c>
 8013970:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013974:	f04f 0901 	mov.w	r9, #1
 8013978:	4623      	mov	r3, r4
 801397a:	469a      	mov	sl, r3
 801397c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013980:	b10a      	cbz	r2, 8013986 <_vfiprintf_r+0x86>
 8013982:	2a25      	cmp	r2, #37	@ 0x25
 8013984:	d1f9      	bne.n	801397a <_vfiprintf_r+0x7a>
 8013986:	ebba 0b04 	subs.w	fp, sl, r4
 801398a:	d00b      	beq.n	80139a4 <_vfiprintf_r+0xa4>
 801398c:	465b      	mov	r3, fp
 801398e:	4622      	mov	r2, r4
 8013990:	4629      	mov	r1, r5
 8013992:	4630      	mov	r0, r6
 8013994:	f7ff ffa2 	bl	80138dc <__sfputs_r>
 8013998:	3001      	adds	r0, #1
 801399a:	f000 80a7 	beq.w	8013aec <_vfiprintf_r+0x1ec>
 801399e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80139a0:	445a      	add	r2, fp
 80139a2:	9209      	str	r2, [sp, #36]	@ 0x24
 80139a4:	f89a 3000 	ldrb.w	r3, [sl]
 80139a8:	2b00      	cmp	r3, #0
 80139aa:	f000 809f 	beq.w	8013aec <_vfiprintf_r+0x1ec>
 80139ae:	2300      	movs	r3, #0
 80139b0:	f04f 32ff 	mov.w	r2, #4294967295
 80139b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80139b8:	f10a 0a01 	add.w	sl, sl, #1
 80139bc:	9304      	str	r3, [sp, #16]
 80139be:	9307      	str	r3, [sp, #28]
 80139c0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80139c4:	931a      	str	r3, [sp, #104]	@ 0x68
 80139c6:	4654      	mov	r4, sl
 80139c8:	2205      	movs	r2, #5
 80139ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80139ce:	4853      	ldr	r0, [pc, #332]	@ (8013b1c <_vfiprintf_r+0x21c>)
 80139d0:	f7ec fc1e 	bl	8000210 <memchr>
 80139d4:	9a04      	ldr	r2, [sp, #16]
 80139d6:	b9d8      	cbnz	r0, 8013a10 <_vfiprintf_r+0x110>
 80139d8:	06d1      	lsls	r1, r2, #27
 80139da:	bf44      	itt	mi
 80139dc:	2320      	movmi	r3, #32
 80139de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80139e2:	0713      	lsls	r3, r2, #28
 80139e4:	bf44      	itt	mi
 80139e6:	232b      	movmi	r3, #43	@ 0x2b
 80139e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80139ec:	f89a 3000 	ldrb.w	r3, [sl]
 80139f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80139f2:	d015      	beq.n	8013a20 <_vfiprintf_r+0x120>
 80139f4:	9a07      	ldr	r2, [sp, #28]
 80139f6:	4654      	mov	r4, sl
 80139f8:	2000      	movs	r0, #0
 80139fa:	f04f 0c0a 	mov.w	ip, #10
 80139fe:	4621      	mov	r1, r4
 8013a00:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013a04:	3b30      	subs	r3, #48	@ 0x30
 8013a06:	2b09      	cmp	r3, #9
 8013a08:	d94b      	bls.n	8013aa2 <_vfiprintf_r+0x1a2>
 8013a0a:	b1b0      	cbz	r0, 8013a3a <_vfiprintf_r+0x13a>
 8013a0c:	9207      	str	r2, [sp, #28]
 8013a0e:	e014      	b.n	8013a3a <_vfiprintf_r+0x13a>
 8013a10:	eba0 0308 	sub.w	r3, r0, r8
 8013a14:	fa09 f303 	lsl.w	r3, r9, r3
 8013a18:	4313      	orrs	r3, r2
 8013a1a:	9304      	str	r3, [sp, #16]
 8013a1c:	46a2      	mov	sl, r4
 8013a1e:	e7d2      	b.n	80139c6 <_vfiprintf_r+0xc6>
 8013a20:	9b03      	ldr	r3, [sp, #12]
 8013a22:	1d19      	adds	r1, r3, #4
 8013a24:	681b      	ldr	r3, [r3, #0]
 8013a26:	9103      	str	r1, [sp, #12]
 8013a28:	2b00      	cmp	r3, #0
 8013a2a:	bfbb      	ittet	lt
 8013a2c:	425b      	neglt	r3, r3
 8013a2e:	f042 0202 	orrlt.w	r2, r2, #2
 8013a32:	9307      	strge	r3, [sp, #28]
 8013a34:	9307      	strlt	r3, [sp, #28]
 8013a36:	bfb8      	it	lt
 8013a38:	9204      	strlt	r2, [sp, #16]
 8013a3a:	7823      	ldrb	r3, [r4, #0]
 8013a3c:	2b2e      	cmp	r3, #46	@ 0x2e
 8013a3e:	d10a      	bne.n	8013a56 <_vfiprintf_r+0x156>
 8013a40:	7863      	ldrb	r3, [r4, #1]
 8013a42:	2b2a      	cmp	r3, #42	@ 0x2a
 8013a44:	d132      	bne.n	8013aac <_vfiprintf_r+0x1ac>
 8013a46:	9b03      	ldr	r3, [sp, #12]
 8013a48:	1d1a      	adds	r2, r3, #4
 8013a4a:	681b      	ldr	r3, [r3, #0]
 8013a4c:	9203      	str	r2, [sp, #12]
 8013a4e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013a52:	3402      	adds	r4, #2
 8013a54:	9305      	str	r3, [sp, #20]
 8013a56:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8013b2c <_vfiprintf_r+0x22c>
 8013a5a:	7821      	ldrb	r1, [r4, #0]
 8013a5c:	2203      	movs	r2, #3
 8013a5e:	4650      	mov	r0, sl
 8013a60:	f7ec fbd6 	bl	8000210 <memchr>
 8013a64:	b138      	cbz	r0, 8013a76 <_vfiprintf_r+0x176>
 8013a66:	9b04      	ldr	r3, [sp, #16]
 8013a68:	eba0 000a 	sub.w	r0, r0, sl
 8013a6c:	2240      	movs	r2, #64	@ 0x40
 8013a6e:	4082      	lsls	r2, r0
 8013a70:	4313      	orrs	r3, r2
 8013a72:	3401      	adds	r4, #1
 8013a74:	9304      	str	r3, [sp, #16]
 8013a76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013a7a:	4829      	ldr	r0, [pc, #164]	@ (8013b20 <_vfiprintf_r+0x220>)
 8013a7c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013a80:	2206      	movs	r2, #6
 8013a82:	f7ec fbc5 	bl	8000210 <memchr>
 8013a86:	2800      	cmp	r0, #0
 8013a88:	d03f      	beq.n	8013b0a <_vfiprintf_r+0x20a>
 8013a8a:	4b26      	ldr	r3, [pc, #152]	@ (8013b24 <_vfiprintf_r+0x224>)
 8013a8c:	bb1b      	cbnz	r3, 8013ad6 <_vfiprintf_r+0x1d6>
 8013a8e:	9b03      	ldr	r3, [sp, #12]
 8013a90:	3307      	adds	r3, #7
 8013a92:	f023 0307 	bic.w	r3, r3, #7
 8013a96:	3308      	adds	r3, #8
 8013a98:	9303      	str	r3, [sp, #12]
 8013a9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013a9c:	443b      	add	r3, r7
 8013a9e:	9309      	str	r3, [sp, #36]	@ 0x24
 8013aa0:	e76a      	b.n	8013978 <_vfiprintf_r+0x78>
 8013aa2:	fb0c 3202 	mla	r2, ip, r2, r3
 8013aa6:	460c      	mov	r4, r1
 8013aa8:	2001      	movs	r0, #1
 8013aaa:	e7a8      	b.n	80139fe <_vfiprintf_r+0xfe>
 8013aac:	2300      	movs	r3, #0
 8013aae:	3401      	adds	r4, #1
 8013ab0:	9305      	str	r3, [sp, #20]
 8013ab2:	4619      	mov	r1, r3
 8013ab4:	f04f 0c0a 	mov.w	ip, #10
 8013ab8:	4620      	mov	r0, r4
 8013aba:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013abe:	3a30      	subs	r2, #48	@ 0x30
 8013ac0:	2a09      	cmp	r2, #9
 8013ac2:	d903      	bls.n	8013acc <_vfiprintf_r+0x1cc>
 8013ac4:	2b00      	cmp	r3, #0
 8013ac6:	d0c6      	beq.n	8013a56 <_vfiprintf_r+0x156>
 8013ac8:	9105      	str	r1, [sp, #20]
 8013aca:	e7c4      	b.n	8013a56 <_vfiprintf_r+0x156>
 8013acc:	fb0c 2101 	mla	r1, ip, r1, r2
 8013ad0:	4604      	mov	r4, r0
 8013ad2:	2301      	movs	r3, #1
 8013ad4:	e7f0      	b.n	8013ab8 <_vfiprintf_r+0x1b8>
 8013ad6:	ab03      	add	r3, sp, #12
 8013ad8:	9300      	str	r3, [sp, #0]
 8013ada:	462a      	mov	r2, r5
 8013adc:	4b12      	ldr	r3, [pc, #72]	@ (8013b28 <_vfiprintf_r+0x228>)
 8013ade:	a904      	add	r1, sp, #16
 8013ae0:	4630      	mov	r0, r6
 8013ae2:	f7fb fb29 	bl	800f138 <_printf_float>
 8013ae6:	4607      	mov	r7, r0
 8013ae8:	1c78      	adds	r0, r7, #1
 8013aea:	d1d6      	bne.n	8013a9a <_vfiprintf_r+0x19a>
 8013aec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013aee:	07d9      	lsls	r1, r3, #31
 8013af0:	d405      	bmi.n	8013afe <_vfiprintf_r+0x1fe>
 8013af2:	89ab      	ldrh	r3, [r5, #12]
 8013af4:	059a      	lsls	r2, r3, #22
 8013af6:	d402      	bmi.n	8013afe <_vfiprintf_r+0x1fe>
 8013af8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013afa:	f7fc faef 	bl	80100dc <__retarget_lock_release_recursive>
 8013afe:	89ab      	ldrh	r3, [r5, #12]
 8013b00:	065b      	lsls	r3, r3, #25
 8013b02:	f53f af1f 	bmi.w	8013944 <_vfiprintf_r+0x44>
 8013b06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013b08:	e71e      	b.n	8013948 <_vfiprintf_r+0x48>
 8013b0a:	ab03      	add	r3, sp, #12
 8013b0c:	9300      	str	r3, [sp, #0]
 8013b0e:	462a      	mov	r2, r5
 8013b10:	4b05      	ldr	r3, [pc, #20]	@ (8013b28 <_vfiprintf_r+0x228>)
 8013b12:	a904      	add	r1, sp, #16
 8013b14:	4630      	mov	r0, r6
 8013b16:	f7fb fda7 	bl	800f668 <_printf_i>
 8013b1a:	e7e4      	b.n	8013ae6 <_vfiprintf_r+0x1e6>
 8013b1c:	08016539 	.word	0x08016539
 8013b20:	08016543 	.word	0x08016543
 8013b24:	0800f139 	.word	0x0800f139
 8013b28:	080138dd 	.word	0x080138dd
 8013b2c:	0801653f 	.word	0x0801653f

08013b30 <__swbuf_r>:
 8013b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013b32:	460e      	mov	r6, r1
 8013b34:	4614      	mov	r4, r2
 8013b36:	4605      	mov	r5, r0
 8013b38:	b118      	cbz	r0, 8013b42 <__swbuf_r+0x12>
 8013b3a:	6a03      	ldr	r3, [r0, #32]
 8013b3c:	b90b      	cbnz	r3, 8013b42 <__swbuf_r+0x12>
 8013b3e:	f7fc f953 	bl	800fde8 <__sinit>
 8013b42:	69a3      	ldr	r3, [r4, #24]
 8013b44:	60a3      	str	r3, [r4, #8]
 8013b46:	89a3      	ldrh	r3, [r4, #12]
 8013b48:	071a      	lsls	r2, r3, #28
 8013b4a:	d501      	bpl.n	8013b50 <__swbuf_r+0x20>
 8013b4c:	6923      	ldr	r3, [r4, #16]
 8013b4e:	b943      	cbnz	r3, 8013b62 <__swbuf_r+0x32>
 8013b50:	4621      	mov	r1, r4
 8013b52:	4628      	mov	r0, r5
 8013b54:	f000 f82a 	bl	8013bac <__swsetup_r>
 8013b58:	b118      	cbz	r0, 8013b62 <__swbuf_r+0x32>
 8013b5a:	f04f 37ff 	mov.w	r7, #4294967295
 8013b5e:	4638      	mov	r0, r7
 8013b60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013b62:	6823      	ldr	r3, [r4, #0]
 8013b64:	6922      	ldr	r2, [r4, #16]
 8013b66:	1a98      	subs	r0, r3, r2
 8013b68:	6963      	ldr	r3, [r4, #20]
 8013b6a:	b2f6      	uxtb	r6, r6
 8013b6c:	4283      	cmp	r3, r0
 8013b6e:	4637      	mov	r7, r6
 8013b70:	dc05      	bgt.n	8013b7e <__swbuf_r+0x4e>
 8013b72:	4621      	mov	r1, r4
 8013b74:	4628      	mov	r0, r5
 8013b76:	f7ff f993 	bl	8012ea0 <_fflush_r>
 8013b7a:	2800      	cmp	r0, #0
 8013b7c:	d1ed      	bne.n	8013b5a <__swbuf_r+0x2a>
 8013b7e:	68a3      	ldr	r3, [r4, #8]
 8013b80:	3b01      	subs	r3, #1
 8013b82:	60a3      	str	r3, [r4, #8]
 8013b84:	6823      	ldr	r3, [r4, #0]
 8013b86:	1c5a      	adds	r2, r3, #1
 8013b88:	6022      	str	r2, [r4, #0]
 8013b8a:	701e      	strb	r6, [r3, #0]
 8013b8c:	6962      	ldr	r2, [r4, #20]
 8013b8e:	1c43      	adds	r3, r0, #1
 8013b90:	429a      	cmp	r2, r3
 8013b92:	d004      	beq.n	8013b9e <__swbuf_r+0x6e>
 8013b94:	89a3      	ldrh	r3, [r4, #12]
 8013b96:	07db      	lsls	r3, r3, #31
 8013b98:	d5e1      	bpl.n	8013b5e <__swbuf_r+0x2e>
 8013b9a:	2e0a      	cmp	r6, #10
 8013b9c:	d1df      	bne.n	8013b5e <__swbuf_r+0x2e>
 8013b9e:	4621      	mov	r1, r4
 8013ba0:	4628      	mov	r0, r5
 8013ba2:	f7ff f97d 	bl	8012ea0 <_fflush_r>
 8013ba6:	2800      	cmp	r0, #0
 8013ba8:	d0d9      	beq.n	8013b5e <__swbuf_r+0x2e>
 8013baa:	e7d6      	b.n	8013b5a <__swbuf_r+0x2a>

08013bac <__swsetup_r>:
 8013bac:	b538      	push	{r3, r4, r5, lr}
 8013bae:	4b29      	ldr	r3, [pc, #164]	@ (8013c54 <__swsetup_r+0xa8>)
 8013bb0:	4605      	mov	r5, r0
 8013bb2:	6818      	ldr	r0, [r3, #0]
 8013bb4:	460c      	mov	r4, r1
 8013bb6:	b118      	cbz	r0, 8013bc0 <__swsetup_r+0x14>
 8013bb8:	6a03      	ldr	r3, [r0, #32]
 8013bba:	b90b      	cbnz	r3, 8013bc0 <__swsetup_r+0x14>
 8013bbc:	f7fc f914 	bl	800fde8 <__sinit>
 8013bc0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013bc4:	0719      	lsls	r1, r3, #28
 8013bc6:	d422      	bmi.n	8013c0e <__swsetup_r+0x62>
 8013bc8:	06da      	lsls	r2, r3, #27
 8013bca:	d407      	bmi.n	8013bdc <__swsetup_r+0x30>
 8013bcc:	2209      	movs	r2, #9
 8013bce:	602a      	str	r2, [r5, #0]
 8013bd0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013bd4:	81a3      	strh	r3, [r4, #12]
 8013bd6:	f04f 30ff 	mov.w	r0, #4294967295
 8013bda:	e033      	b.n	8013c44 <__swsetup_r+0x98>
 8013bdc:	0758      	lsls	r0, r3, #29
 8013bde:	d512      	bpl.n	8013c06 <__swsetup_r+0x5a>
 8013be0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013be2:	b141      	cbz	r1, 8013bf6 <__swsetup_r+0x4a>
 8013be4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013be8:	4299      	cmp	r1, r3
 8013bea:	d002      	beq.n	8013bf2 <__swsetup_r+0x46>
 8013bec:	4628      	mov	r0, r5
 8013bee:	f7fd f8d7 	bl	8010da0 <_free_r>
 8013bf2:	2300      	movs	r3, #0
 8013bf4:	6363      	str	r3, [r4, #52]	@ 0x34
 8013bf6:	89a3      	ldrh	r3, [r4, #12]
 8013bf8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8013bfc:	81a3      	strh	r3, [r4, #12]
 8013bfe:	2300      	movs	r3, #0
 8013c00:	6063      	str	r3, [r4, #4]
 8013c02:	6923      	ldr	r3, [r4, #16]
 8013c04:	6023      	str	r3, [r4, #0]
 8013c06:	89a3      	ldrh	r3, [r4, #12]
 8013c08:	f043 0308 	orr.w	r3, r3, #8
 8013c0c:	81a3      	strh	r3, [r4, #12]
 8013c0e:	6923      	ldr	r3, [r4, #16]
 8013c10:	b94b      	cbnz	r3, 8013c26 <__swsetup_r+0x7a>
 8013c12:	89a3      	ldrh	r3, [r4, #12]
 8013c14:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8013c18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013c1c:	d003      	beq.n	8013c26 <__swsetup_r+0x7a>
 8013c1e:	4621      	mov	r1, r4
 8013c20:	4628      	mov	r0, r5
 8013c22:	f000 f883 	bl	8013d2c <__smakebuf_r>
 8013c26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013c2a:	f013 0201 	ands.w	r2, r3, #1
 8013c2e:	d00a      	beq.n	8013c46 <__swsetup_r+0x9a>
 8013c30:	2200      	movs	r2, #0
 8013c32:	60a2      	str	r2, [r4, #8]
 8013c34:	6962      	ldr	r2, [r4, #20]
 8013c36:	4252      	negs	r2, r2
 8013c38:	61a2      	str	r2, [r4, #24]
 8013c3a:	6922      	ldr	r2, [r4, #16]
 8013c3c:	b942      	cbnz	r2, 8013c50 <__swsetup_r+0xa4>
 8013c3e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8013c42:	d1c5      	bne.n	8013bd0 <__swsetup_r+0x24>
 8013c44:	bd38      	pop	{r3, r4, r5, pc}
 8013c46:	0799      	lsls	r1, r3, #30
 8013c48:	bf58      	it	pl
 8013c4a:	6962      	ldrpl	r2, [r4, #20]
 8013c4c:	60a2      	str	r2, [r4, #8]
 8013c4e:	e7f4      	b.n	8013c3a <__swsetup_r+0x8e>
 8013c50:	2000      	movs	r0, #0
 8013c52:	e7f7      	b.n	8013c44 <__swsetup_r+0x98>
 8013c54:	20000050 	.word	0x20000050

08013c58 <_raise_r>:
 8013c58:	291f      	cmp	r1, #31
 8013c5a:	b538      	push	{r3, r4, r5, lr}
 8013c5c:	4605      	mov	r5, r0
 8013c5e:	460c      	mov	r4, r1
 8013c60:	d904      	bls.n	8013c6c <_raise_r+0x14>
 8013c62:	2316      	movs	r3, #22
 8013c64:	6003      	str	r3, [r0, #0]
 8013c66:	f04f 30ff 	mov.w	r0, #4294967295
 8013c6a:	bd38      	pop	{r3, r4, r5, pc}
 8013c6c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8013c6e:	b112      	cbz	r2, 8013c76 <_raise_r+0x1e>
 8013c70:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013c74:	b94b      	cbnz	r3, 8013c8a <_raise_r+0x32>
 8013c76:	4628      	mov	r0, r5
 8013c78:	f000 f830 	bl	8013cdc <_getpid_r>
 8013c7c:	4622      	mov	r2, r4
 8013c7e:	4601      	mov	r1, r0
 8013c80:	4628      	mov	r0, r5
 8013c82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013c86:	f000 b817 	b.w	8013cb8 <_kill_r>
 8013c8a:	2b01      	cmp	r3, #1
 8013c8c:	d00a      	beq.n	8013ca4 <_raise_r+0x4c>
 8013c8e:	1c59      	adds	r1, r3, #1
 8013c90:	d103      	bne.n	8013c9a <_raise_r+0x42>
 8013c92:	2316      	movs	r3, #22
 8013c94:	6003      	str	r3, [r0, #0]
 8013c96:	2001      	movs	r0, #1
 8013c98:	e7e7      	b.n	8013c6a <_raise_r+0x12>
 8013c9a:	2100      	movs	r1, #0
 8013c9c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8013ca0:	4620      	mov	r0, r4
 8013ca2:	4798      	blx	r3
 8013ca4:	2000      	movs	r0, #0
 8013ca6:	e7e0      	b.n	8013c6a <_raise_r+0x12>

08013ca8 <raise>:
 8013ca8:	4b02      	ldr	r3, [pc, #8]	@ (8013cb4 <raise+0xc>)
 8013caa:	4601      	mov	r1, r0
 8013cac:	6818      	ldr	r0, [r3, #0]
 8013cae:	f7ff bfd3 	b.w	8013c58 <_raise_r>
 8013cb2:	bf00      	nop
 8013cb4:	20000050 	.word	0x20000050

08013cb8 <_kill_r>:
 8013cb8:	b538      	push	{r3, r4, r5, lr}
 8013cba:	4d07      	ldr	r5, [pc, #28]	@ (8013cd8 <_kill_r+0x20>)
 8013cbc:	2300      	movs	r3, #0
 8013cbe:	4604      	mov	r4, r0
 8013cc0:	4608      	mov	r0, r1
 8013cc2:	4611      	mov	r1, r2
 8013cc4:	602b      	str	r3, [r5, #0]
 8013cc6:	f7f3 fdf7 	bl	80078b8 <_kill>
 8013cca:	1c43      	adds	r3, r0, #1
 8013ccc:	d102      	bne.n	8013cd4 <_kill_r+0x1c>
 8013cce:	682b      	ldr	r3, [r5, #0]
 8013cd0:	b103      	cbz	r3, 8013cd4 <_kill_r+0x1c>
 8013cd2:	6023      	str	r3, [r4, #0]
 8013cd4:	bd38      	pop	{r3, r4, r5, pc}
 8013cd6:	bf00      	nop
 8013cd8:	200018f4 	.word	0x200018f4

08013cdc <_getpid_r>:
 8013cdc:	f7f3 bde4 	b.w	80078a8 <_getpid>

08013ce0 <__swhatbuf_r>:
 8013ce0:	b570      	push	{r4, r5, r6, lr}
 8013ce2:	460c      	mov	r4, r1
 8013ce4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013ce8:	2900      	cmp	r1, #0
 8013cea:	b096      	sub	sp, #88	@ 0x58
 8013cec:	4615      	mov	r5, r2
 8013cee:	461e      	mov	r6, r3
 8013cf0:	da0d      	bge.n	8013d0e <__swhatbuf_r+0x2e>
 8013cf2:	89a3      	ldrh	r3, [r4, #12]
 8013cf4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8013cf8:	f04f 0100 	mov.w	r1, #0
 8013cfc:	bf14      	ite	ne
 8013cfe:	2340      	movne	r3, #64	@ 0x40
 8013d00:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013d04:	2000      	movs	r0, #0
 8013d06:	6031      	str	r1, [r6, #0]
 8013d08:	602b      	str	r3, [r5, #0]
 8013d0a:	b016      	add	sp, #88	@ 0x58
 8013d0c:	bd70      	pop	{r4, r5, r6, pc}
 8013d0e:	466a      	mov	r2, sp
 8013d10:	f000 f848 	bl	8013da4 <_fstat_r>
 8013d14:	2800      	cmp	r0, #0
 8013d16:	dbec      	blt.n	8013cf2 <__swhatbuf_r+0x12>
 8013d18:	9901      	ldr	r1, [sp, #4]
 8013d1a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8013d1e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8013d22:	4259      	negs	r1, r3
 8013d24:	4159      	adcs	r1, r3
 8013d26:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013d2a:	e7eb      	b.n	8013d04 <__swhatbuf_r+0x24>

08013d2c <__smakebuf_r>:
 8013d2c:	898b      	ldrh	r3, [r1, #12]
 8013d2e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013d30:	079d      	lsls	r5, r3, #30
 8013d32:	4606      	mov	r6, r0
 8013d34:	460c      	mov	r4, r1
 8013d36:	d507      	bpl.n	8013d48 <__smakebuf_r+0x1c>
 8013d38:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8013d3c:	6023      	str	r3, [r4, #0]
 8013d3e:	6123      	str	r3, [r4, #16]
 8013d40:	2301      	movs	r3, #1
 8013d42:	6163      	str	r3, [r4, #20]
 8013d44:	b003      	add	sp, #12
 8013d46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013d48:	ab01      	add	r3, sp, #4
 8013d4a:	466a      	mov	r2, sp
 8013d4c:	f7ff ffc8 	bl	8013ce0 <__swhatbuf_r>
 8013d50:	9f00      	ldr	r7, [sp, #0]
 8013d52:	4605      	mov	r5, r0
 8013d54:	4639      	mov	r1, r7
 8013d56:	4630      	mov	r0, r6
 8013d58:	f7fb f8c2 	bl	800eee0 <_malloc_r>
 8013d5c:	b948      	cbnz	r0, 8013d72 <__smakebuf_r+0x46>
 8013d5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013d62:	059a      	lsls	r2, r3, #22
 8013d64:	d4ee      	bmi.n	8013d44 <__smakebuf_r+0x18>
 8013d66:	f023 0303 	bic.w	r3, r3, #3
 8013d6a:	f043 0302 	orr.w	r3, r3, #2
 8013d6e:	81a3      	strh	r3, [r4, #12]
 8013d70:	e7e2      	b.n	8013d38 <__smakebuf_r+0xc>
 8013d72:	89a3      	ldrh	r3, [r4, #12]
 8013d74:	6020      	str	r0, [r4, #0]
 8013d76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013d7a:	81a3      	strh	r3, [r4, #12]
 8013d7c:	9b01      	ldr	r3, [sp, #4]
 8013d7e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8013d82:	b15b      	cbz	r3, 8013d9c <__smakebuf_r+0x70>
 8013d84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013d88:	4630      	mov	r0, r6
 8013d8a:	f000 f81d 	bl	8013dc8 <_isatty_r>
 8013d8e:	b128      	cbz	r0, 8013d9c <__smakebuf_r+0x70>
 8013d90:	89a3      	ldrh	r3, [r4, #12]
 8013d92:	f023 0303 	bic.w	r3, r3, #3
 8013d96:	f043 0301 	orr.w	r3, r3, #1
 8013d9a:	81a3      	strh	r3, [r4, #12]
 8013d9c:	89a3      	ldrh	r3, [r4, #12]
 8013d9e:	431d      	orrs	r5, r3
 8013da0:	81a5      	strh	r5, [r4, #12]
 8013da2:	e7cf      	b.n	8013d44 <__smakebuf_r+0x18>

08013da4 <_fstat_r>:
 8013da4:	b538      	push	{r3, r4, r5, lr}
 8013da6:	4d07      	ldr	r5, [pc, #28]	@ (8013dc4 <_fstat_r+0x20>)
 8013da8:	2300      	movs	r3, #0
 8013daa:	4604      	mov	r4, r0
 8013dac:	4608      	mov	r0, r1
 8013dae:	4611      	mov	r1, r2
 8013db0:	602b      	str	r3, [r5, #0]
 8013db2:	f7f3 fde1 	bl	8007978 <_fstat>
 8013db6:	1c43      	adds	r3, r0, #1
 8013db8:	d102      	bne.n	8013dc0 <_fstat_r+0x1c>
 8013dba:	682b      	ldr	r3, [r5, #0]
 8013dbc:	b103      	cbz	r3, 8013dc0 <_fstat_r+0x1c>
 8013dbe:	6023      	str	r3, [r4, #0]
 8013dc0:	bd38      	pop	{r3, r4, r5, pc}
 8013dc2:	bf00      	nop
 8013dc4:	200018f4 	.word	0x200018f4

08013dc8 <_isatty_r>:
 8013dc8:	b538      	push	{r3, r4, r5, lr}
 8013dca:	4d06      	ldr	r5, [pc, #24]	@ (8013de4 <_isatty_r+0x1c>)
 8013dcc:	2300      	movs	r3, #0
 8013dce:	4604      	mov	r4, r0
 8013dd0:	4608      	mov	r0, r1
 8013dd2:	602b      	str	r3, [r5, #0]
 8013dd4:	f7f3 fde0 	bl	8007998 <_isatty>
 8013dd8:	1c43      	adds	r3, r0, #1
 8013dda:	d102      	bne.n	8013de2 <_isatty_r+0x1a>
 8013ddc:	682b      	ldr	r3, [r5, #0]
 8013dde:	b103      	cbz	r3, 8013de2 <_isatty_r+0x1a>
 8013de0:	6023      	str	r3, [r4, #0]
 8013de2:	bd38      	pop	{r3, r4, r5, pc}
 8013de4:	200018f4 	.word	0x200018f4

08013de8 <pow>:
 8013de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013dea:	ed2d 8b02 	vpush	{d8}
 8013dee:	eeb0 8a40 	vmov.f32	s16, s0
 8013df2:	eef0 8a60 	vmov.f32	s17, s1
 8013df6:	ec55 4b11 	vmov	r4, r5, d1
 8013dfa:	f000 fc75 	bl	80146e8 <__ieee754_pow>
 8013dfe:	4622      	mov	r2, r4
 8013e00:	462b      	mov	r3, r5
 8013e02:	4620      	mov	r0, r4
 8013e04:	4629      	mov	r1, r5
 8013e06:	ec57 6b10 	vmov	r6, r7, d0
 8013e0a:	f7ec feaf 	bl	8000b6c <__aeabi_dcmpun>
 8013e0e:	2800      	cmp	r0, #0
 8013e10:	d13b      	bne.n	8013e8a <pow+0xa2>
 8013e12:	ec51 0b18 	vmov	r0, r1, d8
 8013e16:	2200      	movs	r2, #0
 8013e18:	2300      	movs	r3, #0
 8013e1a:	f7ec fe75 	bl	8000b08 <__aeabi_dcmpeq>
 8013e1e:	b1b8      	cbz	r0, 8013e50 <pow+0x68>
 8013e20:	2200      	movs	r2, #0
 8013e22:	2300      	movs	r3, #0
 8013e24:	4620      	mov	r0, r4
 8013e26:	4629      	mov	r1, r5
 8013e28:	f7ec fe6e 	bl	8000b08 <__aeabi_dcmpeq>
 8013e2c:	2800      	cmp	r0, #0
 8013e2e:	d146      	bne.n	8013ebe <pow+0xd6>
 8013e30:	ec45 4b10 	vmov	d0, r4, r5
 8013e34:	f000 f919 	bl	801406a <finite>
 8013e38:	b338      	cbz	r0, 8013e8a <pow+0xa2>
 8013e3a:	2200      	movs	r2, #0
 8013e3c:	2300      	movs	r3, #0
 8013e3e:	4620      	mov	r0, r4
 8013e40:	4629      	mov	r1, r5
 8013e42:	f7ec fe6b 	bl	8000b1c <__aeabi_dcmplt>
 8013e46:	b300      	cbz	r0, 8013e8a <pow+0xa2>
 8013e48:	f7fc f91c 	bl	8010084 <__errno>
 8013e4c:	2322      	movs	r3, #34	@ 0x22
 8013e4e:	e01b      	b.n	8013e88 <pow+0xa0>
 8013e50:	ec47 6b10 	vmov	d0, r6, r7
 8013e54:	f000 f909 	bl	801406a <finite>
 8013e58:	b9e0      	cbnz	r0, 8013e94 <pow+0xac>
 8013e5a:	eeb0 0a48 	vmov.f32	s0, s16
 8013e5e:	eef0 0a68 	vmov.f32	s1, s17
 8013e62:	f000 f902 	bl	801406a <finite>
 8013e66:	b1a8      	cbz	r0, 8013e94 <pow+0xac>
 8013e68:	ec45 4b10 	vmov	d0, r4, r5
 8013e6c:	f000 f8fd 	bl	801406a <finite>
 8013e70:	b180      	cbz	r0, 8013e94 <pow+0xac>
 8013e72:	4632      	mov	r2, r6
 8013e74:	463b      	mov	r3, r7
 8013e76:	4630      	mov	r0, r6
 8013e78:	4639      	mov	r1, r7
 8013e7a:	f7ec fe77 	bl	8000b6c <__aeabi_dcmpun>
 8013e7e:	2800      	cmp	r0, #0
 8013e80:	d0e2      	beq.n	8013e48 <pow+0x60>
 8013e82:	f7fc f8ff 	bl	8010084 <__errno>
 8013e86:	2321      	movs	r3, #33	@ 0x21
 8013e88:	6003      	str	r3, [r0, #0]
 8013e8a:	ecbd 8b02 	vpop	{d8}
 8013e8e:	ec47 6b10 	vmov	d0, r6, r7
 8013e92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013e94:	2200      	movs	r2, #0
 8013e96:	2300      	movs	r3, #0
 8013e98:	4630      	mov	r0, r6
 8013e9a:	4639      	mov	r1, r7
 8013e9c:	f7ec fe34 	bl	8000b08 <__aeabi_dcmpeq>
 8013ea0:	2800      	cmp	r0, #0
 8013ea2:	d0f2      	beq.n	8013e8a <pow+0xa2>
 8013ea4:	eeb0 0a48 	vmov.f32	s0, s16
 8013ea8:	eef0 0a68 	vmov.f32	s1, s17
 8013eac:	f000 f8dd 	bl	801406a <finite>
 8013eb0:	2800      	cmp	r0, #0
 8013eb2:	d0ea      	beq.n	8013e8a <pow+0xa2>
 8013eb4:	ec45 4b10 	vmov	d0, r4, r5
 8013eb8:	f000 f8d7 	bl	801406a <finite>
 8013ebc:	e7c3      	b.n	8013e46 <pow+0x5e>
 8013ebe:	4f01      	ldr	r7, [pc, #4]	@ (8013ec4 <pow+0xdc>)
 8013ec0:	2600      	movs	r6, #0
 8013ec2:	e7e2      	b.n	8013e8a <pow+0xa2>
 8013ec4:	3ff00000 	.word	0x3ff00000

08013ec8 <sqrt>:
 8013ec8:	b538      	push	{r3, r4, r5, lr}
 8013eca:	ed2d 8b02 	vpush	{d8}
 8013ece:	ec55 4b10 	vmov	r4, r5, d0
 8013ed2:	f000 f92b 	bl	801412c <__ieee754_sqrt>
 8013ed6:	4622      	mov	r2, r4
 8013ed8:	462b      	mov	r3, r5
 8013eda:	4620      	mov	r0, r4
 8013edc:	4629      	mov	r1, r5
 8013ede:	eeb0 8a40 	vmov.f32	s16, s0
 8013ee2:	eef0 8a60 	vmov.f32	s17, s1
 8013ee6:	f7ec fe41 	bl	8000b6c <__aeabi_dcmpun>
 8013eea:	b990      	cbnz	r0, 8013f12 <sqrt+0x4a>
 8013eec:	2200      	movs	r2, #0
 8013eee:	2300      	movs	r3, #0
 8013ef0:	4620      	mov	r0, r4
 8013ef2:	4629      	mov	r1, r5
 8013ef4:	f7ec fe12 	bl	8000b1c <__aeabi_dcmplt>
 8013ef8:	b158      	cbz	r0, 8013f12 <sqrt+0x4a>
 8013efa:	f7fc f8c3 	bl	8010084 <__errno>
 8013efe:	2321      	movs	r3, #33	@ 0x21
 8013f00:	6003      	str	r3, [r0, #0]
 8013f02:	2200      	movs	r2, #0
 8013f04:	2300      	movs	r3, #0
 8013f06:	4610      	mov	r0, r2
 8013f08:	4619      	mov	r1, r3
 8013f0a:	f7ec fcbf 	bl	800088c <__aeabi_ddiv>
 8013f0e:	ec41 0b18 	vmov	d8, r0, r1
 8013f12:	eeb0 0a48 	vmov.f32	s0, s16
 8013f16:	eef0 0a68 	vmov.f32	s1, s17
 8013f1a:	ecbd 8b02 	vpop	{d8}
 8013f1e:	bd38      	pop	{r3, r4, r5, pc}

08013f20 <cos>:
 8013f20:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013f22:	ec53 2b10 	vmov	r2, r3, d0
 8013f26:	4826      	ldr	r0, [pc, #152]	@ (8013fc0 <cos+0xa0>)
 8013f28:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8013f2c:	4281      	cmp	r1, r0
 8013f2e:	d806      	bhi.n	8013f3e <cos+0x1e>
 8013f30:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8013fb8 <cos+0x98>
 8013f34:	b005      	add	sp, #20
 8013f36:	f85d eb04 	ldr.w	lr, [sp], #4
 8013f3a:	f000 ba51 	b.w	80143e0 <__kernel_cos>
 8013f3e:	4821      	ldr	r0, [pc, #132]	@ (8013fc4 <cos+0xa4>)
 8013f40:	4281      	cmp	r1, r0
 8013f42:	d908      	bls.n	8013f56 <cos+0x36>
 8013f44:	4610      	mov	r0, r2
 8013f46:	4619      	mov	r1, r3
 8013f48:	f7ec f9be 	bl	80002c8 <__aeabi_dsub>
 8013f4c:	ec41 0b10 	vmov	d0, r0, r1
 8013f50:	b005      	add	sp, #20
 8013f52:	f85d fb04 	ldr.w	pc, [sp], #4
 8013f56:	4668      	mov	r0, sp
 8013f58:	f001 f90a 	bl	8015170 <__ieee754_rem_pio2>
 8013f5c:	f000 0003 	and.w	r0, r0, #3
 8013f60:	2801      	cmp	r0, #1
 8013f62:	d00b      	beq.n	8013f7c <cos+0x5c>
 8013f64:	2802      	cmp	r0, #2
 8013f66:	d015      	beq.n	8013f94 <cos+0x74>
 8013f68:	b9d8      	cbnz	r0, 8013fa2 <cos+0x82>
 8013f6a:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013f6e:	ed9d 0b00 	vldr	d0, [sp]
 8013f72:	f000 fa35 	bl	80143e0 <__kernel_cos>
 8013f76:	ec51 0b10 	vmov	r0, r1, d0
 8013f7a:	e7e7      	b.n	8013f4c <cos+0x2c>
 8013f7c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013f80:	ed9d 0b00 	vldr	d0, [sp]
 8013f84:	f000 faf4 	bl	8014570 <__kernel_sin>
 8013f88:	ec53 2b10 	vmov	r2, r3, d0
 8013f8c:	4610      	mov	r0, r2
 8013f8e:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8013f92:	e7db      	b.n	8013f4c <cos+0x2c>
 8013f94:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013f98:	ed9d 0b00 	vldr	d0, [sp]
 8013f9c:	f000 fa20 	bl	80143e0 <__kernel_cos>
 8013fa0:	e7f2      	b.n	8013f88 <cos+0x68>
 8013fa2:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013fa6:	ed9d 0b00 	vldr	d0, [sp]
 8013faa:	2001      	movs	r0, #1
 8013fac:	f000 fae0 	bl	8014570 <__kernel_sin>
 8013fb0:	e7e1      	b.n	8013f76 <cos+0x56>
 8013fb2:	bf00      	nop
 8013fb4:	f3af 8000 	nop.w
	...
 8013fc0:	3fe921fb 	.word	0x3fe921fb
 8013fc4:	7fefffff 	.word	0x7fefffff

08013fc8 <acosf>:
 8013fc8:	b508      	push	{r3, lr}
 8013fca:	ed2d 8b02 	vpush	{d8}
 8013fce:	eeb0 8a40 	vmov.f32	s16, s0
 8013fd2:	f001 fad1 	bl	8015578 <__ieee754_acosf>
 8013fd6:	eeb4 8a48 	vcmp.f32	s16, s16
 8013fda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013fde:	eef0 8a40 	vmov.f32	s17, s0
 8013fe2:	d615      	bvs.n	8014010 <acosf+0x48>
 8013fe4:	eeb0 0a48 	vmov.f32	s0, s16
 8013fe8:	f000 f838 	bl	801405c <fabsf>
 8013fec:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8013ff0:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8013ff4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013ff8:	dd0a      	ble.n	8014010 <acosf+0x48>
 8013ffa:	f7fc f843 	bl	8010084 <__errno>
 8013ffe:	ecbd 8b02 	vpop	{d8}
 8014002:	2321      	movs	r3, #33	@ 0x21
 8014004:	6003      	str	r3, [r0, #0]
 8014006:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 801400a:	4804      	ldr	r0, [pc, #16]	@ (801401c <acosf+0x54>)
 801400c:	f7fc b876 	b.w	80100fc <nanf>
 8014010:	eeb0 0a68 	vmov.f32	s0, s17
 8014014:	ecbd 8b02 	vpop	{d8}
 8014018:	bd08      	pop	{r3, pc}
 801401a:	bf00      	nop
 801401c:	080165a8 	.word	0x080165a8

08014020 <sqrtf>:
 8014020:	b508      	push	{r3, lr}
 8014022:	ed2d 8b02 	vpush	{d8}
 8014026:	eeb0 8a40 	vmov.f32	s16, s0
 801402a:	f000 f959 	bl	80142e0 <__ieee754_sqrtf>
 801402e:	eeb4 8a48 	vcmp.f32	s16, s16
 8014032:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014036:	d60c      	bvs.n	8014052 <sqrtf+0x32>
 8014038:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8014058 <sqrtf+0x38>
 801403c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8014040:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014044:	d505      	bpl.n	8014052 <sqrtf+0x32>
 8014046:	f7fc f81d 	bl	8010084 <__errno>
 801404a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 801404e:	2321      	movs	r3, #33	@ 0x21
 8014050:	6003      	str	r3, [r0, #0]
 8014052:	ecbd 8b02 	vpop	{d8}
 8014056:	bd08      	pop	{r3, pc}
 8014058:	00000000 	.word	0x00000000

0801405c <fabsf>:
 801405c:	ee10 3a10 	vmov	r3, s0
 8014060:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8014064:	ee00 3a10 	vmov	s0, r3
 8014068:	4770      	bx	lr

0801406a <finite>:
 801406a:	b082      	sub	sp, #8
 801406c:	ed8d 0b00 	vstr	d0, [sp]
 8014070:	9801      	ldr	r0, [sp, #4]
 8014072:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8014076:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 801407a:	0fc0      	lsrs	r0, r0, #31
 801407c:	b002      	add	sp, #8
 801407e:	4770      	bx	lr

08014080 <fmaxf>:
 8014080:	b508      	push	{r3, lr}
 8014082:	ed2d 8b02 	vpush	{d8}
 8014086:	eeb0 8a40 	vmov.f32	s16, s0
 801408a:	eef0 8a60 	vmov.f32	s17, s1
 801408e:	f000 f831 	bl	80140f4 <__fpclassifyf>
 8014092:	b930      	cbnz	r0, 80140a2 <fmaxf+0x22>
 8014094:	eeb0 8a68 	vmov.f32	s16, s17
 8014098:	eeb0 0a48 	vmov.f32	s0, s16
 801409c:	ecbd 8b02 	vpop	{d8}
 80140a0:	bd08      	pop	{r3, pc}
 80140a2:	eeb0 0a68 	vmov.f32	s0, s17
 80140a6:	f000 f825 	bl	80140f4 <__fpclassifyf>
 80140aa:	2800      	cmp	r0, #0
 80140ac:	d0f4      	beq.n	8014098 <fmaxf+0x18>
 80140ae:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80140b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80140b6:	dded      	ble.n	8014094 <fmaxf+0x14>
 80140b8:	e7ee      	b.n	8014098 <fmaxf+0x18>

080140ba <fminf>:
 80140ba:	b508      	push	{r3, lr}
 80140bc:	ed2d 8b02 	vpush	{d8}
 80140c0:	eeb0 8a40 	vmov.f32	s16, s0
 80140c4:	eef0 8a60 	vmov.f32	s17, s1
 80140c8:	f000 f814 	bl	80140f4 <__fpclassifyf>
 80140cc:	b930      	cbnz	r0, 80140dc <fminf+0x22>
 80140ce:	eeb0 8a68 	vmov.f32	s16, s17
 80140d2:	eeb0 0a48 	vmov.f32	s0, s16
 80140d6:	ecbd 8b02 	vpop	{d8}
 80140da:	bd08      	pop	{r3, pc}
 80140dc:	eeb0 0a68 	vmov.f32	s0, s17
 80140e0:	f000 f808 	bl	80140f4 <__fpclassifyf>
 80140e4:	2800      	cmp	r0, #0
 80140e6:	d0f4      	beq.n	80140d2 <fminf+0x18>
 80140e8:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80140ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80140f0:	d5ed      	bpl.n	80140ce <fminf+0x14>
 80140f2:	e7ee      	b.n	80140d2 <fminf+0x18>

080140f4 <__fpclassifyf>:
 80140f4:	ee10 3a10 	vmov	r3, s0
 80140f8:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 80140fc:	d00d      	beq.n	801411a <__fpclassifyf+0x26>
 80140fe:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 8014102:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 8014106:	d30a      	bcc.n	801411e <__fpclassifyf+0x2a>
 8014108:	4b07      	ldr	r3, [pc, #28]	@ (8014128 <__fpclassifyf+0x34>)
 801410a:	1e42      	subs	r2, r0, #1
 801410c:	429a      	cmp	r2, r3
 801410e:	d908      	bls.n	8014122 <__fpclassifyf+0x2e>
 8014110:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 8014114:	4258      	negs	r0, r3
 8014116:	4158      	adcs	r0, r3
 8014118:	4770      	bx	lr
 801411a:	2002      	movs	r0, #2
 801411c:	4770      	bx	lr
 801411e:	2004      	movs	r0, #4
 8014120:	4770      	bx	lr
 8014122:	2003      	movs	r0, #3
 8014124:	4770      	bx	lr
 8014126:	bf00      	nop
 8014128:	007ffffe 	.word	0x007ffffe

0801412c <__ieee754_sqrt>:
 801412c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014130:	4a68      	ldr	r2, [pc, #416]	@ (80142d4 <__ieee754_sqrt+0x1a8>)
 8014132:	ec55 4b10 	vmov	r4, r5, d0
 8014136:	43aa      	bics	r2, r5
 8014138:	462b      	mov	r3, r5
 801413a:	4621      	mov	r1, r4
 801413c:	d110      	bne.n	8014160 <__ieee754_sqrt+0x34>
 801413e:	4622      	mov	r2, r4
 8014140:	4620      	mov	r0, r4
 8014142:	4629      	mov	r1, r5
 8014144:	f7ec fa78 	bl	8000638 <__aeabi_dmul>
 8014148:	4602      	mov	r2, r0
 801414a:	460b      	mov	r3, r1
 801414c:	4620      	mov	r0, r4
 801414e:	4629      	mov	r1, r5
 8014150:	f7ec f8bc 	bl	80002cc <__adddf3>
 8014154:	4604      	mov	r4, r0
 8014156:	460d      	mov	r5, r1
 8014158:	ec45 4b10 	vmov	d0, r4, r5
 801415c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014160:	2d00      	cmp	r5, #0
 8014162:	dc0e      	bgt.n	8014182 <__ieee754_sqrt+0x56>
 8014164:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8014168:	4322      	orrs	r2, r4
 801416a:	d0f5      	beq.n	8014158 <__ieee754_sqrt+0x2c>
 801416c:	b19d      	cbz	r5, 8014196 <__ieee754_sqrt+0x6a>
 801416e:	4622      	mov	r2, r4
 8014170:	4620      	mov	r0, r4
 8014172:	4629      	mov	r1, r5
 8014174:	f7ec f8a8 	bl	80002c8 <__aeabi_dsub>
 8014178:	4602      	mov	r2, r0
 801417a:	460b      	mov	r3, r1
 801417c:	f7ec fb86 	bl	800088c <__aeabi_ddiv>
 8014180:	e7e8      	b.n	8014154 <__ieee754_sqrt+0x28>
 8014182:	152a      	asrs	r2, r5, #20
 8014184:	d115      	bne.n	80141b2 <__ieee754_sqrt+0x86>
 8014186:	2000      	movs	r0, #0
 8014188:	e009      	b.n	801419e <__ieee754_sqrt+0x72>
 801418a:	0acb      	lsrs	r3, r1, #11
 801418c:	3a15      	subs	r2, #21
 801418e:	0549      	lsls	r1, r1, #21
 8014190:	2b00      	cmp	r3, #0
 8014192:	d0fa      	beq.n	801418a <__ieee754_sqrt+0x5e>
 8014194:	e7f7      	b.n	8014186 <__ieee754_sqrt+0x5a>
 8014196:	462a      	mov	r2, r5
 8014198:	e7fa      	b.n	8014190 <__ieee754_sqrt+0x64>
 801419a:	005b      	lsls	r3, r3, #1
 801419c:	3001      	adds	r0, #1
 801419e:	02dc      	lsls	r4, r3, #11
 80141a0:	d5fb      	bpl.n	801419a <__ieee754_sqrt+0x6e>
 80141a2:	1e44      	subs	r4, r0, #1
 80141a4:	1b12      	subs	r2, r2, r4
 80141a6:	f1c0 0420 	rsb	r4, r0, #32
 80141aa:	fa21 f404 	lsr.w	r4, r1, r4
 80141ae:	4323      	orrs	r3, r4
 80141b0:	4081      	lsls	r1, r0
 80141b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80141b6:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 80141ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80141be:	07d2      	lsls	r2, r2, #31
 80141c0:	bf5c      	itt	pl
 80141c2:	005b      	lslpl	r3, r3, #1
 80141c4:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 80141c8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80141cc:	bf58      	it	pl
 80141ce:	0049      	lslpl	r1, r1, #1
 80141d0:	2600      	movs	r6, #0
 80141d2:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 80141d6:	106d      	asrs	r5, r5, #1
 80141d8:	0049      	lsls	r1, r1, #1
 80141da:	2016      	movs	r0, #22
 80141dc:	4632      	mov	r2, r6
 80141de:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 80141e2:	1917      	adds	r7, r2, r4
 80141e4:	429f      	cmp	r7, r3
 80141e6:	bfde      	ittt	le
 80141e8:	193a      	addle	r2, r7, r4
 80141ea:	1bdb      	suble	r3, r3, r7
 80141ec:	1936      	addle	r6, r6, r4
 80141ee:	0fcf      	lsrs	r7, r1, #31
 80141f0:	3801      	subs	r0, #1
 80141f2:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 80141f6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80141fa:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80141fe:	d1f0      	bne.n	80141e2 <__ieee754_sqrt+0xb6>
 8014200:	4604      	mov	r4, r0
 8014202:	2720      	movs	r7, #32
 8014204:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8014208:	429a      	cmp	r2, r3
 801420a:	eb00 0e0c 	add.w	lr, r0, ip
 801420e:	db02      	blt.n	8014216 <__ieee754_sqrt+0xea>
 8014210:	d113      	bne.n	801423a <__ieee754_sqrt+0x10e>
 8014212:	458e      	cmp	lr, r1
 8014214:	d811      	bhi.n	801423a <__ieee754_sqrt+0x10e>
 8014216:	f1be 0f00 	cmp.w	lr, #0
 801421a:	eb0e 000c 	add.w	r0, lr, ip
 801421e:	da42      	bge.n	80142a6 <__ieee754_sqrt+0x17a>
 8014220:	2800      	cmp	r0, #0
 8014222:	db40      	blt.n	80142a6 <__ieee754_sqrt+0x17a>
 8014224:	f102 0801 	add.w	r8, r2, #1
 8014228:	1a9b      	subs	r3, r3, r2
 801422a:	458e      	cmp	lr, r1
 801422c:	bf88      	it	hi
 801422e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8014232:	eba1 010e 	sub.w	r1, r1, lr
 8014236:	4464      	add	r4, ip
 8014238:	4642      	mov	r2, r8
 801423a:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 801423e:	3f01      	subs	r7, #1
 8014240:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8014244:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8014248:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 801424c:	d1dc      	bne.n	8014208 <__ieee754_sqrt+0xdc>
 801424e:	4319      	orrs	r1, r3
 8014250:	d01b      	beq.n	801428a <__ieee754_sqrt+0x15e>
 8014252:	f8df a084 	ldr.w	sl, [pc, #132]	@ 80142d8 <__ieee754_sqrt+0x1ac>
 8014256:	f8df b084 	ldr.w	fp, [pc, #132]	@ 80142dc <__ieee754_sqrt+0x1b0>
 801425a:	e9da 0100 	ldrd	r0, r1, [sl]
 801425e:	e9db 2300 	ldrd	r2, r3, [fp]
 8014262:	f7ec f831 	bl	80002c8 <__aeabi_dsub>
 8014266:	e9da 8900 	ldrd	r8, r9, [sl]
 801426a:	4602      	mov	r2, r0
 801426c:	460b      	mov	r3, r1
 801426e:	4640      	mov	r0, r8
 8014270:	4649      	mov	r1, r9
 8014272:	f7ec fc5d 	bl	8000b30 <__aeabi_dcmple>
 8014276:	b140      	cbz	r0, 801428a <__ieee754_sqrt+0x15e>
 8014278:	f1b4 3fff 	cmp.w	r4, #4294967295
 801427c:	e9da 0100 	ldrd	r0, r1, [sl]
 8014280:	e9db 2300 	ldrd	r2, r3, [fp]
 8014284:	d111      	bne.n	80142aa <__ieee754_sqrt+0x17e>
 8014286:	3601      	adds	r6, #1
 8014288:	463c      	mov	r4, r7
 801428a:	1072      	asrs	r2, r6, #1
 801428c:	0863      	lsrs	r3, r4, #1
 801428e:	07f1      	lsls	r1, r6, #31
 8014290:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8014294:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8014298:	bf48      	it	mi
 801429a:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 801429e:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 80142a2:	4618      	mov	r0, r3
 80142a4:	e756      	b.n	8014154 <__ieee754_sqrt+0x28>
 80142a6:	4690      	mov	r8, r2
 80142a8:	e7be      	b.n	8014228 <__ieee754_sqrt+0xfc>
 80142aa:	f7ec f80f 	bl	80002cc <__adddf3>
 80142ae:	e9da 8900 	ldrd	r8, r9, [sl]
 80142b2:	4602      	mov	r2, r0
 80142b4:	460b      	mov	r3, r1
 80142b6:	4640      	mov	r0, r8
 80142b8:	4649      	mov	r1, r9
 80142ba:	f7ec fc2f 	bl	8000b1c <__aeabi_dcmplt>
 80142be:	b120      	cbz	r0, 80142ca <__ieee754_sqrt+0x19e>
 80142c0:	1ca0      	adds	r0, r4, #2
 80142c2:	bf08      	it	eq
 80142c4:	3601      	addeq	r6, #1
 80142c6:	3402      	adds	r4, #2
 80142c8:	e7df      	b.n	801428a <__ieee754_sqrt+0x15e>
 80142ca:	1c63      	adds	r3, r4, #1
 80142cc:	f023 0401 	bic.w	r4, r3, #1
 80142d0:	e7db      	b.n	801428a <__ieee754_sqrt+0x15e>
 80142d2:	bf00      	nop
 80142d4:	7ff00000 	.word	0x7ff00000
 80142d8:	20000218 	.word	0x20000218
 80142dc:	20000210 	.word	0x20000210

080142e0 <__ieee754_sqrtf>:
 80142e0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80142e4:	4770      	bx	lr
	...

080142e8 <floor>:
 80142e8:	ec51 0b10 	vmov	r0, r1, d0
 80142ec:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80142f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80142f4:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 80142f8:	2e13      	cmp	r6, #19
 80142fa:	460c      	mov	r4, r1
 80142fc:	4605      	mov	r5, r0
 80142fe:	4680      	mov	r8, r0
 8014300:	dc34      	bgt.n	801436c <floor+0x84>
 8014302:	2e00      	cmp	r6, #0
 8014304:	da17      	bge.n	8014336 <floor+0x4e>
 8014306:	a332      	add	r3, pc, #200	@ (adr r3, 80143d0 <floor+0xe8>)
 8014308:	e9d3 2300 	ldrd	r2, r3, [r3]
 801430c:	f7eb ffde 	bl	80002cc <__adddf3>
 8014310:	2200      	movs	r2, #0
 8014312:	2300      	movs	r3, #0
 8014314:	f7ec fc20 	bl	8000b58 <__aeabi_dcmpgt>
 8014318:	b150      	cbz	r0, 8014330 <floor+0x48>
 801431a:	2c00      	cmp	r4, #0
 801431c:	da55      	bge.n	80143ca <floor+0xe2>
 801431e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8014322:	432c      	orrs	r4, r5
 8014324:	2500      	movs	r5, #0
 8014326:	42ac      	cmp	r4, r5
 8014328:	4c2b      	ldr	r4, [pc, #172]	@ (80143d8 <floor+0xf0>)
 801432a:	bf08      	it	eq
 801432c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8014330:	4621      	mov	r1, r4
 8014332:	4628      	mov	r0, r5
 8014334:	e023      	b.n	801437e <floor+0x96>
 8014336:	4f29      	ldr	r7, [pc, #164]	@ (80143dc <floor+0xf4>)
 8014338:	4137      	asrs	r7, r6
 801433a:	ea01 0307 	and.w	r3, r1, r7
 801433e:	4303      	orrs	r3, r0
 8014340:	d01d      	beq.n	801437e <floor+0x96>
 8014342:	a323      	add	r3, pc, #140	@ (adr r3, 80143d0 <floor+0xe8>)
 8014344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014348:	f7eb ffc0 	bl	80002cc <__adddf3>
 801434c:	2200      	movs	r2, #0
 801434e:	2300      	movs	r3, #0
 8014350:	f7ec fc02 	bl	8000b58 <__aeabi_dcmpgt>
 8014354:	2800      	cmp	r0, #0
 8014356:	d0eb      	beq.n	8014330 <floor+0x48>
 8014358:	2c00      	cmp	r4, #0
 801435a:	bfbe      	ittt	lt
 801435c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8014360:	4133      	asrlt	r3, r6
 8014362:	18e4      	addlt	r4, r4, r3
 8014364:	ea24 0407 	bic.w	r4, r4, r7
 8014368:	2500      	movs	r5, #0
 801436a:	e7e1      	b.n	8014330 <floor+0x48>
 801436c:	2e33      	cmp	r6, #51	@ 0x33
 801436e:	dd0a      	ble.n	8014386 <floor+0x9e>
 8014370:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8014374:	d103      	bne.n	801437e <floor+0x96>
 8014376:	4602      	mov	r2, r0
 8014378:	460b      	mov	r3, r1
 801437a:	f7eb ffa7 	bl	80002cc <__adddf3>
 801437e:	ec41 0b10 	vmov	d0, r0, r1
 8014382:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014386:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 801438a:	f04f 37ff 	mov.w	r7, #4294967295
 801438e:	40df      	lsrs	r7, r3
 8014390:	4207      	tst	r7, r0
 8014392:	d0f4      	beq.n	801437e <floor+0x96>
 8014394:	a30e      	add	r3, pc, #56	@ (adr r3, 80143d0 <floor+0xe8>)
 8014396:	e9d3 2300 	ldrd	r2, r3, [r3]
 801439a:	f7eb ff97 	bl	80002cc <__adddf3>
 801439e:	2200      	movs	r2, #0
 80143a0:	2300      	movs	r3, #0
 80143a2:	f7ec fbd9 	bl	8000b58 <__aeabi_dcmpgt>
 80143a6:	2800      	cmp	r0, #0
 80143a8:	d0c2      	beq.n	8014330 <floor+0x48>
 80143aa:	2c00      	cmp	r4, #0
 80143ac:	da0a      	bge.n	80143c4 <floor+0xdc>
 80143ae:	2e14      	cmp	r6, #20
 80143b0:	d101      	bne.n	80143b6 <floor+0xce>
 80143b2:	3401      	adds	r4, #1
 80143b4:	e006      	b.n	80143c4 <floor+0xdc>
 80143b6:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 80143ba:	2301      	movs	r3, #1
 80143bc:	40b3      	lsls	r3, r6
 80143be:	441d      	add	r5, r3
 80143c0:	4545      	cmp	r5, r8
 80143c2:	d3f6      	bcc.n	80143b2 <floor+0xca>
 80143c4:	ea25 0507 	bic.w	r5, r5, r7
 80143c8:	e7b2      	b.n	8014330 <floor+0x48>
 80143ca:	2500      	movs	r5, #0
 80143cc:	462c      	mov	r4, r5
 80143ce:	e7af      	b.n	8014330 <floor+0x48>
 80143d0:	8800759c 	.word	0x8800759c
 80143d4:	7e37e43c 	.word	0x7e37e43c
 80143d8:	bff00000 	.word	0xbff00000
 80143dc:	000fffff 	.word	0x000fffff

080143e0 <__kernel_cos>:
 80143e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80143e4:	ec57 6b10 	vmov	r6, r7, d0
 80143e8:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80143ec:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 80143f0:	ed8d 1b00 	vstr	d1, [sp]
 80143f4:	d206      	bcs.n	8014404 <__kernel_cos+0x24>
 80143f6:	4630      	mov	r0, r6
 80143f8:	4639      	mov	r1, r7
 80143fa:	f7ec fbcd 	bl	8000b98 <__aeabi_d2iz>
 80143fe:	2800      	cmp	r0, #0
 8014400:	f000 8088 	beq.w	8014514 <__kernel_cos+0x134>
 8014404:	4632      	mov	r2, r6
 8014406:	463b      	mov	r3, r7
 8014408:	4630      	mov	r0, r6
 801440a:	4639      	mov	r1, r7
 801440c:	f7ec f914 	bl	8000638 <__aeabi_dmul>
 8014410:	4b51      	ldr	r3, [pc, #324]	@ (8014558 <__kernel_cos+0x178>)
 8014412:	2200      	movs	r2, #0
 8014414:	4604      	mov	r4, r0
 8014416:	460d      	mov	r5, r1
 8014418:	f7ec f90e 	bl	8000638 <__aeabi_dmul>
 801441c:	a340      	add	r3, pc, #256	@ (adr r3, 8014520 <__kernel_cos+0x140>)
 801441e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014422:	4682      	mov	sl, r0
 8014424:	468b      	mov	fp, r1
 8014426:	4620      	mov	r0, r4
 8014428:	4629      	mov	r1, r5
 801442a:	f7ec f905 	bl	8000638 <__aeabi_dmul>
 801442e:	a33e      	add	r3, pc, #248	@ (adr r3, 8014528 <__kernel_cos+0x148>)
 8014430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014434:	f7eb ff4a 	bl	80002cc <__adddf3>
 8014438:	4622      	mov	r2, r4
 801443a:	462b      	mov	r3, r5
 801443c:	f7ec f8fc 	bl	8000638 <__aeabi_dmul>
 8014440:	a33b      	add	r3, pc, #236	@ (adr r3, 8014530 <__kernel_cos+0x150>)
 8014442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014446:	f7eb ff3f 	bl	80002c8 <__aeabi_dsub>
 801444a:	4622      	mov	r2, r4
 801444c:	462b      	mov	r3, r5
 801444e:	f7ec f8f3 	bl	8000638 <__aeabi_dmul>
 8014452:	a339      	add	r3, pc, #228	@ (adr r3, 8014538 <__kernel_cos+0x158>)
 8014454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014458:	f7eb ff38 	bl	80002cc <__adddf3>
 801445c:	4622      	mov	r2, r4
 801445e:	462b      	mov	r3, r5
 8014460:	f7ec f8ea 	bl	8000638 <__aeabi_dmul>
 8014464:	a336      	add	r3, pc, #216	@ (adr r3, 8014540 <__kernel_cos+0x160>)
 8014466:	e9d3 2300 	ldrd	r2, r3, [r3]
 801446a:	f7eb ff2d 	bl	80002c8 <__aeabi_dsub>
 801446e:	4622      	mov	r2, r4
 8014470:	462b      	mov	r3, r5
 8014472:	f7ec f8e1 	bl	8000638 <__aeabi_dmul>
 8014476:	a334      	add	r3, pc, #208	@ (adr r3, 8014548 <__kernel_cos+0x168>)
 8014478:	e9d3 2300 	ldrd	r2, r3, [r3]
 801447c:	f7eb ff26 	bl	80002cc <__adddf3>
 8014480:	4622      	mov	r2, r4
 8014482:	462b      	mov	r3, r5
 8014484:	f7ec f8d8 	bl	8000638 <__aeabi_dmul>
 8014488:	4622      	mov	r2, r4
 801448a:	462b      	mov	r3, r5
 801448c:	f7ec f8d4 	bl	8000638 <__aeabi_dmul>
 8014490:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014494:	4604      	mov	r4, r0
 8014496:	460d      	mov	r5, r1
 8014498:	4630      	mov	r0, r6
 801449a:	4639      	mov	r1, r7
 801449c:	f7ec f8cc 	bl	8000638 <__aeabi_dmul>
 80144a0:	460b      	mov	r3, r1
 80144a2:	4602      	mov	r2, r0
 80144a4:	4629      	mov	r1, r5
 80144a6:	4620      	mov	r0, r4
 80144a8:	f7eb ff0e 	bl	80002c8 <__aeabi_dsub>
 80144ac:	4b2b      	ldr	r3, [pc, #172]	@ (801455c <__kernel_cos+0x17c>)
 80144ae:	4598      	cmp	r8, r3
 80144b0:	4606      	mov	r6, r0
 80144b2:	460f      	mov	r7, r1
 80144b4:	d810      	bhi.n	80144d8 <__kernel_cos+0xf8>
 80144b6:	4602      	mov	r2, r0
 80144b8:	460b      	mov	r3, r1
 80144ba:	4650      	mov	r0, sl
 80144bc:	4659      	mov	r1, fp
 80144be:	f7eb ff03 	bl	80002c8 <__aeabi_dsub>
 80144c2:	460b      	mov	r3, r1
 80144c4:	4926      	ldr	r1, [pc, #152]	@ (8014560 <__kernel_cos+0x180>)
 80144c6:	4602      	mov	r2, r0
 80144c8:	2000      	movs	r0, #0
 80144ca:	f7eb fefd 	bl	80002c8 <__aeabi_dsub>
 80144ce:	ec41 0b10 	vmov	d0, r0, r1
 80144d2:	b003      	add	sp, #12
 80144d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80144d8:	4b22      	ldr	r3, [pc, #136]	@ (8014564 <__kernel_cos+0x184>)
 80144da:	4921      	ldr	r1, [pc, #132]	@ (8014560 <__kernel_cos+0x180>)
 80144dc:	4598      	cmp	r8, r3
 80144de:	bf8c      	ite	hi
 80144e0:	4d21      	ldrhi	r5, [pc, #132]	@ (8014568 <__kernel_cos+0x188>)
 80144e2:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 80144e6:	2400      	movs	r4, #0
 80144e8:	4622      	mov	r2, r4
 80144ea:	462b      	mov	r3, r5
 80144ec:	2000      	movs	r0, #0
 80144ee:	f7eb feeb 	bl	80002c8 <__aeabi_dsub>
 80144f2:	4622      	mov	r2, r4
 80144f4:	4680      	mov	r8, r0
 80144f6:	4689      	mov	r9, r1
 80144f8:	462b      	mov	r3, r5
 80144fa:	4650      	mov	r0, sl
 80144fc:	4659      	mov	r1, fp
 80144fe:	f7eb fee3 	bl	80002c8 <__aeabi_dsub>
 8014502:	4632      	mov	r2, r6
 8014504:	463b      	mov	r3, r7
 8014506:	f7eb fedf 	bl	80002c8 <__aeabi_dsub>
 801450a:	4602      	mov	r2, r0
 801450c:	460b      	mov	r3, r1
 801450e:	4640      	mov	r0, r8
 8014510:	4649      	mov	r1, r9
 8014512:	e7da      	b.n	80144ca <__kernel_cos+0xea>
 8014514:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8014550 <__kernel_cos+0x170>
 8014518:	e7db      	b.n	80144d2 <__kernel_cos+0xf2>
 801451a:	bf00      	nop
 801451c:	f3af 8000 	nop.w
 8014520:	be8838d4 	.word	0xbe8838d4
 8014524:	bda8fae9 	.word	0xbda8fae9
 8014528:	bdb4b1c4 	.word	0xbdb4b1c4
 801452c:	3e21ee9e 	.word	0x3e21ee9e
 8014530:	809c52ad 	.word	0x809c52ad
 8014534:	3e927e4f 	.word	0x3e927e4f
 8014538:	19cb1590 	.word	0x19cb1590
 801453c:	3efa01a0 	.word	0x3efa01a0
 8014540:	16c15177 	.word	0x16c15177
 8014544:	3f56c16c 	.word	0x3f56c16c
 8014548:	5555554c 	.word	0x5555554c
 801454c:	3fa55555 	.word	0x3fa55555
 8014550:	00000000 	.word	0x00000000
 8014554:	3ff00000 	.word	0x3ff00000
 8014558:	3fe00000 	.word	0x3fe00000
 801455c:	3fd33332 	.word	0x3fd33332
 8014560:	3ff00000 	.word	0x3ff00000
 8014564:	3fe90000 	.word	0x3fe90000
 8014568:	3fd20000 	.word	0x3fd20000
 801456c:	00000000 	.word	0x00000000

08014570 <__kernel_sin>:
 8014570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014574:	ec55 4b10 	vmov	r4, r5, d0
 8014578:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801457c:	b085      	sub	sp, #20
 801457e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8014582:	ed8d 1b02 	vstr	d1, [sp, #8]
 8014586:	4680      	mov	r8, r0
 8014588:	d205      	bcs.n	8014596 <__kernel_sin+0x26>
 801458a:	4620      	mov	r0, r4
 801458c:	4629      	mov	r1, r5
 801458e:	f7ec fb03 	bl	8000b98 <__aeabi_d2iz>
 8014592:	2800      	cmp	r0, #0
 8014594:	d052      	beq.n	801463c <__kernel_sin+0xcc>
 8014596:	4622      	mov	r2, r4
 8014598:	462b      	mov	r3, r5
 801459a:	4620      	mov	r0, r4
 801459c:	4629      	mov	r1, r5
 801459e:	f7ec f84b 	bl	8000638 <__aeabi_dmul>
 80145a2:	4682      	mov	sl, r0
 80145a4:	468b      	mov	fp, r1
 80145a6:	4602      	mov	r2, r0
 80145a8:	460b      	mov	r3, r1
 80145aa:	4620      	mov	r0, r4
 80145ac:	4629      	mov	r1, r5
 80145ae:	f7ec f843 	bl	8000638 <__aeabi_dmul>
 80145b2:	a342      	add	r3, pc, #264	@ (adr r3, 80146bc <__kernel_sin+0x14c>)
 80145b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145b8:	e9cd 0100 	strd	r0, r1, [sp]
 80145bc:	4650      	mov	r0, sl
 80145be:	4659      	mov	r1, fp
 80145c0:	f7ec f83a 	bl	8000638 <__aeabi_dmul>
 80145c4:	a33f      	add	r3, pc, #252	@ (adr r3, 80146c4 <__kernel_sin+0x154>)
 80145c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145ca:	f7eb fe7d 	bl	80002c8 <__aeabi_dsub>
 80145ce:	4652      	mov	r2, sl
 80145d0:	465b      	mov	r3, fp
 80145d2:	f7ec f831 	bl	8000638 <__aeabi_dmul>
 80145d6:	a33d      	add	r3, pc, #244	@ (adr r3, 80146cc <__kernel_sin+0x15c>)
 80145d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145dc:	f7eb fe76 	bl	80002cc <__adddf3>
 80145e0:	4652      	mov	r2, sl
 80145e2:	465b      	mov	r3, fp
 80145e4:	f7ec f828 	bl	8000638 <__aeabi_dmul>
 80145e8:	a33a      	add	r3, pc, #232	@ (adr r3, 80146d4 <__kernel_sin+0x164>)
 80145ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145ee:	f7eb fe6b 	bl	80002c8 <__aeabi_dsub>
 80145f2:	4652      	mov	r2, sl
 80145f4:	465b      	mov	r3, fp
 80145f6:	f7ec f81f 	bl	8000638 <__aeabi_dmul>
 80145fa:	a338      	add	r3, pc, #224	@ (adr r3, 80146dc <__kernel_sin+0x16c>)
 80145fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014600:	f7eb fe64 	bl	80002cc <__adddf3>
 8014604:	4606      	mov	r6, r0
 8014606:	460f      	mov	r7, r1
 8014608:	f1b8 0f00 	cmp.w	r8, #0
 801460c:	d11b      	bne.n	8014646 <__kernel_sin+0xd6>
 801460e:	4602      	mov	r2, r0
 8014610:	460b      	mov	r3, r1
 8014612:	4650      	mov	r0, sl
 8014614:	4659      	mov	r1, fp
 8014616:	f7ec f80f 	bl	8000638 <__aeabi_dmul>
 801461a:	a325      	add	r3, pc, #148	@ (adr r3, 80146b0 <__kernel_sin+0x140>)
 801461c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014620:	f7eb fe52 	bl	80002c8 <__aeabi_dsub>
 8014624:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014628:	f7ec f806 	bl	8000638 <__aeabi_dmul>
 801462c:	4602      	mov	r2, r0
 801462e:	460b      	mov	r3, r1
 8014630:	4620      	mov	r0, r4
 8014632:	4629      	mov	r1, r5
 8014634:	f7eb fe4a 	bl	80002cc <__adddf3>
 8014638:	4604      	mov	r4, r0
 801463a:	460d      	mov	r5, r1
 801463c:	ec45 4b10 	vmov	d0, r4, r5
 8014640:	b005      	add	sp, #20
 8014642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014646:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801464a:	4b1b      	ldr	r3, [pc, #108]	@ (80146b8 <__kernel_sin+0x148>)
 801464c:	2200      	movs	r2, #0
 801464e:	f7eb fff3 	bl	8000638 <__aeabi_dmul>
 8014652:	4632      	mov	r2, r6
 8014654:	4680      	mov	r8, r0
 8014656:	4689      	mov	r9, r1
 8014658:	463b      	mov	r3, r7
 801465a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801465e:	f7eb ffeb 	bl	8000638 <__aeabi_dmul>
 8014662:	4602      	mov	r2, r0
 8014664:	460b      	mov	r3, r1
 8014666:	4640      	mov	r0, r8
 8014668:	4649      	mov	r1, r9
 801466a:	f7eb fe2d 	bl	80002c8 <__aeabi_dsub>
 801466e:	4652      	mov	r2, sl
 8014670:	465b      	mov	r3, fp
 8014672:	f7eb ffe1 	bl	8000638 <__aeabi_dmul>
 8014676:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801467a:	f7eb fe25 	bl	80002c8 <__aeabi_dsub>
 801467e:	a30c      	add	r3, pc, #48	@ (adr r3, 80146b0 <__kernel_sin+0x140>)
 8014680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014684:	4606      	mov	r6, r0
 8014686:	460f      	mov	r7, r1
 8014688:	e9dd 0100 	ldrd	r0, r1, [sp]
 801468c:	f7eb ffd4 	bl	8000638 <__aeabi_dmul>
 8014690:	4602      	mov	r2, r0
 8014692:	460b      	mov	r3, r1
 8014694:	4630      	mov	r0, r6
 8014696:	4639      	mov	r1, r7
 8014698:	f7eb fe18 	bl	80002cc <__adddf3>
 801469c:	4602      	mov	r2, r0
 801469e:	460b      	mov	r3, r1
 80146a0:	4620      	mov	r0, r4
 80146a2:	4629      	mov	r1, r5
 80146a4:	f7eb fe10 	bl	80002c8 <__aeabi_dsub>
 80146a8:	e7c6      	b.n	8014638 <__kernel_sin+0xc8>
 80146aa:	bf00      	nop
 80146ac:	f3af 8000 	nop.w
 80146b0:	55555549 	.word	0x55555549
 80146b4:	3fc55555 	.word	0x3fc55555
 80146b8:	3fe00000 	.word	0x3fe00000
 80146bc:	5acfd57c 	.word	0x5acfd57c
 80146c0:	3de5d93a 	.word	0x3de5d93a
 80146c4:	8a2b9ceb 	.word	0x8a2b9ceb
 80146c8:	3e5ae5e6 	.word	0x3e5ae5e6
 80146cc:	57b1fe7d 	.word	0x57b1fe7d
 80146d0:	3ec71de3 	.word	0x3ec71de3
 80146d4:	19c161d5 	.word	0x19c161d5
 80146d8:	3f2a01a0 	.word	0x3f2a01a0
 80146dc:	1110f8a6 	.word	0x1110f8a6
 80146e0:	3f811111 	.word	0x3f811111
 80146e4:	00000000 	.word	0x00000000

080146e8 <__ieee754_pow>:
 80146e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80146ec:	b091      	sub	sp, #68	@ 0x44
 80146ee:	ed8d 1b00 	vstr	d1, [sp]
 80146f2:	e9dd 1900 	ldrd	r1, r9, [sp]
 80146f6:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 80146fa:	ea5a 0001 	orrs.w	r0, sl, r1
 80146fe:	ec57 6b10 	vmov	r6, r7, d0
 8014702:	d113      	bne.n	801472c <__ieee754_pow+0x44>
 8014704:	19b3      	adds	r3, r6, r6
 8014706:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 801470a:	4152      	adcs	r2, r2
 801470c:	4298      	cmp	r0, r3
 801470e:	4b98      	ldr	r3, [pc, #608]	@ (8014970 <__ieee754_pow+0x288>)
 8014710:	4193      	sbcs	r3, r2
 8014712:	f080 84ea 	bcs.w	80150ea <__ieee754_pow+0xa02>
 8014716:	e9dd 2300 	ldrd	r2, r3, [sp]
 801471a:	4630      	mov	r0, r6
 801471c:	4639      	mov	r1, r7
 801471e:	f7eb fdd5 	bl	80002cc <__adddf3>
 8014722:	ec41 0b10 	vmov	d0, r0, r1
 8014726:	b011      	add	sp, #68	@ 0x44
 8014728:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801472c:	4a91      	ldr	r2, [pc, #580]	@ (8014974 <__ieee754_pow+0x28c>)
 801472e:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8014732:	4590      	cmp	r8, r2
 8014734:	463d      	mov	r5, r7
 8014736:	4633      	mov	r3, r6
 8014738:	d806      	bhi.n	8014748 <__ieee754_pow+0x60>
 801473a:	d101      	bne.n	8014740 <__ieee754_pow+0x58>
 801473c:	2e00      	cmp	r6, #0
 801473e:	d1ea      	bne.n	8014716 <__ieee754_pow+0x2e>
 8014740:	4592      	cmp	sl, r2
 8014742:	d801      	bhi.n	8014748 <__ieee754_pow+0x60>
 8014744:	d10e      	bne.n	8014764 <__ieee754_pow+0x7c>
 8014746:	b169      	cbz	r1, 8014764 <__ieee754_pow+0x7c>
 8014748:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 801474c:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8014750:	431d      	orrs	r5, r3
 8014752:	d1e0      	bne.n	8014716 <__ieee754_pow+0x2e>
 8014754:	e9dd 3200 	ldrd	r3, r2, [sp]
 8014758:	18db      	adds	r3, r3, r3
 801475a:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 801475e:	4152      	adcs	r2, r2
 8014760:	429d      	cmp	r5, r3
 8014762:	e7d4      	b.n	801470e <__ieee754_pow+0x26>
 8014764:	2d00      	cmp	r5, #0
 8014766:	46c3      	mov	fp, r8
 8014768:	da3a      	bge.n	80147e0 <__ieee754_pow+0xf8>
 801476a:	4a83      	ldr	r2, [pc, #524]	@ (8014978 <__ieee754_pow+0x290>)
 801476c:	4592      	cmp	sl, r2
 801476e:	d84d      	bhi.n	801480c <__ieee754_pow+0x124>
 8014770:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8014774:	4592      	cmp	sl, r2
 8014776:	f240 84c7 	bls.w	8015108 <__ieee754_pow+0xa20>
 801477a:	ea4f 522a 	mov.w	r2, sl, asr #20
 801477e:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8014782:	2a14      	cmp	r2, #20
 8014784:	dd0f      	ble.n	80147a6 <__ieee754_pow+0xbe>
 8014786:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 801478a:	fa21 f402 	lsr.w	r4, r1, r2
 801478e:	fa04 f202 	lsl.w	r2, r4, r2
 8014792:	428a      	cmp	r2, r1
 8014794:	f040 84b8 	bne.w	8015108 <__ieee754_pow+0xa20>
 8014798:	f004 0401 	and.w	r4, r4, #1
 801479c:	f1c4 0402 	rsb	r4, r4, #2
 80147a0:	2900      	cmp	r1, #0
 80147a2:	d158      	bne.n	8014856 <__ieee754_pow+0x16e>
 80147a4:	e00e      	b.n	80147c4 <__ieee754_pow+0xdc>
 80147a6:	2900      	cmp	r1, #0
 80147a8:	d154      	bne.n	8014854 <__ieee754_pow+0x16c>
 80147aa:	f1c2 0214 	rsb	r2, r2, #20
 80147ae:	fa4a f402 	asr.w	r4, sl, r2
 80147b2:	fa04 f202 	lsl.w	r2, r4, r2
 80147b6:	4552      	cmp	r2, sl
 80147b8:	f040 84a3 	bne.w	8015102 <__ieee754_pow+0xa1a>
 80147bc:	f004 0401 	and.w	r4, r4, #1
 80147c0:	f1c4 0402 	rsb	r4, r4, #2
 80147c4:	4a6d      	ldr	r2, [pc, #436]	@ (801497c <__ieee754_pow+0x294>)
 80147c6:	4592      	cmp	sl, r2
 80147c8:	d12e      	bne.n	8014828 <__ieee754_pow+0x140>
 80147ca:	f1b9 0f00 	cmp.w	r9, #0
 80147ce:	f280 8494 	bge.w	80150fa <__ieee754_pow+0xa12>
 80147d2:	496a      	ldr	r1, [pc, #424]	@ (801497c <__ieee754_pow+0x294>)
 80147d4:	4632      	mov	r2, r6
 80147d6:	463b      	mov	r3, r7
 80147d8:	2000      	movs	r0, #0
 80147da:	f7ec f857 	bl	800088c <__aeabi_ddiv>
 80147de:	e7a0      	b.n	8014722 <__ieee754_pow+0x3a>
 80147e0:	2400      	movs	r4, #0
 80147e2:	bbc1      	cbnz	r1, 8014856 <__ieee754_pow+0x16e>
 80147e4:	4a63      	ldr	r2, [pc, #396]	@ (8014974 <__ieee754_pow+0x28c>)
 80147e6:	4592      	cmp	sl, r2
 80147e8:	d1ec      	bne.n	80147c4 <__ieee754_pow+0xdc>
 80147ea:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 80147ee:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 80147f2:	431a      	orrs	r2, r3
 80147f4:	f000 8479 	beq.w	80150ea <__ieee754_pow+0xa02>
 80147f8:	4b61      	ldr	r3, [pc, #388]	@ (8014980 <__ieee754_pow+0x298>)
 80147fa:	4598      	cmp	r8, r3
 80147fc:	d908      	bls.n	8014810 <__ieee754_pow+0x128>
 80147fe:	f1b9 0f00 	cmp.w	r9, #0
 8014802:	f2c0 8476 	blt.w	80150f2 <__ieee754_pow+0xa0a>
 8014806:	e9dd 0100 	ldrd	r0, r1, [sp]
 801480a:	e78a      	b.n	8014722 <__ieee754_pow+0x3a>
 801480c:	2402      	movs	r4, #2
 801480e:	e7e8      	b.n	80147e2 <__ieee754_pow+0xfa>
 8014810:	f1b9 0f00 	cmp.w	r9, #0
 8014814:	f04f 0000 	mov.w	r0, #0
 8014818:	f04f 0100 	mov.w	r1, #0
 801481c:	da81      	bge.n	8014722 <__ieee754_pow+0x3a>
 801481e:	e9dd 0300 	ldrd	r0, r3, [sp]
 8014822:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8014826:	e77c      	b.n	8014722 <__ieee754_pow+0x3a>
 8014828:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 801482c:	d106      	bne.n	801483c <__ieee754_pow+0x154>
 801482e:	4632      	mov	r2, r6
 8014830:	463b      	mov	r3, r7
 8014832:	4630      	mov	r0, r6
 8014834:	4639      	mov	r1, r7
 8014836:	f7eb feff 	bl	8000638 <__aeabi_dmul>
 801483a:	e772      	b.n	8014722 <__ieee754_pow+0x3a>
 801483c:	4a51      	ldr	r2, [pc, #324]	@ (8014984 <__ieee754_pow+0x29c>)
 801483e:	4591      	cmp	r9, r2
 8014840:	d109      	bne.n	8014856 <__ieee754_pow+0x16e>
 8014842:	2d00      	cmp	r5, #0
 8014844:	db07      	blt.n	8014856 <__ieee754_pow+0x16e>
 8014846:	ec47 6b10 	vmov	d0, r6, r7
 801484a:	b011      	add	sp, #68	@ 0x44
 801484c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014850:	f7ff bc6c 	b.w	801412c <__ieee754_sqrt>
 8014854:	2400      	movs	r4, #0
 8014856:	ec47 6b10 	vmov	d0, r6, r7
 801485a:	9302      	str	r3, [sp, #8]
 801485c:	f000 fe84 	bl	8015568 <fabs>
 8014860:	9b02      	ldr	r3, [sp, #8]
 8014862:	ec51 0b10 	vmov	r0, r1, d0
 8014866:	bb53      	cbnz	r3, 80148be <__ieee754_pow+0x1d6>
 8014868:	4b44      	ldr	r3, [pc, #272]	@ (801497c <__ieee754_pow+0x294>)
 801486a:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 801486e:	429a      	cmp	r2, r3
 8014870:	d002      	beq.n	8014878 <__ieee754_pow+0x190>
 8014872:	f1b8 0f00 	cmp.w	r8, #0
 8014876:	d122      	bne.n	80148be <__ieee754_pow+0x1d6>
 8014878:	f1b9 0f00 	cmp.w	r9, #0
 801487c:	da05      	bge.n	801488a <__ieee754_pow+0x1a2>
 801487e:	4602      	mov	r2, r0
 8014880:	460b      	mov	r3, r1
 8014882:	2000      	movs	r0, #0
 8014884:	493d      	ldr	r1, [pc, #244]	@ (801497c <__ieee754_pow+0x294>)
 8014886:	f7ec f801 	bl	800088c <__aeabi_ddiv>
 801488a:	2d00      	cmp	r5, #0
 801488c:	f6bf af49 	bge.w	8014722 <__ieee754_pow+0x3a>
 8014890:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 8014894:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8014898:	ea58 0804 	orrs.w	r8, r8, r4
 801489c:	d108      	bne.n	80148b0 <__ieee754_pow+0x1c8>
 801489e:	4602      	mov	r2, r0
 80148a0:	460b      	mov	r3, r1
 80148a2:	4610      	mov	r0, r2
 80148a4:	4619      	mov	r1, r3
 80148a6:	f7eb fd0f 	bl	80002c8 <__aeabi_dsub>
 80148aa:	4602      	mov	r2, r0
 80148ac:	460b      	mov	r3, r1
 80148ae:	e794      	b.n	80147da <__ieee754_pow+0xf2>
 80148b0:	2c01      	cmp	r4, #1
 80148b2:	f47f af36 	bne.w	8014722 <__ieee754_pow+0x3a>
 80148b6:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80148ba:	4619      	mov	r1, r3
 80148bc:	e731      	b.n	8014722 <__ieee754_pow+0x3a>
 80148be:	0feb      	lsrs	r3, r5, #31
 80148c0:	3b01      	subs	r3, #1
 80148c2:	ea53 0204 	orrs.w	r2, r3, r4
 80148c6:	d102      	bne.n	80148ce <__ieee754_pow+0x1e6>
 80148c8:	4632      	mov	r2, r6
 80148ca:	463b      	mov	r3, r7
 80148cc:	e7e9      	b.n	80148a2 <__ieee754_pow+0x1ba>
 80148ce:	3c01      	subs	r4, #1
 80148d0:	431c      	orrs	r4, r3
 80148d2:	d016      	beq.n	8014902 <__ieee754_pow+0x21a>
 80148d4:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 8014960 <__ieee754_pow+0x278>
 80148d8:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 80148dc:	ed8d 7b02 	vstr	d7, [sp, #8]
 80148e0:	f240 8112 	bls.w	8014b08 <__ieee754_pow+0x420>
 80148e4:	4b28      	ldr	r3, [pc, #160]	@ (8014988 <__ieee754_pow+0x2a0>)
 80148e6:	459a      	cmp	sl, r3
 80148e8:	4b25      	ldr	r3, [pc, #148]	@ (8014980 <__ieee754_pow+0x298>)
 80148ea:	d916      	bls.n	801491a <__ieee754_pow+0x232>
 80148ec:	4598      	cmp	r8, r3
 80148ee:	d80b      	bhi.n	8014908 <__ieee754_pow+0x220>
 80148f0:	f1b9 0f00 	cmp.w	r9, #0
 80148f4:	da0b      	bge.n	801490e <__ieee754_pow+0x226>
 80148f6:	2000      	movs	r0, #0
 80148f8:	b011      	add	sp, #68	@ 0x44
 80148fa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80148fe:	f000 bfe7 	b.w	80158d0 <__math_oflow>
 8014902:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 8014968 <__ieee754_pow+0x280>
 8014906:	e7e7      	b.n	80148d8 <__ieee754_pow+0x1f0>
 8014908:	f1b9 0f00 	cmp.w	r9, #0
 801490c:	dcf3      	bgt.n	80148f6 <__ieee754_pow+0x20e>
 801490e:	2000      	movs	r0, #0
 8014910:	b011      	add	sp, #68	@ 0x44
 8014912:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014916:	f000 bfd3 	b.w	80158c0 <__math_uflow>
 801491a:	4598      	cmp	r8, r3
 801491c:	d20c      	bcs.n	8014938 <__ieee754_pow+0x250>
 801491e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014922:	2200      	movs	r2, #0
 8014924:	2300      	movs	r3, #0
 8014926:	f7ec f8f9 	bl	8000b1c <__aeabi_dcmplt>
 801492a:	3800      	subs	r0, #0
 801492c:	bf18      	it	ne
 801492e:	2001      	movne	r0, #1
 8014930:	f1b9 0f00 	cmp.w	r9, #0
 8014934:	daec      	bge.n	8014910 <__ieee754_pow+0x228>
 8014936:	e7df      	b.n	80148f8 <__ieee754_pow+0x210>
 8014938:	4b10      	ldr	r3, [pc, #64]	@ (801497c <__ieee754_pow+0x294>)
 801493a:	4598      	cmp	r8, r3
 801493c:	f04f 0200 	mov.w	r2, #0
 8014940:	d924      	bls.n	801498c <__ieee754_pow+0x2a4>
 8014942:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014946:	2300      	movs	r3, #0
 8014948:	f7ec f8e8 	bl	8000b1c <__aeabi_dcmplt>
 801494c:	3800      	subs	r0, #0
 801494e:	bf18      	it	ne
 8014950:	2001      	movne	r0, #1
 8014952:	f1b9 0f00 	cmp.w	r9, #0
 8014956:	dccf      	bgt.n	80148f8 <__ieee754_pow+0x210>
 8014958:	e7da      	b.n	8014910 <__ieee754_pow+0x228>
 801495a:	bf00      	nop
 801495c:	f3af 8000 	nop.w
 8014960:	00000000 	.word	0x00000000
 8014964:	3ff00000 	.word	0x3ff00000
 8014968:	00000000 	.word	0x00000000
 801496c:	bff00000 	.word	0xbff00000
 8014970:	fff00000 	.word	0xfff00000
 8014974:	7ff00000 	.word	0x7ff00000
 8014978:	433fffff 	.word	0x433fffff
 801497c:	3ff00000 	.word	0x3ff00000
 8014980:	3fefffff 	.word	0x3fefffff
 8014984:	3fe00000 	.word	0x3fe00000
 8014988:	43f00000 	.word	0x43f00000
 801498c:	4b5a      	ldr	r3, [pc, #360]	@ (8014af8 <__ieee754_pow+0x410>)
 801498e:	f7eb fc9b 	bl	80002c8 <__aeabi_dsub>
 8014992:	a351      	add	r3, pc, #324	@ (adr r3, 8014ad8 <__ieee754_pow+0x3f0>)
 8014994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014998:	4604      	mov	r4, r0
 801499a:	460d      	mov	r5, r1
 801499c:	f7eb fe4c 	bl	8000638 <__aeabi_dmul>
 80149a0:	a34f      	add	r3, pc, #316	@ (adr r3, 8014ae0 <__ieee754_pow+0x3f8>)
 80149a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149a6:	4606      	mov	r6, r0
 80149a8:	460f      	mov	r7, r1
 80149aa:	4620      	mov	r0, r4
 80149ac:	4629      	mov	r1, r5
 80149ae:	f7eb fe43 	bl	8000638 <__aeabi_dmul>
 80149b2:	4b52      	ldr	r3, [pc, #328]	@ (8014afc <__ieee754_pow+0x414>)
 80149b4:	4682      	mov	sl, r0
 80149b6:	468b      	mov	fp, r1
 80149b8:	2200      	movs	r2, #0
 80149ba:	4620      	mov	r0, r4
 80149bc:	4629      	mov	r1, r5
 80149be:	f7eb fe3b 	bl	8000638 <__aeabi_dmul>
 80149c2:	4602      	mov	r2, r0
 80149c4:	460b      	mov	r3, r1
 80149c6:	a148      	add	r1, pc, #288	@ (adr r1, 8014ae8 <__ieee754_pow+0x400>)
 80149c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80149cc:	f7eb fc7c 	bl	80002c8 <__aeabi_dsub>
 80149d0:	4622      	mov	r2, r4
 80149d2:	462b      	mov	r3, r5
 80149d4:	f7eb fe30 	bl	8000638 <__aeabi_dmul>
 80149d8:	4602      	mov	r2, r0
 80149da:	460b      	mov	r3, r1
 80149dc:	2000      	movs	r0, #0
 80149de:	4948      	ldr	r1, [pc, #288]	@ (8014b00 <__ieee754_pow+0x418>)
 80149e0:	f7eb fc72 	bl	80002c8 <__aeabi_dsub>
 80149e4:	4622      	mov	r2, r4
 80149e6:	4680      	mov	r8, r0
 80149e8:	4689      	mov	r9, r1
 80149ea:	462b      	mov	r3, r5
 80149ec:	4620      	mov	r0, r4
 80149ee:	4629      	mov	r1, r5
 80149f0:	f7eb fe22 	bl	8000638 <__aeabi_dmul>
 80149f4:	4602      	mov	r2, r0
 80149f6:	460b      	mov	r3, r1
 80149f8:	4640      	mov	r0, r8
 80149fa:	4649      	mov	r1, r9
 80149fc:	f7eb fe1c 	bl	8000638 <__aeabi_dmul>
 8014a00:	a33b      	add	r3, pc, #236	@ (adr r3, 8014af0 <__ieee754_pow+0x408>)
 8014a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a06:	f7eb fe17 	bl	8000638 <__aeabi_dmul>
 8014a0a:	4602      	mov	r2, r0
 8014a0c:	460b      	mov	r3, r1
 8014a0e:	4650      	mov	r0, sl
 8014a10:	4659      	mov	r1, fp
 8014a12:	f7eb fc59 	bl	80002c8 <__aeabi_dsub>
 8014a16:	4602      	mov	r2, r0
 8014a18:	460b      	mov	r3, r1
 8014a1a:	4680      	mov	r8, r0
 8014a1c:	4689      	mov	r9, r1
 8014a1e:	4630      	mov	r0, r6
 8014a20:	4639      	mov	r1, r7
 8014a22:	f7eb fc53 	bl	80002cc <__adddf3>
 8014a26:	2400      	movs	r4, #0
 8014a28:	4632      	mov	r2, r6
 8014a2a:	463b      	mov	r3, r7
 8014a2c:	4620      	mov	r0, r4
 8014a2e:	460d      	mov	r5, r1
 8014a30:	f7eb fc4a 	bl	80002c8 <__aeabi_dsub>
 8014a34:	4602      	mov	r2, r0
 8014a36:	460b      	mov	r3, r1
 8014a38:	4640      	mov	r0, r8
 8014a3a:	4649      	mov	r1, r9
 8014a3c:	f7eb fc44 	bl	80002c8 <__aeabi_dsub>
 8014a40:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014a44:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8014a48:	2300      	movs	r3, #0
 8014a4a:	9304      	str	r3, [sp, #16]
 8014a4c:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8014a50:	4606      	mov	r6, r0
 8014a52:	460f      	mov	r7, r1
 8014a54:	4652      	mov	r2, sl
 8014a56:	465b      	mov	r3, fp
 8014a58:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014a5c:	f7eb fc34 	bl	80002c8 <__aeabi_dsub>
 8014a60:	4622      	mov	r2, r4
 8014a62:	462b      	mov	r3, r5
 8014a64:	f7eb fde8 	bl	8000638 <__aeabi_dmul>
 8014a68:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014a6c:	4680      	mov	r8, r0
 8014a6e:	4689      	mov	r9, r1
 8014a70:	4630      	mov	r0, r6
 8014a72:	4639      	mov	r1, r7
 8014a74:	f7eb fde0 	bl	8000638 <__aeabi_dmul>
 8014a78:	4602      	mov	r2, r0
 8014a7a:	460b      	mov	r3, r1
 8014a7c:	4640      	mov	r0, r8
 8014a7e:	4649      	mov	r1, r9
 8014a80:	f7eb fc24 	bl	80002cc <__adddf3>
 8014a84:	4652      	mov	r2, sl
 8014a86:	465b      	mov	r3, fp
 8014a88:	4606      	mov	r6, r0
 8014a8a:	460f      	mov	r7, r1
 8014a8c:	4620      	mov	r0, r4
 8014a8e:	4629      	mov	r1, r5
 8014a90:	f7eb fdd2 	bl	8000638 <__aeabi_dmul>
 8014a94:	460b      	mov	r3, r1
 8014a96:	4602      	mov	r2, r0
 8014a98:	4680      	mov	r8, r0
 8014a9a:	4689      	mov	r9, r1
 8014a9c:	4630      	mov	r0, r6
 8014a9e:	4639      	mov	r1, r7
 8014aa0:	f7eb fc14 	bl	80002cc <__adddf3>
 8014aa4:	4b17      	ldr	r3, [pc, #92]	@ (8014b04 <__ieee754_pow+0x41c>)
 8014aa6:	4299      	cmp	r1, r3
 8014aa8:	4604      	mov	r4, r0
 8014aaa:	460d      	mov	r5, r1
 8014aac:	468a      	mov	sl, r1
 8014aae:	468b      	mov	fp, r1
 8014ab0:	f340 82ef 	ble.w	8015092 <__ieee754_pow+0x9aa>
 8014ab4:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8014ab8:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8014abc:	4303      	orrs	r3, r0
 8014abe:	f000 81e8 	beq.w	8014e92 <__ieee754_pow+0x7aa>
 8014ac2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014ac6:	2200      	movs	r2, #0
 8014ac8:	2300      	movs	r3, #0
 8014aca:	f7ec f827 	bl	8000b1c <__aeabi_dcmplt>
 8014ace:	3800      	subs	r0, #0
 8014ad0:	bf18      	it	ne
 8014ad2:	2001      	movne	r0, #1
 8014ad4:	e710      	b.n	80148f8 <__ieee754_pow+0x210>
 8014ad6:	bf00      	nop
 8014ad8:	60000000 	.word	0x60000000
 8014adc:	3ff71547 	.word	0x3ff71547
 8014ae0:	f85ddf44 	.word	0xf85ddf44
 8014ae4:	3e54ae0b 	.word	0x3e54ae0b
 8014ae8:	55555555 	.word	0x55555555
 8014aec:	3fd55555 	.word	0x3fd55555
 8014af0:	652b82fe 	.word	0x652b82fe
 8014af4:	3ff71547 	.word	0x3ff71547
 8014af8:	3ff00000 	.word	0x3ff00000
 8014afc:	3fd00000 	.word	0x3fd00000
 8014b00:	3fe00000 	.word	0x3fe00000
 8014b04:	408fffff 	.word	0x408fffff
 8014b08:	4bd5      	ldr	r3, [pc, #852]	@ (8014e60 <__ieee754_pow+0x778>)
 8014b0a:	402b      	ands	r3, r5
 8014b0c:	2200      	movs	r2, #0
 8014b0e:	b92b      	cbnz	r3, 8014b1c <__ieee754_pow+0x434>
 8014b10:	4bd4      	ldr	r3, [pc, #848]	@ (8014e64 <__ieee754_pow+0x77c>)
 8014b12:	f7eb fd91 	bl	8000638 <__aeabi_dmul>
 8014b16:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 8014b1a:	468b      	mov	fp, r1
 8014b1c:	ea4f 532b 	mov.w	r3, fp, asr #20
 8014b20:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8014b24:	4413      	add	r3, r2
 8014b26:	930a      	str	r3, [sp, #40]	@ 0x28
 8014b28:	4bcf      	ldr	r3, [pc, #828]	@ (8014e68 <__ieee754_pow+0x780>)
 8014b2a:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8014b2e:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 8014b32:	459b      	cmp	fp, r3
 8014b34:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8014b38:	dd08      	ble.n	8014b4c <__ieee754_pow+0x464>
 8014b3a:	4bcc      	ldr	r3, [pc, #816]	@ (8014e6c <__ieee754_pow+0x784>)
 8014b3c:	459b      	cmp	fp, r3
 8014b3e:	f340 81a5 	ble.w	8014e8c <__ieee754_pow+0x7a4>
 8014b42:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014b44:	3301      	adds	r3, #1
 8014b46:	930a      	str	r3, [sp, #40]	@ 0x28
 8014b48:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8014b4c:	f04f 0a00 	mov.w	sl, #0
 8014b50:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8014b54:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014b56:	4bc6      	ldr	r3, [pc, #792]	@ (8014e70 <__ieee754_pow+0x788>)
 8014b58:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8014b5c:	ed93 7b00 	vldr	d7, [r3]
 8014b60:	4629      	mov	r1, r5
 8014b62:	ec53 2b17 	vmov	r2, r3, d7
 8014b66:	ed8d 7b06 	vstr	d7, [sp, #24]
 8014b6a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8014b6e:	f7eb fbab 	bl	80002c8 <__aeabi_dsub>
 8014b72:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8014b76:	4606      	mov	r6, r0
 8014b78:	460f      	mov	r7, r1
 8014b7a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014b7e:	f7eb fba5 	bl	80002cc <__adddf3>
 8014b82:	4602      	mov	r2, r0
 8014b84:	460b      	mov	r3, r1
 8014b86:	2000      	movs	r0, #0
 8014b88:	49ba      	ldr	r1, [pc, #744]	@ (8014e74 <__ieee754_pow+0x78c>)
 8014b8a:	f7eb fe7f 	bl	800088c <__aeabi_ddiv>
 8014b8e:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8014b92:	4602      	mov	r2, r0
 8014b94:	460b      	mov	r3, r1
 8014b96:	4630      	mov	r0, r6
 8014b98:	4639      	mov	r1, r7
 8014b9a:	f7eb fd4d 	bl	8000638 <__aeabi_dmul>
 8014b9e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014ba2:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8014ba6:	106d      	asrs	r5, r5, #1
 8014ba8:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8014bac:	f04f 0b00 	mov.w	fp, #0
 8014bb0:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8014bb4:	4661      	mov	r1, ip
 8014bb6:	2200      	movs	r2, #0
 8014bb8:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8014bbc:	4658      	mov	r0, fp
 8014bbe:	46e1      	mov	r9, ip
 8014bc0:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 8014bc4:	4614      	mov	r4, r2
 8014bc6:	461d      	mov	r5, r3
 8014bc8:	f7eb fd36 	bl	8000638 <__aeabi_dmul>
 8014bcc:	4602      	mov	r2, r0
 8014bce:	460b      	mov	r3, r1
 8014bd0:	4630      	mov	r0, r6
 8014bd2:	4639      	mov	r1, r7
 8014bd4:	f7eb fb78 	bl	80002c8 <__aeabi_dsub>
 8014bd8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014bdc:	4606      	mov	r6, r0
 8014bde:	460f      	mov	r7, r1
 8014be0:	4620      	mov	r0, r4
 8014be2:	4629      	mov	r1, r5
 8014be4:	f7eb fb70 	bl	80002c8 <__aeabi_dsub>
 8014be8:	4602      	mov	r2, r0
 8014bea:	460b      	mov	r3, r1
 8014bec:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8014bf0:	f7eb fb6a 	bl	80002c8 <__aeabi_dsub>
 8014bf4:	465a      	mov	r2, fp
 8014bf6:	464b      	mov	r3, r9
 8014bf8:	f7eb fd1e 	bl	8000638 <__aeabi_dmul>
 8014bfc:	4602      	mov	r2, r0
 8014bfe:	460b      	mov	r3, r1
 8014c00:	4630      	mov	r0, r6
 8014c02:	4639      	mov	r1, r7
 8014c04:	f7eb fb60 	bl	80002c8 <__aeabi_dsub>
 8014c08:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8014c0c:	f7eb fd14 	bl	8000638 <__aeabi_dmul>
 8014c10:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014c14:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8014c18:	4610      	mov	r0, r2
 8014c1a:	4619      	mov	r1, r3
 8014c1c:	f7eb fd0c 	bl	8000638 <__aeabi_dmul>
 8014c20:	a37d      	add	r3, pc, #500	@ (adr r3, 8014e18 <__ieee754_pow+0x730>)
 8014c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c26:	4604      	mov	r4, r0
 8014c28:	460d      	mov	r5, r1
 8014c2a:	f7eb fd05 	bl	8000638 <__aeabi_dmul>
 8014c2e:	a37c      	add	r3, pc, #496	@ (adr r3, 8014e20 <__ieee754_pow+0x738>)
 8014c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c34:	f7eb fb4a 	bl	80002cc <__adddf3>
 8014c38:	4622      	mov	r2, r4
 8014c3a:	462b      	mov	r3, r5
 8014c3c:	f7eb fcfc 	bl	8000638 <__aeabi_dmul>
 8014c40:	a379      	add	r3, pc, #484	@ (adr r3, 8014e28 <__ieee754_pow+0x740>)
 8014c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c46:	f7eb fb41 	bl	80002cc <__adddf3>
 8014c4a:	4622      	mov	r2, r4
 8014c4c:	462b      	mov	r3, r5
 8014c4e:	f7eb fcf3 	bl	8000638 <__aeabi_dmul>
 8014c52:	a377      	add	r3, pc, #476	@ (adr r3, 8014e30 <__ieee754_pow+0x748>)
 8014c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c58:	f7eb fb38 	bl	80002cc <__adddf3>
 8014c5c:	4622      	mov	r2, r4
 8014c5e:	462b      	mov	r3, r5
 8014c60:	f7eb fcea 	bl	8000638 <__aeabi_dmul>
 8014c64:	a374      	add	r3, pc, #464	@ (adr r3, 8014e38 <__ieee754_pow+0x750>)
 8014c66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c6a:	f7eb fb2f 	bl	80002cc <__adddf3>
 8014c6e:	4622      	mov	r2, r4
 8014c70:	462b      	mov	r3, r5
 8014c72:	f7eb fce1 	bl	8000638 <__aeabi_dmul>
 8014c76:	a372      	add	r3, pc, #456	@ (adr r3, 8014e40 <__ieee754_pow+0x758>)
 8014c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c7c:	f7eb fb26 	bl	80002cc <__adddf3>
 8014c80:	4622      	mov	r2, r4
 8014c82:	4606      	mov	r6, r0
 8014c84:	460f      	mov	r7, r1
 8014c86:	462b      	mov	r3, r5
 8014c88:	4620      	mov	r0, r4
 8014c8a:	4629      	mov	r1, r5
 8014c8c:	f7eb fcd4 	bl	8000638 <__aeabi_dmul>
 8014c90:	4602      	mov	r2, r0
 8014c92:	460b      	mov	r3, r1
 8014c94:	4630      	mov	r0, r6
 8014c96:	4639      	mov	r1, r7
 8014c98:	f7eb fcce 	bl	8000638 <__aeabi_dmul>
 8014c9c:	465a      	mov	r2, fp
 8014c9e:	4604      	mov	r4, r0
 8014ca0:	460d      	mov	r5, r1
 8014ca2:	464b      	mov	r3, r9
 8014ca4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014ca8:	f7eb fb10 	bl	80002cc <__adddf3>
 8014cac:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014cb0:	f7eb fcc2 	bl	8000638 <__aeabi_dmul>
 8014cb4:	4622      	mov	r2, r4
 8014cb6:	462b      	mov	r3, r5
 8014cb8:	f7eb fb08 	bl	80002cc <__adddf3>
 8014cbc:	465a      	mov	r2, fp
 8014cbe:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8014cc2:	464b      	mov	r3, r9
 8014cc4:	4658      	mov	r0, fp
 8014cc6:	4649      	mov	r1, r9
 8014cc8:	f7eb fcb6 	bl	8000638 <__aeabi_dmul>
 8014ccc:	4b6a      	ldr	r3, [pc, #424]	@ (8014e78 <__ieee754_pow+0x790>)
 8014cce:	2200      	movs	r2, #0
 8014cd0:	4606      	mov	r6, r0
 8014cd2:	460f      	mov	r7, r1
 8014cd4:	f7eb fafa 	bl	80002cc <__adddf3>
 8014cd8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8014cdc:	f7eb faf6 	bl	80002cc <__adddf3>
 8014ce0:	46d8      	mov	r8, fp
 8014ce2:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8014ce6:	460d      	mov	r5, r1
 8014ce8:	465a      	mov	r2, fp
 8014cea:	460b      	mov	r3, r1
 8014cec:	4640      	mov	r0, r8
 8014cee:	4649      	mov	r1, r9
 8014cf0:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 8014cf4:	f7eb fca0 	bl	8000638 <__aeabi_dmul>
 8014cf8:	465c      	mov	r4, fp
 8014cfa:	4680      	mov	r8, r0
 8014cfc:	4689      	mov	r9, r1
 8014cfe:	4b5e      	ldr	r3, [pc, #376]	@ (8014e78 <__ieee754_pow+0x790>)
 8014d00:	2200      	movs	r2, #0
 8014d02:	4620      	mov	r0, r4
 8014d04:	4629      	mov	r1, r5
 8014d06:	f7eb fadf 	bl	80002c8 <__aeabi_dsub>
 8014d0a:	4632      	mov	r2, r6
 8014d0c:	463b      	mov	r3, r7
 8014d0e:	f7eb fadb 	bl	80002c8 <__aeabi_dsub>
 8014d12:	4602      	mov	r2, r0
 8014d14:	460b      	mov	r3, r1
 8014d16:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8014d1a:	f7eb fad5 	bl	80002c8 <__aeabi_dsub>
 8014d1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014d22:	f7eb fc89 	bl	8000638 <__aeabi_dmul>
 8014d26:	4622      	mov	r2, r4
 8014d28:	4606      	mov	r6, r0
 8014d2a:	460f      	mov	r7, r1
 8014d2c:	462b      	mov	r3, r5
 8014d2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014d32:	f7eb fc81 	bl	8000638 <__aeabi_dmul>
 8014d36:	4602      	mov	r2, r0
 8014d38:	460b      	mov	r3, r1
 8014d3a:	4630      	mov	r0, r6
 8014d3c:	4639      	mov	r1, r7
 8014d3e:	f7eb fac5 	bl	80002cc <__adddf3>
 8014d42:	4606      	mov	r6, r0
 8014d44:	460f      	mov	r7, r1
 8014d46:	4602      	mov	r2, r0
 8014d48:	460b      	mov	r3, r1
 8014d4a:	4640      	mov	r0, r8
 8014d4c:	4649      	mov	r1, r9
 8014d4e:	f7eb fabd 	bl	80002cc <__adddf3>
 8014d52:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 8014d56:	a33c      	add	r3, pc, #240	@ (adr r3, 8014e48 <__ieee754_pow+0x760>)
 8014d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d5c:	4658      	mov	r0, fp
 8014d5e:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8014d62:	460d      	mov	r5, r1
 8014d64:	f7eb fc68 	bl	8000638 <__aeabi_dmul>
 8014d68:	465c      	mov	r4, fp
 8014d6a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014d6e:	4642      	mov	r2, r8
 8014d70:	464b      	mov	r3, r9
 8014d72:	4620      	mov	r0, r4
 8014d74:	4629      	mov	r1, r5
 8014d76:	f7eb faa7 	bl	80002c8 <__aeabi_dsub>
 8014d7a:	4602      	mov	r2, r0
 8014d7c:	460b      	mov	r3, r1
 8014d7e:	4630      	mov	r0, r6
 8014d80:	4639      	mov	r1, r7
 8014d82:	f7eb faa1 	bl	80002c8 <__aeabi_dsub>
 8014d86:	a332      	add	r3, pc, #200	@ (adr r3, 8014e50 <__ieee754_pow+0x768>)
 8014d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d8c:	f7eb fc54 	bl	8000638 <__aeabi_dmul>
 8014d90:	a331      	add	r3, pc, #196	@ (adr r3, 8014e58 <__ieee754_pow+0x770>)
 8014d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d96:	4606      	mov	r6, r0
 8014d98:	460f      	mov	r7, r1
 8014d9a:	4620      	mov	r0, r4
 8014d9c:	4629      	mov	r1, r5
 8014d9e:	f7eb fc4b 	bl	8000638 <__aeabi_dmul>
 8014da2:	4602      	mov	r2, r0
 8014da4:	460b      	mov	r3, r1
 8014da6:	4630      	mov	r0, r6
 8014da8:	4639      	mov	r1, r7
 8014daa:	f7eb fa8f 	bl	80002cc <__adddf3>
 8014dae:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8014db0:	4b32      	ldr	r3, [pc, #200]	@ (8014e7c <__ieee754_pow+0x794>)
 8014db2:	4413      	add	r3, r2
 8014db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014db8:	f7eb fa88 	bl	80002cc <__adddf3>
 8014dbc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8014dc0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8014dc2:	f7eb fbcf 	bl	8000564 <__aeabi_i2d>
 8014dc6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8014dc8:	4b2d      	ldr	r3, [pc, #180]	@ (8014e80 <__ieee754_pow+0x798>)
 8014dca:	4413      	add	r3, r2
 8014dcc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8014dd0:	4606      	mov	r6, r0
 8014dd2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014dd6:	460f      	mov	r7, r1
 8014dd8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014ddc:	f7eb fa76 	bl	80002cc <__adddf3>
 8014de0:	4642      	mov	r2, r8
 8014de2:	464b      	mov	r3, r9
 8014de4:	f7eb fa72 	bl	80002cc <__adddf3>
 8014de8:	4632      	mov	r2, r6
 8014dea:	463b      	mov	r3, r7
 8014dec:	f7eb fa6e 	bl	80002cc <__adddf3>
 8014df0:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 8014df4:	4632      	mov	r2, r6
 8014df6:	463b      	mov	r3, r7
 8014df8:	4658      	mov	r0, fp
 8014dfa:	460d      	mov	r5, r1
 8014dfc:	f7eb fa64 	bl	80002c8 <__aeabi_dsub>
 8014e00:	4642      	mov	r2, r8
 8014e02:	464b      	mov	r3, r9
 8014e04:	f7eb fa60 	bl	80002c8 <__aeabi_dsub>
 8014e08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014e0c:	f7eb fa5c 	bl	80002c8 <__aeabi_dsub>
 8014e10:	465c      	mov	r4, fp
 8014e12:	4602      	mov	r2, r0
 8014e14:	e036      	b.n	8014e84 <__ieee754_pow+0x79c>
 8014e16:	bf00      	nop
 8014e18:	4a454eef 	.word	0x4a454eef
 8014e1c:	3fca7e28 	.word	0x3fca7e28
 8014e20:	93c9db65 	.word	0x93c9db65
 8014e24:	3fcd864a 	.word	0x3fcd864a
 8014e28:	a91d4101 	.word	0xa91d4101
 8014e2c:	3fd17460 	.word	0x3fd17460
 8014e30:	518f264d 	.word	0x518f264d
 8014e34:	3fd55555 	.word	0x3fd55555
 8014e38:	db6fabff 	.word	0xdb6fabff
 8014e3c:	3fdb6db6 	.word	0x3fdb6db6
 8014e40:	33333303 	.word	0x33333303
 8014e44:	3fe33333 	.word	0x3fe33333
 8014e48:	e0000000 	.word	0xe0000000
 8014e4c:	3feec709 	.word	0x3feec709
 8014e50:	dc3a03fd 	.word	0xdc3a03fd
 8014e54:	3feec709 	.word	0x3feec709
 8014e58:	145b01f5 	.word	0x145b01f5
 8014e5c:	be3e2fe0 	.word	0xbe3e2fe0
 8014e60:	7ff00000 	.word	0x7ff00000
 8014e64:	43400000 	.word	0x43400000
 8014e68:	0003988e 	.word	0x0003988e
 8014e6c:	000bb679 	.word	0x000bb679
 8014e70:	08016630 	.word	0x08016630
 8014e74:	3ff00000 	.word	0x3ff00000
 8014e78:	40080000 	.word	0x40080000
 8014e7c:	08016610 	.word	0x08016610
 8014e80:	08016620 	.word	0x08016620
 8014e84:	460b      	mov	r3, r1
 8014e86:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014e8a:	e5d7      	b.n	8014a3c <__ieee754_pow+0x354>
 8014e8c:	f04f 0a01 	mov.w	sl, #1
 8014e90:	e65e      	b.n	8014b50 <__ieee754_pow+0x468>
 8014e92:	a3b4      	add	r3, pc, #720	@ (adr r3, 8015164 <__ieee754_pow+0xa7c>)
 8014e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e98:	4630      	mov	r0, r6
 8014e9a:	4639      	mov	r1, r7
 8014e9c:	f7eb fa16 	bl	80002cc <__adddf3>
 8014ea0:	4642      	mov	r2, r8
 8014ea2:	e9cd 0100 	strd	r0, r1, [sp]
 8014ea6:	464b      	mov	r3, r9
 8014ea8:	4620      	mov	r0, r4
 8014eaa:	4629      	mov	r1, r5
 8014eac:	f7eb fa0c 	bl	80002c8 <__aeabi_dsub>
 8014eb0:	4602      	mov	r2, r0
 8014eb2:	460b      	mov	r3, r1
 8014eb4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014eb8:	f7eb fe4e 	bl	8000b58 <__aeabi_dcmpgt>
 8014ebc:	2800      	cmp	r0, #0
 8014ebe:	f47f ae00 	bne.w	8014ac2 <__ieee754_pow+0x3da>
 8014ec2:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8014ec6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8014eca:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 8014ece:	fa43 fa0a 	asr.w	sl, r3, sl
 8014ed2:	44da      	add	sl, fp
 8014ed4:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8014ed8:	489d      	ldr	r0, [pc, #628]	@ (8015150 <__ieee754_pow+0xa68>)
 8014eda:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8014ede:	4108      	asrs	r0, r1
 8014ee0:	ea00 030a 	and.w	r3, r0, sl
 8014ee4:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8014ee8:	f1c1 0114 	rsb	r1, r1, #20
 8014eec:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8014ef0:	fa4a fa01 	asr.w	sl, sl, r1
 8014ef4:	f1bb 0f00 	cmp.w	fp, #0
 8014ef8:	4640      	mov	r0, r8
 8014efa:	4649      	mov	r1, r9
 8014efc:	f04f 0200 	mov.w	r2, #0
 8014f00:	bfb8      	it	lt
 8014f02:	f1ca 0a00 	rsblt	sl, sl, #0
 8014f06:	f7eb f9df 	bl	80002c8 <__aeabi_dsub>
 8014f0a:	4680      	mov	r8, r0
 8014f0c:	4689      	mov	r9, r1
 8014f0e:	4632      	mov	r2, r6
 8014f10:	463b      	mov	r3, r7
 8014f12:	4640      	mov	r0, r8
 8014f14:	4649      	mov	r1, r9
 8014f16:	f7eb f9d9 	bl	80002cc <__adddf3>
 8014f1a:	2400      	movs	r4, #0
 8014f1c:	a37c      	add	r3, pc, #496	@ (adr r3, 8015110 <__ieee754_pow+0xa28>)
 8014f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014f22:	4620      	mov	r0, r4
 8014f24:	460d      	mov	r5, r1
 8014f26:	f7eb fb87 	bl	8000638 <__aeabi_dmul>
 8014f2a:	4642      	mov	r2, r8
 8014f2c:	e9cd 0100 	strd	r0, r1, [sp]
 8014f30:	464b      	mov	r3, r9
 8014f32:	4620      	mov	r0, r4
 8014f34:	4629      	mov	r1, r5
 8014f36:	f7eb f9c7 	bl	80002c8 <__aeabi_dsub>
 8014f3a:	4602      	mov	r2, r0
 8014f3c:	460b      	mov	r3, r1
 8014f3e:	4630      	mov	r0, r6
 8014f40:	4639      	mov	r1, r7
 8014f42:	f7eb f9c1 	bl	80002c8 <__aeabi_dsub>
 8014f46:	a374      	add	r3, pc, #464	@ (adr r3, 8015118 <__ieee754_pow+0xa30>)
 8014f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014f4c:	f7eb fb74 	bl	8000638 <__aeabi_dmul>
 8014f50:	a373      	add	r3, pc, #460	@ (adr r3, 8015120 <__ieee754_pow+0xa38>)
 8014f52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014f56:	4680      	mov	r8, r0
 8014f58:	4689      	mov	r9, r1
 8014f5a:	4620      	mov	r0, r4
 8014f5c:	4629      	mov	r1, r5
 8014f5e:	f7eb fb6b 	bl	8000638 <__aeabi_dmul>
 8014f62:	4602      	mov	r2, r0
 8014f64:	460b      	mov	r3, r1
 8014f66:	4640      	mov	r0, r8
 8014f68:	4649      	mov	r1, r9
 8014f6a:	f7eb f9af 	bl	80002cc <__adddf3>
 8014f6e:	4604      	mov	r4, r0
 8014f70:	460d      	mov	r5, r1
 8014f72:	4602      	mov	r2, r0
 8014f74:	460b      	mov	r3, r1
 8014f76:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014f7a:	f7eb f9a7 	bl	80002cc <__adddf3>
 8014f7e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014f82:	4680      	mov	r8, r0
 8014f84:	4689      	mov	r9, r1
 8014f86:	f7eb f99f 	bl	80002c8 <__aeabi_dsub>
 8014f8a:	4602      	mov	r2, r0
 8014f8c:	460b      	mov	r3, r1
 8014f8e:	4620      	mov	r0, r4
 8014f90:	4629      	mov	r1, r5
 8014f92:	f7eb f999 	bl	80002c8 <__aeabi_dsub>
 8014f96:	4642      	mov	r2, r8
 8014f98:	4606      	mov	r6, r0
 8014f9a:	460f      	mov	r7, r1
 8014f9c:	464b      	mov	r3, r9
 8014f9e:	4640      	mov	r0, r8
 8014fa0:	4649      	mov	r1, r9
 8014fa2:	f7eb fb49 	bl	8000638 <__aeabi_dmul>
 8014fa6:	a360      	add	r3, pc, #384	@ (adr r3, 8015128 <__ieee754_pow+0xa40>)
 8014fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014fac:	4604      	mov	r4, r0
 8014fae:	460d      	mov	r5, r1
 8014fb0:	f7eb fb42 	bl	8000638 <__aeabi_dmul>
 8014fb4:	a35e      	add	r3, pc, #376	@ (adr r3, 8015130 <__ieee754_pow+0xa48>)
 8014fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014fba:	f7eb f985 	bl	80002c8 <__aeabi_dsub>
 8014fbe:	4622      	mov	r2, r4
 8014fc0:	462b      	mov	r3, r5
 8014fc2:	f7eb fb39 	bl	8000638 <__aeabi_dmul>
 8014fc6:	a35c      	add	r3, pc, #368	@ (adr r3, 8015138 <__ieee754_pow+0xa50>)
 8014fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014fcc:	f7eb f97e 	bl	80002cc <__adddf3>
 8014fd0:	4622      	mov	r2, r4
 8014fd2:	462b      	mov	r3, r5
 8014fd4:	f7eb fb30 	bl	8000638 <__aeabi_dmul>
 8014fd8:	a359      	add	r3, pc, #356	@ (adr r3, 8015140 <__ieee754_pow+0xa58>)
 8014fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014fde:	f7eb f973 	bl	80002c8 <__aeabi_dsub>
 8014fe2:	4622      	mov	r2, r4
 8014fe4:	462b      	mov	r3, r5
 8014fe6:	f7eb fb27 	bl	8000638 <__aeabi_dmul>
 8014fea:	a357      	add	r3, pc, #348	@ (adr r3, 8015148 <__ieee754_pow+0xa60>)
 8014fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ff0:	f7eb f96c 	bl	80002cc <__adddf3>
 8014ff4:	4622      	mov	r2, r4
 8014ff6:	462b      	mov	r3, r5
 8014ff8:	f7eb fb1e 	bl	8000638 <__aeabi_dmul>
 8014ffc:	4602      	mov	r2, r0
 8014ffe:	460b      	mov	r3, r1
 8015000:	4640      	mov	r0, r8
 8015002:	4649      	mov	r1, r9
 8015004:	f7eb f960 	bl	80002c8 <__aeabi_dsub>
 8015008:	4604      	mov	r4, r0
 801500a:	460d      	mov	r5, r1
 801500c:	4602      	mov	r2, r0
 801500e:	460b      	mov	r3, r1
 8015010:	4640      	mov	r0, r8
 8015012:	4649      	mov	r1, r9
 8015014:	f7eb fb10 	bl	8000638 <__aeabi_dmul>
 8015018:	2200      	movs	r2, #0
 801501a:	e9cd 0100 	strd	r0, r1, [sp]
 801501e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8015022:	4620      	mov	r0, r4
 8015024:	4629      	mov	r1, r5
 8015026:	f7eb f94f 	bl	80002c8 <__aeabi_dsub>
 801502a:	4602      	mov	r2, r0
 801502c:	460b      	mov	r3, r1
 801502e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015032:	f7eb fc2b 	bl	800088c <__aeabi_ddiv>
 8015036:	4632      	mov	r2, r6
 8015038:	4604      	mov	r4, r0
 801503a:	460d      	mov	r5, r1
 801503c:	463b      	mov	r3, r7
 801503e:	4640      	mov	r0, r8
 8015040:	4649      	mov	r1, r9
 8015042:	f7eb faf9 	bl	8000638 <__aeabi_dmul>
 8015046:	4632      	mov	r2, r6
 8015048:	463b      	mov	r3, r7
 801504a:	f7eb f93f 	bl	80002cc <__adddf3>
 801504e:	4602      	mov	r2, r0
 8015050:	460b      	mov	r3, r1
 8015052:	4620      	mov	r0, r4
 8015054:	4629      	mov	r1, r5
 8015056:	f7eb f937 	bl	80002c8 <__aeabi_dsub>
 801505a:	4642      	mov	r2, r8
 801505c:	464b      	mov	r3, r9
 801505e:	f7eb f933 	bl	80002c8 <__aeabi_dsub>
 8015062:	460b      	mov	r3, r1
 8015064:	4602      	mov	r2, r0
 8015066:	493b      	ldr	r1, [pc, #236]	@ (8015154 <__ieee754_pow+0xa6c>)
 8015068:	2000      	movs	r0, #0
 801506a:	f7eb f92d 	bl	80002c8 <__aeabi_dsub>
 801506e:	ec41 0b10 	vmov	d0, r0, r1
 8015072:	ee10 3a90 	vmov	r3, s1
 8015076:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 801507a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801507e:	da30      	bge.n	80150e2 <__ieee754_pow+0x9fa>
 8015080:	4650      	mov	r0, sl
 8015082:	f000 fb71 	bl	8015768 <scalbn>
 8015086:	ec51 0b10 	vmov	r0, r1, d0
 801508a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801508e:	f7ff bbd2 	b.w	8014836 <__ieee754_pow+0x14e>
 8015092:	4c31      	ldr	r4, [pc, #196]	@ (8015158 <__ieee754_pow+0xa70>)
 8015094:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8015098:	42a3      	cmp	r3, r4
 801509a:	d91a      	bls.n	80150d2 <__ieee754_pow+0x9ea>
 801509c:	4b2f      	ldr	r3, [pc, #188]	@ (801515c <__ieee754_pow+0xa74>)
 801509e:	440b      	add	r3, r1
 80150a0:	4303      	orrs	r3, r0
 80150a2:	d009      	beq.n	80150b8 <__ieee754_pow+0x9d0>
 80150a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80150a8:	2200      	movs	r2, #0
 80150aa:	2300      	movs	r3, #0
 80150ac:	f7eb fd36 	bl	8000b1c <__aeabi_dcmplt>
 80150b0:	3800      	subs	r0, #0
 80150b2:	bf18      	it	ne
 80150b4:	2001      	movne	r0, #1
 80150b6:	e42b      	b.n	8014910 <__ieee754_pow+0x228>
 80150b8:	4642      	mov	r2, r8
 80150ba:	464b      	mov	r3, r9
 80150bc:	f7eb f904 	bl	80002c8 <__aeabi_dsub>
 80150c0:	4632      	mov	r2, r6
 80150c2:	463b      	mov	r3, r7
 80150c4:	f7eb fd3e 	bl	8000b44 <__aeabi_dcmpge>
 80150c8:	2800      	cmp	r0, #0
 80150ca:	d1eb      	bne.n	80150a4 <__ieee754_pow+0x9bc>
 80150cc:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 801516c <__ieee754_pow+0xa84>
 80150d0:	e6f7      	b.n	8014ec2 <__ieee754_pow+0x7da>
 80150d2:	469a      	mov	sl, r3
 80150d4:	4b22      	ldr	r3, [pc, #136]	@ (8015160 <__ieee754_pow+0xa78>)
 80150d6:	459a      	cmp	sl, r3
 80150d8:	f63f aef3 	bhi.w	8014ec2 <__ieee754_pow+0x7da>
 80150dc:	f8dd a010 	ldr.w	sl, [sp, #16]
 80150e0:	e715      	b.n	8014f0e <__ieee754_pow+0x826>
 80150e2:	ec51 0b10 	vmov	r0, r1, d0
 80150e6:	4619      	mov	r1, r3
 80150e8:	e7cf      	b.n	801508a <__ieee754_pow+0x9a2>
 80150ea:	491a      	ldr	r1, [pc, #104]	@ (8015154 <__ieee754_pow+0xa6c>)
 80150ec:	2000      	movs	r0, #0
 80150ee:	f7ff bb18 	b.w	8014722 <__ieee754_pow+0x3a>
 80150f2:	2000      	movs	r0, #0
 80150f4:	2100      	movs	r1, #0
 80150f6:	f7ff bb14 	b.w	8014722 <__ieee754_pow+0x3a>
 80150fa:	4630      	mov	r0, r6
 80150fc:	4639      	mov	r1, r7
 80150fe:	f7ff bb10 	b.w	8014722 <__ieee754_pow+0x3a>
 8015102:	460c      	mov	r4, r1
 8015104:	f7ff bb5e 	b.w	80147c4 <__ieee754_pow+0xdc>
 8015108:	2400      	movs	r4, #0
 801510a:	f7ff bb49 	b.w	80147a0 <__ieee754_pow+0xb8>
 801510e:	bf00      	nop
 8015110:	00000000 	.word	0x00000000
 8015114:	3fe62e43 	.word	0x3fe62e43
 8015118:	fefa39ef 	.word	0xfefa39ef
 801511c:	3fe62e42 	.word	0x3fe62e42
 8015120:	0ca86c39 	.word	0x0ca86c39
 8015124:	be205c61 	.word	0xbe205c61
 8015128:	72bea4d0 	.word	0x72bea4d0
 801512c:	3e663769 	.word	0x3e663769
 8015130:	c5d26bf1 	.word	0xc5d26bf1
 8015134:	3ebbbd41 	.word	0x3ebbbd41
 8015138:	af25de2c 	.word	0xaf25de2c
 801513c:	3f11566a 	.word	0x3f11566a
 8015140:	16bebd93 	.word	0x16bebd93
 8015144:	3f66c16c 	.word	0x3f66c16c
 8015148:	5555553e 	.word	0x5555553e
 801514c:	3fc55555 	.word	0x3fc55555
 8015150:	fff00000 	.word	0xfff00000
 8015154:	3ff00000 	.word	0x3ff00000
 8015158:	4090cbff 	.word	0x4090cbff
 801515c:	3f6f3400 	.word	0x3f6f3400
 8015160:	3fe00000 	.word	0x3fe00000
 8015164:	652b82fe 	.word	0x652b82fe
 8015168:	3c971547 	.word	0x3c971547
 801516c:	4090cc00 	.word	0x4090cc00

08015170 <__ieee754_rem_pio2>:
 8015170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015174:	ec57 6b10 	vmov	r6, r7, d0
 8015178:	4bc5      	ldr	r3, [pc, #788]	@ (8015490 <__ieee754_rem_pio2+0x320>)
 801517a:	b08d      	sub	sp, #52	@ 0x34
 801517c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8015180:	4598      	cmp	r8, r3
 8015182:	4604      	mov	r4, r0
 8015184:	9704      	str	r7, [sp, #16]
 8015186:	d807      	bhi.n	8015198 <__ieee754_rem_pio2+0x28>
 8015188:	2200      	movs	r2, #0
 801518a:	2300      	movs	r3, #0
 801518c:	ed80 0b00 	vstr	d0, [r0]
 8015190:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8015194:	2500      	movs	r5, #0
 8015196:	e028      	b.n	80151ea <__ieee754_rem_pio2+0x7a>
 8015198:	4bbe      	ldr	r3, [pc, #760]	@ (8015494 <__ieee754_rem_pio2+0x324>)
 801519a:	4598      	cmp	r8, r3
 801519c:	d878      	bhi.n	8015290 <__ieee754_rem_pio2+0x120>
 801519e:	9b04      	ldr	r3, [sp, #16]
 80151a0:	4dbd      	ldr	r5, [pc, #756]	@ (8015498 <__ieee754_rem_pio2+0x328>)
 80151a2:	2b00      	cmp	r3, #0
 80151a4:	4630      	mov	r0, r6
 80151a6:	a3ac      	add	r3, pc, #688	@ (adr r3, 8015458 <__ieee754_rem_pio2+0x2e8>)
 80151a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80151ac:	4639      	mov	r1, r7
 80151ae:	dd38      	ble.n	8015222 <__ieee754_rem_pio2+0xb2>
 80151b0:	f7eb f88a 	bl	80002c8 <__aeabi_dsub>
 80151b4:	45a8      	cmp	r8, r5
 80151b6:	4606      	mov	r6, r0
 80151b8:	460f      	mov	r7, r1
 80151ba:	d01a      	beq.n	80151f2 <__ieee754_rem_pio2+0x82>
 80151bc:	a3a8      	add	r3, pc, #672	@ (adr r3, 8015460 <__ieee754_rem_pio2+0x2f0>)
 80151be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80151c2:	f7eb f881 	bl	80002c8 <__aeabi_dsub>
 80151c6:	4602      	mov	r2, r0
 80151c8:	460b      	mov	r3, r1
 80151ca:	4680      	mov	r8, r0
 80151cc:	4689      	mov	r9, r1
 80151ce:	4630      	mov	r0, r6
 80151d0:	4639      	mov	r1, r7
 80151d2:	f7eb f879 	bl	80002c8 <__aeabi_dsub>
 80151d6:	a3a2      	add	r3, pc, #648	@ (adr r3, 8015460 <__ieee754_rem_pio2+0x2f0>)
 80151d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80151dc:	f7eb f874 	bl	80002c8 <__aeabi_dsub>
 80151e0:	e9c4 8900 	strd	r8, r9, [r4]
 80151e4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80151e8:	2501      	movs	r5, #1
 80151ea:	4628      	mov	r0, r5
 80151ec:	b00d      	add	sp, #52	@ 0x34
 80151ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80151f2:	a39d      	add	r3, pc, #628	@ (adr r3, 8015468 <__ieee754_rem_pio2+0x2f8>)
 80151f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80151f8:	f7eb f866 	bl	80002c8 <__aeabi_dsub>
 80151fc:	a39c      	add	r3, pc, #624	@ (adr r3, 8015470 <__ieee754_rem_pio2+0x300>)
 80151fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015202:	4606      	mov	r6, r0
 8015204:	460f      	mov	r7, r1
 8015206:	f7eb f85f 	bl	80002c8 <__aeabi_dsub>
 801520a:	4602      	mov	r2, r0
 801520c:	460b      	mov	r3, r1
 801520e:	4680      	mov	r8, r0
 8015210:	4689      	mov	r9, r1
 8015212:	4630      	mov	r0, r6
 8015214:	4639      	mov	r1, r7
 8015216:	f7eb f857 	bl	80002c8 <__aeabi_dsub>
 801521a:	a395      	add	r3, pc, #596	@ (adr r3, 8015470 <__ieee754_rem_pio2+0x300>)
 801521c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015220:	e7dc      	b.n	80151dc <__ieee754_rem_pio2+0x6c>
 8015222:	f7eb f853 	bl	80002cc <__adddf3>
 8015226:	45a8      	cmp	r8, r5
 8015228:	4606      	mov	r6, r0
 801522a:	460f      	mov	r7, r1
 801522c:	d018      	beq.n	8015260 <__ieee754_rem_pio2+0xf0>
 801522e:	a38c      	add	r3, pc, #560	@ (adr r3, 8015460 <__ieee754_rem_pio2+0x2f0>)
 8015230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015234:	f7eb f84a 	bl	80002cc <__adddf3>
 8015238:	4602      	mov	r2, r0
 801523a:	460b      	mov	r3, r1
 801523c:	4680      	mov	r8, r0
 801523e:	4689      	mov	r9, r1
 8015240:	4630      	mov	r0, r6
 8015242:	4639      	mov	r1, r7
 8015244:	f7eb f840 	bl	80002c8 <__aeabi_dsub>
 8015248:	a385      	add	r3, pc, #532	@ (adr r3, 8015460 <__ieee754_rem_pio2+0x2f0>)
 801524a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801524e:	f7eb f83d 	bl	80002cc <__adddf3>
 8015252:	f04f 35ff 	mov.w	r5, #4294967295
 8015256:	e9c4 8900 	strd	r8, r9, [r4]
 801525a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801525e:	e7c4      	b.n	80151ea <__ieee754_rem_pio2+0x7a>
 8015260:	a381      	add	r3, pc, #516	@ (adr r3, 8015468 <__ieee754_rem_pio2+0x2f8>)
 8015262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015266:	f7eb f831 	bl	80002cc <__adddf3>
 801526a:	a381      	add	r3, pc, #516	@ (adr r3, 8015470 <__ieee754_rem_pio2+0x300>)
 801526c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015270:	4606      	mov	r6, r0
 8015272:	460f      	mov	r7, r1
 8015274:	f7eb f82a 	bl	80002cc <__adddf3>
 8015278:	4602      	mov	r2, r0
 801527a:	460b      	mov	r3, r1
 801527c:	4680      	mov	r8, r0
 801527e:	4689      	mov	r9, r1
 8015280:	4630      	mov	r0, r6
 8015282:	4639      	mov	r1, r7
 8015284:	f7eb f820 	bl	80002c8 <__aeabi_dsub>
 8015288:	a379      	add	r3, pc, #484	@ (adr r3, 8015470 <__ieee754_rem_pio2+0x300>)
 801528a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801528e:	e7de      	b.n	801524e <__ieee754_rem_pio2+0xde>
 8015290:	4b82      	ldr	r3, [pc, #520]	@ (801549c <__ieee754_rem_pio2+0x32c>)
 8015292:	4598      	cmp	r8, r3
 8015294:	f200 80d1 	bhi.w	801543a <__ieee754_rem_pio2+0x2ca>
 8015298:	f000 f966 	bl	8015568 <fabs>
 801529c:	ec57 6b10 	vmov	r6, r7, d0
 80152a0:	a375      	add	r3, pc, #468	@ (adr r3, 8015478 <__ieee754_rem_pio2+0x308>)
 80152a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80152a6:	4630      	mov	r0, r6
 80152a8:	4639      	mov	r1, r7
 80152aa:	f7eb f9c5 	bl	8000638 <__aeabi_dmul>
 80152ae:	4b7c      	ldr	r3, [pc, #496]	@ (80154a0 <__ieee754_rem_pio2+0x330>)
 80152b0:	2200      	movs	r2, #0
 80152b2:	f7eb f80b 	bl	80002cc <__adddf3>
 80152b6:	f7eb fc6f 	bl	8000b98 <__aeabi_d2iz>
 80152ba:	4605      	mov	r5, r0
 80152bc:	f7eb f952 	bl	8000564 <__aeabi_i2d>
 80152c0:	4602      	mov	r2, r0
 80152c2:	460b      	mov	r3, r1
 80152c4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80152c8:	a363      	add	r3, pc, #396	@ (adr r3, 8015458 <__ieee754_rem_pio2+0x2e8>)
 80152ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80152ce:	f7eb f9b3 	bl	8000638 <__aeabi_dmul>
 80152d2:	4602      	mov	r2, r0
 80152d4:	460b      	mov	r3, r1
 80152d6:	4630      	mov	r0, r6
 80152d8:	4639      	mov	r1, r7
 80152da:	f7ea fff5 	bl	80002c8 <__aeabi_dsub>
 80152de:	a360      	add	r3, pc, #384	@ (adr r3, 8015460 <__ieee754_rem_pio2+0x2f0>)
 80152e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80152e4:	4682      	mov	sl, r0
 80152e6:	468b      	mov	fp, r1
 80152e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80152ec:	f7eb f9a4 	bl	8000638 <__aeabi_dmul>
 80152f0:	2d1f      	cmp	r5, #31
 80152f2:	4606      	mov	r6, r0
 80152f4:	460f      	mov	r7, r1
 80152f6:	dc0c      	bgt.n	8015312 <__ieee754_rem_pio2+0x1a2>
 80152f8:	4b6a      	ldr	r3, [pc, #424]	@ (80154a4 <__ieee754_rem_pio2+0x334>)
 80152fa:	1e6a      	subs	r2, r5, #1
 80152fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015300:	4543      	cmp	r3, r8
 8015302:	d006      	beq.n	8015312 <__ieee754_rem_pio2+0x1a2>
 8015304:	4632      	mov	r2, r6
 8015306:	463b      	mov	r3, r7
 8015308:	4650      	mov	r0, sl
 801530a:	4659      	mov	r1, fp
 801530c:	f7ea ffdc 	bl	80002c8 <__aeabi_dsub>
 8015310:	e00e      	b.n	8015330 <__ieee754_rem_pio2+0x1c0>
 8015312:	463b      	mov	r3, r7
 8015314:	4632      	mov	r2, r6
 8015316:	4650      	mov	r0, sl
 8015318:	4659      	mov	r1, fp
 801531a:	f7ea ffd5 	bl	80002c8 <__aeabi_dsub>
 801531e:	ea4f 5328 	mov.w	r3, r8, asr #20
 8015322:	9305      	str	r3, [sp, #20]
 8015324:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8015328:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 801532c:	2b10      	cmp	r3, #16
 801532e:	dc02      	bgt.n	8015336 <__ieee754_rem_pio2+0x1c6>
 8015330:	e9c4 0100 	strd	r0, r1, [r4]
 8015334:	e039      	b.n	80153aa <__ieee754_rem_pio2+0x23a>
 8015336:	a34c      	add	r3, pc, #304	@ (adr r3, 8015468 <__ieee754_rem_pio2+0x2f8>)
 8015338:	e9d3 2300 	ldrd	r2, r3, [r3]
 801533c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015340:	f7eb f97a 	bl	8000638 <__aeabi_dmul>
 8015344:	4606      	mov	r6, r0
 8015346:	460f      	mov	r7, r1
 8015348:	4602      	mov	r2, r0
 801534a:	460b      	mov	r3, r1
 801534c:	4650      	mov	r0, sl
 801534e:	4659      	mov	r1, fp
 8015350:	f7ea ffba 	bl	80002c8 <__aeabi_dsub>
 8015354:	4602      	mov	r2, r0
 8015356:	460b      	mov	r3, r1
 8015358:	4680      	mov	r8, r0
 801535a:	4689      	mov	r9, r1
 801535c:	4650      	mov	r0, sl
 801535e:	4659      	mov	r1, fp
 8015360:	f7ea ffb2 	bl	80002c8 <__aeabi_dsub>
 8015364:	4632      	mov	r2, r6
 8015366:	463b      	mov	r3, r7
 8015368:	f7ea ffae 	bl	80002c8 <__aeabi_dsub>
 801536c:	a340      	add	r3, pc, #256	@ (adr r3, 8015470 <__ieee754_rem_pio2+0x300>)
 801536e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015372:	4606      	mov	r6, r0
 8015374:	460f      	mov	r7, r1
 8015376:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801537a:	f7eb f95d 	bl	8000638 <__aeabi_dmul>
 801537e:	4632      	mov	r2, r6
 8015380:	463b      	mov	r3, r7
 8015382:	f7ea ffa1 	bl	80002c8 <__aeabi_dsub>
 8015386:	4602      	mov	r2, r0
 8015388:	460b      	mov	r3, r1
 801538a:	4606      	mov	r6, r0
 801538c:	460f      	mov	r7, r1
 801538e:	4640      	mov	r0, r8
 8015390:	4649      	mov	r1, r9
 8015392:	f7ea ff99 	bl	80002c8 <__aeabi_dsub>
 8015396:	9a05      	ldr	r2, [sp, #20]
 8015398:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801539c:	1ad3      	subs	r3, r2, r3
 801539e:	2b31      	cmp	r3, #49	@ 0x31
 80153a0:	dc20      	bgt.n	80153e4 <__ieee754_rem_pio2+0x274>
 80153a2:	e9c4 0100 	strd	r0, r1, [r4]
 80153a6:	46c2      	mov	sl, r8
 80153a8:	46cb      	mov	fp, r9
 80153aa:	e9d4 8900 	ldrd	r8, r9, [r4]
 80153ae:	4650      	mov	r0, sl
 80153b0:	4642      	mov	r2, r8
 80153b2:	464b      	mov	r3, r9
 80153b4:	4659      	mov	r1, fp
 80153b6:	f7ea ff87 	bl	80002c8 <__aeabi_dsub>
 80153ba:	463b      	mov	r3, r7
 80153bc:	4632      	mov	r2, r6
 80153be:	f7ea ff83 	bl	80002c8 <__aeabi_dsub>
 80153c2:	9b04      	ldr	r3, [sp, #16]
 80153c4:	2b00      	cmp	r3, #0
 80153c6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80153ca:	f6bf af0e 	bge.w	80151ea <__ieee754_rem_pio2+0x7a>
 80153ce:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 80153d2:	6063      	str	r3, [r4, #4]
 80153d4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80153d8:	f8c4 8000 	str.w	r8, [r4]
 80153dc:	60a0      	str	r0, [r4, #8]
 80153de:	60e3      	str	r3, [r4, #12]
 80153e0:	426d      	negs	r5, r5
 80153e2:	e702      	b.n	80151ea <__ieee754_rem_pio2+0x7a>
 80153e4:	a326      	add	r3, pc, #152	@ (adr r3, 8015480 <__ieee754_rem_pio2+0x310>)
 80153e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80153ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80153ee:	f7eb f923 	bl	8000638 <__aeabi_dmul>
 80153f2:	4606      	mov	r6, r0
 80153f4:	460f      	mov	r7, r1
 80153f6:	4602      	mov	r2, r0
 80153f8:	460b      	mov	r3, r1
 80153fa:	4640      	mov	r0, r8
 80153fc:	4649      	mov	r1, r9
 80153fe:	f7ea ff63 	bl	80002c8 <__aeabi_dsub>
 8015402:	4602      	mov	r2, r0
 8015404:	460b      	mov	r3, r1
 8015406:	4682      	mov	sl, r0
 8015408:	468b      	mov	fp, r1
 801540a:	4640      	mov	r0, r8
 801540c:	4649      	mov	r1, r9
 801540e:	f7ea ff5b 	bl	80002c8 <__aeabi_dsub>
 8015412:	4632      	mov	r2, r6
 8015414:	463b      	mov	r3, r7
 8015416:	f7ea ff57 	bl	80002c8 <__aeabi_dsub>
 801541a:	a31b      	add	r3, pc, #108	@ (adr r3, 8015488 <__ieee754_rem_pio2+0x318>)
 801541c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015420:	4606      	mov	r6, r0
 8015422:	460f      	mov	r7, r1
 8015424:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015428:	f7eb f906 	bl	8000638 <__aeabi_dmul>
 801542c:	4632      	mov	r2, r6
 801542e:	463b      	mov	r3, r7
 8015430:	f7ea ff4a 	bl	80002c8 <__aeabi_dsub>
 8015434:	4606      	mov	r6, r0
 8015436:	460f      	mov	r7, r1
 8015438:	e764      	b.n	8015304 <__ieee754_rem_pio2+0x194>
 801543a:	4b1b      	ldr	r3, [pc, #108]	@ (80154a8 <__ieee754_rem_pio2+0x338>)
 801543c:	4598      	cmp	r8, r3
 801543e:	d935      	bls.n	80154ac <__ieee754_rem_pio2+0x33c>
 8015440:	4632      	mov	r2, r6
 8015442:	463b      	mov	r3, r7
 8015444:	4630      	mov	r0, r6
 8015446:	4639      	mov	r1, r7
 8015448:	f7ea ff3e 	bl	80002c8 <__aeabi_dsub>
 801544c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8015450:	e9c4 0100 	strd	r0, r1, [r4]
 8015454:	e69e      	b.n	8015194 <__ieee754_rem_pio2+0x24>
 8015456:	bf00      	nop
 8015458:	54400000 	.word	0x54400000
 801545c:	3ff921fb 	.word	0x3ff921fb
 8015460:	1a626331 	.word	0x1a626331
 8015464:	3dd0b461 	.word	0x3dd0b461
 8015468:	1a600000 	.word	0x1a600000
 801546c:	3dd0b461 	.word	0x3dd0b461
 8015470:	2e037073 	.word	0x2e037073
 8015474:	3ba3198a 	.word	0x3ba3198a
 8015478:	6dc9c883 	.word	0x6dc9c883
 801547c:	3fe45f30 	.word	0x3fe45f30
 8015480:	2e000000 	.word	0x2e000000
 8015484:	3ba3198a 	.word	0x3ba3198a
 8015488:	252049c1 	.word	0x252049c1
 801548c:	397b839a 	.word	0x397b839a
 8015490:	3fe921fb 	.word	0x3fe921fb
 8015494:	4002d97b 	.word	0x4002d97b
 8015498:	3ff921fb 	.word	0x3ff921fb
 801549c:	413921fb 	.word	0x413921fb
 80154a0:	3fe00000 	.word	0x3fe00000
 80154a4:	08016640 	.word	0x08016640
 80154a8:	7fefffff 	.word	0x7fefffff
 80154ac:	ea4f 5528 	mov.w	r5, r8, asr #20
 80154b0:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 80154b4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 80154b8:	4630      	mov	r0, r6
 80154ba:	460f      	mov	r7, r1
 80154bc:	f7eb fb6c 	bl	8000b98 <__aeabi_d2iz>
 80154c0:	f7eb f850 	bl	8000564 <__aeabi_i2d>
 80154c4:	4602      	mov	r2, r0
 80154c6:	460b      	mov	r3, r1
 80154c8:	4630      	mov	r0, r6
 80154ca:	4639      	mov	r1, r7
 80154cc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80154d0:	f7ea fefa 	bl	80002c8 <__aeabi_dsub>
 80154d4:	4b22      	ldr	r3, [pc, #136]	@ (8015560 <__ieee754_rem_pio2+0x3f0>)
 80154d6:	2200      	movs	r2, #0
 80154d8:	f7eb f8ae 	bl	8000638 <__aeabi_dmul>
 80154dc:	460f      	mov	r7, r1
 80154de:	4606      	mov	r6, r0
 80154e0:	f7eb fb5a 	bl	8000b98 <__aeabi_d2iz>
 80154e4:	f7eb f83e 	bl	8000564 <__aeabi_i2d>
 80154e8:	4602      	mov	r2, r0
 80154ea:	460b      	mov	r3, r1
 80154ec:	4630      	mov	r0, r6
 80154ee:	4639      	mov	r1, r7
 80154f0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80154f4:	f7ea fee8 	bl	80002c8 <__aeabi_dsub>
 80154f8:	4b19      	ldr	r3, [pc, #100]	@ (8015560 <__ieee754_rem_pio2+0x3f0>)
 80154fa:	2200      	movs	r2, #0
 80154fc:	f7eb f89c 	bl	8000638 <__aeabi_dmul>
 8015500:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8015504:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8015508:	f04f 0803 	mov.w	r8, #3
 801550c:	2600      	movs	r6, #0
 801550e:	2700      	movs	r7, #0
 8015510:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8015514:	4632      	mov	r2, r6
 8015516:	463b      	mov	r3, r7
 8015518:	46c2      	mov	sl, r8
 801551a:	f108 38ff 	add.w	r8, r8, #4294967295
 801551e:	f7eb faf3 	bl	8000b08 <__aeabi_dcmpeq>
 8015522:	2800      	cmp	r0, #0
 8015524:	d1f4      	bne.n	8015510 <__ieee754_rem_pio2+0x3a0>
 8015526:	4b0f      	ldr	r3, [pc, #60]	@ (8015564 <__ieee754_rem_pio2+0x3f4>)
 8015528:	9301      	str	r3, [sp, #4]
 801552a:	2302      	movs	r3, #2
 801552c:	9300      	str	r3, [sp, #0]
 801552e:	462a      	mov	r2, r5
 8015530:	4653      	mov	r3, sl
 8015532:	4621      	mov	r1, r4
 8015534:	a806      	add	r0, sp, #24
 8015536:	f000 f9d3 	bl	80158e0 <__kernel_rem_pio2>
 801553a:	9b04      	ldr	r3, [sp, #16]
 801553c:	2b00      	cmp	r3, #0
 801553e:	4605      	mov	r5, r0
 8015540:	f6bf ae53 	bge.w	80151ea <__ieee754_rem_pio2+0x7a>
 8015544:	e9d4 2100 	ldrd	r2, r1, [r4]
 8015548:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801554c:	e9c4 2300 	strd	r2, r3, [r4]
 8015550:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8015554:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8015558:	e9c4 2302 	strd	r2, r3, [r4, #8]
 801555c:	e740      	b.n	80153e0 <__ieee754_rem_pio2+0x270>
 801555e:	bf00      	nop
 8015560:	41700000 	.word	0x41700000
 8015564:	080166c0 	.word	0x080166c0

08015568 <fabs>:
 8015568:	ec51 0b10 	vmov	r0, r1, d0
 801556c:	4602      	mov	r2, r0
 801556e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8015572:	ec43 2b10 	vmov	d0, r2, r3
 8015576:	4770      	bx	lr

08015578 <__ieee754_acosf>:
 8015578:	b508      	push	{r3, lr}
 801557a:	ee10 3a10 	vmov	r3, s0
 801557e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8015582:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8015586:	ed2d 8b0c 	vpush	{d8-d13}
 801558a:	d10a      	bne.n	80155a2 <__ieee754_acosf+0x2a>
 801558c:	ed9f 0a65 	vldr	s0, [pc, #404]	@ 8015724 <__ieee754_acosf+0x1ac>
 8015590:	eddf 7a65 	vldr	s15, [pc, #404]	@ 8015728 <__ieee754_acosf+0x1b0>
 8015594:	2b00      	cmp	r3, #0
 8015596:	bfc8      	it	gt
 8015598:	eeb0 0a67 	vmovgt.f32	s0, s15
 801559c:	ecbd 8b0c 	vpop	{d8-d13}
 80155a0:	bd08      	pop	{r3, pc}
 80155a2:	d904      	bls.n	80155ae <__ieee754_acosf+0x36>
 80155a4:	ee30 8a40 	vsub.f32	s16, s0, s0
 80155a8:	ee88 0a08 	vdiv.f32	s0, s16, s16
 80155ac:	e7f6      	b.n	801559c <__ieee754_acosf+0x24>
 80155ae:	f1b2 5f7c 	cmp.w	r2, #1056964608	@ 0x3f000000
 80155b2:	d23c      	bcs.n	801562e <__ieee754_acosf+0xb6>
 80155b4:	f1b2 5f0c 	cmp.w	r2, #587202560	@ 0x23000000
 80155b8:	f240 80b1 	bls.w	801571e <__ieee754_acosf+0x1a6>
 80155bc:	ee60 7a00 	vmul.f32	s15, s0, s0
 80155c0:	eddf 6a5a 	vldr	s13, [pc, #360]	@ 801572c <__ieee754_acosf+0x1b4>
 80155c4:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8015730 <__ieee754_acosf+0x1b8>
 80155c8:	ed9f 6a5a 	vldr	s12, [pc, #360]	@ 8015734 <__ieee754_acosf+0x1bc>
 80155cc:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80155d0:	eddf 6a59 	vldr	s13, [pc, #356]	@ 8015738 <__ieee754_acosf+0x1c0>
 80155d4:	eee7 6a27 	vfma.f32	s13, s14, s15
 80155d8:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 801573c <__ieee754_acosf+0x1c4>
 80155dc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80155e0:	eddf 6a57 	vldr	s13, [pc, #348]	@ 8015740 <__ieee754_acosf+0x1c8>
 80155e4:	eee7 6a27 	vfma.f32	s13, s14, s15
 80155e8:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8015744 <__ieee754_acosf+0x1cc>
 80155ec:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80155f0:	eddf 6a55 	vldr	s13, [pc, #340]	@ 8015748 <__ieee754_acosf+0x1d0>
 80155f4:	eea7 6aa6 	vfma.f32	s12, s15, s13
 80155f8:	eddf 6a54 	vldr	s13, [pc, #336]	@ 801574c <__ieee754_acosf+0x1d4>
 80155fc:	eee6 6a27 	vfma.f32	s13, s12, s15
 8015600:	ed9f 6a53 	vldr	s12, [pc, #332]	@ 8015750 <__ieee754_acosf+0x1d8>
 8015604:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8015608:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801560c:	eee6 6a27 	vfma.f32	s13, s12, s15
 8015610:	ee27 7a27 	vmul.f32	s14, s14, s15
 8015614:	eddf 7a4f 	vldr	s15, [pc, #316]	@ 8015754 <__ieee754_acosf+0x1dc>
 8015618:	ee87 6a26 	vdiv.f32	s12, s14, s13
 801561c:	eee0 7a46 	vfms.f32	s15, s0, s12
 8015620:	ee70 7a67 	vsub.f32	s15, s0, s15
 8015624:	ed9f 0a4c 	vldr	s0, [pc, #304]	@ 8015758 <__ieee754_acosf+0x1e0>
 8015628:	ee30 0a67 	vsub.f32	s0, s0, s15
 801562c:	e7b6      	b.n	801559c <__ieee754_acosf+0x24>
 801562e:	2b00      	cmp	r3, #0
 8015630:	eddf da3e 	vldr	s27, [pc, #248]	@ 801572c <__ieee754_acosf+0x1b4>
 8015634:	eddf ca3e 	vldr	s25, [pc, #248]	@ 8015730 <__ieee754_acosf+0x1b8>
 8015638:	ed9f ca3f 	vldr	s24, [pc, #252]	@ 8015738 <__ieee754_acosf+0x1c0>
 801563c:	eddf ba3f 	vldr	s23, [pc, #252]	@ 801573c <__ieee754_acosf+0x1c4>
 8015640:	ed9f ba3f 	vldr	s22, [pc, #252]	@ 8015740 <__ieee754_acosf+0x1c8>
 8015644:	eddf 8a3f 	vldr	s17, [pc, #252]	@ 8015744 <__ieee754_acosf+0x1cc>
 8015648:	ed9f da3f 	vldr	s26, [pc, #252]	@ 8015748 <__ieee754_acosf+0x1d0>
 801564c:	eddf aa39 	vldr	s21, [pc, #228]	@ 8015734 <__ieee754_acosf+0x1bc>
 8015650:	ed9f aa3e 	vldr	s20, [pc, #248]	@ 801574c <__ieee754_acosf+0x1d4>
 8015654:	eddf 9a3e 	vldr	s19, [pc, #248]	@ 8015750 <__ieee754_acosf+0x1d8>
 8015658:	eeb7 9a00 	vmov.f32	s18, #112	@ 0x3f800000  1.0
 801565c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8015660:	da28      	bge.n	80156b4 <__ieee754_acosf+0x13c>
 8015662:	ee30 8a09 	vadd.f32	s16, s0, s18
 8015666:	ee28 0a27 	vmul.f32	s0, s16, s15
 801566a:	eee0 ca2d 	vfma.f32	s25, s0, s27
 801566e:	eee0 aa0d 	vfma.f32	s21, s0, s26
 8015672:	eeac ca80 	vfma.f32	s24, s25, s0
 8015676:	eeaa aa80 	vfma.f32	s20, s21, s0
 801567a:	eeec ba00 	vfma.f32	s23, s24, s0
 801567e:	eeea 9a00 	vfma.f32	s19, s20, s0
 8015682:	eeab ba80 	vfma.f32	s22, s23, s0
 8015686:	eea9 9a80 	vfma.f32	s18, s19, s0
 801568a:	eeeb 8a00 	vfma.f32	s17, s22, s0
 801568e:	ee68 8a80 	vmul.f32	s17, s17, s0
 8015692:	f7fe fe25 	bl	80142e0 <__ieee754_sqrtf>
 8015696:	ee88 7a89 	vdiv.f32	s14, s17, s18
 801569a:	eddf 7a30 	vldr	s15, [pc, #192]	@ 801575c <__ieee754_acosf+0x1e4>
 801569e:	eee0 7a07 	vfma.f32	s15, s0, s14
 80156a2:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80156a6:	ee77 7a80 	vadd.f32	s15, s15, s0
 80156aa:	ed9f 0a2d 	vldr	s0, [pc, #180]	@ 8015760 <__ieee754_acosf+0x1e8>
 80156ae:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80156b2:	e773      	b.n	801559c <__ieee754_acosf+0x24>
 80156b4:	ee39 8a40 	vsub.f32	s16, s18, s0
 80156b8:	ee28 8a27 	vmul.f32	s16, s16, s15
 80156bc:	eeb0 0a48 	vmov.f32	s0, s16
 80156c0:	f7fe fe0e 	bl	80142e0 <__ieee754_sqrtf>
 80156c4:	eee8 ca2d 	vfma.f32	s25, s16, s27
 80156c8:	eee8 aa0d 	vfma.f32	s21, s16, s26
 80156cc:	eeac ca88 	vfma.f32	s24, s25, s16
 80156d0:	eeaa aa88 	vfma.f32	s20, s21, s16
 80156d4:	eeec ba08 	vfma.f32	s23, s24, s16
 80156d8:	ee10 3a10 	vmov	r3, s0
 80156dc:	eeab ba88 	vfma.f32	s22, s23, s16
 80156e0:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80156e4:	f023 030f 	bic.w	r3, r3, #15
 80156e8:	eeea 9a08 	vfma.f32	s19, s20, s16
 80156ec:	ee07 3a90 	vmov	s15, r3
 80156f0:	eeeb 8a08 	vfma.f32	s17, s22, s16
 80156f4:	eeb0 6a48 	vmov.f32	s12, s16
 80156f8:	eea7 6ae7 	vfms.f32	s12, s15, s15
 80156fc:	eea9 9a88 	vfma.f32	s18, s19, s16
 8015700:	ee70 6a27 	vadd.f32	s13, s0, s15
 8015704:	ee68 8a88 	vmul.f32	s17, s17, s16
 8015708:	ee86 7a26 	vdiv.f32	s14, s12, s13
 801570c:	eec8 6a89 	vdiv.f32	s13, s17, s18
 8015710:	eea0 7a26 	vfma.f32	s14, s0, s13
 8015714:	ee37 0a87 	vadd.f32	s0, s15, s14
 8015718:	ee30 0a00 	vadd.f32	s0, s0, s0
 801571c:	e73e      	b.n	801559c <__ieee754_acosf+0x24>
 801571e:	ed9f 0a11 	vldr	s0, [pc, #68]	@ 8015764 <__ieee754_acosf+0x1ec>
 8015722:	e73b      	b.n	801559c <__ieee754_acosf+0x24>
 8015724:	40490fdb 	.word	0x40490fdb
 8015728:	00000000 	.word	0x00000000
 801572c:	3811ef08 	.word	0x3811ef08
 8015730:	3a4f7f04 	.word	0x3a4f7f04
 8015734:	bf303361 	.word	0xbf303361
 8015738:	bd241146 	.word	0xbd241146
 801573c:	3e4e0aa8 	.word	0x3e4e0aa8
 8015740:	bea6b090 	.word	0xbea6b090
 8015744:	3e2aaaab 	.word	0x3e2aaaab
 8015748:	3d9dc62e 	.word	0x3d9dc62e
 801574c:	4001572d 	.word	0x4001572d
 8015750:	c019d139 	.word	0xc019d139
 8015754:	33a22168 	.word	0x33a22168
 8015758:	3fc90fda 	.word	0x3fc90fda
 801575c:	b3a22168 	.word	0xb3a22168
 8015760:	40490fda 	.word	0x40490fda
 8015764:	3fc90fdb 	.word	0x3fc90fdb

08015768 <scalbn>:
 8015768:	b570      	push	{r4, r5, r6, lr}
 801576a:	ec55 4b10 	vmov	r4, r5, d0
 801576e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8015772:	4606      	mov	r6, r0
 8015774:	462b      	mov	r3, r5
 8015776:	b991      	cbnz	r1, 801579e <scalbn+0x36>
 8015778:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801577c:	4323      	orrs	r3, r4
 801577e:	d03d      	beq.n	80157fc <scalbn+0x94>
 8015780:	4b35      	ldr	r3, [pc, #212]	@ (8015858 <scalbn+0xf0>)
 8015782:	4620      	mov	r0, r4
 8015784:	4629      	mov	r1, r5
 8015786:	2200      	movs	r2, #0
 8015788:	f7ea ff56 	bl	8000638 <__aeabi_dmul>
 801578c:	4b33      	ldr	r3, [pc, #204]	@ (801585c <scalbn+0xf4>)
 801578e:	429e      	cmp	r6, r3
 8015790:	4604      	mov	r4, r0
 8015792:	460d      	mov	r5, r1
 8015794:	da0f      	bge.n	80157b6 <scalbn+0x4e>
 8015796:	a328      	add	r3, pc, #160	@ (adr r3, 8015838 <scalbn+0xd0>)
 8015798:	e9d3 2300 	ldrd	r2, r3, [r3]
 801579c:	e01e      	b.n	80157dc <scalbn+0x74>
 801579e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80157a2:	4291      	cmp	r1, r2
 80157a4:	d10b      	bne.n	80157be <scalbn+0x56>
 80157a6:	4622      	mov	r2, r4
 80157a8:	4620      	mov	r0, r4
 80157aa:	4629      	mov	r1, r5
 80157ac:	f7ea fd8e 	bl	80002cc <__adddf3>
 80157b0:	4604      	mov	r4, r0
 80157b2:	460d      	mov	r5, r1
 80157b4:	e022      	b.n	80157fc <scalbn+0x94>
 80157b6:	460b      	mov	r3, r1
 80157b8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80157bc:	3936      	subs	r1, #54	@ 0x36
 80157be:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80157c2:	4296      	cmp	r6, r2
 80157c4:	dd0d      	ble.n	80157e2 <scalbn+0x7a>
 80157c6:	2d00      	cmp	r5, #0
 80157c8:	a11d      	add	r1, pc, #116	@ (adr r1, 8015840 <scalbn+0xd8>)
 80157ca:	e9d1 0100 	ldrd	r0, r1, [r1]
 80157ce:	da02      	bge.n	80157d6 <scalbn+0x6e>
 80157d0:	a11d      	add	r1, pc, #116	@ (adr r1, 8015848 <scalbn+0xe0>)
 80157d2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80157d6:	a31a      	add	r3, pc, #104	@ (adr r3, 8015840 <scalbn+0xd8>)
 80157d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80157dc:	f7ea ff2c 	bl	8000638 <__aeabi_dmul>
 80157e0:	e7e6      	b.n	80157b0 <scalbn+0x48>
 80157e2:	1872      	adds	r2, r6, r1
 80157e4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80157e8:	428a      	cmp	r2, r1
 80157ea:	dcec      	bgt.n	80157c6 <scalbn+0x5e>
 80157ec:	2a00      	cmp	r2, #0
 80157ee:	dd08      	ble.n	8015802 <scalbn+0x9a>
 80157f0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80157f4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80157f8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80157fc:	ec45 4b10 	vmov	d0, r4, r5
 8015800:	bd70      	pop	{r4, r5, r6, pc}
 8015802:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8015806:	da08      	bge.n	801581a <scalbn+0xb2>
 8015808:	2d00      	cmp	r5, #0
 801580a:	a10b      	add	r1, pc, #44	@ (adr r1, 8015838 <scalbn+0xd0>)
 801580c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015810:	dac1      	bge.n	8015796 <scalbn+0x2e>
 8015812:	a10f      	add	r1, pc, #60	@ (adr r1, 8015850 <scalbn+0xe8>)
 8015814:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015818:	e7bd      	b.n	8015796 <scalbn+0x2e>
 801581a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 801581e:	3236      	adds	r2, #54	@ 0x36
 8015820:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8015824:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8015828:	4620      	mov	r0, r4
 801582a:	4b0d      	ldr	r3, [pc, #52]	@ (8015860 <scalbn+0xf8>)
 801582c:	4629      	mov	r1, r5
 801582e:	2200      	movs	r2, #0
 8015830:	e7d4      	b.n	80157dc <scalbn+0x74>
 8015832:	bf00      	nop
 8015834:	f3af 8000 	nop.w
 8015838:	c2f8f359 	.word	0xc2f8f359
 801583c:	01a56e1f 	.word	0x01a56e1f
 8015840:	8800759c 	.word	0x8800759c
 8015844:	7e37e43c 	.word	0x7e37e43c
 8015848:	8800759c 	.word	0x8800759c
 801584c:	fe37e43c 	.word	0xfe37e43c
 8015850:	c2f8f359 	.word	0xc2f8f359
 8015854:	81a56e1f 	.word	0x81a56e1f
 8015858:	43500000 	.word	0x43500000
 801585c:	ffff3cb0 	.word	0xffff3cb0
 8015860:	3c900000 	.word	0x3c900000

08015864 <with_errno>:
 8015864:	b510      	push	{r4, lr}
 8015866:	ed2d 8b02 	vpush	{d8}
 801586a:	eeb0 8a40 	vmov.f32	s16, s0
 801586e:	eef0 8a60 	vmov.f32	s17, s1
 8015872:	4604      	mov	r4, r0
 8015874:	f7fa fc06 	bl	8010084 <__errno>
 8015878:	eeb0 0a48 	vmov.f32	s0, s16
 801587c:	eef0 0a68 	vmov.f32	s1, s17
 8015880:	ecbd 8b02 	vpop	{d8}
 8015884:	6004      	str	r4, [r0, #0]
 8015886:	bd10      	pop	{r4, pc}

08015888 <xflow>:
 8015888:	4603      	mov	r3, r0
 801588a:	b507      	push	{r0, r1, r2, lr}
 801588c:	ec51 0b10 	vmov	r0, r1, d0
 8015890:	b183      	cbz	r3, 80158b4 <xflow+0x2c>
 8015892:	4602      	mov	r2, r0
 8015894:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8015898:	e9cd 2300 	strd	r2, r3, [sp]
 801589c:	e9dd 2300 	ldrd	r2, r3, [sp]
 80158a0:	f7ea feca 	bl	8000638 <__aeabi_dmul>
 80158a4:	ec41 0b10 	vmov	d0, r0, r1
 80158a8:	2022      	movs	r0, #34	@ 0x22
 80158aa:	b003      	add	sp, #12
 80158ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80158b0:	f7ff bfd8 	b.w	8015864 <with_errno>
 80158b4:	4602      	mov	r2, r0
 80158b6:	460b      	mov	r3, r1
 80158b8:	e7ee      	b.n	8015898 <xflow+0x10>
 80158ba:	0000      	movs	r0, r0
 80158bc:	0000      	movs	r0, r0
	...

080158c0 <__math_uflow>:
 80158c0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80158c8 <__math_uflow+0x8>
 80158c4:	f7ff bfe0 	b.w	8015888 <xflow>
 80158c8:	00000000 	.word	0x00000000
 80158cc:	10000000 	.word	0x10000000

080158d0 <__math_oflow>:
 80158d0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80158d8 <__math_oflow+0x8>
 80158d4:	f7ff bfd8 	b.w	8015888 <xflow>
 80158d8:	00000000 	.word	0x00000000
 80158dc:	70000000 	.word	0x70000000

080158e0 <__kernel_rem_pio2>:
 80158e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80158e4:	ed2d 8b02 	vpush	{d8}
 80158e8:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 80158ec:	f112 0f14 	cmn.w	r2, #20
 80158f0:	9306      	str	r3, [sp, #24]
 80158f2:	9104      	str	r1, [sp, #16]
 80158f4:	4bbe      	ldr	r3, [pc, #760]	@ (8015bf0 <__kernel_rem_pio2+0x310>)
 80158f6:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 80158f8:	9008      	str	r0, [sp, #32]
 80158fa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80158fe:	9300      	str	r3, [sp, #0]
 8015900:	9b06      	ldr	r3, [sp, #24]
 8015902:	f103 33ff 	add.w	r3, r3, #4294967295
 8015906:	bfa8      	it	ge
 8015908:	1ed4      	subge	r4, r2, #3
 801590a:	9305      	str	r3, [sp, #20]
 801590c:	bfb2      	itee	lt
 801590e:	2400      	movlt	r4, #0
 8015910:	2318      	movge	r3, #24
 8015912:	fb94 f4f3 	sdivge	r4, r4, r3
 8015916:	f06f 0317 	mvn.w	r3, #23
 801591a:	fb04 3303 	mla	r3, r4, r3, r3
 801591e:	eb03 0b02 	add.w	fp, r3, r2
 8015922:	9b00      	ldr	r3, [sp, #0]
 8015924:	9a05      	ldr	r2, [sp, #20]
 8015926:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 8015be0 <__kernel_rem_pio2+0x300>
 801592a:	eb03 0802 	add.w	r8, r3, r2
 801592e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8015930:	1aa7      	subs	r7, r4, r2
 8015932:	ae20      	add	r6, sp, #128	@ 0x80
 8015934:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8015938:	2500      	movs	r5, #0
 801593a:	4545      	cmp	r5, r8
 801593c:	dd13      	ble.n	8015966 <__kernel_rem_pio2+0x86>
 801593e:	9b06      	ldr	r3, [sp, #24]
 8015940:	aa20      	add	r2, sp, #128	@ 0x80
 8015942:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8015946:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 801594a:	f04f 0800 	mov.w	r8, #0
 801594e:	9b00      	ldr	r3, [sp, #0]
 8015950:	4598      	cmp	r8, r3
 8015952:	dc31      	bgt.n	80159b8 <__kernel_rem_pio2+0xd8>
 8015954:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 8015be0 <__kernel_rem_pio2+0x300>
 8015958:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801595c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8015960:	462f      	mov	r7, r5
 8015962:	2600      	movs	r6, #0
 8015964:	e01b      	b.n	801599e <__kernel_rem_pio2+0xbe>
 8015966:	42ef      	cmn	r7, r5
 8015968:	d407      	bmi.n	801597a <__kernel_rem_pio2+0x9a>
 801596a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801596e:	f7ea fdf9 	bl	8000564 <__aeabi_i2d>
 8015972:	e8e6 0102 	strd	r0, r1, [r6], #8
 8015976:	3501      	adds	r5, #1
 8015978:	e7df      	b.n	801593a <__kernel_rem_pio2+0x5a>
 801597a:	ec51 0b18 	vmov	r0, r1, d8
 801597e:	e7f8      	b.n	8015972 <__kernel_rem_pio2+0x92>
 8015980:	e9d7 2300 	ldrd	r2, r3, [r7]
 8015984:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8015988:	f7ea fe56 	bl	8000638 <__aeabi_dmul>
 801598c:	4602      	mov	r2, r0
 801598e:	460b      	mov	r3, r1
 8015990:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015994:	f7ea fc9a 	bl	80002cc <__adddf3>
 8015998:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801599c:	3601      	adds	r6, #1
 801599e:	9b05      	ldr	r3, [sp, #20]
 80159a0:	429e      	cmp	r6, r3
 80159a2:	f1a7 0708 	sub.w	r7, r7, #8
 80159a6:	ddeb      	ble.n	8015980 <__kernel_rem_pio2+0xa0>
 80159a8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80159ac:	f108 0801 	add.w	r8, r8, #1
 80159b0:	ecaa 7b02 	vstmia	sl!, {d7}
 80159b4:	3508      	adds	r5, #8
 80159b6:	e7ca      	b.n	801594e <__kernel_rem_pio2+0x6e>
 80159b8:	9b00      	ldr	r3, [sp, #0]
 80159ba:	f8dd 8000 	ldr.w	r8, [sp]
 80159be:	aa0c      	add	r2, sp, #48	@ 0x30
 80159c0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80159c4:	930a      	str	r3, [sp, #40]	@ 0x28
 80159c6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 80159c8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80159cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80159ce:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 80159d2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80159d4:	ab98      	add	r3, sp, #608	@ 0x260
 80159d6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80159da:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 80159de:	ed8d 7b02 	vstr	d7, [sp, #8]
 80159e2:	ac0c      	add	r4, sp, #48	@ 0x30
 80159e4:	ab70      	add	r3, sp, #448	@ 0x1c0
 80159e6:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 80159ea:	46a1      	mov	r9, r4
 80159ec:	46c2      	mov	sl, r8
 80159ee:	f1ba 0f00 	cmp.w	sl, #0
 80159f2:	f1a5 0508 	sub.w	r5, r5, #8
 80159f6:	dc77      	bgt.n	8015ae8 <__kernel_rem_pio2+0x208>
 80159f8:	4658      	mov	r0, fp
 80159fa:	ed9d 0b02 	vldr	d0, [sp, #8]
 80159fe:	f7ff feb3 	bl	8015768 <scalbn>
 8015a02:	ec57 6b10 	vmov	r6, r7, d0
 8015a06:	2200      	movs	r2, #0
 8015a08:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8015a0c:	4630      	mov	r0, r6
 8015a0e:	4639      	mov	r1, r7
 8015a10:	f7ea fe12 	bl	8000638 <__aeabi_dmul>
 8015a14:	ec41 0b10 	vmov	d0, r0, r1
 8015a18:	f7fe fc66 	bl	80142e8 <floor>
 8015a1c:	4b75      	ldr	r3, [pc, #468]	@ (8015bf4 <__kernel_rem_pio2+0x314>)
 8015a1e:	ec51 0b10 	vmov	r0, r1, d0
 8015a22:	2200      	movs	r2, #0
 8015a24:	f7ea fe08 	bl	8000638 <__aeabi_dmul>
 8015a28:	4602      	mov	r2, r0
 8015a2a:	460b      	mov	r3, r1
 8015a2c:	4630      	mov	r0, r6
 8015a2e:	4639      	mov	r1, r7
 8015a30:	f7ea fc4a 	bl	80002c8 <__aeabi_dsub>
 8015a34:	460f      	mov	r7, r1
 8015a36:	4606      	mov	r6, r0
 8015a38:	f7eb f8ae 	bl	8000b98 <__aeabi_d2iz>
 8015a3c:	9002      	str	r0, [sp, #8]
 8015a3e:	f7ea fd91 	bl	8000564 <__aeabi_i2d>
 8015a42:	4602      	mov	r2, r0
 8015a44:	460b      	mov	r3, r1
 8015a46:	4630      	mov	r0, r6
 8015a48:	4639      	mov	r1, r7
 8015a4a:	f7ea fc3d 	bl	80002c8 <__aeabi_dsub>
 8015a4e:	f1bb 0f00 	cmp.w	fp, #0
 8015a52:	4606      	mov	r6, r0
 8015a54:	460f      	mov	r7, r1
 8015a56:	dd6c      	ble.n	8015b32 <__kernel_rem_pio2+0x252>
 8015a58:	f108 31ff 	add.w	r1, r8, #4294967295
 8015a5c:	ab0c      	add	r3, sp, #48	@ 0x30
 8015a5e:	9d02      	ldr	r5, [sp, #8]
 8015a60:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015a64:	f1cb 0018 	rsb	r0, fp, #24
 8015a68:	fa43 f200 	asr.w	r2, r3, r0
 8015a6c:	4415      	add	r5, r2
 8015a6e:	4082      	lsls	r2, r0
 8015a70:	1a9b      	subs	r3, r3, r2
 8015a72:	aa0c      	add	r2, sp, #48	@ 0x30
 8015a74:	9502      	str	r5, [sp, #8]
 8015a76:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8015a7a:	f1cb 0217 	rsb	r2, fp, #23
 8015a7e:	fa43 f902 	asr.w	r9, r3, r2
 8015a82:	f1b9 0f00 	cmp.w	r9, #0
 8015a86:	dd64      	ble.n	8015b52 <__kernel_rem_pio2+0x272>
 8015a88:	9b02      	ldr	r3, [sp, #8]
 8015a8a:	2200      	movs	r2, #0
 8015a8c:	3301      	adds	r3, #1
 8015a8e:	9302      	str	r3, [sp, #8]
 8015a90:	4615      	mov	r5, r2
 8015a92:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8015a96:	4590      	cmp	r8, r2
 8015a98:	f300 80b8 	bgt.w	8015c0c <__kernel_rem_pio2+0x32c>
 8015a9c:	f1bb 0f00 	cmp.w	fp, #0
 8015aa0:	dd07      	ble.n	8015ab2 <__kernel_rem_pio2+0x1d2>
 8015aa2:	f1bb 0f01 	cmp.w	fp, #1
 8015aa6:	f000 80bf 	beq.w	8015c28 <__kernel_rem_pio2+0x348>
 8015aaa:	f1bb 0f02 	cmp.w	fp, #2
 8015aae:	f000 80c6 	beq.w	8015c3e <__kernel_rem_pio2+0x35e>
 8015ab2:	f1b9 0f02 	cmp.w	r9, #2
 8015ab6:	d14c      	bne.n	8015b52 <__kernel_rem_pio2+0x272>
 8015ab8:	4632      	mov	r2, r6
 8015aba:	463b      	mov	r3, r7
 8015abc:	494e      	ldr	r1, [pc, #312]	@ (8015bf8 <__kernel_rem_pio2+0x318>)
 8015abe:	2000      	movs	r0, #0
 8015ac0:	f7ea fc02 	bl	80002c8 <__aeabi_dsub>
 8015ac4:	4606      	mov	r6, r0
 8015ac6:	460f      	mov	r7, r1
 8015ac8:	2d00      	cmp	r5, #0
 8015aca:	d042      	beq.n	8015b52 <__kernel_rem_pio2+0x272>
 8015acc:	4658      	mov	r0, fp
 8015ace:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 8015be8 <__kernel_rem_pio2+0x308>
 8015ad2:	f7ff fe49 	bl	8015768 <scalbn>
 8015ad6:	4630      	mov	r0, r6
 8015ad8:	4639      	mov	r1, r7
 8015ada:	ec53 2b10 	vmov	r2, r3, d0
 8015ade:	f7ea fbf3 	bl	80002c8 <__aeabi_dsub>
 8015ae2:	4606      	mov	r6, r0
 8015ae4:	460f      	mov	r7, r1
 8015ae6:	e034      	b.n	8015b52 <__kernel_rem_pio2+0x272>
 8015ae8:	4b44      	ldr	r3, [pc, #272]	@ (8015bfc <__kernel_rem_pio2+0x31c>)
 8015aea:	2200      	movs	r2, #0
 8015aec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015af0:	f7ea fda2 	bl	8000638 <__aeabi_dmul>
 8015af4:	f7eb f850 	bl	8000b98 <__aeabi_d2iz>
 8015af8:	f7ea fd34 	bl	8000564 <__aeabi_i2d>
 8015afc:	4b40      	ldr	r3, [pc, #256]	@ (8015c00 <__kernel_rem_pio2+0x320>)
 8015afe:	2200      	movs	r2, #0
 8015b00:	4606      	mov	r6, r0
 8015b02:	460f      	mov	r7, r1
 8015b04:	f7ea fd98 	bl	8000638 <__aeabi_dmul>
 8015b08:	4602      	mov	r2, r0
 8015b0a:	460b      	mov	r3, r1
 8015b0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015b10:	f7ea fbda 	bl	80002c8 <__aeabi_dsub>
 8015b14:	f7eb f840 	bl	8000b98 <__aeabi_d2iz>
 8015b18:	e9d5 2300 	ldrd	r2, r3, [r5]
 8015b1c:	f849 0b04 	str.w	r0, [r9], #4
 8015b20:	4639      	mov	r1, r7
 8015b22:	4630      	mov	r0, r6
 8015b24:	f7ea fbd2 	bl	80002cc <__adddf3>
 8015b28:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015b2c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015b30:	e75d      	b.n	80159ee <__kernel_rem_pio2+0x10e>
 8015b32:	d107      	bne.n	8015b44 <__kernel_rem_pio2+0x264>
 8015b34:	f108 33ff 	add.w	r3, r8, #4294967295
 8015b38:	aa0c      	add	r2, sp, #48	@ 0x30
 8015b3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8015b3e:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8015b42:	e79e      	b.n	8015a82 <__kernel_rem_pio2+0x1a2>
 8015b44:	4b2f      	ldr	r3, [pc, #188]	@ (8015c04 <__kernel_rem_pio2+0x324>)
 8015b46:	2200      	movs	r2, #0
 8015b48:	f7ea fffc 	bl	8000b44 <__aeabi_dcmpge>
 8015b4c:	2800      	cmp	r0, #0
 8015b4e:	d143      	bne.n	8015bd8 <__kernel_rem_pio2+0x2f8>
 8015b50:	4681      	mov	r9, r0
 8015b52:	2200      	movs	r2, #0
 8015b54:	2300      	movs	r3, #0
 8015b56:	4630      	mov	r0, r6
 8015b58:	4639      	mov	r1, r7
 8015b5a:	f7ea ffd5 	bl	8000b08 <__aeabi_dcmpeq>
 8015b5e:	2800      	cmp	r0, #0
 8015b60:	f000 80bf 	beq.w	8015ce2 <__kernel_rem_pio2+0x402>
 8015b64:	f108 33ff 	add.w	r3, r8, #4294967295
 8015b68:	2200      	movs	r2, #0
 8015b6a:	9900      	ldr	r1, [sp, #0]
 8015b6c:	428b      	cmp	r3, r1
 8015b6e:	da6e      	bge.n	8015c4e <__kernel_rem_pio2+0x36e>
 8015b70:	2a00      	cmp	r2, #0
 8015b72:	f000 8089 	beq.w	8015c88 <__kernel_rem_pio2+0x3a8>
 8015b76:	f108 38ff 	add.w	r8, r8, #4294967295
 8015b7a:	ab0c      	add	r3, sp, #48	@ 0x30
 8015b7c:	f1ab 0b18 	sub.w	fp, fp, #24
 8015b80:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8015b84:	2b00      	cmp	r3, #0
 8015b86:	d0f6      	beq.n	8015b76 <__kernel_rem_pio2+0x296>
 8015b88:	4658      	mov	r0, fp
 8015b8a:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 8015be8 <__kernel_rem_pio2+0x308>
 8015b8e:	f7ff fdeb 	bl	8015768 <scalbn>
 8015b92:	f108 0301 	add.w	r3, r8, #1
 8015b96:	00da      	lsls	r2, r3, #3
 8015b98:	9205      	str	r2, [sp, #20]
 8015b9a:	ec55 4b10 	vmov	r4, r5, d0
 8015b9e:	aa70      	add	r2, sp, #448	@ 0x1c0
 8015ba0:	f8df b058 	ldr.w	fp, [pc, #88]	@ 8015bfc <__kernel_rem_pio2+0x31c>
 8015ba4:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8015ba8:	4646      	mov	r6, r8
 8015baa:	f04f 0a00 	mov.w	sl, #0
 8015bae:	2e00      	cmp	r6, #0
 8015bb0:	f280 80cf 	bge.w	8015d52 <__kernel_rem_pio2+0x472>
 8015bb4:	4644      	mov	r4, r8
 8015bb6:	2c00      	cmp	r4, #0
 8015bb8:	f2c0 80fd 	blt.w	8015db6 <__kernel_rem_pio2+0x4d6>
 8015bbc:	4b12      	ldr	r3, [pc, #72]	@ (8015c08 <__kernel_rem_pio2+0x328>)
 8015bbe:	461f      	mov	r7, r3
 8015bc0:	ab70      	add	r3, sp, #448	@ 0x1c0
 8015bc2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8015bc6:	9306      	str	r3, [sp, #24]
 8015bc8:	f04f 0a00 	mov.w	sl, #0
 8015bcc:	f04f 0b00 	mov.w	fp, #0
 8015bd0:	2600      	movs	r6, #0
 8015bd2:	eba8 0504 	sub.w	r5, r8, r4
 8015bd6:	e0e2      	b.n	8015d9e <__kernel_rem_pio2+0x4be>
 8015bd8:	f04f 0902 	mov.w	r9, #2
 8015bdc:	e754      	b.n	8015a88 <__kernel_rem_pio2+0x1a8>
 8015bde:	bf00      	nop
	...
 8015bec:	3ff00000 	.word	0x3ff00000
 8015bf0:	08016808 	.word	0x08016808
 8015bf4:	40200000 	.word	0x40200000
 8015bf8:	3ff00000 	.word	0x3ff00000
 8015bfc:	3e700000 	.word	0x3e700000
 8015c00:	41700000 	.word	0x41700000
 8015c04:	3fe00000 	.word	0x3fe00000
 8015c08:	080167c8 	.word	0x080167c8
 8015c0c:	f854 3b04 	ldr.w	r3, [r4], #4
 8015c10:	b945      	cbnz	r5, 8015c24 <__kernel_rem_pio2+0x344>
 8015c12:	b123      	cbz	r3, 8015c1e <__kernel_rem_pio2+0x33e>
 8015c14:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8015c18:	f844 3c04 	str.w	r3, [r4, #-4]
 8015c1c:	2301      	movs	r3, #1
 8015c1e:	3201      	adds	r2, #1
 8015c20:	461d      	mov	r5, r3
 8015c22:	e738      	b.n	8015a96 <__kernel_rem_pio2+0x1b6>
 8015c24:	1acb      	subs	r3, r1, r3
 8015c26:	e7f7      	b.n	8015c18 <__kernel_rem_pio2+0x338>
 8015c28:	f108 32ff 	add.w	r2, r8, #4294967295
 8015c2c:	ab0c      	add	r3, sp, #48	@ 0x30
 8015c2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015c32:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8015c36:	a90c      	add	r1, sp, #48	@ 0x30
 8015c38:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8015c3c:	e739      	b.n	8015ab2 <__kernel_rem_pio2+0x1d2>
 8015c3e:	f108 32ff 	add.w	r2, r8, #4294967295
 8015c42:	ab0c      	add	r3, sp, #48	@ 0x30
 8015c44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015c48:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8015c4c:	e7f3      	b.n	8015c36 <__kernel_rem_pio2+0x356>
 8015c4e:	a90c      	add	r1, sp, #48	@ 0x30
 8015c50:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8015c54:	3b01      	subs	r3, #1
 8015c56:	430a      	orrs	r2, r1
 8015c58:	e787      	b.n	8015b6a <__kernel_rem_pio2+0x28a>
 8015c5a:	3401      	adds	r4, #1
 8015c5c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8015c60:	2a00      	cmp	r2, #0
 8015c62:	d0fa      	beq.n	8015c5a <__kernel_rem_pio2+0x37a>
 8015c64:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015c66:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8015c6a:	eb0d 0503 	add.w	r5, sp, r3
 8015c6e:	9b06      	ldr	r3, [sp, #24]
 8015c70:	aa20      	add	r2, sp, #128	@ 0x80
 8015c72:	4443      	add	r3, r8
 8015c74:	f108 0701 	add.w	r7, r8, #1
 8015c78:	3d98      	subs	r5, #152	@ 0x98
 8015c7a:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8015c7e:	4444      	add	r4, r8
 8015c80:	42bc      	cmp	r4, r7
 8015c82:	da04      	bge.n	8015c8e <__kernel_rem_pio2+0x3ae>
 8015c84:	46a0      	mov	r8, r4
 8015c86:	e6a2      	b.n	80159ce <__kernel_rem_pio2+0xee>
 8015c88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015c8a:	2401      	movs	r4, #1
 8015c8c:	e7e6      	b.n	8015c5c <__kernel_rem_pio2+0x37c>
 8015c8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015c90:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8015c94:	f7ea fc66 	bl	8000564 <__aeabi_i2d>
 8015c98:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 8015f60 <__kernel_rem_pio2+0x680>
 8015c9c:	e8e6 0102 	strd	r0, r1, [r6], #8
 8015ca0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8015ca4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8015ca8:	46b2      	mov	sl, r6
 8015caa:	f04f 0800 	mov.w	r8, #0
 8015cae:	9b05      	ldr	r3, [sp, #20]
 8015cb0:	4598      	cmp	r8, r3
 8015cb2:	dd05      	ble.n	8015cc0 <__kernel_rem_pio2+0x3e0>
 8015cb4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8015cb8:	3701      	adds	r7, #1
 8015cba:	eca5 7b02 	vstmia	r5!, {d7}
 8015cbe:	e7df      	b.n	8015c80 <__kernel_rem_pio2+0x3a0>
 8015cc0:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8015cc4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8015cc8:	f7ea fcb6 	bl	8000638 <__aeabi_dmul>
 8015ccc:	4602      	mov	r2, r0
 8015cce:	460b      	mov	r3, r1
 8015cd0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015cd4:	f7ea fafa 	bl	80002cc <__adddf3>
 8015cd8:	f108 0801 	add.w	r8, r8, #1
 8015cdc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015ce0:	e7e5      	b.n	8015cae <__kernel_rem_pio2+0x3ce>
 8015ce2:	f1cb 0000 	rsb	r0, fp, #0
 8015ce6:	ec47 6b10 	vmov	d0, r6, r7
 8015cea:	f7ff fd3d 	bl	8015768 <scalbn>
 8015cee:	ec55 4b10 	vmov	r4, r5, d0
 8015cf2:	4b9d      	ldr	r3, [pc, #628]	@ (8015f68 <__kernel_rem_pio2+0x688>)
 8015cf4:	2200      	movs	r2, #0
 8015cf6:	4620      	mov	r0, r4
 8015cf8:	4629      	mov	r1, r5
 8015cfa:	f7ea ff23 	bl	8000b44 <__aeabi_dcmpge>
 8015cfe:	b300      	cbz	r0, 8015d42 <__kernel_rem_pio2+0x462>
 8015d00:	4b9a      	ldr	r3, [pc, #616]	@ (8015f6c <__kernel_rem_pio2+0x68c>)
 8015d02:	2200      	movs	r2, #0
 8015d04:	4620      	mov	r0, r4
 8015d06:	4629      	mov	r1, r5
 8015d08:	f7ea fc96 	bl	8000638 <__aeabi_dmul>
 8015d0c:	f7ea ff44 	bl	8000b98 <__aeabi_d2iz>
 8015d10:	4606      	mov	r6, r0
 8015d12:	f7ea fc27 	bl	8000564 <__aeabi_i2d>
 8015d16:	4b94      	ldr	r3, [pc, #592]	@ (8015f68 <__kernel_rem_pio2+0x688>)
 8015d18:	2200      	movs	r2, #0
 8015d1a:	f7ea fc8d 	bl	8000638 <__aeabi_dmul>
 8015d1e:	460b      	mov	r3, r1
 8015d20:	4602      	mov	r2, r0
 8015d22:	4629      	mov	r1, r5
 8015d24:	4620      	mov	r0, r4
 8015d26:	f7ea facf 	bl	80002c8 <__aeabi_dsub>
 8015d2a:	f7ea ff35 	bl	8000b98 <__aeabi_d2iz>
 8015d2e:	ab0c      	add	r3, sp, #48	@ 0x30
 8015d30:	f10b 0b18 	add.w	fp, fp, #24
 8015d34:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8015d38:	f108 0801 	add.w	r8, r8, #1
 8015d3c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8015d40:	e722      	b.n	8015b88 <__kernel_rem_pio2+0x2a8>
 8015d42:	4620      	mov	r0, r4
 8015d44:	4629      	mov	r1, r5
 8015d46:	f7ea ff27 	bl	8000b98 <__aeabi_d2iz>
 8015d4a:	ab0c      	add	r3, sp, #48	@ 0x30
 8015d4c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8015d50:	e71a      	b.n	8015b88 <__kernel_rem_pio2+0x2a8>
 8015d52:	ab0c      	add	r3, sp, #48	@ 0x30
 8015d54:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8015d58:	f7ea fc04 	bl	8000564 <__aeabi_i2d>
 8015d5c:	4622      	mov	r2, r4
 8015d5e:	462b      	mov	r3, r5
 8015d60:	f7ea fc6a 	bl	8000638 <__aeabi_dmul>
 8015d64:	4652      	mov	r2, sl
 8015d66:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8015d6a:	465b      	mov	r3, fp
 8015d6c:	4620      	mov	r0, r4
 8015d6e:	4629      	mov	r1, r5
 8015d70:	f7ea fc62 	bl	8000638 <__aeabi_dmul>
 8015d74:	3e01      	subs	r6, #1
 8015d76:	4604      	mov	r4, r0
 8015d78:	460d      	mov	r5, r1
 8015d7a:	e718      	b.n	8015bae <__kernel_rem_pio2+0x2ce>
 8015d7c:	9906      	ldr	r1, [sp, #24]
 8015d7e:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8015d82:	9106      	str	r1, [sp, #24]
 8015d84:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8015d88:	f7ea fc56 	bl	8000638 <__aeabi_dmul>
 8015d8c:	4602      	mov	r2, r0
 8015d8e:	460b      	mov	r3, r1
 8015d90:	4650      	mov	r0, sl
 8015d92:	4659      	mov	r1, fp
 8015d94:	f7ea fa9a 	bl	80002cc <__adddf3>
 8015d98:	3601      	adds	r6, #1
 8015d9a:	4682      	mov	sl, r0
 8015d9c:	468b      	mov	fp, r1
 8015d9e:	9b00      	ldr	r3, [sp, #0]
 8015da0:	429e      	cmp	r6, r3
 8015da2:	dc01      	bgt.n	8015da8 <__kernel_rem_pio2+0x4c8>
 8015da4:	42b5      	cmp	r5, r6
 8015da6:	dae9      	bge.n	8015d7c <__kernel_rem_pio2+0x49c>
 8015da8:	ab48      	add	r3, sp, #288	@ 0x120
 8015daa:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8015dae:	e9c5 ab00 	strd	sl, fp, [r5]
 8015db2:	3c01      	subs	r4, #1
 8015db4:	e6ff      	b.n	8015bb6 <__kernel_rem_pio2+0x2d6>
 8015db6:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8015db8:	2b02      	cmp	r3, #2
 8015dba:	dc0b      	bgt.n	8015dd4 <__kernel_rem_pio2+0x4f4>
 8015dbc:	2b00      	cmp	r3, #0
 8015dbe:	dc39      	bgt.n	8015e34 <__kernel_rem_pio2+0x554>
 8015dc0:	d05d      	beq.n	8015e7e <__kernel_rem_pio2+0x59e>
 8015dc2:	9b02      	ldr	r3, [sp, #8]
 8015dc4:	f003 0007 	and.w	r0, r3, #7
 8015dc8:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8015dcc:	ecbd 8b02 	vpop	{d8}
 8015dd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015dd4:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8015dd6:	2b03      	cmp	r3, #3
 8015dd8:	d1f3      	bne.n	8015dc2 <__kernel_rem_pio2+0x4e2>
 8015dda:	9b05      	ldr	r3, [sp, #20]
 8015ddc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8015de0:	eb0d 0403 	add.w	r4, sp, r3
 8015de4:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8015de8:	4625      	mov	r5, r4
 8015dea:	46c2      	mov	sl, r8
 8015dec:	f1ba 0f00 	cmp.w	sl, #0
 8015df0:	f1a5 0508 	sub.w	r5, r5, #8
 8015df4:	dc6b      	bgt.n	8015ece <__kernel_rem_pio2+0x5ee>
 8015df6:	4645      	mov	r5, r8
 8015df8:	2d01      	cmp	r5, #1
 8015dfa:	f1a4 0408 	sub.w	r4, r4, #8
 8015dfe:	f300 8087 	bgt.w	8015f10 <__kernel_rem_pio2+0x630>
 8015e02:	9c05      	ldr	r4, [sp, #20]
 8015e04:	ab48      	add	r3, sp, #288	@ 0x120
 8015e06:	441c      	add	r4, r3
 8015e08:	2000      	movs	r0, #0
 8015e0a:	2100      	movs	r1, #0
 8015e0c:	f1b8 0f01 	cmp.w	r8, #1
 8015e10:	f300 809c 	bgt.w	8015f4c <__kernel_rem_pio2+0x66c>
 8015e14:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 8015e18:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 8015e1c:	f1b9 0f00 	cmp.w	r9, #0
 8015e20:	f040 80a6 	bne.w	8015f70 <__kernel_rem_pio2+0x690>
 8015e24:	9b04      	ldr	r3, [sp, #16]
 8015e26:	e9c3 7800 	strd	r7, r8, [r3]
 8015e2a:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8015e2e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8015e32:	e7c6      	b.n	8015dc2 <__kernel_rem_pio2+0x4e2>
 8015e34:	9d05      	ldr	r5, [sp, #20]
 8015e36:	ab48      	add	r3, sp, #288	@ 0x120
 8015e38:	441d      	add	r5, r3
 8015e3a:	4644      	mov	r4, r8
 8015e3c:	2000      	movs	r0, #0
 8015e3e:	2100      	movs	r1, #0
 8015e40:	2c00      	cmp	r4, #0
 8015e42:	da35      	bge.n	8015eb0 <__kernel_rem_pio2+0x5d0>
 8015e44:	f1b9 0f00 	cmp.w	r9, #0
 8015e48:	d038      	beq.n	8015ebc <__kernel_rem_pio2+0x5dc>
 8015e4a:	4602      	mov	r2, r0
 8015e4c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8015e50:	9c04      	ldr	r4, [sp, #16]
 8015e52:	e9c4 2300 	strd	r2, r3, [r4]
 8015e56:	4602      	mov	r2, r0
 8015e58:	460b      	mov	r3, r1
 8015e5a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8015e5e:	f7ea fa33 	bl	80002c8 <__aeabi_dsub>
 8015e62:	ad4a      	add	r5, sp, #296	@ 0x128
 8015e64:	2401      	movs	r4, #1
 8015e66:	45a0      	cmp	r8, r4
 8015e68:	da2b      	bge.n	8015ec2 <__kernel_rem_pio2+0x5e2>
 8015e6a:	f1b9 0f00 	cmp.w	r9, #0
 8015e6e:	d002      	beq.n	8015e76 <__kernel_rem_pio2+0x596>
 8015e70:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8015e74:	4619      	mov	r1, r3
 8015e76:	9b04      	ldr	r3, [sp, #16]
 8015e78:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8015e7c:	e7a1      	b.n	8015dc2 <__kernel_rem_pio2+0x4e2>
 8015e7e:	9c05      	ldr	r4, [sp, #20]
 8015e80:	ab48      	add	r3, sp, #288	@ 0x120
 8015e82:	441c      	add	r4, r3
 8015e84:	2000      	movs	r0, #0
 8015e86:	2100      	movs	r1, #0
 8015e88:	f1b8 0f00 	cmp.w	r8, #0
 8015e8c:	da09      	bge.n	8015ea2 <__kernel_rem_pio2+0x5c2>
 8015e8e:	f1b9 0f00 	cmp.w	r9, #0
 8015e92:	d002      	beq.n	8015e9a <__kernel_rem_pio2+0x5ba>
 8015e94:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8015e98:	4619      	mov	r1, r3
 8015e9a:	9b04      	ldr	r3, [sp, #16]
 8015e9c:	e9c3 0100 	strd	r0, r1, [r3]
 8015ea0:	e78f      	b.n	8015dc2 <__kernel_rem_pio2+0x4e2>
 8015ea2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8015ea6:	f7ea fa11 	bl	80002cc <__adddf3>
 8015eaa:	f108 38ff 	add.w	r8, r8, #4294967295
 8015eae:	e7eb      	b.n	8015e88 <__kernel_rem_pio2+0x5a8>
 8015eb0:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8015eb4:	f7ea fa0a 	bl	80002cc <__adddf3>
 8015eb8:	3c01      	subs	r4, #1
 8015eba:	e7c1      	b.n	8015e40 <__kernel_rem_pio2+0x560>
 8015ebc:	4602      	mov	r2, r0
 8015ebe:	460b      	mov	r3, r1
 8015ec0:	e7c6      	b.n	8015e50 <__kernel_rem_pio2+0x570>
 8015ec2:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8015ec6:	f7ea fa01 	bl	80002cc <__adddf3>
 8015eca:	3401      	adds	r4, #1
 8015ecc:	e7cb      	b.n	8015e66 <__kernel_rem_pio2+0x586>
 8015ece:	ed95 7b00 	vldr	d7, [r5]
 8015ed2:	ed8d 7b00 	vstr	d7, [sp]
 8015ed6:	ed95 7b02 	vldr	d7, [r5, #8]
 8015eda:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015ede:	ec53 2b17 	vmov	r2, r3, d7
 8015ee2:	ed8d 7b06 	vstr	d7, [sp, #24]
 8015ee6:	f7ea f9f1 	bl	80002cc <__adddf3>
 8015eea:	4602      	mov	r2, r0
 8015eec:	460b      	mov	r3, r1
 8015eee:	4606      	mov	r6, r0
 8015ef0:	460f      	mov	r7, r1
 8015ef2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015ef6:	f7ea f9e7 	bl	80002c8 <__aeabi_dsub>
 8015efa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8015efe:	f7ea f9e5 	bl	80002cc <__adddf3>
 8015f02:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015f06:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8015f0a:	e9c5 6700 	strd	r6, r7, [r5]
 8015f0e:	e76d      	b.n	8015dec <__kernel_rem_pio2+0x50c>
 8015f10:	ed94 7b00 	vldr	d7, [r4]
 8015f14:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8015f18:	ec51 0b17 	vmov	r0, r1, d7
 8015f1c:	4652      	mov	r2, sl
 8015f1e:	465b      	mov	r3, fp
 8015f20:	ed8d 7b00 	vstr	d7, [sp]
 8015f24:	f7ea f9d2 	bl	80002cc <__adddf3>
 8015f28:	4602      	mov	r2, r0
 8015f2a:	460b      	mov	r3, r1
 8015f2c:	4606      	mov	r6, r0
 8015f2e:	460f      	mov	r7, r1
 8015f30:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015f34:	f7ea f9c8 	bl	80002c8 <__aeabi_dsub>
 8015f38:	4652      	mov	r2, sl
 8015f3a:	465b      	mov	r3, fp
 8015f3c:	f7ea f9c6 	bl	80002cc <__adddf3>
 8015f40:	3d01      	subs	r5, #1
 8015f42:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8015f46:	e9c4 6700 	strd	r6, r7, [r4]
 8015f4a:	e755      	b.n	8015df8 <__kernel_rem_pio2+0x518>
 8015f4c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8015f50:	f7ea f9bc 	bl	80002cc <__adddf3>
 8015f54:	f108 38ff 	add.w	r8, r8, #4294967295
 8015f58:	e758      	b.n	8015e0c <__kernel_rem_pio2+0x52c>
 8015f5a:	bf00      	nop
 8015f5c:	f3af 8000 	nop.w
	...
 8015f68:	41700000 	.word	0x41700000
 8015f6c:	3e700000 	.word	0x3e700000
 8015f70:	9b04      	ldr	r3, [sp, #16]
 8015f72:	9a04      	ldr	r2, [sp, #16]
 8015f74:	601f      	str	r7, [r3, #0]
 8015f76:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 8015f7a:	605c      	str	r4, [r3, #4]
 8015f7c:	609d      	str	r5, [r3, #8]
 8015f7e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8015f82:	60d3      	str	r3, [r2, #12]
 8015f84:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8015f88:	6110      	str	r0, [r2, #16]
 8015f8a:	6153      	str	r3, [r2, #20]
 8015f8c:	e719      	b.n	8015dc2 <__kernel_rem_pio2+0x4e2>
 8015f8e:	bf00      	nop

08015f90 <_init>:
 8015f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015f92:	bf00      	nop
 8015f94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015f96:	bc08      	pop	{r3}
 8015f98:	469e      	mov	lr, r3
 8015f9a:	4770      	bx	lr

08015f9c <_fini>:
 8015f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015f9e:	bf00      	nop
 8015fa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015fa2:	bc08      	pop	{r3}
 8015fa4:	469e      	mov	lr, r3
 8015fa6:	4770      	bx	lr
