library verilog;
use verilog.vl_types.all;
entity asip_top is
    port(
        clk             : in     vl_logic;
        reset_b         : in     vl_logic;
        t_cs            : in     vl_logic;
        \out\           : out    vl_logic_vector(143 downto 0)
    );
end asip_top;
