
Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000de8c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000248  0800e01c  0800e01c  0001e01c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e264  0800e264  00020204  2**0
                  CONTENTS
  4 .ARM          00000008  0800e264  0800e264  0001e264  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e26c  0800e26c  00020204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e26c  0800e26c  0001e26c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e270  0800e270  0001e270  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000204  20000000  0800e274  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000022d4  20000204  0800e478  00020204  2**2
                  ALLOC
 10 ._user_heap_stack 00000a00  200024d8  0800e478  000224d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002b19c  00000000  00000000  00020234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005791  00000000  00000000  0004b3d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000020b8  00000000  00000000  00050b68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001eb8  00000000  00000000  00052c20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028d02  00000000  00000000  00054ad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002c7fb  00000000  00000000  0007d7da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e2344  00000000  00000000  000a9fd5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0018c319  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000939c  00000000  00000000  0018c36c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000204 	.word	0x20000204
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e004 	.word	0x0800e004

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000208 	.word	0x20000208
 80001cc:	0800e004 	.word	0x0800e004

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <ADF_Init>:
extern uint8_t ADF_status;

/* Functions -------------------------------------------------------------------*/

/* ADF7242 config after cold start or wake-up from sleep */
void ADF_Init(uint32_t frequency){
 8000568:	b580      	push	{r7, lr}
 800056a:	b084      	sub	sp, #16
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ADF7242_GP1_GPIO_Port, ADF7242_GP1_Pin, GPIO_PIN_RESET); //transmit data input low SPORT mode
 8000570:	2200      	movs	r2, #0
 8000572:	2101      	movs	r1, #1
 8000574:	4830      	ldr	r0, [pc, #192]	; (8000638 <ADF_Init+0xd0>)
 8000576:	f003 fe29 	bl	80041cc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_RESET); //HGM off
 800057a:	2200      	movs	r2, #0
 800057c:	2102      	movs	r1, #2
 800057e:	482f      	ldr	r0, [pc, #188]	; (800063c <ADF_Init+0xd4>)
 8000580:	f003 fe24 	bl	80041cc <HAL_GPIO_WritePin>

	uint8_t res = 0;
 8000584:	2300      	movs	r3, #0
 8000586:	73fb      	strb	r3, [r7, #15]
	// Reset transceiver at startup with RC_RESET command (p.37)
	ADF_reset();
 8000588:	f000 f85e 	bl	8000648 <ADF_reset>
	HAL_Delay(10);
 800058c:	200a      	movs	r0, #10
 800058e:	f002 fc81 	bl	8002e94 <HAL_Delay>

	// RC_mode = IEEE802.15.4 packet with automatic preamble and SFD generation
	ADF_SPI_MEM_WR(0x13e,0x00);
 8000592:	2100      	movs	r1, #0
 8000594:	f44f 709f 	mov.w	r0, #318	; 0x13e
 8000598:	f000 f89c 	bl	80006d4 <ADF_SPI_MEM_WR>

	// Interrupt setup
	// irq1_en0 register -> no battery monitor, chip ready for access... interrupt on IRQ1
	ADF_SPI_MEM_WR(0x3c7,0x00);
 800059c:	2100      	movs	r1, #0
 800059e:	f240 30c7 	movw	r0, #967	; 0x3c7
 80005a2:	f000 f897 	bl	80006d4 <ADF_SPI_MEM_WR>
	// irq1_en1 register -> packet transmission complete interrupt on IRQ1
	ADF_SPI_MEM_WR(0x3c8,0x10);
 80005a6:	2110      	movs	r1, #16
 80005a8:	f44f 7072 	mov.w	r0, #968	; 0x3c8
 80005ac:	f000 f892 	bl	80006d4 <ADF_SPI_MEM_WR>
	// irq2_en0 register -> no battery monitor, chip ready for access... interrupt on IRQ2
	ADF_SPI_MEM_WR(0x3c9,0x00);
 80005b0:	2100      	movs	r1, #0
 80005b2:	f240 30c9 	movw	r0, #969	; 0x3c9
 80005b6:	f000 f88d 	bl	80006d4 <ADF_SPI_MEM_WR>
	// irq2_en1 register -> packet received in RX_BUFFER interrupt on IRQ2
	ADF_SPI_MEM_WR(0x3ca,0x08);
 80005ba:	2108      	movs	r1, #8
 80005bc:	f240 30ca 	movw	r0, #970	; 0x3ca
 80005c0:	f000 f888 	bl	80006d4 <ADF_SPI_MEM_WR>

	// Clear all interrupt flags
	ADF_SPI_MEM_WR(0x3cb,0xff);
 80005c4:	21ff      	movs	r1, #255	; 0xff
 80005c6:	f240 30cb 	movw	r0, #971	; 0x3cb
 80005ca:	f000 f883 	bl	80006d4 <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x3cc,0xff);
 80005ce:	21ff      	movs	r1, #255	; 0xff
 80005d0:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 80005d4:	f000 f87e 	bl	80006d4 <ADF_SPI_MEM_WR>

	// Set transceiver in idle state
	ADF_set_IDLE_mode();
 80005d8:	f000 f930 	bl	800083c <ADF_set_IDLE_mode>
	HAL_Delay(10);
 80005dc:	200a      	movs	r0, #10
 80005de:	f002 fc59 	bl	8002e94 <HAL_Delay>

	// Set frequency
	ADF_SET_FREQ_kHz(frequency);
 80005e2:	6878      	ldr	r0, [r7, #4]
 80005e4:	f000 f854 	bl	8000690 <ADF_SET_FREQ_kHz>

	// Read register txpb (Transmit packet storage base address)
	TX_BUFFER_BASE = ADF_SPI_MEM_RD(0x314);
 80005e8:	f44f 7045 	mov.w	r0, #788	; 0x314
 80005ec:	f000 f8c4 	bl	8000778 <ADF_SPI_MEM_RD>
 80005f0:	4603      	mov	r3, r0
 80005f2:	461a      	mov	r2, r3
 80005f4:	4b12      	ldr	r3, [pc, #72]	; (8000640 <ADF_Init+0xd8>)
 80005f6:	701a      	strb	r2, [r3, #0]
	// Read register rxpb (Receive packet storage base address)
	RX_BUFFER_BASE = ADF_SPI_MEM_RD(0x315);
 80005f8:	f240 3015 	movw	r0, #789	; 0x315
 80005fc:	f000 f8bc 	bl	8000778 <ADF_SPI_MEM_RD>
 8000600:	4603      	mov	r3, r0
 8000602:	461a      	mov	r2, r3
 8000604:	4b0f      	ldr	r3, [pc, #60]	; (8000644 <ADF_Init+0xdc>)
 8000606:	701a      	strb	r2, [r3, #0]

	// Set transceiver in idle state
	ADF_set_IDLE_mode();
 8000608:	f000 f918 	bl	800083c <ADF_set_IDLE_mode>
	HAL_Delay(10);
 800060c:	200a      	movs	r0, #10
 800060e:	f002 fc41 	bl	8002e94 <HAL_Delay>


	// PA power [7:4] min=3, max=15 & [3]=0 & [2:0]=1
	ADF_SPI_MEM_WR(0x3aa, 0xf1);
 8000612:	21f1      	movs	r1, #241	; 0xf1
 8000614:	f240 30aa 	movw	r0, #938	; 0x3aa
 8000618:	f000 f85c 	bl	80006d4 <ADF_SPI_MEM_WR>

	// Setup for external PA and LNA (ext_ctrl register)
	ADF_SPI_MEM_WR(0x100, 0x1C);
 800061c:	211c      	movs	r1, #28
 800061e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000622:	f000 f857 	bl	80006d4 <ADF_SPI_MEM_WR>

	HAL_Delay(50);
 8000626:	2032      	movs	r0, #50	; 0x32
 8000628:	f002 fc34 	bl	8002e94 <HAL_Delay>
	ADF_set_PHY_RDY_mode();
 800062c:	f000 f924 	bl	8000878 <ADF_set_PHY_RDY_mode>
}
 8000630:	bf00      	nop
 8000632:	3710      	adds	r7, #16
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}
 8000638:	40020400 	.word	0x40020400
 800063c:	40020000 	.word	0x40020000
 8000640:	20000460 	.word	0x20000460
 8000644:	20000a88 	.word	0x20000a88

08000648 <ADF_reset>:

void ADF_reset(void){
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
	// Write RC_RESET command
	uint8_t byte[] = {0xC8};
 800064e:	23c8      	movs	r3, #200	; 0xc8
 8000650:	713b      	strb	r3, [r7, #4]
	uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000652:	2200      	movs	r2, #0
 8000654:	2104      	movs	r1, #4
 8000656:	480c      	ldr	r0, [pc, #48]	; (8000688 <ADF_reset+0x40>)
 8000658:	f003 fdb8 	bl	80041cc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 1, 50);
 800065c:	1d39      	adds	r1, r7, #4
 800065e:	2332      	movs	r3, #50	; 0x32
 8000660:	2201      	movs	r2, #1
 8000662:	480a      	ldr	r0, [pc, #40]	; (800068c <ADF_reset+0x44>)
 8000664:	f006 f902 	bl	800686c <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50);
 8000668:	1cf9      	adds	r1, r7, #3
 800066a:	2332      	movs	r3, #50	; 0x32
 800066c:	2201      	movs	r2, #1
 800066e:	4807      	ldr	r0, [pc, #28]	; (800068c <ADF_reset+0x44>)
 8000670:	f006 fa38 	bl	8006ae4 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000674:	2201      	movs	r2, #1
 8000676:	2104      	movs	r1, #4
 8000678:	4803      	ldr	r0, [pc, #12]	; (8000688 <ADF_reset+0x40>)
 800067a:	f003 fda7 	bl	80041cc <HAL_GPIO_WritePin>
}
 800067e:	bf00      	nop
 8000680:	3708      	adds	r7, #8
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}
 8000686:	bf00      	nop
 8000688:	40020000 	.word	0x40020000
 800068c:	200009e8 	.word	0x200009e8

08000690 <ADF_SET_FREQ_kHz>:
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
}

void ADF_SET_FREQ_kHz(uint32_t frequency){
 8000690:	b580      	push	{r7, lr}
 8000692:	b084      	sub	sp, #16
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
	uint8_t LSB = frequency&0xff;
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	73fb      	strb	r3, [r7, #15]
	uint8_t MSB = (frequency>>8)&0xff;
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	0a1b      	lsrs	r3, r3, #8
 80006a0:	73bb      	strb	r3, [r7, #14]
	uint8_t HSB = (frequency>>16)&0xff;
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	0c1b      	lsrs	r3, r3, #16
 80006a6:	737b      	strb	r3, [r7, #13]
	ADF_SPI_MEM_WR(0x302,HSB);
 80006a8:	7b7b      	ldrb	r3, [r7, #13]
 80006aa:	4619      	mov	r1, r3
 80006ac:	f240 3002 	movw	r0, #770	; 0x302
 80006b0:	f000 f810 	bl	80006d4 <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x301,MSB);
 80006b4:	7bbb      	ldrb	r3, [r7, #14]
 80006b6:	4619      	mov	r1, r3
 80006b8:	f240 3001 	movw	r0, #769	; 0x301
 80006bc:	f000 f80a 	bl	80006d4 <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x300,LSB);
 80006c0:	7bfb      	ldrb	r3, [r7, #15]
 80006c2:	4619      	mov	r1, r3
 80006c4:	f44f 7040 	mov.w	r0, #768	; 0x300
 80006c8:	f000 f804 	bl	80006d4 <ADF_SPI_MEM_WR>
}
 80006cc:	bf00      	nop
 80006ce:	3710      	adds	r7, #16
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}

080006d4 <ADF_SPI_MEM_WR>:
	frequency /= 100;

	return frequency;
}

void ADF_SPI_MEM_WR(uint16_t reg, uint8_t data){
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b084      	sub	sp, #16
 80006d8:	af00      	add	r7, sp, #0
 80006da:	4603      	mov	r3, r0
 80006dc:	460a      	mov	r2, r1
 80006de:	80fb      	strh	r3, [r7, #6]
 80006e0:	4613      	mov	r3, r2
 80006e2:	717b      	strb	r3, [r7, #5]
	uint8_t SPI_MEM_WR_MODES[3] = {0x08, 0x09, 0x0b};
 80006e4:	4a21      	ldr	r2, [pc, #132]	; (800076c <ADF_SPI_MEM_WR+0x98>)
 80006e6:	f107 030c 	add.w	r3, r7, #12
 80006ea:	6812      	ldr	r2, [r2, #0]
 80006ec:	4611      	mov	r1, r2
 80006ee:	8019      	strh	r1, [r3, #0]
 80006f0:	3302      	adds	r3, #2
 80006f2:	0c12      	lsrs	r2, r2, #16
 80006f4:	701a      	strb	r2, [r3, #0]
	uint8_t mode;

	if (reg < 0x100)
 80006f6:	88fb      	ldrh	r3, [r7, #6]
 80006f8:	2bff      	cmp	r3, #255	; 0xff
 80006fa:	d802      	bhi.n	8000702 <ADF_SPI_MEM_WR+0x2e>
		mode = 0;
 80006fc:	2300      	movs	r3, #0
 80006fe:	73fb      	strb	r3, [r7, #15]
 8000700:	e008      	b.n	8000714 <ADF_SPI_MEM_WR+0x40>
	else if (reg > 0x13f)
 8000702:	88fb      	ldrh	r3, [r7, #6]
 8000704:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000708:	d302      	bcc.n	8000710 <ADF_SPI_MEM_WR+0x3c>
		mode = 2;
 800070a:	2302      	movs	r3, #2
 800070c:	73fb      	strb	r3, [r7, #15]
 800070e:	e001      	b.n	8000714 <ADF_SPI_MEM_WR+0x40>
	else
		mode = 1;
 8000710:	2301      	movs	r3, #1
 8000712:	73fb      	strb	r3, [r7, #15]

	uint8_t bytes[3];
	bytes[0] = SPI_MEM_WR_MODES[mode] | ((reg>>8)&0x07);
 8000714:	7bfb      	ldrb	r3, [r7, #15]
 8000716:	f107 0210 	add.w	r2, r7, #16
 800071a:	4413      	add	r3, r2
 800071c:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8000720:	b25a      	sxtb	r2, r3
 8000722:	88fb      	ldrh	r3, [r7, #6]
 8000724:	0a1b      	lsrs	r3, r3, #8
 8000726:	b29b      	uxth	r3, r3
 8000728:	b25b      	sxtb	r3, r3
 800072a:	f003 0307 	and.w	r3, r3, #7
 800072e:	b25b      	sxtb	r3, r3
 8000730:	4313      	orrs	r3, r2
 8000732:	b25b      	sxtb	r3, r3
 8000734:	b2db      	uxtb	r3, r3
 8000736:	723b      	strb	r3, [r7, #8]
	bytes[1] = reg&0xff;
 8000738:	88fb      	ldrh	r3, [r7, #6]
 800073a:	b2db      	uxtb	r3, r3
 800073c:	727b      	strb	r3, [r7, #9]
	bytes[2] = data;
 800073e:	797b      	ldrb	r3, [r7, #5]
 8000740:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000742:	2200      	movs	r2, #0
 8000744:	2104      	movs	r1, #4
 8000746:	480a      	ldr	r0, [pc, #40]	; (8000770 <ADF_SPI_MEM_WR+0x9c>)
 8000748:	f003 fd40 	bl	80041cc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 3, 50);
 800074c:	f107 0108 	add.w	r1, r7, #8
 8000750:	2332      	movs	r3, #50	; 0x32
 8000752:	2203      	movs	r2, #3
 8000754:	4807      	ldr	r0, [pc, #28]	; (8000774 <ADF_SPI_MEM_WR+0xa0>)
 8000756:	f006 f889 	bl	800686c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800075a:	2201      	movs	r2, #1
 800075c:	2104      	movs	r1, #4
 800075e:	4804      	ldr	r0, [pc, #16]	; (8000770 <ADF_SPI_MEM_WR+0x9c>)
 8000760:	f003 fd34 	bl	80041cc <HAL_GPIO_WritePin>
}
 8000764:	bf00      	nop
 8000766:	3710      	adds	r7, #16
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	0800e01c 	.word	0x0800e01c
 8000770:	40020000 	.word	0x40020000
 8000774:	200009e8 	.word	0x200009e8

08000778 <ADF_SPI_MEM_RD>:

uint8_t ADF_SPI_MEM_RD(uint16_t reg){
 8000778:	b580      	push	{r7, lr}
 800077a:	b084      	sub	sp, #16
 800077c:	af00      	add	r7, sp, #0
 800077e:	4603      	mov	r3, r0
 8000780:	80fb      	strh	r3, [r7, #6]
	uint8_t SPI_MEM_RD_MODES[3] = {0x28, 0x29, 0x2b};
 8000782:	4a26      	ldr	r2, [pc, #152]	; (800081c <ADF_SPI_MEM_RD+0xa4>)
 8000784:	f107 030c 	add.w	r3, r7, #12
 8000788:	6812      	ldr	r2, [r2, #0]
 800078a:	4611      	mov	r1, r2
 800078c:	8019      	strh	r1, [r3, #0]
 800078e:	3302      	adds	r3, #2
 8000790:	0c12      	lsrs	r2, r2, #16
 8000792:	701a      	strb	r2, [r3, #0]
	uint8_t mode;
	uint8_t value;

	if (reg < 0x100)
 8000794:	88fb      	ldrh	r3, [r7, #6]
 8000796:	2bff      	cmp	r3, #255	; 0xff
 8000798:	d802      	bhi.n	80007a0 <ADF_SPI_MEM_RD+0x28>
		mode = 0;
 800079a:	2300      	movs	r3, #0
 800079c:	73fb      	strb	r3, [r7, #15]
 800079e:	e008      	b.n	80007b2 <ADF_SPI_MEM_RD+0x3a>
	else if (reg > 0x13f)
 80007a0:	88fb      	ldrh	r3, [r7, #6]
 80007a2:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80007a6:	d302      	bcc.n	80007ae <ADF_SPI_MEM_RD+0x36>
		mode = 2;
 80007a8:	2302      	movs	r3, #2
 80007aa:	73fb      	strb	r3, [r7, #15]
 80007ac:	e001      	b.n	80007b2 <ADF_SPI_MEM_RD+0x3a>
	else
		mode = 1;
 80007ae:	2301      	movs	r3, #1
 80007b0:	73fb      	strb	r3, [r7, #15]

	uint8_t bytes[3];
	bytes[0] = SPI_MEM_RD_MODES[mode] | ((reg>>8)&0x07);
 80007b2:	7bfb      	ldrb	r3, [r7, #15]
 80007b4:	f107 0210 	add.w	r2, r7, #16
 80007b8:	4413      	add	r3, r2
 80007ba:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 80007be:	b25a      	sxtb	r2, r3
 80007c0:	88fb      	ldrh	r3, [r7, #6]
 80007c2:	0a1b      	lsrs	r3, r3, #8
 80007c4:	b29b      	uxth	r3, r3
 80007c6:	b25b      	sxtb	r3, r3
 80007c8:	f003 0307 	and.w	r3, r3, #7
 80007cc:	b25b      	sxtb	r3, r3
 80007ce:	4313      	orrs	r3, r2
 80007d0:	b25b      	sxtb	r3, r3
 80007d2:	b2db      	uxtb	r3, r3
 80007d4:	723b      	strb	r3, [r7, #8]
	bytes[1] = reg&0xff;
 80007d6:	88fb      	ldrh	r3, [r7, #6]
 80007d8:	b2db      	uxtb	r3, r3
 80007da:	727b      	strb	r3, [r7, #9]
	bytes[2] = 0xff;
 80007dc:	23ff      	movs	r3, #255	; 0xff
 80007de:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80007e0:	2200      	movs	r2, #0
 80007e2:	2104      	movs	r1, #4
 80007e4:	480e      	ldr	r0, [pc, #56]	; (8000820 <ADF_SPI_MEM_RD+0xa8>)
 80007e6:	f003 fcf1 	bl	80041cc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 3, 50);
 80007ea:	f107 0108 	add.w	r1, r7, #8
 80007ee:	2332      	movs	r3, #50	; 0x32
 80007f0:	2203      	movs	r2, #3
 80007f2:	480c      	ldr	r0, [pc, #48]	; (8000824 <ADF_SPI_MEM_RD+0xac>)
 80007f4:	f006 f83a 	bl	800686c <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &value, 1, 50);
 80007f8:	f107 010b 	add.w	r1, r7, #11
 80007fc:	2332      	movs	r3, #50	; 0x32
 80007fe:	2201      	movs	r2, #1
 8000800:	4808      	ldr	r0, [pc, #32]	; (8000824 <ADF_SPI_MEM_RD+0xac>)
 8000802:	f006 f96f 	bl	8006ae4 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000806:	2201      	movs	r2, #1
 8000808:	2104      	movs	r1, #4
 800080a:	4805      	ldr	r0, [pc, #20]	; (8000820 <ADF_SPI_MEM_RD+0xa8>)
 800080c:	f003 fcde 	bl	80041cc <HAL_GPIO_WritePin>

	return value;
 8000810:	7afb      	ldrb	r3, [r7, #11]
}
 8000812:	4618      	mov	r0, r3
 8000814:	3710      	adds	r7, #16
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	0800e020 	.word	0x0800e020
 8000820:	40020000 	.word	0x40020000
 8000824:	200009e8 	.word	0x200009e8

08000828 <ADF_set_turnaround_Tx_Rx>:

void ADF_set_turnaround_Tx_Rx(void){
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
	// Set auto_tx_to_rx_turnaround
	ADF_SPI_MEM_WR(0x107,0x08);
 800082c:	2108      	movs	r1, #8
 800082e:	f240 1007 	movw	r0, #263	; 0x107
 8000832:	f7ff ff4f 	bl	80006d4 <ADF_SPI_MEM_WR>
}
 8000836:	bf00      	nop
 8000838:	bd80      	pop	{r7, pc}
	...

0800083c <ADF_set_IDLE_mode>:
void ADF_set_turnaround_Rx_Tx(void){
	// Set auto_rx_to_tx_turnaround
	ADF_SPI_MEM_WR(0x107,0x04);
}

void ADF_set_IDLE_mode(void){
 800083c:	b580      	push	{r7, lr}
 800083e:	b082      	sub	sp, #8
 8000840:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xB2};
 8000842:	23b2      	movs	r3, #178	; 0xb2
 8000844:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000846:	2200      	movs	r2, #0
 8000848:	2104      	movs	r1, #4
 800084a:	4809      	ldr	r0, [pc, #36]	; (8000870 <ADF_set_IDLE_mode+0x34>)
 800084c:	f003 fcbe 	bl	80041cc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 8000850:	1d3b      	adds	r3, r7, #4
 8000852:	2201      	movs	r2, #1
 8000854:	4619      	mov	r1, r3
 8000856:	4807      	ldr	r0, [pc, #28]	; (8000874 <ADF_set_IDLE_mode+0x38>)
 8000858:	f006 fbf8 	bl	800704c <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800085c:	2201      	movs	r2, #1
 800085e:	2104      	movs	r1, #4
 8000860:	4803      	ldr	r0, [pc, #12]	; (8000870 <ADF_set_IDLE_mode+0x34>)
 8000862:	f003 fcb3 	bl	80041cc <HAL_GPIO_WritePin>

	//delay_us(31); // TX to Idle state (max transition timing) p.14
}
 8000866:	bf00      	nop
 8000868:	3708      	adds	r7, #8
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	40020000 	.word	0x40020000
 8000874:	200009e8 	.word	0x200009e8

08000878 <ADF_set_PHY_RDY_mode>:

void ADF_set_PHY_RDY_mode(void){
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb3};
 800087e:	23b3      	movs	r3, #179	; 0xb3
 8000880:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000882:	2200      	movs	r2, #0
 8000884:	2104      	movs	r1, #4
 8000886:	4809      	ldr	r0, [pc, #36]	; (80008ac <ADF_set_PHY_RDY_mode+0x34>)
 8000888:	f003 fca0 	bl	80041cc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 800088c:	1d3b      	adds	r3, r7, #4
 800088e:	2201      	movs	r2, #1
 8000890:	4619      	mov	r1, r3
 8000892:	4807      	ldr	r0, [pc, #28]	; (80008b0 <ADF_set_PHY_RDY_mode+0x38>)
 8000894:	f006 fbda 	bl	800704c <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000898:	2201      	movs	r2, #1
 800089a:	2104      	movs	r1, #4
 800089c:	4803      	ldr	r0, [pc, #12]	; (80008ac <ADF_set_PHY_RDY_mode+0x34>)
 800089e:	f003 fc95 	bl	80041cc <HAL_GPIO_WritePin>

	//delay_us(145); // Idle to PHY_RDY state (max transition timing) p.14
}
 80008a2:	bf00      	nop
 80008a4:	3708      	adds	r7, #8
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	40020000 	.word	0x40020000
 80008b0:	200009e8 	.word	0x200009e8

080008b4 <ADF_set_Tx_mode>:

void ADF_set_Tx_mode(void){
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b082      	sub	sp, #8
 80008b8:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb5};
 80008ba:	23b5      	movs	r3, #181	; 0xb5
 80008bc:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80008be:	2200      	movs	r2, #0
 80008c0:	2104      	movs	r1, #4
 80008c2:	4809      	ldr	r0, [pc, #36]	; (80008e8 <ADF_set_Tx_mode+0x34>)
 80008c4:	f003 fc82 	bl	80041cc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 80008c8:	1d3b      	adds	r3, r7, #4
 80008ca:	2201      	movs	r2, #1
 80008cc:	4619      	mov	r1, r3
 80008ce:	4807      	ldr	r0, [pc, #28]	; (80008ec <ADF_set_Tx_mode+0x38>)
 80008d0:	f006 fbbc 	bl	800704c <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80008d4:	2201      	movs	r2, #1
 80008d6:	2104      	movs	r1, #4
 80008d8:	4803      	ldr	r0, [pc, #12]	; (80008e8 <ADF_set_Tx_mode+0x34>)
 80008da:	f003 fc77 	bl	80041cc <HAL_GPIO_WritePin>

	//delay_us(200); // (max transition timing) p.14
}
 80008de:	bf00      	nop
 80008e0:	3708      	adds	r7, #8
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	40020000 	.word	0x40020000
 80008ec:	200009e8 	.word	0x200009e8

080008f0 <ADF_set_Rx_mode>:

void ADF_set_Rx_mode(void){
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b082      	sub	sp, #8
 80008f4:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb4};
 80008f6:	23b4      	movs	r3, #180	; 0xb4
 80008f8:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80008fa:	2200      	movs	r2, #0
 80008fc:	2104      	movs	r1, #4
 80008fe:	4809      	ldr	r0, [pc, #36]	; (8000924 <ADF_set_Rx_mode+0x34>)
 8000900:	f003 fc64 	bl	80041cc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 1,50);
 8000904:	1d39      	adds	r1, r7, #4
 8000906:	2332      	movs	r3, #50	; 0x32
 8000908:	2201      	movs	r2, #1
 800090a:	4807      	ldr	r0, [pc, #28]	; (8000928 <ADF_set_Rx_mode+0x38>)
 800090c:	f005 ffae 	bl	800686c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000910:	2201      	movs	r2, #1
 8000912:	2104      	movs	r1, #4
 8000914:	4803      	ldr	r0, [pc, #12]	; (8000924 <ADF_set_Rx_mode+0x34>)
 8000916:	f003 fc59 	bl	80041cc <HAL_GPIO_WritePin>

	//delay_us(200); // (max transition timing) p.14
}
 800091a:	bf00      	nop
 800091c:	3708      	adds	r7, #8
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	40020000 	.word	0x40020000
 8000928:	200009e8 	.word	0x200009e8

0800092c <ADF_SPI_READY>:

/* Check if transceiver is ready for SPI access (p.73) */
uint8_t ADF_SPI_READY(void){
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000930:	2200      	movs	r2, #0
 8000932:	2104      	movs	r1, #4
 8000934:	480e      	ldr	r0, [pc, #56]	; (8000970 <ADF_SPI_READY+0x44>)
 8000936:	f003 fc49 	bl	80041cc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, 0xff, 1, 50);
 800093a:	2332      	movs	r3, #50	; 0x32
 800093c:	2201      	movs	r2, #1
 800093e:	21ff      	movs	r1, #255	; 0xff
 8000940:	480c      	ldr	r0, [pc, #48]	; (8000974 <ADF_SPI_READY+0x48>)
 8000942:	f005 ff93 	bl	800686c <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50);
 8000946:	2332      	movs	r3, #50	; 0x32
 8000948:	2201      	movs	r2, #1
 800094a:	490b      	ldr	r1, [pc, #44]	; (8000978 <ADF_SPI_READY+0x4c>)
 800094c:	4809      	ldr	r0, [pc, #36]	; (8000974 <ADF_SPI_READY+0x48>)
 800094e:	f006 f8c9 	bl	8006ae4 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000952:	2201      	movs	r2, #1
 8000954:	2104      	movs	r1, #4
 8000956:	4806      	ldr	r0, [pc, #24]	; (8000970 <ADF_SPI_READY+0x44>)
 8000958:	f003 fc38 	bl	80041cc <HAL_GPIO_WritePin>

	if ((ADF_status&0x80) == 0x80)
 800095c:	4b06      	ldr	r3, [pc, #24]	; (8000978 <ADF_SPI_READY+0x4c>)
 800095e:	781b      	ldrb	r3, [r3, #0]
 8000960:	b25b      	sxtb	r3, r3
 8000962:	2b00      	cmp	r3, #0
 8000964:	da01      	bge.n	800096a <ADF_SPI_READY+0x3e>
		return 1;
 8000966:	2301      	movs	r3, #1
 8000968:	e000      	b.n	800096c <ADF_SPI_READY+0x40>
	else
		return 0;
 800096a:	2300      	movs	r3, #0
}
 800096c:	4618      	mov	r0, r3
 800096e:	bd80      	pop	{r7, pc}
 8000970:	40020000 	.word	0x40020000
 8000974:	200009e8 	.word	0x200009e8
 8000978:	20000be0 	.word	0x20000be0

0800097c <ADF_RC_READY>:

/* Check if transceiver is ready for RC command (p.73) */
uint8_t ADF_RC_READY(void){
 800097c:	b580      	push	{r7, lr}
 800097e:	af00      	add	r7, sp, #0
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000980:	2200      	movs	r2, #0
 8000982:	2104      	movs	r1, #4
 8000984:	480f      	ldr	r0, [pc, #60]	; (80009c4 <ADF_RC_READY+0x48>)
 8000986:	f003 fc21 	bl	80041cc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, 0xff, 1, 50);
 800098a:	2332      	movs	r3, #50	; 0x32
 800098c:	2201      	movs	r2, #1
 800098e:	21ff      	movs	r1, #255	; 0xff
 8000990:	480d      	ldr	r0, [pc, #52]	; (80009c8 <ADF_RC_READY+0x4c>)
 8000992:	f005 ff6b 	bl	800686c <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50);
 8000996:	2332      	movs	r3, #50	; 0x32
 8000998:	2201      	movs	r2, #1
 800099a:	490c      	ldr	r1, [pc, #48]	; (80009cc <ADF_RC_READY+0x50>)
 800099c:	480a      	ldr	r0, [pc, #40]	; (80009c8 <ADF_RC_READY+0x4c>)
 800099e:	f006 f8a1 	bl	8006ae4 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80009a2:	2201      	movs	r2, #1
 80009a4:	2104      	movs	r1, #4
 80009a6:	4807      	ldr	r0, [pc, #28]	; (80009c4 <ADF_RC_READY+0x48>)
 80009a8:	f003 fc10 	bl	80041cc <HAL_GPIO_WritePin>

	if ((ADF_status&0xA0) == 0xA0)
 80009ac:	4b07      	ldr	r3, [pc, #28]	; (80009cc <ADF_RC_READY+0x50>)
 80009ae:	781b      	ldrb	r3, [r3, #0]
 80009b0:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80009b4:	2ba0      	cmp	r3, #160	; 0xa0
 80009b6:	d101      	bne.n	80009bc <ADF_RC_READY+0x40>
		return 1;
 80009b8:	2301      	movs	r3, #1
 80009ba:	e000      	b.n	80009be <ADF_RC_READY+0x42>
	else
		return 0;
 80009bc:	2300      	movs	r3, #0
}
 80009be:	4618      	mov	r0, r3
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	40020000 	.word	0x40020000
 80009c8:	200009e8 	.word	0x200009e8
 80009cc:	20000be0 	.word	0x20000be0

080009d0 <ADF_clear_Rx_flag>:
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);

	return ADF_status;
}

void ADF_clear_Rx_flag(void){
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
	ADF_SPI_MEM_WR(0x3cc,0x08);
 80009d4:	2108      	movs	r1, #8
 80009d6:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 80009da:	f7ff fe7b 	bl	80006d4 <ADF_SPI_MEM_WR>
}
 80009de:	bf00      	nop
 80009e0:	bd80      	pop	{r7, pc}

080009e2 <ADF_clear_Tx_flag>:

void ADF_clear_Tx_flag(void){
 80009e2:	b580      	push	{r7, lr}
 80009e4:	af00      	add	r7, sp, #0
	ADF_SPI_MEM_WR(0x3cc,0x10);
 80009e6:	2110      	movs	r1, #16
 80009e8:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 80009ec:	f7ff fe72 	bl	80006d4 <ADF_SPI_MEM_WR>
}
 80009f0:	bf00      	nop
 80009f2:	bd80      	pop	{r7, pc}

080009f4 <retreat_pointer>:
	cbuf->head = (cbuf->head + 1) % cbuf->max;

	cbuf->full = (cbuf->head == cbuf->tail);
}

static void retreat_pointer(cbuf_handle_t cbuf){
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b082      	sub	sp, #8
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d105      	bne.n	8000a0e <retreat_pointer+0x1a>
 8000a02:	4b0c      	ldr	r3, [pc, #48]	; (8000a34 <retreat_pointer+0x40>)
 8000a04:	4a0c      	ldr	r2, [pc, #48]	; (8000a38 <retreat_pointer+0x44>)
 8000a06:	2120      	movs	r1, #32
 8000a08:	480c      	ldr	r0, [pc, #48]	; (8000a3c <retreat_pointer+0x48>)
 8000a0a:	f00c fb07 	bl	800d01c <__assert_func>

	cbuf->full = false;
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	2200      	movs	r2, #0
 8000a12:	741a      	strb	r2, [r3, #16]
	cbuf->tail = (cbuf->tail + 1) % cbuf->max;
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	689b      	ldr	r3, [r3, #8]
 8000a18:	3301      	adds	r3, #1
 8000a1a:	687a      	ldr	r2, [r7, #4]
 8000a1c:	68d2      	ldr	r2, [r2, #12]
 8000a1e:	fbb3 f1f2 	udiv	r1, r3, r2
 8000a22:	fb02 f201 	mul.w	r2, r2, r1
 8000a26:	1a9a      	subs	r2, r3, r2
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	609a      	str	r2, [r3, #8]
}
 8000a2c:	bf00      	nop
 8000a2e:	3708      	adds	r7, #8
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	0800e024 	.word	0x0800e024
 8000a38:	0800e0f4 	.word	0x0800e0f4
 8000a3c:	0800e02c 	.word	0x0800e02c

08000a40 <circular_buf_init>:

/* Public Functions -------------------------------------------------------------------*/
cbuf_handle_t circular_buf_init(uint16_t* buffer, size_t size){
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b084      	sub	sp, #16
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
 8000a48:	6039      	str	r1, [r7, #0]
	assert(buffer && size);
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d002      	beq.n	8000a56 <circular_buf_init+0x16>
 8000a50:	683b      	ldr	r3, [r7, #0]
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d105      	bne.n	8000a62 <circular_buf_init+0x22>
 8000a56:	4b17      	ldr	r3, [pc, #92]	; (8000ab4 <circular_buf_init+0x74>)
 8000a58:	4a17      	ldr	r2, [pc, #92]	; (8000ab8 <circular_buf_init+0x78>)
 8000a5a:	2128      	movs	r1, #40	; 0x28
 8000a5c:	4817      	ldr	r0, [pc, #92]	; (8000abc <circular_buf_init+0x7c>)
 8000a5e:	f00c fadd 	bl	800d01c <__assert_func>

	cbuf_handle_t cbuf = malloc(sizeof(circular_buf_t));
 8000a62:	2014      	movs	r0, #20
 8000a64:	f00c fb34 	bl	800d0d0 <malloc>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	60fb      	str	r3, [r7, #12]
	assert(cbuf);
 8000a6c:	68fb      	ldr	r3, [r7, #12]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d105      	bne.n	8000a7e <circular_buf_init+0x3e>
 8000a72:	4b13      	ldr	r3, [pc, #76]	; (8000ac0 <circular_buf_init+0x80>)
 8000a74:	4a10      	ldr	r2, [pc, #64]	; (8000ab8 <circular_buf_init+0x78>)
 8000a76:	212b      	movs	r1, #43	; 0x2b
 8000a78:	4810      	ldr	r0, [pc, #64]	; (8000abc <circular_buf_init+0x7c>)
 8000a7a:	f00c facf 	bl	800d01c <__assert_func>

	cbuf->buffer = buffer;
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	687a      	ldr	r2, [r7, #4]
 8000a82:	601a      	str	r2, [r3, #0]
	cbuf->max = size;
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	683a      	ldr	r2, [r7, #0]
 8000a88:	60da      	str	r2, [r3, #12]
	circular_buf_reset(cbuf);
 8000a8a:	68f8      	ldr	r0, [r7, #12]
 8000a8c:	f000 f81c 	bl	8000ac8 <circular_buf_reset>

	assert(circular_buf_empty(cbuf));
 8000a90:	68f8      	ldr	r0, [r7, #12]
 8000a92:	f000 f8ab 	bl	8000bec <circular_buf_empty>
 8000a96:	4603      	mov	r3, r0
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d105      	bne.n	8000aa8 <circular_buf_init+0x68>
 8000a9c:	4b09      	ldr	r3, [pc, #36]	; (8000ac4 <circular_buf_init+0x84>)
 8000a9e:	4a06      	ldr	r2, [pc, #24]	; (8000ab8 <circular_buf_init+0x78>)
 8000aa0:	2131      	movs	r1, #49	; 0x31
 8000aa2:	4806      	ldr	r0, [pc, #24]	; (8000abc <circular_buf_init+0x7c>)
 8000aa4:	f00c faba 	bl	800d01c <__assert_func>

	return cbuf;
 8000aa8:	68fb      	ldr	r3, [r7, #12]
}
 8000aaa:	4618      	mov	r0, r3
 8000aac:	3710      	adds	r7, #16
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	0800e040 	.word	0x0800e040
 8000ab8:	0800e104 	.word	0x0800e104
 8000abc:	0800e02c 	.word	0x0800e02c
 8000ac0:	0800e024 	.word	0x0800e024
 8000ac4:	0800e050 	.word	0x0800e050

08000ac8 <circular_buf_reset>:
void circular_buf_free(cbuf_handle_t cbuf){
	assert(cbuf);
	free(cbuf);
}

void circular_buf_reset(cbuf_handle_t cbuf){
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
    assert(cbuf);
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d105      	bne.n	8000ae2 <circular_buf_reset+0x1a>
 8000ad6:	4b09      	ldr	r3, [pc, #36]	; (8000afc <circular_buf_reset+0x34>)
 8000ad8:	4a09      	ldr	r2, [pc, #36]	; (8000b00 <circular_buf_reset+0x38>)
 8000ada:	213c      	movs	r1, #60	; 0x3c
 8000adc:	4809      	ldr	r0, [pc, #36]	; (8000b04 <circular_buf_reset+0x3c>)
 8000ade:	f00c fa9d 	bl	800d01c <__assert_func>

    cbuf->head = 0;
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	605a      	str	r2, [r3, #4]
    cbuf->tail = 0;
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	2200      	movs	r2, #0
 8000aec:	609a      	str	r2, [r3, #8]
    cbuf->full = false;
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	2200      	movs	r2, #0
 8000af2:	741a      	strb	r2, [r3, #16]
}
 8000af4:	bf00      	nop
 8000af6:	3708      	adds	r7, #8
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	0800e024 	.word	0x0800e024
 8000b00:	0800e118 	.word	0x0800e118
 8000b04:	0800e02c 	.word	0x0800e02c

08000b08 <circular_buf_size>:

size_t circular_buf_size(cbuf_handle_t cbuf){
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b084      	sub	sp, #16
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d105      	bne.n	8000b22 <circular_buf_size+0x1a>
 8000b16:	4b15      	ldr	r3, [pc, #84]	; (8000b6c <circular_buf_size+0x64>)
 8000b18:	4a15      	ldr	r2, [pc, #84]	; (8000b70 <circular_buf_size+0x68>)
 8000b1a:	2144      	movs	r1, #68	; 0x44
 8000b1c:	4815      	ldr	r0, [pc, #84]	; (8000b74 <circular_buf_size+0x6c>)
 8000b1e:	f00c fa7d 	bl	800d01c <__assert_func>

	size_t size = cbuf->max;
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	68db      	ldr	r3, [r3, #12]
 8000b26:	60fb      	str	r3, [r7, #12]

	if(!cbuf->full)	{
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	7c1b      	ldrb	r3, [r3, #16]
 8000b2c:	f083 0301 	eor.w	r3, r3, #1
 8000b30:	b2db      	uxtb	r3, r3
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d015      	beq.n	8000b62 <circular_buf_size+0x5a>
		if(cbuf->head >= cbuf->tail){
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	685a      	ldr	r2, [r3, #4]
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	689b      	ldr	r3, [r3, #8]
 8000b3e:	429a      	cmp	r2, r3
 8000b40:	d306      	bcc.n	8000b50 <circular_buf_size+0x48>
			size = (cbuf->head - cbuf->tail);
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	685a      	ldr	r2, [r3, #4]
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	689b      	ldr	r3, [r3, #8]
 8000b4a:	1ad3      	subs	r3, r2, r3
 8000b4c:	60fb      	str	r3, [r7, #12]
 8000b4e:	e008      	b.n	8000b62 <circular_buf_size+0x5a>
		}
		else{
			size = (cbuf->max + cbuf->head - cbuf->tail);
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	68da      	ldr	r2, [r3, #12]
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	685b      	ldr	r3, [r3, #4]
 8000b58:	441a      	add	r2, r3
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	689b      	ldr	r3, [r3, #8]
 8000b5e:	1ad3      	subs	r3, r2, r3
 8000b60:	60fb      	str	r3, [r7, #12]
		}
	}
	return size;
 8000b62:	68fb      	ldr	r3, [r7, #12]
}
 8000b64:	4618      	mov	r0, r3
 8000b66:	3710      	adds	r7, #16
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	0800e024 	.word	0x0800e024
 8000b70:	0800e12c 	.word	0x0800e12c
 8000b74:	0800e02c 	.word	0x0800e02c

08000b78 <circular_buf_get>:
    }

    return r;
}

int circular_buf_get(cbuf_handle_t cbuf, uint16_t * data){
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b084      	sub	sp, #16
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
 8000b80:	6039      	str	r1, [r7, #0]
    assert(cbuf && data && cbuf->buffer);
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d006      	beq.n	8000b96 <circular_buf_get+0x1e>
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d003      	beq.n	8000b96 <circular_buf_get+0x1e>
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d105      	bne.n	8000ba2 <circular_buf_get+0x2a>
 8000b96:	4b12      	ldr	r3, [pc, #72]	; (8000be0 <circular_buf_get+0x68>)
 8000b98:	4a12      	ldr	r2, [pc, #72]	; (8000be4 <circular_buf_get+0x6c>)
 8000b9a:	2170      	movs	r1, #112	; 0x70
 8000b9c:	4812      	ldr	r0, [pc, #72]	; (8000be8 <circular_buf_get+0x70>)
 8000b9e:	f00c fa3d 	bl	800d01c <__assert_func>

    int r = -1;
 8000ba2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ba6:	60fb      	str	r3, [r7, #12]

    if(!circular_buf_empty(cbuf)){
 8000ba8:	6878      	ldr	r0, [r7, #4]
 8000baa:	f000 f81f 	bl	8000bec <circular_buf_empty>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	f083 0301 	eor.w	r3, r3, #1
 8000bb4:	b2db      	uxtb	r3, r3
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d00d      	beq.n	8000bd6 <circular_buf_get+0x5e>
        *data = cbuf->buffer[cbuf->tail];
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	681a      	ldr	r2, [r3, #0]
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	689b      	ldr	r3, [r3, #8]
 8000bc2:	005b      	lsls	r3, r3, #1
 8000bc4:	4413      	add	r3, r2
 8000bc6:	881a      	ldrh	r2, [r3, #0]
 8000bc8:	683b      	ldr	r3, [r7, #0]
 8000bca:	801a      	strh	r2, [r3, #0]
        retreat_pointer(cbuf);
 8000bcc:	6878      	ldr	r0, [r7, #4]
 8000bce:	f7ff ff11 	bl	80009f4 <retreat_pointer>

        r = 0;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	60fb      	str	r3, [r7, #12]
    }

    return r;
 8000bd6:	68fb      	ldr	r3, [r7, #12]
}
 8000bd8:	4618      	mov	r0, r3
 8000bda:	3710      	adds	r7, #16
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	0800e084 	.word	0x0800e084
 8000be4:	0800e140 	.word	0x0800e140
 8000be8:	0800e02c 	.word	0x0800e02c

08000bec <circular_buf_empty>:

bool circular_buf_empty(cbuf_handle_t cbuf){
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b082      	sub	sp, #8
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d105      	bne.n	8000c06 <circular_buf_empty+0x1a>
 8000bfa:	4b0e      	ldr	r3, [pc, #56]	; (8000c34 <circular_buf_empty+0x48>)
 8000bfc:	4a0e      	ldr	r2, [pc, #56]	; (8000c38 <circular_buf_empty+0x4c>)
 8000bfe:	217f      	movs	r1, #127	; 0x7f
 8000c00:	480e      	ldr	r0, [pc, #56]	; (8000c3c <circular_buf_empty+0x50>)
 8000c02:	f00c fa0b 	bl	800d01c <__assert_func>

    return (!cbuf->full && (cbuf->head == cbuf->tail));
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	7c1b      	ldrb	r3, [r3, #16]
 8000c0a:	f083 0301 	eor.w	r3, r3, #1
 8000c0e:	b2db      	uxtb	r3, r3
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d007      	beq.n	8000c24 <circular_buf_empty+0x38>
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	685a      	ldr	r2, [r3, #4]
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	689b      	ldr	r3, [r3, #8]
 8000c1c:	429a      	cmp	r2, r3
 8000c1e:	d101      	bne.n	8000c24 <circular_buf_empty+0x38>
 8000c20:	2301      	movs	r3, #1
 8000c22:	e000      	b.n	8000c26 <circular_buf_empty+0x3a>
 8000c24:	2300      	movs	r3, #0
 8000c26:	f003 0301 	and.w	r3, r3, #1
 8000c2a:	b2db      	uxtb	r3, r3
}
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	3708      	adds	r7, #8
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}
 8000c34:	0800e024 	.word	0x0800e024
 8000c38:	0800e154 	.word	0x0800e154
 8000c3c:	0800e02c 	.word	0x0800e02c

08000c40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c44:	f002 f8b4 	bl	8002db0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c48:	f000 f8d4 	bl	8000df4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c4c:	f000 fd8c 	bl	8001768 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000c50:	f000 f954 	bl	8000efc <MX_ADC1_Init>
  MX_DAC_Init();
 8000c54:	f000 f9ca 	bl	8000fec <MX_DAC_Init>
  MX_I2C1_Init();
 8000c58:	f000 f9f2 	bl	8001040 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000c5c:	f000 fa78 	bl	8001150 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000c60:	f000 faac 	bl	80011bc <MX_SPI2_Init>
  MX_TIM1_Init();
 8000c64:	f000 fae0 	bl	8001228 <MX_TIM1_Init>
  MX_TIM3_Init();
 8000c68:	f000 fbca 	bl	8001400 <MX_TIM3_Init>
  MX_USB_DEVICE_Init();
 8000c6c:	f00b fc1c 	bl	800c4a8 <MX_USB_DEVICE_Init>
  MX_UART5_Init();
 8000c70:	f000 fd50 	bl	8001714 <MX_UART5_Init>
  MX_RTC_Init();
 8000c74:	f000 fa12 	bl	800109c <MX_RTC_Init>
  MX_TIM5_Init();
 8000c78:	f000 fc44 	bl	8001504 <MX_TIM5_Init>
  MX_TIM11_Init();
 8000c7c:	f000 fd26 	bl	80016cc <MX_TIM11_Init>
  MX_TIM2_Init();
 8000c80:	f000 fb72 	bl	8001368 <MX_TIM2_Init>
  MX_TIM7_Init();
 8000c84:	f000 fcb2 	bl	80015ec <MX_TIM7_Init>
  MX_TIM9_Init();
 8000c88:	f000 fce6 	bl	8001658 <MX_TIM9_Init>
  MX_CRYP_Init();
 8000c8c:	f000 f98a 	bl	8000fa4 <MX_CRYP_Init>
  /* USER CODE BEGIN 2 */

  startup();
 8000c90:	f001 f9c8 	bl	8002024 <startup>
	  		  }
		*/


		// Packet received TX-side
		if(INT_PACKET_RECEIVED){
 8000c94:	4b4f      	ldr	r3, [pc, #316]	; (8000dd4 <main+0x194>)
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d041      	beq.n	8000d20 <main+0xe0>
		  	INT_PACKET_RECEIVED = 0;
 8000c9c:	4b4d      	ldr	r3, [pc, #308]	; (8000dd4 <main+0x194>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	701a      	strb	r2, [r3, #0]

		  	// Extract Pkt_length, Pkt_type, Data_length, Data_array[Data_length] and RSSI from received package
			RSSI = ReadPacket();
 8000ca2:	f001 faad 	bl	8002200 <ReadPacket>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	461a      	mov	r2, r3
 8000caa:	4b4b      	ldr	r3, [pc, #300]	; (8000dd8 <main+0x198>)
 8000cac:	701a      	strb	r2, [r3, #0]
			RSSI_counter++;
 8000cae:	4b4b      	ldr	r3, [pc, #300]	; (8000ddc <main+0x19c>)
 8000cb0:	781b      	ldrb	r3, [r3, #0]
 8000cb2:	3301      	adds	r3, #1
 8000cb4:	b2da      	uxtb	r2, r3
 8000cb6:	4b49      	ldr	r3, [pc, #292]	; (8000ddc <main+0x19c>)
 8000cb8:	701a      	strb	r2, [r3, #0]
			uint32_t address0 = 0x08012000 + (16*(RSSI_counter-1));
			Write_Flash(address0, (uint32_t) RSSI);
			*/

			// Update RSSI_Measured
		  	RSSI_Measured[RSSI_counter] = RSSI;
 8000cba:	4b48      	ldr	r3, [pc, #288]	; (8000ddc <main+0x19c>)
 8000cbc:	781b      	ldrb	r3, [r3, #0]
 8000cbe:	461a      	mov	r2, r3
 8000cc0:	4b45      	ldr	r3, [pc, #276]	; (8000dd8 <main+0x198>)
 8000cc2:	7819      	ldrb	r1, [r3, #0]
 8000cc4:	4b46      	ldr	r3, [pc, #280]	; (8000de0 <main+0x1a0>)
 8000cc6:	5499      	strb	r1, [r3, r2]

			// Update min and max RSSI on the fly */
			if(RSSI < RSSI_Range[0]){
 8000cc8:	4b46      	ldr	r3, [pc, #280]	; (8000de4 <main+0x1a4>)
 8000cca:	781a      	ldrb	r2, [r3, #0]
 8000ccc:	4b42      	ldr	r3, [pc, #264]	; (8000dd8 <main+0x198>)
 8000cce:	781b      	ldrb	r3, [r3, #0]
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	d904      	bls.n	8000cde <main+0x9e>
				RSSI_Range[0] = RSSI;
 8000cd4:	4b40      	ldr	r3, [pc, #256]	; (8000dd8 <main+0x198>)
 8000cd6:	781a      	ldrb	r2, [r3, #0]
 8000cd8:	4b42      	ldr	r3, [pc, #264]	; (8000de4 <main+0x1a4>)
 8000cda:	701a      	strb	r2, [r3, #0]
 8000cdc:	e009      	b.n	8000cf2 <main+0xb2>
			}
			else if(RSSI > RSSI_Range[1]){
 8000cde:	4b41      	ldr	r3, [pc, #260]	; (8000de4 <main+0x1a4>)
 8000ce0:	785a      	ldrb	r2, [r3, #1]
 8000ce2:	4b3d      	ldr	r3, [pc, #244]	; (8000dd8 <main+0x198>)
 8000ce4:	781b      	ldrb	r3, [r3, #0]
 8000ce6:	429a      	cmp	r2, r3
 8000ce8:	d203      	bcs.n	8000cf2 <main+0xb2>
				RSSI_Range[1] = RSSI;
 8000cea:	4b3b      	ldr	r3, [pc, #236]	; (8000dd8 <main+0x198>)
 8000cec:	781a      	ldrb	r2, [r3, #0]
 8000cee:	4b3d      	ldr	r3, [pc, #244]	; (8000de4 <main+0x1a4>)
 8000cf0:	705a      	strb	r2, [r3, #1]
			}


			if(RSSI_counter == 127){
 8000cf2:	4b3a      	ldr	r3, [pc, #232]	; (8000ddc <main+0x19c>)
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	2b7f      	cmp	r3, #127	; 0x7f
 8000cf8:	d112      	bne.n	8000d20 <main+0xe0>
				RSSI_counter = 0;
 8000cfa:	4b38      	ldr	r3, [pc, #224]	; (8000ddc <main+0x19c>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	701a      	strb	r2, [r3, #0]
				makeGraycode(); // make e- and d-lines
 8000d00:	f000 ff7c 	bl	8001bfc <makeGraycode>

				//reset RSSI_range //--> ["infinity", 0]
				RSSI_Range[0] = 0XFF; //min
 8000d04:	4b37      	ldr	r3, [pc, #220]	; (8000de4 <main+0x1a4>)
 8000d06:	22ff      	movs	r2, #255	; 0xff
 8000d08:	701a      	strb	r2, [r3, #0]
				RSSI_Range[1] = 0X00; //max
 8000d0a:	4b36      	ldr	r3, [pc, #216]	; (8000de4 <main+0x1a4>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	705a      	strb	r2, [r3, #1]

				if(settings_mode == 'T'){
 8000d10:	4b35      	ldr	r3, [pc, #212]	; (8000de8 <main+0x1a8>)
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	2b54      	cmp	r3, #84	; 0x54
 8000d16:	d103      	bne.n	8000d20 <main+0xe0>
					Send_e_line();
 8000d18:	f001 fa34 	bl	8002184 <Send_e_line>
					generateKeyGraycode();
 8000d1c:	f001 f844 	bl	8001da8 <generateKeyGraycode>
			}
			*/
	  	}

		// Packet received RX-side
	  	if (INT_PACKET_SENT){
 8000d20:	4b32      	ldr	r3, [pc, #200]	; (8000dec <main+0x1ac>)
 8000d22:	781b      	ldrb	r3, [r3, #0]
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d0b5      	beq.n	8000c94 <main+0x54>
		  	INT_PACKET_SENT = 0;
 8000d28:	4b30      	ldr	r3, [pc, #192]	; (8000dec <main+0x1ac>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	701a      	strb	r2, [r3, #0]
		  	if (settings_mode == 'R'){
 8000d2e:	4b2e      	ldr	r3, [pc, #184]	; (8000de8 <main+0x1a8>)
 8000d30:	781b      	ldrb	r3, [r3, #0]
 8000d32:	2b52      	cmp	r3, #82	; 0x52
 8000d34:	d1ae      	bne.n	8000c94 <main+0x54>
			  	SendDummyByte(0xAA);
 8000d36:	20aa      	movs	r0, #170	; 0xaa
 8000d38:	f001 f940 	bl	8001fbc <SendDummyByte>
			  	ADF_set_Rx_mode();
 8000d3c:	f7ff fdd8 	bl	80008f0 <ADF_set_Rx_mode>

			  	// Extract Pkt_length, Pkt_type, Data_length, Data_array[Data_length] and RSSI from received package
				RSSI = ReadPacket();
 8000d40:	f001 fa5e 	bl	8002200 <ReadPacket>
 8000d44:	4603      	mov	r3, r0
 8000d46:	461a      	mov	r2, r3
 8000d48:	4b23      	ldr	r3, [pc, #140]	; (8000dd8 <main+0x198>)
 8000d4a:	701a      	strb	r2, [r3, #0]
				uint32_t address0 = 0x08012000 + (16*(RSSI_counter-1));
				Write_Flash(address0, (uint32_t) RSSI);
				*/

				// Update RSSI_Measured
			  	RSSI_Measured[RSSI_counter] = RSSI;
 8000d4c:	4b23      	ldr	r3, [pc, #140]	; (8000ddc <main+0x19c>)
 8000d4e:	781b      	ldrb	r3, [r3, #0]
 8000d50:	461a      	mov	r2, r3
 8000d52:	4b21      	ldr	r3, [pc, #132]	; (8000dd8 <main+0x198>)
 8000d54:	7819      	ldrb	r1, [r3, #0]
 8000d56:	4b22      	ldr	r3, [pc, #136]	; (8000de0 <main+0x1a0>)
 8000d58:	5499      	strb	r1, [r3, r2]

				RSSI_counter++;
 8000d5a:	4b20      	ldr	r3, [pc, #128]	; (8000ddc <main+0x19c>)
 8000d5c:	781b      	ldrb	r3, [r3, #0]
 8000d5e:	3301      	adds	r3, #1
 8000d60:	b2da      	uxtb	r2, r3
 8000d62:	4b1e      	ldr	r3, [pc, #120]	; (8000ddc <main+0x19c>)
 8000d64:	701a      	strb	r2, [r3, #0]

				// Update min and max RSSI on the fly */
				if(RSSI < RSSI_Range[0]){
 8000d66:	4b1f      	ldr	r3, [pc, #124]	; (8000de4 <main+0x1a4>)
 8000d68:	781a      	ldrb	r2, [r3, #0]
 8000d6a:	4b1b      	ldr	r3, [pc, #108]	; (8000dd8 <main+0x198>)
 8000d6c:	781b      	ldrb	r3, [r3, #0]
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d904      	bls.n	8000d7c <main+0x13c>
					RSSI_Range[0] = RSSI;
 8000d72:	4b19      	ldr	r3, [pc, #100]	; (8000dd8 <main+0x198>)
 8000d74:	781a      	ldrb	r2, [r3, #0]
 8000d76:	4b1b      	ldr	r3, [pc, #108]	; (8000de4 <main+0x1a4>)
 8000d78:	701a      	strb	r2, [r3, #0]
 8000d7a:	e009      	b.n	8000d90 <main+0x150>
				}
				else if(RSSI > RSSI_Range[1]){
 8000d7c:	4b19      	ldr	r3, [pc, #100]	; (8000de4 <main+0x1a4>)
 8000d7e:	785a      	ldrb	r2, [r3, #1]
 8000d80:	4b15      	ldr	r3, [pc, #84]	; (8000dd8 <main+0x198>)
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	429a      	cmp	r2, r3
 8000d86:	d203      	bcs.n	8000d90 <main+0x150>
					RSSI_Range[1] = RSSI;
 8000d88:	4b13      	ldr	r3, [pc, #76]	; (8000dd8 <main+0x198>)
 8000d8a:	781a      	ldrb	r2, [r3, #0]
 8000d8c:	4b15      	ldr	r3, [pc, #84]	; (8000de4 <main+0x1a4>)
 8000d8e:	705a      	strb	r2, [r3, #1]
				}



				if(RSSI_counter == 128){
 8000d90:	4b12      	ldr	r3, [pc, #72]	; (8000ddc <main+0x19c>)
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	2b80      	cmp	r3, #128	; 0x80
 8000d96:	d10a      	bne.n	8000dae <main+0x16e>
					RSSI_counter = 0;
 8000d98:	4b10      	ldr	r3, [pc, #64]	; (8000ddc <main+0x19c>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	701a      	strb	r2, [r3, #0]
					makeGraycode(); // make e- and d-lines
 8000d9e:	f000 ff2d 	bl	8001bfc <makeGraycode>

					//reset RSSI_range //--> ["infinity", 0]
					RSSI_Range[0] = 0XFF; //min
 8000da2:	4b10      	ldr	r3, [pc, #64]	; (8000de4 <main+0x1a4>)
 8000da4:	22ff      	movs	r2, #255	; 0xff
 8000da6:	701a      	strb	r2, [r3, #0]
					RSSI_Range[1] = 0X00; //max
 8000da8:	4b0e      	ldr	r3, [pc, #56]	; (8000de4 <main+0x1a4>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	705a      	strb	r2, [r3, #1]

				/* Check packet type
						// 0xAA = dummy-packet -> change to audio packet later on in development
						// 0xFF = e-line
				*/
			  	if(Pkt_type == 0xFF){
 8000dae:	4b10      	ldr	r3, [pc, #64]	; (8000df0 <main+0x1b0>)
 8000db0:	781b      	ldrb	r3, [r3, #0]
 8000db2:	2bff      	cmp	r3, #255	; 0xff
 8000db4:	f47f af6e 	bne.w	8000c94 <main+0x54>
					if(settings_mode == 'R'){
 8000db8:	4b0b      	ldr	r3, [pc, #44]	; (8000de8 <main+0x1a8>)
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	2b52      	cmp	r3, #82	; 0x52
 8000dbe:	f47f af69 	bne.w	8000c94 <main+0x54>
						SendDummyByte(0xAA); // Send dummy packet with type 0xFF after reception of e-line
 8000dc2:	20aa      	movs	r0, #170	; 0xaa
 8000dc4:	f001 f8fa 	bl	8001fbc <SendDummyByte>
						ADF_set_Rx_mode();
 8000dc8:	f7ff fd92 	bl	80008f0 <ADF_set_Rx_mode>
						// Replace e-line from RX with e-line received from TX (happens in ReadPacket with reception of 0xFF type)

						generateKeyGraycode();
 8000dcc:	f000 ffec 	bl	8001da8 <generateKeyGraycode>
		if(INT_PACKET_RECEIVED){
 8000dd0:	e760      	b.n	8000c94 <main+0x54>
 8000dd2:	bf00      	nop
 8000dd4:	20000220 	.word	0x20000220
 8000dd8:	200007c4 	.word	0x200007c4
 8000ddc:	200004bc 	.word	0x200004bc
 8000de0:	20000a98 	.word	0x20000a98
 8000de4:	20000b68 	.word	0x20000b68
 8000de8:	20000000 	.word	0x20000000
 8000dec:	20000221 	.word	0x20000221
 8000df0:	200009b3 	.word	0x200009b3

08000df4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b098      	sub	sp, #96	; 0x60
 8000df8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dfa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000dfe:	2230      	movs	r2, #48	; 0x30
 8000e00:	2100      	movs	r1, #0
 8000e02:	4618      	mov	r0, r3
 8000e04:	f00c f96c 	bl	800d0e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e08:	f107 031c 	add.w	r3, r7, #28
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	601a      	str	r2, [r3, #0]
 8000e10:	605a      	str	r2, [r3, #4]
 8000e12:	609a      	str	r2, [r3, #8]
 8000e14:	60da      	str	r2, [r3, #12]
 8000e16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e18:	f107 030c 	add.w	r3, r7, #12
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	601a      	str	r2, [r3, #0]
 8000e20:	605a      	str	r2, [r3, #4]
 8000e22:	609a      	str	r2, [r3, #8]
 8000e24:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e26:	2300      	movs	r3, #0
 8000e28:	60bb      	str	r3, [r7, #8]
 8000e2a:	4b32      	ldr	r3, [pc, #200]	; (8000ef4 <SystemClock_Config+0x100>)
 8000e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e2e:	4a31      	ldr	r2, [pc, #196]	; (8000ef4 <SystemClock_Config+0x100>)
 8000e30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e34:	6413      	str	r3, [r2, #64]	; 0x40
 8000e36:	4b2f      	ldr	r3, [pc, #188]	; (8000ef4 <SystemClock_Config+0x100>)
 8000e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e3e:	60bb      	str	r3, [r7, #8]
 8000e40:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e42:	2300      	movs	r3, #0
 8000e44:	607b      	str	r3, [r7, #4]
 8000e46:	4b2c      	ldr	r3, [pc, #176]	; (8000ef8 <SystemClock_Config+0x104>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	4a2b      	ldr	r2, [pc, #172]	; (8000ef8 <SystemClock_Config+0x104>)
 8000e4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e50:	6013      	str	r3, [r2, #0]
 8000e52:	4b29      	ldr	r3, [pc, #164]	; (8000ef8 <SystemClock_Config+0x104>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e5a:	607b      	str	r3, [r7, #4]
 8000e5c:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8000e5e:	2305      	movs	r3, #5
 8000e60:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e62:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e66:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000e68:	2301      	movs	r3, #1
 8000e6a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e6c:	2302      	movs	r3, #2
 8000e6e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e70:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000e74:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000e76:	2319      	movs	r3, #25
 8000e78:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000e7a:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000e7e:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e80:	2302      	movs	r3, #2
 8000e82:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000e84:	2307      	movs	r3, #7
 8000e86:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e88:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f004 fcab 	bl	80057e8 <HAL_RCC_OscConfig>
 8000e92:	4603      	mov	r3, r0
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d001      	beq.n	8000e9c <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8000e98:	f001 fa36 	bl	8002308 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e9c:	230f      	movs	r3, #15
 8000e9e:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ea0:	2302      	movs	r3, #2
 8000ea2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000ea8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000eac:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000eae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000eb2:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000eb4:	f107 031c 	add.w	r3, r7, #28
 8000eb8:	2105      	movs	r1, #5
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f004 ff0c 	bl	8005cd8 <HAL_RCC_ClockConfig>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d001      	beq.n	8000eca <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8000ec6:	f001 fa1f 	bl	8002308 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000eca:	2302      	movs	r3, #2
 8000ecc:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000ece:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ed2:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ed4:	f107 030c 	add.w	r3, r7, #12
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f005 f8f5 	bl	80060c8 <HAL_RCCEx_PeriphCLKConfig>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d001      	beq.n	8000ee8 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8000ee4:	f001 fa10 	bl	8002308 <Error_Handler>
  }
  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8000ee8:	f004 ffdc 	bl	8005ea4 <HAL_RCC_EnableCSS>
}
 8000eec:	bf00      	nop
 8000eee:	3760      	adds	r7, #96	; 0x60
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	40023800 	.word	0x40023800
 8000ef8:	40007000 	.word	0x40007000

08000efc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b084      	sub	sp, #16
 8000f00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f02:	463b      	mov	r3, r7
 8000f04:	2200      	movs	r2, #0
 8000f06:	601a      	str	r2, [r3, #0]
 8000f08:	605a      	str	r2, [r3, #4]
 8000f0a:	609a      	str	r2, [r3, #8]
 8000f0c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f0e:	4b23      	ldr	r3, [pc, #140]	; (8000f9c <MX_ADC1_Init+0xa0>)
 8000f10:	4a23      	ldr	r2, [pc, #140]	; (8000fa0 <MX_ADC1_Init+0xa4>)
 8000f12:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f14:	4b21      	ldr	r3, [pc, #132]	; (8000f9c <MX_ADC1_Init+0xa0>)
 8000f16:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000f1a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 8000f1c:	4b1f      	ldr	r3, [pc, #124]	; (8000f9c <MX_ADC1_Init+0xa0>)
 8000f1e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000f22:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000f24:	4b1d      	ldr	r3, [pc, #116]	; (8000f9c <MX_ADC1_Init+0xa0>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f2a:	4b1c      	ldr	r3, [pc, #112]	; (8000f9c <MX_ADC1_Init+0xa0>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f30:	4b1a      	ldr	r3, [pc, #104]	; (8000f9c <MX_ADC1_Init+0xa0>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000f38:	4b18      	ldr	r3, [pc, #96]	; (8000f9c <MX_ADC1_Init+0xa0>)
 8000f3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000f3e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T5_CC1;
 8000f40:	4b16      	ldr	r3, [pc, #88]	; (8000f9c <MX_ADC1_Init+0xa0>)
 8000f42:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8000f46:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f48:	4b14      	ldr	r3, [pc, #80]	; (8000f9c <MX_ADC1_Init+0xa0>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000f4e:	4b13      	ldr	r3, [pc, #76]	; (8000f9c <MX_ADC1_Init+0xa0>)
 8000f50:	2201      	movs	r2, #1
 8000f52:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f54:	4b11      	ldr	r3, [pc, #68]	; (8000f9c <MX_ADC1_Init+0xa0>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f5c:	4b0f      	ldr	r3, [pc, #60]	; (8000f9c <MX_ADC1_Init+0xa0>)
 8000f5e:	2201      	movs	r2, #1
 8000f60:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f62:	480e      	ldr	r0, [pc, #56]	; (8000f9c <MX_ADC1_Init+0xa0>)
 8000f64:	f001 ffba 	bl	8002edc <HAL_ADC_Init>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d001      	beq.n	8000f72 <MX_ADC1_Init+0x76>
  {
    Error_Handler();
 8000f6e:	f001 f9cb 	bl	8002308 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000f72:	2303      	movs	r3, #3
 8000f74:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f76:	2301      	movs	r3, #1
 8000f78:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f7e:	463b      	mov	r3, r7
 8000f80:	4619      	mov	r1, r3
 8000f82:	4806      	ldr	r0, [pc, #24]	; (8000f9c <MX_ADC1_Init+0xa0>)
 8000f84:	f002 fa68 	bl	8003458 <HAL_ADC_ConfigChannel>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d001      	beq.n	8000f92 <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8000f8e:	f001 f9bb 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f92:	bf00      	nop
 8000f94:	3710      	adds	r7, #16
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	200006fc 	.word	0x200006fc
 8000fa0:	40012000 	.word	0x40012000

08000fa4 <MX_CRYP_Init>:
  * @brief CRYP Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRYP_Init(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE END CRYP_Init 0 */

  /* USER CODE BEGIN CRYP_Init 1 */

  /* USER CODE END CRYP_Init 1 */
  hcryp.Instance = CRYP;
 8000fa8:	4b0d      	ldr	r3, [pc, #52]	; (8000fe0 <MX_CRYP_Init+0x3c>)
 8000faa:	4a0e      	ldr	r2, [pc, #56]	; (8000fe4 <MX_CRYP_Init+0x40>)
 8000fac:	601a      	str	r2, [r3, #0]
  hcryp.Init.DataType = CRYP_DATATYPE_8B;
 8000fae:	4b0c      	ldr	r3, [pc, #48]	; (8000fe0 <MX_CRYP_Init+0x3c>)
 8000fb0:	2280      	movs	r2, #128	; 0x80
 8000fb2:	605a      	str	r2, [r3, #4]
  hcryp.Init.KeySize = CRYP_KEYSIZE_128B;
 8000fb4:	4b0a      	ldr	r3, [pc, #40]	; (8000fe0 <MX_CRYP_Init+0x3c>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	609a      	str	r2, [r3, #8]
  hcryp.Init.pKey = (uint32_t *)pKeyCRYP;
 8000fba:	4b09      	ldr	r3, [pc, #36]	; (8000fe0 <MX_CRYP_Init+0x3c>)
 8000fbc:	4a0a      	ldr	r2, [pc, #40]	; (8000fe8 <MX_CRYP_Init+0x44>)
 8000fbe:	60da      	str	r2, [r3, #12]
  hcryp.Init.Algorithm = CRYP_AES_ECB;
 8000fc0:	4b07      	ldr	r3, [pc, #28]	; (8000fe0 <MX_CRYP_Init+0x3c>)
 8000fc2:	2220      	movs	r2, #32
 8000fc4:	615a      	str	r2, [r3, #20]
  hcryp.Init.DataWidthUnit = CRYP_DATAWIDTHUNIT_BYTE;
 8000fc6:	4b06      	ldr	r3, [pc, #24]	; (8000fe0 <MX_CRYP_Init+0x3c>)
 8000fc8:	2201      	movs	r2, #1
 8000fca:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_CRYP_Init(&hcryp) != HAL_OK)
 8000fcc:	4804      	ldr	r0, [pc, #16]	; (8000fe0 <MX_CRYP_Init+0x3c>)
 8000fce:	f002 fd7c 	bl	8003aca <HAL_CRYP_Init>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <MX_CRYP_Init+0x38>
  {
    Error_Handler();
 8000fd8:	f001 f996 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN CRYP_Init 2 */

  /* USER CODE END CRYP_Init 2 */

}
 8000fdc:	bf00      	nop
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	20000b74 	.word	0x20000b74
 8000fe4:	50060000 	.word	0x50060000
 8000fe8:	0800e168 	.word	0x0800e168

08000fec <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000ff2:	463b      	mov	r3, r7
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	601a      	str	r2, [r3, #0]
 8000ff8:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000ffa:	4b0f      	ldr	r3, [pc, #60]	; (8001038 <MX_DAC_Init+0x4c>)
 8000ffc:	4a0f      	ldr	r2, [pc, #60]	; (800103c <MX_DAC_Init+0x50>)
 8000ffe:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001000:	480d      	ldr	r0, [pc, #52]	; (8001038 <MX_DAC_Init+0x4c>)
 8001002:	f002 fd9a 	bl	8003b3a <HAL_DAC_Init>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d001      	beq.n	8001010 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 800100c:	f001 f97c 	bl	8002308 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001010:	2300      	movs	r3, #0
 8001012:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001014:	2300      	movs	r3, #0
 8001016:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001018:	463b      	mov	r3, r7
 800101a:	2200      	movs	r2, #0
 800101c:	4619      	mov	r1, r3
 800101e:	4806      	ldr	r0, [pc, #24]	; (8001038 <MX_DAC_Init+0x4c>)
 8001020:	f002 fea5 	bl	8003d6e <HAL_DAC_ConfigChannel>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d001      	beq.n	800102e <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800102a:	f001 f96d 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800102e:	bf00      	nop
 8001030:	3708      	adds	r7, #8
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	2000081c 	.word	0x2000081c
 800103c:	40007400 	.word	0x40007400

08001040 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001044:	4b12      	ldr	r3, [pc, #72]	; (8001090 <MX_I2C1_Init+0x50>)
 8001046:	4a13      	ldr	r2, [pc, #76]	; (8001094 <MX_I2C1_Init+0x54>)
 8001048:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800104a:	4b11      	ldr	r3, [pc, #68]	; (8001090 <MX_I2C1_Init+0x50>)
 800104c:	4a12      	ldr	r2, [pc, #72]	; (8001098 <MX_I2C1_Init+0x58>)
 800104e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001050:	4b0f      	ldr	r3, [pc, #60]	; (8001090 <MX_I2C1_Init+0x50>)
 8001052:	2200      	movs	r2, #0
 8001054:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001056:	4b0e      	ldr	r3, [pc, #56]	; (8001090 <MX_I2C1_Init+0x50>)
 8001058:	2200      	movs	r2, #0
 800105a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800105c:	4b0c      	ldr	r3, [pc, #48]	; (8001090 <MX_I2C1_Init+0x50>)
 800105e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001062:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001064:	4b0a      	ldr	r3, [pc, #40]	; (8001090 <MX_I2C1_Init+0x50>)
 8001066:	2200      	movs	r2, #0
 8001068:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800106a:	4b09      	ldr	r3, [pc, #36]	; (8001090 <MX_I2C1_Init+0x50>)
 800106c:	2200      	movs	r2, #0
 800106e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001070:	4b07      	ldr	r3, [pc, #28]	; (8001090 <MX_I2C1_Init+0x50>)
 8001072:	2200      	movs	r2, #0
 8001074:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001076:	4b06      	ldr	r3, [pc, #24]	; (8001090 <MX_I2C1_Init+0x50>)
 8001078:	2200      	movs	r2, #0
 800107a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800107c:	4804      	ldr	r0, [pc, #16]	; (8001090 <MX_I2C1_Init+0x50>)
 800107e:	f003 f8d7 	bl	8004230 <HAL_I2C_Init>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001088:	f001 f93e 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800108c:	bf00      	nop
 800108e:	bd80      	pop	{r7, pc}
 8001090:	20000564 	.word	0x20000564
 8001094:	40005400 	.word	0x40005400
 8001098:	000186a0 	.word	0x000186a0

0800109c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b086      	sub	sp, #24
 80010a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80010a2:	1d3b      	adds	r3, r7, #4
 80010a4:	2200      	movs	r2, #0
 80010a6:	601a      	str	r2, [r3, #0]
 80010a8:	605a      	str	r2, [r3, #4]
 80010aa:	609a      	str	r2, [r3, #8]
 80010ac:	60da      	str	r2, [r3, #12]
 80010ae:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80010b0:	2300      	movs	r3, #0
 80010b2:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80010b4:	4b24      	ldr	r3, [pc, #144]	; (8001148 <MX_RTC_Init+0xac>)
 80010b6:	4a25      	ldr	r2, [pc, #148]	; (800114c <MX_RTC_Init+0xb0>)
 80010b8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80010ba:	4b23      	ldr	r3, [pc, #140]	; (8001148 <MX_RTC_Init+0xac>)
 80010bc:	2200      	movs	r2, #0
 80010be:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80010c0:	4b21      	ldr	r3, [pc, #132]	; (8001148 <MX_RTC_Init+0xac>)
 80010c2:	227f      	movs	r2, #127	; 0x7f
 80010c4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80010c6:	4b20      	ldr	r3, [pc, #128]	; (8001148 <MX_RTC_Init+0xac>)
 80010c8:	22ff      	movs	r2, #255	; 0xff
 80010ca:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80010cc:	4b1e      	ldr	r3, [pc, #120]	; (8001148 <MX_RTC_Init+0xac>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80010d2:	4b1d      	ldr	r3, [pc, #116]	; (8001148 <MX_RTC_Init+0xac>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80010d8:	4b1b      	ldr	r3, [pc, #108]	; (8001148 <MX_RTC_Init+0xac>)
 80010da:	2200      	movs	r2, #0
 80010dc:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80010de:	481a      	ldr	r0, [pc, #104]	; (8001148 <MX_RTC_Init+0xac>)
 80010e0:	f005 f8d4 	bl	800628c <HAL_RTC_Init>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80010ea:	f001 f90d 	bl	8002308 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 12;
 80010ee:	230c      	movs	r3, #12
 80010f0:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 59;
 80010f2:	233b      	movs	r3, #59	; 0x3b
 80010f4:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 80010f6:	2300      	movs	r3, #0
 80010f8:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80010fa:	2300      	movs	r3, #0
 80010fc:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80010fe:	2300      	movs	r3, #0
 8001100:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8001102:	1d3b      	adds	r3, r7, #4
 8001104:	2200      	movs	r2, #0
 8001106:	4619      	mov	r1, r3
 8001108:	480f      	ldr	r0, [pc, #60]	; (8001148 <MX_RTC_Init+0xac>)
 800110a:	f005 f950 	bl	80063ae <HAL_RTC_SetTime>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001114:	f001 f8f8 	bl	8002308 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001118:	2301      	movs	r3, #1
 800111a:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MAY;
 800111c:	2305      	movs	r3, #5
 800111e:	707b      	strb	r3, [r7, #1]
  sDate.Date = 31;
 8001120:	231f      	movs	r3, #31
 8001122:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 8001124:	2300      	movs	r3, #0
 8001126:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8001128:	463b      	mov	r3, r7
 800112a:	2200      	movs	r2, #0
 800112c:	4619      	mov	r1, r3
 800112e:	4806      	ldr	r0, [pc, #24]	; (8001148 <MX_RTC_Init+0xac>)
 8001130:	f005 f9fa 	bl	8006528 <HAL_RTC_SetDate>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800113a:	f001 f8e5 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800113e:	bf00      	nop
 8001140:	3718      	adds	r7, #24
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	200008b4 	.word	0x200008b4
 800114c:	40002800 	.word	0x40002800

08001150 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001154:	4b17      	ldr	r3, [pc, #92]	; (80011b4 <MX_SPI1_Init+0x64>)
 8001156:	4a18      	ldr	r2, [pc, #96]	; (80011b8 <MX_SPI1_Init+0x68>)
 8001158:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800115a:	4b16      	ldr	r3, [pc, #88]	; (80011b4 <MX_SPI1_Init+0x64>)
 800115c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001160:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001162:	4b14      	ldr	r3, [pc, #80]	; (80011b4 <MX_SPI1_Init+0x64>)
 8001164:	2200      	movs	r2, #0
 8001166:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001168:	4b12      	ldr	r3, [pc, #72]	; (80011b4 <MX_SPI1_Init+0x64>)
 800116a:	2200      	movs	r2, #0
 800116c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800116e:	4b11      	ldr	r3, [pc, #68]	; (80011b4 <MX_SPI1_Init+0x64>)
 8001170:	2200      	movs	r2, #0
 8001172:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001174:	4b0f      	ldr	r3, [pc, #60]	; (80011b4 <MX_SPI1_Init+0x64>)
 8001176:	2200      	movs	r2, #0
 8001178:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800117a:	4b0e      	ldr	r3, [pc, #56]	; (80011b4 <MX_SPI1_Init+0x64>)
 800117c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001180:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001182:	4b0c      	ldr	r3, [pc, #48]	; (80011b4 <MX_SPI1_Init+0x64>)
 8001184:	2210      	movs	r2, #16
 8001186:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001188:	4b0a      	ldr	r3, [pc, #40]	; (80011b4 <MX_SPI1_Init+0x64>)
 800118a:	2200      	movs	r2, #0
 800118c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800118e:	4b09      	ldr	r3, [pc, #36]	; (80011b4 <MX_SPI1_Init+0x64>)
 8001190:	2200      	movs	r2, #0
 8001192:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001194:	4b07      	ldr	r3, [pc, #28]	; (80011b4 <MX_SPI1_Init+0x64>)
 8001196:	2200      	movs	r2, #0
 8001198:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800119a:	4b06      	ldr	r3, [pc, #24]	; (80011b4 <MX_SPI1_Init+0x64>)
 800119c:	220a      	movs	r2, #10
 800119e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80011a0:	4804      	ldr	r0, [pc, #16]	; (80011b4 <MX_SPI1_Init+0x64>)
 80011a2:	f005 fada 	bl	800675a <HAL_SPI_Init>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d001      	beq.n	80011b0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80011ac:	f001 f8ac 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80011b0:	bf00      	nop
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	200009e8 	.word	0x200009e8
 80011b8:	40013000 	.word	0x40013000

080011bc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80011c0:	4b17      	ldr	r3, [pc, #92]	; (8001220 <MX_SPI2_Init+0x64>)
 80011c2:	4a18      	ldr	r2, [pc, #96]	; (8001224 <MX_SPI2_Init+0x68>)
 80011c4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80011c6:	4b16      	ldr	r3, [pc, #88]	; (8001220 <MX_SPI2_Init+0x64>)
 80011c8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80011cc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80011ce:	4b14      	ldr	r3, [pc, #80]	; (8001220 <MX_SPI2_Init+0x64>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80011d4:	4b12      	ldr	r3, [pc, #72]	; (8001220 <MX_SPI2_Init+0x64>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011da:	4b11      	ldr	r3, [pc, #68]	; (8001220 <MX_SPI2_Init+0x64>)
 80011dc:	2200      	movs	r2, #0
 80011de:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011e0:	4b0f      	ldr	r3, [pc, #60]	; (8001220 <MX_SPI2_Init+0x64>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80011e6:	4b0e      	ldr	r3, [pc, #56]	; (8001220 <MX_SPI2_Init+0x64>)
 80011e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011ec:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80011ee:	4b0c      	ldr	r3, [pc, #48]	; (8001220 <MX_SPI2_Init+0x64>)
 80011f0:	2210      	movs	r2, #16
 80011f2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011f4:	4b0a      	ldr	r3, [pc, #40]	; (8001220 <MX_SPI2_Init+0x64>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80011fa:	4b09      	ldr	r3, [pc, #36]	; (8001220 <MX_SPI2_Init+0x64>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001200:	4b07      	ldr	r3, [pc, #28]	; (8001220 <MX_SPI2_Init+0x64>)
 8001202:	2200      	movs	r2, #0
 8001204:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001206:	4b06      	ldr	r3, [pc, #24]	; (8001220 <MX_SPI2_Init+0x64>)
 8001208:	220a      	movs	r2, #10
 800120a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800120c:	4804      	ldr	r0, [pc, #16]	; (8001220 <MX_SPI2_Init+0x64>)
 800120e:	f005 faa4 	bl	800675a <HAL_SPI_Init>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d001      	beq.n	800121c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001218:	f001 f876 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800121c:	bf00      	nop
 800121e:	bd80      	pop	{r7, pc}
 8001220:	20000464 	.word	0x20000464
 8001224:	40003800 	.word	0x40003800

08001228 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b096      	sub	sp, #88	; 0x58
 800122c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800122e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001232:	2200      	movs	r2, #0
 8001234:	601a      	str	r2, [r3, #0]
 8001236:	605a      	str	r2, [r3, #4]
 8001238:	609a      	str	r2, [r3, #8]
 800123a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800123c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001240:	2200      	movs	r2, #0
 8001242:	601a      	str	r2, [r3, #0]
 8001244:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001246:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800124a:	2200      	movs	r2, #0
 800124c:	601a      	str	r2, [r3, #0]
 800124e:	605a      	str	r2, [r3, #4]
 8001250:	609a      	str	r2, [r3, #8]
 8001252:	60da      	str	r2, [r3, #12]
 8001254:	611a      	str	r2, [r3, #16]
 8001256:	615a      	str	r2, [r3, #20]
 8001258:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800125a:	1d3b      	adds	r3, r7, #4
 800125c:	2220      	movs	r2, #32
 800125e:	2100      	movs	r1, #0
 8001260:	4618      	mov	r0, r3
 8001262:	f00b ff3d 	bl	800d0e0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001266:	4b3e      	ldr	r3, [pc, #248]	; (8001360 <MX_TIM1_Init+0x138>)
 8001268:	4a3e      	ldr	r2, [pc, #248]	; (8001364 <MX_TIM1_Init+0x13c>)
 800126a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16800-1;
 800126c:	4b3c      	ldr	r3, [pc, #240]	; (8001360 <MX_TIM1_Init+0x138>)
 800126e:	f244 129f 	movw	r2, #16799	; 0x419f
 8001272:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001274:	4b3a      	ldr	r3, [pc, #232]	; (8001360 <MX_TIM1_Init+0x138>)
 8001276:	2200      	movs	r2, #0
 8001278:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 800127a:	4b39      	ldr	r3, [pc, #228]	; (8001360 <MX_TIM1_Init+0x138>)
 800127c:	2263      	movs	r2, #99	; 0x63
 800127e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001280:	4b37      	ldr	r3, [pc, #220]	; (8001360 <MX_TIM1_Init+0x138>)
 8001282:	2200      	movs	r2, #0
 8001284:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001286:	4b36      	ldr	r3, [pc, #216]	; (8001360 <MX_TIM1_Init+0x138>)
 8001288:	2200      	movs	r2, #0
 800128a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800128c:	4b34      	ldr	r3, [pc, #208]	; (8001360 <MX_TIM1_Init+0x138>)
 800128e:	2280      	movs	r2, #128	; 0x80
 8001290:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001292:	4833      	ldr	r0, [pc, #204]	; (8001360 <MX_TIM1_Init+0x138>)
 8001294:	f006 fd66 	bl	8007d64 <HAL_TIM_Base_Init>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d001      	beq.n	80012a2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800129e:	f001 f833 	bl	8002308 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012a6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80012a8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80012ac:	4619      	mov	r1, r3
 80012ae:	482c      	ldr	r0, [pc, #176]	; (8001360 <MX_TIM1_Init+0x138>)
 80012b0:	f007 fa50 	bl	8008754 <HAL_TIM_ConfigClockSource>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d001      	beq.n	80012be <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80012ba:	f001 f825 	bl	8002308 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80012be:	4828      	ldr	r0, [pc, #160]	; (8001360 <MX_TIM1_Init+0x138>)
 80012c0:	f006 ffd0 	bl	8008264 <HAL_TIM_PWM_Init>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80012ca:	f001 f81d 	bl	8002308 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012ce:	2300      	movs	r3, #0
 80012d0:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012d2:	2300      	movs	r3, #0
 80012d4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80012d6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80012da:	4619      	mov	r1, r3
 80012dc:	4820      	ldr	r0, [pc, #128]	; (8001360 <MX_TIM1_Init+0x138>)
 80012de:	f007 fe35 	bl	8008f4c <HAL_TIMEx_MasterConfigSynchronization>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80012e8:	f001 f80e 	bl	8002308 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012ec:	2360      	movs	r3, #96	; 0x60
 80012ee:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80012f0:	2300      	movs	r3, #0
 80012f2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012f4:	2300      	movs	r3, #0
 80012f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80012f8:	2300      	movs	r3, #0
 80012fa:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012fc:	2300      	movs	r3, #0
 80012fe:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001300:	2300      	movs	r3, #0
 8001302:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001304:	2300      	movs	r3, #0
 8001306:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001308:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800130c:	2200      	movs	r2, #0
 800130e:	4619      	mov	r1, r3
 8001310:	4813      	ldr	r0, [pc, #76]	; (8001360 <MX_TIM1_Init+0x138>)
 8001312:	f007 f961 	bl	80085d8 <HAL_TIM_PWM_ConfigChannel>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 800131c:	f000 fff4 	bl	8002308 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001320:	2300      	movs	r3, #0
 8001322:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001324:	2300      	movs	r3, #0
 8001326:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001328:	2300      	movs	r3, #0
 800132a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800132c:	2300      	movs	r3, #0
 800132e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001330:	2300      	movs	r3, #0
 8001332:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001334:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001338:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800133a:	2300      	movs	r3, #0
 800133c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800133e:	1d3b      	adds	r3, r7, #4
 8001340:	4619      	mov	r1, r3
 8001342:	4807      	ldr	r0, [pc, #28]	; (8001360 <MX_TIM1_Init+0x138>)
 8001344:	f007 fe7e 	bl	8009044 <HAL_TIMEx_ConfigBreakDeadTime>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 800134e:	f000 ffdb 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001352:	4803      	ldr	r0, [pc, #12]	; (8001360 <MX_TIM1_Init+0x138>)
 8001354:	f001 faa0 	bl	8002898 <HAL_TIM_MspPostInit>

}
 8001358:	bf00      	nop
 800135a:	3758      	adds	r7, #88	; 0x58
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	20000914 	.word	0x20000914
 8001364:	40010000 	.word	0x40010000

08001368 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b086      	sub	sp, #24
 800136c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800136e:	f107 0308 	add.w	r3, r7, #8
 8001372:	2200      	movs	r2, #0
 8001374:	601a      	str	r2, [r3, #0]
 8001376:	605a      	str	r2, [r3, #4]
 8001378:	609a      	str	r2, [r3, #8]
 800137a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800137c:	463b      	mov	r3, r7
 800137e:	2200      	movs	r2, #0
 8001380:	601a      	str	r2, [r3, #0]
 8001382:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001384:	4b1d      	ldr	r3, [pc, #116]	; (80013fc <MX_TIM2_Init+0x94>)
 8001386:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800138a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800138c:	4b1b      	ldr	r3, [pc, #108]	; (80013fc <MX_TIM2_Init+0x94>)
 800138e:	2200      	movs	r2, #0
 8001390:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001392:	4b1a      	ldr	r3, [pc, #104]	; (80013fc <MX_TIM2_Init+0x94>)
 8001394:	2200      	movs	r2, #0
 8001396:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10500-1;
 8001398:	4b18      	ldr	r3, [pc, #96]	; (80013fc <MX_TIM2_Init+0x94>)
 800139a:	f642 1203 	movw	r2, #10499	; 0x2903
 800139e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013a0:	4b16      	ldr	r3, [pc, #88]	; (80013fc <MX_TIM2_Init+0x94>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013a6:	4b15      	ldr	r3, [pc, #84]	; (80013fc <MX_TIM2_Init+0x94>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80013ac:	4813      	ldr	r0, [pc, #76]	; (80013fc <MX_TIM2_Init+0x94>)
 80013ae:	f006 fcd9 	bl	8007d64 <HAL_TIM_Base_Init>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80013b8:	f000 ffa6 	bl	8002308 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013c0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80013c2:	f107 0308 	add.w	r3, r7, #8
 80013c6:	4619      	mov	r1, r3
 80013c8:	480c      	ldr	r0, [pc, #48]	; (80013fc <MX_TIM2_Init+0x94>)
 80013ca:	f007 f9c3 	bl	8008754 <HAL_TIM_ConfigClockSource>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d001      	beq.n	80013d8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80013d4:	f000 ff98 	bl	8002308 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80013d8:	2320      	movs	r3, #32
 80013da:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013dc:	2300      	movs	r3, #0
 80013de:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013e0:	463b      	mov	r3, r7
 80013e2:	4619      	mov	r1, r3
 80013e4:	4805      	ldr	r0, [pc, #20]	; (80013fc <MX_TIM2_Init+0x94>)
 80013e6:	f007 fdb1 	bl	8008f4c <HAL_TIMEx_MasterConfigSynchronization>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d001      	beq.n	80013f4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80013f0:	f000 ff8a 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80013f4:	bf00      	nop
 80013f6:	3718      	adds	r7, #24
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	20000a40 	.word	0x20000a40

08001400 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b08e      	sub	sp, #56	; 0x38
 8001404:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001406:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800140a:	2200      	movs	r2, #0
 800140c:	601a      	str	r2, [r3, #0]
 800140e:	605a      	str	r2, [r3, #4]
 8001410:	609a      	str	r2, [r3, #8]
 8001412:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001414:	f107 0320 	add.w	r3, r7, #32
 8001418:	2200      	movs	r2, #0
 800141a:	601a      	str	r2, [r3, #0]
 800141c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800141e:	1d3b      	adds	r3, r7, #4
 8001420:	2200      	movs	r2, #0
 8001422:	601a      	str	r2, [r3, #0]
 8001424:	605a      	str	r2, [r3, #4]
 8001426:	609a      	str	r2, [r3, #8]
 8001428:	60da      	str	r2, [r3, #12]
 800142a:	611a      	str	r2, [r3, #16]
 800142c:	615a      	str	r2, [r3, #20]
 800142e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001430:	4b32      	ldr	r3, [pc, #200]	; (80014fc <MX_TIM3_Init+0xfc>)
 8001432:	4a33      	ldr	r2, [pc, #204]	; (8001500 <MX_TIM3_Init+0x100>)
 8001434:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8400-1;
 8001436:	4b31      	ldr	r3, [pc, #196]	; (80014fc <MX_TIM3_Init+0xfc>)
 8001438:	f242 02cf 	movw	r2, #8399	; 0x20cf
 800143c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800143e:	4b2f      	ldr	r3, [pc, #188]	; (80014fc <MX_TIM3_Init+0xfc>)
 8001440:	2200      	movs	r2, #0
 8001442:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 8001444:	4b2d      	ldr	r3, [pc, #180]	; (80014fc <MX_TIM3_Init+0xfc>)
 8001446:	2263      	movs	r2, #99	; 0x63
 8001448:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800144a:	4b2c      	ldr	r3, [pc, #176]	; (80014fc <MX_TIM3_Init+0xfc>)
 800144c:	2200      	movs	r2, #0
 800144e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001450:	4b2a      	ldr	r3, [pc, #168]	; (80014fc <MX_TIM3_Init+0xfc>)
 8001452:	2280      	movs	r2, #128	; 0x80
 8001454:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001456:	4829      	ldr	r0, [pc, #164]	; (80014fc <MX_TIM3_Init+0xfc>)
 8001458:	f006 fc84 	bl	8007d64 <HAL_TIM_Base_Init>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001462:	f000 ff51 	bl	8002308 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001466:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800146a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800146c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001470:	4619      	mov	r1, r3
 8001472:	4822      	ldr	r0, [pc, #136]	; (80014fc <MX_TIM3_Init+0xfc>)
 8001474:	f007 f96e 	bl	8008754 <HAL_TIM_ConfigClockSource>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d001      	beq.n	8001482 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800147e:	f000 ff43 	bl	8002308 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001482:	481e      	ldr	r0, [pc, #120]	; (80014fc <MX_TIM3_Init+0xfc>)
 8001484:	f006 feee 	bl	8008264 <HAL_TIM_PWM_Init>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800148e:	f000 ff3b 	bl	8002308 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001492:	2300      	movs	r3, #0
 8001494:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001496:	2300      	movs	r3, #0
 8001498:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800149a:	f107 0320 	add.w	r3, r7, #32
 800149e:	4619      	mov	r1, r3
 80014a0:	4816      	ldr	r0, [pc, #88]	; (80014fc <MX_TIM3_Init+0xfc>)
 80014a2:	f007 fd53 	bl	8008f4c <HAL_TIMEx_MasterConfigSynchronization>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80014ac:	f000 ff2c 	bl	8002308 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014b0:	2360      	movs	r3, #96	; 0x60
 80014b2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80014b4:	2300      	movs	r3, #0
 80014b6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014b8:	2300      	movs	r3, #0
 80014ba:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014bc:	2300      	movs	r3, #0
 80014be:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80014c0:	1d3b      	adds	r3, r7, #4
 80014c2:	2208      	movs	r2, #8
 80014c4:	4619      	mov	r1, r3
 80014c6:	480d      	ldr	r0, [pc, #52]	; (80014fc <MX_TIM3_Init+0xfc>)
 80014c8:	f007 f886 	bl	80085d8 <HAL_TIM_PWM_ConfigChannel>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d001      	beq.n	80014d6 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80014d2:	f000 ff19 	bl	8002308 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80014d6:	1d3b      	adds	r3, r7, #4
 80014d8:	220c      	movs	r2, #12
 80014da:	4619      	mov	r1, r3
 80014dc:	4807      	ldr	r0, [pc, #28]	; (80014fc <MX_TIM3_Init+0xfc>)
 80014de:	f007 f87b 	bl	80085d8 <HAL_TIM_PWM_ConfigChannel>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d001      	beq.n	80014ec <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 80014e8:	f000 ff0e 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80014ec:	4803      	ldr	r0, [pc, #12]	; (80014fc <MX_TIM3_Init+0xfc>)
 80014ee:	f001 f9d3 	bl	8002898 <HAL_TIM_MspPostInit>

}
 80014f2:	bf00      	nop
 80014f4:	3738      	adds	r7, #56	; 0x38
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	2000065c 	.word	0x2000065c
 8001500:	40000400 	.word	0x40000400

08001504 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b08e      	sub	sp, #56	; 0x38
 8001508:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800150a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800150e:	2200      	movs	r2, #0
 8001510:	601a      	str	r2, [r3, #0]
 8001512:	605a      	str	r2, [r3, #4]
 8001514:	609a      	str	r2, [r3, #8]
 8001516:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001518:	f107 0320 	add.w	r3, r7, #32
 800151c:	2200      	movs	r2, #0
 800151e:	601a      	str	r2, [r3, #0]
 8001520:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001522:	1d3b      	adds	r3, r7, #4
 8001524:	2200      	movs	r2, #0
 8001526:	601a      	str	r2, [r3, #0]
 8001528:	605a      	str	r2, [r3, #4]
 800152a:	609a      	str	r2, [r3, #8]
 800152c:	60da      	str	r2, [r3, #12]
 800152e:	611a      	str	r2, [r3, #16]
 8001530:	615a      	str	r2, [r3, #20]
 8001532:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001534:	4b2b      	ldr	r3, [pc, #172]	; (80015e4 <MX_TIM5_Init+0xe0>)
 8001536:	4a2c      	ldr	r2, [pc, #176]	; (80015e8 <MX_TIM5_Init+0xe4>)
 8001538:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800153a:	4b2a      	ldr	r3, [pc, #168]	; (80015e4 <MX_TIM5_Init+0xe0>)
 800153c:	2200      	movs	r2, #0
 800153e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001540:	4b28      	ldr	r3, [pc, #160]	; (80015e4 <MX_TIM5_Init+0xe0>)
 8001542:	2200      	movs	r2, #0
 8001544:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = (2625)*2-1;
 8001546:	4b27      	ldr	r3, [pc, #156]	; (80015e4 <MX_TIM5_Init+0xe0>)
 8001548:	f241 4281 	movw	r2, #5249	; 0x1481
 800154c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800154e:	4b25      	ldr	r3, [pc, #148]	; (80015e4 <MX_TIM5_Init+0xe0>)
 8001550:	2200      	movs	r2, #0
 8001552:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001554:	4b23      	ldr	r3, [pc, #140]	; (80015e4 <MX_TIM5_Init+0xe0>)
 8001556:	2200      	movs	r2, #0
 8001558:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800155a:	4822      	ldr	r0, [pc, #136]	; (80015e4 <MX_TIM5_Init+0xe0>)
 800155c:	f006 fc02 	bl	8007d64 <HAL_TIM_Base_Init>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8001566:	f000 fecf 	bl	8002308 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800156a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800156e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001570:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001574:	4619      	mov	r1, r3
 8001576:	481b      	ldr	r0, [pc, #108]	; (80015e4 <MX_TIM5_Init+0xe0>)
 8001578:	f007 f8ec 	bl	8008754 <HAL_TIM_ConfigClockSource>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d001      	beq.n	8001586 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8001582:	f000 fec1 	bl	8002308 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 8001586:	4817      	ldr	r0, [pc, #92]	; (80015e4 <MX_TIM5_Init+0xe0>)
 8001588:	f006 fcdb 	bl	8007f42 <HAL_TIM_OC_Init>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8001592:	f000 feb9 	bl	8002308 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 8001596:	2340      	movs	r3, #64	; 0x40
 8001598:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800159a:	2380      	movs	r3, #128	; 0x80
 800159c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800159e:	f107 0320 	add.w	r3, r7, #32
 80015a2:	4619      	mov	r1, r3
 80015a4:	480f      	ldr	r0, [pc, #60]	; (80015e4 <MX_TIM5_Init+0xe0>)
 80015a6:	f007 fcd1 	bl	8008f4c <HAL_TIMEx_MasterConfigSynchronization>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 80015b0:	f000 feaa 	bl	8002308 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80015b4:	2330      	movs	r3, #48	; 0x30
 80015b6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 2625-1;
 80015b8:	f44f 6324 	mov.w	r3, #2624	; 0xa40
 80015bc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015be:	2300      	movs	r3, #0
 80015c0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015c2:	2300      	movs	r3, #0
 80015c4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015c6:	1d3b      	adds	r3, r7, #4
 80015c8:	2200      	movs	r2, #0
 80015ca:	4619      	mov	r1, r3
 80015cc:	4805      	ldr	r0, [pc, #20]	; (80015e4 <MX_TIM5_Init+0xe0>)
 80015ce:	f006 ffab 	bl	8008528 <HAL_TIM_OC_ConfigChannel>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d001      	beq.n	80015dc <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 80015d8:	f000 fe96 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80015dc:	bf00      	nop
 80015de:	3738      	adds	r7, #56	; 0x38
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	20000614 	.word	0x20000614
 80015e8:	40000c00 	.word	0x40000c00

080015ec <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015f2:	463b      	mov	r3, r7
 80015f4:	2200      	movs	r2, #0
 80015f6:	601a      	str	r2, [r3, #0]
 80015f8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80015fa:	4b15      	ldr	r3, [pc, #84]	; (8001650 <MX_TIM7_Init+0x64>)
 80015fc:	4a15      	ldr	r2, [pc, #84]	; (8001654 <MX_TIM7_Init+0x68>)
 80015fe:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 84-1;
 8001600:	4b13      	ldr	r3, [pc, #76]	; (8001650 <MX_TIM7_Init+0x64>)
 8001602:	2253      	movs	r2, #83	; 0x53
 8001604:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001606:	4b12      	ldr	r3, [pc, #72]	; (8001650 <MX_TIM7_Init+0x64>)
 8001608:	2200      	movs	r2, #0
 800160a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 800160c:	4b10      	ldr	r3, [pc, #64]	; (8001650 <MX_TIM7_Init+0x64>)
 800160e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001612:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001614:	4b0e      	ldr	r3, [pc, #56]	; (8001650 <MX_TIM7_Init+0x64>)
 8001616:	2200      	movs	r2, #0
 8001618:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800161a:	480d      	ldr	r0, [pc, #52]	; (8001650 <MX_TIM7_Init+0x64>)
 800161c:	f006 fba2 	bl	8007d64 <HAL_TIM_Base_Init>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8001626:	f000 fe6f 	bl	8002308 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800162a:	2300      	movs	r3, #0
 800162c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800162e:	2300      	movs	r3, #0
 8001630:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001632:	463b      	mov	r3, r7
 8001634:	4619      	mov	r1, r3
 8001636:	4806      	ldr	r0, [pc, #24]	; (8001650 <MX_TIM7_Init+0x64>)
 8001638:	f007 fc88 	bl	8008f4c <HAL_TIMEx_MasterConfigSynchronization>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d001      	beq.n	8001646 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8001642:	f000 fe61 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001646:	bf00      	nop
 8001648:	3708      	adds	r7, #8
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	20000b20 	.word	0x20000b20
 8001654:	40001400 	.word	0x40001400

08001658 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b084      	sub	sp, #16
 800165c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800165e:	463b      	mov	r3, r7
 8001660:	2200      	movs	r2, #0
 8001662:	601a      	str	r2, [r3, #0]
 8001664:	605a      	str	r2, [r3, #4]
 8001666:	609a      	str	r2, [r3, #8]
 8001668:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 800166a:	4b16      	ldr	r3, [pc, #88]	; (80016c4 <MX_TIM9_Init+0x6c>)
 800166c:	4a16      	ldr	r2, [pc, #88]	; (80016c8 <MX_TIM9_Init+0x70>)
 800166e:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 4000-1;
 8001670:	4b14      	ldr	r3, [pc, #80]	; (80016c4 <MX_TIM9_Init+0x6c>)
 8001672:	f640 729f 	movw	r2, #3999	; 0xf9f
 8001676:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001678:	4b12      	ldr	r3, [pc, #72]	; (80016c4 <MX_TIM9_Init+0x6c>)
 800167a:	2200      	movs	r2, #0
 800167c:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 42000-1;
 800167e:	4b11      	ldr	r3, [pc, #68]	; (80016c4 <MX_TIM9_Init+0x6c>)
 8001680:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8001684:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001686:	4b0f      	ldr	r3, [pc, #60]	; (80016c4 <MX_TIM9_Init+0x6c>)
 8001688:	2200      	movs	r2, #0
 800168a:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800168c:	4b0d      	ldr	r3, [pc, #52]	; (80016c4 <MX_TIM9_Init+0x6c>)
 800168e:	2200      	movs	r2, #0
 8001690:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001692:	480c      	ldr	r0, [pc, #48]	; (80016c4 <MX_TIM9_Init+0x6c>)
 8001694:	f006 fb66 	bl	8007d64 <HAL_TIM_Base_Init>
 8001698:	4603      	mov	r3, r0
 800169a:	2b00      	cmp	r3, #0
 800169c:	d001      	beq.n	80016a2 <MX_TIM9_Init+0x4a>
  {
    Error_Handler();
 800169e:	f000 fe33 	bl	8002308 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016a6:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 80016a8:	463b      	mov	r3, r7
 80016aa:	4619      	mov	r1, r3
 80016ac:	4805      	ldr	r0, [pc, #20]	; (80016c4 <MX_TIM9_Init+0x6c>)
 80016ae:	f007 f851 	bl	8008754 <HAL_TIM_ConfigClockSource>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d001      	beq.n	80016bc <MX_TIM9_Init+0x64>
  {
    Error_Handler();
 80016b8:	f000 fe26 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 80016bc:	bf00      	nop
 80016be:	3710      	adds	r7, #16
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	20000964 	.word	0x20000964
 80016c8:	40014000 	.word	0x40014000

080016cc <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80016d0:	4b0e      	ldr	r3, [pc, #56]	; (800170c <MX_TIM11_Init+0x40>)
 80016d2:	4a0f      	ldr	r2, [pc, #60]	; (8001710 <MX_TIM11_Init+0x44>)
 80016d4:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 48000-1;
 80016d6:	4b0d      	ldr	r3, [pc, #52]	; (800170c <MX_TIM11_Init+0x40>)
 80016d8:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 80016dc:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016de:	4b0b      	ldr	r3, [pc, #44]	; (800170c <MX_TIM11_Init+0x40>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 175-1;
 80016e4:	4b09      	ldr	r3, [pc, #36]	; (800170c <MX_TIM11_Init+0x40>)
 80016e6:	22ae      	movs	r2, #174	; 0xae
 80016e8:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016ea:	4b08      	ldr	r3, [pc, #32]	; (800170c <MX_TIM11_Init+0x40>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016f0:	4b06      	ldr	r3, [pc, #24]	; (800170c <MX_TIM11_Init+0x40>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80016f6:	4805      	ldr	r0, [pc, #20]	; (800170c <MX_TIM11_Init+0x40>)
 80016f8:	f006 fb34 	bl	8007d64 <HAL_TIM_Base_Init>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8001702:	f000 fe01 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8001706:	bf00      	nop
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	200007d4 	.word	0x200007d4
 8001710:	40014800 	.word	0x40014800

08001714 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001718:	4b11      	ldr	r3, [pc, #68]	; (8001760 <MX_UART5_Init+0x4c>)
 800171a:	4a12      	ldr	r2, [pc, #72]	; (8001764 <MX_UART5_Init+0x50>)
 800171c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 800171e:	4b10      	ldr	r3, [pc, #64]	; (8001760 <MX_UART5_Init+0x4c>)
 8001720:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001724:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001726:	4b0e      	ldr	r3, [pc, #56]	; (8001760 <MX_UART5_Init+0x4c>)
 8001728:	2200      	movs	r2, #0
 800172a:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 800172c:	4b0c      	ldr	r3, [pc, #48]	; (8001760 <MX_UART5_Init+0x4c>)
 800172e:	2200      	movs	r2, #0
 8001730:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001732:	4b0b      	ldr	r3, [pc, #44]	; (8001760 <MX_UART5_Init+0x4c>)
 8001734:	2200      	movs	r2, #0
 8001736:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001738:	4b09      	ldr	r3, [pc, #36]	; (8001760 <MX_UART5_Init+0x4c>)
 800173a:	220c      	movs	r2, #12
 800173c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800173e:	4b08      	ldr	r3, [pc, #32]	; (8001760 <MX_UART5_Init+0x4c>)
 8001740:	2200      	movs	r2, #0
 8001742:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001744:	4b06      	ldr	r3, [pc, #24]	; (8001760 <MX_UART5_Init+0x4c>)
 8001746:	2200      	movs	r2, #0
 8001748:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800174a:	4805      	ldr	r0, [pc, #20]	; (8001760 <MX_UART5_Init+0x4c>)
 800174c:	f007 fce0 	bl	8009110 <HAL_UART_Init>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8001756:	f000 fdd7 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 800175a:	bf00      	nop
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	200006b8 	.word	0x200006b8
 8001764:	40005000 	.word	0x40005000

08001768 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b08a      	sub	sp, #40	; 0x28
 800176c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800176e:	f107 0314 	add.w	r3, r7, #20
 8001772:	2200      	movs	r2, #0
 8001774:	601a      	str	r2, [r3, #0]
 8001776:	605a      	str	r2, [r3, #4]
 8001778:	609a      	str	r2, [r3, #8]
 800177a:	60da      	str	r2, [r3, #12]
 800177c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800177e:	2300      	movs	r3, #0
 8001780:	613b      	str	r3, [r7, #16]
 8001782:	4b6c      	ldr	r3, [pc, #432]	; (8001934 <MX_GPIO_Init+0x1cc>)
 8001784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001786:	4a6b      	ldr	r2, [pc, #428]	; (8001934 <MX_GPIO_Init+0x1cc>)
 8001788:	f043 0304 	orr.w	r3, r3, #4
 800178c:	6313      	str	r3, [r2, #48]	; 0x30
 800178e:	4b69      	ldr	r3, [pc, #420]	; (8001934 <MX_GPIO_Init+0x1cc>)
 8001790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001792:	f003 0304 	and.w	r3, r3, #4
 8001796:	613b      	str	r3, [r7, #16]
 8001798:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800179a:	2300      	movs	r3, #0
 800179c:	60fb      	str	r3, [r7, #12]
 800179e:	4b65      	ldr	r3, [pc, #404]	; (8001934 <MX_GPIO_Init+0x1cc>)
 80017a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a2:	4a64      	ldr	r2, [pc, #400]	; (8001934 <MX_GPIO_Init+0x1cc>)
 80017a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017a8:	6313      	str	r3, [r2, #48]	; 0x30
 80017aa:	4b62      	ldr	r3, [pc, #392]	; (8001934 <MX_GPIO_Init+0x1cc>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017b2:	60fb      	str	r3, [r7, #12]
 80017b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017b6:	2300      	movs	r3, #0
 80017b8:	60bb      	str	r3, [r7, #8]
 80017ba:	4b5e      	ldr	r3, [pc, #376]	; (8001934 <MX_GPIO_Init+0x1cc>)
 80017bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017be:	4a5d      	ldr	r2, [pc, #372]	; (8001934 <MX_GPIO_Init+0x1cc>)
 80017c0:	f043 0301 	orr.w	r3, r3, #1
 80017c4:	6313      	str	r3, [r2, #48]	; 0x30
 80017c6:	4b5b      	ldr	r3, [pc, #364]	; (8001934 <MX_GPIO_Init+0x1cc>)
 80017c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ca:	f003 0301 	and.w	r3, r3, #1
 80017ce:	60bb      	str	r3, [r7, #8]
 80017d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017d2:	2300      	movs	r3, #0
 80017d4:	607b      	str	r3, [r7, #4]
 80017d6:	4b57      	ldr	r3, [pc, #348]	; (8001934 <MX_GPIO_Init+0x1cc>)
 80017d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017da:	4a56      	ldr	r2, [pc, #344]	; (8001934 <MX_GPIO_Init+0x1cc>)
 80017dc:	f043 0302 	orr.w	r3, r3, #2
 80017e0:	6313      	str	r3, [r2, #48]	; 0x30
 80017e2:	4b54      	ldr	r3, [pc, #336]	; (8001934 <MX_GPIO_Init+0x1cc>)
 80017e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e6:	f003 0302 	and.w	r3, r3, #2
 80017ea:	607b      	str	r3, [r7, #4]
 80017ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017ee:	2300      	movs	r3, #0
 80017f0:	603b      	str	r3, [r7, #0]
 80017f2:	4b50      	ldr	r3, [pc, #320]	; (8001934 <MX_GPIO_Init+0x1cc>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f6:	4a4f      	ldr	r2, [pc, #316]	; (8001934 <MX_GPIO_Init+0x1cc>)
 80017f8:	f043 0308 	orr.w	r3, r3, #8
 80017fc:	6313      	str	r3, [r2, #48]	; 0x30
 80017fe:	4b4d      	ldr	r3, [pc, #308]	; (8001934 <MX_GPIO_Init+0x1cc>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001802:	f003 0308 	and.w	r3, r3, #8
 8001806:	603b      	str	r3, [r7, #0]
 8001808:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CLASS_D_SHDN_Pin|MIC_SHDN_Pin|DPOT_CS_Pin|ADF7242_GP3_Pin, GPIO_PIN_RESET);
 800180a:	2200      	movs	r2, #0
 800180c:	2127      	movs	r1, #39	; 0x27
 800180e:	484a      	ldr	r0, [pc, #296]	; (8001938 <MX_GPIO_Init+0x1d0>)
 8001810:	f002 fcdc 	bl	80041cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA_LNA_HGM_Pin|ADF7242_CS_Pin, GPIO_PIN_RESET);
 8001814:	2200      	movs	r2, #0
 8001816:	2106      	movs	r1, #6
 8001818:	4848      	ldr	r0, [pc, #288]	; (800193c <MX_GPIO_Init+0x1d4>)
 800181a:	f002 fcd7 	bl	80041cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ADF7242_GP1_Pin|ADF7242_GP0_Pin, GPIO_PIN_RESET);
 800181e:	2200      	movs	r2, #0
 8001820:	f640 0101 	movw	r1, #2049	; 0x801
 8001824:	4846      	ldr	r0, [pc, #280]	; (8001940 <MX_GPIO_Init+0x1d8>)
 8001826:	f002 fcd1 	bl	80041cc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CLASS_D_SHDN_Pin MIC_SHDN_Pin DPOT_CS_Pin ADF7242_GP3_Pin */
  GPIO_InitStruct.Pin = CLASS_D_SHDN_Pin|MIC_SHDN_Pin|DPOT_CS_Pin|ADF7242_GP3_Pin;
 800182a:	2327      	movs	r3, #39	; 0x27
 800182c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800182e:	2301      	movs	r3, #1
 8001830:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001832:	2300      	movs	r3, #0
 8001834:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001836:	2300      	movs	r3, #0
 8001838:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800183a:	f107 0314 	add.w	r3, r7, #20
 800183e:	4619      	mov	r1, r3
 8001840:	483d      	ldr	r0, [pc, #244]	; (8001938 <MX_GPIO_Init+0x1d0>)
 8001842:	f002 fb0f 	bl	8003e64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA_LNA_HGM_Pin ADF7242_CS_Pin */
  GPIO_InitStruct.Pin = PA_LNA_HGM_Pin|ADF7242_CS_Pin;
 8001846:	2306      	movs	r3, #6
 8001848:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800184a:	2301      	movs	r3, #1
 800184c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184e:	2300      	movs	r3, #0
 8001850:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001852:	2300      	movs	r3, #0
 8001854:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001856:	f107 0314 	add.w	r3, r7, #20
 800185a:	4619      	mov	r1, r3
 800185c:	4837      	ldr	r0, [pc, #220]	; (800193c <MX_GPIO_Init+0x1d4>)
 800185e:	f002 fb01 	bl	8003e64 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_IRQ1_Pin BTN_TALK_Pin BTN_PWR_Pin */
  GPIO_InitStruct.Pin = ADF7242_IRQ1_Pin|BTN_TALK_Pin|BTN_PWR_Pin;
 8001862:	23d0      	movs	r3, #208	; 0xd0
 8001864:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001866:	4b37      	ldr	r3, [pc, #220]	; (8001944 <MX_GPIO_Init+0x1dc>)
 8001868:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186a:	2300      	movs	r3, #0
 800186c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800186e:	f107 0314 	add.w	r3, r7, #20
 8001872:	4619      	mov	r1, r3
 8001874:	4830      	ldr	r0, [pc, #192]	; (8001938 <MX_GPIO_Init+0x1d0>)
 8001876:	f002 faf5 	bl	8003e64 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_GP1_Pin ADF7242_GP0_Pin */
  GPIO_InitStruct.Pin = ADF7242_GP1_Pin|ADF7242_GP0_Pin;
 800187a:	f640 0301 	movw	r3, #2049	; 0x801
 800187e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001880:	2301      	movs	r3, #1
 8001882:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001884:	2300      	movs	r3, #0
 8001886:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001888:	2300      	movs	r3, #0
 800188a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800188c:	f107 0314 	add.w	r3, r7, #20
 8001890:	4619      	mov	r1, r3
 8001892:	482b      	ldr	r0, [pc, #172]	; (8001940 <MX_GPIO_Init+0x1d8>)
 8001894:	f002 fae6 	bl	8003e64 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_IRQ2_Pin BTN_UP_Pin BTN_RIGHT_Pin BTN_LEFT_Pin
                           BTN_DOWN_Pin */
  GPIO_InitStruct.Pin = ADF7242_IRQ2_Pin|BTN_UP_Pin|BTN_RIGHT_Pin|BTN_LEFT_Pin
 8001898:	f24f 0302 	movw	r3, #61442	; 0xf002
 800189c:	617b      	str	r3, [r7, #20]
                          |BTN_DOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800189e:	4b29      	ldr	r3, [pc, #164]	; (8001944 <MX_GPIO_Init+0x1dc>)
 80018a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a2:	2300      	movs	r3, #0
 80018a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018a6:	f107 0314 	add.w	r3, r7, #20
 80018aa:	4619      	mov	r1, r3
 80018ac:	4824      	ldr	r0, [pc, #144]	; (8001940 <MX_GPIO_Init+0x1d8>)
 80018ae:	f002 fad9 	bl	8003e64 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80018b2:	2304      	movs	r3, #4
 80018b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018b6:	2302      	movs	r3, #2
 80018b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ba:	2300      	movs	r3, #0
 80018bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018be:	2300      	movs	r3, #0
 80018c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF15_EVENTOUT;
 80018c2:	230f      	movs	r3, #15
 80018c4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80018c6:	f107 0314 	add.w	r3, r7, #20
 80018ca:	4619      	mov	r1, r3
 80018cc:	481c      	ldr	r0, [pc, #112]	; (8001940 <MX_GPIO_Init+0x1d8>)
 80018ce:	f002 fac9 	bl	8003e64 <HAL_GPIO_Init>

  /*Configure GPIO pin : LBO_Pin */
  GPIO_InitStruct.Pin = LBO_Pin;
 80018d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018d8:	2300      	movs	r3, #0
 80018da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018dc:	2301      	movs	r3, #1
 80018de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LBO_GPIO_Port, &GPIO_InitStruct);
 80018e0:	f107 0314 	add.w	r3, r7, #20
 80018e4:	4619      	mov	r1, r3
 80018e6:	4815      	ldr	r0, [pc, #84]	; (800193c <MX_GPIO_Init+0x1d4>)
 80018e8:	f002 fabc 	bl	8003e64 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 15, 0);
 80018ec:	2200      	movs	r2, #0
 80018ee:	210f      	movs	r1, #15
 80018f0:	2007      	movs	r0, #7
 80018f2:	f002 f8b4 	bl	8003a5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80018f6:	2007      	movs	r0, #7
 80018f8:	f002 f8cd 	bl	8003a96 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 15, 0);
 80018fc:	2200      	movs	r2, #0
 80018fe:	210f      	movs	r1, #15
 8001900:	200a      	movs	r0, #10
 8001902:	f002 f8ac 	bl	8003a5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001906:	200a      	movs	r0, #10
 8001908:	f002 f8c5 	bl	8003a96 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 800190c:	2200      	movs	r2, #0
 800190e:	2101      	movs	r1, #1
 8001910:	2017      	movs	r0, #23
 8001912:	f002 f8a4 	bl	8003a5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001916:	2017      	movs	r0, #23
 8001918:	f002 f8bd 	bl	8003a96 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 800191c:	2200      	movs	r2, #0
 800191e:	2101      	movs	r1, #1
 8001920:	2028      	movs	r0, #40	; 0x28
 8001922:	f002 f89c 	bl	8003a5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001926:	2028      	movs	r0, #40	; 0x28
 8001928:	f002 f8b5 	bl	8003a96 <HAL_NVIC_EnableIRQ>

}
 800192c:	bf00      	nop
 800192e:	3728      	adds	r7, #40	; 0x28
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	40023800 	.word	0x40023800
 8001938:	40020800 	.word	0x40020800
 800193c:	40020000 	.word	0x40020000
 8001940:	40020400 	.word	0x40020400
 8001944:	10110000 	.word	0x10110000

08001948 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

/* Callback external interrupts */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0
 800194e:	4603      	mov	r3, r0
 8001950:	80fb      	strh	r3, [r7, #6]

	switch(GPIO_Pin){
 8001952:	88fb      	ldrh	r3, [r7, #6]
 8001954:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001958:	d05c      	beq.n	8001a14 <HAL_GPIO_EXTI_Callback+0xcc>
 800195a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800195e:	dc7e      	bgt.n	8001a5e <HAL_GPIO_EXTI_Callback+0x116>
 8001960:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001964:	d04b      	beq.n	80019fe <HAL_GPIO_EXTI_Callback+0xb6>
 8001966:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800196a:	dc78      	bgt.n	8001a5e <HAL_GPIO_EXTI_Callback+0x116>
 800196c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001970:	d03a      	beq.n	80019e8 <HAL_GPIO_EXTI_Callback+0xa0>
 8001972:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001976:	dc72      	bgt.n	8001a5e <HAL_GPIO_EXTI_Callback+0x116>
 8001978:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800197c:	d060      	beq.n	8001a40 <HAL_GPIO_EXTI_Callback+0xf8>
 800197e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001982:	dc6c      	bgt.n	8001a5e <HAL_GPIO_EXTI_Callback+0x116>
 8001984:	2b80      	cmp	r3, #128	; 0x80
 8001986:	d050      	beq.n	8001a2a <HAL_GPIO_EXTI_Callback+0xe2>
 8001988:	2b80      	cmp	r3, #128	; 0x80
 800198a:	dc68      	bgt.n	8001a5e <HAL_GPIO_EXTI_Callback+0x116>
 800198c:	2b40      	cmp	r3, #64	; 0x40
 800198e:	d020      	beq.n	80019d2 <HAL_GPIO_EXTI_Callback+0x8a>
 8001990:	2b40      	cmp	r3, #64	; 0x40
 8001992:	dc64      	bgt.n	8001a5e <HAL_GPIO_EXTI_Callback+0x116>
 8001994:	2b02      	cmp	r3, #2
 8001996:	d00d      	beq.n	80019b4 <HAL_GPIO_EXTI_Callback+0x6c>
 8001998:	2b10      	cmp	r3, #16
 800199a:	d160      	bne.n	8001a5e <HAL_GPIO_EXTI_Callback+0x116>
		case ADF7242_IRQ1_Pin:
			INT_PACKET_SENT = 1;
 800199c:	4b32      	ldr	r3, [pc, #200]	; (8001a68 <HAL_GPIO_EXTI_Callback+0x120>)
 800199e:	2201      	movs	r2, #1
 80019a0:	701a      	strb	r2, [r3, #0]
			packets_sent++;
 80019a2:	4b32      	ldr	r3, [pc, #200]	; (8001a6c <HAL_GPIO_EXTI_Callback+0x124>)
 80019a4:	881b      	ldrh	r3, [r3, #0]
 80019a6:	3301      	adds	r3, #1
 80019a8:	b29a      	uxth	r2, r3
 80019aa:	4b30      	ldr	r3, [pc, #192]	; (8001a6c <HAL_GPIO_EXTI_Callback+0x124>)
 80019ac:	801a      	strh	r2, [r3, #0]
			ADF_clear_Tx_flag();
 80019ae:	f7ff f818 	bl	80009e2 <ADF_clear_Tx_flag>
			break;
 80019b2:	e054      	b.n	8001a5e <HAL_GPIO_EXTI_Callback+0x116>

		case ADF7242_IRQ2_Pin:
			INT_PACKET_RECEIVED = 1;
 80019b4:	4b2e      	ldr	r3, [pc, #184]	; (8001a70 <HAL_GPIO_EXTI_Callback+0x128>)
 80019b6:	2201      	movs	r2, #1
 80019b8:	701a      	strb	r2, [r3, #0]
			packets_received++;
 80019ba:	4b2e      	ldr	r3, [pc, #184]	; (8001a74 <HAL_GPIO_EXTI_Callback+0x12c>)
 80019bc:	881b      	ldrh	r3, [r3, #0]
 80019be:	3301      	adds	r3, #1
 80019c0:	b29a      	uxth	r2, r3
 80019c2:	4b2c      	ldr	r3, [pc, #176]	; (8001a74 <HAL_GPIO_EXTI_Callback+0x12c>)
 80019c4:	801a      	strh	r2, [r3, #0]
			delay_us(6);
 80019c6:	2006      	movs	r0, #6
 80019c8:	f000 fbc2 	bl	8002150 <delay_us>
			ADF_clear_Rx_flag();
 80019cc:	f7ff f800 	bl	80009d0 <ADF_clear_Rx_flag>
			break;
 80019d0:	e045      	b.n	8001a5e <HAL_GPIO_EXTI_Callback+0x116>

		case BTN_TALK_Pin:
			if(TALK_state){
 80019d2:	4b29      	ldr	r3, [pc, #164]	; (8001a78 <HAL_GPIO_EXTI_Callback+0x130>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d038      	beq.n	8001a4c <HAL_GPIO_EXTI_Callback+0x104>
				TALK_state = 0;
 80019da:	4b27      	ldr	r3, [pc, #156]	; (8001a78 <HAL_GPIO_EXTI_Callback+0x130>)
 80019dc:	2200      	movs	r2, #0
 80019de:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 80019e0:	4826      	ldr	r0, [pc, #152]	; (8001a7c <HAL_GPIO_EXTI_Callback+0x134>)
 80019e2:	f006 fa0f 	bl	8007e04 <HAL_TIM_Base_Start_IT>
			}
			break;
 80019e6:	e031      	b.n	8001a4c <HAL_GPIO_EXTI_Callback+0x104>

		case BTN_UP_Pin:
			if(UP_state){
 80019e8:	4b25      	ldr	r3, [pc, #148]	; (8001a80 <HAL_GPIO_EXTI_Callback+0x138>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d02f      	beq.n	8001a50 <HAL_GPIO_EXTI_Callback+0x108>
				UP_state = 0;
 80019f0:	4b23      	ldr	r3, [pc, #140]	; (8001a80 <HAL_GPIO_EXTI_Callback+0x138>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 80019f6:	4821      	ldr	r0, [pc, #132]	; (8001a7c <HAL_GPIO_EXTI_Callback+0x134>)
 80019f8:	f006 fa04 	bl	8007e04 <HAL_TIM_Base_Start_IT>
			}
			break;
 80019fc:	e028      	b.n	8001a50 <HAL_GPIO_EXTI_Callback+0x108>


		case BTN_LEFT_Pin:
			if(LEFT_state){
 80019fe:	4b21      	ldr	r3, [pc, #132]	; (8001a84 <HAL_GPIO_EXTI_Callback+0x13c>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d026      	beq.n	8001a54 <HAL_GPIO_EXTI_Callback+0x10c>
				LEFT_state = 0;
 8001a06:	4b1f      	ldr	r3, [pc, #124]	; (8001a84 <HAL_GPIO_EXTI_Callback+0x13c>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8001a0c:	481b      	ldr	r0, [pc, #108]	; (8001a7c <HAL_GPIO_EXTI_Callback+0x134>)
 8001a0e:	f006 f9f9 	bl	8007e04 <HAL_TIM_Base_Start_IT>
			}
			break;
 8001a12:	e01f      	b.n	8001a54 <HAL_GPIO_EXTI_Callback+0x10c>

		case BTN_DOWN_Pin:
			if(DOWN_state){
 8001a14:	4b1c      	ldr	r3, [pc, #112]	; (8001a88 <HAL_GPIO_EXTI_Callback+0x140>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d01d      	beq.n	8001a58 <HAL_GPIO_EXTI_Callback+0x110>
				DOWN_state = 0;
 8001a1c:	4b1a      	ldr	r3, [pc, #104]	; (8001a88 <HAL_GPIO_EXTI_Callback+0x140>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8001a22:	4816      	ldr	r0, [pc, #88]	; (8001a7c <HAL_GPIO_EXTI_Callback+0x134>)
 8001a24:	f006 f9ee 	bl	8007e04 <HAL_TIM_Base_Start_IT>
			}
			break;
 8001a28:	e016      	b.n	8001a58 <HAL_GPIO_EXTI_Callback+0x110>

		case BTN_PWR_Pin:
			if(POWER_state){
 8001a2a:	4b18      	ldr	r3, [pc, #96]	; (8001a8c <HAL_GPIO_EXTI_Callback+0x144>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d014      	beq.n	8001a5c <HAL_GPIO_EXTI_Callback+0x114>
				POWER_state = 0;
 8001a32:	4b16      	ldr	r3, [pc, #88]	; (8001a8c <HAL_GPIO_EXTI_Callback+0x144>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8001a38:	4810      	ldr	r0, [pc, #64]	; (8001a7c <HAL_GPIO_EXTI_Callback+0x134>)
 8001a3a:	f006 f9e3 	bl	8007e04 <HAL_TIM_Base_Start_IT>
			}
			break;
 8001a3e:	e00d      	b.n	8001a5c <HAL_GPIO_EXTI_Callback+0x114>

		case LBO_Pin:
			LED_RGB_status(15,0,0);
 8001a40:	2200      	movs	r2, #0
 8001a42:	2100      	movs	r1, #0
 8001a44:	200f      	movs	r0, #15
 8001a46:	f000 fb29 	bl	800209c <LED_RGB_status>
			break;
 8001a4a:	e008      	b.n	8001a5e <HAL_GPIO_EXTI_Callback+0x116>
			break;
 8001a4c:	bf00      	nop
 8001a4e:	e006      	b.n	8001a5e <HAL_GPIO_EXTI_Callback+0x116>
			break;
 8001a50:	bf00      	nop
 8001a52:	e004      	b.n	8001a5e <HAL_GPIO_EXTI_Callback+0x116>
			break;
 8001a54:	bf00      	nop
 8001a56:	e002      	b.n	8001a5e <HAL_GPIO_EXTI_Callback+0x116>
			break;
 8001a58:	bf00      	nop
 8001a5a:	e000      	b.n	8001a5e <HAL_GPIO_EXTI_Callback+0x116>
			break;
 8001a5c:	bf00      	nop

	}
}
 8001a5e:	bf00      	nop
 8001a60:	3708      	adds	r7, #8
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	20000221 	.word	0x20000221
 8001a6c:	20000226 	.word	0x20000226
 8001a70:	20000220 	.word	0x20000220
 8001a74:	20000224 	.word	0x20000224
 8001a78:	2000000c 	.word	0x2000000c
 8001a7c:	200007d4 	.word	0x200007d4
 8001a80:	20000010 	.word	0x20000010
 8001a84:	20000018 	.word	0x20000018
 8001a88:	20000014 	.word	0x20000014
 8001a8c:	20000008 	.word	0x20000008

08001a90 <HAL_TIM_PeriodElapsedCallback>:


/* Callback timers */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
	// Play audio samples on DAC
	if (htim->Instance == TIM2){
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001aa0:	d101      	bne.n	8001aa6 <HAL_TIM_PeriodElapsedCallback+0x16>
		playAudio();
 8001aa2:	f000 fb29 	bl	80020f8 <playAudio>
	}

	// Timer for external interrupts (buttons)
	if (htim->Instance == TIM11){
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a47      	ldr	r2, [pc, #284]	; (8001bc8 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	f040 8087 	bne.w	8001bc0 <HAL_TIM_PeriodElapsedCallback+0x130>
		// Power button pressed
		if (HAL_GPIO_ReadPin(BTN_PWR_GPIO_Port, BTN_PWR_Pin)){
 8001ab2:	2180      	movs	r1, #128	; 0x80
 8001ab4:	4845      	ldr	r0, [pc, #276]	; (8001bcc <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8001ab6:	f002 fb71 	bl	800419c <HAL_GPIO_ReadPin>
 8001aba:	4603      	mov	r3, r0
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d005      	beq.n	8001acc <HAL_TIM_PeriodElapsedCallback+0x3c>

			//ADD FUNCTIONALITY

			POWER_state = 1;
 8001ac0:	4b43      	ldr	r3, [pc, #268]	; (8001bd0 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8001ac6:	4843      	ldr	r0, [pc, #268]	; (8001bd4 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8001ac8:	f006 fa0c 	bl	8007ee4 <HAL_TIM_Base_Stop_IT>

		}

		// Talk button pressed
		if (HAL_GPIO_ReadPin(BTN_TALK_GPIO_Port, BTN_TALK_Pin)){
 8001acc:	2140      	movs	r1, #64	; 0x40
 8001ace:	483f      	ldr	r0, [pc, #252]	; (8001bcc <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8001ad0:	f002 fb64 	bl	800419c <HAL_GPIO_ReadPin>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d016      	beq.n	8001b08 <HAL_TIM_PeriodElapsedCallback+0x78>
			// Change mode
			if (settings_mode == 'R'){
 8001ada:	4b3f      	ldr	r3, [pc, #252]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	2b52      	cmp	r3, #82	; 0x52
 8001ae0:	d103      	bne.n	8001aea <HAL_TIM_PeriodElapsedCallback+0x5a>
				settings_mode = 'T';
 8001ae2:	4b3d      	ldr	r3, [pc, #244]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8001ae4:	2254      	movs	r2, #84	; 0x54
 8001ae6:	701a      	strb	r2, [r3, #0]
 8001ae8:	e006      	b.n	8001af8 <HAL_TIM_PeriodElapsedCallback+0x68>
			}
			else if (settings_mode == 'T'){
 8001aea:	4b3b      	ldr	r3, [pc, #236]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	2b54      	cmp	r3, #84	; 0x54
 8001af0:	d102      	bne.n	8001af8 <HAL_TIM_PeriodElapsedCallback+0x68>
				settings_mode = 'R';
 8001af2:	4b39      	ldr	r3, [pc, #228]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8001af4:	2252      	movs	r2, #82	; 0x52
 8001af6:	701a      	strb	r2, [r3, #0]
			}

			TALK_state = 1;
 8001af8:	4b38      	ldr	r3, [pc, #224]	; (8001bdc <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8001afa:	2201      	movs	r2, #1
 8001afc:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8001afe:	4835      	ldr	r0, [pc, #212]	; (8001bd4 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8001b00:	f006 f9f0 	bl	8007ee4 <HAL_TIM_Base_Stop_IT>

			// Initialize correct timers, components, interrupts for selected mode
			setup();
 8001b04:	f000 f9f8 	bl	8001ef8 <setup>

		}

		// Up button pressed
		if (HAL_GPIO_ReadPin(BTN_UP_GPIO_Port, BTN_UP_Pin)){
 8001b08:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b0c:	4834      	ldr	r0, [pc, #208]	; (8001be0 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8001b0e:	f002 fb45 	bl	800419c <HAL_GPIO_ReadPin>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d028      	beq.n	8001b6a <HAL_TIM_PeriodElapsedCallback+0xda>
			//Set High Gain Mode
			if(settings_mode == 'R'){
 8001b18:	4b2f      	ldr	r3, [pc, #188]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	2b52      	cmp	r3, #82	; 0x52
 8001b1e:	d11e      	bne.n	8001b5e <HAL_TIM_PeriodElapsedCallback+0xce>
				if (HGM){
 8001b20:	4b30      	ldr	r3, [pc, #192]	; (8001be4 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d00d      	beq.n	8001b44 <HAL_TIM_PeriodElapsedCallback+0xb4>
					LED_RGB_status(15, 0, 20);
 8001b28:	2214      	movs	r2, #20
 8001b2a:	2100      	movs	r1, #0
 8001b2c:	200f      	movs	r0, #15
 8001b2e:	f000 fab5 	bl	800209c <LED_RGB_status>
					HGM =0;
 8001b32:	4b2c      	ldr	r3, [pc, #176]	; (8001be4 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_SET);
 8001b38:	2201      	movs	r2, #1
 8001b3a:	2102      	movs	r1, #2
 8001b3c:	482a      	ldr	r0, [pc, #168]	; (8001be8 <HAL_TIM_PeriodElapsedCallback+0x158>)
 8001b3e:	f002 fb45 	bl	80041cc <HAL_GPIO_WritePin>
 8001b42:	e00c      	b.n	8001b5e <HAL_TIM_PeriodElapsedCallback+0xce>
				}
				else{
					LED_RGB_status(0, 0, 10);
 8001b44:	220a      	movs	r2, #10
 8001b46:	2100      	movs	r1, #0
 8001b48:	2000      	movs	r0, #0
 8001b4a:	f000 faa7 	bl	800209c <LED_RGB_status>
					HGM =1;
 8001b4e:	4b25      	ldr	r3, [pc, #148]	; (8001be4 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8001b50:	2201      	movs	r2, #1
 8001b52:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_RESET);
 8001b54:	2200      	movs	r2, #0
 8001b56:	2102      	movs	r1, #2
 8001b58:	4823      	ldr	r0, [pc, #140]	; (8001be8 <HAL_TIM_PeriodElapsedCallback+0x158>)
 8001b5a:	f002 fb37 	bl	80041cc <HAL_GPIO_WritePin>
				}
			}

			UP_state = 1;
 8001b5e:	4b23      	ldr	r3, [pc, #140]	; (8001bec <HAL_TIM_PeriodElapsedCallback+0x15c>)
 8001b60:	2201      	movs	r2, #1
 8001b62:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8001b64:	481b      	ldr	r0, [pc, #108]	; (8001bd4 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8001b66:	f006 f9bd 	bl	8007ee4 <HAL_TIM_Base_Stop_IT>
		}

		// Down button pressed
		if (HAL_GPIO_ReadPin(BTN_DOWN_GPIO_Port, BTN_DOWN_Pin)){
 8001b6a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b6e:	481c      	ldr	r0, [pc, #112]	; (8001be0 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8001b70:	f002 fb14 	bl	800419c <HAL_GPIO_ReadPin>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d005      	beq.n	8001b86 <HAL_TIM_PeriodElapsedCallback+0xf6>
			//ADD FUNCTIONALITY

			// Debug
			//test_transmitDummyPacket();

			DOWN_state = 1;
 8001b7a:	4b1d      	ldr	r3, [pc, #116]	; (8001bf0 <HAL_TIM_PeriodElapsedCallback+0x160>)
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8001b80:	4814      	ldr	r0, [pc, #80]	; (8001bd4 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8001b82:	f006 f9af 	bl	8007ee4 <HAL_TIM_Base_Stop_IT>
		}

		// Left button pressed
		if (HAL_GPIO_ReadPin(BTN_LEFT_GPIO_Port, BTN_LEFT_Pin)){
 8001b86:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b8a:	4815      	ldr	r0, [pc, #84]	; (8001be0 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8001b8c:	f002 fb06 	bl	800419c <HAL_GPIO_ReadPin>
 8001b90:	4603      	mov	r3, r0
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d006      	beq.n	8001ba4 <HAL_TIM_PeriodElapsedCallback+0x114>
			//ADD FUNCTIONALITY

			// Debug
			//uint8_t ret;
			//ret = ADF_status_word();
			asm("nop");
 8001b96:	bf00      	nop

			LEFT_state = 1;
 8001b98:	4b16      	ldr	r3, [pc, #88]	; (8001bf4 <HAL_TIM_PeriodElapsedCallback+0x164>)
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8001b9e:	480d      	ldr	r0, [pc, #52]	; (8001bd4 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8001ba0:	f006 f9a0 	bl	8007ee4 <HAL_TIM_Base_Stop_IT>
		}

		// Right button pressed
		if (HAL_GPIO_ReadPin(BTN_RIGHT_GPIO_Port, BTN_RIGHT_Pin)){
 8001ba4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ba8:	480d      	ldr	r0, [pc, #52]	; (8001be0 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8001baa:	f002 faf7 	bl	800419c <HAL_GPIO_ReadPin>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d005      	beq.n	8001bc0 <HAL_TIM_PeriodElapsedCallback+0x130>

			//ADD FUNCTIONALITY

			RIGHT_state = 1;
 8001bb4:	4b10      	ldr	r3, [pc, #64]	; (8001bf8 <HAL_TIM_PeriodElapsedCallback+0x168>)
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8001bba:	4806      	ldr	r0, [pc, #24]	; (8001bd4 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8001bbc:	f006 f992 	bl	8007ee4 <HAL_TIM_Base_Stop_IT>
		}


	}
}
 8001bc0:	bf00      	nop
 8001bc2:	3708      	adds	r7, #8
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	40014800 	.word	0x40014800
 8001bcc:	40020800 	.word	0x40020800
 8001bd0:	20000008 	.word	0x20000008
 8001bd4:	200007d4 	.word	0x200007d4
 8001bd8:	20000000 	.word	0x20000000
 8001bdc:	2000000c 	.word	0x2000000c
 8001be0:	40020400 	.word	0x40020400
 8001be4:	20000222 	.word	0x20000222
 8001be8:	40020000 	.word	0x40020000
 8001bec:	20000010 	.word	0x20000010
 8001bf0:	20000014 	.word	0x20000014
 8001bf4:	20000018 	.word	0x20000018
 8001bf8:	2000001c 	.word	0x2000001c

08001bfc <makeGraycode>:

void makeGraycode(void){
 8001bfc:	b480      	push	{r7}
 8001bfe:	b085      	sub	sp, #20
 8001c00:	af00      	add	r7, sp, #0
	// Setup quantisation intervals based on min and max RSSI
	uint8_t intervalWidth = (RSSI_Range[1]-RSSI_Range[0])/((sizeof(quantisation_intervals)/sizeof(quantisation_intervals[0])));
 8001c02:	4b61      	ldr	r3, [pc, #388]	; (8001d88 <makeGraycode+0x18c>)
 8001c04:	785b      	ldrb	r3, [r3, #1]
 8001c06:	461a      	mov	r2, r3
 8001c08:	4b5f      	ldr	r3, [pc, #380]	; (8001d88 <makeGraycode+0x18c>)
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	1ad3      	subs	r3, r2, r3
 8001c0e:	461a      	mov	r2, r3
 8001c10:	4b5e      	ldr	r3, [pc, #376]	; (8001d8c <makeGraycode+0x190>)
 8001c12:	fba3 1302 	umull	r1, r3, r3, r2
 8001c16:	1ad2      	subs	r2, r2, r3
 8001c18:	0852      	lsrs	r2, r2, #1
 8001c1a:	4413      	add	r3, r2
 8001c1c:	089b      	lsrs	r3, r3, #2
 8001c1e:	70fb      	strb	r3, [r7, #3]
	for(int i = 0; i < sizeof(quantisation_intervals)/sizeof(quantisation_intervals[0]); i++){
 8001c20:	2300      	movs	r3, #0
 8001c22:	60fb      	str	r3, [r7, #12]
 8001c24:	e011      	b.n	8001c4a <makeGraycode+0x4e>
		quantisation_intervals[i] = RSSI_Range[0] + i*intervalWidth;
 8001c26:	4b58      	ldr	r3, [pc, #352]	; (8001d88 <makeGraycode+0x18c>)
 8001c28:	781a      	ldrb	r2, [r3, #0]
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	b2db      	uxtb	r3, r3
 8001c2e:	78f9      	ldrb	r1, [r7, #3]
 8001c30:	fb11 f303 	smulbb	r3, r1, r3
 8001c34:	b2db      	uxtb	r3, r3
 8001c36:	4413      	add	r3, r2
 8001c38:	b2d9      	uxtb	r1, r3
 8001c3a:	4a55      	ldr	r2, [pc, #340]	; (8001d90 <makeGraycode+0x194>)
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	4413      	add	r3, r2
 8001c40:	460a      	mov	r2, r1
 8001c42:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < sizeof(quantisation_intervals)/sizeof(quantisation_intervals[0]); i++){
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	3301      	adds	r3, #1
 8001c48:	60fb      	str	r3, [r7, #12]
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	2b06      	cmp	r3, #6
 8001c4e:	d9ea      	bls.n	8001c26 <makeGraycode+0x2a>
	}


	// Set up Gray code
	uint8_t a = 15;
 8001c50:	230f      	movs	r3, #15
 8001c52:	72fb      	strb	r3, [r7, #11]

	for(int i=0; i < sizeof(RSSI_Measured)/sizeof(RSSI_Measured[0]); i++){
 8001c54:	2300      	movs	r3, #0
 8001c56:	607b      	str	r3, [r7, #4]
 8001c58:	e08a      	b.n	8001d70 <makeGraycode+0x174>
		if(RSSI_Measured[i] >= quantisation_intervals[4]){
 8001c5a:	4a4e      	ldr	r2, [pc, #312]	; (8001d94 <makeGraycode+0x198>)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	4413      	add	r3, r2
 8001c60:	781a      	ldrb	r2, [r3, #0]
 8001c62:	4b4b      	ldr	r3, [pc, #300]	; (8001d90 <makeGraycode+0x194>)
 8001c64:	791b      	ldrb	r3, [r3, #4]
 8001c66:	429a      	cmp	r2, r3
 8001c68:	d305      	bcc.n	8001c76 <makeGraycode+0x7a>
			d1_line[i]=0x01;
 8001c6a:	4a4b      	ldr	r2, [pc, #300]	; (8001d98 <makeGraycode+0x19c>)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	4413      	add	r3, r2
 8001c70:	2201      	movs	r2, #1
 8001c72:	701a      	strb	r2, [r3, #0]
 8001c74:	e004      	b.n	8001c80 <makeGraycode+0x84>
		}
		else{
			d1_line[i]=0x00;
 8001c76:	4a48      	ldr	r2, [pc, #288]	; (8001d98 <makeGraycode+0x19c>)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	4413      	add	r3, r2
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	701a      	strb	r2, [r3, #0]
		}

		if(RSSI_Measured[i] >= quantisation_intervals[2] && RSSI_Measured[i] < quantisation_intervals[6]){
 8001c80:	4a44      	ldr	r2, [pc, #272]	; (8001d94 <makeGraycode+0x198>)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	4413      	add	r3, r2
 8001c86:	781a      	ldrb	r2, [r3, #0]
 8001c88:	4b41      	ldr	r3, [pc, #260]	; (8001d90 <makeGraycode+0x194>)
 8001c8a:	789b      	ldrb	r3, [r3, #2]
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d30d      	bcc.n	8001cac <makeGraycode+0xb0>
 8001c90:	4a40      	ldr	r2, [pc, #256]	; (8001d94 <makeGraycode+0x198>)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	4413      	add	r3, r2
 8001c96:	781a      	ldrb	r2, [r3, #0]
 8001c98:	4b3d      	ldr	r3, [pc, #244]	; (8001d90 <makeGraycode+0x194>)
 8001c9a:	799b      	ldrb	r3, [r3, #6]
 8001c9c:	429a      	cmp	r2, r3
 8001c9e:	d205      	bcs.n	8001cac <makeGraycode+0xb0>
			d0_line[i]=0x01;
 8001ca0:	4a3e      	ldr	r2, [pc, #248]	; (8001d9c <makeGraycode+0x1a0>)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	4413      	add	r3, r2
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	701a      	strb	r2, [r3, #0]
 8001caa:	e004      	b.n	8001cb6 <makeGraycode+0xba>
		}
		else{
			d0_line[i]=0x00;
 8001cac:	4a3b      	ldr	r2, [pc, #236]	; (8001d9c <makeGraycode+0x1a0>)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	4413      	add	r3, r2
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	701a      	strb	r2, [r3, #0]
		}


		if(settings_mode == 'T'){
 8001cb6:	4b3a      	ldr	r3, [pc, #232]	; (8001da0 <makeGraycode+0x1a4>)
 8001cb8:	781b      	ldrb	r3, [r3, #0]
 8001cba:	2b54      	cmp	r3, #84	; 0x54
 8001cbc:	d155      	bne.n	8001d6a <makeGraycode+0x16e>
			// Fix that we use 8-bit datatypes ~ uint8_t e_line[16] but we are using 128 samples
			if(i > 0 && i%8 == 0){
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	dd07      	ble.n	8001cd4 <makeGraycode+0xd8>
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	f003 0307 	and.w	r3, r3, #7
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d102      	bne.n	8001cd4 <makeGraycode+0xd8>
				a -= 1;
 8001cce:	7afb      	ldrb	r3, [r7, #11]
 8001cd0:	3b01      	subs	r3, #1
 8001cd2:	72fb      	strb	r3, [r7, #11]
			}

			if(RSSI_Measured[i] < quantisation_intervals[1] || ((RSSI_Measured[i] >= quantisation_intervals[3]) && (RSSI_Measured[i] < quantisation_intervals[5])) || RSSI_Measured[i] >= quantisation_intervals[7]){
 8001cd4:	4a2f      	ldr	r2, [pc, #188]	; (8001d94 <makeGraycode+0x198>)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4413      	add	r3, r2
 8001cda:	781a      	ldrb	r2, [r3, #0]
 8001cdc:	4b2c      	ldr	r3, [pc, #176]	; (8001d90 <makeGraycode+0x194>)
 8001cde:	785b      	ldrb	r3, [r3, #1]
 8001ce0:	429a      	cmp	r2, r3
 8001ce2:	d317      	bcc.n	8001d14 <makeGraycode+0x118>
 8001ce4:	4a2b      	ldr	r2, [pc, #172]	; (8001d94 <makeGraycode+0x198>)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	4413      	add	r3, r2
 8001cea:	781a      	ldrb	r2, [r3, #0]
 8001cec:	4b28      	ldr	r3, [pc, #160]	; (8001d90 <makeGraycode+0x194>)
 8001cee:	78db      	ldrb	r3, [r3, #3]
 8001cf0:	429a      	cmp	r2, r3
 8001cf2:	d307      	bcc.n	8001d04 <makeGraycode+0x108>
 8001cf4:	4a27      	ldr	r2, [pc, #156]	; (8001d94 <makeGraycode+0x198>)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	4413      	add	r3, r2
 8001cfa:	781a      	ldrb	r2, [r3, #0]
 8001cfc:	4b24      	ldr	r3, [pc, #144]	; (8001d90 <makeGraycode+0x194>)
 8001cfe:	795b      	ldrb	r3, [r3, #5]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d307      	bcc.n	8001d14 <makeGraycode+0x118>
 8001d04:	4a23      	ldr	r2, [pc, #140]	; (8001d94 <makeGraycode+0x198>)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	4413      	add	r3, r2
 8001d0a:	781a      	ldrb	r2, [r3, #0]
 8001d0c:	4b20      	ldr	r3, [pc, #128]	; (8001d90 <makeGraycode+0x194>)
 8001d0e:	79db      	ldrb	r3, [r3, #7]
 8001d10:	429a      	cmp	r2, r3
 8001d12:	d316      	bcc.n	8001d42 <makeGraycode+0x146>
				e_line[a] &= ~(1UL << (i%8)); //clearing bit
 8001d14:	7afb      	ldrb	r3, [r7, #11]
 8001d16:	4a23      	ldr	r2, [pc, #140]	; (8001da4 <makeGraycode+0x1a8>)
 8001d18:	5cd1      	ldrb	r1, [r2, r3]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	425a      	negs	r2, r3
 8001d1e:	f003 0307 	and.w	r3, r3, #7
 8001d22:	f002 0207 	and.w	r2, r2, #7
 8001d26:	bf58      	it	pl
 8001d28:	4253      	negpl	r3, r2
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	43db      	mvns	r3, r3
 8001d34:	b2da      	uxtb	r2, r3
 8001d36:	7afb      	ldrb	r3, [r7, #11]
 8001d38:	400a      	ands	r2, r1
 8001d3a:	b2d1      	uxtb	r1, r2
 8001d3c:	4a19      	ldr	r2, [pc, #100]	; (8001da4 <makeGraycode+0x1a8>)
 8001d3e:	54d1      	strb	r1, [r2, r3]
 8001d40:	e013      	b.n	8001d6a <makeGraycode+0x16e>
			}
			else{
				e_line[a] |= (1UL << (i%8)); //setting bit
 8001d42:	7afb      	ldrb	r3, [r7, #11]
 8001d44:	4a17      	ldr	r2, [pc, #92]	; (8001da4 <makeGraycode+0x1a8>)
 8001d46:	5cd1      	ldrb	r1, [r2, r3]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	425a      	negs	r2, r3
 8001d4c:	f003 0307 	and.w	r3, r3, #7
 8001d50:	f002 0207 	and.w	r2, r2, #7
 8001d54:	bf58      	it	pl
 8001d56:	4253      	negpl	r3, r2
 8001d58:	2201      	movs	r2, #1
 8001d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5e:	b2da      	uxtb	r2, r3
 8001d60:	7afb      	ldrb	r3, [r7, #11]
 8001d62:	430a      	orrs	r2, r1
 8001d64:	b2d1      	uxtb	r1, r2
 8001d66:	4a0f      	ldr	r2, [pc, #60]	; (8001da4 <makeGraycode+0x1a8>)
 8001d68:	54d1      	strb	r1, [r2, r3]
	for(int i=0; i < sizeof(RSSI_Measured)/sizeof(RSSI_Measured[0]); i++){
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	3301      	adds	r3, #1
 8001d6e:	607b      	str	r3, [r7, #4]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2b7f      	cmp	r3, #127	; 0x7f
 8001d74:	f67f af71 	bls.w	8001c5a <makeGraycode+0x5e>
			}
		}
	}
}
 8001d78:	bf00      	nop
 8001d7a:	bf00      	nop
 8001d7c:	3714      	adds	r7, #20
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr
 8001d86:	bf00      	nop
 8001d88:	20000b68 	.word	0x20000b68
 8001d8c:	24924925 	.word	0x24924925
 8001d90:	200009ac 	.word	0x200009ac
 8001d94:	20000a98 	.word	0x20000a98
 8001d98:	20000744 	.word	0x20000744
 8001d9c:	20000830 	.word	0x20000830
 8001da0:	20000000 	.word	0x20000000
 8001da4:	20000600 	.word	0x20000600

08001da8 <generateKeyGraycode>:

void generateKeyGraycode(void){
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
	uint8_t a = 7;
 8001dae:	2307      	movs	r3, #7
 8001db0:	71fb      	strb	r3, [r7, #7]
	uint8_t b = 3;
 8001db2:	2303      	movs	r3, #3
 8001db4:	71bb      	strb	r3, [r7, #6]
	for(int i=0; i<128; i++){
 8001db6:	2300      	movs	r3, #0
 8001db8:	603b      	str	r3, [r7, #0]
 8001dba:	e089      	b.n	8001ed0 <generateKeyGraycode+0x128>
		if(i > 0 && i%8 == 0){
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	dd07      	ble.n	8001dd2 <generateKeyGraycode+0x2a>
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	f003 0307 	and.w	r3, r3, #7
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d102      	bne.n	8001dd2 <generateKeyGraycode+0x2a>
			a -=1;
 8001dcc:	79fb      	ldrb	r3, [r7, #7]
 8001dce:	3b01      	subs	r3, #1
 8001dd0:	71fb      	strb	r3, [r7, #7]
		}
		if(i > 0 && i%32 == 0){
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	dd07      	ble.n	8001de8 <generateKeyGraycode+0x40>
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	f003 031f 	and.w	r3, r3, #31
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d102      	bne.n	8001de8 <generateKeyGraycode+0x40>
			b -=1;
 8001de2:	79bb      	ldrb	r3, [r7, #6]
 8001de4:	3b01      	subs	r3, #1
 8001de6:	71bb      	strb	r3, [r7, #6]
		}

		/* sleutel is wel omgekeerd maar maakt niet zoveel uit */
		if((e_line[a] >> (i%8)) & 1){
 8001de8:	79fb      	ldrb	r3, [r7, #7]
 8001dea:	4a3f      	ldr	r2, [pc, #252]	; (8001ee8 <generateKeyGraycode+0x140>)
 8001dec:	5cd3      	ldrb	r3, [r2, r3]
 8001dee:	4619      	mov	r1, r3
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	425a      	negs	r2, r3
 8001df4:	f003 0307 	and.w	r3, r3, #7
 8001df8:	f002 0207 	and.w	r2, r2, #7
 8001dfc:	bf58      	it	pl
 8001dfe:	4253      	negpl	r3, r2
 8001e00:	fa41 f303 	asr.w	r3, r1, r3
 8001e04:	f003 0301 	and.w	r3, r3, #1
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d02f      	beq.n	8001e6c <generateKeyGraycode+0xc4>
			if(d1_line[i] == 0x01){
 8001e0c:	4a37      	ldr	r2, [pc, #220]	; (8001eec <generateKeyGraycode+0x144>)
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	4413      	add	r3, r2
 8001e12:	781b      	ldrb	r3, [r3, #0]
 8001e14:	2b01      	cmp	r3, #1
 8001e16:	d113      	bne.n	8001e40 <generateKeyGraycode+0x98>
				keyGraycode[b] |= (1UL << (i%32)); //setting bit
 8001e18:	79bb      	ldrb	r3, [r7, #6]
 8001e1a:	4a35      	ldr	r2, [pc, #212]	; (8001ef0 <generateKeyGraycode+0x148>)
 8001e1c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	425a      	negs	r2, r3
 8001e24:	f003 031f 	and.w	r3, r3, #31
 8001e28:	f002 021f 	and.w	r2, r2, #31
 8001e2c:	bf58      	it	pl
 8001e2e:	4253      	negpl	r3, r2
 8001e30:	2201      	movs	r2, #1
 8001e32:	409a      	lsls	r2, r3
 8001e34:	79bb      	ldrb	r3, [r7, #6]
 8001e36:	430a      	orrs	r2, r1
 8001e38:	492d      	ldr	r1, [pc, #180]	; (8001ef0 <generateKeyGraycode+0x148>)
 8001e3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001e3e:	e044      	b.n	8001eca <generateKeyGraycode+0x122>
			}
			else{
				keyGraycode[b] &= ~(1UL << (i%32)); //clearing bit
 8001e40:	79bb      	ldrb	r3, [r7, #6]
 8001e42:	4a2b      	ldr	r2, [pc, #172]	; (8001ef0 <generateKeyGraycode+0x148>)
 8001e44:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	425a      	negs	r2, r3
 8001e4c:	f003 031f 	and.w	r3, r3, #31
 8001e50:	f002 021f 	and.w	r2, r2, #31
 8001e54:	bf58      	it	pl
 8001e56:	4253      	negpl	r3, r2
 8001e58:	2201      	movs	r2, #1
 8001e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5e:	43da      	mvns	r2, r3
 8001e60:	79bb      	ldrb	r3, [r7, #6]
 8001e62:	400a      	ands	r2, r1
 8001e64:	4922      	ldr	r1, [pc, #136]	; (8001ef0 <generateKeyGraycode+0x148>)
 8001e66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001e6a:	e02e      	b.n	8001eca <generateKeyGraycode+0x122>
			}
		}
		else{
			if(d0_line[i] == 0x01){
 8001e6c:	4a21      	ldr	r2, [pc, #132]	; (8001ef4 <generateKeyGraycode+0x14c>)
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	4413      	add	r3, r2
 8001e72:	781b      	ldrb	r3, [r3, #0]
 8001e74:	2b01      	cmp	r3, #1
 8001e76:	d113      	bne.n	8001ea0 <generateKeyGraycode+0xf8>
				keyGraycode[b] |= (1UL << (i%32)); //setting bit
 8001e78:	79bb      	ldrb	r3, [r7, #6]
 8001e7a:	4a1d      	ldr	r2, [pc, #116]	; (8001ef0 <generateKeyGraycode+0x148>)
 8001e7c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	425a      	negs	r2, r3
 8001e84:	f003 031f 	and.w	r3, r3, #31
 8001e88:	f002 021f 	and.w	r2, r2, #31
 8001e8c:	bf58      	it	pl
 8001e8e:	4253      	negpl	r3, r2
 8001e90:	2201      	movs	r2, #1
 8001e92:	409a      	lsls	r2, r3
 8001e94:	79bb      	ldrb	r3, [r7, #6]
 8001e96:	430a      	orrs	r2, r1
 8001e98:	4915      	ldr	r1, [pc, #84]	; (8001ef0 <generateKeyGraycode+0x148>)
 8001e9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001e9e:	e014      	b.n	8001eca <generateKeyGraycode+0x122>
			}
			else{
				keyGraycode[b] &= ~(1UL << (i%32)); //clearing bit
 8001ea0:	79bb      	ldrb	r3, [r7, #6]
 8001ea2:	4a13      	ldr	r2, [pc, #76]	; (8001ef0 <generateKeyGraycode+0x148>)
 8001ea4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	425a      	negs	r2, r3
 8001eac:	f003 031f 	and.w	r3, r3, #31
 8001eb0:	f002 021f 	and.w	r2, r2, #31
 8001eb4:	bf58      	it	pl
 8001eb6:	4253      	negpl	r3, r2
 8001eb8:	2201      	movs	r2, #1
 8001eba:	fa02 f303 	lsl.w	r3, r2, r3
 8001ebe:	43da      	mvns	r2, r3
 8001ec0:	79bb      	ldrb	r3, [r7, #6]
 8001ec2:	400a      	ands	r2, r1
 8001ec4:	490a      	ldr	r1, [pc, #40]	; (8001ef0 <generateKeyGraycode+0x148>)
 8001ec6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i=0; i<128; i++){
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	3301      	adds	r3, #1
 8001ece:	603b      	str	r3, [r7, #0]
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	2b7f      	cmp	r3, #127	; 0x7f
 8001ed4:	f77f af72 	ble.w	8001dbc <generateKeyGraycode+0x14>
			}
		}
	}
}
 8001ed8:	bf00      	nop
 8001eda:	bf00      	nop
 8001edc:	370c      	adds	r7, #12
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	20000600 	.word	0x20000600
 8001eec:	20000744 	.word	0x20000744
 8001ef0:	200006a4 	.word	0x200006a4
 8001ef4:	20000830 	.word	0x20000830

08001ef8 <setup>:



void setup(){
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	af00      	add	r7, sp, #0
	// Reset buffer
	circular_buf_reset(audio_buffer_handle_t);
 8001efc:	4b28      	ldr	r3, [pc, #160]	; (8001fa0 <setup+0xa8>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4618      	mov	r0, r3
 8001f02:	f7fe fde1 	bl	8000ac8 <circular_buf_reset>

	switch(settings_mode){
 8001f06:	4b27      	ldr	r3, [pc, #156]	; (8001fa4 <setup+0xac>)
 8001f08:	781b      	ldrb	r3, [r3, #0]
 8001f0a:	2b52      	cmp	r3, #82	; 0x52
 8001f0c:	d01f      	beq.n	8001f4e <setup+0x56>
 8001f0e:	2b54      	cmp	r3, #84	; 0x54
 8001f10:	d143      	bne.n	8001f9a <setup+0xa2>
		case 'T':
			LED_RGB_status(0, 10, 0);
 8001f12:	2200      	movs	r2, #0
 8001f14:	210a      	movs	r1, #10
 8001f16:	2000      	movs	r0, #0
 8001f18:	f000 f8c0 	bl	800209c <LED_RGB_status>

			// Stop the DAC interface and timer2 (8 kHz)
			HAL_DAC_Stop(&hdac, DAC_CHANNEL_1);
 8001f1c:	2100      	movs	r1, #0
 8001f1e:	4822      	ldr	r0, [pc, #136]	; (8001fa8 <setup+0xb0>)
 8001f20:	f001 fe7f 	bl	8003c22 <HAL_DAC_Stop>
			HAL_TIM_Base_Stop_IT(&htim2);
 8001f24:	4821      	ldr	r0, [pc, #132]	; (8001fac <setup+0xb4>)
 8001f26:	f005 ffdd 	bl	8007ee4 <HAL_TIM_Base_Stop_IT>

			// Shutdown Class D audio amplifier
			HAL_GPIO_WritePin(CLASS_D_SHDN_GPIO_Port, CLASS_D_SHDN_Pin, GPIO_PIN_RESET); //GPIO_PIN_RESET
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	2101      	movs	r1, #1
 8001f2e:	4820      	ldr	r0, [pc, #128]	; (8001fb0 <setup+0xb8>)
 8001f30:	f002 f94c 	bl	80041cc <HAL_GPIO_WritePin>
			// Enable microphone preamplifier
			HAL_GPIO_WritePin(MIC_SHDN_GPIO_Port, MIC_SHDN_Pin, GPIO_PIN_SET);
 8001f34:	2201      	movs	r2, #1
 8001f36:	2102      	movs	r1, #2
 8001f38:	481d      	ldr	r0, [pc, #116]	; (8001fb0 <setup+0xb8>)
 8001f3a:	f002 f947 	bl	80041cc <HAL_GPIO_WritePin>

			// Start timer5 (16 kHz) and ADC interrupt triggered by TIM5
			HAL_TIM_OC_Start(&htim5, TIM_CHANNEL_1);
 8001f3e:	2100      	movs	r1, #0
 8001f40:	481c      	ldr	r0, [pc, #112]	; (8001fb4 <setup+0xbc>)
 8001f42:	f006 f857 	bl	8007ff4 <HAL_TIM_OC_Start>
			HAL_ADC_Start_IT(&hadc1);
 8001f46:	481c      	ldr	r0, [pc, #112]	; (8001fb8 <setup+0xc0>)
 8001f48:	f001 f80c 	bl	8002f64 <HAL_ADC_Start_IT>

			//HAL_TIM_Base_Start_IT(&htim9);

			break;
 8001f4c:	e025      	b.n	8001f9a <setup+0xa2>

		case 'R':
			LED_RGB_status(0, 0, 10);
 8001f4e:	220a      	movs	r2, #10
 8001f50:	2100      	movs	r1, #0
 8001f52:	2000      	movs	r0, #0
 8001f54:	f000 f8a2 	bl	800209c <LED_RGB_status>

			// Stop timer5 (16 kHz) and ADC interrupt triggered by TIM5
			HAL_TIM_OC_Stop(&htim5, TIM_CHANNEL_1);
 8001f58:	2100      	movs	r1, #0
 8001f5a:	4816      	ldr	r0, [pc, #88]	; (8001fb4 <setup+0xbc>)
 8001f5c:	f006 f912 	bl	8008184 <HAL_TIM_OC_Stop>
			HAL_ADC_Stop_IT(&hadc1);
 8001f60:	4815      	ldr	r0, [pc, #84]	; (8001fb8 <setup+0xc0>)
 8001f62:	f001 f8dd 	bl	8003120 <HAL_ADC_Stop_IT>

			// Shutdown microphone preamplifier
			HAL_GPIO_WritePin(MIC_SHDN_GPIO_Port, MIC_SHDN_Pin, GPIO_PIN_RESET);
 8001f66:	2200      	movs	r2, #0
 8001f68:	2102      	movs	r1, #2
 8001f6a:	4811      	ldr	r0, [pc, #68]	; (8001fb0 <setup+0xb8>)
 8001f6c:	f002 f92e 	bl	80041cc <HAL_GPIO_WritePin>
			// Enable Class D audio amplifier
			HAL_GPIO_WritePin(CLASS_D_SHDN_GPIO_Port, CLASS_D_SHDN_Pin, GPIO_PIN_SET);
 8001f70:	2201      	movs	r2, #1
 8001f72:	2101      	movs	r1, #1
 8001f74:	480e      	ldr	r0, [pc, #56]	; (8001fb0 <setup+0xb8>)
 8001f76:	f002 f929 	bl	80041cc <HAL_GPIO_WritePin>

			// Start the DAC interface and timer2 (8 kHz)
			HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8001f7a:	2100      	movs	r1, #0
 8001f7c:	480a      	ldr	r0, [pc, #40]	; (8001fa8 <setup+0xb0>)
 8001f7e:	f001 fdfe 	bl	8003b7e <HAL_DAC_Start>
			HAL_TIM_Base_Start_IT(&htim2);
 8001f82:	480a      	ldr	r0, [pc, #40]	; (8001fac <setup+0xb4>)
 8001f84:	f005 ff3e 	bl	8007e04 <HAL_TIM_Base_Start_IT>

			while(ADF_RC_READY()==0);
 8001f88:	bf00      	nop
 8001f8a:	f7fe fcf7 	bl	800097c <ADF_RC_READY>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d0fa      	beq.n	8001f8a <setup+0x92>
			ADF_set_Rx_mode();
 8001f94:	f7fe fcac 	bl	80008f0 <ADF_set_Rx_mode>
			break;
 8001f98:	bf00      	nop
	}

}
 8001f9a:	bf00      	nop
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	20000610 	.word	0x20000610
 8001fa4:	20000000 	.word	0x20000000
 8001fa8:	2000081c 	.word	0x2000081c
 8001fac:	20000a40 	.word	0x20000a40
 8001fb0:	40020800 	.word	0x40020800
 8001fb4:	20000614 	.word	0x20000614
 8001fb8:	200006fc 	.word	0x200006fc

08001fbc <SendDummyByte>:


void SendDummyByte(uint8_t pkt_type){
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b086      	sub	sp, #24
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	71fb      	strb	r3, [r7, #7]
	uint8_t PacketTotalLength = 6; // Packet type byte, Audio packet length byte, RSSI byte, SQI byte
 8001fc6:	2306      	movs	r3, #6
 8001fc8:	75fb      	strb	r3, [r7, #23]
	/*
	PACKET-STRUCTURE:
	[TOTALPACKETLENGTH --- PACKETTYPE --- DATALENGTH --- D___A___T___A --- RSSI --- SQI]
	*/

	uint8_t header[] = {0x10, PacketTotalLength, pkt_type, 0x01}; /*SPI_PKT_WR-command, TOTALPACKETLENGTH, packettype, packet length(= 0x01 byte)*/
 8001fca:	2310      	movs	r3, #16
 8001fcc:	743b      	strb	r3, [r7, #16]
 8001fce:	7dfb      	ldrb	r3, [r7, #23]
 8001fd0:	747b      	strb	r3, [r7, #17]
 8001fd2:	79fb      	ldrb	r3, [r7, #7]
 8001fd4:	74bb      	strb	r3, [r7, #18]
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	74fb      	strb	r3, [r7, #19]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8001fda:	2200      	movs	r2, #0
 8001fdc:	2104      	movs	r1, #4
 8001fde:	480f      	ldr	r0, [pc, #60]	; (800201c <SendDummyByte+0x60>)
 8001fe0:	f002 f8f4 	bl	80041cc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi2, header, 4);
 8001fe4:	f107 0310 	add.w	r3, r7, #16
 8001fe8:	2204      	movs	r2, #4
 8001fea:	4619      	mov	r1, r3
 8001fec:	480c      	ldr	r0, [pc, #48]	; (8002020 <SendDummyByte+0x64>)
 8001fee:	f005 f82d 	bl	800704c <HAL_SPI_Transmit_IT>

	//write dummy data byte
	uint8_t sample[1] = {0x00};
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit_IT(&hspi2, sample, 1);
 8001ff6:	f107 030c 	add.w	r3, r7, #12
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	4619      	mov	r1, r3
 8001ffe:	4808      	ldr	r0, [pc, #32]	; (8002020 <SendDummyByte+0x64>)
 8002000:	f005 f824 	bl	800704c <HAL_SPI_Transmit_IT>

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8002004:	2201      	movs	r2, #1
 8002006:	2104      	movs	r1, #4
 8002008:	4804      	ldr	r0, [pc, #16]	; (800201c <SendDummyByte+0x60>)
 800200a:	f002 f8df 	bl	80041cc <HAL_GPIO_WritePin>

	ADF_set_Tx_mode();
 800200e:	f7fe fc51 	bl	80008b4 <ADF_set_Tx_mode>
}
 8002012:	bf00      	nop
 8002014:	3718      	adds	r7, #24
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	40020000 	.word	0x40020000
 8002020:	20000464 	.word	0x20000464

08002024 <startup>:


void startup(void){
 8002024:	b580      	push	{r7, lr}
 8002026:	b082      	sub	sp, #8
 8002028:	af00      	add	r7, sp, #0
	// Clear PWR wake up Flag
	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);
 800202a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800202e:	f003 fbc7 	bl	80057c0 <HAL_PWR_DisableWakeUpPin>
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8002032:	4b17      	ldr	r3, [pc, #92]	; (8002090 <startup+0x6c>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a16      	ldr	r2, [pc, #88]	; (8002090 <startup+0x6c>)
 8002038:	f043 0304 	orr.w	r3, r3, #4
 800203c:	6013      	str	r3, [r2, #0]
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 800203e:	4b14      	ldr	r3, [pc, #80]	; (8002090 <startup+0x6c>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4a13      	ldr	r2, [pc, #76]	; (8002090 <startup+0x6c>)
 8002044:	f043 0308 	orr.w	r3, r3, #8
 8002048:	6013      	str	r3, [r2, #0]

	// Setup registers for transceiver
	ADF_Init(settings_frequency);
 800204a:	4b12      	ldr	r3, [pc, #72]	; (8002094 <startup+0x70>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4618      	mov	r0, r3
 8002050:	f7fe fa8a 	bl	8000568 <ADF_Init>

	HAL_Delay(500);
 8002054:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002058:	f000 ff1c 	bl	8002e94 <HAL_Delay>

	ADF_set_turnaround_Tx_Rx();
 800205c:	f7fe fbe4 	bl	8000828 <ADF_set_turnaround_Tx_Rx>

	// Make audio buffer for 400 8-bit samples
	uint16_t buffer_size = 400;
 8002060:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8002064:	80fb      	strh	r3, [r7, #6]
	uint16_t *buffer = malloc(buffer_size * sizeof(uint16_t));
 8002066:	88fb      	ldrh	r3, [r7, #6]
 8002068:	005b      	lsls	r3, r3, #1
 800206a:	4618      	mov	r0, r3
 800206c:	f00b f830 	bl	800d0d0 <malloc>
 8002070:	4603      	mov	r3, r0
 8002072:	603b      	str	r3, [r7, #0]
	audio_buffer_handle_t = circular_buf_init(buffer, buffer_size);
 8002074:	88fb      	ldrh	r3, [r7, #6]
 8002076:	4619      	mov	r1, r3
 8002078:	6838      	ldr	r0, [r7, #0]
 800207a:	f7fe fce1 	bl	8000a40 <circular_buf_init>
 800207e:	4603      	mov	r3, r0
 8002080:	4a05      	ldr	r2, [pc, #20]	; (8002098 <startup+0x74>)
 8002082:	6013      	str	r3, [r2, #0]

	// Setup for MCU
	setup();
 8002084:	f7ff ff38 	bl	8001ef8 <setup>

}
 8002088:	bf00      	nop
 800208a:	3708      	adds	r7, #8
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	40007000 	.word	0x40007000
 8002094:	20000004 	.word	0x20000004
 8002098:	20000610 	.word	0x20000610

0800209c <LED_RGB_status>:
	HAL_SPI_Transmit(&hspi2, value, 1, 50);
	HAL_GPIO_WritePin(DPOT_CS_GPIO_Port, DPOT_CS_Pin, GPIO_PIN_SET);
}


void LED_RGB_status(uint16_t red, uint16_t green, uint16_t blue){
 800209c:	b480      	push	{r7}
 800209e:	b083      	sub	sp, #12
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	4603      	mov	r3, r0
 80020a4:	80fb      	strh	r3, [r7, #6]
 80020a6:	460b      	mov	r3, r1
 80020a8:	80bb      	strh	r3, [r7, #4]
 80020aa:	4613      	mov	r3, r2
 80020ac:	807b      	strh	r3, [r7, #2]
	// Brightness limiting due to low resistance values
	if(red>20){
 80020ae:	88fb      	ldrh	r3, [r7, #6]
 80020b0:	2b14      	cmp	r3, #20
 80020b2:	d901      	bls.n	80020b8 <LED_RGB_status+0x1c>
		red = 20;
 80020b4:	2314      	movs	r3, #20
 80020b6:	80fb      	strh	r3, [r7, #6]
	}
	if(green>30){
 80020b8:	88bb      	ldrh	r3, [r7, #4]
 80020ba:	2b1e      	cmp	r3, #30
 80020bc:	d901      	bls.n	80020c2 <LED_RGB_status+0x26>
		green = 30;
 80020be:	231e      	movs	r3, #30
 80020c0:	80bb      	strh	r3, [r7, #4]
	}
	if(blue>35){
 80020c2:	887b      	ldrh	r3, [r7, #2]
 80020c4:	2b23      	cmp	r3, #35	; 0x23
 80020c6:	d901      	bls.n	80020cc <LED_RGB_status+0x30>
		blue = 35;
 80020c8:	2323      	movs	r3, #35	; 0x23
 80020ca:	807b      	strh	r3, [r7, #2]
	}
	htim1.Instance->CCR1 = red;
 80020cc:	4b08      	ldr	r3, [pc, #32]	; (80020f0 <LED_RGB_status+0x54>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	88fa      	ldrh	r2, [r7, #6]
 80020d2:	635a      	str	r2, [r3, #52]	; 0x34
	htim3.Instance->CCR4 = green;
 80020d4:	4b07      	ldr	r3, [pc, #28]	; (80020f4 <LED_RGB_status+0x58>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	88ba      	ldrh	r2, [r7, #4]
 80020da:	641a      	str	r2, [r3, #64]	; 0x40
	htim3.Instance->CCR3 = blue;
 80020dc:	4b05      	ldr	r3, [pc, #20]	; (80020f4 <LED_RGB_status+0x58>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	887a      	ldrh	r2, [r7, #2]
 80020e2:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80020e4:	bf00      	nop
 80020e6:	370c      	adds	r7, #12
 80020e8:	46bd      	mov	sp, r7
 80020ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ee:	4770      	bx	lr
 80020f0:	20000914 	.word	0x20000914
 80020f4:	2000065c 	.word	0x2000065c

080020f8 <playAudio>:

void playAudio(){
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b082      	sub	sp, #8
 80020fc:	af00      	add	r7, sp, #0
	uint16_t sample;
	uint8_t cbuf_ret = 0;
 80020fe:	2300      	movs	r3, #0
 8002100:	71fb      	strb	r3, [r7, #7]
	cbuf_size = circular_buf_size(audio_buffer_handle_t);
 8002102:	4b10      	ldr	r3, [pc, #64]	; (8002144 <playAudio+0x4c>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4618      	mov	r0, r3
 8002108:	f7fe fcfe 	bl	8000b08 <circular_buf_size>
 800210c:	4603      	mov	r3, r0
 800210e:	b29a      	uxth	r2, r3
 8002110:	4b0d      	ldr	r3, [pc, #52]	; (8002148 <playAudio+0x50>)
 8002112:	801a      	strh	r2, [r3, #0]
	// Check if circular buffer is filled with samples
	if(cbuf_size){
 8002114:	4b0c      	ldr	r3, [pc, #48]	; (8002148 <playAudio+0x50>)
 8002116:	881b      	ldrh	r3, [r3, #0]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d00e      	beq.n	800213a <playAudio+0x42>
		cbuf_ret = circular_buf_get(audio_buffer_handle_t, &sample);
 800211c:	4b09      	ldr	r3, [pc, #36]	; (8002144 <playAudio+0x4c>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	1d3a      	adds	r2, r7, #4
 8002122:	4611      	mov	r1, r2
 8002124:	4618      	mov	r0, r3
 8002126:	f7fe fd27 	bl	8000b78 <circular_buf_get>
 800212a:	4603      	mov	r3, r0
 800212c:	71fb      	strb	r3, [r7, #7]
		HAL_DAC_SetValue(&hdac, DAC1_CHANNEL_1, DAC_ALIGN_8B_R, sample);
 800212e:	88bb      	ldrh	r3, [r7, #4]
 8002130:	2208      	movs	r2, #8
 8002132:	2100      	movs	r1, #0
 8002134:	4805      	ldr	r0, [pc, #20]	; (800214c <playAudio+0x54>)
 8002136:	f001 fdeb 	bl	8003d10 <HAL_DAC_SetValue>
	}
}
 800213a:	bf00      	nop
 800213c:	3708      	adds	r7, #8
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	20000610 	.word	0x20000610
 8002148:	20000228 	.word	0x20000228
 800214c:	2000081c 	.word	0x2000081c

08002150 <delay_us>:

void delay_us (uint16_t us){
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
 8002156:	4603      	mov	r3, r0
 8002158:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim7,0);  // set the counter value a 0
 800215a:	4b09      	ldr	r3, [pc, #36]	; (8002180 <delay_us+0x30>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	2200      	movs	r2, #0
 8002160:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim7) < us);  // wait for the counter to reach the us input in the parameter
 8002162:	bf00      	nop
 8002164:	4b06      	ldr	r3, [pc, #24]	; (8002180 <delay_us+0x30>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800216a:	88fb      	ldrh	r3, [r7, #6]
 800216c:	429a      	cmp	r2, r3
 800216e:	d3f9      	bcc.n	8002164 <delay_us+0x14>
}
 8002170:	bf00      	nop
 8002172:	bf00      	nop
 8002174:	370c      	adds	r7, #12
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr
 800217e:	bf00      	nop
 8002180:	20000b20 	.word	0x20000b20

08002184 <Send_e_line>:


void Send_e_line(void){
 8002184:	b580      	push	{r7, lr}
 8002186:	b084      	sub	sp, #16
 8002188:	af00      	add	r7, sp, #0
	uint8_t PacketTotalLength = 16 + 4; // Packet type byte, Audio packet length byte, RSSI byte, SQI byte
 800218a:	2314      	movs	r3, #20
 800218c:	72fb      	strb	r3, [r7, #11]
	/*
	PACKET-STRUCTURE:
	[TOTALPACKETLENGTH --- PACKETTYPE --- DATALENGTH --- e___L___i___n___e --- RSSI --- SQI]
	*/

	uint8_t header[] = {0x10, PacketTotalLength, 0xAA, 0x10}; /*SPI_PKT_WR-command, TOTALPACKETLENGTH, packettype, packet length(= 0x10 = 16 byte)*/
 800218e:	2310      	movs	r3, #16
 8002190:	713b      	strb	r3, [r7, #4]
 8002192:	7afb      	ldrb	r3, [r7, #11]
 8002194:	717b      	strb	r3, [r7, #5]
 8002196:	23aa      	movs	r3, #170	; 0xaa
 8002198:	71bb      	strb	r3, [r7, #6]
 800219a:	2310      	movs	r3, #16
 800219c:	71fb      	strb	r3, [r7, #7]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 800219e:	2200      	movs	r2, #0
 80021a0:	2104      	movs	r1, #4
 80021a2:	4814      	ldr	r0, [pc, #80]	; (80021f4 <Send_e_line+0x70>)
 80021a4:	f002 f812 	bl	80041cc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi2, header, 4);
 80021a8:	1d3b      	adds	r3, r7, #4
 80021aa:	2204      	movs	r2, #4
 80021ac:	4619      	mov	r1, r3
 80021ae:	4812      	ldr	r0, [pc, #72]	; (80021f8 <Send_e_line+0x74>)
 80021b0:	f004 ff4c 	bl	800704c <HAL_SPI_Transmit_IT>

	// Write e-line bytes
	uint8_t sample[1];
	for (int i=0; i<sizeof(e_line)/sizeof(e_line[0]); i++)		{
 80021b4:	2300      	movs	r3, #0
 80021b6:	60fb      	str	r3, [r7, #12]
 80021b8:	e00d      	b.n	80021d6 <Send_e_line+0x52>
		sample[0]=e_line[i];
 80021ba:	4a10      	ldr	r2, [pc, #64]	; (80021fc <Send_e_line+0x78>)
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	4413      	add	r3, r2
 80021c0:	781b      	ldrb	r3, [r3, #0]
 80021c2:	703b      	strb	r3, [r7, #0]
		HAL_SPI_Transmit_IT(&hspi2, sample, 1);
 80021c4:	463b      	mov	r3, r7
 80021c6:	2201      	movs	r2, #1
 80021c8:	4619      	mov	r1, r3
 80021ca:	480b      	ldr	r0, [pc, #44]	; (80021f8 <Send_e_line+0x74>)
 80021cc:	f004 ff3e 	bl	800704c <HAL_SPI_Transmit_IT>
	for (int i=0; i<sizeof(e_line)/sizeof(e_line[0]); i++)		{
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	3301      	adds	r3, #1
 80021d4:	60fb      	str	r3, [r7, #12]
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	2b0f      	cmp	r3, #15
 80021da:	d9ee      	bls.n	80021ba <Send_e_line+0x36>
	}

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80021dc:	2201      	movs	r2, #1
 80021de:	2104      	movs	r1, #4
 80021e0:	4804      	ldr	r0, [pc, #16]	; (80021f4 <Send_e_line+0x70>)
 80021e2:	f001 fff3 	bl	80041cc <HAL_GPIO_WritePin>

	ADF_set_Tx_mode();
 80021e6:	f7fe fb65 	bl	80008b4 <ADF_set_Tx_mode>
}
 80021ea:	bf00      	nop
 80021ec:	3710      	adds	r7, #16
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	40020000 	.word	0x40020000
 80021f8:	20000464 	.word	0x20000464
 80021fc:	20000600 	.word	0x20000600

08002200 <ReadPacket>:



uint8_t ReadPacket(void){
 8002200:	b5b0      	push	{r4, r5, r7, lr}
 8002202:	b084      	sub	sp, #16
 8002204:	af00      	add	r7, sp, #0
	/* SPI_PKT_RD-command, SPI_NOP (use for dummy writes)*/
	uint8_t bytes[] = {0x30, 0xff};
 8002206:	f64f 7330 	movw	r3, #65328	; 0xff30
 800220a:	80bb      	strh	r3, [r7, #4]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 800220c:	2200      	movs	r2, #0
 800220e:	2104      	movs	r1, #4
 8002210:	4836      	ldr	r0, [pc, #216]	; (80022ec <ReadPacket+0xec>)
 8002212:	f001 ffdb 	bl	80041cc <HAL_GPIO_WritePin>

	// Send commands to ADF7242 that we want to read received packet
	HAL_SPI_Transmit_IT(&hspi2, bytes, 2);
 8002216:	1d3b      	adds	r3, r7, #4
 8002218:	2202      	movs	r2, #2
 800221a:	4619      	mov	r1, r3
 800221c:	4834      	ldr	r0, [pc, #208]	; (80022f0 <ReadPacket+0xf0>)
 800221e:	f004 ff15 	bl	800704c <HAL_SPI_Transmit_IT>

	HAL_SPI_Receive_IT(&hspi2, &Pkt_length, 1);
 8002222:	2201      	movs	r2, #1
 8002224:	4933      	ldr	r1, [pc, #204]	; (80022f4 <ReadPacket+0xf4>)
 8002226:	4832      	ldr	r0, [pc, #200]	; (80022f0 <ReadPacket+0xf0>)
 8002228:	f004 ff9a 	bl	8007160 <HAL_SPI_Receive_IT>
	HAL_SPI_Receive_IT(&hspi2, &Pkt_type, 1);
 800222c:	2201      	movs	r2, #1
 800222e:	4932      	ldr	r1, [pc, #200]	; (80022f8 <ReadPacket+0xf8>)
 8002230:	482f      	ldr	r0, [pc, #188]	; (80022f0 <ReadPacket+0xf0>)
 8002232:	f004 ff95 	bl	8007160 <HAL_SPI_Receive_IT>
	HAL_SPI_Receive_IT(&hspi2, &Data_length, 1);
 8002236:	2201      	movs	r2, #1
 8002238:	4930      	ldr	r1, [pc, #192]	; (80022fc <ReadPacket+0xfc>)
 800223a:	482d      	ldr	r0, [pc, #180]	; (80022f0 <ReadPacket+0xf0>)
 800223c:	f004 ff90 	bl	8007160 <HAL_SPI_Receive_IT>

	if(Pkt_type == 0xFF){ //received e-line from TX
 8002240:	4b2d      	ldr	r3, [pc, #180]	; (80022f8 <ReadPacket+0xf8>)
 8002242:	781b      	ldrb	r3, [r3, #0]
 8002244:	2bff      	cmp	r3, #255	; 0xff
 8002246:	d10c      	bne.n	8002262 <ReadPacket+0x62>
		if(Data_length == 16){
 8002248:	4b2c      	ldr	r3, [pc, #176]	; (80022fc <ReadPacket+0xfc>)
 800224a:	781b      	ldrb	r3, [r3, #0]
 800224c:	2b10      	cmp	r3, #16
 800224e:	d137      	bne.n	80022c0 <ReadPacket+0xc0>
			HAL_SPI_Receive_IT(&hspi2, e_line, Data_length);
 8002250:	4b2a      	ldr	r3, [pc, #168]	; (80022fc <ReadPacket+0xfc>)
 8002252:	781b      	ldrb	r3, [r3, #0]
 8002254:	b29b      	uxth	r3, r3
 8002256:	461a      	mov	r2, r3
 8002258:	4929      	ldr	r1, [pc, #164]	; (8002300 <ReadPacket+0x100>)
 800225a:	4825      	ldr	r0, [pc, #148]	; (80022f0 <ReadPacket+0xf0>)
 800225c:	f004 ff80 	bl	8007160 <HAL_SPI_Receive_IT>
 8002260:	e02e      	b.n	80022c0 <ReadPacket+0xc0>
		}
	}
	else{
 8002262:	466b      	mov	r3, sp
 8002264:	461d      	mov	r5, r3
		uint8_t Data_array[Data_length];
 8002266:	4b25      	ldr	r3, [pc, #148]	; (80022fc <ReadPacket+0xfc>)
 8002268:	781c      	ldrb	r4, [r3, #0]
 800226a:	4623      	mov	r3, r4
 800226c:	3b01      	subs	r3, #1
 800226e:	60fb      	str	r3, [r7, #12]
 8002270:	b2e0      	uxtb	r0, r4
 8002272:	f04f 0100 	mov.w	r1, #0
 8002276:	f04f 0200 	mov.w	r2, #0
 800227a:	f04f 0300 	mov.w	r3, #0
 800227e:	00cb      	lsls	r3, r1, #3
 8002280:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8002284:	00c2      	lsls	r2, r0, #3
 8002286:	b2e0      	uxtb	r0, r4
 8002288:	f04f 0100 	mov.w	r1, #0
 800228c:	f04f 0200 	mov.w	r2, #0
 8002290:	f04f 0300 	mov.w	r3, #0
 8002294:	00cb      	lsls	r3, r1, #3
 8002296:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800229a:	00c2      	lsls	r2, r0, #3
 800229c:	4623      	mov	r3, r4
 800229e:	3307      	adds	r3, #7
 80022a0:	08db      	lsrs	r3, r3, #3
 80022a2:	00db      	lsls	r3, r3, #3
 80022a4:	ebad 0d03 	sub.w	sp, sp, r3
 80022a8:	466b      	mov	r3, sp
 80022aa:	3300      	adds	r3, #0
 80022ac:	60bb      	str	r3, [r7, #8]
		HAL_SPI_Receive_IT(&hspi2, Data_array, Data_length);
 80022ae:	68bb      	ldr	r3, [r7, #8]
 80022b0:	4a12      	ldr	r2, [pc, #72]	; (80022fc <ReadPacket+0xfc>)
 80022b2:	7812      	ldrb	r2, [r2, #0]
 80022b4:	b292      	uxth	r2, r2
 80022b6:	4619      	mov	r1, r3
 80022b8:	480d      	ldr	r0, [pc, #52]	; (80022f0 <ReadPacket+0xf0>)
 80022ba:	f004 ff51 	bl	8007160 <HAL_SPI_Receive_IT>
 80022be:	46ad      	mov	sp, r5
	}


	HAL_SPI_Receive_IT(&hspi2, &RSSI, 1);
 80022c0:	2201      	movs	r2, #1
 80022c2:	4910      	ldr	r1, [pc, #64]	; (8002304 <ReadPacket+0x104>)
 80022c4:	480a      	ldr	r0, [pc, #40]	; (80022f0 <ReadPacket+0xf0>)
 80022c6:	f004 ff4b 	bl	8007160 <HAL_SPI_Receive_IT>

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80022ca:	2201      	movs	r2, #1
 80022cc:	2104      	movs	r1, #4
 80022ce:	4807      	ldr	r0, [pc, #28]	; (80022ec <ReadPacket+0xec>)
 80022d0:	f001 ff7c 	bl	80041cc <HAL_GPIO_WritePin>

	while (ADF_SPI_READY() == 0);
 80022d4:	bf00      	nop
 80022d6:	f7fe fb29 	bl	800092c <ADF_SPI_READY>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d0fa      	beq.n	80022d6 <ReadPacket+0xd6>
	// Debug
	uint32_t address0 = 0x08012000 + (4*(RSSI_counter-1));
	Write_Flash(address0, (uint32_t) RSSI);
	*/

	return RSSI;
 80022e0:	4b08      	ldr	r3, [pc, #32]	; (8002304 <ReadPacket+0x104>)
 80022e2:	781b      	ldrb	r3, [r3, #0]
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3710      	adds	r7, #16
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bdb0      	pop	{r4, r5, r7, pc}
 80022ec:	40020000 	.word	0x40020000
 80022f0:	20000464 	.word	0x20000464
 80022f4:	20000b1d 	.word	0x20000b1d
 80022f8:	200009b3 	.word	0x200009b3
 80022fc:	200005f4 	.word	0x200005f4
 8002300:	20000600 	.word	0x20000600
 8002304:	200007c4 	.word	0x200007c4

08002308 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800230c:	bf00      	nop
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr
	...

08002318 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002318:	b480      	push	{r7}
 800231a:	b083      	sub	sp, #12
 800231c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800231e:	2300      	movs	r3, #0
 8002320:	607b      	str	r3, [r7, #4]
 8002322:	4b10      	ldr	r3, [pc, #64]	; (8002364 <HAL_MspInit+0x4c>)
 8002324:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002326:	4a0f      	ldr	r2, [pc, #60]	; (8002364 <HAL_MspInit+0x4c>)
 8002328:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800232c:	6453      	str	r3, [r2, #68]	; 0x44
 800232e:	4b0d      	ldr	r3, [pc, #52]	; (8002364 <HAL_MspInit+0x4c>)
 8002330:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002332:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002336:	607b      	str	r3, [r7, #4]
 8002338:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800233a:	2300      	movs	r3, #0
 800233c:	603b      	str	r3, [r7, #0]
 800233e:	4b09      	ldr	r3, [pc, #36]	; (8002364 <HAL_MspInit+0x4c>)
 8002340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002342:	4a08      	ldr	r2, [pc, #32]	; (8002364 <HAL_MspInit+0x4c>)
 8002344:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002348:	6413      	str	r3, [r2, #64]	; 0x40
 800234a:	4b06      	ldr	r3, [pc, #24]	; (8002364 <HAL_MspInit+0x4c>)
 800234c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800234e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002352:	603b      	str	r3, [r7, #0]
 8002354:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002356:	bf00      	nop
 8002358:	370c      	adds	r7, #12
 800235a:	46bd      	mov	sp, r7
 800235c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002360:	4770      	bx	lr
 8002362:	bf00      	nop
 8002364:	40023800 	.word	0x40023800

08002368 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b08a      	sub	sp, #40	; 0x28
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002370:	f107 0314 	add.w	r3, r7, #20
 8002374:	2200      	movs	r2, #0
 8002376:	601a      	str	r2, [r3, #0]
 8002378:	605a      	str	r2, [r3, #4]
 800237a:	609a      	str	r2, [r3, #8]
 800237c:	60da      	str	r2, [r3, #12]
 800237e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a1b      	ldr	r2, [pc, #108]	; (80023f4 <HAL_ADC_MspInit+0x8c>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d12f      	bne.n	80023ea <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800238a:	2300      	movs	r3, #0
 800238c:	613b      	str	r3, [r7, #16]
 800238e:	4b1a      	ldr	r3, [pc, #104]	; (80023f8 <HAL_ADC_MspInit+0x90>)
 8002390:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002392:	4a19      	ldr	r2, [pc, #100]	; (80023f8 <HAL_ADC_MspInit+0x90>)
 8002394:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002398:	6453      	str	r3, [r2, #68]	; 0x44
 800239a:	4b17      	ldr	r3, [pc, #92]	; (80023f8 <HAL_ADC_MspInit+0x90>)
 800239c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800239e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023a2:	613b      	str	r3, [r7, #16]
 80023a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023a6:	2300      	movs	r3, #0
 80023a8:	60fb      	str	r3, [r7, #12]
 80023aa:	4b13      	ldr	r3, [pc, #76]	; (80023f8 <HAL_ADC_MspInit+0x90>)
 80023ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ae:	4a12      	ldr	r2, [pc, #72]	; (80023f8 <HAL_ADC_MspInit+0x90>)
 80023b0:	f043 0301 	orr.w	r3, r3, #1
 80023b4:	6313      	str	r3, [r2, #48]	; 0x30
 80023b6:	4b10      	ldr	r3, [pc, #64]	; (80023f8 <HAL_ADC_MspInit+0x90>)
 80023b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ba:	f003 0301 	and.w	r3, r3, #1
 80023be:	60fb      	str	r3, [r7, #12]
 80023c0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80023c2:	2308      	movs	r3, #8
 80023c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80023c6:	2303      	movs	r3, #3
 80023c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ca:	2300      	movs	r3, #0
 80023cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023ce:	f107 0314 	add.w	r3, r7, #20
 80023d2:	4619      	mov	r1, r3
 80023d4:	4809      	ldr	r0, [pc, #36]	; (80023fc <HAL_ADC_MspInit+0x94>)
 80023d6:	f001 fd45 	bl	8003e64 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80023da:	2200      	movs	r2, #0
 80023dc:	2100      	movs	r1, #0
 80023de:	2012      	movs	r0, #18
 80023e0:	f001 fb3d 	bl	8003a5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80023e4:	2012      	movs	r0, #18
 80023e6:	f001 fb56 	bl	8003a96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80023ea:	bf00      	nop
 80023ec:	3728      	adds	r7, #40	; 0x28
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	40012000 	.word	0x40012000
 80023f8:	40023800 	.word	0x40023800
 80023fc:	40020000 	.word	0x40020000

08002400 <HAL_CRYP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcryp: CRYP handle pointer
* @retval None
*/
void HAL_CRYP_MspInit(CRYP_HandleTypeDef* hcryp)
{
 8002400:	b480      	push	{r7}
 8002402:	b085      	sub	sp, #20
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  if(hcryp->Instance==CRYP)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a0b      	ldr	r2, [pc, #44]	; (800243c <HAL_CRYP_MspInit+0x3c>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d10d      	bne.n	800242e <HAL_CRYP_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRYP_MspInit 0 */

  /* USER CODE END CRYP_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRYP_CLK_ENABLE();
 8002412:	2300      	movs	r3, #0
 8002414:	60fb      	str	r3, [r7, #12]
 8002416:	4b0a      	ldr	r3, [pc, #40]	; (8002440 <HAL_CRYP_MspInit+0x40>)
 8002418:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800241a:	4a09      	ldr	r2, [pc, #36]	; (8002440 <HAL_CRYP_MspInit+0x40>)
 800241c:	f043 0310 	orr.w	r3, r3, #16
 8002420:	6353      	str	r3, [r2, #52]	; 0x34
 8002422:	4b07      	ldr	r3, [pc, #28]	; (8002440 <HAL_CRYP_MspInit+0x40>)
 8002424:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002426:	f003 0310 	and.w	r3, r3, #16
 800242a:	60fb      	str	r3, [r7, #12]
 800242c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRYP_MspInit 1 */

  /* USER CODE END CRYP_MspInit 1 */
  }

}
 800242e:	bf00      	nop
 8002430:	3714      	adds	r7, #20
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	50060000 	.word	0x50060000
 8002440:	40023800 	.word	0x40023800

08002444 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b08a      	sub	sp, #40	; 0x28
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800244c:	f107 0314 	add.w	r3, r7, #20
 8002450:	2200      	movs	r2, #0
 8002452:	601a      	str	r2, [r3, #0]
 8002454:	605a      	str	r2, [r3, #4]
 8002456:	609a      	str	r2, [r3, #8]
 8002458:	60da      	str	r2, [r3, #12]
 800245a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a1b      	ldr	r2, [pc, #108]	; (80024d0 <HAL_DAC_MspInit+0x8c>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d12f      	bne.n	80024c6 <HAL_DAC_MspInit+0x82>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8002466:	2300      	movs	r3, #0
 8002468:	613b      	str	r3, [r7, #16]
 800246a:	4b1a      	ldr	r3, [pc, #104]	; (80024d4 <HAL_DAC_MspInit+0x90>)
 800246c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800246e:	4a19      	ldr	r2, [pc, #100]	; (80024d4 <HAL_DAC_MspInit+0x90>)
 8002470:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002474:	6413      	str	r3, [r2, #64]	; 0x40
 8002476:	4b17      	ldr	r3, [pc, #92]	; (80024d4 <HAL_DAC_MspInit+0x90>)
 8002478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800247a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800247e:	613b      	str	r3, [r7, #16]
 8002480:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002482:	2300      	movs	r3, #0
 8002484:	60fb      	str	r3, [r7, #12]
 8002486:	4b13      	ldr	r3, [pc, #76]	; (80024d4 <HAL_DAC_MspInit+0x90>)
 8002488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800248a:	4a12      	ldr	r2, [pc, #72]	; (80024d4 <HAL_DAC_MspInit+0x90>)
 800248c:	f043 0301 	orr.w	r3, r3, #1
 8002490:	6313      	str	r3, [r2, #48]	; 0x30
 8002492:	4b10      	ldr	r3, [pc, #64]	; (80024d4 <HAL_DAC_MspInit+0x90>)
 8002494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002496:	f003 0301 	and.w	r3, r3, #1
 800249a:	60fb      	str	r3, [r7, #12]
 800249c:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800249e:	2310      	movs	r3, #16
 80024a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024a2:	2303      	movs	r3, #3
 80024a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a6:	2300      	movs	r3, #0
 80024a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024aa:	f107 0314 	add.w	r3, r7, #20
 80024ae:	4619      	mov	r1, r3
 80024b0:	4809      	ldr	r0, [pc, #36]	; (80024d8 <HAL_DAC_MspInit+0x94>)
 80024b2:	f001 fcd7 	bl	8003e64 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80024b6:	2200      	movs	r2, #0
 80024b8:	2101      	movs	r1, #1
 80024ba:	2036      	movs	r0, #54	; 0x36
 80024bc:	f001 facf 	bl	8003a5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80024c0:	2036      	movs	r0, #54	; 0x36
 80024c2:	f001 fae8 	bl	8003a96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80024c6:	bf00      	nop
 80024c8:	3728      	adds	r7, #40	; 0x28
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	40007400 	.word	0x40007400
 80024d4:	40023800 	.word	0x40023800
 80024d8:	40020000 	.word	0x40020000

080024dc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b08a      	sub	sp, #40	; 0x28
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024e4:	f107 0314 	add.w	r3, r7, #20
 80024e8:	2200      	movs	r2, #0
 80024ea:	601a      	str	r2, [r3, #0]
 80024ec:	605a      	str	r2, [r3, #4]
 80024ee:	609a      	str	r2, [r3, #8]
 80024f0:	60da      	str	r2, [r3, #12]
 80024f2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a19      	ldr	r2, [pc, #100]	; (8002560 <HAL_I2C_MspInit+0x84>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d12b      	bne.n	8002556 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024fe:	2300      	movs	r3, #0
 8002500:	613b      	str	r3, [r7, #16]
 8002502:	4b18      	ldr	r3, [pc, #96]	; (8002564 <HAL_I2C_MspInit+0x88>)
 8002504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002506:	4a17      	ldr	r2, [pc, #92]	; (8002564 <HAL_I2C_MspInit+0x88>)
 8002508:	f043 0302 	orr.w	r3, r3, #2
 800250c:	6313      	str	r3, [r2, #48]	; 0x30
 800250e:	4b15      	ldr	r3, [pc, #84]	; (8002564 <HAL_I2C_MspInit+0x88>)
 8002510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002512:	f003 0302 	and.w	r3, r3, #2
 8002516:	613b      	str	r3, [r7, #16]
 8002518:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800251a:	23c0      	movs	r3, #192	; 0xc0
 800251c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800251e:	2312      	movs	r3, #18
 8002520:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002522:	2301      	movs	r3, #1
 8002524:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002526:	2303      	movs	r3, #3
 8002528:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800252a:	2304      	movs	r3, #4
 800252c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800252e:	f107 0314 	add.w	r3, r7, #20
 8002532:	4619      	mov	r1, r3
 8002534:	480c      	ldr	r0, [pc, #48]	; (8002568 <HAL_I2C_MspInit+0x8c>)
 8002536:	f001 fc95 	bl	8003e64 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800253a:	2300      	movs	r3, #0
 800253c:	60fb      	str	r3, [r7, #12]
 800253e:	4b09      	ldr	r3, [pc, #36]	; (8002564 <HAL_I2C_MspInit+0x88>)
 8002540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002542:	4a08      	ldr	r2, [pc, #32]	; (8002564 <HAL_I2C_MspInit+0x88>)
 8002544:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002548:	6413      	str	r3, [r2, #64]	; 0x40
 800254a:	4b06      	ldr	r3, [pc, #24]	; (8002564 <HAL_I2C_MspInit+0x88>)
 800254c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002552:	60fb      	str	r3, [r7, #12]
 8002554:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002556:	bf00      	nop
 8002558:	3728      	adds	r7, #40	; 0x28
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	40005400 	.word	0x40005400
 8002564:	40023800 	.word	0x40023800
 8002568:	40020400 	.word	0x40020400

0800256c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a05      	ldr	r2, [pc, #20]	; (8002590 <HAL_RTC_MspInit+0x24>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d102      	bne.n	8002584 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800257e:	4b05      	ldr	r3, [pc, #20]	; (8002594 <HAL_RTC_MspInit+0x28>)
 8002580:	2201      	movs	r2, #1
 8002582:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002584:	bf00      	nop
 8002586:	370c      	adds	r7, #12
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr
 8002590:	40002800 	.word	0x40002800
 8002594:	42470e3c 	.word	0x42470e3c

08002598 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b08c      	sub	sp, #48	; 0x30
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025a0:	f107 031c 	add.w	r3, r7, #28
 80025a4:	2200      	movs	r2, #0
 80025a6:	601a      	str	r2, [r3, #0]
 80025a8:	605a      	str	r2, [r3, #4]
 80025aa:	609a      	str	r2, [r3, #8]
 80025ac:	60da      	str	r2, [r3, #12]
 80025ae:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a45      	ldr	r2, [pc, #276]	; (80026cc <HAL_SPI_MspInit+0x134>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d134      	bne.n	8002624 <HAL_SPI_MspInit+0x8c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80025ba:	2300      	movs	r3, #0
 80025bc:	61bb      	str	r3, [r7, #24]
 80025be:	4b44      	ldr	r3, [pc, #272]	; (80026d0 <HAL_SPI_MspInit+0x138>)
 80025c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025c2:	4a43      	ldr	r2, [pc, #268]	; (80026d0 <HAL_SPI_MspInit+0x138>)
 80025c4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80025c8:	6453      	str	r3, [r2, #68]	; 0x44
 80025ca:	4b41      	ldr	r3, [pc, #260]	; (80026d0 <HAL_SPI_MspInit+0x138>)
 80025cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025ce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80025d2:	61bb      	str	r3, [r7, #24]
 80025d4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025d6:	2300      	movs	r3, #0
 80025d8:	617b      	str	r3, [r7, #20]
 80025da:	4b3d      	ldr	r3, [pc, #244]	; (80026d0 <HAL_SPI_MspInit+0x138>)
 80025dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025de:	4a3c      	ldr	r2, [pc, #240]	; (80026d0 <HAL_SPI_MspInit+0x138>)
 80025e0:	f043 0301 	orr.w	r3, r3, #1
 80025e4:	6313      	str	r3, [r2, #48]	; 0x30
 80025e6:	4b3a      	ldr	r3, [pc, #232]	; (80026d0 <HAL_SPI_MspInit+0x138>)
 80025e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ea:	f003 0301 	and.w	r3, r3, #1
 80025ee:	617b      	str	r3, [r7, #20]
 80025f0:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ADF7242_SCK_Pin|ADF7242_MISO_Pin|ADF7242_MOSI_Pin;
 80025f2:	23e0      	movs	r3, #224	; 0xe0
 80025f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025f6:	2302      	movs	r3, #2
 80025f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025fa:	2300      	movs	r3, #0
 80025fc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025fe:	2303      	movs	r3, #3
 8002600:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002602:	2305      	movs	r3, #5
 8002604:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002606:	f107 031c 	add.w	r3, r7, #28
 800260a:	4619      	mov	r1, r3
 800260c:	4831      	ldr	r0, [pc, #196]	; (80026d4 <HAL_SPI_MspInit+0x13c>)
 800260e:	f001 fc29 	bl	8003e64 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8002612:	2200      	movs	r2, #0
 8002614:	2100      	movs	r1, #0
 8002616:	2023      	movs	r0, #35	; 0x23
 8002618:	f001 fa21 	bl	8003a5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800261c:	2023      	movs	r0, #35	; 0x23
 800261e:	f001 fa3a 	bl	8003a96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002622:	e04f      	b.n	80026c4 <HAL_SPI_MspInit+0x12c>
  else if(hspi->Instance==SPI2)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a2b      	ldr	r2, [pc, #172]	; (80026d8 <HAL_SPI_MspInit+0x140>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d14a      	bne.n	80026c4 <HAL_SPI_MspInit+0x12c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800262e:	2300      	movs	r3, #0
 8002630:	613b      	str	r3, [r7, #16]
 8002632:	4b27      	ldr	r3, [pc, #156]	; (80026d0 <HAL_SPI_MspInit+0x138>)
 8002634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002636:	4a26      	ldr	r2, [pc, #152]	; (80026d0 <HAL_SPI_MspInit+0x138>)
 8002638:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800263c:	6413      	str	r3, [r2, #64]	; 0x40
 800263e:	4b24      	ldr	r3, [pc, #144]	; (80026d0 <HAL_SPI_MspInit+0x138>)
 8002640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002642:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002646:	613b      	str	r3, [r7, #16]
 8002648:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800264a:	2300      	movs	r3, #0
 800264c:	60fb      	str	r3, [r7, #12]
 800264e:	4b20      	ldr	r3, [pc, #128]	; (80026d0 <HAL_SPI_MspInit+0x138>)
 8002650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002652:	4a1f      	ldr	r2, [pc, #124]	; (80026d0 <HAL_SPI_MspInit+0x138>)
 8002654:	f043 0304 	orr.w	r3, r3, #4
 8002658:	6313      	str	r3, [r2, #48]	; 0x30
 800265a:	4b1d      	ldr	r3, [pc, #116]	; (80026d0 <HAL_SPI_MspInit+0x138>)
 800265c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800265e:	f003 0304 	and.w	r3, r3, #4
 8002662:	60fb      	str	r3, [r7, #12]
 8002664:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002666:	2300      	movs	r3, #0
 8002668:	60bb      	str	r3, [r7, #8]
 800266a:	4b19      	ldr	r3, [pc, #100]	; (80026d0 <HAL_SPI_MspInit+0x138>)
 800266c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800266e:	4a18      	ldr	r2, [pc, #96]	; (80026d0 <HAL_SPI_MspInit+0x138>)
 8002670:	f043 0302 	orr.w	r3, r3, #2
 8002674:	6313      	str	r3, [r2, #48]	; 0x30
 8002676:	4b16      	ldr	r3, [pc, #88]	; (80026d0 <HAL_SPI_MspInit+0x138>)
 8002678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800267a:	f003 0302 	and.w	r3, r3, #2
 800267e:	60bb      	str	r3, [r7, #8]
 8002680:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = DPOT_MOSI_Pin;
 8002682:	2308      	movs	r3, #8
 8002684:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002686:	2302      	movs	r3, #2
 8002688:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800268a:	2300      	movs	r3, #0
 800268c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800268e:	2303      	movs	r3, #3
 8002690:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002692:	2305      	movs	r3, #5
 8002694:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DPOT_MOSI_GPIO_Port, &GPIO_InitStruct);
 8002696:	f107 031c 	add.w	r3, r7, #28
 800269a:	4619      	mov	r1, r3
 800269c:	480f      	ldr	r0, [pc, #60]	; (80026dc <HAL_SPI_MspInit+0x144>)
 800269e:	f001 fbe1 	bl	8003e64 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DPOT_SCK_Pin;
 80026a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026a8:	2302      	movs	r3, #2
 80026aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ac:	2300      	movs	r3, #0
 80026ae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026b0:	2303      	movs	r3, #3
 80026b2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80026b4:	2305      	movs	r3, #5
 80026b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DPOT_SCK_GPIO_Port, &GPIO_InitStruct);
 80026b8:	f107 031c 	add.w	r3, r7, #28
 80026bc:	4619      	mov	r1, r3
 80026be:	4808      	ldr	r0, [pc, #32]	; (80026e0 <HAL_SPI_MspInit+0x148>)
 80026c0:	f001 fbd0 	bl	8003e64 <HAL_GPIO_Init>
}
 80026c4:	bf00      	nop
 80026c6:	3730      	adds	r7, #48	; 0x30
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}
 80026cc:	40013000 	.word	0x40013000
 80026d0:	40023800 	.word	0x40023800
 80026d4:	40020000 	.word	0x40020000
 80026d8:	40003800 	.word	0x40003800
 80026dc:	40020800 	.word	0x40020800
 80026e0:	40020400 	.word	0x40020400

080026e4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b08a      	sub	sp, #40	; 0x28
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a62      	ldr	r2, [pc, #392]	; (800287c <HAL_TIM_Base_MspInit+0x198>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d126      	bne.n	8002744 <HAL_TIM_Base_MspInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80026f6:	2300      	movs	r3, #0
 80026f8:	627b      	str	r3, [r7, #36]	; 0x24
 80026fa:	4b61      	ldr	r3, [pc, #388]	; (8002880 <HAL_TIM_Base_MspInit+0x19c>)
 80026fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026fe:	4a60      	ldr	r2, [pc, #384]	; (8002880 <HAL_TIM_Base_MspInit+0x19c>)
 8002700:	f043 0301 	orr.w	r3, r3, #1
 8002704:	6453      	str	r3, [r2, #68]	; 0x44
 8002706:	4b5e      	ldr	r3, [pc, #376]	; (8002880 <HAL_TIM_Base_MspInit+0x19c>)
 8002708:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800270a:	f003 0301 	and.w	r3, r3, #1
 800270e:	627b      	str	r3, [r7, #36]	; 0x24
 8002710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8002712:	2200      	movs	r2, #0
 8002714:	2100      	movs	r1, #0
 8002716:	2018      	movs	r0, #24
 8002718:	f001 f9a1 	bl	8003a5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800271c:	2018      	movs	r0, #24
 800271e:	f001 f9ba 	bl	8003a96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002722:	2200      	movs	r2, #0
 8002724:	2100      	movs	r1, #0
 8002726:	2019      	movs	r0, #25
 8002728:	f001 f999 	bl	8003a5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800272c:	2019      	movs	r0, #25
 800272e:	f001 f9b2 	bl	8003a96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 1, 0);
 8002732:	2200      	movs	r2, #0
 8002734:	2101      	movs	r1, #1
 8002736:	201a      	movs	r0, #26
 8002738:	f001 f991 	bl	8003a5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800273c:	201a      	movs	r0, #26
 800273e:	f001 f9aa 	bl	8003a96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8002742:	e096      	b.n	8002872 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM2)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800274c:	d116      	bne.n	800277c <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800274e:	2300      	movs	r3, #0
 8002750:	623b      	str	r3, [r7, #32]
 8002752:	4b4b      	ldr	r3, [pc, #300]	; (8002880 <HAL_TIM_Base_MspInit+0x19c>)
 8002754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002756:	4a4a      	ldr	r2, [pc, #296]	; (8002880 <HAL_TIM_Base_MspInit+0x19c>)
 8002758:	f043 0301 	orr.w	r3, r3, #1
 800275c:	6413      	str	r3, [r2, #64]	; 0x40
 800275e:	4b48      	ldr	r3, [pc, #288]	; (8002880 <HAL_TIM_Base_MspInit+0x19c>)
 8002760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002762:	f003 0301 	and.w	r3, r3, #1
 8002766:	623b      	str	r3, [r7, #32]
 8002768:	6a3b      	ldr	r3, [r7, #32]
    HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 800276a:	2200      	movs	r2, #0
 800276c:	2103      	movs	r1, #3
 800276e:	201c      	movs	r0, #28
 8002770:	f001 f975 	bl	8003a5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002774:	201c      	movs	r0, #28
 8002776:	f001 f98e 	bl	8003a96 <HAL_NVIC_EnableIRQ>
}
 800277a:	e07a      	b.n	8002872 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM3)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a40      	ldr	r2, [pc, #256]	; (8002884 <HAL_TIM_Base_MspInit+0x1a0>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d10e      	bne.n	80027a4 <HAL_TIM_Base_MspInit+0xc0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002786:	2300      	movs	r3, #0
 8002788:	61fb      	str	r3, [r7, #28]
 800278a:	4b3d      	ldr	r3, [pc, #244]	; (8002880 <HAL_TIM_Base_MspInit+0x19c>)
 800278c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800278e:	4a3c      	ldr	r2, [pc, #240]	; (8002880 <HAL_TIM_Base_MspInit+0x19c>)
 8002790:	f043 0302 	orr.w	r3, r3, #2
 8002794:	6413      	str	r3, [r2, #64]	; 0x40
 8002796:	4b3a      	ldr	r3, [pc, #232]	; (8002880 <HAL_TIM_Base_MspInit+0x19c>)
 8002798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800279a:	f003 0302 	and.w	r3, r3, #2
 800279e:	61fb      	str	r3, [r7, #28]
 80027a0:	69fb      	ldr	r3, [r7, #28]
}
 80027a2:	e066      	b.n	8002872 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM5)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a37      	ldr	r2, [pc, #220]	; (8002888 <HAL_TIM_Base_MspInit+0x1a4>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d116      	bne.n	80027dc <HAL_TIM_Base_MspInit+0xf8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80027ae:	2300      	movs	r3, #0
 80027b0:	61bb      	str	r3, [r7, #24]
 80027b2:	4b33      	ldr	r3, [pc, #204]	; (8002880 <HAL_TIM_Base_MspInit+0x19c>)
 80027b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b6:	4a32      	ldr	r2, [pc, #200]	; (8002880 <HAL_TIM_Base_MspInit+0x19c>)
 80027b8:	f043 0308 	orr.w	r3, r3, #8
 80027bc:	6413      	str	r3, [r2, #64]	; 0x40
 80027be:	4b30      	ldr	r3, [pc, #192]	; (8002880 <HAL_TIM_Base_MspInit+0x19c>)
 80027c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c2:	f003 0308 	and.w	r3, r3, #8
 80027c6:	61bb      	str	r3, [r7, #24]
 80027c8:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM5_IRQn, 3, 0);
 80027ca:	2200      	movs	r2, #0
 80027cc:	2103      	movs	r1, #3
 80027ce:	2032      	movs	r0, #50	; 0x32
 80027d0:	f001 f945 	bl	8003a5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80027d4:	2032      	movs	r0, #50	; 0x32
 80027d6:	f001 f95e 	bl	8003a96 <HAL_NVIC_EnableIRQ>
}
 80027da:	e04a      	b.n	8002872 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM7)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a2a      	ldr	r2, [pc, #168]	; (800288c <HAL_TIM_Base_MspInit+0x1a8>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d10e      	bne.n	8002804 <HAL_TIM_Base_MspInit+0x120>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80027e6:	2300      	movs	r3, #0
 80027e8:	617b      	str	r3, [r7, #20]
 80027ea:	4b25      	ldr	r3, [pc, #148]	; (8002880 <HAL_TIM_Base_MspInit+0x19c>)
 80027ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ee:	4a24      	ldr	r2, [pc, #144]	; (8002880 <HAL_TIM_Base_MspInit+0x19c>)
 80027f0:	f043 0320 	orr.w	r3, r3, #32
 80027f4:	6413      	str	r3, [r2, #64]	; 0x40
 80027f6:	4b22      	ldr	r3, [pc, #136]	; (8002880 <HAL_TIM_Base_MspInit+0x19c>)
 80027f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027fa:	f003 0320 	and.w	r3, r3, #32
 80027fe:	617b      	str	r3, [r7, #20]
 8002800:	697b      	ldr	r3, [r7, #20]
}
 8002802:	e036      	b.n	8002872 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM9)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a21      	ldr	r2, [pc, #132]	; (8002890 <HAL_TIM_Base_MspInit+0x1ac>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d116      	bne.n	800283c <HAL_TIM_Base_MspInit+0x158>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800280e:	2300      	movs	r3, #0
 8002810:	613b      	str	r3, [r7, #16]
 8002812:	4b1b      	ldr	r3, [pc, #108]	; (8002880 <HAL_TIM_Base_MspInit+0x19c>)
 8002814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002816:	4a1a      	ldr	r2, [pc, #104]	; (8002880 <HAL_TIM_Base_MspInit+0x19c>)
 8002818:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800281c:	6453      	str	r3, [r2, #68]	; 0x44
 800281e:	4b18      	ldr	r3, [pc, #96]	; (8002880 <HAL_TIM_Base_MspInit+0x19c>)
 8002820:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002822:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002826:	613b      	str	r3, [r7, #16]
 8002828:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 800282a:	2200      	movs	r2, #0
 800282c:	2100      	movs	r1, #0
 800282e:	2018      	movs	r0, #24
 8002830:	f001 f915 	bl	8003a5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002834:	2018      	movs	r0, #24
 8002836:	f001 f92e 	bl	8003a96 <HAL_NVIC_EnableIRQ>
}
 800283a:	e01a      	b.n	8002872 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM11)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a14      	ldr	r2, [pc, #80]	; (8002894 <HAL_TIM_Base_MspInit+0x1b0>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d115      	bne.n	8002872 <HAL_TIM_Base_MspInit+0x18e>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002846:	2300      	movs	r3, #0
 8002848:	60fb      	str	r3, [r7, #12]
 800284a:	4b0d      	ldr	r3, [pc, #52]	; (8002880 <HAL_TIM_Base_MspInit+0x19c>)
 800284c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800284e:	4a0c      	ldr	r2, [pc, #48]	; (8002880 <HAL_TIM_Base_MspInit+0x19c>)
 8002850:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002854:	6453      	str	r3, [r2, #68]	; 0x44
 8002856:	4b0a      	ldr	r3, [pc, #40]	; (8002880 <HAL_TIM_Base_MspInit+0x19c>)
 8002858:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800285a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800285e:	60fb      	str	r3, [r7, #12]
 8002860:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 1, 0);
 8002862:	2200      	movs	r2, #0
 8002864:	2101      	movs	r1, #1
 8002866:	201a      	movs	r0, #26
 8002868:	f001 f8f9 	bl	8003a5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800286c:	201a      	movs	r0, #26
 800286e:	f001 f912 	bl	8003a96 <HAL_NVIC_EnableIRQ>
}
 8002872:	bf00      	nop
 8002874:	3728      	adds	r7, #40	; 0x28
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	40010000 	.word	0x40010000
 8002880:	40023800 	.word	0x40023800
 8002884:	40000400 	.word	0x40000400
 8002888:	40000c00 	.word	0x40000c00
 800288c:	40001400 	.word	0x40001400
 8002890:	40014000 	.word	0x40014000
 8002894:	40014800 	.word	0x40014800

08002898 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b08a      	sub	sp, #40	; 0x28
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028a0:	f107 0314 	add.w	r3, r7, #20
 80028a4:	2200      	movs	r2, #0
 80028a6:	601a      	str	r2, [r3, #0]
 80028a8:	605a      	str	r2, [r3, #4]
 80028aa:	609a      	str	r2, [r3, #8]
 80028ac:	60da      	str	r2, [r3, #12]
 80028ae:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a25      	ldr	r2, [pc, #148]	; (800294c <HAL_TIM_MspPostInit+0xb4>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d11f      	bne.n	80028fa <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ba:	2300      	movs	r3, #0
 80028bc:	613b      	str	r3, [r7, #16]
 80028be:	4b24      	ldr	r3, [pc, #144]	; (8002950 <HAL_TIM_MspPostInit+0xb8>)
 80028c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c2:	4a23      	ldr	r2, [pc, #140]	; (8002950 <HAL_TIM_MspPostInit+0xb8>)
 80028c4:	f043 0301 	orr.w	r3, r3, #1
 80028c8:	6313      	str	r3, [r2, #48]	; 0x30
 80028ca:	4b21      	ldr	r3, [pc, #132]	; (8002950 <HAL_TIM_MspPostInit+0xb8>)
 80028cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ce:	f003 0301 	and.w	r3, r3, #1
 80028d2:	613b      	str	r3, [r7, #16]
 80028d4:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = LED_RGB_RED_Pin;
 80028d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80028da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028dc:	2302      	movs	r3, #2
 80028de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e0:	2300      	movs	r3, #0
 80028e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028e4:	2300      	movs	r3, #0
 80028e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80028e8:	2301      	movs	r3, #1
 80028ea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(LED_RGB_RED_GPIO_Port, &GPIO_InitStruct);
 80028ec:	f107 0314 	add.w	r3, r7, #20
 80028f0:	4619      	mov	r1, r3
 80028f2:	4818      	ldr	r0, [pc, #96]	; (8002954 <HAL_TIM_MspPostInit+0xbc>)
 80028f4:	f001 fab6 	bl	8003e64 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80028f8:	e023      	b.n	8002942 <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM3)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4a16      	ldr	r2, [pc, #88]	; (8002958 <HAL_TIM_MspPostInit+0xc0>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d11e      	bne.n	8002942 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002904:	2300      	movs	r3, #0
 8002906:	60fb      	str	r3, [r7, #12]
 8002908:	4b11      	ldr	r3, [pc, #68]	; (8002950 <HAL_TIM_MspPostInit+0xb8>)
 800290a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800290c:	4a10      	ldr	r2, [pc, #64]	; (8002950 <HAL_TIM_MspPostInit+0xb8>)
 800290e:	f043 0304 	orr.w	r3, r3, #4
 8002912:	6313      	str	r3, [r2, #48]	; 0x30
 8002914:	4b0e      	ldr	r3, [pc, #56]	; (8002950 <HAL_TIM_MspPostInit+0xb8>)
 8002916:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002918:	f003 0304 	and.w	r3, r3, #4
 800291c:	60fb      	str	r3, [r7, #12]
 800291e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED_RGB_BLUE_Pin|LED_RGB_GREEN_Pin;
 8002920:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002924:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002926:	2302      	movs	r3, #2
 8002928:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800292a:	2300      	movs	r3, #0
 800292c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800292e:	2300      	movs	r3, #0
 8002930:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002932:	2302      	movs	r3, #2
 8002934:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002936:	f107 0314 	add.w	r3, r7, #20
 800293a:	4619      	mov	r1, r3
 800293c:	4807      	ldr	r0, [pc, #28]	; (800295c <HAL_TIM_MspPostInit+0xc4>)
 800293e:	f001 fa91 	bl	8003e64 <HAL_GPIO_Init>
}
 8002942:	bf00      	nop
 8002944:	3728      	adds	r7, #40	; 0x28
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	40010000 	.word	0x40010000
 8002950:	40023800 	.word	0x40023800
 8002954:	40020000 	.word	0x40020000
 8002958:	40000400 	.word	0x40000400
 800295c:	40020800 	.word	0x40020800

08002960 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b08a      	sub	sp, #40	; 0x28
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002968:	f107 0314 	add.w	r3, r7, #20
 800296c:	2200      	movs	r2, #0
 800296e:	601a      	str	r2, [r3, #0]
 8002970:	605a      	str	r2, [r3, #4]
 8002972:	609a      	str	r2, [r3, #8]
 8002974:	60da      	str	r2, [r3, #12]
 8002976:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a28      	ldr	r2, [pc, #160]	; (8002a20 <HAL_UART_MspInit+0xc0>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d14a      	bne.n	8002a18 <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8002982:	2300      	movs	r3, #0
 8002984:	613b      	str	r3, [r7, #16]
 8002986:	4b27      	ldr	r3, [pc, #156]	; (8002a24 <HAL_UART_MspInit+0xc4>)
 8002988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800298a:	4a26      	ldr	r2, [pc, #152]	; (8002a24 <HAL_UART_MspInit+0xc4>)
 800298c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002990:	6413      	str	r3, [r2, #64]	; 0x40
 8002992:	4b24      	ldr	r3, [pc, #144]	; (8002a24 <HAL_UART_MspInit+0xc4>)
 8002994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002996:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800299a:	613b      	str	r3, [r7, #16]
 800299c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800299e:	2300      	movs	r3, #0
 80029a0:	60fb      	str	r3, [r7, #12]
 80029a2:	4b20      	ldr	r3, [pc, #128]	; (8002a24 <HAL_UART_MspInit+0xc4>)
 80029a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029a6:	4a1f      	ldr	r2, [pc, #124]	; (8002a24 <HAL_UART_MspInit+0xc4>)
 80029a8:	f043 0304 	orr.w	r3, r3, #4
 80029ac:	6313      	str	r3, [r2, #48]	; 0x30
 80029ae:	4b1d      	ldr	r3, [pc, #116]	; (8002a24 <HAL_UART_MspInit+0xc4>)
 80029b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029b2:	f003 0304 	and.w	r3, r3, #4
 80029b6:	60fb      	str	r3, [r7, #12]
 80029b8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80029ba:	2300      	movs	r3, #0
 80029bc:	60bb      	str	r3, [r7, #8]
 80029be:	4b19      	ldr	r3, [pc, #100]	; (8002a24 <HAL_UART_MspInit+0xc4>)
 80029c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029c2:	4a18      	ldr	r2, [pc, #96]	; (8002a24 <HAL_UART_MspInit+0xc4>)
 80029c4:	f043 0308 	orr.w	r3, r3, #8
 80029c8:	6313      	str	r3, [r2, #48]	; 0x30
 80029ca:	4b16      	ldr	r3, [pc, #88]	; (8002a24 <HAL_UART_MspInit+0xc4>)
 80029cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ce:	f003 0308 	and.w	r3, r3, #8
 80029d2:	60bb      	str	r3, [r7, #8]
 80029d4:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80029d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029dc:	2302      	movs	r3, #2
 80029de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80029e0:	2301      	movs	r3, #1
 80029e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029e4:	2303      	movs	r3, #3
 80029e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80029e8:	2308      	movs	r3, #8
 80029ea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029ec:	f107 0314 	add.w	r3, r7, #20
 80029f0:	4619      	mov	r1, r3
 80029f2:	480d      	ldr	r0, [pc, #52]	; (8002a28 <HAL_UART_MspInit+0xc8>)
 80029f4:	f001 fa36 	bl	8003e64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80029f8:	2304      	movs	r3, #4
 80029fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029fc:	2302      	movs	r3, #2
 80029fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a00:	2301      	movs	r3, #1
 8002a02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a04:	2303      	movs	r3, #3
 8002a06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002a08:	2308      	movs	r3, #8
 8002a0a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a0c:	f107 0314 	add.w	r3, r7, #20
 8002a10:	4619      	mov	r1, r3
 8002a12:	4806      	ldr	r0, [pc, #24]	; (8002a2c <HAL_UART_MspInit+0xcc>)
 8002a14:	f001 fa26 	bl	8003e64 <HAL_GPIO_Init>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }

}
 8002a18:	bf00      	nop
 8002a1a:	3728      	adds	r7, #40	; 0x28
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bd80      	pop	{r7, pc}
 8002a20:	40005000 	.word	0x40005000
 8002a24:	40023800 	.word	0x40023800
 8002a28:	40020800 	.word	0x40020800
 8002a2c:	40020c00 	.word	0x40020c00

08002a30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8002a34:	f003 fb2c 	bl	8006090 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002a38:	e7fe      	b.n	8002a38 <NMI_Handler+0x8>

08002a3a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a3a:	b480      	push	{r7}
 8002a3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a3e:	e7fe      	b.n	8002a3e <HardFault_Handler+0x4>

08002a40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a40:	b480      	push	{r7}
 8002a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a44:	e7fe      	b.n	8002a44 <MemManage_Handler+0x4>

08002a46 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a46:	b480      	push	{r7}
 8002a48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a4a:	e7fe      	b.n	8002a4a <BusFault_Handler+0x4>

08002a4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a50:	e7fe      	b.n	8002a50 <UsageFault_Handler+0x4>

08002a52 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a52:	b480      	push	{r7}
 8002a54:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a56:	bf00      	nop
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5e:	4770      	bx	lr

08002a60 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a60:	b480      	push	{r7}
 8002a62:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a64:	bf00      	nop
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr

08002a6e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a6e:	b480      	push	{r7}
 8002a70:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a72:	bf00      	nop
 8002a74:	46bd      	mov	sp, r7
 8002a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7a:	4770      	bx	lr

08002a7c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a80:	f000 f9e8 	bl	8002e54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a84:	bf00      	nop
 8002a86:	bd80      	pop	{r7, pc}

08002a88 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8002a8c:	2002      	movs	r0, #2
 8002a8e:	f001 fbb7 	bl	8004200 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002a92:	bf00      	nop
 8002a94:	bd80      	pop	{r7, pc}

08002a96 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002a96:	b580      	push	{r7, lr}
 8002a98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8002a9a:	2010      	movs	r0, #16
 8002a9c:	f001 fbb0 	bl	8004200 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002aa0:	bf00      	nop
 8002aa2:	bd80      	pop	{r7, pc}

08002aa4 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002aa8:	4802      	ldr	r0, [pc, #8]	; (8002ab4 <ADC_IRQHandler+0x10>)
 8002aaa:	f000 fb76 	bl	800319a <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002aae:	bf00      	nop
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	200006fc 	.word	0x200006fc

08002ab8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8002abc:	2040      	movs	r0, #64	; 0x40
 8002abe:	f001 fb9f 	bl	8004200 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8002ac2:	2080      	movs	r0, #128	; 0x80
 8002ac4:	f001 fb9c 	bl	8004200 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002ac8:	bf00      	nop
 8002aca:	bd80      	pop	{r7, pc}

08002acc <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002ad0:	4803      	ldr	r0, [pc, #12]	; (8002ae0 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 8002ad2:	f005 fc20 	bl	8008316 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 8002ad6:	4803      	ldr	r0, [pc, #12]	; (8002ae4 <TIM1_BRK_TIM9_IRQHandler+0x18>)
 8002ad8:	f005 fc1d 	bl	8008316 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8002adc:	bf00      	nop
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	20000914 	.word	0x20000914
 8002ae4:	20000964 	.word	0x20000964

08002ae8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002aec:	4802      	ldr	r0, [pc, #8]	; (8002af8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002aee:	f005 fc12 	bl	8008316 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002af2:	bf00      	nop
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop
 8002af8:	20000914 	.word	0x20000914

08002afc <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002b00:	4803      	ldr	r0, [pc, #12]	; (8002b10 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8002b02:	f005 fc08 	bl	8008316 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8002b06:	4803      	ldr	r0, [pc, #12]	; (8002b14 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8002b08:	f005 fc05 	bl	8008316 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8002b0c:	bf00      	nop
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	20000914 	.word	0x20000914
 8002b14:	200007d4 	.word	0x200007d4

08002b18 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002b1c:	4802      	ldr	r0, [pc, #8]	; (8002b28 <TIM2_IRQHandler+0x10>)
 8002b1e:	f005 fbfa 	bl	8008316 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002b22:	bf00      	nop
 8002b24:	bd80      	pop	{r7, pc}
 8002b26:	bf00      	nop
 8002b28:	20000a40 	.word	0x20000a40

08002b2c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002b30:	4802      	ldr	r0, [pc, #8]	; (8002b3c <SPI1_IRQHandler+0x10>)
 8002b32:	f004 fc47 	bl	80073c4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002b36:	bf00      	nop
 8002b38:	bd80      	pop	{r7, pc}
 8002b3a:	bf00      	nop
 8002b3c:	200009e8 	.word	0x200009e8

08002b40 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8002b44:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002b48:	f001 fb5a 	bl	8004200 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002b4c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002b50:	f001 fb56 	bl	8004200 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8002b54:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002b58:	f001 fb52 	bl	8004200 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8002b5c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002b60:	f001 fb4e 	bl	8004200 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002b64:	bf00      	nop
 8002b66:	bd80      	pop	{r7, pc}

08002b68 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002b6c:	4802      	ldr	r0, [pc, #8]	; (8002b78 <TIM5_IRQHandler+0x10>)
 8002b6e:	f005 fbd2 	bl	8008316 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002b72:	bf00      	nop
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	bf00      	nop
 8002b78:	20000614 	.word	0x20000614

08002b7c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8002b80:	4802      	ldr	r0, [pc, #8]	; (8002b8c <TIM6_DAC_IRQHandler+0x10>)
 8002b82:	f001 f86b 	bl	8003c5c <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002b86:	bf00      	nop
 8002b88:	bd80      	pop	{r7, pc}
 8002b8a:	bf00      	nop
 8002b8c:	2000081c 	.word	0x2000081c

08002b90 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002b94:	4802      	ldr	r0, [pc, #8]	; (8002ba0 <OTG_FS_IRQHandler+0x10>)
 8002b96:	f001 fddf 	bl	8004758 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002b9a:	bf00      	nop
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	bf00      	nop
 8002ba0:	200020c0 	.word	0x200020c0

08002ba4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	af00      	add	r7, sp, #0
	return 1;
 8002ba8:	2301      	movs	r3, #1
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	46bd      	mov	sp, r7
 8002bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb2:	4770      	bx	lr

08002bb4 <_kill>:

int _kill(int pid, int sig)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b082      	sub	sp, #8
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
 8002bbc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002bbe:	f00a fa4b 	bl	800d058 <__errno>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	2216      	movs	r2, #22
 8002bc6:	601a      	str	r2, [r3, #0]
	return -1;
 8002bc8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	3708      	adds	r7, #8
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}

08002bd4 <_exit>:

void _exit (int status)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b082      	sub	sp, #8
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002bdc:	f04f 31ff 	mov.w	r1, #4294967295
 8002be0:	6878      	ldr	r0, [r7, #4]
 8002be2:	f7ff ffe7 	bl	8002bb4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002be6:	e7fe      	b.n	8002be6 <_exit+0x12>

08002be8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b086      	sub	sp, #24
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	60f8      	str	r0, [r7, #12]
 8002bf0:	60b9      	str	r1, [r7, #8]
 8002bf2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	617b      	str	r3, [r7, #20]
 8002bf8:	e00a      	b.n	8002c10 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002bfa:	f3af 8000 	nop.w
 8002bfe:	4601      	mov	r1, r0
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	1c5a      	adds	r2, r3, #1
 8002c04:	60ba      	str	r2, [r7, #8]
 8002c06:	b2ca      	uxtb	r2, r1
 8002c08:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c0a:	697b      	ldr	r3, [r7, #20]
 8002c0c:	3301      	adds	r3, #1
 8002c0e:	617b      	str	r3, [r7, #20]
 8002c10:	697a      	ldr	r2, [r7, #20]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	429a      	cmp	r2, r3
 8002c16:	dbf0      	blt.n	8002bfa <_read+0x12>
	}

return len;
 8002c18:	687b      	ldr	r3, [r7, #4]
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	3718      	adds	r7, #24
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}

08002c22 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002c22:	b580      	push	{r7, lr}
 8002c24:	b086      	sub	sp, #24
 8002c26:	af00      	add	r7, sp, #0
 8002c28:	60f8      	str	r0, [r7, #12]
 8002c2a:	60b9      	str	r1, [r7, #8]
 8002c2c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c2e:	2300      	movs	r3, #0
 8002c30:	617b      	str	r3, [r7, #20]
 8002c32:	e009      	b.n	8002c48 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	1c5a      	adds	r2, r3, #1
 8002c38:	60ba      	str	r2, [r7, #8]
 8002c3a:	781b      	ldrb	r3, [r3, #0]
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c42:	697b      	ldr	r3, [r7, #20]
 8002c44:	3301      	adds	r3, #1
 8002c46:	617b      	str	r3, [r7, #20]
 8002c48:	697a      	ldr	r2, [r7, #20]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	dbf1      	blt.n	8002c34 <_write+0x12>
	}
	return len;
 8002c50:	687b      	ldr	r3, [r7, #4]
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	3718      	adds	r7, #24
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}

08002c5a <_close>:

int _close(int file)
{
 8002c5a:	b480      	push	{r7}
 8002c5c:	b083      	sub	sp, #12
 8002c5e:	af00      	add	r7, sp, #0
 8002c60:	6078      	str	r0, [r7, #4]
	return -1;
 8002c62:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	370c      	adds	r7, #12
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c70:	4770      	bx	lr

08002c72 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c72:	b480      	push	{r7}
 8002c74:	b083      	sub	sp, #12
 8002c76:	af00      	add	r7, sp, #0
 8002c78:	6078      	str	r0, [r7, #4]
 8002c7a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c82:	605a      	str	r2, [r3, #4]
	return 0;
 8002c84:	2300      	movs	r3, #0
}
 8002c86:	4618      	mov	r0, r3
 8002c88:	370c      	adds	r7, #12
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c90:	4770      	bx	lr

08002c92 <_isatty>:

int _isatty(int file)
{
 8002c92:	b480      	push	{r7}
 8002c94:	b083      	sub	sp, #12
 8002c96:	af00      	add	r7, sp, #0
 8002c98:	6078      	str	r0, [r7, #4]
	return 1;
 8002c9a:	2301      	movs	r3, #1
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	370c      	adds	r7, #12
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca6:	4770      	bx	lr

08002ca8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b085      	sub	sp, #20
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	60f8      	str	r0, [r7, #12]
 8002cb0:	60b9      	str	r1, [r7, #8]
 8002cb2:	607a      	str	r2, [r7, #4]
	return 0;
 8002cb4:	2300      	movs	r3, #0
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	3714      	adds	r7, #20
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc0:	4770      	bx	lr
	...

08002cc4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b086      	sub	sp, #24
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ccc:	4a14      	ldr	r2, [pc, #80]	; (8002d20 <_sbrk+0x5c>)
 8002cce:	4b15      	ldr	r3, [pc, #84]	; (8002d24 <_sbrk+0x60>)
 8002cd0:	1ad3      	subs	r3, r2, r3
 8002cd2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002cd8:	4b13      	ldr	r3, [pc, #76]	; (8002d28 <_sbrk+0x64>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d102      	bne.n	8002ce6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ce0:	4b11      	ldr	r3, [pc, #68]	; (8002d28 <_sbrk+0x64>)
 8002ce2:	4a12      	ldr	r2, [pc, #72]	; (8002d2c <_sbrk+0x68>)
 8002ce4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ce6:	4b10      	ldr	r3, [pc, #64]	; (8002d28 <_sbrk+0x64>)
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	4413      	add	r3, r2
 8002cee:	693a      	ldr	r2, [r7, #16]
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	d207      	bcs.n	8002d04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002cf4:	f00a f9b0 	bl	800d058 <__errno>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	220c      	movs	r2, #12
 8002cfc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002cfe:	f04f 33ff 	mov.w	r3, #4294967295
 8002d02:	e009      	b.n	8002d18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d04:	4b08      	ldr	r3, [pc, #32]	; (8002d28 <_sbrk+0x64>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d0a:	4b07      	ldr	r3, [pc, #28]	; (8002d28 <_sbrk+0x64>)
 8002d0c:	681a      	ldr	r2, [r3, #0]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	4413      	add	r3, r2
 8002d12:	4a05      	ldr	r2, [pc, #20]	; (8002d28 <_sbrk+0x64>)
 8002d14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d16:	68fb      	ldr	r3, [r7, #12]
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	3718      	adds	r7, #24
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}
 8002d20:	20020000 	.word	0x20020000
 8002d24:	00000400 	.word	0x00000400
 8002d28:	2000022c 	.word	0x2000022c
 8002d2c:	200024d8 	.word	0x200024d8

08002d30 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002d30:	b480      	push	{r7}
 8002d32:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d34:	4b08      	ldr	r3, [pc, #32]	; (8002d58 <SystemInit+0x28>)
 8002d36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d3a:	4a07      	ldr	r2, [pc, #28]	; (8002d58 <SystemInit+0x28>)
 8002d3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002d40:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002d44:	4b04      	ldr	r3, [pc, #16]	; (8002d58 <SystemInit+0x28>)
 8002d46:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002d4a:	609a      	str	r2, [r3, #8]
#endif
}
 8002d4c:	bf00      	nop
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d54:	4770      	bx	lr
 8002d56:	bf00      	nop
 8002d58:	e000ed00 	.word	0xe000ed00

08002d5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002d5c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002d94 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002d60:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002d62:	e003      	b.n	8002d6c <LoopCopyDataInit>

08002d64 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002d64:	4b0c      	ldr	r3, [pc, #48]	; (8002d98 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002d66:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002d68:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002d6a:	3104      	adds	r1, #4

08002d6c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002d6c:	480b      	ldr	r0, [pc, #44]	; (8002d9c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002d6e:	4b0c      	ldr	r3, [pc, #48]	; (8002da0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002d70:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002d72:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002d74:	d3f6      	bcc.n	8002d64 <CopyDataInit>
  ldr  r2, =_sbss
 8002d76:	4a0b      	ldr	r2, [pc, #44]	; (8002da4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002d78:	e002      	b.n	8002d80 <LoopFillZerobss>

08002d7a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002d7a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002d7c:	f842 3b04 	str.w	r3, [r2], #4

08002d80 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002d80:	4b09      	ldr	r3, [pc, #36]	; (8002da8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002d82:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002d84:	d3f9      	bcc.n	8002d7a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002d86:	f7ff ffd3 	bl	8002d30 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002d8a:	f00a f97d 	bl	800d088 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d8e:	f7fd ff57 	bl	8000c40 <main>
  bx  lr    
 8002d92:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002d94:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002d98:	0800e274 	.word	0x0800e274
  ldr  r0, =_sdata
 8002d9c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002da0:	20000204 	.word	0x20000204
  ldr  r2, =_sbss
 8002da4:	20000204 	.word	0x20000204
  ldr  r3, = _ebss
 8002da8:	200024d8 	.word	0x200024d8

08002dac <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002dac:	e7fe      	b.n	8002dac <CAN1_RX0_IRQHandler>
	...

08002db0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002db4:	4b0e      	ldr	r3, [pc, #56]	; (8002df0 <HAL_Init+0x40>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a0d      	ldr	r2, [pc, #52]	; (8002df0 <HAL_Init+0x40>)
 8002dba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002dbe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002dc0:	4b0b      	ldr	r3, [pc, #44]	; (8002df0 <HAL_Init+0x40>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a0a      	ldr	r2, [pc, #40]	; (8002df0 <HAL_Init+0x40>)
 8002dc6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002dca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002dcc:	4b08      	ldr	r3, [pc, #32]	; (8002df0 <HAL_Init+0x40>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a07      	ldr	r2, [pc, #28]	; (8002df0 <HAL_Init+0x40>)
 8002dd2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dd6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002dd8:	2003      	movs	r0, #3
 8002dda:	f000 fe35 	bl	8003a48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002dde:	2000      	movs	r0, #0
 8002de0:	f000 f808 	bl	8002df4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002de4:	f7ff fa98 	bl	8002318 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002de8:	2300      	movs	r3, #0
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	bf00      	nop
 8002df0:	40023c00 	.word	0x40023c00

08002df4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b082      	sub	sp, #8
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002dfc:	4b12      	ldr	r3, [pc, #72]	; (8002e48 <HAL_InitTick+0x54>)
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	4b12      	ldr	r3, [pc, #72]	; (8002e4c <HAL_InitTick+0x58>)
 8002e02:	781b      	ldrb	r3, [r3, #0]
 8002e04:	4619      	mov	r1, r3
 8002e06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e12:	4618      	mov	r0, r3
 8002e14:	f000 fe4d 	bl	8003ab2 <HAL_SYSTICK_Config>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d001      	beq.n	8002e22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e00e      	b.n	8002e40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2b0f      	cmp	r3, #15
 8002e26:	d80a      	bhi.n	8002e3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e28:	2200      	movs	r2, #0
 8002e2a:	6879      	ldr	r1, [r7, #4]
 8002e2c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e30:	f000 fe15 	bl	8003a5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e34:	4a06      	ldr	r2, [pc, #24]	; (8002e50 <HAL_InitTick+0x5c>)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	e000      	b.n	8002e40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e3e:	2301      	movs	r3, #1
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	3708      	adds	r7, #8
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}
 8002e48:	20000020 	.word	0x20000020
 8002e4c:	20000028 	.word	0x20000028
 8002e50:	20000024 	.word	0x20000024

08002e54 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e54:	b480      	push	{r7}
 8002e56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e58:	4b06      	ldr	r3, [pc, #24]	; (8002e74 <HAL_IncTick+0x20>)
 8002e5a:	781b      	ldrb	r3, [r3, #0]
 8002e5c:	461a      	mov	r2, r3
 8002e5e:	4b06      	ldr	r3, [pc, #24]	; (8002e78 <HAL_IncTick+0x24>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4413      	add	r3, r2
 8002e64:	4a04      	ldr	r2, [pc, #16]	; (8002e78 <HAL_IncTick+0x24>)
 8002e66:	6013      	str	r3, [r2, #0]
}
 8002e68:	bf00      	nop
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e70:	4770      	bx	lr
 8002e72:	bf00      	nop
 8002e74:	20000028 	.word	0x20000028
 8002e78:	20000be4 	.word	0x20000be4

08002e7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	af00      	add	r7, sp, #0
  return uwTick;
 8002e80:	4b03      	ldr	r3, [pc, #12]	; (8002e90 <HAL_GetTick+0x14>)
 8002e82:	681b      	ldr	r3, [r3, #0]
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	46bd      	mov	sp, r7
 8002e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8c:	4770      	bx	lr
 8002e8e:	bf00      	nop
 8002e90:	20000be4 	.word	0x20000be4

08002e94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b084      	sub	sp, #16
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e9c:	f7ff ffee 	bl	8002e7c <HAL_GetTick>
 8002ea0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eac:	d005      	beq.n	8002eba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002eae:	4b0a      	ldr	r3, [pc, #40]	; (8002ed8 <HAL_Delay+0x44>)
 8002eb0:	781b      	ldrb	r3, [r3, #0]
 8002eb2:	461a      	mov	r2, r3
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	4413      	add	r3, r2
 8002eb8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002eba:	bf00      	nop
 8002ebc:	f7ff ffde 	bl	8002e7c <HAL_GetTick>
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	1ad3      	subs	r3, r2, r3
 8002ec6:	68fa      	ldr	r2, [r7, #12]
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	d8f7      	bhi.n	8002ebc <HAL_Delay+0x28>
  {
  }
}
 8002ecc:	bf00      	nop
 8002ece:	bf00      	nop
 8002ed0:	3710      	adds	r7, #16
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	bf00      	nop
 8002ed8:	20000028 	.word	0x20000028

08002edc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b084      	sub	sp, #16
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d101      	bne.n	8002ef2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e033      	b.n	8002f5a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d109      	bne.n	8002f0e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002efa:	6878      	ldr	r0, [r7, #4]
 8002efc:	f7ff fa34 	bl	8002368 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2200      	movs	r2, #0
 8002f04:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f12:	f003 0310 	and.w	r3, r3, #16
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d118      	bne.n	8002f4c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f1e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002f22:	f023 0302 	bic.w	r3, r3, #2
 8002f26:	f043 0202 	orr.w	r2, r3, #2
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002f2e:	6878      	ldr	r0, [r7, #4]
 8002f30:	f000 fbb4 	bl	800369c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2200      	movs	r2, #0
 8002f38:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f3e:	f023 0303 	bic.w	r3, r3, #3
 8002f42:	f043 0201 	orr.w	r2, r3, #1
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	641a      	str	r2, [r3, #64]	; 0x40
 8002f4a:	e001      	b.n	8002f50 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2200      	movs	r2, #0
 8002f54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002f58:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3710      	adds	r7, #16
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
	...

08002f64 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b085      	sub	sp, #20
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f76:	2b01      	cmp	r3, #1
 8002f78:	d101      	bne.n	8002f7e <HAL_ADC_Start_IT+0x1a>
 8002f7a:	2302      	movs	r3, #2
 8002f7c:	e0bd      	b.n	80030fa <HAL_ADC_Start_IT+0x196>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2201      	movs	r2, #1
 8002f82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	689b      	ldr	r3, [r3, #8]
 8002f8c:	f003 0301 	and.w	r3, r3, #1
 8002f90:	2b01      	cmp	r3, #1
 8002f92:	d018      	beq.n	8002fc6 <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	689a      	ldr	r2, [r3, #8]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f042 0201 	orr.w	r2, r2, #1
 8002fa2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002fa4:	4b58      	ldr	r3, [pc, #352]	; (8003108 <HAL_ADC_Start_IT+0x1a4>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a58      	ldr	r2, [pc, #352]	; (800310c <HAL_ADC_Start_IT+0x1a8>)
 8002faa:	fba2 2303 	umull	r2, r3, r2, r3
 8002fae:	0c9a      	lsrs	r2, r3, #18
 8002fb0:	4613      	mov	r3, r2
 8002fb2:	005b      	lsls	r3, r3, #1
 8002fb4:	4413      	add	r3, r2
 8002fb6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002fb8:	e002      	b.n	8002fc0 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8002fba:	68bb      	ldr	r3, [r7, #8]
 8002fbc:	3b01      	subs	r3, #1
 8002fbe:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d1f9      	bne.n	8002fba <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	689b      	ldr	r3, [r3, #8]
 8002fcc:	f003 0301 	and.w	r3, r3, #1
 8002fd0:	2b01      	cmp	r3, #1
 8002fd2:	f040 8085 	bne.w	80030e0 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fda:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002fde:	f023 0301 	bic.w	r3, r3, #1
 8002fe2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d007      	beq.n	8003008 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ffc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003000:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800300c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003010:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003014:	d106      	bne.n	8003024 <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800301a:	f023 0206 	bic.w	r2, r3, #6
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	645a      	str	r2, [r3, #68]	; 0x44
 8003022:	e002      	b.n	800302a <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2200      	movs	r2, #0
 8003028:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2200      	movs	r2, #0
 800302e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003032:	4b37      	ldr	r3, [pc, #220]	; (8003110 <HAL_ADC_Start_IT+0x1ac>)
 8003034:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800303e:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	687a      	ldr	r2, [r7, #4]
 8003048:	6812      	ldr	r2, [r2, #0]
 800304a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800304e:	f043 0320 	orr.w	r3, r3, #32
 8003052:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	f003 031f 	and.w	r3, r3, #31
 800305c:	2b00      	cmp	r3, #0
 800305e:	d12a      	bne.n	80030b6 <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a2b      	ldr	r2, [pc, #172]	; (8003114 <HAL_ADC_Start_IT+0x1b0>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d015      	beq.n	8003096 <HAL_ADC_Start_IT+0x132>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a2a      	ldr	r2, [pc, #168]	; (8003118 <HAL_ADC_Start_IT+0x1b4>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d105      	bne.n	8003080 <HAL_ADC_Start_IT+0x11c>
 8003074:	4b26      	ldr	r3, [pc, #152]	; (8003110 <HAL_ADC_Start_IT+0x1ac>)
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	f003 031f 	and.w	r3, r3, #31
 800307c:	2b00      	cmp	r3, #0
 800307e:	d00a      	beq.n	8003096 <HAL_ADC_Start_IT+0x132>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a25      	ldr	r2, [pc, #148]	; (800311c <HAL_ADC_Start_IT+0x1b8>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d136      	bne.n	80030f8 <HAL_ADC_Start_IT+0x194>
 800308a:	4b21      	ldr	r3, [pc, #132]	; (8003110 <HAL_ADC_Start_IT+0x1ac>)
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	f003 0310 	and.w	r3, r3, #16
 8003092:	2b00      	cmp	r3, #0
 8003094:	d130      	bne.n	80030f8 <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	689b      	ldr	r3, [r3, #8]
 800309c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d129      	bne.n	80030f8 <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	689a      	ldr	r2, [r3, #8]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80030b2:	609a      	str	r2, [r3, #8]
 80030b4:	e020      	b.n	80030f8 <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a16      	ldr	r2, [pc, #88]	; (8003114 <HAL_ADC_Start_IT+0x1b0>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d11b      	bne.n	80030f8 <HAL_ADC_Start_IT+0x194>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d114      	bne.n	80030f8 <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	689a      	ldr	r2, [r3, #8]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80030dc:	609a      	str	r2, [r3, #8]
 80030de:	e00b      	b.n	80030f8 <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e4:	f043 0210 	orr.w	r2, r3, #16
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030f0:	f043 0201 	orr.w	r2, r3, #1
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80030f8:	2300      	movs	r3, #0
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3714      	adds	r7, #20
 80030fe:	46bd      	mov	sp, r7
 8003100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003104:	4770      	bx	lr
 8003106:	bf00      	nop
 8003108:	20000020 	.word	0x20000020
 800310c:	431bde83 	.word	0x431bde83
 8003110:	40012300 	.word	0x40012300
 8003114:	40012000 	.word	0x40012000
 8003118:	40012100 	.word	0x40012100
 800311c:	40012200 	.word	0x40012200

08003120 <HAL_ADC_Stop_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)
{
 8003120:	b480      	push	{r7}
 8003122:	b083      	sub	sp, #12
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800312e:	2b01      	cmp	r3, #1
 8003130:	d101      	bne.n	8003136 <HAL_ADC_Stop_IT+0x16>
 8003132:	2302      	movs	r3, #2
 8003134:	e02b      	b.n	800318e <HAL_ADC_Stop_IT+0x6e>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2201      	movs	r2, #1
 800313a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	689a      	ldr	r2, [r3, #8]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f022 0201 	bic.w	r2, r2, #1
 800314c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	689b      	ldr	r3, [r3, #8]
 8003154:	f003 0301 	and.w	r3, r3, #1
 8003158:	2b00      	cmp	r3, #0
 800315a:	d113      	bne.n	8003184 <HAL_ADC_Stop_IT+0x64>
  {
  	/* Disable ADC end of conversion interrupt for regular group */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	687a      	ldr	r2, [r7, #4]
 8003164:	6812      	ldr	r2, [r2, #0]
 8003166:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800316a:	f023 0320 	bic.w	r3, r3, #32
 800316e:	6053      	str	r3, [r2, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003174:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003178:	f023 0301 	bic.w	r3, r3, #1
 800317c:	f043 0201 	orr.w	r2, r3, #1
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2200      	movs	r2, #0
 8003188:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800318c:	2300      	movs	r3, #0
}
 800318e:	4618      	mov	r0, r3
 8003190:	370c      	adds	r7, #12
 8003192:	46bd      	mov	sp, r7
 8003194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003198:	4770      	bx	lr

0800319a <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800319a:	b580      	push	{r7, lr}
 800319c:	b084      	sub	sp, #16
 800319e:	af00      	add	r7, sp, #0
 80031a0:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80031a2:	2300      	movs	r3, #0
 80031a4:	60fb      	str	r3, [r7, #12]
 80031a6:	2300      	movs	r3, #0
 80031a8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f003 0302 	and.w	r3, r3, #2
 80031b4:	2b02      	cmp	r3, #2
 80031b6:	bf0c      	ite	eq
 80031b8:	2301      	moveq	r3, #1
 80031ba:	2300      	movne	r3, #0
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	f003 0320 	and.w	r3, r3, #32
 80031ca:	2b20      	cmp	r3, #32
 80031cc:	bf0c      	ite	eq
 80031ce:	2301      	moveq	r3, #1
 80031d0:	2300      	movne	r3, #0
 80031d2:	b2db      	uxtb	r3, r3
 80031d4:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d049      	beq.n	8003270 <HAL_ADC_IRQHandler+0xd6>
 80031dc:	68bb      	ldr	r3, [r7, #8]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d046      	beq.n	8003270 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e6:	f003 0310 	and.w	r3, r3, #16
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d105      	bne.n	80031fa <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003204:	2b00      	cmp	r3, #0
 8003206:	d12b      	bne.n	8003260 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800320c:	2b00      	cmp	r3, #0
 800320e:	d127      	bne.n	8003260 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003216:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800321a:	2b00      	cmp	r3, #0
 800321c:	d006      	beq.n	800322c <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003228:	2b00      	cmp	r3, #0
 800322a:	d119      	bne.n	8003260 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	685a      	ldr	r2, [r3, #4]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f022 0220 	bic.w	r2, r2, #32
 800323a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003240:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800324c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003250:	2b00      	cmp	r3, #0
 8003252:	d105      	bne.n	8003260 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003258:	f043 0201 	orr.w	r2, r3, #1
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003260:	6878      	ldr	r0, [r7, #4]
 8003262:	f000 f8db 	bl	800341c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f06f 0212 	mvn.w	r2, #18
 800326e:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 0304 	and.w	r3, r3, #4
 800327a:	2b04      	cmp	r3, #4
 800327c:	bf0c      	ite	eq
 800327e:	2301      	moveq	r3, #1
 8003280:	2300      	movne	r3, #0
 8003282:	b2db      	uxtb	r3, r3
 8003284:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003290:	2b80      	cmp	r3, #128	; 0x80
 8003292:	bf0c      	ite	eq
 8003294:	2301      	moveq	r3, #1
 8003296:	2300      	movne	r3, #0
 8003298:	b2db      	uxtb	r3, r3
 800329a:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d057      	beq.n	8003352 <HAL_ADC_IRQHandler+0x1b8>
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d054      	beq.n	8003352 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ac:	f003 0310 	and.w	r3, r3, #16
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d105      	bne.n	80032c0 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032b8:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d139      	bne.n	8003342 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032d4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d006      	beq.n	80032ea <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	689b      	ldr	r3, [r3, #8]
 80032e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d12b      	bne.n	8003342 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d124      	bne.n	8003342 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	689b      	ldr	r3, [r3, #8]
 80032fe:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003302:	2b00      	cmp	r3, #0
 8003304:	d11d      	bne.n	8003342 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800330a:	2b00      	cmp	r3, #0
 800330c:	d119      	bne.n	8003342 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	685a      	ldr	r2, [r3, #4]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800331c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003322:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800332e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003332:	2b00      	cmp	r3, #0
 8003334:	d105      	bne.n	8003342 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800333a:	f043 0201 	orr.w	r2, r3, #1
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003342:	6878      	ldr	r0, [r7, #4]
 8003344:	f000 faa6 	bl	8003894 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f06f 020c 	mvn.w	r2, #12
 8003350:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f003 0301 	and.w	r3, r3, #1
 800335c:	2b01      	cmp	r3, #1
 800335e:	bf0c      	ite	eq
 8003360:	2301      	moveq	r3, #1
 8003362:	2300      	movne	r3, #0
 8003364:	b2db      	uxtb	r3, r3
 8003366:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003372:	2b40      	cmp	r3, #64	; 0x40
 8003374:	bf0c      	ite	eq
 8003376:	2301      	moveq	r3, #1
 8003378:	2300      	movne	r3, #0
 800337a:	b2db      	uxtb	r3, r3
 800337c:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d017      	beq.n	80033b4 <HAL_ADC_IRQHandler+0x21a>
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d014      	beq.n	80033b4 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 0301 	and.w	r3, r3, #1
 8003394:	2b01      	cmp	r3, #1
 8003396:	d10d      	bne.n	80033b4 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800339c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80033a4:	6878      	ldr	r0, [r7, #4]
 80033a6:	f000 f843 	bl	8003430 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f06f 0201 	mvn.w	r2, #1
 80033b2:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 0320 	and.w	r3, r3, #32
 80033be:	2b20      	cmp	r3, #32
 80033c0:	bf0c      	ite	eq
 80033c2:	2301      	moveq	r3, #1
 80033c4:	2300      	movne	r3, #0
 80033c6:	b2db      	uxtb	r3, r3
 80033c8:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80033d4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80033d8:	bf0c      	ite	eq
 80033da:	2301      	moveq	r3, #1
 80033dc:	2300      	movne	r3, #0
 80033de:	b2db      	uxtb	r3, r3
 80033e0:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d015      	beq.n	8003414 <HAL_ADC_IRQHandler+0x27a>
 80033e8:	68bb      	ldr	r3, [r7, #8]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d012      	beq.n	8003414 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033f2:	f043 0202 	orr.w	r2, r3, #2
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f06f 0220 	mvn.w	r2, #32
 8003402:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003404:	6878      	ldr	r0, [r7, #4]
 8003406:	f000 f81d 	bl	8003444 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f06f 0220 	mvn.w	r2, #32
 8003412:	601a      	str	r2, [r3, #0]
  }
}
 8003414:	bf00      	nop
 8003416:	3710      	adds	r7, #16
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}

0800341c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003424:	bf00      	nop
 8003426:	370c      	adds	r7, #12
 8003428:	46bd      	mov	sp, r7
 800342a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342e:	4770      	bx	lr

08003430 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003430:	b480      	push	{r7}
 8003432:	b083      	sub	sp, #12
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003438:	bf00      	nop
 800343a:	370c      	adds	r7, #12
 800343c:	46bd      	mov	sp, r7
 800343e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003442:	4770      	bx	lr

08003444 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003444:	b480      	push	{r7}
 8003446:	b083      	sub	sp, #12
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800344c:	bf00      	nop
 800344e:	370c      	adds	r7, #12
 8003450:	46bd      	mov	sp, r7
 8003452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003456:	4770      	bx	lr

08003458 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003458:	b480      	push	{r7}
 800345a:	b085      	sub	sp, #20
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
 8003460:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003462:	2300      	movs	r3, #0
 8003464:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800346c:	2b01      	cmp	r3, #1
 800346e:	d101      	bne.n	8003474 <HAL_ADC_ConfigChannel+0x1c>
 8003470:	2302      	movs	r3, #2
 8003472:	e105      	b.n	8003680 <HAL_ADC_ConfigChannel+0x228>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2201      	movs	r2, #1
 8003478:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	2b09      	cmp	r3, #9
 8003482:	d925      	bls.n	80034d0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	68d9      	ldr	r1, [r3, #12]
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	b29b      	uxth	r3, r3
 8003490:	461a      	mov	r2, r3
 8003492:	4613      	mov	r3, r2
 8003494:	005b      	lsls	r3, r3, #1
 8003496:	4413      	add	r3, r2
 8003498:	3b1e      	subs	r3, #30
 800349a:	2207      	movs	r2, #7
 800349c:	fa02 f303 	lsl.w	r3, r2, r3
 80034a0:	43da      	mvns	r2, r3
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	400a      	ands	r2, r1
 80034a8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	68d9      	ldr	r1, [r3, #12]
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	689a      	ldr	r2, [r3, #8]
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	b29b      	uxth	r3, r3
 80034ba:	4618      	mov	r0, r3
 80034bc:	4603      	mov	r3, r0
 80034be:	005b      	lsls	r3, r3, #1
 80034c0:	4403      	add	r3, r0
 80034c2:	3b1e      	subs	r3, #30
 80034c4:	409a      	lsls	r2, r3
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	430a      	orrs	r2, r1
 80034cc:	60da      	str	r2, [r3, #12]
 80034ce:	e022      	b.n	8003516 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	6919      	ldr	r1, [r3, #16]
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	b29b      	uxth	r3, r3
 80034dc:	461a      	mov	r2, r3
 80034de:	4613      	mov	r3, r2
 80034e0:	005b      	lsls	r3, r3, #1
 80034e2:	4413      	add	r3, r2
 80034e4:	2207      	movs	r2, #7
 80034e6:	fa02 f303 	lsl.w	r3, r2, r3
 80034ea:	43da      	mvns	r2, r3
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	400a      	ands	r2, r1
 80034f2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	6919      	ldr	r1, [r3, #16]
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	689a      	ldr	r2, [r3, #8]
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	b29b      	uxth	r3, r3
 8003504:	4618      	mov	r0, r3
 8003506:	4603      	mov	r3, r0
 8003508:	005b      	lsls	r3, r3, #1
 800350a:	4403      	add	r3, r0
 800350c:	409a      	lsls	r2, r3
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	430a      	orrs	r2, r1
 8003514:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	2b06      	cmp	r3, #6
 800351c:	d824      	bhi.n	8003568 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	685a      	ldr	r2, [r3, #4]
 8003528:	4613      	mov	r3, r2
 800352a:	009b      	lsls	r3, r3, #2
 800352c:	4413      	add	r3, r2
 800352e:	3b05      	subs	r3, #5
 8003530:	221f      	movs	r2, #31
 8003532:	fa02 f303 	lsl.w	r3, r2, r3
 8003536:	43da      	mvns	r2, r3
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	400a      	ands	r2, r1
 800353e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	b29b      	uxth	r3, r3
 800354c:	4618      	mov	r0, r3
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	685a      	ldr	r2, [r3, #4]
 8003552:	4613      	mov	r3, r2
 8003554:	009b      	lsls	r3, r3, #2
 8003556:	4413      	add	r3, r2
 8003558:	3b05      	subs	r3, #5
 800355a:	fa00 f203 	lsl.w	r2, r0, r3
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	430a      	orrs	r2, r1
 8003564:	635a      	str	r2, [r3, #52]	; 0x34
 8003566:	e04c      	b.n	8003602 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	2b0c      	cmp	r3, #12
 800356e:	d824      	bhi.n	80035ba <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	685a      	ldr	r2, [r3, #4]
 800357a:	4613      	mov	r3, r2
 800357c:	009b      	lsls	r3, r3, #2
 800357e:	4413      	add	r3, r2
 8003580:	3b23      	subs	r3, #35	; 0x23
 8003582:	221f      	movs	r2, #31
 8003584:	fa02 f303 	lsl.w	r3, r2, r3
 8003588:	43da      	mvns	r2, r3
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	400a      	ands	r2, r1
 8003590:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	b29b      	uxth	r3, r3
 800359e:	4618      	mov	r0, r3
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	685a      	ldr	r2, [r3, #4]
 80035a4:	4613      	mov	r3, r2
 80035a6:	009b      	lsls	r3, r3, #2
 80035a8:	4413      	add	r3, r2
 80035aa:	3b23      	subs	r3, #35	; 0x23
 80035ac:	fa00 f203 	lsl.w	r2, r0, r3
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	430a      	orrs	r2, r1
 80035b6:	631a      	str	r2, [r3, #48]	; 0x30
 80035b8:	e023      	b.n	8003602 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	685a      	ldr	r2, [r3, #4]
 80035c4:	4613      	mov	r3, r2
 80035c6:	009b      	lsls	r3, r3, #2
 80035c8:	4413      	add	r3, r2
 80035ca:	3b41      	subs	r3, #65	; 0x41
 80035cc:	221f      	movs	r2, #31
 80035ce:	fa02 f303 	lsl.w	r3, r2, r3
 80035d2:	43da      	mvns	r2, r3
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	400a      	ands	r2, r1
 80035da:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	b29b      	uxth	r3, r3
 80035e8:	4618      	mov	r0, r3
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	685a      	ldr	r2, [r3, #4]
 80035ee:	4613      	mov	r3, r2
 80035f0:	009b      	lsls	r3, r3, #2
 80035f2:	4413      	add	r3, r2
 80035f4:	3b41      	subs	r3, #65	; 0x41
 80035f6:	fa00 f203 	lsl.w	r2, r0, r3
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	430a      	orrs	r2, r1
 8003600:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003602:	4b22      	ldr	r3, [pc, #136]	; (800368c <HAL_ADC_ConfigChannel+0x234>)
 8003604:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a21      	ldr	r2, [pc, #132]	; (8003690 <HAL_ADC_ConfigChannel+0x238>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d109      	bne.n	8003624 <HAL_ADC_ConfigChannel+0x1cc>
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	2b12      	cmp	r3, #18
 8003616:	d105      	bne.n	8003624 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a19      	ldr	r2, [pc, #100]	; (8003690 <HAL_ADC_ConfigChannel+0x238>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d123      	bne.n	8003676 <HAL_ADC_ConfigChannel+0x21e>
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	2b10      	cmp	r3, #16
 8003634:	d003      	beq.n	800363e <HAL_ADC_ConfigChannel+0x1e6>
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	2b11      	cmp	r3, #17
 800363c:	d11b      	bne.n	8003676 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	2b10      	cmp	r3, #16
 8003650:	d111      	bne.n	8003676 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003652:	4b10      	ldr	r3, [pc, #64]	; (8003694 <HAL_ADC_ConfigChannel+0x23c>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a10      	ldr	r2, [pc, #64]	; (8003698 <HAL_ADC_ConfigChannel+0x240>)
 8003658:	fba2 2303 	umull	r2, r3, r2, r3
 800365c:	0c9a      	lsrs	r2, r3, #18
 800365e:	4613      	mov	r3, r2
 8003660:	009b      	lsls	r3, r3, #2
 8003662:	4413      	add	r3, r2
 8003664:	005b      	lsls	r3, r3, #1
 8003666:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003668:	e002      	b.n	8003670 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800366a:	68bb      	ldr	r3, [r7, #8]
 800366c:	3b01      	subs	r3, #1
 800366e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003670:	68bb      	ldr	r3, [r7, #8]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d1f9      	bne.n	800366a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2200      	movs	r2, #0
 800367a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800367e:	2300      	movs	r3, #0
}
 8003680:	4618      	mov	r0, r3
 8003682:	3714      	adds	r7, #20
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr
 800368c:	40012300 	.word	0x40012300
 8003690:	40012000 	.word	0x40012000
 8003694:	20000020 	.word	0x20000020
 8003698:	431bde83 	.word	0x431bde83

0800369c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800369c:	b480      	push	{r7}
 800369e:	b085      	sub	sp, #20
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80036a4:	4b79      	ldr	r3, [pc, #484]	; (800388c <ADC_Init+0x1f0>)
 80036a6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	685a      	ldr	r2, [r3, #4]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	431a      	orrs	r2, r3
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	685a      	ldr	r2, [r3, #4]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80036d0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	6859      	ldr	r1, [r3, #4]
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	691b      	ldr	r3, [r3, #16]
 80036dc:	021a      	lsls	r2, r3, #8
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	430a      	orrs	r2, r1
 80036e4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	685a      	ldr	r2, [r3, #4]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80036f4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	6859      	ldr	r1, [r3, #4]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	689a      	ldr	r2, [r3, #8]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	430a      	orrs	r2, r1
 8003706:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	689a      	ldr	r2, [r3, #8]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003716:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	6899      	ldr	r1, [r3, #8]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	68da      	ldr	r2, [r3, #12]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	430a      	orrs	r2, r1
 8003728:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800372e:	4a58      	ldr	r2, [pc, #352]	; (8003890 <ADC_Init+0x1f4>)
 8003730:	4293      	cmp	r3, r2
 8003732:	d022      	beq.n	800377a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	689a      	ldr	r2, [r3, #8]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003742:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	6899      	ldr	r1, [r3, #8]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	430a      	orrs	r2, r1
 8003754:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	689a      	ldr	r2, [r3, #8]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003764:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	6899      	ldr	r1, [r3, #8]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	430a      	orrs	r2, r1
 8003776:	609a      	str	r2, [r3, #8]
 8003778:	e00f      	b.n	800379a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	689a      	ldr	r2, [r3, #8]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003788:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	689a      	ldr	r2, [r3, #8]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003798:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	689a      	ldr	r2, [r3, #8]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f022 0202 	bic.w	r2, r2, #2
 80037a8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	6899      	ldr	r1, [r3, #8]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	7e1b      	ldrb	r3, [r3, #24]
 80037b4:	005a      	lsls	r2, r3, #1
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	430a      	orrs	r2, r1
 80037bc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d01b      	beq.n	8003800 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	685a      	ldr	r2, [r3, #4]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80037d6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	685a      	ldr	r2, [r3, #4]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80037e6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	6859      	ldr	r1, [r3, #4]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037f2:	3b01      	subs	r3, #1
 80037f4:	035a      	lsls	r2, r3, #13
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	430a      	orrs	r2, r1
 80037fc:	605a      	str	r2, [r3, #4]
 80037fe:	e007      	b.n	8003810 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	685a      	ldr	r2, [r3, #4]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800380e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800381e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	69db      	ldr	r3, [r3, #28]
 800382a:	3b01      	subs	r3, #1
 800382c:	051a      	lsls	r2, r3, #20
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	430a      	orrs	r2, r1
 8003834:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	689a      	ldr	r2, [r3, #8]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003844:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	6899      	ldr	r1, [r3, #8]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003852:	025a      	lsls	r2, r3, #9
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	430a      	orrs	r2, r1
 800385a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	689a      	ldr	r2, [r3, #8]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800386a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	6899      	ldr	r1, [r3, #8]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	695b      	ldr	r3, [r3, #20]
 8003876:	029a      	lsls	r2, r3, #10
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	430a      	orrs	r2, r1
 800387e:	609a      	str	r2, [r3, #8]
}
 8003880:	bf00      	nop
 8003882:	3714      	adds	r7, #20
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr
 800388c:	40012300 	.word	0x40012300
 8003890:	0f000001 	.word	0x0f000001

08003894 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003894:	b480      	push	{r7}
 8003896:	b083      	sub	sp, #12
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800389c:	bf00      	nop
 800389e:	370c      	adds	r7, #12
 80038a0:	46bd      	mov	sp, r7
 80038a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a6:	4770      	bx	lr

080038a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b085      	sub	sp, #20
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	f003 0307 	and.w	r3, r3, #7
 80038b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038b8:	4b0c      	ldr	r3, [pc, #48]	; (80038ec <__NVIC_SetPriorityGrouping+0x44>)
 80038ba:	68db      	ldr	r3, [r3, #12]
 80038bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038be:	68ba      	ldr	r2, [r7, #8]
 80038c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80038c4:	4013      	ands	r3, r2
 80038c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80038d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80038d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80038d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80038da:	4a04      	ldr	r2, [pc, #16]	; (80038ec <__NVIC_SetPriorityGrouping+0x44>)
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	60d3      	str	r3, [r2, #12]
}
 80038e0:	bf00      	nop
 80038e2:	3714      	adds	r7, #20
 80038e4:	46bd      	mov	sp, r7
 80038e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ea:	4770      	bx	lr
 80038ec:	e000ed00 	.word	0xe000ed00

080038f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80038f0:	b480      	push	{r7}
 80038f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80038f4:	4b04      	ldr	r3, [pc, #16]	; (8003908 <__NVIC_GetPriorityGrouping+0x18>)
 80038f6:	68db      	ldr	r3, [r3, #12]
 80038f8:	0a1b      	lsrs	r3, r3, #8
 80038fa:	f003 0307 	and.w	r3, r3, #7
}
 80038fe:	4618      	mov	r0, r3
 8003900:	46bd      	mov	sp, r7
 8003902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003906:	4770      	bx	lr
 8003908:	e000ed00 	.word	0xe000ed00

0800390c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800390c:	b480      	push	{r7}
 800390e:	b083      	sub	sp, #12
 8003910:	af00      	add	r7, sp, #0
 8003912:	4603      	mov	r3, r0
 8003914:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003916:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800391a:	2b00      	cmp	r3, #0
 800391c:	db0b      	blt.n	8003936 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800391e:	79fb      	ldrb	r3, [r7, #7]
 8003920:	f003 021f 	and.w	r2, r3, #31
 8003924:	4907      	ldr	r1, [pc, #28]	; (8003944 <__NVIC_EnableIRQ+0x38>)
 8003926:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800392a:	095b      	lsrs	r3, r3, #5
 800392c:	2001      	movs	r0, #1
 800392e:	fa00 f202 	lsl.w	r2, r0, r2
 8003932:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003936:	bf00      	nop
 8003938:	370c      	adds	r7, #12
 800393a:	46bd      	mov	sp, r7
 800393c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003940:	4770      	bx	lr
 8003942:	bf00      	nop
 8003944:	e000e100 	.word	0xe000e100

08003948 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003948:	b480      	push	{r7}
 800394a:	b083      	sub	sp, #12
 800394c:	af00      	add	r7, sp, #0
 800394e:	4603      	mov	r3, r0
 8003950:	6039      	str	r1, [r7, #0]
 8003952:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003954:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003958:	2b00      	cmp	r3, #0
 800395a:	db0a      	blt.n	8003972 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	b2da      	uxtb	r2, r3
 8003960:	490c      	ldr	r1, [pc, #48]	; (8003994 <__NVIC_SetPriority+0x4c>)
 8003962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003966:	0112      	lsls	r2, r2, #4
 8003968:	b2d2      	uxtb	r2, r2
 800396a:	440b      	add	r3, r1
 800396c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003970:	e00a      	b.n	8003988 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	b2da      	uxtb	r2, r3
 8003976:	4908      	ldr	r1, [pc, #32]	; (8003998 <__NVIC_SetPriority+0x50>)
 8003978:	79fb      	ldrb	r3, [r7, #7]
 800397a:	f003 030f 	and.w	r3, r3, #15
 800397e:	3b04      	subs	r3, #4
 8003980:	0112      	lsls	r2, r2, #4
 8003982:	b2d2      	uxtb	r2, r2
 8003984:	440b      	add	r3, r1
 8003986:	761a      	strb	r2, [r3, #24]
}
 8003988:	bf00      	nop
 800398a:	370c      	adds	r7, #12
 800398c:	46bd      	mov	sp, r7
 800398e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003992:	4770      	bx	lr
 8003994:	e000e100 	.word	0xe000e100
 8003998:	e000ed00 	.word	0xe000ed00

0800399c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800399c:	b480      	push	{r7}
 800399e:	b089      	sub	sp, #36	; 0x24
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	60f8      	str	r0, [r7, #12]
 80039a4:	60b9      	str	r1, [r7, #8]
 80039a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	f003 0307 	and.w	r3, r3, #7
 80039ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039b0:	69fb      	ldr	r3, [r7, #28]
 80039b2:	f1c3 0307 	rsb	r3, r3, #7
 80039b6:	2b04      	cmp	r3, #4
 80039b8:	bf28      	it	cs
 80039ba:	2304      	movcs	r3, #4
 80039bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039be:	69fb      	ldr	r3, [r7, #28]
 80039c0:	3304      	adds	r3, #4
 80039c2:	2b06      	cmp	r3, #6
 80039c4:	d902      	bls.n	80039cc <NVIC_EncodePriority+0x30>
 80039c6:	69fb      	ldr	r3, [r7, #28]
 80039c8:	3b03      	subs	r3, #3
 80039ca:	e000      	b.n	80039ce <NVIC_EncodePriority+0x32>
 80039cc:	2300      	movs	r3, #0
 80039ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039d0:	f04f 32ff 	mov.w	r2, #4294967295
 80039d4:	69bb      	ldr	r3, [r7, #24]
 80039d6:	fa02 f303 	lsl.w	r3, r2, r3
 80039da:	43da      	mvns	r2, r3
 80039dc:	68bb      	ldr	r3, [r7, #8]
 80039de:	401a      	ands	r2, r3
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80039e4:	f04f 31ff 	mov.w	r1, #4294967295
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	fa01 f303 	lsl.w	r3, r1, r3
 80039ee:	43d9      	mvns	r1, r3
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039f4:	4313      	orrs	r3, r2
         );
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3724      	adds	r7, #36	; 0x24
 80039fa:	46bd      	mov	sp, r7
 80039fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a00:	4770      	bx	lr
	...

08003a04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b082      	sub	sp, #8
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	3b01      	subs	r3, #1
 8003a10:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003a14:	d301      	bcc.n	8003a1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a16:	2301      	movs	r3, #1
 8003a18:	e00f      	b.n	8003a3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a1a:	4a0a      	ldr	r2, [pc, #40]	; (8003a44 <SysTick_Config+0x40>)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	3b01      	subs	r3, #1
 8003a20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a22:	210f      	movs	r1, #15
 8003a24:	f04f 30ff 	mov.w	r0, #4294967295
 8003a28:	f7ff ff8e 	bl	8003948 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a2c:	4b05      	ldr	r3, [pc, #20]	; (8003a44 <SysTick_Config+0x40>)
 8003a2e:	2200      	movs	r2, #0
 8003a30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a32:	4b04      	ldr	r3, [pc, #16]	; (8003a44 <SysTick_Config+0x40>)
 8003a34:	2207      	movs	r2, #7
 8003a36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a38:	2300      	movs	r3, #0
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	3708      	adds	r7, #8
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}
 8003a42:	bf00      	nop
 8003a44:	e000e010 	.word	0xe000e010

08003a48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b082      	sub	sp, #8
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a50:	6878      	ldr	r0, [r7, #4]
 8003a52:	f7ff ff29 	bl	80038a8 <__NVIC_SetPriorityGrouping>
}
 8003a56:	bf00      	nop
 8003a58:	3708      	adds	r7, #8
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bd80      	pop	{r7, pc}

08003a5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a5e:	b580      	push	{r7, lr}
 8003a60:	b086      	sub	sp, #24
 8003a62:	af00      	add	r7, sp, #0
 8003a64:	4603      	mov	r3, r0
 8003a66:	60b9      	str	r1, [r7, #8]
 8003a68:	607a      	str	r2, [r7, #4]
 8003a6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003a70:	f7ff ff3e 	bl	80038f0 <__NVIC_GetPriorityGrouping>
 8003a74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a76:	687a      	ldr	r2, [r7, #4]
 8003a78:	68b9      	ldr	r1, [r7, #8]
 8003a7a:	6978      	ldr	r0, [r7, #20]
 8003a7c:	f7ff ff8e 	bl	800399c <NVIC_EncodePriority>
 8003a80:	4602      	mov	r2, r0
 8003a82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a86:	4611      	mov	r1, r2
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f7ff ff5d 	bl	8003948 <__NVIC_SetPriority>
}
 8003a8e:	bf00      	nop
 8003a90:	3718      	adds	r7, #24
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}

08003a96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a96:	b580      	push	{r7, lr}
 8003a98:	b082      	sub	sp, #8
 8003a9a:	af00      	add	r7, sp, #0
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003aa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f7ff ff31 	bl	800390c <__NVIC_EnableIRQ>
}
 8003aaa:	bf00      	nop
 8003aac:	3708      	adds	r7, #8
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd80      	pop	{r7, pc}

08003ab2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ab2:	b580      	push	{r7, lr}
 8003ab4:	b082      	sub	sp, #8
 8003ab6:	af00      	add	r7, sp, #0
 8003ab8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003aba:	6878      	ldr	r0, [r7, #4]
 8003abc:	f7ff ffa2 	bl	8003a04 <SysTick_Config>
 8003ac0:	4603      	mov	r3, r0
}
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	3708      	adds	r7, #8
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}

08003aca <HAL_CRYP_Init>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Init(CRYP_HandleTypeDef *hcryp)
{
 8003aca:	b580      	push	{r7, lr}
 8003acc:	b082      	sub	sp, #8
 8003ace:	af00      	add	r7, sp, #0
 8003ad0:	6078      	str	r0, [r7, #4]
  /* Check the CRYP handle allocation */
  if (hcryp == NULL)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d101      	bne.n	8003adc <HAL_CRYP_Init+0x12>
  {
    return HAL_ERROR;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	e02a      	b.n	8003b32 <HAL_CRYP_Init+0x68>

    /* Init the low level hardware */
    hcryp->MspInitCallback(hcryp);
  }
#else
  if (hcryp->State == HAL_CRYP_STATE_RESET)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003ae2:	b2db      	uxtb	r3, r3
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d106      	bne.n	8003af6 <HAL_CRYP_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcryp->Lock = HAL_UNLOCKED;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2200      	movs	r2, #0
 8003aec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware */
    HAL_CRYP_MspInit(hcryp);
 8003af0:	6878      	ldr	r0, [r7, #4]
 8003af2:	f7fe fc85 	bl	8002400 <HAL_CRYP_MspInit>
#endif /* (USE_HAL_CRYP_REGISTER_CALLBACKS) */

  /* Set the key size(This bit field is dont care in the DES or TDES modes) data type and Algorithm */
#if defined (CRYP)

  MODIFY_REG(hcryp->Instance->CR, CRYP_CR_DATATYPE | CRYP_CR_KEYSIZE | CRYP_CR_ALGOMODE,
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003b00:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 8003b04:	687a      	ldr	r2, [r7, #4]
 8003b06:	6851      	ldr	r1, [r2, #4]
 8003b08:	687a      	ldr	r2, [r7, #4]
 8003b0a:	6892      	ldr	r2, [r2, #8]
 8003b0c:	4311      	orrs	r1, r2
 8003b0e:	687a      	ldr	r2, [r7, #4]
 8003b10:	6952      	ldr	r2, [r2, #20]
 8003b12:	4311      	orrs	r1, r2
 8003b14:	687a      	ldr	r2, [r7, #4]
 8003b16:	6812      	ldr	r2, [r2, #0]
 8003b18:	430b      	orrs	r3, r1
 8003b1a:	6013      	str	r3, [r2, #0]
             hcryp->Init.DataType | hcryp->Init.KeySize | hcryp->Init.Algorithm);

#endif  /* End AES or CRYP*/

  /* Reset Error Code field */
  hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2200      	movs	r2, #0
 8003b20:	655a      	str	r2, [r3, #84]	; 0x54

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2201      	movs	r2, #1
 8003b26:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Set the default CRYP phase */
  hcryp->Phase = CRYP_PHASE_READY;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 8003b30:	2300      	movs	r3, #0
}
 8003b32:	4618      	mov	r0, r3
 8003b34:	3708      	adds	r7, #8
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bd80      	pop	{r7, pc}

08003b3a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003b3a:	b580      	push	{r7, lr}
 8003b3c:	b082      	sub	sp, #8
 8003b3e:	af00      	add	r7, sp, #0
 8003b40:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d101      	bne.n	8003b4c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	e014      	b.n	8003b76 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	791b      	ldrb	r3, [r3, #4]
 8003b50:	b2db      	uxtb	r3, r3
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d105      	bne.n	8003b62 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003b5c:	6878      	ldr	r0, [r7, #4]
 8003b5e:	f7fe fc71 	bl	8002444 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2202      	movs	r2, #2
 8003b66:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2201      	movs	r2, #1
 8003b72:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003b74:	2300      	movs	r3, #0
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	3708      	adds	r7, #8
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}

08003b7e <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003b7e:	b480      	push	{r7}
 8003b80:	b083      	sub	sp, #12
 8003b82:	af00      	add	r7, sp, #0
 8003b84:	6078      	str	r0, [r7, #4]
 8003b86:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	795b      	ldrb	r3, [r3, #5]
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	d101      	bne.n	8003b94 <HAL_DAC_Start+0x16>
 8003b90:	2302      	movs	r3, #2
 8003b92:	e040      	b.n	8003c16 <HAL_DAC_Start+0x98>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2201      	movs	r2, #1
 8003b98:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2202      	movs	r2, #2
 8003b9e:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	6819      	ldr	r1, [r3, #0]
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	f003 0310 	and.w	r3, r3, #16
 8003bac:	2201      	movs	r2, #1
 8003bae:	409a      	lsls	r2, r3
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	430a      	orrs	r2, r1
 8003bb6:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d10f      	bne.n	8003bde <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8003bc8:	2b3c      	cmp	r3, #60	; 0x3c
 8003bca:	d11d      	bne.n	8003c08 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	685a      	ldr	r2, [r3, #4]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f042 0201 	orr.w	r2, r2, #1
 8003bda:	605a      	str	r2, [r3, #4]
 8003bdc:	e014      	b.n	8003c08 <HAL_DAC_Start+0x8a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	f003 0310 	and.w	r3, r3, #16
 8003bee:	213c      	movs	r1, #60	; 0x3c
 8003bf0:	fa01 f303 	lsl.w	r3, r1, r3
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	d107      	bne.n	8003c08 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	685a      	ldr	r2, [r3, #4]
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f042 0202 	orr.w	r2, r2, #2
 8003c06:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2200      	movs	r2, #0
 8003c12:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003c14:	2300      	movs	r3, #0
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	370c      	adds	r7, #12
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c20:	4770      	bx	lr

08003c22 <HAL_DAC_Stop>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003c22:	b480      	push	{r7}
 8003c24:	b083      	sub	sp, #12
 8003c26:	af00      	add	r7, sp, #0
 8003c28:	6078      	str	r0, [r7, #4]
 8003c2a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	6819      	ldr	r1, [r3, #0]
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	f003 0310 	and.w	r3, r3, #16
 8003c38:	2201      	movs	r2, #1
 8003c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c3e:	43da      	mvns	r2, r3
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	400a      	ands	r2, r1
 8003c46:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003c4e:	2300      	movs	r3, #0
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	370c      	adds	r7, #12
 8003c54:	46bd      	mov	sp, r7
 8003c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5a:	4770      	bx	lr

08003c5c <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b082      	sub	sp, #8
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003c6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c72:	d120      	bne.n	8003cb6 <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c7a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003c7e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c82:	d118      	bne.n	8003cb6 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2204      	movs	r2, #4
 8003c88:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	691b      	ldr	r3, [r3, #16]
 8003c8e:	f043 0201 	orr.w	r2, r3, #1
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003c9e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681a      	ldr	r2, [r3, #0]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003cae:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8003cb0:	6878      	ldr	r0, [r7, #4]
 8003cb2:	f000 f852 	bl	8003d5a <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

#if defined(DAC_CHANNEL2_SUPPORT)
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003cc0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003cc4:	d120      	bne.n	8003d08 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ccc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003cd0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003cd4:	d118      	bne.n	8003d08 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2204      	movs	r2, #4
 8003cda:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	691b      	ldr	r3, [r3, #16]
 8003ce0:	f043 0202 	orr.w	r2, r3, #2
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8003cf0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8003d00:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8003d02:	6878      	ldr	r0, [r7, #4]
 8003d04:	f000 f882 	bl	8003e0c <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
}
 8003d08:	bf00      	nop
 8003d0a:	3708      	adds	r7, #8
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}

08003d10 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b087      	sub	sp, #28
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	60f8      	str	r0, [r7, #12]
 8003d18:	60b9      	str	r1, [r7, #8]
 8003d1a:	607a      	str	r2, [r7, #4]
 8003d1c:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8003d28:	68bb      	ldr	r3, [r7, #8]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d105      	bne.n	8003d3a <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8003d2e:	697a      	ldr	r2, [r7, #20]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	4413      	add	r3, r2
 8003d34:	3308      	adds	r3, #8
 8003d36:	617b      	str	r3, [r7, #20]
 8003d38:	e004      	b.n	8003d44 <HAL_DAC_SetValue+0x34>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8003d3a:	697a      	ldr	r2, [r7, #20]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	4413      	add	r3, r2
 8003d40:	3314      	adds	r3, #20
 8003d42:	617b      	str	r3, [r7, #20]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	461a      	mov	r2, r3
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8003d4c:	2300      	movs	r3, #0
}
 8003d4e:	4618      	mov	r0, r3
 8003d50:	371c      	adds	r7, #28
 8003d52:	46bd      	mov	sp, r7
 8003d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d58:	4770      	bx	lr

08003d5a <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003d5a:	b480      	push	{r7}
 8003d5c:	b083      	sub	sp, #12
 8003d5e:	af00      	add	r7, sp, #0
 8003d60:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8003d62:	bf00      	nop
 8003d64:	370c      	adds	r7, #12
 8003d66:	46bd      	mov	sp, r7
 8003d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6c:	4770      	bx	lr

08003d6e <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003d6e:	b480      	push	{r7}
 8003d70:	b087      	sub	sp, #28
 8003d72:	af00      	add	r7, sp, #0
 8003d74:	60f8      	str	r0, [r7, #12]
 8003d76:	60b9      	str	r1, [r7, #8]
 8003d78:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	795b      	ldrb	r3, [r3, #5]
 8003d7e:	2b01      	cmp	r3, #1
 8003d80:	d101      	bne.n	8003d86 <HAL_DAC_ConfigChannel+0x18>
 8003d82:	2302      	movs	r3, #2
 8003d84:	e03c      	b.n	8003e00 <HAL_DAC_ConfigChannel+0x92>
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2201      	movs	r2, #1
 8003d8a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	2202      	movs	r2, #2
 8003d90:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	f003 0310 	and.w	r3, r3, #16
 8003da0:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003da4:	fa02 f303 	lsl.w	r3, r2, r3
 8003da8:	43db      	mvns	r3, r3
 8003daa:	697a      	ldr	r2, [r7, #20]
 8003dac:	4013      	ands	r3, r2
 8003dae:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	681a      	ldr	r2, [r3, #0]
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	4313      	orrs	r3, r2
 8003dba:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	f003 0310 	and.w	r3, r3, #16
 8003dc2:	693a      	ldr	r2, [r7, #16]
 8003dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc8:	697a      	ldr	r2, [r7, #20]
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	697a      	ldr	r2, [r7, #20]
 8003dd4:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	6819      	ldr	r1, [r3, #0]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	f003 0310 	and.w	r3, r3, #16
 8003de2:	22c0      	movs	r2, #192	; 0xc0
 8003de4:	fa02 f303 	lsl.w	r3, r2, r3
 8003de8:	43da      	mvns	r2, r3
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	400a      	ands	r2, r1
 8003df0:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2201      	movs	r2, #1
 8003df6:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003dfe:	2300      	movs	r3, #0
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	371c      	adds	r7, #28
 8003e04:	46bd      	mov	sp, r7
 8003e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0a:	4770      	bx	lr

08003e0c <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b083      	sub	sp, #12
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8003e14:	bf00      	nop
 8003e16:	370c      	adds	r7, #12
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1e:	4770      	bx	lr

08003e20 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003e20:	b480      	push	{r7}
 8003e22:	b083      	sub	sp, #12
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e2e:	b2db      	uxtb	r3, r3
 8003e30:	2b02      	cmp	r3, #2
 8003e32:	d004      	beq.n	8003e3e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2280      	movs	r2, #128	; 0x80
 8003e38:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e00c      	b.n	8003e58 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2205      	movs	r2, #5
 8003e42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	681a      	ldr	r2, [r3, #0]
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f022 0201 	bic.w	r2, r2, #1
 8003e54:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003e56:	2300      	movs	r3, #0
}
 8003e58:	4618      	mov	r0, r3
 8003e5a:	370c      	adds	r7, #12
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e62:	4770      	bx	lr

08003e64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b089      	sub	sp, #36	; 0x24
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
 8003e6c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003e72:	2300      	movs	r3, #0
 8003e74:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003e76:	2300      	movs	r3, #0
 8003e78:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	61fb      	str	r3, [r7, #28]
 8003e7e:	e16b      	b.n	8004158 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003e80:	2201      	movs	r2, #1
 8003e82:	69fb      	ldr	r3, [r7, #28]
 8003e84:	fa02 f303 	lsl.w	r3, r2, r3
 8003e88:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	697a      	ldr	r2, [r7, #20]
 8003e90:	4013      	ands	r3, r2
 8003e92:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003e94:	693a      	ldr	r2, [r7, #16]
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	429a      	cmp	r2, r3
 8003e9a:	f040 815a 	bne.w	8004152 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	f003 0303 	and.w	r3, r3, #3
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	d005      	beq.n	8003eb6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003eb2:	2b02      	cmp	r3, #2
 8003eb4:	d130      	bne.n	8003f18 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	689b      	ldr	r3, [r3, #8]
 8003eba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003ebc:	69fb      	ldr	r3, [r7, #28]
 8003ebe:	005b      	lsls	r3, r3, #1
 8003ec0:	2203      	movs	r2, #3
 8003ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec6:	43db      	mvns	r3, r3
 8003ec8:	69ba      	ldr	r2, [r7, #24]
 8003eca:	4013      	ands	r3, r2
 8003ecc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	68da      	ldr	r2, [r3, #12]
 8003ed2:	69fb      	ldr	r3, [r7, #28]
 8003ed4:	005b      	lsls	r3, r3, #1
 8003ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eda:	69ba      	ldr	r2, [r7, #24]
 8003edc:	4313      	orrs	r3, r2
 8003ede:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	69ba      	ldr	r2, [r7, #24]
 8003ee4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003eec:	2201      	movs	r2, #1
 8003eee:	69fb      	ldr	r3, [r7, #28]
 8003ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef4:	43db      	mvns	r3, r3
 8003ef6:	69ba      	ldr	r2, [r7, #24]
 8003ef8:	4013      	ands	r3, r2
 8003efa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	091b      	lsrs	r3, r3, #4
 8003f02:	f003 0201 	and.w	r2, r3, #1
 8003f06:	69fb      	ldr	r3, [r7, #28]
 8003f08:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0c:	69ba      	ldr	r2, [r7, #24]
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	69ba      	ldr	r2, [r7, #24]
 8003f16:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	f003 0303 	and.w	r3, r3, #3
 8003f20:	2b03      	cmp	r3, #3
 8003f22:	d017      	beq.n	8003f54 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	68db      	ldr	r3, [r3, #12]
 8003f28:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003f2a:	69fb      	ldr	r3, [r7, #28]
 8003f2c:	005b      	lsls	r3, r3, #1
 8003f2e:	2203      	movs	r2, #3
 8003f30:	fa02 f303 	lsl.w	r3, r2, r3
 8003f34:	43db      	mvns	r3, r3
 8003f36:	69ba      	ldr	r2, [r7, #24]
 8003f38:	4013      	ands	r3, r2
 8003f3a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	689a      	ldr	r2, [r3, #8]
 8003f40:	69fb      	ldr	r3, [r7, #28]
 8003f42:	005b      	lsls	r3, r3, #1
 8003f44:	fa02 f303 	lsl.w	r3, r2, r3
 8003f48:	69ba      	ldr	r2, [r7, #24]
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	69ba      	ldr	r2, [r7, #24]
 8003f52:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	f003 0303 	and.w	r3, r3, #3
 8003f5c:	2b02      	cmp	r3, #2
 8003f5e:	d123      	bne.n	8003fa8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003f60:	69fb      	ldr	r3, [r7, #28]
 8003f62:	08da      	lsrs	r2, r3, #3
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	3208      	adds	r2, #8
 8003f68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f6e:	69fb      	ldr	r3, [r7, #28]
 8003f70:	f003 0307 	and.w	r3, r3, #7
 8003f74:	009b      	lsls	r3, r3, #2
 8003f76:	220f      	movs	r2, #15
 8003f78:	fa02 f303 	lsl.w	r3, r2, r3
 8003f7c:	43db      	mvns	r3, r3
 8003f7e:	69ba      	ldr	r2, [r7, #24]
 8003f80:	4013      	ands	r3, r2
 8003f82:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	691a      	ldr	r2, [r3, #16]
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	f003 0307 	and.w	r3, r3, #7
 8003f8e:	009b      	lsls	r3, r3, #2
 8003f90:	fa02 f303 	lsl.w	r3, r2, r3
 8003f94:	69ba      	ldr	r2, [r7, #24]
 8003f96:	4313      	orrs	r3, r2
 8003f98:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003f9a:	69fb      	ldr	r3, [r7, #28]
 8003f9c:	08da      	lsrs	r2, r3, #3
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	3208      	adds	r2, #8
 8003fa2:	69b9      	ldr	r1, [r7, #24]
 8003fa4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003fae:	69fb      	ldr	r3, [r7, #28]
 8003fb0:	005b      	lsls	r3, r3, #1
 8003fb2:	2203      	movs	r2, #3
 8003fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb8:	43db      	mvns	r3, r3
 8003fba:	69ba      	ldr	r2, [r7, #24]
 8003fbc:	4013      	ands	r3, r2
 8003fbe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	f003 0203 	and.w	r2, r3, #3
 8003fc8:	69fb      	ldr	r3, [r7, #28]
 8003fca:	005b      	lsls	r3, r3, #1
 8003fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd0:	69ba      	ldr	r2, [r7, #24]
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	69ba      	ldr	r2, [r7, #24]
 8003fda:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	f000 80b4 	beq.w	8004152 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fea:	2300      	movs	r3, #0
 8003fec:	60fb      	str	r3, [r7, #12]
 8003fee:	4b60      	ldr	r3, [pc, #384]	; (8004170 <HAL_GPIO_Init+0x30c>)
 8003ff0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ff2:	4a5f      	ldr	r2, [pc, #380]	; (8004170 <HAL_GPIO_Init+0x30c>)
 8003ff4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ff8:	6453      	str	r3, [r2, #68]	; 0x44
 8003ffa:	4b5d      	ldr	r3, [pc, #372]	; (8004170 <HAL_GPIO_Init+0x30c>)
 8003ffc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ffe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004002:	60fb      	str	r3, [r7, #12]
 8004004:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004006:	4a5b      	ldr	r2, [pc, #364]	; (8004174 <HAL_GPIO_Init+0x310>)
 8004008:	69fb      	ldr	r3, [r7, #28]
 800400a:	089b      	lsrs	r3, r3, #2
 800400c:	3302      	adds	r3, #2
 800400e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004012:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004014:	69fb      	ldr	r3, [r7, #28]
 8004016:	f003 0303 	and.w	r3, r3, #3
 800401a:	009b      	lsls	r3, r3, #2
 800401c:	220f      	movs	r2, #15
 800401e:	fa02 f303 	lsl.w	r3, r2, r3
 8004022:	43db      	mvns	r3, r3
 8004024:	69ba      	ldr	r2, [r7, #24]
 8004026:	4013      	ands	r3, r2
 8004028:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	4a52      	ldr	r2, [pc, #328]	; (8004178 <HAL_GPIO_Init+0x314>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d02b      	beq.n	800408a <HAL_GPIO_Init+0x226>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	4a51      	ldr	r2, [pc, #324]	; (800417c <HAL_GPIO_Init+0x318>)
 8004036:	4293      	cmp	r3, r2
 8004038:	d025      	beq.n	8004086 <HAL_GPIO_Init+0x222>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	4a50      	ldr	r2, [pc, #320]	; (8004180 <HAL_GPIO_Init+0x31c>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d01f      	beq.n	8004082 <HAL_GPIO_Init+0x21e>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	4a4f      	ldr	r2, [pc, #316]	; (8004184 <HAL_GPIO_Init+0x320>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d019      	beq.n	800407e <HAL_GPIO_Init+0x21a>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	4a4e      	ldr	r2, [pc, #312]	; (8004188 <HAL_GPIO_Init+0x324>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d013      	beq.n	800407a <HAL_GPIO_Init+0x216>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	4a4d      	ldr	r2, [pc, #308]	; (800418c <HAL_GPIO_Init+0x328>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d00d      	beq.n	8004076 <HAL_GPIO_Init+0x212>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	4a4c      	ldr	r2, [pc, #304]	; (8004190 <HAL_GPIO_Init+0x32c>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d007      	beq.n	8004072 <HAL_GPIO_Init+0x20e>
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	4a4b      	ldr	r2, [pc, #300]	; (8004194 <HAL_GPIO_Init+0x330>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d101      	bne.n	800406e <HAL_GPIO_Init+0x20a>
 800406a:	2307      	movs	r3, #7
 800406c:	e00e      	b.n	800408c <HAL_GPIO_Init+0x228>
 800406e:	2308      	movs	r3, #8
 8004070:	e00c      	b.n	800408c <HAL_GPIO_Init+0x228>
 8004072:	2306      	movs	r3, #6
 8004074:	e00a      	b.n	800408c <HAL_GPIO_Init+0x228>
 8004076:	2305      	movs	r3, #5
 8004078:	e008      	b.n	800408c <HAL_GPIO_Init+0x228>
 800407a:	2304      	movs	r3, #4
 800407c:	e006      	b.n	800408c <HAL_GPIO_Init+0x228>
 800407e:	2303      	movs	r3, #3
 8004080:	e004      	b.n	800408c <HAL_GPIO_Init+0x228>
 8004082:	2302      	movs	r3, #2
 8004084:	e002      	b.n	800408c <HAL_GPIO_Init+0x228>
 8004086:	2301      	movs	r3, #1
 8004088:	e000      	b.n	800408c <HAL_GPIO_Init+0x228>
 800408a:	2300      	movs	r3, #0
 800408c:	69fa      	ldr	r2, [r7, #28]
 800408e:	f002 0203 	and.w	r2, r2, #3
 8004092:	0092      	lsls	r2, r2, #2
 8004094:	4093      	lsls	r3, r2
 8004096:	69ba      	ldr	r2, [r7, #24]
 8004098:	4313      	orrs	r3, r2
 800409a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800409c:	4935      	ldr	r1, [pc, #212]	; (8004174 <HAL_GPIO_Init+0x310>)
 800409e:	69fb      	ldr	r3, [r7, #28]
 80040a0:	089b      	lsrs	r3, r3, #2
 80040a2:	3302      	adds	r3, #2
 80040a4:	69ba      	ldr	r2, [r7, #24]
 80040a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80040aa:	4b3b      	ldr	r3, [pc, #236]	; (8004198 <HAL_GPIO_Init+0x334>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040b0:	693b      	ldr	r3, [r7, #16]
 80040b2:	43db      	mvns	r3, r3
 80040b4:	69ba      	ldr	r2, [r7, #24]
 80040b6:	4013      	ands	r3, r2
 80040b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d003      	beq.n	80040ce <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80040c6:	69ba      	ldr	r2, [r7, #24]
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	4313      	orrs	r3, r2
 80040cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80040ce:	4a32      	ldr	r2, [pc, #200]	; (8004198 <HAL_GPIO_Init+0x334>)
 80040d0:	69bb      	ldr	r3, [r7, #24]
 80040d2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80040d4:	4b30      	ldr	r3, [pc, #192]	; (8004198 <HAL_GPIO_Init+0x334>)
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040da:	693b      	ldr	r3, [r7, #16]
 80040dc:	43db      	mvns	r3, r3
 80040de:	69ba      	ldr	r2, [r7, #24]
 80040e0:	4013      	ands	r3, r2
 80040e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d003      	beq.n	80040f8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80040f0:	69ba      	ldr	r2, [r7, #24]
 80040f2:	693b      	ldr	r3, [r7, #16]
 80040f4:	4313      	orrs	r3, r2
 80040f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80040f8:	4a27      	ldr	r2, [pc, #156]	; (8004198 <HAL_GPIO_Init+0x334>)
 80040fa:	69bb      	ldr	r3, [r7, #24]
 80040fc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80040fe:	4b26      	ldr	r3, [pc, #152]	; (8004198 <HAL_GPIO_Init+0x334>)
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004104:	693b      	ldr	r3, [r7, #16]
 8004106:	43db      	mvns	r3, r3
 8004108:	69ba      	ldr	r2, [r7, #24]
 800410a:	4013      	ands	r3, r2
 800410c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004116:	2b00      	cmp	r3, #0
 8004118:	d003      	beq.n	8004122 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800411a:	69ba      	ldr	r2, [r7, #24]
 800411c:	693b      	ldr	r3, [r7, #16]
 800411e:	4313      	orrs	r3, r2
 8004120:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004122:	4a1d      	ldr	r2, [pc, #116]	; (8004198 <HAL_GPIO_Init+0x334>)
 8004124:	69bb      	ldr	r3, [r7, #24]
 8004126:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004128:	4b1b      	ldr	r3, [pc, #108]	; (8004198 <HAL_GPIO_Init+0x334>)
 800412a:	68db      	ldr	r3, [r3, #12]
 800412c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	43db      	mvns	r3, r3
 8004132:	69ba      	ldr	r2, [r7, #24]
 8004134:	4013      	ands	r3, r2
 8004136:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004140:	2b00      	cmp	r3, #0
 8004142:	d003      	beq.n	800414c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004144:	69ba      	ldr	r2, [r7, #24]
 8004146:	693b      	ldr	r3, [r7, #16]
 8004148:	4313      	orrs	r3, r2
 800414a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800414c:	4a12      	ldr	r2, [pc, #72]	; (8004198 <HAL_GPIO_Init+0x334>)
 800414e:	69bb      	ldr	r3, [r7, #24]
 8004150:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004152:	69fb      	ldr	r3, [r7, #28]
 8004154:	3301      	adds	r3, #1
 8004156:	61fb      	str	r3, [r7, #28]
 8004158:	69fb      	ldr	r3, [r7, #28]
 800415a:	2b0f      	cmp	r3, #15
 800415c:	f67f ae90 	bls.w	8003e80 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004160:	bf00      	nop
 8004162:	bf00      	nop
 8004164:	3724      	adds	r7, #36	; 0x24
 8004166:	46bd      	mov	sp, r7
 8004168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416c:	4770      	bx	lr
 800416e:	bf00      	nop
 8004170:	40023800 	.word	0x40023800
 8004174:	40013800 	.word	0x40013800
 8004178:	40020000 	.word	0x40020000
 800417c:	40020400 	.word	0x40020400
 8004180:	40020800 	.word	0x40020800
 8004184:	40020c00 	.word	0x40020c00
 8004188:	40021000 	.word	0x40021000
 800418c:	40021400 	.word	0x40021400
 8004190:	40021800 	.word	0x40021800
 8004194:	40021c00 	.word	0x40021c00
 8004198:	40013c00 	.word	0x40013c00

0800419c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800419c:	b480      	push	{r7}
 800419e:	b085      	sub	sp, #20
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
 80041a4:	460b      	mov	r3, r1
 80041a6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	691a      	ldr	r2, [r3, #16]
 80041ac:	887b      	ldrh	r3, [r7, #2]
 80041ae:	4013      	ands	r3, r2
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d002      	beq.n	80041ba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80041b4:	2301      	movs	r3, #1
 80041b6:	73fb      	strb	r3, [r7, #15]
 80041b8:	e001      	b.n	80041be <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80041ba:	2300      	movs	r3, #0
 80041bc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80041be:	7bfb      	ldrb	r3, [r7, #15]
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	3714      	adds	r7, #20
 80041c4:	46bd      	mov	sp, r7
 80041c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ca:	4770      	bx	lr

080041cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80041cc:	b480      	push	{r7}
 80041ce:	b083      	sub	sp, #12
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
 80041d4:	460b      	mov	r3, r1
 80041d6:	807b      	strh	r3, [r7, #2]
 80041d8:	4613      	mov	r3, r2
 80041da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80041dc:	787b      	ldrb	r3, [r7, #1]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d003      	beq.n	80041ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80041e2:	887a      	ldrh	r2, [r7, #2]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80041e8:	e003      	b.n	80041f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80041ea:	887b      	ldrh	r3, [r7, #2]
 80041ec:	041a      	lsls	r2, r3, #16
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	619a      	str	r2, [r3, #24]
}
 80041f2:	bf00      	nop
 80041f4:	370c      	adds	r7, #12
 80041f6:	46bd      	mov	sp, r7
 80041f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fc:	4770      	bx	lr
	...

08004200 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b082      	sub	sp, #8
 8004204:	af00      	add	r7, sp, #0
 8004206:	4603      	mov	r3, r0
 8004208:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800420a:	4b08      	ldr	r3, [pc, #32]	; (800422c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800420c:	695a      	ldr	r2, [r3, #20]
 800420e:	88fb      	ldrh	r3, [r7, #6]
 8004210:	4013      	ands	r3, r2
 8004212:	2b00      	cmp	r3, #0
 8004214:	d006      	beq.n	8004224 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004216:	4a05      	ldr	r2, [pc, #20]	; (800422c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004218:	88fb      	ldrh	r3, [r7, #6]
 800421a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800421c:	88fb      	ldrh	r3, [r7, #6]
 800421e:	4618      	mov	r0, r3
 8004220:	f7fd fb92 	bl	8001948 <HAL_GPIO_EXTI_Callback>
  }
}
 8004224:	bf00      	nop
 8004226:	3708      	adds	r7, #8
 8004228:	46bd      	mov	sp, r7
 800422a:	bd80      	pop	{r7, pc}
 800422c:	40013c00 	.word	0x40013c00

08004230 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b084      	sub	sp, #16
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d101      	bne.n	8004242 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	e12b      	b.n	800449a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004248:	b2db      	uxtb	r3, r3
 800424a:	2b00      	cmp	r3, #0
 800424c:	d106      	bne.n	800425c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2200      	movs	r2, #0
 8004252:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f7fe f940 	bl	80024dc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2224      	movs	r2, #36	; 0x24
 8004260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	681a      	ldr	r2, [r3, #0]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f022 0201 	bic.w	r2, r2, #1
 8004272:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	681a      	ldr	r2, [r3, #0]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004282:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	681a      	ldr	r2, [r3, #0]
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004292:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004294:	f001 fed4 	bl	8006040 <HAL_RCC_GetPCLK1Freq>
 8004298:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	4a81      	ldr	r2, [pc, #516]	; (80044a4 <HAL_I2C_Init+0x274>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d807      	bhi.n	80042b4 <HAL_I2C_Init+0x84>
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	4a80      	ldr	r2, [pc, #512]	; (80044a8 <HAL_I2C_Init+0x278>)
 80042a8:	4293      	cmp	r3, r2
 80042aa:	bf94      	ite	ls
 80042ac:	2301      	movls	r3, #1
 80042ae:	2300      	movhi	r3, #0
 80042b0:	b2db      	uxtb	r3, r3
 80042b2:	e006      	b.n	80042c2 <HAL_I2C_Init+0x92>
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	4a7d      	ldr	r2, [pc, #500]	; (80044ac <HAL_I2C_Init+0x27c>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	bf94      	ite	ls
 80042bc:	2301      	movls	r3, #1
 80042be:	2300      	movhi	r3, #0
 80042c0:	b2db      	uxtb	r3, r3
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d001      	beq.n	80042ca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	e0e7      	b.n	800449a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	4a78      	ldr	r2, [pc, #480]	; (80044b0 <HAL_I2C_Init+0x280>)
 80042ce:	fba2 2303 	umull	r2, r3, r2, r3
 80042d2:	0c9b      	lsrs	r3, r3, #18
 80042d4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	68ba      	ldr	r2, [r7, #8]
 80042e6:	430a      	orrs	r2, r1
 80042e8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	6a1b      	ldr	r3, [r3, #32]
 80042f0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	4a6a      	ldr	r2, [pc, #424]	; (80044a4 <HAL_I2C_Init+0x274>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d802      	bhi.n	8004304 <HAL_I2C_Init+0xd4>
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	3301      	adds	r3, #1
 8004302:	e009      	b.n	8004318 <HAL_I2C_Init+0xe8>
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800430a:	fb02 f303 	mul.w	r3, r2, r3
 800430e:	4a69      	ldr	r2, [pc, #420]	; (80044b4 <HAL_I2C_Init+0x284>)
 8004310:	fba2 2303 	umull	r2, r3, r2, r3
 8004314:	099b      	lsrs	r3, r3, #6
 8004316:	3301      	adds	r3, #1
 8004318:	687a      	ldr	r2, [r7, #4]
 800431a:	6812      	ldr	r2, [r2, #0]
 800431c:	430b      	orrs	r3, r1
 800431e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	69db      	ldr	r3, [r3, #28]
 8004326:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800432a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	495c      	ldr	r1, [pc, #368]	; (80044a4 <HAL_I2C_Init+0x274>)
 8004334:	428b      	cmp	r3, r1
 8004336:	d819      	bhi.n	800436c <HAL_I2C_Init+0x13c>
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	1e59      	subs	r1, r3, #1
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	005b      	lsls	r3, r3, #1
 8004342:	fbb1 f3f3 	udiv	r3, r1, r3
 8004346:	1c59      	adds	r1, r3, #1
 8004348:	f640 73fc 	movw	r3, #4092	; 0xffc
 800434c:	400b      	ands	r3, r1
 800434e:	2b00      	cmp	r3, #0
 8004350:	d00a      	beq.n	8004368 <HAL_I2C_Init+0x138>
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	1e59      	subs	r1, r3, #1
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	005b      	lsls	r3, r3, #1
 800435c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004360:	3301      	adds	r3, #1
 8004362:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004366:	e051      	b.n	800440c <HAL_I2C_Init+0x1dc>
 8004368:	2304      	movs	r3, #4
 800436a:	e04f      	b.n	800440c <HAL_I2C_Init+0x1dc>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	689b      	ldr	r3, [r3, #8]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d111      	bne.n	8004398 <HAL_I2C_Init+0x168>
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	1e58      	subs	r0, r3, #1
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6859      	ldr	r1, [r3, #4]
 800437c:	460b      	mov	r3, r1
 800437e:	005b      	lsls	r3, r3, #1
 8004380:	440b      	add	r3, r1
 8004382:	fbb0 f3f3 	udiv	r3, r0, r3
 8004386:	3301      	adds	r3, #1
 8004388:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800438c:	2b00      	cmp	r3, #0
 800438e:	bf0c      	ite	eq
 8004390:	2301      	moveq	r3, #1
 8004392:	2300      	movne	r3, #0
 8004394:	b2db      	uxtb	r3, r3
 8004396:	e012      	b.n	80043be <HAL_I2C_Init+0x18e>
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	1e58      	subs	r0, r3, #1
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6859      	ldr	r1, [r3, #4]
 80043a0:	460b      	mov	r3, r1
 80043a2:	009b      	lsls	r3, r3, #2
 80043a4:	440b      	add	r3, r1
 80043a6:	0099      	lsls	r1, r3, #2
 80043a8:	440b      	add	r3, r1
 80043aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80043ae:	3301      	adds	r3, #1
 80043b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	bf0c      	ite	eq
 80043b8:	2301      	moveq	r3, #1
 80043ba:	2300      	movne	r3, #0
 80043bc:	b2db      	uxtb	r3, r3
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d001      	beq.n	80043c6 <HAL_I2C_Init+0x196>
 80043c2:	2301      	movs	r3, #1
 80043c4:	e022      	b.n	800440c <HAL_I2C_Init+0x1dc>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d10e      	bne.n	80043ec <HAL_I2C_Init+0x1bc>
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	1e58      	subs	r0, r3, #1
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6859      	ldr	r1, [r3, #4]
 80043d6:	460b      	mov	r3, r1
 80043d8:	005b      	lsls	r3, r3, #1
 80043da:	440b      	add	r3, r1
 80043dc:	fbb0 f3f3 	udiv	r3, r0, r3
 80043e0:	3301      	adds	r3, #1
 80043e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80043ea:	e00f      	b.n	800440c <HAL_I2C_Init+0x1dc>
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	1e58      	subs	r0, r3, #1
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6859      	ldr	r1, [r3, #4]
 80043f4:	460b      	mov	r3, r1
 80043f6:	009b      	lsls	r3, r3, #2
 80043f8:	440b      	add	r3, r1
 80043fa:	0099      	lsls	r1, r3, #2
 80043fc:	440b      	add	r3, r1
 80043fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8004402:	3301      	adds	r3, #1
 8004404:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004408:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800440c:	6879      	ldr	r1, [r7, #4]
 800440e:	6809      	ldr	r1, [r1, #0]
 8004410:	4313      	orrs	r3, r2
 8004412:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	69da      	ldr	r2, [r3, #28]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6a1b      	ldr	r3, [r3, #32]
 8004426:	431a      	orrs	r2, r3
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	430a      	orrs	r2, r1
 800442e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	689b      	ldr	r3, [r3, #8]
 8004436:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800443a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800443e:	687a      	ldr	r2, [r7, #4]
 8004440:	6911      	ldr	r1, [r2, #16]
 8004442:	687a      	ldr	r2, [r7, #4]
 8004444:	68d2      	ldr	r2, [r2, #12]
 8004446:	4311      	orrs	r1, r2
 8004448:	687a      	ldr	r2, [r7, #4]
 800444a:	6812      	ldr	r2, [r2, #0]
 800444c:	430b      	orrs	r3, r1
 800444e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	68db      	ldr	r3, [r3, #12]
 8004456:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	695a      	ldr	r2, [r3, #20]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	699b      	ldr	r3, [r3, #24]
 8004462:	431a      	orrs	r2, r3
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	430a      	orrs	r2, r1
 800446a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	681a      	ldr	r2, [r3, #0]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f042 0201 	orr.w	r2, r2, #1
 800447a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2200      	movs	r2, #0
 8004480:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2220      	movs	r2, #32
 8004486:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2200      	movs	r2, #0
 800448e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2200      	movs	r2, #0
 8004494:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004498:	2300      	movs	r3, #0
}
 800449a:	4618      	mov	r0, r3
 800449c:	3710      	adds	r7, #16
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}
 80044a2:	bf00      	nop
 80044a4:	000186a0 	.word	0x000186a0
 80044a8:	001e847f 	.word	0x001e847f
 80044ac:	003d08ff 	.word	0x003d08ff
 80044b0:	431bde83 	.word	0x431bde83
 80044b4:	10624dd3 	.word	0x10624dd3

080044b8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80044b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044ba:	b08f      	sub	sp, #60	; 0x3c
 80044bc:	af0a      	add	r7, sp, #40	; 0x28
 80044be:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d101      	bne.n	80044ca <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80044c6:	2301      	movs	r3, #1
 80044c8:	e10f      	b.n	80046ea <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d106      	bne.n	80044ea <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2200      	movs	r2, #0
 80044e0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80044e4:	6878      	ldr	r0, [r7, #4]
 80044e6:	f008 fa77 	bl	800c9d8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2203      	movs	r2, #3
 80044ee:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d102      	bne.n	8004504 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2200      	movs	r2, #0
 8004502:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4618      	mov	r0, r3
 800450a:	f005 f92c 	bl	8009766 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	603b      	str	r3, [r7, #0]
 8004514:	687e      	ldr	r6, [r7, #4]
 8004516:	466d      	mov	r5, sp
 8004518:	f106 0410 	add.w	r4, r6, #16
 800451c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800451e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004520:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004522:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004524:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004528:	e885 0003 	stmia.w	r5, {r0, r1}
 800452c:	1d33      	adds	r3, r6, #4
 800452e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004530:	6838      	ldr	r0, [r7, #0]
 8004532:	f005 f803 	bl	800953c <USB_CoreInit>
 8004536:	4603      	mov	r3, r0
 8004538:	2b00      	cmp	r3, #0
 800453a:	d005      	beq.n	8004548 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2202      	movs	r2, #2
 8004540:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004544:	2301      	movs	r3, #1
 8004546:	e0d0      	b.n	80046ea <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	2100      	movs	r1, #0
 800454e:	4618      	mov	r0, r3
 8004550:	f005 f91a 	bl	8009788 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004554:	2300      	movs	r3, #0
 8004556:	73fb      	strb	r3, [r7, #15]
 8004558:	e04a      	b.n	80045f0 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800455a:	7bfa      	ldrb	r2, [r7, #15]
 800455c:	6879      	ldr	r1, [r7, #4]
 800455e:	4613      	mov	r3, r2
 8004560:	00db      	lsls	r3, r3, #3
 8004562:	1a9b      	subs	r3, r3, r2
 8004564:	009b      	lsls	r3, r3, #2
 8004566:	440b      	add	r3, r1
 8004568:	333d      	adds	r3, #61	; 0x3d
 800456a:	2201      	movs	r2, #1
 800456c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800456e:	7bfa      	ldrb	r2, [r7, #15]
 8004570:	6879      	ldr	r1, [r7, #4]
 8004572:	4613      	mov	r3, r2
 8004574:	00db      	lsls	r3, r3, #3
 8004576:	1a9b      	subs	r3, r3, r2
 8004578:	009b      	lsls	r3, r3, #2
 800457a:	440b      	add	r3, r1
 800457c:	333c      	adds	r3, #60	; 0x3c
 800457e:	7bfa      	ldrb	r2, [r7, #15]
 8004580:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004582:	7bfa      	ldrb	r2, [r7, #15]
 8004584:	7bfb      	ldrb	r3, [r7, #15]
 8004586:	b298      	uxth	r0, r3
 8004588:	6879      	ldr	r1, [r7, #4]
 800458a:	4613      	mov	r3, r2
 800458c:	00db      	lsls	r3, r3, #3
 800458e:	1a9b      	subs	r3, r3, r2
 8004590:	009b      	lsls	r3, r3, #2
 8004592:	440b      	add	r3, r1
 8004594:	3342      	adds	r3, #66	; 0x42
 8004596:	4602      	mov	r2, r0
 8004598:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800459a:	7bfa      	ldrb	r2, [r7, #15]
 800459c:	6879      	ldr	r1, [r7, #4]
 800459e:	4613      	mov	r3, r2
 80045a0:	00db      	lsls	r3, r3, #3
 80045a2:	1a9b      	subs	r3, r3, r2
 80045a4:	009b      	lsls	r3, r3, #2
 80045a6:	440b      	add	r3, r1
 80045a8:	333f      	adds	r3, #63	; 0x3f
 80045aa:	2200      	movs	r2, #0
 80045ac:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80045ae:	7bfa      	ldrb	r2, [r7, #15]
 80045b0:	6879      	ldr	r1, [r7, #4]
 80045b2:	4613      	mov	r3, r2
 80045b4:	00db      	lsls	r3, r3, #3
 80045b6:	1a9b      	subs	r3, r3, r2
 80045b8:	009b      	lsls	r3, r3, #2
 80045ba:	440b      	add	r3, r1
 80045bc:	3344      	adds	r3, #68	; 0x44
 80045be:	2200      	movs	r2, #0
 80045c0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80045c2:	7bfa      	ldrb	r2, [r7, #15]
 80045c4:	6879      	ldr	r1, [r7, #4]
 80045c6:	4613      	mov	r3, r2
 80045c8:	00db      	lsls	r3, r3, #3
 80045ca:	1a9b      	subs	r3, r3, r2
 80045cc:	009b      	lsls	r3, r3, #2
 80045ce:	440b      	add	r3, r1
 80045d0:	3348      	adds	r3, #72	; 0x48
 80045d2:	2200      	movs	r2, #0
 80045d4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80045d6:	7bfa      	ldrb	r2, [r7, #15]
 80045d8:	6879      	ldr	r1, [r7, #4]
 80045da:	4613      	mov	r3, r2
 80045dc:	00db      	lsls	r3, r3, #3
 80045de:	1a9b      	subs	r3, r3, r2
 80045e0:	009b      	lsls	r3, r3, #2
 80045e2:	440b      	add	r3, r1
 80045e4:	3350      	adds	r3, #80	; 0x50
 80045e6:	2200      	movs	r2, #0
 80045e8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80045ea:	7bfb      	ldrb	r3, [r7, #15]
 80045ec:	3301      	adds	r3, #1
 80045ee:	73fb      	strb	r3, [r7, #15]
 80045f0:	7bfa      	ldrb	r2, [r7, #15]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	429a      	cmp	r2, r3
 80045f8:	d3af      	bcc.n	800455a <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80045fa:	2300      	movs	r3, #0
 80045fc:	73fb      	strb	r3, [r7, #15]
 80045fe:	e044      	b.n	800468a <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004600:	7bfa      	ldrb	r2, [r7, #15]
 8004602:	6879      	ldr	r1, [r7, #4]
 8004604:	4613      	mov	r3, r2
 8004606:	00db      	lsls	r3, r3, #3
 8004608:	1a9b      	subs	r3, r3, r2
 800460a:	009b      	lsls	r3, r3, #2
 800460c:	440b      	add	r3, r1
 800460e:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8004612:	2200      	movs	r2, #0
 8004614:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004616:	7bfa      	ldrb	r2, [r7, #15]
 8004618:	6879      	ldr	r1, [r7, #4]
 800461a:	4613      	mov	r3, r2
 800461c:	00db      	lsls	r3, r3, #3
 800461e:	1a9b      	subs	r3, r3, r2
 8004620:	009b      	lsls	r3, r3, #2
 8004622:	440b      	add	r3, r1
 8004624:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8004628:	7bfa      	ldrb	r2, [r7, #15]
 800462a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800462c:	7bfa      	ldrb	r2, [r7, #15]
 800462e:	6879      	ldr	r1, [r7, #4]
 8004630:	4613      	mov	r3, r2
 8004632:	00db      	lsls	r3, r3, #3
 8004634:	1a9b      	subs	r3, r3, r2
 8004636:	009b      	lsls	r3, r3, #2
 8004638:	440b      	add	r3, r1
 800463a:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800463e:	2200      	movs	r2, #0
 8004640:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004642:	7bfa      	ldrb	r2, [r7, #15]
 8004644:	6879      	ldr	r1, [r7, #4]
 8004646:	4613      	mov	r3, r2
 8004648:	00db      	lsls	r3, r3, #3
 800464a:	1a9b      	subs	r3, r3, r2
 800464c:	009b      	lsls	r3, r3, #2
 800464e:	440b      	add	r3, r1
 8004650:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004654:	2200      	movs	r2, #0
 8004656:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004658:	7bfa      	ldrb	r2, [r7, #15]
 800465a:	6879      	ldr	r1, [r7, #4]
 800465c:	4613      	mov	r3, r2
 800465e:	00db      	lsls	r3, r3, #3
 8004660:	1a9b      	subs	r3, r3, r2
 8004662:	009b      	lsls	r3, r3, #2
 8004664:	440b      	add	r3, r1
 8004666:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800466a:	2200      	movs	r2, #0
 800466c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800466e:	7bfa      	ldrb	r2, [r7, #15]
 8004670:	6879      	ldr	r1, [r7, #4]
 8004672:	4613      	mov	r3, r2
 8004674:	00db      	lsls	r3, r3, #3
 8004676:	1a9b      	subs	r3, r3, r2
 8004678:	009b      	lsls	r3, r3, #2
 800467a:	440b      	add	r3, r1
 800467c:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004680:	2200      	movs	r2, #0
 8004682:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004684:	7bfb      	ldrb	r3, [r7, #15]
 8004686:	3301      	adds	r3, #1
 8004688:	73fb      	strb	r3, [r7, #15]
 800468a:	7bfa      	ldrb	r2, [r7, #15]
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	429a      	cmp	r2, r3
 8004692:	d3b5      	bcc.n	8004600 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	603b      	str	r3, [r7, #0]
 800469a:	687e      	ldr	r6, [r7, #4]
 800469c:	466d      	mov	r5, sp
 800469e:	f106 0410 	add.w	r4, r6, #16
 80046a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80046a4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80046a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80046a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80046aa:	e894 0003 	ldmia.w	r4, {r0, r1}
 80046ae:	e885 0003 	stmia.w	r5, {r0, r1}
 80046b2:	1d33      	adds	r3, r6, #4
 80046b4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80046b6:	6838      	ldr	r0, [r7, #0]
 80046b8:	f005 f890 	bl	80097dc <USB_DevInit>
 80046bc:	4603      	mov	r3, r0
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d005      	beq.n	80046ce <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2202      	movs	r2, #2
 80046c6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	e00d      	b.n	80046ea <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2200      	movs	r2, #0
 80046d2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2201      	movs	r2, #1
 80046da:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4618      	mov	r0, r3
 80046e4:	f006 f8d8 	bl	800a898 <USB_DevDisconnect>

  return HAL_OK;
 80046e8:	2300      	movs	r3, #0
}
 80046ea:	4618      	mov	r0, r3
 80046ec:	3714      	adds	r7, #20
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080046f2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80046f2:	b580      	push	{r7, lr}
 80046f4:	b084      	sub	sp, #16
 80046f6:	af00      	add	r7, sp, #0
 80046f8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004706:	2b01      	cmp	r3, #1
 8004708:	d101      	bne.n	800470e <HAL_PCD_Start+0x1c>
 800470a:	2302      	movs	r3, #2
 800470c:	e020      	b.n	8004750 <HAL_PCD_Start+0x5e>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2201      	movs	r2, #1
 8004712:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800471a:	2b01      	cmp	r3, #1
 800471c:	d109      	bne.n	8004732 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8004722:	2b01      	cmp	r3, #1
 8004724:	d005      	beq.n	8004732 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800472a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4618      	mov	r0, r3
 8004738:	f005 f804 	bl	8009744 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4618      	mov	r0, r3
 8004742:	f006 f888 	bl	800a856 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2200      	movs	r2, #0
 800474a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800474e:	2300      	movs	r3, #0
}
 8004750:	4618      	mov	r0, r3
 8004752:	3710      	adds	r7, #16
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}

08004758 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004758:	b590      	push	{r4, r7, lr}
 800475a:	b08d      	sub	sp, #52	; 0x34
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004766:	6a3b      	ldr	r3, [r7, #32]
 8004768:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4618      	mov	r0, r3
 8004770:	f006 f946 	bl	800aa00 <USB_GetMode>
 8004774:	4603      	mov	r3, r0
 8004776:	2b00      	cmp	r3, #0
 8004778:	f040 839d 	bne.w	8004eb6 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4618      	mov	r0, r3
 8004782:	f006 f8aa 	bl	800a8da <USB_ReadInterrupts>
 8004786:	4603      	mov	r3, r0
 8004788:	2b00      	cmp	r3, #0
 800478a:	f000 8393 	beq.w	8004eb4 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4618      	mov	r0, r3
 8004794:	f006 f8a1 	bl	800a8da <USB_ReadInterrupts>
 8004798:	4603      	mov	r3, r0
 800479a:	f003 0302 	and.w	r3, r3, #2
 800479e:	2b02      	cmp	r3, #2
 80047a0:	d107      	bne.n	80047b2 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	695a      	ldr	r2, [r3, #20]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f002 0202 	and.w	r2, r2, #2
 80047b0:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4618      	mov	r0, r3
 80047b8:	f006 f88f 	bl	800a8da <USB_ReadInterrupts>
 80047bc:	4603      	mov	r3, r0
 80047be:	f003 0310 	and.w	r3, r3, #16
 80047c2:	2b10      	cmp	r3, #16
 80047c4:	d161      	bne.n	800488a <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	699a      	ldr	r2, [r3, #24]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f022 0210 	bic.w	r2, r2, #16
 80047d4:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 80047d6:	6a3b      	ldr	r3, [r7, #32]
 80047d8:	6a1b      	ldr	r3, [r3, #32]
 80047da:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80047dc:	69bb      	ldr	r3, [r7, #24]
 80047de:	f003 020f 	and.w	r2, r3, #15
 80047e2:	4613      	mov	r3, r2
 80047e4:	00db      	lsls	r3, r3, #3
 80047e6:	1a9b      	subs	r3, r3, r2
 80047e8:	009b      	lsls	r3, r3, #2
 80047ea:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80047ee:	687a      	ldr	r2, [r7, #4]
 80047f0:	4413      	add	r3, r2
 80047f2:	3304      	adds	r3, #4
 80047f4:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80047f6:	69bb      	ldr	r3, [r7, #24]
 80047f8:	0c5b      	lsrs	r3, r3, #17
 80047fa:	f003 030f 	and.w	r3, r3, #15
 80047fe:	2b02      	cmp	r3, #2
 8004800:	d124      	bne.n	800484c <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004802:	69ba      	ldr	r2, [r7, #24]
 8004804:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8004808:	4013      	ands	r3, r2
 800480a:	2b00      	cmp	r3, #0
 800480c:	d035      	beq.n	800487a <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800480e:	697b      	ldr	r3, [r7, #20]
 8004810:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004812:	69bb      	ldr	r3, [r7, #24]
 8004814:	091b      	lsrs	r3, r3, #4
 8004816:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004818:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800481c:	b29b      	uxth	r3, r3
 800481e:	461a      	mov	r2, r3
 8004820:	6a38      	ldr	r0, [r7, #32]
 8004822:	f005 fef5 	bl	800a610 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004826:	697b      	ldr	r3, [r7, #20]
 8004828:	68da      	ldr	r2, [r3, #12]
 800482a:	69bb      	ldr	r3, [r7, #24]
 800482c:	091b      	lsrs	r3, r3, #4
 800482e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004832:	441a      	add	r2, r3
 8004834:	697b      	ldr	r3, [r7, #20]
 8004836:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004838:	697b      	ldr	r3, [r7, #20]
 800483a:	699a      	ldr	r2, [r3, #24]
 800483c:	69bb      	ldr	r3, [r7, #24]
 800483e:	091b      	lsrs	r3, r3, #4
 8004840:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004844:	441a      	add	r2, r3
 8004846:	697b      	ldr	r3, [r7, #20]
 8004848:	619a      	str	r2, [r3, #24]
 800484a:	e016      	b.n	800487a <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800484c:	69bb      	ldr	r3, [r7, #24]
 800484e:	0c5b      	lsrs	r3, r3, #17
 8004850:	f003 030f 	and.w	r3, r3, #15
 8004854:	2b06      	cmp	r3, #6
 8004856:	d110      	bne.n	800487a <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800485e:	2208      	movs	r2, #8
 8004860:	4619      	mov	r1, r3
 8004862:	6a38      	ldr	r0, [r7, #32]
 8004864:	f005 fed4 	bl	800a610 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	699a      	ldr	r2, [r3, #24]
 800486c:	69bb      	ldr	r3, [r7, #24]
 800486e:	091b      	lsrs	r3, r3, #4
 8004870:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004874:	441a      	add	r2, r3
 8004876:	697b      	ldr	r3, [r7, #20]
 8004878:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	699a      	ldr	r2, [r3, #24]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f042 0210 	orr.w	r2, r2, #16
 8004888:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4618      	mov	r0, r3
 8004890:	f006 f823 	bl	800a8da <USB_ReadInterrupts>
 8004894:	4603      	mov	r3, r0
 8004896:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800489a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800489e:	d16e      	bne.n	800497e <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 80048a0:	2300      	movs	r3, #0
 80048a2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4618      	mov	r0, r3
 80048aa:	f006 f829 	bl	800a900 <USB_ReadDevAllOutEpInterrupt>
 80048ae:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80048b0:	e062      	b.n	8004978 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 80048b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048b4:	f003 0301 	and.w	r3, r3, #1
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d057      	beq.n	800496c <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048c2:	b2d2      	uxtb	r2, r2
 80048c4:	4611      	mov	r1, r2
 80048c6:	4618      	mov	r0, r3
 80048c8:	f006 f84e 	bl	800a968 <USB_ReadDevOutEPInterrupt>
 80048cc:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	f003 0301 	and.w	r3, r3, #1
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d00c      	beq.n	80048f2 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80048d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048da:	015a      	lsls	r2, r3, #5
 80048dc:	69fb      	ldr	r3, [r7, #28]
 80048de:	4413      	add	r3, r2
 80048e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048e4:	461a      	mov	r2, r3
 80048e6:	2301      	movs	r3, #1
 80048e8:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80048ea:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80048ec:	6878      	ldr	r0, [r7, #4]
 80048ee:	f000 fdb1 	bl	8005454 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	f003 0308 	and.w	r3, r3, #8
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d00c      	beq.n	8004916 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80048fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048fe:	015a      	lsls	r2, r3, #5
 8004900:	69fb      	ldr	r3, [r7, #28]
 8004902:	4413      	add	r3, r2
 8004904:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004908:	461a      	mov	r2, r3
 800490a:	2308      	movs	r3, #8
 800490c:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800490e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004910:	6878      	ldr	r0, [r7, #4]
 8004912:	f000 feab 	bl	800566c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004916:	693b      	ldr	r3, [r7, #16]
 8004918:	f003 0310 	and.w	r3, r3, #16
 800491c:	2b00      	cmp	r3, #0
 800491e:	d008      	beq.n	8004932 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004922:	015a      	lsls	r2, r3, #5
 8004924:	69fb      	ldr	r3, [r7, #28]
 8004926:	4413      	add	r3, r2
 8004928:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800492c:	461a      	mov	r2, r3
 800492e:	2310      	movs	r3, #16
 8004930:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004932:	693b      	ldr	r3, [r7, #16]
 8004934:	f003 0320 	and.w	r3, r3, #32
 8004938:	2b00      	cmp	r3, #0
 800493a:	d008      	beq.n	800494e <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800493c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800493e:	015a      	lsls	r2, r3, #5
 8004940:	69fb      	ldr	r3, [r7, #28]
 8004942:	4413      	add	r3, r2
 8004944:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004948:	461a      	mov	r2, r3
 800494a:	2320      	movs	r3, #32
 800494c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004954:	2b00      	cmp	r3, #0
 8004956:	d009      	beq.n	800496c <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800495a:	015a      	lsls	r2, r3, #5
 800495c:	69fb      	ldr	r3, [r7, #28]
 800495e:	4413      	add	r3, r2
 8004960:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004964:	461a      	mov	r2, r3
 8004966:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800496a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800496c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800496e:	3301      	adds	r3, #1
 8004970:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004974:	085b      	lsrs	r3, r3, #1
 8004976:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004978:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800497a:	2b00      	cmp	r3, #0
 800497c:	d199      	bne.n	80048b2 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	4618      	mov	r0, r3
 8004984:	f005 ffa9 	bl	800a8da <USB_ReadInterrupts>
 8004988:	4603      	mov	r3, r0
 800498a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800498e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004992:	f040 80c0 	bne.w	8004b16 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	4618      	mov	r0, r3
 800499c:	f005 ffca 	bl	800a934 <USB_ReadDevAllInEpInterrupt>
 80049a0:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80049a2:	2300      	movs	r3, #0
 80049a4:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80049a6:	e0b2      	b.n	8004b0e <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80049a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049aa:	f003 0301 	and.w	r3, r3, #1
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	f000 80a7 	beq.w	8004b02 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049ba:	b2d2      	uxtb	r2, r2
 80049bc:	4611      	mov	r1, r2
 80049be:	4618      	mov	r0, r3
 80049c0:	f005 fff0 	bl	800a9a4 <USB_ReadDevInEPInterrupt>
 80049c4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	f003 0301 	and.w	r3, r3, #1
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d057      	beq.n	8004a80 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80049d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049d2:	f003 030f 	and.w	r3, r3, #15
 80049d6:	2201      	movs	r2, #1
 80049d8:	fa02 f303 	lsl.w	r3, r2, r3
 80049dc:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80049de:	69fb      	ldr	r3, [r7, #28]
 80049e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	43db      	mvns	r3, r3
 80049ea:	69f9      	ldr	r1, [r7, #28]
 80049ec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80049f0:	4013      	ands	r3, r2
 80049f2:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80049f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049f6:	015a      	lsls	r2, r3, #5
 80049f8:	69fb      	ldr	r3, [r7, #28]
 80049fa:	4413      	add	r3, r2
 80049fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a00:	461a      	mov	r2, r3
 8004a02:	2301      	movs	r3, #1
 8004a04:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	691b      	ldr	r3, [r3, #16]
 8004a0a:	2b01      	cmp	r3, #1
 8004a0c:	d132      	bne.n	8004a74 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004a0e:	6879      	ldr	r1, [r7, #4]
 8004a10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a12:	4613      	mov	r3, r2
 8004a14:	00db      	lsls	r3, r3, #3
 8004a16:	1a9b      	subs	r3, r3, r2
 8004a18:	009b      	lsls	r3, r3, #2
 8004a1a:	440b      	add	r3, r1
 8004a1c:	3348      	adds	r3, #72	; 0x48
 8004a1e:	6819      	ldr	r1, [r3, #0]
 8004a20:	6878      	ldr	r0, [r7, #4]
 8004a22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a24:	4613      	mov	r3, r2
 8004a26:	00db      	lsls	r3, r3, #3
 8004a28:	1a9b      	subs	r3, r3, r2
 8004a2a:	009b      	lsls	r3, r3, #2
 8004a2c:	4403      	add	r3, r0
 8004a2e:	3344      	adds	r3, #68	; 0x44
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4419      	add	r1, r3
 8004a34:	6878      	ldr	r0, [r7, #4]
 8004a36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a38:	4613      	mov	r3, r2
 8004a3a:	00db      	lsls	r3, r3, #3
 8004a3c:	1a9b      	subs	r3, r3, r2
 8004a3e:	009b      	lsls	r3, r3, #2
 8004a40:	4403      	add	r3, r0
 8004a42:	3348      	adds	r3, #72	; 0x48
 8004a44:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d113      	bne.n	8004a74 <HAL_PCD_IRQHandler+0x31c>
 8004a4c:	6879      	ldr	r1, [r7, #4]
 8004a4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a50:	4613      	mov	r3, r2
 8004a52:	00db      	lsls	r3, r3, #3
 8004a54:	1a9b      	subs	r3, r3, r2
 8004a56:	009b      	lsls	r3, r3, #2
 8004a58:	440b      	add	r3, r1
 8004a5a:	3350      	adds	r3, #80	; 0x50
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d108      	bne.n	8004a74 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6818      	ldr	r0, [r3, #0]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004a6c:	461a      	mov	r2, r3
 8004a6e:	2101      	movs	r1, #1
 8004a70:	f005 fff8 	bl	800aa64 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a76:	b2db      	uxtb	r3, r3
 8004a78:	4619      	mov	r1, r3
 8004a7a:	6878      	ldr	r0, [r7, #4]
 8004a7c:	f008 f83b 	bl	800caf6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	f003 0308 	and.w	r3, r3, #8
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d008      	beq.n	8004a9c <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a8c:	015a      	lsls	r2, r3, #5
 8004a8e:	69fb      	ldr	r3, [r7, #28]
 8004a90:	4413      	add	r3, r2
 8004a92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a96:	461a      	mov	r2, r3
 8004a98:	2308      	movs	r3, #8
 8004a9a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004a9c:	693b      	ldr	r3, [r7, #16]
 8004a9e:	f003 0310 	and.w	r3, r3, #16
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d008      	beq.n	8004ab8 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aa8:	015a      	lsls	r2, r3, #5
 8004aaa:	69fb      	ldr	r3, [r7, #28]
 8004aac:	4413      	add	r3, r2
 8004aae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ab2:	461a      	mov	r2, r3
 8004ab4:	2310      	movs	r3, #16
 8004ab6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d008      	beq.n	8004ad4 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ac4:	015a      	lsls	r2, r3, #5
 8004ac6:	69fb      	ldr	r3, [r7, #28]
 8004ac8:	4413      	add	r3, r2
 8004aca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ace:	461a      	mov	r2, r3
 8004ad0:	2340      	movs	r3, #64	; 0x40
 8004ad2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004ad4:	693b      	ldr	r3, [r7, #16]
 8004ad6:	f003 0302 	and.w	r3, r3, #2
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d008      	beq.n	8004af0 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ae0:	015a      	lsls	r2, r3, #5
 8004ae2:	69fb      	ldr	r3, [r7, #28]
 8004ae4:	4413      	add	r3, r2
 8004ae6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004aea:	461a      	mov	r2, r3
 8004aec:	2302      	movs	r3, #2
 8004aee:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d003      	beq.n	8004b02 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004afa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004afc:	6878      	ldr	r0, [r7, #4]
 8004afe:	f000 fc1b 	bl	8005338 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b04:	3301      	adds	r3, #1
 8004b06:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004b08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b0a:	085b      	lsrs	r3, r3, #1
 8004b0c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004b0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	f47f af49 	bne.w	80049a8 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	f005 fedd 	bl	800a8da <USB_ReadInterrupts>
 8004b20:	4603      	mov	r3, r0
 8004b22:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004b26:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004b2a:	d122      	bne.n	8004b72 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004b2c:	69fb      	ldr	r3, [r7, #28]
 8004b2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	69fa      	ldr	r2, [r7, #28]
 8004b36:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004b3a:	f023 0301 	bic.w	r3, r3, #1
 8004b3e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8004b46:	2b01      	cmp	r3, #1
 8004b48:	d108      	bne.n	8004b5c <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004b52:	2100      	movs	r1, #0
 8004b54:	6878      	ldr	r0, [r7, #4]
 8004b56:	f000 fe27 	bl	80057a8 <HAL_PCDEx_LPM_Callback>
 8004b5a:	e002      	b.n	8004b62 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004b5c:	6878      	ldr	r0, [r7, #4]
 8004b5e:	f008 f841 	bl	800cbe4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	695a      	ldr	r2, [r3, #20]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8004b70:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4618      	mov	r0, r3
 8004b78:	f005 feaf 	bl	800a8da <USB_ReadInterrupts>
 8004b7c:	4603      	mov	r3, r0
 8004b7e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b82:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b86:	d112      	bne.n	8004bae <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004b88:	69fb      	ldr	r3, [r7, #28]
 8004b8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b8e:	689b      	ldr	r3, [r3, #8]
 8004b90:	f003 0301 	and.w	r3, r3, #1
 8004b94:	2b01      	cmp	r3, #1
 8004b96:	d102      	bne.n	8004b9e <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004b98:	6878      	ldr	r0, [r7, #4]
 8004b9a:	f007 fffd 	bl	800cb98 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	695a      	ldr	r2, [r3, #20]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8004bac:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	f005 fe91 	bl	800a8da <USB_ReadInterrupts>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004bbe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bc2:	f040 80c7 	bne.w	8004d54 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004bc6:	69fb      	ldr	r3, [r7, #28]
 8004bc8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	69fa      	ldr	r2, [r7, #28]
 8004bd0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004bd4:	f023 0301 	bic.w	r3, r3, #1
 8004bd8:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	2110      	movs	r1, #16
 8004be0:	4618      	mov	r0, r3
 8004be2:	f004 ff5f 	bl	8009aa4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004be6:	2300      	movs	r3, #0
 8004be8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004bea:	e056      	b.n	8004c9a <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004bec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bee:	015a      	lsls	r2, r3, #5
 8004bf0:	69fb      	ldr	r3, [r7, #28]
 8004bf2:	4413      	add	r3, r2
 8004bf4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004bf8:	461a      	mov	r2, r3
 8004bfa:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004bfe:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004c00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c02:	015a      	lsls	r2, r3, #5
 8004c04:	69fb      	ldr	r3, [r7, #28]
 8004c06:	4413      	add	r3, r2
 8004c08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c10:	0151      	lsls	r1, r2, #5
 8004c12:	69fa      	ldr	r2, [r7, #28]
 8004c14:	440a      	add	r2, r1
 8004c16:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004c1a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004c1e:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004c20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c22:	015a      	lsls	r2, r3, #5
 8004c24:	69fb      	ldr	r3, [r7, #28]
 8004c26:	4413      	add	r3, r2
 8004c28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c30:	0151      	lsls	r1, r2, #5
 8004c32:	69fa      	ldr	r2, [r7, #28]
 8004c34:	440a      	add	r2, r1
 8004c36:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004c3a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004c3e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004c40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c42:	015a      	lsls	r2, r3, #5
 8004c44:	69fb      	ldr	r3, [r7, #28]
 8004c46:	4413      	add	r3, r2
 8004c48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c4c:	461a      	mov	r2, r3
 8004c4e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004c52:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004c54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c56:	015a      	lsls	r2, r3, #5
 8004c58:	69fb      	ldr	r3, [r7, #28]
 8004c5a:	4413      	add	r3, r2
 8004c5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c64:	0151      	lsls	r1, r2, #5
 8004c66:	69fa      	ldr	r2, [r7, #28]
 8004c68:	440a      	add	r2, r1
 8004c6a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004c6e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004c72:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004c74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c76:	015a      	lsls	r2, r3, #5
 8004c78:	69fb      	ldr	r3, [r7, #28]
 8004c7a:	4413      	add	r3, r2
 8004c7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c84:	0151      	lsls	r1, r2, #5
 8004c86:	69fa      	ldr	r2, [r7, #28]
 8004c88:	440a      	add	r2, r1
 8004c8a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004c8e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004c92:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c96:	3301      	adds	r3, #1
 8004c98:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004ca0:	429a      	cmp	r2, r3
 8004ca2:	d3a3      	bcc.n	8004bec <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004ca4:	69fb      	ldr	r3, [r7, #28]
 8004ca6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004caa:	69db      	ldr	r3, [r3, #28]
 8004cac:	69fa      	ldr	r2, [r7, #28]
 8004cae:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004cb2:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8004cb6:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d016      	beq.n	8004cee <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004cc0:	69fb      	ldr	r3, [r7, #28]
 8004cc2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004cc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004cca:	69fa      	ldr	r2, [r7, #28]
 8004ccc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004cd0:	f043 030b 	orr.w	r3, r3, #11
 8004cd4:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004cd8:	69fb      	ldr	r3, [r7, #28]
 8004cda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004cde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ce0:	69fa      	ldr	r2, [r7, #28]
 8004ce2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004ce6:	f043 030b 	orr.w	r3, r3, #11
 8004cea:	6453      	str	r3, [r2, #68]	; 0x44
 8004cec:	e015      	b.n	8004d1a <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004cee:	69fb      	ldr	r3, [r7, #28]
 8004cf0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004cf4:	695b      	ldr	r3, [r3, #20]
 8004cf6:	69fa      	ldr	r2, [r7, #28]
 8004cf8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004cfc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004d00:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8004d04:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004d06:	69fb      	ldr	r3, [r7, #28]
 8004d08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d0c:	691b      	ldr	r3, [r3, #16]
 8004d0e:	69fa      	ldr	r2, [r7, #28]
 8004d10:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004d14:	f043 030b 	orr.w	r3, r3, #11
 8004d18:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004d1a:	69fb      	ldr	r3, [r7, #28]
 8004d1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	69fa      	ldr	r2, [r7, #28]
 8004d24:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004d28:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004d2c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6818      	ldr	r0, [r3, #0]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	691b      	ldr	r3, [r3, #16]
 8004d36:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004d3e:	461a      	mov	r2, r3
 8004d40:	f005 fe90 	bl	800aa64 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	695a      	ldr	r2, [r3, #20]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8004d52:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4618      	mov	r0, r3
 8004d5a:	f005 fdbe 	bl	800a8da <USB_ReadInterrupts>
 8004d5e:	4603      	mov	r3, r0
 8004d60:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004d64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d68:	d124      	bne.n	8004db4 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f005 fe54 	bl	800aa1c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4618      	mov	r0, r3
 8004d7a:	f004 fef4 	bl	8009b66 <USB_GetDevSpeed>
 8004d7e:	4603      	mov	r3, r0
 8004d80:	461a      	mov	r2, r3
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681c      	ldr	r4, [r3, #0]
 8004d8a:	f001 f94d 	bl	8006028 <HAL_RCC_GetHCLKFreq>
 8004d8e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	461a      	mov	r2, r3
 8004d98:	4620      	mov	r0, r4
 8004d9a:	f004 fc31 	bl	8009600 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004d9e:	6878      	ldr	r0, [r7, #4]
 8004da0:	f007 fed1 	bl	800cb46 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	695a      	ldr	r2, [r3, #20]
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8004db2:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4618      	mov	r0, r3
 8004dba:	f005 fd8e 	bl	800a8da <USB_ReadInterrupts>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	f003 0308 	and.w	r3, r3, #8
 8004dc4:	2b08      	cmp	r3, #8
 8004dc6:	d10a      	bne.n	8004dde <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004dc8:	6878      	ldr	r0, [r7, #4]
 8004dca:	f007 feae 	bl	800cb2a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	695a      	ldr	r2, [r3, #20]
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f002 0208 	and.w	r2, r2, #8
 8004ddc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	4618      	mov	r0, r3
 8004de4:	f005 fd79 	bl	800a8da <USB_ReadInterrupts>
 8004de8:	4603      	mov	r3, r0
 8004dea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004dee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004df2:	d10f      	bne.n	8004e14 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004df4:	2300      	movs	r3, #0
 8004df6:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dfa:	b2db      	uxtb	r3, r3
 8004dfc:	4619      	mov	r1, r3
 8004dfe:	6878      	ldr	r0, [r7, #4]
 8004e00:	f007 ff10 	bl	800cc24 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	695a      	ldr	r2, [r3, #20]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8004e12:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4618      	mov	r0, r3
 8004e1a:	f005 fd5e 	bl	800a8da <USB_ReadInterrupts>
 8004e1e:	4603      	mov	r3, r0
 8004e20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e24:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004e28:	d10f      	bne.n	8004e4a <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e30:	b2db      	uxtb	r3, r3
 8004e32:	4619      	mov	r1, r3
 8004e34:	6878      	ldr	r0, [r7, #4]
 8004e36:	f007 fee3 	bl	800cc00 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	695a      	ldr	r2, [r3, #20]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8004e48:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4618      	mov	r0, r3
 8004e50:	f005 fd43 	bl	800a8da <USB_ReadInterrupts>
 8004e54:	4603      	mov	r3, r0
 8004e56:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004e5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e5e:	d10a      	bne.n	8004e76 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004e60:	6878      	ldr	r0, [r7, #4]
 8004e62:	f007 fef1 	bl	800cc48 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	695a      	ldr	r2, [r3, #20]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004e74:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	f005 fd2d 	bl	800a8da <USB_ReadInterrupts>
 8004e80:	4603      	mov	r3, r0
 8004e82:	f003 0304 	and.w	r3, r3, #4
 8004e86:	2b04      	cmp	r3, #4
 8004e88:	d115      	bne.n	8004eb6 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	685b      	ldr	r3, [r3, #4]
 8004e90:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004e92:	69bb      	ldr	r3, [r7, #24]
 8004e94:	f003 0304 	and.w	r3, r3, #4
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d002      	beq.n	8004ea2 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004e9c:	6878      	ldr	r0, [r7, #4]
 8004e9e:	f007 fee1 	bl	800cc64 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	6859      	ldr	r1, [r3, #4]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	69ba      	ldr	r2, [r7, #24]
 8004eae:	430a      	orrs	r2, r1
 8004eb0:	605a      	str	r2, [r3, #4]
 8004eb2:	e000      	b.n	8004eb6 <HAL_PCD_IRQHandler+0x75e>
      return;
 8004eb4:	bf00      	nop
    }
  }
}
 8004eb6:	3734      	adds	r7, #52	; 0x34
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	bd90      	pop	{r4, r7, pc}

08004ebc <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b082      	sub	sp, #8
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
 8004ec4:	460b      	mov	r3, r1
 8004ec6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004ece:	2b01      	cmp	r3, #1
 8004ed0:	d101      	bne.n	8004ed6 <HAL_PCD_SetAddress+0x1a>
 8004ed2:	2302      	movs	r3, #2
 8004ed4:	e013      	b.n	8004efe <HAL_PCD_SetAddress+0x42>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2201      	movs	r2, #1
 8004eda:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	78fa      	ldrb	r2, [r7, #3]
 8004ee2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	78fa      	ldrb	r2, [r7, #3]
 8004eec:	4611      	mov	r1, r2
 8004eee:	4618      	mov	r0, r3
 8004ef0:	f005 fc8b 	bl	800a80a <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004efc:	2300      	movs	r3, #0
}
 8004efe:	4618      	mov	r0, r3
 8004f00:	3708      	adds	r7, #8
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bd80      	pop	{r7, pc}

08004f06 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004f06:	b580      	push	{r7, lr}
 8004f08:	b084      	sub	sp, #16
 8004f0a:	af00      	add	r7, sp, #0
 8004f0c:	6078      	str	r0, [r7, #4]
 8004f0e:	4608      	mov	r0, r1
 8004f10:	4611      	mov	r1, r2
 8004f12:	461a      	mov	r2, r3
 8004f14:	4603      	mov	r3, r0
 8004f16:	70fb      	strb	r3, [r7, #3]
 8004f18:	460b      	mov	r3, r1
 8004f1a:	803b      	strh	r3, [r7, #0]
 8004f1c:	4613      	mov	r3, r2
 8004f1e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004f20:	2300      	movs	r3, #0
 8004f22:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004f24:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	da0f      	bge.n	8004f4c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004f2c:	78fb      	ldrb	r3, [r7, #3]
 8004f2e:	f003 020f 	and.w	r2, r3, #15
 8004f32:	4613      	mov	r3, r2
 8004f34:	00db      	lsls	r3, r3, #3
 8004f36:	1a9b      	subs	r3, r3, r2
 8004f38:	009b      	lsls	r3, r3, #2
 8004f3a:	3338      	adds	r3, #56	; 0x38
 8004f3c:	687a      	ldr	r2, [r7, #4]
 8004f3e:	4413      	add	r3, r2
 8004f40:	3304      	adds	r3, #4
 8004f42:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2201      	movs	r2, #1
 8004f48:	705a      	strb	r2, [r3, #1]
 8004f4a:	e00f      	b.n	8004f6c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004f4c:	78fb      	ldrb	r3, [r7, #3]
 8004f4e:	f003 020f 	and.w	r2, r3, #15
 8004f52:	4613      	mov	r3, r2
 8004f54:	00db      	lsls	r3, r3, #3
 8004f56:	1a9b      	subs	r3, r3, r2
 8004f58:	009b      	lsls	r3, r3, #2
 8004f5a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004f5e:	687a      	ldr	r2, [r7, #4]
 8004f60:	4413      	add	r3, r2
 8004f62:	3304      	adds	r3, #4
 8004f64:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004f6c:	78fb      	ldrb	r3, [r7, #3]
 8004f6e:	f003 030f 	and.w	r3, r3, #15
 8004f72:	b2da      	uxtb	r2, r3
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004f78:	883a      	ldrh	r2, [r7, #0]
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	78ba      	ldrb	r2, [r7, #2]
 8004f82:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	785b      	ldrb	r3, [r3, #1]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d004      	beq.n	8004f96 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	781b      	ldrb	r3, [r3, #0]
 8004f90:	b29a      	uxth	r2, r3
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004f96:	78bb      	ldrb	r3, [r7, #2]
 8004f98:	2b02      	cmp	r3, #2
 8004f9a:	d102      	bne.n	8004fa2 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004fa8:	2b01      	cmp	r3, #1
 8004faa:	d101      	bne.n	8004fb0 <HAL_PCD_EP_Open+0xaa>
 8004fac:	2302      	movs	r3, #2
 8004fae:	e00e      	b.n	8004fce <HAL_PCD_EP_Open+0xc8>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	68f9      	ldr	r1, [r7, #12]
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f004 fdf6 	bl	8009bb0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8004fcc:	7afb      	ldrb	r3, [r7, #11]
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	3710      	adds	r7, #16
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}

08004fd6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004fd6:	b580      	push	{r7, lr}
 8004fd8:	b084      	sub	sp, #16
 8004fda:	af00      	add	r7, sp, #0
 8004fdc:	6078      	str	r0, [r7, #4]
 8004fde:	460b      	mov	r3, r1
 8004fe0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004fe2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	da0f      	bge.n	800500a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004fea:	78fb      	ldrb	r3, [r7, #3]
 8004fec:	f003 020f 	and.w	r2, r3, #15
 8004ff0:	4613      	mov	r3, r2
 8004ff2:	00db      	lsls	r3, r3, #3
 8004ff4:	1a9b      	subs	r3, r3, r2
 8004ff6:	009b      	lsls	r3, r3, #2
 8004ff8:	3338      	adds	r3, #56	; 0x38
 8004ffa:	687a      	ldr	r2, [r7, #4]
 8004ffc:	4413      	add	r3, r2
 8004ffe:	3304      	adds	r3, #4
 8005000:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	2201      	movs	r2, #1
 8005006:	705a      	strb	r2, [r3, #1]
 8005008:	e00f      	b.n	800502a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800500a:	78fb      	ldrb	r3, [r7, #3]
 800500c:	f003 020f 	and.w	r2, r3, #15
 8005010:	4613      	mov	r3, r2
 8005012:	00db      	lsls	r3, r3, #3
 8005014:	1a9b      	subs	r3, r3, r2
 8005016:	009b      	lsls	r3, r3, #2
 8005018:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800501c:	687a      	ldr	r2, [r7, #4]
 800501e:	4413      	add	r3, r2
 8005020:	3304      	adds	r3, #4
 8005022:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2200      	movs	r2, #0
 8005028:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800502a:	78fb      	ldrb	r3, [r7, #3]
 800502c:	f003 030f 	and.w	r3, r3, #15
 8005030:	b2da      	uxtb	r2, r3
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800503c:	2b01      	cmp	r3, #1
 800503e:	d101      	bne.n	8005044 <HAL_PCD_EP_Close+0x6e>
 8005040:	2302      	movs	r3, #2
 8005042:	e00e      	b.n	8005062 <HAL_PCD_EP_Close+0x8c>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2201      	movs	r2, #1
 8005048:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	68f9      	ldr	r1, [r7, #12]
 8005052:	4618      	mov	r0, r3
 8005054:	f004 fe34 	bl	8009cc0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2200      	movs	r2, #0
 800505c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8005060:	2300      	movs	r3, #0
}
 8005062:	4618      	mov	r0, r3
 8005064:	3710      	adds	r7, #16
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}

0800506a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800506a:	b580      	push	{r7, lr}
 800506c:	b086      	sub	sp, #24
 800506e:	af00      	add	r7, sp, #0
 8005070:	60f8      	str	r0, [r7, #12]
 8005072:	607a      	str	r2, [r7, #4]
 8005074:	603b      	str	r3, [r7, #0]
 8005076:	460b      	mov	r3, r1
 8005078:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800507a:	7afb      	ldrb	r3, [r7, #11]
 800507c:	f003 020f 	and.w	r2, r3, #15
 8005080:	4613      	mov	r3, r2
 8005082:	00db      	lsls	r3, r3, #3
 8005084:	1a9b      	subs	r3, r3, r2
 8005086:	009b      	lsls	r3, r3, #2
 8005088:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800508c:	68fa      	ldr	r2, [r7, #12]
 800508e:	4413      	add	r3, r2
 8005090:	3304      	adds	r3, #4
 8005092:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	687a      	ldr	r2, [r7, #4]
 8005098:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	683a      	ldr	r2, [r7, #0]
 800509e:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80050a0:	697b      	ldr	r3, [r7, #20]
 80050a2:	2200      	movs	r2, #0
 80050a4:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 80050a6:	697b      	ldr	r3, [r7, #20]
 80050a8:	2200      	movs	r2, #0
 80050aa:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80050ac:	7afb      	ldrb	r3, [r7, #11]
 80050ae:	f003 030f 	and.w	r3, r3, #15
 80050b2:	b2da      	uxtb	r2, r3
 80050b4:	697b      	ldr	r3, [r7, #20]
 80050b6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	691b      	ldr	r3, [r3, #16]
 80050bc:	2b01      	cmp	r3, #1
 80050be:	d102      	bne.n	80050c6 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80050c0:	687a      	ldr	r2, [r7, #4]
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80050c6:	7afb      	ldrb	r3, [r7, #11]
 80050c8:	f003 030f 	and.w	r3, r3, #15
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d109      	bne.n	80050e4 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	6818      	ldr	r0, [r3, #0]
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	691b      	ldr	r3, [r3, #16]
 80050d8:	b2db      	uxtb	r3, r3
 80050da:	461a      	mov	r2, r3
 80050dc:	6979      	ldr	r1, [r7, #20]
 80050de:	f005 f90f 	bl	800a300 <USB_EP0StartXfer>
 80050e2:	e008      	b.n	80050f6 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	6818      	ldr	r0, [r3, #0]
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	691b      	ldr	r3, [r3, #16]
 80050ec:	b2db      	uxtb	r3, r3
 80050ee:	461a      	mov	r2, r3
 80050f0:	6979      	ldr	r1, [r7, #20]
 80050f2:	f004 fec1 	bl	8009e78 <USB_EPStartXfer>
  }

  return HAL_OK;
 80050f6:	2300      	movs	r3, #0
}
 80050f8:	4618      	mov	r0, r3
 80050fa:	3718      	adds	r7, #24
 80050fc:	46bd      	mov	sp, r7
 80050fe:	bd80      	pop	{r7, pc}

08005100 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005100:	b480      	push	{r7}
 8005102:	b083      	sub	sp, #12
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
 8005108:	460b      	mov	r3, r1
 800510a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800510c:	78fb      	ldrb	r3, [r7, #3]
 800510e:	f003 020f 	and.w	r2, r3, #15
 8005112:	6879      	ldr	r1, [r7, #4]
 8005114:	4613      	mov	r3, r2
 8005116:	00db      	lsls	r3, r3, #3
 8005118:	1a9b      	subs	r3, r3, r2
 800511a:	009b      	lsls	r3, r3, #2
 800511c:	440b      	add	r3, r1
 800511e:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8005122:	681b      	ldr	r3, [r3, #0]
}
 8005124:	4618      	mov	r0, r3
 8005126:	370c      	adds	r7, #12
 8005128:	46bd      	mov	sp, r7
 800512a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512e:	4770      	bx	lr

08005130 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b086      	sub	sp, #24
 8005134:	af00      	add	r7, sp, #0
 8005136:	60f8      	str	r0, [r7, #12]
 8005138:	607a      	str	r2, [r7, #4]
 800513a:	603b      	str	r3, [r7, #0]
 800513c:	460b      	mov	r3, r1
 800513e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005140:	7afb      	ldrb	r3, [r7, #11]
 8005142:	f003 020f 	and.w	r2, r3, #15
 8005146:	4613      	mov	r3, r2
 8005148:	00db      	lsls	r3, r3, #3
 800514a:	1a9b      	subs	r3, r3, r2
 800514c:	009b      	lsls	r3, r3, #2
 800514e:	3338      	adds	r3, #56	; 0x38
 8005150:	68fa      	ldr	r2, [r7, #12]
 8005152:	4413      	add	r3, r2
 8005154:	3304      	adds	r3, #4
 8005156:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005158:	697b      	ldr	r3, [r7, #20]
 800515a:	687a      	ldr	r2, [r7, #4]
 800515c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	683a      	ldr	r2, [r7, #0]
 8005162:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8005164:	697b      	ldr	r3, [r7, #20]
 8005166:	2200      	movs	r2, #0
 8005168:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800516a:	697b      	ldr	r3, [r7, #20]
 800516c:	2201      	movs	r2, #1
 800516e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005170:	7afb      	ldrb	r3, [r7, #11]
 8005172:	f003 030f 	and.w	r3, r3, #15
 8005176:	b2da      	uxtb	r2, r3
 8005178:	697b      	ldr	r3, [r7, #20]
 800517a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	691b      	ldr	r3, [r3, #16]
 8005180:	2b01      	cmp	r3, #1
 8005182:	d102      	bne.n	800518a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005184:	687a      	ldr	r2, [r7, #4]
 8005186:	697b      	ldr	r3, [r7, #20]
 8005188:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800518a:	7afb      	ldrb	r3, [r7, #11]
 800518c:	f003 030f 	and.w	r3, r3, #15
 8005190:	2b00      	cmp	r3, #0
 8005192:	d109      	bne.n	80051a8 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	6818      	ldr	r0, [r3, #0]
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	691b      	ldr	r3, [r3, #16]
 800519c:	b2db      	uxtb	r3, r3
 800519e:	461a      	mov	r2, r3
 80051a0:	6979      	ldr	r1, [r7, #20]
 80051a2:	f005 f8ad 	bl	800a300 <USB_EP0StartXfer>
 80051a6:	e008      	b.n	80051ba <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	6818      	ldr	r0, [r3, #0]
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	691b      	ldr	r3, [r3, #16]
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	461a      	mov	r2, r3
 80051b4:	6979      	ldr	r1, [r7, #20]
 80051b6:	f004 fe5f 	bl	8009e78 <USB_EPStartXfer>
  }

  return HAL_OK;
 80051ba:	2300      	movs	r3, #0
}
 80051bc:	4618      	mov	r0, r3
 80051be:	3718      	adds	r7, #24
 80051c0:	46bd      	mov	sp, r7
 80051c2:	bd80      	pop	{r7, pc}

080051c4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b084      	sub	sp, #16
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
 80051cc:	460b      	mov	r3, r1
 80051ce:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80051d0:	78fb      	ldrb	r3, [r7, #3]
 80051d2:	f003 020f 	and.w	r2, r3, #15
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	429a      	cmp	r2, r3
 80051dc:	d901      	bls.n	80051e2 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80051de:	2301      	movs	r3, #1
 80051e0:	e050      	b.n	8005284 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80051e2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	da0f      	bge.n	800520a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80051ea:	78fb      	ldrb	r3, [r7, #3]
 80051ec:	f003 020f 	and.w	r2, r3, #15
 80051f0:	4613      	mov	r3, r2
 80051f2:	00db      	lsls	r3, r3, #3
 80051f4:	1a9b      	subs	r3, r3, r2
 80051f6:	009b      	lsls	r3, r3, #2
 80051f8:	3338      	adds	r3, #56	; 0x38
 80051fa:	687a      	ldr	r2, [r7, #4]
 80051fc:	4413      	add	r3, r2
 80051fe:	3304      	adds	r3, #4
 8005200:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2201      	movs	r2, #1
 8005206:	705a      	strb	r2, [r3, #1]
 8005208:	e00d      	b.n	8005226 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800520a:	78fa      	ldrb	r2, [r7, #3]
 800520c:	4613      	mov	r3, r2
 800520e:	00db      	lsls	r3, r3, #3
 8005210:	1a9b      	subs	r3, r3, r2
 8005212:	009b      	lsls	r3, r3, #2
 8005214:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005218:	687a      	ldr	r2, [r7, #4]
 800521a:	4413      	add	r3, r2
 800521c:	3304      	adds	r3, #4
 800521e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	2200      	movs	r2, #0
 8005224:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2201      	movs	r2, #1
 800522a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800522c:	78fb      	ldrb	r3, [r7, #3]
 800522e:	f003 030f 	and.w	r3, r3, #15
 8005232:	b2da      	uxtb	r2, r3
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800523e:	2b01      	cmp	r3, #1
 8005240:	d101      	bne.n	8005246 <HAL_PCD_EP_SetStall+0x82>
 8005242:	2302      	movs	r3, #2
 8005244:	e01e      	b.n	8005284 <HAL_PCD_EP_SetStall+0xc0>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2201      	movs	r2, #1
 800524a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	68f9      	ldr	r1, [r7, #12]
 8005254:	4618      	mov	r0, r3
 8005256:	f005 fa04 	bl	800a662 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800525a:	78fb      	ldrb	r3, [r7, #3]
 800525c:	f003 030f 	and.w	r3, r3, #15
 8005260:	2b00      	cmp	r3, #0
 8005262:	d10a      	bne.n	800527a <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6818      	ldr	r0, [r3, #0]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	691b      	ldr	r3, [r3, #16]
 800526c:	b2d9      	uxtb	r1, r3
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005274:	461a      	mov	r2, r3
 8005276:	f005 fbf5 	bl	800aa64 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2200      	movs	r2, #0
 800527e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005282:	2300      	movs	r3, #0
}
 8005284:	4618      	mov	r0, r3
 8005286:	3710      	adds	r7, #16
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}

0800528c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b084      	sub	sp, #16
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
 8005294:	460b      	mov	r3, r1
 8005296:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005298:	78fb      	ldrb	r3, [r7, #3]
 800529a:	f003 020f 	and.w	r2, r3, #15
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	685b      	ldr	r3, [r3, #4]
 80052a2:	429a      	cmp	r2, r3
 80052a4:	d901      	bls.n	80052aa <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80052a6:	2301      	movs	r3, #1
 80052a8:	e042      	b.n	8005330 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80052aa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	da0f      	bge.n	80052d2 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80052b2:	78fb      	ldrb	r3, [r7, #3]
 80052b4:	f003 020f 	and.w	r2, r3, #15
 80052b8:	4613      	mov	r3, r2
 80052ba:	00db      	lsls	r3, r3, #3
 80052bc:	1a9b      	subs	r3, r3, r2
 80052be:	009b      	lsls	r3, r3, #2
 80052c0:	3338      	adds	r3, #56	; 0x38
 80052c2:	687a      	ldr	r2, [r7, #4]
 80052c4:	4413      	add	r3, r2
 80052c6:	3304      	adds	r3, #4
 80052c8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	2201      	movs	r2, #1
 80052ce:	705a      	strb	r2, [r3, #1]
 80052d0:	e00f      	b.n	80052f2 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80052d2:	78fb      	ldrb	r3, [r7, #3]
 80052d4:	f003 020f 	and.w	r2, r3, #15
 80052d8:	4613      	mov	r3, r2
 80052da:	00db      	lsls	r3, r3, #3
 80052dc:	1a9b      	subs	r3, r3, r2
 80052de:	009b      	lsls	r3, r3, #2
 80052e0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80052e4:	687a      	ldr	r2, [r7, #4]
 80052e6:	4413      	add	r3, r2
 80052e8:	3304      	adds	r3, #4
 80052ea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	2200      	movs	r2, #0
 80052f0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	2200      	movs	r2, #0
 80052f6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80052f8:	78fb      	ldrb	r3, [r7, #3]
 80052fa:	f003 030f 	and.w	r3, r3, #15
 80052fe:	b2da      	uxtb	r2, r3
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800530a:	2b01      	cmp	r3, #1
 800530c:	d101      	bne.n	8005312 <HAL_PCD_EP_ClrStall+0x86>
 800530e:	2302      	movs	r3, #2
 8005310:	e00e      	b.n	8005330 <HAL_PCD_EP_ClrStall+0xa4>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2201      	movs	r2, #1
 8005316:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	68f9      	ldr	r1, [r7, #12]
 8005320:	4618      	mov	r0, r3
 8005322:	f005 fa0c 	bl	800a73e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2200      	movs	r2, #0
 800532a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800532e:	2300      	movs	r3, #0
}
 8005330:	4618      	mov	r0, r3
 8005332:	3710      	adds	r7, #16
 8005334:	46bd      	mov	sp, r7
 8005336:	bd80      	pop	{r7, pc}

08005338 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	b08a      	sub	sp, #40	; 0x28
 800533c:	af02      	add	r7, sp, #8
 800533e:	6078      	str	r0, [r7, #4]
 8005340:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005348:	697b      	ldr	r3, [r7, #20]
 800534a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800534c:	683a      	ldr	r2, [r7, #0]
 800534e:	4613      	mov	r3, r2
 8005350:	00db      	lsls	r3, r3, #3
 8005352:	1a9b      	subs	r3, r3, r2
 8005354:	009b      	lsls	r3, r3, #2
 8005356:	3338      	adds	r3, #56	; 0x38
 8005358:	687a      	ldr	r2, [r7, #4]
 800535a:	4413      	add	r3, r2
 800535c:	3304      	adds	r3, #4
 800535e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	699a      	ldr	r2, [r3, #24]
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	695b      	ldr	r3, [r3, #20]
 8005368:	429a      	cmp	r2, r3
 800536a:	d901      	bls.n	8005370 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800536c:	2301      	movs	r3, #1
 800536e:	e06c      	b.n	800544a <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	695a      	ldr	r2, [r3, #20]
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	699b      	ldr	r3, [r3, #24]
 8005378:	1ad3      	subs	r3, r2, r3
 800537a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	689b      	ldr	r3, [r3, #8]
 8005380:	69fa      	ldr	r2, [r7, #28]
 8005382:	429a      	cmp	r2, r3
 8005384:	d902      	bls.n	800538c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	689b      	ldr	r3, [r3, #8]
 800538a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800538c:	69fb      	ldr	r3, [r7, #28]
 800538e:	3303      	adds	r3, #3
 8005390:	089b      	lsrs	r3, r3, #2
 8005392:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005394:	e02b      	b.n	80053ee <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	695a      	ldr	r2, [r3, #20]
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	699b      	ldr	r3, [r3, #24]
 800539e:	1ad3      	subs	r3, r2, r3
 80053a0:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	689b      	ldr	r3, [r3, #8]
 80053a6:	69fa      	ldr	r2, [r7, #28]
 80053a8:	429a      	cmp	r2, r3
 80053aa:	d902      	bls.n	80053b2 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	689b      	ldr	r3, [r3, #8]
 80053b0:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80053b2:	69fb      	ldr	r3, [r7, #28]
 80053b4:	3303      	adds	r3, #3
 80053b6:	089b      	lsrs	r3, r3, #2
 80053b8:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	68d9      	ldr	r1, [r3, #12]
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	b2da      	uxtb	r2, r3
 80053c2:	69fb      	ldr	r3, [r7, #28]
 80053c4:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80053ca:	b2db      	uxtb	r3, r3
 80053cc:	9300      	str	r3, [sp, #0]
 80053ce:	4603      	mov	r3, r0
 80053d0:	6978      	ldr	r0, [r7, #20]
 80053d2:	f005 f8e8 	bl	800a5a6 <USB_WritePacket>

    ep->xfer_buff  += len;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	68da      	ldr	r2, [r3, #12]
 80053da:	69fb      	ldr	r3, [r7, #28]
 80053dc:	441a      	add	r2, r3
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	699a      	ldr	r2, [r3, #24]
 80053e6:	69fb      	ldr	r3, [r7, #28]
 80053e8:	441a      	add	r2, r3
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	015a      	lsls	r2, r3, #5
 80053f2:	693b      	ldr	r3, [r7, #16]
 80053f4:	4413      	add	r3, r2
 80053f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80053fa:	699b      	ldr	r3, [r3, #24]
 80053fc:	b29b      	uxth	r3, r3
 80053fe:	69ba      	ldr	r2, [r7, #24]
 8005400:	429a      	cmp	r2, r3
 8005402:	d809      	bhi.n	8005418 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	699a      	ldr	r2, [r3, #24]
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800540c:	429a      	cmp	r2, r3
 800540e:	d203      	bcs.n	8005418 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	695b      	ldr	r3, [r3, #20]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d1be      	bne.n	8005396 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	695a      	ldr	r2, [r3, #20]
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	699b      	ldr	r3, [r3, #24]
 8005420:	429a      	cmp	r2, r3
 8005422:	d811      	bhi.n	8005448 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	f003 030f 	and.w	r3, r3, #15
 800542a:	2201      	movs	r2, #1
 800542c:	fa02 f303 	lsl.w	r3, r2, r3
 8005430:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005438:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	43db      	mvns	r3, r3
 800543e:	6939      	ldr	r1, [r7, #16]
 8005440:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005444:	4013      	ands	r3, r2
 8005446:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8005448:	2300      	movs	r3, #0
}
 800544a:	4618      	mov	r0, r3
 800544c:	3720      	adds	r7, #32
 800544e:	46bd      	mov	sp, r7
 8005450:	bd80      	pop	{r7, pc}
	...

08005454 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b086      	sub	sp, #24
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
 800545c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005464:	697b      	ldr	r3, [r7, #20]
 8005466:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	333c      	adds	r3, #60	; 0x3c
 800546c:	3304      	adds	r3, #4
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	015a      	lsls	r2, r3, #5
 8005476:	693b      	ldr	r3, [r7, #16]
 8005478:	4413      	add	r3, r2
 800547a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800547e:	689b      	ldr	r3, [r3, #8]
 8005480:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	691b      	ldr	r3, [r3, #16]
 8005486:	2b01      	cmp	r3, #1
 8005488:	f040 80a0 	bne.w	80055cc <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	f003 0308 	and.w	r3, r3, #8
 8005492:	2b00      	cmp	r3, #0
 8005494:	d015      	beq.n	80054c2 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	4a72      	ldr	r2, [pc, #456]	; (8005664 <PCD_EP_OutXfrComplete_int+0x210>)
 800549a:	4293      	cmp	r3, r2
 800549c:	f240 80dd 	bls.w	800565a <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	f000 80d7 	beq.w	800565a <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	015a      	lsls	r2, r3, #5
 80054b0:	693b      	ldr	r3, [r7, #16]
 80054b2:	4413      	add	r3, r2
 80054b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80054b8:	461a      	mov	r2, r3
 80054ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80054be:	6093      	str	r3, [r2, #8]
 80054c0:	e0cb      	b.n	800565a <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	f003 0320 	and.w	r3, r3, #32
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d009      	beq.n	80054e0 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	015a      	lsls	r2, r3, #5
 80054d0:	693b      	ldr	r3, [r7, #16]
 80054d2:	4413      	add	r3, r2
 80054d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80054d8:	461a      	mov	r2, r3
 80054da:	2320      	movs	r3, #32
 80054dc:	6093      	str	r3, [r2, #8]
 80054de:	e0bc      	b.n	800565a <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	f040 80b7 	bne.w	800565a <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	4a5d      	ldr	r2, [pc, #372]	; (8005664 <PCD_EP_OutXfrComplete_int+0x210>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d90f      	bls.n	8005514 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d00a      	beq.n	8005514 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	015a      	lsls	r2, r3, #5
 8005502:	693b      	ldr	r3, [r7, #16]
 8005504:	4413      	add	r3, r2
 8005506:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800550a:	461a      	mov	r2, r3
 800550c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005510:	6093      	str	r3, [r2, #8]
 8005512:	e0a2      	b.n	800565a <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8005514:	6879      	ldr	r1, [r7, #4]
 8005516:	683a      	ldr	r2, [r7, #0]
 8005518:	4613      	mov	r3, r2
 800551a:	00db      	lsls	r3, r3, #3
 800551c:	1a9b      	subs	r3, r3, r2
 800551e:	009b      	lsls	r3, r3, #2
 8005520:	440b      	add	r3, r1
 8005522:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005526:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	0159      	lsls	r1, r3, #5
 800552c:	693b      	ldr	r3, [r7, #16]
 800552e:	440b      	add	r3, r1
 8005530:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005534:	691b      	ldr	r3, [r3, #16]
 8005536:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 800553a:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 800553c:	6878      	ldr	r0, [r7, #4]
 800553e:	683a      	ldr	r2, [r7, #0]
 8005540:	4613      	mov	r3, r2
 8005542:	00db      	lsls	r3, r3, #3
 8005544:	1a9b      	subs	r3, r3, r2
 8005546:	009b      	lsls	r3, r3, #2
 8005548:	4403      	add	r3, r0
 800554a:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800554e:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8005550:	6879      	ldr	r1, [r7, #4]
 8005552:	683a      	ldr	r2, [r7, #0]
 8005554:	4613      	mov	r3, r2
 8005556:	00db      	lsls	r3, r3, #3
 8005558:	1a9b      	subs	r3, r3, r2
 800555a:	009b      	lsls	r3, r3, #2
 800555c:	440b      	add	r3, r1
 800555e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005562:	6819      	ldr	r1, [r3, #0]
 8005564:	6878      	ldr	r0, [r7, #4]
 8005566:	683a      	ldr	r2, [r7, #0]
 8005568:	4613      	mov	r3, r2
 800556a:	00db      	lsls	r3, r3, #3
 800556c:	1a9b      	subs	r3, r3, r2
 800556e:	009b      	lsls	r3, r3, #2
 8005570:	4403      	add	r3, r0
 8005572:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	4419      	add	r1, r3
 800557a:	6878      	ldr	r0, [r7, #4]
 800557c:	683a      	ldr	r2, [r7, #0]
 800557e:	4613      	mov	r3, r2
 8005580:	00db      	lsls	r3, r3, #3
 8005582:	1a9b      	subs	r3, r3, r2
 8005584:	009b      	lsls	r3, r3, #2
 8005586:	4403      	add	r3, r0
 8005588:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800558c:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d114      	bne.n	80055be <PCD_EP_OutXfrComplete_int+0x16a>
 8005594:	6879      	ldr	r1, [r7, #4]
 8005596:	683a      	ldr	r2, [r7, #0]
 8005598:	4613      	mov	r3, r2
 800559a:	00db      	lsls	r3, r3, #3
 800559c:	1a9b      	subs	r3, r3, r2
 800559e:	009b      	lsls	r3, r3, #2
 80055a0:	440b      	add	r3, r1
 80055a2:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d108      	bne.n	80055be <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	6818      	ldr	r0, [r3, #0]
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80055b6:	461a      	mov	r2, r3
 80055b8:	2101      	movs	r1, #1
 80055ba:	f005 fa53 	bl	800aa64 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	b2db      	uxtb	r3, r3
 80055c2:	4619      	mov	r1, r3
 80055c4:	6878      	ldr	r0, [r7, #4]
 80055c6:	f007 fa7b 	bl	800cac0 <HAL_PCD_DataOutStageCallback>
 80055ca:	e046      	b.n	800565a <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	4a26      	ldr	r2, [pc, #152]	; (8005668 <PCD_EP_OutXfrComplete_int+0x214>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d124      	bne.n	800561e <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d00a      	beq.n	80055f4 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	015a      	lsls	r2, r3, #5
 80055e2:	693b      	ldr	r3, [r7, #16]
 80055e4:	4413      	add	r3, r2
 80055e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80055ea:	461a      	mov	r2, r3
 80055ec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80055f0:	6093      	str	r3, [r2, #8]
 80055f2:	e032      	b.n	800565a <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	f003 0320 	and.w	r3, r3, #32
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d008      	beq.n	8005610 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80055fe:	683b      	ldr	r3, [r7, #0]
 8005600:	015a      	lsls	r2, r3, #5
 8005602:	693b      	ldr	r3, [r7, #16]
 8005604:	4413      	add	r3, r2
 8005606:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800560a:	461a      	mov	r2, r3
 800560c:	2320      	movs	r3, #32
 800560e:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	b2db      	uxtb	r3, r3
 8005614:	4619      	mov	r1, r3
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	f007 fa52 	bl	800cac0 <HAL_PCD_DataOutStageCallback>
 800561c:	e01d      	b.n	800565a <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d114      	bne.n	800564e <PCD_EP_OutXfrComplete_int+0x1fa>
 8005624:	6879      	ldr	r1, [r7, #4]
 8005626:	683a      	ldr	r2, [r7, #0]
 8005628:	4613      	mov	r3, r2
 800562a:	00db      	lsls	r3, r3, #3
 800562c:	1a9b      	subs	r3, r3, r2
 800562e:	009b      	lsls	r3, r3, #2
 8005630:	440b      	add	r3, r1
 8005632:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	2b00      	cmp	r3, #0
 800563a:	d108      	bne.n	800564e <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6818      	ldr	r0, [r3, #0]
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005646:	461a      	mov	r2, r3
 8005648:	2100      	movs	r1, #0
 800564a:	f005 fa0b 	bl	800aa64 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	b2db      	uxtb	r3, r3
 8005652:	4619      	mov	r1, r3
 8005654:	6878      	ldr	r0, [r7, #4]
 8005656:	f007 fa33 	bl	800cac0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800565a:	2300      	movs	r3, #0
}
 800565c:	4618      	mov	r0, r3
 800565e:	3718      	adds	r7, #24
 8005660:	46bd      	mov	sp, r7
 8005662:	bd80      	pop	{r7, pc}
 8005664:	4f54300a 	.word	0x4f54300a
 8005668:	4f54310a 	.word	0x4f54310a

0800566c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b086      	sub	sp, #24
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
 8005674:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800567c:	697b      	ldr	r3, [r7, #20]
 800567e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005680:	697b      	ldr	r3, [r7, #20]
 8005682:	333c      	adds	r3, #60	; 0x3c
 8005684:	3304      	adds	r3, #4
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	015a      	lsls	r2, r3, #5
 800568e:	693b      	ldr	r3, [r7, #16]
 8005690:	4413      	add	r3, r2
 8005692:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005696:	689b      	ldr	r3, [r3, #8]
 8005698:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	4a15      	ldr	r2, [pc, #84]	; (80056f4 <PCD_EP_OutSetupPacket_int+0x88>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d90e      	bls.n	80056c0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80056a2:	68bb      	ldr	r3, [r7, #8]
 80056a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d009      	beq.n	80056c0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	015a      	lsls	r2, r3, #5
 80056b0:	693b      	ldr	r3, [r7, #16]
 80056b2:	4413      	add	r3, r2
 80056b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056b8:	461a      	mov	r2, r3
 80056ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80056be:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80056c0:	6878      	ldr	r0, [r7, #4]
 80056c2:	f007 f9eb 	bl	800ca9c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	4a0a      	ldr	r2, [pc, #40]	; (80056f4 <PCD_EP_OutSetupPacket_int+0x88>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d90c      	bls.n	80056e8 <PCD_EP_OutSetupPacket_int+0x7c>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	691b      	ldr	r3, [r3, #16]
 80056d2:	2b01      	cmp	r3, #1
 80056d4:	d108      	bne.n	80056e8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6818      	ldr	r0, [r3, #0]
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80056e0:	461a      	mov	r2, r3
 80056e2:	2101      	movs	r1, #1
 80056e4:	f005 f9be 	bl	800aa64 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80056e8:	2300      	movs	r3, #0
}
 80056ea:	4618      	mov	r0, r3
 80056ec:	3718      	adds	r7, #24
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bd80      	pop	{r7, pc}
 80056f2:	bf00      	nop
 80056f4:	4f54300a 	.word	0x4f54300a

080056f8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80056f8:	b480      	push	{r7}
 80056fa:	b085      	sub	sp, #20
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
 8005700:	460b      	mov	r3, r1
 8005702:	70fb      	strb	r3, [r7, #3]
 8005704:	4613      	mov	r3, r2
 8005706:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800570e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005710:	78fb      	ldrb	r3, [r7, #3]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d107      	bne.n	8005726 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005716:	883b      	ldrh	r3, [r7, #0]
 8005718:	0419      	lsls	r1, r3, #16
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	68ba      	ldr	r2, [r7, #8]
 8005720:	430a      	orrs	r2, r1
 8005722:	629a      	str	r2, [r3, #40]	; 0x28
 8005724:	e028      	b.n	8005778 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800572c:	0c1b      	lsrs	r3, r3, #16
 800572e:	68ba      	ldr	r2, [r7, #8]
 8005730:	4413      	add	r3, r2
 8005732:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005734:	2300      	movs	r3, #0
 8005736:	73fb      	strb	r3, [r7, #15]
 8005738:	e00d      	b.n	8005756 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681a      	ldr	r2, [r3, #0]
 800573e:	7bfb      	ldrb	r3, [r7, #15]
 8005740:	3340      	adds	r3, #64	; 0x40
 8005742:	009b      	lsls	r3, r3, #2
 8005744:	4413      	add	r3, r2
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	0c1b      	lsrs	r3, r3, #16
 800574a:	68ba      	ldr	r2, [r7, #8]
 800574c:	4413      	add	r3, r2
 800574e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005750:	7bfb      	ldrb	r3, [r7, #15]
 8005752:	3301      	adds	r3, #1
 8005754:	73fb      	strb	r3, [r7, #15]
 8005756:	7bfa      	ldrb	r2, [r7, #15]
 8005758:	78fb      	ldrb	r3, [r7, #3]
 800575a:	3b01      	subs	r3, #1
 800575c:	429a      	cmp	r2, r3
 800575e:	d3ec      	bcc.n	800573a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005760:	883b      	ldrh	r3, [r7, #0]
 8005762:	0418      	lsls	r0, r3, #16
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6819      	ldr	r1, [r3, #0]
 8005768:	78fb      	ldrb	r3, [r7, #3]
 800576a:	3b01      	subs	r3, #1
 800576c:	68ba      	ldr	r2, [r7, #8]
 800576e:	4302      	orrs	r2, r0
 8005770:	3340      	adds	r3, #64	; 0x40
 8005772:	009b      	lsls	r3, r3, #2
 8005774:	440b      	add	r3, r1
 8005776:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005778:	2300      	movs	r3, #0
}
 800577a:	4618      	mov	r0, r3
 800577c:	3714      	adds	r7, #20
 800577e:	46bd      	mov	sp, r7
 8005780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005784:	4770      	bx	lr

08005786 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005786:	b480      	push	{r7}
 8005788:	b083      	sub	sp, #12
 800578a:	af00      	add	r7, sp, #0
 800578c:	6078      	str	r0, [r7, #4]
 800578e:	460b      	mov	r3, r1
 8005790:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	887a      	ldrh	r2, [r7, #2]
 8005798:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800579a:	2300      	movs	r3, #0
}
 800579c:	4618      	mov	r0, r3
 800579e:	370c      	adds	r7, #12
 80057a0:	46bd      	mov	sp, r7
 80057a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a6:	4770      	bx	lr

080057a8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80057a8:	b480      	push	{r7}
 80057aa:	b083      	sub	sp, #12
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
 80057b0:	460b      	mov	r3, r1
 80057b2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80057b4:	bf00      	nop
 80057b6:	370c      	adds	r7, #12
 80057b8:	46bd      	mov	sp, r7
 80057ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057be:	4770      	bx	lr

080057c0 <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 80057c0:	b480      	push	{r7}
 80057c2:	b083      	sub	sp, #12
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));  

  /* Disable the wake up pin */
  CLEAR_BIT(PWR->CSR, WakeUpPinx);
 80057c8:	4b06      	ldr	r3, [pc, #24]	; (80057e4 <HAL_PWR_DisableWakeUpPin+0x24>)
 80057ca:	685a      	ldr	r2, [r3, #4]
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	43db      	mvns	r3, r3
 80057d0:	4904      	ldr	r1, [pc, #16]	; (80057e4 <HAL_PWR_DisableWakeUpPin+0x24>)
 80057d2:	4013      	ands	r3, r2
 80057d4:	604b      	str	r3, [r1, #4]
}
 80057d6:	bf00      	nop
 80057d8:	370c      	adds	r7, #12
 80057da:	46bd      	mov	sp, r7
 80057dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e0:	4770      	bx	lr
 80057e2:	bf00      	nop
 80057e4:	40007000 	.word	0x40007000

080057e8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b086      	sub	sp, #24
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d101      	bne.n	80057fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80057f6:	2301      	movs	r3, #1
 80057f8:	e264      	b.n	8005cc4 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f003 0301 	and.w	r3, r3, #1
 8005802:	2b00      	cmp	r3, #0
 8005804:	d075      	beq.n	80058f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005806:	4ba3      	ldr	r3, [pc, #652]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005808:	689b      	ldr	r3, [r3, #8]
 800580a:	f003 030c 	and.w	r3, r3, #12
 800580e:	2b04      	cmp	r3, #4
 8005810:	d00c      	beq.n	800582c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005812:	4ba0      	ldr	r3, [pc, #640]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005814:	689b      	ldr	r3, [r3, #8]
 8005816:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800581a:	2b08      	cmp	r3, #8
 800581c:	d112      	bne.n	8005844 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800581e:	4b9d      	ldr	r3, [pc, #628]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005820:	685b      	ldr	r3, [r3, #4]
 8005822:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005826:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800582a:	d10b      	bne.n	8005844 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800582c:	4b99      	ldr	r3, [pc, #612]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005834:	2b00      	cmp	r3, #0
 8005836:	d05b      	beq.n	80058f0 <HAL_RCC_OscConfig+0x108>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	685b      	ldr	r3, [r3, #4]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d157      	bne.n	80058f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005840:	2301      	movs	r3, #1
 8005842:	e23f      	b.n	8005cc4 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800584c:	d106      	bne.n	800585c <HAL_RCC_OscConfig+0x74>
 800584e:	4b91      	ldr	r3, [pc, #580]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4a90      	ldr	r2, [pc, #576]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005854:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005858:	6013      	str	r3, [r2, #0]
 800585a:	e01d      	b.n	8005898 <HAL_RCC_OscConfig+0xb0>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005864:	d10c      	bne.n	8005880 <HAL_RCC_OscConfig+0x98>
 8005866:	4b8b      	ldr	r3, [pc, #556]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	4a8a      	ldr	r2, [pc, #552]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 800586c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005870:	6013      	str	r3, [r2, #0]
 8005872:	4b88      	ldr	r3, [pc, #544]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4a87      	ldr	r2, [pc, #540]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005878:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800587c:	6013      	str	r3, [r2, #0]
 800587e:	e00b      	b.n	8005898 <HAL_RCC_OscConfig+0xb0>
 8005880:	4b84      	ldr	r3, [pc, #528]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a83      	ldr	r2, [pc, #524]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005886:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800588a:	6013      	str	r3, [r2, #0]
 800588c:	4b81      	ldr	r3, [pc, #516]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4a80      	ldr	r2, [pc, #512]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005892:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005896:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	685b      	ldr	r3, [r3, #4]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d013      	beq.n	80058c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058a0:	f7fd faec 	bl	8002e7c <HAL_GetTick>
 80058a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058a6:	e008      	b.n	80058ba <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80058a8:	f7fd fae8 	bl	8002e7c <HAL_GetTick>
 80058ac:	4602      	mov	r2, r0
 80058ae:	693b      	ldr	r3, [r7, #16]
 80058b0:	1ad3      	subs	r3, r2, r3
 80058b2:	2b64      	cmp	r3, #100	; 0x64
 80058b4:	d901      	bls.n	80058ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80058b6:	2303      	movs	r3, #3
 80058b8:	e204      	b.n	8005cc4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058ba:	4b76      	ldr	r3, [pc, #472]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d0f0      	beq.n	80058a8 <HAL_RCC_OscConfig+0xc0>
 80058c6:	e014      	b.n	80058f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058c8:	f7fd fad8 	bl	8002e7c <HAL_GetTick>
 80058cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80058ce:	e008      	b.n	80058e2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80058d0:	f7fd fad4 	bl	8002e7c <HAL_GetTick>
 80058d4:	4602      	mov	r2, r0
 80058d6:	693b      	ldr	r3, [r7, #16]
 80058d8:	1ad3      	subs	r3, r2, r3
 80058da:	2b64      	cmp	r3, #100	; 0x64
 80058dc:	d901      	bls.n	80058e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80058de:	2303      	movs	r3, #3
 80058e0:	e1f0      	b.n	8005cc4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80058e2:	4b6c      	ldr	r3, [pc, #432]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d1f0      	bne.n	80058d0 <HAL_RCC_OscConfig+0xe8>
 80058ee:	e000      	b.n	80058f2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f003 0302 	and.w	r3, r3, #2
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d063      	beq.n	80059c6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80058fe:	4b65      	ldr	r3, [pc, #404]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005900:	689b      	ldr	r3, [r3, #8]
 8005902:	f003 030c 	and.w	r3, r3, #12
 8005906:	2b00      	cmp	r3, #0
 8005908:	d00b      	beq.n	8005922 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800590a:	4b62      	ldr	r3, [pc, #392]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 800590c:	689b      	ldr	r3, [r3, #8]
 800590e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005912:	2b08      	cmp	r3, #8
 8005914:	d11c      	bne.n	8005950 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005916:	4b5f      	ldr	r3, [pc, #380]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005918:	685b      	ldr	r3, [r3, #4]
 800591a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800591e:	2b00      	cmp	r3, #0
 8005920:	d116      	bne.n	8005950 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005922:	4b5c      	ldr	r3, [pc, #368]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f003 0302 	and.w	r3, r3, #2
 800592a:	2b00      	cmp	r3, #0
 800592c:	d005      	beq.n	800593a <HAL_RCC_OscConfig+0x152>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	68db      	ldr	r3, [r3, #12]
 8005932:	2b01      	cmp	r3, #1
 8005934:	d001      	beq.n	800593a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005936:	2301      	movs	r3, #1
 8005938:	e1c4      	b.n	8005cc4 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800593a:	4b56      	ldr	r3, [pc, #344]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	691b      	ldr	r3, [r3, #16]
 8005946:	00db      	lsls	r3, r3, #3
 8005948:	4952      	ldr	r1, [pc, #328]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 800594a:	4313      	orrs	r3, r2
 800594c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800594e:	e03a      	b.n	80059c6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	68db      	ldr	r3, [r3, #12]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d020      	beq.n	800599a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005958:	4b4f      	ldr	r3, [pc, #316]	; (8005a98 <HAL_RCC_OscConfig+0x2b0>)
 800595a:	2201      	movs	r2, #1
 800595c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800595e:	f7fd fa8d 	bl	8002e7c <HAL_GetTick>
 8005962:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005964:	e008      	b.n	8005978 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005966:	f7fd fa89 	bl	8002e7c <HAL_GetTick>
 800596a:	4602      	mov	r2, r0
 800596c:	693b      	ldr	r3, [r7, #16]
 800596e:	1ad3      	subs	r3, r2, r3
 8005970:	2b02      	cmp	r3, #2
 8005972:	d901      	bls.n	8005978 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005974:	2303      	movs	r3, #3
 8005976:	e1a5      	b.n	8005cc4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005978:	4b46      	ldr	r3, [pc, #280]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f003 0302 	and.w	r3, r3, #2
 8005980:	2b00      	cmp	r3, #0
 8005982:	d0f0      	beq.n	8005966 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005984:	4b43      	ldr	r3, [pc, #268]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	691b      	ldr	r3, [r3, #16]
 8005990:	00db      	lsls	r3, r3, #3
 8005992:	4940      	ldr	r1, [pc, #256]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005994:	4313      	orrs	r3, r2
 8005996:	600b      	str	r3, [r1, #0]
 8005998:	e015      	b.n	80059c6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800599a:	4b3f      	ldr	r3, [pc, #252]	; (8005a98 <HAL_RCC_OscConfig+0x2b0>)
 800599c:	2200      	movs	r2, #0
 800599e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059a0:	f7fd fa6c 	bl	8002e7c <HAL_GetTick>
 80059a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80059a6:	e008      	b.n	80059ba <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80059a8:	f7fd fa68 	bl	8002e7c <HAL_GetTick>
 80059ac:	4602      	mov	r2, r0
 80059ae:	693b      	ldr	r3, [r7, #16]
 80059b0:	1ad3      	subs	r3, r2, r3
 80059b2:	2b02      	cmp	r3, #2
 80059b4:	d901      	bls.n	80059ba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80059b6:	2303      	movs	r3, #3
 80059b8:	e184      	b.n	8005cc4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80059ba:	4b36      	ldr	r3, [pc, #216]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f003 0302 	and.w	r3, r3, #2
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d1f0      	bne.n	80059a8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f003 0308 	and.w	r3, r3, #8
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d030      	beq.n	8005a34 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	695b      	ldr	r3, [r3, #20]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d016      	beq.n	8005a08 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80059da:	4b30      	ldr	r3, [pc, #192]	; (8005a9c <HAL_RCC_OscConfig+0x2b4>)
 80059dc:	2201      	movs	r2, #1
 80059de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059e0:	f7fd fa4c 	bl	8002e7c <HAL_GetTick>
 80059e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80059e6:	e008      	b.n	80059fa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80059e8:	f7fd fa48 	bl	8002e7c <HAL_GetTick>
 80059ec:	4602      	mov	r2, r0
 80059ee:	693b      	ldr	r3, [r7, #16]
 80059f0:	1ad3      	subs	r3, r2, r3
 80059f2:	2b02      	cmp	r3, #2
 80059f4:	d901      	bls.n	80059fa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80059f6:	2303      	movs	r3, #3
 80059f8:	e164      	b.n	8005cc4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80059fa:	4b26      	ldr	r3, [pc, #152]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 80059fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80059fe:	f003 0302 	and.w	r3, r3, #2
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d0f0      	beq.n	80059e8 <HAL_RCC_OscConfig+0x200>
 8005a06:	e015      	b.n	8005a34 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a08:	4b24      	ldr	r3, [pc, #144]	; (8005a9c <HAL_RCC_OscConfig+0x2b4>)
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a0e:	f7fd fa35 	bl	8002e7c <HAL_GetTick>
 8005a12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a14:	e008      	b.n	8005a28 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a16:	f7fd fa31 	bl	8002e7c <HAL_GetTick>
 8005a1a:	4602      	mov	r2, r0
 8005a1c:	693b      	ldr	r3, [r7, #16]
 8005a1e:	1ad3      	subs	r3, r2, r3
 8005a20:	2b02      	cmp	r3, #2
 8005a22:	d901      	bls.n	8005a28 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005a24:	2303      	movs	r3, #3
 8005a26:	e14d      	b.n	8005cc4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a28:	4b1a      	ldr	r3, [pc, #104]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005a2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a2c:	f003 0302 	and.w	r3, r3, #2
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d1f0      	bne.n	8005a16 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f003 0304 	and.w	r3, r3, #4
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	f000 80a0 	beq.w	8005b82 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a42:	2300      	movs	r3, #0
 8005a44:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a46:	4b13      	ldr	r3, [pc, #76]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d10f      	bne.n	8005a72 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a52:	2300      	movs	r3, #0
 8005a54:	60bb      	str	r3, [r7, #8]
 8005a56:	4b0f      	ldr	r3, [pc, #60]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a5a:	4a0e      	ldr	r2, [pc, #56]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005a5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a60:	6413      	str	r3, [r2, #64]	; 0x40
 8005a62:	4b0c      	ldr	r3, [pc, #48]	; (8005a94 <HAL_RCC_OscConfig+0x2ac>)
 8005a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a6a:	60bb      	str	r3, [r7, #8]
 8005a6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a6e:	2301      	movs	r3, #1
 8005a70:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a72:	4b0b      	ldr	r3, [pc, #44]	; (8005aa0 <HAL_RCC_OscConfig+0x2b8>)
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d121      	bne.n	8005ac2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005a7e:	4b08      	ldr	r3, [pc, #32]	; (8005aa0 <HAL_RCC_OscConfig+0x2b8>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	4a07      	ldr	r2, [pc, #28]	; (8005aa0 <HAL_RCC_OscConfig+0x2b8>)
 8005a84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a8a:	f7fd f9f7 	bl	8002e7c <HAL_GetTick>
 8005a8e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a90:	e011      	b.n	8005ab6 <HAL_RCC_OscConfig+0x2ce>
 8005a92:	bf00      	nop
 8005a94:	40023800 	.word	0x40023800
 8005a98:	42470000 	.word	0x42470000
 8005a9c:	42470e80 	.word	0x42470e80
 8005aa0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005aa4:	f7fd f9ea 	bl	8002e7c <HAL_GetTick>
 8005aa8:	4602      	mov	r2, r0
 8005aaa:	693b      	ldr	r3, [r7, #16]
 8005aac:	1ad3      	subs	r3, r2, r3
 8005aae:	2b02      	cmp	r3, #2
 8005ab0:	d901      	bls.n	8005ab6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005ab2:	2303      	movs	r3, #3
 8005ab4:	e106      	b.n	8005cc4 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ab6:	4b85      	ldr	r3, [pc, #532]	; (8005ccc <HAL_RCC_OscConfig+0x4e4>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d0f0      	beq.n	8005aa4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	689b      	ldr	r3, [r3, #8]
 8005ac6:	2b01      	cmp	r3, #1
 8005ac8:	d106      	bne.n	8005ad8 <HAL_RCC_OscConfig+0x2f0>
 8005aca:	4b81      	ldr	r3, [pc, #516]	; (8005cd0 <HAL_RCC_OscConfig+0x4e8>)
 8005acc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ace:	4a80      	ldr	r2, [pc, #512]	; (8005cd0 <HAL_RCC_OscConfig+0x4e8>)
 8005ad0:	f043 0301 	orr.w	r3, r3, #1
 8005ad4:	6713      	str	r3, [r2, #112]	; 0x70
 8005ad6:	e01c      	b.n	8005b12 <HAL_RCC_OscConfig+0x32a>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	689b      	ldr	r3, [r3, #8]
 8005adc:	2b05      	cmp	r3, #5
 8005ade:	d10c      	bne.n	8005afa <HAL_RCC_OscConfig+0x312>
 8005ae0:	4b7b      	ldr	r3, [pc, #492]	; (8005cd0 <HAL_RCC_OscConfig+0x4e8>)
 8005ae2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ae4:	4a7a      	ldr	r2, [pc, #488]	; (8005cd0 <HAL_RCC_OscConfig+0x4e8>)
 8005ae6:	f043 0304 	orr.w	r3, r3, #4
 8005aea:	6713      	str	r3, [r2, #112]	; 0x70
 8005aec:	4b78      	ldr	r3, [pc, #480]	; (8005cd0 <HAL_RCC_OscConfig+0x4e8>)
 8005aee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005af0:	4a77      	ldr	r2, [pc, #476]	; (8005cd0 <HAL_RCC_OscConfig+0x4e8>)
 8005af2:	f043 0301 	orr.w	r3, r3, #1
 8005af6:	6713      	str	r3, [r2, #112]	; 0x70
 8005af8:	e00b      	b.n	8005b12 <HAL_RCC_OscConfig+0x32a>
 8005afa:	4b75      	ldr	r3, [pc, #468]	; (8005cd0 <HAL_RCC_OscConfig+0x4e8>)
 8005afc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005afe:	4a74      	ldr	r2, [pc, #464]	; (8005cd0 <HAL_RCC_OscConfig+0x4e8>)
 8005b00:	f023 0301 	bic.w	r3, r3, #1
 8005b04:	6713      	str	r3, [r2, #112]	; 0x70
 8005b06:	4b72      	ldr	r3, [pc, #456]	; (8005cd0 <HAL_RCC_OscConfig+0x4e8>)
 8005b08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b0a:	4a71      	ldr	r2, [pc, #452]	; (8005cd0 <HAL_RCC_OscConfig+0x4e8>)
 8005b0c:	f023 0304 	bic.w	r3, r3, #4
 8005b10:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	689b      	ldr	r3, [r3, #8]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d015      	beq.n	8005b46 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b1a:	f7fd f9af 	bl	8002e7c <HAL_GetTick>
 8005b1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b20:	e00a      	b.n	8005b38 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b22:	f7fd f9ab 	bl	8002e7c <HAL_GetTick>
 8005b26:	4602      	mov	r2, r0
 8005b28:	693b      	ldr	r3, [r7, #16]
 8005b2a:	1ad3      	subs	r3, r2, r3
 8005b2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d901      	bls.n	8005b38 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005b34:	2303      	movs	r3, #3
 8005b36:	e0c5      	b.n	8005cc4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b38:	4b65      	ldr	r3, [pc, #404]	; (8005cd0 <HAL_RCC_OscConfig+0x4e8>)
 8005b3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b3c:	f003 0302 	and.w	r3, r3, #2
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d0ee      	beq.n	8005b22 <HAL_RCC_OscConfig+0x33a>
 8005b44:	e014      	b.n	8005b70 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b46:	f7fd f999 	bl	8002e7c <HAL_GetTick>
 8005b4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b4c:	e00a      	b.n	8005b64 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b4e:	f7fd f995 	bl	8002e7c <HAL_GetTick>
 8005b52:	4602      	mov	r2, r0
 8005b54:	693b      	ldr	r3, [r7, #16]
 8005b56:	1ad3      	subs	r3, r2, r3
 8005b58:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	d901      	bls.n	8005b64 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005b60:	2303      	movs	r3, #3
 8005b62:	e0af      	b.n	8005cc4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b64:	4b5a      	ldr	r3, [pc, #360]	; (8005cd0 <HAL_RCC_OscConfig+0x4e8>)
 8005b66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b68:	f003 0302 	and.w	r3, r3, #2
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d1ee      	bne.n	8005b4e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005b70:	7dfb      	ldrb	r3, [r7, #23]
 8005b72:	2b01      	cmp	r3, #1
 8005b74:	d105      	bne.n	8005b82 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b76:	4b56      	ldr	r3, [pc, #344]	; (8005cd0 <HAL_RCC_OscConfig+0x4e8>)
 8005b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b7a:	4a55      	ldr	r2, [pc, #340]	; (8005cd0 <HAL_RCC_OscConfig+0x4e8>)
 8005b7c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b80:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	699b      	ldr	r3, [r3, #24]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	f000 809b 	beq.w	8005cc2 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005b8c:	4b50      	ldr	r3, [pc, #320]	; (8005cd0 <HAL_RCC_OscConfig+0x4e8>)
 8005b8e:	689b      	ldr	r3, [r3, #8]
 8005b90:	f003 030c 	and.w	r3, r3, #12
 8005b94:	2b08      	cmp	r3, #8
 8005b96:	d05c      	beq.n	8005c52 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	699b      	ldr	r3, [r3, #24]
 8005b9c:	2b02      	cmp	r3, #2
 8005b9e:	d141      	bne.n	8005c24 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ba0:	4b4c      	ldr	r3, [pc, #304]	; (8005cd4 <HAL_RCC_OscConfig+0x4ec>)
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ba6:	f7fd f969 	bl	8002e7c <HAL_GetTick>
 8005baa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005bac:	e008      	b.n	8005bc0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005bae:	f7fd f965 	bl	8002e7c <HAL_GetTick>
 8005bb2:	4602      	mov	r2, r0
 8005bb4:	693b      	ldr	r3, [r7, #16]
 8005bb6:	1ad3      	subs	r3, r2, r3
 8005bb8:	2b02      	cmp	r3, #2
 8005bba:	d901      	bls.n	8005bc0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005bbc:	2303      	movs	r3, #3
 8005bbe:	e081      	b.n	8005cc4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005bc0:	4b43      	ldr	r3, [pc, #268]	; (8005cd0 <HAL_RCC_OscConfig+0x4e8>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d1f0      	bne.n	8005bae <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	69da      	ldr	r2, [r3, #28]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6a1b      	ldr	r3, [r3, #32]
 8005bd4:	431a      	orrs	r2, r3
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bda:	019b      	lsls	r3, r3, #6
 8005bdc:	431a      	orrs	r2, r3
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005be2:	085b      	lsrs	r3, r3, #1
 8005be4:	3b01      	subs	r3, #1
 8005be6:	041b      	lsls	r3, r3, #16
 8005be8:	431a      	orrs	r2, r3
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bee:	061b      	lsls	r3, r3, #24
 8005bf0:	4937      	ldr	r1, [pc, #220]	; (8005cd0 <HAL_RCC_OscConfig+0x4e8>)
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005bf6:	4b37      	ldr	r3, [pc, #220]	; (8005cd4 <HAL_RCC_OscConfig+0x4ec>)
 8005bf8:	2201      	movs	r2, #1
 8005bfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bfc:	f7fd f93e 	bl	8002e7c <HAL_GetTick>
 8005c00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c02:	e008      	b.n	8005c16 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c04:	f7fd f93a 	bl	8002e7c <HAL_GetTick>
 8005c08:	4602      	mov	r2, r0
 8005c0a:	693b      	ldr	r3, [r7, #16]
 8005c0c:	1ad3      	subs	r3, r2, r3
 8005c0e:	2b02      	cmp	r3, #2
 8005c10:	d901      	bls.n	8005c16 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8005c12:	2303      	movs	r3, #3
 8005c14:	e056      	b.n	8005cc4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c16:	4b2e      	ldr	r3, [pc, #184]	; (8005cd0 <HAL_RCC_OscConfig+0x4e8>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d0f0      	beq.n	8005c04 <HAL_RCC_OscConfig+0x41c>
 8005c22:	e04e      	b.n	8005cc2 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c24:	4b2b      	ldr	r3, [pc, #172]	; (8005cd4 <HAL_RCC_OscConfig+0x4ec>)
 8005c26:	2200      	movs	r2, #0
 8005c28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c2a:	f7fd f927 	bl	8002e7c <HAL_GetTick>
 8005c2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c30:	e008      	b.n	8005c44 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c32:	f7fd f923 	bl	8002e7c <HAL_GetTick>
 8005c36:	4602      	mov	r2, r0
 8005c38:	693b      	ldr	r3, [r7, #16]
 8005c3a:	1ad3      	subs	r3, r2, r3
 8005c3c:	2b02      	cmp	r3, #2
 8005c3e:	d901      	bls.n	8005c44 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005c40:	2303      	movs	r3, #3
 8005c42:	e03f      	b.n	8005cc4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c44:	4b22      	ldr	r3, [pc, #136]	; (8005cd0 <HAL_RCC_OscConfig+0x4e8>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d1f0      	bne.n	8005c32 <HAL_RCC_OscConfig+0x44a>
 8005c50:	e037      	b.n	8005cc2 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	699b      	ldr	r3, [r3, #24]
 8005c56:	2b01      	cmp	r3, #1
 8005c58:	d101      	bne.n	8005c5e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005c5a:	2301      	movs	r3, #1
 8005c5c:	e032      	b.n	8005cc4 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005c5e:	4b1c      	ldr	r3, [pc, #112]	; (8005cd0 <HAL_RCC_OscConfig+0x4e8>)
 8005c60:	685b      	ldr	r3, [r3, #4]
 8005c62:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	699b      	ldr	r3, [r3, #24]
 8005c68:	2b01      	cmp	r3, #1
 8005c6a:	d028      	beq.n	8005cbe <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c76:	429a      	cmp	r2, r3
 8005c78:	d121      	bne.n	8005cbe <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c84:	429a      	cmp	r2, r3
 8005c86:	d11a      	bne.n	8005cbe <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005c88:	68fa      	ldr	r2, [r7, #12]
 8005c8a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005c8e:	4013      	ands	r3, r2
 8005c90:	687a      	ldr	r2, [r7, #4]
 8005c92:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005c94:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d111      	bne.n	8005cbe <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ca4:	085b      	lsrs	r3, r3, #1
 8005ca6:	3b01      	subs	r3, #1
 8005ca8:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005caa:	429a      	cmp	r2, r3
 8005cac:	d107      	bne.n	8005cbe <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cb8:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005cba:	429a      	cmp	r2, r3
 8005cbc:	d001      	beq.n	8005cc2 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	e000      	b.n	8005cc4 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8005cc2:	2300      	movs	r3, #0
}
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	3718      	adds	r7, #24
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	bd80      	pop	{r7, pc}
 8005ccc:	40007000 	.word	0x40007000
 8005cd0:	40023800 	.word	0x40023800
 8005cd4:	42470060 	.word	0x42470060

08005cd8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b084      	sub	sp, #16
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
 8005ce0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d101      	bne.n	8005cec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005ce8:	2301      	movs	r3, #1
 8005cea:	e0cc      	b.n	8005e86 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005cec:	4b68      	ldr	r3, [pc, #416]	; (8005e90 <HAL_RCC_ClockConfig+0x1b8>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f003 0307 	and.w	r3, r3, #7
 8005cf4:	683a      	ldr	r2, [r7, #0]
 8005cf6:	429a      	cmp	r2, r3
 8005cf8:	d90c      	bls.n	8005d14 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cfa:	4b65      	ldr	r3, [pc, #404]	; (8005e90 <HAL_RCC_ClockConfig+0x1b8>)
 8005cfc:	683a      	ldr	r2, [r7, #0]
 8005cfe:	b2d2      	uxtb	r2, r2
 8005d00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d02:	4b63      	ldr	r3, [pc, #396]	; (8005e90 <HAL_RCC_ClockConfig+0x1b8>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f003 0307 	and.w	r3, r3, #7
 8005d0a:	683a      	ldr	r2, [r7, #0]
 8005d0c:	429a      	cmp	r2, r3
 8005d0e:	d001      	beq.n	8005d14 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005d10:	2301      	movs	r3, #1
 8005d12:	e0b8      	b.n	8005e86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f003 0302 	and.w	r3, r3, #2
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d020      	beq.n	8005d62 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f003 0304 	and.w	r3, r3, #4
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d005      	beq.n	8005d38 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005d2c:	4b59      	ldr	r3, [pc, #356]	; (8005e94 <HAL_RCC_ClockConfig+0x1bc>)
 8005d2e:	689b      	ldr	r3, [r3, #8]
 8005d30:	4a58      	ldr	r2, [pc, #352]	; (8005e94 <HAL_RCC_ClockConfig+0x1bc>)
 8005d32:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005d36:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f003 0308 	and.w	r3, r3, #8
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d005      	beq.n	8005d50 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005d44:	4b53      	ldr	r3, [pc, #332]	; (8005e94 <HAL_RCC_ClockConfig+0x1bc>)
 8005d46:	689b      	ldr	r3, [r3, #8]
 8005d48:	4a52      	ldr	r2, [pc, #328]	; (8005e94 <HAL_RCC_ClockConfig+0x1bc>)
 8005d4a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005d4e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d50:	4b50      	ldr	r3, [pc, #320]	; (8005e94 <HAL_RCC_ClockConfig+0x1bc>)
 8005d52:	689b      	ldr	r3, [r3, #8]
 8005d54:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	689b      	ldr	r3, [r3, #8]
 8005d5c:	494d      	ldr	r1, [pc, #308]	; (8005e94 <HAL_RCC_ClockConfig+0x1bc>)
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f003 0301 	and.w	r3, r3, #1
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d044      	beq.n	8005df8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	685b      	ldr	r3, [r3, #4]
 8005d72:	2b01      	cmp	r3, #1
 8005d74:	d107      	bne.n	8005d86 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d76:	4b47      	ldr	r3, [pc, #284]	; (8005e94 <HAL_RCC_ClockConfig+0x1bc>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d119      	bne.n	8005db6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d82:	2301      	movs	r3, #1
 8005d84:	e07f      	b.n	8005e86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	2b02      	cmp	r3, #2
 8005d8c:	d003      	beq.n	8005d96 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005d92:	2b03      	cmp	r3, #3
 8005d94:	d107      	bne.n	8005da6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d96:	4b3f      	ldr	r3, [pc, #252]	; (8005e94 <HAL_RCC_ClockConfig+0x1bc>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d109      	bne.n	8005db6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005da2:	2301      	movs	r3, #1
 8005da4:	e06f      	b.n	8005e86 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005da6:	4b3b      	ldr	r3, [pc, #236]	; (8005e94 <HAL_RCC_ClockConfig+0x1bc>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f003 0302 	and.w	r3, r3, #2
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d101      	bne.n	8005db6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005db2:	2301      	movs	r3, #1
 8005db4:	e067      	b.n	8005e86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005db6:	4b37      	ldr	r3, [pc, #220]	; (8005e94 <HAL_RCC_ClockConfig+0x1bc>)
 8005db8:	689b      	ldr	r3, [r3, #8]
 8005dba:	f023 0203 	bic.w	r2, r3, #3
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	685b      	ldr	r3, [r3, #4]
 8005dc2:	4934      	ldr	r1, [pc, #208]	; (8005e94 <HAL_RCC_ClockConfig+0x1bc>)
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005dc8:	f7fd f858 	bl	8002e7c <HAL_GetTick>
 8005dcc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005dce:	e00a      	b.n	8005de6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005dd0:	f7fd f854 	bl	8002e7c <HAL_GetTick>
 8005dd4:	4602      	mov	r2, r0
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	1ad3      	subs	r3, r2, r3
 8005dda:	f241 3288 	movw	r2, #5000	; 0x1388
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d901      	bls.n	8005de6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005de2:	2303      	movs	r3, #3
 8005de4:	e04f      	b.n	8005e86 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005de6:	4b2b      	ldr	r3, [pc, #172]	; (8005e94 <HAL_RCC_ClockConfig+0x1bc>)
 8005de8:	689b      	ldr	r3, [r3, #8]
 8005dea:	f003 020c 	and.w	r2, r3, #12
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	009b      	lsls	r3, r3, #2
 8005df4:	429a      	cmp	r2, r3
 8005df6:	d1eb      	bne.n	8005dd0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005df8:	4b25      	ldr	r3, [pc, #148]	; (8005e90 <HAL_RCC_ClockConfig+0x1b8>)
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f003 0307 	and.w	r3, r3, #7
 8005e00:	683a      	ldr	r2, [r7, #0]
 8005e02:	429a      	cmp	r2, r3
 8005e04:	d20c      	bcs.n	8005e20 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e06:	4b22      	ldr	r3, [pc, #136]	; (8005e90 <HAL_RCC_ClockConfig+0x1b8>)
 8005e08:	683a      	ldr	r2, [r7, #0]
 8005e0a:	b2d2      	uxtb	r2, r2
 8005e0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e0e:	4b20      	ldr	r3, [pc, #128]	; (8005e90 <HAL_RCC_ClockConfig+0x1b8>)
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f003 0307 	and.w	r3, r3, #7
 8005e16:	683a      	ldr	r2, [r7, #0]
 8005e18:	429a      	cmp	r2, r3
 8005e1a:	d001      	beq.n	8005e20 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005e1c:	2301      	movs	r3, #1
 8005e1e:	e032      	b.n	8005e86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f003 0304 	and.w	r3, r3, #4
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d008      	beq.n	8005e3e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e2c:	4b19      	ldr	r3, [pc, #100]	; (8005e94 <HAL_RCC_ClockConfig+0x1bc>)
 8005e2e:	689b      	ldr	r3, [r3, #8]
 8005e30:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	68db      	ldr	r3, [r3, #12]
 8005e38:	4916      	ldr	r1, [pc, #88]	; (8005e94 <HAL_RCC_ClockConfig+0x1bc>)
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f003 0308 	and.w	r3, r3, #8
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d009      	beq.n	8005e5e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005e4a:	4b12      	ldr	r3, [pc, #72]	; (8005e94 <HAL_RCC_ClockConfig+0x1bc>)
 8005e4c:	689b      	ldr	r3, [r3, #8]
 8005e4e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	691b      	ldr	r3, [r3, #16]
 8005e56:	00db      	lsls	r3, r3, #3
 8005e58:	490e      	ldr	r1, [pc, #56]	; (8005e94 <HAL_RCC_ClockConfig+0x1bc>)
 8005e5a:	4313      	orrs	r3, r2
 8005e5c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005e5e:	f000 f82d 	bl	8005ebc <HAL_RCC_GetSysClockFreq>
 8005e62:	4602      	mov	r2, r0
 8005e64:	4b0b      	ldr	r3, [pc, #44]	; (8005e94 <HAL_RCC_ClockConfig+0x1bc>)
 8005e66:	689b      	ldr	r3, [r3, #8]
 8005e68:	091b      	lsrs	r3, r3, #4
 8005e6a:	f003 030f 	and.w	r3, r3, #15
 8005e6e:	490a      	ldr	r1, [pc, #40]	; (8005e98 <HAL_RCC_ClockConfig+0x1c0>)
 8005e70:	5ccb      	ldrb	r3, [r1, r3]
 8005e72:	fa22 f303 	lsr.w	r3, r2, r3
 8005e76:	4a09      	ldr	r2, [pc, #36]	; (8005e9c <HAL_RCC_ClockConfig+0x1c4>)
 8005e78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005e7a:	4b09      	ldr	r3, [pc, #36]	; (8005ea0 <HAL_RCC_ClockConfig+0x1c8>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	4618      	mov	r0, r3
 8005e80:	f7fc ffb8 	bl	8002df4 <HAL_InitTick>

  return HAL_OK;
 8005e84:	2300      	movs	r3, #0
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	3710      	adds	r7, #16
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	bd80      	pop	{r7, pc}
 8005e8e:	bf00      	nop
 8005e90:	40023c00 	.word	0x40023c00
 8005e94:	40023800 	.word	0x40023800
 8005e98:	0800e178 	.word	0x0800e178
 8005e9c:	20000020 	.word	0x20000020
 8005ea0:	20000024 	.word	0x20000024

08005ea4 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8005ea8:	4b03      	ldr	r3, [pc, #12]	; (8005eb8 <HAL_RCC_EnableCSS+0x14>)
 8005eaa:	2201      	movs	r2, #1
 8005eac:	601a      	str	r2, [r3, #0]
}
 8005eae:	bf00      	nop
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb6:	4770      	bx	lr
 8005eb8:	4247004c 	.word	0x4247004c

08005ebc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ebc:	b5b0      	push	{r4, r5, r7, lr}
 8005ebe:	b084      	sub	sp, #16
 8005ec0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005ec2:	2100      	movs	r1, #0
 8005ec4:	6079      	str	r1, [r7, #4]
 8005ec6:	2100      	movs	r1, #0
 8005ec8:	60f9      	str	r1, [r7, #12]
 8005eca:	2100      	movs	r1, #0
 8005ecc:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005ece:	2100      	movs	r1, #0
 8005ed0:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005ed2:	4952      	ldr	r1, [pc, #328]	; (800601c <HAL_RCC_GetSysClockFreq+0x160>)
 8005ed4:	6889      	ldr	r1, [r1, #8]
 8005ed6:	f001 010c 	and.w	r1, r1, #12
 8005eda:	2908      	cmp	r1, #8
 8005edc:	d00d      	beq.n	8005efa <HAL_RCC_GetSysClockFreq+0x3e>
 8005ede:	2908      	cmp	r1, #8
 8005ee0:	f200 8094 	bhi.w	800600c <HAL_RCC_GetSysClockFreq+0x150>
 8005ee4:	2900      	cmp	r1, #0
 8005ee6:	d002      	beq.n	8005eee <HAL_RCC_GetSysClockFreq+0x32>
 8005ee8:	2904      	cmp	r1, #4
 8005eea:	d003      	beq.n	8005ef4 <HAL_RCC_GetSysClockFreq+0x38>
 8005eec:	e08e      	b.n	800600c <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005eee:	4b4c      	ldr	r3, [pc, #304]	; (8006020 <HAL_RCC_GetSysClockFreq+0x164>)
 8005ef0:	60bb      	str	r3, [r7, #8]
       break;
 8005ef2:	e08e      	b.n	8006012 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005ef4:	4b4b      	ldr	r3, [pc, #300]	; (8006024 <HAL_RCC_GetSysClockFreq+0x168>)
 8005ef6:	60bb      	str	r3, [r7, #8]
      break;
 8005ef8:	e08b      	b.n	8006012 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005efa:	4948      	ldr	r1, [pc, #288]	; (800601c <HAL_RCC_GetSysClockFreq+0x160>)
 8005efc:	6849      	ldr	r1, [r1, #4]
 8005efe:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8005f02:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005f04:	4945      	ldr	r1, [pc, #276]	; (800601c <HAL_RCC_GetSysClockFreq+0x160>)
 8005f06:	6849      	ldr	r1, [r1, #4]
 8005f08:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8005f0c:	2900      	cmp	r1, #0
 8005f0e:	d024      	beq.n	8005f5a <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f10:	4942      	ldr	r1, [pc, #264]	; (800601c <HAL_RCC_GetSysClockFreq+0x160>)
 8005f12:	6849      	ldr	r1, [r1, #4]
 8005f14:	0989      	lsrs	r1, r1, #6
 8005f16:	4608      	mov	r0, r1
 8005f18:	f04f 0100 	mov.w	r1, #0
 8005f1c:	f240 14ff 	movw	r4, #511	; 0x1ff
 8005f20:	f04f 0500 	mov.w	r5, #0
 8005f24:	ea00 0204 	and.w	r2, r0, r4
 8005f28:	ea01 0305 	and.w	r3, r1, r5
 8005f2c:	493d      	ldr	r1, [pc, #244]	; (8006024 <HAL_RCC_GetSysClockFreq+0x168>)
 8005f2e:	fb01 f003 	mul.w	r0, r1, r3
 8005f32:	2100      	movs	r1, #0
 8005f34:	fb01 f102 	mul.w	r1, r1, r2
 8005f38:	1844      	adds	r4, r0, r1
 8005f3a:	493a      	ldr	r1, [pc, #232]	; (8006024 <HAL_RCC_GetSysClockFreq+0x168>)
 8005f3c:	fba2 0101 	umull	r0, r1, r2, r1
 8005f40:	1863      	adds	r3, r4, r1
 8005f42:	4619      	mov	r1, r3
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	461a      	mov	r2, r3
 8005f48:	f04f 0300 	mov.w	r3, #0
 8005f4c:	f7fa f990 	bl	8000270 <__aeabi_uldivmod>
 8005f50:	4602      	mov	r2, r0
 8005f52:	460b      	mov	r3, r1
 8005f54:	4613      	mov	r3, r2
 8005f56:	60fb      	str	r3, [r7, #12]
 8005f58:	e04a      	b.n	8005ff0 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f5a:	4b30      	ldr	r3, [pc, #192]	; (800601c <HAL_RCC_GetSysClockFreq+0x160>)
 8005f5c:	685b      	ldr	r3, [r3, #4]
 8005f5e:	099b      	lsrs	r3, r3, #6
 8005f60:	461a      	mov	r2, r3
 8005f62:	f04f 0300 	mov.w	r3, #0
 8005f66:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005f6a:	f04f 0100 	mov.w	r1, #0
 8005f6e:	ea02 0400 	and.w	r4, r2, r0
 8005f72:	ea03 0501 	and.w	r5, r3, r1
 8005f76:	4620      	mov	r0, r4
 8005f78:	4629      	mov	r1, r5
 8005f7a:	f04f 0200 	mov.w	r2, #0
 8005f7e:	f04f 0300 	mov.w	r3, #0
 8005f82:	014b      	lsls	r3, r1, #5
 8005f84:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005f88:	0142      	lsls	r2, r0, #5
 8005f8a:	4610      	mov	r0, r2
 8005f8c:	4619      	mov	r1, r3
 8005f8e:	1b00      	subs	r0, r0, r4
 8005f90:	eb61 0105 	sbc.w	r1, r1, r5
 8005f94:	f04f 0200 	mov.w	r2, #0
 8005f98:	f04f 0300 	mov.w	r3, #0
 8005f9c:	018b      	lsls	r3, r1, #6
 8005f9e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005fa2:	0182      	lsls	r2, r0, #6
 8005fa4:	1a12      	subs	r2, r2, r0
 8005fa6:	eb63 0301 	sbc.w	r3, r3, r1
 8005faa:	f04f 0000 	mov.w	r0, #0
 8005fae:	f04f 0100 	mov.w	r1, #0
 8005fb2:	00d9      	lsls	r1, r3, #3
 8005fb4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005fb8:	00d0      	lsls	r0, r2, #3
 8005fba:	4602      	mov	r2, r0
 8005fbc:	460b      	mov	r3, r1
 8005fbe:	1912      	adds	r2, r2, r4
 8005fc0:	eb45 0303 	adc.w	r3, r5, r3
 8005fc4:	f04f 0000 	mov.w	r0, #0
 8005fc8:	f04f 0100 	mov.w	r1, #0
 8005fcc:	0299      	lsls	r1, r3, #10
 8005fce:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005fd2:	0290      	lsls	r0, r2, #10
 8005fd4:	4602      	mov	r2, r0
 8005fd6:	460b      	mov	r3, r1
 8005fd8:	4610      	mov	r0, r2
 8005fda:	4619      	mov	r1, r3
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	461a      	mov	r2, r3
 8005fe0:	f04f 0300 	mov.w	r3, #0
 8005fe4:	f7fa f944 	bl	8000270 <__aeabi_uldivmod>
 8005fe8:	4602      	mov	r2, r0
 8005fea:	460b      	mov	r3, r1
 8005fec:	4613      	mov	r3, r2
 8005fee:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005ff0:	4b0a      	ldr	r3, [pc, #40]	; (800601c <HAL_RCC_GetSysClockFreq+0x160>)
 8005ff2:	685b      	ldr	r3, [r3, #4]
 8005ff4:	0c1b      	lsrs	r3, r3, #16
 8005ff6:	f003 0303 	and.w	r3, r3, #3
 8005ffa:	3301      	adds	r3, #1
 8005ffc:	005b      	lsls	r3, r3, #1
 8005ffe:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006000:	68fa      	ldr	r2, [r7, #12]
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	fbb2 f3f3 	udiv	r3, r2, r3
 8006008:	60bb      	str	r3, [r7, #8]
      break;
 800600a:	e002      	b.n	8006012 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800600c:	4b04      	ldr	r3, [pc, #16]	; (8006020 <HAL_RCC_GetSysClockFreq+0x164>)
 800600e:	60bb      	str	r3, [r7, #8]
      break;
 8006010:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006012:	68bb      	ldr	r3, [r7, #8]
}
 8006014:	4618      	mov	r0, r3
 8006016:	3710      	adds	r7, #16
 8006018:	46bd      	mov	sp, r7
 800601a:	bdb0      	pop	{r4, r5, r7, pc}
 800601c:	40023800 	.word	0x40023800
 8006020:	00f42400 	.word	0x00f42400
 8006024:	017d7840 	.word	0x017d7840

08006028 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006028:	b480      	push	{r7}
 800602a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800602c:	4b03      	ldr	r3, [pc, #12]	; (800603c <HAL_RCC_GetHCLKFreq+0x14>)
 800602e:	681b      	ldr	r3, [r3, #0]
}
 8006030:	4618      	mov	r0, r3
 8006032:	46bd      	mov	sp, r7
 8006034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006038:	4770      	bx	lr
 800603a:	bf00      	nop
 800603c:	20000020 	.word	0x20000020

08006040 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006040:	b580      	push	{r7, lr}
 8006042:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006044:	f7ff fff0 	bl	8006028 <HAL_RCC_GetHCLKFreq>
 8006048:	4602      	mov	r2, r0
 800604a:	4b05      	ldr	r3, [pc, #20]	; (8006060 <HAL_RCC_GetPCLK1Freq+0x20>)
 800604c:	689b      	ldr	r3, [r3, #8]
 800604e:	0a9b      	lsrs	r3, r3, #10
 8006050:	f003 0307 	and.w	r3, r3, #7
 8006054:	4903      	ldr	r1, [pc, #12]	; (8006064 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006056:	5ccb      	ldrb	r3, [r1, r3]
 8006058:	fa22 f303 	lsr.w	r3, r2, r3
}
 800605c:	4618      	mov	r0, r3
 800605e:	bd80      	pop	{r7, pc}
 8006060:	40023800 	.word	0x40023800
 8006064:	0800e188 	.word	0x0800e188

08006068 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800606c:	f7ff ffdc 	bl	8006028 <HAL_RCC_GetHCLKFreq>
 8006070:	4602      	mov	r2, r0
 8006072:	4b05      	ldr	r3, [pc, #20]	; (8006088 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006074:	689b      	ldr	r3, [r3, #8]
 8006076:	0b5b      	lsrs	r3, r3, #13
 8006078:	f003 0307 	and.w	r3, r3, #7
 800607c:	4903      	ldr	r1, [pc, #12]	; (800608c <HAL_RCC_GetPCLK2Freq+0x24>)
 800607e:	5ccb      	ldrb	r3, [r1, r3]
 8006080:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006084:	4618      	mov	r0, r3
 8006086:	bd80      	pop	{r7, pc}
 8006088:	40023800 	.word	0x40023800
 800608c:	0800e188 	.word	0x0800e188

08006090 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8006094:	4b06      	ldr	r3, [pc, #24]	; (80060b0 <HAL_RCC_NMI_IRQHandler+0x20>)
 8006096:	68db      	ldr	r3, [r3, #12]
 8006098:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800609c:	2b80      	cmp	r3, #128	; 0x80
 800609e:	d104      	bne.n	80060aa <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 80060a0:	f000 f80a 	bl	80060b8 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 80060a4:	4b03      	ldr	r3, [pc, #12]	; (80060b4 <HAL_RCC_NMI_IRQHandler+0x24>)
 80060a6:	2280      	movs	r2, #128	; 0x80
 80060a8:	701a      	strb	r2, [r3, #0]
  }
}
 80060aa:	bf00      	nop
 80060ac:	bd80      	pop	{r7, pc}
 80060ae:	bf00      	nop
 80060b0:	40023800 	.word	0x40023800
 80060b4:	4002380e 	.word	0x4002380e

080060b8 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 80060b8:	b480      	push	{r7}
 80060ba:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 80060bc:	bf00      	nop
 80060be:	46bd      	mov	sp, r7
 80060c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c4:	4770      	bx	lr
	...

080060c8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80060c8:	b580      	push	{r7, lr}
 80060ca:	b086      	sub	sp, #24
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80060d0:	2300      	movs	r3, #0
 80060d2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80060d4:	2300      	movs	r3, #0
 80060d6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f003 0301 	and.w	r3, r3, #1
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d105      	bne.n	80060f0 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d035      	beq.n	800615c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80060f0:	4b62      	ldr	r3, [pc, #392]	; (800627c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80060f2:	2200      	movs	r2, #0
 80060f4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80060f6:	f7fc fec1 	bl	8002e7c <HAL_GetTick>
 80060fa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80060fc:	e008      	b.n	8006110 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80060fe:	f7fc febd 	bl	8002e7c <HAL_GetTick>
 8006102:	4602      	mov	r2, r0
 8006104:	697b      	ldr	r3, [r7, #20]
 8006106:	1ad3      	subs	r3, r2, r3
 8006108:	2b02      	cmp	r3, #2
 800610a:	d901      	bls.n	8006110 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800610c:	2303      	movs	r3, #3
 800610e:	e0b0      	b.n	8006272 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006110:	4b5b      	ldr	r3, [pc, #364]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006118:	2b00      	cmp	r3, #0
 800611a:	d1f0      	bne.n	80060fe <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	685b      	ldr	r3, [r3, #4]
 8006120:	019a      	lsls	r2, r3, #6
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	689b      	ldr	r3, [r3, #8]
 8006126:	071b      	lsls	r3, r3, #28
 8006128:	4955      	ldr	r1, [pc, #340]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800612a:	4313      	orrs	r3, r2
 800612c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006130:	4b52      	ldr	r3, [pc, #328]	; (800627c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006132:	2201      	movs	r2, #1
 8006134:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006136:	f7fc fea1 	bl	8002e7c <HAL_GetTick>
 800613a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800613c:	e008      	b.n	8006150 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800613e:	f7fc fe9d 	bl	8002e7c <HAL_GetTick>
 8006142:	4602      	mov	r2, r0
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	1ad3      	subs	r3, r2, r3
 8006148:	2b02      	cmp	r3, #2
 800614a:	d901      	bls.n	8006150 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800614c:	2303      	movs	r3, #3
 800614e:	e090      	b.n	8006272 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006150:	4b4b      	ldr	r3, [pc, #300]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006158:	2b00      	cmp	r3, #0
 800615a:	d0f0      	beq.n	800613e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f003 0302 	and.w	r3, r3, #2
 8006164:	2b00      	cmp	r3, #0
 8006166:	f000 8083 	beq.w	8006270 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800616a:	2300      	movs	r3, #0
 800616c:	60fb      	str	r3, [r7, #12]
 800616e:	4b44      	ldr	r3, [pc, #272]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006172:	4a43      	ldr	r2, [pc, #268]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006174:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006178:	6413      	str	r3, [r2, #64]	; 0x40
 800617a:	4b41      	ldr	r3, [pc, #260]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800617c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800617e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006182:	60fb      	str	r3, [r7, #12]
 8006184:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006186:	4b3f      	ldr	r3, [pc, #252]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	4a3e      	ldr	r2, [pc, #248]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800618c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006190:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006192:	f7fc fe73 	bl	8002e7c <HAL_GetTick>
 8006196:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006198:	e008      	b.n	80061ac <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800619a:	f7fc fe6f 	bl	8002e7c <HAL_GetTick>
 800619e:	4602      	mov	r2, r0
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	1ad3      	subs	r3, r2, r3
 80061a4:	2b02      	cmp	r3, #2
 80061a6:	d901      	bls.n	80061ac <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80061a8:	2303      	movs	r3, #3
 80061aa:	e062      	b.n	8006272 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80061ac:	4b35      	ldr	r3, [pc, #212]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d0f0      	beq.n	800619a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80061b8:	4b31      	ldr	r3, [pc, #196]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80061ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061c0:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80061c2:	693b      	ldr	r3, [r7, #16]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d02f      	beq.n	8006228 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	68db      	ldr	r3, [r3, #12]
 80061cc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061d0:	693a      	ldr	r2, [r7, #16]
 80061d2:	429a      	cmp	r2, r3
 80061d4:	d028      	beq.n	8006228 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80061d6:	4b2a      	ldr	r3, [pc, #168]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80061d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80061de:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80061e0:	4b29      	ldr	r3, [pc, #164]	; (8006288 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80061e2:	2201      	movs	r2, #1
 80061e4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80061e6:	4b28      	ldr	r3, [pc, #160]	; (8006288 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80061e8:	2200      	movs	r2, #0
 80061ea:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80061ec:	4a24      	ldr	r2, [pc, #144]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80061ee:	693b      	ldr	r3, [r7, #16]
 80061f0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80061f2:	4b23      	ldr	r3, [pc, #140]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80061f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061f6:	f003 0301 	and.w	r3, r3, #1
 80061fa:	2b01      	cmp	r3, #1
 80061fc:	d114      	bne.n	8006228 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80061fe:	f7fc fe3d 	bl	8002e7c <HAL_GetTick>
 8006202:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006204:	e00a      	b.n	800621c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006206:	f7fc fe39 	bl	8002e7c <HAL_GetTick>
 800620a:	4602      	mov	r2, r0
 800620c:	697b      	ldr	r3, [r7, #20]
 800620e:	1ad3      	subs	r3, r2, r3
 8006210:	f241 3288 	movw	r2, #5000	; 0x1388
 8006214:	4293      	cmp	r3, r2
 8006216:	d901      	bls.n	800621c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8006218:	2303      	movs	r3, #3
 800621a:	e02a      	b.n	8006272 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800621c:	4b18      	ldr	r3, [pc, #96]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800621e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006220:	f003 0302 	and.w	r3, r3, #2
 8006224:	2b00      	cmp	r3, #0
 8006226:	d0ee      	beq.n	8006206 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	68db      	ldr	r3, [r3, #12]
 800622c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006230:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006234:	d10d      	bne.n	8006252 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8006236:	4b12      	ldr	r3, [pc, #72]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006238:	689b      	ldr	r3, [r3, #8]
 800623a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	68db      	ldr	r3, [r3, #12]
 8006242:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006246:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800624a:	490d      	ldr	r1, [pc, #52]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800624c:	4313      	orrs	r3, r2
 800624e:	608b      	str	r3, [r1, #8]
 8006250:	e005      	b.n	800625e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006252:	4b0b      	ldr	r3, [pc, #44]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006254:	689b      	ldr	r3, [r3, #8]
 8006256:	4a0a      	ldr	r2, [pc, #40]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006258:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800625c:	6093      	str	r3, [r2, #8]
 800625e:	4b08      	ldr	r3, [pc, #32]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006260:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	68db      	ldr	r3, [r3, #12]
 8006266:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800626a:	4905      	ldr	r1, [pc, #20]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800626c:	4313      	orrs	r3, r2
 800626e:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006270:	2300      	movs	r3, #0
}
 8006272:	4618      	mov	r0, r3
 8006274:	3718      	adds	r7, #24
 8006276:	46bd      	mov	sp, r7
 8006278:	bd80      	pop	{r7, pc}
 800627a:	bf00      	nop
 800627c:	42470068 	.word	0x42470068
 8006280:	40023800 	.word	0x40023800
 8006284:	40007000 	.word	0x40007000
 8006288:	42470e40 	.word	0x42470e40

0800628c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b082      	sub	sp, #8
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d101      	bne.n	800629e <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800629a:	2301      	movs	r3, #1
 800629c:	e083      	b.n	80063a6 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	7f5b      	ldrb	r3, [r3, #29]
 80062a2:	b2db      	uxtb	r3, r3
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d105      	bne.n	80062b4 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2200      	movs	r2, #0
 80062ac:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80062ae:	6878      	ldr	r0, [r7, #4]
 80062b0:	f7fc f95c 	bl	800256c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2202      	movs	r2, #2
 80062b8:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	22ca      	movs	r2, #202	; 0xca
 80062c0:	625a      	str	r2, [r3, #36]	; 0x24
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	2253      	movs	r2, #83	; 0x53
 80062c8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80062ca:	6878      	ldr	r0, [r7, #4]
 80062cc:	f000 f9fb 	bl	80066c6 <RTC_EnterInitMode>
 80062d0:	4603      	mov	r3, r0
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d008      	beq.n	80062e8 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	22ff      	movs	r2, #255	; 0xff
 80062dc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	2204      	movs	r2, #4
 80062e2:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80062e4:	2301      	movs	r3, #1
 80062e6:	e05e      	b.n	80063a6 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	689b      	ldr	r3, [r3, #8]
 80062ee:	687a      	ldr	r2, [r7, #4]
 80062f0:	6812      	ldr	r2, [r2, #0]
 80062f2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80062f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80062fa:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	6899      	ldr	r1, [r3, #8]
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	685a      	ldr	r2, [r3, #4]
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	691b      	ldr	r3, [r3, #16]
 800630a:	431a      	orrs	r2, r3
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	695b      	ldr	r3, [r3, #20]
 8006310:	431a      	orrs	r2, r3
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	430a      	orrs	r2, r1
 8006318:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	687a      	ldr	r2, [r7, #4]
 8006320:	68d2      	ldr	r2, [r2, #12]
 8006322:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	6919      	ldr	r1, [r3, #16]
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	689b      	ldr	r3, [r3, #8]
 800632e:	041a      	lsls	r2, r3, #16
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	430a      	orrs	r2, r1
 8006336:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	68da      	ldr	r2, [r3, #12]
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006346:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	689b      	ldr	r3, [r3, #8]
 800634e:	f003 0320 	and.w	r3, r3, #32
 8006352:	2b00      	cmp	r3, #0
 8006354:	d10e      	bne.n	8006374 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006356:	6878      	ldr	r0, [r7, #4]
 8006358:	f000 f98d 	bl	8006676 <HAL_RTC_WaitForSynchro>
 800635c:	4603      	mov	r3, r0
 800635e:	2b00      	cmp	r3, #0
 8006360:	d008      	beq.n	8006374 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	22ff      	movs	r2, #255	; 0xff
 8006368:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2204      	movs	r2, #4
 800636e:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8006370:	2301      	movs	r3, #1
 8006372:	e018      	b.n	80063a6 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006382:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	699a      	ldr	r2, [r3, #24]
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	430a      	orrs	r2, r1
 8006394:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	22ff      	movs	r2, #255	; 0xff
 800639c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2201      	movs	r2, #1
 80063a2:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 80063a4:	2300      	movs	r3, #0
  }
}
 80063a6:	4618      	mov	r0, r3
 80063a8:	3708      	adds	r7, #8
 80063aa:	46bd      	mov	sp, r7
 80063ac:	bd80      	pop	{r7, pc}

080063ae <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80063ae:	b590      	push	{r4, r7, lr}
 80063b0:	b087      	sub	sp, #28
 80063b2:	af00      	add	r7, sp, #0
 80063b4:	60f8      	str	r0, [r7, #12]
 80063b6:	60b9      	str	r1, [r7, #8]
 80063b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80063ba:	2300      	movs	r3, #0
 80063bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	7f1b      	ldrb	r3, [r3, #28]
 80063c2:	2b01      	cmp	r3, #1
 80063c4:	d101      	bne.n	80063ca <HAL_RTC_SetTime+0x1c>
 80063c6:	2302      	movs	r3, #2
 80063c8:	e0aa      	b.n	8006520 <HAL_RTC_SetTime+0x172>
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	2201      	movs	r2, #1
 80063ce:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	2202      	movs	r2, #2
 80063d4:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d126      	bne.n	800642a <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	689b      	ldr	r3, [r3, #8]
 80063e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d102      	bne.n	80063f0 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80063ea:	68bb      	ldr	r3, [r7, #8]
 80063ec:	2200      	movs	r2, #0
 80063ee:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80063f0:	68bb      	ldr	r3, [r7, #8]
 80063f2:	781b      	ldrb	r3, [r3, #0]
 80063f4:	4618      	mov	r0, r3
 80063f6:	f000 f992 	bl	800671e <RTC_ByteToBcd2>
 80063fa:	4603      	mov	r3, r0
 80063fc:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80063fe:	68bb      	ldr	r3, [r7, #8]
 8006400:	785b      	ldrb	r3, [r3, #1]
 8006402:	4618      	mov	r0, r3
 8006404:	f000 f98b 	bl	800671e <RTC_ByteToBcd2>
 8006408:	4603      	mov	r3, r0
 800640a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800640c:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800640e:	68bb      	ldr	r3, [r7, #8]
 8006410:	789b      	ldrb	r3, [r3, #2]
 8006412:	4618      	mov	r0, r3
 8006414:	f000 f983 	bl	800671e <RTC_ByteToBcd2>
 8006418:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800641a:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	78db      	ldrb	r3, [r3, #3]
 8006422:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8006424:	4313      	orrs	r3, r2
 8006426:	617b      	str	r3, [r7, #20]
 8006428:	e018      	b.n	800645c <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	689b      	ldr	r3, [r3, #8]
 8006430:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006434:	2b00      	cmp	r3, #0
 8006436:	d102      	bne.n	800643e <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006438:	68bb      	ldr	r3, [r7, #8]
 800643a:	2200      	movs	r2, #0
 800643c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800643e:	68bb      	ldr	r3, [r7, #8]
 8006440:	781b      	ldrb	r3, [r3, #0]
 8006442:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	785b      	ldrb	r3, [r3, #1]
 8006448:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800644a:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800644c:	68ba      	ldr	r2, [r7, #8]
 800644e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8006450:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8006452:	68bb      	ldr	r3, [r7, #8]
 8006454:	78db      	ldrb	r3, [r3, #3]
 8006456:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8006458:	4313      	orrs	r3, r2
 800645a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	22ca      	movs	r2, #202	; 0xca
 8006462:	625a      	str	r2, [r3, #36]	; 0x24
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	2253      	movs	r2, #83	; 0x53
 800646a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800646c:	68f8      	ldr	r0, [r7, #12]
 800646e:	f000 f92a 	bl	80066c6 <RTC_EnterInitMode>
 8006472:	4603      	mov	r3, r0
 8006474:	2b00      	cmp	r3, #0
 8006476:	d00b      	beq.n	8006490 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	22ff      	movs	r2, #255	; 0xff
 800647e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	2204      	movs	r2, #4
 8006484:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	2200      	movs	r2, #0
 800648a:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800648c:	2301      	movs	r3, #1
 800648e:	e047      	b.n	8006520 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681a      	ldr	r2, [r3, #0]
 8006494:	697b      	ldr	r3, [r7, #20]
 8006496:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800649a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800649e:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	689a      	ldr	r2, [r3, #8]
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80064ae:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	6899      	ldr	r1, [r3, #8]
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	68da      	ldr	r2, [r3, #12]
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	691b      	ldr	r3, [r3, #16]
 80064be:	431a      	orrs	r2, r3
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	430a      	orrs	r2, r1
 80064c6:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	68da      	ldr	r2, [r3, #12]
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80064d6:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	689b      	ldr	r3, [r3, #8]
 80064de:	f003 0320 	and.w	r3, r3, #32
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d111      	bne.n	800650a <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80064e6:	68f8      	ldr	r0, [r7, #12]
 80064e8:	f000 f8c5 	bl	8006676 <HAL_RTC_WaitForSynchro>
 80064ec:	4603      	mov	r3, r0
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d00b      	beq.n	800650a <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	22ff      	movs	r2, #255	; 0xff
 80064f8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	2204      	movs	r2, #4
 80064fe:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	2200      	movs	r2, #0
 8006504:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8006506:	2301      	movs	r3, #1
 8006508:	e00a      	b.n	8006520 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	22ff      	movs	r2, #255	; 0xff
 8006510:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	2201      	movs	r2, #1
 8006516:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	2200      	movs	r2, #0
 800651c:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800651e:	2300      	movs	r3, #0
  }
}
 8006520:	4618      	mov	r0, r3
 8006522:	371c      	adds	r7, #28
 8006524:	46bd      	mov	sp, r7
 8006526:	bd90      	pop	{r4, r7, pc}

08006528 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006528:	b590      	push	{r4, r7, lr}
 800652a:	b087      	sub	sp, #28
 800652c:	af00      	add	r7, sp, #0
 800652e:	60f8      	str	r0, [r7, #12]
 8006530:	60b9      	str	r1, [r7, #8]
 8006532:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006534:	2300      	movs	r3, #0
 8006536:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	7f1b      	ldrb	r3, [r3, #28]
 800653c:	2b01      	cmp	r3, #1
 800653e:	d101      	bne.n	8006544 <HAL_RTC_SetDate+0x1c>
 8006540:	2302      	movs	r3, #2
 8006542:	e094      	b.n	800666e <HAL_RTC_SetDate+0x146>
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	2201      	movs	r2, #1
 8006548:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	2202      	movs	r2, #2
 800654e:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d10e      	bne.n	8006574 <HAL_RTC_SetDate+0x4c>
 8006556:	68bb      	ldr	r3, [r7, #8]
 8006558:	785b      	ldrb	r3, [r3, #1]
 800655a:	f003 0310 	and.w	r3, r3, #16
 800655e:	2b00      	cmp	r3, #0
 8006560:	d008      	beq.n	8006574 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006562:	68bb      	ldr	r3, [r7, #8]
 8006564:	785b      	ldrb	r3, [r3, #1]
 8006566:	f023 0310 	bic.w	r3, r3, #16
 800656a:	b2db      	uxtb	r3, r3
 800656c:	330a      	adds	r3, #10
 800656e:	b2da      	uxtb	r2, r3
 8006570:	68bb      	ldr	r3, [r7, #8]
 8006572:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d11c      	bne.n	80065b4 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800657a:	68bb      	ldr	r3, [r7, #8]
 800657c:	78db      	ldrb	r3, [r3, #3]
 800657e:	4618      	mov	r0, r3
 8006580:	f000 f8cd 	bl	800671e <RTC_ByteToBcd2>
 8006584:	4603      	mov	r3, r0
 8006586:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	785b      	ldrb	r3, [r3, #1]
 800658c:	4618      	mov	r0, r3
 800658e:	f000 f8c6 	bl	800671e <RTC_ByteToBcd2>
 8006592:	4603      	mov	r3, r0
 8006594:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8006596:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8006598:	68bb      	ldr	r3, [r7, #8]
 800659a:	789b      	ldrb	r3, [r3, #2]
 800659c:	4618      	mov	r0, r3
 800659e:	f000 f8be 	bl	800671e <RTC_ByteToBcd2>
 80065a2:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80065a4:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	781b      	ldrb	r3, [r3, #0]
 80065ac:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80065ae:	4313      	orrs	r3, r2
 80065b0:	617b      	str	r3, [r7, #20]
 80065b2:	e00e      	b.n	80065d2 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80065b4:	68bb      	ldr	r3, [r7, #8]
 80065b6:	78db      	ldrb	r3, [r3, #3]
 80065b8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80065ba:	68bb      	ldr	r3, [r7, #8]
 80065bc:	785b      	ldrb	r3, [r3, #1]
 80065be:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80065c0:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80065c2:	68ba      	ldr	r2, [r7, #8]
 80065c4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 80065c6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80065c8:	68bb      	ldr	r3, [r7, #8]
 80065ca:	781b      	ldrb	r3, [r3, #0]
 80065cc:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80065ce:	4313      	orrs	r3, r2
 80065d0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	22ca      	movs	r2, #202	; 0xca
 80065d8:	625a      	str	r2, [r3, #36]	; 0x24
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	2253      	movs	r2, #83	; 0x53
 80065e0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80065e2:	68f8      	ldr	r0, [r7, #12]
 80065e4:	f000 f86f 	bl	80066c6 <RTC_EnterInitMode>
 80065e8:	4603      	mov	r3, r0
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d00b      	beq.n	8006606 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	22ff      	movs	r2, #255	; 0xff
 80065f4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	2204      	movs	r2, #4
 80065fa:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	2200      	movs	r2, #0
 8006600:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8006602:	2301      	movs	r3, #1
 8006604:	e033      	b.n	800666e <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681a      	ldr	r2, [r3, #0]
 800660a:	697b      	ldr	r3, [r7, #20]
 800660c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006610:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006614:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	68da      	ldr	r2, [r3, #12]
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006624:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	689b      	ldr	r3, [r3, #8]
 800662c:	f003 0320 	and.w	r3, r3, #32
 8006630:	2b00      	cmp	r3, #0
 8006632:	d111      	bne.n	8006658 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006634:	68f8      	ldr	r0, [r7, #12]
 8006636:	f000 f81e 	bl	8006676 <HAL_RTC_WaitForSynchro>
 800663a:	4603      	mov	r3, r0
 800663c:	2b00      	cmp	r3, #0
 800663e:	d00b      	beq.n	8006658 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	22ff      	movs	r2, #255	; 0xff
 8006646:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	2204      	movs	r2, #4
 800664c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	2200      	movs	r2, #0
 8006652:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8006654:	2301      	movs	r3, #1
 8006656:	e00a      	b.n	800666e <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	22ff      	movs	r2, #255	; 0xff
 800665e:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	2201      	movs	r2, #1
 8006664:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	2200      	movs	r2, #0
 800666a:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800666c:	2300      	movs	r3, #0
  }
}
 800666e:	4618      	mov	r0, r3
 8006670:	371c      	adds	r7, #28
 8006672:	46bd      	mov	sp, r7
 8006674:	bd90      	pop	{r4, r7, pc}

08006676 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8006676:	b580      	push	{r7, lr}
 8006678:	b084      	sub	sp, #16
 800667a:	af00      	add	r7, sp, #0
 800667c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800667e:	2300      	movs	r3, #0
 8006680:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	68da      	ldr	r2, [r3, #12]
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006690:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006692:	f7fc fbf3 	bl	8002e7c <HAL_GetTick>
 8006696:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8006698:	e009      	b.n	80066ae <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800669a:	f7fc fbef 	bl	8002e7c <HAL_GetTick>
 800669e:	4602      	mov	r2, r0
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	1ad3      	subs	r3, r2, r3
 80066a4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80066a8:	d901      	bls.n	80066ae <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80066aa:	2303      	movs	r3, #3
 80066ac:	e007      	b.n	80066be <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	68db      	ldr	r3, [r3, #12]
 80066b4:	f003 0320 	and.w	r3, r3, #32
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d0ee      	beq.n	800669a <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80066bc:	2300      	movs	r3, #0
}
 80066be:	4618      	mov	r0, r3
 80066c0:	3710      	adds	r7, #16
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bd80      	pop	{r7, pc}

080066c6 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80066c6:	b580      	push	{r7, lr}
 80066c8:	b084      	sub	sp, #16
 80066ca:	af00      	add	r7, sp, #0
 80066cc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80066ce:	2300      	movs	r3, #0
 80066d0:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	68db      	ldr	r3, [r3, #12]
 80066d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d119      	bne.n	8006714 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f04f 32ff 	mov.w	r2, #4294967295
 80066e8:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80066ea:	f7fc fbc7 	bl	8002e7c <HAL_GetTick>
 80066ee:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80066f0:	e009      	b.n	8006706 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80066f2:	f7fc fbc3 	bl	8002e7c <HAL_GetTick>
 80066f6:	4602      	mov	r2, r0
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	1ad3      	subs	r3, r2, r3
 80066fc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006700:	d901      	bls.n	8006706 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8006702:	2303      	movs	r3, #3
 8006704:	e007      	b.n	8006716 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	68db      	ldr	r3, [r3, #12]
 800670c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006710:	2b00      	cmp	r3, #0
 8006712:	d0ee      	beq.n	80066f2 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8006714:	2300      	movs	r3, #0
}
 8006716:	4618      	mov	r0, r3
 8006718:	3710      	adds	r7, #16
 800671a:	46bd      	mov	sp, r7
 800671c:	bd80      	pop	{r7, pc}

0800671e <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800671e:	b480      	push	{r7}
 8006720:	b085      	sub	sp, #20
 8006722:	af00      	add	r7, sp, #0
 8006724:	4603      	mov	r3, r0
 8006726:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8006728:	2300      	movs	r3, #0
 800672a:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 800672c:	e005      	b.n	800673a <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	3301      	adds	r3, #1
 8006732:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8006734:	79fb      	ldrb	r3, [r7, #7]
 8006736:	3b0a      	subs	r3, #10
 8006738:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 800673a:	79fb      	ldrb	r3, [r7, #7]
 800673c:	2b09      	cmp	r3, #9
 800673e:	d8f6      	bhi.n	800672e <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	b2db      	uxtb	r3, r3
 8006744:	011b      	lsls	r3, r3, #4
 8006746:	b2da      	uxtb	r2, r3
 8006748:	79fb      	ldrb	r3, [r7, #7]
 800674a:	4313      	orrs	r3, r2
 800674c:	b2db      	uxtb	r3, r3
}
 800674e:	4618      	mov	r0, r3
 8006750:	3714      	adds	r7, #20
 8006752:	46bd      	mov	sp, r7
 8006754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006758:	4770      	bx	lr

0800675a <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800675a:	b580      	push	{r7, lr}
 800675c:	b082      	sub	sp, #8
 800675e:	af00      	add	r7, sp, #0
 8006760:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d101      	bne.n	800676c <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006768:	2301      	movs	r3, #1
 800676a:	e07b      	b.n	8006864 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006770:	2b00      	cmp	r3, #0
 8006772:	d108      	bne.n	8006786 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	685b      	ldr	r3, [r3, #4]
 8006778:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800677c:	d009      	beq.n	8006792 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2200      	movs	r2, #0
 8006782:	61da      	str	r2, [r3, #28]
 8006784:	e005      	b.n	8006792 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2200      	movs	r2, #0
 800678a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2200      	movs	r2, #0
 8006790:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2200      	movs	r2, #0
 8006796:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800679e:	b2db      	uxtb	r3, r3
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d106      	bne.n	80067b2 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2200      	movs	r2, #0
 80067a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80067ac:	6878      	ldr	r0, [r7, #4]
 80067ae:	f7fb fef3 	bl	8002598 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2202      	movs	r2, #2
 80067b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	681a      	ldr	r2, [r3, #0]
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80067c8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	685b      	ldr	r3, [r3, #4]
 80067ce:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	689b      	ldr	r3, [r3, #8]
 80067d6:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80067da:	431a      	orrs	r2, r3
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	68db      	ldr	r3, [r3, #12]
 80067e0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80067e4:	431a      	orrs	r2, r3
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	691b      	ldr	r3, [r3, #16]
 80067ea:	f003 0302 	and.w	r3, r3, #2
 80067ee:	431a      	orrs	r2, r3
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	695b      	ldr	r3, [r3, #20]
 80067f4:	f003 0301 	and.w	r3, r3, #1
 80067f8:	431a      	orrs	r2, r3
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	699b      	ldr	r3, [r3, #24]
 80067fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006802:	431a      	orrs	r2, r3
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	69db      	ldr	r3, [r3, #28]
 8006808:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800680c:	431a      	orrs	r2, r3
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6a1b      	ldr	r3, [r3, #32]
 8006812:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006816:	ea42 0103 	orr.w	r1, r2, r3
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800681e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	430a      	orrs	r2, r1
 8006828:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	699b      	ldr	r3, [r3, #24]
 800682e:	0c1b      	lsrs	r3, r3, #16
 8006830:	f003 0104 	and.w	r1, r3, #4
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006838:	f003 0210 	and.w	r2, r3, #16
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	430a      	orrs	r2, r1
 8006842:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	69da      	ldr	r2, [r3, #28]
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006852:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2200      	movs	r2, #0
 8006858:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2201      	movs	r2, #1
 800685e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006862:	2300      	movs	r3, #0
}
 8006864:	4618      	mov	r0, r3
 8006866:	3708      	adds	r7, #8
 8006868:	46bd      	mov	sp, r7
 800686a:	bd80      	pop	{r7, pc}

0800686c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b088      	sub	sp, #32
 8006870:	af00      	add	r7, sp, #0
 8006872:	60f8      	str	r0, [r7, #12]
 8006874:	60b9      	str	r1, [r7, #8]
 8006876:	603b      	str	r3, [r7, #0]
 8006878:	4613      	mov	r3, r2
 800687a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800687c:	2300      	movs	r3, #0
 800687e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006886:	2b01      	cmp	r3, #1
 8006888:	d101      	bne.n	800688e <HAL_SPI_Transmit+0x22>
 800688a:	2302      	movs	r3, #2
 800688c:	e126      	b.n	8006adc <HAL_SPI_Transmit+0x270>
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	2201      	movs	r2, #1
 8006892:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006896:	f7fc faf1 	bl	8002e7c <HAL_GetTick>
 800689a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800689c:	88fb      	ldrh	r3, [r7, #6]
 800689e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80068a6:	b2db      	uxtb	r3, r3
 80068a8:	2b01      	cmp	r3, #1
 80068aa:	d002      	beq.n	80068b2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80068ac:	2302      	movs	r3, #2
 80068ae:	77fb      	strb	r3, [r7, #31]
    goto error;
 80068b0:	e10b      	b.n	8006aca <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80068b2:	68bb      	ldr	r3, [r7, #8]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d002      	beq.n	80068be <HAL_SPI_Transmit+0x52>
 80068b8:	88fb      	ldrh	r3, [r7, #6]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d102      	bne.n	80068c4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80068be:	2301      	movs	r3, #1
 80068c0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80068c2:	e102      	b.n	8006aca <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	2203      	movs	r2, #3
 80068c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	2200      	movs	r2, #0
 80068d0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	68ba      	ldr	r2, [r7, #8]
 80068d6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	88fa      	ldrh	r2, [r7, #6]
 80068dc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	88fa      	ldrh	r2, [r7, #6]
 80068e2:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	2200      	movs	r2, #0
 80068e8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	2200      	movs	r2, #0
 80068ee:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	2200      	movs	r2, #0
 80068f4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	2200      	movs	r2, #0
 80068fa:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	2200      	movs	r2, #0
 8006900:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	689b      	ldr	r3, [r3, #8]
 8006906:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800690a:	d10f      	bne.n	800692c <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	681a      	ldr	r2, [r3, #0]
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800691a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	681a      	ldr	r2, [r3, #0]
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800692a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006936:	2b40      	cmp	r3, #64	; 0x40
 8006938:	d007      	beq.n	800694a <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	681a      	ldr	r2, [r3, #0]
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006948:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	68db      	ldr	r3, [r3, #12]
 800694e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006952:	d14b      	bne.n	80069ec <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	685b      	ldr	r3, [r3, #4]
 8006958:	2b00      	cmp	r3, #0
 800695a:	d002      	beq.n	8006962 <HAL_SPI_Transmit+0xf6>
 800695c:	8afb      	ldrh	r3, [r7, #22]
 800695e:	2b01      	cmp	r3, #1
 8006960:	d13e      	bne.n	80069e0 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006966:	881a      	ldrh	r2, [r3, #0]
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006972:	1c9a      	adds	r2, r3, #2
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800697c:	b29b      	uxth	r3, r3
 800697e:	3b01      	subs	r3, #1
 8006980:	b29a      	uxth	r2, r3
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006986:	e02b      	b.n	80069e0 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	689b      	ldr	r3, [r3, #8]
 800698e:	f003 0302 	and.w	r3, r3, #2
 8006992:	2b02      	cmp	r3, #2
 8006994:	d112      	bne.n	80069bc <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800699a:	881a      	ldrh	r2, [r3, #0]
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069a6:	1c9a      	adds	r2, r3, #2
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80069b0:	b29b      	uxth	r3, r3
 80069b2:	3b01      	subs	r3, #1
 80069b4:	b29a      	uxth	r2, r3
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	86da      	strh	r2, [r3, #54]	; 0x36
 80069ba:	e011      	b.n	80069e0 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80069bc:	f7fc fa5e 	bl	8002e7c <HAL_GetTick>
 80069c0:	4602      	mov	r2, r0
 80069c2:	69bb      	ldr	r3, [r7, #24]
 80069c4:	1ad3      	subs	r3, r2, r3
 80069c6:	683a      	ldr	r2, [r7, #0]
 80069c8:	429a      	cmp	r2, r3
 80069ca:	d803      	bhi.n	80069d4 <HAL_SPI_Transmit+0x168>
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069d2:	d102      	bne.n	80069da <HAL_SPI_Transmit+0x16e>
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d102      	bne.n	80069e0 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80069da:	2303      	movs	r3, #3
 80069dc:	77fb      	strb	r3, [r7, #31]
          goto error;
 80069de:	e074      	b.n	8006aca <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80069e4:	b29b      	uxth	r3, r3
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d1ce      	bne.n	8006988 <HAL_SPI_Transmit+0x11c>
 80069ea:	e04c      	b.n	8006a86 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	685b      	ldr	r3, [r3, #4]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d002      	beq.n	80069fa <HAL_SPI_Transmit+0x18e>
 80069f4:	8afb      	ldrh	r3, [r7, #22]
 80069f6:	2b01      	cmp	r3, #1
 80069f8:	d140      	bne.n	8006a7c <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	330c      	adds	r3, #12
 8006a04:	7812      	ldrb	r2, [r2, #0]
 8006a06:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a0c:	1c5a      	adds	r2, r3, #1
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a16:	b29b      	uxth	r3, r3
 8006a18:	3b01      	subs	r3, #1
 8006a1a:	b29a      	uxth	r2, r3
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006a20:	e02c      	b.n	8006a7c <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	689b      	ldr	r3, [r3, #8]
 8006a28:	f003 0302 	and.w	r3, r3, #2
 8006a2c:	2b02      	cmp	r3, #2
 8006a2e:	d113      	bne.n	8006a58 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	330c      	adds	r3, #12
 8006a3a:	7812      	ldrb	r2, [r2, #0]
 8006a3c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a42:	1c5a      	adds	r2, r3, #1
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a4c:	b29b      	uxth	r3, r3
 8006a4e:	3b01      	subs	r3, #1
 8006a50:	b29a      	uxth	r2, r3
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	86da      	strh	r2, [r3, #54]	; 0x36
 8006a56:	e011      	b.n	8006a7c <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006a58:	f7fc fa10 	bl	8002e7c <HAL_GetTick>
 8006a5c:	4602      	mov	r2, r0
 8006a5e:	69bb      	ldr	r3, [r7, #24]
 8006a60:	1ad3      	subs	r3, r2, r3
 8006a62:	683a      	ldr	r2, [r7, #0]
 8006a64:	429a      	cmp	r2, r3
 8006a66:	d803      	bhi.n	8006a70 <HAL_SPI_Transmit+0x204>
 8006a68:	683b      	ldr	r3, [r7, #0]
 8006a6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a6e:	d102      	bne.n	8006a76 <HAL_SPI_Transmit+0x20a>
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d102      	bne.n	8006a7c <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006a76:	2303      	movs	r3, #3
 8006a78:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006a7a:	e026      	b.n	8006aca <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a80:	b29b      	uxth	r3, r3
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d1cd      	bne.n	8006a22 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006a86:	69ba      	ldr	r2, [r7, #24]
 8006a88:	6839      	ldr	r1, [r7, #0]
 8006a8a:	68f8      	ldr	r0, [r7, #12]
 8006a8c:	f001 f812 	bl	8007ab4 <SPI_EndRxTxTransaction>
 8006a90:	4603      	mov	r3, r0
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d002      	beq.n	8006a9c <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	2220      	movs	r2, #32
 8006a9a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	689b      	ldr	r3, [r3, #8]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d10a      	bne.n	8006aba <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	613b      	str	r3, [r7, #16]
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	68db      	ldr	r3, [r3, #12]
 8006aae:	613b      	str	r3, [r7, #16]
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	689b      	ldr	r3, [r3, #8]
 8006ab6:	613b      	str	r3, [r7, #16]
 8006ab8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d002      	beq.n	8006ac8 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8006ac2:	2301      	movs	r3, #1
 8006ac4:	77fb      	strb	r3, [r7, #31]
 8006ac6:	e000      	b.n	8006aca <HAL_SPI_Transmit+0x25e>
  }

error:
 8006ac8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	2201      	movs	r2, #1
 8006ace:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006ada:	7ffb      	ldrb	r3, [r7, #31]
}
 8006adc:	4618      	mov	r0, r3
 8006ade:	3720      	adds	r7, #32
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	bd80      	pop	{r7, pc}

08006ae4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ae4:	b580      	push	{r7, lr}
 8006ae6:	b088      	sub	sp, #32
 8006ae8:	af02      	add	r7, sp, #8
 8006aea:	60f8      	str	r0, [r7, #12]
 8006aec:	60b9      	str	r1, [r7, #8]
 8006aee:	603b      	str	r3, [r7, #0]
 8006af0:	4613      	mov	r3, r2
 8006af2:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006af4:	2300      	movs	r3, #0
 8006af6:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	685b      	ldr	r3, [r3, #4]
 8006afc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006b00:	d112      	bne.n	8006b28 <HAL_SPI_Receive+0x44>
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	689b      	ldr	r3, [r3, #8]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d10e      	bne.n	8006b28 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	2204      	movs	r2, #4
 8006b0e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006b12:	88fa      	ldrh	r2, [r7, #6]
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	9300      	str	r3, [sp, #0]
 8006b18:	4613      	mov	r3, r2
 8006b1a:	68ba      	ldr	r2, [r7, #8]
 8006b1c:	68b9      	ldr	r1, [r7, #8]
 8006b1e:	68f8      	ldr	r0, [r7, #12]
 8006b20:	f000 f8f1 	bl	8006d06 <HAL_SPI_TransmitReceive>
 8006b24:	4603      	mov	r3, r0
 8006b26:	e0ea      	b.n	8006cfe <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006b2e:	2b01      	cmp	r3, #1
 8006b30:	d101      	bne.n	8006b36 <HAL_SPI_Receive+0x52>
 8006b32:	2302      	movs	r3, #2
 8006b34:	e0e3      	b.n	8006cfe <HAL_SPI_Receive+0x21a>
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	2201      	movs	r2, #1
 8006b3a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006b3e:	f7fc f99d 	bl	8002e7c <HAL_GetTick>
 8006b42:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006b4a:	b2db      	uxtb	r3, r3
 8006b4c:	2b01      	cmp	r3, #1
 8006b4e:	d002      	beq.n	8006b56 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8006b50:	2302      	movs	r3, #2
 8006b52:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006b54:	e0ca      	b.n	8006cec <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8006b56:	68bb      	ldr	r3, [r7, #8]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d002      	beq.n	8006b62 <HAL_SPI_Receive+0x7e>
 8006b5c:	88fb      	ldrh	r3, [r7, #6]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d102      	bne.n	8006b68 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006b62:	2301      	movs	r3, #1
 8006b64:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006b66:	e0c1      	b.n	8006cec <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	2204      	movs	r2, #4
 8006b6c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	2200      	movs	r2, #0
 8006b74:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	68ba      	ldr	r2, [r7, #8]
 8006b7a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	88fa      	ldrh	r2, [r7, #6]
 8006b80:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	88fa      	ldrh	r2, [r7, #6]
 8006b86:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	2200      	movs	r2, #0
 8006b92:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	2200      	movs	r2, #0
 8006b98:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	689b      	ldr	r3, [r3, #8]
 8006baa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006bae:	d10f      	bne.n	8006bd0 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	681a      	ldr	r2, [r3, #0]
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006bbe:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	681a      	ldr	r2, [r3, #0]
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006bce:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bda:	2b40      	cmp	r3, #64	; 0x40
 8006bdc:	d007      	beq.n	8006bee <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	681a      	ldr	r2, [r3, #0]
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006bec:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	68db      	ldr	r3, [r3, #12]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d162      	bne.n	8006cbc <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006bf6:	e02e      	b.n	8006c56 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	689b      	ldr	r3, [r3, #8]
 8006bfe:	f003 0301 	and.w	r3, r3, #1
 8006c02:	2b01      	cmp	r3, #1
 8006c04:	d115      	bne.n	8006c32 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f103 020c 	add.w	r2, r3, #12
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c12:	7812      	ldrb	r2, [r2, #0]
 8006c14:	b2d2      	uxtb	r2, r2
 8006c16:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c1c:	1c5a      	adds	r2, r3, #1
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c26:	b29b      	uxth	r3, r3
 8006c28:	3b01      	subs	r3, #1
 8006c2a:	b29a      	uxth	r2, r3
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006c30:	e011      	b.n	8006c56 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006c32:	f7fc f923 	bl	8002e7c <HAL_GetTick>
 8006c36:	4602      	mov	r2, r0
 8006c38:	693b      	ldr	r3, [r7, #16]
 8006c3a:	1ad3      	subs	r3, r2, r3
 8006c3c:	683a      	ldr	r2, [r7, #0]
 8006c3e:	429a      	cmp	r2, r3
 8006c40:	d803      	bhi.n	8006c4a <HAL_SPI_Receive+0x166>
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c48:	d102      	bne.n	8006c50 <HAL_SPI_Receive+0x16c>
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d102      	bne.n	8006c56 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8006c50:	2303      	movs	r3, #3
 8006c52:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006c54:	e04a      	b.n	8006cec <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c5a:	b29b      	uxth	r3, r3
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d1cb      	bne.n	8006bf8 <HAL_SPI_Receive+0x114>
 8006c60:	e031      	b.n	8006cc6 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	689b      	ldr	r3, [r3, #8]
 8006c68:	f003 0301 	and.w	r3, r3, #1
 8006c6c:	2b01      	cmp	r3, #1
 8006c6e:	d113      	bne.n	8006c98 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	68da      	ldr	r2, [r3, #12]
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c7a:	b292      	uxth	r2, r2
 8006c7c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c82:	1c9a      	adds	r2, r3, #2
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c8c:	b29b      	uxth	r3, r3
 8006c8e:	3b01      	subs	r3, #1
 8006c90:	b29a      	uxth	r2, r3
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006c96:	e011      	b.n	8006cbc <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006c98:	f7fc f8f0 	bl	8002e7c <HAL_GetTick>
 8006c9c:	4602      	mov	r2, r0
 8006c9e:	693b      	ldr	r3, [r7, #16]
 8006ca0:	1ad3      	subs	r3, r2, r3
 8006ca2:	683a      	ldr	r2, [r7, #0]
 8006ca4:	429a      	cmp	r2, r3
 8006ca6:	d803      	bhi.n	8006cb0 <HAL_SPI_Receive+0x1cc>
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cae:	d102      	bne.n	8006cb6 <HAL_SPI_Receive+0x1d2>
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d102      	bne.n	8006cbc <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8006cb6:	2303      	movs	r3, #3
 8006cb8:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006cba:	e017      	b.n	8006cec <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006cc0:	b29b      	uxth	r3, r3
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d1cd      	bne.n	8006c62 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006cc6:	693a      	ldr	r2, [r7, #16]
 8006cc8:	6839      	ldr	r1, [r7, #0]
 8006cca:	68f8      	ldr	r0, [r7, #12]
 8006ccc:	f000 fe8c 	bl	80079e8 <SPI_EndRxTransaction>
 8006cd0:	4603      	mov	r3, r0
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d002      	beq.n	8006cdc <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	2220      	movs	r2, #32
 8006cda:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d002      	beq.n	8006cea <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8006ce4:	2301      	movs	r3, #1
 8006ce6:	75fb      	strb	r3, [r7, #23]
 8006ce8:	e000      	b.n	8006cec <HAL_SPI_Receive+0x208>
  }

error :
 8006cea:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	2201      	movs	r2, #1
 8006cf0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006cfc:	7dfb      	ldrb	r3, [r7, #23]
}
 8006cfe:	4618      	mov	r0, r3
 8006d00:	3718      	adds	r7, #24
 8006d02:	46bd      	mov	sp, r7
 8006d04:	bd80      	pop	{r7, pc}

08006d06 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006d06:	b580      	push	{r7, lr}
 8006d08:	b08c      	sub	sp, #48	; 0x30
 8006d0a:	af00      	add	r7, sp, #0
 8006d0c:	60f8      	str	r0, [r7, #12]
 8006d0e:	60b9      	str	r1, [r7, #8]
 8006d10:	607a      	str	r2, [r7, #4]
 8006d12:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006d14:	2301      	movs	r3, #1
 8006d16:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006d18:	2300      	movs	r3, #0
 8006d1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006d24:	2b01      	cmp	r3, #1
 8006d26:	d101      	bne.n	8006d2c <HAL_SPI_TransmitReceive+0x26>
 8006d28:	2302      	movs	r3, #2
 8006d2a:	e18a      	b.n	8007042 <HAL_SPI_TransmitReceive+0x33c>
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	2201      	movs	r2, #1
 8006d30:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006d34:	f7fc f8a2 	bl	8002e7c <HAL_GetTick>
 8006d38:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006d40:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	685b      	ldr	r3, [r3, #4]
 8006d48:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006d4a:	887b      	ldrh	r3, [r7, #2]
 8006d4c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006d4e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006d52:	2b01      	cmp	r3, #1
 8006d54:	d00f      	beq.n	8006d76 <HAL_SPI_TransmitReceive+0x70>
 8006d56:	69fb      	ldr	r3, [r7, #28]
 8006d58:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d5c:	d107      	bne.n	8006d6e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	689b      	ldr	r3, [r3, #8]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d103      	bne.n	8006d6e <HAL_SPI_TransmitReceive+0x68>
 8006d66:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006d6a:	2b04      	cmp	r3, #4
 8006d6c:	d003      	beq.n	8006d76 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006d6e:	2302      	movs	r3, #2
 8006d70:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006d74:	e15b      	b.n	800702e <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006d76:	68bb      	ldr	r3, [r7, #8]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d005      	beq.n	8006d88 <HAL_SPI_TransmitReceive+0x82>
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d002      	beq.n	8006d88 <HAL_SPI_TransmitReceive+0x82>
 8006d82:	887b      	ldrh	r3, [r7, #2]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d103      	bne.n	8006d90 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006d88:	2301      	movs	r3, #1
 8006d8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006d8e:	e14e      	b.n	800702e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006d96:	b2db      	uxtb	r3, r3
 8006d98:	2b04      	cmp	r3, #4
 8006d9a:	d003      	beq.n	8006da4 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	2205      	movs	r2, #5
 8006da0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	2200      	movs	r2, #0
 8006da8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	687a      	ldr	r2, [r7, #4]
 8006dae:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	887a      	ldrh	r2, [r7, #2]
 8006db4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	887a      	ldrh	r2, [r7, #2]
 8006dba:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	68ba      	ldr	r2, [r7, #8]
 8006dc0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	887a      	ldrh	r2, [r7, #2]
 8006dc6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	887a      	ldrh	r2, [r7, #2]
 8006dcc:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006de4:	2b40      	cmp	r3, #64	; 0x40
 8006de6:	d007      	beq.n	8006df8 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	681a      	ldr	r2, [r3, #0]
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006df6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	68db      	ldr	r3, [r3, #12]
 8006dfc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e00:	d178      	bne.n	8006ef4 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	685b      	ldr	r3, [r3, #4]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d002      	beq.n	8006e10 <HAL_SPI_TransmitReceive+0x10a>
 8006e0a:	8b7b      	ldrh	r3, [r7, #26]
 8006e0c:	2b01      	cmp	r3, #1
 8006e0e:	d166      	bne.n	8006ede <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e14:	881a      	ldrh	r2, [r3, #0]
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e20:	1c9a      	adds	r2, r3, #2
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e2a:	b29b      	uxth	r3, r3
 8006e2c:	3b01      	subs	r3, #1
 8006e2e:	b29a      	uxth	r2, r3
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006e34:	e053      	b.n	8006ede <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	689b      	ldr	r3, [r3, #8]
 8006e3c:	f003 0302 	and.w	r3, r3, #2
 8006e40:	2b02      	cmp	r3, #2
 8006e42:	d11b      	bne.n	8006e7c <HAL_SPI_TransmitReceive+0x176>
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e48:	b29b      	uxth	r3, r3
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d016      	beq.n	8006e7c <HAL_SPI_TransmitReceive+0x176>
 8006e4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e50:	2b01      	cmp	r3, #1
 8006e52:	d113      	bne.n	8006e7c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e58:	881a      	ldrh	r2, [r3, #0]
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e64:	1c9a      	adds	r2, r3, #2
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e6e:	b29b      	uxth	r3, r3
 8006e70:	3b01      	subs	r3, #1
 8006e72:	b29a      	uxth	r2, r3
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006e78:	2300      	movs	r3, #0
 8006e7a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	689b      	ldr	r3, [r3, #8]
 8006e82:	f003 0301 	and.w	r3, r3, #1
 8006e86:	2b01      	cmp	r3, #1
 8006e88:	d119      	bne.n	8006ebe <HAL_SPI_TransmitReceive+0x1b8>
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e8e:	b29b      	uxth	r3, r3
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d014      	beq.n	8006ebe <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	68da      	ldr	r2, [r3, #12]
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e9e:	b292      	uxth	r2, r2
 8006ea0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ea6:	1c9a      	adds	r2, r3, #2
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006eb0:	b29b      	uxth	r3, r3
 8006eb2:	3b01      	subs	r3, #1
 8006eb4:	b29a      	uxth	r2, r3
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006eba:	2301      	movs	r3, #1
 8006ebc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006ebe:	f7fb ffdd 	bl	8002e7c <HAL_GetTick>
 8006ec2:	4602      	mov	r2, r0
 8006ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ec6:	1ad3      	subs	r3, r2, r3
 8006ec8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006eca:	429a      	cmp	r2, r3
 8006ecc:	d807      	bhi.n	8006ede <HAL_SPI_TransmitReceive+0x1d8>
 8006ece:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ed0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ed4:	d003      	beq.n	8006ede <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006ed6:	2303      	movs	r3, #3
 8006ed8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006edc:	e0a7      	b.n	800702e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ee2:	b29b      	uxth	r3, r3
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d1a6      	bne.n	8006e36 <HAL_SPI_TransmitReceive+0x130>
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006eec:	b29b      	uxth	r3, r3
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d1a1      	bne.n	8006e36 <HAL_SPI_TransmitReceive+0x130>
 8006ef2:	e07c      	b.n	8006fee <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d002      	beq.n	8006f02 <HAL_SPI_TransmitReceive+0x1fc>
 8006efc:	8b7b      	ldrh	r3, [r7, #26]
 8006efe:	2b01      	cmp	r3, #1
 8006f00:	d16b      	bne.n	8006fda <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	330c      	adds	r3, #12
 8006f0c:	7812      	ldrb	r2, [r2, #0]
 8006f0e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f14:	1c5a      	adds	r2, r3, #1
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f1e:	b29b      	uxth	r3, r3
 8006f20:	3b01      	subs	r3, #1
 8006f22:	b29a      	uxth	r2, r3
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006f28:	e057      	b.n	8006fda <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	689b      	ldr	r3, [r3, #8]
 8006f30:	f003 0302 	and.w	r3, r3, #2
 8006f34:	2b02      	cmp	r3, #2
 8006f36:	d11c      	bne.n	8006f72 <HAL_SPI_TransmitReceive+0x26c>
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f3c:	b29b      	uxth	r3, r3
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d017      	beq.n	8006f72 <HAL_SPI_TransmitReceive+0x26c>
 8006f42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f44:	2b01      	cmp	r3, #1
 8006f46:	d114      	bne.n	8006f72 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	330c      	adds	r3, #12
 8006f52:	7812      	ldrb	r2, [r2, #0]
 8006f54:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f5a:	1c5a      	adds	r2, r3, #1
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f64:	b29b      	uxth	r3, r3
 8006f66:	3b01      	subs	r3, #1
 8006f68:	b29a      	uxth	r2, r3
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006f6e:	2300      	movs	r3, #0
 8006f70:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	689b      	ldr	r3, [r3, #8]
 8006f78:	f003 0301 	and.w	r3, r3, #1
 8006f7c:	2b01      	cmp	r3, #1
 8006f7e:	d119      	bne.n	8006fb4 <HAL_SPI_TransmitReceive+0x2ae>
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f84:	b29b      	uxth	r3, r3
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d014      	beq.n	8006fb4 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	68da      	ldr	r2, [r3, #12]
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f94:	b2d2      	uxtb	r2, r2
 8006f96:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f9c:	1c5a      	adds	r2, r3, #1
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006fa6:	b29b      	uxth	r3, r3
 8006fa8:	3b01      	subs	r3, #1
 8006faa:	b29a      	uxth	r2, r3
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006fb0:	2301      	movs	r3, #1
 8006fb2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006fb4:	f7fb ff62 	bl	8002e7c <HAL_GetTick>
 8006fb8:	4602      	mov	r2, r0
 8006fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fbc:	1ad3      	subs	r3, r2, r3
 8006fbe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006fc0:	429a      	cmp	r2, r3
 8006fc2:	d803      	bhi.n	8006fcc <HAL_SPI_TransmitReceive+0x2c6>
 8006fc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fca:	d102      	bne.n	8006fd2 <HAL_SPI_TransmitReceive+0x2cc>
 8006fcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d103      	bne.n	8006fda <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006fd2:	2303      	movs	r3, #3
 8006fd4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006fd8:	e029      	b.n	800702e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006fde:	b29b      	uxth	r3, r3
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d1a2      	bne.n	8006f2a <HAL_SPI_TransmitReceive+0x224>
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006fe8:	b29b      	uxth	r3, r3
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d19d      	bne.n	8006f2a <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006fee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ff0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006ff2:	68f8      	ldr	r0, [r7, #12]
 8006ff4:	f000 fd5e 	bl	8007ab4 <SPI_EndRxTxTransaction>
 8006ff8:	4603      	mov	r3, r0
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d006      	beq.n	800700c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006ffe:	2301      	movs	r3, #1
 8007000:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	2220      	movs	r2, #32
 8007008:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800700a:	e010      	b.n	800702e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	689b      	ldr	r3, [r3, #8]
 8007010:	2b00      	cmp	r3, #0
 8007012:	d10b      	bne.n	800702c <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007014:	2300      	movs	r3, #0
 8007016:	617b      	str	r3, [r7, #20]
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	68db      	ldr	r3, [r3, #12]
 800701e:	617b      	str	r3, [r7, #20]
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	689b      	ldr	r3, [r3, #8]
 8007026:	617b      	str	r3, [r7, #20]
 8007028:	697b      	ldr	r3, [r7, #20]
 800702a:	e000      	b.n	800702e <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800702c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	2201      	movs	r2, #1
 8007032:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	2200      	movs	r2, #0
 800703a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800703e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007042:	4618      	mov	r0, r3
 8007044:	3730      	adds	r7, #48	; 0x30
 8007046:	46bd      	mov	sp, r7
 8007048:	bd80      	pop	{r7, pc}
	...

0800704c <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800704c:	b480      	push	{r7}
 800704e:	b087      	sub	sp, #28
 8007050:	af00      	add	r7, sp, #0
 8007052:	60f8      	str	r0, [r7, #12]
 8007054:	60b9      	str	r1, [r7, #8]
 8007056:	4613      	mov	r3, r2
 8007058:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800705a:	2300      	movs	r3, #0
 800705c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007064:	2b01      	cmp	r3, #1
 8007066:	d101      	bne.n	800706c <HAL_SPI_Transmit_IT+0x20>
 8007068:	2302      	movs	r3, #2
 800706a:	e06f      	b.n	800714c <HAL_SPI_Transmit_IT+0x100>
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	2201      	movs	r2, #1
 8007070:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 8007074:	68bb      	ldr	r3, [r7, #8]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d002      	beq.n	8007080 <HAL_SPI_Transmit_IT+0x34>
 800707a:	88fb      	ldrh	r3, [r7, #6]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d102      	bne.n	8007086 <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 8007080:	2301      	movs	r3, #1
 8007082:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007084:	e05d      	b.n	8007142 <HAL_SPI_Transmit_IT+0xf6>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800708c:	b2db      	uxtb	r3, r3
 800708e:	2b01      	cmp	r3, #1
 8007090:	d002      	beq.n	8007098 <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 8007092:	2302      	movs	r3, #2
 8007094:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007096:	e054      	b.n	8007142 <HAL_SPI_Transmit_IT+0xf6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	2203      	movs	r2, #3
 800709c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	2200      	movs	r2, #0
 80070a4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	68ba      	ldr	r2, [r7, #8]
 80070aa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	88fa      	ldrh	r2, [r7, #6]
 80070b0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	88fa      	ldrh	r2, [r7, #6]
 80070b6:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	2200      	movs	r2, #0
 80070bc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	2200      	movs	r2, #0
 80070c2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	2200      	movs	r2, #0
 80070c8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	2200      	movs	r2, #0
 80070ce:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	68db      	ldr	r3, [r3, #12]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d003      	beq.n	80070e0 <HAL_SPI_Transmit_IT+0x94>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	4a1f      	ldr	r2, [pc, #124]	; (8007158 <HAL_SPI_Transmit_IT+0x10c>)
 80070dc:	645a      	str	r2, [r3, #68]	; 0x44
 80070de:	e002      	b.n	80070e6 <HAL_SPI_Transmit_IT+0x9a>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	4a1e      	ldr	r2, [pc, #120]	; (800715c <HAL_SPI_Transmit_IT+0x110>)
 80070e4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	689b      	ldr	r3, [r3, #8]
 80070ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80070ee:	d10f      	bne.n	8007110 <HAL_SPI_Transmit_IT+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	681a      	ldr	r2, [r3, #0]
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80070fe:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	681a      	ldr	r2, [r3, #0]
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800710e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	685a      	ldr	r2, [r3, #4]
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 800711e:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800712a:	2b40      	cmp	r3, #64	; 0x40
 800712c:	d008      	beq.n	8007140 <HAL_SPI_Transmit_IT+0xf4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	681a      	ldr	r2, [r3, #0]
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800713c:	601a      	str	r2, [r3, #0]
 800713e:	e000      	b.n	8007142 <HAL_SPI_Transmit_IT+0xf6>
  }

error :
 8007140:	bf00      	nop
  __HAL_UNLOCK(hspi);
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	2200      	movs	r2, #0
 8007146:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800714a:	7dfb      	ldrb	r3, [r7, #23]
}
 800714c:	4618      	mov	r0, r3
 800714e:	371c      	adds	r7, #28
 8007150:	46bd      	mov	sp, r7
 8007152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007156:	4770      	bx	lr
 8007158:	08007895 	.word	0x08007895
 800715c:	0800784f 	.word	0x0800784f

08007160 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8007160:	b580      	push	{r7, lr}
 8007162:	b086      	sub	sp, #24
 8007164:	af00      	add	r7, sp, #0
 8007166:	60f8      	str	r0, [r7, #12]
 8007168:	60b9      	str	r1, [r7, #8]
 800716a:	4613      	mov	r3, r2
 800716c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800716e:	2300      	movs	r3, #0
 8007170:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	689b      	ldr	r3, [r3, #8]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d110      	bne.n	800719c <HAL_SPI_Receive_IT+0x3c>
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	685b      	ldr	r3, [r3, #4]
 800717e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007182:	d10b      	bne.n	800719c <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	2204      	movs	r2, #4
 8007188:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 800718c:	88fb      	ldrh	r3, [r7, #6]
 800718e:	68ba      	ldr	r2, [r7, #8]
 8007190:	68b9      	ldr	r1, [r7, #8]
 8007192:	68f8      	ldr	r0, [r7, #12]
 8007194:	f000 f882 	bl	800729c <HAL_SPI_TransmitReceive_IT>
 8007198:	4603      	mov	r3, r0
 800719a:	e076      	b.n	800728a <HAL_SPI_Receive_IT+0x12a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80071a2:	2b01      	cmp	r3, #1
 80071a4:	d101      	bne.n	80071aa <HAL_SPI_Receive_IT+0x4a>
 80071a6:	2302      	movs	r3, #2
 80071a8:	e06f      	b.n	800728a <HAL_SPI_Receive_IT+0x12a>
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	2201      	movs	r2, #1
 80071ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80071b8:	b2db      	uxtb	r3, r3
 80071ba:	2b01      	cmp	r3, #1
 80071bc:	d002      	beq.n	80071c4 <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 80071be:	2302      	movs	r3, #2
 80071c0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80071c2:	e05d      	b.n	8007280 <HAL_SPI_Receive_IT+0x120>
  }

  if ((pData == NULL) || (Size == 0U))
 80071c4:	68bb      	ldr	r3, [r7, #8]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d002      	beq.n	80071d0 <HAL_SPI_Receive_IT+0x70>
 80071ca:	88fb      	ldrh	r3, [r7, #6]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d102      	bne.n	80071d6 <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 80071d0:	2301      	movs	r3, #1
 80071d2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80071d4:	e054      	b.n	8007280 <HAL_SPI_Receive_IT+0x120>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	2204      	movs	r2, #4
 80071da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	2200      	movs	r2, #0
 80071e2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	68ba      	ldr	r2, [r7, #8]
 80071e8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	88fa      	ldrh	r2, [r7, #6]
 80071ee:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	88fa      	ldrh	r2, [r7, #6]
 80071f4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	2200      	movs	r2, #0
 80071fa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	2200      	movs	r2, #0
 8007200:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	2200      	movs	r2, #0
 8007206:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxISR       = NULL;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	2200      	movs	r2, #0
 800720c:	645a      	str	r2, [r3, #68]	; 0x44

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	68db      	ldr	r3, [r3, #12]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d003      	beq.n	800721e <HAL_SPI_Receive_IT+0xbe>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	4a1e      	ldr	r2, [pc, #120]	; (8007294 <HAL_SPI_Receive_IT+0x134>)
 800721a:	641a      	str	r2, [r3, #64]	; 0x40
 800721c:	e002      	b.n	8007224 <HAL_SPI_Receive_IT+0xc4>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	4a1d      	ldr	r2, [pc, #116]	; (8007298 <HAL_SPI_Receive_IT+0x138>)
 8007222:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	689b      	ldr	r3, [r3, #8]
 8007228:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800722c:	d10f      	bne.n	800724e <HAL_SPI_Receive_IT+0xee>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	681a      	ldr	r2, [r3, #0]
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800723c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	681a      	ldr	r2, [r3, #0]
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800724c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	685a      	ldr	r2, [r3, #4]
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800725c:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007268:	2b40      	cmp	r3, #64	; 0x40
 800726a:	d008      	beq.n	800727e <HAL_SPI_Receive_IT+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	681a      	ldr	r2, [r3, #0]
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800727a:	601a      	str	r2, [r3, #0]
 800727c:	e000      	b.n	8007280 <HAL_SPI_Receive_IT+0x120>
  }

error :
 800727e:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	2200      	movs	r2, #0
 8007284:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007288:	7dfb      	ldrb	r3, [r7, #23]
}
 800728a:	4618      	mov	r0, r3
 800728c:	3718      	adds	r7, #24
 800728e:	46bd      	mov	sp, r7
 8007290:	bd80      	pop	{r7, pc}
 8007292:	bf00      	nop
 8007294:	08007809 	.word	0x08007809
 8007298:	080077bf 	.word	0x080077bf

0800729c <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 800729c:	b480      	push	{r7}
 800729e:	b087      	sub	sp, #28
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	60f8      	str	r0, [r7, #12]
 80072a4:	60b9      	str	r1, [r7, #8]
 80072a6:	607a      	str	r2, [r7, #4]
 80072a8:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80072aa:	2300      	movs	r3, #0
 80072ac:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80072b4:	2b01      	cmp	r3, #1
 80072b6:	d101      	bne.n	80072bc <HAL_SPI_TransmitReceive_IT+0x20>
 80072b8:	2302      	movs	r3, #2
 80072ba:	e075      	b.n	80073a8 <HAL_SPI_TransmitReceive_IT+0x10c>
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	2201      	movs	r2, #1
 80072c0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80072ca:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	685b      	ldr	r3, [r3, #4]
 80072d0:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80072d2:	7dbb      	ldrb	r3, [r7, #22]
 80072d4:	2b01      	cmp	r3, #1
 80072d6:	d00d      	beq.n	80072f4 <HAL_SPI_TransmitReceive_IT+0x58>
 80072d8:	693b      	ldr	r3, [r7, #16]
 80072da:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80072de:	d106      	bne.n	80072ee <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	689b      	ldr	r3, [r3, #8]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d102      	bne.n	80072ee <HAL_SPI_TransmitReceive_IT+0x52>
 80072e8:	7dbb      	ldrb	r3, [r7, #22]
 80072ea:	2b04      	cmp	r3, #4
 80072ec:	d002      	beq.n	80072f4 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 80072ee:	2302      	movs	r3, #2
 80072f0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80072f2:	e054      	b.n	800739e <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80072f4:	68bb      	ldr	r3, [r7, #8]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d005      	beq.n	8007306 <HAL_SPI_TransmitReceive_IT+0x6a>
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d002      	beq.n	8007306 <HAL_SPI_TransmitReceive_IT+0x6a>
 8007300:	887b      	ldrh	r3, [r7, #2]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d102      	bne.n	800730c <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 8007306:	2301      	movs	r3, #1
 8007308:	75fb      	strb	r3, [r7, #23]
    goto error;
 800730a:	e048      	b.n	800739e <HAL_SPI_TransmitReceive_IT+0x102>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007312:	b2db      	uxtb	r3, r3
 8007314:	2b04      	cmp	r3, #4
 8007316:	d003      	beq.n	8007320 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	2205      	movs	r2, #5
 800731c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	2200      	movs	r2, #0
 8007324:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	68ba      	ldr	r2, [r7, #8]
 800732a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	887a      	ldrh	r2, [r7, #2]
 8007330:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	887a      	ldrh	r2, [r7, #2]
 8007336:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	687a      	ldr	r2, [r7, #4]
 800733c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	887a      	ldrh	r2, [r7, #2]
 8007342:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	887a      	ldrh	r2, [r7, #2]
 8007348:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	68db      	ldr	r3, [r3, #12]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d006      	beq.n	8007360 <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	4a17      	ldr	r2, [pc, #92]	; (80073b4 <HAL_SPI_TransmitReceive_IT+0x118>)
 8007356:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	4a17      	ldr	r2, [pc, #92]	; (80073b8 <HAL_SPI_TransmitReceive_IT+0x11c>)
 800735c:	645a      	str	r2, [r3, #68]	; 0x44
 800735e:	e005      	b.n	800736c <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	4a16      	ldr	r2, [pc, #88]	; (80073bc <HAL_SPI_TransmitReceive_IT+0x120>)
 8007364:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	4a15      	ldr	r2, [pc, #84]	; (80073c0 <HAL_SPI_TransmitReceive_IT+0x124>)
 800736a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	685a      	ldr	r2, [r3, #4]
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 800737a:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007386:	2b40      	cmp	r3, #64	; 0x40
 8007388:	d008      	beq.n	800739c <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	681a      	ldr	r2, [r3, #0]
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007398:	601a      	str	r2, [r3, #0]
 800739a:	e000      	b.n	800739e <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 800739c:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	2200      	movs	r2, #0
 80073a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80073a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80073a8:	4618      	mov	r0, r3
 80073aa:	371c      	adds	r7, #28
 80073ac:	46bd      	mov	sp, r7
 80073ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b2:	4770      	bx	lr
 80073b4:	08007701 	.word	0x08007701
 80073b8:	08007761 	.word	0x08007761
 80073bc:	0800763d 	.word	0x0800763d
 80073c0:	080076a1 	.word	0x080076a1

080073c4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b088      	sub	sp, #32
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	685b      	ldr	r3, [r3, #4]
 80073d2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	689b      	ldr	r3, [r3, #8]
 80073da:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80073dc:	69bb      	ldr	r3, [r7, #24]
 80073de:	099b      	lsrs	r3, r3, #6
 80073e0:	f003 0301 	and.w	r3, r3, #1
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d10f      	bne.n	8007408 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80073e8:	69bb      	ldr	r3, [r7, #24]
 80073ea:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d00a      	beq.n	8007408 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80073f2:	69fb      	ldr	r3, [r7, #28]
 80073f4:	099b      	lsrs	r3, r3, #6
 80073f6:	f003 0301 	and.w	r3, r3, #1
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d004      	beq.n	8007408 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007402:	6878      	ldr	r0, [r7, #4]
 8007404:	4798      	blx	r3
    return;
 8007406:	e0d7      	b.n	80075b8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007408:	69bb      	ldr	r3, [r7, #24]
 800740a:	085b      	lsrs	r3, r3, #1
 800740c:	f003 0301 	and.w	r3, r3, #1
 8007410:	2b00      	cmp	r3, #0
 8007412:	d00a      	beq.n	800742a <HAL_SPI_IRQHandler+0x66>
 8007414:	69fb      	ldr	r3, [r7, #28]
 8007416:	09db      	lsrs	r3, r3, #7
 8007418:	f003 0301 	and.w	r3, r3, #1
 800741c:	2b00      	cmp	r3, #0
 800741e:	d004      	beq.n	800742a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007424:	6878      	ldr	r0, [r7, #4]
 8007426:	4798      	blx	r3
    return;
 8007428:	e0c6      	b.n	80075b8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800742a:	69bb      	ldr	r3, [r7, #24]
 800742c:	095b      	lsrs	r3, r3, #5
 800742e:	f003 0301 	and.w	r3, r3, #1
 8007432:	2b00      	cmp	r3, #0
 8007434:	d10c      	bne.n	8007450 <HAL_SPI_IRQHandler+0x8c>
 8007436:	69bb      	ldr	r3, [r7, #24]
 8007438:	099b      	lsrs	r3, r3, #6
 800743a:	f003 0301 	and.w	r3, r3, #1
 800743e:	2b00      	cmp	r3, #0
 8007440:	d106      	bne.n	8007450 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8007442:	69bb      	ldr	r3, [r7, #24]
 8007444:	0a1b      	lsrs	r3, r3, #8
 8007446:	f003 0301 	and.w	r3, r3, #1
 800744a:	2b00      	cmp	r3, #0
 800744c:	f000 80b4 	beq.w	80075b8 <HAL_SPI_IRQHandler+0x1f4>
 8007450:	69fb      	ldr	r3, [r7, #28]
 8007452:	095b      	lsrs	r3, r3, #5
 8007454:	f003 0301 	and.w	r3, r3, #1
 8007458:	2b00      	cmp	r3, #0
 800745a:	f000 80ad 	beq.w	80075b8 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800745e:	69bb      	ldr	r3, [r7, #24]
 8007460:	099b      	lsrs	r3, r3, #6
 8007462:	f003 0301 	and.w	r3, r3, #1
 8007466:	2b00      	cmp	r3, #0
 8007468:	d023      	beq.n	80074b2 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007470:	b2db      	uxtb	r3, r3
 8007472:	2b03      	cmp	r3, #3
 8007474:	d011      	beq.n	800749a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800747a:	f043 0204 	orr.w	r2, r3, #4
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007482:	2300      	movs	r3, #0
 8007484:	617b      	str	r3, [r7, #20]
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	68db      	ldr	r3, [r3, #12]
 800748c:	617b      	str	r3, [r7, #20]
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	689b      	ldr	r3, [r3, #8]
 8007494:	617b      	str	r3, [r7, #20]
 8007496:	697b      	ldr	r3, [r7, #20]
 8007498:	e00b      	b.n	80074b2 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800749a:	2300      	movs	r3, #0
 800749c:	613b      	str	r3, [r7, #16]
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	68db      	ldr	r3, [r3, #12]
 80074a4:	613b      	str	r3, [r7, #16]
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	689b      	ldr	r3, [r3, #8]
 80074ac:	613b      	str	r3, [r7, #16]
 80074ae:	693b      	ldr	r3, [r7, #16]
        return;
 80074b0:	e082      	b.n	80075b8 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80074b2:	69bb      	ldr	r3, [r7, #24]
 80074b4:	095b      	lsrs	r3, r3, #5
 80074b6:	f003 0301 	and.w	r3, r3, #1
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d014      	beq.n	80074e8 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074c2:	f043 0201 	orr.w	r2, r3, #1
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80074ca:	2300      	movs	r3, #0
 80074cc:	60fb      	str	r3, [r7, #12]
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	689b      	ldr	r3, [r3, #8]
 80074d4:	60fb      	str	r3, [r7, #12]
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	681a      	ldr	r2, [r3, #0]
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80074e4:	601a      	str	r2, [r3, #0]
 80074e6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80074e8:	69bb      	ldr	r3, [r7, #24]
 80074ea:	0a1b      	lsrs	r3, r3, #8
 80074ec:	f003 0301 	and.w	r3, r3, #1
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d00c      	beq.n	800750e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074f8:	f043 0208 	orr.w	r2, r3, #8
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007500:	2300      	movs	r3, #0
 8007502:	60bb      	str	r3, [r7, #8]
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	689b      	ldr	r3, [r3, #8]
 800750a:	60bb      	str	r3, [r7, #8]
 800750c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007512:	2b00      	cmp	r3, #0
 8007514:	d04f      	beq.n	80075b6 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	685a      	ldr	r2, [r3, #4]
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007524:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2201      	movs	r2, #1
 800752a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800752e:	69fb      	ldr	r3, [r7, #28]
 8007530:	f003 0302 	and.w	r3, r3, #2
 8007534:	2b00      	cmp	r3, #0
 8007536:	d104      	bne.n	8007542 <HAL_SPI_IRQHandler+0x17e>
 8007538:	69fb      	ldr	r3, [r7, #28]
 800753a:	f003 0301 	and.w	r3, r3, #1
 800753e:	2b00      	cmp	r3, #0
 8007540:	d034      	beq.n	80075ac <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	685a      	ldr	r2, [r3, #4]
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	f022 0203 	bic.w	r2, r2, #3
 8007550:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007556:	2b00      	cmp	r3, #0
 8007558:	d011      	beq.n	800757e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800755e:	4a18      	ldr	r2, [pc, #96]	; (80075c0 <HAL_SPI_IRQHandler+0x1fc>)
 8007560:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007566:	4618      	mov	r0, r3
 8007568:	f7fc fc5a 	bl	8003e20 <HAL_DMA_Abort_IT>
 800756c:	4603      	mov	r3, r0
 800756e:	2b00      	cmp	r3, #0
 8007570:	d005      	beq.n	800757e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007576:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007582:	2b00      	cmp	r3, #0
 8007584:	d016      	beq.n	80075b4 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800758a:	4a0d      	ldr	r2, [pc, #52]	; (80075c0 <HAL_SPI_IRQHandler+0x1fc>)
 800758c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007592:	4618      	mov	r0, r3
 8007594:	f7fc fc44 	bl	8003e20 <HAL_DMA_Abort_IT>
 8007598:	4603      	mov	r3, r0
 800759a:	2b00      	cmp	r3, #0
 800759c:	d00a      	beq.n	80075b4 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075a2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80075aa:	e003      	b.n	80075b4 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80075ac:	6878      	ldr	r0, [r7, #4]
 80075ae:	f000 f827 	bl	8007600 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80075b2:	e000      	b.n	80075b6 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80075b4:	bf00      	nop
    return;
 80075b6:	bf00      	nop
  }
}
 80075b8:	3720      	adds	r7, #32
 80075ba:	46bd      	mov	sp, r7
 80075bc:	bd80      	pop	{r7, pc}
 80075be:	bf00      	nop
 80075c0:	08007615 	.word	0x08007615

080075c4 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80075c4:	b480      	push	{r7}
 80075c6:	b083      	sub	sp, #12
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 80075cc:	bf00      	nop
 80075ce:	370c      	adds	r7, #12
 80075d0:	46bd      	mov	sp, r7
 80075d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d6:	4770      	bx	lr

080075d8 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80075d8:	b480      	push	{r7}
 80075da:	b083      	sub	sp, #12
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80075e0:	bf00      	nop
 80075e2:	370c      	adds	r7, #12
 80075e4:	46bd      	mov	sp, r7
 80075e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ea:	4770      	bx	lr

080075ec <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80075ec:	b480      	push	{r7}
 80075ee:	b083      	sub	sp, #12
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 80075f4:	bf00      	nop
 80075f6:	370c      	adds	r7, #12
 80075f8:	46bd      	mov	sp, r7
 80075fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fe:	4770      	bx	lr

08007600 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007600:	b480      	push	{r7}
 8007602:	b083      	sub	sp, #12
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007608:	bf00      	nop
 800760a:	370c      	adds	r7, #12
 800760c:	46bd      	mov	sp, r7
 800760e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007612:	4770      	bx	lr

08007614 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b084      	sub	sp, #16
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007620:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	2200      	movs	r2, #0
 8007626:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	2200      	movs	r2, #0
 800762c:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800762e:	68f8      	ldr	r0, [r7, #12]
 8007630:	f7ff ffe6 	bl	8007600 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007634:	bf00      	nop
 8007636:	3710      	adds	r7, #16
 8007638:	46bd      	mov	sp, r7
 800763a:	bd80      	pop	{r7, pc}

0800763c <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800763c:	b580      	push	{r7, lr}
 800763e:	b082      	sub	sp, #8
 8007640:	af00      	add	r7, sp, #0
 8007642:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	f103 020c 	add.w	r2, r3, #12
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007650:	7812      	ldrb	r2, [r2, #0]
 8007652:	b2d2      	uxtb	r2, r2
 8007654:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800765a:	1c5a      	adds	r2, r3, #1
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007664:	b29b      	uxth	r3, r3
 8007666:	3b01      	subs	r3, #1
 8007668:	b29a      	uxth	r2, r3
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007672:	b29b      	uxth	r3, r3
 8007674:	2b00      	cmp	r3, #0
 8007676:	d10f      	bne.n	8007698 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	685a      	ldr	r2, [r3, #4]
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007686:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800768c:	b29b      	uxth	r3, r3
 800768e:	2b00      	cmp	r3, #0
 8007690:	d102      	bne.n	8007698 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 8007692:	6878      	ldr	r0, [r7, #4]
 8007694:	f000 fa50 	bl	8007b38 <SPI_CloseRxTx_ISR>
    }
  }
}
 8007698:	bf00      	nop
 800769a:	3708      	adds	r7, #8
 800769c:	46bd      	mov	sp, r7
 800769e:	bd80      	pop	{r7, pc}

080076a0 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b082      	sub	sp, #8
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	330c      	adds	r3, #12
 80076b2:	7812      	ldrb	r2, [r2, #0]
 80076b4:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076ba:	1c5a      	adds	r2, r3, #1
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076c4:	b29b      	uxth	r3, r3
 80076c6:	3b01      	subs	r3, #1
 80076c8:	b29a      	uxth	r2, r3
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076d2:	b29b      	uxth	r3, r3
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d10f      	bne.n	80076f8 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	685a      	ldr	r2, [r3, #4]
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80076e6:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80076ec:	b29b      	uxth	r3, r3
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d102      	bne.n	80076f8 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 80076f2:	6878      	ldr	r0, [r7, #4]
 80076f4:	f000 fa20 	bl	8007b38 <SPI_CloseRxTx_ISR>
    }
  }
}
 80076f8:	bf00      	nop
 80076fa:	3708      	adds	r7, #8
 80076fc:	46bd      	mov	sp, r7
 80076fe:	bd80      	pop	{r7, pc}

08007700 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007700:	b580      	push	{r7, lr}
 8007702:	b082      	sub	sp, #8
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	68da      	ldr	r2, [r3, #12]
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007712:	b292      	uxth	r2, r2
 8007714:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800771a:	1c9a      	adds	r2, r3, #2
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007724:	b29b      	uxth	r3, r3
 8007726:	3b01      	subs	r3, #1
 8007728:	b29a      	uxth	r2, r3
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007732:	b29b      	uxth	r3, r3
 8007734:	2b00      	cmp	r3, #0
 8007736:	d10f      	bne.n	8007758 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	685a      	ldr	r2, [r3, #4]
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007746:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800774c:	b29b      	uxth	r3, r3
 800774e:	2b00      	cmp	r3, #0
 8007750:	d102      	bne.n	8007758 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8007752:	6878      	ldr	r0, [r7, #4]
 8007754:	f000 f9f0 	bl	8007b38 <SPI_CloseRxTx_ISR>
    }
  }
}
 8007758:	bf00      	nop
 800775a:	3708      	adds	r7, #8
 800775c:	46bd      	mov	sp, r7
 800775e:	bd80      	pop	{r7, pc}

08007760 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b082      	sub	sp, #8
 8007764:	af00      	add	r7, sp, #0
 8007766:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800776c:	881a      	ldrh	r2, [r3, #0]
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007778:	1c9a      	adds	r2, r3, #2
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007782:	b29b      	uxth	r3, r3
 8007784:	3b01      	subs	r3, #1
 8007786:	b29a      	uxth	r2, r3
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007790:	b29b      	uxth	r3, r3
 8007792:	2b00      	cmp	r3, #0
 8007794:	d10f      	bne.n	80077b6 <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	685a      	ldr	r2, [r3, #4]
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80077a4:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80077aa:	b29b      	uxth	r3, r3
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d102      	bne.n	80077b6 <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 80077b0:	6878      	ldr	r0, [r7, #4]
 80077b2:	f000 f9c1 	bl	8007b38 <SPI_CloseRxTx_ISR>
    }
  }
}
 80077b6:	bf00      	nop
 80077b8:	3708      	adds	r7, #8
 80077ba:	46bd      	mov	sp, r7
 80077bc:	bd80      	pop	{r7, pc}

080077be <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80077be:	b580      	push	{r7, lr}
 80077c0:	b082      	sub	sp, #8
 80077c2:	af00      	add	r7, sp, #0
 80077c4:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	f103 020c 	add.w	r2, r3, #12
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077d2:	7812      	ldrb	r2, [r2, #0]
 80077d4:	b2d2      	uxtb	r2, r2
 80077d6:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077dc:	1c5a      	adds	r2, r3, #1
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80077e6:	b29b      	uxth	r3, r3
 80077e8:	3b01      	subs	r3, #1
 80077ea:	b29a      	uxth	r2, r3
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80077f4:	b29b      	uxth	r3, r3
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d102      	bne.n	8007800 <SPI_RxISR_8BIT+0x42>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 80077fa:	6878      	ldr	r0, [r7, #4]
 80077fc:	f000 fa10 	bl	8007c20 <SPI_CloseRx_ISR>
  }
}
 8007800:	bf00      	nop
 8007802:	3708      	adds	r7, #8
 8007804:	46bd      	mov	sp, r7
 8007806:	bd80      	pop	{r7, pc}

08007808 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b082      	sub	sp, #8
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	68da      	ldr	r2, [r3, #12]
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800781a:	b292      	uxth	r2, r2
 800781c:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007822:	1c9a      	adds	r2, r3, #2
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800782c:	b29b      	uxth	r3, r3
 800782e:	3b01      	subs	r3, #1
 8007830:	b29a      	uxth	r2, r3
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800783a:	b29b      	uxth	r3, r3
 800783c:	2b00      	cmp	r3, #0
 800783e:	d102      	bne.n	8007846 <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8007840:	6878      	ldr	r0, [r7, #4]
 8007842:	f000 f9ed 	bl	8007c20 <SPI_CloseRx_ISR>
  }
}
 8007846:	bf00      	nop
 8007848:	3708      	adds	r7, #8
 800784a:	46bd      	mov	sp, r7
 800784c:	bd80      	pop	{r7, pc}

0800784e <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800784e:	b580      	push	{r7, lr}
 8007850:	b082      	sub	sp, #8
 8007852:	af00      	add	r7, sp, #0
 8007854:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	330c      	adds	r3, #12
 8007860:	7812      	ldrb	r2, [r2, #0]
 8007862:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007868:	1c5a      	adds	r2, r3, #1
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007872:	b29b      	uxth	r3, r3
 8007874:	3b01      	subs	r3, #1
 8007876:	b29a      	uxth	r2, r3
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007880:	b29b      	uxth	r3, r3
 8007882:	2b00      	cmp	r3, #0
 8007884:	d102      	bne.n	800788c <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8007886:	6878      	ldr	r0, [r7, #4]
 8007888:	f000 fa0a 	bl	8007ca0 <SPI_CloseTx_ISR>
  }
}
 800788c:	bf00      	nop
 800788e:	3708      	adds	r7, #8
 8007890:	46bd      	mov	sp, r7
 8007892:	bd80      	pop	{r7, pc}

08007894 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007894:	b580      	push	{r7, lr}
 8007896:	b082      	sub	sp, #8
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078a0:	881a      	ldrh	r2, [r3, #0]
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078ac:	1c9a      	adds	r2, r3, #2
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80078b6:	b29b      	uxth	r3, r3
 80078b8:	3b01      	subs	r3, #1
 80078ba:	b29a      	uxth	r2, r3
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80078c4:	b29b      	uxth	r3, r3
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d102      	bne.n	80078d0 <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	f000 f9e8 	bl	8007ca0 <SPI_CloseTx_ISR>
  }
}
 80078d0:	bf00      	nop
 80078d2:	3708      	adds	r7, #8
 80078d4:	46bd      	mov	sp, r7
 80078d6:	bd80      	pop	{r7, pc}

080078d8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80078d8:	b580      	push	{r7, lr}
 80078da:	b088      	sub	sp, #32
 80078dc:	af00      	add	r7, sp, #0
 80078de:	60f8      	str	r0, [r7, #12]
 80078e0:	60b9      	str	r1, [r7, #8]
 80078e2:	603b      	str	r3, [r7, #0]
 80078e4:	4613      	mov	r3, r2
 80078e6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80078e8:	f7fb fac8 	bl	8002e7c <HAL_GetTick>
 80078ec:	4602      	mov	r2, r0
 80078ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078f0:	1a9b      	subs	r3, r3, r2
 80078f2:	683a      	ldr	r2, [r7, #0]
 80078f4:	4413      	add	r3, r2
 80078f6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80078f8:	f7fb fac0 	bl	8002e7c <HAL_GetTick>
 80078fc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80078fe:	4b39      	ldr	r3, [pc, #228]	; (80079e4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	015b      	lsls	r3, r3, #5
 8007904:	0d1b      	lsrs	r3, r3, #20
 8007906:	69fa      	ldr	r2, [r7, #28]
 8007908:	fb02 f303 	mul.w	r3, r2, r3
 800790c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800790e:	e054      	b.n	80079ba <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007916:	d050      	beq.n	80079ba <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007918:	f7fb fab0 	bl	8002e7c <HAL_GetTick>
 800791c:	4602      	mov	r2, r0
 800791e:	69bb      	ldr	r3, [r7, #24]
 8007920:	1ad3      	subs	r3, r2, r3
 8007922:	69fa      	ldr	r2, [r7, #28]
 8007924:	429a      	cmp	r2, r3
 8007926:	d902      	bls.n	800792e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007928:	69fb      	ldr	r3, [r7, #28]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d13d      	bne.n	80079aa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	685a      	ldr	r2, [r3, #4]
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800793c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	685b      	ldr	r3, [r3, #4]
 8007942:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007946:	d111      	bne.n	800796c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	689b      	ldr	r3, [r3, #8]
 800794c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007950:	d004      	beq.n	800795c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	689b      	ldr	r3, [r3, #8]
 8007956:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800795a:	d107      	bne.n	800796c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	681a      	ldr	r2, [r3, #0]
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800796a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007970:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007974:	d10f      	bne.n	8007996 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	681a      	ldr	r2, [r3, #0]
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007984:	601a      	str	r2, [r3, #0]
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	681a      	ldr	r2, [r3, #0]
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007994:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	2201      	movs	r2, #1
 800799a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	2200      	movs	r2, #0
 80079a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80079a6:	2303      	movs	r3, #3
 80079a8:	e017      	b.n	80079da <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80079aa:	697b      	ldr	r3, [r7, #20]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d101      	bne.n	80079b4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80079b0:	2300      	movs	r3, #0
 80079b2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80079b4:	697b      	ldr	r3, [r7, #20]
 80079b6:	3b01      	subs	r3, #1
 80079b8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	689a      	ldr	r2, [r3, #8]
 80079c0:	68bb      	ldr	r3, [r7, #8]
 80079c2:	4013      	ands	r3, r2
 80079c4:	68ba      	ldr	r2, [r7, #8]
 80079c6:	429a      	cmp	r2, r3
 80079c8:	bf0c      	ite	eq
 80079ca:	2301      	moveq	r3, #1
 80079cc:	2300      	movne	r3, #0
 80079ce:	b2db      	uxtb	r3, r3
 80079d0:	461a      	mov	r2, r3
 80079d2:	79fb      	ldrb	r3, [r7, #7]
 80079d4:	429a      	cmp	r2, r3
 80079d6:	d19b      	bne.n	8007910 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80079d8:	2300      	movs	r3, #0
}
 80079da:	4618      	mov	r0, r3
 80079dc:	3720      	adds	r7, #32
 80079de:	46bd      	mov	sp, r7
 80079e0:	bd80      	pop	{r7, pc}
 80079e2:	bf00      	nop
 80079e4:	20000020 	.word	0x20000020

080079e8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b086      	sub	sp, #24
 80079ec:	af02      	add	r7, sp, #8
 80079ee:	60f8      	str	r0, [r7, #12]
 80079f0:	60b9      	str	r1, [r7, #8]
 80079f2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	685b      	ldr	r3, [r3, #4]
 80079f8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80079fc:	d111      	bne.n	8007a22 <SPI_EndRxTransaction+0x3a>
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	689b      	ldr	r3, [r3, #8]
 8007a02:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007a06:	d004      	beq.n	8007a12 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	689b      	ldr	r3, [r3, #8]
 8007a0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007a10:	d107      	bne.n	8007a22 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	681a      	ldr	r2, [r3, #0]
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007a20:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	685b      	ldr	r3, [r3, #4]
 8007a26:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007a2a:	d12a      	bne.n	8007a82 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	689b      	ldr	r3, [r3, #8]
 8007a30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007a34:	d012      	beq.n	8007a5c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	9300      	str	r3, [sp, #0]
 8007a3a:	68bb      	ldr	r3, [r7, #8]
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	2180      	movs	r1, #128	; 0x80
 8007a40:	68f8      	ldr	r0, [r7, #12]
 8007a42:	f7ff ff49 	bl	80078d8 <SPI_WaitFlagStateUntilTimeout>
 8007a46:	4603      	mov	r3, r0
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d02d      	beq.n	8007aa8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a50:	f043 0220 	orr.w	r2, r3, #32
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007a58:	2303      	movs	r3, #3
 8007a5a:	e026      	b.n	8007aaa <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	9300      	str	r3, [sp, #0]
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	2200      	movs	r2, #0
 8007a64:	2101      	movs	r1, #1
 8007a66:	68f8      	ldr	r0, [r7, #12]
 8007a68:	f7ff ff36 	bl	80078d8 <SPI_WaitFlagStateUntilTimeout>
 8007a6c:	4603      	mov	r3, r0
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d01a      	beq.n	8007aa8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a76:	f043 0220 	orr.w	r2, r3, #32
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007a7e:	2303      	movs	r3, #3
 8007a80:	e013      	b.n	8007aaa <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	9300      	str	r3, [sp, #0]
 8007a86:	68bb      	ldr	r3, [r7, #8]
 8007a88:	2200      	movs	r2, #0
 8007a8a:	2101      	movs	r1, #1
 8007a8c:	68f8      	ldr	r0, [r7, #12]
 8007a8e:	f7ff ff23 	bl	80078d8 <SPI_WaitFlagStateUntilTimeout>
 8007a92:	4603      	mov	r3, r0
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d007      	beq.n	8007aa8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a9c:	f043 0220 	orr.w	r2, r3, #32
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007aa4:	2303      	movs	r3, #3
 8007aa6:	e000      	b.n	8007aaa <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007aa8:	2300      	movs	r3, #0
}
 8007aaa:	4618      	mov	r0, r3
 8007aac:	3710      	adds	r7, #16
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	bd80      	pop	{r7, pc}
	...

08007ab4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007ab4:	b580      	push	{r7, lr}
 8007ab6:	b088      	sub	sp, #32
 8007ab8:	af02      	add	r7, sp, #8
 8007aba:	60f8      	str	r0, [r7, #12]
 8007abc:	60b9      	str	r1, [r7, #8]
 8007abe:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007ac0:	4b1b      	ldr	r3, [pc, #108]	; (8007b30 <SPI_EndRxTxTransaction+0x7c>)
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	4a1b      	ldr	r2, [pc, #108]	; (8007b34 <SPI_EndRxTxTransaction+0x80>)
 8007ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8007aca:	0d5b      	lsrs	r3, r3, #21
 8007acc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007ad0:	fb02 f303 	mul.w	r3, r2, r3
 8007ad4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	685b      	ldr	r3, [r3, #4]
 8007ada:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007ade:	d112      	bne.n	8007b06 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	9300      	str	r3, [sp, #0]
 8007ae4:	68bb      	ldr	r3, [r7, #8]
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	2180      	movs	r1, #128	; 0x80
 8007aea:	68f8      	ldr	r0, [r7, #12]
 8007aec:	f7ff fef4 	bl	80078d8 <SPI_WaitFlagStateUntilTimeout>
 8007af0:	4603      	mov	r3, r0
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d016      	beq.n	8007b24 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007afa:	f043 0220 	orr.w	r2, r3, #32
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007b02:	2303      	movs	r3, #3
 8007b04:	e00f      	b.n	8007b26 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007b06:	697b      	ldr	r3, [r7, #20]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d00a      	beq.n	8007b22 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007b0c:	697b      	ldr	r3, [r7, #20]
 8007b0e:	3b01      	subs	r3, #1
 8007b10:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	689b      	ldr	r3, [r3, #8]
 8007b18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b1c:	2b80      	cmp	r3, #128	; 0x80
 8007b1e:	d0f2      	beq.n	8007b06 <SPI_EndRxTxTransaction+0x52>
 8007b20:	e000      	b.n	8007b24 <SPI_EndRxTxTransaction+0x70>
        break;
 8007b22:	bf00      	nop
  }

  return HAL_OK;
 8007b24:	2300      	movs	r3, #0
}
 8007b26:	4618      	mov	r0, r3
 8007b28:	3718      	adds	r7, #24
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	bd80      	pop	{r7, pc}
 8007b2e:	bf00      	nop
 8007b30:	20000020 	.word	0x20000020
 8007b34:	165e9f81 	.word	0x165e9f81

08007b38 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	b086      	sub	sp, #24
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8007b40:	4b35      	ldr	r3, [pc, #212]	; (8007c18 <SPI_CloseRxTx_ISR+0xe0>)
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	4a35      	ldr	r2, [pc, #212]	; (8007c1c <SPI_CloseRxTx_ISR+0xe4>)
 8007b46:	fba2 2303 	umull	r2, r3, r2, r3
 8007b4a:	0a5b      	lsrs	r3, r3, #9
 8007b4c:	2264      	movs	r2, #100	; 0x64
 8007b4e:	fb02 f303 	mul.w	r3, r2, r3
 8007b52:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007b54:	f7fb f992 	bl	8002e7c <HAL_GetTick>
 8007b58:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	685a      	ldr	r2, [r3, #4]
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	f022 0220 	bic.w	r2, r2, #32
 8007b68:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8007b6a:	693b      	ldr	r3, [r7, #16]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d106      	bne.n	8007b7e <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b74:	f043 0220 	orr.w	r2, r3, #32
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007b7c:	e009      	b.n	8007b92 <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 8007b7e:	693b      	ldr	r3, [r7, #16]
 8007b80:	3b01      	subs	r3, #1
 8007b82:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	689b      	ldr	r3, [r3, #8]
 8007b8a:	f003 0302 	and.w	r3, r3, #2
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d0eb      	beq.n	8007b6a <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007b92:	697a      	ldr	r2, [r7, #20]
 8007b94:	2164      	movs	r1, #100	; 0x64
 8007b96:	6878      	ldr	r0, [r7, #4]
 8007b98:	f7ff ff8c 	bl	8007ab4 <SPI_EndRxTxTransaction>
 8007b9c:	4603      	mov	r3, r0
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d005      	beq.n	8007bae <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ba6:	f043 0220 	orr.w	r2, r3, #32
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	689b      	ldr	r3, [r3, #8]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d10a      	bne.n	8007bcc <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	60fb      	str	r3, [r7, #12]
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	68db      	ldr	r3, [r3, #12]
 8007bc0:	60fb      	str	r3, [r7, #12]
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	689b      	ldr	r3, [r3, #8]
 8007bc8:	60fb      	str	r3, [r7, #12]
 8007bca:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d115      	bne.n	8007c00 <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007bda:	b2db      	uxtb	r3, r3
 8007bdc:	2b04      	cmp	r3, #4
 8007bde:	d107      	bne.n	8007bf0 <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2201      	movs	r2, #1
 8007be4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8007be8:	6878      	ldr	r0, [r7, #4]
 8007bea:	f7ff fcf5 	bl	80075d8 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8007bee:	e00e      	b.n	8007c0e <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2201      	movs	r2, #1
 8007bf4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 8007bf8:	6878      	ldr	r0, [r7, #4]
 8007bfa:	f7ff fcf7 	bl	80075ec <HAL_SPI_TxRxCpltCallback>
}
 8007bfe:	e006      	b.n	8007c0e <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2201      	movs	r2, #1
 8007c04:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 8007c08:	6878      	ldr	r0, [r7, #4]
 8007c0a:	f7ff fcf9 	bl	8007600 <HAL_SPI_ErrorCallback>
}
 8007c0e:	bf00      	nop
 8007c10:	3718      	adds	r7, #24
 8007c12:	46bd      	mov	sp, r7
 8007c14:	bd80      	pop	{r7, pc}
 8007c16:	bf00      	nop
 8007c18:	20000020 	.word	0x20000020
 8007c1c:	057619f1 	.word	0x057619f1

08007c20 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b084      	sub	sp, #16
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	685a      	ldr	r2, [r3, #4]
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007c36:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8007c38:	f7fb f920 	bl	8002e7c <HAL_GetTick>
 8007c3c:	4603      	mov	r3, r0
 8007c3e:	461a      	mov	r2, r3
 8007c40:	2164      	movs	r1, #100	; 0x64
 8007c42:	6878      	ldr	r0, [r7, #4]
 8007c44:	f7ff fed0 	bl	80079e8 <SPI_EndRxTransaction>
 8007c48:	4603      	mov	r3, r0
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d005      	beq.n	8007c5a <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c52:	f043 0220 	orr.w	r2, r3, #32
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	689b      	ldr	r3, [r3, #8]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d10a      	bne.n	8007c78 <SPI_CloseRx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007c62:	2300      	movs	r3, #0
 8007c64:	60fb      	str	r3, [r7, #12]
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	68db      	ldr	r3, [r3, #12]
 8007c6c:	60fb      	str	r3, [r7, #12]
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	689b      	ldr	r3, [r3, #8]
 8007c74:	60fb      	str	r3, [r7, #12]
 8007c76:	68fb      	ldr	r3, [r7, #12]
  }
  hspi->State = HAL_SPI_STATE_READY;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2201      	movs	r2, #1
 8007c7c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d103      	bne.n	8007c90 <SPI_CloseRx_ISR+0x70>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 8007c88:	6878      	ldr	r0, [r7, #4]
 8007c8a:	f7ff fca5 	bl	80075d8 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8007c8e:	e002      	b.n	8007c96 <SPI_CloseRx_ISR+0x76>
      HAL_SPI_ErrorCallback(hspi);
 8007c90:	6878      	ldr	r0, [r7, #4]
 8007c92:	f7ff fcb5 	bl	8007600 <HAL_SPI_ErrorCallback>
}
 8007c96:	bf00      	nop
 8007c98:	3710      	adds	r7, #16
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	bd80      	pop	{r7, pc}
	...

08007ca0 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b086      	sub	sp, #24
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8007ca8:	4b2c      	ldr	r3, [pc, #176]	; (8007d5c <SPI_CloseTx_ISR+0xbc>)
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	4a2c      	ldr	r2, [pc, #176]	; (8007d60 <SPI_CloseTx_ISR+0xc0>)
 8007cae:	fba2 2303 	umull	r2, r3, r2, r3
 8007cb2:	0a5b      	lsrs	r3, r3, #9
 8007cb4:	2264      	movs	r2, #100	; 0x64
 8007cb6:	fb02 f303 	mul.w	r3, r2, r3
 8007cba:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007cbc:	f7fb f8de 	bl	8002e7c <HAL_GetTick>
 8007cc0:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8007cc2:	693b      	ldr	r3, [r7, #16]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d106      	bne.n	8007cd6 <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ccc:	f043 0220 	orr.w	r2, r3, #32
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007cd4:	e009      	b.n	8007cea <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 8007cd6:	693b      	ldr	r3, [r7, #16]
 8007cd8:	3b01      	subs	r3, #1
 8007cda:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	689b      	ldr	r3, [r3, #8]
 8007ce2:	f003 0302 	and.w	r3, r3, #2
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d0eb      	beq.n	8007cc2 <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	685a      	ldr	r2, [r3, #4]
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007cf8:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007cfa:	697a      	ldr	r2, [r7, #20]
 8007cfc:	2164      	movs	r1, #100	; 0x64
 8007cfe:	6878      	ldr	r0, [r7, #4]
 8007d00:	f7ff fed8 	bl	8007ab4 <SPI_EndRxTxTransaction>
 8007d04:	4603      	mov	r3, r0
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d005      	beq.n	8007d16 <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d0e:	f043 0220 	orr.w	r2, r3, #32
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	689b      	ldr	r3, [r3, #8]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d10a      	bne.n	8007d34 <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007d1e:	2300      	movs	r3, #0
 8007d20:	60fb      	str	r3, [r7, #12]
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	68db      	ldr	r3, [r3, #12]
 8007d28:	60fb      	str	r3, [r7, #12]
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	689b      	ldr	r3, [r3, #8]
 8007d30:	60fb      	str	r3, [r7, #12]
 8007d32:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2201      	movs	r2, #1
 8007d38:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d003      	beq.n	8007d4c <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8007d44:	6878      	ldr	r0, [r7, #4]
 8007d46:	f7ff fc5b 	bl	8007600 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8007d4a:	e002      	b.n	8007d52 <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 8007d4c:	6878      	ldr	r0, [r7, #4]
 8007d4e:	f7ff fc39 	bl	80075c4 <HAL_SPI_TxCpltCallback>
}
 8007d52:	bf00      	nop
 8007d54:	3718      	adds	r7, #24
 8007d56:	46bd      	mov	sp, r7
 8007d58:	bd80      	pop	{r7, pc}
 8007d5a:	bf00      	nop
 8007d5c:	20000020 	.word	0x20000020
 8007d60:	057619f1 	.word	0x057619f1

08007d64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007d64:	b580      	push	{r7, lr}
 8007d66:	b082      	sub	sp, #8
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d101      	bne.n	8007d76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007d72:	2301      	movs	r3, #1
 8007d74:	e041      	b.n	8007dfa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d7c:	b2db      	uxtb	r3, r3
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d106      	bne.n	8007d90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	2200      	movs	r2, #0
 8007d86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007d8a:	6878      	ldr	r0, [r7, #4]
 8007d8c:	f7fa fcaa 	bl	80026e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2202      	movs	r2, #2
 8007d94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681a      	ldr	r2, [r3, #0]
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	3304      	adds	r3, #4
 8007da0:	4619      	mov	r1, r3
 8007da2:	4610      	mov	r0, r2
 8007da4:	f000 fdc2 	bl	800892c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	2201      	movs	r2, #1
 8007dac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	2201      	movs	r2, #1
 8007db4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2201      	movs	r2, #1
 8007dbc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2201      	movs	r2, #1
 8007dc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2201      	movs	r2, #1
 8007dcc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2201      	movs	r2, #1
 8007dd4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2201      	movs	r2, #1
 8007ddc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	2201      	movs	r2, #1
 8007de4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2201      	movs	r2, #1
 8007dec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	2201      	movs	r2, #1
 8007df4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007df8:	2300      	movs	r3, #0
}
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	3708      	adds	r7, #8
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	bd80      	pop	{r7, pc}
	...

08007e04 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007e04:	b480      	push	{r7}
 8007e06:	b085      	sub	sp, #20
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e12:	b2db      	uxtb	r3, r3
 8007e14:	2b01      	cmp	r3, #1
 8007e16:	d001      	beq.n	8007e1c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007e18:	2301      	movs	r3, #1
 8007e1a:	e04e      	b.n	8007eba <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2202      	movs	r2, #2
 8007e20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	68da      	ldr	r2, [r3, #12]
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f042 0201 	orr.w	r2, r2, #1
 8007e32:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	4a23      	ldr	r2, [pc, #140]	; (8007ec8 <HAL_TIM_Base_Start_IT+0xc4>)
 8007e3a:	4293      	cmp	r3, r2
 8007e3c:	d022      	beq.n	8007e84 <HAL_TIM_Base_Start_IT+0x80>
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e46:	d01d      	beq.n	8007e84 <HAL_TIM_Base_Start_IT+0x80>
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	4a1f      	ldr	r2, [pc, #124]	; (8007ecc <HAL_TIM_Base_Start_IT+0xc8>)
 8007e4e:	4293      	cmp	r3, r2
 8007e50:	d018      	beq.n	8007e84 <HAL_TIM_Base_Start_IT+0x80>
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	4a1e      	ldr	r2, [pc, #120]	; (8007ed0 <HAL_TIM_Base_Start_IT+0xcc>)
 8007e58:	4293      	cmp	r3, r2
 8007e5a:	d013      	beq.n	8007e84 <HAL_TIM_Base_Start_IT+0x80>
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	4a1c      	ldr	r2, [pc, #112]	; (8007ed4 <HAL_TIM_Base_Start_IT+0xd0>)
 8007e62:	4293      	cmp	r3, r2
 8007e64:	d00e      	beq.n	8007e84 <HAL_TIM_Base_Start_IT+0x80>
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	4a1b      	ldr	r2, [pc, #108]	; (8007ed8 <HAL_TIM_Base_Start_IT+0xd4>)
 8007e6c:	4293      	cmp	r3, r2
 8007e6e:	d009      	beq.n	8007e84 <HAL_TIM_Base_Start_IT+0x80>
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	4a19      	ldr	r2, [pc, #100]	; (8007edc <HAL_TIM_Base_Start_IT+0xd8>)
 8007e76:	4293      	cmp	r3, r2
 8007e78:	d004      	beq.n	8007e84 <HAL_TIM_Base_Start_IT+0x80>
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	4a18      	ldr	r2, [pc, #96]	; (8007ee0 <HAL_TIM_Base_Start_IT+0xdc>)
 8007e80:	4293      	cmp	r3, r2
 8007e82:	d111      	bne.n	8007ea8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	689b      	ldr	r3, [r3, #8]
 8007e8a:	f003 0307 	and.w	r3, r3, #7
 8007e8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	2b06      	cmp	r3, #6
 8007e94:	d010      	beq.n	8007eb8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	681a      	ldr	r2, [r3, #0]
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	f042 0201 	orr.w	r2, r2, #1
 8007ea4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ea6:	e007      	b.n	8007eb8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	681a      	ldr	r2, [r3, #0]
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f042 0201 	orr.w	r2, r2, #1
 8007eb6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007eb8:	2300      	movs	r3, #0
}
 8007eba:	4618      	mov	r0, r3
 8007ebc:	3714      	adds	r7, #20
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec4:	4770      	bx	lr
 8007ec6:	bf00      	nop
 8007ec8:	40010000 	.word	0x40010000
 8007ecc:	40000400 	.word	0x40000400
 8007ed0:	40000800 	.word	0x40000800
 8007ed4:	40000c00 	.word	0x40000c00
 8007ed8:	40010400 	.word	0x40010400
 8007edc:	40014000 	.word	0x40014000
 8007ee0:	40001800 	.word	0x40001800

08007ee4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007ee4:	b480      	push	{r7}
 8007ee6:	b083      	sub	sp, #12
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	68da      	ldr	r2, [r3, #12]
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	f022 0201 	bic.w	r2, r2, #1
 8007efa:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	6a1a      	ldr	r2, [r3, #32]
 8007f02:	f241 1311 	movw	r3, #4369	; 0x1111
 8007f06:	4013      	ands	r3, r2
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d10f      	bne.n	8007f2c <HAL_TIM_Base_Stop_IT+0x48>
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	6a1a      	ldr	r2, [r3, #32]
 8007f12:	f240 4344 	movw	r3, #1092	; 0x444
 8007f16:	4013      	ands	r3, r2
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d107      	bne.n	8007f2c <HAL_TIM_Base_Stop_IT+0x48>
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	681a      	ldr	r2, [r3, #0]
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	f022 0201 	bic.w	r2, r2, #1
 8007f2a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2201      	movs	r2, #1
 8007f30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007f34:	2300      	movs	r3, #0
}
 8007f36:	4618      	mov	r0, r3
 8007f38:	370c      	adds	r7, #12
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f40:	4770      	bx	lr

08007f42 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8007f42:	b580      	push	{r7, lr}
 8007f44:	b082      	sub	sp, #8
 8007f46:	af00      	add	r7, sp, #0
 8007f48:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d101      	bne.n	8007f54 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8007f50:	2301      	movs	r3, #1
 8007f52:	e041      	b.n	8007fd8 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f5a:	b2db      	uxtb	r3, r3
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d106      	bne.n	8007f6e <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2200      	movs	r2, #0
 8007f64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8007f68:	6878      	ldr	r0, [r7, #4]
 8007f6a:	f000 f839 	bl	8007fe0 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2202      	movs	r2, #2
 8007f72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681a      	ldr	r2, [r3, #0]
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	3304      	adds	r3, #4
 8007f7e:	4619      	mov	r1, r3
 8007f80:	4610      	mov	r0, r2
 8007f82:	f000 fcd3 	bl	800892c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	2201      	movs	r2, #1
 8007f8a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	2201      	movs	r2, #1
 8007f92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	2201      	movs	r2, #1
 8007f9a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	2201      	movs	r2, #1
 8007fa2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	2201      	movs	r2, #1
 8007faa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	2201      	movs	r2, #1
 8007fb2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	2201      	movs	r2, #1
 8007fba:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2201      	movs	r2, #1
 8007fc2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	2201      	movs	r2, #1
 8007fca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2201      	movs	r2, #1
 8007fd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007fd6:	2300      	movs	r3, #0
}
 8007fd8:	4618      	mov	r0, r3
 8007fda:	3708      	adds	r7, #8
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	bd80      	pop	{r7, pc}

08007fe0 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8007fe0:	b480      	push	{r7}
 8007fe2:	b083      	sub	sp, #12
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8007fe8:	bf00      	nop
 8007fea:	370c      	adds	r7, #12
 8007fec:	46bd      	mov	sp, r7
 8007fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff2:	4770      	bx	lr

08007ff4 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007ff4:	b580      	push	{r7, lr}
 8007ff6:	b084      	sub	sp, #16
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
 8007ffc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d109      	bne.n	8008018 <HAL_TIM_OC_Start+0x24>
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800800a:	b2db      	uxtb	r3, r3
 800800c:	2b01      	cmp	r3, #1
 800800e:	bf14      	ite	ne
 8008010:	2301      	movne	r3, #1
 8008012:	2300      	moveq	r3, #0
 8008014:	b2db      	uxtb	r3, r3
 8008016:	e022      	b.n	800805e <HAL_TIM_OC_Start+0x6a>
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	2b04      	cmp	r3, #4
 800801c:	d109      	bne.n	8008032 <HAL_TIM_OC_Start+0x3e>
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008024:	b2db      	uxtb	r3, r3
 8008026:	2b01      	cmp	r3, #1
 8008028:	bf14      	ite	ne
 800802a:	2301      	movne	r3, #1
 800802c:	2300      	moveq	r3, #0
 800802e:	b2db      	uxtb	r3, r3
 8008030:	e015      	b.n	800805e <HAL_TIM_OC_Start+0x6a>
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	2b08      	cmp	r3, #8
 8008036:	d109      	bne.n	800804c <HAL_TIM_OC_Start+0x58>
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800803e:	b2db      	uxtb	r3, r3
 8008040:	2b01      	cmp	r3, #1
 8008042:	bf14      	ite	ne
 8008044:	2301      	movne	r3, #1
 8008046:	2300      	moveq	r3, #0
 8008048:	b2db      	uxtb	r3, r3
 800804a:	e008      	b.n	800805e <HAL_TIM_OC_Start+0x6a>
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008052:	b2db      	uxtb	r3, r3
 8008054:	2b01      	cmp	r3, #1
 8008056:	bf14      	ite	ne
 8008058:	2301      	movne	r3, #1
 800805a:	2300      	moveq	r3, #0
 800805c:	b2db      	uxtb	r3, r3
 800805e:	2b00      	cmp	r3, #0
 8008060:	d001      	beq.n	8008066 <HAL_TIM_OC_Start+0x72>
  {
    return HAL_ERROR;
 8008062:	2301      	movs	r3, #1
 8008064:	e07c      	b.n	8008160 <HAL_TIM_OC_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008066:	683b      	ldr	r3, [r7, #0]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d104      	bne.n	8008076 <HAL_TIM_OC_Start+0x82>
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2202      	movs	r2, #2
 8008070:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008074:	e013      	b.n	800809e <HAL_TIM_OC_Start+0xaa>
 8008076:	683b      	ldr	r3, [r7, #0]
 8008078:	2b04      	cmp	r3, #4
 800807a:	d104      	bne.n	8008086 <HAL_TIM_OC_Start+0x92>
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2202      	movs	r2, #2
 8008080:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008084:	e00b      	b.n	800809e <HAL_TIM_OC_Start+0xaa>
 8008086:	683b      	ldr	r3, [r7, #0]
 8008088:	2b08      	cmp	r3, #8
 800808a:	d104      	bne.n	8008096 <HAL_TIM_OC_Start+0xa2>
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2202      	movs	r2, #2
 8008090:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008094:	e003      	b.n	800809e <HAL_TIM_OC_Start+0xaa>
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2202      	movs	r2, #2
 800809a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	2201      	movs	r2, #1
 80080a4:	6839      	ldr	r1, [r7, #0]
 80080a6:	4618      	mov	r0, r3
 80080a8:	f000 ff2a 	bl	8008f00 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	4a2d      	ldr	r2, [pc, #180]	; (8008168 <HAL_TIM_OC_Start+0x174>)
 80080b2:	4293      	cmp	r3, r2
 80080b4:	d004      	beq.n	80080c0 <HAL_TIM_OC_Start+0xcc>
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	4a2c      	ldr	r2, [pc, #176]	; (800816c <HAL_TIM_OC_Start+0x178>)
 80080bc:	4293      	cmp	r3, r2
 80080be:	d101      	bne.n	80080c4 <HAL_TIM_OC_Start+0xd0>
 80080c0:	2301      	movs	r3, #1
 80080c2:	e000      	b.n	80080c6 <HAL_TIM_OC_Start+0xd2>
 80080c4:	2300      	movs	r3, #0
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d007      	beq.n	80080da <HAL_TIM_OC_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80080d8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	4a22      	ldr	r2, [pc, #136]	; (8008168 <HAL_TIM_OC_Start+0x174>)
 80080e0:	4293      	cmp	r3, r2
 80080e2:	d022      	beq.n	800812a <HAL_TIM_OC_Start+0x136>
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80080ec:	d01d      	beq.n	800812a <HAL_TIM_OC_Start+0x136>
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	4a1f      	ldr	r2, [pc, #124]	; (8008170 <HAL_TIM_OC_Start+0x17c>)
 80080f4:	4293      	cmp	r3, r2
 80080f6:	d018      	beq.n	800812a <HAL_TIM_OC_Start+0x136>
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	4a1d      	ldr	r2, [pc, #116]	; (8008174 <HAL_TIM_OC_Start+0x180>)
 80080fe:	4293      	cmp	r3, r2
 8008100:	d013      	beq.n	800812a <HAL_TIM_OC_Start+0x136>
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	4a1c      	ldr	r2, [pc, #112]	; (8008178 <HAL_TIM_OC_Start+0x184>)
 8008108:	4293      	cmp	r3, r2
 800810a:	d00e      	beq.n	800812a <HAL_TIM_OC_Start+0x136>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	4a16      	ldr	r2, [pc, #88]	; (800816c <HAL_TIM_OC_Start+0x178>)
 8008112:	4293      	cmp	r3, r2
 8008114:	d009      	beq.n	800812a <HAL_TIM_OC_Start+0x136>
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4a18      	ldr	r2, [pc, #96]	; (800817c <HAL_TIM_OC_Start+0x188>)
 800811c:	4293      	cmp	r3, r2
 800811e:	d004      	beq.n	800812a <HAL_TIM_OC_Start+0x136>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	4a16      	ldr	r2, [pc, #88]	; (8008180 <HAL_TIM_OC_Start+0x18c>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d111      	bne.n	800814e <HAL_TIM_OC_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	689b      	ldr	r3, [r3, #8]
 8008130:	f003 0307 	and.w	r3, r3, #7
 8008134:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	2b06      	cmp	r3, #6
 800813a:	d010      	beq.n	800815e <HAL_TIM_OC_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	681a      	ldr	r2, [r3, #0]
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	f042 0201 	orr.w	r2, r2, #1
 800814a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800814c:	e007      	b.n	800815e <HAL_TIM_OC_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	681a      	ldr	r2, [r3, #0]
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	f042 0201 	orr.w	r2, r2, #1
 800815c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800815e:	2300      	movs	r3, #0
}
 8008160:	4618      	mov	r0, r3
 8008162:	3710      	adds	r7, #16
 8008164:	46bd      	mov	sp, r7
 8008166:	bd80      	pop	{r7, pc}
 8008168:	40010000 	.word	0x40010000
 800816c:	40010400 	.word	0x40010400
 8008170:	40000400 	.word	0x40000400
 8008174:	40000800 	.word	0x40000800
 8008178:	40000c00 	.word	0x40000c00
 800817c:	40014000 	.word	0x40014000
 8008180:	40001800 	.word	0x40001800

08008184 <HAL_TIM_OC_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008184:	b580      	push	{r7, lr}
 8008186:	b082      	sub	sp, #8
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
 800818c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	2200      	movs	r2, #0
 8008194:	6839      	ldr	r1, [r7, #0]
 8008196:	4618      	mov	r0, r3
 8008198:	f000 feb2 	bl	8008f00 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	4a2e      	ldr	r2, [pc, #184]	; (800825c <HAL_TIM_OC_Stop+0xd8>)
 80081a2:	4293      	cmp	r3, r2
 80081a4:	d004      	beq.n	80081b0 <HAL_TIM_OC_Stop+0x2c>
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	4a2d      	ldr	r2, [pc, #180]	; (8008260 <HAL_TIM_OC_Stop+0xdc>)
 80081ac:	4293      	cmp	r3, r2
 80081ae:	d101      	bne.n	80081b4 <HAL_TIM_OC_Stop+0x30>
 80081b0:	2301      	movs	r3, #1
 80081b2:	e000      	b.n	80081b6 <HAL_TIM_OC_Stop+0x32>
 80081b4:	2300      	movs	r3, #0
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d017      	beq.n	80081ea <HAL_TIM_OC_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	6a1a      	ldr	r2, [r3, #32]
 80081c0:	f241 1311 	movw	r3, #4369	; 0x1111
 80081c4:	4013      	ands	r3, r2
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d10f      	bne.n	80081ea <HAL_TIM_OC_Stop+0x66>
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	6a1a      	ldr	r2, [r3, #32]
 80081d0:	f240 4344 	movw	r3, #1092	; 0x444
 80081d4:	4013      	ands	r3, r2
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d107      	bne.n	80081ea <HAL_TIM_OC_Stop+0x66>
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80081e8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	6a1a      	ldr	r2, [r3, #32]
 80081f0:	f241 1311 	movw	r3, #4369	; 0x1111
 80081f4:	4013      	ands	r3, r2
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d10f      	bne.n	800821a <HAL_TIM_OC_Stop+0x96>
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	6a1a      	ldr	r2, [r3, #32]
 8008200:	f240 4344 	movw	r3, #1092	; 0x444
 8008204:	4013      	ands	r3, r2
 8008206:	2b00      	cmp	r3, #0
 8008208:	d107      	bne.n	800821a <HAL_TIM_OC_Stop+0x96>
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	681a      	ldr	r2, [r3, #0]
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	f022 0201 	bic.w	r2, r2, #1
 8008218:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800821a:	683b      	ldr	r3, [r7, #0]
 800821c:	2b00      	cmp	r3, #0
 800821e:	d104      	bne.n	800822a <HAL_TIM_OC_Stop+0xa6>
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2201      	movs	r2, #1
 8008224:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008228:	e013      	b.n	8008252 <HAL_TIM_OC_Stop+0xce>
 800822a:	683b      	ldr	r3, [r7, #0]
 800822c:	2b04      	cmp	r3, #4
 800822e:	d104      	bne.n	800823a <HAL_TIM_OC_Stop+0xb6>
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2201      	movs	r2, #1
 8008234:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008238:	e00b      	b.n	8008252 <HAL_TIM_OC_Stop+0xce>
 800823a:	683b      	ldr	r3, [r7, #0]
 800823c:	2b08      	cmp	r3, #8
 800823e:	d104      	bne.n	800824a <HAL_TIM_OC_Stop+0xc6>
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2201      	movs	r2, #1
 8008244:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008248:	e003      	b.n	8008252 <HAL_TIM_OC_Stop+0xce>
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	2201      	movs	r2, #1
 800824e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8008252:	2300      	movs	r3, #0
}
 8008254:	4618      	mov	r0, r3
 8008256:	3708      	adds	r7, #8
 8008258:	46bd      	mov	sp, r7
 800825a:	bd80      	pop	{r7, pc}
 800825c:	40010000 	.word	0x40010000
 8008260:	40010400 	.word	0x40010400

08008264 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008264:	b580      	push	{r7, lr}
 8008266:	b082      	sub	sp, #8
 8008268:	af00      	add	r7, sp, #0
 800826a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2b00      	cmp	r3, #0
 8008270:	d101      	bne.n	8008276 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008272:	2301      	movs	r3, #1
 8008274:	e041      	b.n	80082fa <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800827c:	b2db      	uxtb	r3, r3
 800827e:	2b00      	cmp	r3, #0
 8008280:	d106      	bne.n	8008290 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	2200      	movs	r2, #0
 8008286:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800828a:	6878      	ldr	r0, [r7, #4]
 800828c:	f000 f839 	bl	8008302 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	2202      	movs	r2, #2
 8008294:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681a      	ldr	r2, [r3, #0]
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	3304      	adds	r3, #4
 80082a0:	4619      	mov	r1, r3
 80082a2:	4610      	mov	r0, r2
 80082a4:	f000 fb42 	bl	800892c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	2201      	movs	r2, #1
 80082ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	2201      	movs	r2, #1
 80082b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	2201      	movs	r2, #1
 80082bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2201      	movs	r2, #1
 80082c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	2201      	movs	r2, #1
 80082cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	2201      	movs	r2, #1
 80082d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2201      	movs	r2, #1
 80082dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2201      	movs	r2, #1
 80082e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2201      	movs	r2, #1
 80082ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	2201      	movs	r2, #1
 80082f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80082f8:	2300      	movs	r3, #0
}
 80082fa:	4618      	mov	r0, r3
 80082fc:	3708      	adds	r7, #8
 80082fe:	46bd      	mov	sp, r7
 8008300:	bd80      	pop	{r7, pc}

08008302 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008302:	b480      	push	{r7}
 8008304:	b083      	sub	sp, #12
 8008306:	af00      	add	r7, sp, #0
 8008308:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800830a:	bf00      	nop
 800830c:	370c      	adds	r7, #12
 800830e:	46bd      	mov	sp, r7
 8008310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008314:	4770      	bx	lr

08008316 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008316:	b580      	push	{r7, lr}
 8008318:	b082      	sub	sp, #8
 800831a:	af00      	add	r7, sp, #0
 800831c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	691b      	ldr	r3, [r3, #16]
 8008324:	f003 0302 	and.w	r3, r3, #2
 8008328:	2b02      	cmp	r3, #2
 800832a:	d122      	bne.n	8008372 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	68db      	ldr	r3, [r3, #12]
 8008332:	f003 0302 	and.w	r3, r3, #2
 8008336:	2b02      	cmp	r3, #2
 8008338:	d11b      	bne.n	8008372 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	f06f 0202 	mvn.w	r2, #2
 8008342:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	2201      	movs	r2, #1
 8008348:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	699b      	ldr	r3, [r3, #24]
 8008350:	f003 0303 	and.w	r3, r3, #3
 8008354:	2b00      	cmp	r3, #0
 8008356:	d003      	beq.n	8008360 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008358:	6878      	ldr	r0, [r7, #4]
 800835a:	f000 fac9 	bl	80088f0 <HAL_TIM_IC_CaptureCallback>
 800835e:	e005      	b.n	800836c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008360:	6878      	ldr	r0, [r7, #4]
 8008362:	f000 fabb 	bl	80088dc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008366:	6878      	ldr	r0, [r7, #4]
 8008368:	f000 facc 	bl	8008904 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	2200      	movs	r2, #0
 8008370:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	691b      	ldr	r3, [r3, #16]
 8008378:	f003 0304 	and.w	r3, r3, #4
 800837c:	2b04      	cmp	r3, #4
 800837e:	d122      	bne.n	80083c6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	68db      	ldr	r3, [r3, #12]
 8008386:	f003 0304 	and.w	r3, r3, #4
 800838a:	2b04      	cmp	r3, #4
 800838c:	d11b      	bne.n	80083c6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	f06f 0204 	mvn.w	r2, #4
 8008396:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2202      	movs	r2, #2
 800839c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	699b      	ldr	r3, [r3, #24]
 80083a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d003      	beq.n	80083b4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80083ac:	6878      	ldr	r0, [r7, #4]
 80083ae:	f000 fa9f 	bl	80088f0 <HAL_TIM_IC_CaptureCallback>
 80083b2:	e005      	b.n	80083c0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80083b4:	6878      	ldr	r0, [r7, #4]
 80083b6:	f000 fa91 	bl	80088dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80083ba:	6878      	ldr	r0, [r7, #4]
 80083bc:	f000 faa2 	bl	8008904 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	2200      	movs	r2, #0
 80083c4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	691b      	ldr	r3, [r3, #16]
 80083cc:	f003 0308 	and.w	r3, r3, #8
 80083d0:	2b08      	cmp	r3, #8
 80083d2:	d122      	bne.n	800841a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	68db      	ldr	r3, [r3, #12]
 80083da:	f003 0308 	and.w	r3, r3, #8
 80083de:	2b08      	cmp	r3, #8
 80083e0:	d11b      	bne.n	800841a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	f06f 0208 	mvn.w	r2, #8
 80083ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	2204      	movs	r2, #4
 80083f0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	69db      	ldr	r3, [r3, #28]
 80083f8:	f003 0303 	and.w	r3, r3, #3
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d003      	beq.n	8008408 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008400:	6878      	ldr	r0, [r7, #4]
 8008402:	f000 fa75 	bl	80088f0 <HAL_TIM_IC_CaptureCallback>
 8008406:	e005      	b.n	8008414 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008408:	6878      	ldr	r0, [r7, #4]
 800840a:	f000 fa67 	bl	80088dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800840e:	6878      	ldr	r0, [r7, #4]
 8008410:	f000 fa78 	bl	8008904 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2200      	movs	r2, #0
 8008418:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	691b      	ldr	r3, [r3, #16]
 8008420:	f003 0310 	and.w	r3, r3, #16
 8008424:	2b10      	cmp	r3, #16
 8008426:	d122      	bne.n	800846e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	68db      	ldr	r3, [r3, #12]
 800842e:	f003 0310 	and.w	r3, r3, #16
 8008432:	2b10      	cmp	r3, #16
 8008434:	d11b      	bne.n	800846e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f06f 0210 	mvn.w	r2, #16
 800843e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2208      	movs	r2, #8
 8008444:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	69db      	ldr	r3, [r3, #28]
 800844c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008450:	2b00      	cmp	r3, #0
 8008452:	d003      	beq.n	800845c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008454:	6878      	ldr	r0, [r7, #4]
 8008456:	f000 fa4b 	bl	80088f0 <HAL_TIM_IC_CaptureCallback>
 800845a:	e005      	b.n	8008468 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800845c:	6878      	ldr	r0, [r7, #4]
 800845e:	f000 fa3d 	bl	80088dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f000 fa4e 	bl	8008904 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2200      	movs	r2, #0
 800846c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	691b      	ldr	r3, [r3, #16]
 8008474:	f003 0301 	and.w	r3, r3, #1
 8008478:	2b01      	cmp	r3, #1
 800847a:	d10e      	bne.n	800849a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	68db      	ldr	r3, [r3, #12]
 8008482:	f003 0301 	and.w	r3, r3, #1
 8008486:	2b01      	cmp	r3, #1
 8008488:	d107      	bne.n	800849a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	f06f 0201 	mvn.w	r2, #1
 8008492:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008494:	6878      	ldr	r0, [r7, #4]
 8008496:	f7f9 fafb 	bl	8001a90 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	691b      	ldr	r3, [r3, #16]
 80084a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80084a4:	2b80      	cmp	r3, #128	; 0x80
 80084a6:	d10e      	bne.n	80084c6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	68db      	ldr	r3, [r3, #12]
 80084ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80084b2:	2b80      	cmp	r3, #128	; 0x80
 80084b4:	d107      	bne.n	80084c6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80084be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80084c0:	6878      	ldr	r0, [r7, #4]
 80084c2:	f000 fe1b 	bl	80090fc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	691b      	ldr	r3, [r3, #16]
 80084cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084d0:	2b40      	cmp	r3, #64	; 0x40
 80084d2:	d10e      	bne.n	80084f2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	68db      	ldr	r3, [r3, #12]
 80084da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084de:	2b40      	cmp	r3, #64	; 0x40
 80084e0:	d107      	bne.n	80084f2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80084ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80084ec:	6878      	ldr	r0, [r7, #4]
 80084ee:	f000 fa13 	bl	8008918 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	691b      	ldr	r3, [r3, #16]
 80084f8:	f003 0320 	and.w	r3, r3, #32
 80084fc:	2b20      	cmp	r3, #32
 80084fe:	d10e      	bne.n	800851e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	68db      	ldr	r3, [r3, #12]
 8008506:	f003 0320 	and.w	r3, r3, #32
 800850a:	2b20      	cmp	r3, #32
 800850c:	d107      	bne.n	800851e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	f06f 0220 	mvn.w	r2, #32
 8008516:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008518:	6878      	ldr	r0, [r7, #4]
 800851a:	f000 fde5 	bl	80090e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800851e:	bf00      	nop
 8008520:	3708      	adds	r7, #8
 8008522:	46bd      	mov	sp, r7
 8008524:	bd80      	pop	{r7, pc}
	...

08008528 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8008528:	b580      	push	{r7, lr}
 800852a:	b084      	sub	sp, #16
 800852c:	af00      	add	r7, sp, #0
 800852e:	60f8      	str	r0, [r7, #12]
 8008530:	60b9      	str	r1, [r7, #8]
 8008532:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800853a:	2b01      	cmp	r3, #1
 800853c:	d101      	bne.n	8008542 <HAL_TIM_OC_ConfigChannel+0x1a>
 800853e:	2302      	movs	r3, #2
 8008540:	e046      	b.n	80085d0 <HAL_TIM_OC_ConfigChannel+0xa8>
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	2201      	movs	r2, #1
 8008546:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	2b0c      	cmp	r3, #12
 800854e:	d839      	bhi.n	80085c4 <HAL_TIM_OC_ConfigChannel+0x9c>
 8008550:	a201      	add	r2, pc, #4	; (adr r2, 8008558 <HAL_TIM_OC_ConfigChannel+0x30>)
 8008552:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008556:	bf00      	nop
 8008558:	0800858d 	.word	0x0800858d
 800855c:	080085c5 	.word	0x080085c5
 8008560:	080085c5 	.word	0x080085c5
 8008564:	080085c5 	.word	0x080085c5
 8008568:	0800859b 	.word	0x0800859b
 800856c:	080085c5 	.word	0x080085c5
 8008570:	080085c5 	.word	0x080085c5
 8008574:	080085c5 	.word	0x080085c5
 8008578:	080085a9 	.word	0x080085a9
 800857c:	080085c5 	.word	0x080085c5
 8008580:	080085c5 	.word	0x080085c5
 8008584:	080085c5 	.word	0x080085c5
 8008588:	080085b7 	.word	0x080085b7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	68b9      	ldr	r1, [r7, #8]
 8008592:	4618      	mov	r0, r3
 8008594:	f000 fa6a 	bl	8008a6c <TIM_OC1_SetConfig>
      break;
 8008598:	e015      	b.n	80085c6 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	68b9      	ldr	r1, [r7, #8]
 80085a0:	4618      	mov	r0, r3
 80085a2:	f000 fad3 	bl	8008b4c <TIM_OC2_SetConfig>
      break;
 80085a6:	e00e      	b.n	80085c6 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	68b9      	ldr	r1, [r7, #8]
 80085ae:	4618      	mov	r0, r3
 80085b0:	f000 fb42 	bl	8008c38 <TIM_OC3_SetConfig>
      break;
 80085b4:	e007      	b.n	80085c6 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	68b9      	ldr	r1, [r7, #8]
 80085bc:	4618      	mov	r0, r3
 80085be:	f000 fbaf 	bl	8008d20 <TIM_OC4_SetConfig>
      break;
 80085c2:	e000      	b.n	80085c6 <HAL_TIM_OC_ConfigChannel+0x9e>
    }

    default:
      break;
 80085c4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	2200      	movs	r2, #0
 80085ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80085ce:	2300      	movs	r3, #0
}
 80085d0:	4618      	mov	r0, r3
 80085d2:	3710      	adds	r7, #16
 80085d4:	46bd      	mov	sp, r7
 80085d6:	bd80      	pop	{r7, pc}

080085d8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b084      	sub	sp, #16
 80085dc:	af00      	add	r7, sp, #0
 80085de:	60f8      	str	r0, [r7, #12]
 80085e0:	60b9      	str	r1, [r7, #8]
 80085e2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80085ea:	2b01      	cmp	r3, #1
 80085ec:	d101      	bne.n	80085f2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80085ee:	2302      	movs	r3, #2
 80085f0:	e0ac      	b.n	800874c <HAL_TIM_PWM_ConfigChannel+0x174>
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	2201      	movs	r2, #1
 80085f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	2b0c      	cmp	r3, #12
 80085fe:	f200 809f 	bhi.w	8008740 <HAL_TIM_PWM_ConfigChannel+0x168>
 8008602:	a201      	add	r2, pc, #4	; (adr r2, 8008608 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8008604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008608:	0800863d 	.word	0x0800863d
 800860c:	08008741 	.word	0x08008741
 8008610:	08008741 	.word	0x08008741
 8008614:	08008741 	.word	0x08008741
 8008618:	0800867d 	.word	0x0800867d
 800861c:	08008741 	.word	0x08008741
 8008620:	08008741 	.word	0x08008741
 8008624:	08008741 	.word	0x08008741
 8008628:	080086bf 	.word	0x080086bf
 800862c:	08008741 	.word	0x08008741
 8008630:	08008741 	.word	0x08008741
 8008634:	08008741 	.word	0x08008741
 8008638:	080086ff 	.word	0x080086ff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	68b9      	ldr	r1, [r7, #8]
 8008642:	4618      	mov	r0, r3
 8008644:	f000 fa12 	bl	8008a6c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	699a      	ldr	r2, [r3, #24]
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	f042 0208 	orr.w	r2, r2, #8
 8008656:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	699a      	ldr	r2, [r3, #24]
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	f022 0204 	bic.w	r2, r2, #4
 8008666:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	6999      	ldr	r1, [r3, #24]
 800866e:	68bb      	ldr	r3, [r7, #8]
 8008670:	691a      	ldr	r2, [r3, #16]
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	430a      	orrs	r2, r1
 8008678:	619a      	str	r2, [r3, #24]
      break;
 800867a:	e062      	b.n	8008742 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	68b9      	ldr	r1, [r7, #8]
 8008682:	4618      	mov	r0, r3
 8008684:	f000 fa62 	bl	8008b4c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	699a      	ldr	r2, [r3, #24]
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008696:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	699a      	ldr	r2, [r3, #24]
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80086a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	6999      	ldr	r1, [r3, #24]
 80086ae:	68bb      	ldr	r3, [r7, #8]
 80086b0:	691b      	ldr	r3, [r3, #16]
 80086b2:	021a      	lsls	r2, r3, #8
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	430a      	orrs	r2, r1
 80086ba:	619a      	str	r2, [r3, #24]
      break;
 80086bc:	e041      	b.n	8008742 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	68b9      	ldr	r1, [r7, #8]
 80086c4:	4618      	mov	r0, r3
 80086c6:	f000 fab7 	bl	8008c38 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	69da      	ldr	r2, [r3, #28]
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f042 0208 	orr.w	r2, r2, #8
 80086d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	69da      	ldr	r2, [r3, #28]
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	f022 0204 	bic.w	r2, r2, #4
 80086e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	69d9      	ldr	r1, [r3, #28]
 80086f0:	68bb      	ldr	r3, [r7, #8]
 80086f2:	691a      	ldr	r2, [r3, #16]
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	430a      	orrs	r2, r1
 80086fa:	61da      	str	r2, [r3, #28]
      break;
 80086fc:	e021      	b.n	8008742 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	68b9      	ldr	r1, [r7, #8]
 8008704:	4618      	mov	r0, r3
 8008706:	f000 fb0b 	bl	8008d20 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	69da      	ldr	r2, [r3, #28]
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008718:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	69da      	ldr	r2, [r3, #28]
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008728:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	69d9      	ldr	r1, [r3, #28]
 8008730:	68bb      	ldr	r3, [r7, #8]
 8008732:	691b      	ldr	r3, [r3, #16]
 8008734:	021a      	lsls	r2, r3, #8
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	430a      	orrs	r2, r1
 800873c:	61da      	str	r2, [r3, #28]
      break;
 800873e:	e000      	b.n	8008742 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8008740:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	2200      	movs	r2, #0
 8008746:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800874a:	2300      	movs	r3, #0
}
 800874c:	4618      	mov	r0, r3
 800874e:	3710      	adds	r7, #16
 8008750:	46bd      	mov	sp, r7
 8008752:	bd80      	pop	{r7, pc}

08008754 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008754:	b580      	push	{r7, lr}
 8008756:	b084      	sub	sp, #16
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]
 800875c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008764:	2b01      	cmp	r3, #1
 8008766:	d101      	bne.n	800876c <HAL_TIM_ConfigClockSource+0x18>
 8008768:	2302      	movs	r3, #2
 800876a:	e0b3      	b.n	80088d4 <HAL_TIM_ConfigClockSource+0x180>
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2201      	movs	r2, #1
 8008770:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2202      	movs	r2, #2
 8008778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	689b      	ldr	r3, [r3, #8]
 8008782:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800878a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008792:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	68fa      	ldr	r2, [r7, #12]
 800879a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80087a4:	d03e      	beq.n	8008824 <HAL_TIM_ConfigClockSource+0xd0>
 80087a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80087aa:	f200 8087 	bhi.w	80088bc <HAL_TIM_ConfigClockSource+0x168>
 80087ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80087b2:	f000 8085 	beq.w	80088c0 <HAL_TIM_ConfigClockSource+0x16c>
 80087b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80087ba:	d87f      	bhi.n	80088bc <HAL_TIM_ConfigClockSource+0x168>
 80087bc:	2b70      	cmp	r3, #112	; 0x70
 80087be:	d01a      	beq.n	80087f6 <HAL_TIM_ConfigClockSource+0xa2>
 80087c0:	2b70      	cmp	r3, #112	; 0x70
 80087c2:	d87b      	bhi.n	80088bc <HAL_TIM_ConfigClockSource+0x168>
 80087c4:	2b60      	cmp	r3, #96	; 0x60
 80087c6:	d050      	beq.n	800886a <HAL_TIM_ConfigClockSource+0x116>
 80087c8:	2b60      	cmp	r3, #96	; 0x60
 80087ca:	d877      	bhi.n	80088bc <HAL_TIM_ConfigClockSource+0x168>
 80087cc:	2b50      	cmp	r3, #80	; 0x50
 80087ce:	d03c      	beq.n	800884a <HAL_TIM_ConfigClockSource+0xf6>
 80087d0:	2b50      	cmp	r3, #80	; 0x50
 80087d2:	d873      	bhi.n	80088bc <HAL_TIM_ConfigClockSource+0x168>
 80087d4:	2b40      	cmp	r3, #64	; 0x40
 80087d6:	d058      	beq.n	800888a <HAL_TIM_ConfigClockSource+0x136>
 80087d8:	2b40      	cmp	r3, #64	; 0x40
 80087da:	d86f      	bhi.n	80088bc <HAL_TIM_ConfigClockSource+0x168>
 80087dc:	2b30      	cmp	r3, #48	; 0x30
 80087de:	d064      	beq.n	80088aa <HAL_TIM_ConfigClockSource+0x156>
 80087e0:	2b30      	cmp	r3, #48	; 0x30
 80087e2:	d86b      	bhi.n	80088bc <HAL_TIM_ConfigClockSource+0x168>
 80087e4:	2b20      	cmp	r3, #32
 80087e6:	d060      	beq.n	80088aa <HAL_TIM_ConfigClockSource+0x156>
 80087e8:	2b20      	cmp	r3, #32
 80087ea:	d867      	bhi.n	80088bc <HAL_TIM_ConfigClockSource+0x168>
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d05c      	beq.n	80088aa <HAL_TIM_ConfigClockSource+0x156>
 80087f0:	2b10      	cmp	r3, #16
 80087f2:	d05a      	beq.n	80088aa <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80087f4:	e062      	b.n	80088bc <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	6818      	ldr	r0, [r3, #0]
 80087fa:	683b      	ldr	r3, [r7, #0]
 80087fc:	6899      	ldr	r1, [r3, #8]
 80087fe:	683b      	ldr	r3, [r7, #0]
 8008800:	685a      	ldr	r2, [r3, #4]
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	68db      	ldr	r3, [r3, #12]
 8008806:	f000 fb5b 	bl	8008ec0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	689b      	ldr	r3, [r3, #8]
 8008810:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008818:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	68fa      	ldr	r2, [r7, #12]
 8008820:	609a      	str	r2, [r3, #8]
      break;
 8008822:	e04e      	b.n	80088c2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	6818      	ldr	r0, [r3, #0]
 8008828:	683b      	ldr	r3, [r7, #0]
 800882a:	6899      	ldr	r1, [r3, #8]
 800882c:	683b      	ldr	r3, [r7, #0]
 800882e:	685a      	ldr	r2, [r3, #4]
 8008830:	683b      	ldr	r3, [r7, #0]
 8008832:	68db      	ldr	r3, [r3, #12]
 8008834:	f000 fb44 	bl	8008ec0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	689a      	ldr	r2, [r3, #8]
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008846:	609a      	str	r2, [r3, #8]
      break;
 8008848:	e03b      	b.n	80088c2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	6818      	ldr	r0, [r3, #0]
 800884e:	683b      	ldr	r3, [r7, #0]
 8008850:	6859      	ldr	r1, [r3, #4]
 8008852:	683b      	ldr	r3, [r7, #0]
 8008854:	68db      	ldr	r3, [r3, #12]
 8008856:	461a      	mov	r2, r3
 8008858:	f000 fab8 	bl	8008dcc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	2150      	movs	r1, #80	; 0x50
 8008862:	4618      	mov	r0, r3
 8008864:	f000 fb11 	bl	8008e8a <TIM_ITRx_SetConfig>
      break;
 8008868:	e02b      	b.n	80088c2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	6818      	ldr	r0, [r3, #0]
 800886e:	683b      	ldr	r3, [r7, #0]
 8008870:	6859      	ldr	r1, [r3, #4]
 8008872:	683b      	ldr	r3, [r7, #0]
 8008874:	68db      	ldr	r3, [r3, #12]
 8008876:	461a      	mov	r2, r3
 8008878:	f000 fad7 	bl	8008e2a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	2160      	movs	r1, #96	; 0x60
 8008882:	4618      	mov	r0, r3
 8008884:	f000 fb01 	bl	8008e8a <TIM_ITRx_SetConfig>
      break;
 8008888:	e01b      	b.n	80088c2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	6818      	ldr	r0, [r3, #0]
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	6859      	ldr	r1, [r3, #4]
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	68db      	ldr	r3, [r3, #12]
 8008896:	461a      	mov	r2, r3
 8008898:	f000 fa98 	bl	8008dcc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	2140      	movs	r1, #64	; 0x40
 80088a2:	4618      	mov	r0, r3
 80088a4:	f000 faf1 	bl	8008e8a <TIM_ITRx_SetConfig>
      break;
 80088a8:	e00b      	b.n	80088c2 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681a      	ldr	r2, [r3, #0]
 80088ae:	683b      	ldr	r3, [r7, #0]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	4619      	mov	r1, r3
 80088b4:	4610      	mov	r0, r2
 80088b6:	f000 fae8 	bl	8008e8a <TIM_ITRx_SetConfig>
        break;
 80088ba:	e002      	b.n	80088c2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80088bc:	bf00      	nop
 80088be:	e000      	b.n	80088c2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80088c0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	2201      	movs	r2, #1
 80088c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	2200      	movs	r2, #0
 80088ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80088d2:	2300      	movs	r3, #0
}
 80088d4:	4618      	mov	r0, r3
 80088d6:	3710      	adds	r7, #16
 80088d8:	46bd      	mov	sp, r7
 80088da:	bd80      	pop	{r7, pc}

080088dc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80088dc:	b480      	push	{r7}
 80088de:	b083      	sub	sp, #12
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80088e4:	bf00      	nop
 80088e6:	370c      	adds	r7, #12
 80088e8:	46bd      	mov	sp, r7
 80088ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ee:	4770      	bx	lr

080088f0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80088f0:	b480      	push	{r7}
 80088f2:	b083      	sub	sp, #12
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80088f8:	bf00      	nop
 80088fa:	370c      	adds	r7, #12
 80088fc:	46bd      	mov	sp, r7
 80088fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008902:	4770      	bx	lr

08008904 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008904:	b480      	push	{r7}
 8008906:	b083      	sub	sp, #12
 8008908:	af00      	add	r7, sp, #0
 800890a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800890c:	bf00      	nop
 800890e:	370c      	adds	r7, #12
 8008910:	46bd      	mov	sp, r7
 8008912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008916:	4770      	bx	lr

08008918 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008918:	b480      	push	{r7}
 800891a:	b083      	sub	sp, #12
 800891c:	af00      	add	r7, sp, #0
 800891e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008920:	bf00      	nop
 8008922:	370c      	adds	r7, #12
 8008924:	46bd      	mov	sp, r7
 8008926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892a:	4770      	bx	lr

0800892c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800892c:	b480      	push	{r7}
 800892e:	b085      	sub	sp, #20
 8008930:	af00      	add	r7, sp, #0
 8008932:	6078      	str	r0, [r7, #4]
 8008934:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	4a40      	ldr	r2, [pc, #256]	; (8008a40 <TIM_Base_SetConfig+0x114>)
 8008940:	4293      	cmp	r3, r2
 8008942:	d013      	beq.n	800896c <TIM_Base_SetConfig+0x40>
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800894a:	d00f      	beq.n	800896c <TIM_Base_SetConfig+0x40>
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	4a3d      	ldr	r2, [pc, #244]	; (8008a44 <TIM_Base_SetConfig+0x118>)
 8008950:	4293      	cmp	r3, r2
 8008952:	d00b      	beq.n	800896c <TIM_Base_SetConfig+0x40>
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	4a3c      	ldr	r2, [pc, #240]	; (8008a48 <TIM_Base_SetConfig+0x11c>)
 8008958:	4293      	cmp	r3, r2
 800895a:	d007      	beq.n	800896c <TIM_Base_SetConfig+0x40>
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	4a3b      	ldr	r2, [pc, #236]	; (8008a4c <TIM_Base_SetConfig+0x120>)
 8008960:	4293      	cmp	r3, r2
 8008962:	d003      	beq.n	800896c <TIM_Base_SetConfig+0x40>
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	4a3a      	ldr	r2, [pc, #232]	; (8008a50 <TIM_Base_SetConfig+0x124>)
 8008968:	4293      	cmp	r3, r2
 800896a:	d108      	bne.n	800897e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008972:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	685b      	ldr	r3, [r3, #4]
 8008978:	68fa      	ldr	r2, [r7, #12]
 800897a:	4313      	orrs	r3, r2
 800897c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	4a2f      	ldr	r2, [pc, #188]	; (8008a40 <TIM_Base_SetConfig+0x114>)
 8008982:	4293      	cmp	r3, r2
 8008984:	d02b      	beq.n	80089de <TIM_Base_SetConfig+0xb2>
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800898c:	d027      	beq.n	80089de <TIM_Base_SetConfig+0xb2>
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	4a2c      	ldr	r2, [pc, #176]	; (8008a44 <TIM_Base_SetConfig+0x118>)
 8008992:	4293      	cmp	r3, r2
 8008994:	d023      	beq.n	80089de <TIM_Base_SetConfig+0xb2>
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	4a2b      	ldr	r2, [pc, #172]	; (8008a48 <TIM_Base_SetConfig+0x11c>)
 800899a:	4293      	cmp	r3, r2
 800899c:	d01f      	beq.n	80089de <TIM_Base_SetConfig+0xb2>
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	4a2a      	ldr	r2, [pc, #168]	; (8008a4c <TIM_Base_SetConfig+0x120>)
 80089a2:	4293      	cmp	r3, r2
 80089a4:	d01b      	beq.n	80089de <TIM_Base_SetConfig+0xb2>
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	4a29      	ldr	r2, [pc, #164]	; (8008a50 <TIM_Base_SetConfig+0x124>)
 80089aa:	4293      	cmp	r3, r2
 80089ac:	d017      	beq.n	80089de <TIM_Base_SetConfig+0xb2>
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	4a28      	ldr	r2, [pc, #160]	; (8008a54 <TIM_Base_SetConfig+0x128>)
 80089b2:	4293      	cmp	r3, r2
 80089b4:	d013      	beq.n	80089de <TIM_Base_SetConfig+0xb2>
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	4a27      	ldr	r2, [pc, #156]	; (8008a58 <TIM_Base_SetConfig+0x12c>)
 80089ba:	4293      	cmp	r3, r2
 80089bc:	d00f      	beq.n	80089de <TIM_Base_SetConfig+0xb2>
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	4a26      	ldr	r2, [pc, #152]	; (8008a5c <TIM_Base_SetConfig+0x130>)
 80089c2:	4293      	cmp	r3, r2
 80089c4:	d00b      	beq.n	80089de <TIM_Base_SetConfig+0xb2>
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	4a25      	ldr	r2, [pc, #148]	; (8008a60 <TIM_Base_SetConfig+0x134>)
 80089ca:	4293      	cmp	r3, r2
 80089cc:	d007      	beq.n	80089de <TIM_Base_SetConfig+0xb2>
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	4a24      	ldr	r2, [pc, #144]	; (8008a64 <TIM_Base_SetConfig+0x138>)
 80089d2:	4293      	cmp	r3, r2
 80089d4:	d003      	beq.n	80089de <TIM_Base_SetConfig+0xb2>
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	4a23      	ldr	r2, [pc, #140]	; (8008a68 <TIM_Base_SetConfig+0x13c>)
 80089da:	4293      	cmp	r3, r2
 80089dc:	d108      	bne.n	80089f0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80089e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80089e6:	683b      	ldr	r3, [r7, #0]
 80089e8:	68db      	ldr	r3, [r3, #12]
 80089ea:	68fa      	ldr	r2, [r7, #12]
 80089ec:	4313      	orrs	r3, r2
 80089ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80089f6:	683b      	ldr	r3, [r7, #0]
 80089f8:	695b      	ldr	r3, [r3, #20]
 80089fa:	4313      	orrs	r3, r2
 80089fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	68fa      	ldr	r2, [r7, #12]
 8008a02:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	689a      	ldr	r2, [r3, #8]
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008a0c:	683b      	ldr	r3, [r7, #0]
 8008a0e:	681a      	ldr	r2, [r3, #0]
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	4a0a      	ldr	r2, [pc, #40]	; (8008a40 <TIM_Base_SetConfig+0x114>)
 8008a18:	4293      	cmp	r3, r2
 8008a1a:	d003      	beq.n	8008a24 <TIM_Base_SetConfig+0xf8>
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	4a0c      	ldr	r2, [pc, #48]	; (8008a50 <TIM_Base_SetConfig+0x124>)
 8008a20:	4293      	cmp	r3, r2
 8008a22:	d103      	bne.n	8008a2c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008a24:	683b      	ldr	r3, [r7, #0]
 8008a26:	691a      	ldr	r2, [r3, #16]
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	2201      	movs	r2, #1
 8008a30:	615a      	str	r2, [r3, #20]
}
 8008a32:	bf00      	nop
 8008a34:	3714      	adds	r7, #20
 8008a36:	46bd      	mov	sp, r7
 8008a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3c:	4770      	bx	lr
 8008a3e:	bf00      	nop
 8008a40:	40010000 	.word	0x40010000
 8008a44:	40000400 	.word	0x40000400
 8008a48:	40000800 	.word	0x40000800
 8008a4c:	40000c00 	.word	0x40000c00
 8008a50:	40010400 	.word	0x40010400
 8008a54:	40014000 	.word	0x40014000
 8008a58:	40014400 	.word	0x40014400
 8008a5c:	40014800 	.word	0x40014800
 8008a60:	40001800 	.word	0x40001800
 8008a64:	40001c00 	.word	0x40001c00
 8008a68:	40002000 	.word	0x40002000

08008a6c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008a6c:	b480      	push	{r7}
 8008a6e:	b087      	sub	sp, #28
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
 8008a74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	6a1b      	ldr	r3, [r3, #32]
 8008a7a:	f023 0201 	bic.w	r2, r3, #1
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	6a1b      	ldr	r3, [r3, #32]
 8008a86:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	685b      	ldr	r3, [r3, #4]
 8008a8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	699b      	ldr	r3, [r3, #24]
 8008a92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	f023 0303 	bic.w	r3, r3, #3
 8008aa2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008aa4:	683b      	ldr	r3, [r7, #0]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	68fa      	ldr	r2, [r7, #12]
 8008aaa:	4313      	orrs	r3, r2
 8008aac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008aae:	697b      	ldr	r3, [r7, #20]
 8008ab0:	f023 0302 	bic.w	r3, r3, #2
 8008ab4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	689b      	ldr	r3, [r3, #8]
 8008aba:	697a      	ldr	r2, [r7, #20]
 8008abc:	4313      	orrs	r3, r2
 8008abe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	4a20      	ldr	r2, [pc, #128]	; (8008b44 <TIM_OC1_SetConfig+0xd8>)
 8008ac4:	4293      	cmp	r3, r2
 8008ac6:	d003      	beq.n	8008ad0 <TIM_OC1_SetConfig+0x64>
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	4a1f      	ldr	r2, [pc, #124]	; (8008b48 <TIM_OC1_SetConfig+0xdc>)
 8008acc:	4293      	cmp	r3, r2
 8008ace:	d10c      	bne.n	8008aea <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008ad0:	697b      	ldr	r3, [r7, #20]
 8008ad2:	f023 0308 	bic.w	r3, r3, #8
 8008ad6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008ad8:	683b      	ldr	r3, [r7, #0]
 8008ada:	68db      	ldr	r3, [r3, #12]
 8008adc:	697a      	ldr	r2, [r7, #20]
 8008ade:	4313      	orrs	r3, r2
 8008ae0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008ae2:	697b      	ldr	r3, [r7, #20]
 8008ae4:	f023 0304 	bic.w	r3, r3, #4
 8008ae8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	4a15      	ldr	r2, [pc, #84]	; (8008b44 <TIM_OC1_SetConfig+0xd8>)
 8008aee:	4293      	cmp	r3, r2
 8008af0:	d003      	beq.n	8008afa <TIM_OC1_SetConfig+0x8e>
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	4a14      	ldr	r2, [pc, #80]	; (8008b48 <TIM_OC1_SetConfig+0xdc>)
 8008af6:	4293      	cmp	r3, r2
 8008af8:	d111      	bne.n	8008b1e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008afa:	693b      	ldr	r3, [r7, #16]
 8008afc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008b00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008b02:	693b      	ldr	r3, [r7, #16]
 8008b04:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008b08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	695b      	ldr	r3, [r3, #20]
 8008b0e:	693a      	ldr	r2, [r7, #16]
 8008b10:	4313      	orrs	r3, r2
 8008b12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008b14:	683b      	ldr	r3, [r7, #0]
 8008b16:	699b      	ldr	r3, [r3, #24]
 8008b18:	693a      	ldr	r2, [r7, #16]
 8008b1a:	4313      	orrs	r3, r2
 8008b1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	693a      	ldr	r2, [r7, #16]
 8008b22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	68fa      	ldr	r2, [r7, #12]
 8008b28:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008b2a:	683b      	ldr	r3, [r7, #0]
 8008b2c:	685a      	ldr	r2, [r3, #4]
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	697a      	ldr	r2, [r7, #20]
 8008b36:	621a      	str	r2, [r3, #32]
}
 8008b38:	bf00      	nop
 8008b3a:	371c      	adds	r7, #28
 8008b3c:	46bd      	mov	sp, r7
 8008b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b42:	4770      	bx	lr
 8008b44:	40010000 	.word	0x40010000
 8008b48:	40010400 	.word	0x40010400

08008b4c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008b4c:	b480      	push	{r7}
 8008b4e:	b087      	sub	sp, #28
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
 8008b54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	6a1b      	ldr	r3, [r3, #32]
 8008b5a:	f023 0210 	bic.w	r2, r3, #16
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	6a1b      	ldr	r3, [r3, #32]
 8008b66:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	685b      	ldr	r3, [r3, #4]
 8008b6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	699b      	ldr	r3, [r3, #24]
 8008b72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008b7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008b84:	683b      	ldr	r3, [r7, #0]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	021b      	lsls	r3, r3, #8
 8008b8a:	68fa      	ldr	r2, [r7, #12]
 8008b8c:	4313      	orrs	r3, r2
 8008b8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008b90:	697b      	ldr	r3, [r7, #20]
 8008b92:	f023 0320 	bic.w	r3, r3, #32
 8008b96:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008b98:	683b      	ldr	r3, [r7, #0]
 8008b9a:	689b      	ldr	r3, [r3, #8]
 8008b9c:	011b      	lsls	r3, r3, #4
 8008b9e:	697a      	ldr	r2, [r7, #20]
 8008ba0:	4313      	orrs	r3, r2
 8008ba2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	4a22      	ldr	r2, [pc, #136]	; (8008c30 <TIM_OC2_SetConfig+0xe4>)
 8008ba8:	4293      	cmp	r3, r2
 8008baa:	d003      	beq.n	8008bb4 <TIM_OC2_SetConfig+0x68>
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	4a21      	ldr	r2, [pc, #132]	; (8008c34 <TIM_OC2_SetConfig+0xe8>)
 8008bb0:	4293      	cmp	r3, r2
 8008bb2:	d10d      	bne.n	8008bd0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008bb4:	697b      	ldr	r3, [r7, #20]
 8008bb6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008bba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008bbc:	683b      	ldr	r3, [r7, #0]
 8008bbe:	68db      	ldr	r3, [r3, #12]
 8008bc0:	011b      	lsls	r3, r3, #4
 8008bc2:	697a      	ldr	r2, [r7, #20]
 8008bc4:	4313      	orrs	r3, r2
 8008bc6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008bc8:	697b      	ldr	r3, [r7, #20]
 8008bca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008bce:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	4a17      	ldr	r2, [pc, #92]	; (8008c30 <TIM_OC2_SetConfig+0xe4>)
 8008bd4:	4293      	cmp	r3, r2
 8008bd6:	d003      	beq.n	8008be0 <TIM_OC2_SetConfig+0x94>
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	4a16      	ldr	r2, [pc, #88]	; (8008c34 <TIM_OC2_SetConfig+0xe8>)
 8008bdc:	4293      	cmp	r3, r2
 8008bde:	d113      	bne.n	8008c08 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008be0:	693b      	ldr	r3, [r7, #16]
 8008be2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008be6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008be8:	693b      	ldr	r3, [r7, #16]
 8008bea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008bee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008bf0:	683b      	ldr	r3, [r7, #0]
 8008bf2:	695b      	ldr	r3, [r3, #20]
 8008bf4:	009b      	lsls	r3, r3, #2
 8008bf6:	693a      	ldr	r2, [r7, #16]
 8008bf8:	4313      	orrs	r3, r2
 8008bfa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008bfc:	683b      	ldr	r3, [r7, #0]
 8008bfe:	699b      	ldr	r3, [r3, #24]
 8008c00:	009b      	lsls	r3, r3, #2
 8008c02:	693a      	ldr	r2, [r7, #16]
 8008c04:	4313      	orrs	r3, r2
 8008c06:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	693a      	ldr	r2, [r7, #16]
 8008c0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	68fa      	ldr	r2, [r7, #12]
 8008c12:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	685a      	ldr	r2, [r3, #4]
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	697a      	ldr	r2, [r7, #20]
 8008c20:	621a      	str	r2, [r3, #32]
}
 8008c22:	bf00      	nop
 8008c24:	371c      	adds	r7, #28
 8008c26:	46bd      	mov	sp, r7
 8008c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2c:	4770      	bx	lr
 8008c2e:	bf00      	nop
 8008c30:	40010000 	.word	0x40010000
 8008c34:	40010400 	.word	0x40010400

08008c38 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008c38:	b480      	push	{r7}
 8008c3a:	b087      	sub	sp, #28
 8008c3c:	af00      	add	r7, sp, #0
 8008c3e:	6078      	str	r0, [r7, #4]
 8008c40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	6a1b      	ldr	r3, [r3, #32]
 8008c46:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	6a1b      	ldr	r3, [r3, #32]
 8008c52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	685b      	ldr	r3, [r3, #4]
 8008c58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	69db      	ldr	r3, [r3, #28]
 8008c5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	f023 0303 	bic.w	r3, r3, #3
 8008c6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	68fa      	ldr	r2, [r7, #12]
 8008c76:	4313      	orrs	r3, r2
 8008c78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008c7a:	697b      	ldr	r3, [r7, #20]
 8008c7c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008c80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008c82:	683b      	ldr	r3, [r7, #0]
 8008c84:	689b      	ldr	r3, [r3, #8]
 8008c86:	021b      	lsls	r3, r3, #8
 8008c88:	697a      	ldr	r2, [r7, #20]
 8008c8a:	4313      	orrs	r3, r2
 8008c8c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	4a21      	ldr	r2, [pc, #132]	; (8008d18 <TIM_OC3_SetConfig+0xe0>)
 8008c92:	4293      	cmp	r3, r2
 8008c94:	d003      	beq.n	8008c9e <TIM_OC3_SetConfig+0x66>
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	4a20      	ldr	r2, [pc, #128]	; (8008d1c <TIM_OC3_SetConfig+0xe4>)
 8008c9a:	4293      	cmp	r3, r2
 8008c9c:	d10d      	bne.n	8008cba <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008c9e:	697b      	ldr	r3, [r7, #20]
 8008ca0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008ca4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008ca6:	683b      	ldr	r3, [r7, #0]
 8008ca8:	68db      	ldr	r3, [r3, #12]
 8008caa:	021b      	lsls	r3, r3, #8
 8008cac:	697a      	ldr	r2, [r7, #20]
 8008cae:	4313      	orrs	r3, r2
 8008cb0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008cb2:	697b      	ldr	r3, [r7, #20]
 8008cb4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008cb8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	4a16      	ldr	r2, [pc, #88]	; (8008d18 <TIM_OC3_SetConfig+0xe0>)
 8008cbe:	4293      	cmp	r3, r2
 8008cc0:	d003      	beq.n	8008cca <TIM_OC3_SetConfig+0x92>
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	4a15      	ldr	r2, [pc, #84]	; (8008d1c <TIM_OC3_SetConfig+0xe4>)
 8008cc6:	4293      	cmp	r3, r2
 8008cc8:	d113      	bne.n	8008cf2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008cca:	693b      	ldr	r3, [r7, #16]
 8008ccc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008cd0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008cd2:	693b      	ldr	r3, [r7, #16]
 8008cd4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008cd8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008cda:	683b      	ldr	r3, [r7, #0]
 8008cdc:	695b      	ldr	r3, [r3, #20]
 8008cde:	011b      	lsls	r3, r3, #4
 8008ce0:	693a      	ldr	r2, [r7, #16]
 8008ce2:	4313      	orrs	r3, r2
 8008ce4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	699b      	ldr	r3, [r3, #24]
 8008cea:	011b      	lsls	r3, r3, #4
 8008cec:	693a      	ldr	r2, [r7, #16]
 8008cee:	4313      	orrs	r3, r2
 8008cf0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	693a      	ldr	r2, [r7, #16]
 8008cf6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	68fa      	ldr	r2, [r7, #12]
 8008cfc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008cfe:	683b      	ldr	r3, [r7, #0]
 8008d00:	685a      	ldr	r2, [r3, #4]
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	697a      	ldr	r2, [r7, #20]
 8008d0a:	621a      	str	r2, [r3, #32]
}
 8008d0c:	bf00      	nop
 8008d0e:	371c      	adds	r7, #28
 8008d10:	46bd      	mov	sp, r7
 8008d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d16:	4770      	bx	lr
 8008d18:	40010000 	.word	0x40010000
 8008d1c:	40010400 	.word	0x40010400

08008d20 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008d20:	b480      	push	{r7}
 8008d22:	b087      	sub	sp, #28
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	6078      	str	r0, [r7, #4]
 8008d28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	6a1b      	ldr	r3, [r3, #32]
 8008d2e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	6a1b      	ldr	r3, [r3, #32]
 8008d3a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	685b      	ldr	r3, [r3, #4]
 8008d40:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	69db      	ldr	r3, [r3, #28]
 8008d46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008d4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008d56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	021b      	lsls	r3, r3, #8
 8008d5e:	68fa      	ldr	r2, [r7, #12]
 8008d60:	4313      	orrs	r3, r2
 8008d62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008d64:	693b      	ldr	r3, [r7, #16]
 8008d66:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008d6a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	689b      	ldr	r3, [r3, #8]
 8008d70:	031b      	lsls	r3, r3, #12
 8008d72:	693a      	ldr	r2, [r7, #16]
 8008d74:	4313      	orrs	r3, r2
 8008d76:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	4a12      	ldr	r2, [pc, #72]	; (8008dc4 <TIM_OC4_SetConfig+0xa4>)
 8008d7c:	4293      	cmp	r3, r2
 8008d7e:	d003      	beq.n	8008d88 <TIM_OC4_SetConfig+0x68>
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	4a11      	ldr	r2, [pc, #68]	; (8008dc8 <TIM_OC4_SetConfig+0xa8>)
 8008d84:	4293      	cmp	r3, r2
 8008d86:	d109      	bne.n	8008d9c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008d88:	697b      	ldr	r3, [r7, #20]
 8008d8a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008d8e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008d90:	683b      	ldr	r3, [r7, #0]
 8008d92:	695b      	ldr	r3, [r3, #20]
 8008d94:	019b      	lsls	r3, r3, #6
 8008d96:	697a      	ldr	r2, [r7, #20]
 8008d98:	4313      	orrs	r3, r2
 8008d9a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	697a      	ldr	r2, [r7, #20]
 8008da0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	68fa      	ldr	r2, [r7, #12]
 8008da6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	685a      	ldr	r2, [r3, #4]
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	693a      	ldr	r2, [r7, #16]
 8008db4:	621a      	str	r2, [r3, #32]
}
 8008db6:	bf00      	nop
 8008db8:	371c      	adds	r7, #28
 8008dba:	46bd      	mov	sp, r7
 8008dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc0:	4770      	bx	lr
 8008dc2:	bf00      	nop
 8008dc4:	40010000 	.word	0x40010000
 8008dc8:	40010400 	.word	0x40010400

08008dcc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008dcc:	b480      	push	{r7}
 8008dce:	b087      	sub	sp, #28
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	60f8      	str	r0, [r7, #12]
 8008dd4:	60b9      	str	r1, [r7, #8]
 8008dd6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	6a1b      	ldr	r3, [r3, #32]
 8008ddc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	6a1b      	ldr	r3, [r3, #32]
 8008de2:	f023 0201 	bic.w	r2, r3, #1
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	699b      	ldr	r3, [r3, #24]
 8008dee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008df0:	693b      	ldr	r3, [r7, #16]
 8008df2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008df6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	011b      	lsls	r3, r3, #4
 8008dfc:	693a      	ldr	r2, [r7, #16]
 8008dfe:	4313      	orrs	r3, r2
 8008e00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008e02:	697b      	ldr	r3, [r7, #20]
 8008e04:	f023 030a 	bic.w	r3, r3, #10
 8008e08:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008e0a:	697a      	ldr	r2, [r7, #20]
 8008e0c:	68bb      	ldr	r3, [r7, #8]
 8008e0e:	4313      	orrs	r3, r2
 8008e10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	693a      	ldr	r2, [r7, #16]
 8008e16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	697a      	ldr	r2, [r7, #20]
 8008e1c:	621a      	str	r2, [r3, #32]
}
 8008e1e:	bf00      	nop
 8008e20:	371c      	adds	r7, #28
 8008e22:	46bd      	mov	sp, r7
 8008e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e28:	4770      	bx	lr

08008e2a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008e2a:	b480      	push	{r7}
 8008e2c:	b087      	sub	sp, #28
 8008e2e:	af00      	add	r7, sp, #0
 8008e30:	60f8      	str	r0, [r7, #12]
 8008e32:	60b9      	str	r1, [r7, #8]
 8008e34:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	6a1b      	ldr	r3, [r3, #32]
 8008e3a:	f023 0210 	bic.w	r2, r3, #16
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	699b      	ldr	r3, [r3, #24]
 8008e46:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	6a1b      	ldr	r3, [r3, #32]
 8008e4c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008e4e:	697b      	ldr	r3, [r7, #20]
 8008e50:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008e54:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	031b      	lsls	r3, r3, #12
 8008e5a:	697a      	ldr	r2, [r7, #20]
 8008e5c:	4313      	orrs	r3, r2
 8008e5e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008e60:	693b      	ldr	r3, [r7, #16]
 8008e62:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008e66:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008e68:	68bb      	ldr	r3, [r7, #8]
 8008e6a:	011b      	lsls	r3, r3, #4
 8008e6c:	693a      	ldr	r2, [r7, #16]
 8008e6e:	4313      	orrs	r3, r2
 8008e70:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	697a      	ldr	r2, [r7, #20]
 8008e76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	693a      	ldr	r2, [r7, #16]
 8008e7c:	621a      	str	r2, [r3, #32]
}
 8008e7e:	bf00      	nop
 8008e80:	371c      	adds	r7, #28
 8008e82:	46bd      	mov	sp, r7
 8008e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e88:	4770      	bx	lr

08008e8a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008e8a:	b480      	push	{r7}
 8008e8c:	b085      	sub	sp, #20
 8008e8e:	af00      	add	r7, sp, #0
 8008e90:	6078      	str	r0, [r7, #4]
 8008e92:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	689b      	ldr	r3, [r3, #8]
 8008e98:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008ea0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008ea2:	683a      	ldr	r2, [r7, #0]
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	4313      	orrs	r3, r2
 8008ea8:	f043 0307 	orr.w	r3, r3, #7
 8008eac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	68fa      	ldr	r2, [r7, #12]
 8008eb2:	609a      	str	r2, [r3, #8]
}
 8008eb4:	bf00      	nop
 8008eb6:	3714      	adds	r7, #20
 8008eb8:	46bd      	mov	sp, r7
 8008eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ebe:	4770      	bx	lr

08008ec0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008ec0:	b480      	push	{r7}
 8008ec2:	b087      	sub	sp, #28
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	60f8      	str	r0, [r7, #12]
 8008ec8:	60b9      	str	r1, [r7, #8]
 8008eca:	607a      	str	r2, [r7, #4]
 8008ecc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	689b      	ldr	r3, [r3, #8]
 8008ed2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008ed4:	697b      	ldr	r3, [r7, #20]
 8008ed6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008eda:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008edc:	683b      	ldr	r3, [r7, #0]
 8008ede:	021a      	lsls	r2, r3, #8
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	431a      	orrs	r2, r3
 8008ee4:	68bb      	ldr	r3, [r7, #8]
 8008ee6:	4313      	orrs	r3, r2
 8008ee8:	697a      	ldr	r2, [r7, #20]
 8008eea:	4313      	orrs	r3, r2
 8008eec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	697a      	ldr	r2, [r7, #20]
 8008ef2:	609a      	str	r2, [r3, #8]
}
 8008ef4:	bf00      	nop
 8008ef6:	371c      	adds	r7, #28
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efe:	4770      	bx	lr

08008f00 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008f00:	b480      	push	{r7}
 8008f02:	b087      	sub	sp, #28
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	60f8      	str	r0, [r7, #12]
 8008f08:	60b9      	str	r1, [r7, #8]
 8008f0a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008f0c:	68bb      	ldr	r3, [r7, #8]
 8008f0e:	f003 031f 	and.w	r3, r3, #31
 8008f12:	2201      	movs	r2, #1
 8008f14:	fa02 f303 	lsl.w	r3, r2, r3
 8008f18:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	6a1a      	ldr	r2, [r3, #32]
 8008f1e:	697b      	ldr	r3, [r7, #20]
 8008f20:	43db      	mvns	r3, r3
 8008f22:	401a      	ands	r2, r3
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	6a1a      	ldr	r2, [r3, #32]
 8008f2c:	68bb      	ldr	r3, [r7, #8]
 8008f2e:	f003 031f 	and.w	r3, r3, #31
 8008f32:	6879      	ldr	r1, [r7, #4]
 8008f34:	fa01 f303 	lsl.w	r3, r1, r3
 8008f38:	431a      	orrs	r2, r3
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	621a      	str	r2, [r3, #32]
}
 8008f3e:	bf00      	nop
 8008f40:	371c      	adds	r7, #28
 8008f42:	46bd      	mov	sp, r7
 8008f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f48:	4770      	bx	lr
	...

08008f4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008f4c:	b480      	push	{r7}
 8008f4e:	b085      	sub	sp, #20
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	6078      	str	r0, [r7, #4]
 8008f54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008f5c:	2b01      	cmp	r3, #1
 8008f5e:	d101      	bne.n	8008f64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008f60:	2302      	movs	r3, #2
 8008f62:	e05a      	b.n	800901a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	2201      	movs	r2, #1
 8008f68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	2202      	movs	r2, #2
 8008f70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	685b      	ldr	r3, [r3, #4]
 8008f7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	689b      	ldr	r3, [r3, #8]
 8008f82:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f8a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008f8c:	683b      	ldr	r3, [r7, #0]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	68fa      	ldr	r2, [r7, #12]
 8008f92:	4313      	orrs	r3, r2
 8008f94:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	68fa      	ldr	r2, [r7, #12]
 8008f9c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	4a21      	ldr	r2, [pc, #132]	; (8009028 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008fa4:	4293      	cmp	r3, r2
 8008fa6:	d022      	beq.n	8008fee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008fb0:	d01d      	beq.n	8008fee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	4a1d      	ldr	r2, [pc, #116]	; (800902c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008fb8:	4293      	cmp	r3, r2
 8008fba:	d018      	beq.n	8008fee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	4a1b      	ldr	r2, [pc, #108]	; (8009030 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008fc2:	4293      	cmp	r3, r2
 8008fc4:	d013      	beq.n	8008fee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	4a1a      	ldr	r2, [pc, #104]	; (8009034 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008fcc:	4293      	cmp	r3, r2
 8008fce:	d00e      	beq.n	8008fee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	4a18      	ldr	r2, [pc, #96]	; (8009038 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008fd6:	4293      	cmp	r3, r2
 8008fd8:	d009      	beq.n	8008fee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	4a17      	ldr	r2, [pc, #92]	; (800903c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008fe0:	4293      	cmp	r3, r2
 8008fe2:	d004      	beq.n	8008fee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	4a15      	ldr	r2, [pc, #84]	; (8009040 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008fea:	4293      	cmp	r3, r2
 8008fec:	d10c      	bne.n	8009008 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008fee:	68bb      	ldr	r3, [r7, #8]
 8008ff0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008ff4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008ff6:	683b      	ldr	r3, [r7, #0]
 8008ff8:	685b      	ldr	r3, [r3, #4]
 8008ffa:	68ba      	ldr	r2, [r7, #8]
 8008ffc:	4313      	orrs	r3, r2
 8008ffe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	68ba      	ldr	r2, [r7, #8]
 8009006:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	2201      	movs	r2, #1
 800900c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	2200      	movs	r2, #0
 8009014:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009018:	2300      	movs	r3, #0
}
 800901a:	4618      	mov	r0, r3
 800901c:	3714      	adds	r7, #20
 800901e:	46bd      	mov	sp, r7
 8009020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009024:	4770      	bx	lr
 8009026:	bf00      	nop
 8009028:	40010000 	.word	0x40010000
 800902c:	40000400 	.word	0x40000400
 8009030:	40000800 	.word	0x40000800
 8009034:	40000c00 	.word	0x40000c00
 8009038:	40010400 	.word	0x40010400
 800903c:	40014000 	.word	0x40014000
 8009040:	40001800 	.word	0x40001800

08009044 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009044:	b480      	push	{r7}
 8009046:	b085      	sub	sp, #20
 8009048:	af00      	add	r7, sp, #0
 800904a:	6078      	str	r0, [r7, #4]
 800904c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800904e:	2300      	movs	r3, #0
 8009050:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009058:	2b01      	cmp	r3, #1
 800905a:	d101      	bne.n	8009060 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800905c:	2302      	movs	r3, #2
 800905e:	e03d      	b.n	80090dc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	2201      	movs	r2, #1
 8009064:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800906e:	683b      	ldr	r3, [r7, #0]
 8009070:	68db      	ldr	r3, [r3, #12]
 8009072:	4313      	orrs	r3, r2
 8009074:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800907c:	683b      	ldr	r3, [r7, #0]
 800907e:	689b      	ldr	r3, [r3, #8]
 8009080:	4313      	orrs	r3, r2
 8009082:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800908a:	683b      	ldr	r3, [r7, #0]
 800908c:	685b      	ldr	r3, [r3, #4]
 800908e:	4313      	orrs	r3, r2
 8009090:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009098:	683b      	ldr	r3, [r7, #0]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	4313      	orrs	r3, r2
 800909e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80090a6:	683b      	ldr	r3, [r7, #0]
 80090a8:	691b      	ldr	r3, [r3, #16]
 80090aa:	4313      	orrs	r3, r2
 80090ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80090b4:	683b      	ldr	r3, [r7, #0]
 80090b6:	695b      	ldr	r3, [r3, #20]
 80090b8:	4313      	orrs	r3, r2
 80090ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80090c2:	683b      	ldr	r3, [r7, #0]
 80090c4:	69db      	ldr	r3, [r3, #28]
 80090c6:	4313      	orrs	r3, r2
 80090c8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	68fa      	ldr	r2, [r7, #12]
 80090d0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	2200      	movs	r2, #0
 80090d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80090da:	2300      	movs	r3, #0
}
 80090dc:	4618      	mov	r0, r3
 80090de:	3714      	adds	r7, #20
 80090e0:	46bd      	mov	sp, r7
 80090e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e6:	4770      	bx	lr

080090e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80090e8:	b480      	push	{r7}
 80090ea:	b083      	sub	sp, #12
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80090f0:	bf00      	nop
 80090f2:	370c      	adds	r7, #12
 80090f4:	46bd      	mov	sp, r7
 80090f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fa:	4770      	bx	lr

080090fc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80090fc:	b480      	push	{r7}
 80090fe:	b083      	sub	sp, #12
 8009100:	af00      	add	r7, sp, #0
 8009102:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009104:	bf00      	nop
 8009106:	370c      	adds	r7, #12
 8009108:	46bd      	mov	sp, r7
 800910a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800910e:	4770      	bx	lr

08009110 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009110:	b580      	push	{r7, lr}
 8009112:	b082      	sub	sp, #8
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	2b00      	cmp	r3, #0
 800911c:	d101      	bne.n	8009122 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800911e:	2301      	movs	r3, #1
 8009120:	e03f      	b.n	80091a2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009128:	b2db      	uxtb	r3, r3
 800912a:	2b00      	cmp	r3, #0
 800912c:	d106      	bne.n	800913c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	2200      	movs	r2, #0
 8009132:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009136:	6878      	ldr	r0, [r7, #4]
 8009138:	f7f9 fc12 	bl	8002960 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	2224      	movs	r2, #36	; 0x24
 8009140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	68da      	ldr	r2, [r3, #12]
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009152:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009154:	6878      	ldr	r0, [r7, #4]
 8009156:	f000 f829 	bl	80091ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	691a      	ldr	r2, [r3, #16]
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009168:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	695a      	ldr	r2, [r3, #20]
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009178:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	68da      	ldr	r2, [r3, #12]
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009188:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	2200      	movs	r2, #0
 800918e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	2220      	movs	r2, #32
 8009194:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	2220      	movs	r2, #32
 800919c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80091a0:	2300      	movs	r3, #0
}
 80091a2:	4618      	mov	r0, r3
 80091a4:	3708      	adds	r7, #8
 80091a6:	46bd      	mov	sp, r7
 80091a8:	bd80      	pop	{r7, pc}
	...

080091ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80091ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091b0:	b09f      	sub	sp, #124	; 0x7c
 80091b2:	af00      	add	r7, sp, #0
 80091b4:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80091b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	691b      	ldr	r3, [r3, #16]
 80091bc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80091c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091c2:	68d9      	ldr	r1, [r3, #12]
 80091c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091c6:	681a      	ldr	r2, [r3, #0]
 80091c8:	ea40 0301 	orr.w	r3, r0, r1
 80091cc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80091ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091d0:	689a      	ldr	r2, [r3, #8]
 80091d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091d4:	691b      	ldr	r3, [r3, #16]
 80091d6:	431a      	orrs	r2, r3
 80091d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091da:	695b      	ldr	r3, [r3, #20]
 80091dc:	431a      	orrs	r2, r3
 80091de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091e0:	69db      	ldr	r3, [r3, #28]
 80091e2:	4313      	orrs	r3, r2
 80091e4:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80091e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	68db      	ldr	r3, [r3, #12]
 80091ec:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80091f0:	f021 010c 	bic.w	r1, r1, #12
 80091f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091f6:	681a      	ldr	r2, [r3, #0]
 80091f8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80091fa:	430b      	orrs	r3, r1
 80091fc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80091fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	695b      	ldr	r3, [r3, #20]
 8009204:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009208:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800920a:	6999      	ldr	r1, [r3, #24]
 800920c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800920e:	681a      	ldr	r2, [r3, #0]
 8009210:	ea40 0301 	orr.w	r3, r0, r1
 8009214:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009216:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009218:	681a      	ldr	r2, [r3, #0]
 800921a:	4bc5      	ldr	r3, [pc, #788]	; (8009530 <UART_SetConfig+0x384>)
 800921c:	429a      	cmp	r2, r3
 800921e:	d004      	beq.n	800922a <UART_SetConfig+0x7e>
 8009220:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009222:	681a      	ldr	r2, [r3, #0]
 8009224:	4bc3      	ldr	r3, [pc, #780]	; (8009534 <UART_SetConfig+0x388>)
 8009226:	429a      	cmp	r2, r3
 8009228:	d103      	bne.n	8009232 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800922a:	f7fc ff1d 	bl	8006068 <HAL_RCC_GetPCLK2Freq>
 800922e:	6778      	str	r0, [r7, #116]	; 0x74
 8009230:	e002      	b.n	8009238 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009232:	f7fc ff05 	bl	8006040 <HAL_RCC_GetPCLK1Freq>
 8009236:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009238:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800923a:	69db      	ldr	r3, [r3, #28]
 800923c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009240:	f040 80b6 	bne.w	80093b0 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009244:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009246:	461c      	mov	r4, r3
 8009248:	f04f 0500 	mov.w	r5, #0
 800924c:	4622      	mov	r2, r4
 800924e:	462b      	mov	r3, r5
 8009250:	1891      	adds	r1, r2, r2
 8009252:	6439      	str	r1, [r7, #64]	; 0x40
 8009254:	415b      	adcs	r3, r3
 8009256:	647b      	str	r3, [r7, #68]	; 0x44
 8009258:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800925c:	1912      	adds	r2, r2, r4
 800925e:	eb45 0303 	adc.w	r3, r5, r3
 8009262:	f04f 0000 	mov.w	r0, #0
 8009266:	f04f 0100 	mov.w	r1, #0
 800926a:	00d9      	lsls	r1, r3, #3
 800926c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009270:	00d0      	lsls	r0, r2, #3
 8009272:	4602      	mov	r2, r0
 8009274:	460b      	mov	r3, r1
 8009276:	1911      	adds	r1, r2, r4
 8009278:	6639      	str	r1, [r7, #96]	; 0x60
 800927a:	416b      	adcs	r3, r5
 800927c:	667b      	str	r3, [r7, #100]	; 0x64
 800927e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009280:	685b      	ldr	r3, [r3, #4]
 8009282:	461a      	mov	r2, r3
 8009284:	f04f 0300 	mov.w	r3, #0
 8009288:	1891      	adds	r1, r2, r2
 800928a:	63b9      	str	r1, [r7, #56]	; 0x38
 800928c:	415b      	adcs	r3, r3
 800928e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009290:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009294:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8009298:	f7f6 ffea 	bl	8000270 <__aeabi_uldivmod>
 800929c:	4602      	mov	r2, r0
 800929e:	460b      	mov	r3, r1
 80092a0:	4ba5      	ldr	r3, [pc, #660]	; (8009538 <UART_SetConfig+0x38c>)
 80092a2:	fba3 2302 	umull	r2, r3, r3, r2
 80092a6:	095b      	lsrs	r3, r3, #5
 80092a8:	011e      	lsls	r6, r3, #4
 80092aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80092ac:	461c      	mov	r4, r3
 80092ae:	f04f 0500 	mov.w	r5, #0
 80092b2:	4622      	mov	r2, r4
 80092b4:	462b      	mov	r3, r5
 80092b6:	1891      	adds	r1, r2, r2
 80092b8:	6339      	str	r1, [r7, #48]	; 0x30
 80092ba:	415b      	adcs	r3, r3
 80092bc:	637b      	str	r3, [r7, #52]	; 0x34
 80092be:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80092c2:	1912      	adds	r2, r2, r4
 80092c4:	eb45 0303 	adc.w	r3, r5, r3
 80092c8:	f04f 0000 	mov.w	r0, #0
 80092cc:	f04f 0100 	mov.w	r1, #0
 80092d0:	00d9      	lsls	r1, r3, #3
 80092d2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80092d6:	00d0      	lsls	r0, r2, #3
 80092d8:	4602      	mov	r2, r0
 80092da:	460b      	mov	r3, r1
 80092dc:	1911      	adds	r1, r2, r4
 80092de:	65b9      	str	r1, [r7, #88]	; 0x58
 80092e0:	416b      	adcs	r3, r5
 80092e2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80092e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80092e6:	685b      	ldr	r3, [r3, #4]
 80092e8:	461a      	mov	r2, r3
 80092ea:	f04f 0300 	mov.w	r3, #0
 80092ee:	1891      	adds	r1, r2, r2
 80092f0:	62b9      	str	r1, [r7, #40]	; 0x28
 80092f2:	415b      	adcs	r3, r3
 80092f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80092f6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80092fa:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80092fe:	f7f6 ffb7 	bl	8000270 <__aeabi_uldivmod>
 8009302:	4602      	mov	r2, r0
 8009304:	460b      	mov	r3, r1
 8009306:	4b8c      	ldr	r3, [pc, #560]	; (8009538 <UART_SetConfig+0x38c>)
 8009308:	fba3 1302 	umull	r1, r3, r3, r2
 800930c:	095b      	lsrs	r3, r3, #5
 800930e:	2164      	movs	r1, #100	; 0x64
 8009310:	fb01 f303 	mul.w	r3, r1, r3
 8009314:	1ad3      	subs	r3, r2, r3
 8009316:	00db      	lsls	r3, r3, #3
 8009318:	3332      	adds	r3, #50	; 0x32
 800931a:	4a87      	ldr	r2, [pc, #540]	; (8009538 <UART_SetConfig+0x38c>)
 800931c:	fba2 2303 	umull	r2, r3, r2, r3
 8009320:	095b      	lsrs	r3, r3, #5
 8009322:	005b      	lsls	r3, r3, #1
 8009324:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009328:	441e      	add	r6, r3
 800932a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800932c:	4618      	mov	r0, r3
 800932e:	f04f 0100 	mov.w	r1, #0
 8009332:	4602      	mov	r2, r0
 8009334:	460b      	mov	r3, r1
 8009336:	1894      	adds	r4, r2, r2
 8009338:	623c      	str	r4, [r7, #32]
 800933a:	415b      	adcs	r3, r3
 800933c:	627b      	str	r3, [r7, #36]	; 0x24
 800933e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009342:	1812      	adds	r2, r2, r0
 8009344:	eb41 0303 	adc.w	r3, r1, r3
 8009348:	f04f 0400 	mov.w	r4, #0
 800934c:	f04f 0500 	mov.w	r5, #0
 8009350:	00dd      	lsls	r5, r3, #3
 8009352:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009356:	00d4      	lsls	r4, r2, #3
 8009358:	4622      	mov	r2, r4
 800935a:	462b      	mov	r3, r5
 800935c:	1814      	adds	r4, r2, r0
 800935e:	653c      	str	r4, [r7, #80]	; 0x50
 8009360:	414b      	adcs	r3, r1
 8009362:	657b      	str	r3, [r7, #84]	; 0x54
 8009364:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009366:	685b      	ldr	r3, [r3, #4]
 8009368:	461a      	mov	r2, r3
 800936a:	f04f 0300 	mov.w	r3, #0
 800936e:	1891      	adds	r1, r2, r2
 8009370:	61b9      	str	r1, [r7, #24]
 8009372:	415b      	adcs	r3, r3
 8009374:	61fb      	str	r3, [r7, #28]
 8009376:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800937a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800937e:	f7f6 ff77 	bl	8000270 <__aeabi_uldivmod>
 8009382:	4602      	mov	r2, r0
 8009384:	460b      	mov	r3, r1
 8009386:	4b6c      	ldr	r3, [pc, #432]	; (8009538 <UART_SetConfig+0x38c>)
 8009388:	fba3 1302 	umull	r1, r3, r3, r2
 800938c:	095b      	lsrs	r3, r3, #5
 800938e:	2164      	movs	r1, #100	; 0x64
 8009390:	fb01 f303 	mul.w	r3, r1, r3
 8009394:	1ad3      	subs	r3, r2, r3
 8009396:	00db      	lsls	r3, r3, #3
 8009398:	3332      	adds	r3, #50	; 0x32
 800939a:	4a67      	ldr	r2, [pc, #412]	; (8009538 <UART_SetConfig+0x38c>)
 800939c:	fba2 2303 	umull	r2, r3, r2, r3
 80093a0:	095b      	lsrs	r3, r3, #5
 80093a2:	f003 0207 	and.w	r2, r3, #7
 80093a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	4432      	add	r2, r6
 80093ac:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80093ae:	e0b9      	b.n	8009524 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80093b0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80093b2:	461c      	mov	r4, r3
 80093b4:	f04f 0500 	mov.w	r5, #0
 80093b8:	4622      	mov	r2, r4
 80093ba:	462b      	mov	r3, r5
 80093bc:	1891      	adds	r1, r2, r2
 80093be:	6139      	str	r1, [r7, #16]
 80093c0:	415b      	adcs	r3, r3
 80093c2:	617b      	str	r3, [r7, #20]
 80093c4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80093c8:	1912      	adds	r2, r2, r4
 80093ca:	eb45 0303 	adc.w	r3, r5, r3
 80093ce:	f04f 0000 	mov.w	r0, #0
 80093d2:	f04f 0100 	mov.w	r1, #0
 80093d6:	00d9      	lsls	r1, r3, #3
 80093d8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80093dc:	00d0      	lsls	r0, r2, #3
 80093de:	4602      	mov	r2, r0
 80093e0:	460b      	mov	r3, r1
 80093e2:	eb12 0804 	adds.w	r8, r2, r4
 80093e6:	eb43 0905 	adc.w	r9, r3, r5
 80093ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80093ec:	685b      	ldr	r3, [r3, #4]
 80093ee:	4618      	mov	r0, r3
 80093f0:	f04f 0100 	mov.w	r1, #0
 80093f4:	f04f 0200 	mov.w	r2, #0
 80093f8:	f04f 0300 	mov.w	r3, #0
 80093fc:	008b      	lsls	r3, r1, #2
 80093fe:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009402:	0082      	lsls	r2, r0, #2
 8009404:	4640      	mov	r0, r8
 8009406:	4649      	mov	r1, r9
 8009408:	f7f6 ff32 	bl	8000270 <__aeabi_uldivmod>
 800940c:	4602      	mov	r2, r0
 800940e:	460b      	mov	r3, r1
 8009410:	4b49      	ldr	r3, [pc, #292]	; (8009538 <UART_SetConfig+0x38c>)
 8009412:	fba3 2302 	umull	r2, r3, r3, r2
 8009416:	095b      	lsrs	r3, r3, #5
 8009418:	011e      	lsls	r6, r3, #4
 800941a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800941c:	4618      	mov	r0, r3
 800941e:	f04f 0100 	mov.w	r1, #0
 8009422:	4602      	mov	r2, r0
 8009424:	460b      	mov	r3, r1
 8009426:	1894      	adds	r4, r2, r2
 8009428:	60bc      	str	r4, [r7, #8]
 800942a:	415b      	adcs	r3, r3
 800942c:	60fb      	str	r3, [r7, #12]
 800942e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009432:	1812      	adds	r2, r2, r0
 8009434:	eb41 0303 	adc.w	r3, r1, r3
 8009438:	f04f 0400 	mov.w	r4, #0
 800943c:	f04f 0500 	mov.w	r5, #0
 8009440:	00dd      	lsls	r5, r3, #3
 8009442:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009446:	00d4      	lsls	r4, r2, #3
 8009448:	4622      	mov	r2, r4
 800944a:	462b      	mov	r3, r5
 800944c:	1814      	adds	r4, r2, r0
 800944e:	64bc      	str	r4, [r7, #72]	; 0x48
 8009450:	414b      	adcs	r3, r1
 8009452:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009454:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009456:	685b      	ldr	r3, [r3, #4]
 8009458:	4618      	mov	r0, r3
 800945a:	f04f 0100 	mov.w	r1, #0
 800945e:	f04f 0200 	mov.w	r2, #0
 8009462:	f04f 0300 	mov.w	r3, #0
 8009466:	008b      	lsls	r3, r1, #2
 8009468:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800946c:	0082      	lsls	r2, r0, #2
 800946e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8009472:	f7f6 fefd 	bl	8000270 <__aeabi_uldivmod>
 8009476:	4602      	mov	r2, r0
 8009478:	460b      	mov	r3, r1
 800947a:	4b2f      	ldr	r3, [pc, #188]	; (8009538 <UART_SetConfig+0x38c>)
 800947c:	fba3 1302 	umull	r1, r3, r3, r2
 8009480:	095b      	lsrs	r3, r3, #5
 8009482:	2164      	movs	r1, #100	; 0x64
 8009484:	fb01 f303 	mul.w	r3, r1, r3
 8009488:	1ad3      	subs	r3, r2, r3
 800948a:	011b      	lsls	r3, r3, #4
 800948c:	3332      	adds	r3, #50	; 0x32
 800948e:	4a2a      	ldr	r2, [pc, #168]	; (8009538 <UART_SetConfig+0x38c>)
 8009490:	fba2 2303 	umull	r2, r3, r2, r3
 8009494:	095b      	lsrs	r3, r3, #5
 8009496:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800949a:	441e      	add	r6, r3
 800949c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800949e:	4618      	mov	r0, r3
 80094a0:	f04f 0100 	mov.w	r1, #0
 80094a4:	4602      	mov	r2, r0
 80094a6:	460b      	mov	r3, r1
 80094a8:	1894      	adds	r4, r2, r2
 80094aa:	603c      	str	r4, [r7, #0]
 80094ac:	415b      	adcs	r3, r3
 80094ae:	607b      	str	r3, [r7, #4]
 80094b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80094b4:	1812      	adds	r2, r2, r0
 80094b6:	eb41 0303 	adc.w	r3, r1, r3
 80094ba:	f04f 0400 	mov.w	r4, #0
 80094be:	f04f 0500 	mov.w	r5, #0
 80094c2:	00dd      	lsls	r5, r3, #3
 80094c4:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80094c8:	00d4      	lsls	r4, r2, #3
 80094ca:	4622      	mov	r2, r4
 80094cc:	462b      	mov	r3, r5
 80094ce:	eb12 0a00 	adds.w	sl, r2, r0
 80094d2:	eb43 0b01 	adc.w	fp, r3, r1
 80094d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80094d8:	685b      	ldr	r3, [r3, #4]
 80094da:	4618      	mov	r0, r3
 80094dc:	f04f 0100 	mov.w	r1, #0
 80094e0:	f04f 0200 	mov.w	r2, #0
 80094e4:	f04f 0300 	mov.w	r3, #0
 80094e8:	008b      	lsls	r3, r1, #2
 80094ea:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80094ee:	0082      	lsls	r2, r0, #2
 80094f0:	4650      	mov	r0, sl
 80094f2:	4659      	mov	r1, fp
 80094f4:	f7f6 febc 	bl	8000270 <__aeabi_uldivmod>
 80094f8:	4602      	mov	r2, r0
 80094fa:	460b      	mov	r3, r1
 80094fc:	4b0e      	ldr	r3, [pc, #56]	; (8009538 <UART_SetConfig+0x38c>)
 80094fe:	fba3 1302 	umull	r1, r3, r3, r2
 8009502:	095b      	lsrs	r3, r3, #5
 8009504:	2164      	movs	r1, #100	; 0x64
 8009506:	fb01 f303 	mul.w	r3, r1, r3
 800950a:	1ad3      	subs	r3, r2, r3
 800950c:	011b      	lsls	r3, r3, #4
 800950e:	3332      	adds	r3, #50	; 0x32
 8009510:	4a09      	ldr	r2, [pc, #36]	; (8009538 <UART_SetConfig+0x38c>)
 8009512:	fba2 2303 	umull	r2, r3, r2, r3
 8009516:	095b      	lsrs	r3, r3, #5
 8009518:	f003 020f 	and.w	r2, r3, #15
 800951c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	4432      	add	r2, r6
 8009522:	609a      	str	r2, [r3, #8]
}
 8009524:	bf00      	nop
 8009526:	377c      	adds	r7, #124	; 0x7c
 8009528:	46bd      	mov	sp, r7
 800952a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800952e:	bf00      	nop
 8009530:	40011000 	.word	0x40011000
 8009534:	40011400 	.word	0x40011400
 8009538:	51eb851f 	.word	0x51eb851f

0800953c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800953c:	b084      	sub	sp, #16
 800953e:	b580      	push	{r7, lr}
 8009540:	b084      	sub	sp, #16
 8009542:	af00      	add	r7, sp, #0
 8009544:	6078      	str	r0, [r7, #4]
 8009546:	f107 001c 	add.w	r0, r7, #28
 800954a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800954e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009550:	2b01      	cmp	r3, #1
 8009552:	d122      	bne.n	800959a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009558:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	68db      	ldr	r3, [r3, #12]
 8009564:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8009568:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800956c:	687a      	ldr	r2, [r7, #4]
 800956e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	68db      	ldr	r3, [r3, #12]
 8009574:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800957c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800957e:	2b01      	cmp	r3, #1
 8009580:	d105      	bne.n	800958e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	68db      	ldr	r3, [r3, #12]
 8009586:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800958e:	6878      	ldr	r0, [r7, #4]
 8009590:	f001 fac6 	bl	800ab20 <USB_CoreReset>
 8009594:	4603      	mov	r3, r0
 8009596:	73fb      	strb	r3, [r7, #15]
 8009598:	e01a      	b.n	80095d0 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	68db      	ldr	r3, [r3, #12]
 800959e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80095a6:	6878      	ldr	r0, [r7, #4]
 80095a8:	f001 faba 	bl	800ab20 <USB_CoreReset>
 80095ac:	4603      	mov	r3, r0
 80095ae:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80095b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d106      	bne.n	80095c4 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095ba:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	639a      	str	r2, [r3, #56]	; 0x38
 80095c2:	e005      	b.n	80095d0 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095c8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80095d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095d2:	2b01      	cmp	r3, #1
 80095d4:	d10b      	bne.n	80095ee <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	689b      	ldr	r3, [r3, #8]
 80095da:	f043 0206 	orr.w	r2, r3, #6
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	689b      	ldr	r3, [r3, #8]
 80095e6:	f043 0220 	orr.w	r2, r3, #32
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80095ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80095f0:	4618      	mov	r0, r3
 80095f2:	3710      	adds	r7, #16
 80095f4:	46bd      	mov	sp, r7
 80095f6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80095fa:	b004      	add	sp, #16
 80095fc:	4770      	bx	lr
	...

08009600 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8009600:	b480      	push	{r7}
 8009602:	b087      	sub	sp, #28
 8009604:	af00      	add	r7, sp, #0
 8009606:	60f8      	str	r0, [r7, #12]
 8009608:	60b9      	str	r1, [r7, #8]
 800960a:	4613      	mov	r3, r2
 800960c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800960e:	79fb      	ldrb	r3, [r7, #7]
 8009610:	2b02      	cmp	r3, #2
 8009612:	d165      	bne.n	80096e0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8009614:	68bb      	ldr	r3, [r7, #8]
 8009616:	4a41      	ldr	r2, [pc, #260]	; (800971c <USB_SetTurnaroundTime+0x11c>)
 8009618:	4293      	cmp	r3, r2
 800961a:	d906      	bls.n	800962a <USB_SetTurnaroundTime+0x2a>
 800961c:	68bb      	ldr	r3, [r7, #8]
 800961e:	4a40      	ldr	r2, [pc, #256]	; (8009720 <USB_SetTurnaroundTime+0x120>)
 8009620:	4293      	cmp	r3, r2
 8009622:	d202      	bcs.n	800962a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8009624:	230f      	movs	r3, #15
 8009626:	617b      	str	r3, [r7, #20]
 8009628:	e062      	b.n	80096f0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800962a:	68bb      	ldr	r3, [r7, #8]
 800962c:	4a3c      	ldr	r2, [pc, #240]	; (8009720 <USB_SetTurnaroundTime+0x120>)
 800962e:	4293      	cmp	r3, r2
 8009630:	d306      	bcc.n	8009640 <USB_SetTurnaroundTime+0x40>
 8009632:	68bb      	ldr	r3, [r7, #8]
 8009634:	4a3b      	ldr	r2, [pc, #236]	; (8009724 <USB_SetTurnaroundTime+0x124>)
 8009636:	4293      	cmp	r3, r2
 8009638:	d202      	bcs.n	8009640 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800963a:	230e      	movs	r3, #14
 800963c:	617b      	str	r3, [r7, #20]
 800963e:	e057      	b.n	80096f0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8009640:	68bb      	ldr	r3, [r7, #8]
 8009642:	4a38      	ldr	r2, [pc, #224]	; (8009724 <USB_SetTurnaroundTime+0x124>)
 8009644:	4293      	cmp	r3, r2
 8009646:	d306      	bcc.n	8009656 <USB_SetTurnaroundTime+0x56>
 8009648:	68bb      	ldr	r3, [r7, #8]
 800964a:	4a37      	ldr	r2, [pc, #220]	; (8009728 <USB_SetTurnaroundTime+0x128>)
 800964c:	4293      	cmp	r3, r2
 800964e:	d202      	bcs.n	8009656 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8009650:	230d      	movs	r3, #13
 8009652:	617b      	str	r3, [r7, #20]
 8009654:	e04c      	b.n	80096f0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8009656:	68bb      	ldr	r3, [r7, #8]
 8009658:	4a33      	ldr	r2, [pc, #204]	; (8009728 <USB_SetTurnaroundTime+0x128>)
 800965a:	4293      	cmp	r3, r2
 800965c:	d306      	bcc.n	800966c <USB_SetTurnaroundTime+0x6c>
 800965e:	68bb      	ldr	r3, [r7, #8]
 8009660:	4a32      	ldr	r2, [pc, #200]	; (800972c <USB_SetTurnaroundTime+0x12c>)
 8009662:	4293      	cmp	r3, r2
 8009664:	d802      	bhi.n	800966c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8009666:	230c      	movs	r3, #12
 8009668:	617b      	str	r3, [r7, #20]
 800966a:	e041      	b.n	80096f0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800966c:	68bb      	ldr	r3, [r7, #8]
 800966e:	4a2f      	ldr	r2, [pc, #188]	; (800972c <USB_SetTurnaroundTime+0x12c>)
 8009670:	4293      	cmp	r3, r2
 8009672:	d906      	bls.n	8009682 <USB_SetTurnaroundTime+0x82>
 8009674:	68bb      	ldr	r3, [r7, #8]
 8009676:	4a2e      	ldr	r2, [pc, #184]	; (8009730 <USB_SetTurnaroundTime+0x130>)
 8009678:	4293      	cmp	r3, r2
 800967a:	d802      	bhi.n	8009682 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800967c:	230b      	movs	r3, #11
 800967e:	617b      	str	r3, [r7, #20]
 8009680:	e036      	b.n	80096f0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8009682:	68bb      	ldr	r3, [r7, #8]
 8009684:	4a2a      	ldr	r2, [pc, #168]	; (8009730 <USB_SetTurnaroundTime+0x130>)
 8009686:	4293      	cmp	r3, r2
 8009688:	d906      	bls.n	8009698 <USB_SetTurnaroundTime+0x98>
 800968a:	68bb      	ldr	r3, [r7, #8]
 800968c:	4a29      	ldr	r2, [pc, #164]	; (8009734 <USB_SetTurnaroundTime+0x134>)
 800968e:	4293      	cmp	r3, r2
 8009690:	d802      	bhi.n	8009698 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8009692:	230a      	movs	r3, #10
 8009694:	617b      	str	r3, [r7, #20]
 8009696:	e02b      	b.n	80096f0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8009698:	68bb      	ldr	r3, [r7, #8]
 800969a:	4a26      	ldr	r2, [pc, #152]	; (8009734 <USB_SetTurnaroundTime+0x134>)
 800969c:	4293      	cmp	r3, r2
 800969e:	d906      	bls.n	80096ae <USB_SetTurnaroundTime+0xae>
 80096a0:	68bb      	ldr	r3, [r7, #8]
 80096a2:	4a25      	ldr	r2, [pc, #148]	; (8009738 <USB_SetTurnaroundTime+0x138>)
 80096a4:	4293      	cmp	r3, r2
 80096a6:	d202      	bcs.n	80096ae <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80096a8:	2309      	movs	r3, #9
 80096aa:	617b      	str	r3, [r7, #20]
 80096ac:	e020      	b.n	80096f0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80096ae:	68bb      	ldr	r3, [r7, #8]
 80096b0:	4a21      	ldr	r2, [pc, #132]	; (8009738 <USB_SetTurnaroundTime+0x138>)
 80096b2:	4293      	cmp	r3, r2
 80096b4:	d306      	bcc.n	80096c4 <USB_SetTurnaroundTime+0xc4>
 80096b6:	68bb      	ldr	r3, [r7, #8]
 80096b8:	4a20      	ldr	r2, [pc, #128]	; (800973c <USB_SetTurnaroundTime+0x13c>)
 80096ba:	4293      	cmp	r3, r2
 80096bc:	d802      	bhi.n	80096c4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80096be:	2308      	movs	r3, #8
 80096c0:	617b      	str	r3, [r7, #20]
 80096c2:	e015      	b.n	80096f0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80096c4:	68bb      	ldr	r3, [r7, #8]
 80096c6:	4a1d      	ldr	r2, [pc, #116]	; (800973c <USB_SetTurnaroundTime+0x13c>)
 80096c8:	4293      	cmp	r3, r2
 80096ca:	d906      	bls.n	80096da <USB_SetTurnaroundTime+0xda>
 80096cc:	68bb      	ldr	r3, [r7, #8]
 80096ce:	4a1c      	ldr	r2, [pc, #112]	; (8009740 <USB_SetTurnaroundTime+0x140>)
 80096d0:	4293      	cmp	r3, r2
 80096d2:	d202      	bcs.n	80096da <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80096d4:	2307      	movs	r3, #7
 80096d6:	617b      	str	r3, [r7, #20]
 80096d8:	e00a      	b.n	80096f0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80096da:	2306      	movs	r3, #6
 80096dc:	617b      	str	r3, [r7, #20]
 80096de:	e007      	b.n	80096f0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80096e0:	79fb      	ldrb	r3, [r7, #7]
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d102      	bne.n	80096ec <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80096e6:	2309      	movs	r3, #9
 80096e8:	617b      	str	r3, [r7, #20]
 80096ea:	e001      	b.n	80096f0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80096ec:	2309      	movs	r3, #9
 80096ee:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	68db      	ldr	r3, [r3, #12]
 80096f4:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	68da      	ldr	r2, [r3, #12]
 8009700:	697b      	ldr	r3, [r7, #20]
 8009702:	029b      	lsls	r3, r3, #10
 8009704:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8009708:	431a      	orrs	r2, r3
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800970e:	2300      	movs	r3, #0
}
 8009710:	4618      	mov	r0, r3
 8009712:	371c      	adds	r7, #28
 8009714:	46bd      	mov	sp, r7
 8009716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800971a:	4770      	bx	lr
 800971c:	00d8acbf 	.word	0x00d8acbf
 8009720:	00e4e1c0 	.word	0x00e4e1c0
 8009724:	00f42400 	.word	0x00f42400
 8009728:	01067380 	.word	0x01067380
 800972c:	011a499f 	.word	0x011a499f
 8009730:	01312cff 	.word	0x01312cff
 8009734:	014ca43f 	.word	0x014ca43f
 8009738:	016e3600 	.word	0x016e3600
 800973c:	01a6ab1f 	.word	0x01a6ab1f
 8009740:	01e84800 	.word	0x01e84800

08009744 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009744:	b480      	push	{r7}
 8009746:	b083      	sub	sp, #12
 8009748:	af00      	add	r7, sp, #0
 800974a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	689b      	ldr	r3, [r3, #8]
 8009750:	f043 0201 	orr.w	r2, r3, #1
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009758:	2300      	movs	r3, #0
}
 800975a:	4618      	mov	r0, r3
 800975c:	370c      	adds	r7, #12
 800975e:	46bd      	mov	sp, r7
 8009760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009764:	4770      	bx	lr

08009766 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009766:	b480      	push	{r7}
 8009768:	b083      	sub	sp, #12
 800976a:	af00      	add	r7, sp, #0
 800976c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	689b      	ldr	r3, [r3, #8]
 8009772:	f023 0201 	bic.w	r2, r3, #1
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800977a:	2300      	movs	r3, #0
}
 800977c:	4618      	mov	r0, r3
 800977e:	370c      	adds	r7, #12
 8009780:	46bd      	mov	sp, r7
 8009782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009786:	4770      	bx	lr

08009788 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009788:	b580      	push	{r7, lr}
 800978a:	b082      	sub	sp, #8
 800978c:	af00      	add	r7, sp, #0
 800978e:	6078      	str	r0, [r7, #4]
 8009790:	460b      	mov	r3, r1
 8009792:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	68db      	ldr	r3, [r3, #12]
 8009798:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80097a0:	78fb      	ldrb	r3, [r7, #3]
 80097a2:	2b01      	cmp	r3, #1
 80097a4:	d106      	bne.n	80097b4 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	68db      	ldr	r3, [r3, #12]
 80097aa:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	60da      	str	r2, [r3, #12]
 80097b2:	e00b      	b.n	80097cc <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 80097b4:	78fb      	ldrb	r3, [r7, #3]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d106      	bne.n	80097c8 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	68db      	ldr	r3, [r3, #12]
 80097be:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	60da      	str	r2, [r3, #12]
 80097c6:	e001      	b.n	80097cc <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 80097c8:	2301      	movs	r3, #1
 80097ca:	e003      	b.n	80097d4 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 80097cc:	2032      	movs	r0, #50	; 0x32
 80097ce:	f7f9 fb61 	bl	8002e94 <HAL_Delay>

  return HAL_OK;
 80097d2:	2300      	movs	r3, #0
}
 80097d4:	4618      	mov	r0, r3
 80097d6:	3708      	adds	r7, #8
 80097d8:	46bd      	mov	sp, r7
 80097da:	bd80      	pop	{r7, pc}

080097dc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80097dc:	b084      	sub	sp, #16
 80097de:	b580      	push	{r7, lr}
 80097e0:	b086      	sub	sp, #24
 80097e2:	af00      	add	r7, sp, #0
 80097e4:	6078      	str	r0, [r7, #4]
 80097e6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80097ea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80097ee:	2300      	movs	r3, #0
 80097f0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80097f6:	2300      	movs	r3, #0
 80097f8:	613b      	str	r3, [r7, #16]
 80097fa:	e009      	b.n	8009810 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80097fc:	687a      	ldr	r2, [r7, #4]
 80097fe:	693b      	ldr	r3, [r7, #16]
 8009800:	3340      	adds	r3, #64	; 0x40
 8009802:	009b      	lsls	r3, r3, #2
 8009804:	4413      	add	r3, r2
 8009806:	2200      	movs	r2, #0
 8009808:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800980a:	693b      	ldr	r3, [r7, #16]
 800980c:	3301      	adds	r3, #1
 800980e:	613b      	str	r3, [r7, #16]
 8009810:	693b      	ldr	r3, [r7, #16]
 8009812:	2b0e      	cmp	r3, #14
 8009814:	d9f2      	bls.n	80097fc <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009816:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009818:	2b00      	cmp	r3, #0
 800981a:	d11c      	bne.n	8009856 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009822:	685b      	ldr	r3, [r3, #4]
 8009824:	68fa      	ldr	r2, [r7, #12]
 8009826:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800982a:	f043 0302 	orr.w	r3, r3, #2
 800982e:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009834:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009840:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800984c:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	639a      	str	r2, [r3, #56]	; 0x38
 8009854:	e00b      	b.n	800986e <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800985a:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009866:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009874:	461a      	mov	r2, r3
 8009876:	2300      	movs	r3, #0
 8009878:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009880:	4619      	mov	r1, r3
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009888:	461a      	mov	r2, r3
 800988a:	680b      	ldr	r3, [r1, #0]
 800988c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800988e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009890:	2b01      	cmp	r3, #1
 8009892:	d10c      	bne.n	80098ae <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009894:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009896:	2b00      	cmp	r3, #0
 8009898:	d104      	bne.n	80098a4 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800989a:	2100      	movs	r1, #0
 800989c:	6878      	ldr	r0, [r7, #4]
 800989e:	f000 f949 	bl	8009b34 <USB_SetDevSpeed>
 80098a2:	e008      	b.n	80098b6 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80098a4:	2101      	movs	r1, #1
 80098a6:	6878      	ldr	r0, [r7, #4]
 80098a8:	f000 f944 	bl	8009b34 <USB_SetDevSpeed>
 80098ac:	e003      	b.n	80098b6 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80098ae:	2103      	movs	r1, #3
 80098b0:	6878      	ldr	r0, [r7, #4]
 80098b2:	f000 f93f 	bl	8009b34 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80098b6:	2110      	movs	r1, #16
 80098b8:	6878      	ldr	r0, [r7, #4]
 80098ba:	f000 f8f3 	bl	8009aa4 <USB_FlushTxFifo>
 80098be:	4603      	mov	r3, r0
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d001      	beq.n	80098c8 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80098c4:	2301      	movs	r3, #1
 80098c6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80098c8:	6878      	ldr	r0, [r7, #4]
 80098ca:	f000 f911 	bl	8009af0 <USB_FlushRxFifo>
 80098ce:	4603      	mov	r3, r0
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d001      	beq.n	80098d8 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80098d4:	2301      	movs	r3, #1
 80098d6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80098de:	461a      	mov	r2, r3
 80098e0:	2300      	movs	r3, #0
 80098e2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80098ea:	461a      	mov	r2, r3
 80098ec:	2300      	movs	r3, #0
 80098ee:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80098f6:	461a      	mov	r2, r3
 80098f8:	2300      	movs	r3, #0
 80098fa:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80098fc:	2300      	movs	r3, #0
 80098fe:	613b      	str	r3, [r7, #16]
 8009900:	e043      	b.n	800998a <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009902:	693b      	ldr	r3, [r7, #16]
 8009904:	015a      	lsls	r2, r3, #5
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	4413      	add	r3, r2
 800990a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009914:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009918:	d118      	bne.n	800994c <USB_DevInit+0x170>
    {
      if (i == 0U)
 800991a:	693b      	ldr	r3, [r7, #16]
 800991c:	2b00      	cmp	r3, #0
 800991e:	d10a      	bne.n	8009936 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009920:	693b      	ldr	r3, [r7, #16]
 8009922:	015a      	lsls	r2, r3, #5
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	4413      	add	r3, r2
 8009928:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800992c:	461a      	mov	r2, r3
 800992e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009932:	6013      	str	r3, [r2, #0]
 8009934:	e013      	b.n	800995e <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8009936:	693b      	ldr	r3, [r7, #16]
 8009938:	015a      	lsls	r2, r3, #5
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	4413      	add	r3, r2
 800993e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009942:	461a      	mov	r2, r3
 8009944:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009948:	6013      	str	r3, [r2, #0]
 800994a:	e008      	b.n	800995e <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800994c:	693b      	ldr	r3, [r7, #16]
 800994e:	015a      	lsls	r2, r3, #5
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	4413      	add	r3, r2
 8009954:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009958:	461a      	mov	r2, r3
 800995a:	2300      	movs	r3, #0
 800995c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800995e:	693b      	ldr	r3, [r7, #16]
 8009960:	015a      	lsls	r2, r3, #5
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	4413      	add	r3, r2
 8009966:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800996a:	461a      	mov	r2, r3
 800996c:	2300      	movs	r3, #0
 800996e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009970:	693b      	ldr	r3, [r7, #16]
 8009972:	015a      	lsls	r2, r3, #5
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	4413      	add	r3, r2
 8009978:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800997c:	461a      	mov	r2, r3
 800997e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009982:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009984:	693b      	ldr	r3, [r7, #16]
 8009986:	3301      	adds	r3, #1
 8009988:	613b      	str	r3, [r7, #16]
 800998a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800998c:	693a      	ldr	r2, [r7, #16]
 800998e:	429a      	cmp	r2, r3
 8009990:	d3b7      	bcc.n	8009902 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009992:	2300      	movs	r3, #0
 8009994:	613b      	str	r3, [r7, #16]
 8009996:	e043      	b.n	8009a20 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009998:	693b      	ldr	r3, [r7, #16]
 800999a:	015a      	lsls	r2, r3, #5
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	4413      	add	r3, r2
 80099a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80099aa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80099ae:	d118      	bne.n	80099e2 <USB_DevInit+0x206>
    {
      if (i == 0U)
 80099b0:	693b      	ldr	r3, [r7, #16]
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d10a      	bne.n	80099cc <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80099b6:	693b      	ldr	r3, [r7, #16]
 80099b8:	015a      	lsls	r2, r3, #5
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	4413      	add	r3, r2
 80099be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099c2:	461a      	mov	r2, r3
 80099c4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80099c8:	6013      	str	r3, [r2, #0]
 80099ca:	e013      	b.n	80099f4 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80099cc:	693b      	ldr	r3, [r7, #16]
 80099ce:	015a      	lsls	r2, r3, #5
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	4413      	add	r3, r2
 80099d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099d8:	461a      	mov	r2, r3
 80099da:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80099de:	6013      	str	r3, [r2, #0]
 80099e0:	e008      	b.n	80099f4 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80099e2:	693b      	ldr	r3, [r7, #16]
 80099e4:	015a      	lsls	r2, r3, #5
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	4413      	add	r3, r2
 80099ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099ee:	461a      	mov	r2, r3
 80099f0:	2300      	movs	r3, #0
 80099f2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80099f4:	693b      	ldr	r3, [r7, #16]
 80099f6:	015a      	lsls	r2, r3, #5
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	4413      	add	r3, r2
 80099fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a00:	461a      	mov	r2, r3
 8009a02:	2300      	movs	r3, #0
 8009a04:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009a06:	693b      	ldr	r3, [r7, #16]
 8009a08:	015a      	lsls	r2, r3, #5
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	4413      	add	r3, r2
 8009a0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a12:	461a      	mov	r2, r3
 8009a14:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009a18:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009a1a:	693b      	ldr	r3, [r7, #16]
 8009a1c:	3301      	adds	r3, #1
 8009a1e:	613b      	str	r3, [r7, #16]
 8009a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a22:	693a      	ldr	r2, [r7, #16]
 8009a24:	429a      	cmp	r2, r3
 8009a26:	d3b7      	bcc.n	8009998 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a2e:	691b      	ldr	r3, [r3, #16]
 8009a30:	68fa      	ldr	r2, [r7, #12]
 8009a32:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009a36:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009a3a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	2200      	movs	r2, #0
 8009a40:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8009a48:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009a4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d105      	bne.n	8009a5c <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	699b      	ldr	r3, [r3, #24]
 8009a54:	f043 0210 	orr.w	r2, r3, #16
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	699a      	ldr	r2, [r3, #24]
 8009a60:	4b0f      	ldr	r3, [pc, #60]	; (8009aa0 <USB_DevInit+0x2c4>)
 8009a62:	4313      	orrs	r3, r2
 8009a64:	687a      	ldr	r2, [r7, #4]
 8009a66:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009a68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d005      	beq.n	8009a7a <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	699b      	ldr	r3, [r3, #24]
 8009a72:	f043 0208 	orr.w	r2, r3, #8
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009a7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009a7c:	2b01      	cmp	r3, #1
 8009a7e:	d107      	bne.n	8009a90 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	699b      	ldr	r3, [r3, #24]
 8009a84:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009a88:	f043 0304 	orr.w	r3, r3, #4
 8009a8c:	687a      	ldr	r2, [r7, #4]
 8009a8e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009a90:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a92:	4618      	mov	r0, r3
 8009a94:	3718      	adds	r7, #24
 8009a96:	46bd      	mov	sp, r7
 8009a98:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009a9c:	b004      	add	sp, #16
 8009a9e:	4770      	bx	lr
 8009aa0:	803c3800 	.word	0x803c3800

08009aa4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009aa4:	b480      	push	{r7}
 8009aa6:	b085      	sub	sp, #20
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	6078      	str	r0, [r7, #4]
 8009aac:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8009aae:	2300      	movs	r3, #0
 8009ab0:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009ab2:	683b      	ldr	r3, [r7, #0]
 8009ab4:	019b      	lsls	r3, r3, #6
 8009ab6:	f043 0220 	orr.w	r2, r3, #32
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	3301      	adds	r3, #1
 8009ac2:	60fb      	str	r3, [r7, #12]
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	4a09      	ldr	r2, [pc, #36]	; (8009aec <USB_FlushTxFifo+0x48>)
 8009ac8:	4293      	cmp	r3, r2
 8009aca:	d901      	bls.n	8009ad0 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8009acc:	2303      	movs	r3, #3
 8009ace:	e006      	b.n	8009ade <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	691b      	ldr	r3, [r3, #16]
 8009ad4:	f003 0320 	and.w	r3, r3, #32
 8009ad8:	2b20      	cmp	r3, #32
 8009ada:	d0f0      	beq.n	8009abe <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8009adc:	2300      	movs	r3, #0
}
 8009ade:	4618      	mov	r0, r3
 8009ae0:	3714      	adds	r7, #20
 8009ae2:	46bd      	mov	sp, r7
 8009ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae8:	4770      	bx	lr
 8009aea:	bf00      	nop
 8009aec:	00030d40 	.word	0x00030d40

08009af0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009af0:	b480      	push	{r7}
 8009af2:	b085      	sub	sp, #20
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8009af8:	2300      	movs	r3, #0
 8009afa:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	2210      	movs	r2, #16
 8009b00:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	3301      	adds	r3, #1
 8009b06:	60fb      	str	r3, [r7, #12]
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	4a09      	ldr	r2, [pc, #36]	; (8009b30 <USB_FlushRxFifo+0x40>)
 8009b0c:	4293      	cmp	r3, r2
 8009b0e:	d901      	bls.n	8009b14 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8009b10:	2303      	movs	r3, #3
 8009b12:	e006      	b.n	8009b22 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	691b      	ldr	r3, [r3, #16]
 8009b18:	f003 0310 	and.w	r3, r3, #16
 8009b1c:	2b10      	cmp	r3, #16
 8009b1e:	d0f0      	beq.n	8009b02 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8009b20:	2300      	movs	r3, #0
}
 8009b22:	4618      	mov	r0, r3
 8009b24:	3714      	adds	r7, #20
 8009b26:	46bd      	mov	sp, r7
 8009b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2c:	4770      	bx	lr
 8009b2e:	bf00      	nop
 8009b30:	00030d40 	.word	0x00030d40

08009b34 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009b34:	b480      	push	{r7}
 8009b36:	b085      	sub	sp, #20
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	6078      	str	r0, [r7, #4]
 8009b3c:	460b      	mov	r3, r1
 8009b3e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b4a:	681a      	ldr	r2, [r3, #0]
 8009b4c:	78fb      	ldrb	r3, [r7, #3]
 8009b4e:	68f9      	ldr	r1, [r7, #12]
 8009b50:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009b54:	4313      	orrs	r3, r2
 8009b56:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009b58:	2300      	movs	r3, #0
}
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	3714      	adds	r7, #20
 8009b5e:	46bd      	mov	sp, r7
 8009b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b64:	4770      	bx	lr

08009b66 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8009b66:	b480      	push	{r7}
 8009b68:	b087      	sub	sp, #28
 8009b6a:	af00      	add	r7, sp, #0
 8009b6c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8009b72:	693b      	ldr	r3, [r7, #16]
 8009b74:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b78:	689b      	ldr	r3, [r3, #8]
 8009b7a:	f003 0306 	and.w	r3, r3, #6
 8009b7e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d102      	bne.n	8009b8c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8009b86:	2300      	movs	r3, #0
 8009b88:	75fb      	strb	r3, [r7, #23]
 8009b8a:	e00a      	b.n	8009ba2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	2b02      	cmp	r3, #2
 8009b90:	d002      	beq.n	8009b98 <USB_GetDevSpeed+0x32>
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	2b06      	cmp	r3, #6
 8009b96:	d102      	bne.n	8009b9e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8009b98:	2302      	movs	r3, #2
 8009b9a:	75fb      	strb	r3, [r7, #23]
 8009b9c:	e001      	b.n	8009ba2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8009b9e:	230f      	movs	r3, #15
 8009ba0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8009ba2:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ba4:	4618      	mov	r0, r3
 8009ba6:	371c      	adds	r7, #28
 8009ba8:	46bd      	mov	sp, r7
 8009baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bae:	4770      	bx	lr

08009bb0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009bb0:	b480      	push	{r7}
 8009bb2:	b085      	sub	sp, #20
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	6078      	str	r0, [r7, #4]
 8009bb8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009bbe:	683b      	ldr	r3, [r7, #0]
 8009bc0:	781b      	ldrb	r3, [r3, #0]
 8009bc2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009bc4:	683b      	ldr	r3, [r7, #0]
 8009bc6:	785b      	ldrb	r3, [r3, #1]
 8009bc8:	2b01      	cmp	r3, #1
 8009bca:	d13a      	bne.n	8009c42 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009bd2:	69da      	ldr	r2, [r3, #28]
 8009bd4:	683b      	ldr	r3, [r7, #0]
 8009bd6:	781b      	ldrb	r3, [r3, #0]
 8009bd8:	f003 030f 	and.w	r3, r3, #15
 8009bdc:	2101      	movs	r1, #1
 8009bde:	fa01 f303 	lsl.w	r3, r1, r3
 8009be2:	b29b      	uxth	r3, r3
 8009be4:	68f9      	ldr	r1, [r7, #12]
 8009be6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009bea:	4313      	orrs	r3, r2
 8009bec:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8009bee:	68bb      	ldr	r3, [r7, #8]
 8009bf0:	015a      	lsls	r2, r3, #5
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	4413      	add	r3, r2
 8009bf6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d155      	bne.n	8009cb0 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009c04:	68bb      	ldr	r3, [r7, #8]
 8009c06:	015a      	lsls	r2, r3, #5
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	4413      	add	r3, r2
 8009c0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009c10:	681a      	ldr	r2, [r3, #0]
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	689b      	ldr	r3, [r3, #8]
 8009c16:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009c1a:	683b      	ldr	r3, [r7, #0]
 8009c1c:	78db      	ldrb	r3, [r3, #3]
 8009c1e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009c20:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009c22:	68bb      	ldr	r3, [r7, #8]
 8009c24:	059b      	lsls	r3, r3, #22
 8009c26:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009c28:	4313      	orrs	r3, r2
 8009c2a:	68ba      	ldr	r2, [r7, #8]
 8009c2c:	0151      	lsls	r1, r2, #5
 8009c2e:	68fa      	ldr	r2, [r7, #12]
 8009c30:	440a      	add	r2, r1
 8009c32:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009c36:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009c3a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009c3e:	6013      	str	r3, [r2, #0]
 8009c40:	e036      	b.n	8009cb0 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c48:	69da      	ldr	r2, [r3, #28]
 8009c4a:	683b      	ldr	r3, [r7, #0]
 8009c4c:	781b      	ldrb	r3, [r3, #0]
 8009c4e:	f003 030f 	and.w	r3, r3, #15
 8009c52:	2101      	movs	r1, #1
 8009c54:	fa01 f303 	lsl.w	r3, r1, r3
 8009c58:	041b      	lsls	r3, r3, #16
 8009c5a:	68f9      	ldr	r1, [r7, #12]
 8009c5c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009c60:	4313      	orrs	r3, r2
 8009c62:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8009c64:	68bb      	ldr	r3, [r7, #8]
 8009c66:	015a      	lsls	r2, r3, #5
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	4413      	add	r3, r2
 8009c6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d11a      	bne.n	8009cb0 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009c7a:	68bb      	ldr	r3, [r7, #8]
 8009c7c:	015a      	lsls	r2, r3, #5
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	4413      	add	r3, r2
 8009c82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c86:	681a      	ldr	r2, [r3, #0]
 8009c88:	683b      	ldr	r3, [r7, #0]
 8009c8a:	689b      	ldr	r3, [r3, #8]
 8009c8c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8009c90:	683b      	ldr	r3, [r7, #0]
 8009c92:	78db      	ldrb	r3, [r3, #3]
 8009c94:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009c96:	430b      	orrs	r3, r1
 8009c98:	4313      	orrs	r3, r2
 8009c9a:	68ba      	ldr	r2, [r7, #8]
 8009c9c:	0151      	lsls	r1, r2, #5
 8009c9e:	68fa      	ldr	r2, [r7, #12]
 8009ca0:	440a      	add	r2, r1
 8009ca2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009ca6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009caa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009cae:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8009cb0:	2300      	movs	r3, #0
}
 8009cb2:	4618      	mov	r0, r3
 8009cb4:	3714      	adds	r7, #20
 8009cb6:	46bd      	mov	sp, r7
 8009cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cbc:	4770      	bx	lr
	...

08009cc0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009cc0:	b480      	push	{r7}
 8009cc2:	b085      	sub	sp, #20
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	6078      	str	r0, [r7, #4]
 8009cc8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009cce:	683b      	ldr	r3, [r7, #0]
 8009cd0:	781b      	ldrb	r3, [r3, #0]
 8009cd2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8009cd4:	683b      	ldr	r3, [r7, #0]
 8009cd6:	785b      	ldrb	r3, [r3, #1]
 8009cd8:	2b01      	cmp	r3, #1
 8009cda:	d161      	bne.n	8009da0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009cdc:	68bb      	ldr	r3, [r7, #8]
 8009cde:	015a      	lsls	r2, r3, #5
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	4413      	add	r3, r2
 8009ce4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009cee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009cf2:	d11f      	bne.n	8009d34 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8009cf4:	68bb      	ldr	r3, [r7, #8]
 8009cf6:	015a      	lsls	r2, r3, #5
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	4413      	add	r3, r2
 8009cfc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	68ba      	ldr	r2, [r7, #8]
 8009d04:	0151      	lsls	r1, r2, #5
 8009d06:	68fa      	ldr	r2, [r7, #12]
 8009d08:	440a      	add	r2, r1
 8009d0a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009d0e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009d12:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8009d14:	68bb      	ldr	r3, [r7, #8]
 8009d16:	015a      	lsls	r2, r3, #5
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	4413      	add	r3, r2
 8009d1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	68ba      	ldr	r2, [r7, #8]
 8009d24:	0151      	lsls	r1, r2, #5
 8009d26:	68fa      	ldr	r2, [r7, #12]
 8009d28:	440a      	add	r2, r1
 8009d2a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009d2e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009d32:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d3a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009d3c:	683b      	ldr	r3, [r7, #0]
 8009d3e:	781b      	ldrb	r3, [r3, #0]
 8009d40:	f003 030f 	and.w	r3, r3, #15
 8009d44:	2101      	movs	r1, #1
 8009d46:	fa01 f303 	lsl.w	r3, r1, r3
 8009d4a:	b29b      	uxth	r3, r3
 8009d4c:	43db      	mvns	r3, r3
 8009d4e:	68f9      	ldr	r1, [r7, #12]
 8009d50:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009d54:	4013      	ands	r3, r2
 8009d56:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d5e:	69da      	ldr	r2, [r3, #28]
 8009d60:	683b      	ldr	r3, [r7, #0]
 8009d62:	781b      	ldrb	r3, [r3, #0]
 8009d64:	f003 030f 	and.w	r3, r3, #15
 8009d68:	2101      	movs	r1, #1
 8009d6a:	fa01 f303 	lsl.w	r3, r1, r3
 8009d6e:	b29b      	uxth	r3, r3
 8009d70:	43db      	mvns	r3, r3
 8009d72:	68f9      	ldr	r1, [r7, #12]
 8009d74:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009d78:	4013      	ands	r3, r2
 8009d7a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8009d7c:	68bb      	ldr	r3, [r7, #8]
 8009d7e:	015a      	lsls	r2, r3, #5
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	4413      	add	r3, r2
 8009d84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d88:	681a      	ldr	r2, [r3, #0]
 8009d8a:	68bb      	ldr	r3, [r7, #8]
 8009d8c:	0159      	lsls	r1, r3, #5
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	440b      	add	r3, r1
 8009d92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d96:	4619      	mov	r1, r3
 8009d98:	4b35      	ldr	r3, [pc, #212]	; (8009e70 <USB_DeactivateEndpoint+0x1b0>)
 8009d9a:	4013      	ands	r3, r2
 8009d9c:	600b      	str	r3, [r1, #0]
 8009d9e:	e060      	b.n	8009e62 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009da0:	68bb      	ldr	r3, [r7, #8]
 8009da2:	015a      	lsls	r2, r3, #5
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	4413      	add	r3, r2
 8009da8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009db2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009db6:	d11f      	bne.n	8009df8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009db8:	68bb      	ldr	r3, [r7, #8]
 8009dba:	015a      	lsls	r2, r3, #5
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	4413      	add	r3, r2
 8009dc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	68ba      	ldr	r2, [r7, #8]
 8009dc8:	0151      	lsls	r1, r2, #5
 8009dca:	68fa      	ldr	r2, [r7, #12]
 8009dcc:	440a      	add	r2, r1
 8009dce:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009dd2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009dd6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8009dd8:	68bb      	ldr	r3, [r7, #8]
 8009dda:	015a      	lsls	r2, r3, #5
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	4413      	add	r3, r2
 8009de0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	68ba      	ldr	r2, [r7, #8]
 8009de8:	0151      	lsls	r1, r2, #5
 8009dea:	68fa      	ldr	r2, [r7, #12]
 8009dec:	440a      	add	r2, r1
 8009dee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009df2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009df6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009dfe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009e00:	683b      	ldr	r3, [r7, #0]
 8009e02:	781b      	ldrb	r3, [r3, #0]
 8009e04:	f003 030f 	and.w	r3, r3, #15
 8009e08:	2101      	movs	r1, #1
 8009e0a:	fa01 f303 	lsl.w	r3, r1, r3
 8009e0e:	041b      	lsls	r3, r3, #16
 8009e10:	43db      	mvns	r3, r3
 8009e12:	68f9      	ldr	r1, [r7, #12]
 8009e14:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009e18:	4013      	ands	r3, r2
 8009e1a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009e22:	69da      	ldr	r2, [r3, #28]
 8009e24:	683b      	ldr	r3, [r7, #0]
 8009e26:	781b      	ldrb	r3, [r3, #0]
 8009e28:	f003 030f 	and.w	r3, r3, #15
 8009e2c:	2101      	movs	r1, #1
 8009e2e:	fa01 f303 	lsl.w	r3, r1, r3
 8009e32:	041b      	lsls	r3, r3, #16
 8009e34:	43db      	mvns	r3, r3
 8009e36:	68f9      	ldr	r1, [r7, #12]
 8009e38:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009e3c:	4013      	ands	r3, r2
 8009e3e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009e40:	68bb      	ldr	r3, [r7, #8]
 8009e42:	015a      	lsls	r2, r3, #5
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	4413      	add	r3, r2
 8009e48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e4c:	681a      	ldr	r2, [r3, #0]
 8009e4e:	68bb      	ldr	r3, [r7, #8]
 8009e50:	0159      	lsls	r1, r3, #5
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	440b      	add	r3, r1
 8009e56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e5a:	4619      	mov	r1, r3
 8009e5c:	4b05      	ldr	r3, [pc, #20]	; (8009e74 <USB_DeactivateEndpoint+0x1b4>)
 8009e5e:	4013      	ands	r3, r2
 8009e60:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8009e62:	2300      	movs	r3, #0
}
 8009e64:	4618      	mov	r0, r3
 8009e66:	3714      	adds	r7, #20
 8009e68:	46bd      	mov	sp, r7
 8009e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e6e:	4770      	bx	lr
 8009e70:	ec337800 	.word	0xec337800
 8009e74:	eff37800 	.word	0xeff37800

08009e78 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009e78:	b580      	push	{r7, lr}
 8009e7a:	b08a      	sub	sp, #40	; 0x28
 8009e7c:	af02      	add	r7, sp, #8
 8009e7e:	60f8      	str	r0, [r7, #12]
 8009e80:	60b9      	str	r1, [r7, #8]
 8009e82:	4613      	mov	r3, r2
 8009e84:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8009e8a:	68bb      	ldr	r3, [r7, #8]
 8009e8c:	781b      	ldrb	r3, [r3, #0]
 8009e8e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009e90:	68bb      	ldr	r3, [r7, #8]
 8009e92:	785b      	ldrb	r3, [r3, #1]
 8009e94:	2b01      	cmp	r3, #1
 8009e96:	f040 815c 	bne.w	800a152 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8009e9a:	68bb      	ldr	r3, [r7, #8]
 8009e9c:	695b      	ldr	r3, [r3, #20]
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d132      	bne.n	8009f08 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009ea2:	69bb      	ldr	r3, [r7, #24]
 8009ea4:	015a      	lsls	r2, r3, #5
 8009ea6:	69fb      	ldr	r3, [r7, #28]
 8009ea8:	4413      	add	r3, r2
 8009eaa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009eae:	691b      	ldr	r3, [r3, #16]
 8009eb0:	69ba      	ldr	r2, [r7, #24]
 8009eb2:	0151      	lsls	r1, r2, #5
 8009eb4:	69fa      	ldr	r2, [r7, #28]
 8009eb6:	440a      	add	r2, r1
 8009eb8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009ebc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009ec0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009ec4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009ec6:	69bb      	ldr	r3, [r7, #24]
 8009ec8:	015a      	lsls	r2, r3, #5
 8009eca:	69fb      	ldr	r3, [r7, #28]
 8009ecc:	4413      	add	r3, r2
 8009ece:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ed2:	691b      	ldr	r3, [r3, #16]
 8009ed4:	69ba      	ldr	r2, [r7, #24]
 8009ed6:	0151      	lsls	r1, r2, #5
 8009ed8:	69fa      	ldr	r2, [r7, #28]
 8009eda:	440a      	add	r2, r1
 8009edc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009ee0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009ee4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009ee6:	69bb      	ldr	r3, [r7, #24]
 8009ee8:	015a      	lsls	r2, r3, #5
 8009eea:	69fb      	ldr	r3, [r7, #28]
 8009eec:	4413      	add	r3, r2
 8009eee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ef2:	691b      	ldr	r3, [r3, #16]
 8009ef4:	69ba      	ldr	r2, [r7, #24]
 8009ef6:	0151      	lsls	r1, r2, #5
 8009ef8:	69fa      	ldr	r2, [r7, #28]
 8009efa:	440a      	add	r2, r1
 8009efc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009f00:	0cdb      	lsrs	r3, r3, #19
 8009f02:	04db      	lsls	r3, r3, #19
 8009f04:	6113      	str	r3, [r2, #16]
 8009f06:	e074      	b.n	8009ff2 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009f08:	69bb      	ldr	r3, [r7, #24]
 8009f0a:	015a      	lsls	r2, r3, #5
 8009f0c:	69fb      	ldr	r3, [r7, #28]
 8009f0e:	4413      	add	r3, r2
 8009f10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f14:	691b      	ldr	r3, [r3, #16]
 8009f16:	69ba      	ldr	r2, [r7, #24]
 8009f18:	0151      	lsls	r1, r2, #5
 8009f1a:	69fa      	ldr	r2, [r7, #28]
 8009f1c:	440a      	add	r2, r1
 8009f1e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009f22:	0cdb      	lsrs	r3, r3, #19
 8009f24:	04db      	lsls	r3, r3, #19
 8009f26:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009f28:	69bb      	ldr	r3, [r7, #24]
 8009f2a:	015a      	lsls	r2, r3, #5
 8009f2c:	69fb      	ldr	r3, [r7, #28]
 8009f2e:	4413      	add	r3, r2
 8009f30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f34:	691b      	ldr	r3, [r3, #16]
 8009f36:	69ba      	ldr	r2, [r7, #24]
 8009f38:	0151      	lsls	r1, r2, #5
 8009f3a:	69fa      	ldr	r2, [r7, #28]
 8009f3c:	440a      	add	r2, r1
 8009f3e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009f42:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009f46:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009f4a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8009f4c:	69bb      	ldr	r3, [r7, #24]
 8009f4e:	015a      	lsls	r2, r3, #5
 8009f50:	69fb      	ldr	r3, [r7, #28]
 8009f52:	4413      	add	r3, r2
 8009f54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f58:	691a      	ldr	r2, [r3, #16]
 8009f5a:	68bb      	ldr	r3, [r7, #8]
 8009f5c:	6959      	ldr	r1, [r3, #20]
 8009f5e:	68bb      	ldr	r3, [r7, #8]
 8009f60:	689b      	ldr	r3, [r3, #8]
 8009f62:	440b      	add	r3, r1
 8009f64:	1e59      	subs	r1, r3, #1
 8009f66:	68bb      	ldr	r3, [r7, #8]
 8009f68:	689b      	ldr	r3, [r3, #8]
 8009f6a:	fbb1 f3f3 	udiv	r3, r1, r3
 8009f6e:	04d9      	lsls	r1, r3, #19
 8009f70:	4b9d      	ldr	r3, [pc, #628]	; (800a1e8 <USB_EPStartXfer+0x370>)
 8009f72:	400b      	ands	r3, r1
 8009f74:	69b9      	ldr	r1, [r7, #24]
 8009f76:	0148      	lsls	r0, r1, #5
 8009f78:	69f9      	ldr	r1, [r7, #28]
 8009f7a:	4401      	add	r1, r0
 8009f7c:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009f80:	4313      	orrs	r3, r2
 8009f82:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009f84:	69bb      	ldr	r3, [r7, #24]
 8009f86:	015a      	lsls	r2, r3, #5
 8009f88:	69fb      	ldr	r3, [r7, #28]
 8009f8a:	4413      	add	r3, r2
 8009f8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f90:	691a      	ldr	r2, [r3, #16]
 8009f92:	68bb      	ldr	r3, [r7, #8]
 8009f94:	695b      	ldr	r3, [r3, #20]
 8009f96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009f9a:	69b9      	ldr	r1, [r7, #24]
 8009f9c:	0148      	lsls	r0, r1, #5
 8009f9e:	69f9      	ldr	r1, [r7, #28]
 8009fa0:	4401      	add	r1, r0
 8009fa2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009fa6:	4313      	orrs	r3, r2
 8009fa8:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8009faa:	68bb      	ldr	r3, [r7, #8]
 8009fac:	78db      	ldrb	r3, [r3, #3]
 8009fae:	2b01      	cmp	r3, #1
 8009fb0:	d11f      	bne.n	8009ff2 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8009fb2:	69bb      	ldr	r3, [r7, #24]
 8009fb4:	015a      	lsls	r2, r3, #5
 8009fb6:	69fb      	ldr	r3, [r7, #28]
 8009fb8:	4413      	add	r3, r2
 8009fba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009fbe:	691b      	ldr	r3, [r3, #16]
 8009fc0:	69ba      	ldr	r2, [r7, #24]
 8009fc2:	0151      	lsls	r1, r2, #5
 8009fc4:	69fa      	ldr	r2, [r7, #28]
 8009fc6:	440a      	add	r2, r1
 8009fc8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009fcc:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8009fd0:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8009fd2:	69bb      	ldr	r3, [r7, #24]
 8009fd4:	015a      	lsls	r2, r3, #5
 8009fd6:	69fb      	ldr	r3, [r7, #28]
 8009fd8:	4413      	add	r3, r2
 8009fda:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009fde:	691b      	ldr	r3, [r3, #16]
 8009fe0:	69ba      	ldr	r2, [r7, #24]
 8009fe2:	0151      	lsls	r1, r2, #5
 8009fe4:	69fa      	ldr	r2, [r7, #28]
 8009fe6:	440a      	add	r2, r1
 8009fe8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009fec:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009ff0:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8009ff2:	79fb      	ldrb	r3, [r7, #7]
 8009ff4:	2b01      	cmp	r3, #1
 8009ff6:	d14b      	bne.n	800a090 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009ff8:	68bb      	ldr	r3, [r7, #8]
 8009ffa:	691b      	ldr	r3, [r3, #16]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d009      	beq.n	800a014 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800a000:	69bb      	ldr	r3, [r7, #24]
 800a002:	015a      	lsls	r2, r3, #5
 800a004:	69fb      	ldr	r3, [r7, #28]
 800a006:	4413      	add	r3, r2
 800a008:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a00c:	461a      	mov	r2, r3
 800a00e:	68bb      	ldr	r3, [r7, #8]
 800a010:	691b      	ldr	r3, [r3, #16]
 800a012:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800a014:	68bb      	ldr	r3, [r7, #8]
 800a016:	78db      	ldrb	r3, [r3, #3]
 800a018:	2b01      	cmp	r3, #1
 800a01a:	d128      	bne.n	800a06e <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a01c:	69fb      	ldr	r3, [r7, #28]
 800a01e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a022:	689b      	ldr	r3, [r3, #8]
 800a024:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d110      	bne.n	800a04e <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a02c:	69bb      	ldr	r3, [r7, #24]
 800a02e:	015a      	lsls	r2, r3, #5
 800a030:	69fb      	ldr	r3, [r7, #28]
 800a032:	4413      	add	r3, r2
 800a034:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	69ba      	ldr	r2, [r7, #24]
 800a03c:	0151      	lsls	r1, r2, #5
 800a03e:	69fa      	ldr	r2, [r7, #28]
 800a040:	440a      	add	r2, r1
 800a042:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a046:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a04a:	6013      	str	r3, [r2, #0]
 800a04c:	e00f      	b.n	800a06e <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a04e:	69bb      	ldr	r3, [r7, #24]
 800a050:	015a      	lsls	r2, r3, #5
 800a052:	69fb      	ldr	r3, [r7, #28]
 800a054:	4413      	add	r3, r2
 800a056:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	69ba      	ldr	r2, [r7, #24]
 800a05e:	0151      	lsls	r1, r2, #5
 800a060:	69fa      	ldr	r2, [r7, #28]
 800a062:	440a      	add	r2, r1
 800a064:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a068:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a06c:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a06e:	69bb      	ldr	r3, [r7, #24]
 800a070:	015a      	lsls	r2, r3, #5
 800a072:	69fb      	ldr	r3, [r7, #28]
 800a074:	4413      	add	r3, r2
 800a076:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	69ba      	ldr	r2, [r7, #24]
 800a07e:	0151      	lsls	r1, r2, #5
 800a080:	69fa      	ldr	r2, [r7, #28]
 800a082:	440a      	add	r2, r1
 800a084:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a088:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a08c:	6013      	str	r3, [r2, #0]
 800a08e:	e12f      	b.n	800a2f0 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a090:	69bb      	ldr	r3, [r7, #24]
 800a092:	015a      	lsls	r2, r3, #5
 800a094:	69fb      	ldr	r3, [r7, #28]
 800a096:	4413      	add	r3, r2
 800a098:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	69ba      	ldr	r2, [r7, #24]
 800a0a0:	0151      	lsls	r1, r2, #5
 800a0a2:	69fa      	ldr	r2, [r7, #28]
 800a0a4:	440a      	add	r2, r1
 800a0a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a0aa:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a0ae:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a0b0:	68bb      	ldr	r3, [r7, #8]
 800a0b2:	78db      	ldrb	r3, [r3, #3]
 800a0b4:	2b01      	cmp	r3, #1
 800a0b6:	d015      	beq.n	800a0e4 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800a0b8:	68bb      	ldr	r3, [r7, #8]
 800a0ba:	695b      	ldr	r3, [r3, #20]
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	f000 8117 	beq.w	800a2f0 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a0c2:	69fb      	ldr	r3, [r7, #28]
 800a0c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a0c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a0ca:	68bb      	ldr	r3, [r7, #8]
 800a0cc:	781b      	ldrb	r3, [r3, #0]
 800a0ce:	f003 030f 	and.w	r3, r3, #15
 800a0d2:	2101      	movs	r1, #1
 800a0d4:	fa01 f303 	lsl.w	r3, r1, r3
 800a0d8:	69f9      	ldr	r1, [r7, #28]
 800a0da:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a0de:	4313      	orrs	r3, r2
 800a0e0:	634b      	str	r3, [r1, #52]	; 0x34
 800a0e2:	e105      	b.n	800a2f0 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a0e4:	69fb      	ldr	r3, [r7, #28]
 800a0e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a0ea:	689b      	ldr	r3, [r3, #8]
 800a0ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d110      	bne.n	800a116 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a0f4:	69bb      	ldr	r3, [r7, #24]
 800a0f6:	015a      	lsls	r2, r3, #5
 800a0f8:	69fb      	ldr	r3, [r7, #28]
 800a0fa:	4413      	add	r3, r2
 800a0fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	69ba      	ldr	r2, [r7, #24]
 800a104:	0151      	lsls	r1, r2, #5
 800a106:	69fa      	ldr	r2, [r7, #28]
 800a108:	440a      	add	r2, r1
 800a10a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a10e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a112:	6013      	str	r3, [r2, #0]
 800a114:	e00f      	b.n	800a136 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a116:	69bb      	ldr	r3, [r7, #24]
 800a118:	015a      	lsls	r2, r3, #5
 800a11a:	69fb      	ldr	r3, [r7, #28]
 800a11c:	4413      	add	r3, r2
 800a11e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	69ba      	ldr	r2, [r7, #24]
 800a126:	0151      	lsls	r1, r2, #5
 800a128:	69fa      	ldr	r2, [r7, #28]
 800a12a:	440a      	add	r2, r1
 800a12c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a130:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a134:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800a136:	68bb      	ldr	r3, [r7, #8]
 800a138:	68d9      	ldr	r1, [r3, #12]
 800a13a:	68bb      	ldr	r3, [r7, #8]
 800a13c:	781a      	ldrb	r2, [r3, #0]
 800a13e:	68bb      	ldr	r3, [r7, #8]
 800a140:	695b      	ldr	r3, [r3, #20]
 800a142:	b298      	uxth	r0, r3
 800a144:	79fb      	ldrb	r3, [r7, #7]
 800a146:	9300      	str	r3, [sp, #0]
 800a148:	4603      	mov	r3, r0
 800a14a:	68f8      	ldr	r0, [r7, #12]
 800a14c:	f000 fa2b 	bl	800a5a6 <USB_WritePacket>
 800a150:	e0ce      	b.n	800a2f0 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a152:	69bb      	ldr	r3, [r7, #24]
 800a154:	015a      	lsls	r2, r3, #5
 800a156:	69fb      	ldr	r3, [r7, #28]
 800a158:	4413      	add	r3, r2
 800a15a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a15e:	691b      	ldr	r3, [r3, #16]
 800a160:	69ba      	ldr	r2, [r7, #24]
 800a162:	0151      	lsls	r1, r2, #5
 800a164:	69fa      	ldr	r2, [r7, #28]
 800a166:	440a      	add	r2, r1
 800a168:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a16c:	0cdb      	lsrs	r3, r3, #19
 800a16e:	04db      	lsls	r3, r3, #19
 800a170:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a172:	69bb      	ldr	r3, [r7, #24]
 800a174:	015a      	lsls	r2, r3, #5
 800a176:	69fb      	ldr	r3, [r7, #28]
 800a178:	4413      	add	r3, r2
 800a17a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a17e:	691b      	ldr	r3, [r3, #16]
 800a180:	69ba      	ldr	r2, [r7, #24]
 800a182:	0151      	lsls	r1, r2, #5
 800a184:	69fa      	ldr	r2, [r7, #28]
 800a186:	440a      	add	r2, r1
 800a188:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a18c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a190:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a194:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800a196:	68bb      	ldr	r3, [r7, #8]
 800a198:	695b      	ldr	r3, [r3, #20]
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d126      	bne.n	800a1ec <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800a19e:	69bb      	ldr	r3, [r7, #24]
 800a1a0:	015a      	lsls	r2, r3, #5
 800a1a2:	69fb      	ldr	r3, [r7, #28]
 800a1a4:	4413      	add	r3, r2
 800a1a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a1aa:	691a      	ldr	r2, [r3, #16]
 800a1ac:	68bb      	ldr	r3, [r7, #8]
 800a1ae:	689b      	ldr	r3, [r3, #8]
 800a1b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a1b4:	69b9      	ldr	r1, [r7, #24]
 800a1b6:	0148      	lsls	r0, r1, #5
 800a1b8:	69f9      	ldr	r1, [r7, #28]
 800a1ba:	4401      	add	r1, r0
 800a1bc:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a1c0:	4313      	orrs	r3, r2
 800a1c2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a1c4:	69bb      	ldr	r3, [r7, #24]
 800a1c6:	015a      	lsls	r2, r3, #5
 800a1c8:	69fb      	ldr	r3, [r7, #28]
 800a1ca:	4413      	add	r3, r2
 800a1cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a1d0:	691b      	ldr	r3, [r3, #16]
 800a1d2:	69ba      	ldr	r2, [r7, #24]
 800a1d4:	0151      	lsls	r1, r2, #5
 800a1d6:	69fa      	ldr	r2, [r7, #28]
 800a1d8:	440a      	add	r2, r1
 800a1da:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a1de:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a1e2:	6113      	str	r3, [r2, #16]
 800a1e4:	e036      	b.n	800a254 <USB_EPStartXfer+0x3dc>
 800a1e6:	bf00      	nop
 800a1e8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a1ec:	68bb      	ldr	r3, [r7, #8]
 800a1ee:	695a      	ldr	r2, [r3, #20]
 800a1f0:	68bb      	ldr	r3, [r7, #8]
 800a1f2:	689b      	ldr	r3, [r3, #8]
 800a1f4:	4413      	add	r3, r2
 800a1f6:	1e5a      	subs	r2, r3, #1
 800a1f8:	68bb      	ldr	r3, [r7, #8]
 800a1fa:	689b      	ldr	r3, [r3, #8]
 800a1fc:	fbb2 f3f3 	udiv	r3, r2, r3
 800a200:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800a202:	69bb      	ldr	r3, [r7, #24]
 800a204:	015a      	lsls	r2, r3, #5
 800a206:	69fb      	ldr	r3, [r7, #28]
 800a208:	4413      	add	r3, r2
 800a20a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a20e:	691a      	ldr	r2, [r3, #16]
 800a210:	8afb      	ldrh	r3, [r7, #22]
 800a212:	04d9      	lsls	r1, r3, #19
 800a214:	4b39      	ldr	r3, [pc, #228]	; (800a2fc <USB_EPStartXfer+0x484>)
 800a216:	400b      	ands	r3, r1
 800a218:	69b9      	ldr	r1, [r7, #24]
 800a21a:	0148      	lsls	r0, r1, #5
 800a21c:	69f9      	ldr	r1, [r7, #28]
 800a21e:	4401      	add	r1, r0
 800a220:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a224:	4313      	orrs	r3, r2
 800a226:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800a228:	69bb      	ldr	r3, [r7, #24]
 800a22a:	015a      	lsls	r2, r3, #5
 800a22c:	69fb      	ldr	r3, [r7, #28]
 800a22e:	4413      	add	r3, r2
 800a230:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a234:	691a      	ldr	r2, [r3, #16]
 800a236:	68bb      	ldr	r3, [r7, #8]
 800a238:	689b      	ldr	r3, [r3, #8]
 800a23a:	8af9      	ldrh	r1, [r7, #22]
 800a23c:	fb01 f303 	mul.w	r3, r1, r3
 800a240:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a244:	69b9      	ldr	r1, [r7, #24]
 800a246:	0148      	lsls	r0, r1, #5
 800a248:	69f9      	ldr	r1, [r7, #28]
 800a24a:	4401      	add	r1, r0
 800a24c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a250:	4313      	orrs	r3, r2
 800a252:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800a254:	79fb      	ldrb	r3, [r7, #7]
 800a256:	2b01      	cmp	r3, #1
 800a258:	d10d      	bne.n	800a276 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800a25a:	68bb      	ldr	r3, [r7, #8]
 800a25c:	68db      	ldr	r3, [r3, #12]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d009      	beq.n	800a276 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800a262:	68bb      	ldr	r3, [r7, #8]
 800a264:	68d9      	ldr	r1, [r3, #12]
 800a266:	69bb      	ldr	r3, [r7, #24]
 800a268:	015a      	lsls	r2, r3, #5
 800a26a:	69fb      	ldr	r3, [r7, #28]
 800a26c:	4413      	add	r3, r2
 800a26e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a272:	460a      	mov	r2, r1
 800a274:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800a276:	68bb      	ldr	r3, [r7, #8]
 800a278:	78db      	ldrb	r3, [r3, #3]
 800a27a:	2b01      	cmp	r3, #1
 800a27c:	d128      	bne.n	800a2d0 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a27e:	69fb      	ldr	r3, [r7, #28]
 800a280:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a284:	689b      	ldr	r3, [r3, #8]
 800a286:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d110      	bne.n	800a2b0 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800a28e:	69bb      	ldr	r3, [r7, #24]
 800a290:	015a      	lsls	r2, r3, #5
 800a292:	69fb      	ldr	r3, [r7, #28]
 800a294:	4413      	add	r3, r2
 800a296:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	69ba      	ldr	r2, [r7, #24]
 800a29e:	0151      	lsls	r1, r2, #5
 800a2a0:	69fa      	ldr	r2, [r7, #28]
 800a2a2:	440a      	add	r2, r1
 800a2a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a2a8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a2ac:	6013      	str	r3, [r2, #0]
 800a2ae:	e00f      	b.n	800a2d0 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800a2b0:	69bb      	ldr	r3, [r7, #24]
 800a2b2:	015a      	lsls	r2, r3, #5
 800a2b4:	69fb      	ldr	r3, [r7, #28]
 800a2b6:	4413      	add	r3, r2
 800a2b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	69ba      	ldr	r2, [r7, #24]
 800a2c0:	0151      	lsls	r1, r2, #5
 800a2c2:	69fa      	ldr	r2, [r7, #28]
 800a2c4:	440a      	add	r2, r1
 800a2c6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a2ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a2ce:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800a2d0:	69bb      	ldr	r3, [r7, #24]
 800a2d2:	015a      	lsls	r2, r3, #5
 800a2d4:	69fb      	ldr	r3, [r7, #28]
 800a2d6:	4413      	add	r3, r2
 800a2d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	69ba      	ldr	r2, [r7, #24]
 800a2e0:	0151      	lsls	r1, r2, #5
 800a2e2:	69fa      	ldr	r2, [r7, #28]
 800a2e4:	440a      	add	r2, r1
 800a2e6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a2ea:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a2ee:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a2f0:	2300      	movs	r3, #0
}
 800a2f2:	4618      	mov	r0, r3
 800a2f4:	3720      	adds	r7, #32
 800a2f6:	46bd      	mov	sp, r7
 800a2f8:	bd80      	pop	{r7, pc}
 800a2fa:	bf00      	nop
 800a2fc:	1ff80000 	.word	0x1ff80000

0800a300 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800a300:	b480      	push	{r7}
 800a302:	b087      	sub	sp, #28
 800a304:	af00      	add	r7, sp, #0
 800a306:	60f8      	str	r0, [r7, #12]
 800a308:	60b9      	str	r1, [r7, #8]
 800a30a:	4613      	mov	r3, r2
 800a30c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800a312:	68bb      	ldr	r3, [r7, #8]
 800a314:	781b      	ldrb	r3, [r3, #0]
 800a316:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a318:	68bb      	ldr	r3, [r7, #8]
 800a31a:	785b      	ldrb	r3, [r3, #1]
 800a31c:	2b01      	cmp	r3, #1
 800a31e:	f040 80cd 	bne.w	800a4bc <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800a322:	68bb      	ldr	r3, [r7, #8]
 800a324:	695b      	ldr	r3, [r3, #20]
 800a326:	2b00      	cmp	r3, #0
 800a328:	d132      	bne.n	800a390 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a32a:	693b      	ldr	r3, [r7, #16]
 800a32c:	015a      	lsls	r2, r3, #5
 800a32e:	697b      	ldr	r3, [r7, #20]
 800a330:	4413      	add	r3, r2
 800a332:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a336:	691b      	ldr	r3, [r3, #16]
 800a338:	693a      	ldr	r2, [r7, #16]
 800a33a:	0151      	lsls	r1, r2, #5
 800a33c:	697a      	ldr	r2, [r7, #20]
 800a33e:	440a      	add	r2, r1
 800a340:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a344:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a348:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a34c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a34e:	693b      	ldr	r3, [r7, #16]
 800a350:	015a      	lsls	r2, r3, #5
 800a352:	697b      	ldr	r3, [r7, #20]
 800a354:	4413      	add	r3, r2
 800a356:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a35a:	691b      	ldr	r3, [r3, #16]
 800a35c:	693a      	ldr	r2, [r7, #16]
 800a35e:	0151      	lsls	r1, r2, #5
 800a360:	697a      	ldr	r2, [r7, #20]
 800a362:	440a      	add	r2, r1
 800a364:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a368:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a36c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a36e:	693b      	ldr	r3, [r7, #16]
 800a370:	015a      	lsls	r2, r3, #5
 800a372:	697b      	ldr	r3, [r7, #20]
 800a374:	4413      	add	r3, r2
 800a376:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a37a:	691b      	ldr	r3, [r3, #16]
 800a37c:	693a      	ldr	r2, [r7, #16]
 800a37e:	0151      	lsls	r1, r2, #5
 800a380:	697a      	ldr	r2, [r7, #20]
 800a382:	440a      	add	r2, r1
 800a384:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a388:	0cdb      	lsrs	r3, r3, #19
 800a38a:	04db      	lsls	r3, r3, #19
 800a38c:	6113      	str	r3, [r2, #16]
 800a38e:	e04e      	b.n	800a42e <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a390:	693b      	ldr	r3, [r7, #16]
 800a392:	015a      	lsls	r2, r3, #5
 800a394:	697b      	ldr	r3, [r7, #20]
 800a396:	4413      	add	r3, r2
 800a398:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a39c:	691b      	ldr	r3, [r3, #16]
 800a39e:	693a      	ldr	r2, [r7, #16]
 800a3a0:	0151      	lsls	r1, r2, #5
 800a3a2:	697a      	ldr	r2, [r7, #20]
 800a3a4:	440a      	add	r2, r1
 800a3a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a3aa:	0cdb      	lsrs	r3, r3, #19
 800a3ac:	04db      	lsls	r3, r3, #19
 800a3ae:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a3b0:	693b      	ldr	r3, [r7, #16]
 800a3b2:	015a      	lsls	r2, r3, #5
 800a3b4:	697b      	ldr	r3, [r7, #20]
 800a3b6:	4413      	add	r3, r2
 800a3b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a3bc:	691b      	ldr	r3, [r3, #16]
 800a3be:	693a      	ldr	r2, [r7, #16]
 800a3c0:	0151      	lsls	r1, r2, #5
 800a3c2:	697a      	ldr	r2, [r7, #20]
 800a3c4:	440a      	add	r2, r1
 800a3c6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a3ca:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a3ce:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a3d2:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800a3d4:	68bb      	ldr	r3, [r7, #8]
 800a3d6:	695a      	ldr	r2, [r3, #20]
 800a3d8:	68bb      	ldr	r3, [r7, #8]
 800a3da:	689b      	ldr	r3, [r3, #8]
 800a3dc:	429a      	cmp	r2, r3
 800a3de:	d903      	bls.n	800a3e8 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800a3e0:	68bb      	ldr	r3, [r7, #8]
 800a3e2:	689a      	ldr	r2, [r3, #8]
 800a3e4:	68bb      	ldr	r3, [r7, #8]
 800a3e6:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a3e8:	693b      	ldr	r3, [r7, #16]
 800a3ea:	015a      	lsls	r2, r3, #5
 800a3ec:	697b      	ldr	r3, [r7, #20]
 800a3ee:	4413      	add	r3, r2
 800a3f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a3f4:	691b      	ldr	r3, [r3, #16]
 800a3f6:	693a      	ldr	r2, [r7, #16]
 800a3f8:	0151      	lsls	r1, r2, #5
 800a3fa:	697a      	ldr	r2, [r7, #20]
 800a3fc:	440a      	add	r2, r1
 800a3fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a402:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a406:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800a408:	693b      	ldr	r3, [r7, #16]
 800a40a:	015a      	lsls	r2, r3, #5
 800a40c:	697b      	ldr	r3, [r7, #20]
 800a40e:	4413      	add	r3, r2
 800a410:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a414:	691a      	ldr	r2, [r3, #16]
 800a416:	68bb      	ldr	r3, [r7, #8]
 800a418:	695b      	ldr	r3, [r3, #20]
 800a41a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a41e:	6939      	ldr	r1, [r7, #16]
 800a420:	0148      	lsls	r0, r1, #5
 800a422:	6979      	ldr	r1, [r7, #20]
 800a424:	4401      	add	r1, r0
 800a426:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800a42a:	4313      	orrs	r3, r2
 800a42c:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800a42e:	79fb      	ldrb	r3, [r7, #7]
 800a430:	2b01      	cmp	r3, #1
 800a432:	d11e      	bne.n	800a472 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800a434:	68bb      	ldr	r3, [r7, #8]
 800a436:	691b      	ldr	r3, [r3, #16]
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d009      	beq.n	800a450 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800a43c:	693b      	ldr	r3, [r7, #16]
 800a43e:	015a      	lsls	r2, r3, #5
 800a440:	697b      	ldr	r3, [r7, #20]
 800a442:	4413      	add	r3, r2
 800a444:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a448:	461a      	mov	r2, r3
 800a44a:	68bb      	ldr	r3, [r7, #8]
 800a44c:	691b      	ldr	r3, [r3, #16]
 800a44e:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a450:	693b      	ldr	r3, [r7, #16]
 800a452:	015a      	lsls	r2, r3, #5
 800a454:	697b      	ldr	r3, [r7, #20]
 800a456:	4413      	add	r3, r2
 800a458:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	693a      	ldr	r2, [r7, #16]
 800a460:	0151      	lsls	r1, r2, #5
 800a462:	697a      	ldr	r2, [r7, #20]
 800a464:	440a      	add	r2, r1
 800a466:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a46a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a46e:	6013      	str	r3, [r2, #0]
 800a470:	e092      	b.n	800a598 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a472:	693b      	ldr	r3, [r7, #16]
 800a474:	015a      	lsls	r2, r3, #5
 800a476:	697b      	ldr	r3, [r7, #20]
 800a478:	4413      	add	r3, r2
 800a47a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	693a      	ldr	r2, [r7, #16]
 800a482:	0151      	lsls	r1, r2, #5
 800a484:	697a      	ldr	r2, [r7, #20]
 800a486:	440a      	add	r2, r1
 800a488:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a48c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a490:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800a492:	68bb      	ldr	r3, [r7, #8]
 800a494:	695b      	ldr	r3, [r3, #20]
 800a496:	2b00      	cmp	r3, #0
 800a498:	d07e      	beq.n	800a598 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a49a:	697b      	ldr	r3, [r7, #20]
 800a49c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a4a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a4a2:	68bb      	ldr	r3, [r7, #8]
 800a4a4:	781b      	ldrb	r3, [r3, #0]
 800a4a6:	f003 030f 	and.w	r3, r3, #15
 800a4aa:	2101      	movs	r1, #1
 800a4ac:	fa01 f303 	lsl.w	r3, r1, r3
 800a4b0:	6979      	ldr	r1, [r7, #20]
 800a4b2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a4b6:	4313      	orrs	r3, r2
 800a4b8:	634b      	str	r3, [r1, #52]	; 0x34
 800a4ba:	e06d      	b.n	800a598 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a4bc:	693b      	ldr	r3, [r7, #16]
 800a4be:	015a      	lsls	r2, r3, #5
 800a4c0:	697b      	ldr	r3, [r7, #20]
 800a4c2:	4413      	add	r3, r2
 800a4c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a4c8:	691b      	ldr	r3, [r3, #16]
 800a4ca:	693a      	ldr	r2, [r7, #16]
 800a4cc:	0151      	lsls	r1, r2, #5
 800a4ce:	697a      	ldr	r2, [r7, #20]
 800a4d0:	440a      	add	r2, r1
 800a4d2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a4d6:	0cdb      	lsrs	r3, r3, #19
 800a4d8:	04db      	lsls	r3, r3, #19
 800a4da:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a4dc:	693b      	ldr	r3, [r7, #16]
 800a4de:	015a      	lsls	r2, r3, #5
 800a4e0:	697b      	ldr	r3, [r7, #20]
 800a4e2:	4413      	add	r3, r2
 800a4e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a4e8:	691b      	ldr	r3, [r3, #16]
 800a4ea:	693a      	ldr	r2, [r7, #16]
 800a4ec:	0151      	lsls	r1, r2, #5
 800a4ee:	697a      	ldr	r2, [r7, #20]
 800a4f0:	440a      	add	r2, r1
 800a4f2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a4f6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a4fa:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a4fe:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800a500:	68bb      	ldr	r3, [r7, #8]
 800a502:	695b      	ldr	r3, [r3, #20]
 800a504:	2b00      	cmp	r3, #0
 800a506:	d003      	beq.n	800a510 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800a508:	68bb      	ldr	r3, [r7, #8]
 800a50a:	689a      	ldr	r2, [r3, #8]
 800a50c:	68bb      	ldr	r3, [r7, #8]
 800a50e:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a510:	693b      	ldr	r3, [r7, #16]
 800a512:	015a      	lsls	r2, r3, #5
 800a514:	697b      	ldr	r3, [r7, #20]
 800a516:	4413      	add	r3, r2
 800a518:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a51c:	691b      	ldr	r3, [r3, #16]
 800a51e:	693a      	ldr	r2, [r7, #16]
 800a520:	0151      	lsls	r1, r2, #5
 800a522:	697a      	ldr	r2, [r7, #20]
 800a524:	440a      	add	r2, r1
 800a526:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a52a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a52e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800a530:	693b      	ldr	r3, [r7, #16]
 800a532:	015a      	lsls	r2, r3, #5
 800a534:	697b      	ldr	r3, [r7, #20]
 800a536:	4413      	add	r3, r2
 800a538:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a53c:	691a      	ldr	r2, [r3, #16]
 800a53e:	68bb      	ldr	r3, [r7, #8]
 800a540:	689b      	ldr	r3, [r3, #8]
 800a542:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a546:	6939      	ldr	r1, [r7, #16]
 800a548:	0148      	lsls	r0, r1, #5
 800a54a:	6979      	ldr	r1, [r7, #20]
 800a54c:	4401      	add	r1, r0
 800a54e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a552:	4313      	orrs	r3, r2
 800a554:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800a556:	79fb      	ldrb	r3, [r7, #7]
 800a558:	2b01      	cmp	r3, #1
 800a55a:	d10d      	bne.n	800a578 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800a55c:	68bb      	ldr	r3, [r7, #8]
 800a55e:	68db      	ldr	r3, [r3, #12]
 800a560:	2b00      	cmp	r3, #0
 800a562:	d009      	beq.n	800a578 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800a564:	68bb      	ldr	r3, [r7, #8]
 800a566:	68d9      	ldr	r1, [r3, #12]
 800a568:	693b      	ldr	r3, [r7, #16]
 800a56a:	015a      	lsls	r2, r3, #5
 800a56c:	697b      	ldr	r3, [r7, #20]
 800a56e:	4413      	add	r3, r2
 800a570:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a574:	460a      	mov	r2, r1
 800a576:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800a578:	693b      	ldr	r3, [r7, #16]
 800a57a:	015a      	lsls	r2, r3, #5
 800a57c:	697b      	ldr	r3, [r7, #20]
 800a57e:	4413      	add	r3, r2
 800a580:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	693a      	ldr	r2, [r7, #16]
 800a588:	0151      	lsls	r1, r2, #5
 800a58a:	697a      	ldr	r2, [r7, #20]
 800a58c:	440a      	add	r2, r1
 800a58e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a592:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a596:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a598:	2300      	movs	r3, #0
}
 800a59a:	4618      	mov	r0, r3
 800a59c:	371c      	adds	r7, #28
 800a59e:	46bd      	mov	sp, r7
 800a5a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a4:	4770      	bx	lr

0800a5a6 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a5a6:	b480      	push	{r7}
 800a5a8:	b089      	sub	sp, #36	; 0x24
 800a5aa:	af00      	add	r7, sp, #0
 800a5ac:	60f8      	str	r0, [r7, #12]
 800a5ae:	60b9      	str	r1, [r7, #8]
 800a5b0:	4611      	mov	r1, r2
 800a5b2:	461a      	mov	r2, r3
 800a5b4:	460b      	mov	r3, r1
 800a5b6:	71fb      	strb	r3, [r7, #7]
 800a5b8:	4613      	mov	r3, r2
 800a5ba:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800a5c0:	68bb      	ldr	r3, [r7, #8]
 800a5c2:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800a5c4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d11a      	bne.n	800a602 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800a5cc:	88bb      	ldrh	r3, [r7, #4]
 800a5ce:	3303      	adds	r3, #3
 800a5d0:	089b      	lsrs	r3, r3, #2
 800a5d2:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a5d4:	2300      	movs	r3, #0
 800a5d6:	61bb      	str	r3, [r7, #24]
 800a5d8:	e00f      	b.n	800a5fa <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a5da:	79fb      	ldrb	r3, [r7, #7]
 800a5dc:	031a      	lsls	r2, r3, #12
 800a5de:	697b      	ldr	r3, [r7, #20]
 800a5e0:	4413      	add	r3, r2
 800a5e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a5e6:	461a      	mov	r2, r3
 800a5e8:	69fb      	ldr	r3, [r7, #28]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a5ee:	69fb      	ldr	r3, [r7, #28]
 800a5f0:	3304      	adds	r3, #4
 800a5f2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a5f4:	69bb      	ldr	r3, [r7, #24]
 800a5f6:	3301      	adds	r3, #1
 800a5f8:	61bb      	str	r3, [r7, #24]
 800a5fa:	69ba      	ldr	r2, [r7, #24]
 800a5fc:	693b      	ldr	r3, [r7, #16]
 800a5fe:	429a      	cmp	r2, r3
 800a600:	d3eb      	bcc.n	800a5da <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a602:	2300      	movs	r3, #0
}
 800a604:	4618      	mov	r0, r3
 800a606:	3724      	adds	r7, #36	; 0x24
 800a608:	46bd      	mov	sp, r7
 800a60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a60e:	4770      	bx	lr

0800a610 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a610:	b480      	push	{r7}
 800a612:	b089      	sub	sp, #36	; 0x24
 800a614:	af00      	add	r7, sp, #0
 800a616:	60f8      	str	r0, [r7, #12]
 800a618:	60b9      	str	r1, [r7, #8]
 800a61a:	4613      	mov	r3, r2
 800a61c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800a622:	68bb      	ldr	r3, [r7, #8]
 800a624:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800a626:	88fb      	ldrh	r3, [r7, #6]
 800a628:	3303      	adds	r3, #3
 800a62a:	089b      	lsrs	r3, r3, #2
 800a62c:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800a62e:	2300      	movs	r3, #0
 800a630:	61bb      	str	r3, [r7, #24]
 800a632:	e00b      	b.n	800a64c <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a634:	697b      	ldr	r3, [r7, #20]
 800a636:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a63a:	681a      	ldr	r2, [r3, #0]
 800a63c:	69fb      	ldr	r3, [r7, #28]
 800a63e:	601a      	str	r2, [r3, #0]
    pDest++;
 800a640:	69fb      	ldr	r3, [r7, #28]
 800a642:	3304      	adds	r3, #4
 800a644:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800a646:	69bb      	ldr	r3, [r7, #24]
 800a648:	3301      	adds	r3, #1
 800a64a:	61bb      	str	r3, [r7, #24]
 800a64c:	69ba      	ldr	r2, [r7, #24]
 800a64e:	693b      	ldr	r3, [r7, #16]
 800a650:	429a      	cmp	r2, r3
 800a652:	d3ef      	bcc.n	800a634 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800a654:	69fb      	ldr	r3, [r7, #28]
}
 800a656:	4618      	mov	r0, r3
 800a658:	3724      	adds	r7, #36	; 0x24
 800a65a:	46bd      	mov	sp, r7
 800a65c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a660:	4770      	bx	lr

0800a662 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a662:	b480      	push	{r7}
 800a664:	b085      	sub	sp, #20
 800a666:	af00      	add	r7, sp, #0
 800a668:	6078      	str	r0, [r7, #4]
 800a66a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a670:	683b      	ldr	r3, [r7, #0]
 800a672:	781b      	ldrb	r3, [r3, #0]
 800a674:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a676:	683b      	ldr	r3, [r7, #0]
 800a678:	785b      	ldrb	r3, [r3, #1]
 800a67a:	2b01      	cmp	r3, #1
 800a67c:	d12c      	bne.n	800a6d8 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a67e:	68bb      	ldr	r3, [r7, #8]
 800a680:	015a      	lsls	r2, r3, #5
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	4413      	add	r3, r2
 800a686:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	db12      	blt.n	800a6b6 <USB_EPSetStall+0x54>
 800a690:	68bb      	ldr	r3, [r7, #8]
 800a692:	2b00      	cmp	r3, #0
 800a694:	d00f      	beq.n	800a6b6 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800a696:	68bb      	ldr	r3, [r7, #8]
 800a698:	015a      	lsls	r2, r3, #5
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	4413      	add	r3, r2
 800a69e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	68ba      	ldr	r2, [r7, #8]
 800a6a6:	0151      	lsls	r1, r2, #5
 800a6a8:	68fa      	ldr	r2, [r7, #12]
 800a6aa:	440a      	add	r2, r1
 800a6ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a6b0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a6b4:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800a6b6:	68bb      	ldr	r3, [r7, #8]
 800a6b8:	015a      	lsls	r2, r3, #5
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	4413      	add	r3, r2
 800a6be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	68ba      	ldr	r2, [r7, #8]
 800a6c6:	0151      	lsls	r1, r2, #5
 800a6c8:	68fa      	ldr	r2, [r7, #12]
 800a6ca:	440a      	add	r2, r1
 800a6cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a6d0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a6d4:	6013      	str	r3, [r2, #0]
 800a6d6:	e02b      	b.n	800a730 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a6d8:	68bb      	ldr	r3, [r7, #8]
 800a6da:	015a      	lsls	r2, r3, #5
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	4413      	add	r3, r2
 800a6e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	db12      	blt.n	800a710 <USB_EPSetStall+0xae>
 800a6ea:	68bb      	ldr	r3, [r7, #8]
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d00f      	beq.n	800a710 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800a6f0:	68bb      	ldr	r3, [r7, #8]
 800a6f2:	015a      	lsls	r2, r3, #5
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	4413      	add	r3, r2
 800a6f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	68ba      	ldr	r2, [r7, #8]
 800a700:	0151      	lsls	r1, r2, #5
 800a702:	68fa      	ldr	r2, [r7, #12]
 800a704:	440a      	add	r2, r1
 800a706:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a70a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a70e:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800a710:	68bb      	ldr	r3, [r7, #8]
 800a712:	015a      	lsls	r2, r3, #5
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	4413      	add	r3, r2
 800a718:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	68ba      	ldr	r2, [r7, #8]
 800a720:	0151      	lsls	r1, r2, #5
 800a722:	68fa      	ldr	r2, [r7, #12]
 800a724:	440a      	add	r2, r1
 800a726:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a72a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a72e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a730:	2300      	movs	r3, #0
}
 800a732:	4618      	mov	r0, r3
 800a734:	3714      	adds	r7, #20
 800a736:	46bd      	mov	sp, r7
 800a738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a73c:	4770      	bx	lr

0800a73e <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a73e:	b480      	push	{r7}
 800a740:	b085      	sub	sp, #20
 800a742:	af00      	add	r7, sp, #0
 800a744:	6078      	str	r0, [r7, #4]
 800a746:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a74c:	683b      	ldr	r3, [r7, #0]
 800a74e:	781b      	ldrb	r3, [r3, #0]
 800a750:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a752:	683b      	ldr	r3, [r7, #0]
 800a754:	785b      	ldrb	r3, [r3, #1]
 800a756:	2b01      	cmp	r3, #1
 800a758:	d128      	bne.n	800a7ac <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a75a:	68bb      	ldr	r3, [r7, #8]
 800a75c:	015a      	lsls	r2, r3, #5
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	4413      	add	r3, r2
 800a762:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	68ba      	ldr	r2, [r7, #8]
 800a76a:	0151      	lsls	r1, r2, #5
 800a76c:	68fa      	ldr	r2, [r7, #12]
 800a76e:	440a      	add	r2, r1
 800a770:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a774:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a778:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a77a:	683b      	ldr	r3, [r7, #0]
 800a77c:	78db      	ldrb	r3, [r3, #3]
 800a77e:	2b03      	cmp	r3, #3
 800a780:	d003      	beq.n	800a78a <USB_EPClearStall+0x4c>
 800a782:	683b      	ldr	r3, [r7, #0]
 800a784:	78db      	ldrb	r3, [r3, #3]
 800a786:	2b02      	cmp	r3, #2
 800a788:	d138      	bne.n	800a7fc <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a78a:	68bb      	ldr	r3, [r7, #8]
 800a78c:	015a      	lsls	r2, r3, #5
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	4413      	add	r3, r2
 800a792:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	68ba      	ldr	r2, [r7, #8]
 800a79a:	0151      	lsls	r1, r2, #5
 800a79c:	68fa      	ldr	r2, [r7, #12]
 800a79e:	440a      	add	r2, r1
 800a7a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a7a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a7a8:	6013      	str	r3, [r2, #0]
 800a7aa:	e027      	b.n	800a7fc <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a7ac:	68bb      	ldr	r3, [r7, #8]
 800a7ae:	015a      	lsls	r2, r3, #5
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	4413      	add	r3, r2
 800a7b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	68ba      	ldr	r2, [r7, #8]
 800a7bc:	0151      	lsls	r1, r2, #5
 800a7be:	68fa      	ldr	r2, [r7, #12]
 800a7c0:	440a      	add	r2, r1
 800a7c2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a7c6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a7ca:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a7cc:	683b      	ldr	r3, [r7, #0]
 800a7ce:	78db      	ldrb	r3, [r3, #3]
 800a7d0:	2b03      	cmp	r3, #3
 800a7d2:	d003      	beq.n	800a7dc <USB_EPClearStall+0x9e>
 800a7d4:	683b      	ldr	r3, [r7, #0]
 800a7d6:	78db      	ldrb	r3, [r3, #3]
 800a7d8:	2b02      	cmp	r3, #2
 800a7da:	d10f      	bne.n	800a7fc <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a7dc:	68bb      	ldr	r3, [r7, #8]
 800a7de:	015a      	lsls	r2, r3, #5
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	4413      	add	r3, r2
 800a7e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	68ba      	ldr	r2, [r7, #8]
 800a7ec:	0151      	lsls	r1, r2, #5
 800a7ee:	68fa      	ldr	r2, [r7, #12]
 800a7f0:	440a      	add	r2, r1
 800a7f2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a7f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a7fa:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800a7fc:	2300      	movs	r3, #0
}
 800a7fe:	4618      	mov	r0, r3
 800a800:	3714      	adds	r7, #20
 800a802:	46bd      	mov	sp, r7
 800a804:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a808:	4770      	bx	lr

0800a80a <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800a80a:	b480      	push	{r7}
 800a80c:	b085      	sub	sp, #20
 800a80e:	af00      	add	r7, sp, #0
 800a810:	6078      	str	r0, [r7, #4]
 800a812:	460b      	mov	r3, r1
 800a814:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	68fa      	ldr	r2, [r7, #12]
 800a824:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a828:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800a82c:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a834:	681a      	ldr	r2, [r3, #0]
 800a836:	78fb      	ldrb	r3, [r7, #3]
 800a838:	011b      	lsls	r3, r3, #4
 800a83a:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800a83e:	68f9      	ldr	r1, [r7, #12]
 800a840:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a844:	4313      	orrs	r3, r2
 800a846:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800a848:	2300      	movs	r3, #0
}
 800a84a:	4618      	mov	r0, r3
 800a84c:	3714      	adds	r7, #20
 800a84e:	46bd      	mov	sp, r7
 800a850:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a854:	4770      	bx	lr

0800a856 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800a856:	b480      	push	{r7}
 800a858:	b085      	sub	sp, #20
 800a85a:	af00      	add	r7, sp, #0
 800a85c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	68fa      	ldr	r2, [r7, #12]
 800a86c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800a870:	f023 0303 	bic.w	r3, r3, #3
 800a874:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a87c:	685b      	ldr	r3, [r3, #4]
 800a87e:	68fa      	ldr	r2, [r7, #12]
 800a880:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a884:	f023 0302 	bic.w	r3, r3, #2
 800a888:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a88a:	2300      	movs	r3, #0
}
 800a88c:	4618      	mov	r0, r3
 800a88e:	3714      	adds	r7, #20
 800a890:	46bd      	mov	sp, r7
 800a892:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a896:	4770      	bx	lr

0800a898 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800a898:	b480      	push	{r7}
 800a89a:	b085      	sub	sp, #20
 800a89c:	af00      	add	r7, sp, #0
 800a89e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	68fa      	ldr	r2, [r7, #12]
 800a8ae:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800a8b2:	f023 0303 	bic.w	r3, r3, #3
 800a8b6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a8be:	685b      	ldr	r3, [r3, #4]
 800a8c0:	68fa      	ldr	r2, [r7, #12]
 800a8c2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a8c6:	f043 0302 	orr.w	r3, r3, #2
 800a8ca:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a8cc:	2300      	movs	r3, #0
}
 800a8ce:	4618      	mov	r0, r3
 800a8d0:	3714      	adds	r7, #20
 800a8d2:	46bd      	mov	sp, r7
 800a8d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d8:	4770      	bx	lr

0800a8da <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800a8da:	b480      	push	{r7}
 800a8dc:	b085      	sub	sp, #20
 800a8de:	af00      	add	r7, sp, #0
 800a8e0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	695b      	ldr	r3, [r3, #20]
 800a8e6:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	699b      	ldr	r3, [r3, #24]
 800a8ec:	68fa      	ldr	r2, [r7, #12]
 800a8ee:	4013      	ands	r3, r2
 800a8f0:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a8f2:	68fb      	ldr	r3, [r7, #12]
}
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	3714      	adds	r7, #20
 800a8f8:	46bd      	mov	sp, r7
 800a8fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8fe:	4770      	bx	lr

0800a900 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a900:	b480      	push	{r7}
 800a902:	b085      	sub	sp, #20
 800a904:	af00      	add	r7, sp, #0
 800a906:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a912:	699b      	ldr	r3, [r3, #24]
 800a914:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a91c:	69db      	ldr	r3, [r3, #28]
 800a91e:	68ba      	ldr	r2, [r7, #8]
 800a920:	4013      	ands	r3, r2
 800a922:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800a924:	68bb      	ldr	r3, [r7, #8]
 800a926:	0c1b      	lsrs	r3, r3, #16
}
 800a928:	4618      	mov	r0, r3
 800a92a:	3714      	adds	r7, #20
 800a92c:	46bd      	mov	sp, r7
 800a92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a932:	4770      	bx	lr

0800a934 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a934:	b480      	push	{r7}
 800a936:	b085      	sub	sp, #20
 800a938:	af00      	add	r7, sp, #0
 800a93a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a946:	699b      	ldr	r3, [r3, #24]
 800a948:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a950:	69db      	ldr	r3, [r3, #28]
 800a952:	68ba      	ldr	r2, [r7, #8]
 800a954:	4013      	ands	r3, r2
 800a956:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800a958:	68bb      	ldr	r3, [r7, #8]
 800a95a:	b29b      	uxth	r3, r3
}
 800a95c:	4618      	mov	r0, r3
 800a95e:	3714      	adds	r7, #20
 800a960:	46bd      	mov	sp, r7
 800a962:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a966:	4770      	bx	lr

0800a968 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a968:	b480      	push	{r7}
 800a96a:	b085      	sub	sp, #20
 800a96c:	af00      	add	r7, sp, #0
 800a96e:	6078      	str	r0, [r7, #4]
 800a970:	460b      	mov	r3, r1
 800a972:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800a978:	78fb      	ldrb	r3, [r7, #3]
 800a97a:	015a      	lsls	r2, r3, #5
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	4413      	add	r3, r2
 800a980:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a984:	689b      	ldr	r3, [r3, #8]
 800a986:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a98e:	695b      	ldr	r3, [r3, #20]
 800a990:	68ba      	ldr	r2, [r7, #8]
 800a992:	4013      	ands	r3, r2
 800a994:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a996:	68bb      	ldr	r3, [r7, #8]
}
 800a998:	4618      	mov	r0, r3
 800a99a:	3714      	adds	r7, #20
 800a99c:	46bd      	mov	sp, r7
 800a99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a2:	4770      	bx	lr

0800a9a4 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a9a4:	b480      	push	{r7}
 800a9a6:	b087      	sub	sp, #28
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	6078      	str	r0, [r7, #4]
 800a9ac:	460b      	mov	r3, r1
 800a9ae:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800a9b4:	697b      	ldr	r3, [r7, #20]
 800a9b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a9ba:	691b      	ldr	r3, [r3, #16]
 800a9bc:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800a9be:	697b      	ldr	r3, [r7, #20]
 800a9c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a9c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a9c6:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800a9c8:	78fb      	ldrb	r3, [r7, #3]
 800a9ca:	f003 030f 	and.w	r3, r3, #15
 800a9ce:	68fa      	ldr	r2, [r7, #12]
 800a9d0:	fa22 f303 	lsr.w	r3, r2, r3
 800a9d4:	01db      	lsls	r3, r3, #7
 800a9d6:	b2db      	uxtb	r3, r3
 800a9d8:	693a      	ldr	r2, [r7, #16]
 800a9da:	4313      	orrs	r3, r2
 800a9dc:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800a9de:	78fb      	ldrb	r3, [r7, #3]
 800a9e0:	015a      	lsls	r2, r3, #5
 800a9e2:	697b      	ldr	r3, [r7, #20]
 800a9e4:	4413      	add	r3, r2
 800a9e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a9ea:	689b      	ldr	r3, [r3, #8]
 800a9ec:	693a      	ldr	r2, [r7, #16]
 800a9ee:	4013      	ands	r3, r2
 800a9f0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a9f2:	68bb      	ldr	r3, [r7, #8]
}
 800a9f4:	4618      	mov	r0, r3
 800a9f6:	371c      	adds	r7, #28
 800a9f8:	46bd      	mov	sp, r7
 800a9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9fe:	4770      	bx	lr

0800aa00 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800aa00:	b480      	push	{r7}
 800aa02:	b083      	sub	sp, #12
 800aa04:	af00      	add	r7, sp, #0
 800aa06:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	695b      	ldr	r3, [r3, #20]
 800aa0c:	f003 0301 	and.w	r3, r3, #1
}
 800aa10:	4618      	mov	r0, r3
 800aa12:	370c      	adds	r7, #12
 800aa14:	46bd      	mov	sp, r7
 800aa16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa1a:	4770      	bx	lr

0800aa1c <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800aa1c:	b480      	push	{r7}
 800aa1e:	b085      	sub	sp, #20
 800aa20:	af00      	add	r7, sp, #0
 800aa22:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	68fa      	ldr	r2, [r7, #12]
 800aa32:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aa36:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800aa3a:	f023 0307 	bic.w	r3, r3, #7
 800aa3e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aa46:	685b      	ldr	r3, [r3, #4]
 800aa48:	68fa      	ldr	r2, [r7, #12]
 800aa4a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800aa4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aa52:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800aa54:	2300      	movs	r3, #0
}
 800aa56:	4618      	mov	r0, r3
 800aa58:	3714      	adds	r7, #20
 800aa5a:	46bd      	mov	sp, r7
 800aa5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa60:	4770      	bx	lr
	...

0800aa64 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800aa64:	b480      	push	{r7}
 800aa66:	b087      	sub	sp, #28
 800aa68:	af00      	add	r7, sp, #0
 800aa6a:	60f8      	str	r0, [r7, #12]
 800aa6c:	460b      	mov	r3, r1
 800aa6e:	607a      	str	r2, [r7, #4]
 800aa70:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	333c      	adds	r3, #60	; 0x3c
 800aa7a:	3304      	adds	r3, #4
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800aa80:	693b      	ldr	r3, [r7, #16]
 800aa82:	4a26      	ldr	r2, [pc, #152]	; (800ab1c <USB_EP0_OutStart+0xb8>)
 800aa84:	4293      	cmp	r3, r2
 800aa86:	d90a      	bls.n	800aa9e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800aa88:	697b      	ldr	r3, [r7, #20]
 800aa8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800aa94:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800aa98:	d101      	bne.n	800aa9e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800aa9a:	2300      	movs	r3, #0
 800aa9c:	e037      	b.n	800ab0e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800aa9e:	697b      	ldr	r3, [r7, #20]
 800aaa0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aaa4:	461a      	mov	r2, r3
 800aaa6:	2300      	movs	r3, #0
 800aaa8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800aaaa:	697b      	ldr	r3, [r7, #20]
 800aaac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aab0:	691b      	ldr	r3, [r3, #16]
 800aab2:	697a      	ldr	r2, [r7, #20]
 800aab4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800aab8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800aabc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800aabe:	697b      	ldr	r3, [r7, #20]
 800aac0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aac4:	691b      	ldr	r3, [r3, #16]
 800aac6:	697a      	ldr	r2, [r7, #20]
 800aac8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800aacc:	f043 0318 	orr.w	r3, r3, #24
 800aad0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800aad2:	697b      	ldr	r3, [r7, #20]
 800aad4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aad8:	691b      	ldr	r3, [r3, #16]
 800aada:	697a      	ldr	r2, [r7, #20]
 800aadc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800aae0:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800aae4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800aae6:	7afb      	ldrb	r3, [r7, #11]
 800aae8:	2b01      	cmp	r3, #1
 800aaea:	d10f      	bne.n	800ab0c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800aaec:	697b      	ldr	r3, [r7, #20]
 800aaee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aaf2:	461a      	mov	r2, r3
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800aaf8:	697b      	ldr	r3, [r7, #20]
 800aafa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	697a      	ldr	r2, [r7, #20]
 800ab02:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ab06:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800ab0a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ab0c:	2300      	movs	r3, #0
}
 800ab0e:	4618      	mov	r0, r3
 800ab10:	371c      	adds	r7, #28
 800ab12:	46bd      	mov	sp, r7
 800ab14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab18:	4770      	bx	lr
 800ab1a:	bf00      	nop
 800ab1c:	4f54300a 	.word	0x4f54300a

0800ab20 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800ab20:	b480      	push	{r7}
 800ab22:	b085      	sub	sp, #20
 800ab24:	af00      	add	r7, sp, #0
 800ab26:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800ab28:	2300      	movs	r3, #0
 800ab2a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	3301      	adds	r3, #1
 800ab30:	60fb      	str	r3, [r7, #12]
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	4a13      	ldr	r2, [pc, #76]	; (800ab84 <USB_CoreReset+0x64>)
 800ab36:	4293      	cmp	r3, r2
 800ab38:	d901      	bls.n	800ab3e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800ab3a:	2303      	movs	r3, #3
 800ab3c:	e01b      	b.n	800ab76 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	691b      	ldr	r3, [r3, #16]
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	daf2      	bge.n	800ab2c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800ab46:	2300      	movs	r3, #0
 800ab48:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	691b      	ldr	r3, [r3, #16]
 800ab4e:	f043 0201 	orr.w	r2, r3, #1
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	3301      	adds	r3, #1
 800ab5a:	60fb      	str	r3, [r7, #12]
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	4a09      	ldr	r2, [pc, #36]	; (800ab84 <USB_CoreReset+0x64>)
 800ab60:	4293      	cmp	r3, r2
 800ab62:	d901      	bls.n	800ab68 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800ab64:	2303      	movs	r3, #3
 800ab66:	e006      	b.n	800ab76 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	691b      	ldr	r3, [r3, #16]
 800ab6c:	f003 0301 	and.w	r3, r3, #1
 800ab70:	2b01      	cmp	r3, #1
 800ab72:	d0f0      	beq.n	800ab56 <USB_CoreReset+0x36>

  return HAL_OK;
 800ab74:	2300      	movs	r3, #0
}
 800ab76:	4618      	mov	r0, r3
 800ab78:	3714      	adds	r7, #20
 800ab7a:	46bd      	mov	sp, r7
 800ab7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab80:	4770      	bx	lr
 800ab82:	bf00      	nop
 800ab84:	00030d40 	.word	0x00030d40

0800ab88 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ab88:	b580      	push	{r7, lr}
 800ab8a:	b084      	sub	sp, #16
 800ab8c:	af00      	add	r7, sp, #0
 800ab8e:	6078      	str	r0, [r7, #4]
 800ab90:	460b      	mov	r3, r1
 800ab92:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800ab94:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800ab98:	f002 f9fc 	bl	800cf94 <USBD_static_malloc>
 800ab9c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d105      	bne.n	800abb0 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	2200      	movs	r2, #0
 800aba8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800abac:	2302      	movs	r3, #2
 800abae:	e066      	b.n	800ac7e <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	68fa      	ldr	r2, [r7, #12]
 800abb4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	7c1b      	ldrb	r3, [r3, #16]
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d119      	bne.n	800abf4 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800abc0:	f44f 7300 	mov.w	r3, #512	; 0x200
 800abc4:	2202      	movs	r2, #2
 800abc6:	2181      	movs	r1, #129	; 0x81
 800abc8:	6878      	ldr	r0, [r7, #4]
 800abca:	f002 f8c0 	bl	800cd4e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	2201      	movs	r2, #1
 800abd2:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800abd4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800abd8:	2202      	movs	r2, #2
 800abda:	2101      	movs	r1, #1
 800abdc:	6878      	ldr	r0, [r7, #4]
 800abde:	f002 f8b6 	bl	800cd4e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	2201      	movs	r2, #1
 800abe6:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	2210      	movs	r2, #16
 800abee:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800abf2:	e016      	b.n	800ac22 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800abf4:	2340      	movs	r3, #64	; 0x40
 800abf6:	2202      	movs	r2, #2
 800abf8:	2181      	movs	r1, #129	; 0x81
 800abfa:	6878      	ldr	r0, [r7, #4]
 800abfc:	f002 f8a7 	bl	800cd4e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	2201      	movs	r2, #1
 800ac04:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800ac06:	2340      	movs	r3, #64	; 0x40
 800ac08:	2202      	movs	r2, #2
 800ac0a:	2101      	movs	r1, #1
 800ac0c:	6878      	ldr	r0, [r7, #4]
 800ac0e:	f002 f89e 	bl	800cd4e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	2201      	movs	r2, #1
 800ac16:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	2210      	movs	r2, #16
 800ac1e:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800ac22:	2308      	movs	r3, #8
 800ac24:	2203      	movs	r2, #3
 800ac26:	2182      	movs	r1, #130	; 0x82
 800ac28:	6878      	ldr	r0, [r7, #4]
 800ac2a:	f002 f890 	bl	800cd4e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	2201      	movs	r2, #1
 800ac32:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	2200      	movs	r2, #0
 800ac44:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	2200      	movs	r2, #0
 800ac4c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	7c1b      	ldrb	r3, [r3, #16]
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d109      	bne.n	800ac6c <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ac5e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ac62:	2101      	movs	r1, #1
 800ac64:	6878      	ldr	r0, [r7, #4]
 800ac66:	f002 f961 	bl	800cf2c <USBD_LL_PrepareReceive>
 800ac6a:	e007      	b.n	800ac7c <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ac72:	2340      	movs	r3, #64	; 0x40
 800ac74:	2101      	movs	r1, #1
 800ac76:	6878      	ldr	r0, [r7, #4]
 800ac78:	f002 f958 	bl	800cf2c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ac7c:	2300      	movs	r3, #0
}
 800ac7e:	4618      	mov	r0, r3
 800ac80:	3710      	adds	r7, #16
 800ac82:	46bd      	mov	sp, r7
 800ac84:	bd80      	pop	{r7, pc}

0800ac86 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ac86:	b580      	push	{r7, lr}
 800ac88:	b082      	sub	sp, #8
 800ac8a:	af00      	add	r7, sp, #0
 800ac8c:	6078      	str	r0, [r7, #4]
 800ac8e:	460b      	mov	r3, r1
 800ac90:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800ac92:	2181      	movs	r1, #129	; 0x81
 800ac94:	6878      	ldr	r0, [r7, #4]
 800ac96:	f002 f880 	bl	800cd9a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	2200      	movs	r2, #0
 800ac9e:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800aca0:	2101      	movs	r1, #1
 800aca2:	6878      	ldr	r0, [r7, #4]
 800aca4:	f002 f879 	bl	800cd9a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	2200      	movs	r2, #0
 800acac:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800acb0:	2182      	movs	r1, #130	; 0x82
 800acb2:	6878      	ldr	r0, [r7, #4]
 800acb4:	f002 f871 	bl	800cd9a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	2200      	movs	r2, #0
 800acbc:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	2200      	movs	r2, #0
 800acc4:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d00e      	beq.n	800acf0 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800acd8:	685b      	ldr	r3, [r3, #4]
 800acda:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ace2:	4618      	mov	r0, r3
 800ace4:	f002 f964 	bl	800cfb0 <USBD_static_free>
    pdev->pClassData = NULL;
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	2200      	movs	r2, #0
 800acec:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800acf0:	2300      	movs	r3, #0
}
 800acf2:	4618      	mov	r0, r3
 800acf4:	3708      	adds	r7, #8
 800acf6:	46bd      	mov	sp, r7
 800acf8:	bd80      	pop	{r7, pc}
	...

0800acfc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800acfc:	b580      	push	{r7, lr}
 800acfe:	b086      	sub	sp, #24
 800ad00:	af00      	add	r7, sp, #0
 800ad02:	6078      	str	r0, [r7, #4]
 800ad04:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ad0c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800ad0e:	2300      	movs	r3, #0
 800ad10:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800ad12:	2300      	movs	r3, #0
 800ad14:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800ad16:	2300      	movs	r3, #0
 800ad18:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800ad1a:	693b      	ldr	r3, [r7, #16]
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d101      	bne.n	800ad24 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800ad20:	2303      	movs	r3, #3
 800ad22:	e0af      	b.n	800ae84 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ad24:	683b      	ldr	r3, [r7, #0]
 800ad26:	781b      	ldrb	r3, [r3, #0]
 800ad28:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d03f      	beq.n	800adb0 <USBD_CDC_Setup+0xb4>
 800ad30:	2b20      	cmp	r3, #32
 800ad32:	f040 809f 	bne.w	800ae74 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800ad36:	683b      	ldr	r3, [r7, #0]
 800ad38:	88db      	ldrh	r3, [r3, #6]
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d02e      	beq.n	800ad9c <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800ad3e:	683b      	ldr	r3, [r7, #0]
 800ad40:	781b      	ldrb	r3, [r3, #0]
 800ad42:	b25b      	sxtb	r3, r3
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	da16      	bge.n	800ad76 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ad4e:	689b      	ldr	r3, [r3, #8]
 800ad50:	683a      	ldr	r2, [r7, #0]
 800ad52:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800ad54:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ad56:	683a      	ldr	r2, [r7, #0]
 800ad58:	88d2      	ldrh	r2, [r2, #6]
 800ad5a:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800ad5c:	683b      	ldr	r3, [r7, #0]
 800ad5e:	88db      	ldrh	r3, [r3, #6]
 800ad60:	2b07      	cmp	r3, #7
 800ad62:	bf28      	it	cs
 800ad64:	2307      	movcs	r3, #7
 800ad66:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800ad68:	693b      	ldr	r3, [r7, #16]
 800ad6a:	89fa      	ldrh	r2, [r7, #14]
 800ad6c:	4619      	mov	r1, r3
 800ad6e:	6878      	ldr	r0, [r7, #4]
 800ad70:	f001 fb19 	bl	800c3a6 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800ad74:	e085      	b.n	800ae82 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800ad76:	683b      	ldr	r3, [r7, #0]
 800ad78:	785a      	ldrb	r2, [r3, #1]
 800ad7a:	693b      	ldr	r3, [r7, #16]
 800ad7c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800ad80:	683b      	ldr	r3, [r7, #0]
 800ad82:	88db      	ldrh	r3, [r3, #6]
 800ad84:	b2da      	uxtb	r2, r3
 800ad86:	693b      	ldr	r3, [r7, #16]
 800ad88:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800ad8c:	6939      	ldr	r1, [r7, #16]
 800ad8e:	683b      	ldr	r3, [r7, #0]
 800ad90:	88db      	ldrh	r3, [r3, #6]
 800ad92:	461a      	mov	r2, r3
 800ad94:	6878      	ldr	r0, [r7, #4]
 800ad96:	f001 fb32 	bl	800c3fe <USBD_CtlPrepareRx>
      break;
 800ad9a:	e072      	b.n	800ae82 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ada2:	689b      	ldr	r3, [r3, #8]
 800ada4:	683a      	ldr	r2, [r7, #0]
 800ada6:	7850      	ldrb	r0, [r2, #1]
 800ada8:	2200      	movs	r2, #0
 800adaa:	6839      	ldr	r1, [r7, #0]
 800adac:	4798      	blx	r3
      break;
 800adae:	e068      	b.n	800ae82 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800adb0:	683b      	ldr	r3, [r7, #0]
 800adb2:	785b      	ldrb	r3, [r3, #1]
 800adb4:	2b0b      	cmp	r3, #11
 800adb6:	d852      	bhi.n	800ae5e <USBD_CDC_Setup+0x162>
 800adb8:	a201      	add	r2, pc, #4	; (adr r2, 800adc0 <USBD_CDC_Setup+0xc4>)
 800adba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adbe:	bf00      	nop
 800adc0:	0800adf1 	.word	0x0800adf1
 800adc4:	0800ae6d 	.word	0x0800ae6d
 800adc8:	0800ae5f 	.word	0x0800ae5f
 800adcc:	0800ae5f 	.word	0x0800ae5f
 800add0:	0800ae5f 	.word	0x0800ae5f
 800add4:	0800ae5f 	.word	0x0800ae5f
 800add8:	0800ae5f 	.word	0x0800ae5f
 800addc:	0800ae5f 	.word	0x0800ae5f
 800ade0:	0800ae5f 	.word	0x0800ae5f
 800ade4:	0800ae5f 	.word	0x0800ae5f
 800ade8:	0800ae1b 	.word	0x0800ae1b
 800adec:	0800ae45 	.word	0x0800ae45
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800adf6:	b2db      	uxtb	r3, r3
 800adf8:	2b03      	cmp	r3, #3
 800adfa:	d107      	bne.n	800ae0c <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800adfc:	f107 030a 	add.w	r3, r7, #10
 800ae00:	2202      	movs	r2, #2
 800ae02:	4619      	mov	r1, r3
 800ae04:	6878      	ldr	r0, [r7, #4]
 800ae06:	f001 face 	bl	800c3a6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ae0a:	e032      	b.n	800ae72 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800ae0c:	6839      	ldr	r1, [r7, #0]
 800ae0e:	6878      	ldr	r0, [r7, #4]
 800ae10:	f001 fa58 	bl	800c2c4 <USBD_CtlError>
            ret = USBD_FAIL;
 800ae14:	2303      	movs	r3, #3
 800ae16:	75fb      	strb	r3, [r7, #23]
          break;
 800ae18:	e02b      	b.n	800ae72 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ae20:	b2db      	uxtb	r3, r3
 800ae22:	2b03      	cmp	r3, #3
 800ae24:	d107      	bne.n	800ae36 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800ae26:	f107 030d 	add.w	r3, r7, #13
 800ae2a:	2201      	movs	r2, #1
 800ae2c:	4619      	mov	r1, r3
 800ae2e:	6878      	ldr	r0, [r7, #4]
 800ae30:	f001 fab9 	bl	800c3a6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ae34:	e01d      	b.n	800ae72 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800ae36:	6839      	ldr	r1, [r7, #0]
 800ae38:	6878      	ldr	r0, [r7, #4]
 800ae3a:	f001 fa43 	bl	800c2c4 <USBD_CtlError>
            ret = USBD_FAIL;
 800ae3e:	2303      	movs	r3, #3
 800ae40:	75fb      	strb	r3, [r7, #23]
          break;
 800ae42:	e016      	b.n	800ae72 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ae4a:	b2db      	uxtb	r3, r3
 800ae4c:	2b03      	cmp	r3, #3
 800ae4e:	d00f      	beq.n	800ae70 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800ae50:	6839      	ldr	r1, [r7, #0]
 800ae52:	6878      	ldr	r0, [r7, #4]
 800ae54:	f001 fa36 	bl	800c2c4 <USBD_CtlError>
            ret = USBD_FAIL;
 800ae58:	2303      	movs	r3, #3
 800ae5a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800ae5c:	e008      	b.n	800ae70 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800ae5e:	6839      	ldr	r1, [r7, #0]
 800ae60:	6878      	ldr	r0, [r7, #4]
 800ae62:	f001 fa2f 	bl	800c2c4 <USBD_CtlError>
          ret = USBD_FAIL;
 800ae66:	2303      	movs	r3, #3
 800ae68:	75fb      	strb	r3, [r7, #23]
          break;
 800ae6a:	e002      	b.n	800ae72 <USBD_CDC_Setup+0x176>
          break;
 800ae6c:	bf00      	nop
 800ae6e:	e008      	b.n	800ae82 <USBD_CDC_Setup+0x186>
          break;
 800ae70:	bf00      	nop
      }
      break;
 800ae72:	e006      	b.n	800ae82 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800ae74:	6839      	ldr	r1, [r7, #0]
 800ae76:	6878      	ldr	r0, [r7, #4]
 800ae78:	f001 fa24 	bl	800c2c4 <USBD_CtlError>
      ret = USBD_FAIL;
 800ae7c:	2303      	movs	r3, #3
 800ae7e:	75fb      	strb	r3, [r7, #23]
      break;
 800ae80:	bf00      	nop
  }

  return (uint8_t)ret;
 800ae82:	7dfb      	ldrb	r3, [r7, #23]
}
 800ae84:	4618      	mov	r0, r3
 800ae86:	3718      	adds	r7, #24
 800ae88:	46bd      	mov	sp, r7
 800ae8a:	bd80      	pop	{r7, pc}

0800ae8c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ae8c:	b580      	push	{r7, lr}
 800ae8e:	b084      	sub	sp, #16
 800ae90:	af00      	add	r7, sp, #0
 800ae92:	6078      	str	r0, [r7, #4]
 800ae94:	460b      	mov	r3, r1
 800ae96:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ae9e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d101      	bne.n	800aeae <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800aeaa:	2303      	movs	r3, #3
 800aeac:	e04f      	b.n	800af4e <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800aeb4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800aeb6:	78fa      	ldrb	r2, [r7, #3]
 800aeb8:	6879      	ldr	r1, [r7, #4]
 800aeba:	4613      	mov	r3, r2
 800aebc:	009b      	lsls	r3, r3, #2
 800aebe:	4413      	add	r3, r2
 800aec0:	009b      	lsls	r3, r3, #2
 800aec2:	440b      	add	r3, r1
 800aec4:	3318      	adds	r3, #24
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d029      	beq.n	800af20 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800aecc:	78fa      	ldrb	r2, [r7, #3]
 800aece:	6879      	ldr	r1, [r7, #4]
 800aed0:	4613      	mov	r3, r2
 800aed2:	009b      	lsls	r3, r3, #2
 800aed4:	4413      	add	r3, r2
 800aed6:	009b      	lsls	r3, r3, #2
 800aed8:	440b      	add	r3, r1
 800aeda:	3318      	adds	r3, #24
 800aedc:	681a      	ldr	r2, [r3, #0]
 800aede:	78f9      	ldrb	r1, [r7, #3]
 800aee0:	68f8      	ldr	r0, [r7, #12]
 800aee2:	460b      	mov	r3, r1
 800aee4:	00db      	lsls	r3, r3, #3
 800aee6:	1a5b      	subs	r3, r3, r1
 800aee8:	009b      	lsls	r3, r3, #2
 800aeea:	4403      	add	r3, r0
 800aeec:	3344      	adds	r3, #68	; 0x44
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	fbb2 f1f3 	udiv	r1, r2, r3
 800aef4:	fb03 f301 	mul.w	r3, r3, r1
 800aef8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d110      	bne.n	800af20 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800aefe:	78fa      	ldrb	r2, [r7, #3]
 800af00:	6879      	ldr	r1, [r7, #4]
 800af02:	4613      	mov	r3, r2
 800af04:	009b      	lsls	r3, r3, #2
 800af06:	4413      	add	r3, r2
 800af08:	009b      	lsls	r3, r3, #2
 800af0a:	440b      	add	r3, r1
 800af0c:	3318      	adds	r3, #24
 800af0e:	2200      	movs	r2, #0
 800af10:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800af12:	78f9      	ldrb	r1, [r7, #3]
 800af14:	2300      	movs	r3, #0
 800af16:	2200      	movs	r2, #0
 800af18:	6878      	ldr	r0, [r7, #4]
 800af1a:	f001 ffe6 	bl	800ceea <USBD_LL_Transmit>
 800af1e:	e015      	b.n	800af4c <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800af20:	68bb      	ldr	r3, [r7, #8]
 800af22:	2200      	movs	r2, #0
 800af24:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800af2e:	691b      	ldr	r3, [r3, #16]
 800af30:	2b00      	cmp	r3, #0
 800af32:	d00b      	beq.n	800af4c <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800af3a:	691b      	ldr	r3, [r3, #16]
 800af3c:	68ba      	ldr	r2, [r7, #8]
 800af3e:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800af42:	68ba      	ldr	r2, [r7, #8]
 800af44:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800af48:	78fa      	ldrb	r2, [r7, #3]
 800af4a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800af4c:	2300      	movs	r3, #0
}
 800af4e:	4618      	mov	r0, r3
 800af50:	3710      	adds	r7, #16
 800af52:	46bd      	mov	sp, r7
 800af54:	bd80      	pop	{r7, pc}

0800af56 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800af56:	b580      	push	{r7, lr}
 800af58:	b084      	sub	sp, #16
 800af5a:	af00      	add	r7, sp, #0
 800af5c:	6078      	str	r0, [r7, #4]
 800af5e:	460b      	mov	r3, r1
 800af60:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800af68:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800af70:	2b00      	cmp	r3, #0
 800af72:	d101      	bne.n	800af78 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800af74:	2303      	movs	r3, #3
 800af76:	e015      	b.n	800afa4 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800af78:	78fb      	ldrb	r3, [r7, #3]
 800af7a:	4619      	mov	r1, r3
 800af7c:	6878      	ldr	r0, [r7, #4]
 800af7e:	f001 fff6 	bl	800cf6e <USBD_LL_GetRxDataSize>
 800af82:	4602      	mov	r2, r0
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800af90:	68db      	ldr	r3, [r3, #12]
 800af92:	68fa      	ldr	r2, [r7, #12]
 800af94:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800af98:	68fa      	ldr	r2, [r7, #12]
 800af9a:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800af9e:	4611      	mov	r1, r2
 800afa0:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800afa2:	2300      	movs	r3, #0
}
 800afa4:	4618      	mov	r0, r3
 800afa6:	3710      	adds	r7, #16
 800afa8:	46bd      	mov	sp, r7
 800afaa:	bd80      	pop	{r7, pc}

0800afac <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800afac:	b580      	push	{r7, lr}
 800afae:	b084      	sub	sp, #16
 800afb0:	af00      	add	r7, sp, #0
 800afb2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800afba:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d101      	bne.n	800afc6 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800afc2:	2303      	movs	r3, #3
 800afc4:	e01b      	b.n	800affe <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d015      	beq.n	800affc <USBD_CDC_EP0_RxReady+0x50>
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800afd6:	2bff      	cmp	r3, #255	; 0xff
 800afd8:	d010      	beq.n	800affc <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800afe0:	689b      	ldr	r3, [r3, #8]
 800afe2:	68fa      	ldr	r2, [r7, #12]
 800afe4:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800afe8:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800afea:	68fa      	ldr	r2, [r7, #12]
 800afec:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800aff0:	b292      	uxth	r2, r2
 800aff2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	22ff      	movs	r2, #255	; 0xff
 800aff8:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800affc:	2300      	movs	r3, #0
}
 800affe:	4618      	mov	r0, r3
 800b000:	3710      	adds	r7, #16
 800b002:	46bd      	mov	sp, r7
 800b004:	bd80      	pop	{r7, pc}
	...

0800b008 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800b008:	b480      	push	{r7}
 800b00a:	b083      	sub	sp, #12
 800b00c:	af00      	add	r7, sp, #0
 800b00e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	2243      	movs	r2, #67	; 0x43
 800b014:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800b016:	4b03      	ldr	r3, [pc, #12]	; (800b024 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800b018:	4618      	mov	r0, r3
 800b01a:	370c      	adds	r7, #12
 800b01c:	46bd      	mov	sp, r7
 800b01e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b022:	4770      	bx	lr
 800b024:	200000b4 	.word	0x200000b4

0800b028 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800b028:	b480      	push	{r7}
 800b02a:	b083      	sub	sp, #12
 800b02c:	af00      	add	r7, sp, #0
 800b02e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	2243      	movs	r2, #67	; 0x43
 800b034:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800b036:	4b03      	ldr	r3, [pc, #12]	; (800b044 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800b038:	4618      	mov	r0, r3
 800b03a:	370c      	adds	r7, #12
 800b03c:	46bd      	mov	sp, r7
 800b03e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b042:	4770      	bx	lr
 800b044:	20000070 	.word	0x20000070

0800b048 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b048:	b480      	push	{r7}
 800b04a:	b083      	sub	sp, #12
 800b04c:	af00      	add	r7, sp, #0
 800b04e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	2243      	movs	r2, #67	; 0x43
 800b054:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800b056:	4b03      	ldr	r3, [pc, #12]	; (800b064 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800b058:	4618      	mov	r0, r3
 800b05a:	370c      	adds	r7, #12
 800b05c:	46bd      	mov	sp, r7
 800b05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b062:	4770      	bx	lr
 800b064:	200000f8 	.word	0x200000f8

0800b068 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800b068:	b480      	push	{r7}
 800b06a:	b083      	sub	sp, #12
 800b06c:	af00      	add	r7, sp, #0
 800b06e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	220a      	movs	r2, #10
 800b074:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800b076:	4b03      	ldr	r3, [pc, #12]	; (800b084 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800b078:	4618      	mov	r0, r3
 800b07a:	370c      	adds	r7, #12
 800b07c:	46bd      	mov	sp, r7
 800b07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b082:	4770      	bx	lr
 800b084:	2000002c 	.word	0x2000002c

0800b088 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800b088:	b480      	push	{r7}
 800b08a:	b083      	sub	sp, #12
 800b08c:	af00      	add	r7, sp, #0
 800b08e:	6078      	str	r0, [r7, #4]
 800b090:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800b092:	683b      	ldr	r3, [r7, #0]
 800b094:	2b00      	cmp	r3, #0
 800b096:	d101      	bne.n	800b09c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800b098:	2303      	movs	r3, #3
 800b09a:	e004      	b.n	800b0a6 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	683a      	ldr	r2, [r7, #0]
 800b0a0:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800b0a4:	2300      	movs	r3, #0
}
 800b0a6:	4618      	mov	r0, r3
 800b0a8:	370c      	adds	r7, #12
 800b0aa:	46bd      	mov	sp, r7
 800b0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b0:	4770      	bx	lr

0800b0b2 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800b0b2:	b480      	push	{r7}
 800b0b4:	b087      	sub	sp, #28
 800b0b6:	af00      	add	r7, sp, #0
 800b0b8:	60f8      	str	r0, [r7, #12]
 800b0ba:	60b9      	str	r1, [r7, #8]
 800b0bc:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b0c4:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800b0c6:	697b      	ldr	r3, [r7, #20]
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d101      	bne.n	800b0d0 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800b0cc:	2303      	movs	r3, #3
 800b0ce:	e008      	b.n	800b0e2 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800b0d0:	697b      	ldr	r3, [r7, #20]
 800b0d2:	68ba      	ldr	r2, [r7, #8]
 800b0d4:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800b0d8:	697b      	ldr	r3, [r7, #20]
 800b0da:	687a      	ldr	r2, [r7, #4]
 800b0dc:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800b0e0:	2300      	movs	r3, #0
}
 800b0e2:	4618      	mov	r0, r3
 800b0e4:	371c      	adds	r7, #28
 800b0e6:	46bd      	mov	sp, r7
 800b0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ec:	4770      	bx	lr

0800b0ee <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800b0ee:	b480      	push	{r7}
 800b0f0:	b085      	sub	sp, #20
 800b0f2:	af00      	add	r7, sp, #0
 800b0f4:	6078      	str	r0, [r7, #4]
 800b0f6:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b0fe:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	2b00      	cmp	r3, #0
 800b104:	d101      	bne.n	800b10a <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800b106:	2303      	movs	r3, #3
 800b108:	e004      	b.n	800b114 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	683a      	ldr	r2, [r7, #0]
 800b10e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800b112:	2300      	movs	r3, #0
}
 800b114:	4618      	mov	r0, r3
 800b116:	3714      	adds	r7, #20
 800b118:	46bd      	mov	sp, r7
 800b11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b11e:	4770      	bx	lr

0800b120 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800b120:	b580      	push	{r7, lr}
 800b122:	b084      	sub	sp, #16
 800b124:	af00      	add	r7, sp, #0
 800b126:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b12e:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800b130:	2301      	movs	r3, #1
 800b132:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d101      	bne.n	800b142 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800b13e:	2303      	movs	r3, #3
 800b140:	e01a      	b.n	800b178 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800b142:	68bb      	ldr	r3, [r7, #8]
 800b144:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d114      	bne.n	800b176 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800b14c:	68bb      	ldr	r3, [r7, #8]
 800b14e:	2201      	movs	r2, #1
 800b150:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800b154:	68bb      	ldr	r3, [r7, #8]
 800b156:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800b15e:	68bb      	ldr	r3, [r7, #8]
 800b160:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800b164:	68bb      	ldr	r3, [r7, #8]
 800b166:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800b16a:	2181      	movs	r1, #129	; 0x81
 800b16c:	6878      	ldr	r0, [r7, #4]
 800b16e:	f001 febc 	bl	800ceea <USBD_LL_Transmit>

    ret = USBD_OK;
 800b172:	2300      	movs	r3, #0
 800b174:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800b176:	7bfb      	ldrb	r3, [r7, #15]
}
 800b178:	4618      	mov	r0, r3
 800b17a:	3710      	adds	r7, #16
 800b17c:	46bd      	mov	sp, r7
 800b17e:	bd80      	pop	{r7, pc}

0800b180 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800b180:	b580      	push	{r7, lr}
 800b182:	b084      	sub	sp, #16
 800b184:	af00      	add	r7, sp, #0
 800b186:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b18e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b196:	2b00      	cmp	r3, #0
 800b198:	d101      	bne.n	800b19e <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800b19a:	2303      	movs	r3, #3
 800b19c:	e016      	b.n	800b1cc <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	7c1b      	ldrb	r3, [r3, #16]
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d109      	bne.n	800b1ba <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b1ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b1b0:	2101      	movs	r1, #1
 800b1b2:	6878      	ldr	r0, [r7, #4]
 800b1b4:	f001 feba 	bl	800cf2c <USBD_LL_PrepareReceive>
 800b1b8:	e007      	b.n	800b1ca <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b1c0:	2340      	movs	r3, #64	; 0x40
 800b1c2:	2101      	movs	r1, #1
 800b1c4:	6878      	ldr	r0, [r7, #4]
 800b1c6:	f001 feb1 	bl	800cf2c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b1ca:	2300      	movs	r3, #0
}
 800b1cc:	4618      	mov	r0, r3
 800b1ce:	3710      	adds	r7, #16
 800b1d0:	46bd      	mov	sp, r7
 800b1d2:	bd80      	pop	{r7, pc}

0800b1d4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b1d4:	b580      	push	{r7, lr}
 800b1d6:	b086      	sub	sp, #24
 800b1d8:	af00      	add	r7, sp, #0
 800b1da:	60f8      	str	r0, [r7, #12]
 800b1dc:	60b9      	str	r1, [r7, #8]
 800b1de:	4613      	mov	r3, r2
 800b1e0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d101      	bne.n	800b1ec <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800b1e8:	2303      	movs	r3, #3
 800b1ea:	e01f      	b.n	800b22c <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	2200      	movs	r2, #0
 800b1f0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	2200      	movs	r2, #0
 800b1f8:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	2200      	movs	r2, #0
 800b200:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b204:	68bb      	ldr	r3, [r7, #8]
 800b206:	2b00      	cmp	r3, #0
 800b208:	d003      	beq.n	800b212 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	68ba      	ldr	r2, [r7, #8]
 800b20e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	2201      	movs	r2, #1
 800b216:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	79fa      	ldrb	r2, [r7, #7]
 800b21e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800b220:	68f8      	ldr	r0, [r7, #12]
 800b222:	f001 fd2d 	bl	800cc80 <USBD_LL_Init>
 800b226:	4603      	mov	r3, r0
 800b228:	75fb      	strb	r3, [r7, #23]

  return ret;
 800b22a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b22c:	4618      	mov	r0, r3
 800b22e:	3718      	adds	r7, #24
 800b230:	46bd      	mov	sp, r7
 800b232:	bd80      	pop	{r7, pc}

0800b234 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b234:	b580      	push	{r7, lr}
 800b236:	b084      	sub	sp, #16
 800b238:	af00      	add	r7, sp, #0
 800b23a:	6078      	str	r0, [r7, #4]
 800b23c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b23e:	2300      	movs	r3, #0
 800b240:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800b242:	683b      	ldr	r3, [r7, #0]
 800b244:	2b00      	cmp	r3, #0
 800b246:	d101      	bne.n	800b24c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800b248:	2303      	movs	r3, #3
 800b24a:	e016      	b.n	800b27a <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	683a      	ldr	r2, [r7, #0]
 800b250:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b25a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d00b      	beq.n	800b278 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b268:	f107 020e 	add.w	r2, r7, #14
 800b26c:	4610      	mov	r0, r2
 800b26e:	4798      	blx	r3
 800b270:	4602      	mov	r2, r0
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800b278:	2300      	movs	r3, #0
}
 800b27a:	4618      	mov	r0, r3
 800b27c:	3710      	adds	r7, #16
 800b27e:	46bd      	mov	sp, r7
 800b280:	bd80      	pop	{r7, pc}

0800b282 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b282:	b580      	push	{r7, lr}
 800b284:	b082      	sub	sp, #8
 800b286:	af00      	add	r7, sp, #0
 800b288:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800b28a:	6878      	ldr	r0, [r7, #4]
 800b28c:	f001 fd44 	bl	800cd18 <USBD_LL_Start>
 800b290:	4603      	mov	r3, r0
}
 800b292:	4618      	mov	r0, r3
 800b294:	3708      	adds	r7, #8
 800b296:	46bd      	mov	sp, r7
 800b298:	bd80      	pop	{r7, pc}

0800b29a <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800b29a:	b480      	push	{r7}
 800b29c:	b083      	sub	sp, #12
 800b29e:	af00      	add	r7, sp, #0
 800b2a0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b2a2:	2300      	movs	r3, #0
}
 800b2a4:	4618      	mov	r0, r3
 800b2a6:	370c      	adds	r7, #12
 800b2a8:	46bd      	mov	sp, r7
 800b2aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ae:	4770      	bx	lr

0800b2b0 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b2b0:	b580      	push	{r7, lr}
 800b2b2:	b084      	sub	sp, #16
 800b2b4:	af00      	add	r7, sp, #0
 800b2b6:	6078      	str	r0, [r7, #4]
 800b2b8:	460b      	mov	r3, r1
 800b2ba:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800b2bc:	2303      	movs	r3, #3
 800b2be:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d009      	beq.n	800b2de <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	78fa      	ldrb	r2, [r7, #3]
 800b2d4:	4611      	mov	r1, r2
 800b2d6:	6878      	ldr	r0, [r7, #4]
 800b2d8:	4798      	blx	r3
 800b2da:	4603      	mov	r3, r0
 800b2dc:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800b2de:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2e0:	4618      	mov	r0, r3
 800b2e2:	3710      	adds	r7, #16
 800b2e4:	46bd      	mov	sp, r7
 800b2e6:	bd80      	pop	{r7, pc}

0800b2e8 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b2e8:	b580      	push	{r7, lr}
 800b2ea:	b082      	sub	sp, #8
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	6078      	str	r0, [r7, #4]
 800b2f0:	460b      	mov	r3, r1
 800b2f2:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d007      	beq.n	800b30e <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b304:	685b      	ldr	r3, [r3, #4]
 800b306:	78fa      	ldrb	r2, [r7, #3]
 800b308:	4611      	mov	r1, r2
 800b30a:	6878      	ldr	r0, [r7, #4]
 800b30c:	4798      	blx	r3
  }

  return USBD_OK;
 800b30e:	2300      	movs	r3, #0
}
 800b310:	4618      	mov	r0, r3
 800b312:	3708      	adds	r7, #8
 800b314:	46bd      	mov	sp, r7
 800b316:	bd80      	pop	{r7, pc}

0800b318 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b318:	b580      	push	{r7, lr}
 800b31a:	b084      	sub	sp, #16
 800b31c:	af00      	add	r7, sp, #0
 800b31e:	6078      	str	r0, [r7, #4]
 800b320:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b328:	6839      	ldr	r1, [r7, #0]
 800b32a:	4618      	mov	r0, r3
 800b32c:	f000 ff90 	bl	800c250 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	2201      	movs	r2, #1
 800b334:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800b33e:	461a      	mov	r2, r3
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800b34c:	f003 031f 	and.w	r3, r3, #31
 800b350:	2b02      	cmp	r3, #2
 800b352:	d01a      	beq.n	800b38a <USBD_LL_SetupStage+0x72>
 800b354:	2b02      	cmp	r3, #2
 800b356:	d822      	bhi.n	800b39e <USBD_LL_SetupStage+0x86>
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d002      	beq.n	800b362 <USBD_LL_SetupStage+0x4a>
 800b35c:	2b01      	cmp	r3, #1
 800b35e:	d00a      	beq.n	800b376 <USBD_LL_SetupStage+0x5e>
 800b360:	e01d      	b.n	800b39e <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b368:	4619      	mov	r1, r3
 800b36a:	6878      	ldr	r0, [r7, #4]
 800b36c:	f000 fa62 	bl	800b834 <USBD_StdDevReq>
 800b370:	4603      	mov	r3, r0
 800b372:	73fb      	strb	r3, [r7, #15]
      break;
 800b374:	e020      	b.n	800b3b8 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b37c:	4619      	mov	r1, r3
 800b37e:	6878      	ldr	r0, [r7, #4]
 800b380:	f000 fac6 	bl	800b910 <USBD_StdItfReq>
 800b384:	4603      	mov	r3, r0
 800b386:	73fb      	strb	r3, [r7, #15]
      break;
 800b388:	e016      	b.n	800b3b8 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b390:	4619      	mov	r1, r3
 800b392:	6878      	ldr	r0, [r7, #4]
 800b394:	f000 fb05 	bl	800b9a2 <USBD_StdEPReq>
 800b398:	4603      	mov	r3, r0
 800b39a:	73fb      	strb	r3, [r7, #15]
      break;
 800b39c:	e00c      	b.n	800b3b8 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800b3a4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b3a8:	b2db      	uxtb	r3, r3
 800b3aa:	4619      	mov	r1, r3
 800b3ac:	6878      	ldr	r0, [r7, #4]
 800b3ae:	f001 fd13 	bl	800cdd8 <USBD_LL_StallEP>
 800b3b2:	4603      	mov	r3, r0
 800b3b4:	73fb      	strb	r3, [r7, #15]
      break;
 800b3b6:	bf00      	nop
  }

  return ret;
 800b3b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	3710      	adds	r7, #16
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	bd80      	pop	{r7, pc}

0800b3c2 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b3c2:	b580      	push	{r7, lr}
 800b3c4:	b086      	sub	sp, #24
 800b3c6:	af00      	add	r7, sp, #0
 800b3c8:	60f8      	str	r0, [r7, #12]
 800b3ca:	460b      	mov	r3, r1
 800b3cc:	607a      	str	r2, [r7, #4]
 800b3ce:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800b3d0:	7afb      	ldrb	r3, [r7, #11]
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d138      	bne.n	800b448 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800b3dc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b3e4:	2b03      	cmp	r3, #3
 800b3e6:	d14a      	bne.n	800b47e <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800b3e8:	693b      	ldr	r3, [r7, #16]
 800b3ea:	689a      	ldr	r2, [r3, #8]
 800b3ec:	693b      	ldr	r3, [r7, #16]
 800b3ee:	68db      	ldr	r3, [r3, #12]
 800b3f0:	429a      	cmp	r2, r3
 800b3f2:	d913      	bls.n	800b41c <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800b3f4:	693b      	ldr	r3, [r7, #16]
 800b3f6:	689a      	ldr	r2, [r3, #8]
 800b3f8:	693b      	ldr	r3, [r7, #16]
 800b3fa:	68db      	ldr	r3, [r3, #12]
 800b3fc:	1ad2      	subs	r2, r2, r3
 800b3fe:	693b      	ldr	r3, [r7, #16]
 800b400:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800b402:	693b      	ldr	r3, [r7, #16]
 800b404:	68da      	ldr	r2, [r3, #12]
 800b406:	693b      	ldr	r3, [r7, #16]
 800b408:	689b      	ldr	r3, [r3, #8]
 800b40a:	4293      	cmp	r3, r2
 800b40c:	bf28      	it	cs
 800b40e:	4613      	movcs	r3, r2
 800b410:	461a      	mov	r2, r3
 800b412:	6879      	ldr	r1, [r7, #4]
 800b414:	68f8      	ldr	r0, [r7, #12]
 800b416:	f001 f80f 	bl	800c438 <USBD_CtlContinueRx>
 800b41a:	e030      	b.n	800b47e <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b422:	b2db      	uxtb	r3, r3
 800b424:	2b03      	cmp	r3, #3
 800b426:	d10b      	bne.n	800b440 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b42e:	691b      	ldr	r3, [r3, #16]
 800b430:	2b00      	cmp	r3, #0
 800b432:	d005      	beq.n	800b440 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b43a:	691b      	ldr	r3, [r3, #16]
 800b43c:	68f8      	ldr	r0, [r7, #12]
 800b43e:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800b440:	68f8      	ldr	r0, [r7, #12]
 800b442:	f001 f80a 	bl	800c45a <USBD_CtlSendStatus>
 800b446:	e01a      	b.n	800b47e <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b44e:	b2db      	uxtb	r3, r3
 800b450:	2b03      	cmp	r3, #3
 800b452:	d114      	bne.n	800b47e <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b45a:	699b      	ldr	r3, [r3, #24]
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d00e      	beq.n	800b47e <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b466:	699b      	ldr	r3, [r3, #24]
 800b468:	7afa      	ldrb	r2, [r7, #11]
 800b46a:	4611      	mov	r1, r2
 800b46c:	68f8      	ldr	r0, [r7, #12]
 800b46e:	4798      	blx	r3
 800b470:	4603      	mov	r3, r0
 800b472:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800b474:	7dfb      	ldrb	r3, [r7, #23]
 800b476:	2b00      	cmp	r3, #0
 800b478:	d001      	beq.n	800b47e <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800b47a:	7dfb      	ldrb	r3, [r7, #23]
 800b47c:	e000      	b.n	800b480 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800b47e:	2300      	movs	r3, #0
}
 800b480:	4618      	mov	r0, r3
 800b482:	3718      	adds	r7, #24
 800b484:	46bd      	mov	sp, r7
 800b486:	bd80      	pop	{r7, pc}

0800b488 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b488:	b580      	push	{r7, lr}
 800b48a:	b086      	sub	sp, #24
 800b48c:	af00      	add	r7, sp, #0
 800b48e:	60f8      	str	r0, [r7, #12]
 800b490:	460b      	mov	r3, r1
 800b492:	607a      	str	r2, [r7, #4]
 800b494:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800b496:	7afb      	ldrb	r3, [r7, #11]
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d16b      	bne.n	800b574 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	3314      	adds	r3, #20
 800b4a0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b4a8:	2b02      	cmp	r3, #2
 800b4aa:	d156      	bne.n	800b55a <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800b4ac:	693b      	ldr	r3, [r7, #16]
 800b4ae:	689a      	ldr	r2, [r3, #8]
 800b4b0:	693b      	ldr	r3, [r7, #16]
 800b4b2:	68db      	ldr	r3, [r3, #12]
 800b4b4:	429a      	cmp	r2, r3
 800b4b6:	d914      	bls.n	800b4e2 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800b4b8:	693b      	ldr	r3, [r7, #16]
 800b4ba:	689a      	ldr	r2, [r3, #8]
 800b4bc:	693b      	ldr	r3, [r7, #16]
 800b4be:	68db      	ldr	r3, [r3, #12]
 800b4c0:	1ad2      	subs	r2, r2, r3
 800b4c2:	693b      	ldr	r3, [r7, #16]
 800b4c4:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800b4c6:	693b      	ldr	r3, [r7, #16]
 800b4c8:	689b      	ldr	r3, [r3, #8]
 800b4ca:	461a      	mov	r2, r3
 800b4cc:	6879      	ldr	r1, [r7, #4]
 800b4ce:	68f8      	ldr	r0, [r7, #12]
 800b4d0:	f000 ff84 	bl	800c3dc <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b4d4:	2300      	movs	r3, #0
 800b4d6:	2200      	movs	r2, #0
 800b4d8:	2100      	movs	r1, #0
 800b4da:	68f8      	ldr	r0, [r7, #12]
 800b4dc:	f001 fd26 	bl	800cf2c <USBD_LL_PrepareReceive>
 800b4e0:	e03b      	b.n	800b55a <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800b4e2:	693b      	ldr	r3, [r7, #16]
 800b4e4:	68da      	ldr	r2, [r3, #12]
 800b4e6:	693b      	ldr	r3, [r7, #16]
 800b4e8:	689b      	ldr	r3, [r3, #8]
 800b4ea:	429a      	cmp	r2, r3
 800b4ec:	d11c      	bne.n	800b528 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800b4ee:	693b      	ldr	r3, [r7, #16]
 800b4f0:	685a      	ldr	r2, [r3, #4]
 800b4f2:	693b      	ldr	r3, [r7, #16]
 800b4f4:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800b4f6:	429a      	cmp	r2, r3
 800b4f8:	d316      	bcc.n	800b528 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800b4fa:	693b      	ldr	r3, [r7, #16]
 800b4fc:	685a      	ldr	r2, [r3, #4]
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800b504:	429a      	cmp	r2, r3
 800b506:	d20f      	bcs.n	800b528 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b508:	2200      	movs	r2, #0
 800b50a:	2100      	movs	r1, #0
 800b50c:	68f8      	ldr	r0, [r7, #12]
 800b50e:	f000 ff65 	bl	800c3dc <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	2200      	movs	r2, #0
 800b516:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b51a:	2300      	movs	r3, #0
 800b51c:	2200      	movs	r2, #0
 800b51e:	2100      	movs	r1, #0
 800b520:	68f8      	ldr	r0, [r7, #12]
 800b522:	f001 fd03 	bl	800cf2c <USBD_LL_PrepareReceive>
 800b526:	e018      	b.n	800b55a <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b52e:	b2db      	uxtb	r3, r3
 800b530:	2b03      	cmp	r3, #3
 800b532:	d10b      	bne.n	800b54c <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b53a:	68db      	ldr	r3, [r3, #12]
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d005      	beq.n	800b54c <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b546:	68db      	ldr	r3, [r3, #12]
 800b548:	68f8      	ldr	r0, [r7, #12]
 800b54a:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800b54c:	2180      	movs	r1, #128	; 0x80
 800b54e:	68f8      	ldr	r0, [r7, #12]
 800b550:	f001 fc42 	bl	800cdd8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800b554:	68f8      	ldr	r0, [r7, #12]
 800b556:	f000 ff93 	bl	800c480 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800b560:	2b01      	cmp	r3, #1
 800b562:	d122      	bne.n	800b5aa <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800b564:	68f8      	ldr	r0, [r7, #12]
 800b566:	f7ff fe98 	bl	800b29a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	2200      	movs	r2, #0
 800b56e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800b572:	e01a      	b.n	800b5aa <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b57a:	b2db      	uxtb	r3, r3
 800b57c:	2b03      	cmp	r3, #3
 800b57e:	d114      	bne.n	800b5aa <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b586:	695b      	ldr	r3, [r3, #20]
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d00e      	beq.n	800b5aa <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b592:	695b      	ldr	r3, [r3, #20]
 800b594:	7afa      	ldrb	r2, [r7, #11]
 800b596:	4611      	mov	r1, r2
 800b598:	68f8      	ldr	r0, [r7, #12]
 800b59a:	4798      	blx	r3
 800b59c:	4603      	mov	r3, r0
 800b59e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800b5a0:	7dfb      	ldrb	r3, [r7, #23]
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d001      	beq.n	800b5aa <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800b5a6:	7dfb      	ldrb	r3, [r7, #23]
 800b5a8:	e000      	b.n	800b5ac <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800b5aa:	2300      	movs	r3, #0
}
 800b5ac:	4618      	mov	r0, r3
 800b5ae:	3718      	adds	r7, #24
 800b5b0:	46bd      	mov	sp, r7
 800b5b2:	bd80      	pop	{r7, pc}

0800b5b4 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b5b4:	b580      	push	{r7, lr}
 800b5b6:	b082      	sub	sp, #8
 800b5b8:	af00      	add	r7, sp, #0
 800b5ba:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	2201      	movs	r2, #1
 800b5c0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	2200      	movs	r2, #0
 800b5c8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	2200      	movs	r2, #0
 800b5d0:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	2200      	movs	r2, #0
 800b5d6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d101      	bne.n	800b5e8 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800b5e4:	2303      	movs	r3, #3
 800b5e6:	e02f      	b.n	800b648 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d00f      	beq.n	800b612 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b5f8:	685b      	ldr	r3, [r3, #4]
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d009      	beq.n	800b612 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b604:	685b      	ldr	r3, [r3, #4]
 800b606:	687a      	ldr	r2, [r7, #4]
 800b608:	6852      	ldr	r2, [r2, #4]
 800b60a:	b2d2      	uxtb	r2, r2
 800b60c:	4611      	mov	r1, r2
 800b60e:	6878      	ldr	r0, [r7, #4]
 800b610:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b612:	2340      	movs	r3, #64	; 0x40
 800b614:	2200      	movs	r2, #0
 800b616:	2100      	movs	r1, #0
 800b618:	6878      	ldr	r0, [r7, #4]
 800b61a:	f001 fb98 	bl	800cd4e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	2201      	movs	r2, #1
 800b622:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	2240      	movs	r2, #64	; 0x40
 800b62a:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b62e:	2340      	movs	r3, #64	; 0x40
 800b630:	2200      	movs	r2, #0
 800b632:	2180      	movs	r1, #128	; 0x80
 800b634:	6878      	ldr	r0, [r7, #4]
 800b636:	f001 fb8a 	bl	800cd4e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	2201      	movs	r2, #1
 800b63e:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	2240      	movs	r2, #64	; 0x40
 800b644:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800b646:	2300      	movs	r3, #0
}
 800b648:	4618      	mov	r0, r3
 800b64a:	3708      	adds	r7, #8
 800b64c:	46bd      	mov	sp, r7
 800b64e:	bd80      	pop	{r7, pc}

0800b650 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b650:	b480      	push	{r7}
 800b652:	b083      	sub	sp, #12
 800b654:	af00      	add	r7, sp, #0
 800b656:	6078      	str	r0, [r7, #4]
 800b658:	460b      	mov	r3, r1
 800b65a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	78fa      	ldrb	r2, [r7, #3]
 800b660:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b662:	2300      	movs	r3, #0
}
 800b664:	4618      	mov	r0, r3
 800b666:	370c      	adds	r7, #12
 800b668:	46bd      	mov	sp, r7
 800b66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b66e:	4770      	bx	lr

0800b670 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b670:	b480      	push	{r7}
 800b672:	b083      	sub	sp, #12
 800b674:	af00      	add	r7, sp, #0
 800b676:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b67e:	b2da      	uxtb	r2, r3
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	2204      	movs	r2, #4
 800b68a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800b68e:	2300      	movs	r3, #0
}
 800b690:	4618      	mov	r0, r3
 800b692:	370c      	adds	r7, #12
 800b694:	46bd      	mov	sp, r7
 800b696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b69a:	4770      	bx	lr

0800b69c <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b69c:	b480      	push	{r7}
 800b69e:	b083      	sub	sp, #12
 800b6a0:	af00      	add	r7, sp, #0
 800b6a2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b6aa:	b2db      	uxtb	r3, r3
 800b6ac:	2b04      	cmp	r3, #4
 800b6ae:	d106      	bne.n	800b6be <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800b6b6:	b2da      	uxtb	r2, r3
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800b6be:	2300      	movs	r3, #0
}
 800b6c0:	4618      	mov	r0, r3
 800b6c2:	370c      	adds	r7, #12
 800b6c4:	46bd      	mov	sp, r7
 800b6c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ca:	4770      	bx	lr

0800b6cc <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b6cc:	b580      	push	{r7, lr}
 800b6ce:	b082      	sub	sp, #8
 800b6d0:	af00      	add	r7, sp, #0
 800b6d2:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d101      	bne.n	800b6e2 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800b6de:	2303      	movs	r3, #3
 800b6e0:	e012      	b.n	800b708 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b6e8:	b2db      	uxtb	r3, r3
 800b6ea:	2b03      	cmp	r3, #3
 800b6ec:	d10b      	bne.n	800b706 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b6f4:	69db      	ldr	r3, [r3, #28]
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d005      	beq.n	800b706 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b700:	69db      	ldr	r3, [r3, #28]
 800b702:	6878      	ldr	r0, [r7, #4]
 800b704:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b706:	2300      	movs	r3, #0
}
 800b708:	4618      	mov	r0, r3
 800b70a:	3708      	adds	r7, #8
 800b70c:	46bd      	mov	sp, r7
 800b70e:	bd80      	pop	{r7, pc}

0800b710 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800b710:	b580      	push	{r7, lr}
 800b712:	b082      	sub	sp, #8
 800b714:	af00      	add	r7, sp, #0
 800b716:	6078      	str	r0, [r7, #4]
 800b718:	460b      	mov	r3, r1
 800b71a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b722:	2b00      	cmp	r3, #0
 800b724:	d101      	bne.n	800b72a <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 800b726:	2303      	movs	r3, #3
 800b728:	e014      	b.n	800b754 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b730:	b2db      	uxtb	r3, r3
 800b732:	2b03      	cmp	r3, #3
 800b734:	d10d      	bne.n	800b752 <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b73c:	6a1b      	ldr	r3, [r3, #32]
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d007      	beq.n	800b752 <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b748:	6a1b      	ldr	r3, [r3, #32]
 800b74a:	78fa      	ldrb	r2, [r7, #3]
 800b74c:	4611      	mov	r1, r2
 800b74e:	6878      	ldr	r0, [r7, #4]
 800b750:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b752:	2300      	movs	r3, #0
}
 800b754:	4618      	mov	r0, r3
 800b756:	3708      	adds	r7, #8
 800b758:	46bd      	mov	sp, r7
 800b75a:	bd80      	pop	{r7, pc}

0800b75c <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800b75c:	b580      	push	{r7, lr}
 800b75e:	b082      	sub	sp, #8
 800b760:	af00      	add	r7, sp, #0
 800b762:	6078      	str	r0, [r7, #4]
 800b764:	460b      	mov	r3, r1
 800b766:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d101      	bne.n	800b776 <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 800b772:	2303      	movs	r3, #3
 800b774:	e014      	b.n	800b7a0 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b77c:	b2db      	uxtb	r3, r3
 800b77e:	2b03      	cmp	r3, #3
 800b780:	d10d      	bne.n	800b79e <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d007      	beq.n	800b79e <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b796:	78fa      	ldrb	r2, [r7, #3]
 800b798:	4611      	mov	r1, r2
 800b79a:	6878      	ldr	r0, [r7, #4]
 800b79c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b79e:	2300      	movs	r3, #0
}
 800b7a0:	4618      	mov	r0, r3
 800b7a2:	3708      	adds	r7, #8
 800b7a4:	46bd      	mov	sp, r7
 800b7a6:	bd80      	pop	{r7, pc}

0800b7a8 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800b7a8:	b480      	push	{r7}
 800b7aa:	b083      	sub	sp, #12
 800b7ac:	af00      	add	r7, sp, #0
 800b7ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b7b0:	2300      	movs	r3, #0
}
 800b7b2:	4618      	mov	r0, r3
 800b7b4:	370c      	adds	r7, #12
 800b7b6:	46bd      	mov	sp, r7
 800b7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7bc:	4770      	bx	lr

0800b7be <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800b7be:	b580      	push	{r7, lr}
 800b7c0:	b082      	sub	sp, #8
 800b7c2:	af00      	add	r7, sp, #0
 800b7c4:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	2201      	movs	r2, #1
 800b7ca:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d009      	beq.n	800b7ec <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b7de:	685b      	ldr	r3, [r3, #4]
 800b7e0:	687a      	ldr	r2, [r7, #4]
 800b7e2:	6852      	ldr	r2, [r2, #4]
 800b7e4:	b2d2      	uxtb	r2, r2
 800b7e6:	4611      	mov	r1, r2
 800b7e8:	6878      	ldr	r0, [r7, #4]
 800b7ea:	4798      	blx	r3
  }

  return USBD_OK;
 800b7ec:	2300      	movs	r3, #0
}
 800b7ee:	4618      	mov	r0, r3
 800b7f0:	3708      	adds	r7, #8
 800b7f2:	46bd      	mov	sp, r7
 800b7f4:	bd80      	pop	{r7, pc}

0800b7f6 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800b7f6:	b480      	push	{r7}
 800b7f8:	b087      	sub	sp, #28
 800b7fa:	af00      	add	r7, sp, #0
 800b7fc:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800b802:	697b      	ldr	r3, [r7, #20]
 800b804:	781b      	ldrb	r3, [r3, #0]
 800b806:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800b808:	697b      	ldr	r3, [r7, #20]
 800b80a:	3301      	adds	r3, #1
 800b80c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800b80e:	697b      	ldr	r3, [r7, #20]
 800b810:	781b      	ldrb	r3, [r3, #0]
 800b812:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800b814:	8a3b      	ldrh	r3, [r7, #16]
 800b816:	021b      	lsls	r3, r3, #8
 800b818:	b21a      	sxth	r2, r3
 800b81a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b81e:	4313      	orrs	r3, r2
 800b820:	b21b      	sxth	r3, r3
 800b822:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800b824:	89fb      	ldrh	r3, [r7, #14]
}
 800b826:	4618      	mov	r0, r3
 800b828:	371c      	adds	r7, #28
 800b82a:	46bd      	mov	sp, r7
 800b82c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b830:	4770      	bx	lr
	...

0800b834 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b834:	b580      	push	{r7, lr}
 800b836:	b084      	sub	sp, #16
 800b838:	af00      	add	r7, sp, #0
 800b83a:	6078      	str	r0, [r7, #4]
 800b83c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b83e:	2300      	movs	r3, #0
 800b840:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b842:	683b      	ldr	r3, [r7, #0]
 800b844:	781b      	ldrb	r3, [r3, #0]
 800b846:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b84a:	2b40      	cmp	r3, #64	; 0x40
 800b84c:	d005      	beq.n	800b85a <USBD_StdDevReq+0x26>
 800b84e:	2b40      	cmp	r3, #64	; 0x40
 800b850:	d853      	bhi.n	800b8fa <USBD_StdDevReq+0xc6>
 800b852:	2b00      	cmp	r3, #0
 800b854:	d00b      	beq.n	800b86e <USBD_StdDevReq+0x3a>
 800b856:	2b20      	cmp	r3, #32
 800b858:	d14f      	bne.n	800b8fa <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b860:	689b      	ldr	r3, [r3, #8]
 800b862:	6839      	ldr	r1, [r7, #0]
 800b864:	6878      	ldr	r0, [r7, #4]
 800b866:	4798      	blx	r3
 800b868:	4603      	mov	r3, r0
 800b86a:	73fb      	strb	r3, [r7, #15]
      break;
 800b86c:	e04a      	b.n	800b904 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b86e:	683b      	ldr	r3, [r7, #0]
 800b870:	785b      	ldrb	r3, [r3, #1]
 800b872:	2b09      	cmp	r3, #9
 800b874:	d83b      	bhi.n	800b8ee <USBD_StdDevReq+0xba>
 800b876:	a201      	add	r2, pc, #4	; (adr r2, 800b87c <USBD_StdDevReq+0x48>)
 800b878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b87c:	0800b8d1 	.word	0x0800b8d1
 800b880:	0800b8e5 	.word	0x0800b8e5
 800b884:	0800b8ef 	.word	0x0800b8ef
 800b888:	0800b8db 	.word	0x0800b8db
 800b88c:	0800b8ef 	.word	0x0800b8ef
 800b890:	0800b8af 	.word	0x0800b8af
 800b894:	0800b8a5 	.word	0x0800b8a5
 800b898:	0800b8ef 	.word	0x0800b8ef
 800b89c:	0800b8c7 	.word	0x0800b8c7
 800b8a0:	0800b8b9 	.word	0x0800b8b9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b8a4:	6839      	ldr	r1, [r7, #0]
 800b8a6:	6878      	ldr	r0, [r7, #4]
 800b8a8:	f000 f9de 	bl	800bc68 <USBD_GetDescriptor>
          break;
 800b8ac:	e024      	b.n	800b8f8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b8ae:	6839      	ldr	r1, [r7, #0]
 800b8b0:	6878      	ldr	r0, [r7, #4]
 800b8b2:	f000 fb43 	bl	800bf3c <USBD_SetAddress>
          break;
 800b8b6:	e01f      	b.n	800b8f8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800b8b8:	6839      	ldr	r1, [r7, #0]
 800b8ba:	6878      	ldr	r0, [r7, #4]
 800b8bc:	f000 fb82 	bl	800bfc4 <USBD_SetConfig>
 800b8c0:	4603      	mov	r3, r0
 800b8c2:	73fb      	strb	r3, [r7, #15]
          break;
 800b8c4:	e018      	b.n	800b8f8 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b8c6:	6839      	ldr	r1, [r7, #0]
 800b8c8:	6878      	ldr	r0, [r7, #4]
 800b8ca:	f000 fc21 	bl	800c110 <USBD_GetConfig>
          break;
 800b8ce:	e013      	b.n	800b8f8 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b8d0:	6839      	ldr	r1, [r7, #0]
 800b8d2:	6878      	ldr	r0, [r7, #4]
 800b8d4:	f000 fc52 	bl	800c17c <USBD_GetStatus>
          break;
 800b8d8:	e00e      	b.n	800b8f8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b8da:	6839      	ldr	r1, [r7, #0]
 800b8dc:	6878      	ldr	r0, [r7, #4]
 800b8de:	f000 fc81 	bl	800c1e4 <USBD_SetFeature>
          break;
 800b8e2:	e009      	b.n	800b8f8 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b8e4:	6839      	ldr	r1, [r7, #0]
 800b8e6:	6878      	ldr	r0, [r7, #4]
 800b8e8:	f000 fc90 	bl	800c20c <USBD_ClrFeature>
          break;
 800b8ec:	e004      	b.n	800b8f8 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800b8ee:	6839      	ldr	r1, [r7, #0]
 800b8f0:	6878      	ldr	r0, [r7, #4]
 800b8f2:	f000 fce7 	bl	800c2c4 <USBD_CtlError>
          break;
 800b8f6:	bf00      	nop
      }
      break;
 800b8f8:	e004      	b.n	800b904 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800b8fa:	6839      	ldr	r1, [r7, #0]
 800b8fc:	6878      	ldr	r0, [r7, #4]
 800b8fe:	f000 fce1 	bl	800c2c4 <USBD_CtlError>
      break;
 800b902:	bf00      	nop
  }

  return ret;
 800b904:	7bfb      	ldrb	r3, [r7, #15]
}
 800b906:	4618      	mov	r0, r3
 800b908:	3710      	adds	r7, #16
 800b90a:	46bd      	mov	sp, r7
 800b90c:	bd80      	pop	{r7, pc}
 800b90e:	bf00      	nop

0800b910 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b910:	b580      	push	{r7, lr}
 800b912:	b084      	sub	sp, #16
 800b914:	af00      	add	r7, sp, #0
 800b916:	6078      	str	r0, [r7, #4]
 800b918:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b91a:	2300      	movs	r3, #0
 800b91c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b91e:	683b      	ldr	r3, [r7, #0]
 800b920:	781b      	ldrb	r3, [r3, #0]
 800b922:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b926:	2b40      	cmp	r3, #64	; 0x40
 800b928:	d005      	beq.n	800b936 <USBD_StdItfReq+0x26>
 800b92a:	2b40      	cmp	r3, #64	; 0x40
 800b92c:	d82f      	bhi.n	800b98e <USBD_StdItfReq+0x7e>
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d001      	beq.n	800b936 <USBD_StdItfReq+0x26>
 800b932:	2b20      	cmp	r3, #32
 800b934:	d12b      	bne.n	800b98e <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b93c:	b2db      	uxtb	r3, r3
 800b93e:	3b01      	subs	r3, #1
 800b940:	2b02      	cmp	r3, #2
 800b942:	d81d      	bhi.n	800b980 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b944:	683b      	ldr	r3, [r7, #0]
 800b946:	889b      	ldrh	r3, [r3, #4]
 800b948:	b2db      	uxtb	r3, r3
 800b94a:	2b01      	cmp	r3, #1
 800b94c:	d813      	bhi.n	800b976 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b954:	689b      	ldr	r3, [r3, #8]
 800b956:	6839      	ldr	r1, [r7, #0]
 800b958:	6878      	ldr	r0, [r7, #4]
 800b95a:	4798      	blx	r3
 800b95c:	4603      	mov	r3, r0
 800b95e:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b960:	683b      	ldr	r3, [r7, #0]
 800b962:	88db      	ldrh	r3, [r3, #6]
 800b964:	2b00      	cmp	r3, #0
 800b966:	d110      	bne.n	800b98a <USBD_StdItfReq+0x7a>
 800b968:	7bfb      	ldrb	r3, [r7, #15]
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d10d      	bne.n	800b98a <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800b96e:	6878      	ldr	r0, [r7, #4]
 800b970:	f000 fd73 	bl	800c45a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b974:	e009      	b.n	800b98a <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800b976:	6839      	ldr	r1, [r7, #0]
 800b978:	6878      	ldr	r0, [r7, #4]
 800b97a:	f000 fca3 	bl	800c2c4 <USBD_CtlError>
          break;
 800b97e:	e004      	b.n	800b98a <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800b980:	6839      	ldr	r1, [r7, #0]
 800b982:	6878      	ldr	r0, [r7, #4]
 800b984:	f000 fc9e 	bl	800c2c4 <USBD_CtlError>
          break;
 800b988:	e000      	b.n	800b98c <USBD_StdItfReq+0x7c>
          break;
 800b98a:	bf00      	nop
      }
      break;
 800b98c:	e004      	b.n	800b998 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800b98e:	6839      	ldr	r1, [r7, #0]
 800b990:	6878      	ldr	r0, [r7, #4]
 800b992:	f000 fc97 	bl	800c2c4 <USBD_CtlError>
      break;
 800b996:	bf00      	nop
  }

  return ret;
 800b998:	7bfb      	ldrb	r3, [r7, #15]
}
 800b99a:	4618      	mov	r0, r3
 800b99c:	3710      	adds	r7, #16
 800b99e:	46bd      	mov	sp, r7
 800b9a0:	bd80      	pop	{r7, pc}

0800b9a2 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b9a2:	b580      	push	{r7, lr}
 800b9a4:	b084      	sub	sp, #16
 800b9a6:	af00      	add	r7, sp, #0
 800b9a8:	6078      	str	r0, [r7, #4]
 800b9aa:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800b9ac:	2300      	movs	r3, #0
 800b9ae:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800b9b0:	683b      	ldr	r3, [r7, #0]
 800b9b2:	889b      	ldrh	r3, [r3, #4]
 800b9b4:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b9b6:	683b      	ldr	r3, [r7, #0]
 800b9b8:	781b      	ldrb	r3, [r3, #0]
 800b9ba:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b9be:	2b40      	cmp	r3, #64	; 0x40
 800b9c0:	d007      	beq.n	800b9d2 <USBD_StdEPReq+0x30>
 800b9c2:	2b40      	cmp	r3, #64	; 0x40
 800b9c4:	f200 8145 	bhi.w	800bc52 <USBD_StdEPReq+0x2b0>
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d00c      	beq.n	800b9e6 <USBD_StdEPReq+0x44>
 800b9cc:	2b20      	cmp	r3, #32
 800b9ce:	f040 8140 	bne.w	800bc52 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b9d8:	689b      	ldr	r3, [r3, #8]
 800b9da:	6839      	ldr	r1, [r7, #0]
 800b9dc:	6878      	ldr	r0, [r7, #4]
 800b9de:	4798      	blx	r3
 800b9e0:	4603      	mov	r3, r0
 800b9e2:	73fb      	strb	r3, [r7, #15]
      break;
 800b9e4:	e13a      	b.n	800bc5c <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b9e6:	683b      	ldr	r3, [r7, #0]
 800b9e8:	785b      	ldrb	r3, [r3, #1]
 800b9ea:	2b03      	cmp	r3, #3
 800b9ec:	d007      	beq.n	800b9fe <USBD_StdEPReq+0x5c>
 800b9ee:	2b03      	cmp	r3, #3
 800b9f0:	f300 8129 	bgt.w	800bc46 <USBD_StdEPReq+0x2a4>
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d07f      	beq.n	800baf8 <USBD_StdEPReq+0x156>
 800b9f8:	2b01      	cmp	r3, #1
 800b9fa:	d03c      	beq.n	800ba76 <USBD_StdEPReq+0xd4>
 800b9fc:	e123      	b.n	800bc46 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ba04:	b2db      	uxtb	r3, r3
 800ba06:	2b02      	cmp	r3, #2
 800ba08:	d002      	beq.n	800ba10 <USBD_StdEPReq+0x6e>
 800ba0a:	2b03      	cmp	r3, #3
 800ba0c:	d016      	beq.n	800ba3c <USBD_StdEPReq+0x9a>
 800ba0e:	e02c      	b.n	800ba6a <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ba10:	7bbb      	ldrb	r3, [r7, #14]
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d00d      	beq.n	800ba32 <USBD_StdEPReq+0x90>
 800ba16:	7bbb      	ldrb	r3, [r7, #14]
 800ba18:	2b80      	cmp	r3, #128	; 0x80
 800ba1a:	d00a      	beq.n	800ba32 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ba1c:	7bbb      	ldrb	r3, [r7, #14]
 800ba1e:	4619      	mov	r1, r3
 800ba20:	6878      	ldr	r0, [r7, #4]
 800ba22:	f001 f9d9 	bl	800cdd8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ba26:	2180      	movs	r1, #128	; 0x80
 800ba28:	6878      	ldr	r0, [r7, #4]
 800ba2a:	f001 f9d5 	bl	800cdd8 <USBD_LL_StallEP>
 800ba2e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ba30:	e020      	b.n	800ba74 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800ba32:	6839      	ldr	r1, [r7, #0]
 800ba34:	6878      	ldr	r0, [r7, #4]
 800ba36:	f000 fc45 	bl	800c2c4 <USBD_CtlError>
              break;
 800ba3a:	e01b      	b.n	800ba74 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ba3c:	683b      	ldr	r3, [r7, #0]
 800ba3e:	885b      	ldrh	r3, [r3, #2]
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d10e      	bne.n	800ba62 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ba44:	7bbb      	ldrb	r3, [r7, #14]
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d00b      	beq.n	800ba62 <USBD_StdEPReq+0xc0>
 800ba4a:	7bbb      	ldrb	r3, [r7, #14]
 800ba4c:	2b80      	cmp	r3, #128	; 0x80
 800ba4e:	d008      	beq.n	800ba62 <USBD_StdEPReq+0xc0>
 800ba50:	683b      	ldr	r3, [r7, #0]
 800ba52:	88db      	ldrh	r3, [r3, #6]
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d104      	bne.n	800ba62 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800ba58:	7bbb      	ldrb	r3, [r7, #14]
 800ba5a:	4619      	mov	r1, r3
 800ba5c:	6878      	ldr	r0, [r7, #4]
 800ba5e:	f001 f9bb 	bl	800cdd8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800ba62:	6878      	ldr	r0, [r7, #4]
 800ba64:	f000 fcf9 	bl	800c45a <USBD_CtlSendStatus>

              break;
 800ba68:	e004      	b.n	800ba74 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800ba6a:	6839      	ldr	r1, [r7, #0]
 800ba6c:	6878      	ldr	r0, [r7, #4]
 800ba6e:	f000 fc29 	bl	800c2c4 <USBD_CtlError>
              break;
 800ba72:	bf00      	nop
          }
          break;
 800ba74:	e0ec      	b.n	800bc50 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ba7c:	b2db      	uxtb	r3, r3
 800ba7e:	2b02      	cmp	r3, #2
 800ba80:	d002      	beq.n	800ba88 <USBD_StdEPReq+0xe6>
 800ba82:	2b03      	cmp	r3, #3
 800ba84:	d016      	beq.n	800bab4 <USBD_StdEPReq+0x112>
 800ba86:	e030      	b.n	800baea <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ba88:	7bbb      	ldrb	r3, [r7, #14]
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d00d      	beq.n	800baaa <USBD_StdEPReq+0x108>
 800ba8e:	7bbb      	ldrb	r3, [r7, #14]
 800ba90:	2b80      	cmp	r3, #128	; 0x80
 800ba92:	d00a      	beq.n	800baaa <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ba94:	7bbb      	ldrb	r3, [r7, #14]
 800ba96:	4619      	mov	r1, r3
 800ba98:	6878      	ldr	r0, [r7, #4]
 800ba9a:	f001 f99d 	bl	800cdd8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ba9e:	2180      	movs	r1, #128	; 0x80
 800baa0:	6878      	ldr	r0, [r7, #4]
 800baa2:	f001 f999 	bl	800cdd8 <USBD_LL_StallEP>
 800baa6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800baa8:	e025      	b.n	800baf6 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800baaa:	6839      	ldr	r1, [r7, #0]
 800baac:	6878      	ldr	r0, [r7, #4]
 800baae:	f000 fc09 	bl	800c2c4 <USBD_CtlError>
              break;
 800bab2:	e020      	b.n	800baf6 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bab4:	683b      	ldr	r3, [r7, #0]
 800bab6:	885b      	ldrh	r3, [r3, #2]
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d11b      	bne.n	800baf4 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800babc:	7bbb      	ldrb	r3, [r7, #14]
 800babe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d004      	beq.n	800bad0 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800bac6:	7bbb      	ldrb	r3, [r7, #14]
 800bac8:	4619      	mov	r1, r3
 800baca:	6878      	ldr	r0, [r7, #4]
 800bacc:	f001 f9a3 	bl	800ce16 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800bad0:	6878      	ldr	r0, [r7, #4]
 800bad2:	f000 fcc2 	bl	800c45a <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800badc:	689b      	ldr	r3, [r3, #8]
 800bade:	6839      	ldr	r1, [r7, #0]
 800bae0:	6878      	ldr	r0, [r7, #4]
 800bae2:	4798      	blx	r3
 800bae4:	4603      	mov	r3, r0
 800bae6:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800bae8:	e004      	b.n	800baf4 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800baea:	6839      	ldr	r1, [r7, #0]
 800baec:	6878      	ldr	r0, [r7, #4]
 800baee:	f000 fbe9 	bl	800c2c4 <USBD_CtlError>
              break;
 800baf2:	e000      	b.n	800baf6 <USBD_StdEPReq+0x154>
              break;
 800baf4:	bf00      	nop
          }
          break;
 800baf6:	e0ab      	b.n	800bc50 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bafe:	b2db      	uxtb	r3, r3
 800bb00:	2b02      	cmp	r3, #2
 800bb02:	d002      	beq.n	800bb0a <USBD_StdEPReq+0x168>
 800bb04:	2b03      	cmp	r3, #3
 800bb06:	d032      	beq.n	800bb6e <USBD_StdEPReq+0x1cc>
 800bb08:	e097      	b.n	800bc3a <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bb0a:	7bbb      	ldrb	r3, [r7, #14]
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d007      	beq.n	800bb20 <USBD_StdEPReq+0x17e>
 800bb10:	7bbb      	ldrb	r3, [r7, #14]
 800bb12:	2b80      	cmp	r3, #128	; 0x80
 800bb14:	d004      	beq.n	800bb20 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800bb16:	6839      	ldr	r1, [r7, #0]
 800bb18:	6878      	ldr	r0, [r7, #4]
 800bb1a:	f000 fbd3 	bl	800c2c4 <USBD_CtlError>
                break;
 800bb1e:	e091      	b.n	800bc44 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bb20:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	da0b      	bge.n	800bb40 <USBD_StdEPReq+0x19e>
 800bb28:	7bbb      	ldrb	r3, [r7, #14]
 800bb2a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800bb2e:	4613      	mov	r3, r2
 800bb30:	009b      	lsls	r3, r3, #2
 800bb32:	4413      	add	r3, r2
 800bb34:	009b      	lsls	r3, r3, #2
 800bb36:	3310      	adds	r3, #16
 800bb38:	687a      	ldr	r2, [r7, #4]
 800bb3a:	4413      	add	r3, r2
 800bb3c:	3304      	adds	r3, #4
 800bb3e:	e00b      	b.n	800bb58 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800bb40:	7bbb      	ldrb	r3, [r7, #14]
 800bb42:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bb46:	4613      	mov	r3, r2
 800bb48:	009b      	lsls	r3, r3, #2
 800bb4a:	4413      	add	r3, r2
 800bb4c:	009b      	lsls	r3, r3, #2
 800bb4e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800bb52:	687a      	ldr	r2, [r7, #4]
 800bb54:	4413      	add	r3, r2
 800bb56:	3304      	adds	r3, #4
 800bb58:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800bb5a:	68bb      	ldr	r3, [r7, #8]
 800bb5c:	2200      	movs	r2, #0
 800bb5e:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800bb60:	68bb      	ldr	r3, [r7, #8]
 800bb62:	2202      	movs	r2, #2
 800bb64:	4619      	mov	r1, r3
 800bb66:	6878      	ldr	r0, [r7, #4]
 800bb68:	f000 fc1d 	bl	800c3a6 <USBD_CtlSendData>
              break;
 800bb6c:	e06a      	b.n	800bc44 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800bb6e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	da11      	bge.n	800bb9a <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800bb76:	7bbb      	ldrb	r3, [r7, #14]
 800bb78:	f003 020f 	and.w	r2, r3, #15
 800bb7c:	6879      	ldr	r1, [r7, #4]
 800bb7e:	4613      	mov	r3, r2
 800bb80:	009b      	lsls	r3, r3, #2
 800bb82:	4413      	add	r3, r2
 800bb84:	009b      	lsls	r3, r3, #2
 800bb86:	440b      	add	r3, r1
 800bb88:	3324      	adds	r3, #36	; 0x24
 800bb8a:	881b      	ldrh	r3, [r3, #0]
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d117      	bne.n	800bbc0 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800bb90:	6839      	ldr	r1, [r7, #0]
 800bb92:	6878      	ldr	r0, [r7, #4]
 800bb94:	f000 fb96 	bl	800c2c4 <USBD_CtlError>
                  break;
 800bb98:	e054      	b.n	800bc44 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800bb9a:	7bbb      	ldrb	r3, [r7, #14]
 800bb9c:	f003 020f 	and.w	r2, r3, #15
 800bba0:	6879      	ldr	r1, [r7, #4]
 800bba2:	4613      	mov	r3, r2
 800bba4:	009b      	lsls	r3, r3, #2
 800bba6:	4413      	add	r3, r2
 800bba8:	009b      	lsls	r3, r3, #2
 800bbaa:	440b      	add	r3, r1
 800bbac:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800bbb0:	881b      	ldrh	r3, [r3, #0]
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	d104      	bne.n	800bbc0 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800bbb6:	6839      	ldr	r1, [r7, #0]
 800bbb8:	6878      	ldr	r0, [r7, #4]
 800bbba:	f000 fb83 	bl	800c2c4 <USBD_CtlError>
                  break;
 800bbbe:	e041      	b.n	800bc44 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bbc0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	da0b      	bge.n	800bbe0 <USBD_StdEPReq+0x23e>
 800bbc8:	7bbb      	ldrb	r3, [r7, #14]
 800bbca:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800bbce:	4613      	mov	r3, r2
 800bbd0:	009b      	lsls	r3, r3, #2
 800bbd2:	4413      	add	r3, r2
 800bbd4:	009b      	lsls	r3, r3, #2
 800bbd6:	3310      	adds	r3, #16
 800bbd8:	687a      	ldr	r2, [r7, #4]
 800bbda:	4413      	add	r3, r2
 800bbdc:	3304      	adds	r3, #4
 800bbde:	e00b      	b.n	800bbf8 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800bbe0:	7bbb      	ldrb	r3, [r7, #14]
 800bbe2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bbe6:	4613      	mov	r3, r2
 800bbe8:	009b      	lsls	r3, r3, #2
 800bbea:	4413      	add	r3, r2
 800bbec:	009b      	lsls	r3, r3, #2
 800bbee:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800bbf2:	687a      	ldr	r2, [r7, #4]
 800bbf4:	4413      	add	r3, r2
 800bbf6:	3304      	adds	r3, #4
 800bbf8:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800bbfa:	7bbb      	ldrb	r3, [r7, #14]
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d002      	beq.n	800bc06 <USBD_StdEPReq+0x264>
 800bc00:	7bbb      	ldrb	r3, [r7, #14]
 800bc02:	2b80      	cmp	r3, #128	; 0x80
 800bc04:	d103      	bne.n	800bc0e <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800bc06:	68bb      	ldr	r3, [r7, #8]
 800bc08:	2200      	movs	r2, #0
 800bc0a:	601a      	str	r2, [r3, #0]
 800bc0c:	e00e      	b.n	800bc2c <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800bc0e:	7bbb      	ldrb	r3, [r7, #14]
 800bc10:	4619      	mov	r1, r3
 800bc12:	6878      	ldr	r0, [r7, #4]
 800bc14:	f001 f91e 	bl	800ce54 <USBD_LL_IsStallEP>
 800bc18:	4603      	mov	r3, r0
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d003      	beq.n	800bc26 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800bc1e:	68bb      	ldr	r3, [r7, #8]
 800bc20:	2201      	movs	r2, #1
 800bc22:	601a      	str	r2, [r3, #0]
 800bc24:	e002      	b.n	800bc2c <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800bc26:	68bb      	ldr	r3, [r7, #8]
 800bc28:	2200      	movs	r2, #0
 800bc2a:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800bc2c:	68bb      	ldr	r3, [r7, #8]
 800bc2e:	2202      	movs	r2, #2
 800bc30:	4619      	mov	r1, r3
 800bc32:	6878      	ldr	r0, [r7, #4]
 800bc34:	f000 fbb7 	bl	800c3a6 <USBD_CtlSendData>
              break;
 800bc38:	e004      	b.n	800bc44 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800bc3a:	6839      	ldr	r1, [r7, #0]
 800bc3c:	6878      	ldr	r0, [r7, #4]
 800bc3e:	f000 fb41 	bl	800c2c4 <USBD_CtlError>
              break;
 800bc42:	bf00      	nop
          }
          break;
 800bc44:	e004      	b.n	800bc50 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800bc46:	6839      	ldr	r1, [r7, #0]
 800bc48:	6878      	ldr	r0, [r7, #4]
 800bc4a:	f000 fb3b 	bl	800c2c4 <USBD_CtlError>
          break;
 800bc4e:	bf00      	nop
      }
      break;
 800bc50:	e004      	b.n	800bc5c <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800bc52:	6839      	ldr	r1, [r7, #0]
 800bc54:	6878      	ldr	r0, [r7, #4]
 800bc56:	f000 fb35 	bl	800c2c4 <USBD_CtlError>
      break;
 800bc5a:	bf00      	nop
  }

  return ret;
 800bc5c:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc5e:	4618      	mov	r0, r3
 800bc60:	3710      	adds	r7, #16
 800bc62:	46bd      	mov	sp, r7
 800bc64:	bd80      	pop	{r7, pc}
	...

0800bc68 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bc68:	b580      	push	{r7, lr}
 800bc6a:	b084      	sub	sp, #16
 800bc6c:	af00      	add	r7, sp, #0
 800bc6e:	6078      	str	r0, [r7, #4]
 800bc70:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800bc72:	2300      	movs	r3, #0
 800bc74:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800bc76:	2300      	movs	r3, #0
 800bc78:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800bc7a:	2300      	movs	r3, #0
 800bc7c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800bc7e:	683b      	ldr	r3, [r7, #0]
 800bc80:	885b      	ldrh	r3, [r3, #2]
 800bc82:	0a1b      	lsrs	r3, r3, #8
 800bc84:	b29b      	uxth	r3, r3
 800bc86:	3b01      	subs	r3, #1
 800bc88:	2b06      	cmp	r3, #6
 800bc8a:	f200 8128 	bhi.w	800bede <USBD_GetDescriptor+0x276>
 800bc8e:	a201      	add	r2, pc, #4	; (adr r2, 800bc94 <USBD_GetDescriptor+0x2c>)
 800bc90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc94:	0800bcb1 	.word	0x0800bcb1
 800bc98:	0800bcc9 	.word	0x0800bcc9
 800bc9c:	0800bd09 	.word	0x0800bd09
 800bca0:	0800bedf 	.word	0x0800bedf
 800bca4:	0800bedf 	.word	0x0800bedf
 800bca8:	0800be7f 	.word	0x0800be7f
 800bcac:	0800beab 	.word	0x0800beab
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	687a      	ldr	r2, [r7, #4]
 800bcba:	7c12      	ldrb	r2, [r2, #16]
 800bcbc:	f107 0108 	add.w	r1, r7, #8
 800bcc0:	4610      	mov	r0, r2
 800bcc2:	4798      	blx	r3
 800bcc4:	60f8      	str	r0, [r7, #12]
      break;
 800bcc6:	e112      	b.n	800beee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	7c1b      	ldrb	r3, [r3, #16]
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d10d      	bne.n	800bcec <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bcd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bcd8:	f107 0208 	add.w	r2, r7, #8
 800bcdc:	4610      	mov	r0, r2
 800bcde:	4798      	blx	r3
 800bce0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	3301      	adds	r3, #1
 800bce6:	2202      	movs	r2, #2
 800bce8:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800bcea:	e100      	b.n	800beee <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bcf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bcf4:	f107 0208 	add.w	r2, r7, #8
 800bcf8:	4610      	mov	r0, r2
 800bcfa:	4798      	blx	r3
 800bcfc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	3301      	adds	r3, #1
 800bd02:	2202      	movs	r2, #2
 800bd04:	701a      	strb	r2, [r3, #0]
      break;
 800bd06:	e0f2      	b.n	800beee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800bd08:	683b      	ldr	r3, [r7, #0]
 800bd0a:	885b      	ldrh	r3, [r3, #2]
 800bd0c:	b2db      	uxtb	r3, r3
 800bd0e:	2b05      	cmp	r3, #5
 800bd10:	f200 80ac 	bhi.w	800be6c <USBD_GetDescriptor+0x204>
 800bd14:	a201      	add	r2, pc, #4	; (adr r2, 800bd1c <USBD_GetDescriptor+0xb4>)
 800bd16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd1a:	bf00      	nop
 800bd1c:	0800bd35 	.word	0x0800bd35
 800bd20:	0800bd69 	.word	0x0800bd69
 800bd24:	0800bd9d 	.word	0x0800bd9d
 800bd28:	0800bdd1 	.word	0x0800bdd1
 800bd2c:	0800be05 	.word	0x0800be05
 800bd30:	0800be39 	.word	0x0800be39
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bd3a:	685b      	ldr	r3, [r3, #4]
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d00b      	beq.n	800bd58 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bd46:	685b      	ldr	r3, [r3, #4]
 800bd48:	687a      	ldr	r2, [r7, #4]
 800bd4a:	7c12      	ldrb	r2, [r2, #16]
 800bd4c:	f107 0108 	add.w	r1, r7, #8
 800bd50:	4610      	mov	r0, r2
 800bd52:	4798      	blx	r3
 800bd54:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bd56:	e091      	b.n	800be7c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bd58:	6839      	ldr	r1, [r7, #0]
 800bd5a:	6878      	ldr	r0, [r7, #4]
 800bd5c:	f000 fab2 	bl	800c2c4 <USBD_CtlError>
            err++;
 800bd60:	7afb      	ldrb	r3, [r7, #11]
 800bd62:	3301      	adds	r3, #1
 800bd64:	72fb      	strb	r3, [r7, #11]
          break;
 800bd66:	e089      	b.n	800be7c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bd6e:	689b      	ldr	r3, [r3, #8]
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d00b      	beq.n	800bd8c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bd7a:	689b      	ldr	r3, [r3, #8]
 800bd7c:	687a      	ldr	r2, [r7, #4]
 800bd7e:	7c12      	ldrb	r2, [r2, #16]
 800bd80:	f107 0108 	add.w	r1, r7, #8
 800bd84:	4610      	mov	r0, r2
 800bd86:	4798      	blx	r3
 800bd88:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bd8a:	e077      	b.n	800be7c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bd8c:	6839      	ldr	r1, [r7, #0]
 800bd8e:	6878      	ldr	r0, [r7, #4]
 800bd90:	f000 fa98 	bl	800c2c4 <USBD_CtlError>
            err++;
 800bd94:	7afb      	ldrb	r3, [r7, #11]
 800bd96:	3301      	adds	r3, #1
 800bd98:	72fb      	strb	r3, [r7, #11]
          break;
 800bd9a:	e06f      	b.n	800be7c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bda2:	68db      	ldr	r3, [r3, #12]
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d00b      	beq.n	800bdc0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bdae:	68db      	ldr	r3, [r3, #12]
 800bdb0:	687a      	ldr	r2, [r7, #4]
 800bdb2:	7c12      	ldrb	r2, [r2, #16]
 800bdb4:	f107 0108 	add.w	r1, r7, #8
 800bdb8:	4610      	mov	r0, r2
 800bdba:	4798      	blx	r3
 800bdbc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bdbe:	e05d      	b.n	800be7c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bdc0:	6839      	ldr	r1, [r7, #0]
 800bdc2:	6878      	ldr	r0, [r7, #4]
 800bdc4:	f000 fa7e 	bl	800c2c4 <USBD_CtlError>
            err++;
 800bdc8:	7afb      	ldrb	r3, [r7, #11]
 800bdca:	3301      	adds	r3, #1
 800bdcc:	72fb      	strb	r3, [r7, #11]
          break;
 800bdce:	e055      	b.n	800be7c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bdd6:	691b      	ldr	r3, [r3, #16]
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d00b      	beq.n	800bdf4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bde2:	691b      	ldr	r3, [r3, #16]
 800bde4:	687a      	ldr	r2, [r7, #4]
 800bde6:	7c12      	ldrb	r2, [r2, #16]
 800bde8:	f107 0108 	add.w	r1, r7, #8
 800bdec:	4610      	mov	r0, r2
 800bdee:	4798      	blx	r3
 800bdf0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bdf2:	e043      	b.n	800be7c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bdf4:	6839      	ldr	r1, [r7, #0]
 800bdf6:	6878      	ldr	r0, [r7, #4]
 800bdf8:	f000 fa64 	bl	800c2c4 <USBD_CtlError>
            err++;
 800bdfc:	7afb      	ldrb	r3, [r7, #11]
 800bdfe:	3301      	adds	r3, #1
 800be00:	72fb      	strb	r3, [r7, #11]
          break;
 800be02:	e03b      	b.n	800be7c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800be0a:	695b      	ldr	r3, [r3, #20]
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d00b      	beq.n	800be28 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800be16:	695b      	ldr	r3, [r3, #20]
 800be18:	687a      	ldr	r2, [r7, #4]
 800be1a:	7c12      	ldrb	r2, [r2, #16]
 800be1c:	f107 0108 	add.w	r1, r7, #8
 800be20:	4610      	mov	r0, r2
 800be22:	4798      	blx	r3
 800be24:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800be26:	e029      	b.n	800be7c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800be28:	6839      	ldr	r1, [r7, #0]
 800be2a:	6878      	ldr	r0, [r7, #4]
 800be2c:	f000 fa4a 	bl	800c2c4 <USBD_CtlError>
            err++;
 800be30:	7afb      	ldrb	r3, [r7, #11]
 800be32:	3301      	adds	r3, #1
 800be34:	72fb      	strb	r3, [r7, #11]
          break;
 800be36:	e021      	b.n	800be7c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800be3e:	699b      	ldr	r3, [r3, #24]
 800be40:	2b00      	cmp	r3, #0
 800be42:	d00b      	beq.n	800be5c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800be4a:	699b      	ldr	r3, [r3, #24]
 800be4c:	687a      	ldr	r2, [r7, #4]
 800be4e:	7c12      	ldrb	r2, [r2, #16]
 800be50:	f107 0108 	add.w	r1, r7, #8
 800be54:	4610      	mov	r0, r2
 800be56:	4798      	blx	r3
 800be58:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800be5a:	e00f      	b.n	800be7c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800be5c:	6839      	ldr	r1, [r7, #0]
 800be5e:	6878      	ldr	r0, [r7, #4]
 800be60:	f000 fa30 	bl	800c2c4 <USBD_CtlError>
            err++;
 800be64:	7afb      	ldrb	r3, [r7, #11]
 800be66:	3301      	adds	r3, #1
 800be68:	72fb      	strb	r3, [r7, #11]
          break;
 800be6a:	e007      	b.n	800be7c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800be6c:	6839      	ldr	r1, [r7, #0]
 800be6e:	6878      	ldr	r0, [r7, #4]
 800be70:	f000 fa28 	bl	800c2c4 <USBD_CtlError>
          err++;
 800be74:	7afb      	ldrb	r3, [r7, #11]
 800be76:	3301      	adds	r3, #1
 800be78:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800be7a:	bf00      	nop
      }
      break;
 800be7c:	e037      	b.n	800beee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	7c1b      	ldrb	r3, [r3, #16]
 800be82:	2b00      	cmp	r3, #0
 800be84:	d109      	bne.n	800be9a <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800be8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800be8e:	f107 0208 	add.w	r2, r7, #8
 800be92:	4610      	mov	r0, r2
 800be94:	4798      	blx	r3
 800be96:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800be98:	e029      	b.n	800beee <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800be9a:	6839      	ldr	r1, [r7, #0]
 800be9c:	6878      	ldr	r0, [r7, #4]
 800be9e:	f000 fa11 	bl	800c2c4 <USBD_CtlError>
        err++;
 800bea2:	7afb      	ldrb	r3, [r7, #11]
 800bea4:	3301      	adds	r3, #1
 800bea6:	72fb      	strb	r3, [r7, #11]
      break;
 800bea8:	e021      	b.n	800beee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	7c1b      	ldrb	r3, [r3, #16]
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d10d      	bne.n	800bece <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800beb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800beba:	f107 0208 	add.w	r2, r7, #8
 800bebe:	4610      	mov	r0, r2
 800bec0:	4798      	blx	r3
 800bec2:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	3301      	adds	r3, #1
 800bec8:	2207      	movs	r2, #7
 800beca:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800becc:	e00f      	b.n	800beee <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800bece:	6839      	ldr	r1, [r7, #0]
 800bed0:	6878      	ldr	r0, [r7, #4]
 800bed2:	f000 f9f7 	bl	800c2c4 <USBD_CtlError>
        err++;
 800bed6:	7afb      	ldrb	r3, [r7, #11]
 800bed8:	3301      	adds	r3, #1
 800beda:	72fb      	strb	r3, [r7, #11]
      break;
 800bedc:	e007      	b.n	800beee <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800bede:	6839      	ldr	r1, [r7, #0]
 800bee0:	6878      	ldr	r0, [r7, #4]
 800bee2:	f000 f9ef 	bl	800c2c4 <USBD_CtlError>
      err++;
 800bee6:	7afb      	ldrb	r3, [r7, #11]
 800bee8:	3301      	adds	r3, #1
 800beea:	72fb      	strb	r3, [r7, #11]
      break;
 800beec:	bf00      	nop
  }

  if (err != 0U)
 800beee:	7afb      	ldrb	r3, [r7, #11]
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d11e      	bne.n	800bf32 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800bef4:	683b      	ldr	r3, [r7, #0]
 800bef6:	88db      	ldrh	r3, [r3, #6]
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d016      	beq.n	800bf2a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800befc:	893b      	ldrh	r3, [r7, #8]
 800befe:	2b00      	cmp	r3, #0
 800bf00:	d00e      	beq.n	800bf20 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800bf02:	683b      	ldr	r3, [r7, #0]
 800bf04:	88da      	ldrh	r2, [r3, #6]
 800bf06:	893b      	ldrh	r3, [r7, #8]
 800bf08:	4293      	cmp	r3, r2
 800bf0a:	bf28      	it	cs
 800bf0c:	4613      	movcs	r3, r2
 800bf0e:	b29b      	uxth	r3, r3
 800bf10:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800bf12:	893b      	ldrh	r3, [r7, #8]
 800bf14:	461a      	mov	r2, r3
 800bf16:	68f9      	ldr	r1, [r7, #12]
 800bf18:	6878      	ldr	r0, [r7, #4]
 800bf1a:	f000 fa44 	bl	800c3a6 <USBD_CtlSendData>
 800bf1e:	e009      	b.n	800bf34 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800bf20:	6839      	ldr	r1, [r7, #0]
 800bf22:	6878      	ldr	r0, [r7, #4]
 800bf24:	f000 f9ce 	bl	800c2c4 <USBD_CtlError>
 800bf28:	e004      	b.n	800bf34 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800bf2a:	6878      	ldr	r0, [r7, #4]
 800bf2c:	f000 fa95 	bl	800c45a <USBD_CtlSendStatus>
 800bf30:	e000      	b.n	800bf34 <USBD_GetDescriptor+0x2cc>
    return;
 800bf32:	bf00      	nop
  }
}
 800bf34:	3710      	adds	r7, #16
 800bf36:	46bd      	mov	sp, r7
 800bf38:	bd80      	pop	{r7, pc}
 800bf3a:	bf00      	nop

0800bf3c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bf3c:	b580      	push	{r7, lr}
 800bf3e:	b084      	sub	sp, #16
 800bf40:	af00      	add	r7, sp, #0
 800bf42:	6078      	str	r0, [r7, #4]
 800bf44:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800bf46:	683b      	ldr	r3, [r7, #0]
 800bf48:	889b      	ldrh	r3, [r3, #4]
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d131      	bne.n	800bfb2 <USBD_SetAddress+0x76>
 800bf4e:	683b      	ldr	r3, [r7, #0]
 800bf50:	88db      	ldrh	r3, [r3, #6]
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	d12d      	bne.n	800bfb2 <USBD_SetAddress+0x76>
 800bf56:	683b      	ldr	r3, [r7, #0]
 800bf58:	885b      	ldrh	r3, [r3, #2]
 800bf5a:	2b7f      	cmp	r3, #127	; 0x7f
 800bf5c:	d829      	bhi.n	800bfb2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800bf5e:	683b      	ldr	r3, [r7, #0]
 800bf60:	885b      	ldrh	r3, [r3, #2]
 800bf62:	b2db      	uxtb	r3, r3
 800bf64:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bf68:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bf70:	b2db      	uxtb	r3, r3
 800bf72:	2b03      	cmp	r3, #3
 800bf74:	d104      	bne.n	800bf80 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800bf76:	6839      	ldr	r1, [r7, #0]
 800bf78:	6878      	ldr	r0, [r7, #4]
 800bf7a:	f000 f9a3 	bl	800c2c4 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bf7e:	e01d      	b.n	800bfbc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	7bfa      	ldrb	r2, [r7, #15]
 800bf84:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800bf88:	7bfb      	ldrb	r3, [r7, #15]
 800bf8a:	4619      	mov	r1, r3
 800bf8c:	6878      	ldr	r0, [r7, #4]
 800bf8e:	f000 ff8d 	bl	800ceac <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800bf92:	6878      	ldr	r0, [r7, #4]
 800bf94:	f000 fa61 	bl	800c45a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800bf98:	7bfb      	ldrb	r3, [r7, #15]
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d004      	beq.n	800bfa8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	2202      	movs	r2, #2
 800bfa2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bfa6:	e009      	b.n	800bfbc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	2201      	movs	r2, #1
 800bfac:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bfb0:	e004      	b.n	800bfbc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800bfb2:	6839      	ldr	r1, [r7, #0]
 800bfb4:	6878      	ldr	r0, [r7, #4]
 800bfb6:	f000 f985 	bl	800c2c4 <USBD_CtlError>
  }
}
 800bfba:	bf00      	nop
 800bfbc:	bf00      	nop
 800bfbe:	3710      	adds	r7, #16
 800bfc0:	46bd      	mov	sp, r7
 800bfc2:	bd80      	pop	{r7, pc}

0800bfc4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bfc4:	b580      	push	{r7, lr}
 800bfc6:	b084      	sub	sp, #16
 800bfc8:	af00      	add	r7, sp, #0
 800bfca:	6078      	str	r0, [r7, #4]
 800bfcc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bfce:	2300      	movs	r3, #0
 800bfd0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800bfd2:	683b      	ldr	r3, [r7, #0]
 800bfd4:	885b      	ldrh	r3, [r3, #2]
 800bfd6:	b2da      	uxtb	r2, r3
 800bfd8:	4b4c      	ldr	r3, [pc, #304]	; (800c10c <USBD_SetConfig+0x148>)
 800bfda:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800bfdc:	4b4b      	ldr	r3, [pc, #300]	; (800c10c <USBD_SetConfig+0x148>)
 800bfde:	781b      	ldrb	r3, [r3, #0]
 800bfe0:	2b01      	cmp	r3, #1
 800bfe2:	d905      	bls.n	800bff0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800bfe4:	6839      	ldr	r1, [r7, #0]
 800bfe6:	6878      	ldr	r0, [r7, #4]
 800bfe8:	f000 f96c 	bl	800c2c4 <USBD_CtlError>
    return USBD_FAIL;
 800bfec:	2303      	movs	r3, #3
 800bfee:	e088      	b.n	800c102 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bff6:	b2db      	uxtb	r3, r3
 800bff8:	2b02      	cmp	r3, #2
 800bffa:	d002      	beq.n	800c002 <USBD_SetConfig+0x3e>
 800bffc:	2b03      	cmp	r3, #3
 800bffe:	d025      	beq.n	800c04c <USBD_SetConfig+0x88>
 800c000:	e071      	b.n	800c0e6 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800c002:	4b42      	ldr	r3, [pc, #264]	; (800c10c <USBD_SetConfig+0x148>)
 800c004:	781b      	ldrb	r3, [r3, #0]
 800c006:	2b00      	cmp	r3, #0
 800c008:	d01c      	beq.n	800c044 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800c00a:	4b40      	ldr	r3, [pc, #256]	; (800c10c <USBD_SetConfig+0x148>)
 800c00c:	781b      	ldrb	r3, [r3, #0]
 800c00e:	461a      	mov	r2, r3
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c014:	4b3d      	ldr	r3, [pc, #244]	; (800c10c <USBD_SetConfig+0x148>)
 800c016:	781b      	ldrb	r3, [r3, #0]
 800c018:	4619      	mov	r1, r3
 800c01a:	6878      	ldr	r0, [r7, #4]
 800c01c:	f7ff f948 	bl	800b2b0 <USBD_SetClassConfig>
 800c020:	4603      	mov	r3, r0
 800c022:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800c024:	7bfb      	ldrb	r3, [r7, #15]
 800c026:	2b00      	cmp	r3, #0
 800c028:	d004      	beq.n	800c034 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800c02a:	6839      	ldr	r1, [r7, #0]
 800c02c:	6878      	ldr	r0, [r7, #4]
 800c02e:	f000 f949 	bl	800c2c4 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c032:	e065      	b.n	800c100 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800c034:	6878      	ldr	r0, [r7, #4]
 800c036:	f000 fa10 	bl	800c45a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	2203      	movs	r2, #3
 800c03e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800c042:	e05d      	b.n	800c100 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800c044:	6878      	ldr	r0, [r7, #4]
 800c046:	f000 fa08 	bl	800c45a <USBD_CtlSendStatus>
      break;
 800c04a:	e059      	b.n	800c100 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800c04c:	4b2f      	ldr	r3, [pc, #188]	; (800c10c <USBD_SetConfig+0x148>)
 800c04e:	781b      	ldrb	r3, [r3, #0]
 800c050:	2b00      	cmp	r3, #0
 800c052:	d112      	bne.n	800c07a <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	2202      	movs	r2, #2
 800c058:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800c05c:	4b2b      	ldr	r3, [pc, #172]	; (800c10c <USBD_SetConfig+0x148>)
 800c05e:	781b      	ldrb	r3, [r3, #0]
 800c060:	461a      	mov	r2, r3
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c066:	4b29      	ldr	r3, [pc, #164]	; (800c10c <USBD_SetConfig+0x148>)
 800c068:	781b      	ldrb	r3, [r3, #0]
 800c06a:	4619      	mov	r1, r3
 800c06c:	6878      	ldr	r0, [r7, #4]
 800c06e:	f7ff f93b 	bl	800b2e8 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800c072:	6878      	ldr	r0, [r7, #4]
 800c074:	f000 f9f1 	bl	800c45a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c078:	e042      	b.n	800c100 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800c07a:	4b24      	ldr	r3, [pc, #144]	; (800c10c <USBD_SetConfig+0x148>)
 800c07c:	781b      	ldrb	r3, [r3, #0]
 800c07e:	461a      	mov	r2, r3
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	685b      	ldr	r3, [r3, #4]
 800c084:	429a      	cmp	r2, r3
 800c086:	d02a      	beq.n	800c0de <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	685b      	ldr	r3, [r3, #4]
 800c08c:	b2db      	uxtb	r3, r3
 800c08e:	4619      	mov	r1, r3
 800c090:	6878      	ldr	r0, [r7, #4]
 800c092:	f7ff f929 	bl	800b2e8 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800c096:	4b1d      	ldr	r3, [pc, #116]	; (800c10c <USBD_SetConfig+0x148>)
 800c098:	781b      	ldrb	r3, [r3, #0]
 800c09a:	461a      	mov	r2, r3
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c0a0:	4b1a      	ldr	r3, [pc, #104]	; (800c10c <USBD_SetConfig+0x148>)
 800c0a2:	781b      	ldrb	r3, [r3, #0]
 800c0a4:	4619      	mov	r1, r3
 800c0a6:	6878      	ldr	r0, [r7, #4]
 800c0a8:	f7ff f902 	bl	800b2b0 <USBD_SetClassConfig>
 800c0ac:	4603      	mov	r3, r0
 800c0ae:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800c0b0:	7bfb      	ldrb	r3, [r7, #15]
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d00f      	beq.n	800c0d6 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800c0b6:	6839      	ldr	r1, [r7, #0]
 800c0b8:	6878      	ldr	r0, [r7, #4]
 800c0ba:	f000 f903 	bl	800c2c4 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	685b      	ldr	r3, [r3, #4]
 800c0c2:	b2db      	uxtb	r3, r3
 800c0c4:	4619      	mov	r1, r3
 800c0c6:	6878      	ldr	r0, [r7, #4]
 800c0c8:	f7ff f90e 	bl	800b2e8 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	2202      	movs	r2, #2
 800c0d0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800c0d4:	e014      	b.n	800c100 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800c0d6:	6878      	ldr	r0, [r7, #4]
 800c0d8:	f000 f9bf 	bl	800c45a <USBD_CtlSendStatus>
      break;
 800c0dc:	e010      	b.n	800c100 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800c0de:	6878      	ldr	r0, [r7, #4]
 800c0e0:	f000 f9bb 	bl	800c45a <USBD_CtlSendStatus>
      break;
 800c0e4:	e00c      	b.n	800c100 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800c0e6:	6839      	ldr	r1, [r7, #0]
 800c0e8:	6878      	ldr	r0, [r7, #4]
 800c0ea:	f000 f8eb 	bl	800c2c4 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c0ee:	4b07      	ldr	r3, [pc, #28]	; (800c10c <USBD_SetConfig+0x148>)
 800c0f0:	781b      	ldrb	r3, [r3, #0]
 800c0f2:	4619      	mov	r1, r3
 800c0f4:	6878      	ldr	r0, [r7, #4]
 800c0f6:	f7ff f8f7 	bl	800b2e8 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800c0fa:	2303      	movs	r3, #3
 800c0fc:	73fb      	strb	r3, [r7, #15]
      break;
 800c0fe:	bf00      	nop
  }

  return ret;
 800c100:	7bfb      	ldrb	r3, [r7, #15]
}
 800c102:	4618      	mov	r0, r3
 800c104:	3710      	adds	r7, #16
 800c106:	46bd      	mov	sp, r7
 800c108:	bd80      	pop	{r7, pc}
 800c10a:	bf00      	nop
 800c10c:	20000230 	.word	0x20000230

0800c110 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c110:	b580      	push	{r7, lr}
 800c112:	b082      	sub	sp, #8
 800c114:	af00      	add	r7, sp, #0
 800c116:	6078      	str	r0, [r7, #4]
 800c118:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800c11a:	683b      	ldr	r3, [r7, #0]
 800c11c:	88db      	ldrh	r3, [r3, #6]
 800c11e:	2b01      	cmp	r3, #1
 800c120:	d004      	beq.n	800c12c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800c122:	6839      	ldr	r1, [r7, #0]
 800c124:	6878      	ldr	r0, [r7, #4]
 800c126:	f000 f8cd 	bl	800c2c4 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800c12a:	e023      	b.n	800c174 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c132:	b2db      	uxtb	r3, r3
 800c134:	2b02      	cmp	r3, #2
 800c136:	dc02      	bgt.n	800c13e <USBD_GetConfig+0x2e>
 800c138:	2b00      	cmp	r3, #0
 800c13a:	dc03      	bgt.n	800c144 <USBD_GetConfig+0x34>
 800c13c:	e015      	b.n	800c16a <USBD_GetConfig+0x5a>
 800c13e:	2b03      	cmp	r3, #3
 800c140:	d00b      	beq.n	800c15a <USBD_GetConfig+0x4a>
 800c142:	e012      	b.n	800c16a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	2200      	movs	r2, #0
 800c148:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	3308      	adds	r3, #8
 800c14e:	2201      	movs	r2, #1
 800c150:	4619      	mov	r1, r3
 800c152:	6878      	ldr	r0, [r7, #4]
 800c154:	f000 f927 	bl	800c3a6 <USBD_CtlSendData>
        break;
 800c158:	e00c      	b.n	800c174 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	3304      	adds	r3, #4
 800c15e:	2201      	movs	r2, #1
 800c160:	4619      	mov	r1, r3
 800c162:	6878      	ldr	r0, [r7, #4]
 800c164:	f000 f91f 	bl	800c3a6 <USBD_CtlSendData>
        break;
 800c168:	e004      	b.n	800c174 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800c16a:	6839      	ldr	r1, [r7, #0]
 800c16c:	6878      	ldr	r0, [r7, #4]
 800c16e:	f000 f8a9 	bl	800c2c4 <USBD_CtlError>
        break;
 800c172:	bf00      	nop
}
 800c174:	bf00      	nop
 800c176:	3708      	adds	r7, #8
 800c178:	46bd      	mov	sp, r7
 800c17a:	bd80      	pop	{r7, pc}

0800c17c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c17c:	b580      	push	{r7, lr}
 800c17e:	b082      	sub	sp, #8
 800c180:	af00      	add	r7, sp, #0
 800c182:	6078      	str	r0, [r7, #4]
 800c184:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c18c:	b2db      	uxtb	r3, r3
 800c18e:	3b01      	subs	r3, #1
 800c190:	2b02      	cmp	r3, #2
 800c192:	d81e      	bhi.n	800c1d2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800c194:	683b      	ldr	r3, [r7, #0]
 800c196:	88db      	ldrh	r3, [r3, #6]
 800c198:	2b02      	cmp	r3, #2
 800c19a:	d004      	beq.n	800c1a6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800c19c:	6839      	ldr	r1, [r7, #0]
 800c19e:	6878      	ldr	r0, [r7, #4]
 800c1a0:	f000 f890 	bl	800c2c4 <USBD_CtlError>
        break;
 800c1a4:	e01a      	b.n	800c1dc <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	2201      	movs	r2, #1
 800c1aa:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d005      	beq.n	800c1c2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	68db      	ldr	r3, [r3, #12]
 800c1ba:	f043 0202 	orr.w	r2, r3, #2
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	330c      	adds	r3, #12
 800c1c6:	2202      	movs	r2, #2
 800c1c8:	4619      	mov	r1, r3
 800c1ca:	6878      	ldr	r0, [r7, #4]
 800c1cc:	f000 f8eb 	bl	800c3a6 <USBD_CtlSendData>
      break;
 800c1d0:	e004      	b.n	800c1dc <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800c1d2:	6839      	ldr	r1, [r7, #0]
 800c1d4:	6878      	ldr	r0, [r7, #4]
 800c1d6:	f000 f875 	bl	800c2c4 <USBD_CtlError>
      break;
 800c1da:	bf00      	nop
  }
}
 800c1dc:	bf00      	nop
 800c1de:	3708      	adds	r7, #8
 800c1e0:	46bd      	mov	sp, r7
 800c1e2:	bd80      	pop	{r7, pc}

0800c1e4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c1e4:	b580      	push	{r7, lr}
 800c1e6:	b082      	sub	sp, #8
 800c1e8:	af00      	add	r7, sp, #0
 800c1ea:	6078      	str	r0, [r7, #4]
 800c1ec:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c1ee:	683b      	ldr	r3, [r7, #0]
 800c1f0:	885b      	ldrh	r3, [r3, #2]
 800c1f2:	2b01      	cmp	r3, #1
 800c1f4:	d106      	bne.n	800c204 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	2201      	movs	r2, #1
 800c1fa:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800c1fe:	6878      	ldr	r0, [r7, #4]
 800c200:	f000 f92b 	bl	800c45a <USBD_CtlSendStatus>
  }
}
 800c204:	bf00      	nop
 800c206:	3708      	adds	r7, #8
 800c208:	46bd      	mov	sp, r7
 800c20a:	bd80      	pop	{r7, pc}

0800c20c <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c20c:	b580      	push	{r7, lr}
 800c20e:	b082      	sub	sp, #8
 800c210:	af00      	add	r7, sp, #0
 800c212:	6078      	str	r0, [r7, #4]
 800c214:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c21c:	b2db      	uxtb	r3, r3
 800c21e:	3b01      	subs	r3, #1
 800c220:	2b02      	cmp	r3, #2
 800c222:	d80b      	bhi.n	800c23c <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c224:	683b      	ldr	r3, [r7, #0]
 800c226:	885b      	ldrh	r3, [r3, #2]
 800c228:	2b01      	cmp	r3, #1
 800c22a:	d10c      	bne.n	800c246 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	2200      	movs	r2, #0
 800c230:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800c234:	6878      	ldr	r0, [r7, #4]
 800c236:	f000 f910 	bl	800c45a <USBD_CtlSendStatus>
      }
      break;
 800c23a:	e004      	b.n	800c246 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800c23c:	6839      	ldr	r1, [r7, #0]
 800c23e:	6878      	ldr	r0, [r7, #4]
 800c240:	f000 f840 	bl	800c2c4 <USBD_CtlError>
      break;
 800c244:	e000      	b.n	800c248 <USBD_ClrFeature+0x3c>
      break;
 800c246:	bf00      	nop
  }
}
 800c248:	bf00      	nop
 800c24a:	3708      	adds	r7, #8
 800c24c:	46bd      	mov	sp, r7
 800c24e:	bd80      	pop	{r7, pc}

0800c250 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800c250:	b580      	push	{r7, lr}
 800c252:	b084      	sub	sp, #16
 800c254:	af00      	add	r7, sp, #0
 800c256:	6078      	str	r0, [r7, #4]
 800c258:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800c25a:	683b      	ldr	r3, [r7, #0]
 800c25c:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	781a      	ldrb	r2, [r3, #0]
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	3301      	adds	r3, #1
 800c26a:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	781a      	ldrb	r2, [r3, #0]
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	3301      	adds	r3, #1
 800c278:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800c27a:	68f8      	ldr	r0, [r7, #12]
 800c27c:	f7ff fabb 	bl	800b7f6 <SWAPBYTE>
 800c280:	4603      	mov	r3, r0
 800c282:	461a      	mov	r2, r3
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	3301      	adds	r3, #1
 800c28c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c28e:	68fb      	ldr	r3, [r7, #12]
 800c290:	3301      	adds	r3, #1
 800c292:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800c294:	68f8      	ldr	r0, [r7, #12]
 800c296:	f7ff faae 	bl	800b7f6 <SWAPBYTE>
 800c29a:	4603      	mov	r3, r0
 800c29c:	461a      	mov	r2, r3
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	3301      	adds	r3, #1
 800c2a6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	3301      	adds	r3, #1
 800c2ac:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800c2ae:	68f8      	ldr	r0, [r7, #12]
 800c2b0:	f7ff faa1 	bl	800b7f6 <SWAPBYTE>
 800c2b4:	4603      	mov	r3, r0
 800c2b6:	461a      	mov	r2, r3
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	80da      	strh	r2, [r3, #6]
}
 800c2bc:	bf00      	nop
 800c2be:	3710      	adds	r7, #16
 800c2c0:	46bd      	mov	sp, r7
 800c2c2:	bd80      	pop	{r7, pc}

0800c2c4 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c2c4:	b580      	push	{r7, lr}
 800c2c6:	b082      	sub	sp, #8
 800c2c8:	af00      	add	r7, sp, #0
 800c2ca:	6078      	str	r0, [r7, #4]
 800c2cc:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c2ce:	2180      	movs	r1, #128	; 0x80
 800c2d0:	6878      	ldr	r0, [r7, #4]
 800c2d2:	f000 fd81 	bl	800cdd8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c2d6:	2100      	movs	r1, #0
 800c2d8:	6878      	ldr	r0, [r7, #4]
 800c2da:	f000 fd7d 	bl	800cdd8 <USBD_LL_StallEP>
}
 800c2de:	bf00      	nop
 800c2e0:	3708      	adds	r7, #8
 800c2e2:	46bd      	mov	sp, r7
 800c2e4:	bd80      	pop	{r7, pc}

0800c2e6 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800c2e6:	b580      	push	{r7, lr}
 800c2e8:	b086      	sub	sp, #24
 800c2ea:	af00      	add	r7, sp, #0
 800c2ec:	60f8      	str	r0, [r7, #12]
 800c2ee:	60b9      	str	r1, [r7, #8]
 800c2f0:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800c2f2:	2300      	movs	r3, #0
 800c2f4:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d036      	beq.n	800c36a <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800c300:	6938      	ldr	r0, [r7, #16]
 800c302:	f000 f836 	bl	800c372 <USBD_GetLen>
 800c306:	4603      	mov	r3, r0
 800c308:	3301      	adds	r3, #1
 800c30a:	b29b      	uxth	r3, r3
 800c30c:	005b      	lsls	r3, r3, #1
 800c30e:	b29a      	uxth	r2, r3
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800c314:	7dfb      	ldrb	r3, [r7, #23]
 800c316:	68ba      	ldr	r2, [r7, #8]
 800c318:	4413      	add	r3, r2
 800c31a:	687a      	ldr	r2, [r7, #4]
 800c31c:	7812      	ldrb	r2, [r2, #0]
 800c31e:	701a      	strb	r2, [r3, #0]
  idx++;
 800c320:	7dfb      	ldrb	r3, [r7, #23]
 800c322:	3301      	adds	r3, #1
 800c324:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800c326:	7dfb      	ldrb	r3, [r7, #23]
 800c328:	68ba      	ldr	r2, [r7, #8]
 800c32a:	4413      	add	r3, r2
 800c32c:	2203      	movs	r2, #3
 800c32e:	701a      	strb	r2, [r3, #0]
  idx++;
 800c330:	7dfb      	ldrb	r3, [r7, #23]
 800c332:	3301      	adds	r3, #1
 800c334:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800c336:	e013      	b.n	800c360 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800c338:	7dfb      	ldrb	r3, [r7, #23]
 800c33a:	68ba      	ldr	r2, [r7, #8]
 800c33c:	4413      	add	r3, r2
 800c33e:	693a      	ldr	r2, [r7, #16]
 800c340:	7812      	ldrb	r2, [r2, #0]
 800c342:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800c344:	693b      	ldr	r3, [r7, #16]
 800c346:	3301      	adds	r3, #1
 800c348:	613b      	str	r3, [r7, #16]
    idx++;
 800c34a:	7dfb      	ldrb	r3, [r7, #23]
 800c34c:	3301      	adds	r3, #1
 800c34e:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800c350:	7dfb      	ldrb	r3, [r7, #23]
 800c352:	68ba      	ldr	r2, [r7, #8]
 800c354:	4413      	add	r3, r2
 800c356:	2200      	movs	r2, #0
 800c358:	701a      	strb	r2, [r3, #0]
    idx++;
 800c35a:	7dfb      	ldrb	r3, [r7, #23]
 800c35c:	3301      	adds	r3, #1
 800c35e:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800c360:	693b      	ldr	r3, [r7, #16]
 800c362:	781b      	ldrb	r3, [r3, #0]
 800c364:	2b00      	cmp	r3, #0
 800c366:	d1e7      	bne.n	800c338 <USBD_GetString+0x52>
 800c368:	e000      	b.n	800c36c <USBD_GetString+0x86>
    return;
 800c36a:	bf00      	nop
  }
}
 800c36c:	3718      	adds	r7, #24
 800c36e:	46bd      	mov	sp, r7
 800c370:	bd80      	pop	{r7, pc}

0800c372 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c372:	b480      	push	{r7}
 800c374:	b085      	sub	sp, #20
 800c376:	af00      	add	r7, sp, #0
 800c378:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c37a:	2300      	movs	r3, #0
 800c37c:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800c382:	e005      	b.n	800c390 <USBD_GetLen+0x1e>
  {
    len++;
 800c384:	7bfb      	ldrb	r3, [r7, #15]
 800c386:	3301      	adds	r3, #1
 800c388:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800c38a:	68bb      	ldr	r3, [r7, #8]
 800c38c:	3301      	adds	r3, #1
 800c38e:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800c390:	68bb      	ldr	r3, [r7, #8]
 800c392:	781b      	ldrb	r3, [r3, #0]
 800c394:	2b00      	cmp	r3, #0
 800c396:	d1f5      	bne.n	800c384 <USBD_GetLen+0x12>
  }

  return len;
 800c398:	7bfb      	ldrb	r3, [r7, #15]
}
 800c39a:	4618      	mov	r0, r3
 800c39c:	3714      	adds	r7, #20
 800c39e:	46bd      	mov	sp, r7
 800c3a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3a4:	4770      	bx	lr

0800c3a6 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800c3a6:	b580      	push	{r7, lr}
 800c3a8:	b084      	sub	sp, #16
 800c3aa:	af00      	add	r7, sp, #0
 800c3ac:	60f8      	str	r0, [r7, #12]
 800c3ae:	60b9      	str	r1, [r7, #8]
 800c3b0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c3b2:	68fb      	ldr	r3, [r7, #12]
 800c3b4:	2202      	movs	r2, #2
 800c3b6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	687a      	ldr	r2, [r7, #4]
 800c3be:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	687a      	ldr	r2, [r7, #4]
 800c3c4:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	68ba      	ldr	r2, [r7, #8]
 800c3ca:	2100      	movs	r1, #0
 800c3cc:	68f8      	ldr	r0, [r7, #12]
 800c3ce:	f000 fd8c 	bl	800ceea <USBD_LL_Transmit>

  return USBD_OK;
 800c3d2:	2300      	movs	r3, #0
}
 800c3d4:	4618      	mov	r0, r3
 800c3d6:	3710      	adds	r7, #16
 800c3d8:	46bd      	mov	sp, r7
 800c3da:	bd80      	pop	{r7, pc}

0800c3dc <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c3dc:	b580      	push	{r7, lr}
 800c3de:	b084      	sub	sp, #16
 800c3e0:	af00      	add	r7, sp, #0
 800c3e2:	60f8      	str	r0, [r7, #12]
 800c3e4:	60b9      	str	r1, [r7, #8]
 800c3e6:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	68ba      	ldr	r2, [r7, #8]
 800c3ec:	2100      	movs	r1, #0
 800c3ee:	68f8      	ldr	r0, [r7, #12]
 800c3f0:	f000 fd7b 	bl	800ceea <USBD_LL_Transmit>

  return USBD_OK;
 800c3f4:	2300      	movs	r3, #0
}
 800c3f6:	4618      	mov	r0, r3
 800c3f8:	3710      	adds	r7, #16
 800c3fa:	46bd      	mov	sp, r7
 800c3fc:	bd80      	pop	{r7, pc}

0800c3fe <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c3fe:	b580      	push	{r7, lr}
 800c400:	b084      	sub	sp, #16
 800c402:	af00      	add	r7, sp, #0
 800c404:	60f8      	str	r0, [r7, #12]
 800c406:	60b9      	str	r1, [r7, #8]
 800c408:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	2203      	movs	r2, #3
 800c40e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	687a      	ldr	r2, [r7, #4]
 800c416:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	687a      	ldr	r2, [r7, #4]
 800c41e:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	68ba      	ldr	r2, [r7, #8]
 800c426:	2100      	movs	r1, #0
 800c428:	68f8      	ldr	r0, [r7, #12]
 800c42a:	f000 fd7f 	bl	800cf2c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c42e:	2300      	movs	r3, #0
}
 800c430:	4618      	mov	r0, r3
 800c432:	3710      	adds	r7, #16
 800c434:	46bd      	mov	sp, r7
 800c436:	bd80      	pop	{r7, pc}

0800c438 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c438:	b580      	push	{r7, lr}
 800c43a:	b084      	sub	sp, #16
 800c43c:	af00      	add	r7, sp, #0
 800c43e:	60f8      	str	r0, [r7, #12]
 800c440:	60b9      	str	r1, [r7, #8]
 800c442:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	68ba      	ldr	r2, [r7, #8]
 800c448:	2100      	movs	r1, #0
 800c44a:	68f8      	ldr	r0, [r7, #12]
 800c44c:	f000 fd6e 	bl	800cf2c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c450:	2300      	movs	r3, #0
}
 800c452:	4618      	mov	r0, r3
 800c454:	3710      	adds	r7, #16
 800c456:	46bd      	mov	sp, r7
 800c458:	bd80      	pop	{r7, pc}

0800c45a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c45a:	b580      	push	{r7, lr}
 800c45c:	b082      	sub	sp, #8
 800c45e:	af00      	add	r7, sp, #0
 800c460:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	2204      	movs	r2, #4
 800c466:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c46a:	2300      	movs	r3, #0
 800c46c:	2200      	movs	r2, #0
 800c46e:	2100      	movs	r1, #0
 800c470:	6878      	ldr	r0, [r7, #4]
 800c472:	f000 fd3a 	bl	800ceea <USBD_LL_Transmit>

  return USBD_OK;
 800c476:	2300      	movs	r3, #0
}
 800c478:	4618      	mov	r0, r3
 800c47a:	3708      	adds	r7, #8
 800c47c:	46bd      	mov	sp, r7
 800c47e:	bd80      	pop	{r7, pc}

0800c480 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c480:	b580      	push	{r7, lr}
 800c482:	b082      	sub	sp, #8
 800c484:	af00      	add	r7, sp, #0
 800c486:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	2205      	movs	r2, #5
 800c48c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c490:	2300      	movs	r3, #0
 800c492:	2200      	movs	r2, #0
 800c494:	2100      	movs	r1, #0
 800c496:	6878      	ldr	r0, [r7, #4]
 800c498:	f000 fd48 	bl	800cf2c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c49c:	2300      	movs	r3, #0
}
 800c49e:	4618      	mov	r0, r3
 800c4a0:	3708      	adds	r7, #8
 800c4a2:	46bd      	mov	sp, r7
 800c4a4:	bd80      	pop	{r7, pc}
	...

0800c4a8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c4a8:	b580      	push	{r7, lr}
 800c4aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c4ac:	2200      	movs	r2, #0
 800c4ae:	4912      	ldr	r1, [pc, #72]	; (800c4f8 <MX_USB_DEVICE_Init+0x50>)
 800c4b0:	4812      	ldr	r0, [pc, #72]	; (800c4fc <MX_USB_DEVICE_Init+0x54>)
 800c4b2:	f7fe fe8f 	bl	800b1d4 <USBD_Init>
 800c4b6:	4603      	mov	r3, r0
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d001      	beq.n	800c4c0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800c4bc:	f7f5 ff24 	bl	8002308 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c4c0:	490f      	ldr	r1, [pc, #60]	; (800c500 <MX_USB_DEVICE_Init+0x58>)
 800c4c2:	480e      	ldr	r0, [pc, #56]	; (800c4fc <MX_USB_DEVICE_Init+0x54>)
 800c4c4:	f7fe feb6 	bl	800b234 <USBD_RegisterClass>
 800c4c8:	4603      	mov	r3, r0
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d001      	beq.n	800c4d2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800c4ce:	f7f5 ff1b 	bl	8002308 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c4d2:	490c      	ldr	r1, [pc, #48]	; (800c504 <MX_USB_DEVICE_Init+0x5c>)
 800c4d4:	4809      	ldr	r0, [pc, #36]	; (800c4fc <MX_USB_DEVICE_Init+0x54>)
 800c4d6:	f7fe fdd7 	bl	800b088 <USBD_CDC_RegisterInterface>
 800c4da:	4603      	mov	r3, r0
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d001      	beq.n	800c4e4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800c4e0:	f7f5 ff12 	bl	8002308 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c4e4:	4805      	ldr	r0, [pc, #20]	; (800c4fc <MX_USB_DEVICE_Init+0x54>)
 800c4e6:	f7fe fecc 	bl	800b282 <USBD_Start>
 800c4ea:	4603      	mov	r3, r0
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	d001      	beq.n	800c4f4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800c4f0:	f7f5 ff0a 	bl	8002308 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c4f4:	bf00      	nop
 800c4f6:	bd80      	pop	{r7, pc}
 800c4f8:	20000150 	.word	0x20000150
 800c4fc:	20000be8 	.word	0x20000be8
 800c500:	20000038 	.word	0x20000038
 800c504:	2000013c 	.word	0x2000013c

0800c508 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800c508:	b480      	push	{r7}
 800c50a:	b083      	sub	sp, #12
 800c50c:	af00      	add	r7, sp, #0
 800c50e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800c510:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800c514:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 800c518:	f003 0301 	and.w	r3, r3, #1
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d013      	beq.n	800c548 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800c520:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800c524:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800c528:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	d00b      	beq.n	800c548 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800c530:	e000      	b.n	800c534 <ITM_SendChar+0x2c>
    {
      __NOP();
 800c532:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800c534:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	d0f9      	beq.n	800c532 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800c53e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800c542:	687a      	ldr	r2, [r7, #4]
 800c544:	b2d2      	uxtb	r2, r2
 800c546:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800c548:	687b      	ldr	r3, [r7, #4]
}
 800c54a:	4618      	mov	r0, r3
 800c54c:	370c      	adds	r7, #12
 800c54e:	46bd      	mov	sp, r7
 800c550:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c554:	4770      	bx	lr

0800c556 <Debug_write>:
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length);
static int8_t CDC_Receive_FS(uint8_t* pbuf, uint32_t *Len);
static int8_t CDC_TransmitCplt_FS(uint8_t *pbuf, uint32_t *Len, uint8_t epnum);

/* USER CODE BEGIN PRIVATE_FUNCTIONS_DECLARATION */
int Debug_write(uint8_t *ptr, uint16_t len){ //added
 800c556:	b580      	push	{r7, lr}
 800c558:	b084      	sub	sp, #16
 800c55a:	af00      	add	r7, sp, #0
 800c55c:	6078      	str	r0, [r7, #4]
 800c55e:	460b      	mov	r3, r1
 800c560:	807b      	strh	r3, [r7, #2]
	uint16_t i;
	for(i=0; i<len; i++){
 800c562:	2300      	movs	r3, #0
 800c564:	81fb      	strh	r3, [r7, #14]
 800c566:	e007      	b.n	800c578 <Debug_write+0x22>
		ITM_SendChar(*ptr);
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	781b      	ldrb	r3, [r3, #0]
 800c56c:	4618      	mov	r0, r3
 800c56e:	f7ff ffcb 	bl	800c508 <ITM_SendChar>
	for(i=0; i<len; i++){
 800c572:	89fb      	ldrh	r3, [r7, #14]
 800c574:	3301      	adds	r3, #1
 800c576:	81fb      	strh	r3, [r7, #14]
 800c578:	89fa      	ldrh	r2, [r7, #14]
 800c57a:	887b      	ldrh	r3, [r7, #2]
 800c57c:	429a      	cmp	r2, r3
 800c57e:	d3f3      	bcc.n	800c568 <Debug_write+0x12>
	}
	return i;
 800c580:	89fb      	ldrh	r3, [r7, #14]
}
 800c582:	4618      	mov	r0, r3
 800c584:	3710      	adds	r7, #16
 800c586:	46bd      	mov	sp, r7
 800c588:	bd80      	pop	{r7, pc}
	...

0800c58c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800c58c:	b580      	push	{r7, lr}
 800c58e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c590:	2200      	movs	r2, #0
 800c592:	4905      	ldr	r1, [pc, #20]	; (800c5a8 <CDC_Init_FS+0x1c>)
 800c594:	4805      	ldr	r0, [pc, #20]	; (800c5ac <CDC_Init_FS+0x20>)
 800c596:	f7fe fd8c 	bl	800b0b2 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c59a:	4905      	ldr	r1, [pc, #20]	; (800c5b0 <CDC_Init_FS+0x24>)
 800c59c:	4803      	ldr	r0, [pc, #12]	; (800c5ac <CDC_Init_FS+0x20>)
 800c59e:	f7fe fda6 	bl	800b0ee <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800c5a2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800c5a4:	4618      	mov	r0, r3
 800c5a6:	bd80      	pop	{r7, pc}
 800c5a8:	200016b8 	.word	0x200016b8
 800c5ac:	20000be8 	.word	0x20000be8
 800c5b0:	20000eb8 	.word	0x20000eb8

0800c5b4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800c5b4:	b480      	push	{r7}
 800c5b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800c5b8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c5ba:	4618      	mov	r0, r3
 800c5bc:	46bd      	mov	sp, r7
 800c5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5c2:	4770      	bx	lr

0800c5c4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800c5c4:	b480      	push	{r7}
 800c5c6:	b083      	sub	sp, #12
 800c5c8:	af00      	add	r7, sp, #0
 800c5ca:	4603      	mov	r3, r0
 800c5cc:	6039      	str	r1, [r7, #0]
 800c5ce:	71fb      	strb	r3, [r7, #7]
 800c5d0:	4613      	mov	r3, r2
 800c5d2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800c5d4:	79fb      	ldrb	r3, [r7, #7]
 800c5d6:	2b23      	cmp	r3, #35	; 0x23
 800c5d8:	f200 808c 	bhi.w	800c6f4 <CDC_Control_FS+0x130>
 800c5dc:	a201      	add	r2, pc, #4	; (adr r2, 800c5e4 <CDC_Control_FS+0x20>)
 800c5de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5e2:	bf00      	nop
 800c5e4:	0800c6f5 	.word	0x0800c6f5
 800c5e8:	0800c6f5 	.word	0x0800c6f5
 800c5ec:	0800c6f5 	.word	0x0800c6f5
 800c5f0:	0800c6f5 	.word	0x0800c6f5
 800c5f4:	0800c6f5 	.word	0x0800c6f5
 800c5f8:	0800c6f5 	.word	0x0800c6f5
 800c5fc:	0800c6f5 	.word	0x0800c6f5
 800c600:	0800c6f5 	.word	0x0800c6f5
 800c604:	0800c6f5 	.word	0x0800c6f5
 800c608:	0800c6f5 	.word	0x0800c6f5
 800c60c:	0800c6f5 	.word	0x0800c6f5
 800c610:	0800c6f5 	.word	0x0800c6f5
 800c614:	0800c6f5 	.word	0x0800c6f5
 800c618:	0800c6f5 	.word	0x0800c6f5
 800c61c:	0800c6f5 	.word	0x0800c6f5
 800c620:	0800c6f5 	.word	0x0800c6f5
 800c624:	0800c6f5 	.word	0x0800c6f5
 800c628:	0800c6f5 	.word	0x0800c6f5
 800c62c:	0800c6f5 	.word	0x0800c6f5
 800c630:	0800c6f5 	.word	0x0800c6f5
 800c634:	0800c6f5 	.word	0x0800c6f5
 800c638:	0800c6f5 	.word	0x0800c6f5
 800c63c:	0800c6f5 	.word	0x0800c6f5
 800c640:	0800c6f5 	.word	0x0800c6f5
 800c644:	0800c6f5 	.word	0x0800c6f5
 800c648:	0800c6f5 	.word	0x0800c6f5
 800c64c:	0800c6f5 	.word	0x0800c6f5
 800c650:	0800c6f5 	.word	0x0800c6f5
 800c654:	0800c6f5 	.word	0x0800c6f5
 800c658:	0800c6f5 	.word	0x0800c6f5
 800c65c:	0800c6f5 	.word	0x0800c6f5
 800c660:	0800c6f5 	.word	0x0800c6f5
 800c664:	0800c675 	.word	0x0800c675
 800c668:	0800c6af 	.word	0x0800c6af
 800c66c:	0800c6f5 	.word	0x0800c6f5
 800c670:	0800c6f5 	.word	0x0800c6f5
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
    	buffer[0]=pbuf[0];
 800c674:	683b      	ldr	r3, [r7, #0]
 800c676:	781a      	ldrb	r2, [r3, #0]
 800c678:	4b22      	ldr	r3, [pc, #136]	; (800c704 <CDC_Control_FS+0x140>)
 800c67a:	701a      	strb	r2, [r3, #0]
    	buffer[1]=pbuf[1];
 800c67c:	683b      	ldr	r3, [r7, #0]
 800c67e:	785a      	ldrb	r2, [r3, #1]
 800c680:	4b20      	ldr	r3, [pc, #128]	; (800c704 <CDC_Control_FS+0x140>)
 800c682:	705a      	strb	r2, [r3, #1]
    	buffer[2]=pbuf[2];
 800c684:	683b      	ldr	r3, [r7, #0]
 800c686:	789a      	ldrb	r2, [r3, #2]
 800c688:	4b1e      	ldr	r3, [pc, #120]	; (800c704 <CDC_Control_FS+0x140>)
 800c68a:	709a      	strb	r2, [r3, #2]
    	buffer[3]=pbuf[3];
 800c68c:	683b      	ldr	r3, [r7, #0]
 800c68e:	78da      	ldrb	r2, [r3, #3]
 800c690:	4b1c      	ldr	r3, [pc, #112]	; (800c704 <CDC_Control_FS+0x140>)
 800c692:	70da      	strb	r2, [r3, #3]
    	buffer[4]=pbuf[4];
 800c694:	683b      	ldr	r3, [r7, #0]
 800c696:	791a      	ldrb	r2, [r3, #4]
 800c698:	4b1a      	ldr	r3, [pc, #104]	; (800c704 <CDC_Control_FS+0x140>)
 800c69a:	711a      	strb	r2, [r3, #4]
    	buffer[5]=pbuf[5];
 800c69c:	683b      	ldr	r3, [r7, #0]
 800c69e:	795a      	ldrb	r2, [r3, #5]
 800c6a0:	4b18      	ldr	r3, [pc, #96]	; (800c704 <CDC_Control_FS+0x140>)
 800c6a2:	715a      	strb	r2, [r3, #5]
    	buffer[6]=pbuf[6];
 800c6a4:	683b      	ldr	r3, [r7, #0]
 800c6a6:	799a      	ldrb	r2, [r3, #6]
 800c6a8:	4b16      	ldr	r3, [pc, #88]	; (800c704 <CDC_Control_FS+0x140>)
 800c6aa:	719a      	strb	r2, [r3, #6]
    break;
 800c6ac:	e023      	b.n	800c6f6 <CDC_Control_FS+0x132>

    case CDC_GET_LINE_CODING:
    	pbuf[0]=buffer[0];
 800c6ae:	4b15      	ldr	r3, [pc, #84]	; (800c704 <CDC_Control_FS+0x140>)
 800c6b0:	781a      	ldrb	r2, [r3, #0]
 800c6b2:	683b      	ldr	r3, [r7, #0]
 800c6b4:	701a      	strb	r2, [r3, #0]
    	pbuf[1]=buffer[1];
 800c6b6:	683b      	ldr	r3, [r7, #0]
 800c6b8:	3301      	adds	r3, #1
 800c6ba:	4a12      	ldr	r2, [pc, #72]	; (800c704 <CDC_Control_FS+0x140>)
 800c6bc:	7852      	ldrb	r2, [r2, #1]
 800c6be:	701a      	strb	r2, [r3, #0]
    	pbuf[2]=buffer[2];
 800c6c0:	683b      	ldr	r3, [r7, #0]
 800c6c2:	3302      	adds	r3, #2
 800c6c4:	4a0f      	ldr	r2, [pc, #60]	; (800c704 <CDC_Control_FS+0x140>)
 800c6c6:	7892      	ldrb	r2, [r2, #2]
 800c6c8:	701a      	strb	r2, [r3, #0]
    	pbuf[3]=buffer[3];
 800c6ca:	683b      	ldr	r3, [r7, #0]
 800c6cc:	3303      	adds	r3, #3
 800c6ce:	4a0d      	ldr	r2, [pc, #52]	; (800c704 <CDC_Control_FS+0x140>)
 800c6d0:	78d2      	ldrb	r2, [r2, #3]
 800c6d2:	701a      	strb	r2, [r3, #0]
    	pbuf[4]=buffer[4];
 800c6d4:	683b      	ldr	r3, [r7, #0]
 800c6d6:	3304      	adds	r3, #4
 800c6d8:	4a0a      	ldr	r2, [pc, #40]	; (800c704 <CDC_Control_FS+0x140>)
 800c6da:	7912      	ldrb	r2, [r2, #4]
 800c6dc:	701a      	strb	r2, [r3, #0]
    	pbuf[5]=buffer[5];
 800c6de:	683b      	ldr	r3, [r7, #0]
 800c6e0:	3305      	adds	r3, #5
 800c6e2:	4a08      	ldr	r2, [pc, #32]	; (800c704 <CDC_Control_FS+0x140>)
 800c6e4:	7952      	ldrb	r2, [r2, #5]
 800c6e6:	701a      	strb	r2, [r3, #0]
    	pbuf[6]=buffer[6];
 800c6e8:	683b      	ldr	r3, [r7, #0]
 800c6ea:	3306      	adds	r3, #6
 800c6ec:	4a05      	ldr	r2, [pc, #20]	; (800c704 <CDC_Control_FS+0x140>)
 800c6ee:	7992      	ldrb	r2, [r2, #6]
 800c6f0:	701a      	strb	r2, [r3, #0]
    break;
 800c6f2:	e000      	b.n	800c6f6 <CDC_Control_FS+0x132>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800c6f4:	bf00      	nop
  }

  return (USBD_OK);
 800c6f6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800c6f8:	4618      	mov	r0, r3
 800c6fa:	370c      	adds	r7, #12
 800c6fc:	46bd      	mov	sp, r7
 800c6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c702:	4770      	bx	lr
 800c704:	20001eb8 	.word	0x20001eb8

0800c708 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800c708:	b580      	push	{r7, lr}
 800c70a:	b082      	sub	sp, #8
 800c70c:	af00      	add	r7, sp, #0
 800c70e:	6078      	str	r0, [r7, #4]
 800c710:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c712:	6879      	ldr	r1, [r7, #4]
 800c714:	480a      	ldr	r0, [pc, #40]	; (800c740 <CDC_Receive_FS+0x38>)
 800c716:	f7fe fcea 	bl	800b0ee <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800c71a:	4809      	ldr	r0, [pc, #36]	; (800c740 <CDC_Receive_FS+0x38>)
 800c71c:	f7fe fd30 	bl	800b180 <USBD_CDC_ReceivePacket>
  CDC_Transmit_FS(Buf, *Len); //added (loopback -> when receive, send it back) [debug]
 800c720:	683b      	ldr	r3, [r7, #0]
 800c722:	681b      	ldr	r3, [r3, #0]
 800c724:	b29b      	uxth	r3, r3
 800c726:	4619      	mov	r1, r3
 800c728:	6878      	ldr	r0, [r7, #4]
 800c72a:	f000 f80d 	bl	800c748 <CDC_Transmit_FS>
  Debug_write("coucou\n", (uint16_t)7);
 800c72e:	2107      	movs	r1, #7
 800c730:	4804      	ldr	r0, [pc, #16]	; (800c744 <CDC_Receive_FS+0x3c>)
 800c732:	f7ff ff10 	bl	800c556 <Debug_write>
  return (USBD_OK);
 800c736:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c738:	4618      	mov	r0, r3
 800c73a:	3708      	adds	r7, #8
 800c73c:	46bd      	mov	sp, r7
 800c73e:	bd80      	pop	{r7, pc}
 800c740:	20000be8 	.word	0x20000be8
 800c744:	0800e0a4 	.word	0x0800e0a4

0800c748 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800c748:	b580      	push	{r7, lr}
 800c74a:	b084      	sub	sp, #16
 800c74c:	af00      	add	r7, sp, #0
 800c74e:	6078      	str	r0, [r7, #4]
 800c750:	460b      	mov	r3, r1
 800c752:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800c754:	2300      	movs	r3, #0
 800c756:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */

  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800c758:	4b0d      	ldr	r3, [pc, #52]	; (800c790 <CDC_Transmit_FS+0x48>)
 800c75a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c75e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800c760:	68bb      	ldr	r3, [r7, #8]
 800c762:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800c766:	2b00      	cmp	r3, #0
 800c768:	d001      	beq.n	800c76e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800c76a:	2301      	movs	r3, #1
 800c76c:	e00b      	b.n	800c786 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800c76e:	887b      	ldrh	r3, [r7, #2]
 800c770:	461a      	mov	r2, r3
 800c772:	6879      	ldr	r1, [r7, #4]
 800c774:	4806      	ldr	r0, [pc, #24]	; (800c790 <CDC_Transmit_FS+0x48>)
 800c776:	f7fe fc9c 	bl	800b0b2 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800c77a:	4805      	ldr	r0, [pc, #20]	; (800c790 <CDC_Transmit_FS+0x48>)
 800c77c:	f7fe fcd0 	bl	800b120 <USBD_CDC_TransmitPacket>
 800c780:	4603      	mov	r3, r0
 800c782:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800c784:	7bfb      	ldrb	r3, [r7, #15]
}
 800c786:	4618      	mov	r0, r3
 800c788:	3710      	adds	r7, #16
 800c78a:	46bd      	mov	sp, r7
 800c78c:	bd80      	pop	{r7, pc}
 800c78e:	bf00      	nop
 800c790:	20000be8 	.word	0x20000be8

0800c794 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800c794:	b480      	push	{r7}
 800c796:	b087      	sub	sp, #28
 800c798:	af00      	add	r7, sp, #0
 800c79a:	60f8      	str	r0, [r7, #12]
 800c79c:	60b9      	str	r1, [r7, #8]
 800c79e:	4613      	mov	r3, r2
 800c7a0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800c7a2:	2300      	movs	r3, #0
 800c7a4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800c7a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c7aa:	4618      	mov	r0, r3
 800c7ac:	371c      	adds	r7, #28
 800c7ae:	46bd      	mov	sp, r7
 800c7b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7b4:	4770      	bx	lr
	...

0800c7b8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c7b8:	b480      	push	{r7}
 800c7ba:	b083      	sub	sp, #12
 800c7bc:	af00      	add	r7, sp, #0
 800c7be:	4603      	mov	r3, r0
 800c7c0:	6039      	str	r1, [r7, #0]
 800c7c2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c7c4:	683b      	ldr	r3, [r7, #0]
 800c7c6:	2212      	movs	r2, #18
 800c7c8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800c7ca:	4b03      	ldr	r3, [pc, #12]	; (800c7d8 <USBD_FS_DeviceDescriptor+0x20>)
}
 800c7cc:	4618      	mov	r0, r3
 800c7ce:	370c      	adds	r7, #12
 800c7d0:	46bd      	mov	sp, r7
 800c7d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7d6:	4770      	bx	lr
 800c7d8:	2000016c 	.word	0x2000016c

0800c7dc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c7dc:	b480      	push	{r7}
 800c7de:	b083      	sub	sp, #12
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	4603      	mov	r3, r0
 800c7e4:	6039      	str	r1, [r7, #0]
 800c7e6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c7e8:	683b      	ldr	r3, [r7, #0]
 800c7ea:	2204      	movs	r2, #4
 800c7ec:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c7ee:	4b03      	ldr	r3, [pc, #12]	; (800c7fc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800c7f0:	4618      	mov	r0, r3
 800c7f2:	370c      	adds	r7, #12
 800c7f4:	46bd      	mov	sp, r7
 800c7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7fa:	4770      	bx	lr
 800c7fc:	20000180 	.word	0x20000180

0800c800 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c800:	b580      	push	{r7, lr}
 800c802:	b082      	sub	sp, #8
 800c804:	af00      	add	r7, sp, #0
 800c806:	4603      	mov	r3, r0
 800c808:	6039      	str	r1, [r7, #0]
 800c80a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c80c:	79fb      	ldrb	r3, [r7, #7]
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d105      	bne.n	800c81e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c812:	683a      	ldr	r2, [r7, #0]
 800c814:	4907      	ldr	r1, [pc, #28]	; (800c834 <USBD_FS_ProductStrDescriptor+0x34>)
 800c816:	4808      	ldr	r0, [pc, #32]	; (800c838 <USBD_FS_ProductStrDescriptor+0x38>)
 800c818:	f7ff fd65 	bl	800c2e6 <USBD_GetString>
 800c81c:	e004      	b.n	800c828 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c81e:	683a      	ldr	r2, [r7, #0]
 800c820:	4904      	ldr	r1, [pc, #16]	; (800c834 <USBD_FS_ProductStrDescriptor+0x34>)
 800c822:	4805      	ldr	r0, [pc, #20]	; (800c838 <USBD_FS_ProductStrDescriptor+0x38>)
 800c824:	f7ff fd5f 	bl	800c2e6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c828:	4b02      	ldr	r3, [pc, #8]	; (800c834 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800c82a:	4618      	mov	r0, r3
 800c82c:	3708      	adds	r7, #8
 800c82e:	46bd      	mov	sp, r7
 800c830:	bd80      	pop	{r7, pc}
 800c832:	bf00      	nop
 800c834:	20001ec0 	.word	0x20001ec0
 800c838:	0800e0ac 	.word	0x0800e0ac

0800c83c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c83c:	b580      	push	{r7, lr}
 800c83e:	b082      	sub	sp, #8
 800c840:	af00      	add	r7, sp, #0
 800c842:	4603      	mov	r3, r0
 800c844:	6039      	str	r1, [r7, #0]
 800c846:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c848:	683a      	ldr	r2, [r7, #0]
 800c84a:	4904      	ldr	r1, [pc, #16]	; (800c85c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800c84c:	4804      	ldr	r0, [pc, #16]	; (800c860 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800c84e:	f7ff fd4a 	bl	800c2e6 <USBD_GetString>
  return USBD_StrDesc;
 800c852:	4b02      	ldr	r3, [pc, #8]	; (800c85c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800c854:	4618      	mov	r0, r3
 800c856:	3708      	adds	r7, #8
 800c858:	46bd      	mov	sp, r7
 800c85a:	bd80      	pop	{r7, pc}
 800c85c:	20001ec0 	.word	0x20001ec0
 800c860:	0800e0c4 	.word	0x0800e0c4

0800c864 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c864:	b580      	push	{r7, lr}
 800c866:	b082      	sub	sp, #8
 800c868:	af00      	add	r7, sp, #0
 800c86a:	4603      	mov	r3, r0
 800c86c:	6039      	str	r1, [r7, #0]
 800c86e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c870:	683b      	ldr	r3, [r7, #0]
 800c872:	221a      	movs	r2, #26
 800c874:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c876:	f000 f843 	bl	800c900 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800c87a:	4b02      	ldr	r3, [pc, #8]	; (800c884 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800c87c:	4618      	mov	r0, r3
 800c87e:	3708      	adds	r7, #8
 800c880:	46bd      	mov	sp, r7
 800c882:	bd80      	pop	{r7, pc}
 800c884:	20000184 	.word	0x20000184

0800c888 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c888:	b580      	push	{r7, lr}
 800c88a:	b082      	sub	sp, #8
 800c88c:	af00      	add	r7, sp, #0
 800c88e:	4603      	mov	r3, r0
 800c890:	6039      	str	r1, [r7, #0]
 800c892:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800c894:	79fb      	ldrb	r3, [r7, #7]
 800c896:	2b00      	cmp	r3, #0
 800c898:	d105      	bne.n	800c8a6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c89a:	683a      	ldr	r2, [r7, #0]
 800c89c:	4907      	ldr	r1, [pc, #28]	; (800c8bc <USBD_FS_ConfigStrDescriptor+0x34>)
 800c89e:	4808      	ldr	r0, [pc, #32]	; (800c8c0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c8a0:	f7ff fd21 	bl	800c2e6 <USBD_GetString>
 800c8a4:	e004      	b.n	800c8b0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c8a6:	683a      	ldr	r2, [r7, #0]
 800c8a8:	4904      	ldr	r1, [pc, #16]	; (800c8bc <USBD_FS_ConfigStrDescriptor+0x34>)
 800c8aa:	4805      	ldr	r0, [pc, #20]	; (800c8c0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c8ac:	f7ff fd1b 	bl	800c2e6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c8b0:	4b02      	ldr	r3, [pc, #8]	; (800c8bc <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800c8b2:	4618      	mov	r0, r3
 800c8b4:	3708      	adds	r7, #8
 800c8b6:	46bd      	mov	sp, r7
 800c8b8:	bd80      	pop	{r7, pc}
 800c8ba:	bf00      	nop
 800c8bc:	20001ec0 	.word	0x20001ec0
 800c8c0:	0800e0d8 	.word	0x0800e0d8

0800c8c4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c8c4:	b580      	push	{r7, lr}
 800c8c6:	b082      	sub	sp, #8
 800c8c8:	af00      	add	r7, sp, #0
 800c8ca:	4603      	mov	r3, r0
 800c8cc:	6039      	str	r1, [r7, #0]
 800c8ce:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c8d0:	79fb      	ldrb	r3, [r7, #7]
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d105      	bne.n	800c8e2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c8d6:	683a      	ldr	r2, [r7, #0]
 800c8d8:	4907      	ldr	r1, [pc, #28]	; (800c8f8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c8da:	4808      	ldr	r0, [pc, #32]	; (800c8fc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c8dc:	f7ff fd03 	bl	800c2e6 <USBD_GetString>
 800c8e0:	e004      	b.n	800c8ec <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c8e2:	683a      	ldr	r2, [r7, #0]
 800c8e4:	4904      	ldr	r1, [pc, #16]	; (800c8f8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c8e6:	4805      	ldr	r0, [pc, #20]	; (800c8fc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c8e8:	f7ff fcfd 	bl	800c2e6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c8ec:	4b02      	ldr	r3, [pc, #8]	; (800c8f8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800c8ee:	4618      	mov	r0, r3
 800c8f0:	3708      	adds	r7, #8
 800c8f2:	46bd      	mov	sp, r7
 800c8f4:	bd80      	pop	{r7, pc}
 800c8f6:	bf00      	nop
 800c8f8:	20001ec0 	.word	0x20001ec0
 800c8fc:	0800e0e4 	.word	0x0800e0e4

0800c900 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c900:	b580      	push	{r7, lr}
 800c902:	b084      	sub	sp, #16
 800c904:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c906:	4b0f      	ldr	r3, [pc, #60]	; (800c944 <Get_SerialNum+0x44>)
 800c908:	681b      	ldr	r3, [r3, #0]
 800c90a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c90c:	4b0e      	ldr	r3, [pc, #56]	; (800c948 <Get_SerialNum+0x48>)
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c912:	4b0e      	ldr	r3, [pc, #56]	; (800c94c <Get_SerialNum+0x4c>)
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c918:	68fa      	ldr	r2, [r7, #12]
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	4413      	add	r3, r2
 800c91e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	2b00      	cmp	r3, #0
 800c924:	d009      	beq.n	800c93a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c926:	2208      	movs	r2, #8
 800c928:	4909      	ldr	r1, [pc, #36]	; (800c950 <Get_SerialNum+0x50>)
 800c92a:	68f8      	ldr	r0, [r7, #12]
 800c92c:	f000 f814 	bl	800c958 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c930:	2204      	movs	r2, #4
 800c932:	4908      	ldr	r1, [pc, #32]	; (800c954 <Get_SerialNum+0x54>)
 800c934:	68b8      	ldr	r0, [r7, #8]
 800c936:	f000 f80f 	bl	800c958 <IntToUnicode>
  }
}
 800c93a:	bf00      	nop
 800c93c:	3710      	adds	r7, #16
 800c93e:	46bd      	mov	sp, r7
 800c940:	bd80      	pop	{r7, pc}
 800c942:	bf00      	nop
 800c944:	1fff7a10 	.word	0x1fff7a10
 800c948:	1fff7a14 	.word	0x1fff7a14
 800c94c:	1fff7a18 	.word	0x1fff7a18
 800c950:	20000186 	.word	0x20000186
 800c954:	20000196 	.word	0x20000196

0800c958 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c958:	b480      	push	{r7}
 800c95a:	b087      	sub	sp, #28
 800c95c:	af00      	add	r7, sp, #0
 800c95e:	60f8      	str	r0, [r7, #12]
 800c960:	60b9      	str	r1, [r7, #8]
 800c962:	4613      	mov	r3, r2
 800c964:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800c966:	2300      	movs	r3, #0
 800c968:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800c96a:	2300      	movs	r3, #0
 800c96c:	75fb      	strb	r3, [r7, #23]
 800c96e:	e027      	b.n	800c9c0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	0f1b      	lsrs	r3, r3, #28
 800c974:	2b09      	cmp	r3, #9
 800c976:	d80b      	bhi.n	800c990 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c978:	68fb      	ldr	r3, [r7, #12]
 800c97a:	0f1b      	lsrs	r3, r3, #28
 800c97c:	b2da      	uxtb	r2, r3
 800c97e:	7dfb      	ldrb	r3, [r7, #23]
 800c980:	005b      	lsls	r3, r3, #1
 800c982:	4619      	mov	r1, r3
 800c984:	68bb      	ldr	r3, [r7, #8]
 800c986:	440b      	add	r3, r1
 800c988:	3230      	adds	r2, #48	; 0x30
 800c98a:	b2d2      	uxtb	r2, r2
 800c98c:	701a      	strb	r2, [r3, #0]
 800c98e:	e00a      	b.n	800c9a6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	0f1b      	lsrs	r3, r3, #28
 800c994:	b2da      	uxtb	r2, r3
 800c996:	7dfb      	ldrb	r3, [r7, #23]
 800c998:	005b      	lsls	r3, r3, #1
 800c99a:	4619      	mov	r1, r3
 800c99c:	68bb      	ldr	r3, [r7, #8]
 800c99e:	440b      	add	r3, r1
 800c9a0:	3237      	adds	r2, #55	; 0x37
 800c9a2:	b2d2      	uxtb	r2, r2
 800c9a4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c9a6:	68fb      	ldr	r3, [r7, #12]
 800c9a8:	011b      	lsls	r3, r3, #4
 800c9aa:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c9ac:	7dfb      	ldrb	r3, [r7, #23]
 800c9ae:	005b      	lsls	r3, r3, #1
 800c9b0:	3301      	adds	r3, #1
 800c9b2:	68ba      	ldr	r2, [r7, #8]
 800c9b4:	4413      	add	r3, r2
 800c9b6:	2200      	movs	r2, #0
 800c9b8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c9ba:	7dfb      	ldrb	r3, [r7, #23]
 800c9bc:	3301      	adds	r3, #1
 800c9be:	75fb      	strb	r3, [r7, #23]
 800c9c0:	7dfa      	ldrb	r2, [r7, #23]
 800c9c2:	79fb      	ldrb	r3, [r7, #7]
 800c9c4:	429a      	cmp	r2, r3
 800c9c6:	d3d3      	bcc.n	800c970 <IntToUnicode+0x18>
  }
}
 800c9c8:	bf00      	nop
 800c9ca:	bf00      	nop
 800c9cc:	371c      	adds	r7, #28
 800c9ce:	46bd      	mov	sp, r7
 800c9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9d4:	4770      	bx	lr
	...

0800c9d8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c9d8:	b580      	push	{r7, lr}
 800c9da:	b08a      	sub	sp, #40	; 0x28
 800c9dc:	af00      	add	r7, sp, #0
 800c9de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c9e0:	f107 0314 	add.w	r3, r7, #20
 800c9e4:	2200      	movs	r2, #0
 800c9e6:	601a      	str	r2, [r3, #0]
 800c9e8:	605a      	str	r2, [r3, #4]
 800c9ea:	609a      	str	r2, [r3, #8]
 800c9ec:	60da      	str	r2, [r3, #12]
 800c9ee:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c9f8:	d147      	bne.n	800ca8a <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c9fa:	2300      	movs	r3, #0
 800c9fc:	613b      	str	r3, [r7, #16]
 800c9fe:	4b25      	ldr	r3, [pc, #148]	; (800ca94 <HAL_PCD_MspInit+0xbc>)
 800ca00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca02:	4a24      	ldr	r2, [pc, #144]	; (800ca94 <HAL_PCD_MspInit+0xbc>)
 800ca04:	f043 0301 	orr.w	r3, r3, #1
 800ca08:	6313      	str	r3, [r2, #48]	; 0x30
 800ca0a:	4b22      	ldr	r3, [pc, #136]	; (800ca94 <HAL_PCD_MspInit+0xbc>)
 800ca0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca0e:	f003 0301 	and.w	r3, r3, #1
 800ca12:	613b      	str	r3, [r7, #16]
 800ca14:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800ca16:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ca1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ca1c:	2300      	movs	r3, #0
 800ca1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ca20:	2300      	movs	r3, #0
 800ca22:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ca24:	f107 0314 	add.w	r3, r7, #20
 800ca28:	4619      	mov	r1, r3
 800ca2a:	481b      	ldr	r0, [pc, #108]	; (800ca98 <HAL_PCD_MspInit+0xc0>)
 800ca2c:	f7f7 fa1a 	bl	8003e64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800ca30:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800ca34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ca36:	2302      	movs	r3, #2
 800ca38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ca3a:	2300      	movs	r3, #0
 800ca3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ca3e:	2303      	movs	r3, #3
 800ca40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ca42:	230a      	movs	r3, #10
 800ca44:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ca46:	f107 0314 	add.w	r3, r7, #20
 800ca4a:	4619      	mov	r1, r3
 800ca4c:	4812      	ldr	r0, [pc, #72]	; (800ca98 <HAL_PCD_MspInit+0xc0>)
 800ca4e:	f7f7 fa09 	bl	8003e64 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800ca52:	4b10      	ldr	r3, [pc, #64]	; (800ca94 <HAL_PCD_MspInit+0xbc>)
 800ca54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ca56:	4a0f      	ldr	r2, [pc, #60]	; (800ca94 <HAL_PCD_MspInit+0xbc>)
 800ca58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ca5c:	6353      	str	r3, [r2, #52]	; 0x34
 800ca5e:	2300      	movs	r3, #0
 800ca60:	60fb      	str	r3, [r7, #12]
 800ca62:	4b0c      	ldr	r3, [pc, #48]	; (800ca94 <HAL_PCD_MspInit+0xbc>)
 800ca64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ca66:	4a0b      	ldr	r2, [pc, #44]	; (800ca94 <HAL_PCD_MspInit+0xbc>)
 800ca68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ca6c:	6453      	str	r3, [r2, #68]	; 0x44
 800ca6e:	4b09      	ldr	r3, [pc, #36]	; (800ca94 <HAL_PCD_MspInit+0xbc>)
 800ca70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ca72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ca76:	60fb      	str	r3, [r7, #12]
 800ca78:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800ca7a:	2200      	movs	r2, #0
 800ca7c:	2100      	movs	r1, #0
 800ca7e:	2043      	movs	r0, #67	; 0x43
 800ca80:	f7f6 ffed 	bl	8003a5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800ca84:	2043      	movs	r0, #67	; 0x43
 800ca86:	f7f7 f806 	bl	8003a96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800ca8a:	bf00      	nop
 800ca8c:	3728      	adds	r7, #40	; 0x28
 800ca8e:	46bd      	mov	sp, r7
 800ca90:	bd80      	pop	{r7, pc}
 800ca92:	bf00      	nop
 800ca94:	40023800 	.word	0x40023800
 800ca98:	40020000 	.word	0x40020000

0800ca9c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ca9c:	b580      	push	{r7, lr}
 800ca9e:	b082      	sub	sp, #8
 800caa0:	af00      	add	r7, sp, #0
 800caa2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800cab0:	4619      	mov	r1, r3
 800cab2:	4610      	mov	r0, r2
 800cab4:	f7fe fc30 	bl	800b318 <USBD_LL_SetupStage>
}
 800cab8:	bf00      	nop
 800caba:	3708      	adds	r7, #8
 800cabc:	46bd      	mov	sp, r7
 800cabe:	bd80      	pop	{r7, pc}

0800cac0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cac0:	b580      	push	{r7, lr}
 800cac2:	b082      	sub	sp, #8
 800cac4:	af00      	add	r7, sp, #0
 800cac6:	6078      	str	r0, [r7, #4]
 800cac8:	460b      	mov	r3, r1
 800caca:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800cad2:	78fa      	ldrb	r2, [r7, #3]
 800cad4:	6879      	ldr	r1, [r7, #4]
 800cad6:	4613      	mov	r3, r2
 800cad8:	00db      	lsls	r3, r3, #3
 800cada:	1a9b      	subs	r3, r3, r2
 800cadc:	009b      	lsls	r3, r3, #2
 800cade:	440b      	add	r3, r1
 800cae0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800cae4:	681a      	ldr	r2, [r3, #0]
 800cae6:	78fb      	ldrb	r3, [r7, #3]
 800cae8:	4619      	mov	r1, r3
 800caea:	f7fe fc6a 	bl	800b3c2 <USBD_LL_DataOutStage>
}
 800caee:	bf00      	nop
 800caf0:	3708      	adds	r7, #8
 800caf2:	46bd      	mov	sp, r7
 800caf4:	bd80      	pop	{r7, pc}

0800caf6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800caf6:	b580      	push	{r7, lr}
 800caf8:	b082      	sub	sp, #8
 800cafa:	af00      	add	r7, sp, #0
 800cafc:	6078      	str	r0, [r7, #4]
 800cafe:	460b      	mov	r3, r1
 800cb00:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800cb08:	78fa      	ldrb	r2, [r7, #3]
 800cb0a:	6879      	ldr	r1, [r7, #4]
 800cb0c:	4613      	mov	r3, r2
 800cb0e:	00db      	lsls	r3, r3, #3
 800cb10:	1a9b      	subs	r3, r3, r2
 800cb12:	009b      	lsls	r3, r3, #2
 800cb14:	440b      	add	r3, r1
 800cb16:	3348      	adds	r3, #72	; 0x48
 800cb18:	681a      	ldr	r2, [r3, #0]
 800cb1a:	78fb      	ldrb	r3, [r7, #3]
 800cb1c:	4619      	mov	r1, r3
 800cb1e:	f7fe fcb3 	bl	800b488 <USBD_LL_DataInStage>
}
 800cb22:	bf00      	nop
 800cb24:	3708      	adds	r7, #8
 800cb26:	46bd      	mov	sp, r7
 800cb28:	bd80      	pop	{r7, pc}

0800cb2a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cb2a:	b580      	push	{r7, lr}
 800cb2c:	b082      	sub	sp, #8
 800cb2e:	af00      	add	r7, sp, #0
 800cb30:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800cb38:	4618      	mov	r0, r3
 800cb3a:	f7fe fdc7 	bl	800b6cc <USBD_LL_SOF>
}
 800cb3e:	bf00      	nop
 800cb40:	3708      	adds	r7, #8
 800cb42:	46bd      	mov	sp, r7
 800cb44:	bd80      	pop	{r7, pc}

0800cb46 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cb46:	b580      	push	{r7, lr}
 800cb48:	b084      	sub	sp, #16
 800cb4a:	af00      	add	r7, sp, #0
 800cb4c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800cb4e:	2301      	movs	r3, #1
 800cb50:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	68db      	ldr	r3, [r3, #12]
 800cb56:	2b00      	cmp	r3, #0
 800cb58:	d102      	bne.n	800cb60 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800cb5a:	2300      	movs	r3, #0
 800cb5c:	73fb      	strb	r3, [r7, #15]
 800cb5e:	e008      	b.n	800cb72 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	68db      	ldr	r3, [r3, #12]
 800cb64:	2b02      	cmp	r3, #2
 800cb66:	d102      	bne.n	800cb6e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800cb68:	2301      	movs	r3, #1
 800cb6a:	73fb      	strb	r3, [r7, #15]
 800cb6c:	e001      	b.n	800cb72 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800cb6e:	f7f5 fbcb 	bl	8002308 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800cb78:	7bfa      	ldrb	r2, [r7, #15]
 800cb7a:	4611      	mov	r1, r2
 800cb7c:	4618      	mov	r0, r3
 800cb7e:	f7fe fd67 	bl	800b650 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800cb88:	4618      	mov	r0, r3
 800cb8a:	f7fe fd13 	bl	800b5b4 <USBD_LL_Reset>
}
 800cb8e:	bf00      	nop
 800cb90:	3710      	adds	r7, #16
 800cb92:	46bd      	mov	sp, r7
 800cb94:	bd80      	pop	{r7, pc}
	...

0800cb98 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cb98:	b580      	push	{r7, lr}
 800cb9a:	b082      	sub	sp, #8
 800cb9c:	af00      	add	r7, sp, #0
 800cb9e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800cba6:	4618      	mov	r0, r3
 800cba8:	f7fe fd62 	bl	800b670 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	681b      	ldr	r3, [r3, #0]
 800cbb0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800cbb4:	681b      	ldr	r3, [r3, #0]
 800cbb6:	687a      	ldr	r2, [r7, #4]
 800cbb8:	6812      	ldr	r2, [r2, #0]
 800cbba:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800cbbe:	f043 0301 	orr.w	r3, r3, #1
 800cbc2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	6a1b      	ldr	r3, [r3, #32]
 800cbc8:	2b00      	cmp	r3, #0
 800cbca:	d005      	beq.n	800cbd8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800cbcc:	4b04      	ldr	r3, [pc, #16]	; (800cbe0 <HAL_PCD_SuspendCallback+0x48>)
 800cbce:	691b      	ldr	r3, [r3, #16]
 800cbd0:	4a03      	ldr	r2, [pc, #12]	; (800cbe0 <HAL_PCD_SuspendCallback+0x48>)
 800cbd2:	f043 0306 	orr.w	r3, r3, #6
 800cbd6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800cbd8:	bf00      	nop
 800cbda:	3708      	adds	r7, #8
 800cbdc:	46bd      	mov	sp, r7
 800cbde:	bd80      	pop	{r7, pc}
 800cbe0:	e000ed00 	.word	0xe000ed00

0800cbe4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cbe4:	b580      	push	{r7, lr}
 800cbe6:	b082      	sub	sp, #8
 800cbe8:	af00      	add	r7, sp, #0
 800cbea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800cbf2:	4618      	mov	r0, r3
 800cbf4:	f7fe fd52 	bl	800b69c <USBD_LL_Resume>
}
 800cbf8:	bf00      	nop
 800cbfa:	3708      	adds	r7, #8
 800cbfc:	46bd      	mov	sp, r7
 800cbfe:	bd80      	pop	{r7, pc}

0800cc00 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cc00:	b580      	push	{r7, lr}
 800cc02:	b082      	sub	sp, #8
 800cc04:	af00      	add	r7, sp, #0
 800cc06:	6078      	str	r0, [r7, #4]
 800cc08:	460b      	mov	r3, r1
 800cc0a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800cc12:	78fa      	ldrb	r2, [r7, #3]
 800cc14:	4611      	mov	r1, r2
 800cc16:	4618      	mov	r0, r3
 800cc18:	f7fe fda0 	bl	800b75c <USBD_LL_IsoOUTIncomplete>
}
 800cc1c:	bf00      	nop
 800cc1e:	3708      	adds	r7, #8
 800cc20:	46bd      	mov	sp, r7
 800cc22:	bd80      	pop	{r7, pc}

0800cc24 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cc24:	b580      	push	{r7, lr}
 800cc26:	b082      	sub	sp, #8
 800cc28:	af00      	add	r7, sp, #0
 800cc2a:	6078      	str	r0, [r7, #4]
 800cc2c:	460b      	mov	r3, r1
 800cc2e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800cc36:	78fa      	ldrb	r2, [r7, #3]
 800cc38:	4611      	mov	r1, r2
 800cc3a:	4618      	mov	r0, r3
 800cc3c:	f7fe fd68 	bl	800b710 <USBD_LL_IsoINIncomplete>
}
 800cc40:	bf00      	nop
 800cc42:	3708      	adds	r7, #8
 800cc44:	46bd      	mov	sp, r7
 800cc46:	bd80      	pop	{r7, pc}

0800cc48 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cc48:	b580      	push	{r7, lr}
 800cc4a:	b082      	sub	sp, #8
 800cc4c:	af00      	add	r7, sp, #0
 800cc4e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800cc56:	4618      	mov	r0, r3
 800cc58:	f7fe fda6 	bl	800b7a8 <USBD_LL_DevConnected>
}
 800cc5c:	bf00      	nop
 800cc5e:	3708      	adds	r7, #8
 800cc60:	46bd      	mov	sp, r7
 800cc62:	bd80      	pop	{r7, pc}

0800cc64 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cc64:	b580      	push	{r7, lr}
 800cc66:	b082      	sub	sp, #8
 800cc68:	af00      	add	r7, sp, #0
 800cc6a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800cc72:	4618      	mov	r0, r3
 800cc74:	f7fe fda3 	bl	800b7be <USBD_LL_DevDisconnected>
}
 800cc78:	bf00      	nop
 800cc7a:	3708      	adds	r7, #8
 800cc7c:	46bd      	mov	sp, r7
 800cc7e:	bd80      	pop	{r7, pc}

0800cc80 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800cc80:	b580      	push	{r7, lr}
 800cc82:	b082      	sub	sp, #8
 800cc84:	af00      	add	r7, sp, #0
 800cc86:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	781b      	ldrb	r3, [r3, #0]
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d13c      	bne.n	800cd0a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800cc90:	4a20      	ldr	r2, [pc, #128]	; (800cd14 <USBD_LL_Init+0x94>)
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	4a1e      	ldr	r2, [pc, #120]	; (800cd14 <USBD_LL_Init+0x94>)
 800cc9c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800cca0:	4b1c      	ldr	r3, [pc, #112]	; (800cd14 <USBD_LL_Init+0x94>)
 800cca2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800cca6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800cca8:	4b1a      	ldr	r3, [pc, #104]	; (800cd14 <USBD_LL_Init+0x94>)
 800ccaa:	2204      	movs	r2, #4
 800ccac:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800ccae:	4b19      	ldr	r3, [pc, #100]	; (800cd14 <USBD_LL_Init+0x94>)
 800ccb0:	2202      	movs	r2, #2
 800ccb2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800ccb4:	4b17      	ldr	r3, [pc, #92]	; (800cd14 <USBD_LL_Init+0x94>)
 800ccb6:	2200      	movs	r2, #0
 800ccb8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800ccba:	4b16      	ldr	r3, [pc, #88]	; (800cd14 <USBD_LL_Init+0x94>)
 800ccbc:	2202      	movs	r2, #2
 800ccbe:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ccc0:	4b14      	ldr	r3, [pc, #80]	; (800cd14 <USBD_LL_Init+0x94>)
 800ccc2:	2200      	movs	r2, #0
 800ccc4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800ccc6:	4b13      	ldr	r3, [pc, #76]	; (800cd14 <USBD_LL_Init+0x94>)
 800ccc8:	2200      	movs	r2, #0
 800ccca:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800cccc:	4b11      	ldr	r3, [pc, #68]	; (800cd14 <USBD_LL_Init+0x94>)
 800ccce:	2200      	movs	r2, #0
 800ccd0:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800ccd2:	4b10      	ldr	r3, [pc, #64]	; (800cd14 <USBD_LL_Init+0x94>)
 800ccd4:	2201      	movs	r2, #1
 800ccd6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800ccd8:	4b0e      	ldr	r3, [pc, #56]	; (800cd14 <USBD_LL_Init+0x94>)
 800ccda:	2200      	movs	r2, #0
 800ccdc:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800ccde:	480d      	ldr	r0, [pc, #52]	; (800cd14 <USBD_LL_Init+0x94>)
 800cce0:	f7f7 fbea 	bl	80044b8 <HAL_PCD_Init>
 800cce4:	4603      	mov	r3, r0
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	d001      	beq.n	800ccee <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800ccea:	f7f5 fb0d 	bl	8002308 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800ccee:	2180      	movs	r1, #128	; 0x80
 800ccf0:	4808      	ldr	r0, [pc, #32]	; (800cd14 <USBD_LL_Init+0x94>)
 800ccf2:	f7f8 fd48 	bl	8005786 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800ccf6:	2240      	movs	r2, #64	; 0x40
 800ccf8:	2100      	movs	r1, #0
 800ccfa:	4806      	ldr	r0, [pc, #24]	; (800cd14 <USBD_LL_Init+0x94>)
 800ccfc:	f7f8 fcfc 	bl	80056f8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800cd00:	2280      	movs	r2, #128	; 0x80
 800cd02:	2101      	movs	r1, #1
 800cd04:	4803      	ldr	r0, [pc, #12]	; (800cd14 <USBD_LL_Init+0x94>)
 800cd06:	f7f8 fcf7 	bl	80056f8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800cd0a:	2300      	movs	r3, #0
}
 800cd0c:	4618      	mov	r0, r3
 800cd0e:	3708      	adds	r7, #8
 800cd10:	46bd      	mov	sp, r7
 800cd12:	bd80      	pop	{r7, pc}
 800cd14:	200020c0 	.word	0x200020c0

0800cd18 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800cd18:	b580      	push	{r7, lr}
 800cd1a:	b084      	sub	sp, #16
 800cd1c:	af00      	add	r7, sp, #0
 800cd1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cd20:	2300      	movs	r3, #0
 800cd22:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cd24:	2300      	movs	r3, #0
 800cd26:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800cd2e:	4618      	mov	r0, r3
 800cd30:	f7f7 fcdf 	bl	80046f2 <HAL_PCD_Start>
 800cd34:	4603      	mov	r3, r0
 800cd36:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cd38:	7bfb      	ldrb	r3, [r7, #15]
 800cd3a:	4618      	mov	r0, r3
 800cd3c:	f000 f942 	bl	800cfc4 <USBD_Get_USB_Status>
 800cd40:	4603      	mov	r3, r0
 800cd42:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cd44:	7bbb      	ldrb	r3, [r7, #14]
}
 800cd46:	4618      	mov	r0, r3
 800cd48:	3710      	adds	r7, #16
 800cd4a:	46bd      	mov	sp, r7
 800cd4c:	bd80      	pop	{r7, pc}

0800cd4e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800cd4e:	b580      	push	{r7, lr}
 800cd50:	b084      	sub	sp, #16
 800cd52:	af00      	add	r7, sp, #0
 800cd54:	6078      	str	r0, [r7, #4]
 800cd56:	4608      	mov	r0, r1
 800cd58:	4611      	mov	r1, r2
 800cd5a:	461a      	mov	r2, r3
 800cd5c:	4603      	mov	r3, r0
 800cd5e:	70fb      	strb	r3, [r7, #3]
 800cd60:	460b      	mov	r3, r1
 800cd62:	70bb      	strb	r3, [r7, #2]
 800cd64:	4613      	mov	r3, r2
 800cd66:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cd68:	2300      	movs	r3, #0
 800cd6a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cd6c:	2300      	movs	r3, #0
 800cd6e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800cd76:	78bb      	ldrb	r3, [r7, #2]
 800cd78:	883a      	ldrh	r2, [r7, #0]
 800cd7a:	78f9      	ldrb	r1, [r7, #3]
 800cd7c:	f7f8 f8c3 	bl	8004f06 <HAL_PCD_EP_Open>
 800cd80:	4603      	mov	r3, r0
 800cd82:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cd84:	7bfb      	ldrb	r3, [r7, #15]
 800cd86:	4618      	mov	r0, r3
 800cd88:	f000 f91c 	bl	800cfc4 <USBD_Get_USB_Status>
 800cd8c:	4603      	mov	r3, r0
 800cd8e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cd90:	7bbb      	ldrb	r3, [r7, #14]
}
 800cd92:	4618      	mov	r0, r3
 800cd94:	3710      	adds	r7, #16
 800cd96:	46bd      	mov	sp, r7
 800cd98:	bd80      	pop	{r7, pc}

0800cd9a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cd9a:	b580      	push	{r7, lr}
 800cd9c:	b084      	sub	sp, #16
 800cd9e:	af00      	add	r7, sp, #0
 800cda0:	6078      	str	r0, [r7, #4]
 800cda2:	460b      	mov	r3, r1
 800cda4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cda6:	2300      	movs	r3, #0
 800cda8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cdaa:	2300      	movs	r3, #0
 800cdac:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800cdb4:	78fa      	ldrb	r2, [r7, #3]
 800cdb6:	4611      	mov	r1, r2
 800cdb8:	4618      	mov	r0, r3
 800cdba:	f7f8 f90c 	bl	8004fd6 <HAL_PCD_EP_Close>
 800cdbe:	4603      	mov	r3, r0
 800cdc0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cdc2:	7bfb      	ldrb	r3, [r7, #15]
 800cdc4:	4618      	mov	r0, r3
 800cdc6:	f000 f8fd 	bl	800cfc4 <USBD_Get_USB_Status>
 800cdca:	4603      	mov	r3, r0
 800cdcc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cdce:	7bbb      	ldrb	r3, [r7, #14]
}
 800cdd0:	4618      	mov	r0, r3
 800cdd2:	3710      	adds	r7, #16
 800cdd4:	46bd      	mov	sp, r7
 800cdd6:	bd80      	pop	{r7, pc}

0800cdd8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cdd8:	b580      	push	{r7, lr}
 800cdda:	b084      	sub	sp, #16
 800cddc:	af00      	add	r7, sp, #0
 800cdde:	6078      	str	r0, [r7, #4]
 800cde0:	460b      	mov	r3, r1
 800cde2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cde4:	2300      	movs	r3, #0
 800cde6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cde8:	2300      	movs	r3, #0
 800cdea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800cdf2:	78fa      	ldrb	r2, [r7, #3]
 800cdf4:	4611      	mov	r1, r2
 800cdf6:	4618      	mov	r0, r3
 800cdf8:	f7f8 f9e4 	bl	80051c4 <HAL_PCD_EP_SetStall>
 800cdfc:	4603      	mov	r3, r0
 800cdfe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ce00:	7bfb      	ldrb	r3, [r7, #15]
 800ce02:	4618      	mov	r0, r3
 800ce04:	f000 f8de 	bl	800cfc4 <USBD_Get_USB_Status>
 800ce08:	4603      	mov	r3, r0
 800ce0a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ce0c:	7bbb      	ldrb	r3, [r7, #14]
}
 800ce0e:	4618      	mov	r0, r3
 800ce10:	3710      	adds	r7, #16
 800ce12:	46bd      	mov	sp, r7
 800ce14:	bd80      	pop	{r7, pc}

0800ce16 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ce16:	b580      	push	{r7, lr}
 800ce18:	b084      	sub	sp, #16
 800ce1a:	af00      	add	r7, sp, #0
 800ce1c:	6078      	str	r0, [r7, #4]
 800ce1e:	460b      	mov	r3, r1
 800ce20:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ce22:	2300      	movs	r3, #0
 800ce24:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ce26:	2300      	movs	r3, #0
 800ce28:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ce30:	78fa      	ldrb	r2, [r7, #3]
 800ce32:	4611      	mov	r1, r2
 800ce34:	4618      	mov	r0, r3
 800ce36:	f7f8 fa29 	bl	800528c <HAL_PCD_EP_ClrStall>
 800ce3a:	4603      	mov	r3, r0
 800ce3c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ce3e:	7bfb      	ldrb	r3, [r7, #15]
 800ce40:	4618      	mov	r0, r3
 800ce42:	f000 f8bf 	bl	800cfc4 <USBD_Get_USB_Status>
 800ce46:	4603      	mov	r3, r0
 800ce48:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ce4a:	7bbb      	ldrb	r3, [r7, #14]
}
 800ce4c:	4618      	mov	r0, r3
 800ce4e:	3710      	adds	r7, #16
 800ce50:	46bd      	mov	sp, r7
 800ce52:	bd80      	pop	{r7, pc}

0800ce54 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ce54:	b480      	push	{r7}
 800ce56:	b085      	sub	sp, #20
 800ce58:	af00      	add	r7, sp, #0
 800ce5a:	6078      	str	r0, [r7, #4]
 800ce5c:	460b      	mov	r3, r1
 800ce5e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ce66:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ce68:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	da0b      	bge.n	800ce88 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ce70:	78fb      	ldrb	r3, [r7, #3]
 800ce72:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ce76:	68f9      	ldr	r1, [r7, #12]
 800ce78:	4613      	mov	r3, r2
 800ce7a:	00db      	lsls	r3, r3, #3
 800ce7c:	1a9b      	subs	r3, r3, r2
 800ce7e:	009b      	lsls	r3, r3, #2
 800ce80:	440b      	add	r3, r1
 800ce82:	333e      	adds	r3, #62	; 0x3e
 800ce84:	781b      	ldrb	r3, [r3, #0]
 800ce86:	e00b      	b.n	800cea0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ce88:	78fb      	ldrb	r3, [r7, #3]
 800ce8a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ce8e:	68f9      	ldr	r1, [r7, #12]
 800ce90:	4613      	mov	r3, r2
 800ce92:	00db      	lsls	r3, r3, #3
 800ce94:	1a9b      	subs	r3, r3, r2
 800ce96:	009b      	lsls	r3, r3, #2
 800ce98:	440b      	add	r3, r1
 800ce9a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800ce9e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800cea0:	4618      	mov	r0, r3
 800cea2:	3714      	adds	r7, #20
 800cea4:	46bd      	mov	sp, r7
 800cea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceaa:	4770      	bx	lr

0800ceac <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ceac:	b580      	push	{r7, lr}
 800ceae:	b084      	sub	sp, #16
 800ceb0:	af00      	add	r7, sp, #0
 800ceb2:	6078      	str	r0, [r7, #4]
 800ceb4:	460b      	mov	r3, r1
 800ceb6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ceb8:	2300      	movs	r3, #0
 800ceba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cebc:	2300      	movs	r3, #0
 800cebe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800cec6:	78fa      	ldrb	r2, [r7, #3]
 800cec8:	4611      	mov	r1, r2
 800ceca:	4618      	mov	r0, r3
 800cecc:	f7f7 fff6 	bl	8004ebc <HAL_PCD_SetAddress>
 800ced0:	4603      	mov	r3, r0
 800ced2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ced4:	7bfb      	ldrb	r3, [r7, #15]
 800ced6:	4618      	mov	r0, r3
 800ced8:	f000 f874 	bl	800cfc4 <USBD_Get_USB_Status>
 800cedc:	4603      	mov	r3, r0
 800cede:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cee0:	7bbb      	ldrb	r3, [r7, #14]
}
 800cee2:	4618      	mov	r0, r3
 800cee4:	3710      	adds	r7, #16
 800cee6:	46bd      	mov	sp, r7
 800cee8:	bd80      	pop	{r7, pc}

0800ceea <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ceea:	b580      	push	{r7, lr}
 800ceec:	b086      	sub	sp, #24
 800ceee:	af00      	add	r7, sp, #0
 800cef0:	60f8      	str	r0, [r7, #12]
 800cef2:	607a      	str	r2, [r7, #4]
 800cef4:	603b      	str	r3, [r7, #0]
 800cef6:	460b      	mov	r3, r1
 800cef8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cefa:	2300      	movs	r3, #0
 800cefc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cefe:	2300      	movs	r3, #0
 800cf00:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800cf02:	68fb      	ldr	r3, [r7, #12]
 800cf04:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800cf08:	7af9      	ldrb	r1, [r7, #11]
 800cf0a:	683b      	ldr	r3, [r7, #0]
 800cf0c:	687a      	ldr	r2, [r7, #4]
 800cf0e:	f7f8 f90f 	bl	8005130 <HAL_PCD_EP_Transmit>
 800cf12:	4603      	mov	r3, r0
 800cf14:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cf16:	7dfb      	ldrb	r3, [r7, #23]
 800cf18:	4618      	mov	r0, r3
 800cf1a:	f000 f853 	bl	800cfc4 <USBD_Get_USB_Status>
 800cf1e:	4603      	mov	r3, r0
 800cf20:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800cf22:	7dbb      	ldrb	r3, [r7, #22]
}
 800cf24:	4618      	mov	r0, r3
 800cf26:	3718      	adds	r7, #24
 800cf28:	46bd      	mov	sp, r7
 800cf2a:	bd80      	pop	{r7, pc}

0800cf2c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800cf2c:	b580      	push	{r7, lr}
 800cf2e:	b086      	sub	sp, #24
 800cf30:	af00      	add	r7, sp, #0
 800cf32:	60f8      	str	r0, [r7, #12]
 800cf34:	607a      	str	r2, [r7, #4]
 800cf36:	603b      	str	r3, [r7, #0]
 800cf38:	460b      	mov	r3, r1
 800cf3a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cf3c:	2300      	movs	r3, #0
 800cf3e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cf40:	2300      	movs	r3, #0
 800cf42:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800cf4a:	7af9      	ldrb	r1, [r7, #11]
 800cf4c:	683b      	ldr	r3, [r7, #0]
 800cf4e:	687a      	ldr	r2, [r7, #4]
 800cf50:	f7f8 f88b 	bl	800506a <HAL_PCD_EP_Receive>
 800cf54:	4603      	mov	r3, r0
 800cf56:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cf58:	7dfb      	ldrb	r3, [r7, #23]
 800cf5a:	4618      	mov	r0, r3
 800cf5c:	f000 f832 	bl	800cfc4 <USBD_Get_USB_Status>
 800cf60:	4603      	mov	r3, r0
 800cf62:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800cf64:	7dbb      	ldrb	r3, [r7, #22]
}
 800cf66:	4618      	mov	r0, r3
 800cf68:	3718      	adds	r7, #24
 800cf6a:	46bd      	mov	sp, r7
 800cf6c:	bd80      	pop	{r7, pc}

0800cf6e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cf6e:	b580      	push	{r7, lr}
 800cf70:	b082      	sub	sp, #8
 800cf72:	af00      	add	r7, sp, #0
 800cf74:	6078      	str	r0, [r7, #4]
 800cf76:	460b      	mov	r3, r1
 800cf78:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800cf80:	78fa      	ldrb	r2, [r7, #3]
 800cf82:	4611      	mov	r1, r2
 800cf84:	4618      	mov	r0, r3
 800cf86:	f7f8 f8bb 	bl	8005100 <HAL_PCD_EP_GetRxCount>
 800cf8a:	4603      	mov	r3, r0
}
 800cf8c:	4618      	mov	r0, r3
 800cf8e:	3708      	adds	r7, #8
 800cf90:	46bd      	mov	sp, r7
 800cf92:	bd80      	pop	{r7, pc}

0800cf94 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800cf94:	b480      	push	{r7}
 800cf96:	b083      	sub	sp, #12
 800cf98:	af00      	add	r7, sp, #0
 800cf9a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800cf9c:	4b03      	ldr	r3, [pc, #12]	; (800cfac <USBD_static_malloc+0x18>)
}
 800cf9e:	4618      	mov	r0, r3
 800cfa0:	370c      	adds	r7, #12
 800cfa2:	46bd      	mov	sp, r7
 800cfa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfa8:	4770      	bx	lr
 800cfaa:	bf00      	nop
 800cfac:	20000234 	.word	0x20000234

0800cfb0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800cfb0:	b480      	push	{r7}
 800cfb2:	b083      	sub	sp, #12
 800cfb4:	af00      	add	r7, sp, #0
 800cfb6:	6078      	str	r0, [r7, #4]

}
 800cfb8:	bf00      	nop
 800cfba:	370c      	adds	r7, #12
 800cfbc:	46bd      	mov	sp, r7
 800cfbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfc2:	4770      	bx	lr

0800cfc4 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800cfc4:	b480      	push	{r7}
 800cfc6:	b085      	sub	sp, #20
 800cfc8:	af00      	add	r7, sp, #0
 800cfca:	4603      	mov	r3, r0
 800cfcc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cfce:	2300      	movs	r3, #0
 800cfd0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800cfd2:	79fb      	ldrb	r3, [r7, #7]
 800cfd4:	2b03      	cmp	r3, #3
 800cfd6:	d817      	bhi.n	800d008 <USBD_Get_USB_Status+0x44>
 800cfd8:	a201      	add	r2, pc, #4	; (adr r2, 800cfe0 <USBD_Get_USB_Status+0x1c>)
 800cfda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cfde:	bf00      	nop
 800cfe0:	0800cff1 	.word	0x0800cff1
 800cfe4:	0800cff7 	.word	0x0800cff7
 800cfe8:	0800cffd 	.word	0x0800cffd
 800cfec:	0800d003 	.word	0x0800d003
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800cff0:	2300      	movs	r3, #0
 800cff2:	73fb      	strb	r3, [r7, #15]
    break;
 800cff4:	e00b      	b.n	800d00e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800cff6:	2303      	movs	r3, #3
 800cff8:	73fb      	strb	r3, [r7, #15]
    break;
 800cffa:	e008      	b.n	800d00e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800cffc:	2301      	movs	r3, #1
 800cffe:	73fb      	strb	r3, [r7, #15]
    break;
 800d000:	e005      	b.n	800d00e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d002:	2303      	movs	r3, #3
 800d004:	73fb      	strb	r3, [r7, #15]
    break;
 800d006:	e002      	b.n	800d00e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800d008:	2303      	movs	r3, #3
 800d00a:	73fb      	strb	r3, [r7, #15]
    break;
 800d00c:	bf00      	nop
  }
  return usb_status;
 800d00e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d010:	4618      	mov	r0, r3
 800d012:	3714      	adds	r7, #20
 800d014:	46bd      	mov	sp, r7
 800d016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d01a:	4770      	bx	lr

0800d01c <__assert_func>:
 800d01c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d01e:	4614      	mov	r4, r2
 800d020:	461a      	mov	r2, r3
 800d022:	4b09      	ldr	r3, [pc, #36]	; (800d048 <__assert_func+0x2c>)
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	4605      	mov	r5, r0
 800d028:	68d8      	ldr	r0, [r3, #12]
 800d02a:	b14c      	cbz	r4, 800d040 <__assert_func+0x24>
 800d02c:	4b07      	ldr	r3, [pc, #28]	; (800d04c <__assert_func+0x30>)
 800d02e:	9100      	str	r1, [sp, #0]
 800d030:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d034:	4906      	ldr	r1, [pc, #24]	; (800d050 <__assert_func+0x34>)
 800d036:	462b      	mov	r3, r5
 800d038:	f000 f814 	bl	800d064 <fiprintf>
 800d03c:	f000 fcc0 	bl	800d9c0 <abort>
 800d040:	4b04      	ldr	r3, [pc, #16]	; (800d054 <__assert_func+0x38>)
 800d042:	461c      	mov	r4, r3
 800d044:	e7f3      	b.n	800d02e <__assert_func+0x12>
 800d046:	bf00      	nop
 800d048:	200001a0 	.word	0x200001a0
 800d04c:	0800e190 	.word	0x0800e190
 800d050:	0800e19d 	.word	0x0800e19d
 800d054:	0800e1cb 	.word	0x0800e1cb

0800d058 <__errno>:
 800d058:	4b01      	ldr	r3, [pc, #4]	; (800d060 <__errno+0x8>)
 800d05a:	6818      	ldr	r0, [r3, #0]
 800d05c:	4770      	bx	lr
 800d05e:	bf00      	nop
 800d060:	200001a0 	.word	0x200001a0

0800d064 <fiprintf>:
 800d064:	b40e      	push	{r1, r2, r3}
 800d066:	b503      	push	{r0, r1, lr}
 800d068:	4601      	mov	r1, r0
 800d06a:	ab03      	add	r3, sp, #12
 800d06c:	4805      	ldr	r0, [pc, #20]	; (800d084 <fiprintf+0x20>)
 800d06e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d072:	6800      	ldr	r0, [r0, #0]
 800d074:	9301      	str	r3, [sp, #4]
 800d076:	f000 f90f 	bl	800d298 <_vfiprintf_r>
 800d07a:	b002      	add	sp, #8
 800d07c:	f85d eb04 	ldr.w	lr, [sp], #4
 800d080:	b003      	add	sp, #12
 800d082:	4770      	bx	lr
 800d084:	200001a0 	.word	0x200001a0

0800d088 <__libc_init_array>:
 800d088:	b570      	push	{r4, r5, r6, lr}
 800d08a:	4d0d      	ldr	r5, [pc, #52]	; (800d0c0 <__libc_init_array+0x38>)
 800d08c:	4c0d      	ldr	r4, [pc, #52]	; (800d0c4 <__libc_init_array+0x3c>)
 800d08e:	1b64      	subs	r4, r4, r5
 800d090:	10a4      	asrs	r4, r4, #2
 800d092:	2600      	movs	r6, #0
 800d094:	42a6      	cmp	r6, r4
 800d096:	d109      	bne.n	800d0ac <__libc_init_array+0x24>
 800d098:	4d0b      	ldr	r5, [pc, #44]	; (800d0c8 <__libc_init_array+0x40>)
 800d09a:	4c0c      	ldr	r4, [pc, #48]	; (800d0cc <__libc_init_array+0x44>)
 800d09c:	f000 ffb2 	bl	800e004 <_init>
 800d0a0:	1b64      	subs	r4, r4, r5
 800d0a2:	10a4      	asrs	r4, r4, #2
 800d0a4:	2600      	movs	r6, #0
 800d0a6:	42a6      	cmp	r6, r4
 800d0a8:	d105      	bne.n	800d0b6 <__libc_init_array+0x2e>
 800d0aa:	bd70      	pop	{r4, r5, r6, pc}
 800d0ac:	f855 3b04 	ldr.w	r3, [r5], #4
 800d0b0:	4798      	blx	r3
 800d0b2:	3601      	adds	r6, #1
 800d0b4:	e7ee      	b.n	800d094 <__libc_init_array+0xc>
 800d0b6:	f855 3b04 	ldr.w	r3, [r5], #4
 800d0ba:	4798      	blx	r3
 800d0bc:	3601      	adds	r6, #1
 800d0be:	e7f2      	b.n	800d0a6 <__libc_init_array+0x1e>
 800d0c0:	0800e26c 	.word	0x0800e26c
 800d0c4:	0800e26c 	.word	0x0800e26c
 800d0c8:	0800e26c 	.word	0x0800e26c
 800d0cc:	0800e270 	.word	0x0800e270

0800d0d0 <malloc>:
 800d0d0:	4b02      	ldr	r3, [pc, #8]	; (800d0dc <malloc+0xc>)
 800d0d2:	4601      	mov	r1, r0
 800d0d4:	6818      	ldr	r0, [r3, #0]
 800d0d6:	f000 b85b 	b.w	800d190 <_malloc_r>
 800d0da:	bf00      	nop
 800d0dc:	200001a0 	.word	0x200001a0

0800d0e0 <memset>:
 800d0e0:	4402      	add	r2, r0
 800d0e2:	4603      	mov	r3, r0
 800d0e4:	4293      	cmp	r3, r2
 800d0e6:	d100      	bne.n	800d0ea <memset+0xa>
 800d0e8:	4770      	bx	lr
 800d0ea:	f803 1b01 	strb.w	r1, [r3], #1
 800d0ee:	e7f9      	b.n	800d0e4 <memset+0x4>

0800d0f0 <_free_r>:
 800d0f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d0f2:	2900      	cmp	r1, #0
 800d0f4:	d048      	beq.n	800d188 <_free_r+0x98>
 800d0f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d0fa:	9001      	str	r0, [sp, #4]
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	f1a1 0404 	sub.w	r4, r1, #4
 800d102:	bfb8      	it	lt
 800d104:	18e4      	addlt	r4, r4, r3
 800d106:	f000 fe81 	bl	800de0c <__malloc_lock>
 800d10a:	4a20      	ldr	r2, [pc, #128]	; (800d18c <_free_r+0x9c>)
 800d10c:	9801      	ldr	r0, [sp, #4]
 800d10e:	6813      	ldr	r3, [r2, #0]
 800d110:	4615      	mov	r5, r2
 800d112:	b933      	cbnz	r3, 800d122 <_free_r+0x32>
 800d114:	6063      	str	r3, [r4, #4]
 800d116:	6014      	str	r4, [r2, #0]
 800d118:	b003      	add	sp, #12
 800d11a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d11e:	f000 be7b 	b.w	800de18 <__malloc_unlock>
 800d122:	42a3      	cmp	r3, r4
 800d124:	d90b      	bls.n	800d13e <_free_r+0x4e>
 800d126:	6821      	ldr	r1, [r4, #0]
 800d128:	1862      	adds	r2, r4, r1
 800d12a:	4293      	cmp	r3, r2
 800d12c:	bf04      	itt	eq
 800d12e:	681a      	ldreq	r2, [r3, #0]
 800d130:	685b      	ldreq	r3, [r3, #4]
 800d132:	6063      	str	r3, [r4, #4]
 800d134:	bf04      	itt	eq
 800d136:	1852      	addeq	r2, r2, r1
 800d138:	6022      	streq	r2, [r4, #0]
 800d13a:	602c      	str	r4, [r5, #0]
 800d13c:	e7ec      	b.n	800d118 <_free_r+0x28>
 800d13e:	461a      	mov	r2, r3
 800d140:	685b      	ldr	r3, [r3, #4]
 800d142:	b10b      	cbz	r3, 800d148 <_free_r+0x58>
 800d144:	42a3      	cmp	r3, r4
 800d146:	d9fa      	bls.n	800d13e <_free_r+0x4e>
 800d148:	6811      	ldr	r1, [r2, #0]
 800d14a:	1855      	adds	r5, r2, r1
 800d14c:	42a5      	cmp	r5, r4
 800d14e:	d10b      	bne.n	800d168 <_free_r+0x78>
 800d150:	6824      	ldr	r4, [r4, #0]
 800d152:	4421      	add	r1, r4
 800d154:	1854      	adds	r4, r2, r1
 800d156:	42a3      	cmp	r3, r4
 800d158:	6011      	str	r1, [r2, #0]
 800d15a:	d1dd      	bne.n	800d118 <_free_r+0x28>
 800d15c:	681c      	ldr	r4, [r3, #0]
 800d15e:	685b      	ldr	r3, [r3, #4]
 800d160:	6053      	str	r3, [r2, #4]
 800d162:	4421      	add	r1, r4
 800d164:	6011      	str	r1, [r2, #0]
 800d166:	e7d7      	b.n	800d118 <_free_r+0x28>
 800d168:	d902      	bls.n	800d170 <_free_r+0x80>
 800d16a:	230c      	movs	r3, #12
 800d16c:	6003      	str	r3, [r0, #0]
 800d16e:	e7d3      	b.n	800d118 <_free_r+0x28>
 800d170:	6825      	ldr	r5, [r4, #0]
 800d172:	1961      	adds	r1, r4, r5
 800d174:	428b      	cmp	r3, r1
 800d176:	bf04      	itt	eq
 800d178:	6819      	ldreq	r1, [r3, #0]
 800d17a:	685b      	ldreq	r3, [r3, #4]
 800d17c:	6063      	str	r3, [r4, #4]
 800d17e:	bf04      	itt	eq
 800d180:	1949      	addeq	r1, r1, r5
 800d182:	6021      	streq	r1, [r4, #0]
 800d184:	6054      	str	r4, [r2, #4]
 800d186:	e7c7      	b.n	800d118 <_free_r+0x28>
 800d188:	b003      	add	sp, #12
 800d18a:	bd30      	pop	{r4, r5, pc}
 800d18c:	20000454 	.word	0x20000454

0800d190 <_malloc_r>:
 800d190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d192:	1ccd      	adds	r5, r1, #3
 800d194:	f025 0503 	bic.w	r5, r5, #3
 800d198:	3508      	adds	r5, #8
 800d19a:	2d0c      	cmp	r5, #12
 800d19c:	bf38      	it	cc
 800d19e:	250c      	movcc	r5, #12
 800d1a0:	2d00      	cmp	r5, #0
 800d1a2:	4606      	mov	r6, r0
 800d1a4:	db01      	blt.n	800d1aa <_malloc_r+0x1a>
 800d1a6:	42a9      	cmp	r1, r5
 800d1a8:	d903      	bls.n	800d1b2 <_malloc_r+0x22>
 800d1aa:	230c      	movs	r3, #12
 800d1ac:	6033      	str	r3, [r6, #0]
 800d1ae:	2000      	movs	r0, #0
 800d1b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d1b2:	f000 fe2b 	bl	800de0c <__malloc_lock>
 800d1b6:	4921      	ldr	r1, [pc, #132]	; (800d23c <_malloc_r+0xac>)
 800d1b8:	680a      	ldr	r2, [r1, #0]
 800d1ba:	4614      	mov	r4, r2
 800d1bc:	b99c      	cbnz	r4, 800d1e6 <_malloc_r+0x56>
 800d1be:	4f20      	ldr	r7, [pc, #128]	; (800d240 <_malloc_r+0xb0>)
 800d1c0:	683b      	ldr	r3, [r7, #0]
 800d1c2:	b923      	cbnz	r3, 800d1ce <_malloc_r+0x3e>
 800d1c4:	4621      	mov	r1, r4
 800d1c6:	4630      	mov	r0, r6
 800d1c8:	f000 fb2a 	bl	800d820 <_sbrk_r>
 800d1cc:	6038      	str	r0, [r7, #0]
 800d1ce:	4629      	mov	r1, r5
 800d1d0:	4630      	mov	r0, r6
 800d1d2:	f000 fb25 	bl	800d820 <_sbrk_r>
 800d1d6:	1c43      	adds	r3, r0, #1
 800d1d8:	d123      	bne.n	800d222 <_malloc_r+0x92>
 800d1da:	230c      	movs	r3, #12
 800d1dc:	6033      	str	r3, [r6, #0]
 800d1de:	4630      	mov	r0, r6
 800d1e0:	f000 fe1a 	bl	800de18 <__malloc_unlock>
 800d1e4:	e7e3      	b.n	800d1ae <_malloc_r+0x1e>
 800d1e6:	6823      	ldr	r3, [r4, #0]
 800d1e8:	1b5b      	subs	r3, r3, r5
 800d1ea:	d417      	bmi.n	800d21c <_malloc_r+0x8c>
 800d1ec:	2b0b      	cmp	r3, #11
 800d1ee:	d903      	bls.n	800d1f8 <_malloc_r+0x68>
 800d1f0:	6023      	str	r3, [r4, #0]
 800d1f2:	441c      	add	r4, r3
 800d1f4:	6025      	str	r5, [r4, #0]
 800d1f6:	e004      	b.n	800d202 <_malloc_r+0x72>
 800d1f8:	6863      	ldr	r3, [r4, #4]
 800d1fa:	42a2      	cmp	r2, r4
 800d1fc:	bf0c      	ite	eq
 800d1fe:	600b      	streq	r3, [r1, #0]
 800d200:	6053      	strne	r3, [r2, #4]
 800d202:	4630      	mov	r0, r6
 800d204:	f000 fe08 	bl	800de18 <__malloc_unlock>
 800d208:	f104 000b 	add.w	r0, r4, #11
 800d20c:	1d23      	adds	r3, r4, #4
 800d20e:	f020 0007 	bic.w	r0, r0, #7
 800d212:	1ac2      	subs	r2, r0, r3
 800d214:	d0cc      	beq.n	800d1b0 <_malloc_r+0x20>
 800d216:	1a1b      	subs	r3, r3, r0
 800d218:	50a3      	str	r3, [r4, r2]
 800d21a:	e7c9      	b.n	800d1b0 <_malloc_r+0x20>
 800d21c:	4622      	mov	r2, r4
 800d21e:	6864      	ldr	r4, [r4, #4]
 800d220:	e7cc      	b.n	800d1bc <_malloc_r+0x2c>
 800d222:	1cc4      	adds	r4, r0, #3
 800d224:	f024 0403 	bic.w	r4, r4, #3
 800d228:	42a0      	cmp	r0, r4
 800d22a:	d0e3      	beq.n	800d1f4 <_malloc_r+0x64>
 800d22c:	1a21      	subs	r1, r4, r0
 800d22e:	4630      	mov	r0, r6
 800d230:	f000 faf6 	bl	800d820 <_sbrk_r>
 800d234:	3001      	adds	r0, #1
 800d236:	d1dd      	bne.n	800d1f4 <_malloc_r+0x64>
 800d238:	e7cf      	b.n	800d1da <_malloc_r+0x4a>
 800d23a:	bf00      	nop
 800d23c:	20000454 	.word	0x20000454
 800d240:	20000458 	.word	0x20000458

0800d244 <__sfputc_r>:
 800d244:	6893      	ldr	r3, [r2, #8]
 800d246:	3b01      	subs	r3, #1
 800d248:	2b00      	cmp	r3, #0
 800d24a:	b410      	push	{r4}
 800d24c:	6093      	str	r3, [r2, #8]
 800d24e:	da08      	bge.n	800d262 <__sfputc_r+0x1e>
 800d250:	6994      	ldr	r4, [r2, #24]
 800d252:	42a3      	cmp	r3, r4
 800d254:	db01      	blt.n	800d25a <__sfputc_r+0x16>
 800d256:	290a      	cmp	r1, #10
 800d258:	d103      	bne.n	800d262 <__sfputc_r+0x1e>
 800d25a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d25e:	f000 baef 	b.w	800d840 <__swbuf_r>
 800d262:	6813      	ldr	r3, [r2, #0]
 800d264:	1c58      	adds	r0, r3, #1
 800d266:	6010      	str	r0, [r2, #0]
 800d268:	7019      	strb	r1, [r3, #0]
 800d26a:	4608      	mov	r0, r1
 800d26c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d270:	4770      	bx	lr

0800d272 <__sfputs_r>:
 800d272:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d274:	4606      	mov	r6, r0
 800d276:	460f      	mov	r7, r1
 800d278:	4614      	mov	r4, r2
 800d27a:	18d5      	adds	r5, r2, r3
 800d27c:	42ac      	cmp	r4, r5
 800d27e:	d101      	bne.n	800d284 <__sfputs_r+0x12>
 800d280:	2000      	movs	r0, #0
 800d282:	e007      	b.n	800d294 <__sfputs_r+0x22>
 800d284:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d288:	463a      	mov	r2, r7
 800d28a:	4630      	mov	r0, r6
 800d28c:	f7ff ffda 	bl	800d244 <__sfputc_r>
 800d290:	1c43      	adds	r3, r0, #1
 800d292:	d1f3      	bne.n	800d27c <__sfputs_r+0xa>
 800d294:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d298 <_vfiprintf_r>:
 800d298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d29c:	460d      	mov	r5, r1
 800d29e:	b09d      	sub	sp, #116	; 0x74
 800d2a0:	4614      	mov	r4, r2
 800d2a2:	4698      	mov	r8, r3
 800d2a4:	4606      	mov	r6, r0
 800d2a6:	b118      	cbz	r0, 800d2b0 <_vfiprintf_r+0x18>
 800d2a8:	6983      	ldr	r3, [r0, #24]
 800d2aa:	b90b      	cbnz	r3, 800d2b0 <_vfiprintf_r+0x18>
 800d2ac:	f000 fcaa 	bl	800dc04 <__sinit>
 800d2b0:	4b89      	ldr	r3, [pc, #548]	; (800d4d8 <_vfiprintf_r+0x240>)
 800d2b2:	429d      	cmp	r5, r3
 800d2b4:	d11b      	bne.n	800d2ee <_vfiprintf_r+0x56>
 800d2b6:	6875      	ldr	r5, [r6, #4]
 800d2b8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d2ba:	07d9      	lsls	r1, r3, #31
 800d2bc:	d405      	bmi.n	800d2ca <_vfiprintf_r+0x32>
 800d2be:	89ab      	ldrh	r3, [r5, #12]
 800d2c0:	059a      	lsls	r2, r3, #22
 800d2c2:	d402      	bmi.n	800d2ca <_vfiprintf_r+0x32>
 800d2c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d2c6:	f000 fd3b 	bl	800dd40 <__retarget_lock_acquire_recursive>
 800d2ca:	89ab      	ldrh	r3, [r5, #12]
 800d2cc:	071b      	lsls	r3, r3, #28
 800d2ce:	d501      	bpl.n	800d2d4 <_vfiprintf_r+0x3c>
 800d2d0:	692b      	ldr	r3, [r5, #16]
 800d2d2:	b9eb      	cbnz	r3, 800d310 <_vfiprintf_r+0x78>
 800d2d4:	4629      	mov	r1, r5
 800d2d6:	4630      	mov	r0, r6
 800d2d8:	f000 fb04 	bl	800d8e4 <__swsetup_r>
 800d2dc:	b1c0      	cbz	r0, 800d310 <_vfiprintf_r+0x78>
 800d2de:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d2e0:	07dc      	lsls	r4, r3, #31
 800d2e2:	d50e      	bpl.n	800d302 <_vfiprintf_r+0x6a>
 800d2e4:	f04f 30ff 	mov.w	r0, #4294967295
 800d2e8:	b01d      	add	sp, #116	; 0x74
 800d2ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2ee:	4b7b      	ldr	r3, [pc, #492]	; (800d4dc <_vfiprintf_r+0x244>)
 800d2f0:	429d      	cmp	r5, r3
 800d2f2:	d101      	bne.n	800d2f8 <_vfiprintf_r+0x60>
 800d2f4:	68b5      	ldr	r5, [r6, #8]
 800d2f6:	e7df      	b.n	800d2b8 <_vfiprintf_r+0x20>
 800d2f8:	4b79      	ldr	r3, [pc, #484]	; (800d4e0 <_vfiprintf_r+0x248>)
 800d2fa:	429d      	cmp	r5, r3
 800d2fc:	bf08      	it	eq
 800d2fe:	68f5      	ldreq	r5, [r6, #12]
 800d300:	e7da      	b.n	800d2b8 <_vfiprintf_r+0x20>
 800d302:	89ab      	ldrh	r3, [r5, #12]
 800d304:	0598      	lsls	r0, r3, #22
 800d306:	d4ed      	bmi.n	800d2e4 <_vfiprintf_r+0x4c>
 800d308:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d30a:	f000 fd1a 	bl	800dd42 <__retarget_lock_release_recursive>
 800d30e:	e7e9      	b.n	800d2e4 <_vfiprintf_r+0x4c>
 800d310:	2300      	movs	r3, #0
 800d312:	9309      	str	r3, [sp, #36]	; 0x24
 800d314:	2320      	movs	r3, #32
 800d316:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d31a:	f8cd 800c 	str.w	r8, [sp, #12]
 800d31e:	2330      	movs	r3, #48	; 0x30
 800d320:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d4e4 <_vfiprintf_r+0x24c>
 800d324:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d328:	f04f 0901 	mov.w	r9, #1
 800d32c:	4623      	mov	r3, r4
 800d32e:	469a      	mov	sl, r3
 800d330:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d334:	b10a      	cbz	r2, 800d33a <_vfiprintf_r+0xa2>
 800d336:	2a25      	cmp	r2, #37	; 0x25
 800d338:	d1f9      	bne.n	800d32e <_vfiprintf_r+0x96>
 800d33a:	ebba 0b04 	subs.w	fp, sl, r4
 800d33e:	d00b      	beq.n	800d358 <_vfiprintf_r+0xc0>
 800d340:	465b      	mov	r3, fp
 800d342:	4622      	mov	r2, r4
 800d344:	4629      	mov	r1, r5
 800d346:	4630      	mov	r0, r6
 800d348:	f7ff ff93 	bl	800d272 <__sfputs_r>
 800d34c:	3001      	adds	r0, #1
 800d34e:	f000 80aa 	beq.w	800d4a6 <_vfiprintf_r+0x20e>
 800d352:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d354:	445a      	add	r2, fp
 800d356:	9209      	str	r2, [sp, #36]	; 0x24
 800d358:	f89a 3000 	ldrb.w	r3, [sl]
 800d35c:	2b00      	cmp	r3, #0
 800d35e:	f000 80a2 	beq.w	800d4a6 <_vfiprintf_r+0x20e>
 800d362:	2300      	movs	r3, #0
 800d364:	f04f 32ff 	mov.w	r2, #4294967295
 800d368:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d36c:	f10a 0a01 	add.w	sl, sl, #1
 800d370:	9304      	str	r3, [sp, #16]
 800d372:	9307      	str	r3, [sp, #28]
 800d374:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d378:	931a      	str	r3, [sp, #104]	; 0x68
 800d37a:	4654      	mov	r4, sl
 800d37c:	2205      	movs	r2, #5
 800d37e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d382:	4858      	ldr	r0, [pc, #352]	; (800d4e4 <_vfiprintf_r+0x24c>)
 800d384:	f7f2 ff24 	bl	80001d0 <memchr>
 800d388:	9a04      	ldr	r2, [sp, #16]
 800d38a:	b9d8      	cbnz	r0, 800d3c4 <_vfiprintf_r+0x12c>
 800d38c:	06d1      	lsls	r1, r2, #27
 800d38e:	bf44      	itt	mi
 800d390:	2320      	movmi	r3, #32
 800d392:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d396:	0713      	lsls	r3, r2, #28
 800d398:	bf44      	itt	mi
 800d39a:	232b      	movmi	r3, #43	; 0x2b
 800d39c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d3a0:	f89a 3000 	ldrb.w	r3, [sl]
 800d3a4:	2b2a      	cmp	r3, #42	; 0x2a
 800d3a6:	d015      	beq.n	800d3d4 <_vfiprintf_r+0x13c>
 800d3a8:	9a07      	ldr	r2, [sp, #28]
 800d3aa:	4654      	mov	r4, sl
 800d3ac:	2000      	movs	r0, #0
 800d3ae:	f04f 0c0a 	mov.w	ip, #10
 800d3b2:	4621      	mov	r1, r4
 800d3b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d3b8:	3b30      	subs	r3, #48	; 0x30
 800d3ba:	2b09      	cmp	r3, #9
 800d3bc:	d94e      	bls.n	800d45c <_vfiprintf_r+0x1c4>
 800d3be:	b1b0      	cbz	r0, 800d3ee <_vfiprintf_r+0x156>
 800d3c0:	9207      	str	r2, [sp, #28]
 800d3c2:	e014      	b.n	800d3ee <_vfiprintf_r+0x156>
 800d3c4:	eba0 0308 	sub.w	r3, r0, r8
 800d3c8:	fa09 f303 	lsl.w	r3, r9, r3
 800d3cc:	4313      	orrs	r3, r2
 800d3ce:	9304      	str	r3, [sp, #16]
 800d3d0:	46a2      	mov	sl, r4
 800d3d2:	e7d2      	b.n	800d37a <_vfiprintf_r+0xe2>
 800d3d4:	9b03      	ldr	r3, [sp, #12]
 800d3d6:	1d19      	adds	r1, r3, #4
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	9103      	str	r1, [sp, #12]
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	bfbb      	ittet	lt
 800d3e0:	425b      	neglt	r3, r3
 800d3e2:	f042 0202 	orrlt.w	r2, r2, #2
 800d3e6:	9307      	strge	r3, [sp, #28]
 800d3e8:	9307      	strlt	r3, [sp, #28]
 800d3ea:	bfb8      	it	lt
 800d3ec:	9204      	strlt	r2, [sp, #16]
 800d3ee:	7823      	ldrb	r3, [r4, #0]
 800d3f0:	2b2e      	cmp	r3, #46	; 0x2e
 800d3f2:	d10c      	bne.n	800d40e <_vfiprintf_r+0x176>
 800d3f4:	7863      	ldrb	r3, [r4, #1]
 800d3f6:	2b2a      	cmp	r3, #42	; 0x2a
 800d3f8:	d135      	bne.n	800d466 <_vfiprintf_r+0x1ce>
 800d3fa:	9b03      	ldr	r3, [sp, #12]
 800d3fc:	1d1a      	adds	r2, r3, #4
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	9203      	str	r2, [sp, #12]
 800d402:	2b00      	cmp	r3, #0
 800d404:	bfb8      	it	lt
 800d406:	f04f 33ff 	movlt.w	r3, #4294967295
 800d40a:	3402      	adds	r4, #2
 800d40c:	9305      	str	r3, [sp, #20]
 800d40e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d4f4 <_vfiprintf_r+0x25c>
 800d412:	7821      	ldrb	r1, [r4, #0]
 800d414:	2203      	movs	r2, #3
 800d416:	4650      	mov	r0, sl
 800d418:	f7f2 feda 	bl	80001d0 <memchr>
 800d41c:	b140      	cbz	r0, 800d430 <_vfiprintf_r+0x198>
 800d41e:	2340      	movs	r3, #64	; 0x40
 800d420:	eba0 000a 	sub.w	r0, r0, sl
 800d424:	fa03 f000 	lsl.w	r0, r3, r0
 800d428:	9b04      	ldr	r3, [sp, #16]
 800d42a:	4303      	orrs	r3, r0
 800d42c:	3401      	adds	r4, #1
 800d42e:	9304      	str	r3, [sp, #16]
 800d430:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d434:	482c      	ldr	r0, [pc, #176]	; (800d4e8 <_vfiprintf_r+0x250>)
 800d436:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d43a:	2206      	movs	r2, #6
 800d43c:	f7f2 fec8 	bl	80001d0 <memchr>
 800d440:	2800      	cmp	r0, #0
 800d442:	d03f      	beq.n	800d4c4 <_vfiprintf_r+0x22c>
 800d444:	4b29      	ldr	r3, [pc, #164]	; (800d4ec <_vfiprintf_r+0x254>)
 800d446:	bb1b      	cbnz	r3, 800d490 <_vfiprintf_r+0x1f8>
 800d448:	9b03      	ldr	r3, [sp, #12]
 800d44a:	3307      	adds	r3, #7
 800d44c:	f023 0307 	bic.w	r3, r3, #7
 800d450:	3308      	adds	r3, #8
 800d452:	9303      	str	r3, [sp, #12]
 800d454:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d456:	443b      	add	r3, r7
 800d458:	9309      	str	r3, [sp, #36]	; 0x24
 800d45a:	e767      	b.n	800d32c <_vfiprintf_r+0x94>
 800d45c:	fb0c 3202 	mla	r2, ip, r2, r3
 800d460:	460c      	mov	r4, r1
 800d462:	2001      	movs	r0, #1
 800d464:	e7a5      	b.n	800d3b2 <_vfiprintf_r+0x11a>
 800d466:	2300      	movs	r3, #0
 800d468:	3401      	adds	r4, #1
 800d46a:	9305      	str	r3, [sp, #20]
 800d46c:	4619      	mov	r1, r3
 800d46e:	f04f 0c0a 	mov.w	ip, #10
 800d472:	4620      	mov	r0, r4
 800d474:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d478:	3a30      	subs	r2, #48	; 0x30
 800d47a:	2a09      	cmp	r2, #9
 800d47c:	d903      	bls.n	800d486 <_vfiprintf_r+0x1ee>
 800d47e:	2b00      	cmp	r3, #0
 800d480:	d0c5      	beq.n	800d40e <_vfiprintf_r+0x176>
 800d482:	9105      	str	r1, [sp, #20]
 800d484:	e7c3      	b.n	800d40e <_vfiprintf_r+0x176>
 800d486:	fb0c 2101 	mla	r1, ip, r1, r2
 800d48a:	4604      	mov	r4, r0
 800d48c:	2301      	movs	r3, #1
 800d48e:	e7f0      	b.n	800d472 <_vfiprintf_r+0x1da>
 800d490:	ab03      	add	r3, sp, #12
 800d492:	9300      	str	r3, [sp, #0]
 800d494:	462a      	mov	r2, r5
 800d496:	4b16      	ldr	r3, [pc, #88]	; (800d4f0 <_vfiprintf_r+0x258>)
 800d498:	a904      	add	r1, sp, #16
 800d49a:	4630      	mov	r0, r6
 800d49c:	f3af 8000 	nop.w
 800d4a0:	4607      	mov	r7, r0
 800d4a2:	1c78      	adds	r0, r7, #1
 800d4a4:	d1d6      	bne.n	800d454 <_vfiprintf_r+0x1bc>
 800d4a6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d4a8:	07d9      	lsls	r1, r3, #31
 800d4aa:	d405      	bmi.n	800d4b8 <_vfiprintf_r+0x220>
 800d4ac:	89ab      	ldrh	r3, [r5, #12]
 800d4ae:	059a      	lsls	r2, r3, #22
 800d4b0:	d402      	bmi.n	800d4b8 <_vfiprintf_r+0x220>
 800d4b2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d4b4:	f000 fc45 	bl	800dd42 <__retarget_lock_release_recursive>
 800d4b8:	89ab      	ldrh	r3, [r5, #12]
 800d4ba:	065b      	lsls	r3, r3, #25
 800d4bc:	f53f af12 	bmi.w	800d2e4 <_vfiprintf_r+0x4c>
 800d4c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d4c2:	e711      	b.n	800d2e8 <_vfiprintf_r+0x50>
 800d4c4:	ab03      	add	r3, sp, #12
 800d4c6:	9300      	str	r3, [sp, #0]
 800d4c8:	462a      	mov	r2, r5
 800d4ca:	4b09      	ldr	r3, [pc, #36]	; (800d4f0 <_vfiprintf_r+0x258>)
 800d4cc:	a904      	add	r1, sp, #16
 800d4ce:	4630      	mov	r0, r6
 800d4d0:	f000 f880 	bl	800d5d4 <_printf_i>
 800d4d4:	e7e4      	b.n	800d4a0 <_vfiprintf_r+0x208>
 800d4d6:	bf00      	nop
 800d4d8:	0800e224 	.word	0x0800e224
 800d4dc:	0800e244 	.word	0x0800e244
 800d4e0:	0800e204 	.word	0x0800e204
 800d4e4:	0800e1d0 	.word	0x0800e1d0
 800d4e8:	0800e1da 	.word	0x0800e1da
 800d4ec:	00000000 	.word	0x00000000
 800d4f0:	0800d273 	.word	0x0800d273
 800d4f4:	0800e1d6 	.word	0x0800e1d6

0800d4f8 <_printf_common>:
 800d4f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d4fc:	4616      	mov	r6, r2
 800d4fe:	4699      	mov	r9, r3
 800d500:	688a      	ldr	r2, [r1, #8]
 800d502:	690b      	ldr	r3, [r1, #16]
 800d504:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d508:	4293      	cmp	r3, r2
 800d50a:	bfb8      	it	lt
 800d50c:	4613      	movlt	r3, r2
 800d50e:	6033      	str	r3, [r6, #0]
 800d510:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d514:	4607      	mov	r7, r0
 800d516:	460c      	mov	r4, r1
 800d518:	b10a      	cbz	r2, 800d51e <_printf_common+0x26>
 800d51a:	3301      	adds	r3, #1
 800d51c:	6033      	str	r3, [r6, #0]
 800d51e:	6823      	ldr	r3, [r4, #0]
 800d520:	0699      	lsls	r1, r3, #26
 800d522:	bf42      	ittt	mi
 800d524:	6833      	ldrmi	r3, [r6, #0]
 800d526:	3302      	addmi	r3, #2
 800d528:	6033      	strmi	r3, [r6, #0]
 800d52a:	6825      	ldr	r5, [r4, #0]
 800d52c:	f015 0506 	ands.w	r5, r5, #6
 800d530:	d106      	bne.n	800d540 <_printf_common+0x48>
 800d532:	f104 0a19 	add.w	sl, r4, #25
 800d536:	68e3      	ldr	r3, [r4, #12]
 800d538:	6832      	ldr	r2, [r6, #0]
 800d53a:	1a9b      	subs	r3, r3, r2
 800d53c:	42ab      	cmp	r3, r5
 800d53e:	dc26      	bgt.n	800d58e <_printf_common+0x96>
 800d540:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d544:	1e13      	subs	r3, r2, #0
 800d546:	6822      	ldr	r2, [r4, #0]
 800d548:	bf18      	it	ne
 800d54a:	2301      	movne	r3, #1
 800d54c:	0692      	lsls	r2, r2, #26
 800d54e:	d42b      	bmi.n	800d5a8 <_printf_common+0xb0>
 800d550:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d554:	4649      	mov	r1, r9
 800d556:	4638      	mov	r0, r7
 800d558:	47c0      	blx	r8
 800d55a:	3001      	adds	r0, #1
 800d55c:	d01e      	beq.n	800d59c <_printf_common+0xa4>
 800d55e:	6823      	ldr	r3, [r4, #0]
 800d560:	68e5      	ldr	r5, [r4, #12]
 800d562:	6832      	ldr	r2, [r6, #0]
 800d564:	f003 0306 	and.w	r3, r3, #6
 800d568:	2b04      	cmp	r3, #4
 800d56a:	bf08      	it	eq
 800d56c:	1aad      	subeq	r5, r5, r2
 800d56e:	68a3      	ldr	r3, [r4, #8]
 800d570:	6922      	ldr	r2, [r4, #16]
 800d572:	bf0c      	ite	eq
 800d574:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d578:	2500      	movne	r5, #0
 800d57a:	4293      	cmp	r3, r2
 800d57c:	bfc4      	itt	gt
 800d57e:	1a9b      	subgt	r3, r3, r2
 800d580:	18ed      	addgt	r5, r5, r3
 800d582:	2600      	movs	r6, #0
 800d584:	341a      	adds	r4, #26
 800d586:	42b5      	cmp	r5, r6
 800d588:	d11a      	bne.n	800d5c0 <_printf_common+0xc8>
 800d58a:	2000      	movs	r0, #0
 800d58c:	e008      	b.n	800d5a0 <_printf_common+0xa8>
 800d58e:	2301      	movs	r3, #1
 800d590:	4652      	mov	r2, sl
 800d592:	4649      	mov	r1, r9
 800d594:	4638      	mov	r0, r7
 800d596:	47c0      	blx	r8
 800d598:	3001      	adds	r0, #1
 800d59a:	d103      	bne.n	800d5a4 <_printf_common+0xac>
 800d59c:	f04f 30ff 	mov.w	r0, #4294967295
 800d5a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d5a4:	3501      	adds	r5, #1
 800d5a6:	e7c6      	b.n	800d536 <_printf_common+0x3e>
 800d5a8:	18e1      	adds	r1, r4, r3
 800d5aa:	1c5a      	adds	r2, r3, #1
 800d5ac:	2030      	movs	r0, #48	; 0x30
 800d5ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d5b2:	4422      	add	r2, r4
 800d5b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d5b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d5bc:	3302      	adds	r3, #2
 800d5be:	e7c7      	b.n	800d550 <_printf_common+0x58>
 800d5c0:	2301      	movs	r3, #1
 800d5c2:	4622      	mov	r2, r4
 800d5c4:	4649      	mov	r1, r9
 800d5c6:	4638      	mov	r0, r7
 800d5c8:	47c0      	blx	r8
 800d5ca:	3001      	adds	r0, #1
 800d5cc:	d0e6      	beq.n	800d59c <_printf_common+0xa4>
 800d5ce:	3601      	adds	r6, #1
 800d5d0:	e7d9      	b.n	800d586 <_printf_common+0x8e>
	...

0800d5d4 <_printf_i>:
 800d5d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d5d8:	460c      	mov	r4, r1
 800d5da:	4691      	mov	r9, r2
 800d5dc:	7e27      	ldrb	r7, [r4, #24]
 800d5de:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d5e0:	2f78      	cmp	r7, #120	; 0x78
 800d5e2:	4680      	mov	r8, r0
 800d5e4:	469a      	mov	sl, r3
 800d5e6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d5ea:	d807      	bhi.n	800d5fc <_printf_i+0x28>
 800d5ec:	2f62      	cmp	r7, #98	; 0x62
 800d5ee:	d80a      	bhi.n	800d606 <_printf_i+0x32>
 800d5f0:	2f00      	cmp	r7, #0
 800d5f2:	f000 80d8 	beq.w	800d7a6 <_printf_i+0x1d2>
 800d5f6:	2f58      	cmp	r7, #88	; 0x58
 800d5f8:	f000 80a3 	beq.w	800d742 <_printf_i+0x16e>
 800d5fc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800d600:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d604:	e03a      	b.n	800d67c <_printf_i+0xa8>
 800d606:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d60a:	2b15      	cmp	r3, #21
 800d60c:	d8f6      	bhi.n	800d5fc <_printf_i+0x28>
 800d60e:	a001      	add	r0, pc, #4	; (adr r0, 800d614 <_printf_i+0x40>)
 800d610:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800d614:	0800d66d 	.word	0x0800d66d
 800d618:	0800d681 	.word	0x0800d681
 800d61c:	0800d5fd 	.word	0x0800d5fd
 800d620:	0800d5fd 	.word	0x0800d5fd
 800d624:	0800d5fd 	.word	0x0800d5fd
 800d628:	0800d5fd 	.word	0x0800d5fd
 800d62c:	0800d681 	.word	0x0800d681
 800d630:	0800d5fd 	.word	0x0800d5fd
 800d634:	0800d5fd 	.word	0x0800d5fd
 800d638:	0800d5fd 	.word	0x0800d5fd
 800d63c:	0800d5fd 	.word	0x0800d5fd
 800d640:	0800d78d 	.word	0x0800d78d
 800d644:	0800d6b1 	.word	0x0800d6b1
 800d648:	0800d76f 	.word	0x0800d76f
 800d64c:	0800d5fd 	.word	0x0800d5fd
 800d650:	0800d5fd 	.word	0x0800d5fd
 800d654:	0800d7af 	.word	0x0800d7af
 800d658:	0800d5fd 	.word	0x0800d5fd
 800d65c:	0800d6b1 	.word	0x0800d6b1
 800d660:	0800d5fd 	.word	0x0800d5fd
 800d664:	0800d5fd 	.word	0x0800d5fd
 800d668:	0800d777 	.word	0x0800d777
 800d66c:	680b      	ldr	r3, [r1, #0]
 800d66e:	1d1a      	adds	r2, r3, #4
 800d670:	681b      	ldr	r3, [r3, #0]
 800d672:	600a      	str	r2, [r1, #0]
 800d674:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800d678:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d67c:	2301      	movs	r3, #1
 800d67e:	e0a3      	b.n	800d7c8 <_printf_i+0x1f4>
 800d680:	6825      	ldr	r5, [r4, #0]
 800d682:	6808      	ldr	r0, [r1, #0]
 800d684:	062e      	lsls	r6, r5, #24
 800d686:	f100 0304 	add.w	r3, r0, #4
 800d68a:	d50a      	bpl.n	800d6a2 <_printf_i+0xce>
 800d68c:	6805      	ldr	r5, [r0, #0]
 800d68e:	600b      	str	r3, [r1, #0]
 800d690:	2d00      	cmp	r5, #0
 800d692:	da03      	bge.n	800d69c <_printf_i+0xc8>
 800d694:	232d      	movs	r3, #45	; 0x2d
 800d696:	426d      	negs	r5, r5
 800d698:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d69c:	485e      	ldr	r0, [pc, #376]	; (800d818 <_printf_i+0x244>)
 800d69e:	230a      	movs	r3, #10
 800d6a0:	e019      	b.n	800d6d6 <_printf_i+0x102>
 800d6a2:	f015 0f40 	tst.w	r5, #64	; 0x40
 800d6a6:	6805      	ldr	r5, [r0, #0]
 800d6a8:	600b      	str	r3, [r1, #0]
 800d6aa:	bf18      	it	ne
 800d6ac:	b22d      	sxthne	r5, r5
 800d6ae:	e7ef      	b.n	800d690 <_printf_i+0xbc>
 800d6b0:	680b      	ldr	r3, [r1, #0]
 800d6b2:	6825      	ldr	r5, [r4, #0]
 800d6b4:	1d18      	adds	r0, r3, #4
 800d6b6:	6008      	str	r0, [r1, #0]
 800d6b8:	0628      	lsls	r0, r5, #24
 800d6ba:	d501      	bpl.n	800d6c0 <_printf_i+0xec>
 800d6bc:	681d      	ldr	r5, [r3, #0]
 800d6be:	e002      	b.n	800d6c6 <_printf_i+0xf2>
 800d6c0:	0669      	lsls	r1, r5, #25
 800d6c2:	d5fb      	bpl.n	800d6bc <_printf_i+0xe8>
 800d6c4:	881d      	ldrh	r5, [r3, #0]
 800d6c6:	4854      	ldr	r0, [pc, #336]	; (800d818 <_printf_i+0x244>)
 800d6c8:	2f6f      	cmp	r7, #111	; 0x6f
 800d6ca:	bf0c      	ite	eq
 800d6cc:	2308      	moveq	r3, #8
 800d6ce:	230a      	movne	r3, #10
 800d6d0:	2100      	movs	r1, #0
 800d6d2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d6d6:	6866      	ldr	r6, [r4, #4]
 800d6d8:	60a6      	str	r6, [r4, #8]
 800d6da:	2e00      	cmp	r6, #0
 800d6dc:	bfa2      	ittt	ge
 800d6de:	6821      	ldrge	r1, [r4, #0]
 800d6e0:	f021 0104 	bicge.w	r1, r1, #4
 800d6e4:	6021      	strge	r1, [r4, #0]
 800d6e6:	b90d      	cbnz	r5, 800d6ec <_printf_i+0x118>
 800d6e8:	2e00      	cmp	r6, #0
 800d6ea:	d04d      	beq.n	800d788 <_printf_i+0x1b4>
 800d6ec:	4616      	mov	r6, r2
 800d6ee:	fbb5 f1f3 	udiv	r1, r5, r3
 800d6f2:	fb03 5711 	mls	r7, r3, r1, r5
 800d6f6:	5dc7      	ldrb	r7, [r0, r7]
 800d6f8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d6fc:	462f      	mov	r7, r5
 800d6fe:	42bb      	cmp	r3, r7
 800d700:	460d      	mov	r5, r1
 800d702:	d9f4      	bls.n	800d6ee <_printf_i+0x11a>
 800d704:	2b08      	cmp	r3, #8
 800d706:	d10b      	bne.n	800d720 <_printf_i+0x14c>
 800d708:	6823      	ldr	r3, [r4, #0]
 800d70a:	07df      	lsls	r7, r3, #31
 800d70c:	d508      	bpl.n	800d720 <_printf_i+0x14c>
 800d70e:	6923      	ldr	r3, [r4, #16]
 800d710:	6861      	ldr	r1, [r4, #4]
 800d712:	4299      	cmp	r1, r3
 800d714:	bfde      	ittt	le
 800d716:	2330      	movle	r3, #48	; 0x30
 800d718:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d71c:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d720:	1b92      	subs	r2, r2, r6
 800d722:	6122      	str	r2, [r4, #16]
 800d724:	f8cd a000 	str.w	sl, [sp]
 800d728:	464b      	mov	r3, r9
 800d72a:	aa03      	add	r2, sp, #12
 800d72c:	4621      	mov	r1, r4
 800d72e:	4640      	mov	r0, r8
 800d730:	f7ff fee2 	bl	800d4f8 <_printf_common>
 800d734:	3001      	adds	r0, #1
 800d736:	d14c      	bne.n	800d7d2 <_printf_i+0x1fe>
 800d738:	f04f 30ff 	mov.w	r0, #4294967295
 800d73c:	b004      	add	sp, #16
 800d73e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d742:	4835      	ldr	r0, [pc, #212]	; (800d818 <_printf_i+0x244>)
 800d744:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800d748:	6823      	ldr	r3, [r4, #0]
 800d74a:	680e      	ldr	r6, [r1, #0]
 800d74c:	061f      	lsls	r7, r3, #24
 800d74e:	f856 5b04 	ldr.w	r5, [r6], #4
 800d752:	600e      	str	r6, [r1, #0]
 800d754:	d514      	bpl.n	800d780 <_printf_i+0x1ac>
 800d756:	07d9      	lsls	r1, r3, #31
 800d758:	bf44      	itt	mi
 800d75a:	f043 0320 	orrmi.w	r3, r3, #32
 800d75e:	6023      	strmi	r3, [r4, #0]
 800d760:	b91d      	cbnz	r5, 800d76a <_printf_i+0x196>
 800d762:	6823      	ldr	r3, [r4, #0]
 800d764:	f023 0320 	bic.w	r3, r3, #32
 800d768:	6023      	str	r3, [r4, #0]
 800d76a:	2310      	movs	r3, #16
 800d76c:	e7b0      	b.n	800d6d0 <_printf_i+0xfc>
 800d76e:	6823      	ldr	r3, [r4, #0]
 800d770:	f043 0320 	orr.w	r3, r3, #32
 800d774:	6023      	str	r3, [r4, #0]
 800d776:	2378      	movs	r3, #120	; 0x78
 800d778:	4828      	ldr	r0, [pc, #160]	; (800d81c <_printf_i+0x248>)
 800d77a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d77e:	e7e3      	b.n	800d748 <_printf_i+0x174>
 800d780:	065e      	lsls	r6, r3, #25
 800d782:	bf48      	it	mi
 800d784:	b2ad      	uxthmi	r5, r5
 800d786:	e7e6      	b.n	800d756 <_printf_i+0x182>
 800d788:	4616      	mov	r6, r2
 800d78a:	e7bb      	b.n	800d704 <_printf_i+0x130>
 800d78c:	680b      	ldr	r3, [r1, #0]
 800d78e:	6826      	ldr	r6, [r4, #0]
 800d790:	6960      	ldr	r0, [r4, #20]
 800d792:	1d1d      	adds	r5, r3, #4
 800d794:	600d      	str	r5, [r1, #0]
 800d796:	0635      	lsls	r5, r6, #24
 800d798:	681b      	ldr	r3, [r3, #0]
 800d79a:	d501      	bpl.n	800d7a0 <_printf_i+0x1cc>
 800d79c:	6018      	str	r0, [r3, #0]
 800d79e:	e002      	b.n	800d7a6 <_printf_i+0x1d2>
 800d7a0:	0671      	lsls	r1, r6, #25
 800d7a2:	d5fb      	bpl.n	800d79c <_printf_i+0x1c8>
 800d7a4:	8018      	strh	r0, [r3, #0]
 800d7a6:	2300      	movs	r3, #0
 800d7a8:	6123      	str	r3, [r4, #16]
 800d7aa:	4616      	mov	r6, r2
 800d7ac:	e7ba      	b.n	800d724 <_printf_i+0x150>
 800d7ae:	680b      	ldr	r3, [r1, #0]
 800d7b0:	1d1a      	adds	r2, r3, #4
 800d7b2:	600a      	str	r2, [r1, #0]
 800d7b4:	681e      	ldr	r6, [r3, #0]
 800d7b6:	6862      	ldr	r2, [r4, #4]
 800d7b8:	2100      	movs	r1, #0
 800d7ba:	4630      	mov	r0, r6
 800d7bc:	f7f2 fd08 	bl	80001d0 <memchr>
 800d7c0:	b108      	cbz	r0, 800d7c6 <_printf_i+0x1f2>
 800d7c2:	1b80      	subs	r0, r0, r6
 800d7c4:	6060      	str	r0, [r4, #4]
 800d7c6:	6863      	ldr	r3, [r4, #4]
 800d7c8:	6123      	str	r3, [r4, #16]
 800d7ca:	2300      	movs	r3, #0
 800d7cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d7d0:	e7a8      	b.n	800d724 <_printf_i+0x150>
 800d7d2:	6923      	ldr	r3, [r4, #16]
 800d7d4:	4632      	mov	r2, r6
 800d7d6:	4649      	mov	r1, r9
 800d7d8:	4640      	mov	r0, r8
 800d7da:	47d0      	blx	sl
 800d7dc:	3001      	adds	r0, #1
 800d7de:	d0ab      	beq.n	800d738 <_printf_i+0x164>
 800d7e0:	6823      	ldr	r3, [r4, #0]
 800d7e2:	079b      	lsls	r3, r3, #30
 800d7e4:	d413      	bmi.n	800d80e <_printf_i+0x23a>
 800d7e6:	68e0      	ldr	r0, [r4, #12]
 800d7e8:	9b03      	ldr	r3, [sp, #12]
 800d7ea:	4298      	cmp	r0, r3
 800d7ec:	bfb8      	it	lt
 800d7ee:	4618      	movlt	r0, r3
 800d7f0:	e7a4      	b.n	800d73c <_printf_i+0x168>
 800d7f2:	2301      	movs	r3, #1
 800d7f4:	4632      	mov	r2, r6
 800d7f6:	4649      	mov	r1, r9
 800d7f8:	4640      	mov	r0, r8
 800d7fa:	47d0      	blx	sl
 800d7fc:	3001      	adds	r0, #1
 800d7fe:	d09b      	beq.n	800d738 <_printf_i+0x164>
 800d800:	3501      	adds	r5, #1
 800d802:	68e3      	ldr	r3, [r4, #12]
 800d804:	9903      	ldr	r1, [sp, #12]
 800d806:	1a5b      	subs	r3, r3, r1
 800d808:	42ab      	cmp	r3, r5
 800d80a:	dcf2      	bgt.n	800d7f2 <_printf_i+0x21e>
 800d80c:	e7eb      	b.n	800d7e6 <_printf_i+0x212>
 800d80e:	2500      	movs	r5, #0
 800d810:	f104 0619 	add.w	r6, r4, #25
 800d814:	e7f5      	b.n	800d802 <_printf_i+0x22e>
 800d816:	bf00      	nop
 800d818:	0800e1e1 	.word	0x0800e1e1
 800d81c:	0800e1f2 	.word	0x0800e1f2

0800d820 <_sbrk_r>:
 800d820:	b538      	push	{r3, r4, r5, lr}
 800d822:	4d06      	ldr	r5, [pc, #24]	; (800d83c <_sbrk_r+0x1c>)
 800d824:	2300      	movs	r3, #0
 800d826:	4604      	mov	r4, r0
 800d828:	4608      	mov	r0, r1
 800d82a:	602b      	str	r3, [r5, #0]
 800d82c:	f7f5 fa4a 	bl	8002cc4 <_sbrk>
 800d830:	1c43      	adds	r3, r0, #1
 800d832:	d102      	bne.n	800d83a <_sbrk_r+0x1a>
 800d834:	682b      	ldr	r3, [r5, #0]
 800d836:	b103      	cbz	r3, 800d83a <_sbrk_r+0x1a>
 800d838:	6023      	str	r3, [r4, #0]
 800d83a:	bd38      	pop	{r3, r4, r5, pc}
 800d83c:	200024d4 	.word	0x200024d4

0800d840 <__swbuf_r>:
 800d840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d842:	460e      	mov	r6, r1
 800d844:	4614      	mov	r4, r2
 800d846:	4605      	mov	r5, r0
 800d848:	b118      	cbz	r0, 800d852 <__swbuf_r+0x12>
 800d84a:	6983      	ldr	r3, [r0, #24]
 800d84c:	b90b      	cbnz	r3, 800d852 <__swbuf_r+0x12>
 800d84e:	f000 f9d9 	bl	800dc04 <__sinit>
 800d852:	4b21      	ldr	r3, [pc, #132]	; (800d8d8 <__swbuf_r+0x98>)
 800d854:	429c      	cmp	r4, r3
 800d856:	d12b      	bne.n	800d8b0 <__swbuf_r+0x70>
 800d858:	686c      	ldr	r4, [r5, #4]
 800d85a:	69a3      	ldr	r3, [r4, #24]
 800d85c:	60a3      	str	r3, [r4, #8]
 800d85e:	89a3      	ldrh	r3, [r4, #12]
 800d860:	071a      	lsls	r2, r3, #28
 800d862:	d52f      	bpl.n	800d8c4 <__swbuf_r+0x84>
 800d864:	6923      	ldr	r3, [r4, #16]
 800d866:	b36b      	cbz	r3, 800d8c4 <__swbuf_r+0x84>
 800d868:	6923      	ldr	r3, [r4, #16]
 800d86a:	6820      	ldr	r0, [r4, #0]
 800d86c:	1ac0      	subs	r0, r0, r3
 800d86e:	6963      	ldr	r3, [r4, #20]
 800d870:	b2f6      	uxtb	r6, r6
 800d872:	4283      	cmp	r3, r0
 800d874:	4637      	mov	r7, r6
 800d876:	dc04      	bgt.n	800d882 <__swbuf_r+0x42>
 800d878:	4621      	mov	r1, r4
 800d87a:	4628      	mov	r0, r5
 800d87c:	f000 f92e 	bl	800dadc <_fflush_r>
 800d880:	bb30      	cbnz	r0, 800d8d0 <__swbuf_r+0x90>
 800d882:	68a3      	ldr	r3, [r4, #8]
 800d884:	3b01      	subs	r3, #1
 800d886:	60a3      	str	r3, [r4, #8]
 800d888:	6823      	ldr	r3, [r4, #0]
 800d88a:	1c5a      	adds	r2, r3, #1
 800d88c:	6022      	str	r2, [r4, #0]
 800d88e:	701e      	strb	r6, [r3, #0]
 800d890:	6963      	ldr	r3, [r4, #20]
 800d892:	3001      	adds	r0, #1
 800d894:	4283      	cmp	r3, r0
 800d896:	d004      	beq.n	800d8a2 <__swbuf_r+0x62>
 800d898:	89a3      	ldrh	r3, [r4, #12]
 800d89a:	07db      	lsls	r3, r3, #31
 800d89c:	d506      	bpl.n	800d8ac <__swbuf_r+0x6c>
 800d89e:	2e0a      	cmp	r6, #10
 800d8a0:	d104      	bne.n	800d8ac <__swbuf_r+0x6c>
 800d8a2:	4621      	mov	r1, r4
 800d8a4:	4628      	mov	r0, r5
 800d8a6:	f000 f919 	bl	800dadc <_fflush_r>
 800d8aa:	b988      	cbnz	r0, 800d8d0 <__swbuf_r+0x90>
 800d8ac:	4638      	mov	r0, r7
 800d8ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d8b0:	4b0a      	ldr	r3, [pc, #40]	; (800d8dc <__swbuf_r+0x9c>)
 800d8b2:	429c      	cmp	r4, r3
 800d8b4:	d101      	bne.n	800d8ba <__swbuf_r+0x7a>
 800d8b6:	68ac      	ldr	r4, [r5, #8]
 800d8b8:	e7cf      	b.n	800d85a <__swbuf_r+0x1a>
 800d8ba:	4b09      	ldr	r3, [pc, #36]	; (800d8e0 <__swbuf_r+0xa0>)
 800d8bc:	429c      	cmp	r4, r3
 800d8be:	bf08      	it	eq
 800d8c0:	68ec      	ldreq	r4, [r5, #12]
 800d8c2:	e7ca      	b.n	800d85a <__swbuf_r+0x1a>
 800d8c4:	4621      	mov	r1, r4
 800d8c6:	4628      	mov	r0, r5
 800d8c8:	f000 f80c 	bl	800d8e4 <__swsetup_r>
 800d8cc:	2800      	cmp	r0, #0
 800d8ce:	d0cb      	beq.n	800d868 <__swbuf_r+0x28>
 800d8d0:	f04f 37ff 	mov.w	r7, #4294967295
 800d8d4:	e7ea      	b.n	800d8ac <__swbuf_r+0x6c>
 800d8d6:	bf00      	nop
 800d8d8:	0800e224 	.word	0x0800e224
 800d8dc:	0800e244 	.word	0x0800e244
 800d8e0:	0800e204 	.word	0x0800e204

0800d8e4 <__swsetup_r>:
 800d8e4:	4b32      	ldr	r3, [pc, #200]	; (800d9b0 <__swsetup_r+0xcc>)
 800d8e6:	b570      	push	{r4, r5, r6, lr}
 800d8e8:	681d      	ldr	r5, [r3, #0]
 800d8ea:	4606      	mov	r6, r0
 800d8ec:	460c      	mov	r4, r1
 800d8ee:	b125      	cbz	r5, 800d8fa <__swsetup_r+0x16>
 800d8f0:	69ab      	ldr	r3, [r5, #24]
 800d8f2:	b913      	cbnz	r3, 800d8fa <__swsetup_r+0x16>
 800d8f4:	4628      	mov	r0, r5
 800d8f6:	f000 f985 	bl	800dc04 <__sinit>
 800d8fa:	4b2e      	ldr	r3, [pc, #184]	; (800d9b4 <__swsetup_r+0xd0>)
 800d8fc:	429c      	cmp	r4, r3
 800d8fe:	d10f      	bne.n	800d920 <__swsetup_r+0x3c>
 800d900:	686c      	ldr	r4, [r5, #4]
 800d902:	89a3      	ldrh	r3, [r4, #12]
 800d904:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d908:	0719      	lsls	r1, r3, #28
 800d90a:	d42c      	bmi.n	800d966 <__swsetup_r+0x82>
 800d90c:	06dd      	lsls	r5, r3, #27
 800d90e:	d411      	bmi.n	800d934 <__swsetup_r+0x50>
 800d910:	2309      	movs	r3, #9
 800d912:	6033      	str	r3, [r6, #0]
 800d914:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d918:	81a3      	strh	r3, [r4, #12]
 800d91a:	f04f 30ff 	mov.w	r0, #4294967295
 800d91e:	e03e      	b.n	800d99e <__swsetup_r+0xba>
 800d920:	4b25      	ldr	r3, [pc, #148]	; (800d9b8 <__swsetup_r+0xd4>)
 800d922:	429c      	cmp	r4, r3
 800d924:	d101      	bne.n	800d92a <__swsetup_r+0x46>
 800d926:	68ac      	ldr	r4, [r5, #8]
 800d928:	e7eb      	b.n	800d902 <__swsetup_r+0x1e>
 800d92a:	4b24      	ldr	r3, [pc, #144]	; (800d9bc <__swsetup_r+0xd8>)
 800d92c:	429c      	cmp	r4, r3
 800d92e:	bf08      	it	eq
 800d930:	68ec      	ldreq	r4, [r5, #12]
 800d932:	e7e6      	b.n	800d902 <__swsetup_r+0x1e>
 800d934:	0758      	lsls	r0, r3, #29
 800d936:	d512      	bpl.n	800d95e <__swsetup_r+0x7a>
 800d938:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d93a:	b141      	cbz	r1, 800d94e <__swsetup_r+0x6a>
 800d93c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d940:	4299      	cmp	r1, r3
 800d942:	d002      	beq.n	800d94a <__swsetup_r+0x66>
 800d944:	4630      	mov	r0, r6
 800d946:	f7ff fbd3 	bl	800d0f0 <_free_r>
 800d94a:	2300      	movs	r3, #0
 800d94c:	6363      	str	r3, [r4, #52]	; 0x34
 800d94e:	89a3      	ldrh	r3, [r4, #12]
 800d950:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d954:	81a3      	strh	r3, [r4, #12]
 800d956:	2300      	movs	r3, #0
 800d958:	6063      	str	r3, [r4, #4]
 800d95a:	6923      	ldr	r3, [r4, #16]
 800d95c:	6023      	str	r3, [r4, #0]
 800d95e:	89a3      	ldrh	r3, [r4, #12]
 800d960:	f043 0308 	orr.w	r3, r3, #8
 800d964:	81a3      	strh	r3, [r4, #12]
 800d966:	6923      	ldr	r3, [r4, #16]
 800d968:	b94b      	cbnz	r3, 800d97e <__swsetup_r+0x9a>
 800d96a:	89a3      	ldrh	r3, [r4, #12]
 800d96c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d970:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d974:	d003      	beq.n	800d97e <__swsetup_r+0x9a>
 800d976:	4621      	mov	r1, r4
 800d978:	4630      	mov	r0, r6
 800d97a:	f000 fa07 	bl	800dd8c <__smakebuf_r>
 800d97e:	89a0      	ldrh	r0, [r4, #12]
 800d980:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d984:	f010 0301 	ands.w	r3, r0, #1
 800d988:	d00a      	beq.n	800d9a0 <__swsetup_r+0xbc>
 800d98a:	2300      	movs	r3, #0
 800d98c:	60a3      	str	r3, [r4, #8]
 800d98e:	6963      	ldr	r3, [r4, #20]
 800d990:	425b      	negs	r3, r3
 800d992:	61a3      	str	r3, [r4, #24]
 800d994:	6923      	ldr	r3, [r4, #16]
 800d996:	b943      	cbnz	r3, 800d9aa <__swsetup_r+0xc6>
 800d998:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d99c:	d1ba      	bne.n	800d914 <__swsetup_r+0x30>
 800d99e:	bd70      	pop	{r4, r5, r6, pc}
 800d9a0:	0781      	lsls	r1, r0, #30
 800d9a2:	bf58      	it	pl
 800d9a4:	6963      	ldrpl	r3, [r4, #20]
 800d9a6:	60a3      	str	r3, [r4, #8]
 800d9a8:	e7f4      	b.n	800d994 <__swsetup_r+0xb0>
 800d9aa:	2000      	movs	r0, #0
 800d9ac:	e7f7      	b.n	800d99e <__swsetup_r+0xba>
 800d9ae:	bf00      	nop
 800d9b0:	200001a0 	.word	0x200001a0
 800d9b4:	0800e224 	.word	0x0800e224
 800d9b8:	0800e244 	.word	0x0800e244
 800d9bc:	0800e204 	.word	0x0800e204

0800d9c0 <abort>:
 800d9c0:	b508      	push	{r3, lr}
 800d9c2:	2006      	movs	r0, #6
 800d9c4:	f000 fa56 	bl	800de74 <raise>
 800d9c8:	2001      	movs	r0, #1
 800d9ca:	f7f5 f903 	bl	8002bd4 <_exit>
	...

0800d9d0 <__sflush_r>:
 800d9d0:	898a      	ldrh	r2, [r1, #12]
 800d9d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d9d6:	4605      	mov	r5, r0
 800d9d8:	0710      	lsls	r0, r2, #28
 800d9da:	460c      	mov	r4, r1
 800d9dc:	d458      	bmi.n	800da90 <__sflush_r+0xc0>
 800d9de:	684b      	ldr	r3, [r1, #4]
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	dc05      	bgt.n	800d9f0 <__sflush_r+0x20>
 800d9e4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d9e6:	2b00      	cmp	r3, #0
 800d9e8:	dc02      	bgt.n	800d9f0 <__sflush_r+0x20>
 800d9ea:	2000      	movs	r0, #0
 800d9ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d9f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d9f2:	2e00      	cmp	r6, #0
 800d9f4:	d0f9      	beq.n	800d9ea <__sflush_r+0x1a>
 800d9f6:	2300      	movs	r3, #0
 800d9f8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d9fc:	682f      	ldr	r7, [r5, #0]
 800d9fe:	602b      	str	r3, [r5, #0]
 800da00:	d032      	beq.n	800da68 <__sflush_r+0x98>
 800da02:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800da04:	89a3      	ldrh	r3, [r4, #12]
 800da06:	075a      	lsls	r2, r3, #29
 800da08:	d505      	bpl.n	800da16 <__sflush_r+0x46>
 800da0a:	6863      	ldr	r3, [r4, #4]
 800da0c:	1ac0      	subs	r0, r0, r3
 800da0e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800da10:	b10b      	cbz	r3, 800da16 <__sflush_r+0x46>
 800da12:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800da14:	1ac0      	subs	r0, r0, r3
 800da16:	2300      	movs	r3, #0
 800da18:	4602      	mov	r2, r0
 800da1a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800da1c:	6a21      	ldr	r1, [r4, #32]
 800da1e:	4628      	mov	r0, r5
 800da20:	47b0      	blx	r6
 800da22:	1c43      	adds	r3, r0, #1
 800da24:	89a3      	ldrh	r3, [r4, #12]
 800da26:	d106      	bne.n	800da36 <__sflush_r+0x66>
 800da28:	6829      	ldr	r1, [r5, #0]
 800da2a:	291d      	cmp	r1, #29
 800da2c:	d82c      	bhi.n	800da88 <__sflush_r+0xb8>
 800da2e:	4a2a      	ldr	r2, [pc, #168]	; (800dad8 <__sflush_r+0x108>)
 800da30:	40ca      	lsrs	r2, r1
 800da32:	07d6      	lsls	r6, r2, #31
 800da34:	d528      	bpl.n	800da88 <__sflush_r+0xb8>
 800da36:	2200      	movs	r2, #0
 800da38:	6062      	str	r2, [r4, #4]
 800da3a:	04d9      	lsls	r1, r3, #19
 800da3c:	6922      	ldr	r2, [r4, #16]
 800da3e:	6022      	str	r2, [r4, #0]
 800da40:	d504      	bpl.n	800da4c <__sflush_r+0x7c>
 800da42:	1c42      	adds	r2, r0, #1
 800da44:	d101      	bne.n	800da4a <__sflush_r+0x7a>
 800da46:	682b      	ldr	r3, [r5, #0]
 800da48:	b903      	cbnz	r3, 800da4c <__sflush_r+0x7c>
 800da4a:	6560      	str	r0, [r4, #84]	; 0x54
 800da4c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800da4e:	602f      	str	r7, [r5, #0]
 800da50:	2900      	cmp	r1, #0
 800da52:	d0ca      	beq.n	800d9ea <__sflush_r+0x1a>
 800da54:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800da58:	4299      	cmp	r1, r3
 800da5a:	d002      	beq.n	800da62 <__sflush_r+0x92>
 800da5c:	4628      	mov	r0, r5
 800da5e:	f7ff fb47 	bl	800d0f0 <_free_r>
 800da62:	2000      	movs	r0, #0
 800da64:	6360      	str	r0, [r4, #52]	; 0x34
 800da66:	e7c1      	b.n	800d9ec <__sflush_r+0x1c>
 800da68:	6a21      	ldr	r1, [r4, #32]
 800da6a:	2301      	movs	r3, #1
 800da6c:	4628      	mov	r0, r5
 800da6e:	47b0      	blx	r6
 800da70:	1c41      	adds	r1, r0, #1
 800da72:	d1c7      	bne.n	800da04 <__sflush_r+0x34>
 800da74:	682b      	ldr	r3, [r5, #0]
 800da76:	2b00      	cmp	r3, #0
 800da78:	d0c4      	beq.n	800da04 <__sflush_r+0x34>
 800da7a:	2b1d      	cmp	r3, #29
 800da7c:	d001      	beq.n	800da82 <__sflush_r+0xb2>
 800da7e:	2b16      	cmp	r3, #22
 800da80:	d101      	bne.n	800da86 <__sflush_r+0xb6>
 800da82:	602f      	str	r7, [r5, #0]
 800da84:	e7b1      	b.n	800d9ea <__sflush_r+0x1a>
 800da86:	89a3      	ldrh	r3, [r4, #12]
 800da88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800da8c:	81a3      	strh	r3, [r4, #12]
 800da8e:	e7ad      	b.n	800d9ec <__sflush_r+0x1c>
 800da90:	690f      	ldr	r7, [r1, #16]
 800da92:	2f00      	cmp	r7, #0
 800da94:	d0a9      	beq.n	800d9ea <__sflush_r+0x1a>
 800da96:	0793      	lsls	r3, r2, #30
 800da98:	680e      	ldr	r6, [r1, #0]
 800da9a:	bf08      	it	eq
 800da9c:	694b      	ldreq	r3, [r1, #20]
 800da9e:	600f      	str	r7, [r1, #0]
 800daa0:	bf18      	it	ne
 800daa2:	2300      	movne	r3, #0
 800daa4:	eba6 0807 	sub.w	r8, r6, r7
 800daa8:	608b      	str	r3, [r1, #8]
 800daaa:	f1b8 0f00 	cmp.w	r8, #0
 800daae:	dd9c      	ble.n	800d9ea <__sflush_r+0x1a>
 800dab0:	6a21      	ldr	r1, [r4, #32]
 800dab2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800dab4:	4643      	mov	r3, r8
 800dab6:	463a      	mov	r2, r7
 800dab8:	4628      	mov	r0, r5
 800daba:	47b0      	blx	r6
 800dabc:	2800      	cmp	r0, #0
 800dabe:	dc06      	bgt.n	800dace <__sflush_r+0xfe>
 800dac0:	89a3      	ldrh	r3, [r4, #12]
 800dac2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dac6:	81a3      	strh	r3, [r4, #12]
 800dac8:	f04f 30ff 	mov.w	r0, #4294967295
 800dacc:	e78e      	b.n	800d9ec <__sflush_r+0x1c>
 800dace:	4407      	add	r7, r0
 800dad0:	eba8 0800 	sub.w	r8, r8, r0
 800dad4:	e7e9      	b.n	800daaa <__sflush_r+0xda>
 800dad6:	bf00      	nop
 800dad8:	20400001 	.word	0x20400001

0800dadc <_fflush_r>:
 800dadc:	b538      	push	{r3, r4, r5, lr}
 800dade:	690b      	ldr	r3, [r1, #16]
 800dae0:	4605      	mov	r5, r0
 800dae2:	460c      	mov	r4, r1
 800dae4:	b913      	cbnz	r3, 800daec <_fflush_r+0x10>
 800dae6:	2500      	movs	r5, #0
 800dae8:	4628      	mov	r0, r5
 800daea:	bd38      	pop	{r3, r4, r5, pc}
 800daec:	b118      	cbz	r0, 800daf6 <_fflush_r+0x1a>
 800daee:	6983      	ldr	r3, [r0, #24]
 800daf0:	b90b      	cbnz	r3, 800daf6 <_fflush_r+0x1a>
 800daf2:	f000 f887 	bl	800dc04 <__sinit>
 800daf6:	4b14      	ldr	r3, [pc, #80]	; (800db48 <_fflush_r+0x6c>)
 800daf8:	429c      	cmp	r4, r3
 800dafa:	d11b      	bne.n	800db34 <_fflush_r+0x58>
 800dafc:	686c      	ldr	r4, [r5, #4]
 800dafe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db02:	2b00      	cmp	r3, #0
 800db04:	d0ef      	beq.n	800dae6 <_fflush_r+0xa>
 800db06:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800db08:	07d0      	lsls	r0, r2, #31
 800db0a:	d404      	bmi.n	800db16 <_fflush_r+0x3a>
 800db0c:	0599      	lsls	r1, r3, #22
 800db0e:	d402      	bmi.n	800db16 <_fflush_r+0x3a>
 800db10:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800db12:	f000 f915 	bl	800dd40 <__retarget_lock_acquire_recursive>
 800db16:	4628      	mov	r0, r5
 800db18:	4621      	mov	r1, r4
 800db1a:	f7ff ff59 	bl	800d9d0 <__sflush_r>
 800db1e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800db20:	07da      	lsls	r2, r3, #31
 800db22:	4605      	mov	r5, r0
 800db24:	d4e0      	bmi.n	800dae8 <_fflush_r+0xc>
 800db26:	89a3      	ldrh	r3, [r4, #12]
 800db28:	059b      	lsls	r3, r3, #22
 800db2a:	d4dd      	bmi.n	800dae8 <_fflush_r+0xc>
 800db2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800db2e:	f000 f908 	bl	800dd42 <__retarget_lock_release_recursive>
 800db32:	e7d9      	b.n	800dae8 <_fflush_r+0xc>
 800db34:	4b05      	ldr	r3, [pc, #20]	; (800db4c <_fflush_r+0x70>)
 800db36:	429c      	cmp	r4, r3
 800db38:	d101      	bne.n	800db3e <_fflush_r+0x62>
 800db3a:	68ac      	ldr	r4, [r5, #8]
 800db3c:	e7df      	b.n	800dafe <_fflush_r+0x22>
 800db3e:	4b04      	ldr	r3, [pc, #16]	; (800db50 <_fflush_r+0x74>)
 800db40:	429c      	cmp	r4, r3
 800db42:	bf08      	it	eq
 800db44:	68ec      	ldreq	r4, [r5, #12]
 800db46:	e7da      	b.n	800dafe <_fflush_r+0x22>
 800db48:	0800e224 	.word	0x0800e224
 800db4c:	0800e244 	.word	0x0800e244
 800db50:	0800e204 	.word	0x0800e204

0800db54 <std>:
 800db54:	2300      	movs	r3, #0
 800db56:	b510      	push	{r4, lr}
 800db58:	4604      	mov	r4, r0
 800db5a:	e9c0 3300 	strd	r3, r3, [r0]
 800db5e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800db62:	6083      	str	r3, [r0, #8]
 800db64:	8181      	strh	r1, [r0, #12]
 800db66:	6643      	str	r3, [r0, #100]	; 0x64
 800db68:	81c2      	strh	r2, [r0, #14]
 800db6a:	6183      	str	r3, [r0, #24]
 800db6c:	4619      	mov	r1, r3
 800db6e:	2208      	movs	r2, #8
 800db70:	305c      	adds	r0, #92	; 0x5c
 800db72:	f7ff fab5 	bl	800d0e0 <memset>
 800db76:	4b05      	ldr	r3, [pc, #20]	; (800db8c <std+0x38>)
 800db78:	6263      	str	r3, [r4, #36]	; 0x24
 800db7a:	4b05      	ldr	r3, [pc, #20]	; (800db90 <std+0x3c>)
 800db7c:	62a3      	str	r3, [r4, #40]	; 0x28
 800db7e:	4b05      	ldr	r3, [pc, #20]	; (800db94 <std+0x40>)
 800db80:	62e3      	str	r3, [r4, #44]	; 0x2c
 800db82:	4b05      	ldr	r3, [pc, #20]	; (800db98 <std+0x44>)
 800db84:	6224      	str	r4, [r4, #32]
 800db86:	6323      	str	r3, [r4, #48]	; 0x30
 800db88:	bd10      	pop	{r4, pc}
 800db8a:	bf00      	nop
 800db8c:	0800dead 	.word	0x0800dead
 800db90:	0800decf 	.word	0x0800decf
 800db94:	0800df07 	.word	0x0800df07
 800db98:	0800df2b 	.word	0x0800df2b

0800db9c <_cleanup_r>:
 800db9c:	4901      	ldr	r1, [pc, #4]	; (800dba4 <_cleanup_r+0x8>)
 800db9e:	f000 b8af 	b.w	800dd00 <_fwalk_reent>
 800dba2:	bf00      	nop
 800dba4:	0800dadd 	.word	0x0800dadd

0800dba8 <__sfmoreglue>:
 800dba8:	b570      	push	{r4, r5, r6, lr}
 800dbaa:	1e4a      	subs	r2, r1, #1
 800dbac:	2568      	movs	r5, #104	; 0x68
 800dbae:	4355      	muls	r5, r2
 800dbb0:	460e      	mov	r6, r1
 800dbb2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800dbb6:	f7ff faeb 	bl	800d190 <_malloc_r>
 800dbba:	4604      	mov	r4, r0
 800dbbc:	b140      	cbz	r0, 800dbd0 <__sfmoreglue+0x28>
 800dbbe:	2100      	movs	r1, #0
 800dbc0:	e9c0 1600 	strd	r1, r6, [r0]
 800dbc4:	300c      	adds	r0, #12
 800dbc6:	60a0      	str	r0, [r4, #8]
 800dbc8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800dbcc:	f7ff fa88 	bl	800d0e0 <memset>
 800dbd0:	4620      	mov	r0, r4
 800dbd2:	bd70      	pop	{r4, r5, r6, pc}

0800dbd4 <__sfp_lock_acquire>:
 800dbd4:	4801      	ldr	r0, [pc, #4]	; (800dbdc <__sfp_lock_acquire+0x8>)
 800dbd6:	f000 b8b3 	b.w	800dd40 <__retarget_lock_acquire_recursive>
 800dbda:	bf00      	nop
 800dbdc:	200024d0 	.word	0x200024d0

0800dbe0 <__sfp_lock_release>:
 800dbe0:	4801      	ldr	r0, [pc, #4]	; (800dbe8 <__sfp_lock_release+0x8>)
 800dbe2:	f000 b8ae 	b.w	800dd42 <__retarget_lock_release_recursive>
 800dbe6:	bf00      	nop
 800dbe8:	200024d0 	.word	0x200024d0

0800dbec <__sinit_lock_acquire>:
 800dbec:	4801      	ldr	r0, [pc, #4]	; (800dbf4 <__sinit_lock_acquire+0x8>)
 800dbee:	f000 b8a7 	b.w	800dd40 <__retarget_lock_acquire_recursive>
 800dbf2:	bf00      	nop
 800dbf4:	200024cb 	.word	0x200024cb

0800dbf8 <__sinit_lock_release>:
 800dbf8:	4801      	ldr	r0, [pc, #4]	; (800dc00 <__sinit_lock_release+0x8>)
 800dbfa:	f000 b8a2 	b.w	800dd42 <__retarget_lock_release_recursive>
 800dbfe:	bf00      	nop
 800dc00:	200024cb 	.word	0x200024cb

0800dc04 <__sinit>:
 800dc04:	b510      	push	{r4, lr}
 800dc06:	4604      	mov	r4, r0
 800dc08:	f7ff fff0 	bl	800dbec <__sinit_lock_acquire>
 800dc0c:	69a3      	ldr	r3, [r4, #24]
 800dc0e:	b11b      	cbz	r3, 800dc18 <__sinit+0x14>
 800dc10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dc14:	f7ff bff0 	b.w	800dbf8 <__sinit_lock_release>
 800dc18:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800dc1c:	6523      	str	r3, [r4, #80]	; 0x50
 800dc1e:	4b13      	ldr	r3, [pc, #76]	; (800dc6c <__sinit+0x68>)
 800dc20:	4a13      	ldr	r2, [pc, #76]	; (800dc70 <__sinit+0x6c>)
 800dc22:	681b      	ldr	r3, [r3, #0]
 800dc24:	62a2      	str	r2, [r4, #40]	; 0x28
 800dc26:	42a3      	cmp	r3, r4
 800dc28:	bf04      	itt	eq
 800dc2a:	2301      	moveq	r3, #1
 800dc2c:	61a3      	streq	r3, [r4, #24]
 800dc2e:	4620      	mov	r0, r4
 800dc30:	f000 f820 	bl	800dc74 <__sfp>
 800dc34:	6060      	str	r0, [r4, #4]
 800dc36:	4620      	mov	r0, r4
 800dc38:	f000 f81c 	bl	800dc74 <__sfp>
 800dc3c:	60a0      	str	r0, [r4, #8]
 800dc3e:	4620      	mov	r0, r4
 800dc40:	f000 f818 	bl	800dc74 <__sfp>
 800dc44:	2200      	movs	r2, #0
 800dc46:	60e0      	str	r0, [r4, #12]
 800dc48:	2104      	movs	r1, #4
 800dc4a:	6860      	ldr	r0, [r4, #4]
 800dc4c:	f7ff ff82 	bl	800db54 <std>
 800dc50:	68a0      	ldr	r0, [r4, #8]
 800dc52:	2201      	movs	r2, #1
 800dc54:	2109      	movs	r1, #9
 800dc56:	f7ff ff7d 	bl	800db54 <std>
 800dc5a:	68e0      	ldr	r0, [r4, #12]
 800dc5c:	2202      	movs	r2, #2
 800dc5e:	2112      	movs	r1, #18
 800dc60:	f7ff ff78 	bl	800db54 <std>
 800dc64:	2301      	movs	r3, #1
 800dc66:	61a3      	str	r3, [r4, #24]
 800dc68:	e7d2      	b.n	800dc10 <__sinit+0xc>
 800dc6a:	bf00      	nop
 800dc6c:	0800e1cc 	.word	0x0800e1cc
 800dc70:	0800db9d 	.word	0x0800db9d

0800dc74 <__sfp>:
 800dc74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc76:	4607      	mov	r7, r0
 800dc78:	f7ff ffac 	bl	800dbd4 <__sfp_lock_acquire>
 800dc7c:	4b1e      	ldr	r3, [pc, #120]	; (800dcf8 <__sfp+0x84>)
 800dc7e:	681e      	ldr	r6, [r3, #0]
 800dc80:	69b3      	ldr	r3, [r6, #24]
 800dc82:	b913      	cbnz	r3, 800dc8a <__sfp+0x16>
 800dc84:	4630      	mov	r0, r6
 800dc86:	f7ff ffbd 	bl	800dc04 <__sinit>
 800dc8a:	3648      	adds	r6, #72	; 0x48
 800dc8c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800dc90:	3b01      	subs	r3, #1
 800dc92:	d503      	bpl.n	800dc9c <__sfp+0x28>
 800dc94:	6833      	ldr	r3, [r6, #0]
 800dc96:	b30b      	cbz	r3, 800dcdc <__sfp+0x68>
 800dc98:	6836      	ldr	r6, [r6, #0]
 800dc9a:	e7f7      	b.n	800dc8c <__sfp+0x18>
 800dc9c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800dca0:	b9d5      	cbnz	r5, 800dcd8 <__sfp+0x64>
 800dca2:	4b16      	ldr	r3, [pc, #88]	; (800dcfc <__sfp+0x88>)
 800dca4:	60e3      	str	r3, [r4, #12]
 800dca6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800dcaa:	6665      	str	r5, [r4, #100]	; 0x64
 800dcac:	f000 f847 	bl	800dd3e <__retarget_lock_init_recursive>
 800dcb0:	f7ff ff96 	bl	800dbe0 <__sfp_lock_release>
 800dcb4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800dcb8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800dcbc:	6025      	str	r5, [r4, #0]
 800dcbe:	61a5      	str	r5, [r4, #24]
 800dcc0:	2208      	movs	r2, #8
 800dcc2:	4629      	mov	r1, r5
 800dcc4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800dcc8:	f7ff fa0a 	bl	800d0e0 <memset>
 800dccc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800dcd0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800dcd4:	4620      	mov	r0, r4
 800dcd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dcd8:	3468      	adds	r4, #104	; 0x68
 800dcda:	e7d9      	b.n	800dc90 <__sfp+0x1c>
 800dcdc:	2104      	movs	r1, #4
 800dcde:	4638      	mov	r0, r7
 800dce0:	f7ff ff62 	bl	800dba8 <__sfmoreglue>
 800dce4:	4604      	mov	r4, r0
 800dce6:	6030      	str	r0, [r6, #0]
 800dce8:	2800      	cmp	r0, #0
 800dcea:	d1d5      	bne.n	800dc98 <__sfp+0x24>
 800dcec:	f7ff ff78 	bl	800dbe0 <__sfp_lock_release>
 800dcf0:	230c      	movs	r3, #12
 800dcf2:	603b      	str	r3, [r7, #0]
 800dcf4:	e7ee      	b.n	800dcd4 <__sfp+0x60>
 800dcf6:	bf00      	nop
 800dcf8:	0800e1cc 	.word	0x0800e1cc
 800dcfc:	ffff0001 	.word	0xffff0001

0800dd00 <_fwalk_reent>:
 800dd00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dd04:	4606      	mov	r6, r0
 800dd06:	4688      	mov	r8, r1
 800dd08:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800dd0c:	2700      	movs	r7, #0
 800dd0e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800dd12:	f1b9 0901 	subs.w	r9, r9, #1
 800dd16:	d505      	bpl.n	800dd24 <_fwalk_reent+0x24>
 800dd18:	6824      	ldr	r4, [r4, #0]
 800dd1a:	2c00      	cmp	r4, #0
 800dd1c:	d1f7      	bne.n	800dd0e <_fwalk_reent+0xe>
 800dd1e:	4638      	mov	r0, r7
 800dd20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dd24:	89ab      	ldrh	r3, [r5, #12]
 800dd26:	2b01      	cmp	r3, #1
 800dd28:	d907      	bls.n	800dd3a <_fwalk_reent+0x3a>
 800dd2a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800dd2e:	3301      	adds	r3, #1
 800dd30:	d003      	beq.n	800dd3a <_fwalk_reent+0x3a>
 800dd32:	4629      	mov	r1, r5
 800dd34:	4630      	mov	r0, r6
 800dd36:	47c0      	blx	r8
 800dd38:	4307      	orrs	r7, r0
 800dd3a:	3568      	adds	r5, #104	; 0x68
 800dd3c:	e7e9      	b.n	800dd12 <_fwalk_reent+0x12>

0800dd3e <__retarget_lock_init_recursive>:
 800dd3e:	4770      	bx	lr

0800dd40 <__retarget_lock_acquire_recursive>:
 800dd40:	4770      	bx	lr

0800dd42 <__retarget_lock_release_recursive>:
 800dd42:	4770      	bx	lr

0800dd44 <__swhatbuf_r>:
 800dd44:	b570      	push	{r4, r5, r6, lr}
 800dd46:	460e      	mov	r6, r1
 800dd48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dd4c:	2900      	cmp	r1, #0
 800dd4e:	b096      	sub	sp, #88	; 0x58
 800dd50:	4614      	mov	r4, r2
 800dd52:	461d      	mov	r5, r3
 800dd54:	da07      	bge.n	800dd66 <__swhatbuf_r+0x22>
 800dd56:	2300      	movs	r3, #0
 800dd58:	602b      	str	r3, [r5, #0]
 800dd5a:	89b3      	ldrh	r3, [r6, #12]
 800dd5c:	061a      	lsls	r2, r3, #24
 800dd5e:	d410      	bmi.n	800dd82 <__swhatbuf_r+0x3e>
 800dd60:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dd64:	e00e      	b.n	800dd84 <__swhatbuf_r+0x40>
 800dd66:	466a      	mov	r2, sp
 800dd68:	f000 f906 	bl	800df78 <_fstat_r>
 800dd6c:	2800      	cmp	r0, #0
 800dd6e:	dbf2      	blt.n	800dd56 <__swhatbuf_r+0x12>
 800dd70:	9a01      	ldr	r2, [sp, #4]
 800dd72:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800dd76:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800dd7a:	425a      	negs	r2, r3
 800dd7c:	415a      	adcs	r2, r3
 800dd7e:	602a      	str	r2, [r5, #0]
 800dd80:	e7ee      	b.n	800dd60 <__swhatbuf_r+0x1c>
 800dd82:	2340      	movs	r3, #64	; 0x40
 800dd84:	2000      	movs	r0, #0
 800dd86:	6023      	str	r3, [r4, #0]
 800dd88:	b016      	add	sp, #88	; 0x58
 800dd8a:	bd70      	pop	{r4, r5, r6, pc}

0800dd8c <__smakebuf_r>:
 800dd8c:	898b      	ldrh	r3, [r1, #12]
 800dd8e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800dd90:	079d      	lsls	r5, r3, #30
 800dd92:	4606      	mov	r6, r0
 800dd94:	460c      	mov	r4, r1
 800dd96:	d507      	bpl.n	800dda8 <__smakebuf_r+0x1c>
 800dd98:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800dd9c:	6023      	str	r3, [r4, #0]
 800dd9e:	6123      	str	r3, [r4, #16]
 800dda0:	2301      	movs	r3, #1
 800dda2:	6163      	str	r3, [r4, #20]
 800dda4:	b002      	add	sp, #8
 800dda6:	bd70      	pop	{r4, r5, r6, pc}
 800dda8:	ab01      	add	r3, sp, #4
 800ddaa:	466a      	mov	r2, sp
 800ddac:	f7ff ffca 	bl	800dd44 <__swhatbuf_r>
 800ddb0:	9900      	ldr	r1, [sp, #0]
 800ddb2:	4605      	mov	r5, r0
 800ddb4:	4630      	mov	r0, r6
 800ddb6:	f7ff f9eb 	bl	800d190 <_malloc_r>
 800ddba:	b948      	cbnz	r0, 800ddd0 <__smakebuf_r+0x44>
 800ddbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ddc0:	059a      	lsls	r2, r3, #22
 800ddc2:	d4ef      	bmi.n	800dda4 <__smakebuf_r+0x18>
 800ddc4:	f023 0303 	bic.w	r3, r3, #3
 800ddc8:	f043 0302 	orr.w	r3, r3, #2
 800ddcc:	81a3      	strh	r3, [r4, #12]
 800ddce:	e7e3      	b.n	800dd98 <__smakebuf_r+0xc>
 800ddd0:	4b0d      	ldr	r3, [pc, #52]	; (800de08 <__smakebuf_r+0x7c>)
 800ddd2:	62b3      	str	r3, [r6, #40]	; 0x28
 800ddd4:	89a3      	ldrh	r3, [r4, #12]
 800ddd6:	6020      	str	r0, [r4, #0]
 800ddd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dddc:	81a3      	strh	r3, [r4, #12]
 800ddde:	9b00      	ldr	r3, [sp, #0]
 800dde0:	6163      	str	r3, [r4, #20]
 800dde2:	9b01      	ldr	r3, [sp, #4]
 800dde4:	6120      	str	r0, [r4, #16]
 800dde6:	b15b      	cbz	r3, 800de00 <__smakebuf_r+0x74>
 800dde8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ddec:	4630      	mov	r0, r6
 800ddee:	f000 f8d5 	bl	800df9c <_isatty_r>
 800ddf2:	b128      	cbz	r0, 800de00 <__smakebuf_r+0x74>
 800ddf4:	89a3      	ldrh	r3, [r4, #12]
 800ddf6:	f023 0303 	bic.w	r3, r3, #3
 800ddfa:	f043 0301 	orr.w	r3, r3, #1
 800ddfe:	81a3      	strh	r3, [r4, #12]
 800de00:	89a0      	ldrh	r0, [r4, #12]
 800de02:	4305      	orrs	r5, r0
 800de04:	81a5      	strh	r5, [r4, #12]
 800de06:	e7cd      	b.n	800dda4 <__smakebuf_r+0x18>
 800de08:	0800db9d 	.word	0x0800db9d

0800de0c <__malloc_lock>:
 800de0c:	4801      	ldr	r0, [pc, #4]	; (800de14 <__malloc_lock+0x8>)
 800de0e:	f7ff bf97 	b.w	800dd40 <__retarget_lock_acquire_recursive>
 800de12:	bf00      	nop
 800de14:	200024cc 	.word	0x200024cc

0800de18 <__malloc_unlock>:
 800de18:	4801      	ldr	r0, [pc, #4]	; (800de20 <__malloc_unlock+0x8>)
 800de1a:	f7ff bf92 	b.w	800dd42 <__retarget_lock_release_recursive>
 800de1e:	bf00      	nop
 800de20:	200024cc 	.word	0x200024cc

0800de24 <_raise_r>:
 800de24:	291f      	cmp	r1, #31
 800de26:	b538      	push	{r3, r4, r5, lr}
 800de28:	4604      	mov	r4, r0
 800de2a:	460d      	mov	r5, r1
 800de2c:	d904      	bls.n	800de38 <_raise_r+0x14>
 800de2e:	2316      	movs	r3, #22
 800de30:	6003      	str	r3, [r0, #0]
 800de32:	f04f 30ff 	mov.w	r0, #4294967295
 800de36:	bd38      	pop	{r3, r4, r5, pc}
 800de38:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800de3a:	b112      	cbz	r2, 800de42 <_raise_r+0x1e>
 800de3c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800de40:	b94b      	cbnz	r3, 800de56 <_raise_r+0x32>
 800de42:	4620      	mov	r0, r4
 800de44:	f000 f830 	bl	800dea8 <_getpid_r>
 800de48:	462a      	mov	r2, r5
 800de4a:	4601      	mov	r1, r0
 800de4c:	4620      	mov	r0, r4
 800de4e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800de52:	f000 b817 	b.w	800de84 <_kill_r>
 800de56:	2b01      	cmp	r3, #1
 800de58:	d00a      	beq.n	800de70 <_raise_r+0x4c>
 800de5a:	1c59      	adds	r1, r3, #1
 800de5c:	d103      	bne.n	800de66 <_raise_r+0x42>
 800de5e:	2316      	movs	r3, #22
 800de60:	6003      	str	r3, [r0, #0]
 800de62:	2001      	movs	r0, #1
 800de64:	e7e7      	b.n	800de36 <_raise_r+0x12>
 800de66:	2400      	movs	r4, #0
 800de68:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800de6c:	4628      	mov	r0, r5
 800de6e:	4798      	blx	r3
 800de70:	2000      	movs	r0, #0
 800de72:	e7e0      	b.n	800de36 <_raise_r+0x12>

0800de74 <raise>:
 800de74:	4b02      	ldr	r3, [pc, #8]	; (800de80 <raise+0xc>)
 800de76:	4601      	mov	r1, r0
 800de78:	6818      	ldr	r0, [r3, #0]
 800de7a:	f7ff bfd3 	b.w	800de24 <_raise_r>
 800de7e:	bf00      	nop
 800de80:	200001a0 	.word	0x200001a0

0800de84 <_kill_r>:
 800de84:	b538      	push	{r3, r4, r5, lr}
 800de86:	4d07      	ldr	r5, [pc, #28]	; (800dea4 <_kill_r+0x20>)
 800de88:	2300      	movs	r3, #0
 800de8a:	4604      	mov	r4, r0
 800de8c:	4608      	mov	r0, r1
 800de8e:	4611      	mov	r1, r2
 800de90:	602b      	str	r3, [r5, #0]
 800de92:	f7f4 fe8f 	bl	8002bb4 <_kill>
 800de96:	1c43      	adds	r3, r0, #1
 800de98:	d102      	bne.n	800dea0 <_kill_r+0x1c>
 800de9a:	682b      	ldr	r3, [r5, #0]
 800de9c:	b103      	cbz	r3, 800dea0 <_kill_r+0x1c>
 800de9e:	6023      	str	r3, [r4, #0]
 800dea0:	bd38      	pop	{r3, r4, r5, pc}
 800dea2:	bf00      	nop
 800dea4:	200024d4 	.word	0x200024d4

0800dea8 <_getpid_r>:
 800dea8:	f7f4 be7c 	b.w	8002ba4 <_getpid>

0800deac <__sread>:
 800deac:	b510      	push	{r4, lr}
 800deae:	460c      	mov	r4, r1
 800deb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800deb4:	f000 f894 	bl	800dfe0 <_read_r>
 800deb8:	2800      	cmp	r0, #0
 800deba:	bfab      	itete	ge
 800debc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800debe:	89a3      	ldrhlt	r3, [r4, #12]
 800dec0:	181b      	addge	r3, r3, r0
 800dec2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800dec6:	bfac      	ite	ge
 800dec8:	6563      	strge	r3, [r4, #84]	; 0x54
 800deca:	81a3      	strhlt	r3, [r4, #12]
 800decc:	bd10      	pop	{r4, pc}

0800dece <__swrite>:
 800dece:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ded2:	461f      	mov	r7, r3
 800ded4:	898b      	ldrh	r3, [r1, #12]
 800ded6:	05db      	lsls	r3, r3, #23
 800ded8:	4605      	mov	r5, r0
 800deda:	460c      	mov	r4, r1
 800dedc:	4616      	mov	r6, r2
 800dede:	d505      	bpl.n	800deec <__swrite+0x1e>
 800dee0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dee4:	2302      	movs	r3, #2
 800dee6:	2200      	movs	r2, #0
 800dee8:	f000 f868 	bl	800dfbc <_lseek_r>
 800deec:	89a3      	ldrh	r3, [r4, #12]
 800deee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800def2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800def6:	81a3      	strh	r3, [r4, #12]
 800def8:	4632      	mov	r2, r6
 800defa:	463b      	mov	r3, r7
 800defc:	4628      	mov	r0, r5
 800defe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800df02:	f000 b817 	b.w	800df34 <_write_r>

0800df06 <__sseek>:
 800df06:	b510      	push	{r4, lr}
 800df08:	460c      	mov	r4, r1
 800df0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800df0e:	f000 f855 	bl	800dfbc <_lseek_r>
 800df12:	1c43      	adds	r3, r0, #1
 800df14:	89a3      	ldrh	r3, [r4, #12]
 800df16:	bf15      	itete	ne
 800df18:	6560      	strne	r0, [r4, #84]	; 0x54
 800df1a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800df1e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800df22:	81a3      	strheq	r3, [r4, #12]
 800df24:	bf18      	it	ne
 800df26:	81a3      	strhne	r3, [r4, #12]
 800df28:	bd10      	pop	{r4, pc}

0800df2a <__sclose>:
 800df2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800df2e:	f000 b813 	b.w	800df58 <_close_r>
	...

0800df34 <_write_r>:
 800df34:	b538      	push	{r3, r4, r5, lr}
 800df36:	4d07      	ldr	r5, [pc, #28]	; (800df54 <_write_r+0x20>)
 800df38:	4604      	mov	r4, r0
 800df3a:	4608      	mov	r0, r1
 800df3c:	4611      	mov	r1, r2
 800df3e:	2200      	movs	r2, #0
 800df40:	602a      	str	r2, [r5, #0]
 800df42:	461a      	mov	r2, r3
 800df44:	f7f4 fe6d 	bl	8002c22 <_write>
 800df48:	1c43      	adds	r3, r0, #1
 800df4a:	d102      	bne.n	800df52 <_write_r+0x1e>
 800df4c:	682b      	ldr	r3, [r5, #0]
 800df4e:	b103      	cbz	r3, 800df52 <_write_r+0x1e>
 800df50:	6023      	str	r3, [r4, #0]
 800df52:	bd38      	pop	{r3, r4, r5, pc}
 800df54:	200024d4 	.word	0x200024d4

0800df58 <_close_r>:
 800df58:	b538      	push	{r3, r4, r5, lr}
 800df5a:	4d06      	ldr	r5, [pc, #24]	; (800df74 <_close_r+0x1c>)
 800df5c:	2300      	movs	r3, #0
 800df5e:	4604      	mov	r4, r0
 800df60:	4608      	mov	r0, r1
 800df62:	602b      	str	r3, [r5, #0]
 800df64:	f7f4 fe79 	bl	8002c5a <_close>
 800df68:	1c43      	adds	r3, r0, #1
 800df6a:	d102      	bne.n	800df72 <_close_r+0x1a>
 800df6c:	682b      	ldr	r3, [r5, #0]
 800df6e:	b103      	cbz	r3, 800df72 <_close_r+0x1a>
 800df70:	6023      	str	r3, [r4, #0]
 800df72:	bd38      	pop	{r3, r4, r5, pc}
 800df74:	200024d4 	.word	0x200024d4

0800df78 <_fstat_r>:
 800df78:	b538      	push	{r3, r4, r5, lr}
 800df7a:	4d07      	ldr	r5, [pc, #28]	; (800df98 <_fstat_r+0x20>)
 800df7c:	2300      	movs	r3, #0
 800df7e:	4604      	mov	r4, r0
 800df80:	4608      	mov	r0, r1
 800df82:	4611      	mov	r1, r2
 800df84:	602b      	str	r3, [r5, #0]
 800df86:	f7f4 fe74 	bl	8002c72 <_fstat>
 800df8a:	1c43      	adds	r3, r0, #1
 800df8c:	d102      	bne.n	800df94 <_fstat_r+0x1c>
 800df8e:	682b      	ldr	r3, [r5, #0]
 800df90:	b103      	cbz	r3, 800df94 <_fstat_r+0x1c>
 800df92:	6023      	str	r3, [r4, #0]
 800df94:	bd38      	pop	{r3, r4, r5, pc}
 800df96:	bf00      	nop
 800df98:	200024d4 	.word	0x200024d4

0800df9c <_isatty_r>:
 800df9c:	b538      	push	{r3, r4, r5, lr}
 800df9e:	4d06      	ldr	r5, [pc, #24]	; (800dfb8 <_isatty_r+0x1c>)
 800dfa0:	2300      	movs	r3, #0
 800dfa2:	4604      	mov	r4, r0
 800dfa4:	4608      	mov	r0, r1
 800dfa6:	602b      	str	r3, [r5, #0]
 800dfa8:	f7f4 fe73 	bl	8002c92 <_isatty>
 800dfac:	1c43      	adds	r3, r0, #1
 800dfae:	d102      	bne.n	800dfb6 <_isatty_r+0x1a>
 800dfb0:	682b      	ldr	r3, [r5, #0]
 800dfb2:	b103      	cbz	r3, 800dfb6 <_isatty_r+0x1a>
 800dfb4:	6023      	str	r3, [r4, #0]
 800dfb6:	bd38      	pop	{r3, r4, r5, pc}
 800dfb8:	200024d4 	.word	0x200024d4

0800dfbc <_lseek_r>:
 800dfbc:	b538      	push	{r3, r4, r5, lr}
 800dfbe:	4d07      	ldr	r5, [pc, #28]	; (800dfdc <_lseek_r+0x20>)
 800dfc0:	4604      	mov	r4, r0
 800dfc2:	4608      	mov	r0, r1
 800dfc4:	4611      	mov	r1, r2
 800dfc6:	2200      	movs	r2, #0
 800dfc8:	602a      	str	r2, [r5, #0]
 800dfca:	461a      	mov	r2, r3
 800dfcc:	f7f4 fe6c 	bl	8002ca8 <_lseek>
 800dfd0:	1c43      	adds	r3, r0, #1
 800dfd2:	d102      	bne.n	800dfda <_lseek_r+0x1e>
 800dfd4:	682b      	ldr	r3, [r5, #0]
 800dfd6:	b103      	cbz	r3, 800dfda <_lseek_r+0x1e>
 800dfd8:	6023      	str	r3, [r4, #0]
 800dfda:	bd38      	pop	{r3, r4, r5, pc}
 800dfdc:	200024d4 	.word	0x200024d4

0800dfe0 <_read_r>:
 800dfe0:	b538      	push	{r3, r4, r5, lr}
 800dfe2:	4d07      	ldr	r5, [pc, #28]	; (800e000 <_read_r+0x20>)
 800dfe4:	4604      	mov	r4, r0
 800dfe6:	4608      	mov	r0, r1
 800dfe8:	4611      	mov	r1, r2
 800dfea:	2200      	movs	r2, #0
 800dfec:	602a      	str	r2, [r5, #0]
 800dfee:	461a      	mov	r2, r3
 800dff0:	f7f4 fdfa 	bl	8002be8 <_read>
 800dff4:	1c43      	adds	r3, r0, #1
 800dff6:	d102      	bne.n	800dffe <_read_r+0x1e>
 800dff8:	682b      	ldr	r3, [r5, #0]
 800dffa:	b103      	cbz	r3, 800dffe <_read_r+0x1e>
 800dffc:	6023      	str	r3, [r4, #0]
 800dffe:	bd38      	pop	{r3, r4, r5, pc}
 800e000:	200024d4 	.word	0x200024d4

0800e004 <_init>:
 800e004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e006:	bf00      	nop
 800e008:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e00a:	bc08      	pop	{r3}
 800e00c:	469e      	mov	lr, r3
 800e00e:	4770      	bx	lr

0800e010 <_fini>:
 800e010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e012:	bf00      	nop
 800e014:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e016:	bc08      	pop	{r3}
 800e018:	469e      	mov	lr, r3
 800e01a:	4770      	bx	lr
