{
    "@graph": [
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A749125187",
            "@type": "bibo:Book",
            "P1053": "Online-Ressource (216p)",
            "contributor": "Sangiovanni-Vincentelli, Alberto",
            "creator": "White, Jacob K.",
            "description": [
                "Campusweiter Zugriff (Universit\u00e4t Hannover). - Vervielf\u00e4ltigungen (z.B. Kopien, Downloads) sind nur von einzelnen Kapiteln oder Seiten und nur zum eigenen wissenschaftlichen Gebrauch erlaubt. Keine Weitergabe an Dritte. Kein systematisches Downloaden durch Robots.",
                "digital"
            ],
            "identifier": [
                "(ppn)749125187",
                "(firstid)GBV:749125187",
                "(isbn13)9781461322719",
                "(doi)10.1007/978-1-4613-2271-9"
            ],
            "publisher": "Springer",
            "subject": [
                "(classificationName=ddc)670.285",
                "Computer aided design",
                "Computer science",
                "(classificationName=loc)TA345-345.5",
                "(classificationName=ddc)620.00420285",
                "Electrical engineering.",
                "Mathematics",
                "Computer-aided engineering.",
                "(classificationName=linseach:mapping)rest",
                "Computer engineering"
            ],
            "title": "Relaxation Techniques for the Simulation of VLSI Circuits",
            "abstract": [
                "Circuit simulation has been a topic of great interest to the integrated circuit design community for many years. It is a difficult, and interesting, problem be\u00ad cause circuit simulators are very heavily used, consuming thousands of computer hours every year, and therefore the algorithms must be very efficient. In addi\u00ad tion, circuit simulators are heavily relied upon, with millions of dollars being gambled on their accuracy, and therefore the algorithms must be very robust. At the University of California, Berkeley, a great deal of research has been devoted to the study of both the numerical properties and the efficient imple\u00ad mentation of circuit simulation algorithms. Research efforts have led to several programs, starting with CANCER in the 1960's and the enormously successful SPICE program in the early 1970's, to MOTIS-C, SPLICE, and RELAX in the late 1970's, and finally to SPLICE2 and RELAX2 in the 1980's. Our primary goal in writing this book was to present some of the results of our current research on the application of relaxation algorithms to circuit simu\u00ad lation. As we began, we realized that a large body of mathematical and exper\u00ad imental results had been amassed over the past twenty years by graduate students, professors, and industry researchers working on circuit simulation. It became a secondary goal to try to find an organization of this mass of material that was mathematically rigorous, had practical relevance, and still retained the natural intuitive simplicity of the circuit simulation subject.",
                "1 \u2014 Introduction -- Section 1.1 \u2014 Simulation For IC Design -- Section 1.2 \u2014 Circuit Simulation -- Section 1.3 \u2014 Standard Circuit Simulators -- Section 1.4 \u2014 Relaxation-Based Circuit Simulators -- Section 1.5 \u2014 Notation -- 2 \u2014 The Circuit Simulation Problem -- Section 2.1 \u2014 Formulation of the Equations -- Section2.1.1 \u2014 Branch Equations -- Section 2.1.2 \u2014 KCL and KVL -- Section 2.1.3 \u2014 Nodal Analysis -- Section 2.1.4 \u2014 Extending The Nodal Analysis Technique -- Section 2.2 \u2014 Mathematical Properties of the Equations -- Section 2.2.1 \u2014 Existence of Solutions -- Section 2.2.2 \u2014 Diagonal Dominance and the Capacitance Matrix -- Section 2.2.3 \u2014 Resistor-and-Grounded-Capacitor (RGC) Networks -- Section 2.3 \u2014 Numerical Integration Properties -- Section 2.3.1 \u2014 Consistency, Stability, and Convergence -- Section 2.3.2 \u2014 Stiffness and A-Stability -- Section 2.3.3 \u2014 Charge Conservation -- Section 2.3.4 \u2014 Domain of Dependence -- 3 \u2014 Numerical Techniques -- Section 3.1 \u2014 Numerical Integration in General-Purpose Simulators -- Section 3.2 \u2014 Properties of Multistep Integration Methods -- Section 3.3 \u2014 Relaxation Decomposition -- Section 3.4 \u2014 Semi-Implicit Numerical Integration Methods -- Section 3.5 \u2014 Relaxation Versus Semi-Implicit Integration -- 4 \u2014 Waveform Relaxation -- Section 4.1 \u2014 The Basic WR Algorithm -- Section 4.2 \u2014 Convergence Proof for the Basic WR Algorithm -- Section 4.3 \u2014 Waveform Relaxation-Newton Methods -- Section 4.4 \u2014 Nonstationary WR Algorithms -- 5 \u2014 Accelerating WR Convergence -- Section 5.1 \u2014 Uniformity of WR Convergence -- Section 5.2 \u2014 Partitioning Large Systems -- Section 5.3 \u2014 Ordering the Equations -- 6 \u2014 Discretized WR Algorithms -- Section 6.1 \u2014 The Global-Timestep Case -- Section 6.2 \u2014 Fixed Global-Timestep WR Convergence Theorem -- Section 6.3 \u2014 The Multirate WR Convergence Theorem -- 7 \u2014 The Implementation of WR -- Section 7.1 \u2014 Partitioning Mos Circuits -- Section 7.2 \u2014 Ordering the Subsystem Computation -- Section 7.3 \u2014 Computation of the Subsystem Waveforms -- Section 7.4 \u2014 Window Size Determination -- Section 7.5 \u2014 Partial Waveform Convergence -- Section 7.6 \u2014 Experimental Results -- 8 \u2014 Parallel WR Algorithms -- Section 8.1 \u2014 An Overview of the Shared-Memory Computer -- Section 8.2 \u2014 Mixed Seidel/Jacobi Parallel WR Algorithm -- Section 8.3 \u2014 Timepoint-Pipelining WR Algorithm -- Section 8.4 \u2014 Parallel Algorithm Test Results -- References."
            ],
            "dcterms:contributor": "Technische Informationsbibliothek (TIB)",
            "isPartOf": [
                "(collectioncode)ZDB-2-SEB",
                "(collectioncode)ZDB-2-ENG",
                "(collectioncode)ZDB-2-BAE",
                "(collectioncode)ZDB-2-SXE"
            ],
            "issued": "1986",
            "language": "http://id.loc.gov/vocabulary/iso639-1/en",
            "license": "commercial licence",
            "medium": "rda:termList/RDACarrierType/1018",
            "volume": "20",
            "isLike": "doi:10.1007/978-1-4613-2271-9",
            "P30128": "The Kluwer International Series in Engineering and Computer Science, VLSI, Computer Architecture and Digital Signal Processing",
            "P60163": "Boston, MA"
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "isPartOf": "http://purl.org/dc/terms/isPartOf",
        "subject": "http://purl.org/dc/elements/1.1/subject",
        "creator": "http://purl.org/dc/elements/1.1/creator",
        "license": "http://purl.org/dc/terms/license",
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "title": "http://purl.org/dc/elements/1.1/title",
        "contributor": "http://purl.org/dc/elements/1.1/contributor",
        "description": "http://purl.org/dc/elements/1.1/description",
        "publisher": "http://purl.org/dc/elements/1.1/publisher",
        "isLike": {
            "@id": "http://umbel.org/umbel#isLike",
            "@type": "@id"
        },
        "issued": "http://purl.org/dc/terms/issued",
        "P60163": "http://www.rdaregistry.info/Elements/u/#P60163",
        "abstract": "http://purl.org/dc/terms/abstract",
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "P30128": "http://www.rdaregistry.info/Elements/m/#P30128",
        "volume": "http://purl.org/ontology/bibo/volume",
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}