<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_A_U_49060f8b</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_A_U_49060f8b'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_A_U_49060f8b')">rsnoc_z_H_R_G_G2_A_U_49060f8b</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.51</td>
<td class="s7 cl rt"><a href="mod588.html#Line" > 73.77</a></td>
<td class="s10 cl rt"><a href="mod588.html#Cond" >100.00</a></td>
<td class="s4 cl rt"><a href="mod588.html#Toggle" > 42.48</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod588.html#Branch" > 69.81</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod588.html#inst_tag_194574"  onclick="showContent('inst_tag_194574')">config_ss_tb.DUT.flexnoc.bcpu_ahb_m0_I_main.GenericToTransport.Ia</a></td>
<td class="s7 cl rt"> 71.51</td>
<td class="s7 cl rt"><a href="mod588.html#Line" > 73.77</a></td>
<td class="s10 cl rt"><a href="mod588.html#Cond" >100.00</a></td>
<td class="s4 cl rt"><a href="mod588.html#Toggle" > 42.48</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod588.html#Branch" > 69.81</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_G2_A_U_49060f8b'>
<hr>
<a name="inst_tag_194574"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_194574" >config_ss_tb.DUT.flexnoc.bcpu_ahb_m0_I_main.GenericToTransport.Ia</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.51</td>
<td class="s7 cl rt"><a href="mod588.html#Line" > 73.77</a></td>
<td class="s10 cl rt"><a href="mod588.html#Cond" >100.00</a></td>
<td class="s4 cl rt"><a href="mod588.html#Toggle" > 42.48</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod588.html#Branch" > 69.81</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.68</td>
<td class="s8 cl rt"> 80.72</td>
<td class="s10 cl rt">100.00</td>
<td class="s4 cl rt"> 43.91</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.08</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 86.65</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s4 cl rt"> 46.60</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod313.html#inst_tag_112076" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod55.html#inst_tag_1769" id="tag_urg_inst_1769">Ica</a></td>
<td class="s9 cl rt"> 95.05</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.19</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod55.html#inst_tag_1770" id="tag_urg_inst_1770">Ioa</a></td>
<td class="s9 cl rt"> 95.52</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 82.08</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1070.html#inst_tag_336601" id="tag_urg_inst_336601">uci7337ba030b</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod172.html#inst_tag_29646" id="tag_urg_inst_29646">ud132</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_159540" id="tag_urg_inst_159540">ud160</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod172.html#inst_tag_29647" id="tag_urg_inst_29647">ud162</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod906.html#inst_tag_298256" id="tag_urg_inst_298256">ud9</a></td>
<td class="s1 cl rt"> 15.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_159539" id="tag_urg_inst_159539">ud90</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod898.html#inst_tag_298151" id="tag_urg_inst_298151">ur</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_A_U_49060f8b'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod588.html" >rsnoc_z_H_R_G_G2_A_U_49060f8b</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>61</td><td>45</td><td>73.77</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>56195</td><td>23</td><td>9</td><td>39.13</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>56228</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>56259</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>56303</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>56309</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>56315</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>56320</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>56325</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>56339</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>56369</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>56378</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>56392</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>56406</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
56194                   	wire  u_ce62 ;
56195      1/1          	wire  u_d3b8 ;
56196      <font color = "red">0/1     ==>  	wire  u_d73  ;</font>
56197      1/1          	wire  u_db45 ;
56198      <font color = "red">0/1     ==>  	wire  u_ddb1 ;</font>
56199      <font color = "red">0/1     ==>  	wire  u_e90  ;</font>
56200      <font color = "red">0/1     ==>  	wire  u_f3ad ;</font>
56201      1/1          	wire  u_ff71 ;
56202      1/1          	assign u_d73 = I [0];
56203      <font color = "red">0/1     ==>  	assign u_214c = u_d73 | I [1];</font>
56204      <font color = "red">0/1     ==>  	assign u_ddb1 = I [2];</font>
56205      <font color = "red">0/1     ==>  	assign u_ff71 = u_214c | u_ddb1 | I [3];</font>
56206      <font color = "red">0/1     ==>  	assign u_c140 = I [4];</font>
56207      1/1          	assign u_7466 = u_c140 | I [5];
56208      <font color = "red">0/1     ==>  	assign u_6100 = I [6];</font>
56209      <font color = "red">0/1     ==>  	assign u_7732 = u_ff71 | u_7466 | u_6100 | I [7];</font>
56210      <font color = "red">0/1     ==>  	assign u_880e = I [8];</font>
56211      1/1          	assign u_db45 = u_880e | I [9];
56212      <font color = "red">0/1     ==>  	assign u_62cb = I [10];</font>
56213      <font color = "red">0/1     ==>  	assign u_1a96 = u_db45 | u_62cb | I [11];</font>
56214      <font color = "red">0/1     ==>  	assign u_5788 = I [12];</font>
56215      1/1          	assign u_d3b8 = u_5788 | I [13];
56216      1/1          	assign u_30d1 = I [14];
56217      1/1          	assign u_e90 = u_7732 | u_1a96 | u_d3b8 | u_30d1 | I [15];
56218                   	assign u_163 = I [16];
56219                   	assign u_c729 = u_163 | I [17];
56220                   	assign u_9e71 = I [18];
56221                   	assign Found = u_e90 | u_c729 | u_9e71 | I [19];
56222                   	assign u_83 = ~ u_e90;
56223                   	assign u_7925 = u_83 &amp; ~ u_c729;
56224                   	assign u_36 = ~ u_7732;
56225                   	assign u_f3ad = u_36 &amp; ~ u_1a96;
56226                   	assign u_92b3 = u_f3ad &amp; ~ u_d3b8;
56227                   	assign u_ad7f = u_36 &amp; ~ u_db45;
56228      1/1          	assign u_13 = ~ u_ff71;
56229      1/1          	assign u_ce62 = u_13 &amp; ~ u_7466;
56230      1/1          	assign u_2 = ~ u_214c;
56231      1/1          	assign O =
                        MISSING_ELSE
56232                   		{		u_7925 &amp; ~ u_9e71 &amp; I [19]
56233                   		,	u_7925 &amp; I [18]
56234                   		,		u_83 &amp; ~ u_163 &amp; I [17]
56235                   		,	u_83 &amp; I [16]
56236                   		,		u_92b3 &amp; ~ u_30d1 &amp; I [15]
56237                   		,	u_92b3 &amp; I [14]
56238                   		,		u_f3ad &amp; ~ u_5788 &amp; I [13]
56239                   		,	u_f3ad &amp; I [12]
56240                   		,		u_ad7f &amp; ~ u_62cb &amp; I [11]
56241                   		,	u_ad7f &amp; I [10]
56242                   		,		u_36 &amp; ~ u_880e &amp; I [9]
56243                   		,	u_36 &amp; I [8]
56244                   		,		u_ce62 &amp; ~ u_6100 &amp; I [7]
56245                   		,	u_ce62 &amp; I [6]
56246                   		,		u_13 &amp; ~ u_c140 &amp; I [5]
56247                   		,	u_13 &amp; I [4]
56248                   		,		u_2 &amp; ~ u_ddb1 &amp; I [3]
56249                   		,	u_2 &amp; I [2]
56250                   		,		~ u_d73 &amp; I [1]
56251                   		,	I [0]
56252                   		};
56253                   endmodule
56254                   
56255                   `timescale 1ps/1ps
56256                   module rsnoc_z_H_R_G_G2_Tt_U_74cfdf02 (
56257                   	IdInfo_0_AddrMask
56258                   ,	IdInfo_0_Id
56259      1/1          ,	Translation_0_Found
56260      1/1          ,	Translation_0_Key
56261      1/1          ,	Translation_0_MatchId
56262      1/1          ,	Translation_1_Found
                        MISSING_ELSE
56263                   ,	Translation_1_Key
56264                   ,	Translation_1_MatchId
56265                   );
56266                   	output [31:0] IdInfo_0_AddrMask     ;
56267                   	input  [4:0]  IdInfo_0_Id           ;
56268                   	output        Translation_0_Found   ;
56269                   	input  [28:0] Translation_0_Key     ;
56270                   	output [4:0]  Translation_0_MatchId ;
56271                   	output        Translation_1_Found   ;
56272                   	input  [28:0] Translation_1_Key     ;
56273                   	output [4:0]  Translation_1_MatchId ;
56274                   	wire [19:0] u_7e0b       ;
56275                   	reg  [28:0] u_b0fb       ;
56276                   	wire [19:0] u_d0ee       ;
56277                   	wire        CnMatch_0_0  ;
56278                   	wire        CnMatch_0_1  ;
56279                   	wire        CnMatch_0_10 ;
56280                   	wire        CnMatch_0_11 ;
56281                   	wire        CnMatch_0_12 ;
56282                   	wire        CnMatch_0_13 ;
56283                   	wire        CnMatch_0_14 ;
56284                   	wire        CnMatch_0_15 ;
56285                   	wire        CnMatch_0_16 ;
56286                   	wire        CnMatch_0_17 ;
56287                   	wire        CnMatch_0_18 ;
56288                   	wire        CnMatch_0_19 ;
56289                   	wire        CnMatch_0_2  ;
56290                   	wire        CnMatch_0_3  ;
56291                   	wire        CnMatch_0_4  ;
56292                   	wire        CnMatch_0_5  ;
56293                   	wire        CnMatch_0_6  ;
56294                   	wire        CnMatch_0_7  ;
56295                   	wire        CnMatch_0_8  ;
56296                   	wire        CnMatch_0_9  ;
56297                   	wire        CnMatch_1_0  ;
56298                   	wire        CnMatch_1_1  ;
56299                   	wire        CnMatch_1_10 ;
56300                   	wire        CnMatch_1_11 ;
56301                   	wire        CnMatch_1_12 ;
56302                   	wire        CnMatch_1_13 ;
56303      1/1          	wire        CnMatch_1_14 ;
56304      1/1          	wire        CnMatch_1_15 ;
56305      1/1          	wire        CnMatch_1_16 ;
56306      1/1          	wire        CnMatch_1_17 ;
                        MISSING_ELSE
56307                   	wire        CnMatch_1_18 ;
56308                   	wire        CnMatch_1_19 ;
56309      1/1          	wire        CnMatch_1_2  ;
56310      1/1          	wire        CnMatch_1_3  ;
56311      1/1          	wire        CnMatch_1_4  ;
56312      1/1          	wire        CnMatch_1_5  ;
                        MISSING_ELSE
56313                   	wire        CnMatch_1_6  ;
56314                   	wire        CnMatch_1_7  ;
56315      1/1          	wire        CnMatch_1_8  ;
56316      1/1          	wire        CnMatch_1_9  ;
56317      1/1          	wire [19:0] SnMatch_0    ;
56318      1/1          	wire [19:0] SnMatch_1    ;
                        MISSING_ELSE
56319                   	assign IdInfo_0_AddrMask = { u_b0fb , 3'b111 };
56320      1/1          	always @( IdInfo_0_Id ) begin
56321      1/1          		case ( IdInfo_0_Id )
56322      1/1          			5'b10011 : u_b0fb = 29'b01111111111111111111111111111 ;
56323      1/1          			5'b10010 : u_b0fb = 29'b00011111111111111111111111111 ;
                        MISSING_ELSE
56324                   			5'b10001 : u_b0fb = 29'b00000011111111111111111111111 ;
56325      1/1          			5'b10000 : u_b0fb = 29'b00000011111111111111111111111 ;
56326      1/1          			5'b01111 : u_b0fb = 29'b00000011111111111111111111111 ;
56327      1/1          			5'b01110 : u_b0fb = 29'b00000011111111111111111111111 ;
56328      1/1          			5'b01101 : u_b0fb = 29'b00000000000000001111111111111 ;
                        MISSING_ELSE
56329                   			5'b01100 : u_b0fb = 29'b00000000000000001111111111111 ;
56330                   			5'b01011 : u_b0fb = 29'b00000000000000001111111111111 ;
56331                   			5'b01010 : u_b0fb = 29'b00000000000000001111111111111 ;
56332                   			5'b01001 : u_b0fb = 29'b00000000000000001111111111111 ;
56333                   			5'b01000 : u_b0fb = 29'b00000000000000001111111111111 ;
56334                   			5'b00111 : u_b0fb = 29'b00000000000000001111111111111 ;
56335                   			5'b00110 : u_b0fb = 29'b00000000000000001111111111111 ;
56336                   			5'b00101 : u_b0fb = 29'b00000000000000001111111111111 ;
56337                   			5'b00100 : u_b0fb = 29'b00000000000000001111111111111 ;
56338                   			5'b00011 : u_b0fb = 29'b00000000000000000111111111111 ;
56339      1/1          			5'b00010 : u_b0fb = 29'b00000000000000000111111111111 ;
56340      <font color = "red">0/1     ==>  			5'b00001 : u_b0fb = 29'b00000000000000000111111111111 ;</font>
56341      1/1          			5'b0     : u_b0fb = 29'b00000000000000000011111111111 ;
56342      <font color = "red">0/1     ==>  			default  : u_b0fb = 29'b0 ;</font>
56343      1/1          		endcase
56344      1/1          	end
56345      1/1          	assign CnMatch_0_19 = ( Translation_0_Key &amp; 29'b10000000000000000000000000000 ) == 29'b00000000000000000000000000000;
56346                   	assign CnMatch_0_18 = ( Translation_0_Key &amp; 29'b11100000000000000000000000000 ) == 29'b10100000000000000000000000000;
56347                   	assign CnMatch_0_17 = ( Translation_0_Key &amp; 29'b11111100000000000000000000000 ) == 29'b10001100000000000000000000000;
56348                   	assign CnMatch_0_16 = ( Translation_0_Key &amp; 29'b11111100000000000000000000000 ) == 29'b10001000000000000000000000000;
56349                   	assign CnMatch_0_15 = ( Translation_0_Key &amp; 29'b11111100000000000000000000000 ) == 29'b10000100000000000000000000000;
56350                   	assign CnMatch_0_14 = ( Translation_0_Key &amp; 29'b11111100000000000000000000000 ) == 29'b10000000000000000000000000000;
56351                   	assign CnMatch_0_13 = ( Translation_0_Key &amp; 29'b11111111111111110000000000000 ) == 29'b11110010000000000000000000000;
56352                   	assign CnMatch_0_12 = ( Translation_0_Key &amp; 29'b11111111111111110000000000000 ) == 29'b11110001000011110000000000000;
56353                   	assign CnMatch_0_11 = ( Translation_0_Key &amp; 29'b11111111111111110000000000000 ) == 29'b11110001000011100000000000000;
56354                   	assign CnMatch_0_10 = ( Translation_0_Key &amp; 29'b11111111111111110000000000000 ) == 29'b11110001000011010000000000000;
56355                   	assign CnMatch_0_9 = ( Translation_0_Key &amp; 29'b11111111111111110000000000000 ) == 29'b11110001000010000000000000000;
56356                   	assign CnMatch_0_8 = ( Translation_0_Key &amp; 29'b11111111111111110000000000000 ) == 29'b11110001000001110000000000000;
56357                   	assign CnMatch_0_7 = ( Translation_0_Key &amp; 29'b11111111111111110000000000000 ) == 29'b11110001000001010000000000000;
56358                   	assign CnMatch_0_6 = ( Translation_0_Key &amp; 29'b11111111111111110000000000000 ) == 29'b11110001000001000000000000000;
56359                   	assign CnMatch_0_5 = ( Translation_0_Key &amp; 29'b11111111111111110000000000000 ) == 29'b11110001000000100000000000000;
56360                   	assign CnMatch_0_4 = ( Translation_0_Key &amp; 29'b11111111111111110000000000000 ) == 29'b11110001000000010000000000000;
56361                   	assign CnMatch_0_3 = ( Translation_0_Key &amp; 29'b11111111111111111000000000000 ) == 29'b11110001000000111000000000000;
56362                   	assign CnMatch_0_2 = ( Translation_0_Key &amp; 29'b11111111111111111000000000000 ) == 29'b11110001000000110000000000000;
56363                   	assign CnMatch_0_1 = ( Translation_0_Key &amp; 29'b11111111111111111000000000000 ) == 29'b11110001000000000000000000000;
56364                   	assign CnMatch_0_0 = ( Translation_0_Key &amp; 29'b11111111111111111100000000000 ) == 29'b11110001000000001100000000000;
56365                   	assign SnMatch_0 =
56366                   		{
56367                   		CnMatch_0_19
56368                   		,
56369      1/1          		CnMatch_0_18
56370      1/1          		,
56371      1/1          		CnMatch_0_17
56372                   		,
56373                   		CnMatch_0_16
56374                   		,
56375                   		CnMatch_0_15
56376                   		,
56377                   		CnMatch_0_14
56378      <font color = "grey">unreachable  </font>		,
56379      <font color = "grey">unreachable  </font>		CnMatch_0_13
56380      <font color = "grey">unreachable  </font>		,
56381      <font color = "grey">unreachable  </font>		CnMatch_0_12
                   <font color = "red">==>  MISSING_ELSE</font>
56382      <font color = "grey">unreachable  </font>		,
56383      <font color = "grey">unreachable  </font>		CnMatch_0_11
56384      <font color = "grey">unreachable  </font>		,
56385                   		CnMatch_0_10
                   <font color = "red">==>  MISSING_ELSE</font>
56386                   		,
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
56387                   		CnMatch_0_9
56388                   		,
56389                   		CnMatch_0_8
56390                   		,
56391                   		CnMatch_0_7
56392      <font color = "grey">unreachable  </font>		,
56393      <font color = "grey">unreachable  </font>		CnMatch_0_6
56394      <font color = "grey">unreachable  </font>		,
56395      <font color = "grey">unreachable  </font>		CnMatch_0_5
                   <font color = "red">==>  MISSING_ELSE</font>
56396      <font color = "grey">unreachable  </font>		,
56397      <font color = "grey">unreachable  </font>		CnMatch_0_4
56398      <font color = "grey">unreachable  </font>		,
56399                   		CnMatch_0_3
                   <font color = "red">==>  MISSING_ELSE</font>
56400                   		,
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
56401                   		CnMatch_0_2
56402                   		,
56403                   		CnMatch_0_1
56404                   		,
56405                   		CnMatch_0_0
56406      <font color = "grey">unreachable  </font>		};
56407      <font color = "grey">unreachable  </font>	rsnoc_z_T_C_S_C_L_R_S_Lf_20 uslf( .Found( Translation_0_Found ) , .I( SnMatch_0 ) , .O( u_7e0b ) );
56408      <font color = "grey">unreachable  </font>	rsnoc_z_T_C_S_C_L_R_E_z_20 ue( .I( u_7e0b ) , .O( Translation_0_MatchId ) );
56409      <font color = "grey">unreachable  </font>	assign CnMatch_1_19 = ( Translation_1_Key &amp; 29'b10000000000000000000000000000 ) == 29'b00000000000000000000000000000;
                   <font color = "red">==>  MISSING_ELSE</font>
56410      <font color = "grey">unreachable  </font>	assign CnMatch_1_18 = ( Translation_1_Key &amp; 29'b11100000000000000000000000000 ) == 29'b10100000000000000000000000000;
56411      <font color = "grey">unreachable  </font>	assign CnMatch_1_17 = ( Translation_1_Key &amp; 29'b11111100000000000000000000000 ) == 29'b10001100000000000000000000000;
56412      <font color = "grey">unreachable  </font>	assign CnMatch_1_16 = ( Translation_1_Key &amp; 29'b11111100000000000000000000000 ) == 29'b10001000000000000000000000000;
56413                   	assign CnMatch_1_15 = ( Translation_1_Key &amp; 29'b11111100000000000000000000000 ) == 29'b10000100000000000000000000000;
                   <font color = "red">==>  MISSING_ELSE</font>
56414                   	assign CnMatch_1_14 = ( Translation_1_Key &amp; 29'b11111100000000000000000000000 ) == 29'b10000000000000000000000000000;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod588.html" >rsnoc_z_H_R_G_G2_A_U_49060f8b</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56255
 EXPRESSION (u_3093 ? ((OrdCam_0_PndCnt + 1'b1)) : ((OrdCam_0_PndCnt - 1'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       56295
 EXPRESSION (u_148 ? 1'b0 : u_a53f)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod588.html" >rsnoc_z_H_R_G_G2_A_U_49060f8b</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">127</td>
<td class="rt">58</td>
<td class="rt">45.67 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">824</td>
<td class="rt">350</td>
<td class="rt">42.48 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">412</td>
<td class="rt">182</td>
<td class="rt">44.17 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">412</td>
<td class="rt">168</td>
<td class="rt">40.78 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">73</td>
<td class="rt">25</td>
<td class="rt">34.25 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">584</td>
<td class="rt">260</td>
<td class="rt">44.52 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">292</td>
<td class="rt">136</td>
<td class="rt">46.58 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">292</td>
<td class="rt">124</td>
<td class="rt">42.47 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Signals</td>
<td class="rt">54</td>
<td class="rt">33</td>
<td class="rt">61.11 </td>
</tr><tr class="s3">
<td>Signal Bits</td>
<td class="rt">240</td>
<td class="rt">90</td>
<td class="rt">37.50 </td>
</tr><tr class="s3">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">120</td>
<td class="rt">46</td>
<td class="rt">38.33 </td>
</tr><tr class="s3">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">120</td>
<td class="rt">44</td>
<td class="rt">36.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx_CurIsWrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_MatchId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_MatchId[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_MatchId[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_MatchId[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_SubWord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx_ApertureId[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_ApertureId[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_ApertureId[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_ApertureId[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_MatchId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_MatchId[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_MatchId[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_MatchId[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_Echo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_OrdPtr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_Update_BufId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_Update_PktCnt1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_Used</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_Write</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtEmpty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CxtOpen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DbgStall[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenRx_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Addr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Addr[17:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Addr[18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Addr[23:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Addr[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Addr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Data[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Data[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Data[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Data[11:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Data[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Data[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Data[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Data[22:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Data[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Data[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Data[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Data[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Echo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Len1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Len1[5:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenRx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Addr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Addr[31:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Data[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Data[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Data[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Data[11:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Data[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Data[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Data[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Data[22:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Data[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Data[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Data[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Data[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Echo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Len1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Len1[5:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_AddrMask[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_AddrMask[30:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_AddrMask[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_Id[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_Id[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_Id[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_Id[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_ErrCode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_GenLast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_GenNext</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_HeadVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_IsErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_IsWr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_LastFrag</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_OrdPtr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_PktLast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_PktNext</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RspDlyLastNext</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Shortage</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stall_Ordering_Id[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stall_Ordering_Id[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stall_Ordering_Id[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stall_Ordering_On</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_148</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_14a</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_165e[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_165e[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_165e[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2638</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2f72</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3093</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_3604</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_3d60</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_8[19:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8[20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_8588[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8588[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_8588[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a25</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a53f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ab26</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b06b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c1a1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aper_PathId[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Aper_PathId[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aper_PathId[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Aper_PathId[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurPrivateNextIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtId</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CxtUsed</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>First</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenRxReqIsSeqUniqueOrSeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Go_CxtAlloc</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Go_Ord</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GoPkt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>New_OrdIdDec</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>NextPndCnt_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>NextTx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Ord_Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_FreeCxt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Ord_Key</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Ord_KeyMatch</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Ord_KeyMatchId</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Ord_Used</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Ord_Val[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Ord_Val[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_Val[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Ord_ValMatchId</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>OrdCam_0_Key</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>OrdCam_0_PndCnt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>OrdCam_0_Val[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_0_Val[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>OrdCam_0_Val[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyEn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>OrdKeyMatchId_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>OrdValEn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>OrdValMatchId_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PathZ[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PathZ[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PathZ[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PrvBusy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_CxtAlloc_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_CxtAlloc_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rdy_CxtAlloc</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rdy_Ord</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Ret_OrdId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Vld_CxtAlloc</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Vld_Ord</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAper_PathId_caseSel[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAper_PathId_caseSel[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uAper_PathId_caseSel[18:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAper_PathId_caseSel[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod588.html" >rsnoc_z_H_R_G_G2_A_U_49060f8b</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">53</td>
<td class="rt">37</td>
<td class="rt">69.81 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">56255</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">56295</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">56195</td>
<td class="rt">22</td>
<td class="rt">8</td>
<td class="rt">36.36 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">56228</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">56259</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">56303</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">56309</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">56315</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">56320</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">56325</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">56339</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">56369</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56255      `timescale 1ps/1ps
                             
56256      module rsnoc_z_H_R_G_G2_Tt_U_74cfdf02 (
                                                  
56257      	IdInfo_0_AddrMask
           	                 
56258      ,	IdInfo_0_Id
            	           
56259      ,	Translation_0_Found
            	                   
56260      ,	Translation_0_Key
            	                 
56261      ,	Translation_0_MatchId
            	                     
56262      ,	Translation_1_Found
            	                   
56263      ,	Translation_1_Key
            	                 
56264      ,	Translation_1_MatchId
            	                     
56265      );
             
56266      	output [31:0] IdInfo_0_AddrMask     ;
           	                                     
56267      	input  [4:0]  IdInfo_0_Id           ;
           	                                     
56268      	output        Translation_0_Found   ;
           	                                     
56269      	input  [28:0] Translation_0_Key     ;
           	                                     
56270      	output [4:0]  Translation_0_MatchId ;
           	                                     
56271      	output        Translation_1_Found   ;
           	                                     
56272      	input  [28:0] Translation_1_Key     ;
           	                                     
56273      	output [4:0]  Translation_1_MatchId ;
           	                                     
56274      	wire [19:0] u_7e0b       ;
           	                          
56275      	reg  [28:0] u_b0fb       ;
           	                          
56276      	wire [19:0] u_d0ee       ;
           	                          
56277      	wire        CnMatch_0_0  ;
           	                          
56278      	wire        CnMatch_0_1  ;
           	                          
56279      	wire        CnMatch_0_10 ;
           	                          
56280      	wire        CnMatch_0_11 ;
           	                          
56281      	wire        CnMatch_0_12 ;
           	                          
56282      	wire        CnMatch_0_13 ;
           	                          
56283      	wire        CnMatch_0_14 ;
           	                          
56284      	wire        CnMatch_0_15 ;
           	                          
56285      	wire        CnMatch_0_16 ;
           	                          
56286      	wire        CnMatch_0_17 ;
           	                          
56287      	wire        CnMatch_0_18 ;
           	                          
56288      	wire        CnMatch_0_19 ;
           	                          
56289      	wire        CnMatch_0_2  ;
           	                          
56290      	wire        CnMatch_0_3  ;
           	                          
56291      	wire        CnMatch_0_4  ;
           	                          
56292      	wire        CnMatch_0_5  ;
           	                          
56293      	wire        CnMatch_0_6  ;
           	                          
56294      	wire        CnMatch_0_7  ;
           	                          
56295      	wire        CnMatch_0_8  ;
           	                          
56296      	wire        CnMatch_0_9  ;
           	                          
56297      	wire        CnMatch_1_0  ;
           	                          
56298      	wire        CnMatch_1_1  ;
           	                          
56299      	wire        CnMatch_1_10 ;
           	                          
56300      	wire        CnMatch_1_11 ;
           	                          
56301      	wire        CnMatch_1_12 ;
           	                          
56302      	wire        CnMatch_1_13 ;
           	                          
56303      	wire        CnMatch_1_14 ;
           	                          
56304      	wire        CnMatch_1_15 ;
           	                          
56305      	wire        CnMatch_1_16 ;
           	                          
56306      	wire        CnMatch_1_17 ;
           	                          
56307      	wire        CnMatch_1_18 ;
           	                          
56308      	wire        CnMatch_1_19 ;
           	                          
56309      	wire        CnMatch_1_2  ;
           	                          
56310      	wire        CnMatch_1_3  ;
           	                          
56311      	wire        CnMatch_1_4  ;
           	                          
56312      	wire        CnMatch_1_5  ;
           	                          
56313      	wire        CnMatch_1_6  ;
           	                          
56314      	wire        CnMatch_1_7  ;
           	                          
56315      	wire        CnMatch_1_8  ;
           	                          
56316      	wire        CnMatch_1_9  ;
           	                          
56317      	wire [19:0] SnMatch_0    ;
           	                          
56318      	wire [19:0] SnMatch_1    ;
           	                          
56319      	assign IdInfo_0_AddrMask = { u_b0fb , 3'b111 };
           	                                               
56320      	always @( IdInfo_0_Id ) begin
           	                             
56321      		case ( IdInfo_0_Id )
           		                    
56322      			5'b10011 : u_b0fb = 29'b01111111111111111111111111111 ;
           			                                                       
56323      			5'b10010 : u_b0fb = 29'b00011111111111111111111111111 ;
           			                                                       
56324      			5'b10001 : u_b0fb = 29'b00000011111111111111111111111 ;
           			                                                       
56325      			5'b10000 : u_b0fb = 29'b00000011111111111111111111111 ;
           			                                                       
56326      			5'b01111 : u_b0fb = 29'b00000011111111111111111111111 ;
           			                                                       
56327      			5'b01110 : u_b0fb = 29'b00000011111111111111111111111 ;
           			                                                       
56328      			5'b01101 : u_b0fb = 29'b00000000000000001111111111111 ;
           			                                                       
56329      			5'b01100 : u_b0fb = 29'b00000000000000001111111111111 ;
           			                                                       
56330      			5'b01011 : u_b0fb = 29'b00000000000000001111111111111 ;
           			                                                       
56331      			5'b01010 : u_b0fb = 29'b00000000000000001111111111111 ;
           			                                                       
56332      			5'b01001 : u_b0fb = 29'b00000000000000001111111111111 ;
           			                                                       
56333      			5'b01000 : u_b0fb = 29'b00000000000000001111111111111 ;
           			                                                       
56334      			5'b00111 : u_b0fb = 29'b00000000000000001111111111111 ;
           			                                                       
56335      			5'b00110 : u_b0fb = 29'b00000000000000001111111111111 ;
           			                                                       
56336      			5'b00101 : u_b0fb = 29'b00000000000000001111111111111 ;
           			                                                       
56337      			5'b00100 : u_b0fb = 29'b00000000000000001111111111111 ;
           			                                                       
56338      			5'b00011 : u_b0fb = 29'b00000000000000000111111111111 ;
           			                                                       
56339      			5'b00010 : u_b0fb = 29'b00000000000000000111111111111 ;
           			                                                       
56340      			5'b00001 : u_b0fb = 29'b00000000000000000111111111111 ;
           			                                                       
56341      			5'b0     : u_b0fb = 29'b00000000000000000011111111111 ;
           			                                                       
56342      			default  : u_b0fb = 29'b0 ;
           			                           
56343      		endcase
           		       
56344      	end
           	   
56345      	assign CnMatch_0_19 = ( Translation_0_Key & 29'b10000000000000000000000000000 ) == 29'b00000000000000000000000000000;
           	                                                                                                                     
56346      	assign CnMatch_0_18 = ( Translation_0_Key & 29'b11100000000000000000000000000 ) == 29'b10100000000000000000000000000;
           	                                                                                                                     
56347      	assign CnMatch_0_17 = ( Translation_0_Key & 29'b11111100000000000000000000000 ) == 29'b10001100000000000000000000000;
           	                                                                                                                     
56348      	assign CnMatch_0_16 = ( Translation_0_Key & 29'b11111100000000000000000000000 ) == 29'b10001000000000000000000000000;
           	                                                                                                                     
56349      	assign CnMatch_0_15 = ( Translation_0_Key & 29'b11111100000000000000000000000 ) == 29'b10000100000000000000000000000;
           	                                                                                                                     
56350      	assign CnMatch_0_14 = ( Translation_0_Key & 29'b11111100000000000000000000000 ) == 29'b10000000000000000000000000000;
           	                                                                                                                     
56351      	assign CnMatch_0_13 = ( Translation_0_Key & 29'b11111111111111110000000000000 ) == 29'b11110010000000000000000000000;
           	                                                                                                                     
56352      	assign CnMatch_0_12 = ( Translation_0_Key & 29'b11111111111111110000000000000 ) == 29'b11110001000011110000000000000;
           	                                                                                                                     
56353      	assign CnMatch_0_11 = ( Translation_0_Key & 29'b11111111111111110000000000000 ) == 29'b11110001000011100000000000000;
           	                                                                                                                     
56354      	assign CnMatch_0_10 = ( Translation_0_Key & 29'b11111111111111110000000000000 ) == 29'b11110001000011010000000000000;
           	                                                                                                                     
56355      	assign CnMatch_0_9 = ( Translation_0_Key & 29'b11111111111111110000000000000 ) == 29'b11110001000010000000000000000;
           	                                                                                                                    
56356      	assign CnMatch_0_8 = ( Translation_0_Key & 29'b11111111111111110000000000000 ) == 29'b11110001000001110000000000000;
           	                                                                                                                    
56357      	assign CnMatch_0_7 = ( Translation_0_Key & 29'b11111111111111110000000000000 ) == 29'b11110001000001010000000000000;
           	                                                                                                                    
56358      	assign CnMatch_0_6 = ( Translation_0_Key & 29'b11111111111111110000000000000 ) == 29'b11110001000001000000000000000;
           	                                                                                                                    
56359      	assign CnMatch_0_5 = ( Translation_0_Key & 29'b11111111111111110000000000000 ) == 29'b11110001000000100000000000000;
           	                                                                                                                    
56360      	assign CnMatch_0_4 = ( Translation_0_Key & 29'b11111111111111110000000000000 ) == 29'b11110001000000010000000000000;
           	                                                                                                                    
56361      	assign CnMatch_0_3 = ( Translation_0_Key & 29'b11111111111111111000000000000 ) == 29'b11110001000000111000000000000;
           	                                                                                                                    
56362      	assign CnMatch_0_2 = ( Translation_0_Key & 29'b11111111111111111000000000000 ) == 29'b11110001000000110000000000000;
           	                                                                                                                    
56363      	assign CnMatch_0_1 = ( Translation_0_Key & 29'b11111111111111111000000000000 ) == 29'b11110001000000000000000000000;
           	                                                                                                                    
56364      	assign CnMatch_0_0 = ( Translation_0_Key & 29'b11111111111111111100000000000 ) == 29'b11110001000000001100000000000;
           	                                                                                                                    
56365      	assign SnMatch_0 =
           	                  
56366      		{
           		 
56367      		CnMatch_0_19
           		            
56368      		,
           		 
56369      		CnMatch_0_18
           		            
56370      		,
           		 
56371      		CnMatch_0_17
           		            
56372      		,
           		 
56373      		CnMatch_0_16
           		            
56374      		,
           		 
56375      		CnMatch_0_15
           		            
56376      		,
           		 
56377      		CnMatch_0_14
           		            
56378      		,
           		 
56379      		CnMatch_0_13
           		            
56380      		,
           		 
56381      		CnMatch_0_12
           		            
56382      		,
           		 
56383      		CnMatch_0_11
           		            
56384      		,
           		 
56385      		CnMatch_0_10
           		            
56386      		,
           		 
56387      		CnMatch_0_9
           		           
56388      		,
           		 
56389      		CnMatch_0_8
           		           
56390      		,
           		 
56391      		CnMatch_0_7
           		           
56392      		,
           		 
56393      		CnMatch_0_6
           		           
56394      		,
           		 
56395      		CnMatch_0_5
           		           
56396      		,
           		 
56397      		CnMatch_0_4
           		           
56398      		,
           		 
56399      		CnMatch_0_3
           		           
56400      		,
           		 
56401      		CnMatch_0_2
           		           
56402      		,
           		 
56403      		CnMatch_0_1
           		           
56404      		,
           		 
56405      		CnMatch_0_0
           		           
56406      		};
           		  
56407      	rsnoc_z_T_C_S_C_L_R_S_Lf_20 uslf( .Found( Translation_0_Found ) , .I( SnMatch_0 ) , .O( u_7e0b ) );
           	                                                                                                   
56408      	rsnoc_z_T_C_S_C_L_R_E_z_20 ue( .I( u_7e0b ) , .O( Translation_0_MatchId ) );
           	                                                                            
56409      	assign CnMatch_1_19 = ( Translation_1_Key & 29'b10000000000000000000000000000 ) == 29'b00000000000000000000000000000;
           	                                                                                                                     
56410      	assign CnMatch_1_18 = ( Translation_1_Key & 29'b11100000000000000000000000000 ) == 29'b10100000000000000000000000000;
           	                                                                                                                     
56411      	assign CnMatch_1_17 = ( Translation_1_Key & 29'b11111100000000000000000000000 ) == 29'b10001100000000000000000000000;
           	                                                                                                                     
56412      	assign CnMatch_1_16 = ( Translation_1_Key & 29'b11111100000000000000000000000 ) == 29'b10001000000000000000000000000;
           	                                                                                                                     
56413      	assign CnMatch_1_15 = ( Translation_1_Key & 29'b11111100000000000000000000000 ) == 29'b10000100000000000000000000000;
           	                                                                                                                     
56414      	assign CnMatch_1_14 = ( Translation_1_Key & 29'b11111100000000000000000000000 ) == 29'b10000000000000000000000000000;
           	                                                                                                                     
56415      	assign CnMatch_1_13 = ( Translation_1_Key & 29'b11111111111111110000000000000 ) == 29'b11110010000000000000000000000;
           	                                                                                                                     
56416      	assign CnMatch_1_12 = ( Translation_1_Key & 29'b11111111111111110000000000000 ) == 29'b11110001000011110000000000000;
           	                                                                                                                     
56417      	assign CnMatch_1_11 = ( Translation_1_Key & 29'b11111111111111110000000000000 ) == 29'b11110001000011100000000000000;
           	                                                                                                                     
56418      	assign CnMatch_1_10 = ( Translation_1_Key & 29'b11111111111111110000000000000 ) == 29'b11110001000011010000000000000;
           	                                                                                                                     
56419      	assign CnMatch_1_9 = ( Translation_1_Key & 29'b11111111111111110000000000000 ) == 29'b11110001000010000000000000000;
           	                                                                                                                    
56420      	assign CnMatch_1_8 = ( Translation_1_Key & 29'b11111111111111110000000000000 ) == 29'b11110001000001110000000000000;
           	                                                                                                                    
56421      	assign CnMatch_1_7 = ( Translation_1_Key & 29'b11111111111111110000000000000 ) == 29'b11110001000001010000000000000;
           	                                                                                                                    
56422      	assign CnMatch_1_6 = ( Translation_1_Key & 29'b11111111111111110000000000000 ) == 29'b11110001000001000000000000000;
           	                                                                                                                    
56423      	assign CnMatch_1_5 = ( Translation_1_Key & 29'b11111111111111110000000000000 ) == 29'b11110001000000100000000000000;
           	                                                                                                                    
56424      	assign CnMatch_1_4 = ( Translation_1_Key & 29'b11111111111111110000000000000 ) == 29'b11110001000000010000000000000;
           	                                                                                                                    
56425      	assign CnMatch_1_3 = ( Translation_1_Key & 29'b11111111111111111000000000000 ) == 29'b11110001000000111000000000000;
           	                                                                                                                    
56426      	assign CnMatch_1_2 = ( Translation_1_Key & 29'b11111111111111111000000000000 ) == 29'b11110001000000110000000000000;
           	                                                                                                                    
56427      	assign CnMatch_1_1 = ( Translation_1_Key & 29'b11111111111111111000000000000 ) == 29'b11110001000000000000000000000;
           	                                                                                                                    
56428      	assign CnMatch_1_0 = ( Translation_1_Key & 29'b11111111111111111100000000000 ) == 29'b11110001000000001100000000000;
           	                                                                                                                    
56429      	assign SnMatch_1 =
           	                  
56430      		{
           		 
56431      		CnMatch_1_19
           		            
56432      		,
           		 
56433      		CnMatch_1_18
           		            
56434      		,
           		 
56435      		CnMatch_1_17
           		            
56436      		,
           		 
56437      		CnMatch_1_16
           		            
56438      		,
           		 
56439      		CnMatch_1_15
           		            
56440      		,
           		 
56441      		CnMatch_1_14
           		            
56442      		,
           		 
56443      		CnMatch_1_13
           		            
56444      		,
           		 
56445      		CnMatch_1_12
           		            
56446      		,
           		 
56447      		CnMatch_1_11
           		            
56448      		,
           		 
56449      		CnMatch_1_10
           		            
56450      		,
           		 
56451      		CnMatch_1_9
           		           
56452      		,
           		 
56453      		CnMatch_1_8
           		           
56454      		,
           		 
56455      		CnMatch_1_7
           		           
56456      		,
           		 
56457      		CnMatch_1_6
           		           
56458      		,
           		 
56459      		CnMatch_1_5
           		           
56460      		,
           		 
56461      		CnMatch_1_4
           		           
56462      		,
           		 
56463      		CnMatch_1_3
           		           
56464      		,
           		 
56465      		CnMatch_1_2
           		           
56466      		,
           		 
56467      		CnMatch_1_1
           		           
56468      		,
           		 
56469      		CnMatch_1_0
           		           
56470      		};
           		  
56471      	rsnoc_z_T_C_S_C_L_R_S_Lf_20 uslf21( .Found( Translation_1_Found ) , .I( SnMatch_1 ) , .O( u_d0ee ) );
           	                                                                                                     
56472      	rsnoc_z_T_C_S_C_L_R_E_z_20 ue22( .I( u_d0ee ) , .O( Translation_1_MatchId ) );
           	                                                                              
56473      endmodule
                    
56474      
           
56475      
           
56476      
           
56477      // FlexNoC version    : 4.7.0
                                        
56478      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
56479      // Exported Structure : /Specification.Architecture.Structure
                                                                        
56480      // ExportOption       : /verilog
                                           
56481      
           
56482      `timescale 1ps/1ps
                             
56483      module rsnoc_z_H_R_N_A_S2_U_B_a96f8f8d (
                                                   
56484      	Mst_Req_Addr
           	            
56485      ,	Mst_Req_Be
            	          
56486      ,	Mst_Req_BurstType
            	                 
56487      ,	Mst_Req_Data
            	            
56488      ,	Mst_Req_Last
            	            
56489      ,	Mst_Req_Len1
            	            
56490      ,	Mst_Req_Lock
            	            
56491      ,	Mst_Req_Opc
            	           
56492      ,	Mst_Req_Rdy
            	           
56493      ,	Mst_Req_SeqId
            	             
56494      ,	Mst_Req_SeqUnOrdered
            	                    
56495      ,	Mst_Req_SeqUnique
            	                 
56496      ,	Mst_Req_User
            	            
56497      ,	Mst_Req_Vld
            	           
56498      ,	Mst_Rsp_Data
            	            
56499      ,	Mst_Rsp_Last
            	            
56500      ,	Mst_Rsp_Opc
            	           
56501      ,	Mst_Rsp_Rdy
            	           
56502      ,	Mst_Rsp_SeqId
            	             
56503      ,	Mst_Rsp_SeqUnOrdered
            	                    
56504      ,	Mst_Rsp_Status
            	              
56505      ,	Mst_Rsp_Vld
            	           
56506      ,	Slv_Req_Addr
            	            
56507      ,	Slv_Req_Be
            	          
56508      ,	Slv_Req_BurstType
            	                 
56509      ,	Slv_Req_Data
            	            
56510      ,	Slv_Req_Last
            	            
56511      ,	Slv_Req_Len1
            	            
56512      ,	Slv_Req_Lock
            	            
56513      ,	Slv_Req_Opc
            	           
56514      ,	Slv_Req_Rdy
            	           
56515      ,	Slv_Req_SeqId
            	             
56516      ,	Slv_Req_SeqUnOrdered
            	                    
56517      ,	Slv_Req_SeqUnique
            	                 
56518      ,	Slv_Req_User
            	            
56519      ,	Slv_Req_Vld
            	           
56520      ,	Slv_Rsp_Data
            	            
56521      ,	Slv_Rsp_Last
            	            
56522      ,	Slv_Rsp_Opc
            	           
56523      ,	Slv_Rsp_Rdy
            	           
56524      ,	Slv_Rsp_SeqId
            	             
56525      ,	Slv_Rsp_SeqUnOrdered
            	                    
56526      ,	Slv_Rsp_Status
            	              
56527      ,	Slv_Rsp_Vld
            	           
56528      ,	Sys_Clk
            	       
56529      ,	Sys_Clk_ClkS
            	            
56530      ,	Sys_Clk_En
            	          
56531      ,	Sys_Clk_EnS
            	           
56532      ,	Sys_Clk_RetRstN
            	               
56533      ,	Sys_Clk_RstN
            	            
56534      ,	Sys_Clk_Tm
            	          
56535      ,	Sys_Pwr_Idle
            	            
56536      ,	Sys_Pwr_WakeUp
            	              
56537      );
             
56538      	output [31:0] Mst_Req_Addr         ;
           	                                    
56539      	output [7:0]  Mst_Req_Be           ;
           	                                    
56540      	output        Mst_Req_BurstType    ;
           	                                    
56541      	output [63:0] Mst_Req_Data         ;
           	                                    
56542      	output        Mst_Req_Last         ;
           	                                    
56543      	output [5:0]  Mst_Req_Len1         ;
           	                                    
56544      	output        Mst_Req_Lock         ;
           	                                    
56545      	output [2:0]  Mst_Req_Opc          ;
           	                                    
56546      	input         Mst_Req_Rdy          ;
           	                                    
56547      	output [3:0]  Mst_Req_SeqId        ;
           	                                    
56548      	output        Mst_Req_SeqUnOrdered ;
           	                                    
56549      	output        Mst_Req_SeqUnique    ;
           	                                    
56550      	output [7:0]  Mst_Req_User         ;
           	                                    
56551      	output        Mst_Req_Vld          ;
           	                                    
56552      	input  [63:0] Mst_Rsp_Data         ;
           	                                    
56553      	input         Mst_Rsp_Last         ;
           	                                    
56554      	input  [2:0]  Mst_Rsp_Opc          ;
           	                                    
56555      	output        Mst_Rsp_Rdy          ;
           	                                    
56556      	input  [3:0]  Mst_Rsp_SeqId        ;
           	                                    
56557      	input         Mst_Rsp_SeqUnOrdered ;
           	                                    
56558      	input  [1:0]  Mst_Rsp_Status       ;
           	                                    
56559      	input         Mst_Rsp_Vld          ;
           	                                    
56560      	input  [31:0] Slv_Req_Addr         ;
           	                                    
56561      	input  [7:0]  Slv_Req_Be           ;
           	                                    
56562      	input         Slv_Req_BurstType    ;
           	                                    
56563      	input  [63:0] Slv_Req_Data         ;
           	                                    
56564      	input         Slv_Req_Last         ;
           	                                    
56565      	input  [5:0]  Slv_Req_Len1         ;
           	                                    
56566      	input         Slv_Req_Lock         ;
           	                                    
56567      	input  [2:0]  Slv_Req_Opc          ;
           	                                    
56568      	output        Slv_Req_Rdy          ;
           	                                    
56569      	input  [3:0]  Slv_Req_SeqId        ;
           	                                    
56570      	input         Slv_Req_SeqUnOrdered ;
           	                                    
56571      	input         Slv_Req_SeqUnique    ;
           	                                    
56572      	input  [7:0]  Slv_Req_User         ;
           	                                    
56573      	input         Slv_Req_Vld          ;
           	                                    
56574      	output [63:0] Slv_Rsp_Data         ;
           	                                    
56575      	output        Slv_Rsp_Last         ;
           	                                    
56576      	output [2:0]  Slv_Rsp_Opc          ;
           	                                    
56577      	input         Slv_Rsp_Rdy          ;
           	                                    
56578      	output [3:0]  Slv_Rsp_SeqId        ;
           	                                    
56579      	output        Slv_Rsp_SeqUnOrdered ;
           	                                    
56580      	output [1:0]  Slv_Rsp_Status       ;
           	                                    
56581      	output        Slv_Rsp_Vld          ;
           	                                    
56582      	input         Sys_Clk              ;
           	                                    
56583      	input         Sys_Clk_ClkS         ;
           	                                    
56584      	input         Sys_Clk_En           ;
           	                                    
56585      	input         Sys_Clk_EnS          ;
           	                                    
56586      	input         Sys_Clk_RetRstN      ;
           	                                    
56587      	input         Sys_Clk_RstN         ;
           	                                    
56588      	input         Sys_Clk_Tm           ;
           	                                    
56589      	output        Sys_Pwr_Idle         ;
           	                                    
56590      	output        Sys_Pwr_WakeUp       ;
           	                                    
56591      	assign Mst_Req_Addr = Slv_Req_Addr;
           	                                   
56592      	assign Mst_Req_Be = Slv_Req_Be;
           	                               
56593      	assign Mst_Req_BurstType = Slv_Req_BurstType;
           	                                             
56594      	assign Mst_Req_Data = Slv_Req_Data;
           	                                   
56595      	assign Mst_Req_Last = Slv_Req_Last;
           	                                   
56596      	assign Mst_Req_Len1 = Slv_Req_Len1;
           	                                   
56597      	assign Mst_Req_Lock = Slv_Req_Lock;
           	                                   
56598      	assign Mst_Req_Opc = Slv_Req_Opc;
           	                                 
56599      	assign Mst_Req_SeqId = Slv_Req_SeqId;
           	                                     
56600      	assign Mst_Req_SeqUnOrdered = Slv_Req_SeqUnOrdered;
           	                                                   
56601      	assign Mst_Req_SeqUnique = Slv_Req_SeqUnique;
           	                                             
56602      	assign Mst_Req_User = Slv_Req_User;
           	                                   
56603      	assign Mst_Req_Vld = Slv_Req_Vld;
           	                                 
56604      	assign Mst_Rsp_Rdy = Slv_Rsp_Rdy;
           	                                 
56605      	assign Slv_Req_Rdy = Mst_Req_Rdy;
           	                                 
56606      	assign Slv_Rsp_Data = Mst_Rsp_Data;
           	                                   
56607      	assign Slv_Rsp_Last = Mst_Rsp_Last;
           	                                   
56608      	assign Slv_Rsp_Opc = Mst_Rsp_Opc;
           	                                 
56609      	assign Slv_Rsp_SeqId = Mst_Rsp_SeqId;
           	                                     
56610      	assign Slv_Rsp_SeqUnOrdered = Mst_Rsp_SeqUnOrdered;
           	                                                   
56611      	assign Slv_Rsp_Status = Mst_Rsp_Status;
           	                                       
56612      	assign Slv_Rsp_Vld = Mst_Rsp_Vld;
           	                                 
56613      	assign Sys_Pwr_Idle = 1'b1;
           	                           
56614      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
56615      endmodule
                    
56616      
           
56617      `timescale 1ps/1ps
                             
56618      module rsnoc_z_H_R_N_A_S2_U_D_035e0f5a (
                                                   
56619      	CplVld
           	      
56620      ,	Mst_Req_Addr
            	            
56621      ,	Mst_Req_Be
            	          
56622      ,	Mst_Req_BurstType
            	                 
56623      ,	Mst_Req_Data
            	            
56624      ,	Mst_Req_Last
            	            
56625      ,	Mst_Req_Len1
            	            
56626      ,	Mst_Req_Lock
            	            
56627      ,	Mst_Req_Opc
            	           
56628      ,	Mst_Req_Rdy
            	           
56629      ,	Mst_Req_SeqId
            	             
56630      ,	Mst_Req_SeqUnOrdered
            	                    
56631      ,	Mst_Req_SeqUnique
            	                 
56632      ,	Mst_Req_User
            	            
56633      ,	Mst_Req_Vld
            	           
56634      ,	Mst_Rsp_Data
            	            
56635      ,	Mst_Rsp_Last
            	            
56636      ,	Mst_Rsp_Opc
            	           
56637      ,	Mst_Rsp_Rdy
            	           
56638      ,	Mst_Rsp_SeqId
            	             
56639      ,	Mst_Rsp_SeqUnOrdered
            	                    
56640      ,	Mst_Rsp_Status
            	              
56641      ,	Mst_Rsp_Vld
            	           
56642      ,	Slv_Req_Addr
            	            
56643      ,	Slv_Req_Be
            	          
56644      ,	Slv_Req_BurstType
            	                 
56645      ,	Slv_Req_Data
            	            
56646      ,	Slv_Req_Last
            	            
56647      ,	Slv_Req_Len1
            	            
56648      ,	Slv_Req_Lock
            	            
56649      ,	Slv_Req_Opc
            	           
56650      ,	Slv_Req_Rdy
            	           
56651      ,	Slv_Req_SeqId
            	             
56652      ,	Slv_Req_SeqUnOrdered
            	                    
56653      ,	Slv_Req_SeqUnique
            	                 
56654      ,	Slv_Req_User
            	            
56655      ,	Slv_Req_Vld
            	           
56656      ,	Slv_Rsp_Data
            	            
56657      ,	Slv_Rsp_Last
            	            
56658      ,	Slv_Rsp_Opc
            	           
56659      ,	Slv_Rsp_Rdy
            	           
56660      ,	Slv_Rsp_SeqId
            	             
56661      ,	Slv_Rsp_SeqUnOrdered
            	                    
56662      ,	Slv_Rsp_Status
            	              
56663      ,	Slv_Rsp_Vld
            	           
56664      ,	Snoop
            	     
56665      ,	Sys_Clk
            	       
56666      ,	Sys_Clk_ClkS
            	            
56667      ,	Sys_Clk_En
            	          
56668      ,	Sys_Clk_EnS
            	           
56669      ,	Sys_Clk_RetRstN
            	               
56670      ,	Sys_Clk_RstN
            	            
56671      ,	Sys_Clk_Tm
            	          
56672      ,	Sys_Pwr_Idle
            	            
56673      ,	Sys_Pwr_WakeUp
            	              
56674      );
             
56675      	output        CplVld               ;
           	                                    
56676      	output [31:0] Mst_Req_Addr         ;
           	                                    
56677      	output [7:0]  Mst_Req_Be           ;
           	                                    
56678      	output        Mst_Req_BurstType    ;
           	                                    
56679      	output [63:0] Mst_Req_Data         ;
           	                                    
56680      	output        Mst_Req_Last         ;
           	                                    
56681      	output [5:0]  Mst_Req_Len1         ;
           	                                    
56682      	output        Mst_Req_Lock         ;
           	                                    
56683      	output [2:0]  Mst_Req_Opc          ;
           	                                    
56684      	input         Mst_Req_Rdy          ;
           	                                    
56685      	output [3:0]  Mst_Req_SeqId        ;
           	                                    
56686      	output        Mst_Req_SeqUnOrdered ;
           	                                    
56687      	output        Mst_Req_SeqUnique    ;
           	                                    
56688      	output [7:0]  Mst_Req_User         ;
           	                                    
56689      	output        Mst_Req_Vld          ;
           	                                    
56690      	input  [63:0] Mst_Rsp_Data         ;
           	                                    
56691      	input         Mst_Rsp_Last         ;
           	                                    
56692      	input  [2:0]  Mst_Rsp_Opc          ;
           	                                    
56693      	output        Mst_Rsp_Rdy          ;
           	                                    
56694      	input  [3:0]  Mst_Rsp_SeqId        ;
           	                                    
56695      	input         Mst_Rsp_SeqUnOrdered ;
           	                                    
56696      	input  [1:0]  Mst_Rsp_Status       ;
           	                                    
56697      	input         Mst_Rsp_Vld          ;
           	                                    
56698      	input  [31:0] Slv_Req_Addr         ;
           	                                    
56699      	input  [7:0]  Slv_Req_Be           ;
           	                                    
56700      	input         Slv_Req_BurstType    ;
           	                                    
56701      	input  [63:0] Slv_Req_Data         ;
           	                                    
56702      	input         Slv_Req_Last         ;
           	                                    
56703      	input  [5:0]  Slv_Req_Len1         ;
           	                                    
56704      	input         Slv_Req_Lock         ;
           	                                    
56705      	input  [2:0]  Slv_Req_Opc          ;
           	                                    
56706      	output        Slv_Req_Rdy          ;
           	                                    
56707      	input  [3:0]  Slv_Req_SeqId        ;
           	                                    
56708      	input         Slv_Req_SeqUnOrdered ;
           	                                    
56709      	input         Slv_Req_SeqUnique    ;
           	                                    
56710      	input  [7:0]  Slv_Req_User         ;
           	                                    
56711      	input         Slv_Req_Vld          ;
           	                                    
56712      	output [63:0] Slv_Rsp_Data         ;
           	                                    
56713      	output        Slv_Rsp_Last         ;
           	                                    
56714      	output [2:0]  Slv_Rsp_Opc          ;
           	                                    
56715      	input         Slv_Rsp_Rdy          ;
           	                                    
56716      	output [3:0]  Slv_Rsp_SeqId        ;
           	                                    
56717      	output        Slv_Rsp_SeqUnOrdered ;
           	                                    
56718      	output [1:0]  Slv_Rsp_Status       ;
           	                                    
56719      	output        Slv_Rsp_Vld          ;
           	                                    
56720      	input         Snoop                ;
           	                                    
56721      	input         Sys_Clk              ;
           	                                    
56722      	input         Sys_Clk_ClkS         ;
           	                                    
56723      	input         Sys_Clk_En           ;
           	                                    
56724      	input         Sys_Clk_EnS          ;
           	                                    
56725      	input         Sys_Clk_RetRstN      ;
           	                                    
56726      	input         Sys_Clk_RstN         ;
           	                                    
56727      	input         Sys_Clk_Tm           ;
           	                                    
56728      	output        Sys_Pwr_Idle         ;
           	                                    
56729      	output        Sys_Pwr_WakeUp       ;
           	                                    
56730      	assign CplVld = 1'b0;
           	                     
56731      	assign Mst_Req_Addr = Slv_Req_Addr;
           	                                   
56732      	assign Mst_Req_Be = Slv_Req_Be;
           	                               
56733      	assign Mst_Req_BurstType = Slv_Req_BurstType;
           	                                             
56734      	assign Mst_Req_Data = Slv_Req_Data;
           	                                   
56735      	assign Mst_Req_Last = Slv_Req_Last;
           	                                   
56736      	assign Mst_Req_Len1 = Slv_Req_Len1;
           	                                   
56737      	assign Mst_Req_Lock = Slv_Req_Lock;
           	                                   
56738      	assign Mst_Req_Opc = Slv_Req_Opc;
           	                                 
56739      	assign Mst_Req_SeqId = Slv_Req_SeqId;
           	                                     
56740      	assign Mst_Req_SeqUnOrdered = Slv_Req_SeqUnOrdered;
           	                                                   
56741      	assign Mst_Req_SeqUnique = Slv_Req_SeqUnique;
           	                                             
56742      	assign Mst_Req_User = Slv_Req_User;
           	                                   
56743      	assign Mst_Req_Vld = Slv_Req_Vld;
           	                                 
56744      	assign Mst_Rsp_Rdy = Slv_Rsp_Rdy;
           	                                 
56745      	assign Slv_Req_Rdy = Mst_Req_Rdy;
           	                                 
56746      	assign Slv_Rsp_Data = Mst_Rsp_Data;
           	                                   
56747      	assign Slv_Rsp_Last = Mst_Rsp_Last;
           	                                   
56748      	assign Slv_Rsp_Opc = Mst_Rsp_Opc;
           	                                 
56749      	assign Slv_Rsp_SeqId = Mst_Rsp_SeqId;
           	                                     
56750      	assign Slv_Rsp_SeqUnOrdered = Mst_Rsp_SeqUnOrdered;
           	                                                   
56751      	assign Slv_Rsp_Status = Mst_Rsp_Status;
           	                                       
56752      	assign Slv_Rsp_Vld = Mst_Rsp_Vld;
           	                                 
56753      	assign Sys_Pwr_Idle = 1'b1;
           	                           
56754      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
56755      endmodule
                    
56756      
           
56757      `timescale 1ps/1ps
                             
56758      module rsnoc_z_T_C_S_C_L_R_C_3465c9ee_3 ( I , O );
                                                             
56759      	input  [2:0] I ;
           	                
56760      	output [2:0] O ;
           	                
56761      	wire  TO_0 ;
           	            
56762      	wire  TO_1 ;
           	            
56763      	wire  TO_2 ;
           	            
56764      	wire  Ti_0 ;
           	            
56765      	wire  Ti_1 ;
           	            
56766      	wire  Ti_2 ;
           	            
56767      	assign Ti_2 = I [2];
           	                    
56768      	assign TO_2 = Ti_2;
           	                   
56769      	assign Ti_1 = I [1];
           	                    
56770      	assign TO_1 = Ti_1 | TO_2;
           	                          
56771      	assign Ti_0 = I [0];
           	                    
56772      	assign TO_0 = Ti_0 | TO_1;
           	                          
56773      	assign O = { TO_2 , TO_1 , TO_0 };
           	                                  
56774      endmodule
                    
56775      
           
56776      `timescale 1ps/1ps
                             
56777      module rsnoc_z_T_C_S_C_L_R_D_z_F3t4 ( I , O );
                                                         
56778      	input  [2:0] I ;
           	                
56779      	output [3:0] O ;
           	                
56780      	wire [7:0] uDecoded_0 ;
           	                       
56781      	wire [3:0] uDecoded_1 ;
           	                       
56782      	wire [1:0] uDecoded_2 ;
           	                       
56783      	wire       u_6542     ;
           	                       
56784      	wire       u_7bab     ;
           	                       
56785      	wire       u_c39d     ;
           	                       
56786      	wire       u_c4ee     ;
           	                       
56787      	wire       M          ;
           	                       
56788      	assign u_6542 = I [0];
           	                      
56789      	assign uDecoded_2 = { { 1 { u_6542 }  } , ~ { 1 { u_6542 }  } };
           	                                                                
56790      	assign u_c39d = I [1];
           	                      
56791      	assign uDecoded_1 = { uDecoded_2 & { 2 { u_c39d }  } , uDecoded_2 & ~ { 2 { u_c39d }  } };
           	                                                                                          
56792      	assign u_7bab = I [2];
           	                      
56793      	assign uDecoded_0 = { uDecoded_1 & { 4 { u_7bab }  } , uDecoded_1 & ~ { 4 { u_7bab }  } };
           	                                                                                          
56794      	assign u_c4ee = I [2];
           	                      
56795      	assign M = u_c4ee == 1'b0;
           	                          
56796      	assign O = uDecoded_0 [3:0] & { 4 { M }  };
           	                                           
56797      endmodule
                    
56798      
           
56799      `timescale 1ps/1ps
                             
56800      module rsnoc_z_T_C_S_C_L_R_D_L_F2t8 ( I , O );
                                                         
56801      	input  [1:0] I ;
           	                
56802      	output [7:0] O ;
           	                
56803      	wire [3:0] uDecoded_0 ;
           	                       
56804      	wire [1:0] uDecoded_1 ;
           	                       
56805      	wire       u_6542     ;
           	                       
56806      	wire       u_c39d     ;
           	                       
56807      	assign u_6542 = I [0];
           	                      
56808      	assign uDecoded_1 = { { 1 { u_6542 }  } , 1'b1 };
           	                                                 
56809      	assign u_c39d = I [1];
           	                      
56810      	assign uDecoded_0 = { uDecoded_1 & { 2 { u_c39d }  } , uDecoded_1 | { 2 { u_c39d }  } };
           	                                                                                        
56811      	assign O = { 4'b0 , uDecoded_0 };
           	                                 
56812      endmodule
                    
56813      
           
56814      `timescale 1ps/1ps
                             
56815      module rsnoc_z_T_C_S_C_L_R_D_L_F2t3 ( I , O );
                                                         
56816      	input  [1:0] I ;
           	                
56817      	output [2:0] O ;
           	                
56818      	wire [3:0] uDecoded_0 ;
           	                       
56819      	wire [1:0] uDecoded_1 ;
           	                       
56820      	wire       u_6542     ;
           	                       
56821      	wire       u_c39d     ;
           	                       
56822      	assign u_6542 = I [0];
           	                      
56823      	assign uDecoded_1 = { 1'b0 , { 1 { u_6542 }  } };
           	                                                 
56824      	assign u_c39d = I [1];
           	                      
56825      	assign uDecoded_0 = { uDecoded_1 & { 2 { u_c39d }  } , uDecoded_1 | { 2 { u_c39d }  } };
           	                                                                                        
56826      	assign O = uDecoded_0 [2:0] | ~ { 3 { 1'b1 }  };
           	                                                
56827      endmodule
                    
56828      
           
56829      `timescale 1ps/1ps
                             
56830      module rsnoc_z_T_C_S_C_L_R_E_S_F8t32 ( I , O );
                                                          
56831      	input  [7:0]  I ;
           	                 
56832      	output [31:0] O ;
           	                 
56833      	assign O = { { 24 { I [7] }  } , I };
           	                                     
56834      endmodule
                    
56835      
           
56836      `timescale 1ps/1ps
                             
56837      module rsnoc_z_T_C_S_C_L_R_Rsr_Srdx01g_1 (
                                                     
56838      	Clk , Clk_ClkS , Clk_En , Clk_EnS , Clk_RetRstN , Clk_RstN , Clk_Tm , O , Reset , Set
           	                                                                                     
56839      );
             
56840      	input   Clk         ;
           	                     
56841      	input   Clk_ClkS    ;
           	                     
56842      	input   Clk_En      ;
           	                     
56843      	input   Clk_EnS     ;
           	                     
56844      	input   Clk_RetRstN ;
           	                     
56845      	input   Clk_RstN    ;
           	                     
56846      	input   Clk_Tm      ;
           	                     
56847      	output  O           ;
           	                     
56848      	input   Reset       ;
           	                     
56849      	input   Set         ;
           	                     
56850      	wire  RegIn ;
           	             
56851      	reg   O     ;
           	             
56852      	assign RegIn = O & ~ Reset | Set;
           	                                 
56853      	always @( posedge Clk or negedge Clk_RstN )
           	                                           
56854      		if ( ! Clk_RstN )
           		                 
56855      			O <= #1.0 ( 1'b1 );
           			                   
56856      		else	O <= #1.0 ( RegIn );
           		    	                    
56857      endmodule
                    
56858      
           
56859      `timescale 1ps/1ps
                             
56860      module rsnoc_z_T_C_S_C_L_R_S_72a3ed95_64 ( I , O );
                                                              
56861      	input  [63:0] I ;
           	                 
56862      	output [63:0] O ;
           	                 
56863      	assign O =
           	          
56864      		{ I [7:0] , I [15:8] , I [23:16] , I [31:24] , I [39:32] , I [47:40] , I [55:48] , I [63:56] };
           		                                                                                               
56865      endmodule
                    
56866      
           
56867      `timescale 1ps/1ps
                             
56868      module rsnoc_z_T_C_S_C_L_R_Ro_I4o2 ( I , O );
                                                        
56869      	input  [3:0] I ;
           	                
56870      	output [1:0] O ;
           	                
56871      	assign O = I [3:2] | I [1:0];
           	                             
56872      endmodule
                    
56873      
           
56874      `timescale 1ps/1ps
                             
56875      module rsnoc_z_H_R_U_A_S_fe09775f_R2 (
                                                 
56876      	Gnt
           	   
56877      ,	Rdy
            	   
56878      ,	Req
            	   
56879      ,	ReqArbIn
            	        
56880      ,	Sys_Clk
            	       
56881      ,	Sys_Clk_ClkS
            	            
56882      ,	Sys_Clk_En
            	          
56883      ,	Sys_Clk_EnS
            	           
56884      ,	Sys_Clk_RetRstN
            	               
56885      ,	Sys_Clk_RstN
            	            
56886      ,	Sys_Clk_Tm
            	          
56887      ,	Sys_Pwr_Idle
            	            
56888      ,	Sys_Pwr_WakeUp
            	              
56889      ,	Vld
            	   
56890      );
             
56891      	output [1:0] Gnt             ;
           	                              
56892      	input        Rdy             ;
           	                              
56893      	input  [1:0] Req             ;
           	                              
56894      	input  [1:0] ReqArbIn        ;
           	                              
56895      	input        Sys_Clk         ;
           	                              
56896      	input        Sys_Clk_ClkS    ;
           	                              
56897      	input        Sys_Clk_En      ;
           	                              
56898      	input        Sys_Clk_EnS     ;
           	                              
56899      	input        Sys_Clk_RetRstN ;
           	                              
56900      	input        Sys_Clk_RstN    ;
           	                              
56901      	input        Sys_Clk_Tm      ;
           	                              
56902      	output       Sys_Pwr_Idle    ;
           	                              
56903      	output       Sys_Pwr_WakeUp  ;
           	                              
56904      	output       Vld             ;
           	                              
56905      	wire [3:0] u_fabc ;
           	                   
56906      	reg  [1:0] Masks  ;
           	                   
56907      	assign Vld = ( | Req );
           	                       
56908      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
56909      		if ( ! Sys_Clk_RstN )
           		                     
56910      			Masks <= #1.0 ( 2'b11 );
           			                        
56911      		else if ( Vld & Rdy )
           		                     
56912      			Masks <= #1.0 ( { Gnt [0] - 1'b1 , 1'b1 } );
           			                                            
56913      	rsnoc_z_T_C_S_C_L_R_S_L_4 usl( .I( { Req , Req & ~ Masks } ) , .O( u_fabc ) );
           	                                                                              
56914      	rsnoc_z_T_C_S_C_L_R_Ro_I4o2 uro( .I( u_fabc ) , .O( Gnt ) );
           	                                                            
56915      	assign Sys_Pwr_Idle = 1'b1;
           	                           
56916      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
56917      endmodule
                    
56918      
           
56919      `timescale 1ps/1ps
                             
56920      module rsnoc_z_H_R_U_P_B_e8f2845f_A32244313003000 (
                                                              
56921      	Rx_0
           	    
56922      ,	Rx_1
            	    
56923      ,	Rx_10
            	     
56924      ,	Rx_2
            	    
56925      ,	Rx_3
            	    
56926      ,	Rx_4
            	    
56927      ,	Rx_5
            	    
56928      ,	Rx_6
            	    
56929      ,	RxRdy
            	     
56930      ,	RxVld
            	     
56931      ,	Sys_Clk
            	       
56932      ,	Sys_Clk_ClkS
            	            
56933      ,	Sys_Clk_En
            	          
56934      ,	Sys_Clk_EnS
            	           
56935      ,	Sys_Clk_RetRstN
            	               
56936      ,	Sys_Clk_RstN
            	            
56937      ,	Sys_Clk_Tm
            	          
56938      ,	Sys_Pwr_Idle
            	            
56939      ,	Sys_Pwr_WakeUp
            	              
56940      ,	Tx_0
            	    
56941      ,	Tx_1
            	    
56942      ,	Tx_10
            	     
56943      ,	Tx_2
            	    
56944      ,	Tx_3
            	    
56945      ,	Tx_4
            	    
56946      ,	Tx_5
            	    
56947      ,	Tx_6
            	    
56948      ,	TxRdy
            	     
56949      ,	TxVld
            	     
56950      );
             
56951      	input  [31:0] Rx_0            ;
           	                               
56952      	input  [1:0]  Rx_1            ;
           	                               
56953      	input  [2:0]  Rx_10           ;
           	                               
56954      	input  [3:0]  Rx_2            ;
           	                               
56955      	input  [3:0]  Rx_3            ;
           	                               
56956      	input  [2:0]  Rx_4            ;
           	                               
56957      	input         Rx_5            ;
           	                               
56958      	input  [2:0]  Rx_6            ;
           	                               
56959      	output        RxRdy           ;
           	                               
56960      	input         RxVld           ;
           	                               
56961      	input         Sys_Clk         ;
           	                               
56962      	input         Sys_Clk_ClkS    ;
           	                               
56963      	input         Sys_Clk_En      ;
           	                               
56964      	input         Sys_Clk_EnS     ;
           	                               
56965      	input         Sys_Clk_RetRstN ;
           	                               
56966      	input         Sys_Clk_RstN    ;
           	                               
56967      	input         Sys_Clk_Tm      ;
           	                               
56968      	output        Sys_Pwr_Idle    ;
           	                               
56969      	output        Sys_Pwr_WakeUp  ;
           	                               
56970      	output [31:0] Tx_0            ;
           	                               
56971      	output [1:0]  Tx_1            ;
           	                               
56972      	output [2:0]  Tx_10           ;
           	                               
56973      	output [3:0]  Tx_2            ;
           	                               
56974      	output [3:0]  Tx_3            ;
           	                               
56975      	output [2:0]  Tx_4            ;
           	                               
56976      	output        Tx_5            ;
           	                               
56977      	output [2:0]  Tx_6            ;
           	                               
56978      	input         TxRdy           ;
           	                               
56979      	output        TxVld           ;
           	                               
56980      	reg         Full     ;
           	                      
56981      	reg  [31:0] Reg_0    ;
           	                      
56982      	reg  [1:0]  Reg_1    ;
           	                      
56983      	reg  [2:0]  Reg_10   ;
           	                      
56984      	reg  [3:0]  Reg_2    ;
           	                      
56985      	reg  [3:0]  Reg_3    ;
           	                      
56986      	reg  [2:0]  Reg_4    ;
           	                      
56987      	reg         Reg_5    ;
           	                      
56988      	reg  [2:0]  Reg_6    ;
           	                      
56989      	wire [31:0] RxInt_0  ;
           	                      
56990      	wire [1:0]  RxInt_1  ;
           	                      
56991      	wire [2:0]  RxInt_10 ;
           	                      
56992      	wire [3:0]  RxInt_2  ;
           	                      
56993      	wire [3:0]  RxInt_3  ;
           	                      
56994      	wire [2:0]  RxInt_4  ;
           	                      
56995      	wire        RxInt_5  ;
           	                      
56996      	wire [2:0]  RxInt_6  ;
           	                      
56997      	reg         dontStop ;
           	                      
56998      	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
56999      	assign RxRdy = ~ Full;
           	                      
57000      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
57001      		if ( ! Sys_Clk_RstN )
           		                     
57002      			Full <= #1.0 ( 1'b0 );
           			                      
57003      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
57004      	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
57005      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
57006      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56295      	wire        CnMatch_0_8  ;
           	                          
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_148) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56195      	wire  u_d3b8 ;
           	<font color = "red">-1-</font>              
56196      	wire  u_d73  ;
           <font color = "red">	==></font>
56197      	wire  u_db45 ;
           <font color = "green">	==></font>
56198      	wire  u_ddb1 ;
           <font color = "red">	==></font>
56199      	wire  u_e90  ;
           <font color = "red">	==></font>
56200      	wire  u_f3ad ;
           <font color = "red">	==></font>
56201      	wire  u_ff71 ;
           <font color = "green">	==></font>
56202      	assign u_d73 = I [0];
           <font color = "green">	==></font>
56203      	assign u_214c = u_d73 | I [1];
           <font color = "red">	==></font>
56204      	assign u_ddb1 = I [2];
           <font color = "red">	==></font>
56205      	assign u_ff71 = u_214c | u_ddb1 | I [3];
           <font color = "red">	==></font>
56206      	assign u_c140 = I [4];
           <font color = "red">	==></font>
56207      	assign u_7466 = u_c140 | I [5];
           <font color = "green">	==></font>
56208      	assign u_6100 = I [6];
           <font color = "red">	==></font>
56209      	assign u_7732 = u_ff71 | u_7466 | u_6100 | I [7];
           <font color = "red">	==></font>
56210      	assign u_880e = I [8];
           <font color = "red">	==></font>
56211      	assign u_db45 = u_880e | I [9];
           <font color = "green">	==></font>
56212      	assign u_62cb = I [10];
           <font color = "red">	==></font>
56213      	assign u_1a96 = u_db45 | u_62cb | I [11];
           <font color = "red">	==></font>
56214      	assign u_5788 = I [12];
           <font color = "red">	==></font>
56215      	assign u_d3b8 = u_5788 | I [13];
           <font color = "green">	==></font>
56216      	assign u_30d1 = I [14];
           <font color = "green">	==></font>
56217      	assign u_e90 = u_7732 | u_1a96 | u_d3b8 | u_30d1 | I [15];
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>20'b00000000000000000001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>20'b00000000000000000010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>20'b00000000000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>20'b00000000000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>20'b00000000000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>20'b00000000000000100000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>20'b00000000000001000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>20'b00000000000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>20'b00000000000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>20'b00000000001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>20'b00000000010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>20'b00000000100000000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>20'b00000001000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>20'b00000010000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>20'b00000100000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>20'b00001000000000000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>20'b00010000000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>20'b00100000000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>20'b01000000000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>20'b10000000000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>20'b00000000000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56228      	assign u_13 = ~ u_ff71;
           	<font color = "green">-1-</font>                       
56229      	assign u_ce62 = u_13 & ~ u_7466;
           <font color = "green">	==></font>
56230      	assign u_2 = ~ u_214c;
           	<font color = "green">-2-</font>                      
56231      	assign O =
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56259      ,	Translation_0_Found
           <font color = "green">-1-</font> 	                   
56260      ,	Translation_0_Key
           <font color = "green">==></font>
56261      ,	Translation_0_MatchId
           <font color = "green">-2-</font> 	                     
56262      ,	Translation_1_Found
           <font color = "green">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56303      	wire        CnMatch_1_14 ;
           	<font color = "green">-1-</font>                          
56304      	wire        CnMatch_1_15 ;
           <font color = "green">	==></font>
56305      	wire        CnMatch_1_16 ;
           	<font color = "green">-2-</font>                          
56306      	wire        CnMatch_1_17 ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56309      	wire        CnMatch_1_2  ;
           	<font color = "green">-1-</font>                          
56310      	wire        CnMatch_1_3  ;
           <font color = "green">	==></font>
56311      	wire        CnMatch_1_4  ;
           	<font color = "green">-2-</font>                          
56312      	wire        CnMatch_1_5  ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56315      	wire        CnMatch_1_8  ;
           	<font color = "green">-1-</font>                          
56316      	wire        CnMatch_1_9  ;
           <font color = "green">	==></font>
56317      	wire [19:0] SnMatch_0    ;
           	<font color = "green">-2-</font>                          
56318      	wire [19:0] SnMatch_1    ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56320      	always @( IdInfo_0_Id ) begin
           	<font color = "green">-1-</font>                             
56321      		case ( IdInfo_0_Id )
           <font color = "green">		==></font>
56322      			5'b10011 : u_b0fb = 29'b01111111111111111111111111111 ;
           			<font color = "green">-2-</font>                                                       
56323      			5'b10010 : u_b0fb = 29'b00011111111111111111111111111 ;
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56325      			5'b10000 : u_b0fb = 29'b00000011111111111111111111111 ;
           			<font color = "green">-1-</font>                                                       
56326      			5'b01111 : u_b0fb = 29'b00000011111111111111111111111 ;
           <font color = "green">			==></font>
56327      			5'b01110 : u_b0fb = 29'b00000011111111111111111111111 ;
           			<font color = "green">-2-</font>                                                       
56328      			5'b01101 : u_b0fb = 29'b00000000000000001111111111111 ;
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56339      			5'b00010 : u_b0fb = 29'b00000000000000000111111111111 ;
           			<font color = "red">-1-</font>                                                       
56340      			5'b00001 : u_b0fb = 29'b00000000000000000111111111111 ;
           <font color = "red">			==></font>
56341      			5'b0     : u_b0fb = 29'b00000000000000000011111111111 ;
           			<font color = "red">-2-</font>                                                       
56342      			default  : u_b0fb = 29'b0 ;
           <font color = "red">			==></font>
56343      		endcase
           		<font color = "green">-3-</font>       
56344      	end
           <font color = "green">	==></font>
56345      	assign CnMatch_0_19 = ( Translation_0_Key & 29'b10000000000000000000000000000 ) == 29'b00000000000000000000000000000;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
56369      		CnMatch_0_18
           		<font color = "green">-1-</font>            
56370      		,
           <font color = "green">		==></font>
56371      		CnMatch_0_17
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_194574">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_A_U_49060f8b">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
