{"Source Block": ["hdl/library/axi_fifo2s/axi_fifo2s_adc.v@80:90@HdlIdDef", "  input   [  3:0]                 axi_xfer_status;\n\n  // internal registers\n\n  reg                             adc_wovf = 'd0;\n  reg     [  2:0]                 adc_wcnt_int = 'd0;\n  reg                             adc_dwr = 'd0;\n  reg     [AXI_DATA_WIDTH-1:0]    adc_ddata = 'd0;\n\n  // internal signals\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[85, "  reg     [  2:0]                 adc_wcnt_int = 'd0;\n"]], "Add": []}}