// Seed: 61243268
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  assign module_1.id_0 = 0;
  output wire id_1;
  assign id_2 = id_4;
endmodule
module module_1 (
    inout wor id_0,
    input supply1 id_1,
    inout wor id_2,
    input supply0 id_3,
    input tri id_4,
    input tri0 id_5,
    output tri0 id_6,
    input tri0 id_7,
    output tri1 id_8,
    input uwire id_9,
    input wor id_10,
    output wor id_11,
    input tri1 id_12,
    input tri1 id_13
);
  logic id_15;
  wire  id_16;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_16
  );
  assign id_0  = id_9;
  assign id_11 = -1;
endmodule
