0.6
2016.4
Jan 23 2017
19:19:20
/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/verilog/AESL_axi_master_memptr.v,1491849671,systemVerilog,,,,AESL_axi_master_memptr,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v,1491849671,systemVerilog,,,,AESL_axi_slave_AXILiteS,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/verilog/AESL_axi_slave_p0.v,1491849671,systemVerilog,,,,AESL_axi_slave_p0,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/verilog/sha256.autotb.v,1491849671,systemVerilog,,,,apatb_sha256_top,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/verilog/sha256.v,1491849656,systemVerilog,,,,sha256,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/verilog/sha256_AXILiteS_s_axi.v,1491849657,systemVerilog,,,,sha256_AXILiteS_s_axi,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/verilog/sha256_FPGAbuf.v,1491849657,systemVerilog,,,,sha256_FPGAbuf;sha256_FPGAbuf_ram,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/verilog/sha256_final.v,1491849656,systemVerilog,,,,sha256_final,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/verilog/sha256_memptr_m_axi.v,1491849657,systemVerilog,,,,sha256_memptr_m_axi;sha256_memptr_m_axi_buffer;sha256_memptr_m_axi_decoder;sha256_memptr_m_axi_fifo;sha256_memptr_m_axi_read;sha256_memptr_m_axi_reg_slice;sha256_memptr_m_axi_throttl;sha256_memptr_m_axi_write,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/verilog/sha256_p0_s_axi.v,1491849657,systemVerilog,,,,sha256_p0_s_axi,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/verilog/sha256_sha256ctx_bkb.v,1491849657,systemVerilog,,,,sha256_sha256ctx_bkb;sha256_sha256ctx_bkb_ram,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/verilog/sha256_transform.v,1491849655,systemVerilog,,,,sha256_transform,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/verilog/sha256_transform_k.v,1491849657,systemVerilog,,,,sha256_transform_k;sha256_transform_k_rom,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/verilog/sha256_transform_m.v,1491849657,systemVerilog,,,,sha256_transform_m;sha256_transform_m_ram,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/verilog/sha256_update.v,1491849655,systemVerilog,,,,sha256_update,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
