
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//shred_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401a90 <.init>:
  401a90:	stp	x29, x30, [sp, #-16]!
  401a94:	mov	x29, sp
  401a98:	bl	402040 <__fxstatat@plt+0x60>
  401a9c:	ldp	x29, x30, [sp], #16
  401aa0:	ret

Disassembly of section .plt:

0000000000401ab0 <mbrtowc@plt-0x20>:
  401ab0:	stp	x16, x30, [sp, #-16]!
  401ab4:	adrp	x16, 41b000 <__fxstatat@plt+0x19020>
  401ab8:	ldr	x17, [x16, #4088]
  401abc:	add	x16, x16, #0xff8
  401ac0:	br	x17
  401ac4:	nop
  401ac8:	nop
  401acc:	nop

0000000000401ad0 <mbrtowc@plt>:
  401ad0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401ad4:	ldr	x17, [x16]
  401ad8:	add	x16, x16, #0x0
  401adc:	br	x17

0000000000401ae0 <memcpy@plt>:
  401ae0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401ae4:	ldr	x17, [x16, #8]
  401ae8:	add	x16, x16, #0x8
  401aec:	br	x17

0000000000401af0 <memmove@plt>:
  401af0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401af4:	ldr	x17, [x16, #16]
  401af8:	add	x16, x16, #0x10
  401afc:	br	x17

0000000000401b00 <_exit@plt>:
  401b00:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401b04:	ldr	x17, [x16, #24]
  401b08:	add	x16, x16, #0x18
  401b0c:	br	x17

0000000000401b10 <strlen@plt>:
  401b10:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401b14:	ldr	x17, [x16, #32]
  401b18:	add	x16, x16, #0x20
  401b1c:	br	x17

0000000000401b20 <__sprintf_chk@plt>:
  401b20:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401b24:	ldr	x17, [x16, #40]
  401b28:	add	x16, x16, #0x28
  401b2c:	br	x17

0000000000401b30 <exit@plt>:
  401b30:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401b34:	ldr	x17, [x16, #48]
  401b38:	add	x16, x16, #0x30
  401b3c:	br	x17

0000000000401b40 <error@plt>:
  401b40:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401b44:	ldr	x17, [x16, #56]
  401b48:	add	x16, x16, #0x38
  401b4c:	br	x17

0000000000401b50 <fdatasync@plt>:
  401b50:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401b54:	ldr	x17, [x16, #64]
  401b58:	add	x16, x16, #0x40
  401b5c:	br	x17

0000000000401b60 <ferror_unlocked@plt>:
  401b60:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401b64:	ldr	x17, [x16, #72]
  401b68:	add	x16, x16, #0x48
  401b6c:	br	x17

0000000000401b70 <getuid@plt>:
  401b70:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401b74:	ldr	x17, [x16, #80]
  401b78:	add	x16, x16, #0x50
  401b7c:	br	x17

0000000000401b80 <__cxa_atexit@plt>:
  401b80:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401b84:	ldr	x17, [x16, #88]
  401b88:	add	x16, x16, #0x58
  401b8c:	br	x17

0000000000401b90 <setvbuf@plt>:
  401b90:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401b94:	ldr	x17, [x16, #96]
  401b98:	add	x16, x16, #0x60
  401b9c:	br	x17

0000000000401ba0 <lseek@plt>:
  401ba0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401ba4:	ldr	x17, [x16, #104]
  401ba8:	add	x16, x16, #0x68
  401bac:	br	x17

0000000000401bb0 <__fpending@plt>:
  401bb0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401bb4:	ldr	x17, [x16, #112]
  401bb8:	add	x16, x16, #0x70
  401bbc:	br	x17

0000000000401bc0 <localeconv@plt>:
  401bc0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401bc4:	ldr	x17, [x16, #120]
  401bc8:	add	x16, x16, #0x78
  401bcc:	br	x17

0000000000401bd0 <fileno@plt>:
  401bd0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401bd4:	ldr	x17, [x16, #128]
  401bd8:	add	x16, x16, #0x80
  401bdc:	br	x17

0000000000401be0 <putc_unlocked@plt>:
  401be0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401be4:	ldr	x17, [x16, #136]
  401be8:	add	x16, x16, #0x88
  401bec:	br	x17

0000000000401bf0 <__memcpy_chk@plt>:
  401bf0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401bf4:	ldr	x17, [x16, #144]
  401bf8:	add	x16, x16, #0x90
  401bfc:	br	x17

0000000000401c00 <fclose@plt>:
  401c00:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401c04:	ldr	x17, [x16, #152]
  401c08:	add	x16, x16, #0x98
  401c0c:	br	x17

0000000000401c10 <fsync@plt>:
  401c10:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401c14:	ldr	x17, [x16, #160]
  401c18:	add	x16, x16, #0xa0
  401c1c:	br	x17

0000000000401c20 <getpid@plt>:
  401c20:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401c24:	ldr	x17, [x16, #168]
  401c28:	add	x16, x16, #0xa8
  401c2c:	br	x17

0000000000401c30 <nl_langinfo@plt>:
  401c30:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401c34:	ldr	x17, [x16, #176]
  401c38:	add	x16, x16, #0xb0
  401c3c:	br	x17

0000000000401c40 <fopen@plt>:
  401c40:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401c44:	ldr	x17, [x16, #184]
  401c48:	add	x16, x16, #0xb8
  401c4c:	br	x17

0000000000401c50 <time@plt>:
  401c50:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401c54:	ldr	x17, [x16, #192]
  401c58:	add	x16, x16, #0xc0
  401c5c:	br	x17

0000000000401c60 <malloc@plt>:
  401c60:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401c64:	ldr	x17, [x16, #200]
  401c68:	add	x16, x16, #0xc8
  401c6c:	br	x17

0000000000401c70 <chmod@plt>:
  401c70:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401c74:	ldr	x17, [x16, #208]
  401c78:	add	x16, x16, #0xd0
  401c7c:	br	x17

0000000000401c80 <open@plt>:
  401c80:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401c84:	ldr	x17, [x16, #216]
  401c88:	add	x16, x16, #0xd8
  401c8c:	br	x17

0000000000401c90 <__strcpy_chk@plt>:
  401c90:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401c94:	ldr	x17, [x16, #224]
  401c98:	add	x16, x16, #0xe0
  401c9c:	br	x17

0000000000401ca0 <getppid@plt>:
  401ca0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401ca4:	ldr	x17, [x16, #232]
  401ca8:	add	x16, x16, #0xe8
  401cac:	br	x17

0000000000401cb0 <strncmp@plt>:
  401cb0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401cb4:	ldr	x17, [x16, #240]
  401cb8:	add	x16, x16, #0xf0
  401cbc:	br	x17

0000000000401cc0 <bindtextdomain@plt>:
  401cc0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401cc4:	ldr	x17, [x16, #248]
  401cc8:	add	x16, x16, #0xf8
  401ccc:	br	x17

0000000000401cd0 <__libc_start_main@plt>:
  401cd0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401cd4:	ldr	x17, [x16, #256]
  401cd8:	add	x16, x16, #0x100
  401cdc:	br	x17

0000000000401ce0 <__printf_chk@plt>:
  401ce0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401ce4:	ldr	x17, [x16, #264]
  401ce8:	add	x16, x16, #0x108
  401cec:	br	x17

0000000000401cf0 <memset@plt>:
  401cf0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401cf4:	ldr	x17, [x16, #272]
  401cf8:	add	x16, x16, #0x110
  401cfc:	br	x17

0000000000401d00 <fdopen@plt>:
  401d00:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401d04:	ldr	x17, [x16, #280]
  401d08:	add	x16, x16, #0x118
  401d0c:	br	x17

0000000000401d10 <gettimeofday@plt>:
  401d10:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401d14:	ldr	x17, [x16, #288]
  401d18:	add	x16, x16, #0x120
  401d1c:	br	x17

0000000000401d20 <calloc@plt>:
  401d20:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401d24:	ldr	x17, [x16, #296]
  401d28:	add	x16, x16, #0x128
  401d2c:	br	x17

0000000000401d30 <bcmp@plt>:
  401d30:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401d34:	ldr	x17, [x16, #304]
  401d38:	add	x16, x16, #0x130
  401d3c:	br	x17

0000000000401d40 <realloc@plt>:
  401d40:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401d44:	ldr	x17, [x16, #312]
  401d48:	add	x16, x16, #0x138
  401d4c:	br	x17

0000000000401d50 <getpagesize@plt>:
  401d50:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401d54:	ldr	x17, [x16, #320]
  401d58:	add	x16, x16, #0x140
  401d5c:	br	x17

0000000000401d60 <close@plt>:
  401d60:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401d64:	ldr	x17, [x16, #328]
  401d68:	add	x16, x16, #0x148
  401d6c:	br	x17

0000000000401d70 <strrchr@plt>:
  401d70:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401d74:	ldr	x17, [x16, #336]
  401d78:	add	x16, x16, #0x150
  401d7c:	br	x17

0000000000401d80 <__gmon_start__@plt>:
  401d80:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401d84:	ldr	x17, [x16, #344]
  401d88:	add	x16, x16, #0x158
  401d8c:	br	x17

0000000000401d90 <write@plt>:
  401d90:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401d94:	ldr	x17, [x16, #352]
  401d98:	add	x16, x16, #0x160
  401d9c:	br	x17

0000000000401da0 <strtoumax@plt>:
  401da0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401da4:	ldr	x17, [x16, #360]
  401da8:	add	x16, x16, #0x168
  401dac:	br	x17

0000000000401db0 <abort@plt>:
  401db0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401db4:	ldr	x17, [x16, #368]
  401db8:	add	x16, x16, #0x170
  401dbc:	br	x17

0000000000401dc0 <mbsinit@plt>:
  401dc0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401dc4:	ldr	x17, [x16, #376]
  401dc8:	add	x16, x16, #0x178
  401dcc:	br	x17

0000000000401dd0 <fread_unlocked@plt>:
  401dd0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401dd4:	ldr	x17, [x16, #384]
  401dd8:	add	x16, x16, #0x180
  401ddc:	br	x17

0000000000401de0 <textdomain@plt>:
  401de0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401de4:	ldr	x17, [x16, #392]
  401de8:	add	x16, x16, #0x188
  401dec:	br	x17

0000000000401df0 <getopt_long@plt>:
  401df0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401df4:	ldr	x17, [x16, #400]
  401df8:	add	x16, x16, #0x190
  401dfc:	br	x17

0000000000401e00 <__fprintf_chk@plt>:
  401e00:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401e04:	ldr	x17, [x16, #408]
  401e08:	add	x16, x16, #0x198
  401e0c:	br	x17

0000000000401e10 <strcmp@plt>:
  401e10:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401e14:	ldr	x17, [x16, #416]
  401e18:	add	x16, x16, #0x1a0
  401e1c:	br	x17

0000000000401e20 <__ctype_b_loc@plt>:
  401e20:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401e24:	ldr	x17, [x16, #424]
  401e28:	add	x16, x16, #0x1a8
  401e2c:	br	x17

0000000000401e30 <fseeko@plt>:
  401e30:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401e34:	ldr	x17, [x16, #432]
  401e38:	add	x16, x16, #0x1b0
  401e3c:	br	x17

0000000000401e40 <free@plt>:
  401e40:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401e44:	ldr	x17, [x16, #440]
  401e48:	add	x16, x16, #0x1b8
  401e4c:	br	x17

0000000000401e50 <sync@plt>:
  401e50:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401e54:	ldr	x17, [x16, #448]
  401e58:	add	x16, x16, #0x1c0
  401e5c:	br	x17

0000000000401e60 <renameat2@plt>:
  401e60:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401e64:	ldr	x17, [x16, #456]
  401e68:	add	x16, x16, #0x1c8
  401e6c:	br	x17

0000000000401e70 <__ctype_get_mb_cur_max@plt>:
  401e70:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401e74:	ldr	x17, [x16, #464]
  401e78:	add	x16, x16, #0x1d0
  401e7c:	br	x17

0000000000401e80 <getgid@plt>:
  401e80:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401e84:	ldr	x17, [x16, #472]
  401e88:	add	x16, x16, #0x1d8
  401e8c:	br	x17

0000000000401e90 <renameat@plt>:
  401e90:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401e94:	ldr	x17, [x16, #480]
  401e98:	add	x16, x16, #0x1e0
  401e9c:	br	x17

0000000000401ea0 <strchr@plt>:
  401ea0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401ea4:	ldr	x17, [x16, #488]
  401ea8:	add	x16, x16, #0x1e8
  401eac:	br	x17

0000000000401eb0 <fwrite@plt>:
  401eb0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401eb4:	ldr	x17, [x16, #496]
  401eb8:	add	x16, x16, #0x1f0
  401ebc:	br	x17

0000000000401ec0 <fcntl@plt>:
  401ec0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401ec4:	ldr	x17, [x16, #504]
  401ec8:	add	x16, x16, #0x1f8
  401ecc:	br	x17

0000000000401ed0 <fflush@plt>:
  401ed0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401ed4:	ldr	x17, [x16, #512]
  401ed8:	add	x16, x16, #0x200
  401edc:	br	x17

0000000000401ee0 <__explicit_bzero_chk@plt>:
  401ee0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401ee4:	ldr	x17, [x16, #520]
  401ee8:	add	x16, x16, #0x208
  401eec:	br	x17

0000000000401ef0 <read@plt>:
  401ef0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401ef4:	ldr	x17, [x16, #528]
  401ef8:	add	x16, x16, #0x210
  401efc:	br	x17

0000000000401f00 <memchr@plt>:
  401f00:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401f04:	ldr	x17, [x16, #536]
  401f08:	add	x16, x16, #0x218
  401f0c:	br	x17

0000000000401f10 <isatty@plt>:
  401f10:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401f14:	ldr	x17, [x16, #544]
  401f18:	add	x16, x16, #0x220
  401f1c:	br	x17

0000000000401f20 <__fxstat@plt>:
  401f20:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401f24:	ldr	x17, [x16, #552]
  401f28:	add	x16, x16, #0x228
  401f2c:	br	x17

0000000000401f30 <dcgettext@plt>:
  401f30:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401f34:	ldr	x17, [x16, #560]
  401f38:	add	x16, x16, #0x230
  401f3c:	br	x17

0000000000401f40 <fputs_unlocked@plt>:
  401f40:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401f44:	ldr	x17, [x16, #568]
  401f48:	add	x16, x16, #0x238
  401f4c:	br	x17

0000000000401f50 <__freading@plt>:
  401f50:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401f54:	ldr	x17, [x16, #576]
  401f58:	add	x16, x16, #0x240
  401f5c:	br	x17

0000000000401f60 <ftruncate@plt>:
  401f60:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401f64:	ldr	x17, [x16, #584]
  401f68:	add	x16, x16, #0x248
  401f6c:	br	x17

0000000000401f70 <iswprint@plt>:
  401f70:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401f74:	ldr	x17, [x16, #592]
  401f78:	add	x16, x16, #0x250
  401f7c:	br	x17

0000000000401f80 <__assert_fail@plt>:
  401f80:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401f84:	ldr	x17, [x16, #600]
  401f88:	add	x16, x16, #0x258
  401f8c:	br	x17

0000000000401f90 <__errno_location@plt>:
  401f90:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401f94:	ldr	x17, [x16, #608]
  401f98:	add	x16, x16, #0x260
  401f9c:	br	x17

0000000000401fa0 <getenv@plt>:
  401fa0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401fa4:	ldr	x17, [x16, #616]
  401fa8:	add	x16, x16, #0x268
  401fac:	br	x17

0000000000401fb0 <unlink@plt>:
  401fb0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401fb4:	ldr	x17, [x16, #624]
  401fb8:	add	x16, x16, #0x270
  401fbc:	br	x17

0000000000401fc0 <ioctl@plt>:
  401fc0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401fc4:	ldr	x17, [x16, #632]
  401fc8:	add	x16, x16, #0x278
  401fcc:	br	x17

0000000000401fd0 <setlocale@plt>:
  401fd0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401fd4:	ldr	x17, [x16, #640]
  401fd8:	add	x16, x16, #0x280
  401fdc:	br	x17

0000000000401fe0 <__fxstatat@plt>:
  401fe0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a020>
  401fe4:	ldr	x17, [x16, #648]
  401fe8:	add	x16, x16, #0x288
  401fec:	br	x17

Disassembly of section .text:

0000000000401ff0 <.text>:
  401ff0:	mov	x29, #0x0                   	// #0
  401ff4:	mov	x30, #0x0                   	// #0
  401ff8:	mov	x5, x0
  401ffc:	ldr	x1, [sp]
  402000:	add	x2, sp, #0x8
  402004:	mov	x6, sp
  402008:	movz	x0, #0x0, lsl #48
  40200c:	movk	x0, #0x0, lsl #32
  402010:	movk	x0, #0x40, lsl #16
  402014:	movk	x0, #0x247c
  402018:	movz	x3, #0x0, lsl #48
  40201c:	movk	x3, #0x0, lsl #32
  402020:	movk	x3, #0x40, lsl #16
  402024:	movk	x3, #0x9f48
  402028:	movz	x4, #0x0, lsl #48
  40202c:	movk	x4, #0x0, lsl #32
  402030:	movk	x4, #0x40, lsl #16
  402034:	movk	x4, #0x9fc8
  402038:	bl	401cd0 <__libc_start_main@plt>
  40203c:	bl	401db0 <abort@plt>
  402040:	adrp	x0, 41b000 <__fxstatat@plt+0x19020>
  402044:	ldr	x0, [x0, #4064]
  402048:	cbz	x0, 402050 <__fxstatat@plt+0x70>
  40204c:	b	401d80 <__gmon_start__@plt>
  402050:	ret
  402054:	nop
  402058:	adrp	x0, 41c000 <__fxstatat@plt+0x1a020>
  40205c:	add	x0, x0, #0x310
  402060:	adrp	x1, 41c000 <__fxstatat@plt+0x1a020>
  402064:	add	x1, x1, #0x310
  402068:	cmp	x1, x0
  40206c:	b.eq	402084 <__fxstatat@plt+0xa4>  // b.none
  402070:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  402074:	ldr	x1, [x1, #40]
  402078:	cbz	x1, 402084 <__fxstatat@plt+0xa4>
  40207c:	mov	x16, x1
  402080:	br	x16
  402084:	ret
  402088:	adrp	x0, 41c000 <__fxstatat@plt+0x1a020>
  40208c:	add	x0, x0, #0x310
  402090:	adrp	x1, 41c000 <__fxstatat@plt+0x1a020>
  402094:	add	x1, x1, #0x310
  402098:	sub	x1, x1, x0
  40209c:	lsr	x2, x1, #63
  4020a0:	add	x1, x2, x1, asr #3
  4020a4:	cmp	xzr, x1, asr #1
  4020a8:	asr	x1, x1, #1
  4020ac:	b.eq	4020c4 <__fxstatat@plt+0xe4>  // b.none
  4020b0:	adrp	x2, 40a000 <__fxstatat@plt+0x8020>
  4020b4:	ldr	x2, [x2, #48]
  4020b8:	cbz	x2, 4020c4 <__fxstatat@plt+0xe4>
  4020bc:	mov	x16, x2
  4020c0:	br	x16
  4020c4:	ret
  4020c8:	stp	x29, x30, [sp, #-32]!
  4020cc:	mov	x29, sp
  4020d0:	str	x19, [sp, #16]
  4020d4:	adrp	x19, 41c000 <__fxstatat@plt+0x1a020>
  4020d8:	ldrb	w0, [x19, #832]
  4020dc:	cbnz	w0, 4020ec <__fxstatat@plt+0x10c>
  4020e0:	bl	402058 <__fxstatat@plt+0x78>
  4020e4:	mov	w0, #0x1                   	// #1
  4020e8:	strb	w0, [x19, #832]
  4020ec:	ldr	x19, [sp, #16]
  4020f0:	ldp	x29, x30, [sp], #32
  4020f4:	ret
  4020f8:	b	402088 <__fxstatat@plt+0xa8>
  4020fc:	stp	x29, x30, [sp, #-32]!
  402100:	stp	x20, x19, [sp, #16]
  402104:	mov	w19, w0
  402108:	mov	x29, sp
  40210c:	cbnz	w0, 4022a4 <__fxstatat@plt+0x2c4>
  402110:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  402114:	add	x1, x1, #0x394
  402118:	mov	w2, #0x5                   	// #5
  40211c:	mov	x0, xzr
  402120:	bl	401f30 <dcgettext@plt>
  402124:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  402128:	ldr	x2, [x8, #864]
  40212c:	mov	x1, x0
  402130:	mov	w0, #0x1                   	// #1
  402134:	bl	401ce0 <__printf_chk@plt>
  402138:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  40213c:	add	x1, x1, #0x3b3
  402140:	mov	w2, #0x5                   	// #5
  402144:	mov	x0, xzr
  402148:	bl	401f30 <dcgettext@plt>
  40214c:	adrp	x20, 41c000 <__fxstatat@plt+0x1a020>
  402150:	ldr	x1, [x20, #816]
  402154:	bl	401f40 <fputs_unlocked@plt>
  402158:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  40215c:	add	x1, x1, #0x439
  402160:	mov	w2, #0x5                   	// #5
  402164:	mov	x0, xzr
  402168:	bl	401f30 <dcgettext@plt>
  40216c:	ldr	x1, [x20, #816]
  402170:	bl	401f40 <fputs_unlocked@plt>
  402174:	bl	4022e0 <__fxstatat@plt+0x300>
  402178:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  40217c:	add	x1, x1, #0x460
  402180:	mov	w2, #0x5                   	// #5
  402184:	mov	x0, xzr
  402188:	bl	401f30 <dcgettext@plt>
  40218c:	mov	x1, x0
  402190:	mov	w0, #0x1                   	// #1
  402194:	mov	w2, #0x3                   	// #3
  402198:	bl	401ce0 <__printf_chk@plt>
  40219c:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  4021a0:	add	x1, x1, #0x566
  4021a4:	mov	w2, #0x5                   	// #5
  4021a8:	mov	x0, xzr
  4021ac:	bl	401f30 <dcgettext@plt>
  4021b0:	ldr	x1, [x20, #816]
  4021b4:	bl	401f40 <fputs_unlocked@plt>
  4021b8:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  4021bc:	add	x1, x1, #0x6d5
  4021c0:	mov	w2, #0x5                   	// #5
  4021c4:	mov	x0, xzr
  4021c8:	bl	401f30 <dcgettext@plt>
  4021cc:	ldr	x1, [x20, #816]
  4021d0:	bl	401f40 <fputs_unlocked@plt>
  4021d4:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  4021d8:	add	x1, x1, #0x702
  4021dc:	mov	w2, #0x5                   	// #5
  4021e0:	mov	x0, xzr
  4021e4:	bl	401f30 <dcgettext@plt>
  4021e8:	ldr	x1, [x20, #816]
  4021ec:	bl	401f40 <fputs_unlocked@plt>
  4021f0:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  4021f4:	add	x1, x1, #0x738
  4021f8:	mov	w2, #0x5                   	// #5
  4021fc:	mov	x0, xzr
  402200:	bl	401f30 <dcgettext@plt>
  402204:	ldr	x1, [x20, #816]
  402208:	bl	401f40 <fputs_unlocked@plt>
  40220c:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  402210:	add	x1, x1, #0x913
  402214:	mov	w2, #0x5                   	// #5
  402218:	mov	x0, xzr
  40221c:	bl	401f30 <dcgettext@plt>
  402220:	ldr	x1, [x20, #816]
  402224:	bl	401f40 <fputs_unlocked@plt>
  402228:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  40222c:	add	x1, x1, #0xa7f
  402230:	mov	w2, #0x5                   	// #5
  402234:	mov	x0, xzr
  402238:	bl	401f30 <dcgettext@plt>
  40223c:	ldr	x1, [x20, #816]
  402240:	bl	401f40 <fputs_unlocked@plt>
  402244:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  402248:	add	x1, x1, #0xbbb
  40224c:	mov	w2, #0x5                   	// #5
  402250:	mov	x0, xzr
  402254:	bl	401f30 <dcgettext@plt>
  402258:	ldr	x1, [x20, #816]
  40225c:	bl	401f40 <fputs_unlocked@plt>
  402260:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  402264:	add	x1, x1, #0xc28
  402268:	mov	w2, #0x5                   	// #5
  40226c:	mov	x0, xzr
  402270:	bl	401f30 <dcgettext@plt>
  402274:	ldr	x1, [x20, #816]
  402278:	bl	401f40 <fputs_unlocked@plt>
  40227c:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  402280:	add	x1, x1, #0xe00
  402284:	mov	w2, #0x5                   	// #5
  402288:	mov	x0, xzr
  40228c:	bl	401f30 <dcgettext@plt>
  402290:	ldr	x1, [x20, #816]
  402294:	bl	401f40 <fputs_unlocked@plt>
  402298:	bl	402310 <__fxstatat@plt+0x330>
  40229c:	mov	w0, w19
  4022a0:	bl	401b30 <exit@plt>
  4022a4:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  4022a8:	ldr	x20, [x8, #792]
  4022ac:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  4022b0:	add	x1, x1, #0x36d
  4022b4:	mov	w2, #0x5                   	// #5
  4022b8:	mov	x0, xzr
  4022bc:	bl	401f30 <dcgettext@plt>
  4022c0:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  4022c4:	ldr	x3, [x8, #864]
  4022c8:	mov	x2, x0
  4022cc:	mov	w1, #0x1                   	// #1
  4022d0:	mov	x0, x20
  4022d4:	bl	401e00 <__fprintf_chk@plt>
  4022d8:	mov	w0, w19
  4022dc:	bl	401b30 <exit@plt>
  4022e0:	stp	x29, x30, [sp, #-16]!
  4022e4:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  4022e8:	add	x1, x1, #0xf5c
  4022ec:	mov	w2, #0x5                   	// #5
  4022f0:	mov	x0, xzr
  4022f4:	mov	x29, sp
  4022f8:	bl	401f30 <dcgettext@plt>
  4022fc:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  402300:	ldr	x1, [x8, #816]
  402304:	bl	401f40 <fputs_unlocked@plt>
  402308:	ldp	x29, x30, [sp], #16
  40230c:	ret
  402310:	sub	sp, sp, #0xa0
  402314:	adrp	x8, 40a000 <__fxstatat@plt+0x8020>
  402318:	add	x8, x8, #0x1e0
  40231c:	ldp	q0, q4, [x8]
  402320:	ldp	q1, q2, [x8, #48]
  402324:	stp	x20, x19, [sp, #144]
  402328:	adrp	x19, 40a000 <__fxstatat@plt+0x8020>
  40232c:	str	q0, [sp]
  402330:	ldr	q0, [x8, #32]
  402334:	str	q1, [sp, #48]
  402338:	ldp	q3, q1, [x8, #80]
  40233c:	ldr	x1, [sp]
  402340:	str	x21, [sp, #128]
  402344:	add	x19, x19, #0xea7
  402348:	mov	x21, sp
  40234c:	stp	x29, x30, [sp, #112]
  402350:	add	x29, sp, #0x70
  402354:	stp	q2, q3, [sp, #64]
  402358:	str	q1, [sp, #96]
  40235c:	stp	q4, q0, [sp, #16]
  402360:	cbz	x1, 402380 <__fxstatat@plt+0x3a0>
  402364:	adrp	x20, 40a000 <__fxstatat@plt+0x8020>
  402368:	add	x20, x20, #0xea7
  40236c:	mov	x0, x20
  402370:	bl	401e10 <strcmp@plt>
  402374:	cbz	w0, 402380 <__fxstatat@plt+0x3a0>
  402378:	ldr	x1, [x21, #16]!
  40237c:	cbnz	x1, 40236c <__fxstatat@plt+0x38c>
  402380:	ldr	x8, [x21, #8]
  402384:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  402388:	add	x1, x1, #0x6
  40238c:	mov	w2, #0x5                   	// #5
  402390:	cmp	x8, #0x0
  402394:	mov	x0, xzr
  402398:	csel	x20, x19, x8, eq  // eq = none
  40239c:	bl	401f30 <dcgettext@plt>
  4023a0:	adrp	x2, 40a000 <__fxstatat@plt+0x8020>
  4023a4:	adrp	x3, 40b000 <__fxstatat@plt+0x9020>
  4023a8:	mov	x1, x0
  4023ac:	add	x2, x2, #0xf2d
  4023b0:	add	x3, x3, #0x1d
  4023b4:	mov	w0, #0x1                   	// #1
  4023b8:	bl	401ce0 <__printf_chk@plt>
  4023bc:	mov	w0, #0x5                   	// #5
  4023c0:	mov	x1, xzr
  4023c4:	bl	401fd0 <setlocale@plt>
  4023c8:	cbz	x0, 402400 <__fxstatat@plt+0x420>
  4023cc:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  4023d0:	add	x1, x1, #0x45
  4023d4:	mov	w2, #0x3                   	// #3
  4023d8:	bl	401cb0 <strncmp@plt>
  4023dc:	cbz	w0, 402400 <__fxstatat@plt+0x420>
  4023e0:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  4023e4:	add	x1, x1, #0x49
  4023e8:	mov	w2, #0x5                   	// #5
  4023ec:	mov	x0, xzr
  4023f0:	bl	401f30 <dcgettext@plt>
  4023f4:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  4023f8:	ldr	x1, [x8, #816]
  4023fc:	bl	401f40 <fputs_unlocked@plt>
  402400:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  402404:	add	x1, x1, #0x90
  402408:	mov	w2, #0x5                   	// #5
  40240c:	mov	x0, xzr
  402410:	bl	401f30 <dcgettext@plt>
  402414:	adrp	x2, 40b000 <__fxstatat@plt+0x9020>
  402418:	mov	x1, x0
  40241c:	add	x2, x2, #0x1d
  402420:	mov	w0, #0x1                   	// #1
  402424:	mov	x3, x19
  402428:	bl	401ce0 <__printf_chk@plt>
  40242c:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  402430:	add	x1, x1, #0xab
  402434:	mov	w2, #0x5                   	// #5
  402438:	mov	x0, xzr
  40243c:	bl	401f30 <dcgettext@plt>
  402440:	adrp	x8, 40a000 <__fxstatat@plt+0x8020>
  402444:	adrp	x9, 40a000 <__fxstatat@plt+0x8020>
  402448:	add	x8, x8, #0xdff
  40244c:	add	x9, x9, #0xfc3
  402450:	cmp	x20, x19
  402454:	mov	x1, x0
  402458:	csel	x3, x9, x8, eq  // eq = none
  40245c:	mov	w0, #0x1                   	// #1
  402460:	mov	x2, x20
  402464:	bl	401ce0 <__printf_chk@plt>
  402468:	ldp	x20, x19, [sp, #144]
  40246c:	ldr	x21, [sp, #128]
  402470:	ldp	x29, x30, [sp, #112]
  402474:	add	sp, sp, #0xa0
  402478:	ret
  40247c:	sub	sp, sp, #0x80
  402480:	movi	v0.2d, #0x0
  402484:	stp	x29, x30, [sp, #32]
  402488:	stp	x28, x27, [sp, #48]
  40248c:	stp	x26, x25, [sp, #64]
  402490:	stp	x24, x23, [sp, #80]
  402494:	stp	x22, x21, [sp, #96]
  402498:	stp	x20, x19, [sp, #112]
  40249c:	stp	q0, q0, [sp]
  4024a0:	ldr	x8, [x1]
  4024a4:	mov	w20, w0
  4024a8:	add	x29, sp, #0x20
  4024ac:	mov	x19, x1
  4024b0:	mov	x0, x8
  4024b4:	bl	404bd0 <__fxstatat@plt+0x2bf0>
  4024b8:	adrp	x22, 40a000 <__fxstatat@plt+0x8020>
  4024bc:	add	x22, x22, #0xdff
  4024c0:	mov	w0, #0x6                   	// #6
  4024c4:	mov	x1, x22
  4024c8:	bl	401fd0 <setlocale@plt>
  4024cc:	adrp	x21, 40a000 <__fxstatat@plt+0x8020>
  4024d0:	add	x21, x21, #0xf31
  4024d4:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  4024d8:	add	x1, x1, #0xead
  4024dc:	mov	x0, x21
  4024e0:	bl	401cc0 <bindtextdomain@plt>
  4024e4:	mov	x0, x21
  4024e8:	bl	401de0 <textdomain@plt>
  4024ec:	adrp	x0, 404000 <__fxstatat@plt+0x2020>
  4024f0:	add	x0, x0, #0x28
  4024f4:	bl	409fd0 <__fxstatat@plt+0x7ff0>
  4024f8:	adrp	x23, 40a000 <__fxstatat@plt+0x8020>
  4024fc:	adrp	x24, 40a000 <__fxstatat@plt+0x8020>
  402500:	adrp	x26, 40a000 <__fxstatat@plt+0x8020>
  402504:	mov	x21, xzr
  402508:	mov	w9, #0x3                   	// #3
  40250c:	mov	x8, #0xffffffffffffffff    	// #-1
  402510:	add	x23, x23, #0xebf
  402514:	add	x24, x24, #0x50
  402518:	adrp	x27, 41c000 <__fxstatat@plt+0x1a020>
  40251c:	add	x26, x26, #0x38
  402520:	mov	w28, #0x1                   	// #1
  402524:	stp	x9, x8, [sp, #8]
  402528:	mov	w0, w20
  40252c:	mov	x1, x19
  402530:	mov	x2, x23
  402534:	mov	x3, x24
  402538:	mov	x4, xzr
  40253c:	bl	401df0 <getopt_long@plt>
  402540:	cmp	w0, #0x65
  402544:	b.le	402674 <__fxstatat@plt+0x694>
  402548:	sub	w8, w0, #0x66
  40254c:	cmp	w8, #0x14
  402550:	b.hi	4025ac <__fxstatat@plt+0x5cc>  // b.pmore
  402554:	adr	x9, 402564 <__fxstatat@plt+0x584>
  402558:	ldrb	w10, [x26, x8]
  40255c:	add	x9, x9, x10, lsl #2
  402560:	br	x9
  402564:	strb	w28, [sp]
  402568:	b	402528 <__fxstatat@plt+0x548>
  40256c:	ldr	x1, [x27, #800]
  402570:	cbz	x1, 402668 <__fxstatat@plt+0x688>
  402574:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  402578:	ldr	x5, [x8, #680]
  40257c:	adrp	x25, 40a000 <__fxstatat@plt+0x8020>
  402580:	adrp	x0, 40a000 <__fxstatat@plt+0x8020>
  402584:	adrp	x2, 40a000 <__fxstatat@plt+0x8020>
  402588:	add	x25, x25, #0x1b0
  40258c:	mov	w4, #0x4                   	// #4
  402590:	add	x0, x0, #0xf04
  402594:	add	x2, x2, #0x1c0
  402598:	mov	x3, x25
  40259c:	bl	403f08 <__fxstatat@plt+0x1f28>
  4025a0:	ldr	w8, [x25, x0, lsl #2]
  4025a4:	str	w8, [sp, #24]
  4025a8:	b	402528 <__fxstatat@plt+0x548>
  4025ac:	cmp	w0, #0x100
  4025b0:	b.ne	4027bc <__fxstatat@plt+0x7dc>  // b.any
  4025b4:	cbz	x21, 4025c8 <__fxstatat@plt+0x5e8>
  4025b8:	ldr	x1, [x27, #800]
  4025bc:	mov	x0, x21
  4025c0:	bl	401e10 <strcmp@plt>
  4025c4:	cbnz	w0, 4027c4 <__fxstatat@plt+0x7e4>
  4025c8:	ldr	x21, [x27, #800]
  4025cc:	b	402528 <__fxstatat@plt+0x548>
  4025d0:	ldr	x25, [x27, #800]
  4025d4:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  4025d8:	mov	w2, #0x5                   	// #5
  4025dc:	mov	x0, xzr
  4025e0:	add	x1, x1, #0xf1b
  4025e4:	bl	401f30 <dcgettext@plt>
  4025e8:	adrp	x4, 40a000 <__fxstatat@plt+0x8020>
  4025ec:	mov	x5, x0
  4025f0:	mov	x3, #0x7fffffffffffffff    	// #9223372036854775807
  4025f4:	mov	x0, x25
  4025f8:	mov	w1, wzr
  4025fc:	mov	x2, xzr
  402600:	add	x4, x4, #0xf0d
  402604:	mov	w6, wzr
  402608:	bl	407c40 <__fxstatat@plt+0x5c60>
  40260c:	str	x0, [sp, #16]
  402610:	b	402528 <__fxstatat@plt+0x548>
  402614:	ldr	x25, [x27, #800]
  402618:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  40261c:	mov	w2, #0x5                   	// #5
  402620:	mov	x0, xzr
  402624:	add	x1, x1, #0xec9
  402628:	bl	401f30 <dcgettext@plt>
  40262c:	mov	x4, x0
  402630:	mov	x2, #0x3fffffffffffffff    	// #4611686018427387903
  402634:	mov	x0, x25
  402638:	mov	x1, xzr
  40263c:	mov	x3, x22
  402640:	mov	w5, wzr
  402644:	bl	407d28 <__fxstatat@plt+0x5d48>
  402648:	str	x0, [sp, #8]
  40264c:	b	402528 <__fxstatat@plt+0x548>
  402650:	strb	w28, [sp, #29]
  402654:	b	402528 <__fxstatat@plt+0x548>
  402658:	strb	w28, [sp, #30]
  40265c:	b	402528 <__fxstatat@plt+0x548>
  402660:	strb	w28, [sp, #28]
  402664:	b	402528 <__fxstatat@plt+0x548>
  402668:	mov	w8, #0x3                   	// #3
  40266c:	str	w8, [sp, #24]
  402670:	b	402528 <__fxstatat@plt+0x548>
  402674:	cmn	w0, #0x1
  402678:	b.ne	40276c <__fxstatat@plt+0x78c>  // b.any
  40267c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  402680:	ldrsw	x24, [x8, #808]
  402684:	subs	w22, w20, w24
  402688:	b.eq	4027e8 <__fxstatat@plt+0x808>  // b.none
  40268c:	mov	x1, #0xffffffffffffffff    	// #-1
  402690:	mov	x0, x21
  402694:	bl	40669c <__fxstatat@plt+0x46bc>
  402698:	adrp	x23, 41c000 <__fxstatat@plt+0x1a020>
  40269c:	str	x0, [x23, #840]
  4026a0:	cbz	x0, 402814 <__fxstatat@plt+0x834>
  4026a4:	adrp	x0, 402000 <__fxstatat@plt+0x20>
  4026a8:	add	x0, x0, #0x844
  4026ac:	bl	409fd0 <__fxstatat@plt+0x7ff0>
  4026b0:	cmp	w22, #0x1
  4026b4:	b.lt	402748 <__fxstatat@plt+0x768>  // b.tstop
  4026b8:	add	x24, x19, x24, lsl #3
  4026bc:	adrp	x19, 40b000 <__fxstatat@plt+0x9020>
  4026c0:	mov	w25, #0x1                   	// #1
  4026c4:	add	x19, x19, #0x4ba
  4026c8:	b	4026f8 <__fxstatat@plt+0x718>
  4026cc:	mov	x3, sp
  4026d0:	mov	x0, x21
  4026d4:	mov	x1, x20
  4026d8:	mov	x2, x8
  4026dc:	bl	402914 <__fxstatat@plt+0x934>
  4026e0:	and	w25, w25, w0
  4026e4:	mov	x0, x20
  4026e8:	bl	401e40 <free@plt>
  4026ec:	subs	x22, x22, #0x1
  4026f0:	add	x24, x24, #0x8
  4026f4:	b.eq	40273c <__fxstatat@plt+0x75c>  // b.none
  4026f8:	ldr	x2, [x24]
  4026fc:	mov	w1, #0x3                   	// #3
  402700:	mov	w0, wzr
  402704:	bl	405fe8 <__fxstatat@plt+0x4008>
  402708:	bl	407bd0 <__fxstatat@plt+0x5bf0>
  40270c:	ldr	x21, [x24]
  402710:	mov	x20, x0
  402714:	mov	x1, x19
  402718:	mov	x0, x21
  40271c:	bl	401e10 <strcmp@plt>
  402720:	ldr	x8, [x23, #840]
  402724:	cbnz	w0, 4026cc <__fxstatat@plt+0x6ec>
  402728:	mov	x2, sp
  40272c:	mov	x0, x20
  402730:	mov	x1, x8
  402734:	bl	402860 <__fxstatat@plt+0x880>
  402738:	b	4026e0 <__fxstatat@plt+0x700>
  40273c:	mvn	w8, w25
  402740:	and	w0, w8, #0x1
  402744:	b	40274c <__fxstatat@plt+0x76c>
  402748:	mov	w0, wzr
  40274c:	ldp	x20, x19, [sp, #112]
  402750:	ldp	x22, x21, [sp, #96]
  402754:	ldp	x24, x23, [sp, #80]
  402758:	ldp	x26, x25, [sp, #64]
  40275c:	ldp	x28, x27, [sp, #48]
  402760:	ldp	x29, x30, [sp, #32]
  402764:	add	sp, sp, #0x80
  402768:	ret
  40276c:	cmn	w0, #0x3
  402770:	b.ne	4027ac <__fxstatat@plt+0x7cc>  // b.any
  402774:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  402778:	adrp	x9, 41c000 <__fxstatat@plt+0x1a020>
  40277c:	ldr	x0, [x8, #816]
  402780:	ldr	x3, [x9, #672]
  402784:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  402788:	adrp	x2, 40a000 <__fxstatat@plt+0x8020>
  40278c:	adrp	x4, 40a000 <__fxstatat@plt+0x8020>
  402790:	add	x1, x1, #0xea7
  402794:	add	x2, x2, #0xf2d
  402798:	add	x4, x4, #0xf3b
  40279c:	mov	x5, xzr
  4027a0:	bl	4078e0 <__fxstatat@plt+0x5900>
  4027a4:	mov	w0, wzr
  4027a8:	bl	401b30 <exit@plt>
  4027ac:	cmn	w0, #0x2
  4027b0:	b.ne	4027bc <__fxstatat@plt+0x7dc>  // b.any
  4027b4:	mov	w0, wzr
  4027b8:	bl	4020fc <__fxstatat@plt+0x11c>
  4027bc:	mov	w0, #0x1                   	// #1
  4027c0:	bl	4020fc <__fxstatat@plt+0x11c>
  4027c4:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  4027c8:	add	x1, x1, #0xee2
  4027cc:	mov	w2, #0x5                   	// #5
  4027d0:	mov	x0, xzr
  4027d4:	bl	401f30 <dcgettext@plt>
  4027d8:	mov	x2, x0
  4027dc:	mov	w0, #0x1                   	// #1
  4027e0:	mov	w1, wzr
  4027e4:	bl	401b40 <error@plt>
  4027e8:	adrp	x1, 40a000 <__fxstatat@plt+0x8020>
  4027ec:	add	x1, x1, #0xf47
  4027f0:	mov	w2, #0x5                   	// #5
  4027f4:	mov	x0, xzr
  4027f8:	bl	401f30 <dcgettext@plt>
  4027fc:	mov	x2, x0
  402800:	mov	w0, wzr
  402804:	mov	w1, wzr
  402808:	bl	401b40 <error@plt>
  40280c:	mov	w0, #0x1                   	// #1
  402810:	bl	4020fc <__fxstatat@plt+0x11c>
  402814:	bl	401f90 <__errno_location@plt>
  402818:	ldr	w19, [x0]
  40281c:	mov	w1, #0x3                   	// #3
  402820:	mov	w0, wzr
  402824:	mov	x2, x21
  402828:	bl	405fe8 <__fxstatat@plt+0x4008>
  40282c:	adrp	x2, 40b000 <__fxstatat@plt+0x9020>
  402830:	mov	x3, x0
  402834:	add	x2, x2, #0x39f
  402838:	mov	w0, #0x1                   	// #1
  40283c:	mov	w1, w19
  402840:	bl	401b40 <error@plt>
  402844:	stp	x29, x30, [sp, #-16]!
  402848:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  40284c:	ldr	x0, [x8, #840]
  402850:	mov	x29, sp
  402854:	bl	406808 <__fxstatat@plt+0x4828>
  402858:	ldp	x29, x30, [sp], #16
  40285c:	ret
  402860:	stp	x29, x30, [sp, #-48]!
  402864:	str	x21, [sp, #16]
  402868:	stp	x20, x19, [sp, #32]
  40286c:	mov	x21, x1
  402870:	mov	x19, x0
  402874:	mov	w0, #0x1                   	// #1
  402878:	mov	w1, #0x3                   	// #3
  40287c:	mov	x29, sp
  402880:	mov	x20, x2
  402884:	bl	4081a4 <__fxstatat@plt+0x61c4>
  402888:	tbnz	w0, #31, 4028a8 <__fxstatat@plt+0x8c8>
  40288c:	tbnz	w0, #10, 4028d4 <__fxstatat@plt+0x8f4>
  402890:	mov	w0, #0x1                   	// #1
  402894:	mov	x1, x19
  402898:	mov	x2, x21
  40289c:	mov	x3, x20
  4028a0:	bl	402a50 <__fxstatat@plt+0xa70>
  4028a4:	b	402900 <__fxstatat@plt+0x920>
  4028a8:	bl	401f90 <__errno_location@plt>
  4028ac:	ldr	w20, [x0]
  4028b0:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  4028b4:	add	x1, x1, #0x132
  4028b8:	mov	w2, #0x5                   	// #5
  4028bc:	mov	x0, xzr
  4028c0:	bl	401f30 <dcgettext@plt>
  4028c4:	mov	x2, x0
  4028c8:	mov	w0, wzr
  4028cc:	mov	w1, w20
  4028d0:	b	4028f4 <__fxstatat@plt+0x914>
  4028d4:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  4028d8:	add	x1, x1, #0x143
  4028dc:	mov	w2, #0x5                   	// #5
  4028e0:	mov	x0, xzr
  4028e4:	bl	401f30 <dcgettext@plt>
  4028e8:	mov	x2, x0
  4028ec:	mov	w0, wzr
  4028f0:	mov	w1, wzr
  4028f4:	mov	x3, x19
  4028f8:	bl	401b40 <error@plt>
  4028fc:	mov	w0, wzr
  402900:	ldp	x20, x19, [sp, #32]
  402904:	ldr	x21, [sp, #16]
  402908:	and	w0, w0, #0x1
  40290c:	ldp	x29, x30, [sp], #48
  402910:	ret
  402914:	stp	x29, x30, [sp, #-64]!
  402918:	stp	x20, x19, [sp, #48]
  40291c:	mov	x19, x1
  402920:	mov	w1, #0x101                 	// #257
  402924:	str	x23, [sp, #16]
  402928:	stp	x22, x21, [sp, #32]
  40292c:	mov	x29, sp
  402930:	mov	x20, x3
  402934:	mov	x22, x2
  402938:	mov	x21, x0
  40293c:	bl	40426c <__fxstatat@plt+0x228c>
  402940:	mov	w23, w0
  402944:	tbz	w0, #31, 402970 <__fxstatat@plt+0x990>
  402948:	bl	401f90 <__errno_location@plt>
  40294c:	ldr	w8, [x0]
  402950:	cmp	w8, #0xd
  402954:	b.ne	402970 <__fxstatat@plt+0x990>  // b.any
  402958:	ldrb	w8, [x20]
  40295c:	cbz	w8, 402970 <__fxstatat@plt+0x990>
  402960:	mov	w1, #0x80                  	// #128
  402964:	mov	x0, x21
  402968:	bl	401c70 <chmod@plt>
  40296c:	cbz	w0, 4029f0 <__fxstatat@plt+0xa10>
  402970:	tbnz	w23, #31, 402a04 <__fxstatat@plt+0xa24>
  402974:	mov	w0, w23
  402978:	mov	x1, x19
  40297c:	mov	x2, x22
  402980:	mov	x3, x20
  402984:	bl	402a50 <__fxstatat@plt+0xa70>
  402988:	mov	w22, w0
  40298c:	mov	w0, w23
  402990:	bl	401d60 <close@plt>
  402994:	cbz	w0, 4029cc <__fxstatat@plt+0x9ec>
  402998:	bl	401f90 <__errno_location@plt>
  40299c:	ldr	w22, [x0]
  4029a0:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  4029a4:	add	x1, x1, #0x2c5
  4029a8:	mov	w2, #0x5                   	// #5
  4029ac:	mov	x0, xzr
  4029b0:	bl	401f30 <dcgettext@plt>
  4029b4:	mov	x2, x0
  4029b8:	mov	w0, wzr
  4029bc:	mov	w1, w22
  4029c0:	mov	x3, x19
  4029c4:	bl	401b40 <error@plt>
  4029c8:	mov	w22, wzr
  4029cc:	tbz	w22, #0, 402a38 <__fxstatat@plt+0xa58>
  4029d0:	ldr	w8, [x20, #24]
  4029d4:	cbz	w8, 402a38 <__fxstatat@plt+0xa58>
  4029d8:	mov	x0, x21
  4029dc:	mov	x1, x19
  4029e0:	mov	x2, x20
  4029e4:	bl	403920 <__fxstatat@plt+0x1940>
  4029e8:	mov	w22, w0
  4029ec:	b	402a38 <__fxstatat@plt+0xa58>
  4029f0:	mov	w1, #0x101                 	// #257
  4029f4:	mov	x0, x21
  4029f8:	bl	40426c <__fxstatat@plt+0x228c>
  4029fc:	mov	w23, w0
  402a00:	tbz	w23, #31, 402974 <__fxstatat@plt+0x994>
  402a04:	bl	401f90 <__errno_location@plt>
  402a08:	ldr	w20, [x0]
  402a0c:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  402a10:	add	x1, x1, #0x2a6
  402a14:	mov	w2, #0x5                   	// #5
  402a18:	mov	x0, xzr
  402a1c:	bl	401f30 <dcgettext@plt>
  402a20:	mov	x2, x0
  402a24:	mov	w0, wzr
  402a28:	mov	w1, w20
  402a2c:	mov	x3, x19
  402a30:	bl	401b40 <error@plt>
  402a34:	mov	w22, wzr
  402a38:	and	w0, w22, #0x1
  402a3c:	ldp	x20, x19, [sp, #48]
  402a40:	ldp	x22, x21, [sp, #32]
  402a44:	ldr	x23, [sp, #16]
  402a48:	ldp	x29, x30, [sp], #64
  402a4c:	ret
  402a50:	sub	sp, sp, #0xf0
  402a54:	stp	x29, x30, [sp, #144]
  402a58:	stp	x28, x27, [sp, #160]
  402a5c:	stp	x26, x25, [sp, #176]
  402a60:	stp	x24, x23, [sp, #192]
  402a64:	stp	x22, x21, [sp, #208]
  402a68:	stp	x20, x19, [sp, #224]
  402a6c:	ldrb	w8, [x3, #28]
  402a70:	mov	x21, x3
  402a74:	mov	x23, x2
  402a78:	mov	x19, x1
  402a7c:	mov	w20, w0
  402a80:	add	x29, sp, #0x90
  402a84:	cbz	w8, 402a98 <__fxstatat@plt+0xab8>
  402a88:	ldr	x8, [x21, #8]
  402a8c:	ldrb	w9, [x21, #30]
  402a90:	add	x24, x8, x9
  402a94:	b	402a9c <__fxstatat@plt+0xabc>
  402a98:	mov	x24, xzr
  402a9c:	add	x1, sp, #0x10
  402aa0:	mov	w0, w20
  402aa4:	bl	409fe0 <__fxstatat@plt+0x8000>
  402aa8:	cbz	w0, 402ad8 <__fxstatat@plt+0xaf8>
  402aac:	bl	401f90 <__errno_location@plt>
  402ab0:	ldr	w20, [x0]
  402ab4:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  402ab8:	add	x1, x1, #0x170
  402abc:	mov	w2, #0x5                   	// #5
  402ac0:	mov	x0, xzr
  402ac4:	bl	401f30 <dcgettext@plt>
  402ac8:	mov	x2, x0
  402acc:	mov	w0, wzr
  402ad0:	mov	w1, w20
  402ad4:	b	402b34 <__fxstatat@plt+0xb54>
  402ad8:	ldr	w8, [sp, #32]
  402adc:	and	w8, w8, #0xf000
  402ae0:	cmp	w8, #0x2, lsl #12
  402ae4:	b.ne	402af4 <__fxstatat@plt+0xb14>  // b.any
  402ae8:	mov	w0, w20
  402aec:	bl	401f10 <isatty@plt>
  402af0:	cbnz	w0, 402b14 <__fxstatat@plt+0xb34>
  402af4:	ldr	w8, [sp, #32]
  402af8:	and	w8, w8, #0xf000
  402afc:	cmp	w8, #0xc, lsl #12
  402b00:	b.eq	402b14 <__fxstatat@plt+0xb34>  // b.none
  402b04:	cmp	w8, #0x8, lsl #12
  402b08:	b.eq	402b64 <__fxstatat@plt+0xb84>  // b.none
  402b0c:	cmp	w8, #0x1, lsl #12
  402b10:	b.ne	402b6c <__fxstatat@plt+0xb8c>  // b.any
  402b14:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  402b18:	add	x1, x1, #0x181
  402b1c:	mov	w2, #0x5                   	// #5
  402b20:	mov	x0, xzr
  402b24:	bl	401f30 <dcgettext@plt>
  402b28:	mov	x2, x0
  402b2c:	mov	w0, wzr
  402b30:	mov	w1, wzr
  402b34:	mov	x3, x19
  402b38:	bl	401b40 <error@plt>
  402b3c:	mov	w28, wzr
  402b40:	and	w0, w28, #0x1
  402b44:	ldp	x20, x19, [sp, #224]
  402b48:	ldp	x22, x21, [sp, #208]
  402b4c:	ldp	x24, x23, [sp, #192]
  402b50:	ldp	x26, x25, [sp, #176]
  402b54:	ldp	x28, x27, [sp, #160]
  402b58:	ldp	x29, x30, [sp, #144]
  402b5c:	add	sp, sp, #0xf0
  402b60:	ret
  402b64:	ldr	x8, [sp, #64]
  402b68:	tbnz	x8, #63, 402be4 <__fxstatat@plt+0xc04>
  402b6c:	ldr	x0, [x21, #8]
  402b70:	mov	w1, #0x4                   	// #4
  402b74:	bl	4079cc <__fxstatat@plt+0x59ec>
  402b78:	ldr	x26, [x21, #16]
  402b7c:	ldr	w8, [sp, #32]
  402b80:	mov	x22, x0
  402b84:	str	x24, [sp]
  402b88:	cmn	x26, #0x1
  402b8c:	and	w8, w8, #0xf000
  402b90:	b.eq	402bc8 <__fxstatat@plt+0xbe8>  // b.none
  402b94:	cmp	w8, #0x8, lsl #12
  402b98:	b.ne	402bdc <__fxstatat@plt+0xbfc>  // b.any
  402b9c:	ldr	w8, [sp, #72]
  402ba0:	mov	w10, #0x200                 	// #512
  402ba4:	ldr	x9, [sp, #64]
  402ba8:	cmp	w8, #0x0
  402bac:	csel	w8, w8, w10, gt
  402bb0:	sxtw	x8, w8
  402bb4:	cmp	x26, x8
  402bb8:	csel	x8, x8, x26, gt
  402bbc:	cmp	x9, x8
  402bc0:	csel	x27, x9, xzr, lt  // lt = tstop
  402bc4:	b	402c0c <__fxstatat@plt+0xc2c>
  402bc8:	cmp	w8, #0x8, lsl #12
  402bcc:	b.ne	402bf0 <__fxstatat@plt+0xc10>  // b.any
  402bd0:	ldrb	w8, [x21, #29]
  402bd4:	ldr	x26, [sp, #64]
  402bd8:	cbz	w8, 402d60 <__fxstatat@plt+0xd80>
  402bdc:	mov	x27, xzr
  402be0:	b	402c0c <__fxstatat@plt+0xc2c>
  402be4:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  402be8:	add	x1, x1, #0x197
  402bec:	b	402b1c <__fxstatat@plt+0xb3c>
  402bf0:	mov	w2, #0x2                   	// #2
  402bf4:	mov	w0, w20
  402bf8:	mov	x1, xzr
  402bfc:	bl	401ba0 <lseek@plt>
  402c00:	cmp	x0, #0x1
  402c04:	mov	x27, xzr
  402c08:	csinv	x26, x0, xzr, ge  // ge = tcont
  402c0c:	ldr	x1, [x21, #8]
  402c10:	mov	x0, x22
  402c14:	mov	x2, x23
  402c18:	bl	402dac <__fxstatat@plt+0xdcc>
  402c1c:	mov	x0, x23
  402c20:	bl	4066b8 <__fxstatat@plt+0x46d8>
  402c24:	mov	x23, x0
  402c28:	mov	w28, #0x1                   	// #1
  402c2c:	b	402c44 <__fxstatat@plt+0xc64>
  402c30:	mov	w8, wzr
  402c34:	mov	x0, x26
  402c38:	mov	x27, xzr
  402c3c:	mov	x26, x0
  402c40:	cbnz	w8, 402ce4 <__fxstatat@plt+0xd04>
  402c44:	cbz	x27, 402c50 <__fxstatat@plt+0xc70>
  402c48:	mov	x24, xzr
  402c4c:	b	402c64 <__fxstatat@plt+0xc84>
  402c50:	mov	x0, xzr
  402c54:	cbz	x26, 402cdc <__fxstatat@plt+0xcfc>
  402c58:	ldr	x24, [sp]
  402c5c:	mov	x27, x26
  402c60:	mov	x26, x0
  402c64:	mov	x25, xzr
  402c68:	str	x27, [sp, #8]
  402c6c:	b	402c78 <__fxstatat@plt+0xc98>
  402c70:	mov	w8, wzr
  402c74:	cbnz	w8, 402c34 <__fxstatat@plt+0xc54>
  402c78:	ldr	x8, [x21, #8]
  402c7c:	ldrb	w9, [x21, #30]
  402c80:	add	x9, x8, x9
  402c84:	cmp	x25, x9
  402c88:	b.cs	402c30 <__fxstatat@plt+0xc50>  // b.hs, b.nlast
  402c8c:	cmp	x25, x8
  402c90:	b.cs	402c9c <__fxstatat@plt+0xcbc>  // b.hs, b.nlast
  402c94:	ldr	w4, [x22, x25, lsl #2]
  402c98:	b	402ca0 <__fxstatat@plt+0xcc0>
  402c9c:	mov	w4, wzr
  402ca0:	add	x25, x25, #0x1
  402ca4:	add	x1, sp, #0x10
  402ca8:	add	x3, sp, #0x8
  402cac:	mov	w0, w20
  402cb0:	mov	x2, x19
  402cb4:	mov	x5, x23
  402cb8:	mov	x6, x25
  402cbc:	mov	x7, x24
  402cc0:	bl	402f3c <__fxstatat@plt+0xf5c>
  402cc4:	cbz	w0, 402c70 <__fxstatat@plt+0xc90>
  402cc8:	mov	w28, wzr
  402ccc:	tbz	w0, #31, 402c70 <__fxstatat@plt+0xc90>
  402cd0:	mov	w8, #0x7                   	// #7
  402cd4:	cbz	w8, 402c78 <__fxstatat@plt+0xc98>
  402cd8:	b	402c34 <__fxstatat@plt+0xc54>
  402cdc:	mov	w8, #0x3                   	// #3
  402ce0:	b	402c38 <__fxstatat@plt+0xc58>
  402ce4:	cmp	w8, #0x7
  402ce8:	b.eq	402d50 <__fxstatat@plt+0xd70>  // b.none
  402cec:	cmp	w8, #0x3
  402cf0:	b.ne	402d5c <__fxstatat@plt+0xd7c>  // b.any
  402cf4:	ldr	w8, [x21, #24]
  402cf8:	cbz	w8, 402d50 <__fxstatat@plt+0xd70>
  402cfc:	mov	w0, w20
  402d00:	mov	x1, xzr
  402d04:	bl	401f60 <ftruncate@plt>
  402d08:	cbz	w0, 402d50 <__fxstatat@plt+0xd70>
  402d0c:	ldr	w8, [sp, #32]
  402d10:	and	w8, w8, #0xf000
  402d14:	cmp	w8, #0x8, lsl #12
  402d18:	b.ne	402d50 <__fxstatat@plt+0xd70>  // b.any
  402d1c:	bl	401f90 <__errno_location@plt>
  402d20:	ldr	w20, [x0]
  402d24:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  402d28:	add	x1, x1, #0x1b2
  402d2c:	mov	w2, #0x5                   	// #5
  402d30:	mov	x0, xzr
  402d34:	bl	401f30 <dcgettext@plt>
  402d38:	mov	x2, x0
  402d3c:	mov	w0, wzr
  402d40:	mov	w1, w20
  402d44:	mov	x3, x19
  402d48:	bl	401b40 <error@plt>
  402d4c:	mov	w28, wzr
  402d50:	mov	x0, x22
  402d54:	bl	401e40 <free@plt>
  402d58:	b	402b40 <__fxstatat@plt+0xb60>
  402d5c:	b	402b40 <__fxstatat@plt+0xb60>
  402d60:	ldr	w8, [sp, #72]
  402d64:	mov	w9, #0x200                 	// #512
  402d68:	cmp	w8, #0x0
  402d6c:	csel	w8, w8, w9, gt
  402d70:	sxtw	x8, w8
  402d74:	cmp	x26, x8
  402d78:	sdiv	x9, x26, x8
  402d7c:	csel	x10, x26, xzr, lt  // lt = tstop
  402d80:	cmp	x26, #0x0
  402d84:	msub	x9, x9, x8, x26
  402d88:	csel	x27, xzr, x10, eq  // eq = none
  402d8c:	cbz	x9, 402c0c <__fxstatat@plt+0xc2c>
  402d90:	sub	x8, x8, x9
  402d94:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  402d98:	sub	x9, x9, x26
  402d9c:	cmp	x8, x9
  402da0:	csel	x8, x8, x9, lt  // lt = tstop
  402da4:	add	x26, x8, x26
  402da8:	b	402c0c <__fxstatat@plt+0xc2c>
  402dac:	sub	sp, sp, #0x70
  402db0:	stp	x29, x30, [sp, #16]
  402db4:	stp	x28, x27, [sp, #32]
  402db8:	stp	x26, x25, [sp, #48]
  402dbc:	stp	x24, x23, [sp, #64]
  402dc0:	stp	x22, x21, [sp, #80]
  402dc4:	stp	x20, x19, [sp, #96]
  402dc8:	add	x29, sp, #0x10
  402dcc:	str	x2, [sp, #8]
  402dd0:	cbz	x1, 402ee4 <__fxstatat@plt+0xf04>
  402dd4:	adrp	x27, 40a000 <__fxstatat@plt+0x8020>
  402dd8:	add	x27, x27, #0x250
  402ddc:	mov	x20, x1
  402de0:	mov	x21, x0
  402de4:	mov	x25, xzr
  402de8:	mov	x23, x27
  402dec:	mov	x22, x0
  402df0:	mov	x26, x1
  402df4:	mov	x8, x23
  402df8:	mov	x23, x8
  402dfc:	ldrsw	x24, [x23], #4
  402e00:	mov	x8, x27
  402e04:	cbz	w24, 402df8 <__fxstatat@plt+0xe18>
  402e08:	tbz	w24, #31, 402e24 <__fxstatat@plt+0xe44>
  402e0c:	neg	x9, x24
  402e10:	subs	x8, x26, x9
  402e14:	b.ls	402e64 <__fxstatat@plt+0xe84>  // b.plast
  402e18:	add	x25, x25, x9
  402e1c:	mov	x26, x8
  402e20:	b	402df4 <__fxstatat@plt+0xe14>
  402e24:	subs	x19, x26, x24
  402e28:	b.cc	402e50 <__fxstatat@plt+0xe70>  // b.lo, b.ul, b.last
  402e2c:	lsl	x24, x24, #2
  402e30:	mov	x0, x22
  402e34:	mov	x1, x23
  402e38:	mov	x2, x24
  402e3c:	bl	401ae0 <memcpy@plt>
  402e40:	add	x23, x23, x24
  402e44:	add	x22, x22, x24
  402e48:	mov	x26, x19
  402e4c:	b	402df4 <__fxstatat@plt+0xe14>
  402e50:	cmp	x26, #0x2
  402e54:	b.cc	402e64 <__fxstatat@plt+0xe84>  // b.lo, b.ul, b.last
  402e58:	add	x8, x26, x26, lsl #1
  402e5c:	cmp	x8, x24
  402e60:	b.cs	402f1c <__fxstatat@plt+0xf3c>  // b.hs, b.nlast
  402e64:	add	x25, x25, x26
  402e68:	sub	x24, x25, #0x1
  402e6c:	mov	x22, xzr
  402e70:	mov	x23, xzr
  402e74:	sub	x26, x20, x25
  402e78:	sub	x25, x20, #0x1
  402e7c:	mov	w27, #0xffffffff            	// #-1
  402e80:	mov	x28, x24
  402e84:	b	402ec0 <__fxstatat@plt+0xee0>
  402e88:	ldr	x0, [sp, #8]
  402e8c:	add	x1, x26, x22
  402e90:	bl	4035dc <__fxstatat@plt+0x15fc>
  402e94:	add	x8, x0, x23
  402e98:	lsl	x8, x8, #2
  402e9c:	ldr	w9, [x21, x8]
  402ea0:	ldr	w10, [x21, x19]
  402ea4:	str	w9, [x21, x19]
  402ea8:	str	w10, [x21, x8]
  402eac:	add	x23, x23, #0x1
  402eb0:	sub	x28, x28, x24
  402eb4:	cmp	x23, x20
  402eb8:	sub	x22, x22, #0x1
  402ebc:	b.cs	402ee4 <__fxstatat@plt+0xf04>  // b.hs, b.nlast
  402ec0:	cmp	x28, x24
  402ec4:	lsl	x19, x23, #2
  402ec8:	b.hi	402e88 <__fxstatat@plt+0xea8>  // b.pmore
  402ecc:	ldr	w8, [x21, x19]
  402ed0:	add	x28, x25, x28
  402ed4:	str	w8, [x21, x26, lsl #2]
  402ed8:	add	x26, x26, #0x1
  402edc:	str	w27, [x21, x19]
  402ee0:	b	402eac <__fxstatat@plt+0xecc>
  402ee4:	ldp	x20, x19, [sp, #96]
  402ee8:	ldp	x22, x21, [sp, #80]
  402eec:	ldp	x24, x23, [sp, #64]
  402ef0:	ldp	x26, x25, [sp, #48]
  402ef4:	ldp	x28, x27, [sp, #32]
  402ef8:	ldp	x29, x30, [sp, #16]
  402efc:	add	sp, sp, #0x70
  402f00:	ret
  402f04:	ldr	w8, [x23]
  402f08:	sub	x26, x26, #0x1
  402f0c:	str	w8, [x22], #4
  402f10:	add	x23, x23, #0x4
  402f14:	sub	x24, x24, #0x1
  402f18:	cbz	x26, 402e68 <__fxstatat@plt+0xe88>
  402f1c:	cmp	x24, x26
  402f20:	b.eq	402f04 <__fxstatat@plt+0xf24>  // b.none
  402f24:	ldr	x0, [sp, #8]
  402f28:	mov	x1, x24
  402f2c:	bl	4035dc <__fxstatat@plt+0x15fc>
  402f30:	cmp	x0, x26
  402f34:	b.cc	402f04 <__fxstatat@plt+0xf24>  // b.lo, b.ul, b.last
  402f38:	b	402f10 <__fxstatat@plt+0xf30>
  402f3c:	stp	x29, x30, [sp, #-96]!
  402f40:	stp	x28, x27, [sp, #16]
  402f44:	stp	x26, x25, [sp, #32]
  402f48:	stp	x24, x23, [sp, #48]
  402f4c:	stp	x22, x21, [sp, #64]
  402f50:	stp	x20, x19, [sp, #80]
  402f54:	mov	x29, sp
  402f58:	sub	sp, sp, #0x830
  402f5c:	stp	x5, x6, [sp, #40]
  402f60:	ldr	x25, [x3]
  402f64:	mov	x22, x7
  402f68:	mov	w24, w4
  402f6c:	mov	x23, x2
  402f70:	mov	x19, x1
  402f74:	str	x3, [sp, #16]
  402f78:	mov	w26, w0
  402f7c:	bl	401d50 <getpagesize@plt>
  402f80:	sxtw	x21, w0
  402f84:	mov	w0, w24
  402f88:	bl	4035f4 <__fxstatat@plt+0x1614>
  402f8c:	tst	w0, #0x1
  402f90:	mov	w8, #0x10000               	// #65536
  402f94:	mov	w9, #0xf000                	// #61440
  402f98:	csel	x27, x9, x8, ne  // ne = any
  402f9c:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  402fa0:	orr	x8, x27, #0x2
  402fa4:	movk	x9, #0xaaab
  402fa8:	umulh	x8, x8, x9
  402fac:	lsr	x8, x8, #1
  402fb0:	add	x20, x8, x8, lsl #1
  402fb4:	add	x8, x21, x20
  402fb8:	sub	x0, x8, #0x1
  402fbc:	bl	4079f8 <__fxstatat@plt+0x5a18>
  402fc0:	mov	x1, x21
  402fc4:	str	x0, [sp, #24]
  402fc8:	mov	x21, x27
  402fcc:	bl	40362c <__fxstatat@plt+0x164c>
  402fd0:	cmp	x25, #0x0
  402fd4:	cset	w8, gt
  402fd8:	cmp	x25, x27
  402fdc:	cset	w9, cc  // cc = lo, ul, last
  402fe0:	and	w8, w8, w9
  402fe4:	mov	x28, x0
  402fe8:	str	w8, [sp, #120]
  402fec:	tbnz	w8, #0, 402ffc <__fxstatat@plt+0x101c>
  402ff0:	mov	w1, #0x1                   	// #1
  402ff4:	mov	w0, w26
  402ff8:	bl	403640 <__fxstatat@plt+0x1660>
  402ffc:	mov	w0, w26
  403000:	mov	x1, x19
  403004:	bl	403694 <__fxstatat@plt+0x16b4>
  403008:	tbz	w0, #0, 403040 <__fxstatat@plt+0x1060>
  40300c:	tbnz	w24, #31, 40307c <__fxstatat@plt+0x109c>
  403010:	mov	x0, x25
  403014:	bl	403724 <__fxstatat@plt+0x1744>
  403018:	cmp	x25, x20
  40301c:	cset	w8, cc  // cc = lo, ul, last
  403020:	tst	w8, w0
  403024:	csel	x2, x25, x20, ne  // ne = any
  403028:	mov	w0, w24
  40302c:	mov	x1, x28
  403030:	bl	403730 <__fxstatat@plt+0x1750>
  403034:	sub	x1, x29, #0x10
  403038:	mov	x0, x28
  40303c:	b	403084 <__fxstatat@plt+0x10a4>
  403040:	bl	401f90 <__errno_location@plt>
  403044:	ldr	w19, [x0]
  403048:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  40304c:	add	x1, x1, #0x1c7
  403050:	mov	w2, #0x5                   	// #5
  403054:	mov	x0, xzr
  403058:	bl	401f30 <dcgettext@plt>
  40305c:	mov	x2, x0
  403060:	mov	w0, wzr
  403064:	mov	w1, w19
  403068:	mov	x3, x23
  40306c:	bl	401b40 <error@plt>
  403070:	mov	w19, wzr
  403074:	mov	w20, #0x1                   	// #1
  403078:	b	40356c <__fxstatat@plt+0x158c>
  40307c:	sub	x1, x29, #0x10
  403080:	mov	x0, xzr
  403084:	bl	4037f4 <__fxstatat@plt+0x1814>
  403088:	mov	x20, x23
  40308c:	cbz	x22, 4030d8 <__fxstatat@plt+0x10f8>
  403090:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  403094:	add	x1, x1, #0x1d9
  403098:	mov	w2, #0x5                   	// #5
  40309c:	mov	x0, xzr
  4030a0:	bl	401f30 <dcgettext@plt>
  4030a4:	ldr	x4, [sp, #48]
  4030a8:	mov	x2, x0
  4030ac:	sub	x6, x29, #0x10
  4030b0:	mov	w0, wzr
  4030b4:	mov	w1, wzr
  4030b8:	mov	x3, x20
  4030bc:	mov	x5, x22
  4030c0:	bl	401b40 <error@plt>
  4030c4:	mov	x0, xzr
  4030c8:	bl	401c50 <time@plt>
  4030cc:	add	x8, x0, #0x5
  4030d0:	str	x8, [sp, #32]
  4030d4:	b	4030d8 <__fxstatat@plt+0x10f8>
  4030d8:	adrp	x8, 40a000 <__fxstatat@plt+0x8020>
  4030dc:	mov	x23, xzr
  4030e0:	add	x8, x8, #0xdff
  4030e4:	stp	wzr, w24, [sp, #72]
  4030e8:	str	wzr, [sp, #104]
  4030ec:	stp	x21, xzr, [sp, #56]
  4030f0:	stp	x22, x8, [sp, #80]
  4030f4:	str	x20, [sp, #112]
  4030f8:	b	403118 <__fxstatat@plt+0x1138>
  4030fc:	add	x8, sp, #0x594
  403100:	mov	w9, #0x1                   	// #1
  403104:	str	x8, [sp, #88]
  403108:	mov	w8, #0x2                   	// #2
  40310c:	str	w9, [sp, #104]
  403110:	cbz	w8, 403510 <__fxstatat@plt+0x1530>
  403114:	cbnz	w8, 403518 <__fxstatat@plt+0x1538>
  403118:	mov	x0, x25
  40311c:	bl	403724 <__fxstatat@plt+0x1744>
  403120:	mov	w22, w0
  403124:	mov	x19, x21
  403128:	tbz	w0, #0, 40314c <__fxstatat@plt+0x116c>
  40312c:	sub	x8, x25, x23
  403130:	cmp	x8, x21
  403134:	mov	x19, x21
  403138:	b.cs	40314c <__fxstatat@plt+0x116c>  // b.hs, b.nlast
  40313c:	cmp	x25, x23
  403140:	b.lt	40359c <__fxstatat@plt+0x15bc>  // b.tstop
  403144:	mov	x19, x8
  403148:	cbz	x8, 40359c <__fxstatat@plt+0x15bc>
  40314c:	tbz	w24, #31, 403160 <__fxstatat@plt+0x1180>
  403150:	ldr	x0, [sp, #40]
  403154:	mov	x1, x28
  403158:	mov	x2, x19
  40315c:	bl	406b00 <__fxstatat@plt+0x4b20>
  403160:	mov	x27, xzr
  403164:	str	x25, [sp, #96]
  403168:	cbz	x19, 4032fc <__fxstatat@plt+0x131c>
  40316c:	eor	w8, w22, #0x1
  403170:	str	w8, [sp, #108]
  403174:	b	403198 <__fxstatat@plt+0x11b8>
  403178:	mov	w8, #0x2                   	// #2
  40317c:	mov	w9, #0x1                   	// #1
  403180:	str	w9, [sp, #104]
  403184:	cmp	w8, #0x7
  403188:	b.ne	403518 <__fxstatat@plt+0x1538>  // b.any
  40318c:	add	x27, x21, x27
  403190:	cmp	x19, x27
  403194:	b.ls	4032f4 <__fxstatat@plt+0x1314>  // b.plast
  403198:	add	x1, x28, x27
  40319c:	sub	x2, x19, x27
  4031a0:	mov	w0, w26
  4031a4:	bl	401d90 <write@plt>
  4031a8:	mov	x21, x0
  4031ac:	cmp	x0, #0x1
  4031b0:	b.ge	40318c <__fxstatat@plt+0x11ac>  // b.tcont
  4031b4:	tbnz	w22, #0, 4031cc <__fxstatat@plt+0x11ec>
  4031b8:	cbz	x21, 4032d4 <__fxstatat@plt+0x12f4>
  4031bc:	bl	401f90 <__errno_location@plt>
  4031c0:	ldr	w8, [x0]
  4031c4:	cmp	w8, #0x1c
  4031c8:	b.eq	4032d4 <__fxstatat@plt+0x12f4>  // b.none
  4031cc:	bl	401f90 <__errno_location@plt>
  4031d0:	ldr	w25, [x0]
  4031d4:	ldr	w8, [sp, #120]
  4031d8:	mov	x24, x0
  4031dc:	tbnz	w8, #0, 40320c <__fxstatat@plt+0x122c>
  4031e0:	ldr	w8, [x24]
  4031e4:	cmp	w8, #0x16
  4031e8:	b.ne	40320c <__fxstatat@plt+0x122c>  // b.any
  4031ec:	mov	w0, w26
  4031f0:	mov	w1, wzr
  4031f4:	bl	403640 <__fxstatat@plt+0x1660>
  4031f8:	mov	w9, #0x1                   	// #1
  4031fc:	mov	x21, xzr
  403200:	mov	w8, #0x7                   	// #7
  403204:	str	w9, [sp, #120]
  403208:	b	403184 <__fxstatat@plt+0x11a4>
  40320c:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  403210:	mov	w2, #0x5                   	// #5
  403214:	mov	x0, xzr
  403218:	add	x1, x1, #0x1f2
  40321c:	bl	401f30 <dcgettext@plt>
  403220:	mov	x20, x0
  403224:	add	x0, x27, x23
  403228:	add	x1, sp, #0x308
  40322c:	bl	404b98 <__fxstatat@plt+0x2bb8>
  403230:	ldr	x3, [sp, #112]
  403234:	mov	x4, x0
  403238:	mov	w0, wzr
  40323c:	mov	w1, w25
  403240:	mov	x2, x20
  403244:	bl	401b40 <error@plt>
  403248:	ldr	w9, [sp, #108]
  40324c:	cmp	w25, #0x5
  403250:	cset	w8, ne  // ne = any
  403254:	orr	w8, w8, w9
  403258:	tbnz	w8, #0, 403178 <__fxstatat@plt+0x1198>
  40325c:	orr	x8, x27, #0x1ff
  403260:	cmp	x8, x19
  403264:	b.cs	403178 <__fxstatat@plt+0x1198>  // b.hs, b.nlast
  403268:	add	x20, x8, #0x1
  40326c:	add	x1, x20, x23
  403270:	mov	w0, w26
  403274:	mov	w2, wzr
  403278:	bl	401ba0 <lseek@plt>
  40327c:	cmn	x0, #0x1
  403280:	b.eq	40329c <__fxstatat@plt+0x12bc>  // b.none
  403284:	mov	w9, #0x1                   	// #1
  403288:	sub	x21, x20, x27
  40328c:	mov	w8, #0x7                   	// #7
  403290:	str	w9, [sp, #72]
  403294:	cbnz	w8, 403184 <__fxstatat@plt+0x11a4>
  403298:	b	403178 <__fxstatat@plt+0x1198>
  40329c:	ldr	w20, [x24]
  4032a0:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  4032a4:	mov	w2, #0x5                   	// #5
  4032a8:	mov	x0, xzr
  4032ac:	add	x1, x1, #0x211
  4032b0:	bl	401f30 <dcgettext@plt>
  4032b4:	ldr	x3, [sp, #112]
  4032b8:	mov	x2, x0
  4032bc:	mov	w0, wzr
  4032c0:	mov	w1, w20
  4032c4:	bl	401b40 <error@plt>
  4032c8:	mov	w8, wzr
  4032cc:	cbnz	w8, 403184 <__fxstatat@plt+0x11a4>
  4032d0:	b	403178 <__fxstatat@plt+0x1198>
  4032d4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4032d8:	sub	x8, x8, x23
  4032dc:	cmp	x27, x8
  4032e0:	b.hi	4032f4 <__fxstatat@plt+0x1314>  // b.pmore
  4032e4:	ldr	x8, [sp, #16]
  4032e8:	add	x9, x27, x23
  4032ec:	str	x9, [sp, #96]
  4032f0:	str	x9, [x8]
  4032f4:	ldr	x20, [sp, #112]
  4032f8:	ldr	x21, [sp, #56]
  4032fc:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  403300:	sub	x8, x8, x23
  403304:	cmp	x8, x27
  403308:	b.cc	403538 <__fxstatat@plt+0x1558>  // b.lo, b.ul, b.last
  40330c:	ldr	x22, [sp, #80]
  403310:	add	x23, x27, x23
  403314:	cbz	x22, 4033c0 <__fxstatat@plt+0x13e0>
  403318:	ldr	x25, [sp, #96]
  40331c:	ldr	w24, [sp, #76]
  403320:	cmp	x23, x25
  403324:	b.ne	403334 <__fxstatat@plt+0x1354>  // b.any
  403328:	ldr	x8, [sp, #88]
  40332c:	ldrb	w8, [x8]
  403330:	cbnz	w8, 40334c <__fxstatat@plt+0x136c>
  403334:	mov	x0, xzr
  403338:	bl	401c50 <time@plt>
  40333c:	ldr	x8, [sp, #32]
  403340:	str	x0, [sp, #64]
  403344:	cmp	x8, x0
  403348:	b.gt	403510 <__fxstatat@plt+0x1530>
  40334c:	add	x1, sp, #0x308
  403350:	mov	w2, #0x1b2                 	// #434
  403354:	mov	w3, #0x1                   	// #1
  403358:	mov	w4, #0x1                   	// #1
  40335c:	mov	x0, x23
  403360:	bl	404310 <__fxstatat@plt+0x2330>
  403364:	mov	x27, x23
  403368:	cmp	x23, x25
  40336c:	mov	x19, x0
  403370:	b.eq	403384 <__fxstatat@plt+0x13a4>  // b.none
  403374:	ldr	x0, [sp, #88]
  403378:	mov	x1, x19
  40337c:	bl	401e10 <strcmp@plt>
  403380:	cbz	w0, 403408 <__fxstatat@plt+0x1428>
  403384:	mov	x0, x25
  403388:	bl	403724 <__fxstatat@plt+0x1744>
  40338c:	tbz	w0, #0, 4033cc <__fxstatat@plt+0x13ec>
  403390:	cbz	x25, 403410 <__fxstatat@plt+0x1430>
  403394:	mov	x8, #0x8f5c                	// #36700
  403398:	movk	x8, #0xf5c2, lsl #16
  40339c:	movk	x8, #0x5c28, lsl #32
  4033a0:	movk	x8, #0x28f, lsl #48
  4033a4:	mov	x23, x27
  4033a8:	cmp	x27, x8
  4033ac:	b.hi	40341c <__fxstatat@plt+0x143c>  // b.pmore
  4033b0:	mov	w8, #0x64                  	// #100
  4033b4:	mul	x8, x23, x8
  4033b8:	udiv	x21, x8, x25
  4033bc:	b	403440 <__fxstatat@plt+0x1460>
  4033c0:	ldr	w24, [sp, #76]
  4033c4:	ldr	x25, [sp, #96]
  4033c8:	b	403510 <__fxstatat@plt+0x1530>
  4033cc:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  4033d0:	mov	w2, #0x5                   	// #5
  4033d4:	mov	x0, xzr
  4033d8:	add	x1, x1, #0x235
  4033dc:	bl	401f30 <dcgettext@plt>
  4033e0:	ldr	x4, [sp, #48]
  4033e4:	mov	x2, x0
  4033e8:	sub	x6, x29, #0x10
  4033ec:	mov	w0, wzr
  4033f0:	mov	w1, wzr
  4033f4:	mov	x3, x20
  4033f8:	mov	x5, x22
  4033fc:	mov	x7, x19
  403400:	bl	401b40 <error@plt>
  403404:	b	4034ac <__fxstatat@plt+0x14cc>
  403408:	ldr	x22, [sp, #88]
  40340c:	b	403500 <__fxstatat@plt+0x1520>
  403410:	mov	w21, #0x64                  	// #100
  403414:	mov	x23, x27
  403418:	b	403440 <__fxstatat@plt+0x1460>
  40341c:	mov	x8, #0xd70b                	// #55051
  403420:	movk	x8, #0x70a3, lsl #16
  403424:	movk	x8, #0xa3d, lsl #32
  403428:	movk	x8, #0xa3d7, lsl #48
  40342c:	smulh	x8, x25, x8
  403430:	add	x8, x8, x25
  403434:	asr	x9, x8, #6
  403438:	add	x8, x9, x8, lsr #63
  40343c:	udiv	x21, x23, x8
  403440:	add	x1, sp, #0x7c
  403444:	mov	w2, #0x1b0                 	// #432
  403448:	mov	w3, #0x1                   	// #1
  40344c:	mov	w4, #0x1                   	// #1
  403450:	mov	x0, x25
  403454:	bl	404310 <__fxstatat@plt+0x2330>
  403458:	cmp	x23, x25
  40345c:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  403460:	mov	x20, x0
  403464:	csel	x19, x0, x19, eq  // eq = none
  403468:	mov	w2, #0x5                   	// #5
  40346c:	mov	x0, xzr
  403470:	add	x1, x1, #0x250
  403474:	bl	401f30 <dcgettext@plt>
  403478:	str	x20, [sp]
  40347c:	ldr	x20, [sp, #112]
  403480:	ldr	x4, [sp, #48]
  403484:	mov	x2, x0
  403488:	sub	x6, x29, #0x10
  40348c:	mov	w0, wzr
  403490:	mov	w1, wzr
  403494:	mov	x3, x20
  403498:	mov	x5, x22
  40349c:	mov	x7, x19
  4034a0:	str	w21, [sp, #8]
  4034a4:	bl	401b40 <error@plt>
  4034a8:	ldr	x21, [sp, #56]
  4034ac:	add	x0, sp, #0x594
  4034b0:	mov	w2, #0x28c                 	// #652
  4034b4:	mov	x1, x19
  4034b8:	add	x22, sp, #0x594
  4034bc:	bl	401c90 <__strcpy_chk@plt>
  4034c0:	ldr	x8, [sp, #64]
  4034c4:	mov	w0, w26
  4034c8:	mov	x1, x20
  4034cc:	add	x8, x8, #0x5
  4034d0:	str	x8, [sp, #32]
  4034d4:	bl	403850 <__fxstatat@plt+0x1870>
  4034d8:	cbz	w0, 403500 <__fxstatat@plt+0x1520>
  4034dc:	add	x22, sp, #0x594
  4034e0:	bl	401f90 <__errno_location@plt>
  4034e4:	ldr	w8, [x0]
  4034e8:	mov	x23, x27
  4034ec:	cmp	w8, #0x5
  4034f0:	b.ne	4030fc <__fxstatat@plt+0x111c>  // b.any
  4034f4:	mov	w8, #0x1                   	// #1
  4034f8:	str	w8, [sp, #72]
  4034fc:	b	403504 <__fxstatat@plt+0x1524>
  403500:	mov	x23, x27
  403504:	mov	w8, wzr
  403508:	str	x22, [sp, #88]
  40350c:	cbnz	w8, 403114 <__fxstatat@plt+0x1134>
  403510:	mov	w8, wzr
  403514:	cbz	w8, 403118 <__fxstatat@plt+0x1138>
  403518:	cmp	w8, #0x2
  40351c:	b.ne	403534 <__fxstatat@plt+0x1554>  // b.any
  403520:	ldr	w8, [sp, #72]
  403524:	and	w19, w8, #0x1
  403528:	ldr	w8, [sp, #104]
  40352c:	and	w20, w8, #0x1
  403530:	b	40356c <__fxstatat@plt+0x158c>
  403534:	b	40357c <__fxstatat@plt+0x159c>
  403538:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  40353c:	add	x1, x1, #0x222
  403540:	mov	w2, #0x5                   	// #5
  403544:	mov	x0, xzr
  403548:	bl	401f30 <dcgettext@plt>
  40354c:	mov	x2, x0
  403550:	mov	w0, wzr
  403554:	mov	w1, wzr
  403558:	mov	x3, x20
  40355c:	bl	401b40 <error@plt>
  403560:	ldr	w8, [sp, #72]
  403564:	mov	w20, #0x1                   	// #1
  403568:	and	w19, w8, #0x1
  40356c:	ldr	x0, [sp, #24]
  403570:	bl	401e40 <free@plt>
  403574:	cmp	w20, #0x0
  403578:	csinv	w0, w19, wzr, eq  // eq = none
  40357c:	add	sp, sp, #0x830
  403580:	ldp	x20, x19, [sp, #80]
  403584:	ldp	x22, x21, [sp, #64]
  403588:	ldp	x24, x23, [sp, #48]
  40358c:	ldp	x26, x25, [sp, #32]
  403590:	ldp	x28, x27, [sp, #16]
  403594:	ldp	x29, x30, [sp], #96
  403598:	ret
  40359c:	mov	w0, w26
  4035a0:	mov	x1, x20
  4035a4:	bl	403850 <__fxstatat@plt+0x1870>
  4035a8:	ldr	w8, [sp, #72]
  4035ac:	and	w19, w8, #0x1
  4035b0:	ldr	w8, [sp, #104]
  4035b4:	and	w20, w8, #0x1
  4035b8:	cbz	w0, 40356c <__fxstatat@plt+0x158c>
  4035bc:	bl	401f90 <__errno_location@plt>
  4035c0:	ldr	w8, [x0]
  4035c4:	cmp	w8, #0x5
  4035c8:	cset	w8, ne  // ne = any
  4035cc:	cset	w9, eq  // eq = none
  4035d0:	orr	w19, w19, w9
  4035d4:	orr	w20, w20, w8
  4035d8:	b	40356c <__fxstatat@plt+0x158c>
  4035dc:	stp	x29, x30, [sp, #-16]!
  4035e0:	sub	x1, x1, #0x1
  4035e4:	mov	x29, sp
  4035e8:	bl	4066c0 <__fxstatat@plt+0x46e0>
  4035ec:	ldp	x29, x30, [sp], #16
  4035f0:	ret
  4035f4:	cmp	w0, #0x1
  4035f8:	b.lt	403624 <__fxstatat@plt+0x1644>  // b.tstop
  4035fc:	and	w8, w0, #0xfff
  403600:	bfi	w8, w8, #12, #12
  403604:	ubfx	w9, w0, #4, #8
  403608:	lsr	w8, w8, #8
  40360c:	cmp	w9, w8, uxtb
  403610:	cset	w8, ne  // ne = any
  403614:	cmp	w9, w0, uxtb
  403618:	cset	w9, ne  // ne = any
  40361c:	orr	w0, w9, w8
  403620:	ret
  403624:	mov	w0, wzr
  403628:	ret
  40362c:	add	x8, x0, x1
  403630:	sub	x8, x8, #0x1
  403634:	udiv	x8, x8, x1
  403638:	mul	x0, x8, x1
  40363c:	ret
  403640:	stp	x29, x30, [sp, #-32]!
  403644:	stp	x20, x19, [sp, #16]
  403648:	mov	w20, w1
  40364c:	mov	w1, #0x3                   	// #3
  403650:	mov	x29, sp
  403654:	mov	w19, w0
  403658:	bl	4081a4 <__fxstatat@plt+0x61c4>
  40365c:	cmp	w0, #0x1
  403660:	b.lt	403688 <__fxstatat@plt+0x16a8>  // b.tstop
  403664:	orr	w8, w0, #0x10000
  403668:	and	w9, w0, #0xfffeffff
  40366c:	tst	w20, #0x1
  403670:	csel	w2, w8, w9, ne  // ne = any
  403674:	cmp	w2, w0
  403678:	b.eq	403688 <__fxstatat@plt+0x16a8>  // b.none
  40367c:	mov	w1, #0x4                   	// #4
  403680:	mov	w0, w19
  403684:	bl	4081a4 <__fxstatat@plt+0x61c4>
  403688:	ldp	x20, x19, [sp, #16]
  40368c:	ldp	x29, x30, [sp], #32
  403690:	ret
  403694:	sub	sp, sp, #0x30
  403698:	stp	x29, x30, [sp, #16]
  40369c:	stp	x20, x19, [sp, #32]
  4036a0:	ldr	w8, [x1, #16]
  4036a4:	mov	w19, w0
  4036a8:	add	x29, sp, #0x10
  4036ac:	and	w8, w8, #0xf000
  4036b0:	cmp	w8, #0x2, lsl #12
  4036b4:	b.ne	4036e0 <__fxstatat@plt+0x1700>  // b.any
  4036b8:	mov	w1, #0x6d01                	// #27905
  4036bc:	mov	w8, #0x6                   	// #6
  4036c0:	mov	w20, #0x1                   	// #1
  4036c4:	add	x2, sp, #0x8
  4036c8:	movk	w1, #0x4008, lsl #16
  4036cc:	mov	w0, w19
  4036d0:	strh	w8, [sp, #8]
  4036d4:	str	w20, [sp, #12]
  4036d8:	bl	401fc0 <ioctl@plt>
  4036dc:	cbz	w0, 403710 <__fxstatat@plt+0x1730>
  4036e0:	mov	w0, w19
  4036e4:	mov	x1, xzr
  4036e8:	mov	w2, wzr
  4036ec:	bl	401ba0 <lseek@plt>
  4036f0:	mov	x19, x0
  4036f4:	cmp	x0, #0x1
  4036f8:	b.lt	403708 <__fxstatat@plt+0x1728>  // b.tstop
  4036fc:	bl	401f90 <__errno_location@plt>
  403700:	mov	w8, #0x16                  	// #22
  403704:	str	w8, [x0]
  403708:	cmp	x19, #0x0
  40370c:	cset	w20, eq  // eq = none
  403710:	mov	w0, w20
  403714:	ldp	x20, x19, [sp, #32]
  403718:	ldp	x29, x30, [sp, #16]
  40371c:	add	sp, sp, #0x30
  403720:	ret
  403724:	lsr	x8, x0, #63
  403728:	eor	w0, w8, #0x1
  40372c:	ret
  403730:	stp	x29, x30, [sp, #-64]!
  403734:	and	w8, w0, #0xfff
  403738:	mov	w9, w0
  40373c:	bfi	w9, w8, #12, #12
  403740:	stp	x22, x21, [sp, #32]
  403744:	stp	x20, x19, [sp, #48]
  403748:	mov	x19, x2
  40374c:	mov	x20, x1
  403750:	mov	w21, w0
  403754:	lsr	w10, w0, #4
  403758:	cmp	x2, #0x6
  40375c:	lsr	w8, w9, #8
  403760:	str	x23, [sp, #16]
  403764:	mov	x29, sp
  403768:	strb	w10, [x1]
  40376c:	strb	w8, [x1, #1]
  403770:	strb	w0, [x1, #2]
  403774:	b.cs	403780 <__fxstatat@plt+0x17a0>  // b.hs, b.nlast
  403778:	mov	w22, #0x3                   	// #3
  40377c:	b	4037a4 <__fxstatat@plt+0x17c4>
  403780:	lsr	x23, x19, #1
  403784:	mov	w22, #0x3                   	// #3
  403788:	add	x0, x20, x22
  40378c:	mov	x1, x20
  403790:	mov	x2, x22
  403794:	bl	401ae0 <memcpy@plt>
  403798:	lsl	x22, x22, #1
  40379c:	cmp	x22, x23
  4037a0:	b.ls	403788 <__fxstatat@plt+0x17a8>  // b.plast
  4037a4:	cmp	x22, x19
  4037a8:	b.cs	4037bc <__fxstatat@plt+0x17dc>  // b.hs, b.nlast
  4037ac:	add	x0, x20, x22
  4037b0:	sub	x2, x19, x22
  4037b4:	mov	x1, x20
  4037b8:	bl	401ae0 <memcpy@plt>
  4037bc:	tbz	w21, #12, 4037e0 <__fxstatat@plt+0x1800>
  4037c0:	cbz	x19, 4037e0 <__fxstatat@plt+0x1800>
  4037c4:	mov	x8, xzr
  4037c8:	ldrb	w9, [x20, x8]
  4037cc:	eor	w9, w9, #0x80
  4037d0:	strb	w9, [x20, x8]
  4037d4:	add	x8, x8, #0x200
  4037d8:	cmp	x8, x19
  4037dc:	b.cc	4037c8 <__fxstatat@plt+0x17e8>  // b.lo, b.ul, b.last
  4037e0:	ldp	x20, x19, [sp, #48]
  4037e4:	ldp	x22, x21, [sp, #32]
  4037e8:	ldr	x23, [sp, #16]
  4037ec:	ldp	x29, x30, [sp], #64
  4037f0:	ret
  4037f4:	stp	x29, x30, [sp, #-16]!
  4037f8:	mov	x8, x1
  4037fc:	mov	x29, sp
  403800:	cbz	x0, 403830 <__fxstatat@plt+0x1850>
  403804:	ldrb	w4, [x0]
  403808:	ldrb	w5, [x0, #1]
  40380c:	ldrb	w6, [x0, #2]
  403810:	adrp	x3, 40b000 <__fxstatat@plt+0x9020>
  403814:	add	x3, x3, #0x273
  403818:	mov	w1, #0x1                   	// #1
  40381c:	mov	x2, #0xffffffffffffffff    	// #-1
  403820:	mov	x0, x8
  403824:	bl	401b20 <__sprintf_chk@plt>
  403828:	ldp	x29, x30, [sp], #16
  40382c:	ret
  403830:	mov	w9, #0x6f64                	// #28516
  403834:	mov	w10, #0x6172                	// #24946
  403838:	movk	w9, #0x6d, lsl #16
  40383c:	movk	w10, #0x646e, lsl #16
  403840:	stur	w9, [x8, #3]
  403844:	str	w10, [x8]
  403848:	ldp	x29, x30, [sp], #16
  40384c:	ret
  403850:	stp	x29, x30, [sp, #-48]!
  403854:	stp	x22, x21, [sp, #16]
  403858:	stp	x20, x19, [sp, #32]
  40385c:	mov	x29, sp
  403860:	mov	x19, x1
  403864:	mov	w22, w0
  403868:	bl	401b50 <fdatasync@plt>
  40386c:	cbz	w0, 4038ec <__fxstatat@plt+0x190c>
  403870:	bl	401f90 <__errno_location@plt>
  403874:	ldr	w21, [x0]
  403878:	mov	x20, x0
  40387c:	mov	w0, w21
  403880:	bl	4038fc <__fxstatat@plt+0x191c>
  403884:	tbz	w0, #0, 4038b0 <__fxstatat@plt+0x18d0>
  403888:	mov	w0, w22
  40388c:	bl	401c10 <fsync@plt>
  403890:	cbz	w0, 4038ec <__fxstatat@plt+0x190c>
  403894:	ldr	w21, [x20]
  403898:	mov	w0, w21
  40389c:	bl	4038fc <__fxstatat@plt+0x191c>
  4038a0:	tbz	w0, #0, 4038bc <__fxstatat@plt+0x18dc>
  4038a4:	bl	401e50 <sync@plt>
  4038a8:	mov	w0, wzr
  4038ac:	b	4038ec <__fxstatat@plt+0x190c>
  4038b0:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  4038b4:	add	x1, x1, #0x280
  4038b8:	b	4038c4 <__fxstatat@plt+0x18e4>
  4038bc:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  4038c0:	add	x1, x1, #0x295
  4038c4:	mov	w2, #0x5                   	// #5
  4038c8:	mov	x0, xzr
  4038cc:	bl	401f30 <dcgettext@plt>
  4038d0:	mov	x2, x0
  4038d4:	mov	w0, wzr
  4038d8:	mov	w1, w21
  4038dc:	mov	x3, x19
  4038e0:	bl	401b40 <error@plt>
  4038e4:	str	w21, [x20]
  4038e8:	mov	w0, #0xffffffff            	// #-1
  4038ec:	ldp	x20, x19, [sp, #32]
  4038f0:	ldp	x22, x21, [sp, #16]
  4038f4:	ldp	x29, x30, [sp], #48
  4038f8:	ret
  4038fc:	sub	w8, w0, #0x9
  403900:	cmp	w8, #0xd
  403904:	b.hi	403918 <__fxstatat@plt+0x1938>  // b.pmore
  403908:	mov	w9, #0x3001                	// #12289
  40390c:	lsr	w8, w9, w8
  403910:	and	w0, w8, #0x1
  403914:	ret
  403918:	mov	w0, wzr
  40391c:	ret
  403920:	sub	sp, sp, #0x70
  403924:	stp	x29, x30, [sp, #16]
  403928:	stp	x28, x27, [sp, #32]
  40392c:	stp	x26, x25, [sp, #48]
  403930:	stp	x24, x23, [sp, #64]
  403934:	stp	x22, x21, [sp, #80]
  403938:	stp	x20, x19, [sp, #96]
  40393c:	add	x29, sp, #0x10
  403940:	mov	x24, x2
  403944:	str	x1, [sp, #8]
  403948:	mov	x25, x0
  40394c:	bl	407bd0 <__fxstatat@plt+0x5bf0>
  403950:	mov	x19, x0
  403954:	bl	4041dc <__fxstatat@plt+0x21fc>
  403958:	mov	x26, x0
  40395c:	mov	x0, x19
  403960:	bl	4040fc <__fxstatat@plt+0x211c>
  403964:	mov	x21, x0
  403968:	mov	w1, #0x3                   	// #3
  40396c:	mov	w0, wzr
  403970:	mov	x2, x21
  403974:	bl	405fe8 <__fxstatat@plt+0x4008>
  403978:	bl	407bd0 <__fxstatat@plt+0x5bf0>
  40397c:	ldr	w8, [x24, #24]
  403980:	mov	x22, x0
  403984:	cmp	w8, #0x3
  403988:	b.ne	4039a8 <__fxstatat@plt+0x19c8>  // b.any
  40398c:	mov	w1, #0x4900                	// #18688
  403990:	mov	x0, x21
  403994:	bl	40426c <__fxstatat@plt+0x228c>
  403998:	mov	w23, w0
  40399c:	ldrb	w8, [x24, #28]
  4039a0:	cbnz	w8, 4039b4 <__fxstatat@plt+0x19d4>
  4039a4:	b	4039dc <__fxstatat@plt+0x19fc>
  4039a8:	mov	w23, #0xffffffff            	// #-1
  4039ac:	ldrb	w8, [x24, #28]
  4039b0:	cbz	w8, 4039dc <__fxstatat@plt+0x19fc>
  4039b4:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  4039b8:	add	x1, x1, #0x2d9
  4039bc:	mov	w2, #0x5                   	// #5
  4039c0:	mov	x0, xzr
  4039c4:	bl	401f30 <dcgettext@plt>
  4039c8:	ldr	x3, [sp, #8]
  4039cc:	mov	x2, x0
  4039d0:	mov	w0, wzr
  4039d4:	mov	w1, wzr
  4039d8:	bl	401b40 <error@plt>
  4039dc:	ldr	w8, [x24, #24]
  4039e0:	cmp	w8, #0x1
  4039e4:	b.ne	4039f0 <__fxstatat@plt+0x1a10>  // b.any
  4039e8:	mov	w26, #0x1                   	// #1
  4039ec:	b	403af0 <__fxstatat@plt+0x1b10>
  4039f0:	mov	x0, x26
  4039f4:	bl	404228 <__fxstatat@plt+0x2248>
  4039f8:	str	x21, [sp]
  4039fc:	cbz	x0, 403ae4 <__fxstatat@plt+0x1b04>
  403a00:	sub	x8, x26, x19
  403a04:	mov	x27, x0
  403a08:	mov	w20, #0x1                   	// #1
  403a0c:	add	x28, x25, x8
  403a10:	mov	w21, #0x1                   	// #1
  403a14:	b	403a30 <__fxstatat@plt+0x1a50>
  403a18:	add	x2, x27, #0x1
  403a1c:	mov	x0, x28
  403a20:	mov	x1, x26
  403a24:	bl	401ae0 <memcpy@plt>
  403a28:	subs	x27, x27, #0x1
  403a2c:	b.eq	403ae8 <__fxstatat@plt+0x1b08>  // b.none
  403a30:	mov	w1, #0x30                  	// #48
  403a34:	mov	x0, x26
  403a38:	mov	x2, x27
  403a3c:	bl	401cf0 <memset@plt>
  403a40:	strb	wzr, [x26, x27]
  403a44:	mov	w0, #0xffffff9c            	// #-100
  403a48:	mov	w2, #0xffffff9c            	// #-100
  403a4c:	mov	w4, #0x1                   	// #1
  403a50:	mov	x1, x25
  403a54:	mov	x3, x19
  403a58:	bl	407338 <__fxstatat@plt+0x5358>
  403a5c:	cbz	w0, 403a84 <__fxstatat@plt+0x1aa4>
  403a60:	bl	401f90 <__errno_location@plt>
  403a64:	ldr	w8, [x0]
  403a68:	cmp	w8, #0x11
  403a6c:	b.ne	403a28 <__fxstatat@plt+0x1a48>  // b.any
  403a70:	mov	x0, x26
  403a74:	mov	x1, x27
  403a78:	bl	403be4 <__fxstatat@plt+0x1c04>
  403a7c:	tbnz	w0, #0, 403a44 <__fxstatat@plt+0x1a64>
  403a80:	b	403a28 <__fxstatat@plt+0x1a48>
  403a84:	tbnz	w23, #31, 403a9c <__fxstatat@plt+0x1abc>
  403a88:	mov	w0, w23
  403a8c:	mov	x1, x22
  403a90:	bl	403850 <__fxstatat@plt+0x1870>
  403a94:	cmp	w0, #0x0
  403a98:	csel	w21, w21, wzr, eq  // eq = none
  403a9c:	ldrb	w8, [x24, #28]
  403aa0:	cbz	w8, 403a18 <__fxstatat@plt+0x1a38>
  403aa4:	ldr	x8, [sp, #8]
  403aa8:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  403aac:	tst	w20, #0x1
  403ab0:	mov	w2, #0x5                   	// #5
  403ab4:	mov	x0, xzr
  403ab8:	add	x1, x1, #0x2e6
  403abc:	csel	x20, x8, x25, ne  // ne = any
  403ac0:	bl	401f30 <dcgettext@plt>
  403ac4:	mov	x2, x0
  403ac8:	mov	w0, wzr
  403acc:	mov	w1, wzr
  403ad0:	mov	x3, x20
  403ad4:	mov	x4, x19
  403ad8:	bl	401b40 <error@plt>
  403adc:	mov	w20, wzr
  403ae0:	b	403a18 <__fxstatat@plt+0x1a38>
  403ae4:	mov	w21, #0x1                   	// #1
  403ae8:	and	w26, w21, #0x1
  403aec:	ldr	x21, [sp]
  403af0:	mov	x0, x25
  403af4:	bl	401fb0 <unlink@plt>
  403af8:	cbz	w0, 403b14 <__fxstatat@plt+0x1b34>
  403afc:	bl	401f90 <__errno_location@plt>
  403b00:	ldr	w24, [x0]
  403b04:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  403b08:	mov	w26, wzr
  403b0c:	add	x1, x1, #0x2f8
  403b10:	b	403b28 <__fxstatat@plt+0x1b48>
  403b14:	ldrb	w8, [x24, #28]
  403b18:	cbz	w8, 403b48 <__fxstatat@plt+0x1b68>
  403b1c:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  403b20:	mov	w24, wzr
  403b24:	add	x1, x1, #0x30d
  403b28:	mov	w2, #0x5                   	// #5
  403b2c:	mov	x0, xzr
  403b30:	bl	401f30 <dcgettext@plt>
  403b34:	ldr	x3, [sp, #8]
  403b38:	mov	x2, x0
  403b3c:	mov	w0, wzr
  403b40:	mov	w1, w24
  403b44:	bl	401b40 <error@plt>
  403b48:	tbnz	w23, #31, 403ba8 <__fxstatat@plt+0x1bc8>
  403b4c:	mov	w0, w23
  403b50:	mov	x1, x22
  403b54:	bl	403850 <__fxstatat@plt+0x1870>
  403b58:	cmp	w0, #0x0
  403b5c:	mov	w0, w23
  403b60:	cset	w20, eq  // eq = none
  403b64:	bl	401d60 <close@plt>
  403b68:	cbz	w0, 403ba4 <__fxstatat@plt+0x1bc4>
  403b6c:	bl	401f90 <__errno_location@plt>
  403b70:	ldr	w20, [x0]
  403b74:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  403b78:	add	x1, x1, #0x2c5
  403b7c:	mov	w2, #0x5                   	// #5
  403b80:	mov	x0, xzr
  403b84:	bl	401f30 <dcgettext@plt>
  403b88:	mov	x2, x0
  403b8c:	mov	w0, wzr
  403b90:	mov	w1, w20
  403b94:	mov	x3, x22
  403b98:	bl	401b40 <error@plt>
  403b9c:	mov	w26, wzr
  403ba0:	b	403ba8 <__fxstatat@plt+0x1bc8>
  403ba4:	and	w26, w26, w20
  403ba8:	mov	x0, x19
  403bac:	bl	401e40 <free@plt>
  403bb0:	mov	x0, x21
  403bb4:	bl	401e40 <free@plt>
  403bb8:	mov	x0, x22
  403bbc:	bl	401e40 <free@plt>
  403bc0:	mov	w0, w26
  403bc4:	ldp	x20, x19, [sp, #96]
  403bc8:	ldp	x22, x21, [sp, #80]
  403bcc:	ldp	x24, x23, [sp, #64]
  403bd0:	ldp	x26, x25, [sp, #48]
  403bd4:	ldp	x28, x27, [sp, #32]
  403bd8:	ldp	x29, x30, [sp, #16]
  403bdc:	add	sp, sp, #0x70
  403be0:	ret
  403be4:	stp	x29, x30, [sp, #-48]!
  403be8:	stp	x20, x19, [sp, #32]
  403bec:	adrp	x20, 40a000 <__fxstatat@plt+0x8020>
  403bf0:	stp	x22, x21, [sp, #16]
  403bf4:	mov	x19, x1
  403bf8:	sub	x21, x0, #0x1
  403bfc:	add	x20, x20, #0x32c
  403c00:	mov	w22, #0x30                  	// #48
  403c04:	mov	x29, sp
  403c08:	cbz	x19, 403c44 <__fxstatat@plt+0x1c64>
  403c0c:	ldrb	w1, [x21, x19]
  403c10:	mov	w2, #0x41                  	// #65
  403c14:	mov	x0, x20
  403c18:	bl	401f00 <memchr@plt>
  403c1c:	cbz	x0, 403c58 <__fxstatat@plt+0x1c78>
  403c20:	ldrb	w8, [x0, #1]
  403c24:	sub	x9, x19, #0x1
  403c28:	cmp	w8, #0x0
  403c2c:	csel	w10, w22, w8, eq  // eq = none
  403c30:	strb	w10, [x21, x19]
  403c34:	mov	x19, x9
  403c38:	cbz	w8, 403c08 <__fxstatat@plt+0x1c28>
  403c3c:	mov	w0, #0x1                   	// #1
  403c40:	b	403c48 <__fxstatat@plt+0x1c68>
  403c44:	mov	w0, wzr
  403c48:	ldp	x20, x19, [sp, #32]
  403c4c:	ldp	x22, x21, [sp, #16]
  403c50:	ldp	x29, x30, [sp], #48
  403c54:	ret
  403c58:	adrp	x0, 40b000 <__fxstatat@plt+0x9020>
  403c5c:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  403c60:	adrp	x3, 40b000 <__fxstatat@plt+0x9020>
  403c64:	add	x0, x0, #0x113
  403c68:	add	x1, x1, #0x319
  403c6c:	add	x3, x3, #0x325
  403c70:	mov	w2, #0x40c                 	// #1036
  403c74:	bl	401f80 <__assert_fail@plt>
  403c78:	stp	x29, x30, [sp, #-16]!
  403c7c:	mov	w0, #0x1                   	// #1
  403c80:	mov	x29, sp
  403c84:	bl	4020fc <__fxstatat@plt+0x11c>
  403c88:	ldp	x29, x30, [sp], #16
  403c8c:	ret
  403c90:	stp	x29, x30, [sp, #-96]!
  403c94:	stp	x28, x27, [sp, #16]
  403c98:	stp	x26, x25, [sp, #32]
  403c9c:	stp	x24, x23, [sp, #48]
  403ca0:	stp	x22, x21, [sp, #64]
  403ca4:	stp	x20, x19, [sp, #80]
  403ca8:	mov	x29, sp
  403cac:	mov	x19, x3
  403cb0:	mov	x20, x2
  403cb4:	mov	x24, x1
  403cb8:	mov	x21, x0
  403cbc:	bl	401b10 <strlen@plt>
  403cc0:	ldr	x25, [x24]
  403cc4:	cbz	x25, 403d44 <__fxstatat@plt+0x1d64>
  403cc8:	mov	x22, x0
  403ccc:	mov	w26, wzr
  403cd0:	mov	x23, xzr
  403cd4:	add	x28, x24, #0x8
  403cd8:	mov	x27, #0xffffffffffffffff    	// #-1
  403cdc:	mov	x24, x20
  403ce0:	b	403cf8 <__fxstatat@plt+0x1d18>
  403ce4:	mov	x27, x23
  403ce8:	ldr	x25, [x28, x23, lsl #3]
  403cec:	add	x23, x23, #0x1
  403cf0:	add	x24, x24, x19
  403cf4:	cbz	x25, 403d4c <__fxstatat@plt+0x1d6c>
  403cf8:	mov	x0, x25
  403cfc:	mov	x1, x21
  403d00:	mov	x2, x22
  403d04:	bl	401cb0 <strncmp@plt>
  403d08:	cbnz	w0, 403ce8 <__fxstatat@plt+0x1d08>
  403d0c:	mov	x0, x25
  403d10:	bl	401b10 <strlen@plt>
  403d14:	cmp	x0, x22
  403d18:	b.eq	403d58 <__fxstatat@plt+0x1d78>  // b.none
  403d1c:	cmn	x27, #0x1
  403d20:	b.eq	403ce4 <__fxstatat@plt+0x1d04>  // b.none
  403d24:	cbz	x20, 403d3c <__fxstatat@plt+0x1d5c>
  403d28:	madd	x0, x27, x19, x20
  403d2c:	mov	x1, x24
  403d30:	mov	x2, x19
  403d34:	bl	401d30 <bcmp@plt>
  403d38:	cbz	w0, 403ce8 <__fxstatat@plt+0x1d08>
  403d3c:	mov	w26, #0x1                   	// #1
  403d40:	b	403ce8 <__fxstatat@plt+0x1d08>
  403d44:	mov	w26, wzr
  403d48:	mov	x27, #0xffffffffffffffff    	// #-1
  403d4c:	tst	w26, #0x1
  403d50:	mov	x8, #0xfffffffffffffffe    	// #-2
  403d54:	csel	x23, x8, x27, ne  // ne = any
  403d58:	mov	x0, x23
  403d5c:	ldp	x20, x19, [sp, #80]
  403d60:	ldp	x22, x21, [sp, #64]
  403d64:	ldp	x24, x23, [sp, #48]
  403d68:	ldp	x26, x25, [sp, #32]
  403d6c:	ldp	x28, x27, [sp, #16]
  403d70:	ldp	x29, x30, [sp], #96
  403d74:	ret
  403d78:	stp	x29, x30, [sp, #-48]!
  403d7c:	adrp	x8, 40b000 <__fxstatat@plt+0x9020>
  403d80:	adrp	x9, 40b000 <__fxstatat@plt+0x9020>
  403d84:	add	x8, x8, #0x363
  403d88:	add	x9, x9, #0x348
  403d8c:	cmn	x2, #0x1
  403d90:	stp	x20, x19, [sp, #32]
  403d94:	mov	x19, x1
  403d98:	mov	x20, x0
  403d9c:	csel	x1, x9, x8, eq  // eq = none
  403da0:	mov	w2, #0x5                   	// #5
  403da4:	mov	x0, xzr
  403da8:	str	x21, [sp, #16]
  403dac:	mov	x29, sp
  403db0:	bl	401f30 <dcgettext@plt>
  403db4:	mov	x21, x0
  403db8:	mov	w1, #0x8                   	// #8
  403dbc:	mov	w0, wzr
  403dc0:	mov	x2, x19
  403dc4:	bl	405e1c <__fxstatat@plt+0x3e3c>
  403dc8:	mov	x19, x0
  403dcc:	mov	w0, #0x1                   	// #1
  403dd0:	mov	x1, x20
  403dd4:	bl	406150 <__fxstatat@plt+0x4170>
  403dd8:	mov	x4, x0
  403ddc:	mov	w0, wzr
  403de0:	mov	w1, wzr
  403de4:	mov	x2, x21
  403de8:	mov	x3, x19
  403dec:	bl	401b40 <error@plt>
  403df0:	ldp	x20, x19, [sp, #32]
  403df4:	ldr	x21, [sp, #16]
  403df8:	ldp	x29, x30, [sp], #48
  403dfc:	ret
  403e00:	stp	x29, x30, [sp, #-96]!
  403e04:	stp	x20, x19, [sp, #80]
  403e08:	mov	x20, x1
  403e0c:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  403e10:	stp	x22, x21, [sp, #64]
  403e14:	mov	x19, x2
  403e18:	mov	x21, x0
  403e1c:	add	x1, x1, #0x380
  403e20:	mov	w2, #0x5                   	// #5
  403e24:	mov	x0, xzr
  403e28:	stp	x28, x27, [sp, #16]
  403e2c:	stp	x26, x25, [sp, #32]
  403e30:	stp	x24, x23, [sp, #48]
  403e34:	mov	x29, sp
  403e38:	bl	401f30 <dcgettext@plt>
  403e3c:	adrp	x26, 41c000 <__fxstatat@plt+0x1a020>
  403e40:	ldr	x1, [x26, #792]
  403e44:	bl	401f40 <fputs_unlocked@plt>
  403e48:	ldr	x24, [x21]
  403e4c:	cbz	x24, 403ee0 <__fxstatat@plt+0x1f00>
  403e50:	add	x27, x21, #0x8
  403e54:	adrp	x21, 40b000 <__fxstatat@plt+0x9020>
  403e58:	adrp	x22, 40b000 <__fxstatat@plt+0x9020>
  403e5c:	mov	x23, xzr
  403e60:	mov	x28, xzr
  403e64:	add	x21, x21, #0x395
  403e68:	add	x22, x22, #0x39d
  403e6c:	b	403ea4 <__fxstatat@plt+0x1ec4>
  403e70:	ldr	x23, [x26, #792]
  403e74:	mov	x0, x24
  403e78:	bl	406168 <__fxstatat@plt+0x4188>
  403e7c:	mov	x3, x0
  403e80:	mov	w1, #0x1                   	// #1
  403e84:	mov	x0, x23
  403e88:	mov	x2, x21
  403e8c:	bl	401e00 <__fprintf_chk@plt>
  403e90:	mov	x23, x20
  403e94:	ldr	x24, [x27, x28, lsl #3]
  403e98:	add	x28, x28, #0x1
  403e9c:	add	x20, x20, x19
  403ea0:	cbz	x24, 403ee0 <__fxstatat@plt+0x1f00>
  403ea4:	cbz	x28, 403e70 <__fxstatat@plt+0x1e90>
  403ea8:	mov	x0, x23
  403eac:	mov	x1, x20
  403eb0:	mov	x2, x19
  403eb4:	bl	401d30 <bcmp@plt>
  403eb8:	cbnz	w0, 403e70 <__fxstatat@plt+0x1e90>
  403ebc:	ldr	x25, [x26, #792]
  403ec0:	mov	x0, x24
  403ec4:	bl	406168 <__fxstatat@plt+0x4188>
  403ec8:	mov	x3, x0
  403ecc:	mov	w1, #0x1                   	// #1
  403ed0:	mov	x0, x25
  403ed4:	mov	x2, x22
  403ed8:	bl	401e00 <__fprintf_chk@plt>
  403edc:	b	403e94 <__fxstatat@plt+0x1eb4>
  403ee0:	ldr	x1, [x26, #792]
  403ee4:	mov	w0, #0xa                   	// #10
  403ee8:	bl	401be0 <putc_unlocked@plt>
  403eec:	ldp	x20, x19, [sp, #80]
  403ef0:	ldp	x22, x21, [sp, #64]
  403ef4:	ldp	x24, x23, [sp, #48]
  403ef8:	ldp	x26, x25, [sp, #32]
  403efc:	ldp	x28, x27, [sp, #16]
  403f00:	ldp	x29, x30, [sp], #96
  403f04:	ret
  403f08:	stp	x29, x30, [sp, #-64]!
  403f0c:	stp	x24, x23, [sp, #16]
  403f10:	stp	x22, x21, [sp, #32]
  403f14:	mov	x21, x3
  403f18:	mov	x22, x2
  403f1c:	mov	x23, x1
  403f20:	mov	x24, x0
  403f24:	mov	x0, x1
  403f28:	mov	x1, x2
  403f2c:	mov	x2, x3
  403f30:	mov	x3, x4
  403f34:	stp	x20, x19, [sp, #48]
  403f38:	mov	x29, sp
  403f3c:	mov	x19, x5
  403f40:	mov	x20, x4
  403f44:	bl	403c90 <__fxstatat@plt+0x1cb0>
  403f48:	mov	x2, x0
  403f4c:	tbz	x0, #63, 403f74 <__fxstatat@plt+0x1f94>
  403f50:	mov	x0, x24
  403f54:	mov	x1, x23
  403f58:	bl	403d78 <__fxstatat@plt+0x1d98>
  403f5c:	mov	x0, x22
  403f60:	mov	x1, x21
  403f64:	mov	x2, x20
  403f68:	bl	403e00 <__fxstatat@plt+0x1e20>
  403f6c:	blr	x19
  403f70:	mov	x2, #0xffffffffffffffff    	// #-1
  403f74:	ldp	x20, x19, [sp, #48]
  403f78:	ldp	x22, x21, [sp, #32]
  403f7c:	ldp	x24, x23, [sp, #16]
  403f80:	mov	x0, x2
  403f84:	ldp	x29, x30, [sp], #64
  403f88:	ret
  403f8c:	stp	x29, x30, [sp, #-64]!
  403f90:	stp	x22, x21, [sp, #32]
  403f94:	stp	x20, x19, [sp, #48]
  403f98:	ldr	x20, [x1]
  403f9c:	str	x23, [sp, #16]
  403fa0:	mov	x29, sp
  403fa4:	cbz	x20, 403ff4 <__fxstatat@plt+0x2014>
  403fa8:	mov	x22, x2
  403fac:	mov	x23, x1
  403fb0:	mov	x1, x2
  403fb4:	mov	x2, x3
  403fb8:	mov	x19, x3
  403fbc:	mov	x21, x0
  403fc0:	bl	401d30 <bcmp@plt>
  403fc4:	cbz	w0, 403ff4 <__fxstatat@plt+0x2014>
  403fc8:	add	x22, x22, x19
  403fcc:	add	x23, x23, #0x8
  403fd0:	ldr	x20, [x23]
  403fd4:	cbz	x20, 403ff4 <__fxstatat@plt+0x2014>
  403fd8:	mov	x0, x21
  403fdc:	mov	x1, x22
  403fe0:	mov	x2, x19
  403fe4:	bl	401d30 <bcmp@plt>
  403fe8:	add	x22, x22, x19
  403fec:	add	x23, x23, #0x8
  403ff0:	cbnz	w0, 403fd0 <__fxstatat@plt+0x1ff0>
  403ff4:	mov	x0, x20
  403ff8:	ldp	x20, x19, [sp, #48]
  403ffc:	ldp	x22, x21, [sp, #32]
  404000:	ldr	x23, [sp, #16]
  404004:	ldp	x29, x30, [sp], #64
  404008:	ret
  40400c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  404010:	str	x0, [x8, #848]
  404014:	ret
  404018:	and	w8, w0, #0x1
  40401c:	adrp	x9, 41c000 <__fxstatat@plt+0x1a020>
  404020:	strb	w8, [x9, #856]
  404024:	ret
  404028:	stp	x29, x30, [sp, #-48]!
  40402c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  404030:	ldr	x0, [x8, #816]
  404034:	str	x21, [sp, #16]
  404038:	stp	x20, x19, [sp, #32]
  40403c:	mov	x29, sp
  404040:	bl	408770 <__fxstatat@plt+0x6790>
  404044:	cbz	w0, 404064 <__fxstatat@plt+0x2084>
  404048:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  40404c:	ldrb	w8, [x8, #856]
  404050:	cbz	w8, 404084 <__fxstatat@plt+0x20a4>
  404054:	bl	401f90 <__errno_location@plt>
  404058:	ldr	w8, [x0]
  40405c:	cmp	w8, #0x20
  404060:	b.ne	404084 <__fxstatat@plt+0x20a4>  // b.any
  404064:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  404068:	ldr	x0, [x8, #792]
  40406c:	bl	408770 <__fxstatat@plt+0x6790>
  404070:	cbnz	w0, 4040f0 <__fxstatat@plt+0x2110>
  404074:	ldp	x20, x19, [sp, #32]
  404078:	ldr	x21, [sp, #16]
  40407c:	ldp	x29, x30, [sp], #48
  404080:	ret
  404084:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  404088:	add	x1, x1, #0x3a2
  40408c:	mov	w2, #0x5                   	// #5
  404090:	mov	x0, xzr
  404094:	bl	401f30 <dcgettext@plt>
  404098:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  40409c:	ldr	x21, [x8, #848]
  4040a0:	mov	x19, x0
  4040a4:	bl	401f90 <__errno_location@plt>
  4040a8:	ldr	w20, [x0]
  4040ac:	cbnz	x21, 4040cc <__fxstatat@plt+0x20ec>
  4040b0:	adrp	x2, 40b000 <__fxstatat@plt+0x9020>
  4040b4:	add	x2, x2, #0x39f
  4040b8:	mov	w0, wzr
  4040bc:	mov	w1, w20
  4040c0:	mov	x3, x19
  4040c4:	bl	401b40 <error@plt>
  4040c8:	b	4040f0 <__fxstatat@plt+0x2110>
  4040cc:	mov	x0, x21
  4040d0:	bl	405fb8 <__fxstatat@plt+0x3fd8>
  4040d4:	adrp	x2, 40b000 <__fxstatat@plt+0x9020>
  4040d8:	mov	x3, x0
  4040dc:	add	x2, x2, #0x3ae
  4040e0:	mov	w0, wzr
  4040e4:	mov	w1, w20
  4040e8:	mov	x4, x19
  4040ec:	bl	401b40 <error@plt>
  4040f0:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  4040f4:	ldr	w0, [x8, #688]
  4040f8:	bl	401b00 <_exit@plt>
  4040fc:	stp	x29, x30, [sp, #-16]!
  404100:	mov	x29, sp
  404104:	bl	404170 <__fxstatat@plt+0x2190>
  404108:	cbz	x0, 404114 <__fxstatat@plt+0x2134>
  40410c:	ldp	x29, x30, [sp], #16
  404110:	ret
  404114:	bl	407bfc <__fxstatat@plt+0x5c1c>
  404118:	stp	x29, x30, [sp, #-48]!
  40411c:	str	x21, [sp, #16]
  404120:	stp	x20, x19, [sp, #32]
  404124:	mov	x20, x0
  404128:	ldrb	w8, [x20], #-1
  40412c:	mov	x29, sp
  404130:	mov	x19, x0
  404134:	cmp	w8, #0x2f
  404138:	cset	w21, eq  // eq = none
  40413c:	bl	4041dc <__fxstatat@plt+0x21fc>
  404140:	sub	x8, x0, x19
  404144:	mov	x0, x8
  404148:	cmp	x8, x21
  40414c:	b.ls	404160 <__fxstatat@plt+0x2180>  // b.plast
  404150:	ldrb	w8, [x20, x0]
  404154:	cmp	w8, #0x2f
  404158:	sub	x8, x0, #0x1
  40415c:	b.eq	404144 <__fxstatat@plt+0x2164>  // b.none
  404160:	ldp	x20, x19, [sp, #32]
  404164:	ldr	x21, [sp, #16]
  404168:	ldp	x29, x30, [sp], #48
  40416c:	ret
  404170:	stp	x29, x30, [sp, #-48]!
  404174:	str	x21, [sp, #16]
  404178:	stp	x20, x19, [sp, #32]
  40417c:	mov	x29, sp
  404180:	mov	x21, x0
  404184:	bl	404118 <__fxstatat@plt+0x2138>
  404188:	cmp	x0, #0x0
  40418c:	cinc	x8, x0, eq  // eq = none
  404190:	mov	x20, x0
  404194:	add	x0, x8, #0x1
  404198:	bl	401c60 <malloc@plt>
  40419c:	mov	x19, x0
  4041a0:	cbz	x0, 4041c8 <__fxstatat@plt+0x21e8>
  4041a4:	mov	x0, x19
  4041a8:	mov	x1, x21
  4041ac:	mov	x2, x20
  4041b0:	bl	401ae0 <memcpy@plt>
  4041b4:	cbnz	x20, 4041c4 <__fxstatat@plt+0x21e4>
  4041b8:	mov	w8, #0x2e                  	// #46
  4041bc:	mov	w20, #0x1                   	// #1
  4041c0:	strb	w8, [x19]
  4041c4:	strb	wzr, [x19, x20]
  4041c8:	mov	x0, x19
  4041cc:	ldp	x20, x19, [sp, #32]
  4041d0:	ldr	x21, [sp, #16]
  4041d4:	ldp	x29, x30, [sp], #48
  4041d8:	ret
  4041dc:	sub	x0, x0, #0x1
  4041e0:	ldrb	w8, [x0, #1]!
  4041e4:	cmp	w8, #0x2f
  4041e8:	b.eq	4041e0 <__fxstatat@plt+0x2200>  // b.none
  4041ec:	mov	w8, wzr
  4041f0:	mov	x9, x0
  4041f4:	b	404200 <__fxstatat@plt+0x2220>
  4041f8:	mov	w8, #0x1                   	// #1
  4041fc:	add	x9, x9, #0x1
  404200:	ldrb	w10, [x9]
  404204:	cmp	w10, #0x2f
  404208:	b.eq	4041f8 <__fxstatat@plt+0x2218>  // b.none
  40420c:	cbz	w10, 404224 <__fxstatat@plt+0x2244>
  404210:	tst	w8, #0x1
  404214:	mov	w8, wzr
  404218:	csel	x0, x9, x0, ne  // ne = any
  40421c:	add	x9, x9, #0x1
  404220:	b	404200 <__fxstatat@plt+0x2220>
  404224:	ret
  404228:	stp	x29, x30, [sp, #-32]!
  40422c:	str	x19, [sp, #16]
  404230:	mov	x29, sp
  404234:	mov	x19, x0
  404238:	bl	401b10 <strlen@plt>
  40423c:	mov	x8, x0
  404240:	sub	x9, x19, #0x1
  404244:	mov	x0, x8
  404248:	cmp	x8, #0x2
  40424c:	b.cc	404260 <__fxstatat@plt+0x2280>  // b.lo, b.ul, b.last
  404250:	ldrb	w8, [x9, x0]
  404254:	cmp	w8, #0x2f
  404258:	sub	x8, x0, #0x1
  40425c:	b.eq	404244 <__fxstatat@plt+0x2264>  // b.none
  404260:	ldr	x19, [sp, #16]
  404264:	ldp	x29, x30, [sp], #32
  404268:	ret
  40426c:	sub	sp, sp, #0xe0
  404270:	stp	x29, x30, [sp, #208]
  404274:	add	x29, sp, #0xd0
  404278:	stp	x2, x3, [x29, #-80]
  40427c:	stp	x4, x5, [x29, #-64]
  404280:	stp	x6, x7, [x29, #-48]
  404284:	stp	q1, q2, [sp, #16]
  404288:	stp	q3, q4, [sp, #48]
  40428c:	str	q0, [sp]
  404290:	stp	q5, q6, [sp, #80]
  404294:	str	q7, [sp, #112]
  404298:	tbnz	w1, #6, 4042a4 <__fxstatat@plt+0x22c4>
  40429c:	mov	w2, wzr
  4042a0:	b	4042f0 <__fxstatat@plt+0x2310>
  4042a4:	mov	x9, #0xffffffffffffffd0    	// #-48
  4042a8:	mov	x11, sp
  4042ac:	sub	x12, x29, #0x50
  4042b0:	movk	x9, #0xff80, lsl #32
  4042b4:	add	x10, x29, #0x10
  4042b8:	mov	x8, #0xffffffffffffffd0    	// #-48
  4042bc:	add	x11, x11, #0x80
  4042c0:	add	x12, x12, #0x30
  4042c4:	stp	x11, x9, [x29, #-16]
  4042c8:	stp	x10, x12, [x29, #-32]
  4042cc:	tbz	w8, #31, 4042e0 <__fxstatat@plt+0x2300>
  4042d0:	add	w9, w8, #0x8
  4042d4:	cmp	w9, #0x0
  4042d8:	stur	w9, [x29, #-8]
  4042dc:	b.le	404304 <__fxstatat@plt+0x2324>
  4042e0:	ldur	x8, [x29, #-32]
  4042e4:	add	x9, x8, #0x8
  4042e8:	stur	x9, [x29, #-32]
  4042ec:	ldr	w2, [x8]
  4042f0:	bl	401c80 <open@plt>
  4042f4:	bl	407544 <__fxstatat@plt+0x5564>
  4042f8:	ldp	x29, x30, [sp, #208]
  4042fc:	add	sp, sp, #0xe0
  404300:	ret
  404304:	ldur	x9, [x29, #-24]
  404308:	add	x8, x9, x8
  40430c:	b	4042ec <__fxstatat@plt+0x230c>
  404310:	sub	sp, sp, #0xa0
  404314:	tst	w2, #0x20
  404318:	mov	w8, #0x3e8                 	// #1000
  40431c:	mov	w9, #0x400                 	// #1024
  404320:	stp	x29, x30, [sp, #64]
  404324:	stp	x28, x27, [sp, #80]
  404328:	stp	x26, x25, [sp, #96]
  40432c:	stp	x24, x23, [sp, #112]
  404330:	stp	x22, x21, [sp, #128]
  404334:	stp	x20, x19, [sp, #144]
  404338:	add	x29, sp, #0x40
  40433c:	mov	x21, x4
  404340:	mov	x23, x3
  404344:	mov	w19, w2
  404348:	mov	x20, x1
  40434c:	mov	x28, x0
  404350:	and	w25, w2, #0x3
  404354:	csel	w22, w9, w8, ne  // ne = any
  404358:	bl	401bc0 <localeconv@plt>
  40435c:	ldr	x27, [x0]
  404360:	mov	x24, x0
  404364:	mov	x0, x27
  404368:	bl	401b10 <strlen@plt>
  40436c:	ldp	x24, x9, [x24, #8]
  404370:	sub	x8, x0, #0x1
  404374:	cmp	x8, #0x10
  404378:	adrp	x8, 40b000 <__fxstatat@plt+0x9020>
  40437c:	add	x8, x8, #0x1f0
  404380:	csinc	x26, x0, xzr, cc  // cc = lo, ul, last
  404384:	csel	x8, x27, x8, cc  // cc = lo, ul, last
  404388:	mov	x0, x24
  40438c:	str	x9, [sp, #8]
  404390:	stur	x8, [x29, #-16]
  404394:	bl	401b10 <strlen@plt>
  404398:	adrp	x8, 40a000 <__fxstatat@plt+0x8020>
  40439c:	add	x8, x8, #0xdff
  4043a0:	cmp	x0, #0x11
  4043a4:	csel	x27, x24, x8, cc  // cc = lo, ul, last
  4043a8:	cmp	x21, x23
  4043ac:	add	x24, x20, #0x287
  4043b0:	b.ls	40441c <__fxstatat@plt+0x243c>  // b.plast
  4043b4:	cbz	x23, 404434 <__fxstatat@plt+0x2454>
  4043b8:	udiv	x9, x21, x23
  4043bc:	msub	x8, x9, x23, x21
  4043c0:	cbnz	x8, 404434 <__fxstatat@plt+0x2454>
  4043c4:	str	x27, [sp, #32]
  4043c8:	udiv	x27, x28, x9
  4043cc:	msub	x8, x27, x9, x28
  4043d0:	add	x8, x8, x8, lsl #2
  4043d4:	lsl	x11, x8, #1
  4043d8:	udiv	x8, x11, x9
  4043dc:	msub	x11, x8, x9, x11
  4043e0:	lsl	x11, x11, #1
  4043e4:	cmp	x11, #0x0
  4043e8:	mov	w10, #0x2                   	// #2
  4043ec:	cset	w12, ne  // ne = any
  4043f0:	cmp	x9, x11
  4043f4:	cinc	w10, w10, cc  // cc = lo, ul, last
  4043f8:	cmp	x11, x9
  4043fc:	csel	w9, w12, w10, cc  // cc = lo, ul, last
  404400:	tbz	w19, #4, 404630 <__fxstatat@plt+0x2650>
  404404:	cmp	x27, x22
  404408:	b.cs	4046cc <__fxstatat@plt+0x26ec>  // b.hs, b.nlast
  40440c:	mov	w23, wzr
  404410:	mov	x28, x24
  404414:	cbnz	w25, 404798 <__fxstatat@plt+0x27b8>
  404418:	b	4047e4 <__fxstatat@plt+0x2804>
  40441c:	udiv	x10, x23, x21
  404420:	msub	x8, x10, x21, x23
  404424:	cbnz	x8, 404434 <__fxstatat@plt+0x2454>
  404428:	umulh	x8, x10, x28
  40442c:	cmp	xzr, x8
  404430:	b.eq	40461c <__fxstatat@plt+0x263c>  // b.none
  404434:	mov	x0, x21
  404438:	bl	409e38 <__fxstatat@plt+0x7e58>
  40443c:	mov	x0, x28
  404440:	str	q0, [sp, #32]
  404444:	bl	409e38 <__fxstatat@plt+0x7e58>
  404448:	mov	x0, x23
  40444c:	stur	q0, [x29, #-16]
  404450:	bl	409e38 <__fxstatat@plt+0x7e58>
  404454:	ldr	q1, [sp, #32]
  404458:	bl	408960 <__fxstatat@plt+0x6980>
  40445c:	ldur	q1, [x29, #-16]
  404460:	bl	4094c8 <__fxstatat@plt+0x74e8>
  404464:	tbnz	w19, #4, 4044a0 <__fxstatat@plt+0x24c0>
  404468:	mov	w0, w25
  40446c:	bl	40486c <__fxstatat@plt+0x288c>
  404470:	adrp	x3, 40b000 <__fxstatat@plt+0x9020>
  404474:	add	x3, x3, #0x3f0
  404478:	mov	w1, #0x1                   	// #1
  40447c:	mov	x2, #0xffffffffffffffff    	// #-1
  404480:	mov	x0, x20
  404484:	bl	401b20 <__sprintf_chk@plt>
  404488:	mov	x0, x20
  40448c:	bl	401b10 <strlen@plt>
  404490:	mov	x2, x0
  404494:	mov	x26, xzr
  404498:	mov	w23, #0xffffffff            	// #-1
  40449c:	b	4045b8 <__fxstatat@plt+0x25d8>
  4044a0:	mov	w0, w22
  4044a4:	str	q0, [sp, #16]
  4044a8:	mov	x28, x27
  4044ac:	bl	409cb0 <__fxstatat@plt+0x7cd0>
  4044b0:	adrp	x8, 40b000 <__fxstatat@plt+0x9020>
  4044b4:	str	q0, [sp, #32]
  4044b8:	ldr	q0, [x8, #960]
  4044bc:	mov	w23, wzr
  4044c0:	stur	q0, [x29, #-16]
  4044c4:	ldur	q0, [x29, #-16]
  4044c8:	ldr	q1, [sp, #32]
  4044cc:	mov	w27, w23
  4044d0:	bl	4094c8 <__fxstatat@plt+0x74e8>
  4044d4:	ldr	q1, [sp, #32]
  4044d8:	add	w23, w23, #0x1
  4044dc:	stur	q0, [x29, #-16]
  4044e0:	bl	4094c8 <__fxstatat@plt+0x74e8>
  4044e4:	cmp	w27, #0x6
  4044e8:	b.hi	4044fc <__fxstatat@plt+0x251c>  // b.pmore
  4044ec:	ldr	q1, [sp, #16]
  4044f0:	bl	409388 <__fxstatat@plt+0x73a8>
  4044f4:	cmp	w0, #0x0
  4044f8:	b.le	4044c4 <__fxstatat@plt+0x24e4>
  4044fc:	ldr	q0, [sp, #16]
  404500:	ldur	q1, [x29, #-16]
  404504:	bl	408960 <__fxstatat@plt+0x6980>
  404508:	mov	w0, w25
  40450c:	stur	q0, [x29, #-16]
  404510:	bl	40486c <__fxstatat@plt+0x288c>
  404514:	adrp	x3, 40b000 <__fxstatat@plt+0x9020>
  404518:	add	x3, x3, #0x3f6
  40451c:	mov	w1, #0x1                   	// #1
  404520:	mov	x2, #0xffffffffffffffff    	// #-1
  404524:	mov	x0, x20
  404528:	bl	401b20 <__sprintf_chk@plt>
  40452c:	mov	x0, x20
  404530:	bl	401b10 <strlen@plt>
  404534:	tst	w19, #0x20
  404538:	mov	w8, #0x2                   	// #2
  40453c:	cinc	x8, x8, eq  // eq = none
  404540:	add	x8, x8, x26
  404544:	cmp	x8, x0
  404548:	mov	x27, x28
  40454c:	b.cc	40456c <__fxstatat@plt+0x258c>  // b.lo, b.ul, b.last
  404550:	mov	x2, x0
  404554:	add	x26, x26, #0x1
  404558:	tbz	w19, #3, 4045b8 <__fxstatat@plt+0x25d8>
  40455c:	add	x8, x2, x20
  404560:	ldurb	w8, [x8, #-1]
  404564:	cmp	w8, #0x30
  404568:	b.ne	4045b8 <__fxstatat@plt+0x25d8>  // b.any
  40456c:	adrp	x8, 40b000 <__fxstatat@plt+0x9020>
  404570:	ldr	q1, [x8, #976]
  404574:	ldur	q0, [x29, #-16]
  404578:	str	q1, [sp, #32]
  40457c:	bl	4094c8 <__fxstatat@plt+0x74e8>
  404580:	mov	w0, w25
  404584:	bl	40486c <__fxstatat@plt+0x288c>
  404588:	ldr	q1, [sp, #32]
  40458c:	bl	408960 <__fxstatat@plt+0x6980>
  404590:	adrp	x3, 40b000 <__fxstatat@plt+0x9020>
  404594:	add	x3, x3, #0x3f0
  404598:	mov	w1, #0x1                   	// #1
  40459c:	mov	x2, #0xffffffffffffffff    	// #-1
  4045a0:	mov	x0, x20
  4045a4:	bl	401b20 <__sprintf_chk@plt>
  4045a8:	mov	x0, x20
  4045ac:	bl	401b10 <strlen@plt>
  4045b0:	mov	x2, x0
  4045b4:	mov	x26, xzr
  4045b8:	sub	x25, x24, x2
  4045bc:	mov	x0, x25
  4045c0:	mov	x1, x20
  4045c4:	bl	401af0 <memmove@plt>
  4045c8:	sub	x28, x24, x26
  4045cc:	tbz	w19, #2, 4045e8 <__fxstatat@plt+0x2608>
  4045d0:	ldr	x2, [sp, #8]
  4045d4:	sub	x1, x28, x25
  4045d8:	mov	x0, x25
  4045dc:	mov	x3, x27
  4045e0:	bl	4048ec <__fxstatat@plt+0x290c>
  4045e4:	mov	x25, x0
  4045e8:	tbz	w19, #7, 4046a4 <__fxstatat@plt+0x26c4>
  4045ec:	tbz	w23, #31, 404644 <__fxstatat@plt+0x2664>
  4045f0:	cmp	x21, #0x2
  4045f4:	b.cc	404640 <__fxstatat@plt+0x2660>  // b.lo, b.ul, b.last
  4045f8:	mov	w23, wzr
  4045fc:	mov	w8, #0x1                   	// #1
  404600:	cmp	w23, #0x7
  404604:	b.eq	404754 <__fxstatat@plt+0x2774>  // b.none
  404608:	mul	x8, x8, x22
  40460c:	cmp	x8, x21
  404610:	add	w23, w23, #0x1
  404614:	b.cc	404600 <__fxstatat@plt+0x2620>  // b.lo, b.ul, b.last
  404618:	b	404644 <__fxstatat@plt+0x2664>
  40461c:	str	x27, [sp, #32]
  404620:	mov	w9, wzr
  404624:	mov	w8, wzr
  404628:	mul	x27, x10, x28
  40462c:	tbnz	w19, #4, 404404 <__fxstatat@plt+0x2424>
  404630:	mov	w23, #0xffffffff            	// #-1
  404634:	mov	x28, x24
  404638:	cbnz	w25, 404798 <__fxstatat@plt+0x27b8>
  40463c:	b	4047e4 <__fxstatat@plt+0x2804>
  404640:	mov	w23, wzr
  404644:	and	w8, w19, #0x100
  404648:	tbz	w19, #6, 404660 <__fxstatat@plt+0x2680>
  40464c:	orr	w9, w23, w8
  404650:	cbz	w9, 404660 <__fxstatat@plt+0x2680>
  404654:	add	x24, x20, #0x288
  404658:	mov	w9, #0x20                  	// #32
  40465c:	strb	w9, [x20, #647]
  404660:	cbz	w23, 404688 <__fxstatat@plt+0x26a8>
  404664:	tbnz	w19, #5, 404678 <__fxstatat@plt+0x2698>
  404668:	cmp	w23, #0x1
  40466c:	b.ne	404678 <__fxstatat@plt+0x2698>  // b.any
  404670:	mov	w9, #0x6b                  	// #107
  404674:	b	404684 <__fxstatat@plt+0x26a4>
  404678:	adrp	x9, 40b000 <__fxstatat@plt+0x9020>
  40467c:	add	x9, x9, #0x448
  404680:	ldrb	w9, [x9, w23, sxtw]
  404684:	strb	w9, [x24], #1
  404688:	cbz	w8, 4046a4 <__fxstatat@plt+0x26c4>
  40468c:	tbz	w19, #5, 40469c <__fxstatat@plt+0x26bc>
  404690:	cbz	w23, 40469c <__fxstatat@plt+0x26bc>
  404694:	mov	w8, #0x69                  	// #105
  404698:	strb	w8, [x24], #1
  40469c:	mov	w8, #0x42                  	// #66
  4046a0:	strb	w8, [x24], #1
  4046a4:	strb	wzr, [x24]
  4046a8:	mov	x0, x25
  4046ac:	ldp	x20, x19, [sp, #144]
  4046b0:	ldp	x22, x21, [sp, #128]
  4046b4:	ldp	x24, x23, [sp, #112]
  4046b8:	ldp	x26, x25, [sp, #96]
  4046bc:	ldp	x28, x27, [sp, #80]
  4046c0:	ldp	x29, x30, [sp, #64]
  4046c4:	add	sp, sp, #0xa0
  4046c8:	ret
  4046cc:	mov	w12, wzr
  4046d0:	mov	w10, #0xa                   	// #10
  4046d4:	mov	w11, #0x2                   	// #2
  4046d8:	mov	x13, x27
  4046dc:	udiv	x27, x27, x22
  4046e0:	msub	w13, w27, w22, w13
  4046e4:	madd	w13, w13, w10, w8
  4046e8:	udiv	w8, w13, w22
  4046ec:	msub	w13, w8, w22, w13
  4046f0:	lsl	w13, w13, #1
  4046f4:	add	w13, w13, w9, asr #1
  4046f8:	cmp	w13, w22
  4046fc:	b.cs	40470c <__fxstatat@plt+0x272c>  // b.hs, b.nlast
  404700:	cmn	w13, w9
  404704:	cset	w9, ne  // ne = any
  404708:	b	404718 <__fxstatat@plt+0x2738>
  40470c:	add	w9, w13, w9
  404710:	cmp	w22, w9
  404714:	cinc	w9, w11, cc  // cc = lo, ul, last
  404718:	cmp	w12, #0x6
  40471c:	add	w23, w12, #0x1
  404720:	b.hi	404730 <__fxstatat@plt+0x2750>  // b.pmore
  404724:	cmp	x27, x22
  404728:	mov	w12, w23
  40472c:	b.cs	4046d8 <__fxstatat@plt+0x26f8>  // b.hs, b.nlast
  404730:	cmp	x27, #0x9
  404734:	b.hi	404790 <__fxstatat@plt+0x27b0>  // b.pmore
  404738:	cmp	w25, #0x1
  40473c:	b.ne	404764 <__fxstatat@plt+0x2784>  // b.any
  404740:	and	w10, w8, #0x1
  404744:	add	w10, w9, w10
  404748:	cmp	w10, #0x2
  40474c:	b.hi	40476c <__fxstatat@plt+0x278c>  // b.pmore
  404750:	b	404780 <__fxstatat@plt+0x27a0>
  404754:	mov	w23, #0x8                   	// #8
  404758:	and	w8, w19, #0x100
  40475c:	tbnz	w19, #6, 40464c <__fxstatat@plt+0x266c>
  404760:	b	404660 <__fxstatat@plt+0x2680>
  404764:	cbnz	w25, 404780 <__fxstatat@plt+0x27a0>
  404768:	cbz	w9, 404780 <__fxstatat@plt+0x27a0>
  40476c:	add	w10, w8, #0x1
  404770:	cmp	w10, #0xa
  404774:	mov	w9, wzr
  404778:	csinc	w8, wzr, w8, eq  // eq = none
  40477c:	cinc	x27, x27, eq  // eq = none
  404780:	cmp	x27, #0x9
  404784:	b.hi	404790 <__fxstatat@plt+0x27b0>  // b.pmore
  404788:	tbz	w19, #3, 4047b8 <__fxstatat@plt+0x27d8>
  40478c:	cbnz	w8, 4047b8 <__fxstatat@plt+0x27d8>
  404790:	mov	x28, x24
  404794:	cbz	w25, 4047e4 <__fxstatat@plt+0x2804>
  404798:	cmp	w25, #0x1
  40479c:	b.ne	404830 <__fxstatat@plt+0x2850>  // b.any
  4047a0:	and	x10, x27, #0x1
  4047a4:	cmn	x10, w9, sxtw
  4047a8:	cinc	w8, w8, ne  // ne = any
  4047ac:	cmp	w8, #0x5
  4047b0:	b.gt	4047f0 <__fxstatat@plt+0x2810>
  4047b4:	b	404830 <__fxstatat@plt+0x2850>
  4047b8:	ldur	x1, [x29, #-16]
  4047bc:	add	x9, x20, #0x286
  4047c0:	sub	x28, x9, x26
  4047c4:	add	w8, w8, #0x30
  4047c8:	mov	x0, x28
  4047cc:	mov	x2, x26
  4047d0:	strb	w8, [x20, #646]
  4047d4:	bl	401ae0 <memcpy@plt>
  4047d8:	mov	w9, wzr
  4047dc:	mov	w8, wzr
  4047e0:	cbnz	w25, 404798 <__fxstatat@plt+0x27b8>
  4047e4:	add	w8, w8, w9
  4047e8:	cmp	w8, #0x1
  4047ec:	b.lt	404830 <__fxstatat@plt+0x2850>  // b.tstop
  4047f0:	cmp	w23, #0x7
  4047f4:	add	x27, x27, #0x1
  4047f8:	b.gt	404830 <__fxstatat@plt+0x2850>
  4047fc:	tbz	w19, #4, 404830 <__fxstatat@plt+0x2850>
  404800:	cmp	x27, x22
  404804:	b.ne	404830 <__fxstatat@plt+0x2850>  // b.any
  404808:	add	w23, w23, #0x1
  40480c:	tbnz	w19, #3, 40482c <__fxstatat@plt+0x284c>
  404810:	mov	w8, #0x30                  	// #48
  404814:	ldur	x1, [x29, #-16]
  404818:	strb	w8, [x28, #-1]!
  40481c:	sub	x28, x28, x26
  404820:	mov	x0, x28
  404824:	mov	x2, x26
  404828:	bl	401ae0 <memcpy@plt>
  40482c:	mov	w27, #0x1                   	// #1
  404830:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  404834:	movk	x8, #0xcccd
  404838:	mov	w9, #0xa                   	// #10
  40483c:	mov	x25, x28
  404840:	umulh	x10, x27, x8
  404844:	lsr	x10, x10, #3
  404848:	msub	w11, w10, w9, w27
  40484c:	orr	w11, w11, #0x30
  404850:	cmp	x27, #0x9
  404854:	strb	w11, [x25, #-1]!
  404858:	mov	x27, x10
  40485c:	b.hi	404840 <__fxstatat@plt+0x2860>  // b.pmore
  404860:	ldr	x27, [sp, #32]
  404864:	tbnz	w19, #2, 4045d0 <__fxstatat@plt+0x25f0>
  404868:	b	4045e8 <__fxstatat@plt+0x2608>
  40486c:	sub	sp, sp, #0x30
  404870:	cmp	w0, #0x1
  404874:	stp	x29, x30, [sp, #16]
  404878:	stp	x20, x19, [sp, #32]
  40487c:	add	x29, sp, #0x10
  404880:	b.eq	4048dc <__fxstatat@plt+0x28fc>  // b.none
  404884:	adrp	x8, 40b000 <__fxstatat@plt+0x9020>
  404888:	ldr	q1, [x8, #992]
  40488c:	mov	w19, w0
  404890:	str	q0, [sp]
  404894:	bl	409388 <__fxstatat@plt+0x73a8>
  404898:	cmp	w0, #0x0
  40489c:	b.ge	4048d8 <__fxstatat@plt+0x28f8>  // b.tcont
  4048a0:	ldr	q0, [sp]
  4048a4:	bl	409d18 <__fxstatat@plt+0x7d38>
  4048a8:	cmp	w19, #0x0
  4048ac:	mov	x20, x0
  4048b0:	cset	w19, eq  // eq = none
  4048b4:	bl	409e38 <__fxstatat@plt+0x7e58>
  4048b8:	ldr	q1, [sp]
  4048bc:	bl	409280 <__fxstatat@plt+0x72a0>
  4048c0:	cmp	w0, #0x0
  4048c4:	cset	w8, ne  // ne = any
  4048c8:	and	w8, w19, w8
  4048cc:	add	x0, x8, x20
  4048d0:	bl	409e38 <__fxstatat@plt+0x7e58>
  4048d4:	b	4048dc <__fxstatat@plt+0x28fc>
  4048d8:	ldr	q0, [sp]
  4048dc:	ldp	x20, x19, [sp, #32]
  4048e0:	ldp	x29, x30, [sp, #16]
  4048e4:	add	sp, sp, #0x30
  4048e8:	ret
  4048ec:	sub	sp, sp, #0x90
  4048f0:	stp	x24, x23, [sp, #96]
  4048f4:	mov	x23, x0
  4048f8:	mov	x0, x3
  4048fc:	stp	x29, x30, [sp, #48]
  404900:	str	x27, [sp, #64]
  404904:	stp	x26, x25, [sp, #80]
  404908:	stp	x22, x21, [sp, #112]
  40490c:	stp	x20, x19, [sp, #128]
  404910:	add	x29, sp, #0x30
  404914:	mov	x19, x3
  404918:	mov	x20, x2
  40491c:	mov	x21, x1
  404920:	bl	401b10 <strlen@plt>
  404924:	mov	x22, x0
  404928:	add	x0, sp, #0x4
  40492c:	mov	w3, #0x29                  	// #41
  404930:	mov	x1, x23
  404934:	mov	x2, x21
  404938:	add	x26, sp, #0x4
  40493c:	bl	401bf0 <__memcpy_chk@plt>
  404940:	add	x23, x23, x21
  404944:	neg	x27, x22
  404948:	mov	x24, #0xffffffffffffffff    	// #-1
  40494c:	b	40496c <__fxstatat@plt+0x298c>
  404950:	add	x23, x23, x27
  404954:	mov	x0, x23
  404958:	mov	x1, x19
  40495c:	mov	x2, x22
  404960:	bl	401ae0 <memcpy@plt>
  404964:	mov	w8, #0x1                   	// #1
  404968:	tbz	w8, #0, 4049b8 <__fxstatat@plt+0x29d8>
  40496c:	mov	x8, x20
  404970:	ldrb	w9, [x8], #1
  404974:	cmp	w9, #0xff
  404978:	csel	x10, x21, x9, eq  // eq = none
  40497c:	cmp	w9, #0x0
  404980:	csel	x9, x24, x10, eq  // eq = none
  404984:	csel	x20, x20, x8, eq  // eq = none
  404988:	cmp	x21, x9
  40498c:	csel	x24, x21, x9, cc  // cc = lo, ul, last
  404990:	sub	x23, x23, x24
  404994:	sub	x21, x21, x24
  404998:	add	x1, x26, x21
  40499c:	mov	x0, x23
  4049a0:	mov	x2, x24
  4049a4:	bl	401ae0 <memcpy@plt>
  4049a8:	cbnz	x21, 404950 <__fxstatat@plt+0x2970>
  4049ac:	mov	w8, wzr
  4049b0:	mov	x25, x23
  4049b4:	tbnz	w8, #0, 40496c <__fxstatat@plt+0x298c>
  4049b8:	mov	x0, x25
  4049bc:	ldp	x20, x19, [sp, #128]
  4049c0:	ldp	x22, x21, [sp, #112]
  4049c4:	ldp	x24, x23, [sp, #96]
  4049c8:	ldp	x26, x25, [sp, #80]
  4049cc:	ldr	x27, [sp, #64]
  4049d0:	ldp	x29, x30, [sp, #48]
  4049d4:	add	sp, sp, #0x90
  4049d8:	ret
  4049dc:	stp	x29, x30, [sp, #-32]!
  4049e0:	str	x19, [sp, #16]
  4049e4:	mov	x19, x2
  4049e8:	mov	x2, x1
  4049ec:	mov	x1, x19
  4049f0:	mov	x29, sp
  4049f4:	bl	404a18 <__fxstatat@plt+0x2a38>
  4049f8:	ldr	x8, [x19]
  4049fc:	cbnz	x8, 404a0c <__fxstatat@plt+0x2a2c>
  404a00:	bl	404b6c <__fxstatat@plt+0x2b8c>
  404a04:	str	x0, [x19]
  404a08:	mov	w0, #0x4                   	// #4
  404a0c:	ldr	x19, [sp, #16]
  404a10:	ldp	x29, x30, [sp], #32
  404a14:	ret
  404a18:	stp	x29, x30, [sp, #-64]!
  404a1c:	stp	x20, x19, [sp, #48]
  404a20:	mov	x19, x2
  404a24:	mov	x20, x1
  404a28:	str	x23, [sp, #16]
  404a2c:	stp	x22, x21, [sp, #32]
  404a30:	mov	x29, sp
  404a34:	cbnz	x0, 404a58 <__fxstatat@plt+0x2a78>
  404a38:	adrp	x0, 40b000 <__fxstatat@plt+0x9020>
  404a3c:	add	x0, x0, #0x3fc
  404a40:	bl	401fa0 <getenv@plt>
  404a44:	cbnz	x0, 404a58 <__fxstatat@plt+0x2a78>
  404a48:	adrp	x0, 40b000 <__fxstatat@plt+0x9020>
  404a4c:	add	x0, x0, #0x407
  404a50:	bl	401fa0 <getenv@plt>
  404a54:	cbz	x0, 404b0c <__fxstatat@plt+0x2b2c>
  404a58:	mov	x8, x0
  404a5c:	ldrb	w9, [x8], #1
  404a60:	adrp	x22, 40b000 <__fxstatat@plt+0x9020>
  404a64:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  404a68:	add	x22, x22, #0x470
  404a6c:	cmp	w9, #0x27
  404a70:	csel	x21, x8, x0, eq  // eq = none
  404a74:	cset	w9, eq  // eq = none
  404a78:	add	x1, x1, #0x458
  404a7c:	mov	w3, #0x4                   	// #4
  404a80:	mov	x0, x21
  404a84:	mov	x2, x22
  404a88:	lsl	w23, w9, #2
  404a8c:	bl	403c90 <__fxstatat@plt+0x1cb0>
  404a90:	tbnz	w0, #31, 404aac <__fxstatat@plt+0x2acc>
  404a94:	sbfiz	x8, x0, #2, #32
  404a98:	ldr	w8, [x22, x8]
  404a9c:	mov	w0, #0x1                   	// #1
  404aa0:	str	x0, [x20]
  404aa4:	orr	w23, w8, w23
  404aa8:	b	404b50 <__fxstatat@plt+0x2b70>
  404aac:	adrp	x4, 40b000 <__fxstatat@plt+0x9020>
  404ab0:	add	x4, x4, #0x411
  404ab4:	add	x1, x29, #0x18
  404ab8:	mov	x0, x21
  404abc:	mov	w2, wzr
  404ac0:	mov	x3, x20
  404ac4:	bl	407d54 <__fxstatat@plt+0x5d74>
  404ac8:	cbz	w0, 404adc <__fxstatat@plt+0x2afc>
  404acc:	mov	w8, wzr
  404ad0:	str	wzr, [x19]
  404ad4:	tbnz	w8, #0, 404b50 <__fxstatat@plt+0x2b70>
  404ad8:	b	404b58 <__fxstatat@plt+0x2b78>
  404adc:	ldrb	w8, [x21]
  404ae0:	sub	w8, w8, #0x30
  404ae4:	cmp	w8, #0xa
  404ae8:	b.cc	404b48 <__fxstatat@plt+0x2b68>  // b.lo, b.ul, b.last
  404aec:	ldr	x8, [x29, #24]
  404af0:	cmp	x8, x21
  404af4:	b.eq	404b1c <__fxstatat@plt+0x2b3c>  // b.none
  404af8:	ldrb	w9, [x21, #1]!
  404afc:	sub	w9, w9, #0x30
  404b00:	cmp	w9, #0xa
  404b04:	b.cs	404af0 <__fxstatat@plt+0x2b10>  // b.hs, b.nlast
  404b08:	b	404b48 <__fxstatat@plt+0x2b68>
  404b0c:	bl	404b6c <__fxstatat@plt+0x2b8c>
  404b10:	mov	w23, wzr
  404b14:	str	x0, [x20]
  404b18:	b	404b50 <__fxstatat@plt+0x2b70>
  404b1c:	ldurb	w9, [x8, #-1]
  404b20:	mov	w10, #0x80                  	// #128
  404b24:	cmp	w9, #0x42
  404b28:	mov	w9, #0x180                 	// #384
  404b2c:	csel	w9, w9, w10, eq  // eq = none
  404b30:	orr	w23, w9, w23
  404b34:	b.ne	404b44 <__fxstatat@plt+0x2b64>  // b.any
  404b38:	ldurb	w8, [x8, #-2]
  404b3c:	cmp	w8, #0x69
  404b40:	b.ne	404b48 <__fxstatat@plt+0x2b68>  // b.any
  404b44:	orr	w23, w23, #0x20
  404b48:	mov	w8, #0x1                   	// #1
  404b4c:	tbz	w8, #0, 404b58 <__fxstatat@plt+0x2b78>
  404b50:	mov	w0, wzr
  404b54:	str	w23, [x19]
  404b58:	ldp	x20, x19, [sp, #48]
  404b5c:	ldp	x22, x21, [sp, #32]
  404b60:	ldr	x23, [sp, #16]
  404b64:	ldp	x29, x30, [sp], #64
  404b68:	ret
  404b6c:	stp	x29, x30, [sp, #-16]!
  404b70:	adrp	x0, 40b000 <__fxstatat@plt+0x9020>
  404b74:	add	x0, x0, #0x435
  404b78:	mov	x29, sp
  404b7c:	bl	401fa0 <getenv@plt>
  404b80:	cmp	x0, #0x0
  404b84:	mov	w8, #0x200                 	// #512
  404b88:	mov	w9, #0x400                 	// #1024
  404b8c:	csel	x0, x9, x8, eq  // eq = none
  404b90:	ldp	x29, x30, [sp], #16
  404b94:	ret
  404b98:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  404b9c:	movk	x8, #0xcccd
  404ba0:	strb	wzr, [x1, #20]!
  404ba4:	mov	w9, #0xa                   	// #10
  404ba8:	umulh	x10, x0, x8
  404bac:	lsr	x10, x10, #3
  404bb0:	msub	w11, w10, w9, w0
  404bb4:	orr	w11, w11, #0x30
  404bb8:	cmp	x0, #0x9
  404bbc:	strb	w11, [x1, #-1]!
  404bc0:	mov	x0, x10
  404bc4:	b.hi	404ba8 <__fxstatat@plt+0x2bc8>  // b.pmore
  404bc8:	mov	x0, x1
  404bcc:	ret
  404bd0:	stp	x29, x30, [sp, #-32]!
  404bd4:	stp	x20, x19, [sp, #16]
  404bd8:	mov	x29, sp
  404bdc:	cbz	x0, 404c5c <__fxstatat@plt+0x2c7c>
  404be0:	mov	w1, #0x2f                  	// #47
  404be4:	mov	x19, x0
  404be8:	bl	401d70 <strrchr@plt>
  404bec:	cmp	x0, #0x0
  404bf0:	csinc	x20, x19, x0, eq  // eq = none
  404bf4:	sub	x8, x20, x19
  404bf8:	cmp	x8, #0x7
  404bfc:	b.lt	404c40 <__fxstatat@plt+0x2c60>  // b.tstop
  404c00:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  404c04:	sub	x0, x20, #0x7
  404c08:	add	x1, x1, #0x4b0
  404c0c:	mov	w2, #0x7                   	// #7
  404c10:	bl	401cb0 <strncmp@plt>
  404c14:	cbnz	w0, 404c40 <__fxstatat@plt+0x2c60>
  404c18:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  404c1c:	add	x1, x1, #0x4b8
  404c20:	mov	w2, #0x3                   	// #3
  404c24:	mov	x0, x20
  404c28:	bl	401cb0 <strncmp@plt>
  404c2c:	mov	x19, x20
  404c30:	cbnz	w0, 404c40 <__fxstatat@plt+0x2c60>
  404c34:	add	x19, x20, #0x3
  404c38:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  404c3c:	str	x19, [x8, #824]
  404c40:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  404c44:	adrp	x9, 41c000 <__fxstatat@plt+0x1a020>
  404c48:	str	x19, [x8, #864]
  404c4c:	str	x19, [x9, #784]
  404c50:	ldp	x20, x19, [sp, #16]
  404c54:	ldp	x29, x30, [sp], #32
  404c58:	ret
  404c5c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  404c60:	ldr	x3, [x8, #792]
  404c64:	adrp	x0, 40b000 <__fxstatat@plt+0x9020>
  404c68:	add	x0, x0, #0x478
  404c6c:	mov	w1, #0x37                  	// #55
  404c70:	mov	w2, #0x1                   	// #1
  404c74:	bl	401eb0 <fwrite@plt>
  404c78:	bl	401db0 <abort@plt>
  404c7c:	stp	x29, x30, [sp, #-48]!
  404c80:	str	x21, [sp, #16]
  404c84:	stp	x20, x19, [sp, #32]
  404c88:	mov	x29, sp
  404c8c:	mov	x19, x0
  404c90:	bl	401f90 <__errno_location@plt>
  404c94:	ldr	w21, [x0]
  404c98:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  404c9c:	add	x8, x8, #0x368
  404ca0:	cmp	x19, #0x0
  404ca4:	mov	x20, x0
  404ca8:	csel	x0, x8, x19, eq  // eq = none
  404cac:	mov	w1, #0x38                  	// #56
  404cb0:	bl	407b8c <__fxstatat@plt+0x5bac>
  404cb4:	str	w21, [x20]
  404cb8:	ldp	x20, x19, [sp, #32]
  404cbc:	ldr	x21, [sp, #16]
  404cc0:	ldp	x29, x30, [sp], #48
  404cc4:	ret
  404cc8:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  404ccc:	add	x8, x8, #0x368
  404cd0:	cmp	x0, #0x0
  404cd4:	csel	x8, x8, x0, eq  // eq = none
  404cd8:	ldr	w0, [x8]
  404cdc:	ret
  404ce0:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  404ce4:	add	x8, x8, #0x368
  404ce8:	cmp	x0, #0x0
  404cec:	csel	x8, x8, x0, eq  // eq = none
  404cf0:	str	w1, [x8]
  404cf4:	ret
  404cf8:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  404cfc:	add	x8, x8, #0x368
  404d00:	cmp	x0, #0x0
  404d04:	ubfx	w9, w1, #5, #3
  404d08:	csel	x8, x8, x0, eq  // eq = none
  404d0c:	add	x8, x8, w9, uxtw #2
  404d10:	ldr	w9, [x8, #8]
  404d14:	lsr	w10, w9, w1
  404d18:	and	w0, w10, #0x1
  404d1c:	and	w10, w2, #0x1
  404d20:	eor	w10, w0, w10
  404d24:	lsl	w10, w10, w1
  404d28:	eor	w9, w10, w9
  404d2c:	str	w9, [x8, #8]
  404d30:	ret
  404d34:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  404d38:	add	x8, x8, #0x368
  404d3c:	cmp	x0, #0x0
  404d40:	csel	x8, x8, x0, eq  // eq = none
  404d44:	ldr	w0, [x8, #4]
  404d48:	str	w1, [x8, #4]
  404d4c:	ret
  404d50:	stp	x29, x30, [sp, #-16]!
  404d54:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  404d58:	add	x8, x8, #0x368
  404d5c:	cmp	x0, #0x0
  404d60:	csel	x8, x8, x0, eq  // eq = none
  404d64:	mov	w9, #0xa                   	// #10
  404d68:	mov	x29, sp
  404d6c:	str	w9, [x8]
  404d70:	cbz	x1, 404d84 <__fxstatat@plt+0x2da4>
  404d74:	cbz	x2, 404d84 <__fxstatat@plt+0x2da4>
  404d78:	stp	x1, x2, [x8, #40]
  404d7c:	ldp	x29, x30, [sp], #16
  404d80:	ret
  404d84:	bl	401db0 <abort@plt>
  404d88:	sub	sp, sp, #0x60
  404d8c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  404d90:	add	x8, x8, #0x368
  404d94:	cmp	x4, #0x0
  404d98:	stp	x29, x30, [sp, #16]
  404d9c:	str	x25, [sp, #32]
  404da0:	stp	x24, x23, [sp, #48]
  404da4:	stp	x22, x21, [sp, #64]
  404da8:	stp	x20, x19, [sp, #80]
  404dac:	add	x29, sp, #0x10
  404db0:	mov	x19, x3
  404db4:	mov	x20, x2
  404db8:	mov	x21, x1
  404dbc:	mov	x22, x0
  404dc0:	csel	x24, x8, x4, eq  // eq = none
  404dc4:	bl	401f90 <__errno_location@plt>
  404dc8:	ldp	w4, w5, [x24]
  404dcc:	ldp	x7, x8, [x24, #40]
  404dd0:	ldr	w25, [x0]
  404dd4:	mov	x23, x0
  404dd8:	add	x6, x24, #0x8
  404ddc:	mov	x0, x22
  404de0:	mov	x1, x21
  404de4:	mov	x2, x20
  404de8:	mov	x3, x19
  404dec:	str	x8, [sp]
  404df0:	bl	404e14 <__fxstatat@plt+0x2e34>
  404df4:	str	w25, [x23]
  404df8:	ldp	x20, x19, [sp, #80]
  404dfc:	ldp	x22, x21, [sp, #64]
  404e00:	ldp	x24, x23, [sp, #48]
  404e04:	ldr	x25, [sp, #32]
  404e08:	ldp	x29, x30, [sp, #16]
  404e0c:	add	sp, sp, #0x60
  404e10:	ret
  404e14:	sub	sp, sp, #0x120
  404e18:	stp	x29, x30, [sp, #192]
  404e1c:	add	x29, sp, #0xc0
  404e20:	ldr	x8, [x29, #96]
  404e24:	stp	x28, x27, [sp, #208]
  404e28:	stp	x26, x25, [sp, #224]
  404e2c:	stp	x24, x23, [sp, #240]
  404e30:	stp	x22, x21, [sp, #256]
  404e34:	stp	x20, x19, [sp, #272]
  404e38:	str	x7, [sp, #80]
  404e3c:	stur	x6, [x29, #-48]
  404e40:	mov	w19, w5
  404e44:	mov	w20, w4
  404e48:	mov	x23, x3
  404e4c:	mov	x21, x2
  404e50:	mov	x27, x1
  404e54:	str	x8, [sp, #96]
  404e58:	mov	x24, x0
  404e5c:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  404e60:	mov	w1, w20
  404e64:	mov	x22, xzr
  404e68:	mov	w8, wzr
  404e6c:	mov	w28, wzr
  404e70:	str	w19, [sp, #64]
  404e74:	ubfx	w19, w19, #1, #1
  404e78:	add	x9, x21, #0x1
  404e7c:	mov	w15, #0x1                   	// #1
  404e80:	str	x0, [sp, #56]
  404e84:	stur	xzr, [x29, #-80]
  404e88:	stur	xzr, [x29, #-56]
  404e8c:	str	wzr, [sp, #88]
  404e90:	stur	x9, [x29, #-72]
  404e94:	cmp	w1, #0xa
  404e98:	b.hi	405a6c <__fxstatat@plt+0x3a8c>  // b.pmore
  404e9c:	adrp	x12, 40b000 <__fxstatat@plt+0x9020>
  404ea0:	mov	w9, w1
  404ea4:	add	x12, x12, #0x4c0
  404ea8:	adr	x10, 404ecc <__fxstatat@plt+0x2eec>
  404eac:	ldrb	w11, [x12, x9]
  404eb0:	add	x10, x10, x11, lsl #2
  404eb4:	mov	x26, x27
  404eb8:	mov	x20, xzr
  404ebc:	mov	w16, wzr
  404ec0:	mov	w9, #0x1                   	// #1
  404ec4:	mov	w27, w28
  404ec8:	br	x10
  404ecc:	adrp	x0, 40b000 <__fxstatat@plt+0x9020>
  404ed0:	add	x0, x0, #0x61e
  404ed4:	mov	w20, w1
  404ed8:	mov	w22, w15
  404edc:	bl	406184 <__fxstatat@plt+0x41a4>
  404ee0:	str	x0, [sp, #80]
  404ee4:	adrp	x0, 40b000 <__fxstatat@plt+0x9020>
  404ee8:	add	x0, x0, #0x620
  404eec:	mov	w1, w20
  404ef0:	bl	406184 <__fxstatat@plt+0x41a4>
  404ef4:	mov	w15, w22
  404ef8:	mov	w1, w20
  404efc:	str	x0, [sp, #96]
  404f00:	stur	w1, [x29, #-28]
  404f04:	tbnz	w19, #0, 404f44 <__fxstatat@plt+0x2f64>
  404f08:	ldr	x8, [sp, #80]
  404f0c:	ldrb	w9, [x8]
  404f10:	cbz	w9, 404f44 <__fxstatat@plt+0x2f64>
  404f14:	mov	w27, w15
  404f18:	mov	x10, xzr
  404f1c:	add	x8, x8, #0x1
  404f20:	b	404f34 <__fxstatat@plt+0x2f54>
  404f24:	ldrb	w9, [x8, x10]
  404f28:	add	x20, x10, #0x1
  404f2c:	mov	x10, x20
  404f30:	cbz	w9, 404f4c <__fxstatat@plt+0x2f6c>
  404f34:	cmp	x10, x26
  404f38:	b.cs	404f24 <__fxstatat@plt+0x2f44>  // b.hs, b.nlast
  404f3c:	strb	w9, [x24, x10]
  404f40:	b	404f24 <__fxstatat@plt+0x2f44>
  404f44:	mov	w27, w15
  404f48:	mov	x20, xzr
  404f4c:	ldr	x25, [sp, #96]
  404f50:	mov	x0, x25
  404f54:	bl	401b10 <strlen@plt>
  404f58:	ldur	w1, [x29, #-28]
  404f5c:	mov	x22, x0
  404f60:	stur	x25, [x29, #-56]
  404f64:	mov	w9, #0x1                   	// #1
  404f68:	mov	w16, w19
  404f6c:	mov	w15, w27
  404f70:	mov	w27, w28
  404f74:	b	405020 <__fxstatat@plt+0x3040>
  404f78:	mov	w19, #0x1                   	// #1
  404f7c:	mov	w1, #0x5                   	// #5
  404f80:	tbz	w19, #0, 404fac <__fxstatat@plt+0x2fcc>
  404f84:	adrp	x8, 40b000 <__fxstatat@plt+0x9020>
  404f88:	mov	x20, xzr
  404f8c:	mov	w22, #0x1                   	// #1
  404f90:	add	x8, x8, #0x61c
  404f94:	stur	x8, [x29, #-56]
  404f98:	b	404fcc <__fxstatat@plt+0x2fec>
  404f9c:	mov	x20, xzr
  404fa0:	mov	w16, wzr
  404fa4:	mov	w9, w8
  404fa8:	b	405020 <__fxstatat@plt+0x3040>
  404fac:	cbz	x26, 404fb8 <__fxstatat@plt+0x2fd8>
  404fb0:	mov	w8, #0x22                  	// #34
  404fb4:	strb	w8, [x24]
  404fb8:	adrp	x8, 40b000 <__fxstatat@plt+0x9020>
  404fbc:	add	x8, x8, #0x61c
  404fc0:	mov	w20, #0x1                   	// #1
  404fc4:	stur	x8, [x29, #-56]
  404fc8:	mov	w22, #0x1                   	// #1
  404fcc:	mov	w9, #0x1                   	// #1
  404fd0:	b	40501c <__fxstatat@plt+0x303c>
  404fd4:	mov	w8, #0x1                   	// #1
  404fd8:	mov	w19, #0x1                   	// #1
  404fdc:	eor	w9, w19, #0x1
  404fe0:	orr	w8, w8, w9
  404fe4:	tbz	w19, #0, 404ff4 <__fxstatat@plt+0x3014>
  404fe8:	mov	x20, xzr
  404fec:	mov	w1, #0x2                   	// #2
  404ff0:	b	405008 <__fxstatat@plt+0x3028>
  404ff4:	cbz	x26, 405000 <__fxstatat@plt+0x3020>
  404ff8:	mov	w9, #0x27                  	// #39
  404ffc:	strb	w9, [x24]
  405000:	mov	w1, #0x2                   	// #2
  405004:	mov	w20, #0x1                   	// #1
  405008:	adrp	x9, 40b000 <__fxstatat@plt+0x9020>
  40500c:	add	x9, x9, #0x620
  405010:	stur	x9, [x29, #-56]
  405014:	mov	w22, #0x1                   	// #1
  405018:	mov	w9, w8
  40501c:	mov	w16, w19
  405020:	ldur	x8, [x29, #-48]
  405024:	mov	w14, w9
  405028:	eor	w17, w16, #0x1
  40502c:	stur	w17, [x29, #-60]
  405030:	cmp	x8, #0x0
  405034:	cset	w8, eq  // eq = none
  405038:	cmp	x22, #0x0
  40503c:	cset	w9, ne  // ne = any
  405040:	cmp	w1, #0x2
  405044:	cset	w10, ne  // ne = any
  405048:	and	w13, w10, w14
  40504c:	and	w11, w9, w16
  405050:	orr	w10, w10, w17
  405054:	and	w17, w9, w13
  405058:	orr	w9, w13, w16
  40505c:	eor	w9, w9, #0x1
  405060:	cset	w12, eq  // eq = none
  405064:	orr	w8, w8, w9
  405068:	mov	x25, xzr
  40506c:	and	w11, w14, w11
  405070:	stur	w10, [x29, #-84]
  405074:	and	w10, w12, w16
  405078:	stur	w8, [x29, #-24]
  40507c:	eor	w8, w14, #0x1
  405080:	str	w11, [sp, #72]
  405084:	str	w10, [sp, #92]
  405088:	stur	w14, [x29, #-64]
  40508c:	str	w8, [sp, #76]
  405090:	stp	w16, w1, [x29, #-32]
  405094:	stur	w17, [x29, #-36]
  405098:	b	4050a0 <__fxstatat@plt+0x30c0>
  40509c:	add	x25, x25, #0x1
  4050a0:	cmn	x23, #0x1
  4050a4:	b.eq	4050b8 <__fxstatat@plt+0x30d8>  // b.none
  4050a8:	cmp	x25, x23
  4050ac:	cset	w8, eq  // eq = none
  4050b0:	tbz	w8, #0, 4050c8 <__fxstatat@plt+0x30e8>
  4050b4:	b	40591c <__fxstatat@plt+0x393c>
  4050b8:	ldrb	w8, [x21, x25]
  4050bc:	cmp	w8, #0x0
  4050c0:	cset	w8, eq  // eq = none
  4050c4:	tbnz	w8, #0, 40591c <__fxstatat@plt+0x393c>
  4050c8:	cbz	w17, 405104 <__fxstatat@plt+0x3124>
  4050cc:	cmp	x22, #0x2
  4050d0:	add	x19, x25, x22
  4050d4:	b.cc	4050fc <__fxstatat@plt+0x311c>  // b.lo, b.ul, b.last
  4050d8:	cmn	x23, #0x1
  4050dc:	b.ne	4050fc <__fxstatat@plt+0x311c>  // b.any
  4050e0:	mov	x0, x21
  4050e4:	mov	w23, w15
  4050e8:	bl	401b10 <strlen@plt>
  4050ec:	ldp	w17, w16, [x29, #-36]
  4050f0:	ldur	w1, [x29, #-28]
  4050f4:	mov	w15, w23
  4050f8:	mov	x23, x0
  4050fc:	cmp	x19, x23
  405100:	b.ls	405240 <__fxstatat@plt+0x3260>  // b.plast
  405104:	mov	w28, wzr
  405108:	ldrb	w19, [x21, x25]
  40510c:	cmp	w19, #0x7e
  405110:	b.hi	405374 <__fxstatat@plt+0x3394>  // b.pmore
  405114:	adrp	x14, 40b000 <__fxstatat@plt+0x9020>
  405118:	add	x14, x14, #0x4cb
  40511c:	adr	x13, 405140 <__fxstatat@plt+0x3160>
  405120:	ldrb	w10, [x14, x19]
  405124:	add	x13, x13, x10, lsl #2
  405128:	mov	w11, wzr
  40512c:	mov	w9, wzr
  405130:	mov	w8, #0x1                   	// #1
  405134:	mov	w12, #0x6e                  	// #110
  405138:	mov	w10, #0x61                  	// #97
  40513c:	br	x13
  405140:	ldur	w10, [x29, #-24]
  405144:	tbnz	w10, #0, 405164 <__fxstatat@plt+0x3184>
  405148:	ldur	x11, [x29, #-48]
  40514c:	ubfx	w10, w19, #5, #3
  405150:	ldr	w10, [x11, w10, uxtw #2]
  405154:	lsr	w10, w10, w19
  405158:	tbz	w10, #0, 405164 <__fxstatat@plt+0x3184>
  40515c:	mov	w10, w19
  405160:	b	40516c <__fxstatat@plt+0x318c>
  405164:	mov	w10, w19
  405168:	tbz	w28, #0, 4051e4 <__fxstatat@plt+0x3204>
  40516c:	tbz	w16, #0, 405178 <__fxstatat@plt+0x3198>
  405170:	mov	w10, #0x10                  	// #16
  405174:	b	405230 <__fxstatat@plt+0x3250>
  405178:	cmp	w1, #0x2
  40517c:	cset	w9, ne  // ne = any
  405180:	orr	w9, w9, w27
  405184:	tbnz	w9, #0, 4051c8 <__fxstatat@plt+0x31e8>
  405188:	cmp	x20, x26
  40518c:	b.cs	405198 <__fxstatat@plt+0x31b8>  // b.hs, b.nlast
  405190:	mov	w9, #0x27                  	// #39
  405194:	strb	w9, [x24, x20]
  405198:	add	x9, x20, #0x1
  40519c:	cmp	x9, x26
  4051a0:	b.cs	4051ac <__fxstatat@plt+0x31cc>  // b.hs, b.nlast
  4051a4:	mov	w11, #0x24                  	// #36
  4051a8:	strb	w11, [x24, x9]
  4051ac:	add	x9, x20, #0x2
  4051b0:	cmp	x9, x26
  4051b4:	b.cs	4051c0 <__fxstatat@plt+0x31e0>  // b.hs, b.nlast
  4051b8:	mov	w11, #0x27                  	// #39
  4051bc:	strb	w11, [x24, x9]
  4051c0:	add	x20, x20, #0x3
  4051c4:	mov	w27, #0x1                   	// #1
  4051c8:	cmp	x20, x26
  4051cc:	b.cs	4051d8 <__fxstatat@plt+0x31f8>  // b.hs, b.nlast
  4051d0:	mov	w9, #0x5c                  	// #92
  4051d4:	strb	w9, [x24, x20]
  4051d8:	add	x20, x20, #0x1
  4051dc:	mov	w9, #0x1                   	// #1
  4051e0:	mov	w19, w10
  4051e4:	tbnz	w9, #0, 405218 <__fxstatat@plt+0x3238>
  4051e8:	tbz	w27, #0, 405218 <__fxstatat@plt+0x3238>
  4051ec:	cmp	x20, x26
  4051f0:	b.cs	4051fc <__fxstatat@plt+0x321c>  // b.hs, b.nlast
  4051f4:	mov	w9, #0x27                  	// #39
  4051f8:	strb	w9, [x24, x20]
  4051fc:	add	x9, x20, #0x1
  405200:	cmp	x9, x26
  405204:	b.cs	405210 <__fxstatat@plt+0x3230>  // b.hs, b.nlast
  405208:	mov	w10, #0x27                  	// #39
  40520c:	strb	w10, [x24, x9]
  405210:	mov	w27, wzr
  405214:	add	x20, x20, #0x2
  405218:	cmp	x20, x26
  40521c:	b.cs	405224 <__fxstatat@plt+0x3244>  // b.hs, b.nlast
  405220:	strb	w19, [x24, x20]
  405224:	mov	w10, wzr
  405228:	add	x20, x20, #0x1
  40522c:	and	w15, w15, w8
  405230:	cbz	w10, 40509c <__fxstatat@plt+0x30bc>
  405234:	cmp	w10, #0xf
  405238:	b.eq	40509c <__fxstatat@plt+0x30bc>  // b.none
  40523c:	b	4059a0 <__fxstatat@plt+0x39c0>
  405240:	ldur	x1, [x29, #-56]
  405244:	add	x0, x21, x25
  405248:	mov	x2, x22
  40524c:	mov	w19, w15
  405250:	bl	401d30 <bcmp@plt>
  405254:	ldur	w9, [x29, #-60]
  405258:	cmp	w0, #0x0
  40525c:	cset	w8, ne  // ne = any
  405260:	cset	w28, eq  // eq = none
  405264:	orr	w8, w8, w9
  405268:	tbz	w8, #0, 40527c <__fxstatat@plt+0x329c>
  40526c:	ldp	w16, w1, [x29, #-32]
  405270:	ldur	w17, [x29, #-36]
  405274:	mov	w15, w19
  405278:	b	405108 <__fxstatat@plt+0x3128>
  40527c:	ldp	w16, w1, [x29, #-32]
  405280:	ldur	w17, [x29, #-36]
  405284:	mov	w10, #0x10                  	// #16
  405288:	mov	w15, w19
  40528c:	b	405230 <__fxstatat@plt+0x3250>
  405290:	cmp	x23, #0x1
  405294:	b.eq	4052b8 <__fxstatat@plt+0x32d8>  // b.none
  405298:	cmn	x23, #0x1
  40529c:	b.ne	4052bc <__fxstatat@plt+0x32dc>  // b.any
  4052a0:	ldrb	w8, [x21, #1]
  4052a4:	cbz	w8, 4052b8 <__fxstatat@plt+0x32d8>
  4052a8:	mov	w9, wzr
  4052ac:	mov	w8, wzr
  4052b0:	mov	x23, #0xffffffffffffffff    	// #-1
  4052b4:	b	405140 <__fxstatat@plt+0x3160>
  4052b8:	cbz	x25, 4052c8 <__fxstatat@plt+0x32e8>
  4052bc:	mov	w9, wzr
  4052c0:	mov	w8, wzr
  4052c4:	b	405140 <__fxstatat@plt+0x3160>
  4052c8:	mov	w11, #0x1                   	// #1
  4052cc:	cmp	w1, #0x2
  4052d0:	b.ne	4052d8 <__fxstatat@plt+0x32f8>  // b.any
  4052d4:	tbnz	w16, #0, 405170 <__fxstatat@plt+0x3190>
  4052d8:	mov	w9, wzr
  4052dc:	mov	w8, w11
  4052e0:	b	405140 <__fxstatat@plt+0x3160>
  4052e4:	cmp	w1, #0x2
  4052e8:	b.ne	4053a4 <__fxstatat@plt+0x33c4>  // b.any
  4052ec:	tbnz	w16, #0, 405170 <__fxstatat@plt+0x3190>
  4052f0:	b	4053b0 <__fxstatat@plt+0x33d0>
  4052f4:	mov	w10, #0x66                  	// #102
  4052f8:	b	4053c8 <__fxstatat@plt+0x33e8>
  4052fc:	mov	w12, #0x74                  	// #116
  405300:	b	4053bc <__fxstatat@plt+0x33dc>
  405304:	mov	w10, #0x62                  	// #98
  405308:	b	4053c8 <__fxstatat@plt+0x33e8>
  40530c:	mov	w12, #0x72                  	// #114
  405310:	b	4053bc <__fxstatat@plt+0x33dc>
  405314:	ldur	w8, [x29, #-64]
  405318:	tbz	w8, #0, 4053dc <__fxstatat@plt+0x33fc>
  40531c:	tbnz	w16, #0, 405170 <__fxstatat@plt+0x3190>
  405320:	cmp	w1, #0x2
  405324:	cset	w8, ne  // ne = any
  405328:	orr	w8, w8, w27
  40532c:	tbz	w8, #0, 40583c <__fxstatat@plt+0x385c>
  405330:	mov	x9, x20
  405334:	b	40587c <__fxstatat@plt+0x389c>
  405338:	cmp	w1, #0x5
  40533c:	b.eq	405558 <__fxstatat@plt+0x3578>  // b.none
  405340:	cmp	w1, #0x2
  405344:	b.ne	4052bc <__fxstatat@plt+0x32dc>  // b.any
  405348:	tbz	w16, #0, 4052bc <__fxstatat@plt+0x32dc>
  40534c:	b	405170 <__fxstatat@plt+0x3190>
  405350:	mov	w10, #0x76                  	// #118
  405354:	b	4053c8 <__fxstatat@plt+0x33e8>
  405358:	cmp	w1, #0x2
  40535c:	b.ne	4053ec <__fxstatat@plt+0x340c>  // b.any
  405360:	tbz	w16, #0, 40563c <__fxstatat@plt+0x365c>
  405364:	mov	w8, #0x1                   	// #1
  405368:	mov	w10, #0x10                  	// #16
  40536c:	str	w8, [sp, #88]
  405370:	b	405230 <__fxstatat@plt+0x3250>
  405374:	ldr	x8, [sp, #56]
  405378:	str	w15, [sp, #52]
  40537c:	str	x24, [sp, #40]
  405380:	cmp	x8, #0x1
  405384:	b.ne	4053f4 <__fxstatat@plt+0x3414>  // b.any
  405388:	bl	401e20 <__ctype_b_loc@plt>
  40538c:	ldr	x8, [x0]
  405390:	ldur	w1, [x29, #-28]
  405394:	mov	w24, #0x1                   	// #1
  405398:	ldrh	w8, [x8, x19, lsl #1]
  40539c:	ubfx	w10, w8, #14, #1
  4053a0:	b	4056bc <__fxstatat@plt+0x36dc>
  4053a4:	ldr	w8, [sp, #72]
  4053a8:	mov	w12, w19
  4053ac:	tbz	w8, #0, 4053bc <__fxstatat@plt+0x33dc>
  4053b0:	mov	w9, wzr
  4053b4:	mov	w8, wzr
  4053b8:	b	4051e4 <__fxstatat@plt+0x3204>
  4053bc:	ldur	w8, [x29, #-84]
  4053c0:	mov	w10, w12
  4053c4:	tbz	w8, #0, 405170 <__fxstatat@plt+0x3190>
  4053c8:	ldur	w11, [x29, #-64]
  4053cc:	mov	w9, wzr
  4053d0:	mov	w8, wzr
  4053d4:	tbz	w11, #0, 405140 <__fxstatat@plt+0x3160>
  4053d8:	b	40516c <__fxstatat@plt+0x318c>
  4053dc:	ldr	w8, [sp, #64]
  4053e0:	tbz	w8, #0, 4052bc <__fxstatat@plt+0x32dc>
  4053e4:	mov	w10, #0xf                   	// #15
  4053e8:	b	405230 <__fxstatat@plt+0x3250>
  4053ec:	mov	w9, wzr
  4053f0:	b	4056a8 <__fxstatat@plt+0x36c8>
  4053f4:	cmn	x23, #0x1
  4053f8:	str	x22, [sp, #16]
  4053fc:	stur	xzr, [x29, #-16]
  405400:	b.ne	405410 <__fxstatat@plt+0x3430>  // b.any
  405404:	mov	x0, x21
  405408:	bl	401b10 <strlen@plt>
  40540c:	mov	x23, x0
  405410:	sub	x8, x23, x25
  405414:	str	x8, [sp, #8]
  405418:	add	x8, x21, x25
  40541c:	str	x8, [sp, #32]
  405420:	ldur	x8, [x29, #-72]
  405424:	mov	x24, xzr
  405428:	add	x8, x8, x25
  40542c:	str	x8, [sp, #24]
  405430:	mov	w8, #0x1                   	// #1
  405434:	str	w8, [sp, #68]
  405438:	add	x8, x24, x25
  40543c:	add	x1, x21, x8
  405440:	sub	x2, x23, x8
  405444:	sub	x0, x29, #0x14
  405448:	sub	x3, x29, #0x10
  40544c:	mov	w22, w27
  405450:	bl	40855c <__fxstatat@plt+0x657c>
  405454:	cbz	x0, 4054ac <__fxstatat@plt+0x34cc>
  405458:	mov	x27, x0
  40545c:	cmn	x0, #0x1
  405460:	b.eq	4054a8 <__fxstatat@plt+0x34c8>  // b.none
  405464:	cmn	x27, #0x2
  405468:	b.ne	4054b4 <__fxstatat@plt+0x34d4>  // b.any
  40546c:	add	x8, x24, x25
  405470:	cmp	x8, x23
  405474:	mov	w27, w22
  405478:	b.cs	40549c <__fxstatat@plt+0x34bc>  // b.hs, b.nlast
  40547c:	ldr	x9, [sp, #32]
  405480:	ldrb	w8, [x9, x24]
  405484:	cbz	w8, 40549c <__fxstatat@plt+0x34bc>
  405488:	add	x24, x24, #0x1
  40548c:	add	x8, x25, x24
  405490:	cmp	x8, x23
  405494:	b.cc	405480 <__fxstatat@plt+0x34a0>  // b.lo, b.ul, b.last
  405498:	ldr	x24, [sp, #8]
  40549c:	str	wzr, [sp, #68]
  4054a0:	mov	w10, #0x34                  	// #52
  4054a4:	b	405544 <__fxstatat@plt+0x3564>
  4054a8:	str	wzr, [sp, #68]
  4054ac:	mov	w10, #0x34                  	// #52
  4054b0:	b	405540 <__fxstatat@plt+0x3560>
  4054b4:	ldr	w8, [sp, #92]
  4054b8:	cbz	w8, 40551c <__fxstatat@plt+0x353c>
  4054bc:	cmp	x27, #0x2
  4054c0:	b.cc	405514 <__fxstatat@plt+0x3534>  // b.lo, b.ul, b.last
  4054c4:	ldr	x9, [sp, #24]
  4054c8:	sub	x8, x27, #0x1
  4054cc:	add	x9, x9, x24
  4054d0:	b	4054e0 <__fxstatat@plt+0x3500>
  4054d4:	subs	x8, x8, #0x1
  4054d8:	add	x9, x9, #0x1
  4054dc:	b.eq	405514 <__fxstatat@plt+0x3534>  // b.none
  4054e0:	ldrb	w10, [x9]
  4054e4:	sub	w10, w10, #0x5b
  4054e8:	cmp	w10, #0x21
  4054ec:	b.hi	4054d4 <__fxstatat@plt+0x34f4>  // b.pmore
  4054f0:	mov	w11, #0x1                   	// #1
  4054f4:	lsl	x10, x11, x10
  4054f8:	mov	x11, #0x2b                  	// #43
  4054fc:	movk	x11, #0x2, lsl #32
  405500:	tst	x10, x11
  405504:	b.eq	4054d4 <__fxstatat@plt+0x34f4>  // b.none
  405508:	mov	w10, #0x10                  	// #16
  40550c:	cbnz	w10, 405540 <__fxstatat@plt+0x3560>
  405510:	b	40551c <__fxstatat@plt+0x353c>
  405514:	mov	w10, wzr
  405518:	cbnz	w10, 405540 <__fxstatat@plt+0x3560>
  40551c:	ldur	w0, [x29, #-20]
  405520:	bl	401f70 <iswprint@plt>
  405524:	ldr	w9, [sp, #68]
  405528:	cmp	w0, #0x0
  40552c:	cset	w8, ne  // ne = any
  405530:	mov	w10, wzr
  405534:	and	w9, w9, w8
  405538:	add	x24, x27, x24
  40553c:	str	w9, [sp, #68]
  405540:	mov	w27, w22
  405544:	cbnz	w10, 40560c <__fxstatat@plt+0x362c>
  405548:	sub	x0, x29, #0x10
  40554c:	bl	401dc0 <mbsinit@plt>
  405550:	cbz	w0, 405438 <__fxstatat@plt+0x3458>
  405554:	b	405614 <__fxstatat@plt+0x3634>
  405558:	ldr	w8, [sp, #64]
  40555c:	tbz	w8, #2, 4052bc <__fxstatat@plt+0x32dc>
  405560:	add	x10, x25, #0x2
  405564:	cmp	x10, x23
  405568:	b.cs	4052bc <__fxstatat@plt+0x32dc>  // b.hs, b.nlast
  40556c:	add	x8, x25, x21
  405570:	ldrb	w8, [x8, #1]
  405574:	cmp	w8, #0x3f
  405578:	b.ne	4052bc <__fxstatat@plt+0x32dc>  // b.any
  40557c:	ldrb	w11, [x21, x10]
  405580:	mov	w9, wzr
  405584:	cmp	w11, #0x3e
  405588:	b.hi	405914 <__fxstatat@plt+0x3934>  // b.pmore
  40558c:	mov	w8, #0x1                   	// #1
  405590:	mov	x12, #0xa38200000000        	// #179778741075968
  405594:	lsl	x8, x8, x11
  405598:	movk	x12, #0x7000, lsl #48
  40559c:	tst	x8, x12
  4055a0:	b.eq	405914 <__fxstatat@plt+0x3934>  // b.none
  4055a4:	tbnz	w16, #0, 405170 <__fxstatat@plt+0x3190>
  4055a8:	cmp	x20, x26
  4055ac:	b.cs	4055b8 <__fxstatat@plt+0x35d8>  // b.hs, b.nlast
  4055b0:	mov	w8, #0x3f                  	// #63
  4055b4:	strb	w8, [x24, x20]
  4055b8:	add	x8, x20, #0x1
  4055bc:	cmp	x8, x26
  4055c0:	b.cs	4055cc <__fxstatat@plt+0x35ec>  // b.hs, b.nlast
  4055c4:	mov	w9, #0x22                  	// #34
  4055c8:	strb	w9, [x24, x8]
  4055cc:	add	x8, x20, #0x2
  4055d0:	cmp	x8, x26
  4055d4:	b.cs	4055e0 <__fxstatat@plt+0x3600>  // b.hs, b.nlast
  4055d8:	mov	w9, #0x22                  	// #34
  4055dc:	strb	w9, [x24, x8]
  4055e0:	add	x8, x20, #0x3
  4055e4:	cmp	x8, x26
  4055e8:	b.cs	4055f4 <__fxstatat@plt+0x3614>  // b.hs, b.nlast
  4055ec:	mov	w9, #0x3f                  	// #63
  4055f0:	strb	w9, [x24, x8]
  4055f4:	mov	w9, wzr
  4055f8:	mov	w8, wzr
  4055fc:	add	x20, x20, #0x4
  405600:	mov	x25, x10
  405604:	mov	w19, w11
  405608:	b	405140 <__fxstatat@plt+0x3160>
  40560c:	cmp	w10, #0x34
  405610:	b.ne	405618 <__fxstatat@plt+0x3638>  // b.any
  405614:	mov	w10, wzr
  405618:	ldp	w16, w1, [x29, #-32]
  40561c:	ldr	w15, [sp, #52]
  405620:	ldr	x22, [sp, #16]
  405624:	ldur	w17, [x29, #-36]
  405628:	cbz	w10, 4056b8 <__fxstatat@plt+0x36d8>
  40562c:	ldr	x24, [sp, #40]
  405630:	mov	w11, wzr
  405634:	mov	w8, wzr
  405638:	b	4058f8 <__fxstatat@plt+0x3918>
  40563c:	ldur	x10, [x29, #-80]
  405640:	cmp	x26, #0x0
  405644:	cset	w8, eq  // eq = none
  405648:	cmp	x10, #0x0
  40564c:	cset	w9, ne  // ne = any
  405650:	orr	w8, w9, w8
  405654:	cmp	w8, #0x0
  405658:	csel	x10, x10, x26, ne  // ne = any
  40565c:	csel	x26, x26, xzr, ne  // ne = any
  405660:	cmp	x20, x26
  405664:	stur	x10, [x29, #-80]
  405668:	b.cs	405674 <__fxstatat@plt+0x3694>  // b.hs, b.nlast
  40566c:	mov	w8, #0x27                  	// #39
  405670:	strb	w8, [x24, x20]
  405674:	add	x8, x20, #0x1
  405678:	cmp	x8, x26
  40567c:	b.cs	405688 <__fxstatat@plt+0x36a8>  // b.hs, b.nlast
  405680:	mov	w9, #0x5c                  	// #92
  405684:	strb	w9, [x24, x8]
  405688:	add	x8, x20, #0x2
  40568c:	cmp	x8, x26
  405690:	b.cs	40569c <__fxstatat@plt+0x36bc>  // b.hs, b.nlast
  405694:	mov	w9, #0x27                  	// #39
  405698:	strb	w9, [x24, x8]
  40569c:	mov	w27, wzr
  4056a0:	mov	w9, wzr
  4056a4:	add	x20, x20, #0x3
  4056a8:	mov	w8, #0x1                   	// #1
  4056ac:	str	w8, [sp, #88]
  4056b0:	mov	w8, #0x1                   	// #1
  4056b4:	b	405140 <__fxstatat@plt+0x3160>
  4056b8:	ldr	w10, [sp, #68]
  4056bc:	ldr	w9, [sp, #76]
  4056c0:	and	w8, w10, #0x1
  4056c4:	cmp	x24, #0x1
  4056c8:	orr	w9, w10, w9
  4056cc:	b.hi	4056ec <__fxstatat@plt+0x370c>  // b.pmore
  4056d0:	tbz	w9, #0, 4056ec <__fxstatat@plt+0x370c>
  4056d4:	ldr	x24, [sp, #40]
  4056d8:	ldr	w15, [sp, #52]
  4056dc:	ldp	w17, w16, [x29, #-36]
  4056e0:	mov	w11, wzr
  4056e4:	mov	w10, wzr
  4056e8:	b	4058f8 <__fxstatat@plt+0x3918>
  4056ec:	add	x10, x24, x25
  4056f0:	ldr	x24, [sp, #40]
  4056f4:	ldr	w15, [sp, #52]
  4056f8:	ldp	w17, w16, [x29, #-36]
  4056fc:	mov	w11, wzr
  405700:	b	405714 <__fxstatat@plt+0x3734>
  405704:	ldur	x13, [x29, #-72]
  405708:	add	x20, x20, #0x1
  40570c:	ldrb	w19, [x13, x25]
  405710:	mov	x25, x12
  405714:	tbz	w9, #0, 405738 <__fxstatat@plt+0x3758>
  405718:	tbz	w28, #0, 4057e0 <__fxstatat@plt+0x3800>
  40571c:	cmp	x20, x26
  405720:	b.cs	40572c <__fxstatat@plt+0x374c>  // b.hs, b.nlast
  405724:	mov	w12, #0x5c                  	// #92
  405728:	strb	w12, [x24, x20]
  40572c:	mov	w28, wzr
  405730:	add	x20, x20, #0x1
  405734:	b	4057e0 <__fxstatat@plt+0x3800>
  405738:	tbnz	w16, #0, 4058f4 <__fxstatat@plt+0x3914>
  40573c:	cmp	w1, #0x2
  405740:	cset	w11, ne  // ne = any
  405744:	orr	w11, w11, w27
  405748:	tbnz	w11, #0, 40578c <__fxstatat@plt+0x37ac>
  40574c:	cmp	x20, x26
  405750:	b.cs	40575c <__fxstatat@plt+0x377c>  // b.hs, b.nlast
  405754:	mov	w11, #0x27                  	// #39
  405758:	strb	w11, [x24, x20]
  40575c:	add	x11, x20, #0x1
  405760:	cmp	x11, x26
  405764:	b.cs	405770 <__fxstatat@plt+0x3790>  // b.hs, b.nlast
  405768:	mov	w12, #0x24                  	// #36
  40576c:	strb	w12, [x24, x11]
  405770:	add	x11, x20, #0x2
  405774:	cmp	x11, x26
  405778:	b.cs	405784 <__fxstatat@plt+0x37a4>  // b.hs, b.nlast
  40577c:	mov	w12, #0x27                  	// #39
  405780:	strb	w12, [x24, x11]
  405784:	add	x20, x20, #0x3
  405788:	mov	w27, #0x1                   	// #1
  40578c:	cmp	x20, x26
  405790:	b.cs	40579c <__fxstatat@plt+0x37bc>  // b.hs, b.nlast
  405794:	mov	w11, #0x5c                  	// #92
  405798:	strb	w11, [x24, x20]
  40579c:	add	x11, x20, #0x1
  4057a0:	cmp	x11, x26
  4057a4:	b.cs	4057b4 <__fxstatat@plt+0x37d4>  // b.hs, b.nlast
  4057a8:	mov	w12, #0x30                  	// #48
  4057ac:	bfxil	w12, w19, #6, #2
  4057b0:	strb	w12, [x24, x11]
  4057b4:	add	x11, x20, #0x2
  4057b8:	cmp	x11, x26
  4057bc:	b.cs	4057cc <__fxstatat@plt+0x37ec>  // b.hs, b.nlast
  4057c0:	mov	w12, #0x30                  	// #48
  4057c4:	bfxil	w12, w19, #3, #3
  4057c8:	strb	w12, [x24, x11]
  4057cc:	mov	w12, #0x30                  	// #48
  4057d0:	bfxil	w12, w19, #0, #3
  4057d4:	add	x20, x20, #0x3
  4057d8:	mov	w11, #0x1                   	// #1
  4057dc:	mov	w19, w12
  4057e0:	add	x12, x25, #0x1
  4057e4:	cmp	x10, x12
  4057e8:	b.ls	405834 <__fxstatat@plt+0x3854>  // b.plast
  4057ec:	and	w13, w11, #0x1
  4057f0:	orn	w13, w13, w27
  4057f4:	tbnz	w13, #0, 405824 <__fxstatat@plt+0x3844>
  4057f8:	cmp	x20, x26
  4057fc:	b.cs	405808 <__fxstatat@plt+0x3828>  // b.hs, b.nlast
  405800:	mov	w13, #0x27                  	// #39
  405804:	strb	w13, [x24, x20]
  405808:	add	x13, x20, #0x1
  40580c:	cmp	x13, x26
  405810:	b.cs	40581c <__fxstatat@plt+0x383c>  // b.hs, b.nlast
  405814:	mov	w14, #0x27                  	// #39
  405818:	strb	w14, [x24, x13]
  40581c:	mov	w27, wzr
  405820:	add	x20, x20, #0x2
  405824:	cmp	x20, x26
  405828:	b.cs	405704 <__fxstatat@plt+0x3724>  // b.hs, b.nlast
  40582c:	strb	w19, [x24, x20]
  405830:	b	405704 <__fxstatat@plt+0x3724>
  405834:	mov	w10, #0x2c                  	// #44
  405838:	b	4058f8 <__fxstatat@plt+0x3918>
  40583c:	cmp	x20, x26
  405840:	b.cs	40584c <__fxstatat@plt+0x386c>  // b.hs, b.nlast
  405844:	mov	w8, #0x27                  	// #39
  405848:	strb	w8, [x24, x20]
  40584c:	add	x8, x20, #0x1
  405850:	cmp	x8, x26
  405854:	b.cs	405860 <__fxstatat@plt+0x3880>  // b.hs, b.nlast
  405858:	mov	w9, #0x24                  	// #36
  40585c:	strb	w9, [x24, x8]
  405860:	add	x8, x20, #0x2
  405864:	cmp	x8, x26
  405868:	b.cs	405874 <__fxstatat@plt+0x3894>  // b.hs, b.nlast
  40586c:	mov	w9, #0x27                  	// #39
  405870:	strb	w9, [x24, x8]
  405874:	add	x9, x20, #0x3
  405878:	mov	w27, #0x1                   	// #1
  40587c:	cmp	x9, x26
  405880:	b.cs	40588c <__fxstatat@plt+0x38ac>  // b.hs, b.nlast
  405884:	mov	w8, #0x5c                  	// #92
  405888:	strb	w8, [x24, x9]
  40588c:	cmp	w1, #0x2
  405890:	add	x20, x9, #0x1
  405894:	b.eq	4058e4 <__fxstatat@plt+0x3904>  // b.none
  405898:	add	x8, x25, #0x1
  40589c:	cmp	x8, x23
  4058a0:	b.cs	4058e4 <__fxstatat@plt+0x3904>  // b.hs, b.nlast
  4058a4:	ldrb	w8, [x21, x8]
  4058a8:	sub	w8, w8, #0x30
  4058ac:	cmp	w8, #0x9
  4058b0:	b.hi	4058e4 <__fxstatat@plt+0x3904>  // b.pmore
  4058b4:	cmp	x20, x26
  4058b8:	b.cs	4058c4 <__fxstatat@plt+0x38e4>  // b.hs, b.nlast
  4058bc:	mov	w8, #0x30                  	// #48
  4058c0:	strb	w8, [x24, x20]
  4058c4:	add	x8, x9, #0x2
  4058c8:	cmp	x8, x26
  4058cc:	b.cs	4058d8 <__fxstatat@plt+0x38f8>  // b.hs, b.nlast
  4058d0:	mov	w10, #0x30                  	// #48
  4058d4:	strb	w10, [x24, x8]
  4058d8:	mov	w8, wzr
  4058dc:	add	x20, x9, #0x3
  4058e0:	b	4058e8 <__fxstatat@plt+0x3908>
  4058e4:	mov	w8, wzr
  4058e8:	mov	w9, #0x1                   	// #1
  4058ec:	mov	w19, #0x30                  	// #48
  4058f0:	b	405140 <__fxstatat@plt+0x3160>
  4058f4:	mov	w10, #0x10                  	// #16
  4058f8:	cmp	w8, #0x0
  4058fc:	cset	w8, ne  // ne = any
  405900:	cmp	w10, #0x2c
  405904:	and	w9, w11, #0x1
  405908:	b.eq	4051e4 <__fxstatat@plt+0x3204>  // b.none
  40590c:	cbz	w10, 405140 <__fxstatat@plt+0x3160>
  405910:	b	405230 <__fxstatat@plt+0x3250>
  405914:	mov	w8, w9
  405918:	b	405140 <__fxstatat@plt+0x3160>
  40591c:	cmp	x20, #0x0
  405920:	cset	w8, eq  // eq = none
  405924:	cmp	w1, #0x2
  405928:	cset	w9, eq  // eq = none
  40592c:	and	w8, w9, w8
  405930:	and	w8, w16, w8
  405934:	tbnz	w8, #0, 4059a8 <__fxstatat@plt+0x39c8>
  405938:	ldur	w9, [x29, #-64]
  40593c:	cmp	w1, #0x2
  405940:	cset	w8, ne  // ne = any
  405944:	orr	w8, w16, w8
  405948:	tbnz	w8, #0, 40597c <__fxstatat@plt+0x399c>
  40594c:	ldr	w8, [sp, #88]
  405950:	eor	w8, w8, #0x1
  405954:	tbnz	w8, #0, 40597c <__fxstatat@plt+0x399c>
  405958:	tbnz	w15, #0, 405a48 <__fxstatat@plt+0x3a68>
  40595c:	ldur	x8, [x29, #-80]
  405960:	cbz	x8, 40597c <__fxstatat@plt+0x399c>
  405964:	mov	w28, w27
  405968:	ldur	x27, [x29, #-80]
  40596c:	mov	w1, #0x2                   	// #2
  405970:	mov	w8, w9
  405974:	mov	w19, w16
  405978:	cbz	x26, 404e94 <__fxstatat@plt+0x2eb4>
  40597c:	ldur	x10, [x29, #-56]
  405980:	cmp	x10, #0x0
  405984:	cset	w8, eq  // eq = none
  405988:	orr	w8, w8, w16
  40598c:	tbnz	w8, #0, 405a38 <__fxstatat@plt+0x3a58>
  405990:	ldrb	w9, [x10]
  405994:	cbz	w9, 405a38 <__fxstatat@plt+0x3a58>
  405998:	add	x8, x10, #0x1
  40599c:	b	405a04 <__fxstatat@plt+0x3a24>
  4059a0:	cmp	w10, #0x10
  4059a4:	b.ne	405a14 <__fxstatat@plt+0x3a34>  // b.any
  4059a8:	ldur	w8, [x29, #-64]
  4059ac:	mov	w9, #0x4                   	// #4
  4059b0:	mov	x0, x24
  4059b4:	mov	x2, x21
  4059b8:	tst	w8, #0x1
  4059bc:	mov	w8, #0x2                   	// #2
  4059c0:	csel	w8, w9, w8, ne  // ne = any
  4059c4:	cmp	w1, #0x2
  4059c8:	csel	w4, w8, w1, eq  // eq = none
  4059cc:	ldr	w8, [sp, #64]
  4059d0:	mov	x1, x26
  4059d4:	mov	x3, x23
  4059d8:	mov	x6, xzr
  4059dc:	and	w5, w8, #0xfffffffd
  4059e0:	ldr	x8, [sp, #96]
  4059e4:	str	x8, [sp]
  4059e8:	ldr	x7, [sp, #80]
  4059ec:	bl	404e14 <__fxstatat@plt+0x2e34>
  4059f0:	mov	x20, x0
  4059f4:	b	405a14 <__fxstatat@plt+0x3a34>
  4059f8:	ldrb	w9, [x8], #1
  4059fc:	add	x20, x20, #0x1
  405a00:	cbz	w9, 405a38 <__fxstatat@plt+0x3a58>
  405a04:	cmp	x20, x26
  405a08:	b.cs	4059f8 <__fxstatat@plt+0x3a18>  // b.hs, b.nlast
  405a0c:	strb	w9, [x24, x20]
  405a10:	b	4059f8 <__fxstatat@plt+0x3a18>
  405a14:	mov	x0, x20
  405a18:	ldp	x20, x19, [sp, #272]
  405a1c:	ldp	x22, x21, [sp, #256]
  405a20:	ldp	x24, x23, [sp, #240]
  405a24:	ldp	x26, x25, [sp, #224]
  405a28:	ldp	x28, x27, [sp, #208]
  405a2c:	ldp	x29, x30, [sp, #192]
  405a30:	add	sp, sp, #0x120
  405a34:	ret
  405a38:	cmp	x20, x26
  405a3c:	b.cs	405a14 <__fxstatat@plt+0x3a34>  // b.hs, b.nlast
  405a40:	strb	wzr, [x24, x20]
  405a44:	b	405a14 <__fxstatat@plt+0x3a34>
  405a48:	ldr	x8, [sp, #96]
  405a4c:	ldur	x1, [x29, #-80]
  405a50:	ldr	w5, [sp, #64]
  405a54:	ldur	x6, [x29, #-48]
  405a58:	mov	w4, #0x5                   	// #5
  405a5c:	mov	x0, x24
  405a60:	mov	x2, x21
  405a64:	mov	x3, x23
  405a68:	b	4059e4 <__fxstatat@plt+0x3a04>
  405a6c:	bl	401db0 <abort@plt>
  405a70:	stp	x29, x30, [sp, #-16]!
  405a74:	mov	x3, x2
  405a78:	mov	x2, xzr
  405a7c:	mov	x29, sp
  405a80:	bl	405a8c <__fxstatat@plt+0x3aac>
  405a84:	ldp	x29, x30, [sp], #16
  405a88:	ret
  405a8c:	sub	sp, sp, #0x70
  405a90:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  405a94:	add	x8, x8, #0x368
  405a98:	cmp	x3, #0x0
  405a9c:	stp	x29, x30, [sp, #16]
  405aa0:	stp	x28, x27, [sp, #32]
  405aa4:	stp	x26, x25, [sp, #48]
  405aa8:	stp	x24, x23, [sp, #64]
  405aac:	stp	x22, x21, [sp, #80]
  405ab0:	stp	x20, x19, [sp, #96]
  405ab4:	add	x29, sp, #0x10
  405ab8:	mov	x19, x2
  405abc:	mov	x22, x1
  405ac0:	mov	x23, x0
  405ac4:	csel	x21, x8, x3, eq  // eq = none
  405ac8:	bl	401f90 <__errno_location@plt>
  405acc:	ldp	w4, w8, [x21]
  405ad0:	cmp	x19, #0x0
  405ad4:	ldp	x7, x9, [x21, #40]
  405ad8:	ldr	w28, [x0]
  405adc:	cset	w10, eq  // eq = none
  405ae0:	orr	w25, w8, w10
  405ae4:	add	x26, x21, #0x8
  405ae8:	mov	x24, x0
  405aec:	mov	x0, xzr
  405af0:	mov	x1, xzr
  405af4:	mov	x2, x23
  405af8:	mov	x3, x22
  405afc:	mov	w5, w25
  405b00:	mov	x6, x26
  405b04:	str	x9, [sp]
  405b08:	bl	404e14 <__fxstatat@plt+0x2e34>
  405b0c:	add	x27, x0, #0x1
  405b10:	mov	x20, x0
  405b14:	mov	x0, x27
  405b18:	bl	407b00 <__fxstatat@plt+0x5b20>
  405b1c:	ldr	w4, [x21]
  405b20:	ldp	x7, x8, [x21, #40]
  405b24:	mov	x1, x27
  405b28:	mov	x2, x23
  405b2c:	mov	x3, x22
  405b30:	mov	w5, w25
  405b34:	mov	x6, x26
  405b38:	mov	x21, x0
  405b3c:	str	x8, [sp]
  405b40:	bl	404e14 <__fxstatat@plt+0x2e34>
  405b44:	str	w28, [x24]
  405b48:	cbz	x19, 405b50 <__fxstatat@plt+0x3b70>
  405b4c:	str	x20, [x19]
  405b50:	mov	x0, x21
  405b54:	ldp	x20, x19, [sp, #96]
  405b58:	ldp	x22, x21, [sp, #80]
  405b5c:	ldp	x24, x23, [sp, #64]
  405b60:	ldp	x26, x25, [sp, #48]
  405b64:	ldp	x28, x27, [sp, #32]
  405b68:	ldp	x29, x30, [sp, #16]
  405b6c:	add	sp, sp, #0x70
  405b70:	ret
  405b74:	stp	x29, x30, [sp, #-64]!
  405b78:	stp	x20, x19, [sp, #48]
  405b7c:	adrp	x20, 41c000 <__fxstatat@plt+0x1a020>
  405b80:	stp	x22, x21, [sp, #32]
  405b84:	ldr	w8, [x20, #704]
  405b88:	adrp	x21, 41c000 <__fxstatat@plt+0x1a020>
  405b8c:	ldr	x19, [x21, #696]
  405b90:	str	x23, [sp, #16]
  405b94:	cmp	w8, #0x2
  405b98:	mov	x29, sp
  405b9c:	b.lt	405bc0 <__fxstatat@plt+0x3be0>  // b.tstop
  405ba0:	add	x22, x19, #0x18
  405ba4:	mov	w23, #0x1                   	// #1
  405ba8:	ldr	x0, [x22], #16
  405bac:	bl	401e40 <free@plt>
  405bb0:	ldrsw	x8, [x20, #704]
  405bb4:	add	x23, x23, #0x1
  405bb8:	cmp	x23, x8
  405bbc:	b.lt	405ba8 <__fxstatat@plt+0x3bc8>  // b.tstop
  405bc0:	ldr	x0, [x19, #8]
  405bc4:	adrp	x23, 41c000 <__fxstatat@plt+0x1a020>
  405bc8:	add	x23, x23, #0x3a0
  405bcc:	adrp	x22, 41c000 <__fxstatat@plt+0x1a020>
  405bd0:	cmp	x0, x23
  405bd4:	add	x22, x22, #0x2c8
  405bd8:	b.eq	405be8 <__fxstatat@plt+0x3c08>  // b.none
  405bdc:	bl	401e40 <free@plt>
  405be0:	mov	w8, #0x100                 	// #256
  405be4:	stp	x8, x23, [x22]
  405be8:	cmp	x19, x22
  405bec:	b.eq	405bfc <__fxstatat@plt+0x3c1c>  // b.none
  405bf0:	mov	x0, x19
  405bf4:	bl	401e40 <free@plt>
  405bf8:	str	x22, [x21, #696]
  405bfc:	mov	w8, #0x1                   	// #1
  405c00:	str	w8, [x20, #704]
  405c04:	ldp	x20, x19, [sp, #48]
  405c08:	ldp	x22, x21, [sp, #32]
  405c0c:	ldr	x23, [sp, #16]
  405c10:	ldp	x29, x30, [sp], #64
  405c14:	ret
  405c18:	stp	x29, x30, [sp, #-16]!
  405c1c:	adrp	x3, 41c000 <__fxstatat@plt+0x1a020>
  405c20:	add	x3, x3, #0x368
  405c24:	mov	x2, #0xffffffffffffffff    	// #-1
  405c28:	mov	x29, sp
  405c2c:	bl	405c38 <__fxstatat@plt+0x3c58>
  405c30:	ldp	x29, x30, [sp], #16
  405c34:	ret
  405c38:	sub	sp, sp, #0x80
  405c3c:	stp	x29, x30, [sp, #32]
  405c40:	add	x29, sp, #0x20
  405c44:	stp	x28, x27, [sp, #48]
  405c48:	stp	x26, x25, [sp, #64]
  405c4c:	stp	x24, x23, [sp, #80]
  405c50:	stp	x22, x21, [sp, #96]
  405c54:	stp	x20, x19, [sp, #112]
  405c58:	mov	x22, x3
  405c5c:	stur	x2, [x29, #-8]
  405c60:	mov	x21, x1
  405c64:	mov	w23, w0
  405c68:	bl	401f90 <__errno_location@plt>
  405c6c:	tbnz	w23, #31, 405dbc <__fxstatat@plt+0x3ddc>
  405c70:	adrp	x25, 41c000 <__fxstatat@plt+0x1a020>
  405c74:	ldr	w8, [x25, #704]
  405c78:	adrp	x28, 41c000 <__fxstatat@plt+0x1a020>
  405c7c:	ldr	w20, [x0]
  405c80:	ldr	x27, [x28, #696]
  405c84:	mov	x19, x0
  405c88:	cmp	w8, w23
  405c8c:	b.gt	405cf8 <__fxstatat@plt+0x3d18>
  405c90:	mov	w8, #0x7fffffff            	// #2147483647
  405c94:	cmp	w23, w8
  405c98:	stur	w20, [x29, #-12]
  405c9c:	b.eq	405dc0 <__fxstatat@plt+0x3de0>  // b.none
  405ca0:	adrp	x20, 41c000 <__fxstatat@plt+0x1a020>
  405ca4:	add	x20, x20, #0x2c8
  405ca8:	add	w26, w23, #0x1
  405cac:	cmp	x27, x20
  405cb0:	csel	x0, xzr, x27, eq  // eq = none
  405cb4:	sbfiz	x1, x26, #4, #32
  405cb8:	bl	407a50 <__fxstatat@plt+0x5a70>
  405cbc:	mov	x24, x0
  405cc0:	cmp	x27, x20
  405cc4:	str	x0, [x28, #696]
  405cc8:	b.ne	405cd4 <__fxstatat@plt+0x3cf4>  // b.any
  405ccc:	ldr	q0, [x20]
  405cd0:	str	q0, [x24]
  405cd4:	ldrsw	x8, [x25, #704]
  405cd8:	mov	w1, wzr
  405cdc:	add	x0, x24, x8, lsl #4
  405ce0:	sub	w8, w26, w8
  405ce4:	sbfiz	x2, x8, #4, #32
  405ce8:	bl	401cf0 <memset@plt>
  405cec:	ldur	w20, [x29, #-12]
  405cf0:	mov	x27, x24
  405cf4:	str	w26, [x25, #704]
  405cf8:	add	x28, x27, w23, sxtw #4
  405cfc:	mov	x27, x28
  405d00:	ldr	x26, [x28]
  405d04:	ldr	x23, [x27, #8]!
  405d08:	ldp	w4, w8, [x22]
  405d0c:	ldp	x7, x9, [x22, #40]
  405d10:	ldur	x3, [x29, #-8]
  405d14:	add	x24, x22, #0x8
  405d18:	orr	w25, w8, #0x1
  405d1c:	mov	x0, x23
  405d20:	mov	x1, x26
  405d24:	mov	x2, x21
  405d28:	mov	w5, w25
  405d2c:	mov	x6, x24
  405d30:	str	x9, [sp]
  405d34:	bl	404e14 <__fxstatat@plt+0x2e34>
  405d38:	cmp	x26, x0
  405d3c:	b.hi	405d94 <__fxstatat@plt+0x3db4>  // b.pmore
  405d40:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  405d44:	add	x8, x8, #0x3a0
  405d48:	add	x26, x0, #0x1
  405d4c:	cmp	x23, x8
  405d50:	str	x26, [x28]
  405d54:	b.eq	405d60 <__fxstatat@plt+0x3d80>  // b.none
  405d58:	mov	x0, x23
  405d5c:	bl	401e40 <free@plt>
  405d60:	mov	x0, x26
  405d64:	bl	407b00 <__fxstatat@plt+0x5b20>
  405d68:	str	x0, [x27]
  405d6c:	ldr	w4, [x22]
  405d70:	ldp	x7, x8, [x22, #40]
  405d74:	ldur	x3, [x29, #-8]
  405d78:	mov	x1, x26
  405d7c:	mov	x2, x21
  405d80:	mov	w5, w25
  405d84:	mov	x6, x24
  405d88:	mov	x23, x0
  405d8c:	str	x8, [sp]
  405d90:	bl	404e14 <__fxstatat@plt+0x2e34>
  405d94:	str	w20, [x19]
  405d98:	mov	x0, x23
  405d9c:	ldp	x20, x19, [sp, #112]
  405da0:	ldp	x22, x21, [sp, #96]
  405da4:	ldp	x24, x23, [sp, #80]
  405da8:	ldp	x26, x25, [sp, #64]
  405dac:	ldp	x28, x27, [sp, #48]
  405db0:	ldp	x29, x30, [sp, #32]
  405db4:	add	sp, sp, #0x80
  405db8:	ret
  405dbc:	bl	401db0 <abort@plt>
  405dc0:	bl	407bfc <__fxstatat@plt+0x5c1c>
  405dc4:	stp	x29, x30, [sp, #-16]!
  405dc8:	adrp	x3, 41c000 <__fxstatat@plt+0x1a020>
  405dcc:	add	x3, x3, #0x368
  405dd0:	mov	x29, sp
  405dd4:	bl	405c38 <__fxstatat@plt+0x3c58>
  405dd8:	ldp	x29, x30, [sp], #16
  405ddc:	ret
  405de0:	stp	x29, x30, [sp, #-16]!
  405de4:	mov	x1, x0
  405de8:	mov	w0, wzr
  405dec:	mov	x29, sp
  405df0:	bl	405c18 <__fxstatat@plt+0x3c38>
  405df4:	ldp	x29, x30, [sp], #16
  405df8:	ret
  405dfc:	stp	x29, x30, [sp, #-16]!
  405e00:	mov	x2, x1
  405e04:	mov	x1, x0
  405e08:	mov	w0, wzr
  405e0c:	mov	x29, sp
  405e10:	bl	405dc4 <__fxstatat@plt+0x3de4>
  405e14:	ldp	x29, x30, [sp], #16
  405e18:	ret
  405e1c:	sub	sp, sp, #0x60
  405e20:	stp	x20, x19, [sp, #80]
  405e24:	mov	w20, w0
  405e28:	add	x8, sp, #0x8
  405e2c:	mov	w0, w1
  405e30:	stp	x29, x30, [sp, #64]
  405e34:	add	x29, sp, #0x40
  405e38:	mov	x19, x2
  405e3c:	bl	405e64 <__fxstatat@plt+0x3e84>
  405e40:	add	x3, sp, #0x8
  405e44:	mov	x2, #0xffffffffffffffff    	// #-1
  405e48:	mov	w0, w20
  405e4c:	mov	x1, x19
  405e50:	bl	405c38 <__fxstatat@plt+0x3c58>
  405e54:	ldp	x20, x19, [sp, #80]
  405e58:	ldp	x29, x30, [sp, #64]
  405e5c:	add	sp, sp, #0x60
  405e60:	ret
  405e64:	stp	x29, x30, [sp, #-16]!
  405e68:	movi	v0.2d, #0x0
  405e6c:	cmp	w0, #0xa
  405e70:	mov	x29, sp
  405e74:	str	xzr, [x8, #48]
  405e78:	stp	q0, q0, [x8, #16]
  405e7c:	str	q0, [x8]
  405e80:	b.eq	405e90 <__fxstatat@plt+0x3eb0>  // b.none
  405e84:	str	w0, [x8]
  405e88:	ldp	x29, x30, [sp], #16
  405e8c:	ret
  405e90:	bl	401db0 <abort@plt>
  405e94:	sub	sp, sp, #0x70
  405e98:	str	x21, [sp, #80]
  405e9c:	mov	w21, w0
  405ea0:	add	x8, sp, #0x8
  405ea4:	mov	w0, w1
  405ea8:	stp	x29, x30, [sp, #64]
  405eac:	stp	x20, x19, [sp, #96]
  405eb0:	add	x29, sp, #0x40
  405eb4:	mov	x19, x3
  405eb8:	mov	x20, x2
  405ebc:	bl	405e64 <__fxstatat@plt+0x3e84>
  405ec0:	add	x3, sp, #0x8
  405ec4:	mov	w0, w21
  405ec8:	mov	x1, x20
  405ecc:	mov	x2, x19
  405ed0:	bl	405c38 <__fxstatat@plt+0x3c58>
  405ed4:	ldp	x20, x19, [sp, #96]
  405ed8:	ldr	x21, [sp, #80]
  405edc:	ldp	x29, x30, [sp, #64]
  405ee0:	add	sp, sp, #0x70
  405ee4:	ret
  405ee8:	stp	x29, x30, [sp, #-16]!
  405eec:	mov	x2, x1
  405ef0:	mov	w1, w0
  405ef4:	mov	w0, wzr
  405ef8:	mov	x29, sp
  405efc:	bl	405e1c <__fxstatat@plt+0x3e3c>
  405f00:	ldp	x29, x30, [sp], #16
  405f04:	ret
  405f08:	stp	x29, x30, [sp, #-16]!
  405f0c:	mov	x3, x2
  405f10:	mov	x2, x1
  405f14:	mov	w1, w0
  405f18:	mov	w0, wzr
  405f1c:	mov	x29, sp
  405f20:	bl	405e94 <__fxstatat@plt+0x3eb4>
  405f24:	ldp	x29, x30, [sp], #16
  405f28:	ret
  405f2c:	sub	sp, sp, #0x60
  405f30:	adrp	x9, 41c000 <__fxstatat@plt+0x1a020>
  405f34:	add	x9, x9, #0x368
  405f38:	ldp	q0, q1, [x9]
  405f3c:	ldr	q2, [x9, #32]
  405f40:	ldr	x9, [x9, #48]
  405f44:	mov	w8, w2
  405f48:	stp	x20, x19, [sp, #80]
  405f4c:	mov	x19, x1
  405f50:	mov	x20, x0
  405f54:	mov	x0, sp
  405f58:	mov	w2, #0x1                   	// #1
  405f5c:	mov	w1, w8
  405f60:	stp	x29, x30, [sp, #64]
  405f64:	add	x29, sp, #0x40
  405f68:	stp	q0, q1, [sp]
  405f6c:	str	q2, [sp, #32]
  405f70:	str	x9, [sp, #48]
  405f74:	bl	404cf8 <__fxstatat@plt+0x2d18>
  405f78:	mov	x3, sp
  405f7c:	mov	w0, wzr
  405f80:	mov	x1, x20
  405f84:	mov	x2, x19
  405f88:	bl	405c38 <__fxstatat@plt+0x3c58>
  405f8c:	ldp	x20, x19, [sp, #80]
  405f90:	ldp	x29, x30, [sp, #64]
  405f94:	add	sp, sp, #0x60
  405f98:	ret
  405f9c:	stp	x29, x30, [sp, #-16]!
  405fa0:	mov	w2, w1
  405fa4:	mov	x1, #0xffffffffffffffff    	// #-1
  405fa8:	mov	x29, sp
  405fac:	bl	405f2c <__fxstatat@plt+0x3f4c>
  405fb0:	ldp	x29, x30, [sp], #16
  405fb4:	ret
  405fb8:	stp	x29, x30, [sp, #-16]!
  405fbc:	mov	w1, #0x3a                  	// #58
  405fc0:	mov	x29, sp
  405fc4:	bl	405f9c <__fxstatat@plt+0x3fbc>
  405fc8:	ldp	x29, x30, [sp], #16
  405fcc:	ret
  405fd0:	stp	x29, x30, [sp, #-16]!
  405fd4:	mov	w2, #0x3a                  	// #58
  405fd8:	mov	x29, sp
  405fdc:	bl	405f2c <__fxstatat@plt+0x3f4c>
  405fe0:	ldp	x29, x30, [sp], #16
  405fe4:	ret
  405fe8:	sub	sp, sp, #0x60
  405fec:	stp	x20, x19, [sp, #80]
  405ff0:	mov	w20, w0
  405ff4:	add	x8, sp, #0x8
  405ff8:	mov	w0, w1
  405ffc:	stp	x29, x30, [sp, #64]
  406000:	add	x29, sp, #0x40
  406004:	mov	x19, x2
  406008:	bl	405e64 <__fxstatat@plt+0x3e84>
  40600c:	add	x0, sp, #0x8
  406010:	mov	w1, #0x3a                  	// #58
  406014:	mov	w2, #0x1                   	// #1
  406018:	bl	404cf8 <__fxstatat@plt+0x2d18>
  40601c:	add	x3, sp, #0x8
  406020:	mov	x2, #0xffffffffffffffff    	// #-1
  406024:	mov	w0, w20
  406028:	mov	x1, x19
  40602c:	bl	405c38 <__fxstatat@plt+0x3c58>
  406030:	ldp	x20, x19, [sp, #80]
  406034:	ldp	x29, x30, [sp, #64]
  406038:	add	sp, sp, #0x60
  40603c:	ret
  406040:	stp	x29, x30, [sp, #-16]!
  406044:	mov	x4, #0xffffffffffffffff    	// #-1
  406048:	mov	x29, sp
  40604c:	bl	406058 <__fxstatat@plt+0x4078>
  406050:	ldp	x29, x30, [sp], #16
  406054:	ret
  406058:	sub	sp, sp, #0x70
  40605c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  406060:	add	x8, x8, #0x368
  406064:	ldp	q0, q1, [x8]
  406068:	ldr	q2, [x8, #32]
  40606c:	ldr	x8, [x8, #48]
  406070:	str	x21, [sp, #80]
  406074:	mov	w21, w0
  406078:	mov	x0, sp
  40607c:	stp	x29, x30, [sp, #64]
  406080:	stp	x20, x19, [sp, #96]
  406084:	add	x29, sp, #0x40
  406088:	mov	x19, x4
  40608c:	mov	x20, x3
  406090:	stp	q0, q1, [sp]
  406094:	str	q2, [sp, #32]
  406098:	str	x8, [sp, #48]
  40609c:	bl	404d50 <__fxstatat@plt+0x2d70>
  4060a0:	mov	x3, sp
  4060a4:	mov	w0, w21
  4060a8:	mov	x1, x20
  4060ac:	mov	x2, x19
  4060b0:	bl	405c38 <__fxstatat@plt+0x3c58>
  4060b4:	ldp	x20, x19, [sp, #96]
  4060b8:	ldr	x21, [sp, #80]
  4060bc:	ldp	x29, x30, [sp, #64]
  4060c0:	add	sp, sp, #0x70
  4060c4:	ret
  4060c8:	stp	x29, x30, [sp, #-16]!
  4060cc:	mov	x3, x2
  4060d0:	mov	x2, x1
  4060d4:	mov	x1, x0
  4060d8:	mov	w0, wzr
  4060dc:	mov	x29, sp
  4060e0:	bl	406040 <__fxstatat@plt+0x4060>
  4060e4:	ldp	x29, x30, [sp], #16
  4060e8:	ret
  4060ec:	stp	x29, x30, [sp, #-16]!
  4060f0:	mov	x4, x3
  4060f4:	mov	x3, x2
  4060f8:	mov	x2, x1
  4060fc:	mov	x1, x0
  406100:	mov	w0, wzr
  406104:	mov	x29, sp
  406108:	bl	406058 <__fxstatat@plt+0x4078>
  40610c:	ldp	x29, x30, [sp], #16
  406110:	ret
  406114:	stp	x29, x30, [sp, #-16]!
  406118:	adrp	x3, 41c000 <__fxstatat@plt+0x1a020>
  40611c:	add	x3, x3, #0x2d8
  406120:	mov	x29, sp
  406124:	bl	405c38 <__fxstatat@plt+0x3c58>
  406128:	ldp	x29, x30, [sp], #16
  40612c:	ret
  406130:	stp	x29, x30, [sp, #-16]!
  406134:	mov	x2, x1
  406138:	mov	x1, x0
  40613c:	mov	w0, wzr
  406140:	mov	x29, sp
  406144:	bl	406114 <__fxstatat@plt+0x4134>
  406148:	ldp	x29, x30, [sp], #16
  40614c:	ret
  406150:	stp	x29, x30, [sp, #-16]!
  406154:	mov	x2, #0xffffffffffffffff    	// #-1
  406158:	mov	x29, sp
  40615c:	bl	406114 <__fxstatat@plt+0x4134>
  406160:	ldp	x29, x30, [sp], #16
  406164:	ret
  406168:	stp	x29, x30, [sp, #-16]!
  40616c:	mov	x1, x0
  406170:	mov	w0, wzr
  406174:	mov	x29, sp
  406178:	bl	406150 <__fxstatat@plt+0x4170>
  40617c:	ldp	x29, x30, [sp], #16
  406180:	ret
  406184:	stp	x29, x30, [sp, #-48]!
  406188:	stp	x20, x19, [sp, #32]
  40618c:	mov	x20, x0
  406190:	mov	w19, w1
  406194:	mov	w2, #0x5                   	// #5
  406198:	mov	x0, xzr
  40619c:	mov	x1, x20
  4061a0:	str	x21, [sp, #16]
  4061a4:	mov	x29, sp
  4061a8:	bl	401f30 <dcgettext@plt>
  4061ac:	cmp	x0, x20
  4061b0:	b.ne	40623c <__fxstatat@plt+0x425c>  // b.any
  4061b4:	bl	408904 <__fxstatat@plt+0x6924>
  4061b8:	mov	w1, #0x55                  	// #85
  4061bc:	mov	w2, #0x54                  	// #84
  4061c0:	mov	w3, #0x46                  	// #70
  4061c4:	mov	w4, #0x2d                  	// #45
  4061c8:	mov	w5, #0x38                  	// #56
  4061cc:	mov	w6, wzr
  4061d0:	mov	w7, wzr
  4061d4:	mov	x21, x0
  4061d8:	bl	406268 <__fxstatat@plt+0x4288>
  4061dc:	cbz	w0, 4061f8 <__fxstatat@plt+0x4218>
  4061e0:	ldrb	w8, [x20]
  4061e4:	adrp	x9, 40b000 <__fxstatat@plt+0x9020>
  4061e8:	adrp	x10, 40b000 <__fxstatat@plt+0x9020>
  4061ec:	add	x9, x9, #0x626
  4061f0:	add	x10, x10, #0x622
  4061f4:	b	406234 <__fxstatat@plt+0x4254>
  4061f8:	mov	w1, #0x47                  	// #71
  4061fc:	mov	w2, #0x42                  	// #66
  406200:	mov	w3, #0x31                  	// #49
  406204:	mov	w4, #0x38                  	// #56
  406208:	mov	w5, #0x30                  	// #48
  40620c:	mov	w6, #0x33                  	// #51
  406210:	mov	w7, #0x30                  	// #48
  406214:	mov	x0, x21
  406218:	bl	406268 <__fxstatat@plt+0x4288>
  40621c:	cbz	w0, 40624c <__fxstatat@plt+0x426c>
  406220:	ldrb	w8, [x20]
  406224:	adrp	x9, 40b000 <__fxstatat@plt+0x9020>
  406228:	adrp	x10, 40b000 <__fxstatat@plt+0x9020>
  40622c:	add	x9, x9, #0x62e
  406230:	add	x10, x10, #0x62a
  406234:	cmp	w8, #0x60
  406238:	csel	x0, x10, x9, eq  // eq = none
  40623c:	ldp	x20, x19, [sp, #32]
  406240:	ldr	x21, [sp, #16]
  406244:	ldp	x29, x30, [sp], #48
  406248:	ret
  40624c:	adrp	x8, 40b000 <__fxstatat@plt+0x9020>
  406250:	adrp	x9, 40b000 <__fxstatat@plt+0x9020>
  406254:	add	x8, x8, #0x620
  406258:	add	x9, x9, #0x61c
  40625c:	cmp	w19, #0x9
  406260:	csel	x0, x9, x8, eq  // eq = none
  406264:	b	40623c <__fxstatat@plt+0x425c>
  406268:	stp	x29, x30, [sp, #-80]!
  40626c:	stp	x26, x25, [sp, #16]
  406270:	mov	x25, x0
  406274:	and	w0, w1, #0xff
  406278:	stp	x24, x23, [sp, #32]
  40627c:	stp	x22, x21, [sp, #48]
  406280:	stp	x20, x19, [sp, #64]
  406284:	mov	x29, sp
  406288:	mov	w19, w7
  40628c:	mov	w20, w6
  406290:	mov	w21, w5
  406294:	mov	w22, w4
  406298:	mov	w23, w3
  40629c:	mov	w24, w2
  4062a0:	mov	w26, w1
  4062a4:	bl	408710 <__fxstatat@plt+0x6730>
  4062a8:	ldrb	w8, [x25]
  4062ac:	tbz	w0, #0, 4062c4 <__fxstatat@plt+0x42e4>
  4062b0:	and	w8, w8, #0xffffffdf
  4062b4:	cmp	w8, w26, uxtb
  4062b8:	b.eq	4062cc <__fxstatat@plt+0x42ec>  // b.none
  4062bc:	mov	w0, wzr
  4062c0:	b	4062fc <__fxstatat@plt+0x431c>
  4062c4:	cmp	w8, w26, uxtb
  4062c8:	b.ne	4062bc <__fxstatat@plt+0x42dc>  // b.any
  4062cc:	tst	w26, #0xff
  4062d0:	b.eq	4062f8 <__fxstatat@plt+0x4318>  // b.none
  4062d4:	mov	x0, x25
  4062d8:	mov	w1, w24
  4062dc:	mov	w2, w23
  4062e0:	mov	w3, w22
  4062e4:	mov	w4, w21
  4062e8:	mov	w5, w20
  4062ec:	mov	w6, w19
  4062f0:	bl	406314 <__fxstatat@plt+0x4334>
  4062f4:	b	4062fc <__fxstatat@plt+0x431c>
  4062f8:	mov	w0, #0x1                   	// #1
  4062fc:	ldp	x20, x19, [sp, #64]
  406300:	ldp	x22, x21, [sp, #48]
  406304:	ldp	x24, x23, [sp, #32]
  406308:	ldp	x26, x25, [sp, #16]
  40630c:	ldp	x29, x30, [sp], #80
  406310:	ret
  406314:	stp	x29, x30, [sp, #-80]!
  406318:	stp	x24, x23, [sp, #32]
  40631c:	mov	x24, x0
  406320:	and	w0, w1, #0xff
  406324:	str	x25, [sp, #16]
  406328:	stp	x22, x21, [sp, #48]
  40632c:	stp	x20, x19, [sp, #64]
  406330:	mov	x29, sp
  406334:	mov	w19, w6
  406338:	mov	w20, w5
  40633c:	mov	w21, w4
  406340:	mov	w22, w3
  406344:	mov	w23, w2
  406348:	mov	w25, w1
  40634c:	bl	408710 <__fxstatat@plt+0x6730>
  406350:	ldrb	w8, [x24, #1]
  406354:	tbz	w0, #0, 40636c <__fxstatat@plt+0x438c>
  406358:	and	w8, w8, #0xffffffdf
  40635c:	cmp	w8, w25, uxtb
  406360:	b.eq	406374 <__fxstatat@plt+0x4394>  // b.none
  406364:	mov	w0, wzr
  406368:	b	4063a0 <__fxstatat@plt+0x43c0>
  40636c:	cmp	w8, w25, uxtb
  406370:	b.ne	406364 <__fxstatat@plt+0x4384>  // b.any
  406374:	tst	w25, #0xff
  406378:	b.eq	40639c <__fxstatat@plt+0x43bc>  // b.none
  40637c:	mov	x0, x24
  406380:	mov	w1, w23
  406384:	mov	w2, w22
  406388:	mov	w3, w21
  40638c:	mov	w4, w20
  406390:	mov	w5, w19
  406394:	bl	4063b8 <__fxstatat@plt+0x43d8>
  406398:	b	4063a0 <__fxstatat@plt+0x43c0>
  40639c:	mov	w0, #0x1                   	// #1
  4063a0:	ldp	x20, x19, [sp, #64]
  4063a4:	ldp	x22, x21, [sp, #48]
  4063a8:	ldp	x24, x23, [sp, #32]
  4063ac:	ldr	x25, [sp, #16]
  4063b0:	ldp	x29, x30, [sp], #80
  4063b4:	ret
  4063b8:	stp	x29, x30, [sp, #-64]!
  4063bc:	stp	x24, x23, [sp, #16]
  4063c0:	mov	x23, x0
  4063c4:	and	w0, w1, #0xff
  4063c8:	stp	x22, x21, [sp, #32]
  4063cc:	stp	x20, x19, [sp, #48]
  4063d0:	mov	x29, sp
  4063d4:	mov	w19, w5
  4063d8:	mov	w20, w4
  4063dc:	mov	w21, w3
  4063e0:	mov	w22, w2
  4063e4:	mov	w24, w1
  4063e8:	bl	408710 <__fxstatat@plt+0x6730>
  4063ec:	ldrb	w8, [x23, #2]
  4063f0:	tbz	w0, #0, 406408 <__fxstatat@plt+0x4428>
  4063f4:	and	w8, w8, #0xffffffdf
  4063f8:	cmp	w8, w24, uxtb
  4063fc:	b.eq	406410 <__fxstatat@plt+0x4430>  // b.none
  406400:	mov	w0, wzr
  406404:	b	406438 <__fxstatat@plt+0x4458>
  406408:	cmp	w8, w24, uxtb
  40640c:	b.ne	406400 <__fxstatat@plt+0x4420>  // b.any
  406410:	tst	w24, #0xff
  406414:	b.eq	406434 <__fxstatat@plt+0x4454>  // b.none
  406418:	mov	x0, x23
  40641c:	mov	w1, w22
  406420:	mov	w2, w21
  406424:	mov	w3, w20
  406428:	mov	w4, w19
  40642c:	bl	40644c <__fxstatat@plt+0x446c>
  406430:	b	406438 <__fxstatat@plt+0x4458>
  406434:	mov	w0, #0x1                   	// #1
  406438:	ldp	x20, x19, [sp, #48]
  40643c:	ldp	x22, x21, [sp, #32]
  406440:	ldp	x24, x23, [sp, #16]
  406444:	ldp	x29, x30, [sp], #64
  406448:	ret
  40644c:	stp	x29, x30, [sp, #-64]!
  406450:	stp	x22, x21, [sp, #32]
  406454:	mov	x22, x0
  406458:	and	w0, w1, #0xff
  40645c:	str	x23, [sp, #16]
  406460:	stp	x20, x19, [sp, #48]
  406464:	mov	x29, sp
  406468:	mov	w19, w4
  40646c:	mov	w20, w3
  406470:	mov	w21, w2
  406474:	mov	w23, w1
  406478:	bl	408710 <__fxstatat@plt+0x6730>
  40647c:	ldrb	w8, [x22, #3]
  406480:	tbz	w0, #0, 406498 <__fxstatat@plt+0x44b8>
  406484:	and	w8, w8, #0xffffffdf
  406488:	cmp	w8, w23, uxtb
  40648c:	b.eq	4064a0 <__fxstatat@plt+0x44c0>  // b.none
  406490:	mov	w0, wzr
  406494:	b	4064c4 <__fxstatat@plt+0x44e4>
  406498:	cmp	w8, w23, uxtb
  40649c:	b.ne	406490 <__fxstatat@plt+0x44b0>  // b.any
  4064a0:	tst	w23, #0xff
  4064a4:	b.eq	4064c0 <__fxstatat@plt+0x44e0>  // b.none
  4064a8:	mov	x0, x22
  4064ac:	mov	w1, w21
  4064b0:	mov	w2, w20
  4064b4:	mov	w3, w19
  4064b8:	bl	4064d8 <__fxstatat@plt+0x44f8>
  4064bc:	b	4064c4 <__fxstatat@plt+0x44e4>
  4064c0:	mov	w0, #0x1                   	// #1
  4064c4:	ldp	x20, x19, [sp, #48]
  4064c8:	ldp	x22, x21, [sp, #32]
  4064cc:	ldr	x23, [sp, #16]
  4064d0:	ldp	x29, x30, [sp], #64
  4064d4:	ret
  4064d8:	stp	x29, x30, [sp, #-48]!
  4064dc:	stp	x22, x21, [sp, #16]
  4064e0:	mov	x21, x0
  4064e4:	and	w0, w1, #0xff
  4064e8:	stp	x20, x19, [sp, #32]
  4064ec:	mov	x29, sp
  4064f0:	mov	w19, w3
  4064f4:	mov	w20, w2
  4064f8:	mov	w22, w1
  4064fc:	bl	408710 <__fxstatat@plt+0x6730>
  406500:	ldrb	w8, [x21, #4]
  406504:	tbz	w0, #0, 40651c <__fxstatat@plt+0x453c>
  406508:	and	w8, w8, #0xffffffdf
  40650c:	cmp	w8, w22, uxtb
  406510:	b.eq	406524 <__fxstatat@plt+0x4544>  // b.none
  406514:	mov	w0, wzr
  406518:	b	406544 <__fxstatat@plt+0x4564>
  40651c:	cmp	w8, w22, uxtb
  406520:	b.ne	406514 <__fxstatat@plt+0x4534>  // b.any
  406524:	tst	w22, #0xff
  406528:	b.eq	406540 <__fxstatat@plt+0x4560>  // b.none
  40652c:	mov	x0, x21
  406530:	mov	w1, w20
  406534:	mov	w2, w19
  406538:	bl	406554 <__fxstatat@plt+0x4574>
  40653c:	b	406544 <__fxstatat@plt+0x4564>
  406540:	mov	w0, #0x1                   	// #1
  406544:	ldp	x20, x19, [sp, #32]
  406548:	ldp	x22, x21, [sp, #16]
  40654c:	ldp	x29, x30, [sp], #48
  406550:	ret
  406554:	stp	x29, x30, [sp, #-48]!
  406558:	stp	x20, x19, [sp, #32]
  40655c:	mov	x20, x0
  406560:	and	w0, w1, #0xff
  406564:	str	x21, [sp, #16]
  406568:	mov	x29, sp
  40656c:	mov	w19, w2
  406570:	mov	w21, w1
  406574:	bl	408710 <__fxstatat@plt+0x6730>
  406578:	ldrb	w8, [x20, #5]
  40657c:	tbz	w0, #0, 406594 <__fxstatat@plt+0x45b4>
  406580:	and	w8, w8, #0xffffffdf
  406584:	cmp	w8, w21, uxtb
  406588:	b.eq	40659c <__fxstatat@plt+0x45bc>  // b.none
  40658c:	mov	w0, wzr
  406590:	b	4065b8 <__fxstatat@plt+0x45d8>
  406594:	cmp	w8, w21, uxtb
  406598:	b.ne	40658c <__fxstatat@plt+0x45ac>  // b.any
  40659c:	tst	w21, #0xff
  4065a0:	b.eq	4065b4 <__fxstatat@plt+0x45d4>  // b.none
  4065a4:	mov	x0, x20
  4065a8:	mov	w1, w19
  4065ac:	bl	4065c8 <__fxstatat@plt+0x45e8>
  4065b0:	b	4065b8 <__fxstatat@plt+0x45d8>
  4065b4:	mov	w0, #0x1                   	// #1
  4065b8:	ldp	x20, x19, [sp, #32]
  4065bc:	ldr	x21, [sp, #16]
  4065c0:	ldp	x29, x30, [sp], #48
  4065c4:	ret
  4065c8:	stp	x29, x30, [sp, #-32]!
  4065cc:	stp	x20, x19, [sp, #16]
  4065d0:	mov	x19, x0
  4065d4:	and	w0, w1, #0xff
  4065d8:	mov	x29, sp
  4065dc:	mov	w20, w1
  4065e0:	bl	408710 <__fxstatat@plt+0x6730>
  4065e4:	ldrb	w8, [x19, #6]
  4065e8:	tbz	w0, #0, 406600 <__fxstatat@plt+0x4620>
  4065ec:	and	w8, w8, #0xffffffdf
  4065f0:	cmp	w8, w20, uxtb
  4065f4:	b.eq	406608 <__fxstatat@plt+0x4628>  // b.none
  4065f8:	mov	w0, wzr
  4065fc:	b	406620 <__fxstatat@plt+0x4640>
  406600:	cmp	w8, w20, uxtb
  406604:	b.ne	4065f8 <__fxstatat@plt+0x4618>  // b.any
  406608:	tst	w20, #0xff
  40660c:	b.eq	40661c <__fxstatat@plt+0x463c>  // b.none
  406610:	mov	x0, x19
  406614:	bl	40662c <__fxstatat@plt+0x464c>
  406618:	b	406620 <__fxstatat@plt+0x4640>
  40661c:	mov	w0, #0x1                   	// #1
  406620:	ldp	x20, x19, [sp, #16]
  406624:	ldp	x29, x30, [sp], #32
  406628:	ret
  40662c:	stp	x29, x30, [sp, #-32]!
  406630:	str	x19, [sp, #16]
  406634:	mov	x19, x0
  406638:	mov	w0, wzr
  40663c:	mov	x29, sp
  406640:	bl	408710 <__fxstatat@plt+0x6730>
  406644:	ldrb	w8, [x19, #7]
  406648:	tbz	w0, #0, 40665c <__fxstatat@plt+0x467c>
  40664c:	tst	w8, #0xffffffdf
  406650:	b.eq	406660 <__fxstatat@plt+0x4680>  // b.none
  406654:	mov	w0, wzr
  406658:	b	406664 <__fxstatat@plt+0x4684>
  40665c:	cbnz	w8, 406654 <__fxstatat@plt+0x4674>
  406660:	mov	w0, #0x1                   	// #1
  406664:	ldr	x19, [sp, #16]
  406668:	ldp	x29, x30, [sp], #32
  40666c:	ret
  406670:	stp	x29, x30, [sp, #-32]!
  406674:	str	x19, [sp, #16]
  406678:	mov	x19, x0
  40667c:	mov	w0, #0x18                  	// #24
  406680:	mov	x29, sp
  406684:	bl	4079f8 <__fxstatat@plt+0x5a18>
  406688:	str	x19, [x0]
  40668c:	ldr	x19, [sp, #16]
  406690:	stp	xzr, xzr, [x0, #8]
  406694:	ldp	x29, x30, [sp], #32
  406698:	ret
  40669c:	stp	x29, x30, [sp, #-16]!
  4066a0:	mov	x29, sp
  4066a4:	bl	406854 <__fxstatat@plt+0x4874>
  4066a8:	cbz	x0, 4066b0 <__fxstatat@plt+0x46d0>
  4066ac:	bl	406670 <__fxstatat@plt+0x4690>
  4066b0:	ldp	x29, x30, [sp], #16
  4066b4:	ret
  4066b8:	ldr	x0, [x0]
  4066bc:	ret
  4066c0:	sub	sp, sp, #0x70
  4066c4:	stp	x29, x30, [sp, #16]
  4066c8:	stp	x28, x27, [sp, #32]
  4066cc:	stp	x26, x25, [sp, #48]
  4066d0:	stp	x24, x23, [sp, #64]
  4066d4:	stp	x22, x21, [sp, #80]
  4066d8:	stp	x20, x19, [sp, #96]
  4066dc:	mov	x25, x0
  4066e0:	ldr	x21, [x0]
  4066e4:	ldr	x23, [x25, #8]!
  4066e8:	ldr	x22, [x0, #16]
  4066ec:	mov	x19, x1
  4066f0:	mov	x20, x0
  4066f4:	add	x26, x1, #0x1
  4066f8:	add	x29, sp, #0x10
  4066fc:	b	406714 <__fxstatat@plt+0x4734>
  406700:	sub	x22, x8, #0x1
  406704:	mov	w8, #0x1                   	// #1
  406708:	mov	x23, x0
  40670c:	mov	x0, x27
  406710:	tbz	w8, #0, 4067b0 <__fxstatat@plt+0x47d0>
  406714:	cmp	x22, x19
  406718:	b.cs	406770 <__fxstatat@plt+0x4790>  // b.hs, b.nlast
  40671c:	mov	x24, xzr
  406720:	mov	x0, x22
  406724:	bl	4067d0 <__fxstatat@plt+0x47f0>
  406728:	add	x0, x0, #0xff
  40672c:	cmp	x0, x19
  406730:	add	x24, x24, #0x1
  406734:	b.cc	406724 <__fxstatat@plt+0x4744>  // b.lo, b.ul, b.last
  406738:	add	x1, sp, #0x8
  40673c:	mov	x0, x21
  406740:	mov	x2, x24
  406744:	add	x28, sp, #0x8
  406748:	bl	406b00 <__fxstatat@plt+0x4b20>
  40674c:	mov	x0, x23
  406750:	bl	4067d0 <__fxstatat@plt+0x47f0>
  406754:	ldrb	w8, [x28], #1
  406758:	add	x23, x0, x8
  40675c:	mov	x0, x22
  406760:	bl	4067d0 <__fxstatat@plt+0x47f0>
  406764:	add	x22, x0, #0xff
  406768:	cmp	x22, x19
  40676c:	b.cc	40674c <__fxstatat@plt+0x476c>  // b.lo, b.ul, b.last
  406770:	subs	x8, x22, x19
  406774:	b.eq	4067a8 <__fxstatat@plt+0x47c8>  // b.none
  406778:	udiv	x9, x8, x26
  40677c:	msub	x8, x9, x26, x8
  406780:	sub	x11, x22, x8
  406784:	udiv	x10, x23, x26
  406788:	cmp	x23, x11
  40678c:	msub	x0, x10, x26, x23
  406790:	b.hi	406700 <__fxstatat@plt+0x4720>  // b.pmore
  406794:	mov	w8, wzr
  406798:	stp	x10, x9, [x20, #8]
  40679c:	mov	x27, x0
  4067a0:	tbnz	w8, #0, 406714 <__fxstatat@plt+0x4734>
  4067a4:	b	4067b0 <__fxstatat@plt+0x47d0>
  4067a8:	stp	xzr, xzr, [x25]
  4067ac:	mov	x0, x23
  4067b0:	ldp	x20, x19, [sp, #96]
  4067b4:	ldp	x22, x21, [sp, #80]
  4067b8:	ldp	x24, x23, [sp, #64]
  4067bc:	ldp	x26, x25, [sp, #48]
  4067c0:	ldp	x28, x27, [sp, #32]
  4067c4:	ldp	x29, x30, [sp, #16]
  4067c8:	add	sp, sp, #0x70
  4067cc:	ret
  4067d0:	lsl	x0, x0, #8
  4067d4:	ret
  4067d8:	stp	x29, x30, [sp, #-32]!
  4067dc:	mov	w1, #0x18                  	// #24
  4067e0:	mov	x2, #0xffffffffffffffff    	// #-1
  4067e4:	str	x19, [sp, #16]
  4067e8:	mov	x29, sp
  4067ec:	mov	x19, x0
  4067f0:	bl	401ee0 <__explicit_bzero_chk@plt>
  4067f4:	mov	x0, x19
  4067f8:	bl	401e40 <free@plt>
  4067fc:	ldr	x19, [sp, #16]
  406800:	ldp	x29, x30, [sp], #32
  406804:	ret
  406808:	stp	x29, x30, [sp, #-48]!
  40680c:	stp	x22, x21, [sp, #16]
  406810:	stp	x20, x19, [sp, #32]
  406814:	mov	x19, x0
  406818:	ldr	x0, [x0]
  40681c:	mov	x29, sp
  406820:	bl	406cc0 <__fxstatat@plt+0x4ce0>
  406824:	mov	w20, w0
  406828:	bl	401f90 <__errno_location@plt>
  40682c:	ldr	w22, [x0]
  406830:	mov	x21, x0
  406834:	mov	x0, x19
  406838:	bl	4067d8 <__fxstatat@plt+0x47f8>
  40683c:	str	w22, [x21]
  406840:	mov	w0, w20
  406844:	ldp	x20, x19, [sp, #32]
  406848:	ldp	x22, x21, [sp, #16]
  40684c:	ldp	x29, x30, [sp], #48
  406850:	ret
  406854:	stp	x29, x30, [sp, #-48]!
  406858:	str	x21, [sp, #16]
  40685c:	stp	x20, x19, [sp, #32]
  406860:	mov	x29, sp
  406864:	cbz	x1, 406894 <__fxstatat@plt+0x48b4>
  406868:	mov	x19, x1
  40686c:	mov	x20, x0
  406870:	cbz	x0, 4068a4 <__fxstatat@plt+0x48c4>
  406874:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  406878:	add	x1, x1, #0x631
  40687c:	mov	x0, x20
  406880:	bl	4087e0 <__fxstatat@plt+0x6800>
  406884:	mov	x21, x0
  406888:	cbnz	x0, 4068a8 <__fxstatat@plt+0x48c8>
  40688c:	mov	x20, xzr
  406890:	b	4068f8 <__fxstatat@plt+0x4918>
  406894:	mov	x0, xzr
  406898:	bl	40690c <__fxstatat@plt+0x492c>
  40689c:	mov	x20, x0
  4068a0:	b	4068f8 <__fxstatat@plt+0x4918>
  4068a4:	mov	x21, xzr
  4068a8:	mov	x0, x21
  4068ac:	mov	x1, x20
  4068b0:	bl	40690c <__fxstatat@plt+0x492c>
  4068b4:	mov	x20, x0
  4068b8:	cbz	x21, 4068dc <__fxstatat@plt+0x48fc>
  4068bc:	cmp	x19, #0x1, lsl #12
  4068c0:	mov	w8, #0x1000                	// #4096
  4068c4:	add	x1, x20, #0x18
  4068c8:	csel	x3, x19, x8, cc  // cc = lo, ul, last
  4068cc:	mov	x0, x21
  4068d0:	mov	w2, wzr
  4068d4:	bl	401b90 <setvbuf@plt>
  4068d8:	b	4068f8 <__fxstatat@plt+0x4918>
  4068dc:	add	x21, x20, #0x20
  4068e0:	mov	x0, x21
  4068e4:	mov	x1, x19
  4068e8:	str	xzr, [x20, #24]
  4068ec:	bl	406944 <__fxstatat@plt+0x4964>
  4068f0:	mov	x0, x21
  4068f4:	bl	4070c0 <__fxstatat@plt+0x50e0>
  4068f8:	mov	x0, x20
  4068fc:	ldp	x20, x19, [sp, #32]
  406900:	ldr	x21, [sp, #16]
  406904:	ldp	x29, x30, [sp], #48
  406908:	ret
  40690c:	stp	x29, x30, [sp, #-32]!
  406910:	stp	x20, x19, [sp, #16]
  406914:	mov	x20, x0
  406918:	mov	w0, #0x1038                	// #4152
  40691c:	mov	x29, sp
  406920:	mov	x19, x1
  406924:	bl	4079f8 <__fxstatat@plt+0x5a18>
  406928:	adrp	x8, 406000 <__fxstatat@plt+0x4020>
  40692c:	add	x8, x8, #0xd08
  406930:	stp	x20, x8, [x0]
  406934:	str	x19, [x0, #16]
  406938:	ldp	x20, x19, [sp, #16]
  40693c:	ldp	x29, x30, [sp], #32
  406940:	ret
  406944:	sub	sp, sp, #0x40
  406948:	stp	x20, x19, [sp, #48]
  40694c:	mov	x19, x0
  406950:	adrp	x0, 40b000 <__fxstatat@plt+0x9020>
  406954:	str	x21, [sp, #32]
  406958:	mov	x21, x1
  40695c:	add	x0, x0, #0x653
  406960:	mov	w1, wzr
  406964:	stp	x29, x30, [sp, #16]
  406968:	add	x29, sp, #0x10
  40696c:	bl	401c80 <open@plt>
  406970:	tbnz	w0, #31, 406ae0 <__fxstatat@plt+0x4b00>
  406974:	cmp	x21, #0x800
  406978:	mov	w8, #0x800                 	// #2048
  40697c:	csel	x2, x21, x8, cc  // cc = lo, ul, last
  406980:	mov	x1, x19
  406984:	mov	w20, w0
  406988:	bl	401ef0 <read@plt>
  40698c:	bic	x21, x0, x0, asr #63
  406990:	mov	w0, w20
  406994:	bl	401d60 <close@plt>
  406998:	cmp	x21, #0x7ff
  40699c:	b.hi	4069d4 <__fxstatat@plt+0x49f4>  // b.pmore
  4069a0:	mov	w8, #0x800                 	// #2048
  4069a4:	sub	x8, x8, x21
  4069a8:	cmp	x8, #0x10
  4069ac:	mov	w9, #0x10                  	// #16
  4069b0:	mov	x0, sp
  4069b4:	mov	x1, xzr
  4069b8:	csel	x20, x8, x9, cc  // cc = lo, ul, last
  4069bc:	bl	401d10 <gettimeofday@plt>
  4069c0:	add	x0, x19, x21
  4069c4:	mov	x1, sp
  4069c8:	mov	x2, x20
  4069cc:	bl	401ae0 <memcpy@plt>
  4069d0:	add	x21, x20, x21
  4069d4:	cmp	x21, #0x7ff
  4069d8:	b.ls	406a34 <__fxstatat@plt+0x4a54>  // b.plast
  4069dc:	cmp	x21, #0x7ff
  4069e0:	b.ls	406a6c <__fxstatat@plt+0x4a8c>  // b.plast
  4069e4:	cmp	x21, #0x7ff
  4069e8:	b.ls	406aa4 <__fxstatat@plt+0x4ac4>  // b.plast
  4069ec:	cmp	x21, #0x7ff
  4069f0:	b.hi	406a20 <__fxstatat@plt+0x4a40>  // b.pmore
  4069f4:	mov	w8, #0x800                 	// #2048
  4069f8:	sub	x8, x8, x21
  4069fc:	cmp	x8, #0x4
  406a00:	mov	w9, #0x4                   	// #4
  406a04:	csel	x20, x8, x9, cc  // cc = lo, ul, last
  406a08:	bl	401e80 <getgid@plt>
  406a0c:	str	w0, [sp]
  406a10:	add	x0, x19, x21
  406a14:	mov	x1, sp
  406a18:	mov	x2, x20
  406a1c:	bl	401ae0 <memcpy@plt>
  406a20:	ldp	x20, x19, [sp, #48]
  406a24:	ldr	x21, [sp, #32]
  406a28:	ldp	x29, x30, [sp, #16]
  406a2c:	add	sp, sp, #0x40
  406a30:	ret
  406a34:	mov	w8, #0x800                 	// #2048
  406a38:	sub	x8, x8, x21
  406a3c:	cmp	x8, #0x4
  406a40:	mov	w9, #0x4                   	// #4
  406a44:	csel	x20, x8, x9, cc  // cc = lo, ul, last
  406a48:	bl	401c20 <getpid@plt>
  406a4c:	str	w0, [sp]
  406a50:	add	x0, x19, x21
  406a54:	mov	x1, sp
  406a58:	mov	x2, x20
  406a5c:	bl	401ae0 <memcpy@plt>
  406a60:	add	x21, x20, x21
  406a64:	cmp	x21, #0x7ff
  406a68:	b.hi	4069e4 <__fxstatat@plt+0x4a04>  // b.pmore
  406a6c:	mov	w8, #0x800                 	// #2048
  406a70:	sub	x8, x8, x21
  406a74:	cmp	x8, #0x4
  406a78:	mov	w9, #0x4                   	// #4
  406a7c:	csel	x20, x8, x9, cc  // cc = lo, ul, last
  406a80:	bl	401ca0 <getppid@plt>
  406a84:	str	w0, [sp]
  406a88:	add	x0, x19, x21
  406a8c:	mov	x1, sp
  406a90:	mov	x2, x20
  406a94:	bl	401ae0 <memcpy@plt>
  406a98:	add	x21, x20, x21
  406a9c:	cmp	x21, #0x7ff
  406aa0:	b.hi	4069ec <__fxstatat@plt+0x4a0c>  // b.pmore
  406aa4:	mov	w8, #0x800                 	// #2048
  406aa8:	sub	x8, x8, x21
  406aac:	cmp	x8, #0x4
  406ab0:	mov	w9, #0x4                   	// #4
  406ab4:	csel	x20, x8, x9, cc  // cc = lo, ul, last
  406ab8:	bl	401b70 <getuid@plt>
  406abc:	str	w0, [sp]
  406ac0:	add	x0, x19, x21
  406ac4:	mov	x1, sp
  406ac8:	mov	x2, x20
  406acc:	bl	401ae0 <memcpy@plt>
  406ad0:	add	x21, x20, x21
  406ad4:	cmp	x21, #0x7ff
  406ad8:	b.ls	4069f4 <__fxstatat@plt+0x4a14>  // b.plast
  406adc:	b	406a20 <__fxstatat@plt+0x4a40>
  406ae0:	mov	x21, xzr
  406ae4:	cmp	x21, #0x7ff
  406ae8:	b.ls	4069a0 <__fxstatat@plt+0x49c0>  // b.plast
  406aec:	b	4069d4 <__fxstatat@plt+0x49f4>
  406af0:	str	x1, [x0, #8]
  406af4:	ret
  406af8:	str	x1, [x0, #16]
  406afc:	ret
  406b00:	stp	x29, x30, [sp, #-16]!
  406b04:	ldr	x8, [x0]
  406b08:	mov	x29, sp
  406b0c:	cbz	x8, 406b1c <__fxstatat@plt+0x4b3c>
  406b10:	bl	406b2c <__fxstatat@plt+0x4b4c>
  406b14:	ldp	x29, x30, [sp], #16
  406b18:	ret
  406b1c:	add	x0, x0, #0x18
  406b20:	bl	406bc8 <__fxstatat@plt+0x4be8>
  406b24:	ldp	x29, x30, [sp], #16
  406b28:	ret
  406b2c:	stp	x29, x30, [sp, #-64]!
  406b30:	stp	x24, x23, [sp, #16]
  406b34:	stp	x22, x21, [sp, #32]
  406b38:	stp	x20, x19, [sp, #48]
  406b3c:	ldr	x3, [x0]
  406b40:	mov	x20, x1
  406b44:	mov	x19, x0
  406b48:	mov	w1, #0x1                   	// #1
  406b4c:	mov	x0, x20
  406b50:	mov	x29, sp
  406b54:	mov	x21, x2
  406b58:	bl	401dd0 <fread_unlocked@plt>
  406b5c:	mov	x23, x0
  406b60:	bl	401f90 <__errno_location@plt>
  406b64:	subs	x21, x21, x23
  406b68:	b.eq	406bb4 <__fxstatat@plt+0x4bd4>  // b.none
  406b6c:	mov	x22, x0
  406b70:	ldr	x0, [x19]
  406b74:	ldr	w24, [x22]
  406b78:	add	x20, x20, x23
  406b7c:	bl	401b60 <ferror_unlocked@plt>
  406b80:	cmp	w0, #0x0
  406b84:	csel	w8, wzr, w24, eq  // eq = none
  406b88:	str	w8, [x22]
  406b8c:	ldp	x8, x0, [x19, #8]
  406b90:	blr	x8
  406b94:	ldr	x3, [x19]
  406b98:	mov	w1, #0x1                   	// #1
  406b9c:	mov	x0, x20
  406ba0:	mov	x2, x21
  406ba4:	bl	401dd0 <fread_unlocked@plt>
  406ba8:	mov	x23, x0
  406bac:	subs	x21, x21, x0
  406bb0:	b.ne	406b70 <__fxstatat@plt+0x4b90>  // b.any
  406bb4:	ldp	x20, x19, [sp, #48]
  406bb8:	ldp	x22, x21, [sp, #32]
  406bbc:	ldp	x24, x23, [sp, #16]
  406bc0:	ldp	x29, x30, [sp], #64
  406bc4:	ret
  406bc8:	stp	x29, x30, [sp, #-80]!
  406bcc:	stp	x26, x25, [sp, #16]
  406bd0:	stp	x24, x23, [sp, #32]
  406bd4:	stp	x22, x21, [sp, #48]
  406bd8:	stp	x20, x19, [sp, #64]
  406bdc:	mov	x20, x0
  406be0:	ldr	x23, [x20], #8
  406be4:	mov	w8, #0x1020                	// #4128
  406be8:	mov	x24, x2
  406bec:	mov	x22, x1
  406bf0:	mov	x19, x0
  406bf4:	add	x21, x0, #0x820
  406bf8:	add	x25, x0, x8
  406bfc:	mov	x29, sp
  406c00:	b	406c1c <__fxstatat@plt+0x4c3c>
  406c04:	mov	x2, x24
  406c08:	bl	401ae0 <memcpy@plt>
  406c0c:	sub	x8, x23, x24
  406c10:	str	x8, [x19]
  406c14:	mov	w8, #0x1                   	// #1
  406c18:	cbnz	w8, 406ca8 <__fxstatat@plt+0x4cc8>
  406c1c:	subs	x26, x24, x23
  406c20:	sub	x1, x25, x23
  406c24:	mov	x0, x22
  406c28:	b.ls	406c04 <__fxstatat@plt+0x4c24>  // b.plast
  406c2c:	mov	x2, x23
  406c30:	bl	401ae0 <memcpy@plt>
  406c34:	add	x22, x22, x23
  406c38:	tst	x22, #0x7
  406c3c:	b.eq	406c5c <__fxstatat@plt+0x4c7c>  // b.none
  406c40:	mov	x0, x20
  406c44:	mov	x1, x21
  406c48:	bl	406d78 <__fxstatat@plt+0x4d98>
  406c4c:	mov	w8, wzr
  406c50:	mov	x24, x26
  406c54:	mov	w23, #0x800                 	// #2048
  406c58:	b	406c18 <__fxstatat@plt+0x4c38>
  406c5c:	mov	x24, x22
  406c60:	cmp	x26, #0x800
  406c64:	b.cc	406c94 <__fxstatat@plt+0x4cb4>  // b.lo, b.ul, b.last
  406c68:	mov	x0, x20
  406c6c:	mov	x1, x24
  406c70:	bl	406d78 <__fxstatat@plt+0x4d98>
  406c74:	subs	x26, x26, #0x800
  406c78:	add	x24, x24, #0x800
  406c7c:	b.ne	406c60 <__fxstatat@plt+0x4c80>  // b.any
  406c80:	mov	w8, #0x1                   	// #1
  406c84:	str	xzr, [x19]
  406c88:	mov	x24, x26
  406c8c:	cbnz	w8, 406c18 <__fxstatat@plt+0x4c38>
  406c90:	b	406c40 <__fxstatat@plt+0x4c60>
  406c94:	mov	w8, wzr
  406c98:	mov	x22, x24
  406c9c:	mov	x24, x26
  406ca0:	cbnz	w8, 406c18 <__fxstatat@plt+0x4c38>
  406ca4:	b	406c40 <__fxstatat@plt+0x4c60>
  406ca8:	ldp	x20, x19, [sp, #64]
  406cac:	ldp	x22, x21, [sp, #48]
  406cb0:	ldp	x24, x23, [sp, #32]
  406cb4:	ldp	x26, x25, [sp, #16]
  406cb8:	ldp	x29, x30, [sp], #80
  406cbc:	ret
  406cc0:	stp	x29, x30, [sp, #-32]!
  406cc4:	stp	x20, x19, [sp, #16]
  406cc8:	ldr	x19, [x0]
  406ccc:	mov	w1, #0x1038                	// #4152
  406cd0:	mov	x2, #0xffffffffffffffff    	// #-1
  406cd4:	mov	x29, sp
  406cd8:	mov	x20, x0
  406cdc:	bl	401ee0 <__explicit_bzero_chk@plt>
  406ce0:	mov	x0, x20
  406ce4:	bl	401e40 <free@plt>
  406ce8:	cbz	x19, 406cf8 <__fxstatat@plt+0x4d18>
  406cec:	mov	x0, x19
  406cf0:	bl	408118 <__fxstatat@plt+0x6138>
  406cf4:	b	406cfc <__fxstatat@plt+0x4d1c>
  406cf8:	mov	w0, wzr
  406cfc:	ldp	x20, x19, [sp, #16]
  406d00:	ldp	x29, x30, [sp], #32
  406d04:	ret
  406d08:	stp	x29, x30, [sp, #-48]!
  406d0c:	stp	x22, x21, [sp, #16]
  406d10:	stp	x20, x19, [sp, #32]
  406d14:	mov	x29, sp
  406d18:	cbz	x0, 406d74 <__fxstatat@plt+0x4d94>
  406d1c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  406d20:	ldr	w20, [x8, #688]
  406d24:	mov	x19, x0
  406d28:	bl	401f90 <__errno_location@plt>
  406d2c:	ldr	w21, [x0]
  406d30:	adrp	x8, 40b000 <__fxstatat@plt+0x9020>
  406d34:	adrp	x9, 40b000 <__fxstatat@plt+0x9020>
  406d38:	add	x8, x8, #0x644
  406d3c:	add	x9, x9, #0x634
  406d40:	cmp	w21, #0x0
  406d44:	csel	x1, x9, x8, eq  // eq = none
  406d48:	mov	w2, #0x5                   	// #5
  406d4c:	mov	x0, xzr
  406d50:	bl	401f30 <dcgettext@plt>
  406d54:	mov	x22, x0
  406d58:	mov	x0, x19
  406d5c:	bl	406168 <__fxstatat@plt+0x4188>
  406d60:	mov	x3, x0
  406d64:	mov	w0, w20
  406d68:	mov	w1, w21
  406d6c:	mov	x2, x22
  406d70:	bl	401b40 <error@plt>
  406d74:	bl	401db0 <abort@plt>
  406d78:	sub	sp, sp, #0x80
  406d7c:	stp	x29, x30, [sp, #32]
  406d80:	stp	x28, x27, [sp, #48]
  406d84:	stp	x26, x25, [sp, #64]
  406d88:	stp	x24, x23, [sp, #80]
  406d8c:	stp	x22, x21, [sp, #96]
  406d90:	stp	x20, x19, [sp, #112]
  406d94:	ldr	x8, [x0, #2064]
  406d98:	ldr	x9, [x0, #2056]
  406d9c:	ldr	x23, [x0, #2048]
  406da0:	add	x29, sp, #0x20
  406da4:	add	x8, x8, #0x1
  406da8:	mov	x19, x0
  406dac:	add	x21, x8, x9
  406db0:	add	x26, x0, #0x400
  406db4:	str	x1, [sp, #16]
  406db8:	stur	xzr, [x29, #-8]
  406dbc:	str	x8, [x0, #2064]
  406dc0:	ldur	x24, [x29, #-8]
  406dc4:	ldr	x9, [sp, #16]
  406dc8:	mov	x0, x19
  406dcc:	add	x25, x19, x24
  406dd0:	ldr	x22, [x25]
  406dd4:	ldr	x8, [x25, #1024]
  406dd8:	add	x27, x9, x24
  406ddc:	eon	x9, x23, x23, lsl #21
  406de0:	mov	x1, x22
  406de4:	add	x23, x9, x8
  406de8:	bl	4070b0 <__fxstatat@plt+0x50d0>
  406dec:	add	x8, x23, x21
  406df0:	add	x8, x8, x0
  406df4:	lsr	x1, x8, #8
  406df8:	mov	x0, x19
  406dfc:	str	x8, [x25]
  406e00:	bl	4070b0 <__fxstatat@plt+0x50d0>
  406e04:	add	x21, x0, x22
  406e08:	mov	x0, x21
  406e0c:	bl	4070bc <__fxstatat@plt+0x50dc>
  406e10:	mov	x0, x23
  406e14:	str	x21, [x27]
  406e18:	bl	4070bc <__fxstatat@plt+0x50dc>
  406e1c:	ldr	x22, [x25, #8]
  406e20:	ldr	x8, [x25, #1032]
  406e24:	eor	x9, x23, x23, lsr #5
  406e28:	mov	x0, x19
  406e2c:	mov	x1, x22
  406e30:	add	x20, x9, x8
  406e34:	bl	4070b0 <__fxstatat@plt+0x50d0>
  406e38:	add	x8, x20, x21
  406e3c:	add	x8, x8, x0
  406e40:	lsr	x1, x8, #8
  406e44:	mov	x0, x19
  406e48:	str	x8, [x25, #8]
  406e4c:	bl	4070b0 <__fxstatat@plt+0x50d0>
  406e50:	add	x21, x0, x22
  406e54:	mov	x0, x21
  406e58:	bl	4070bc <__fxstatat@plt+0x50dc>
  406e5c:	str	x21, [x27, #8]
  406e60:	ldr	x22, [x25, #16]
  406e64:	ldr	x8, [x25, #1040]
  406e68:	eor	x9, x20, x20, lsl #12
  406e6c:	mov	x0, x19
  406e70:	mov	x1, x22
  406e74:	add	x23, x8, x9
  406e78:	bl	4070b0 <__fxstatat@plt+0x50d0>
  406e7c:	add	x8, x23, x21
  406e80:	add	x8, x8, x0
  406e84:	lsr	x1, x8, #8
  406e88:	mov	x0, x19
  406e8c:	str	x8, [x25, #16]
  406e90:	bl	4070b0 <__fxstatat@plt+0x50d0>
  406e94:	add	x21, x0, x22
  406e98:	mov	x0, x21
  406e9c:	bl	4070bc <__fxstatat@plt+0x50dc>
  406ea0:	mov	x0, x23
  406ea4:	str	x21, [x27, #16]
  406ea8:	bl	4070bc <__fxstatat@plt+0x50dc>
  406eac:	ldr	x22, [x25, #24]
  406eb0:	ldr	x8, [x25, #1048]
  406eb4:	eor	x9, x23, x23, lsr #33
  406eb8:	mov	x0, x19
  406ebc:	mov	x1, x22
  406ec0:	add	x23, x9, x8
  406ec4:	bl	4070b0 <__fxstatat@plt+0x50d0>
  406ec8:	add	x8, x23, x21
  406ecc:	add	x8, x8, x0
  406ed0:	lsr	x1, x8, #8
  406ed4:	mov	x0, x19
  406ed8:	str	x8, [x25, #24]
  406edc:	bl	4070b0 <__fxstatat@plt+0x50d0>
  406ee0:	add	x21, x0, x22
  406ee4:	mov	x0, x21
  406ee8:	bl	4070bc <__fxstatat@plt+0x50dc>
  406eec:	add	x24, x24, #0x20
  406ef0:	add	x25, x19, x24
  406ef4:	cmp	x25, x26
  406ef8:	stur	x24, [x29, #-8]
  406efc:	str	x21, [x27, #24]
  406f00:	b.cc	406dc0 <__fxstatat@plt+0x4de0>  // b.lo, b.ul, b.last
  406f04:	add	x8, x19, #0x800
  406f08:	str	x8, [sp]
  406f0c:	ldur	x8, [x29, #-8]
  406f10:	ldr	x9, [sp, #16]
  406f14:	mov	x26, xzr
  406f18:	add	x8, x9, x8
  406f1c:	mov	x24, x8
  406f20:	str	x8, [sp, #8]
  406f24:	add	x27, x25, x26
  406f28:	sub	x8, x27, #0x400
  406f2c:	ldr	x22, [x25, x26]
  406f30:	ldr	x8, [x8]
  406f34:	eon	x9, x23, x23, lsl #21
  406f38:	mov	x0, x19
  406f3c:	mov	x1, x22
  406f40:	add	x23, x9, x8
  406f44:	bl	4070b0 <__fxstatat@plt+0x50d0>
  406f48:	add	x8, x23, x21
  406f4c:	add	x8, x8, x0
  406f50:	lsr	x1, x8, #8
  406f54:	mov	x0, x19
  406f58:	str	x8, [x25, x26]
  406f5c:	bl	4070b0 <__fxstatat@plt+0x50d0>
  406f60:	add	x21, x0, x22
  406f64:	mov	x0, x21
  406f68:	bl	4070bc <__fxstatat@plt+0x50dc>
  406f6c:	mov	x0, x23
  406f70:	str	x21, [x24, x26]
  406f74:	bl	4070bc <__fxstatat@plt+0x50dc>
  406f78:	ldur	x28, [x29, #-8]
  406f7c:	add	x9, x19, x26
  406f80:	sub	x8, x27, #0x3f8
  406f84:	ldr	x8, [x8]
  406f88:	add	x20, x9, x28
  406f8c:	ldr	x22, [x20, #8]
  406f90:	eor	x9, x23, x23, lsr #5
  406f94:	mov	x0, x19
  406f98:	add	x23, x9, x8
  406f9c:	mov	x1, x22
  406fa0:	bl	4070b0 <__fxstatat@plt+0x50d0>
  406fa4:	add	x8, x23, x21
  406fa8:	add	x8, x8, x0
  406fac:	lsr	x1, x8, #8
  406fb0:	mov	x0, x19
  406fb4:	str	x8, [x20, #8]
  406fb8:	bl	4070b0 <__fxstatat@plt+0x50d0>
  406fbc:	add	x21, x0, x22
  406fc0:	mov	x0, x21
  406fc4:	bl	4070bc <__fxstatat@plt+0x50dc>
  406fc8:	ldr	x8, [sp, #16]
  406fcc:	eor	x9, x23, x23, lsl #12
  406fd0:	mov	x0, x19
  406fd4:	add	x8, x8, x26
  406fd8:	add	x28, x8, x28
  406fdc:	str	x21, [x28, #8]
  406fe0:	sub	x8, x27, #0x3f0
  406fe4:	ldr	x22, [x20, #16]
  406fe8:	ldr	x8, [x8]
  406fec:	mov	x1, x22
  406ff0:	add	x23, x8, x9
  406ff4:	bl	4070b0 <__fxstatat@plt+0x50d0>
  406ff8:	add	x8, x23, x21
  406ffc:	add	x8, x8, x0
  407000:	lsr	x1, x8, #8
  407004:	mov	x0, x19
  407008:	str	x8, [x20, #16]
  40700c:	bl	4070b0 <__fxstatat@plt+0x50d0>
  407010:	add	x21, x0, x22
  407014:	mov	x0, x21
  407018:	bl	4070bc <__fxstatat@plt+0x50dc>
  40701c:	mov	x0, x23
  407020:	str	x21, [x28, #16]
  407024:	bl	4070bc <__fxstatat@plt+0x50dc>
  407028:	sub	x8, x27, #0x3e8
  40702c:	ldr	x22, [x20, #24]
  407030:	ldr	x8, [x8]
  407034:	eor	x9, x23, x23, lsr #33
  407038:	mov	x0, x19
  40703c:	mov	x1, x22
  407040:	add	x23, x9, x8
  407044:	bl	4070b0 <__fxstatat@plt+0x50d0>
  407048:	add	x8, x23, x21
  40704c:	add	x8, x8, x0
  407050:	lsr	x1, x8, #8
  407054:	mov	x0, x19
  407058:	str	x8, [x20, #24]
  40705c:	bl	4070b0 <__fxstatat@plt+0x50d0>
  407060:	add	x21, x0, x22
  407064:	mov	x0, x21
  407068:	bl	4070bc <__fxstatat@plt+0x50dc>
  40706c:	add	x8, x24, x26
  407070:	str	x21, [x8, #24]
  407074:	ldr	x8, [sp]
  407078:	add	x9, x27, #0x20
  40707c:	add	x26, x26, #0x20
  407080:	cmp	x9, x8
  407084:	b.cc	406f24 <__fxstatat@plt+0x4f44>  // b.lo, b.ul, b.last
  407088:	str	x23, [x19, #2048]
  40708c:	str	x21, [x19, #2056]
  407090:	ldp	x20, x19, [sp, #112]
  407094:	ldp	x22, x21, [sp, #96]
  407098:	ldp	x24, x23, [sp, #80]
  40709c:	ldp	x26, x25, [sp, #64]
  4070a0:	ldp	x28, x27, [sp, #48]
  4070a4:	ldp	x29, x30, [sp, #32]
  4070a8:	add	sp, sp, #0x80
  4070ac:	ret
  4070b0:	and	x8, x1, #0x7f8
  4070b4:	ldr	x0, [x0, x8]
  4070b8:	ret
  4070bc:	ret
  4070c0:	sub	sp, sp, #0x80
  4070c4:	stp	x22, x21, [sp, #96]
  4070c8:	stp	x20, x19, [sp, #112]
  4070cc:	mov	x20, #0x4b7c                	// #19324
  4070d0:	mov	x21, #0xc862                	// #51298
  4070d4:	mov	x22, #0x12a0                	// #4768
  4070d8:	mov	x9, #0x5524                	// #21796
  4070dc:	mov	x10, #0xe0ce                	// #57550
  4070e0:	mov	x8, #0x9315                	// #37653
  4070e4:	mov	x12, #0x89ed                	// #35309
  4070e8:	mov	x11, #0xc0ab                	// #49323
  4070ec:	movk	x20, #0xa288, lsl #16
  4070f0:	movk	x21, #0xc73a, lsl #16
  4070f4:	movk	x22, #0x3d47, lsl #16
  4070f8:	movk	x9, #0x4a59, lsl #16
  4070fc:	movk	x10, #0x8355, lsl #16
  407100:	movk	x8, #0xa5a0, lsl #16
  407104:	movk	x12, #0xcbfc, lsl #16
  407108:	movk	x11, #0x6c44, lsl #16
  40710c:	movk	x20, #0x4677, lsl #32
  407110:	movk	x21, #0xb322, lsl #32
  407114:	movk	x22, #0xa505, lsl #32
  407118:	movk	x9, #0x2e82, lsl #32
  40711c:	movk	x10, #0x53db, lsl #32
  407120:	movk	x8, #0x4a0f, lsl #32
  407124:	movk	x12, #0x5bf2, lsl #32
  407128:	movk	x11, #0x704f, lsl #32
  40712c:	stp	x24, x23, [sp, #80]
  407130:	add	x23, x0, #0x20
  407134:	movk	x20, #0x647c, lsl #48
  407138:	movk	x21, #0xb9f8, lsl #48
  40713c:	movk	x22, #0x8c0e, lsl #48
  407140:	movk	x9, #0xb29b, lsl #48
  407144:	movk	x10, #0x82f0, lsl #48
  407148:	movk	x8, #0x48fe, lsl #48
  40714c:	movk	x12, #0xae98, lsl #48
  407150:	movk	x11, #0x98f5, lsl #48
  407154:	mov	x24, #0xfffffffffffffff8    	// #-8
  407158:	stp	x29, x30, [sp, #32]
  40715c:	stp	x28, x27, [sp, #48]
  407160:	stp	x26, x25, [sp, #64]
  407164:	add	x29, sp, #0x20
  407168:	str	x0, [sp, #8]
  40716c:	ldp	x13, x14, [x23, #-32]
  407170:	ldp	x15, x16, [x23, #-16]
  407174:	add	x13, x13, x20
  407178:	add	x20, x14, x21
  40717c:	ldp	x14, x17, [x23]
  407180:	add	x21, x15, x22
  407184:	add	x22, x16, x9
  407188:	ldp	x9, x15, [x23, #16]
  40718c:	add	x25, x14, x10
  407190:	add	x26, x17, x8
  407194:	sub	x28, x13, x25
  407198:	add	x0, x15, x11
  40719c:	add	x27, x9, x12
  4071a0:	bl	4070bc <__fxstatat@plt+0x50dc>
  4071a4:	eor	x26, x26, x0, lsr #9
  4071a8:	add	x19, x0, x28
  4071ac:	eor	x27, x27, x28, lsl #9
  4071b0:	sub	x0, x20, x26
  4071b4:	add	x20, x0, x28
  4071b8:	sub	x21, x21, x27
  4071bc:	bl	4070bc <__fxstatat@plt+0x50dc>
  4071c0:	eor	x19, x19, x0, lsr #23
  4071c4:	add	x28, x0, x21
  4071c8:	eor	x20, x20, x21, lsl #15
  4071cc:	sub	x0, x22, x19
  4071d0:	add	x22, x0, x21
  4071d4:	sub	x25, x25, x20
  4071d8:	bl	4070bc <__fxstatat@plt+0x50dc>
  4071dc:	eor	x21, x28, x0, lsr #14
  4071e0:	add	x28, x25, x0
  4071e4:	eor	x22, x22, x25, lsl #20
  4071e8:	sub	x0, x26, x21
  4071ec:	add	x25, x25, x0
  4071f0:	sub	x26, x27, x22
  4071f4:	bl	4070bc <__fxstatat@plt+0x50dc>
  4071f8:	eor	x9, x28, x0, lsr #17
  4071fc:	sub	x11, x19, x9
  407200:	add	x8, x26, x0
  407204:	eor	x10, x25, x26, lsl #14
  407208:	add	x24, x24, #0x8
  40720c:	add	x12, x26, x11
  407210:	stp	x20, x21, [x23, #-32]
  407214:	stp	x22, x9, [x23, #-16]
  407218:	stp	x10, x8, [x23]
  40721c:	cmp	x24, #0xf8
  407220:	stp	x12, x11, [x23, #16]
  407224:	add	x23, x23, #0x40
  407228:	b.cc	40716c <__fxstatat@plt+0x518c>  // b.lo, b.ul, b.last
  40722c:	ldr	x13, [sp, #8]
  407230:	mov	x24, #0xfffffffffffffff8    	// #-8
  407234:	add	x23, x13, #0x20
  407238:	ldp	x15, x16, [x23, #-16]
  40723c:	ldp	x13, x14, [x23, #-32]
  407240:	add	x9, x16, x9
  407244:	add	x19, x14, x21
  407248:	ldp	x14, x17, [x23]
  40724c:	str	x9, [sp, #16]
  407250:	add	x13, x13, x20
  407254:	add	x20, x15, x22
  407258:	ldp	x9, x15, [x23, #16]
  40725c:	add	x22, x14, x10
  407260:	add	x25, x17, x8
  407264:	sub	x27, x13, x22
  407268:	add	x0, x15, x11
  40726c:	add	x26, x9, x12
  407270:	bl	4070bc <__fxstatat@plt+0x50dc>
  407274:	eor	x25, x25, x0, lsr #9
  407278:	add	x28, x0, x27
  40727c:	eor	x26, x26, x27, lsl #9
  407280:	sub	x0, x19, x25
  407284:	add	x19, x0, x27
  407288:	sub	x27, x20, x26
  40728c:	bl	4070bc <__fxstatat@plt+0x50dc>
  407290:	ldr	x9, [sp, #16]
  407294:	eor	x8, x28, x0, lsr #23
  407298:	add	x21, x0, x27
  40729c:	eor	x20, x19, x27, lsl #15
  4072a0:	sub	x0, x9, x8
  4072a4:	stur	x8, [x29, #-8]
  4072a8:	add	x19, x0, x27
  4072ac:	sub	x27, x22, x20
  4072b0:	bl	4070bc <__fxstatat@plt+0x50dc>
  4072b4:	eor	x21, x21, x0, lsr #14
  4072b8:	add	x28, x27, x0
  4072bc:	eor	x22, x19, x27, lsl #20
  4072c0:	sub	x0, x25, x21
  4072c4:	add	x19, x27, x0
  4072c8:	sub	x25, x26, x22
  4072cc:	bl	4070bc <__fxstatat@plt+0x50dc>
  4072d0:	stp	x20, x21, [x23, #-32]
  4072d4:	ldur	x11, [x29, #-8]
  4072d8:	eor	x9, x28, x0, lsr #17
  4072dc:	add	x8, x25, x0
  4072e0:	eor	x10, x19, x25, lsl #14
  4072e4:	sub	x11, x11, x9
  4072e8:	add	x24, x24, #0x8
  4072ec:	add	x12, x25, x11
  4072f0:	stp	x22, x9, [x23, #-16]
  4072f4:	stp	x10, x8, [x23]
  4072f8:	cmp	x24, #0xf8
  4072fc:	stp	x12, x11, [x23, #16]
  407300:	add	x23, x23, #0x40
  407304:	b.cc	407238 <__fxstatat@plt+0x5258>  // b.lo, b.ul, b.last
  407308:	ldr	x8, [sp, #8]
  40730c:	movi	v0.2d, #0x0
  407310:	str	xzr, [x8, #2064]
  407314:	str	q0, [x8, #2048]
  407318:	ldp	x20, x19, [sp, #112]
  40731c:	ldp	x22, x21, [sp, #96]
  407320:	ldp	x24, x23, [sp, #80]
  407324:	ldp	x26, x25, [sp, #64]
  407328:	ldp	x28, x27, [sp, #48]
  40732c:	ldp	x29, x30, [sp, #32]
  407330:	add	sp, sp, #0x80
  407334:	ret
  407338:	sub	sp, sp, #0x150
  40733c:	stp	x29, x30, [sp, #256]
  407340:	stp	x28, x25, [sp, #272]
  407344:	stp	x24, x23, [sp, #288]
  407348:	stp	x22, x21, [sp, #304]
  40734c:	stp	x20, x19, [sp, #320]
  407350:	add	x29, sp, #0x100
  407354:	mov	w25, w4
  407358:	mov	x19, x3
  40735c:	mov	w20, w2
  407360:	mov	x21, x1
  407364:	mov	w22, w0
  407368:	bl	401e60 <renameat2@plt>
  40736c:	mov	w24, w0
  407370:	bl	401f90 <__errno_location@plt>
  407374:	tbz	w24, #31, 4074c0 <__fxstatat@plt+0x54e0>
  407378:	ldr	w8, [x0]
  40737c:	mov	x23, x0
  407380:	cmp	w8, #0x16
  407384:	b.eq	407398 <__fxstatat@plt+0x53b8>  // b.none
  407388:	cmp	w8, #0x5f
  40738c:	b.eq	407398 <__fxstatat@plt+0x53b8>  // b.none
  407390:	cmp	w8, #0x26
  407394:	b.ne	4074c0 <__fxstatat@plt+0x54e0>  // b.any
  407398:	cbz	w25, 4073e8 <__fxstatat@plt+0x5408>
  40739c:	cmp	w25, #0x1
  4073a0:	b.ne	4073d4 <__fxstatat@plt+0x53f4>  // b.any
  4073a4:	mov	x2, sp
  4073a8:	mov	w0, w20
  4073ac:	mov	x1, x19
  4073b0:	bl	40752c <__fxstatat@plt+0x554c>
  4073b4:	cbz	w0, 4073cc <__fxstatat@plt+0x53ec>
  4073b8:	ldr	w8, [x23]
  4073bc:	cmp	w8, #0x2
  4073c0:	b.eq	4073e4 <__fxstatat@plt+0x5404>  // b.none
  4073c4:	cmp	w8, #0x4b
  4073c8:	b.ne	4073dc <__fxstatat@plt+0x53fc>  // b.any
  4073cc:	mov	w0, #0x11                  	// #17
  4073d0:	b	4073d8 <__fxstatat@plt+0x53f8>
  4073d4:	mov	w0, #0x5f                  	// #95
  4073d8:	bl	4074f0 <__fxstatat@plt+0x5510>
  4073dc:	mov	w24, #0xffffffff            	// #-1
  4073e0:	b	4074c0 <__fxstatat@plt+0x54e0>
  4073e4:	mov	w25, #0x1                   	// #1
  4073e8:	mov	x0, x21
  4073ec:	bl	401b10 <strlen@plt>
  4073f0:	mov	x24, x0
  4073f4:	mov	x0, x19
  4073f8:	bl	401b10 <strlen@plt>
  4073fc:	cbz	x24, 4074a8 <__fxstatat@plt+0x54c8>
  407400:	cbz	x0, 4074a8 <__fxstatat@plt+0x54c8>
  407404:	add	x8, x24, x21
  407408:	ldurb	w8, [x8, #-1]
  40740c:	cmp	w8, #0x2f
  407410:	b.eq	407424 <__fxstatat@plt+0x5444>  // b.none
  407414:	add	x8, x0, x19
  407418:	ldurb	w8, [x8, #-1]
  40741c:	cmp	w8, #0x2f
  407420:	b.ne	4074a8 <__fxstatat@plt+0x54c8>  // b.any
  407424:	add	x2, sp, #0x80
  407428:	mov	w0, w22
  40742c:	mov	x1, x21
  407430:	bl	40752c <__fxstatat@plt+0x554c>
  407434:	cbnz	w0, 4073dc <__fxstatat@plt+0x53fc>
  407438:	cbz	w25, 407454 <__fxstatat@plt+0x5474>
  40743c:	ldr	w8, [sp, #144]
  407440:	and	w8, w8, #0xf000
  407444:	cmp	w8, #0x4, lsl #12
  407448:	b.eq	4074a8 <__fxstatat@plt+0x54c8>  // b.none
  40744c:	mov	w0, #0x2                   	// #2
  407450:	b	4073d8 <__fxstatat@plt+0x53f8>
  407454:	mov	x2, sp
  407458:	mov	w0, w20
  40745c:	mov	x1, x19
  407460:	bl	40752c <__fxstatat@plt+0x554c>
  407464:	cbz	w0, 407488 <__fxstatat@plt+0x54a8>
  407468:	ldr	w8, [x23]
  40746c:	cmp	w8, #0x2
  407470:	b.ne	4073dc <__fxstatat@plt+0x53fc>  // b.any
  407474:	ldr	w8, [sp, #144]
  407478:	and	w8, w8, #0xf000
  40747c:	cmp	w8, #0x4, lsl #12
  407480:	b.ne	4073dc <__fxstatat@plt+0x53fc>  // b.any
  407484:	b	4074a8 <__fxstatat@plt+0x54c8>
  407488:	ldr	w8, [sp, #16]
  40748c:	and	w8, w8, #0xf000
  407490:	cmp	w8, #0x4, lsl #12
  407494:	b.ne	4074e0 <__fxstatat@plt+0x5500>  // b.any
  407498:	ldr	w8, [sp, #144]
  40749c:	and	w8, w8, #0xf000
  4074a0:	cmp	w8, #0x4, lsl #12
  4074a4:	b.ne	4074e8 <__fxstatat@plt+0x5508>  // b.any
  4074a8:	mov	w0, w22
  4074ac:	mov	x1, x21
  4074b0:	mov	w2, w20
  4074b4:	mov	x3, x19
  4074b8:	bl	401e90 <renameat@plt>
  4074bc:	mov	w24, w0
  4074c0:	mov	w0, w24
  4074c4:	ldp	x20, x19, [sp, #320]
  4074c8:	ldp	x22, x21, [sp, #304]
  4074cc:	ldp	x24, x23, [sp, #288]
  4074d0:	ldp	x28, x25, [sp, #272]
  4074d4:	ldp	x29, x30, [sp, #256]
  4074d8:	add	sp, sp, #0x150
  4074dc:	ret
  4074e0:	mov	w0, #0x14                  	// #20
  4074e4:	b	4073d8 <__fxstatat@plt+0x53f8>
  4074e8:	mov	w0, #0x15                  	// #21
  4074ec:	b	4073d8 <__fxstatat@plt+0x53f8>
  4074f0:	stp	x29, x30, [sp, #-32]!
  4074f4:	str	x19, [sp, #16]
  4074f8:	mov	x29, sp
  4074fc:	mov	w19, w0
  407500:	bl	401f90 <__errno_location@plt>
  407504:	str	w19, [x0]
  407508:	ldr	x19, [sp, #16]
  40750c:	ldp	x29, x30, [sp], #32
  407510:	ret
  407514:	stp	x29, x30, [sp, #-16]!
  407518:	mov	w3, wzr
  40751c:	mov	x29, sp
  407520:	bl	409ff0 <__fxstatat@plt+0x8010>
  407524:	ldp	x29, x30, [sp], #16
  407528:	ret
  40752c:	stp	x29, x30, [sp, #-16]!
  407530:	mov	w3, #0x100                 	// #256
  407534:	mov	x29, sp
  407538:	bl	409ff0 <__fxstatat@plt+0x8010>
  40753c:	ldp	x29, x30, [sp], #16
  407540:	ret
  407544:	stp	x29, x30, [sp, #-48]!
  407548:	stp	x20, x19, [sp, #32]
  40754c:	mov	w19, w0
  407550:	cmp	w0, #0x2
  407554:	stp	x22, x21, [sp, #16]
  407558:	mov	x29, sp
  40755c:	b.hi	407588 <__fxstatat@plt+0x55a8>  // b.pmore
  407560:	mov	w0, w19
  407564:	bl	408940 <__fxstatat@plt+0x6960>
  407568:	mov	w20, w0
  40756c:	bl	401f90 <__errno_location@plt>
  407570:	ldr	w22, [x0]
  407574:	mov	x21, x0
  407578:	mov	w0, w19
  40757c:	bl	401d60 <close@plt>
  407580:	mov	w19, w20
  407584:	str	w22, [x21]
  407588:	mov	w0, w19
  40758c:	ldp	x20, x19, [sp, #32]
  407590:	ldp	x22, x21, [sp, #16]
  407594:	ldp	x29, x30, [sp], #48
  407598:	ret
  40759c:	sub	sp, sp, #0x50
  4075a0:	str	x21, [sp, #48]
  4075a4:	stp	x20, x19, [sp, #64]
  4075a8:	mov	x21, x5
  4075ac:	mov	x20, x4
  4075b0:	mov	x5, x3
  4075b4:	mov	x4, x2
  4075b8:	mov	x19, x0
  4075bc:	stp	x29, x30, [sp, #32]
  4075c0:	add	x29, sp, #0x20
  4075c4:	cbz	x1, 4075e4 <__fxstatat@plt+0x5604>
  4075c8:	adrp	x2, 40b000 <__fxstatat@plt+0x9020>
  4075cc:	mov	x3, x1
  4075d0:	add	x2, x2, #0x66a
  4075d4:	mov	w1, #0x1                   	// #1
  4075d8:	mov	x0, x19
  4075dc:	bl	401e00 <__fprintf_chk@plt>
  4075e0:	b	407600 <__fxstatat@plt+0x5620>
  4075e4:	adrp	x2, 40b000 <__fxstatat@plt+0x9020>
  4075e8:	add	x2, x2, #0x676
  4075ec:	mov	w1, #0x1                   	// #1
  4075f0:	mov	x0, x19
  4075f4:	mov	x3, x4
  4075f8:	mov	x4, x5
  4075fc:	bl	401e00 <__fprintf_chk@plt>
  407600:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  407604:	add	x1, x1, #0x67d
  407608:	mov	w2, #0x5                   	// #5
  40760c:	mov	x0, xzr
  407610:	bl	401f30 <dcgettext@plt>
  407614:	adrp	x2, 40b000 <__fxstatat@plt+0x9020>
  407618:	mov	x3, x0
  40761c:	add	x2, x2, #0x948
  407620:	mov	w1, #0x1                   	// #1
  407624:	mov	w4, #0x7e3                 	// #2019
  407628:	mov	x0, x19
  40762c:	bl	401e00 <__fprintf_chk@plt>
  407630:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  407634:	add	x1, x1, #0x681
  407638:	mov	w2, #0x5                   	// #5
  40763c:	mov	x0, xzr
  407640:	bl	401f30 <dcgettext@plt>
  407644:	mov	x1, x19
  407648:	bl	401f40 <fputs_unlocked@plt>
  40764c:	cmp	x21, #0x9
  407650:	b.hi	407698 <__fxstatat@plt+0x56b8>  // b.pmore
  407654:	adrp	x8, 40b000 <__fxstatat@plt+0x9020>
  407658:	add	x8, x8, #0x660
  40765c:	adr	x9, 40766c <__fxstatat@plt+0x568c>
  407660:	ldrb	w10, [x8, x21]
  407664:	add	x9, x9, x10, lsl #2
  407668:	br	x9
  40766c:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  407670:	add	x1, x1, #0x74d
  407674:	mov	w2, #0x5                   	// #5
  407678:	mov	x0, xzr
  40767c:	bl	401f30 <dcgettext@plt>
  407680:	ldr	x3, [x20]
  407684:	mov	x2, x0
  407688:	mov	w1, #0x1                   	// #1
  40768c:	mov	x0, x19
  407690:	bl	401e00 <__fprintf_chk@plt>
  407694:	b	407830 <__fxstatat@plt+0x5850>
  407698:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  40769c:	add	x1, x1, #0x88c
  4076a0:	b	4077c4 <__fxstatat@plt+0x57e4>
  4076a4:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  4076a8:	add	x1, x1, #0x75d
  4076ac:	mov	w2, #0x5                   	// #5
  4076b0:	mov	x0, xzr
  4076b4:	bl	401f30 <dcgettext@plt>
  4076b8:	ldp	x3, x4, [x20]
  4076bc:	mov	x2, x0
  4076c0:	mov	w1, #0x1                   	// #1
  4076c4:	mov	x0, x19
  4076c8:	bl	401e00 <__fprintf_chk@plt>
  4076cc:	b	407830 <__fxstatat@plt+0x5850>
  4076d0:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  4076d4:	add	x1, x1, #0x774
  4076d8:	mov	w2, #0x5                   	// #5
  4076dc:	mov	x0, xzr
  4076e0:	bl	401f30 <dcgettext@plt>
  4076e4:	ldp	x3, x4, [x20]
  4076e8:	ldr	x5, [x20, #16]
  4076ec:	mov	x2, x0
  4076f0:	mov	w1, #0x1                   	// #1
  4076f4:	mov	x0, x19
  4076f8:	bl	401e00 <__fprintf_chk@plt>
  4076fc:	b	407830 <__fxstatat@plt+0x5850>
  407700:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  407704:	add	x1, x1, #0x790
  407708:	mov	w2, #0x5                   	// #5
  40770c:	mov	x0, xzr
  407710:	bl	401f30 <dcgettext@plt>
  407714:	ldp	x3, x4, [x20]
  407718:	ldp	x5, x6, [x20, #16]
  40771c:	mov	x2, x0
  407720:	mov	w1, #0x1                   	// #1
  407724:	mov	x0, x19
  407728:	bl	401e00 <__fprintf_chk@plt>
  40772c:	b	407830 <__fxstatat@plt+0x5850>
  407730:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  407734:	add	x1, x1, #0x7b0
  407738:	mov	w2, #0x5                   	// #5
  40773c:	mov	x0, xzr
  407740:	bl	401f30 <dcgettext@plt>
  407744:	ldp	x3, x4, [x20]
  407748:	ldp	x5, x6, [x20, #16]
  40774c:	ldr	x7, [x20, #32]
  407750:	mov	x2, x0
  407754:	mov	w1, #0x1                   	// #1
  407758:	b	407828 <__fxstatat@plt+0x5848>
  40775c:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  407760:	add	x1, x1, #0x7d4
  407764:	mov	w2, #0x5                   	// #5
  407768:	mov	x0, xzr
  40776c:	bl	401f30 <dcgettext@plt>
  407770:	ldp	x3, x4, [x20]
  407774:	ldp	x5, x6, [x20, #16]
  407778:	ldp	x7, x8, [x20, #32]
  40777c:	mov	x2, x0
  407780:	b	4077b0 <__fxstatat@plt+0x57d0>
  407784:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  407788:	add	x1, x1, #0x7fc
  40778c:	mov	w2, #0x5                   	// #5
  407790:	mov	x0, xzr
  407794:	bl	401f30 <dcgettext@plt>
  407798:	ldr	x9, [x20, #48]
  40779c:	ldp	x3, x4, [x20]
  4077a0:	ldp	x5, x6, [x20, #16]
  4077a4:	ldp	x7, x8, [x20, #32]
  4077a8:	mov	x2, x0
  4077ac:	str	x9, [sp, #8]
  4077b0:	mov	w1, #0x1                   	// #1
  4077b4:	str	x8, [sp]
  4077b8:	b	407828 <__fxstatat@plt+0x5848>
  4077bc:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  4077c0:	add	x1, x1, #0x858
  4077c4:	mov	w2, #0x5                   	// #5
  4077c8:	mov	x0, xzr
  4077cc:	bl	401f30 <dcgettext@plt>
  4077d0:	ldp	x3, x4, [x20]
  4077d4:	ldp	x5, x6, [x20, #16]
  4077d8:	ldr	x7, [x20, #32]
  4077dc:	ldur	q0, [x20, #40]
  4077e0:	ldp	x8, x9, [x20, #56]
  4077e4:	mov	x2, x0
  4077e8:	str	x9, [sp, #24]
  4077ec:	b	40781c <__fxstatat@plt+0x583c>
  4077f0:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  4077f4:	add	x1, x1, #0x828
  4077f8:	mov	w2, #0x5                   	// #5
  4077fc:	mov	x0, xzr
  407800:	bl	401f30 <dcgettext@plt>
  407804:	ldp	x3, x4, [x20]
  407808:	ldp	x5, x6, [x20, #16]
  40780c:	ldr	x7, [x20, #32]
  407810:	ldur	q0, [x20, #40]
  407814:	ldr	x8, [x20, #56]
  407818:	mov	x2, x0
  40781c:	mov	w1, #0x1                   	// #1
  407820:	str	x8, [sp, #16]
  407824:	str	q0, [sp]
  407828:	mov	x0, x19
  40782c:	bl	401e00 <__fprintf_chk@plt>
  407830:	ldp	x20, x19, [sp, #64]
  407834:	ldr	x21, [sp, #48]
  407838:	ldp	x29, x30, [sp, #32]
  40783c:	add	sp, sp, #0x50
  407840:	ret
  407844:	stp	x29, x30, [sp, #-16]!
  407848:	mov	x8, xzr
  40784c:	mov	x29, sp
  407850:	ldr	x9, [x4, x8, lsl #3]
  407854:	add	x8, x8, #0x1
  407858:	cbnz	x9, 407850 <__fxstatat@plt+0x5870>
  40785c:	sub	x5, x8, #0x1
  407860:	bl	40759c <__fxstatat@plt+0x55bc>
  407864:	ldp	x29, x30, [sp], #16
  407868:	ret
  40786c:	sub	sp, sp, #0x60
  407870:	mov	x5, xzr
  407874:	mov	x8, sp
  407878:	stp	x29, x30, [sp, #80]
  40787c:	add	x29, sp, #0x50
  407880:	ldrsw	x9, [x4, #24]
  407884:	tbz	w9, #31, 407898 <__fxstatat@plt+0x58b8>
  407888:	add	w10, w9, #0x8
  40788c:	cmp	w10, #0x0
  407890:	str	w10, [x4, #24]
  407894:	b.le	4078c0 <__fxstatat@plt+0x58e0>
  407898:	ldr	x9, [x4]
  40789c:	add	x10, x9, #0x8
  4078a0:	str	x10, [x4]
  4078a4:	ldr	x9, [x9]
  4078a8:	str	x9, [x8, x5, lsl #3]
  4078ac:	cbz	x9, 4078cc <__fxstatat@plt+0x58ec>
  4078b0:	add	x5, x5, #0x1
  4078b4:	cmp	x5, #0xa
  4078b8:	b.ne	407880 <__fxstatat@plt+0x58a0>  // b.any
  4078bc:	b	4078cc <__fxstatat@plt+0x58ec>
  4078c0:	ldr	x10, [x4, #8]
  4078c4:	add	x9, x10, x9
  4078c8:	b	4078a4 <__fxstatat@plt+0x58c4>
  4078cc:	mov	x4, sp
  4078d0:	bl	40759c <__fxstatat@plt+0x55bc>
  4078d4:	ldp	x29, x30, [sp, #80]
  4078d8:	add	sp, sp, #0x60
  4078dc:	ret
  4078e0:	sub	sp, sp, #0xf0
  4078e4:	stp	x29, x30, [sp, #224]
  4078e8:	add	x29, sp, #0xe0
  4078ec:	mov	x8, #0xffffffffffffffe0    	// #-32
  4078f0:	mov	x9, sp
  4078f4:	sub	x10, x29, #0x60
  4078f8:	movk	x8, #0xff80, lsl #32
  4078fc:	add	x11, x29, #0x10
  407900:	add	x9, x9, #0x80
  407904:	add	x10, x10, #0x20
  407908:	stp	x9, x8, [x29, #-16]
  40790c:	stp	x11, x10, [x29, #-32]
  407910:	stp	x4, x5, [x29, #-96]
  407914:	stp	x6, x7, [x29, #-80]
  407918:	stp	q0, q1, [sp]
  40791c:	ldp	q0, q1, [x29, #-32]
  407920:	sub	x4, x29, #0x40
  407924:	stp	q2, q3, [sp, #32]
  407928:	stp	q4, q5, [sp, #64]
  40792c:	stp	q6, q7, [sp, #96]
  407930:	stp	q0, q1, [x29, #-64]
  407934:	bl	40786c <__fxstatat@plt+0x588c>
  407938:	ldp	x29, x30, [sp, #224]
  40793c:	add	sp, sp, #0xf0
  407940:	ret
  407944:	stp	x29, x30, [sp, #-16]!
  407948:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  40794c:	add	x1, x1, #0x8c8
  407950:	mov	w2, #0x5                   	// #5
  407954:	mov	x0, xzr
  407958:	mov	x29, sp
  40795c:	bl	401f30 <dcgettext@plt>
  407960:	adrp	x2, 40b000 <__fxstatat@plt+0x9020>
  407964:	mov	x1, x0
  407968:	add	x2, x2, #0x8dd
  40796c:	mov	w0, #0x1                   	// #1
  407970:	bl	401ce0 <__printf_chk@plt>
  407974:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  407978:	add	x1, x1, #0x8f3
  40797c:	mov	w2, #0x5                   	// #5
  407980:	mov	x0, xzr
  407984:	bl	401f30 <dcgettext@plt>
  407988:	adrp	x2, 40a000 <__fxstatat@plt+0x8020>
  40798c:	adrp	x3, 40b000 <__fxstatat@plt+0x9020>
  407990:	mov	x1, x0
  407994:	add	x2, x2, #0xf2d
  407998:	add	x3, x3, #0x1d
  40799c:	mov	w0, #0x1                   	// #1
  4079a0:	bl	401ce0 <__printf_chk@plt>
  4079a4:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  4079a8:	add	x1, x1, #0x907
  4079ac:	mov	w2, #0x5                   	// #5
  4079b0:	mov	x0, xzr
  4079b4:	bl	401f30 <dcgettext@plt>
  4079b8:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  4079bc:	ldr	x1, [x8, #816]
  4079c0:	bl	401f40 <fputs_unlocked@plt>
  4079c4:	ldp	x29, x30, [sp], #16
  4079c8:	ret
  4079cc:	stp	x29, x30, [sp, #-16]!
  4079d0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4079d4:	udiv	x8, x8, x1
  4079d8:	cmp	x8, x0
  4079dc:	mov	x29, sp
  4079e0:	b.cc	4079f4 <__fxstatat@plt+0x5a14>  // b.lo, b.ul, b.last
  4079e4:	mul	x0, x1, x0
  4079e8:	bl	4079f8 <__fxstatat@plt+0x5a18>
  4079ec:	ldp	x29, x30, [sp], #16
  4079f0:	ret
  4079f4:	bl	407bfc <__fxstatat@plt+0x5c1c>
  4079f8:	stp	x29, x30, [sp, #-32]!
  4079fc:	str	x19, [sp, #16]
  407a00:	mov	x29, sp
  407a04:	mov	x19, x0
  407a08:	bl	401c60 <malloc@plt>
  407a0c:	cbz	x19, 407a14 <__fxstatat@plt+0x5a34>
  407a10:	cbz	x0, 407a20 <__fxstatat@plt+0x5a40>
  407a14:	ldr	x19, [sp, #16]
  407a18:	ldp	x29, x30, [sp], #32
  407a1c:	ret
  407a20:	bl	407bfc <__fxstatat@plt+0x5c1c>
  407a24:	stp	x29, x30, [sp, #-16]!
  407a28:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  407a2c:	udiv	x8, x8, x2
  407a30:	cmp	x8, x1
  407a34:	mov	x29, sp
  407a38:	b.cc	407a4c <__fxstatat@plt+0x5a6c>  // b.lo, b.ul, b.last
  407a3c:	mul	x1, x2, x1
  407a40:	bl	407a50 <__fxstatat@plt+0x5a70>
  407a44:	ldp	x29, x30, [sp], #16
  407a48:	ret
  407a4c:	bl	407bfc <__fxstatat@plt+0x5c1c>
  407a50:	stp	x29, x30, [sp, #-32]!
  407a54:	str	x19, [sp, #16]
  407a58:	mov	x19, x1
  407a5c:	mov	x29, sp
  407a60:	cbz	x0, 407a74 <__fxstatat@plt+0x5a94>
  407a64:	cbnz	x19, 407a74 <__fxstatat@plt+0x5a94>
  407a68:	bl	401e40 <free@plt>
  407a6c:	mov	x0, xzr
  407a70:	b	407a84 <__fxstatat@plt+0x5aa4>
  407a74:	mov	x1, x19
  407a78:	bl	401d40 <realloc@plt>
  407a7c:	cbz	x19, 407a84 <__fxstatat@plt+0x5aa4>
  407a80:	cbz	x0, 407a90 <__fxstatat@plt+0x5ab0>
  407a84:	ldr	x19, [sp, #16]
  407a88:	ldp	x29, x30, [sp], #32
  407a8c:	ret
  407a90:	bl	407bfc <__fxstatat@plt+0x5c1c>
  407a94:	stp	x29, x30, [sp, #-16]!
  407a98:	ldr	x8, [x1]
  407a9c:	mov	x29, sp
  407aa0:	cbz	x0, 407ac4 <__fxstatat@plt+0x5ae4>
  407aa4:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  407aa8:	movk	x9, #0x5554
  407aac:	udiv	x9, x9, x2
  407ab0:	cmp	x9, x8
  407ab4:	b.ls	407afc <__fxstatat@plt+0x5b1c>  // b.plast
  407ab8:	add	x8, x8, x8, lsr #1
  407abc:	add	x8, x8, #0x1
  407ac0:	b	407ae8 <__fxstatat@plt+0x5b08>
  407ac4:	cbnz	x8, 407ad8 <__fxstatat@plt+0x5af8>
  407ac8:	mov	w8, #0x80                  	// #128
  407acc:	udiv	x8, x8, x2
  407ad0:	cmp	x2, #0x80
  407ad4:	cinc	x8, x8, hi  // hi = pmore
  407ad8:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  407adc:	udiv	x9, x9, x2
  407ae0:	cmp	x9, x8
  407ae4:	b.cc	407afc <__fxstatat@plt+0x5b1c>  // b.lo, b.ul, b.last
  407ae8:	str	x8, [x1]
  407aec:	mul	x1, x8, x2
  407af0:	bl	407a50 <__fxstatat@plt+0x5a70>
  407af4:	ldp	x29, x30, [sp], #16
  407af8:	ret
  407afc:	bl	407bfc <__fxstatat@plt+0x5c1c>
  407b00:	stp	x29, x30, [sp, #-16]!
  407b04:	mov	x29, sp
  407b08:	bl	4079f8 <__fxstatat@plt+0x5a18>
  407b0c:	ldp	x29, x30, [sp], #16
  407b10:	ret
  407b14:	stp	x29, x30, [sp, #-16]!
  407b18:	mov	w2, #0x1                   	// #1
  407b1c:	mov	x29, sp
  407b20:	bl	407a94 <__fxstatat@plt+0x5ab4>
  407b24:	ldp	x29, x30, [sp], #16
  407b28:	ret
  407b2c:	stp	x29, x30, [sp, #-32]!
  407b30:	stp	x20, x19, [sp, #16]
  407b34:	mov	x29, sp
  407b38:	mov	x19, x0
  407b3c:	bl	4079f8 <__fxstatat@plt+0x5a18>
  407b40:	mov	w1, wzr
  407b44:	mov	x2, x19
  407b48:	mov	x20, x0
  407b4c:	bl	401cf0 <memset@plt>
  407b50:	mov	x0, x20
  407b54:	ldp	x20, x19, [sp, #16]
  407b58:	ldp	x29, x30, [sp], #32
  407b5c:	ret
  407b60:	stp	x29, x30, [sp, #-16]!
  407b64:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  407b68:	udiv	x8, x8, x1
  407b6c:	cmp	x8, x0
  407b70:	mov	x29, sp
  407b74:	b.cc	407b88 <__fxstatat@plt+0x5ba8>  // b.lo, b.ul, b.last
  407b78:	bl	4080c0 <__fxstatat@plt+0x60e0>
  407b7c:	cbz	x0, 407b88 <__fxstatat@plt+0x5ba8>
  407b80:	ldp	x29, x30, [sp], #16
  407b84:	ret
  407b88:	bl	407bfc <__fxstatat@plt+0x5c1c>
  407b8c:	stp	x29, x30, [sp, #-48]!
  407b90:	stp	x20, x19, [sp, #32]
  407b94:	mov	x20, x0
  407b98:	mov	x0, x1
  407b9c:	str	x21, [sp, #16]
  407ba0:	mov	x29, sp
  407ba4:	mov	x19, x1
  407ba8:	bl	4079f8 <__fxstatat@plt+0x5a18>
  407bac:	mov	x1, x20
  407bb0:	mov	x2, x19
  407bb4:	mov	x21, x0
  407bb8:	bl	401ae0 <memcpy@plt>
  407bbc:	mov	x0, x21
  407bc0:	ldp	x20, x19, [sp, #32]
  407bc4:	ldr	x21, [sp, #16]
  407bc8:	ldp	x29, x30, [sp], #48
  407bcc:	ret
  407bd0:	stp	x29, x30, [sp, #-32]!
  407bd4:	str	x19, [sp, #16]
  407bd8:	mov	x29, sp
  407bdc:	mov	x19, x0
  407be0:	bl	401b10 <strlen@plt>
  407be4:	add	x1, x0, #0x1
  407be8:	mov	x0, x19
  407bec:	bl	407b8c <__fxstatat@plt+0x5bac>
  407bf0:	ldr	x19, [sp, #16]
  407bf4:	ldp	x29, x30, [sp], #32
  407bf8:	ret
  407bfc:	stp	x29, x30, [sp, #-32]!
  407c00:	str	x19, [sp, #16]
  407c04:	adrp	x8, 41c000 <__fxstatat@plt+0x1a020>
  407c08:	ldr	w19, [x8, #688]
  407c0c:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  407c10:	add	x1, x1, #0x977
  407c14:	mov	w2, #0x5                   	// #5
  407c18:	mov	x0, xzr
  407c1c:	mov	x29, sp
  407c20:	bl	401f30 <dcgettext@plt>
  407c24:	adrp	x2, 40b000 <__fxstatat@plt+0x9020>
  407c28:	mov	x3, x0
  407c2c:	add	x2, x2, #0x39f
  407c30:	mov	w0, w19
  407c34:	mov	w1, wzr
  407c38:	bl	401b40 <error@plt>
  407c3c:	bl	401db0 <abort@plt>
  407c40:	sub	sp, sp, #0x50
  407c44:	stp	x24, x23, [sp, #32]
  407c48:	stp	x22, x21, [sp, #48]
  407c4c:	mov	x22, x3
  407c50:	mov	x23, x2
  407c54:	mov	w2, w1
  407c58:	add	x3, sp, #0x8
  407c5c:	mov	x1, xzr
  407c60:	stp	x29, x30, [sp, #16]
  407c64:	stp	x20, x19, [sp, #64]
  407c68:	add	x29, sp, #0x10
  407c6c:	mov	w21, w6
  407c70:	mov	x19, x5
  407c74:	mov	x20, x0
  407c78:	bl	407d54 <__fxstatat@plt+0x5d74>
  407c7c:	cmp	w0, #0x3
  407c80:	b.eq	407cb8 <__fxstatat@plt+0x5cd8>  // b.none
  407c84:	cmp	w0, #0x1
  407c88:	b.eq	407cc4 <__fxstatat@plt+0x5ce4>  // b.none
  407c8c:	cbnz	w0, 407cd0 <__fxstatat@plt+0x5cf0>
  407c90:	ldr	x24, [sp, #8]
  407c94:	cmp	x24, x23
  407c98:	b.cc	407ca4 <__fxstatat@plt+0x5cc4>  // b.lo, b.ul, b.last
  407c9c:	cmp	x24, x22
  407ca0:	b.ls	407d0c <__fxstatat@plt+0x5d2c>  // b.plast
  407ca4:	bl	401f90 <__errno_location@plt>
  407ca8:	lsr	x8, x24, #30
  407cac:	cbnz	x8, 407cc8 <__fxstatat@plt+0x5ce8>
  407cb0:	mov	w8, #0x22                  	// #34
  407cb4:	b	407ccc <__fxstatat@plt+0x5cec>
  407cb8:	bl	401f90 <__errno_location@plt>
  407cbc:	str	wzr, [x0]
  407cc0:	b	407cd0 <__fxstatat@plt+0x5cf0>
  407cc4:	bl	401f90 <__errno_location@plt>
  407cc8:	mov	w8, #0x4b                  	// #75
  407ccc:	str	w8, [x0]
  407cd0:	cmp	w21, #0x0
  407cd4:	csinc	w21, w21, wzr, ne  // ne = any
  407cd8:	bl	401f90 <__errno_location@plt>
  407cdc:	ldr	w8, [x0]
  407ce0:	mov	x0, x20
  407ce4:	cmp	w8, #0x16
  407ce8:	csel	w22, wzr, w8, eq  // eq = none
  407cec:	bl	406168 <__fxstatat@plt+0x4188>
  407cf0:	adrp	x2, 40b000 <__fxstatat@plt+0x9020>
  407cf4:	mov	x4, x0
  407cf8:	add	x2, x2, #0x3ae
  407cfc:	mov	w0, w21
  407d00:	mov	w1, w22
  407d04:	mov	x3, x19
  407d08:	bl	401b40 <error@plt>
  407d0c:	ldr	x0, [sp, #8]
  407d10:	ldp	x20, x19, [sp, #64]
  407d14:	ldp	x22, x21, [sp, #48]
  407d18:	ldp	x24, x23, [sp, #32]
  407d1c:	ldp	x29, x30, [sp, #16]
  407d20:	add	sp, sp, #0x50
  407d24:	ret
  407d28:	stp	x29, x30, [sp, #-16]!
  407d2c:	mov	w6, w5
  407d30:	mov	x5, x4
  407d34:	mov	x4, x3
  407d38:	mov	x3, x2
  407d3c:	mov	x2, x1
  407d40:	mov	w1, #0xa                   	// #10
  407d44:	mov	x29, sp
  407d48:	bl	407c40 <__fxstatat@plt+0x5c60>
  407d4c:	ldp	x29, x30, [sp], #16
  407d50:	ret
  407d54:	sub	sp, sp, #0x60
  407d58:	cmp	w2, #0x25
  407d5c:	stp	x29, x30, [sp, #16]
  407d60:	str	x25, [sp, #32]
  407d64:	stp	x24, x23, [sp, #48]
  407d68:	stp	x22, x21, [sp, #64]
  407d6c:	stp	x20, x19, [sp, #80]
  407d70:	add	x29, sp, #0x10
  407d74:	b.cs	408020 <__fxstatat@plt+0x6040>  // b.hs, b.nlast
  407d78:	mov	x22, x4
  407d7c:	mov	x19, x3
  407d80:	mov	w24, w2
  407d84:	mov	x21, x1
  407d88:	mov	x20, x0
  407d8c:	bl	401f90 <__errno_location@plt>
  407d90:	mov	x23, x0
  407d94:	str	wzr, [x0]
  407d98:	bl	401e20 <__ctype_b_loc@plt>
  407d9c:	ldr	x8, [x0]
  407da0:	mov	x10, x20
  407da4:	ldrb	w9, [x10], #1
  407da8:	ldrh	w11, [x8, x9, lsl #1]
  407dac:	tbnz	w11, #13, 407da4 <__fxstatat@plt+0x5dc4>
  407db0:	cmp	x21, #0x0
  407db4:	add	x8, x29, #0x18
  407db8:	csel	x21, x8, x21, eq  // eq = none
  407dbc:	cmp	w9, #0x2d
  407dc0:	b.ne	407de8 <__fxstatat@plt+0x5e08>  // b.any
  407dc4:	mov	w20, #0x4                   	// #4
  407dc8:	mov	w0, w20
  407dcc:	ldp	x20, x19, [sp, #80]
  407dd0:	ldp	x22, x21, [sp, #64]
  407dd4:	ldp	x24, x23, [sp, #48]
  407dd8:	ldr	x25, [sp, #32]
  407ddc:	ldp	x29, x30, [sp, #16]
  407de0:	add	sp, sp, #0x60
  407de4:	ret
  407de8:	mov	x0, x20
  407dec:	mov	x1, x21
  407df0:	mov	w2, w24
  407df4:	bl	401da0 <strtoumax@plt>
  407df8:	str	x0, [sp, #8]
  407dfc:	ldr	x25, [x21]
  407e00:	cmp	x25, x20
  407e04:	b.eq	407eac <__fxstatat@plt+0x5ecc>  // b.none
  407e08:	ldr	w20, [x23]
  407e0c:	cbz	w20, 407e1c <__fxstatat@plt+0x5e3c>
  407e10:	cmp	w20, #0x22
  407e14:	b.ne	407dc4 <__fxstatat@plt+0x5de4>  // b.any
  407e18:	mov	w20, #0x1                   	// #1
  407e1c:	cbz	x22, 407ed4 <__fxstatat@plt+0x5ef4>
  407e20:	ldrb	w23, [x25]
  407e24:	cbz	w23, 407ee0 <__fxstatat@plt+0x5f00>
  407e28:	mov	x0, x22
  407e2c:	mov	w1, w23
  407e30:	bl	401ea0 <strchr@plt>
  407e34:	cbz	x0, 407f34 <__fxstatat@plt+0x5f54>
  407e38:	sub	w8, w23, #0x45
  407e3c:	mov	w1, #0x400                 	// #1024
  407e40:	cmp	w8, #0x2f
  407e44:	mov	w24, #0x1                   	// #1
  407e48:	b.hi	407efc <__fxstatat@plt+0x5f1c>  // b.pmore
  407e4c:	mov	w9, #0x1                   	// #1
  407e50:	lsl	x8, x9, x8
  407e54:	mov	x9, #0x8945                	// #35141
  407e58:	movk	x9, #0x30, lsl #16
  407e5c:	movk	x9, #0x8144, lsl #32
  407e60:	tst	x8, x9
  407e64:	b.eq	407efc <__fxstatat@plt+0x5f1c>  // b.none
  407e68:	mov	w1, #0x30                  	// #48
  407e6c:	mov	x0, x22
  407e70:	bl	401ea0 <strchr@plt>
  407e74:	cbz	x0, 407ee8 <__fxstatat@plt+0x5f08>
  407e78:	ldrb	w8, [x25, #1]
  407e7c:	cmp	w8, #0x42
  407e80:	b.eq	407ef4 <__fxstatat@plt+0x5f14>  // b.none
  407e84:	cmp	w8, #0x44
  407e88:	b.eq	407ef4 <__fxstatat@plt+0x5f14>  // b.none
  407e8c:	cmp	w8, #0x69
  407e90:	b.ne	407ee8 <__fxstatat@plt+0x5f08>  // b.any
  407e94:	ldrb	w8, [x25, #2]
  407e98:	mov	w9, #0x3                   	// #3
  407e9c:	mov	w1, #0x400                 	// #1024
  407ea0:	cmp	w8, #0x42
  407ea4:	csinc	x24, x9, xzr, eq  // eq = none
  407ea8:	b	407efc <__fxstatat@plt+0x5f1c>
  407eac:	cbz	x22, 407dc4 <__fxstatat@plt+0x5de4>
  407eb0:	ldrb	w1, [x25]
  407eb4:	cbz	w1, 407dc4 <__fxstatat@plt+0x5de4>
  407eb8:	mov	x0, x22
  407ebc:	bl	401ea0 <strchr@plt>
  407ec0:	cbz	x0, 407dc4 <__fxstatat@plt+0x5de4>
  407ec4:	mov	w8, #0x1                   	// #1
  407ec8:	mov	w20, wzr
  407ecc:	str	x8, [sp, #8]
  407ed0:	cbnz	x22, 407e20 <__fxstatat@plt+0x5e40>
  407ed4:	ldr	x8, [sp, #8]
  407ed8:	str	x8, [x19]
  407edc:	b	407dc8 <__fxstatat@plt+0x5de8>
  407ee0:	mov	w0, w20
  407ee4:	b	408010 <__fxstatat@plt+0x6030>
  407ee8:	mov	w1, #0x400                 	// #1024
  407eec:	mov	w24, #0x1                   	// #1
  407ef0:	b	407efc <__fxstatat@plt+0x5f1c>
  407ef4:	mov	w1, #0x3e8                 	// #1000
  407ef8:	mov	w24, #0x2                   	// #2
  407efc:	sub	w8, w23, #0x42
  407f00:	cmp	w8, #0x35
  407f04:	b.hi	407f34 <__fxstatat@plt+0x5f54>  // b.pmore
  407f08:	adrp	x9, 40b000 <__fxstatat@plt+0x9020>
  407f0c:	add	x9, x9, #0x988
  407f10:	adr	x10, 407f24 <__fxstatat@plt+0x5f44>
  407f14:	ldrb	w11, [x9, x8]
  407f18:	add	x10, x10, x11, lsl #2
  407f1c:	mov	w0, wzr
  407f20:	br	x10
  407f24:	add	x0, sp, #0x8
  407f28:	mov	w2, #0x3                   	// #3
  407f2c:	bl	408068 <__fxstatat@plt+0x6088>
  407f30:	b	407fdc <__fxstatat@plt+0x5ffc>
  407f34:	ldr	x9, [sp, #8]
  407f38:	mov	w8, wzr
  407f3c:	str	x9, [x19]
  407f40:	orr	w9, w20, #0x2
  407f44:	b	408004 <__fxstatat@plt+0x6024>
  407f48:	add	x0, sp, #0x8
  407f4c:	mov	w2, #0x1                   	// #1
  407f50:	bl	408068 <__fxstatat@plt+0x6088>
  407f54:	b	407fdc <__fxstatat@plt+0x5ffc>
  407f58:	add	x0, sp, #0x8
  407f5c:	mov	w2, #0x2                   	// #2
  407f60:	bl	408068 <__fxstatat@plt+0x6088>
  407f64:	b	407fdc <__fxstatat@plt+0x5ffc>
  407f68:	add	x0, sp, #0x8
  407f6c:	mov	w2, #0x4                   	// #4
  407f70:	bl	408068 <__fxstatat@plt+0x6088>
  407f74:	b	407fdc <__fxstatat@plt+0x5ffc>
  407f78:	add	x0, sp, #0x8
  407f7c:	mov	w1, #0x400                 	// #1024
  407f80:	b	407fd8 <__fxstatat@plt+0x5ff8>
  407f84:	add	x0, sp, #0x8
  407f88:	mov	w2, #0x6                   	// #6
  407f8c:	bl	408068 <__fxstatat@plt+0x6088>
  407f90:	b	407fdc <__fxstatat@plt+0x5ffc>
  407f94:	add	x0, sp, #0x8
  407f98:	mov	w2, #0x5                   	// #5
  407f9c:	bl	408068 <__fxstatat@plt+0x6088>
  407fa0:	b	407fdc <__fxstatat@plt+0x5ffc>
  407fa4:	add	x0, sp, #0x8
  407fa8:	mov	w2, #0x8                   	// #8
  407fac:	bl	408068 <__fxstatat@plt+0x6088>
  407fb0:	b	407fdc <__fxstatat@plt+0x5ffc>
  407fb4:	add	x0, sp, #0x8
  407fb8:	mov	w2, #0x7                   	// #7
  407fbc:	bl	408068 <__fxstatat@plt+0x6088>
  407fc0:	b	407fdc <__fxstatat@plt+0x5ffc>
  407fc4:	add	x0, sp, #0x8
  407fc8:	mov	w1, #0x200                 	// #512
  407fcc:	b	407fd8 <__fxstatat@plt+0x5ff8>
  407fd0:	add	x0, sp, #0x8
  407fd4:	mov	w1, #0x2                   	// #2
  407fd8:	bl	408040 <__fxstatat@plt+0x6060>
  407fdc:	ldr	x8, [x21]
  407fe0:	orr	w10, w0, w20
  407fe4:	orr	w11, w10, #0x2
  407fe8:	add	x9, x8, x24
  407fec:	str	x9, [x21]
  407ff0:	ldrb	w9, [x8, x24]
  407ff4:	mov	w8, #0x1                   	// #1
  407ff8:	cmp	w9, #0x0
  407ffc:	csel	w20, w10, w11, eq  // eq = none
  408000:	mov	w9, #0x4                   	// #4
  408004:	mov	w0, w20
  408008:	mov	w20, w9
  40800c:	cbz	w8, 407dc8 <__fxstatat@plt+0x5de8>
  408010:	ldr	x8, [sp, #8]
  408014:	mov	w20, w0
  408018:	str	x8, [x19]
  40801c:	b	407dc8 <__fxstatat@plt+0x5de8>
  408020:	adrp	x0, 40b000 <__fxstatat@plt+0x9020>
  408024:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  408028:	adrp	x3, 40b000 <__fxstatat@plt+0x9020>
  40802c:	add	x0, x0, #0x9be
  408030:	add	x1, x1, #0x9e4
  408034:	add	x3, x3, #0x9f4
  408038:	mov	w2, #0x54                  	// #84
  40803c:	bl	401f80 <__assert_fail@plt>
  408040:	ldr	x8, [x0]
  408044:	sxtw	x9, w1
  408048:	umulh	x10, x9, x8
  40804c:	mul	x9, x8, x9
  408050:	cmp	xzr, x10
  408054:	cset	w8, ne  // ne = any
  408058:	csinv	x9, x9, xzr, eq  // eq = none
  40805c:	str	x9, [x0]
  408060:	mov	w0, w8
  408064:	ret
  408068:	stp	x29, x30, [sp, #-48]!
  40806c:	stp	x22, x21, [sp, #16]
  408070:	stp	x20, x19, [sp, #32]
  408074:	mov	x29, sp
  408078:	cbz	w2, 4080a8 <__fxstatat@plt+0x60c8>
  40807c:	mov	w19, w2
  408080:	mov	w20, w1
  408084:	mov	x21, x0
  408088:	mov	w22, wzr
  40808c:	mov	x0, x21
  408090:	mov	w1, w20
  408094:	sub	w19, w19, #0x1
  408098:	bl	408040 <__fxstatat@plt+0x6060>
  40809c:	orr	w22, w0, w22
  4080a0:	cbnz	w19, 40808c <__fxstatat@plt+0x60ac>
  4080a4:	b	4080ac <__fxstatat@plt+0x60cc>
  4080a8:	mov	w22, wzr
  4080ac:	mov	w0, w22
  4080b0:	ldp	x20, x19, [sp, #32]
  4080b4:	ldp	x22, x21, [sp, #16]
  4080b8:	ldp	x29, x30, [sp], #48
  4080bc:	ret
  4080c0:	stp	x29, x30, [sp, #-16]!
  4080c4:	mov	x8, x1
  4080c8:	mov	w1, #0x1                   	// #1
  4080cc:	mov	w9, #0x1                   	// #1
  4080d0:	mov	x29, sp
  4080d4:	cbz	x0, 408108 <__fxstatat@plt+0x6128>
  4080d8:	cbz	x8, 408108 <__fxstatat@plt+0x6128>
  4080dc:	umulh	x10, x8, x0
  4080e0:	mov	x1, x8
  4080e4:	mov	x9, x0
  4080e8:	cbz	x10, 408108 <__fxstatat@plt+0x6128>
  4080ec:	bl	401f90 <__errno_location@plt>
  4080f0:	mov	x8, x0
  4080f4:	mov	w9, #0xc                   	// #12
  4080f8:	mov	x0, xzr
  4080fc:	str	w9, [x8]
  408100:	ldp	x29, x30, [sp], #16
  408104:	ret
  408108:	mov	x0, x9
  40810c:	bl	401d20 <calloc@plt>
  408110:	ldp	x29, x30, [sp], #16
  408114:	ret
  408118:	stp	x29, x30, [sp, #-32]!
  40811c:	stp	x20, x19, [sp, #16]
  408120:	mov	x29, sp
  408124:	mov	x19, x0
  408128:	bl	401bd0 <fileno@plt>
  40812c:	tbnz	w0, #31, 408170 <__fxstatat@plt+0x6190>
  408130:	mov	x0, x19
  408134:	bl	401f50 <__freading@plt>
  408138:	cbz	w0, 408158 <__fxstatat@plt+0x6178>
  40813c:	mov	x0, x19
  408140:	bl	401bd0 <fileno@plt>
  408144:	mov	w2, #0x1                   	// #1
  408148:	mov	x1, xzr
  40814c:	bl	401ba0 <lseek@plt>
  408150:	cmn	x0, #0x1
  408154:	b.eq	40817c <__fxstatat@plt+0x619c>  // b.none
  408158:	mov	x0, x19
  40815c:	bl	408468 <__fxstatat@plt+0x6488>
  408160:	cbz	w0, 40817c <__fxstatat@plt+0x619c>
  408164:	bl	401f90 <__errno_location@plt>
  408168:	ldr	w20, [x0]
  40816c:	b	408180 <__fxstatat@plt+0x61a0>
  408170:	mov	x0, x19
  408174:	bl	401c00 <fclose@plt>
  408178:	b	408198 <__fxstatat@plt+0x61b8>
  40817c:	mov	w20, wzr
  408180:	mov	x0, x19
  408184:	bl	401c00 <fclose@plt>
  408188:	cbz	w20, 408198 <__fxstatat@plt+0x61b8>
  40818c:	bl	401f90 <__errno_location@plt>
  408190:	str	w20, [x0]
  408194:	mov	w0, #0xffffffff            	// #-1
  408198:	ldp	x20, x19, [sp, #16]
  40819c:	ldp	x29, x30, [sp], #32
  4081a0:	ret
  4081a4:	sub	sp, sp, #0xe0
  4081a8:	stp	x29, x30, [sp, #208]
  4081ac:	add	x29, sp, #0xd0
  4081b0:	mov	x8, #0xffffffffffffffd0    	// #-48
  4081b4:	mov	x9, sp
  4081b8:	sub	x10, x29, #0x50
  4081bc:	movk	x8, #0xff80, lsl #32
  4081c0:	add	x11, x29, #0x10
  4081c4:	cmp	w1, #0xb
  4081c8:	add	x9, x9, #0x80
  4081cc:	add	x10, x10, #0x30
  4081d0:	stp	x2, x3, [x29, #-80]
  4081d4:	stp	x4, x5, [x29, #-64]
  4081d8:	stp	x6, x7, [x29, #-48]
  4081dc:	stp	q1, q2, [sp, #16]
  4081e0:	stp	q3, q4, [sp, #48]
  4081e4:	str	q0, [sp]
  4081e8:	stp	q5, q6, [sp, #80]
  4081ec:	str	q7, [sp, #112]
  4081f0:	stp	x9, x8, [x29, #-16]
  4081f4:	stp	x11, x10, [x29, #-32]
  4081f8:	b.hi	408250 <__fxstatat@plt+0x6270>  // b.pmore
  4081fc:	mov	w8, #0x1                   	// #1
  408200:	lsl	w8, w8, w1
  408204:	mov	w9, #0x514                 	// #1300
  408208:	tst	w8, w9
  40820c:	b.ne	408284 <__fxstatat@plt+0x62a4>  // b.any
  408210:	mov	w9, #0xa0a                 	// #2570
  408214:	tst	w8, w9
  408218:	b.ne	40827c <__fxstatat@plt+0x629c>  // b.any
  40821c:	cbnz	w1, 408250 <__fxstatat@plt+0x6270>
  408220:	ldursw	x8, [x29, #-8]
  408224:	tbz	w8, #31, 408238 <__fxstatat@plt+0x6258>
  408228:	add	w9, w8, #0x8
  40822c:	cmp	w9, #0x0
  408230:	stur	w9, [x29, #-8]
  408234:	b.le	408348 <__fxstatat@plt+0x6368>
  408238:	ldur	x8, [x29, #-32]
  40823c:	add	x9, x8, #0x8
  408240:	stur	x9, [x29, #-32]
  408244:	ldr	w1, [x8]
  408248:	bl	408354 <__fxstatat@plt+0x6374>
  40824c:	b	4082b0 <__fxstatat@plt+0x62d0>
  408250:	sub	w8, w1, #0x400
  408254:	cmp	w8, #0xa
  408258:	b.hi	408300 <__fxstatat@plt+0x6320>  // b.pmore
  40825c:	mov	w9, #0x1                   	// #1
  408260:	lsl	w9, w9, w8
  408264:	mov	w10, #0x285                 	// #645
  408268:	tst	w9, w10
  40826c:	b.ne	408284 <__fxstatat@plt+0x62a4>  // b.any
  408270:	mov	w10, #0x502                 	// #1282
  408274:	tst	w9, w10
  408278:	b.eq	4082bc <__fxstatat@plt+0x62dc>  // b.none
  40827c:	bl	401ec0 <fcntl@plt>
  408280:	b	4082b0 <__fxstatat@plt+0x62d0>
  408284:	ldursw	x8, [x29, #-8]
  408288:	tbz	w8, #31, 40829c <__fxstatat@plt+0x62bc>
  40828c:	add	w9, w8, #0x8
  408290:	cmp	w9, #0x0
  408294:	stur	w9, [x29, #-8]
  408298:	b.le	4082f4 <__fxstatat@plt+0x6314>
  40829c:	ldur	x8, [x29, #-32]
  4082a0:	add	x9, x8, #0x8
  4082a4:	stur	x9, [x29, #-32]
  4082a8:	ldr	w2, [x8]
  4082ac:	bl	401ec0 <fcntl@plt>
  4082b0:	ldp	x29, x30, [sp, #208]
  4082b4:	add	sp, sp, #0xe0
  4082b8:	ret
  4082bc:	cmp	w8, #0x6
  4082c0:	b.ne	408300 <__fxstatat@plt+0x6320>  // b.any
  4082c4:	ldursw	x8, [x29, #-8]
  4082c8:	tbz	w8, #31, 4082dc <__fxstatat@plt+0x62fc>
  4082cc:	add	w9, w8, #0x8
  4082d0:	cmp	w9, #0x0
  4082d4:	stur	w9, [x29, #-8]
  4082d8:	b.le	408330 <__fxstatat@plt+0x6350>
  4082dc:	ldur	x8, [x29, #-32]
  4082e0:	add	x9, x8, #0x8
  4082e4:	stur	x9, [x29, #-32]
  4082e8:	ldr	w1, [x8]
  4082ec:	bl	408370 <__fxstatat@plt+0x6390>
  4082f0:	b	4082b0 <__fxstatat@plt+0x62d0>
  4082f4:	ldur	x9, [x29, #-24]
  4082f8:	add	x8, x9, x8
  4082fc:	b	4082a8 <__fxstatat@plt+0x62c8>
  408300:	ldursw	x8, [x29, #-8]
  408304:	tbz	w8, #31, 408318 <__fxstatat@plt+0x6338>
  408308:	add	w9, w8, #0x8
  40830c:	cmp	w9, #0x0
  408310:	stur	w9, [x29, #-8]
  408314:	b.le	40833c <__fxstatat@plt+0x635c>
  408318:	ldur	x8, [x29, #-32]
  40831c:	add	x9, x8, #0x8
  408320:	stur	x9, [x29, #-32]
  408324:	ldr	x2, [x8]
  408328:	bl	401ec0 <fcntl@plt>
  40832c:	b	4082b0 <__fxstatat@plt+0x62d0>
  408330:	ldur	x9, [x29, #-24]
  408334:	add	x8, x9, x8
  408338:	b	4082e8 <__fxstatat@plt+0x6308>
  40833c:	ldur	x9, [x29, #-24]
  408340:	add	x8, x9, x8
  408344:	b	408324 <__fxstatat@plt+0x6344>
  408348:	ldur	x9, [x29, #-24]
  40834c:	add	x8, x9, x8
  408350:	b	408244 <__fxstatat@plt+0x6264>
  408354:	stp	x29, x30, [sp, #-16]!
  408358:	mov	w2, w1
  40835c:	mov	w1, wzr
  408360:	mov	x29, sp
  408364:	bl	401ec0 <fcntl@plt>
  408368:	ldp	x29, x30, [sp], #16
  40836c:	ret
  408370:	stp	x29, x30, [sp, #-48]!
  408374:	stp	x22, x21, [sp, #16]
  408378:	adrp	x22, 41c000 <__fxstatat@plt+0x1a020>
  40837c:	ldr	w8, [x22, #1184]
  408380:	stp	x20, x19, [sp, #32]
  408384:	mov	w20, w1
  408388:	mov	w21, w0
  40838c:	mov	x29, sp
  408390:	tbnz	w8, #31, 4083f0 <__fxstatat@plt+0x6410>
  408394:	mov	w1, #0x406                 	// #1030
  408398:	mov	w0, w21
  40839c:	mov	w2, w20
  4083a0:	bl	401ec0 <fcntl@plt>
  4083a4:	mov	w19, w0
  4083a8:	tbz	w0, #31, 4083e0 <__fxstatat@plt+0x6400>
  4083ac:	bl	401f90 <__errno_location@plt>
  4083b0:	ldr	w8, [x0]
  4083b4:	cmp	w8, #0x16
  4083b8:	b.ne	4083e0 <__fxstatat@plt+0x6400>  // b.any
  4083bc:	mov	w0, w21
  4083c0:	mov	w1, w20
  4083c4:	bl	408354 <__fxstatat@plt+0x6374>
  4083c8:	mov	w19, w0
  4083cc:	tbnz	w0, #31, 4083e8 <__fxstatat@plt+0x6408>
  4083d0:	mov	w8, #0xffffffff            	// #-1
  4083d4:	str	w8, [x22, #1184]
  4083d8:	tbz	w19, #31, 408404 <__fxstatat@plt+0x6424>
  4083dc:	b	408454 <__fxstatat@plt+0x6474>
  4083e0:	mov	w8, #0x1                   	// #1
  4083e4:	str	w8, [x22, #1184]
  4083e8:	tbz	w19, #31, 408404 <__fxstatat@plt+0x6424>
  4083ec:	b	408454 <__fxstatat@plt+0x6474>
  4083f0:	mov	w0, w21
  4083f4:	mov	w1, w20
  4083f8:	bl	408354 <__fxstatat@plt+0x6374>
  4083fc:	mov	w19, w0
  408400:	tbnz	w19, #31, 408454 <__fxstatat@plt+0x6474>
  408404:	ldr	w8, [x22, #1184]
  408408:	cmn	w8, #0x1
  40840c:	b.ne	408454 <__fxstatat@plt+0x6474>  // b.any
  408410:	mov	w1, #0x1                   	// #1
  408414:	mov	w0, w19
  408418:	bl	401ec0 <fcntl@plt>
  40841c:	tbnz	w0, #31, 408438 <__fxstatat@plt+0x6458>
  408420:	orr	w2, w0, #0x1
  408424:	mov	w1, #0x2                   	// #2
  408428:	mov	w0, w19
  40842c:	bl	401ec0 <fcntl@plt>
  408430:	cmn	w0, #0x1
  408434:	b.ne	408454 <__fxstatat@plt+0x6474>  // b.any
  408438:	bl	401f90 <__errno_location@plt>
  40843c:	ldr	w21, [x0]
  408440:	mov	x20, x0
  408444:	mov	w0, w19
  408448:	bl	401d60 <close@plt>
  40844c:	mov	w19, #0xffffffff            	// #-1
  408450:	str	w21, [x20]
  408454:	mov	w0, w19
  408458:	ldp	x20, x19, [sp, #32]
  40845c:	ldp	x22, x21, [sp, #16]
  408460:	ldp	x29, x30, [sp], #48
  408464:	ret
  408468:	stp	x29, x30, [sp, #-32]!
  40846c:	str	x19, [sp, #16]
  408470:	mov	x19, x0
  408474:	mov	x29, sp
  408478:	cbz	x0, 408490 <__fxstatat@plt+0x64b0>
  40847c:	mov	x0, x19
  408480:	bl	401f50 <__freading@plt>
  408484:	cbz	w0, 408490 <__fxstatat@plt+0x64b0>
  408488:	mov	x0, x19
  40848c:	bl	4084a4 <__fxstatat@plt+0x64c4>
  408490:	mov	x0, x19
  408494:	bl	401ed0 <fflush@plt>
  408498:	ldr	x19, [sp, #16]
  40849c:	ldp	x29, x30, [sp], #32
  4084a0:	ret
  4084a4:	stp	x29, x30, [sp, #-16]!
  4084a8:	ldrb	w8, [x0, #1]
  4084ac:	mov	x29, sp
  4084b0:	tbz	w8, #0, 4084c0 <__fxstatat@plt+0x64e0>
  4084b4:	mov	w2, #0x1                   	// #1
  4084b8:	mov	x1, xzr
  4084bc:	bl	4084c8 <__fxstatat@plt+0x64e8>
  4084c0:	ldp	x29, x30, [sp], #16
  4084c4:	ret
  4084c8:	stp	x29, x30, [sp, #-48]!
  4084cc:	str	x21, [sp, #16]
  4084d0:	stp	x20, x19, [sp, #32]
  4084d4:	ldp	x9, x8, [x0, #8]
  4084d8:	mov	w20, w2
  4084dc:	mov	x19, x0
  4084e0:	mov	x21, x1
  4084e4:	cmp	x8, x9
  4084e8:	mov	x29, sp
  4084ec:	b.ne	408504 <__fxstatat@plt+0x6524>  // b.any
  4084f0:	ldp	x9, x8, [x19, #32]
  4084f4:	cmp	x8, x9
  4084f8:	b.ne	408504 <__fxstatat@plt+0x6524>  // b.any
  4084fc:	ldr	x8, [x19, #72]
  408500:	cbz	x8, 408524 <__fxstatat@plt+0x6544>
  408504:	mov	x0, x19
  408508:	mov	x1, x21
  40850c:	mov	w2, w20
  408510:	bl	401e30 <fseeko@plt>
  408514:	ldp	x20, x19, [sp, #32]
  408518:	ldr	x21, [sp, #16]
  40851c:	ldp	x29, x30, [sp], #48
  408520:	ret
  408524:	mov	x0, x19
  408528:	bl	401bd0 <fileno@plt>
  40852c:	mov	x1, x21
  408530:	mov	w2, w20
  408534:	bl	401ba0 <lseek@plt>
  408538:	cmn	x0, #0x1
  40853c:	b.eq	408514 <__fxstatat@plt+0x6534>  // b.none
  408540:	ldr	w9, [x19]
  408544:	mov	x8, x0
  408548:	mov	w0, wzr
  40854c:	str	x8, [x19, #144]
  408550:	and	w9, w9, #0xffffffef
  408554:	str	w9, [x19]
  408558:	b	408514 <__fxstatat@plt+0x6534>
  40855c:	sub	sp, sp, #0x40
  408560:	stp	x29, x30, [sp, #16]
  408564:	add	x29, sp, #0x10
  408568:	cmp	x0, #0x0
  40856c:	sub	x8, x29, #0x4
  408570:	stp	x20, x19, [sp, #48]
  408574:	csel	x20, x8, x0, eq  // eq = none
  408578:	mov	x0, x20
  40857c:	stp	x22, x21, [sp, #32]
  408580:	mov	x22, x2
  408584:	mov	x19, x1
  408588:	bl	401ad0 <mbrtowc@plt>
  40858c:	mov	x21, x0
  408590:	cbz	x22, 4085b4 <__fxstatat@plt+0x65d4>
  408594:	cmn	x21, #0x2
  408598:	b.cc	4085b4 <__fxstatat@plt+0x65d4>  // b.lo, b.ul, b.last
  40859c:	mov	w0, wzr
  4085a0:	bl	4088ac <__fxstatat@plt+0x68cc>
  4085a4:	tbnz	w0, #0, 4085b4 <__fxstatat@plt+0x65d4>
  4085a8:	ldrb	w8, [x19]
  4085ac:	mov	w21, #0x1                   	// #1
  4085b0:	str	w8, [x20]
  4085b4:	mov	x0, x21
  4085b8:	ldp	x20, x19, [sp, #48]
  4085bc:	ldp	x22, x21, [sp, #32]
  4085c0:	ldp	x29, x30, [sp, #16]
  4085c4:	add	sp, sp, #0x40
  4085c8:	ret
  4085cc:	sub	w9, w0, #0x41
  4085d0:	mov	w8, w0
  4085d4:	cmp	w9, #0x39
  4085d8:	mov	w0, #0x1                   	// #1
  4085dc:	b.hi	4085f4 <__fxstatat@plt+0x6614>  // b.pmore
  4085e0:	mov	w10, #0x1                   	// #1
  4085e4:	lsl	x9, x10, x9
  4085e8:	tst	x9, #0x3ffffff03ffffff
  4085ec:	b.eq	4085f4 <__fxstatat@plt+0x6614>  // b.none
  4085f0:	ret
  4085f4:	sub	w8, w8, #0x30
  4085f8:	cmp	w8, #0xa
  4085fc:	b.cc	4085f0 <__fxstatat@plt+0x6610>  // b.lo, b.ul, b.last
  408600:	mov	w0, wzr
  408604:	ret
  408608:	sub	w8, w0, #0x41
  40860c:	cmp	w8, #0x39
  408610:	b.hi	408624 <__fxstatat@plt+0x6644>  // b.pmore
  408614:	mov	x9, #0x3ffffff03ffffff     	// #288230371923853311
  408618:	lsr	x8, x9, x8
  40861c:	and	w0, w8, #0x1
  408620:	ret
  408624:	mov	w0, wzr
  408628:	ret
  40862c:	cmp	w0, #0x80
  408630:	cset	w0, cc  // cc = lo, ul, last
  408634:	ret
  408638:	cmp	w0, #0x20
  40863c:	cset	w8, eq  // eq = none
  408640:	cmp	w0, #0x9
  408644:	cset	w9, eq  // eq = none
  408648:	orr	w0, w8, w9
  40864c:	ret
  408650:	mov	w8, w0
  408654:	cmp	w0, #0x20
  408658:	mov	w0, #0x1                   	// #1
  40865c:	b.cs	408664 <__fxstatat@plt+0x6684>  // b.hs, b.nlast
  408660:	ret
  408664:	cmp	w8, #0x7f
  408668:	b.eq	408660 <__fxstatat@plt+0x6680>  // b.none
  40866c:	mov	w0, wzr
  408670:	ret
  408674:	sub	w8, w0, #0x30
  408678:	cmp	w8, #0xa
  40867c:	cset	w0, cc  // cc = lo, ul, last
  408680:	ret
  408684:	sub	w8, w0, #0x21
  408688:	cmp	w8, #0x5e
  40868c:	cset	w0, cc  // cc = lo, ul, last
  408690:	ret
  408694:	sub	w8, w0, #0x61
  408698:	cmp	w8, #0x1a
  40869c:	cset	w0, cc  // cc = lo, ul, last
  4086a0:	ret
  4086a4:	sub	w8, w0, #0x20
  4086a8:	cmp	w8, #0x5f
  4086ac:	cset	w0, cc  // cc = lo, ul, last
  4086b0:	ret
  4086b4:	sub	w8, w0, #0x21
  4086b8:	cmp	w8, #0x5d
  4086bc:	b.hi	4086e0 <__fxstatat@plt+0x6700>  // b.pmore
  4086c0:	adrp	x9, 40b000 <__fxstatat@plt+0x9020>
  4086c4:	add	x9, x9, #0xa43
  4086c8:	adr	x10, 4086dc <__fxstatat@plt+0x66fc>
  4086cc:	ldrb	w11, [x9, x8]
  4086d0:	add	x10, x10, x11, lsl #2
  4086d4:	mov	w0, #0x1                   	// #1
  4086d8:	br	x10
  4086dc:	ret
  4086e0:	mov	w0, wzr
  4086e4:	ret
  4086e8:	sub	w8, w0, #0x9
  4086ec:	cmp	w8, #0x17
  4086f0:	b.hi	408708 <__fxstatat@plt+0x6728>  // b.pmore
  4086f4:	mov	w9, #0x1f                  	// #31
  4086f8:	movk	w9, #0x80, lsl #16
  4086fc:	lsr	w8, w9, w8
  408700:	and	w0, w8, #0x1
  408704:	ret
  408708:	mov	w0, wzr
  40870c:	ret
  408710:	sub	w8, w0, #0x41
  408714:	cmp	w8, #0x1a
  408718:	cset	w0, cc  // cc = lo, ul, last
  40871c:	ret
  408720:	sub	w8, w0, #0x30
  408724:	cmp	w8, #0x36
  408728:	b.hi	408740 <__fxstatat@plt+0x6760>  // b.pmore
  40872c:	mov	x9, #0x7e0000007e0000      	// #35465847073800192
  408730:	movk	x9, #0x3ff
  408734:	lsr	x8, x9, x8
  408738:	and	w0, w8, #0x1
  40873c:	ret
  408740:	mov	w0, wzr
  408744:	ret
  408748:	sub	w8, w0, #0x41
  40874c:	add	w9, w0, #0x20
  408750:	cmp	w8, #0x1a
  408754:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  408758:	ret
  40875c:	sub	w8, w0, #0x61
  408760:	sub	w9, w0, #0x20
  408764:	cmp	w8, #0x1a
  408768:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  40876c:	ret
  408770:	stp	x29, x30, [sp, #-48]!
  408774:	str	x21, [sp, #16]
  408778:	stp	x20, x19, [sp, #32]
  40877c:	mov	x29, sp
  408780:	mov	x20, x0
  408784:	bl	401bb0 <__fpending@plt>
  408788:	mov	x19, x0
  40878c:	mov	x0, x20
  408790:	bl	401b60 <ferror_unlocked@plt>
  408794:	mov	w21, w0
  408798:	mov	x0, x20
  40879c:	bl	408118 <__fxstatat@plt+0x6138>
  4087a0:	cbz	w21, 4087c4 <__fxstatat@plt+0x67e4>
  4087a4:	cbnz	w0, 4087b0 <__fxstatat@plt+0x67d0>
  4087a8:	bl	401f90 <__errno_location@plt>
  4087ac:	str	wzr, [x0]
  4087b0:	mov	w0, #0xffffffff            	// #-1
  4087b4:	ldp	x20, x19, [sp, #32]
  4087b8:	ldr	x21, [sp, #16]
  4087bc:	ldp	x29, x30, [sp], #48
  4087c0:	ret
  4087c4:	cbz	w0, 4087b4 <__fxstatat@plt+0x67d4>
  4087c8:	cbnz	x19, 4087a4 <__fxstatat@plt+0x67c4>
  4087cc:	bl	401f90 <__errno_location@plt>
  4087d0:	ldr	w8, [x0]
  4087d4:	cmp	w8, #0x9
  4087d8:	csetm	w0, ne  // ne = any
  4087dc:	b	4087b4 <__fxstatat@plt+0x67d4>
  4087e0:	stp	x29, x30, [sp, #-48]!
  4087e4:	stp	x22, x21, [sp, #16]
  4087e8:	stp	x20, x19, [sp, #32]
  4087ec:	mov	x29, sp
  4087f0:	mov	x20, x1
  4087f4:	bl	401c40 <fopen@plt>
  4087f8:	mov	x19, x0
  4087fc:	cbz	x0, 408878 <__fxstatat@plt+0x6898>
  408800:	mov	x0, x19
  408804:	bl	401bd0 <fileno@plt>
  408808:	cmp	w0, #0x2
  40880c:	b.hi	40886c <__fxstatat@plt+0x688c>  // b.pmore
  408810:	bl	408940 <__fxstatat@plt+0x6960>
  408814:	tbnz	w0, #31, 40884c <__fxstatat@plt+0x686c>
  408818:	mov	w21, w0
  40881c:	mov	x0, x19
  408820:	bl	408118 <__fxstatat@plt+0x6138>
  408824:	cbz	w0, 40888c <__fxstatat@plt+0x68ac>
  408828:	bl	401f90 <__errno_location@plt>
  40882c:	ldr	w22, [x0]
  408830:	mov	x20, x0
  408834:	mov	w0, w21
  408838:	bl	401d60 <close@plt>
  40883c:	str	w22, [x20]
  408840:	mov	w8, #0x1                   	// #1
  408844:	cbnz	w8, 408870 <__fxstatat@plt+0x6890>
  408848:	b	40886c <__fxstatat@plt+0x688c>
  40884c:	bl	401f90 <__errno_location@plt>
  408850:	ldr	w21, [x0]
  408854:	mov	x20, x0
  408858:	mov	x0, x19
  40885c:	bl	408118 <__fxstatat@plt+0x6138>
  408860:	str	w21, [x20]
  408864:	mov	w8, #0x1                   	// #1
  408868:	cbnz	w8, 408870 <__fxstatat@plt+0x6890>
  40886c:	mov	w8, wzr
  408870:	cbz	w8, 408878 <__fxstatat@plt+0x6898>
  408874:	mov	x19, xzr
  408878:	mov	x0, x19
  40887c:	ldp	x20, x19, [sp, #32]
  408880:	ldp	x22, x21, [sp, #16]
  408884:	ldp	x29, x30, [sp], #48
  408888:	ret
  40888c:	mov	w0, w21
  408890:	mov	x1, x20
  408894:	bl	401d00 <fdopen@plt>
  408898:	mov	x19, x0
  40889c:	cbz	x0, 408828 <__fxstatat@plt+0x6848>
  4088a0:	mov	w8, wzr
  4088a4:	cbnz	w8, 408870 <__fxstatat@plt+0x6890>
  4088a8:	b	40886c <__fxstatat@plt+0x688c>
  4088ac:	stp	x29, x30, [sp, #-32]!
  4088b0:	mov	x1, xzr
  4088b4:	str	x19, [sp, #16]
  4088b8:	mov	x29, sp
  4088bc:	bl	401fd0 <setlocale@plt>
  4088c0:	cbz	x0, 4088ec <__fxstatat@plt+0x690c>
  4088c4:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  4088c8:	add	x1, x1, #0xaa1
  4088cc:	mov	x19, x0
  4088d0:	bl	401e10 <strcmp@plt>
  4088d4:	cbz	w0, 4088f4 <__fxstatat@plt+0x6914>
  4088d8:	adrp	x1, 40b000 <__fxstatat@plt+0x9020>
  4088dc:	add	x1, x1, #0xaa3
  4088e0:	mov	x0, x19
  4088e4:	bl	401e10 <strcmp@plt>
  4088e8:	cbz	w0, 4088f4 <__fxstatat@plt+0x6914>
  4088ec:	mov	w0, #0x1                   	// #1
  4088f0:	b	4088f8 <__fxstatat@plt+0x6918>
  4088f4:	mov	w0, wzr
  4088f8:	ldr	x19, [sp, #16]
  4088fc:	ldp	x29, x30, [sp], #32
  408900:	ret
  408904:	stp	x29, x30, [sp, #-16]!
  408908:	mov	w0, #0xe                   	// #14
  40890c:	mov	x29, sp
  408910:	bl	401c30 <nl_langinfo@plt>
  408914:	adrp	x8, 40a000 <__fxstatat@plt+0x8020>
  408918:	add	x8, x8, #0xdff
  40891c:	cmp	x0, #0x0
  408920:	csel	x8, x8, x0, eq  // eq = none
  408924:	ldrb	w9, [x8]
  408928:	adrp	x10, 40b000 <__fxstatat@plt+0x9020>
  40892c:	add	x10, x10, #0xaa9
  408930:	cmp	w9, #0x0
  408934:	csel	x0, x10, x8, eq  // eq = none
  408938:	ldp	x29, x30, [sp], #16
  40893c:	ret
  408940:	stp	x29, x30, [sp, #-16]!
  408944:	mov	w2, #0x3                   	// #3
  408948:	mov	w1, wzr
  40894c:	mov	x29, sp
  408950:	bl	4081a4 <__fxstatat@plt+0x61c4>
  408954:	ldp	x29, x30, [sp], #16
  408958:	ret
  40895c:	nop
  408960:	stp	x29, x30, [sp, #-48]!
  408964:	mov	x29, sp
  408968:	str	q0, [sp, #16]
  40896c:	str	q1, [sp, #32]
  408970:	ldp	x2, x0, [sp, #16]
  408974:	ldp	x5, x3, [sp, #32]
  408978:	mrs	x10, fpcr
  40897c:	lsr	x1, x0, #63
  408980:	ubfx	x6, x0, #0, #48
  408984:	and	w13, w1, #0xff
  408988:	mov	x14, x1
  40898c:	ubfx	x7, x0, #48, #15
  408990:	cbz	w7, 408db0 <__fxstatat@plt+0x6dd0>
  408994:	mov	w4, #0x7fff                	// #32767
  408998:	cmp	w7, w4
  40899c:	b.eq	408df8 <__fxstatat@plt+0x6e18>  // b.none
  4089a0:	and	x7, x7, #0xffff
  4089a4:	extr	x6, x6, x2, #61
  4089a8:	mov	x15, #0xffffffffffffc001    	// #-16383
  4089ac:	orr	x4, x6, #0x8000000000000
  4089b0:	add	x7, x7, x15
  4089b4:	lsl	x2, x2, #3
  4089b8:	mov	x1, #0x0                   	// #0
  4089bc:	mov	x16, #0x0                   	// #0
  4089c0:	mov	w0, #0x0                   	// #0
  4089c4:	lsr	x8, x3, #63
  4089c8:	ubfx	x6, x3, #0, #48
  4089cc:	and	w15, w8, #0xff
  4089d0:	ubfx	x9, x3, #48, #15
  4089d4:	cbz	w9, 408d6c <__fxstatat@plt+0x6d8c>
  4089d8:	mov	w11, #0x7fff                	// #32767
  4089dc:	cmp	w9, w11
  4089e0:	b.eq	408aa4 <__fxstatat@plt+0x6ac4>  // b.none
  4089e4:	and	x9, x9, #0xffff
  4089e8:	extr	x6, x6, x5, #61
  4089ec:	mov	x12, #0xffffffffffffc001    	// #-16383
  4089f0:	orr	x6, x6, #0x8000000000000
  4089f4:	add	x9, x9, x12
  4089f8:	lsl	x5, x5, #3
  4089fc:	sub	x7, x7, x9
  408a00:	mov	x9, #0x0                   	// #0
  408a04:	eor	w11, w13, w15
  408a08:	cmp	x1, #0x9
  408a0c:	and	x3, x11, #0xff
  408a10:	mov	x12, x3
  408a14:	b.gt	408d44 <__fxstatat@plt+0x6d64>
  408a18:	cmp	x1, #0x7
  408a1c:	b.gt	408f04 <__fxstatat@plt+0x6f24>
  408a20:	cmp	x1, #0x3
  408a24:	b.eq	408a40 <__fxstatat@plt+0x6a60>  // b.none
  408a28:	b.le	408d14 <__fxstatat@plt+0x6d34>
  408a2c:	cmp	x1, #0x5
  408a30:	b.eq	408d54 <__fxstatat@plt+0x6d74>  // b.none
  408a34:	b.le	408b38 <__fxstatat@plt+0x6b58>
  408a38:	cmp	x1, #0x6
  408a3c:	b.eq	408b08 <__fxstatat@plt+0x6b28>  // b.none
  408a40:	cmp	x9, #0x1
  408a44:	b.eq	408e88 <__fxstatat@plt+0x6ea8>  // b.none
  408a48:	cbz	x9, 408a5c <__fxstatat@plt+0x6a7c>
  408a4c:	cmp	x9, #0x2
  408a50:	b.eq	40908c <__fxstatat@plt+0x70ac>  // b.none
  408a54:	cmp	x9, #0x3
  408a58:	b.eq	409074 <__fxstatat@plt+0x7094>  // b.none
  408a5c:	mov	x1, #0x3fff                	// #16383
  408a60:	mov	x12, x8
  408a64:	add	x3, x7, x1
  408a68:	cmp	x3, #0x0
  408a6c:	b.le	408f48 <__fxstatat@plt+0x6f68>
  408a70:	tst	x5, #0x7
  408a74:	b.ne	408eb8 <__fxstatat@plt+0x6ed8>  // b.any
  408a78:	and	w11, w12, #0x1
  408a7c:	tbz	x6, #52, 408a88 <__fxstatat@plt+0x6aa8>
  408a80:	and	x6, x6, #0xffefffffffffffff
  408a84:	add	x3, x7, #0x4, lsl #12
  408a88:	mov	x1, #0x7ffe                	// #32766
  408a8c:	cmp	x3, x1
  408a90:	b.gt	409030 <__fxstatat@plt+0x7050>
  408a94:	and	w1, w3, #0x7fff
  408a98:	extr	x2, x6, x5, #3
  408a9c:	ubfx	x6, x6, #3, #48
  408aa0:	b	408b14 <__fxstatat@plt+0x6b34>
  408aa4:	mov	x9, #0xffffffffffff8001    	// #-32767
  408aa8:	orr	x3, x6, x5
  408aac:	add	x7, x7, x9
  408ab0:	cbz	x3, 408e2c <__fxstatat@plt+0x6e4c>
  408ab4:	tst	x6, #0x800000000000
  408ab8:	orr	x1, x1, #0x3
  408abc:	csinc	w0, w0, wzr, ne  // ne = any
  408ac0:	mov	x9, #0x3                   	// #3
  408ac4:	eor	w11, w13, w15
  408ac8:	cmp	x1, #0x9
  408acc:	and	x3, x11, #0xff
  408ad0:	mov	x12, x3
  408ad4:	b.le	408a18 <__fxstatat@plt+0x6a38>
  408ad8:	cmp	x1, #0xf
  408adc:	b.ne	408d44 <__fxstatat@plt+0x6d64>  // b.any
  408ae0:	tbz	x4, #47, 408ef0 <__fxstatat@plt+0x6f10>
  408ae4:	tbnz	x6, #47, 408ef0 <__fxstatat@plt+0x6f10>
  408ae8:	orr	x6, x6, #0x800000000000
  408aec:	mov	w11, w15
  408af0:	and	x6, x6, #0xffffffffffff
  408af4:	mov	x2, x5
  408af8:	mov	w1, #0x7fff                	// #32767
  408afc:	b	408b14 <__fxstatat@plt+0x6b34>
  408b00:	cmp	x1, #0x2
  408b04:	b.ne	408b40 <__fxstatat@plt+0x6b60>  // b.any
  408b08:	mov	w1, #0x0                   	// #0
  408b0c:	mov	x6, #0x0                   	// #0
  408b10:	mov	x2, #0x0                   	// #0
  408b14:	mov	x5, #0x0                   	// #0
  408b18:	orr	w1, w1, w11, lsl #15
  408b1c:	bfxil	x5, x6, #0, #48
  408b20:	fmov	d0, x2
  408b24:	bfi	x5, x1, #48, #16
  408b28:	fmov	v0.d[1], x5
  408b2c:	cbnz	w0, 408d34 <__fxstatat@plt+0x6d54>
  408b30:	ldp	x29, x30, [sp], #48
  408b34:	ret
  408b38:	cmp	x1, #0x4
  408b3c:	b.eq	408b08 <__fxstatat@plt+0x6b28>  // b.none
  408b40:	cmp	x4, x6
  408b44:	b.ls	408e9c <__fxstatat@plt+0x6ebc>  // b.plast
  408b48:	lsr	x3, x4, #1
  408b4c:	extr	x8, x4, x2, #1
  408b50:	lsl	x2, x2, #63
  408b54:	ubfx	x14, x6, #20, #32
  408b58:	extr	x9, x6, x5, #52
  408b5c:	lsl	x13, x5, #12
  408b60:	and	x15, x9, #0xffffffff
  408b64:	udiv	x5, x3, x14
  408b68:	msub	x3, x5, x14, x3
  408b6c:	mul	x1, x15, x5
  408b70:	extr	x3, x3, x8, #32
  408b74:	cmp	x1, x3
  408b78:	b.ls	408b8c <__fxstatat@plt+0x6bac>  // b.plast
  408b7c:	adds	x3, x9, x3
  408b80:	ccmp	x1, x3, #0x0, cc  // cc = lo, ul, last
  408b84:	b.hi	40916c <__fxstatat@plt+0x718c>  // b.pmore
  408b88:	sub	x5, x5, #0x1
  408b8c:	sub	x3, x3, x1
  408b90:	mov	x4, x8
  408b94:	udiv	x1, x3, x14
  408b98:	msub	x3, x1, x14, x3
  408b9c:	mul	x6, x15, x1
  408ba0:	bfi	x4, x3, #32, #32
  408ba4:	cmp	x6, x4
  408ba8:	b.ls	408bbc <__fxstatat@plt+0x6bdc>  // b.plast
  408bac:	adds	x4, x9, x4
  408bb0:	ccmp	x6, x4, #0x0, cc  // cc = lo, ul, last
  408bb4:	b.hi	409160 <__fxstatat@plt+0x7180>  // b.pmore
  408bb8:	sub	x1, x1, #0x1
  408bbc:	orr	x8, x1, x5, lsl #32
  408bc0:	and	x17, x13, #0xffffffff
  408bc4:	and	x1, x8, #0xffffffff
  408bc8:	lsr	x16, x13, #32
  408bcc:	lsr	x5, x8, #32
  408bd0:	sub	x4, x4, x6
  408bd4:	mov	x18, #0x100000000           	// #4294967296
  408bd8:	mul	x3, x1, x17
  408bdc:	mul	x30, x5, x17
  408be0:	madd	x6, x16, x1, x30
  408be4:	and	x1, x3, #0xffffffff
  408be8:	mul	x5, x5, x16
  408bec:	add	x3, x6, x3, lsr #32
  408bf0:	add	x6, x5, x18
  408bf4:	cmp	x30, x3
  408bf8:	csel	x5, x6, x5, hi  // hi = pmore
  408bfc:	add	x1, x1, x3, lsl #32
  408c00:	add	x5, x5, x3, lsr #32
  408c04:	cmp	x4, x5
  408c08:	b.cc	408f14 <__fxstatat@plt+0x6f34>  // b.lo, b.ul, b.last
  408c0c:	ccmp	x2, x1, #0x2, eq  // eq = none
  408c10:	mov	x6, x8
  408c14:	b.cc	408f14 <__fxstatat@plt+0x6f34>  // b.lo, b.ul, b.last
  408c18:	subs	x8, x2, x1
  408c1c:	mov	x3, #0x3fff                	// #16383
  408c20:	cmp	x2, x1
  408c24:	add	x3, x7, x3
  408c28:	sbc	x4, x4, x5
  408c2c:	cmp	x9, x4
  408c30:	b.eq	409178 <__fxstatat@plt+0x7198>  // b.none
  408c34:	udiv	x5, x4, x14
  408c38:	msub	x4, x5, x14, x4
  408c3c:	mul	x2, x15, x5
  408c40:	extr	x1, x4, x8, #32
  408c44:	cmp	x2, x1
  408c48:	b.ls	408c5c <__fxstatat@plt+0x6c7c>  // b.plast
  408c4c:	adds	x1, x9, x1
  408c50:	ccmp	x2, x1, #0x0, cc  // cc = lo, ul, last
  408c54:	b.hi	409230 <__fxstatat@plt+0x7250>  // b.pmore
  408c58:	sub	x5, x5, #0x1
  408c5c:	sub	x1, x1, x2
  408c60:	udiv	x2, x1, x14
  408c64:	msub	x1, x2, x14, x1
  408c68:	mul	x15, x15, x2
  408c6c:	bfi	x8, x1, #32, #32
  408c70:	mov	x1, x8
  408c74:	cmp	x15, x8
  408c78:	b.ls	408c8c <__fxstatat@plt+0x6cac>  // b.plast
  408c7c:	adds	x1, x9, x8
  408c80:	ccmp	x15, x1, #0x0, cc  // cc = lo, ul, last
  408c84:	b.hi	40923c <__fxstatat@plt+0x725c>  // b.pmore
  408c88:	sub	x2, x2, #0x1
  408c8c:	orr	x5, x2, x5, lsl #32
  408c90:	mov	x11, #0x100000000           	// #4294967296
  408c94:	and	x4, x5, #0xffffffff
  408c98:	sub	x1, x1, x15
  408c9c:	lsr	x14, x5, #32
  408ca0:	mul	x2, x17, x4
  408ca4:	mul	x17, x14, x17
  408ca8:	madd	x4, x16, x4, x17
  408cac:	and	x8, x2, #0xffffffff
  408cb0:	mul	x16, x16, x14
  408cb4:	add	x2, x4, x2, lsr #32
  408cb8:	add	x4, x16, x11
  408cbc:	cmp	x17, x2
  408cc0:	csel	x16, x4, x16, hi  // hi = pmore
  408cc4:	add	x4, x8, x2, lsl #32
  408cc8:	add	x16, x16, x2, lsr #32
  408ccc:	cmp	x1, x16
  408cd0:	b.cs	4090b0 <__fxstatat@plt+0x70d0>  // b.hs, b.nlast
  408cd4:	adds	x2, x9, x1
  408cd8:	sub	x8, x5, #0x1
  408cdc:	mov	x1, x2
  408ce0:	b.cs	408cf4 <__fxstatat@plt+0x6d14>  // b.hs, b.nlast
  408ce4:	cmp	x2, x16
  408ce8:	b.cc	4091b0 <__fxstatat@plt+0x71d0>  // b.lo, b.ul, b.last
  408cec:	ccmp	x13, x4, #0x2, eq  // eq = none
  408cf0:	b.cc	4091b0 <__fxstatat@plt+0x71d0>  // b.lo, b.ul, b.last
  408cf4:	cmp	x13, x4
  408cf8:	mov	x5, x8
  408cfc:	cset	w2, ne  // ne = any
  408d00:	cmp	w2, #0x0
  408d04:	orr	x2, x5, #0x1
  408d08:	ccmp	x1, x16, #0x0, eq  // eq = none
  408d0c:	csel	x5, x2, x5, ne  // ne = any
  408d10:	b	408a68 <__fxstatat@plt+0x6a88>
  408d14:	cmp	x1, #0x1
  408d18:	b.ne	408b00 <__fxstatat@plt+0x6b20>  // b.any
  408d1c:	mov	x4, #0x0                   	// #0
  408d20:	fmov	d0, x4
  408d24:	lsl	x3, x3, #63
  408d28:	orr	w0, w0, #0x2
  408d2c:	orr	x5, x3, #0x7fff000000000000
  408d30:	fmov	v0.d[1], x5
  408d34:	str	q0, [sp, #16]
  408d38:	bl	409ed8 <__fxstatat@plt+0x7ef8>
  408d3c:	ldr	q0, [sp, #16]
  408d40:	b	408b30 <__fxstatat@plt+0x6b50>
  408d44:	cmp	x1, #0xb
  408d48:	b.gt	408e18 <__fxstatat@plt+0x6e38>
  408d4c:	cmp	x1, #0xa
  408d50:	b.ne	408a40 <__fxstatat@plt+0x6a60>  // b.any
  408d54:	mov	w11, #0x0                   	// #0
  408d58:	mov	x6, #0xffffffffffff        	// #281474976710655
  408d5c:	mov	x2, #0xffffffffffffffff    	// #-1
  408d60:	mov	w0, #0x1                   	// #1
  408d64:	mov	w1, #0x7fff                	// #32767
  408d68:	b	408b14 <__fxstatat@plt+0x6b34>
  408d6c:	orr	x3, x6, x5
  408d70:	cbz	x3, 408e58 <__fxstatat@plt+0x6e78>
  408d74:	cbz	x6, 40900c <__fxstatat@plt+0x702c>
  408d78:	clz	x3, x6
  408d7c:	sub	x9, x3, #0xf
  408d80:	add	w12, w9, #0x3
  408d84:	mov	w11, #0x3d                  	// #61
  408d88:	sub	w9, w11, w9
  408d8c:	lsl	x6, x6, x12
  408d90:	lsr	x9, x5, x9
  408d94:	orr	x6, x9, x6
  408d98:	lsl	x5, x5, x12
  408d9c:	add	x7, x3, x7
  408da0:	mov	x11, #0x3fef                	// #16367
  408da4:	mov	x9, #0x0                   	// #0
  408da8:	add	x7, x7, x11
  408dac:	b	408a04 <__fxstatat@plt+0x6a24>
  408db0:	orr	x4, x6, x2
  408db4:	cbz	x4, 408e40 <__fxstatat@plt+0x6e60>
  408db8:	cbz	x6, 408fe8 <__fxstatat@plt+0x7008>
  408dbc:	clz	x0, x6
  408dc0:	sub	x4, x0, #0xf
  408dc4:	add	w7, w4, #0x3
  408dc8:	mov	w1, #0x3d                  	// #61
  408dcc:	sub	w4, w1, w4
  408dd0:	lsl	x6, x6, x7
  408dd4:	lsr	x4, x2, x4
  408dd8:	orr	x4, x4, x6
  408ddc:	lsl	x2, x2, x7
  408de0:	mov	x7, #0xffffffffffffc011    	// #-16367
  408de4:	mov	x1, #0x0                   	// #0
  408de8:	sub	x7, x7, x0
  408dec:	mov	x16, #0x0                   	// #0
  408df0:	mov	w0, #0x0                   	// #0
  408df4:	b	4089c4 <__fxstatat@plt+0x69e4>
  408df8:	orr	x4, x6, x2
  408dfc:	cbnz	x4, 408e6c <__fxstatat@plt+0x6e8c>
  408e00:	mov	x2, #0x0                   	// #0
  408e04:	mov	x1, #0x8                   	// #8
  408e08:	mov	x7, #0x7fff                	// #32767
  408e0c:	mov	x16, #0x2                   	// #2
  408e10:	mov	w0, #0x0                   	// #0
  408e14:	b	4089c4 <__fxstatat@plt+0x69e4>
  408e18:	mov	x6, x4
  408e1c:	mov	x5, x2
  408e20:	mov	x8, x14
  408e24:	mov	x9, x16
  408e28:	b	408a40 <__fxstatat@plt+0x6a60>
  408e2c:	orr	x1, x1, #0x2
  408e30:	mov	x6, #0x0                   	// #0
  408e34:	mov	x5, #0x0                   	// #0
  408e38:	mov	x9, #0x2                   	// #2
  408e3c:	b	408ac4 <__fxstatat@plt+0x6ae4>
  408e40:	mov	x2, #0x0                   	// #0
  408e44:	mov	x1, #0x4                   	// #4
  408e48:	mov	x7, #0x0                   	// #0
  408e4c:	mov	x16, #0x1                   	// #1
  408e50:	mov	w0, #0x0                   	// #0
  408e54:	b	4089c4 <__fxstatat@plt+0x69e4>
  408e58:	orr	x1, x1, #0x1
  408e5c:	mov	x6, #0x0                   	// #0
  408e60:	mov	x5, #0x0                   	// #0
  408e64:	mov	x9, #0x1                   	// #1
  408e68:	b	408a04 <__fxstatat@plt+0x6a24>
  408e6c:	lsr	x0, x6, #47
  408e70:	mov	x4, x6
  408e74:	eor	w0, w0, #0x1
  408e78:	mov	x1, #0xc                   	// #12
  408e7c:	mov	x7, #0x7fff                	// #32767
  408e80:	mov	x16, #0x3                   	// #3
  408e84:	b	4089c4 <__fxstatat@plt+0x69e4>
  408e88:	mov	w11, w8
  408e8c:	mov	w1, #0x0                   	// #0
  408e90:	mov	x6, #0x0                   	// #0
  408e94:	mov	x2, #0x0                   	// #0
  408e98:	b	408b14 <__fxstatat@plt+0x6b34>
  408e9c:	ccmp	x5, x2, #0x2, eq  // eq = none
  408ea0:	b.ls	408b48 <__fxstatat@plt+0x6b68>  // b.plast
  408ea4:	mov	x8, x2
  408ea8:	sub	x7, x7, #0x1
  408eac:	mov	x3, x4
  408eb0:	mov	x2, #0x0                   	// #0
  408eb4:	b	408b54 <__fxstatat@plt+0x6b74>
  408eb8:	and	x1, x10, #0xc00000
  408ebc:	orr	w0, w0, #0x10
  408ec0:	cmp	x1, #0x400, lsl #12
  408ec4:	b.eq	409218 <__fxstatat@plt+0x7238>  // b.none
  408ec8:	cmp	x1, #0x800, lsl #12
  408ecc:	b.eq	40912c <__fxstatat@plt+0x714c>  // b.none
  408ed0:	cbnz	x1, 408a78 <__fxstatat@plt+0x6a98>
  408ed4:	and	x1, x5, #0xf
  408ed8:	and	w11, w12, #0x1
  408edc:	cmp	x1, #0x4
  408ee0:	b.eq	408a7c <__fxstatat@plt+0x6a9c>  // b.none
  408ee4:	adds	x5, x5, #0x4
  408ee8:	cinc	x6, x6, cs  // cs = hs, nlast
  408eec:	b	408a7c <__fxstatat@plt+0x6a9c>
  408ef0:	orr	x6, x4, #0x800000000000
  408ef4:	mov	w11, w13
  408ef8:	and	x6, x6, #0xffffffffffff
  408efc:	mov	w1, #0x7fff                	// #32767
  408f00:	b	408b14 <__fxstatat@plt+0x6b34>
  408f04:	mov	w1, #0x7fff                	// #32767
  408f08:	mov	x6, #0x0                   	// #0
  408f0c:	mov	x2, #0x0                   	// #0
  408f10:	b	408b14 <__fxstatat@plt+0x6b34>
  408f14:	adds	x3, x2, x13
  408f18:	sub	x6, x8, #0x1
  408f1c:	adc	x4, x4, x9
  408f20:	cset	x18, cs  // cs = hs, nlast
  408f24:	mov	x2, x3
  408f28:	cmp	x9, x4
  408f2c:	b.cs	4090a0 <__fxstatat@plt+0x70c0>  // b.hs, b.nlast
  408f30:	cmp	x5, x4
  408f34:	b.ls	4090c8 <__fxstatat@plt+0x70e8>  // b.plast
  408f38:	adds	x2, x13, x3
  408f3c:	sub	x6, x8, #0x2
  408f40:	adc	x4, x4, x9
  408f44:	b	408c18 <__fxstatat@plt+0x6c38>
  408f48:	mov	x1, #0x1                   	// #1
  408f4c:	sub	x1, x1, x3
  408f50:	cmp	x1, #0x74
  408f54:	and	w11, w12, #0x1
  408f58:	b.le	408f74 <__fxstatat@plt+0x6f94>
  408f5c:	orr	x2, x5, x6
  408f60:	cbnz	x2, 409194 <__fxstatat@plt+0x71b4>
  408f64:	orr	w0, w0, #0x8
  408f68:	mov	w1, #0x0                   	// #0
  408f6c:	mov	x6, #0x0                   	// #0
  408f70:	b	409058 <__fxstatat@plt+0x7078>
  408f74:	cmp	x1, #0x3f
  408f78:	b.le	4090d4 <__fxstatat@plt+0x70f4>
  408f7c:	mov	w2, #0x80                  	// #128
  408f80:	sub	w2, w2, w1
  408f84:	cmp	x1, #0x40
  408f88:	sub	w1, w1, #0x40
  408f8c:	lsl	x2, x6, x2
  408f90:	orr	x2, x5, x2
  408f94:	csel	x5, x2, x5, ne  // ne = any
  408f98:	lsr	x6, x6, x1
  408f9c:	cmp	x5, #0x0
  408fa0:	cset	x2, ne  // ne = any
  408fa4:	orr	x2, x2, x6
  408fa8:	ands	x6, x2, #0x7
  408fac:	b.eq	409108 <__fxstatat@plt+0x7128>  // b.none
  408fb0:	mov	x6, #0x0                   	// #0
  408fb4:	and	x10, x10, #0xc00000
  408fb8:	orr	w0, w0, #0x10
  408fbc:	cmp	x10, #0x400, lsl #12
  408fc0:	b.eq	409254 <__fxstatat@plt+0x7274>  // b.none
  408fc4:	cmp	x10, #0x800, lsl #12
  408fc8:	b.eq	409268 <__fxstatat@plt+0x7288>  // b.none
  408fcc:	cbz	x10, 4091d0 <__fxstatat@plt+0x71f0>
  408fd0:	tbnz	x6, #51, 4091e8 <__fxstatat@plt+0x7208>
  408fd4:	orr	w0, w0, #0x8
  408fd8:	extr	x2, x6, x2, #3
  408fdc:	mov	w1, #0x0                   	// #0
  408fe0:	ubfx	x6, x6, #3, #48
  408fe4:	b	409058 <__fxstatat@plt+0x7078>
  408fe8:	clz	x7, x2
  408fec:	add	x4, x7, #0x31
  408ff0:	add	x0, x7, #0x40
  408ff4:	cmp	x4, #0x3c
  408ff8:	b.le	408dc4 <__fxstatat@plt+0x6de4>
  408ffc:	sub	w4, w4, #0x3d
  409000:	lsl	x4, x2, x4
  409004:	mov	x2, #0x0                   	// #0
  409008:	b	408de0 <__fxstatat@plt+0x6e00>
  40900c:	clz	x3, x5
  409010:	add	x9, x3, #0x31
  409014:	add	x3, x3, #0x40
  409018:	cmp	x9, #0x3c
  40901c:	b.le	408d80 <__fxstatat@plt+0x6da0>
  409020:	sub	w6, w9, #0x3d
  409024:	lsl	x6, x5, x6
  409028:	mov	x5, #0x0                   	// #0
  40902c:	b	408d9c <__fxstatat@plt+0x6dbc>
  409030:	and	x2, x10, #0xc00000
  409034:	cmp	x2, #0x400, lsl #12
  409038:	b.eq	4091fc <__fxstatat@plt+0x721c>  // b.none
  40903c:	cmp	x2, #0x800, lsl #12
  409040:	b.eq	409144 <__fxstatat@plt+0x7164>  // b.none
  409044:	cbz	x2, 409120 <__fxstatat@plt+0x7140>
  409048:	mov	x6, #0xffffffffffff        	// #281474976710655
  40904c:	mov	x2, #0xffffffffffffffff    	// #-1
  409050:	mov	w3, #0x14                  	// #20
  409054:	orr	w0, w0, w3
  409058:	mov	x5, #0x0                   	// #0
  40905c:	orr	w1, w1, w11, lsl #15
  409060:	bfxil	x5, x6, #0, #48
  409064:	fmov	d0, x2
  409068:	bfi	x5, x1, #48, #16
  40906c:	fmov	v0.d[1], x5
  409070:	b	408d34 <__fxstatat@plt+0x6d54>
  409074:	orr	x6, x6, #0x800000000000
  409078:	mov	w11, w8
  40907c:	and	x6, x6, #0xffffffffffff
  409080:	mov	x2, x5
  409084:	mov	w1, #0x7fff                	// #32767
  409088:	b	408b14 <__fxstatat@plt+0x6b34>
  40908c:	mov	w11, w8
  409090:	mov	w1, #0x7fff                	// #32767
  409094:	mov	x6, #0x0                   	// #0
  409098:	mov	x2, #0x0                   	// #0
  40909c:	b	408b14 <__fxstatat@plt+0x6b34>
  4090a0:	cmp	x18, #0x0
  4090a4:	ccmp	x9, x4, #0x0, eq  // eq = none
  4090a8:	b.ne	408c18 <__fxstatat@plt+0x6c38>  // b.any
  4090ac:	b	408f30 <__fxstatat@plt+0x6f50>
  4090b0:	cmp	x4, #0x0
  4090b4:	cset	w2, ne  // ne = any
  4090b8:	cmp	w2, #0x0
  4090bc:	ccmp	x1, x16, #0x0, ne  // ne = any
  4090c0:	b.ne	408d00 <__fxstatat@plt+0x6d20>  // b.any
  4090c4:	b	408cd4 <__fxstatat@plt+0x6cf4>
  4090c8:	ccmp	x1, x3, #0x0, eq  // eq = none
  4090cc:	b.ls	408c18 <__fxstatat@plt+0x6c38>  // b.plast
  4090d0:	b	408f38 <__fxstatat@plt+0x6f58>
  4090d4:	mov	w2, #0x40                  	// #64
  4090d8:	sub	w2, w2, w1
  4090dc:	lsr	x4, x5, x1
  4090e0:	lsl	x5, x5, x2
  4090e4:	cmp	x5, #0x0
  4090e8:	cset	x3, ne  // ne = any
  4090ec:	lsl	x2, x6, x2
  4090f0:	orr	x2, x2, x4
  4090f4:	lsr	x6, x6, x1
  4090f8:	orr	x2, x2, x3
  4090fc:	tst	x2, #0x7
  409100:	b.ne	408fb4 <__fxstatat@plt+0x6fd4>  // b.any
  409104:	tbnz	x6, #51, 409274 <__fxstatat@plt+0x7294>
  409108:	mov	w1, #0x0                   	// #0
  40910c:	extr	x2, x6, x2, #3
  409110:	ubfx	x6, x6, #3, #48
  409114:	tbz	w10, #11, 408b14 <__fxstatat@plt+0x6b34>
  409118:	orr	w0, w0, #0x8
  40911c:	b	409058 <__fxstatat@plt+0x7078>
  409120:	mov	w1, #0x7fff                	// #32767
  409124:	mov	x6, #0x0                   	// #0
  409128:	b	409050 <__fxstatat@plt+0x7070>
  40912c:	mov	w11, #0x0                   	// #0
  409130:	cbz	x12, 408a7c <__fxstatat@plt+0x6a9c>
  409134:	adds	x5, x5, #0x8
  409138:	mov	w11, #0x1                   	// #1
  40913c:	cinc	x6, x6, cs  // cs = hs, nlast
  409140:	b	408a7c <__fxstatat@plt+0x6a9c>
  409144:	cmp	x12, #0x0
  409148:	mov	w2, #0x7fff                	// #32767
  40914c:	mov	x6, #0xffffffffffff        	// #281474976710655
  409150:	csel	w1, w1, w2, eq  // eq = none
  409154:	csel	x6, x6, xzr, eq  // eq = none
  409158:	csetm	x2, eq  // eq = none
  40915c:	b	409050 <__fxstatat@plt+0x7070>
  409160:	sub	x1, x1, #0x2
  409164:	add	x4, x4, x9
  409168:	b	408bbc <__fxstatat@plt+0x6bdc>
  40916c:	sub	x5, x5, #0x2
  409170:	add	x3, x3, x9
  409174:	b	408b8c <__fxstatat@plt+0x6bac>
  409178:	cmp	x3, #0x0
  40917c:	mov	x5, #0xffffffffffffffff    	// #-1
  409180:	b.gt	408eb8 <__fxstatat@plt+0x6ed8>
  409184:	mov	x1, #0x1                   	// #1
  409188:	sub	x1, x1, x3
  40918c:	cmp	x1, #0x74
  409190:	b.le	408f74 <__fxstatat@plt+0x6f94>
  409194:	and	x10, x10, #0xc00000
  409198:	orr	w0, w0, #0x10
  40919c:	cmp	x10, #0x400, lsl #12
  4091a0:	b.eq	409248 <__fxstatat@plt+0x7268>  // b.none
  4091a4:	cmp	x10, #0x800, lsl #12
  4091a8:	csel	x2, x12, xzr, eq  // eq = none
  4091ac:	b	408f64 <__fxstatat@plt+0x6f84>
  4091b0:	lsl	x8, x13, #1
  4091b4:	sub	x5, x5, #0x2
  4091b8:	cmp	x13, x8
  4091bc:	cinc	x1, x9, hi  // hi = pmore
  4091c0:	cmp	x4, x8
  4091c4:	add	x1, x2, x1
  4091c8:	cset	w2, ne  // ne = any
  4091cc:	b	408d00 <__fxstatat@plt+0x6d20>
  4091d0:	and	x1, x2, #0xf
  4091d4:	cmp	x1, #0x4
  4091d8:	b.eq	4091e4 <__fxstatat@plt+0x7204>  // b.none
  4091dc:	adds	x2, x2, #0x4
  4091e0:	cinc	x6, x6, cs  // cs = hs, nlast
  4091e4:	tbz	x6, #51, 408fd4 <__fxstatat@plt+0x6ff4>
  4091e8:	orr	w0, w0, #0x8
  4091ec:	mov	w1, #0x1                   	// #1
  4091f0:	mov	x6, #0x0                   	// #0
  4091f4:	mov	x2, #0x0                   	// #0
  4091f8:	b	409058 <__fxstatat@plt+0x7078>
  4091fc:	cmp	x12, #0x0
  409200:	mov	w2, #0x7fff                	// #32767
  409204:	mov	x6, #0xffffffffffff        	// #281474976710655
  409208:	csel	w1, w1, w2, ne  // ne = any
  40920c:	csel	x6, x6, xzr, ne  // ne = any
  409210:	csetm	x2, ne  // ne = any
  409214:	b	409050 <__fxstatat@plt+0x7070>
  409218:	mov	w11, #0x1                   	// #1
  40921c:	cbnz	x12, 408a7c <__fxstatat@plt+0x6a9c>
  409220:	adds	x5, x5, #0x8
  409224:	mov	w11, #0x0                   	// #0
  409228:	cinc	x6, x6, cs  // cs = hs, nlast
  40922c:	b	408a7c <__fxstatat@plt+0x6a9c>
  409230:	sub	x5, x5, #0x2
  409234:	add	x1, x1, x9
  409238:	b	408c5c <__fxstatat@plt+0x6c7c>
  40923c:	sub	x2, x2, #0x2
  409240:	add	x1, x1, x9
  409244:	b	408c8c <__fxstatat@plt+0x6cac>
  409248:	mov	x2, #0x1                   	// #1
  40924c:	sub	x2, x2, x12
  409250:	b	408f64 <__fxstatat@plt+0x6f84>
  409254:	cbnz	x12, 4091e4 <__fxstatat@plt+0x7204>
  409258:	adds	x2, x2, #0x8
  40925c:	cinc	x6, x6, cs  // cs = hs, nlast
  409260:	tbnz	x6, #51, 4091e8 <__fxstatat@plt+0x7208>
  409264:	b	408fd4 <__fxstatat@plt+0x6ff4>
  409268:	cbnz	x12, 409258 <__fxstatat@plt+0x7278>
  40926c:	tbnz	x6, #51, 4091e8 <__fxstatat@plt+0x7208>
  409270:	b	408fd4 <__fxstatat@plt+0x6ff4>
  409274:	orr	w0, w0, #0x10
  409278:	b	4091e8 <__fxstatat@plt+0x7208>
  40927c:	nop
  409280:	stp	x29, x30, [sp, #-48]!
  409284:	mov	x29, sp
  409288:	str	q0, [sp, #16]
  40928c:	str	q1, [sp, #32]
  409290:	ldp	x6, x1, [sp, #16]
  409294:	ldp	x7, x0, [sp, #32]
  409298:	mrs	x2, fpcr
  40929c:	ubfx	x4, x1, #48, #15
  4092a0:	lsr	x2, x1, #63
  4092a4:	lsr	x3, x0, #63
  4092a8:	ubfx	x9, x0, #0, #48
  4092ac:	mov	x5, #0x7fff                	// #32767
  4092b0:	mov	x10, x6
  4092b4:	cmp	x4, x5
  4092b8:	and	w2, w2, #0xff
  4092bc:	ubfx	x1, x1, #0, #48
  4092c0:	and	w3, w3, #0xff
  4092c4:	ubfx	x0, x0, #48, #15
  4092c8:	b.eq	4092fc <__fxstatat@plt+0x731c>  // b.none
  4092cc:	cmp	x0, x5
  4092d0:	b.eq	4092e8 <__fxstatat@plt+0x7308>  // b.none
  4092d4:	cmp	x4, x0
  4092d8:	mov	w0, #0x1                   	// #1
  4092dc:	b.eq	409314 <__fxstatat@plt+0x7334>  // b.none
  4092e0:	ldp	x29, x30, [sp], #48
  4092e4:	ret
  4092e8:	orr	x8, x9, x7
  4092ec:	cbnz	x8, 409378 <__fxstatat@plt+0x7398>
  4092f0:	mov	w0, #0x1                   	// #1
  4092f4:	ldp	x29, x30, [sp], #48
  4092f8:	ret
  4092fc:	orr	x5, x1, x6
  409300:	cbnz	x5, 409348 <__fxstatat@plt+0x7368>
  409304:	cmp	x0, x4
  409308:	b.ne	4092f0 <__fxstatat@plt+0x7310>  // b.any
  40930c:	orr	x8, x9, x7
  409310:	cbnz	x8, 409378 <__fxstatat@plt+0x7398>
  409314:	cmp	x1, x9
  409318:	mov	w0, #0x1                   	// #1
  40931c:	ccmp	x6, x7, #0x0, eq  // eq = none
  409320:	b.ne	4092e0 <__fxstatat@plt+0x7300>  // b.any
  409324:	cmp	w2, w3
  409328:	mov	w0, #0x0                   	// #0
  40932c:	b.eq	4092e0 <__fxstatat@plt+0x7300>  // b.none
  409330:	mov	w0, #0x1                   	// #1
  409334:	cbnz	x4, 4092e0 <__fxstatat@plt+0x7300>
  409338:	orr	x1, x1, x10
  40933c:	cmp	x1, #0x0
  409340:	cset	w0, ne  // ne = any
  409344:	b	4092e0 <__fxstatat@plt+0x7300>
  409348:	tst	x1, #0x800000000000
  40934c:	b.ne	409364 <__fxstatat@plt+0x7384>  // b.any
  409350:	mov	w0, #0x1                   	// #1
  409354:	bl	409ed8 <__fxstatat@plt+0x7ef8>
  409358:	mov	w0, #0x1                   	// #1
  40935c:	ldp	x29, x30, [sp], #48
  409360:	ret
  409364:	cmp	x0, x4
  409368:	mov	w0, #0x1                   	// #1
  40936c:	b.ne	4092e0 <__fxstatat@plt+0x7300>  // b.any
  409370:	orr	x8, x9, x7
  409374:	cbz	x8, 4092e0 <__fxstatat@plt+0x7300>
  409378:	tst	x9, #0x800000000000
  40937c:	b.eq	409350 <__fxstatat@plt+0x7370>  // b.none
  409380:	b	4092f0 <__fxstatat@plt+0x7310>
  409384:	nop
  409388:	stp	x29, x30, [sp, #-48]!
  40938c:	mov	x29, sp
  409390:	str	q0, [sp, #16]
  409394:	str	q1, [sp, #32]
  409398:	ldp	x8, x1, [sp, #16]
  40939c:	ldp	x9, x0, [sp, #32]
  4093a0:	mrs	x2, fpcr
  4093a4:	ubfx	x4, x1, #48, #15
  4093a8:	ubfx	x10, x1, #0, #48
  4093ac:	lsr	x2, x1, #63
  4093b0:	mov	x5, #0x7fff                	// #32767
  4093b4:	mov	x6, x8
  4093b8:	cmp	x4, x5
  4093bc:	ubfx	x11, x0, #0, #48
  4093c0:	ubfx	x7, x0, #48, #15
  4093c4:	lsr	x1, x0, #63
  4093c8:	mov	x3, x9
  4093cc:	b.eq	409404 <__fxstatat@plt+0x7424>  // b.none
  4093d0:	cmp	x7, x5
  4093d4:	b.eq	409414 <__fxstatat@plt+0x7434>  // b.none
  4093d8:	cbnz	x4, 409440 <__fxstatat@plt+0x7460>
  4093dc:	orr	x6, x10, x8
  4093e0:	cmp	x6, #0x0
  4093e4:	cset	w0, eq  // eq = none
  4093e8:	cbnz	x7, 40942c <__fxstatat@plt+0x744c>
  4093ec:	orr	x3, x11, x9
  4093f0:	cbnz	x3, 40942c <__fxstatat@plt+0x744c>
  4093f4:	mov	w0, #0x0                   	// #0
  4093f8:	cbnz	x6, 409454 <__fxstatat@plt+0x7474>
  4093fc:	ldp	x29, x30, [sp], #48
  409400:	ret
  409404:	orr	x0, x10, x8
  409408:	cbnz	x0, 409468 <__fxstatat@plt+0x7488>
  40940c:	cmp	x7, x4
  409410:	b.ne	409440 <__fxstatat@plt+0x7460>  // b.any
  409414:	orr	x3, x11, x3
  409418:	cbnz	x3, 409468 <__fxstatat@plt+0x7488>
  40941c:	cbnz	x4, 40944c <__fxstatat@plt+0x746c>
  409420:	orr	x6, x10, x6
  409424:	cmp	x6, #0x0
  409428:	cset	w0, eq  // eq = none
  40942c:	cbz	w0, 40944c <__fxstatat@plt+0x746c>
  409430:	cmp	x1, #0x0
  409434:	csinv	w0, w0, wzr, ne  // ne = any
  409438:	ldp	x29, x30, [sp], #48
  40943c:	ret
  409440:	cbnz	x7, 40944c <__fxstatat@plt+0x746c>
  409444:	orr	x3, x11, x3
  409448:	cbz	x3, 409454 <__fxstatat@plt+0x7474>
  40944c:	cmp	x2, x1
  409450:	b.eq	40947c <__fxstatat@plt+0x749c>  // b.none
  409454:	cmp	x2, #0x0
  409458:	mov	w0, #0xffffffff            	// #-1
  40945c:	cneg	w0, w0, eq  // eq = none
  409460:	ldp	x29, x30, [sp], #48
  409464:	ret
  409468:	mov	w0, #0x1                   	// #1
  40946c:	bl	409ed8 <__fxstatat@plt+0x7ef8>
  409470:	mov	w0, #0x2                   	// #2
  409474:	ldp	x29, x30, [sp], #48
  409478:	ret
  40947c:	cmp	x4, x7
  409480:	b.gt	409454 <__fxstatat@plt+0x7474>
  409484:	b.lt	4094b8 <__fxstatat@plt+0x74d8>  // b.tstop
  409488:	cmp	x10, x11
  40948c:	b.hi	409454 <__fxstatat@plt+0x7474>  // b.pmore
  409490:	cset	w0, eq  // eq = none
  409494:	cmp	w0, #0x0
  409498:	ccmp	x8, x9, #0x0, ne  // ne = any
  40949c:	b.hi	409454 <__fxstatat@plt+0x7474>  // b.pmore
  4094a0:	cmp	x10, x11
  4094a4:	b.cc	4094b8 <__fxstatat@plt+0x74d8>  // b.lo, b.ul, b.last
  4094a8:	cmp	w0, #0x0
  4094ac:	mov	w0, #0x0                   	// #0
  4094b0:	ccmp	x8, x9, #0x2, ne  // ne = any
  4094b4:	b.cs	4093fc <__fxstatat@plt+0x741c>  // b.hs, b.nlast
  4094b8:	cmp	x2, #0x0
  4094bc:	mov	w0, #0x1                   	// #1
  4094c0:	cneg	w0, w0, eq  // eq = none
  4094c4:	b	4093fc <__fxstatat@plt+0x741c>
  4094c8:	stp	x29, x30, [sp, #-80]!
  4094cc:	mov	x29, sp
  4094d0:	str	q0, [sp, #48]
  4094d4:	str	q1, [sp, #64]
  4094d8:	ldp	x1, x0, [sp, #48]
  4094dc:	ldp	x6, x2, [sp, #64]
  4094e0:	mrs	x11, fpcr
  4094e4:	lsr	x3, x0, #63
  4094e8:	ubfx	x7, x0, #0, #48
  4094ec:	and	w12, w3, #0xff
  4094f0:	mov	x14, x3
  4094f4:	ubfx	x3, x0, #48, #15
  4094f8:	cbz	w3, 4098a0 <__fxstatat@plt+0x78c0>
  4094fc:	mov	w4, #0x7fff                	// #32767
  409500:	cmp	w3, w4
  409504:	b.eq	409944 <__fxstatat@plt+0x7964>  // b.none
  409508:	and	x3, x3, #0xffff
  40950c:	extr	x4, x7, x1, #61
  409510:	mov	x18, #0xffffffffffffc001    	// #-16383
  409514:	orr	x7, x4, #0x8000000000000
  409518:	add	x3, x3, x18
  40951c:	lsl	x5, x1, #3
  409520:	mov	x16, #0x0                   	// #0
  409524:	mov	x1, #0x0                   	// #0
  409528:	mov	w0, #0x0                   	// #0
  40952c:	lsr	x8, x2, #63
  409530:	ubfx	x4, x2, #0, #48
  409534:	and	w15, w8, #0xff
  409538:	mov	x13, x8
  40953c:	ubfx	x9, x2, #48, #15
  409540:	cbz	w9, 409900 <__fxstatat@plt+0x7920>
  409544:	mov	w8, #0x7fff                	// #32767
  409548:	cmp	w9, w8
  40954c:	b.eq	4095d0 <__fxstatat@plt+0x75f0>  // b.none
  409550:	and	x9, x9, #0xffff
  409554:	mov	x17, #0xffffffffffffc001    	// #-16383
  409558:	add	x9, x9, x17
  40955c:	extr	x2, x4, x6, #61
  409560:	add	x9, x9, x3
  409564:	lsl	x6, x6, #3
  409568:	orr	x4, x2, #0x8000000000000
  40956c:	mov	x2, #0x0                   	// #0
  409570:	eor	w8, w12, w15
  409574:	cmp	x1, #0xa
  409578:	and	w10, w8, #0xff
  40957c:	add	x3, x9, #0x1
  409580:	and	x8, x8, #0xff
  409584:	b.le	409608 <__fxstatat@plt+0x7628>
  409588:	cmp	x1, #0xb
  40958c:	b.eq	409ca0 <__fxstatat@plt+0x7cc0>  // b.none
  409590:	mov	w15, w12
  409594:	mov	x13, x14
  409598:	mov	w10, w15
  40959c:	cmp	x16, #0x2
  4095a0:	b.eq	409964 <__fxstatat@plt+0x7984>  // b.none
  4095a4:	mov	x4, x7
  4095a8:	mov	x6, x5
  4095ac:	mov	x2, x16
  4095b0:	mov	x8, x13
  4095b4:	cmp	x2, #0x3
  4095b8:	b.ne	409624 <__fxstatat@plt+0x7644>  // b.any
  4095bc:	orr	x4, x4, #0x800000000000
  4095c0:	mov	x5, x6
  4095c4:	and	x4, x4, #0xffffffffffff
  4095c8:	mov	w1, #0x7fff                	// #32767
  4095cc:	b	409638 <__fxstatat@plt+0x7658>
  4095d0:	mov	x8, #0x7fff                	// #32767
  4095d4:	orr	x2, x4, x6
  4095d8:	add	x9, x3, x8
  4095dc:	cbnz	x2, 40965c <__fxstatat@plt+0x767c>
  4095e0:	eor	w8, w12, w15
  4095e4:	orr	x1, x1, #0x2
  4095e8:	and	w10, w8, #0xff
  4095ec:	cmp	x1, #0xa
  4095f0:	add	x3, x3, #0x8, lsl #12
  4095f4:	and	x8, x8, #0xff
  4095f8:	mov	x6, #0x0                   	// #0
  4095fc:	b.gt	409c14 <__fxstatat@plt+0x7c34>
  409600:	mov	x4, #0x0                   	// #0
  409604:	mov	x2, #0x2                   	// #2
  409608:	cmp	x1, #0x2
  40960c:	b.gt	409684 <__fxstatat@plt+0x76a4>
  409610:	sub	x1, x1, #0x1
  409614:	cmp	x1, #0x1
  409618:	b.hi	4096c0 <__fxstatat@plt+0x76e0>  // b.pmore
  40961c:	cmp	x2, #0x2
  409620:	b.eq	409964 <__fxstatat@plt+0x7984>  // b.none
  409624:	cmp	x2, #0x1
  409628:	b.ne	409820 <__fxstatat@plt+0x7840>  // b.any
  40962c:	mov	w1, #0x0                   	// #0
  409630:	mov	x4, #0x0                   	// #0
  409634:	mov	x5, #0x0                   	// #0
  409638:	mov	x3, #0x0                   	// #0
  40963c:	orr	w1, w1, w10, lsl #15
  409640:	bfxil	x3, x4, #0, #48
  409644:	fmov	d0, x5
  409648:	bfi	x3, x1, #48, #16
  40964c:	fmov	v0.d[1], x3
  409650:	cbnz	w0, 409a90 <__fxstatat@plt+0x7ab0>
  409654:	ldp	x29, x30, [sp], #80
  409658:	ret
  40965c:	tst	x4, #0x800000000000
  409660:	eor	w8, w12, w15
  409664:	orr	x1, x1, #0x3
  409668:	csinc	w0, w0, wzr, ne  // ne = any
  40966c:	and	w10, w8, #0xff
  409670:	add	x3, x3, #0x8, lsl #12
  409674:	cmp	x1, #0xa
  409678:	and	x8, x8, #0xff
  40967c:	mov	x2, #0x3                   	// #3
  409680:	b.gt	409c94 <__fxstatat@plt+0x7cb4>
  409684:	mov	x12, #0x1                   	// #1
  409688:	mov	x14, #0x530                 	// #1328
  40968c:	lsl	x1, x12, x1
  409690:	tst	x1, x14
  409694:	b.ne	409894 <__fxstatat@plt+0x78b4>  // b.any
  409698:	mov	x14, #0x240                 	// #576
  40969c:	tst	x1, x14
  4096a0:	b.ne	40987c <__fxstatat@plt+0x789c>  // b.any
  4096a4:	mov	x12, #0x88                  	// #136
  4096a8:	tst	x1, x12
  4096ac:	b.eq	4096c0 <__fxstatat@plt+0x76e0>  // b.none
  4096b0:	mov	x7, x4
  4096b4:	mov	x5, x6
  4096b8:	mov	x16, x2
  4096bc:	b	409598 <__fxstatat@plt+0x75b8>
  4096c0:	lsr	x13, x5, #32
  4096c4:	and	x12, x6, #0xffffffff
  4096c8:	and	x15, x5, #0xffffffff
  4096cc:	lsr	x6, x6, #32
  4096d0:	and	x18, x4, #0xffffffff
  4096d4:	lsr	x2, x4, #32
  4096d8:	mul	x4, x13, x12
  4096dc:	stp	x21, x22, [sp, #32]
  4096e0:	lsr	x22, x7, #32
  4096e4:	and	x5, x7, #0xffffffff
  4096e8:	mul	x16, x12, x15
  4096ec:	madd	x7, x6, x15, x4
  4096f0:	stp	x19, x20, [sp, #16]
  4096f4:	mul	x1, x13, x18
  4096f8:	mul	x17, x15, x18
  4096fc:	and	x30, x16, #0xffffffff
  409700:	madd	x15, x2, x15, x1
  409704:	add	x16, x7, x16, lsr #32
  409708:	mul	x21, x22, x12
  40970c:	cmp	x4, x16
  409710:	mul	x20, x22, x18
  409714:	mov	x14, #0x100000000           	// #4294967296
  409718:	mul	x19, x13, x6
  40971c:	add	x15, x15, x17, lsr #32
  409720:	mul	x12, x12, x5
  409724:	and	x17, x17, #0xffffffff
  409728:	mul	x18, x5, x18
  40972c:	add	x4, x19, x14
  409730:	madd	x7, x6, x5, x21
  409734:	csel	x19, x4, x19, hi  // hi = pmore
  409738:	madd	x5, x2, x5, x20
  40973c:	cmp	x1, x15
  409740:	mul	x13, x13, x2
  409744:	add	x17, x17, x15, lsl #32
  409748:	mul	x6, x6, x22
  40974c:	add	x7, x7, x12, lsr #32
  409750:	add	x5, x5, x18, lsr #32
  409754:	add	x4, x13, x14
  409758:	mul	x2, x2, x22
  40975c:	csel	x13, x4, x13, hi  // hi = pmore
  409760:	and	x1, x18, #0xffffffff
  409764:	cmp	x21, x7
  409768:	add	x4, x6, x14
  40976c:	add	x30, x30, x16, lsl #32
  409770:	csel	x6, x4, x6, hi  // hi = pmore
  409774:	add	x13, x13, x15, lsr #32
  409778:	cmp	x20, x5
  40977c:	add	x1, x1, x5, lsl #32
  409780:	add	x16, x17, x16, lsr #32
  409784:	add	x14, x2, x14
  409788:	csel	x2, x14, x2, hi  // hi = pmore
  40978c:	add	x16, x19, x16
  409790:	adds	x1, x1, x13
  409794:	and	x12, x12, #0xffffffff
  409798:	cset	x13, cs  // cs = hs, nlast
  40979c:	cmp	x16, x17
  4097a0:	cset	x4, cc  // cc = lo, ul, last
  4097a4:	add	x12, x12, x7, lsl #32
  4097a8:	adds	x1, x1, x4
  4097ac:	lsr	x5, x5, #32
  4097b0:	cset	x4, cs  // cs = hs, nlast
  4097b4:	cmp	x13, #0x0
  4097b8:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  4097bc:	add	x7, x6, x7, lsr #32
  4097c0:	cinc	x5, x5, ne  // ne = any
  4097c4:	adds	x6, x16, x12
  4097c8:	cset	x4, cs  // cs = hs, nlast
  4097cc:	adds	x1, x1, x7
  4097d0:	cset	x7, cs  // cs = hs, nlast
  4097d4:	adds	x4, x1, x4
  4097d8:	cset	x1, cs  // cs = hs, nlast
  4097dc:	cmp	x7, #0x0
  4097e0:	orr	x30, x30, x6, lsl #13
  4097e4:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  4097e8:	cinc	x1, x2, ne  // ne = any
  4097ec:	cmp	x30, #0x0
  4097f0:	add	x1, x1, x5
  4097f4:	cset	x2, ne  // ne = any
  4097f8:	orr	x6, x2, x6, lsr #51
  4097fc:	orr	x6, x6, x4, lsl #13
  409800:	extr	x4, x1, x4, #51
  409804:	tbz	x1, #39, 409b18 <__fxstatat@plt+0x7b38>
  409808:	ldp	x19, x20, [sp, #16]
  40980c:	and	x1, x6, #0x1
  409810:	ldp	x21, x22, [sp, #32]
  409814:	orr	x6, x1, x6, lsr #1
  409818:	orr	x6, x6, x4, lsl #63
  40981c:	lsr	x4, x4, #1
  409820:	mov	x1, #0x3fff                	// #16383
  409824:	add	x2, x3, x1
  409828:	cmp	x2, #0x0
  40982c:	b.le	4099c4 <__fxstatat@plt+0x79e4>
  409830:	tst	x6, #0x7
  409834:	b.eq	409854 <__fxstatat@plt+0x7874>  // b.none
  409838:	and	x1, x11, #0xc00000
  40983c:	orr	w0, w0, #0x10
  409840:	cmp	x1, #0x400, lsl #12
  409844:	b.eq	409c0c <__fxstatat@plt+0x7c2c>  // b.none
  409848:	cmp	x1, #0x800, lsl #12
  40984c:	b.eq	409bb4 <__fxstatat@plt+0x7bd4>  // b.none
  409850:	cbz	x1, 409b9c <__fxstatat@plt+0x7bbc>
  409854:	tbz	x4, #52, 409860 <__fxstatat@plt+0x7880>
  409858:	and	x4, x4, #0xffefffffffffffff
  40985c:	add	x2, x3, #0x4, lsl #12
  409860:	mov	x1, #0x7ffe                	// #32766
  409864:	cmp	x2, x1
  409868:	b.gt	409aec <__fxstatat@plt+0x7b0c>
  40986c:	and	w1, w2, #0x7fff
  409870:	extr	x5, x4, x6, #3
  409874:	ubfx	x4, x4, #3, #48
  409878:	b	409638 <__fxstatat@plt+0x7658>
  40987c:	mov	w0, w12
  409880:	mov	w10, #0x0                   	// #0
  409884:	mov	x4, #0xffffffffffff        	// #281474976710655
  409888:	mov	x5, #0xffffffffffffffff    	// #-1
  40988c:	mov	w1, #0x7fff                	// #32767
  409890:	b	409638 <__fxstatat@plt+0x7658>
  409894:	mov	w15, w10
  409898:	mov	x13, x8
  40989c:	b	409598 <__fxstatat@plt+0x75b8>
  4098a0:	orr	x5, x7, x1
  4098a4:	cbz	x5, 4099ac <__fxstatat@plt+0x79cc>
  4098a8:	cbz	x7, 409ac8 <__fxstatat@plt+0x7ae8>
  4098ac:	clz	x0, x7
  4098b0:	sub	x4, x0, #0xf
  4098b4:	add	w5, w4, #0x3
  4098b8:	mov	w3, #0x3d                  	// #61
  4098bc:	sub	w3, w3, w4
  4098c0:	lsl	x4, x7, x5
  4098c4:	lsr	x3, x1, x3
  4098c8:	orr	x7, x3, x4
  4098cc:	lsl	x5, x1, x5
  4098d0:	lsr	x8, x2, #63
  4098d4:	mov	x3, #0xffffffffffffc011    	// #-16367
  4098d8:	ubfx	x4, x2, #0, #48
  4098dc:	sub	x3, x3, x0
  4098e0:	and	w15, w8, #0xff
  4098e4:	mov	x13, x8
  4098e8:	ubfx	x9, x2, #48, #15
  4098ec:	mov	x1, #0x0                   	// #0
  4098f0:	mov	x16, #0x0                   	// #0
  4098f4:	mov	w0, #0x0                   	// #0
  4098f8:	cbnz	w9, 409544 <__fxstatat@plt+0x7564>
  4098fc:	nop
  409900:	orr	x2, x4, x6
  409904:	cbz	x2, 409974 <__fxstatat@plt+0x7994>
  409908:	cbz	x4, 409aa4 <__fxstatat@plt+0x7ac4>
  40990c:	clz	x9, x4
  409910:	sub	x2, x9, #0xf
  409914:	add	w10, w2, #0x3
  409918:	mov	w8, #0x3d                  	// #61
  40991c:	sub	w8, w8, w2
  409920:	lsl	x2, x4, x10
  409924:	lsr	x8, x6, x8
  409928:	orr	x4, x8, x2
  40992c:	lsl	x6, x6, x10
  409930:	sub	x9, x3, x9
  409934:	mov	x10, #0xffffffffffffc011    	// #-16367
  409938:	mov	x2, #0x0                   	// #0
  40993c:	add	x9, x9, x10
  409940:	b	409570 <__fxstatat@plt+0x7590>
  409944:	orr	x5, x7, x1
  409948:	cbnz	x5, 40998c <__fxstatat@plt+0x79ac>
  40994c:	mov	x7, #0x0                   	// #0
  409950:	mov	x1, #0x8                   	// #8
  409954:	mov	x3, #0x7fff                	// #32767
  409958:	mov	x16, #0x2                   	// #2
  40995c:	mov	w0, #0x0                   	// #0
  409960:	b	40952c <__fxstatat@plt+0x754c>
  409964:	mov	w1, #0x7fff                	// #32767
  409968:	mov	x4, #0x0                   	// #0
  40996c:	mov	x5, #0x0                   	// #0
  409970:	b	409638 <__fxstatat@plt+0x7658>
  409974:	orr	x1, x1, #0x1
  409978:	mov	x9, x3
  40997c:	mov	x4, #0x0                   	// #0
  409980:	mov	x6, #0x0                   	// #0
  409984:	mov	x2, #0x1                   	// #1
  409988:	b	409570 <__fxstatat@plt+0x7590>
  40998c:	lsr	x0, x7, #47
  409990:	mov	x5, x1
  409994:	eor	x0, x0, #0x1
  409998:	mov	x1, #0xc                   	// #12
  40999c:	and	w0, w0, #0x1
  4099a0:	mov	x3, #0x7fff                	// #32767
  4099a4:	mov	x16, #0x3                   	// #3
  4099a8:	b	40952c <__fxstatat@plt+0x754c>
  4099ac:	mov	x7, #0x0                   	// #0
  4099b0:	mov	x1, #0x4                   	// #4
  4099b4:	mov	x3, #0x0                   	// #0
  4099b8:	mov	x16, #0x1                   	// #1
  4099bc:	mov	w0, #0x0                   	// #0
  4099c0:	b	40952c <__fxstatat@plt+0x754c>
  4099c4:	mov	x1, #0x1                   	// #1
  4099c8:	sub	x2, x1, x2
  4099cc:	cmp	x2, #0x74
  4099d0:	b.gt	409a48 <__fxstatat@plt+0x7a68>
  4099d4:	cmp	x2, #0x3f
  4099d8:	b.le	409b28 <__fxstatat@plt+0x7b48>
  4099dc:	mov	w1, #0x80                  	// #128
  4099e0:	sub	w1, w1, w2
  4099e4:	cmp	x2, #0x40
  4099e8:	sub	w2, w2, #0x40
  4099ec:	lsl	x1, x4, x1
  4099f0:	orr	x1, x6, x1
  4099f4:	csel	x6, x1, x6, ne  // ne = any
  4099f8:	lsr	x2, x4, x2
  4099fc:	cmp	x6, #0x0
  409a00:	cset	x5, ne  // ne = any
  409a04:	orr	x5, x5, x2
  409a08:	ands	x2, x5, #0x7
  409a0c:	b.eq	409b5c <__fxstatat@plt+0x7b7c>  // b.none
  409a10:	mov	x2, #0x0                   	// #0
  409a14:	and	x11, x11, #0xc00000
  409a18:	orr	w0, w0, #0x10
  409a1c:	cmp	x11, #0x400, lsl #12
  409a20:	b.eq	409c6c <__fxstatat@plt+0x7c8c>  // b.none
  409a24:	cmp	x11, #0x800, lsl #12
  409a28:	b.eq	409c80 <__fxstatat@plt+0x7ca0>  // b.none
  409a2c:	cbz	x11, 409bc4 <__fxstatat@plt+0x7be4>
  409a30:	tbnz	x2, #51, 409bdc <__fxstatat@plt+0x7bfc>
  409a34:	ubfx	x4, x2, #3, #48
  409a38:	extr	x5, x2, x5, #3
  409a3c:	orr	w0, w0, #0x8
  409a40:	mov	w1, #0x0                   	// #0
  409a44:	b	409a78 <__fxstatat@plt+0x7a98>
  409a48:	orr	x5, x6, x4
  409a4c:	cbz	x5, 409a6c <__fxstatat@plt+0x7a8c>
  409a50:	and	x11, x11, #0xc00000
  409a54:	orr	w0, w0, #0x10
  409a58:	cmp	x11, #0x400, lsl #12
  409a5c:	sub	x5, x1, x8
  409a60:	b.eq	409a6c <__fxstatat@plt+0x7a8c>  // b.none
  409a64:	cmp	x11, #0x800, lsl #12
  409a68:	csel	x5, x8, xzr, eq  // eq = none
  409a6c:	orr	w0, w0, #0x8
  409a70:	mov	w1, #0x0                   	// #0
  409a74:	mov	x4, #0x0                   	// #0
  409a78:	mov	x3, #0x0                   	// #0
  409a7c:	fmov	d0, x5
  409a80:	bfxil	x3, x4, #0, #48
  409a84:	bfi	x3, x1, #48, #15
  409a88:	bfi	x3, x10, #63, #1
  409a8c:	fmov	v0.d[1], x3
  409a90:	str	q0, [sp, #48]
  409a94:	bl	409ed8 <__fxstatat@plt+0x7ef8>
  409a98:	ldr	q0, [sp, #48]
  409a9c:	ldp	x29, x30, [sp], #80
  409aa0:	ret
  409aa4:	clz	x9, x6
  409aa8:	add	x2, x9, #0x31
  409aac:	add	x9, x9, #0x40
  409ab0:	cmp	x2, #0x3c
  409ab4:	b.le	409914 <__fxstatat@plt+0x7934>
  409ab8:	sub	w2, w2, #0x3d
  409abc:	lsl	x4, x6, x2
  409ac0:	mov	x6, #0x0                   	// #0
  409ac4:	b	409930 <__fxstatat@plt+0x7950>
  409ac8:	clz	x3, x1
  409acc:	add	x4, x3, #0x31
  409ad0:	add	x0, x3, #0x40
  409ad4:	cmp	x4, #0x3c
  409ad8:	b.le	4098b4 <__fxstatat@plt+0x78d4>
  409adc:	sub	w4, w4, #0x3d
  409ae0:	mov	x5, #0x0                   	// #0
  409ae4:	lsl	x7, x1, x4
  409ae8:	b	4098d0 <__fxstatat@plt+0x78f0>
  409aec:	and	x5, x11, #0xc00000
  409af0:	cmp	x5, #0x400, lsl #12
  409af4:	b.eq	409bf0 <__fxstatat@plt+0x7c10>  // b.none
  409af8:	cmp	x5, #0x800, lsl #12
  409afc:	b.eq	409b80 <__fxstatat@plt+0x7ba0>  // b.none
  409b00:	cbz	x5, 409b74 <__fxstatat@plt+0x7b94>
  409b04:	mov	x4, #0xffffffffffff        	// #281474976710655
  409b08:	mov	x5, #0xffffffffffffffff    	// #-1
  409b0c:	mov	w2, #0x14                  	// #20
  409b10:	orr	w0, w0, w2
  409b14:	b	409a78 <__fxstatat@plt+0x7a98>
  409b18:	mov	x3, x9
  409b1c:	ldp	x19, x20, [sp, #16]
  409b20:	ldp	x21, x22, [sp, #32]
  409b24:	b	409820 <__fxstatat@plt+0x7840>
  409b28:	mov	w1, #0x40                  	// #64
  409b2c:	sub	w1, w1, w2
  409b30:	lsr	x3, x6, x2
  409b34:	lsl	x6, x6, x1
  409b38:	cmp	x6, #0x0
  409b3c:	lsl	x5, x4, x1
  409b40:	cset	x1, ne  // ne = any
  409b44:	orr	x5, x5, x3
  409b48:	lsr	x2, x4, x2
  409b4c:	orr	x5, x5, x1
  409b50:	tst	x5, #0x7
  409b54:	b.ne	409a14 <__fxstatat@plt+0x7a34>  // b.any
  409b58:	tbnz	x2, #51, 409c8c <__fxstatat@plt+0x7cac>
  409b5c:	ubfx	x4, x2, #3, #48
  409b60:	extr	x5, x2, x5, #3
  409b64:	mov	w1, #0x0                   	// #0
  409b68:	tbz	w11, #11, 409638 <__fxstatat@plt+0x7658>
  409b6c:	orr	w0, w0, #0x8
  409b70:	b	409a78 <__fxstatat@plt+0x7a98>
  409b74:	mov	w1, #0x7fff                	// #32767
  409b78:	mov	x4, #0x0                   	// #0
  409b7c:	b	409b0c <__fxstatat@plt+0x7b2c>
  409b80:	cmp	x8, #0x0
  409b84:	mov	w2, #0x7fff                	// #32767
  409b88:	mov	x4, #0xffffffffffff        	// #281474976710655
  409b8c:	csel	w1, w1, w2, eq  // eq = none
  409b90:	csel	x4, x4, xzr, eq  // eq = none
  409b94:	csetm	x5, eq  // eq = none
  409b98:	b	409b0c <__fxstatat@plt+0x7b2c>
  409b9c:	and	x1, x6, #0xf
  409ba0:	cmp	x1, #0x4
  409ba4:	b.eq	409854 <__fxstatat@plt+0x7874>  // b.none
  409ba8:	adds	x6, x6, #0x4
  409bac:	cinc	x4, x4, cs  // cs = hs, nlast
  409bb0:	b	409854 <__fxstatat@plt+0x7874>
  409bb4:	cbz	x8, 409854 <__fxstatat@plt+0x7874>
  409bb8:	adds	x6, x6, #0x8
  409bbc:	cinc	x4, x4, cs  // cs = hs, nlast
  409bc0:	b	409854 <__fxstatat@plt+0x7874>
  409bc4:	and	x1, x5, #0xf
  409bc8:	cmp	x1, #0x4
  409bcc:	b.eq	409bd8 <__fxstatat@plt+0x7bf8>  // b.none
  409bd0:	adds	x5, x5, #0x4
  409bd4:	cinc	x2, x2, cs  // cs = hs, nlast
  409bd8:	tbz	x2, #51, 409a34 <__fxstatat@plt+0x7a54>
  409bdc:	orr	w0, w0, #0x8
  409be0:	mov	w1, #0x1                   	// #1
  409be4:	mov	x4, #0x0                   	// #0
  409be8:	mov	x5, #0x0                   	// #0
  409bec:	b	409a78 <__fxstatat@plt+0x7a98>
  409bf0:	cmp	x8, #0x0
  409bf4:	mov	w2, #0x7fff                	// #32767
  409bf8:	mov	x4, #0xffffffffffff        	// #281474976710655
  409bfc:	csel	w1, w1, w2, ne  // ne = any
  409c00:	csel	x4, x4, xzr, ne  // ne = any
  409c04:	csetm	x5, ne  // ne = any
  409c08:	b	409b0c <__fxstatat@plt+0x7b2c>
  409c0c:	cbnz	x8, 409854 <__fxstatat@plt+0x7874>
  409c10:	b	409bb8 <__fxstatat@plt+0x7bd8>
  409c14:	mov	x4, #0x2                   	// #2
  409c18:	cmp	x1, #0xf
  409c1c:	b.ne	409c40 <__fxstatat@plt+0x7c60>  // b.any
  409c20:	tbz	x7, #47, 409c58 <__fxstatat@plt+0x7c78>
  409c24:	tbnz	x2, #47, 409c58 <__fxstatat@plt+0x7c78>
  409c28:	orr	x4, x2, #0x800000000000
  409c2c:	mov	w10, w15
  409c30:	and	x4, x4, #0xffffffffffff
  409c34:	mov	x5, x6
  409c38:	mov	w1, #0x7fff                	// #32767
  409c3c:	b	409638 <__fxstatat@plt+0x7658>
  409c40:	cmp	x1, #0xb
  409c44:	b.ne	409590 <__fxstatat@plt+0x75b0>  // b.any
  409c48:	mov	x7, x2
  409c4c:	mov	x5, x6
  409c50:	mov	x16, x4
  409c54:	b	409598 <__fxstatat@plt+0x75b8>
  409c58:	orr	x4, x7, #0x800000000000
  409c5c:	mov	w10, w12
  409c60:	and	x4, x4, #0xffffffffffff
  409c64:	mov	w1, #0x7fff                	// #32767
  409c68:	b	409638 <__fxstatat@plt+0x7658>
  409c6c:	cbnz	x8, 409bd8 <__fxstatat@plt+0x7bf8>
  409c70:	adds	x5, x5, #0x8
  409c74:	cinc	x2, x2, cs  // cs = hs, nlast
  409c78:	tbnz	x2, #51, 409bdc <__fxstatat@plt+0x7bfc>
  409c7c:	b	409a34 <__fxstatat@plt+0x7a54>
  409c80:	cbnz	x8, 409c70 <__fxstatat@plt+0x7c90>
  409c84:	tbnz	x2, #51, 409bdc <__fxstatat@plt+0x7bfc>
  409c88:	b	409a34 <__fxstatat@plt+0x7a54>
  409c8c:	orr	w0, w0, #0x10
  409c90:	b	409bdc <__fxstatat@plt+0x7bfc>
  409c94:	mov	x2, x4
  409c98:	mov	x4, #0x3                   	// #3
  409c9c:	b	409c18 <__fxstatat@plt+0x7c38>
  409ca0:	mov	w10, w15
  409ca4:	mov	x8, x13
  409ca8:	b	4095b4 <__fxstatat@plt+0x75d4>
  409cac:	nop
  409cb0:	cbz	w0, 409cf4 <__fxstatat@plt+0x7d14>
  409cb4:	mov	w0, w0
  409cb8:	mov	w1, #0x403e                	// #16446
  409cbc:	clz	x3, x0
  409cc0:	mov	w2, #0x402f                	// #16431
  409cc4:	sub	w1, w1, w3
  409cc8:	mov	x3, #0x0                   	// #0
  409ccc:	sub	w2, w2, w1
  409cd0:	and	w1, w1, #0x7fff
  409cd4:	lsl	x0, x0, x2
  409cd8:	and	x0, x0, #0xffffffffffff
  409cdc:	mov	x2, #0x0                   	// #0
  409ce0:	fmov	d0, x2
  409ce4:	bfxil	x3, x0, #0, #48
  409ce8:	bfi	x3, x1, #48, #16
  409cec:	fmov	v0.d[1], x3
  409cf0:	ret
  409cf4:	mov	x0, #0x0                   	// #0
  409cf8:	mov	x3, #0x0                   	// #0
  409cfc:	bfxil	x3, x0, #0, #48
  409d00:	mov	x2, #0x0                   	// #0
  409d04:	fmov	d0, x2
  409d08:	mov	w1, #0x0                   	// #0
  409d0c:	bfi	x3, x1, #48, #16
  409d10:	fmov	v0.d[1], x3
  409d14:	ret
  409d18:	stp	x29, x30, [sp, #-48]!
  409d1c:	mov	x29, sp
  409d20:	str	x19, [sp, #16]
  409d24:	str	q0, [sp, #32]
  409d28:	ldr	x19, [sp, #32]
  409d2c:	ldr	x1, [sp, #40]
  409d30:	mrs	x0, fpcr
  409d34:	ubfx	x3, x1, #48, #15
  409d38:	mov	x2, x19
  409d3c:	mov	x4, #0x3ffe                	// #16382
  409d40:	ubfx	x19, x1, #0, #48
  409d44:	cmp	x3, x4
  409d48:	b.gt	409d74 <__fxstatat@plt+0x7d94>
  409d4c:	cbnz	x3, 409d58 <__fxstatat@plt+0x7d78>
  409d50:	orr	x19, x2, x19
  409d54:	cbz	x19, 409d64 <__fxstatat@plt+0x7d84>
  409d58:	mov	w0, #0x10                  	// #16
  409d5c:	mov	x19, #0x0                   	// #0
  409d60:	bl	409ed8 <__fxstatat@plt+0x7ef8>
  409d64:	mov	x0, x19
  409d68:	ldr	x19, [sp, #16]
  409d6c:	ldp	x29, x30, [sp], #48
  409d70:	ret
  409d74:	lsr	x0, x1, #63
  409d78:	mov	x4, #0x403f                	// #16447
  409d7c:	and	w0, w0, #0xff
  409d80:	and	x5, x0, #0xff
  409d84:	sub	x4, x4, x5
  409d88:	cmp	x4, x3
  409d8c:	b.le	409de0 <__fxstatat@plt+0x7e00>
  409d90:	cbnz	x5, 409df4 <__fxstatat@plt+0x7e14>
  409d94:	mov	x1, x3
  409d98:	mov	x0, #0x406f                	// #16495
  409d9c:	sub	x3, x0, x3
  409da0:	orr	x4, x19, #0x1000000000000
  409da4:	cmp	x3, #0x3f
  409da8:	b.gt	409e04 <__fxstatat@plt+0x7e24>
  409dac:	mov	w3, #0xffffbfd1            	// #-16431
  409db0:	add	w3, w1, w3
  409db4:	sub	w1, w0, w1
  409db8:	lsl	x0, x2, x3
  409dbc:	cmp	x0, #0x0
  409dc0:	lsr	x19, x2, x1
  409dc4:	cset	w0, ne  // ne = any
  409dc8:	lsl	x4, x4, x3
  409dcc:	orr	x19, x19, x4
  409dd0:	cbz	w0, 409d64 <__fxstatat@plt+0x7d84>
  409dd4:	mov	w0, #0x10                  	// #16
  409dd8:	bl	409ed8 <__fxstatat@plt+0x7ef8>
  409ddc:	b	409d64 <__fxstatat@plt+0x7d84>
  409de0:	eor	w19, w0, #0x1
  409de4:	mov	w0, #0x1                   	// #1
  409de8:	sbfx	x19, x19, #0, #1
  409dec:	bl	409ed8 <__fxstatat@plt+0x7ef8>
  409df0:	b	409d64 <__fxstatat@plt+0x7d84>
  409df4:	mov	w0, #0x1                   	// #1
  409df8:	mov	x19, #0x0                   	// #0
  409dfc:	bl	409ed8 <__fxstatat@plt+0x7ef8>
  409e00:	b	409d64 <__fxstatat@plt+0x7d84>
  409e04:	mov	w0, #0xffffc011            	// #-16367
  409e08:	add	w5, w1, w0
  409e0c:	mov	w0, #0x402f                	// #16431
  409e10:	cmp	x3, #0x40
  409e14:	sub	w1, w0, w1
  409e18:	lsl	x0, x4, x5
  409e1c:	orr	x0, x2, x0
  409e20:	csel	x2, x0, x2, ne  // ne = any
  409e24:	lsr	x19, x4, x1
  409e28:	cmp	x2, #0x0
  409e2c:	cset	w0, ne  // ne = any
  409e30:	b	409dd0 <__fxstatat@plt+0x7df0>
  409e34:	nop
  409e38:	cbz	x0, 409e8c <__fxstatat@plt+0x7eac>
  409e3c:	clz	x2, x0
  409e40:	mov	w1, #0x403e                	// #16446
  409e44:	sub	w1, w1, w2
  409e48:	mov	x2, #0x406f                	// #16495
  409e4c:	and	w4, w1, #0x7fff
  409e50:	sub	x3, x2, w1, sxtw
  409e54:	cmp	x3, #0x3f
  409e58:	b.gt	409eac <__fxstatat@plt+0x7ecc>
  409e5c:	sub	w2, w2, w1
  409e60:	mov	w3, #0xffffbfd1            	// #-16431
  409e64:	add	w1, w1, w3
  409e68:	mov	x3, #0x0                   	// #0
  409e6c:	lsr	x1, x0, x1
  409e70:	and	x1, x1, #0xffffffffffff
  409e74:	lsl	x0, x0, x2
  409e78:	fmov	d0, x0
  409e7c:	bfxil	x3, x1, #0, #48
  409e80:	bfi	x3, x4, #48, #16
  409e84:	fmov	v0.d[1], x3
  409e88:	ret
  409e8c:	mov	x1, #0x0                   	// #0
  409e90:	mov	x3, #0x0                   	// #0
  409e94:	bfxil	x3, x1, #0, #48
  409e98:	fmov	d0, x0
  409e9c:	mov	w4, #0x0                   	// #0
  409ea0:	bfi	x3, x4, #48, #16
  409ea4:	fmov	v0.d[1], x3
  409ea8:	ret
  409eac:	mov	w2, #0x402f                	// #16431
  409eb0:	sub	w1, w2, w1
  409eb4:	mov	x3, #0x0                   	// #0
  409eb8:	lsl	x1, x0, x1
  409ebc:	and	x1, x1, #0xffffffffffff
  409ec0:	mov	x0, #0x0                   	// #0
  409ec4:	fmov	d0, x0
  409ec8:	bfxil	x3, x1, #0, #48
  409ecc:	bfi	x3, x4, #48, #16
  409ed0:	fmov	v0.d[1], x3
  409ed4:	ret
  409ed8:	tbz	w0, #0, 409ee8 <__fxstatat@plt+0x7f08>
  409edc:	movi	v1.2s, #0x0
  409ee0:	fdiv	s0, s1, s1
  409ee4:	mrs	x1, fpsr
  409ee8:	tbz	w0, #1, 409efc <__fxstatat@plt+0x7f1c>
  409eec:	fmov	s1, #1.000000000000000000e+00
  409ef0:	movi	v2.2s, #0x0
  409ef4:	fdiv	s0, s1, s2
  409ef8:	mrs	x1, fpsr
  409efc:	tbz	w0, #2, 409f1c <__fxstatat@plt+0x7f3c>
  409f00:	mov	w2, #0xc5ae                	// #50606
  409f04:	mov	w1, #0x7f7fffff            	// #2139095039
  409f08:	movk	w2, #0x749d, lsl #16
  409f0c:	fmov	s1, w1
  409f10:	fmov	s2, w2
  409f14:	fadd	s0, s1, s2
  409f18:	mrs	x1, fpsr
  409f1c:	tbz	w0, #3, 409f2c <__fxstatat@plt+0x7f4c>
  409f20:	movi	v1.2s, #0x80, lsl #16
  409f24:	fmul	s0, s1, s1
  409f28:	mrs	x1, fpsr
  409f2c:	tbz	w0, #4, 409f44 <__fxstatat@plt+0x7f64>
  409f30:	mov	w0, #0x7f7fffff            	// #2139095039
  409f34:	fmov	s2, #1.000000000000000000e+00
  409f38:	fmov	s1, w0
  409f3c:	fsub	s0, s1, s2
  409f40:	mrs	x0, fpsr
  409f44:	ret
  409f48:	stp	x29, x30, [sp, #-64]!
  409f4c:	mov	x29, sp
  409f50:	stp	x19, x20, [sp, #16]
  409f54:	adrp	x20, 41b000 <__fxstatat@plt+0x19020>
  409f58:	add	x20, x20, #0xdf0
  409f5c:	stp	x21, x22, [sp, #32]
  409f60:	adrp	x21, 41b000 <__fxstatat@plt+0x19020>
  409f64:	add	x21, x21, #0xde8
  409f68:	sub	x20, x20, x21
  409f6c:	mov	w22, w0
  409f70:	stp	x23, x24, [sp, #48]
  409f74:	mov	x23, x1
  409f78:	mov	x24, x2
  409f7c:	bl	401a90 <mbrtowc@plt-0x40>
  409f80:	cmp	xzr, x20, asr #3
  409f84:	b.eq	409fb0 <__fxstatat@plt+0x7fd0>  // b.none
  409f88:	asr	x20, x20, #3
  409f8c:	mov	x19, #0x0                   	// #0
  409f90:	ldr	x3, [x21, x19, lsl #3]
  409f94:	mov	x2, x24
  409f98:	add	x19, x19, #0x1
  409f9c:	mov	x1, x23
  409fa0:	mov	w0, w22
  409fa4:	blr	x3
  409fa8:	cmp	x20, x19
  409fac:	b.ne	409f90 <__fxstatat@plt+0x7fb0>  // b.any
  409fb0:	ldp	x19, x20, [sp, #16]
  409fb4:	ldp	x21, x22, [sp, #32]
  409fb8:	ldp	x23, x24, [sp, #48]
  409fbc:	ldp	x29, x30, [sp], #64
  409fc0:	ret
  409fc4:	nop
  409fc8:	ret
  409fcc:	nop
  409fd0:	adrp	x2, 41c000 <__fxstatat@plt+0x1a020>
  409fd4:	mov	x1, #0x0                   	// #0
  409fd8:	ldr	x2, [x2, #664]
  409fdc:	b	401b80 <__cxa_atexit@plt>
  409fe0:	mov	x2, x1
  409fe4:	mov	w1, w0
  409fe8:	mov	w0, #0x0                   	// #0
  409fec:	b	401f20 <__fxstat@plt>
  409ff0:	mov	x4, x1
  409ff4:	mov	x5, x2
  409ff8:	mov	w1, w0
  409ffc:	mov	x2, x4
  40a000:	mov	w0, #0x0                   	// #0
  40a004:	mov	w4, w3
  40a008:	mov	x3, x5
  40a00c:	b	401fe0 <__fxstatat@plt>

Disassembly of section .fini:

000000000040a010 <.fini>:
  40a010:	stp	x29, x30, [sp, #-16]!
  40a014:	mov	x29, sp
  40a018:	ldp	x29, x30, [sp], #16
  40a01c:	ret
