$date
	Wed May 18 20:00:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module test_tworeg $end
$var reg 1 ! clk $end
$var reg 1 " d $end
$scope module tworeg $end
$var wire 1 ! clk $end
$var wire 1 " d $end
$var reg 1 # q $end
$var reg 1 $ temp_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
x#
0"
0!
$end
#10
0$
1!
#20
0!
#30
0#
1!
#40
0!
#50
1!
#60
0!
#70
1!
#80
0!
#90
1!
#100
0!
1"
#110
1$
1!
#120
0!
#130
1#
1!
#140
0!
#150
1!
#160
0!
#170
1!
#180
0!
#190
1!
#200
0!
