// SPDX-License-Identifier: GPL-2.0
/*
 * Device Tree defines for LCM settings
 * Copyright (c) 2021 MediaTek Inc.
 */

#include "mtk_lcm_settings.h"

&pio {
	nt36672e_fhdp_dphy_vdo_jdi_120hz: nt36672e_fhdp_dphy_vdo_jdi_120hz {
		compatible = "mediatek,nt36672e_fhdp_dphy_vdo_jdi_120hz";
		lcm-version = <0>;

		lcm-params{
			compatible = "mediatek,lcm-params";
			lcm-params-name = "nt36672e_fhdp_dphy_vdo_jdi_120hz";
			lcm-params-types = <MTK_LCM_FUNC_DSI>;
			lcm-params-resolution = <1080 2400>;
			lcm-params-physical_width;
			lcm-params-physical_height;

			/* lk support */
			lcm-params-lk {
				compatible = "mediatek,lcm-params-lk";
				lcm-params-lk_ctrl;
				lcm-params-lk_lcm_if;
				lcm-params-lk_lcm_cmd_if;
				lcm-params-lk_io_select_mode;
				lcm-params-lk_lcm_x;
				lcm-params-lk_lcm_y;
				lcm-params-lk_virtual_resolution = <0 0>;
				lcm-params-lk_od_table_size;
				lcm-params-lk_od_table;
			};

			lcm-params-lk-round-corner {
				compatible = "mediatek,lcm-params-lk-round-corner";
				lcm-params-lk-rc_round_corner_en = <0>;
				lcm-params-lk-rc_is_notch;
				lcm-params-lk-rc_full_content = <0>;
				lcm-params-lk-rc_width;
				lcm-params-lk-rc_height;
				lcm-params-lk-rc_width_bot;
				lcm-params-lk-rc_height_bot;
				lcm-params-lk-rc_top_size;
				lcm-params-lk-rc_top_size_left;
				lcm-params-lk-rc_top_size_right;
				lcm-params-lk-rc_bottom_size;
				lcm-params-lk-rc_pattern_name;
			};

			lcm-params-dbi {
				compatible = "mediatek,lcm-params-dbi";
				/* future reserved for dbi interfaces */
			};

			lcm-params-dpi {
				compatible = "mediatek,lcm-params-dpi";
				/* future reserved for dpi interfaces */
			};

			lcm-params-dsi {
				compatible = "mediatek,lcm-params-dsi";
				lcm-params-dsi-density = <480>;
				lcm-params-dsi-lanes = <4>;
				lcm-params-dsi-format = <MTK_MIPI_DSI_FMT_RGB888>;
				lcm-params-dsi-phy_type = <MTK_LCM_MIPI_DPHY>;
				lcm-params-dsi-mode_flags = <MTK_MIPI_DSI_MODE_VIDEO>,
						<MTK_MIPI_DSI_MODE_VIDEO_SYNC_PULSE>,
						<MTK_MIPI_DSI_MODE_LPM>,
						<MTK_MIPI_DSI_MODE_EOT_PACKET>,
						<MTK_MIPI_DSI_CLOCK_NON_CONTINUOUS>;
				lcm-params-dsi-mode_flags_doze_on;
				lcm-params-dsi-mode_flags_doze_off;

				lcm-params-dsi-need_fake_resolution;
				lcm-params-dsi-fake_resolution = <1080 2400>;

				lcm_gpio_list = <&pio 42 0>, /* gpio list*/
					<&pio 28 0>,
					<&pio 29 0>;
				pinctrl-names = "gpio1", "gpio2", "gpio3";
				pinctrl-0;
				pinctrl-1;
				pinctrl-2;
				status = "okay";

				lcm-params-dsi-default_mode = <0>;
				lcm-params-dsi-mode_count = <3>;
				lcm-params-dsi-mode_list =
					<0 1080 2400 60>,
					<1 1080 2400 90>,
					<2 1080 2400 120>;

				lcm-params-dsi-fps-0-1080-2400-60 {
					compatible = "mediatek,lcm-dsi-fps-0-1080-2400-60";
					lcm-params-dsi-voltage;

					/* drm_display_mode */
					lcm-params-dsi-vrefresh = <60>;
					lcm-params-dsi-vertical_sync_active = <10>;
					lcm-params-dsi-vertical_backporch = <10>;
					lcm-params-dsi-vertical_frontporch = <2528>;
					lcm-params-dsi-vertical_active_line = <2400>;
					lcm-params-dsi-horizontal_sync_active = <12>;
					lcm-params-dsi-horizontal_backporch = <80>;
					lcm-params-dsi-horizontal_frontporch = <76>;
					lcm-params-dsi-horizontal_active_pixel = <1080>;
					lcm-params-dsi-pixel_clock = <370506>;
					lcm-params-dsi-hskew;
					lcm-params-dsi-vscan;

					/* mtk_panel_params */
					lcm-params-dsi-pll_clock = <544>;
					lcm-params-dsi-data_rate = <1088>;
					lcm-params-dsi-vfp_for_low_power = <4180>;
					lcm-params-dsi-ssc_disable;
					lcm-params-dsi-ssc_range;
					lcm-params-dsi-lcm_color_mode;
					lcm-params-dsi-min_luminance;
					lcm-params-dsi-average_luminance;
					lcm-params-dsi-max_luminance;
					lcm-params-dsi-round_corner_en = <0>;
					lcm-params-dsi-corner_pattern_height;
					lcm-params-dsi-corner_pattern_height_bot;
					lcm-params-dsi-corner_pattern_tp_size;
					lcm-params-dsi-corner_pattern_tp_size_left;
					lcm-params-dsi-corner_pattern_tp_size_right;
					lcm-params-dsi-corner_pattern_name;
					lcm-params-dsi-physical_width_um;
					lcm-params-dsi-physical_height_um;
					lcm-params-dsi-output_mode =
						<MTK_LCM_PANEL_DSC_SINGLE_PORT>;
					lcm-params-dsi-lcm_cmd_if;
					lcm-params-dsi-hbm_en_time;
					lcm-params-dsi-hbm_dis_time;
					lcm-params-dsi-lcm_index;
					lcm-params-dsi-wait_sof_before_dec_vfp;
					lcm-params-dsi-doze_delay;
					lcm-params-dsi-lfr_enable = <0>;
					lcm-params-dsi-lfr_minimum_fps = <60>;
					lcm-params-dsi-msync2_enable;
					lcm-params-dsi-max_vfp_for_msync;

					/* lane swap */
					lcm-params-dsi-lane_swap_en = <1>;
					lcm-params-dsi-lane_swap0 =
						<LCM_LANE_0 LCM_LANE_1 LCM_LANE_3 LCM_LANE_2>,
						<LCM_LANE_CK LCM_LANE_0>;
					lcm-params-dsi-lane_swap1 =
						<LCM_LANE_0 LCM_LANE_1 LCM_LANE_3 LCM_LANE_2>,
						<LCM_LANE_CK LCM_LANE_0>;

					/* esd check table */
					lcm-params-dsi-cust_esd_check = <0>;
					lcm-params-dsi-esd_check_enable = <1>;
					lcm-params-dsi-lcm_esd_check_table0 = <0x0A 0x01 0x9C>;
					lcm-params-dsi-lcm_esd_check_table1;
					lcm-params-dsi-lcm_esd_check_table2;

					/* fpga support */
					lcm-params-dsi-fpga-params-0-1080-2400-60 {
						compatible = "mediatek,lcm-dsi-fpga-params";

						lcm-params-dsi-lk_pll_div = <0 0>;
						lcm-params-dsi-lk_fbk_div = <1>;
					};

					/* lk support */
					lcm-params-dsi-lk-params-0-1080-2400-60 {
						compatible = "mediatek,lcm-dsi-lk-params";
						lcm-params-dsi-lk_mode =
							<MTK_LK_SYNC_PULSE_VDO_MODE>;
						lcm-params-dsi-lk_switch_mode = <MTK_LK_CMD_MODE>;
						lcm-params-dsi-lk_switch_mode_enable = <0>;
						lcm-params-dsi-lk_dsi_wmem_conti;
						lcm-params-dsi-lk_dsi_rmem_conti;
						lcm-params-dsi-lk_vc_num;
						lcm-params-dsi-lk_data_format =
							<MTK_LCM_COLOR_ORDER_RGB>,
							<MTK_LCM_DSI_TRANS_SEQ_MSB_FIRST>,
							<MTK_LCM_DSI_PADDING_ON_LSB>,
							<MTK_LCM_DSI_FORMAT_RGB888>;
						lcm-params-dsi-lk_intermediat_buffer_num;
						lcm-params-dsi-lk_ps =
							<MTK_LCM_PACKED_PS_24BIT_RGB888>;
						lcm-params-dsi-lk_word_count;
						lcm-params-dsi-lk_packet_size = <256>;

						lcm-params-dsi-lk_horizontal_blanking_pixel;
						lcm-params-dsi-lk_bllp;
						lcm-params-dsi-lk_line_byte;
						lcm-params-dsi-lk_horizontal_sync_active_byte;
						lcm-params-dsi-lk_horizontal_backporch_byte;
						lcm-params-dsi-lk_horizontal_frontporch_byte;
						lcm-params-dsi-lk_rgb_byte;
						lcm-params-dsi-lk_horizontal_sync_active_word_count;
						lcm-params-dsi-lk_horizontal_backporch_word_count;
						lcm-params-dsi-lk_horizontal_frontporch_word_count;
						lcm-params-dsi-lk_pll_select;
						lcm-params-dsi-lk_pll_div;
						lcm-params-dsi-lk_fbk_div;
						lcm-params-dsi-lk_fbk_sel;
						lcm-params-dsi-lk_rg = <0 0 0>;
						lcm-params-dsi-lk_dsi_clock;
						lcm-params-dsi-lk_ssc_disable = <1>;
						lcm-params-dsi-lk_ssc_range;
						lcm-params-dsi-lk_compatibility_for_nvk;
						lcm-params-dsi-lk_cont_clock;
						lcm-params-dsi-lk_ufoe_enable;
						lcm-params-dsi-lk_ufoe_params = <0 0 0 0>;
						lcm-params-dsi-lk_edp_panel;
						lcm-params-dsi-lk_lcm_int_te_monitor;
						lcm-params-dsi-lk_lcm_int_te_period;
						lcm-params-dsi-lk_lcm_ext_te_monitor;
						lcm-params-dsi-lk_lcm_ext_te_period;
						lcm-params-dsi-lk_noncont_clock;
						lcm-params-dsi-lk_noncont_clock_period;
						lcm-params-dsi-lk_clk_lp_per_line_enable = <0>;
						lcm-params-dsi-lk_dual_dsi_type;
						lcm-params-dsi-lk_mixmode_enable;
						lcm-params-dsi-lk_mixmode_mipi_clock;
						lcm-params-dsi-lk_pwm_fps;
						lcm-params-dsi-lk_pll_clock_lp;
						lcm-params-dsi-lk_ulps_sw_enable;
						lcm-params-dsi-lk_null_packet_en;
						lcm-params-dsi-lk_vact_fps = <120>;
						lcm-params-dsi-lk_send_frame_enable;
						lcm-params-dsi-lk_lfr_enable;
						lcm-params-dsi-lk_lfr_mode;
						lcm-params-dsi-lk_lfr_type;
						lcm-params-dsi-lk_lfr_skip_num;
						lcm-params-dsi-lk_ext_te_edge;
						lcm-params-dsi-lk_eint_disable;
						lcm-params-dsi-lk_phy_sel = <0 0 0 0>;
					};

					lcm-params-dsi-dsc-params-0-1080-2400-60 {
						compatible =
							"mediatek,lcm-params-dsi-dsc-params";
						lcm-params-dsi-dsc_enable = <1>;
						lcm-params-dsi-dsc_enable_lk = <1>;
						lcm-params-dsi-dsc_ver = <17>;
						lcm-params-dsi-dsc_slice_mode = <1>;
						lcm-params-dsi-dsc_rgb_swap = <0>;
						lcm-params-dsi-dsc_cfg = <34>;
						lcm-params-dsi-dsc_rct_on = <1>;
						lcm-params-dsi-dsc_bit_per_channel = <8>;
						lcm-params-dsi-dsc_line_buf_depth = <9>;
						lcm-params-dsi-dsc_bp_enable = <1>;
						lcm-params-dsi-dsc_bit_per_pixel = <128>;
						lcm-params-dsi-dsc_pic_height = <2400>;
						lcm-params-dsi-dsc_pic_width = <1080>;
						lcm-params-dsi-dsc_slice_height = <8>;
						lcm-params-dsi-dsc_slice_width = <540>;
						lcm-params-dsi-dsc_chunk_size = <540>;
						lcm-params-dsi-dsc_xmit_delay = <170>;
						lcm-params-dsi-dsc_dec_delay = <526>;
						lcm-params-dsi-dsc_scale_value = <32>;
						lcm-params-dsi-dsc_increment_interval = <43>;
						lcm-params-dsi-dsc_decrement_interval = <7>;
						lcm-params-dsi-dsc_line_bpg_offset = <12>;
						lcm-params-dsi-dsc_nfl_bpg_offset = <3511>;
						lcm-params-dsi-dsc_slice_bpg_offset = <3255>;
						lcm-params-dsi-dsc_initial_offset = <6144>;
						lcm-params-dsi-dsc_final_offset = <7072>;
						lcm-params-dsi-dsc_flatness_minqp = <3>;
						lcm-params-dsi-dsc_flatness_maxqp = <12>;
						lcm-params-dsi-dsc_rc_model_size = <8192>;
						lcm-params-dsi-dsc_rc_edge_factor = <6>;
						lcm-params-dsi-dsc_rc_quant_incr_limit0 = <11>;
						lcm-params-dsi-dsc_rc_quant_incr_limit1 = <11>;
						lcm-params-dsi-dsc_rc_tgt_offset_hi = <3>;
						lcm-params-dsi-dsc_rc_tgt_offset_lo = <3>;
					};

					lcm-params-dsi-phy-timcon-params-0-1080-2400-60 {
						compatible =
							"mediatek,lcm-params-dsi-phy-timcon";
						lcm-params-dsi-phy_timcon_hs_trail;
						lcm-params-dsi-phy_timcon_hs_prpr;
						lcm-params-dsi-phy_timcon_hs_zero;
						lcm-params-dsi-phy_timcon_lpx;
						lcm-params-dsi-phy_timcon_ta_get;
						lcm-params-dsi-phy_timcon_ta_sure;
						lcm-params-dsi-phy_timcon_ta_go;
						lcm-params-dsi-phy_timcon_da_hs_exit;
						lcm-params-dsi-phy_timcon_clk_trail;
						lcm-params-dsi-phy_timcon_cont_det;
						lcm-params-dsi-phy_timcon_da_hs_sync;
						lcm-params-dsi-phy_timcon_clk_zero;
						lcm-params-dsi-phy_timcon_clk_prpr;
						lcm-params-dsi-phy_timcon_clk_exit;
						lcm-params-dsi-phy_timcon_clk_post;

						/* lk support */
						lcm-params-dsi-phy_timcon_lk_hs_trail;
						lcm-params-dsi-phy_timcon_lk_hs_zero;
						lcm-params-dsi-phy_timcon_lk_hs_prpr = <10>;
						lcm-params-dsi-phy_timcon_lk_lpx;
						lcm-params-dsi-phy_timcon_lk_ta_sack;
						lcm-params-dsi-phy_timcon_lk_ta_get;
						lcm-params-dsi-phy_timcon_lk_ta_sure;
						lcm-params-dsi-phy_timcon_lk_ta_go;
						lcm-params-dsi-phy_timcon_lk_clk_trail;
						lcm-params-dsi-phy_timcon_lk_clk_zero;
						lcm-params-dsi-phy_timcon_lk_lpx_wait;
						lcm-params-dsi-phy_timcon_lk_cont_det;
						lcm-params-dsi-phy_timcon_lk_clk_hs_prpr;
						lcm-params-dsi-phy_timcon_lk_clk_hs_post;
						lcm-params-dsi-phy_timcon_lk_da_hs_exit;
						lcm-params-dsi-phy_timcon_lk_clk_hs_exit;
					};

					lcm-params-dsi-dyn-params-0-1080-2400-60 {
						compatible =
							"mediatek,lcm-params-dsi-dyn";
						lcm-params-dsi-dyn_switch_en = <0>;
						lcm-params-dsi-dyn_pll_clk = <428>;
						lcm-params-dsi-dyn_data_rate;
						lcm-params-dsi-dyn_vsa;
						lcm-params-dsi-dyn_vbp;
						lcm-params-dsi-dyn_vfp = <2528>;
						lcm-params-dsi-dyn_vfp_lp_dyn = <4178>;
						lcm-params-dsi-dyn_vac;
						lcm-params-dsi-dyn_hsa;
						lcm-params-dsi-dyn_hbp;
						lcm-params-dsi-dyn_hfp = <396>;
						lcm-params-dsi-dyn_hac;
						lcm-params-dsi-dyn_max_vfp_for_msync_dyn;
					};

					lcm-params-dsi-dyn-fps-params-0-1080-2400-60 {
						compatible =
							"mediatek,lcm-params-dsi-dyn-fps";
						lcm-params-dsi-dyn_fps_switch_en = <0>;
						lcm-params-dsi-dyn_fps_vact_timing_fps = <120>;
						lcm-params-dsi-dyn_fps_data_rate;
						lcm-params-dsi-dyn_fps_dfps_cmd_table0 =
							<0 2 0xFF 0x25>;
						lcm-params-dsi-dyn_fps_dfps_cmd_table1 =
							<0 2 0xFB 0x01>;
						lcm-params-dsi-dyn_fps_dfps_cmd_table2 =
							<0 2 0x18 0x21>;
						lcm-params-dsi-dyn_fps_dfps_cmd_table3 =
							<0 2 0xFF 0x10>;
						lcm-params-dsi-dyn_fps_dfps_cmd_table4 =
							<0 2 0xFB 0x01>;
						lcm-params-dsi-dyn_fps_dfps_cmd_table5;
						lcm-params-dsi-dyn_fps_dfps_cmd_table6;
						lcm-params-dsi-dyn_fps_dfps_cmd_table7;
						lcm-params-dsi-dyn_fps_dfps_cmd_table8;
						lcm-params-dsi-dyn_fps_dfps_cmd_table9;
						lcm-params-dsi-dyn_fps_dfps_cmd_table10;
						lcm-params-dsi-dyn_fps_dfps_cmd_table11;
						lcm-params-dsi-dyn_fps_dfps_cmd_table12;
						lcm-params-dsi-dyn_fps_dfps_cmd_table13;
						lcm-params-dsi-dyn_fps_dfps_cmd_table14;
						lcm-params-dsi-dyn_fps_dfps_cmd_table15;
						lcm-params-dsi-dyn_fps_dfps_cmd_table16;
						lcm-params-dsi-dyn_fps_dfps_cmd_table17;
						lcm-params-dsi-dyn_fps_dfps_cmd_table18;
						lcm-params-dsi-dyn_fps_dfps_cmd_table19;
					};
				};

				lcm-params-dsi-fps-1-1080-2400-90 {
					compatible = "mediatek,lcm-dsi-fps-1-1080-2400-90";
					lcm-params-dsi-voltage;

					/* drm_display_mode */
					lcm-params-dsi-vrefresh = <90>;
					lcm-params-dsi-vertical_sync_active = <10>;
					lcm-params-dsi-vertical_backporch = <10>;
					lcm-params-dsi-vertical_frontporch = <878>;
					lcm-params-dsi-vertical_active_line = <2400>;
					lcm-params-dsi-horizontal_sync_active = <12>;
					lcm-params-dsi-horizontal_backporch = <80>;
					lcm-params-dsi-horizontal_frontporch = <76>;
					lcm-params-dsi-horizontal_active_pixel = <1080>;
					lcm-params-dsi-pixel_clock = <370431>;
					lcm-params-dsi-hskew;
					lcm-params-dsi-vscan;

					/* mtk_panel_params */
					lcm-params-dsi-pll_clock = <544>;
					lcm-params-dsi-data_rate = <1088>;
					lcm-params-dsi-vfp_for_low_power = <2528>;
					lcm-params-dsi-ssc_disable;
					lcm-params-dsi-ssc_range;
					lcm-params-dsi-lcm_color_mode;
					lcm-params-dsi-min_luminance;
					lcm-params-dsi-average_luminance;
					lcm-params-dsi-max_luminance;
					lcm-params-dsi-round_corner_en = <0>;
					lcm-params-dsi-corner_pattern_height;
					lcm-params-dsi-corner_pattern_height_bot;
					lcm-params-dsi-corner_pattern_tp_size;
					lcm-params-dsi-corner_pattern_tp_size_left;
					lcm-params-dsi-corner_pattern_tp_size_right;
					lcm-params-dsi-corner_pattern_name;
					lcm-params-dsi-physical_width_um;
					lcm-params-dsi-physical_height_um;
					lcm-params-dsi-output_mode =
						<MTK_LCM_PANEL_DSC_SINGLE_PORT>;
					lcm-params-dsi-lcm_cmd_if;
					lcm-params-dsi-hbm_en_time;
					lcm-params-dsi-hbm_dis_time;
					lcm-params-dsi-lcm_index;
					lcm-params-dsi-wait_sof_before_dec_vfp;
					lcm-params-dsi-doze_delay;
					lcm-params-dsi-lfr_enable = <0>;
					lcm-params-dsi-lfr_minimum_fps = <60>;
					lcm-params-dsi-msync2_enable;
					lcm-params-dsi-max_vfp_for_msync;

					/* lane swap */
					lcm-params-dsi-lane_swap_en = <1>;
					lcm-params-dsi-lane_swap0 =
						<LCM_LANE_0 LCM_LANE_1 LCM_LANE_3 LCM_LANE_2>,
						<LCM_LANE_CK LCM_LANE_0>;
					lcm-params-dsi-lane_swap1 =
						<LCM_LANE_0 LCM_LANE_1 LCM_LANE_3 LCM_LANE_2>,
						<LCM_LANE_CK LCM_LANE_0>;

					/* esd check table */
					lcm-params-dsi-cust_esd_check = <0>;
					lcm-params-dsi-esd_check_enable = <1>;
					lcm-params-dsi-lcm_esd_check_table0 = <0x0A 0x01 0x9C>;
					lcm-params-dsi-lcm_esd_check_table1;
					lcm-params-dsi-lcm_esd_check_table2;

					lcm-params-dsi-dsc-params-1-1080-2400-90 {
						compatible =
							"mediatek,lcm-params-dsi-dsc-params";
						lcm-params-dsi-dsc_enable = <1>;
						lcm-params-dsi-dsc_enable_lk = <0>;
						lcm-params-dsi-dsc_ver = <17>;
						lcm-params-dsi-dsc_slice_mode = <1>;
						lcm-params-dsi-dsc_rgb_swap = <0>;
						lcm-params-dsi-dsc_cfg = <34>;
						lcm-params-dsi-dsc_rct_on = <1>;
						lcm-params-dsi-dsc_bit_per_channel = <8>;
						lcm-params-dsi-dsc_line_buf_depth = <9>;
						lcm-params-dsi-dsc_bp_enable = <1>;
						lcm-params-dsi-dsc_bit_per_pixel = <128>;
						lcm-params-dsi-dsc_pic_height = <2400>;
						lcm-params-dsi-dsc_pic_width = <1080>;
						lcm-params-dsi-dsc_slice_height = <8>;
						lcm-params-dsi-dsc_slice_width = <540>;
						lcm-params-dsi-dsc_chunk_size = <540>;
						lcm-params-dsi-dsc_xmit_delay = <170>;
						lcm-params-dsi-dsc_dec_delay = <526>;
						lcm-params-dsi-dsc_scale_value = <32>;
						lcm-params-dsi-dsc_increment_interval = <43>;
						lcm-params-dsi-dsc_decrement_interval = <7>;
						lcm-params-dsi-dsc_line_bpg_offset = <12>;
						lcm-params-dsi-dsc_nfl_bpg_offset = <3511>;
						lcm-params-dsi-dsc_slice_bpg_offset = <3255>;
						lcm-params-dsi-dsc_initial_offset = <6144>;
						lcm-params-dsi-dsc_final_offset = <7072>;
						lcm-params-dsi-dsc_flatness_minqp = <3>;
						lcm-params-dsi-dsc_flatness_maxqp = <12>;
						lcm-params-dsi-dsc_rc_model_size = <8192>;
						lcm-params-dsi-dsc_rc_edge_factor = <6>;
						lcm-params-dsi-dsc_rc_quant_incr_limit0 = <11>;
						lcm-params-dsi-dsc_rc_quant_incr_limit1 = <11>;
						lcm-params-dsi-dsc_rc_tgt_offset_hi = <3>;
						lcm-params-dsi-dsc_rc_tgt_offset_lo = <3>;
					};

					lcm-params-dsi-phy-timcon-params-1-1080-2400-90 {
						compatible =
							"mediatek,lcm-params-dsi-phy-timcon";
						lcm-params-dsi-phy_timcon_hs_trail;
						lcm-params-dsi-phy_timcon_hs_prpr;
						lcm-params-dsi-phy_timcon_hs_zero;
						lcm-params-dsi-phy_timcon_lpx;
						lcm-params-dsi-phy_timcon_ta_get;
						lcm-params-dsi-phy_timcon_ta_sure;
						lcm-params-dsi-phy_timcon_ta_go;
						lcm-params-dsi-phy_timcon_da_hs_exit;
						lcm-params-dsi-phy_timcon_clk_trail;
						lcm-params-dsi-phy_timcon_cont_det;
						lcm-params-dsi-phy_timcon_da_hs_sync;
						lcm-params-dsi-phy_timcon_clk_zero;
						lcm-params-dsi-phy_timcon_clk_prpr;
						lcm-params-dsi-phy_timcon_clk_exit;
						lcm-params-dsi-phy_timcon_clk_post;

						/* lk support */
						lcm-params-dsi-phy_timcon_lk_hs_trail;
						lcm-params-dsi-phy_timcon_lk_hs_zero;
						lcm-params-dsi-phy_timcon_lk_hs_prpr = <10>;
						lcm-params-dsi-phy_timcon_lk_lpx;
						lcm-params-dsi-phy_timcon_lk_ta_sack;
						lcm-params-dsi-phy_timcon_lk_ta_get;
						lcm-params-dsi-phy_timcon_lk_ta_sure;
						lcm-params-dsi-phy_timcon_lk_ta_go;
						lcm-params-dsi-phy_timcon_lk_clk_trail;
						lcm-params-dsi-phy_timcon_lk_clk_zero;
						lcm-params-dsi-phy_timcon_lk_lpx_wait;
						lcm-params-dsi-phy_timcon_lk_cont_det;
						lcm-params-dsi-phy_timcon_lk_clk_hs_prpr;
						lcm-params-dsi-phy_timcon_lk_clk_hs_post;
						lcm-params-dsi-phy_timcon_lk_da_hs_exit;
						lcm-params-dsi-phy_timcon_lk_clk_hs_exit;
					};

					lcm-params-dsi-dyn-params-1-1080-2400-90 {
						compatible =
							"mediatek,lcm-params-dsi-dyn";
						lcm-params-dsi-dyn_switch_en = <0>;
						lcm-params-dsi-dyn_pll_clk = <428>;
						lcm-params-dsi-dyn_data_rate;
						lcm-params-dsi-dyn_vsa;
						lcm-params-dsi-dyn_vbp;
						lcm-params-dsi-dyn_vfp = <879>;
						lcm-params-dsi-dyn_vfp_lp_dyn = <2528>;
						lcm-params-dsi-dyn_vac;
						lcm-params-dsi-dyn_hsa;
						lcm-params-dsi-dyn_hbp;
						lcm-params-dsi-dyn_hfp = <396>;
						lcm-params-dsi-dyn_hac;
						lcm-params-dsi-dyn_max_vfp_for_msync_dyn;
					};

					lcm-params-dsi-dyn-fps-params-1-1080-2400-90 {
						compatible =
							"mediatek,lcm-params-dsi-dyn-fps";
						lcm-params-dsi-dyn_fps_switch_en = <0>;
						lcm-params-dsi-dyn_fps_vact_timing_fps = <120>;
						lcm-params-dsi-dyn_fps_data_rate;
						lcm-params-dsi-dyn_fps_dfps_cmd_table0 =
							<0 2 0xFF 0x25>;
						lcm-params-dsi-dyn_fps_dfps_cmd_table1 =
							<0 2 0xFB 0x01>;
						lcm-params-dsi-dyn_fps_dfps_cmd_table2 =
							<0 2 0x18 0x20>;
						lcm-params-dsi-dyn_fps_dfps_cmd_table3 =
							<0 2 0xFF 0x10>;
						lcm-params-dsi-dyn_fps_dfps_cmd_table4 =
							<0 2 0xFB 0x01>;
						lcm-params-dsi-dyn_fps_dfps_cmd_table5;
						lcm-params-dsi-dyn_fps_dfps_cmd_table6;
						lcm-params-dsi-dyn_fps_dfps_cmd_table7;
						lcm-params-dsi-dyn_fps_dfps_cmd_table8;
						lcm-params-dsi-dyn_fps_dfps_cmd_table9;
						lcm-params-dsi-dyn_fps_dfps_cmd_table10;
						lcm-params-dsi-dyn_fps_dfps_cmd_table11;
						lcm-params-dsi-dyn_fps_dfps_cmd_table12;
						lcm-params-dsi-dyn_fps_dfps_cmd_table13;
						lcm-params-dsi-dyn_fps_dfps_cmd_table14;
						lcm-params-dsi-dyn_fps_dfps_cmd_table15;
						lcm-params-dsi-dyn_fps_dfps_cmd_table16;
						lcm-params-dsi-dyn_fps_dfps_cmd_table17;
						lcm-params-dsi-dyn_fps_dfps_cmd_table18;
						lcm-params-dsi-dyn_fps_dfps_cmd_table19;
					};
				};

				lcm-params-dsi-fps-2-1080-2400-120 {
					compatible = "mediatek,lcm-dsi-fps-2-1080-2400-120";
					lcm-params-dsi-voltage;

					/* drm_display_mode */
					lcm-params-dsi-vrefresh = <120>;
					lcm-params-dsi-vertical_sync_active = <10>;
					lcm-params-dsi-vertical_backporch = <10>;
					lcm-params-dsi-vertical_frontporch = <54>;
					lcm-params-dsi-vertical_active_line = <2400>;
					lcm-params-dsi-horizontal_sync_active = <12>;
					lcm-params-dsi-horizontal_backporch = <80>;
					lcm-params-dsi-horizontal_frontporch = <76>;
					lcm-params-dsi-horizontal_active_pixel = <1080>;
					lcm-params-dsi-pixel_clock = <370506>;
					lcm-params-dsi-hskew;
					lcm-params-dsi-vscan;

					/* mtk_panel_params */
					lcm-params-dsi-pll_clock = <544>;
					lcm-params-dsi-data_rate = <1088>;
					lcm-params-dsi-vfp_for_low_power = <2528>;
					lcm-params-dsi-ssc_disable;
					lcm-params-dsi-ssc_range;
					lcm-params-dsi-lcm_color_mode;
					lcm-params-dsi-min_luminance;
					lcm-params-dsi-average_luminance;
					lcm-params-dsi-max_luminance;
					lcm-params-dsi-round_corner_en = <0>;
					lcm-params-dsi-corner_pattern_height;
					lcm-params-dsi-corner_pattern_height_bot;
					lcm-params-dsi-corner_pattern_tp_size;
					lcm-params-dsi-corner_pattern_tp_size_left;
					lcm-params-dsi-corner_pattern_tp_size_right;
					lcm-params-dsi-corner_pattern_name;
					lcm-params-dsi-physical_width_um;
					lcm-params-dsi-physical_height_um;
					lcm-params-dsi-output_mode =
						<MTK_LCM_PANEL_DSC_SINGLE_PORT>;
					lcm-params-dsi-lcm_cmd_if;
					lcm-params-dsi-hbm_en_time;
					lcm-params-dsi-hbm_dis_time;
					lcm-params-dsi-lcm_index;
					lcm-params-dsi-wait_sof_before_dec_vfp;
					lcm-params-dsi-doze_delay;
					lcm-params-dsi-lfr_enable = <0>;
					lcm-params-dsi-lfr_minimum_fps = <60>;
					lcm-params-dsi-msync2_enable;
					lcm-params-dsi-max_vfp_for_msync;

					/* lane swap */
					lcm-params-dsi-lane_swap_en = <1>;
					lcm-params-dsi-lane_swap0 =
						<LCM_LANE_0 LCM_LANE_1 LCM_LANE_3 LCM_LANE_2>,
						<LCM_LANE_CK LCM_LANE_0>;
					lcm-params-dsi-lane_swap1 =
						<LCM_LANE_0 LCM_LANE_1 LCM_LANE_3 LCM_LANE_2>,
						<LCM_LANE_CK LCM_LANE_0>;

					/* esd check table */
					lcm-params-dsi-cust_esd_check = <0>;
					lcm-params-dsi-esd_check_enable = <1>;
					lcm-params-dsi-lcm_esd_check_table0 = <0x0A 0x01 0x9C>;
					lcm-params-dsi-lcm_esd_check_table1;
					lcm-params-dsi-lcm_esd_check_table2;

					lcm-params-dsi-dsc-params-2-1080-2400-120 {
						compatible =
							"mediatek,lcm-params-dsi-dsc-params";
						lcm-params-dsi-dsc_enable = <1>;
						lcm-params-dsi-dsc_enable_lk = <0>;
						lcm-params-dsi-dsc_ver = <17>;
						lcm-params-dsi-dsc_slice_mode = <1>;
						lcm-params-dsi-dsc_rgb_swap = <0>;
						lcm-params-dsi-dsc_cfg = <34>;
						lcm-params-dsi-dsc_rct_on = <1>;
						lcm-params-dsi-dsc_bit_per_channel = <8>;
						lcm-params-dsi-dsc_line_buf_depth = <9>;
						lcm-params-dsi-dsc_bp_enable = <1>;
						lcm-params-dsi-dsc_bit_per_pixel = <128>;
						lcm-params-dsi-dsc_pic_height = <2400>;
						lcm-params-dsi-dsc_pic_width = <1080>;
						lcm-params-dsi-dsc_slice_height = <8>;
						lcm-params-dsi-dsc_slice_width = <540>;
						lcm-params-dsi-dsc_chunk_size = <540>;
						lcm-params-dsi-dsc_xmit_delay = <170>;
						lcm-params-dsi-dsc_dec_delay = <526>;
						lcm-params-dsi-dsc_scale_value = <32>;
						lcm-params-dsi-dsc_increment_interval = <43>;
						lcm-params-dsi-dsc_decrement_interval = <7>;
						lcm-params-dsi-dsc_line_bpg_offset = <12>;
						lcm-params-dsi-dsc_nfl_bpg_offset = <3511>;
						lcm-params-dsi-dsc_slice_bpg_offset = <3255>;
						lcm-params-dsi-dsc_initial_offset = <6144>;
						lcm-params-dsi-dsc_final_offset = <7072>;
						lcm-params-dsi-dsc_flatness_minqp = <3>;
						lcm-params-dsi-dsc_flatness_maxqp = <12>;
						lcm-params-dsi-dsc_rc_model_size = <8192>;
						lcm-params-dsi-dsc_rc_edge_factor = <6>;
						lcm-params-dsi-dsc_rc_quant_incr_limit0 = <11>;
						lcm-params-dsi-dsc_rc_quant_incr_limit1 = <11>;
						lcm-params-dsi-dsc_rc_tgt_offset_hi = <3>;
						lcm-params-dsi-dsc_rc_tgt_offset_lo = <3>;
					};

					lcm-params-dsi-phy-timcon-params-2-1080-2400-120 {
						compatible =
							"mediatek,lcm-params-dsi-phy-timcon";
						lcm-params-dsi-phy_timcon_hs_trail;
						lcm-params-dsi-phy_timcon_hs_prpr;
						lcm-params-dsi-phy_timcon_hs_zero;
						lcm-params-dsi-phy_timcon_lpx;
						lcm-params-dsi-phy_timcon_ta_get;
						lcm-params-dsi-phy_timcon_ta_sure;
						lcm-params-dsi-phy_timcon_ta_go;
						lcm-params-dsi-phy_timcon_da_hs_exit;
						lcm-params-dsi-phy_timcon_clk_trail;
						lcm-params-dsi-phy_timcon_cont_det;
						lcm-params-dsi-phy_timcon_da_hs_sync;
						lcm-params-dsi-phy_timcon_clk_zero;
						lcm-params-dsi-phy_timcon_clk_prpr;
						lcm-params-dsi-phy_timcon_clk_exit;
						lcm-params-dsi-phy_timcon_clk_post;

						/* lk support */
						lcm-params-dsi-phy_timcon_lk_hs_trail;
						lcm-params-dsi-phy_timcon_lk_hs_zero;
						lcm-params-dsi-phy_timcon_lk_hs_prpr = <10>;
						lcm-params-dsi-phy_timcon_lk_lpx;
						lcm-params-dsi-phy_timcon_lk_ta_sack;
						lcm-params-dsi-phy_timcon_lk_ta_get;
						lcm-params-dsi-phy_timcon_lk_ta_sure;
						lcm-params-dsi-phy_timcon_lk_ta_go;
						lcm-params-dsi-phy_timcon_lk_clk_trail;
						lcm-params-dsi-phy_timcon_lk_clk_zero;
						lcm-params-dsi-phy_timcon_lk_lpx_wait;
						lcm-params-dsi-phy_timcon_lk_cont_det;
						lcm-params-dsi-phy_timcon_lk_clk_hs_prpr;
						lcm-params-dsi-phy_timcon_lk_clk_hs_post;
						lcm-params-dsi-phy_timcon_lk_da_hs_exit;
						lcm-params-dsi-phy_timcon_lk_clk_hs_exit;
					};

					lcm-params-dsi-dyn-params-2-1080-2400-120 {
						compatible =
							"mediatek,lcm-params-dsi-dyn";
						lcm-params-dsi-dyn_switch_en = <0>;
						lcm-params-dsi-dyn_pll_clk = <428>;
						lcm-params-dsi-dyn_data_rate;
						lcm-params-dsi-dyn_vsa;
						lcm-params-dsi-dyn_vbp;
						lcm-params-dsi-dyn_vfp = <54>;
						lcm-params-dsi-dyn_vfp_lp_dyn = <2528>;
						lcm-params-dsi-dyn_vac;
						lcm-params-dsi-dyn_hsa;
						lcm-params-dsi-dyn_hbp;
						lcm-params-dsi-dyn_hfp = <396>;
						lcm-params-dsi-dyn_hac;
						lcm-params-dsi-dyn_max_vfp_for_msync_dyn;
					};

					lcm-params-dsi-dyn-fps-params-2-1080-2400-120 {
						compatible =
							"mediatek,lcm-params-dsi-dyn-fps";
						lcm-params-dsi-dyn_fps_switch_en = <0>;
						lcm-params-dsi-dyn_fps_vact_timing_fps = <120>;
						lcm-params-dsi-dyn_fps_data_rate;
						lcm-params-dsi-dyn_fps_dfps_cmd_table0 =
							<0 2 0xFF 0x25>;
						lcm-params-dsi-dyn_fps_dfps_cmd_table1 =
							<0 2 0xFB 0x01>;
						lcm-params-dsi-dyn_fps_dfps_cmd_table2 =
							<0 2 0x18 0x22>;
						lcm-params-dsi-dyn_fps_dfps_cmd_table3 =
							<0 2 0xFF 0x10>;
						lcm-params-dsi-dyn_fps_dfps_cmd_table4 =
							<0 2 0xFB 0x01>;
						lcm-params-dsi-dyn_fps_dfps_cmd_table5;
						lcm-params-dsi-dyn_fps_dfps_cmd_table6;
						lcm-params-dsi-dyn_fps_dfps_cmd_table7;
						lcm-params-dsi-dyn_fps_dfps_cmd_table8;
						lcm-params-dsi-dyn_fps_dfps_cmd_table9;
						lcm-params-dsi-dyn_fps_dfps_cmd_table10;
						lcm-params-dsi-dyn_fps_dfps_cmd_table11;
						lcm-params-dsi-dyn_fps_dfps_cmd_table12;
						lcm-params-dsi-dyn_fps_dfps_cmd_table13;
						lcm-params-dsi-dyn_fps_dfps_cmd_table14;
						lcm-params-dsi-dyn_fps_dfps_cmd_table15;
						lcm-params-dsi-dyn_fps_dfps_cmd_table16;
						lcm-params-dsi-dyn_fps_dfps_cmd_table17;
						lcm-params-dsi-dyn_fps_dfps_cmd_table18;
						lcm-params-dsi-dyn_fps_dfps_cmd_table19;
					};
				};
			};
		};

		lcm-ops {
			compatible = "mediatek,lcm-ops";
			lcm-ops-dbi {
				compatible = "mediatek,lcm-ops-dbi";
				/* future reserved for dbi interfaces*/
			};

			lcm-ops-dpi {
				compatible = "mediatek,lcm-ops-dpi";
				/* future reserved for dpi interfaces*/
			};

			lcm-ops-dsi {
				compatible = "mediatek,lcm-ops-dsi";
				prepare_table = <MTK_LCM_UTIL_TYPE_RESET 1 1>,
					<MTK_LCM_UTIL_TYPE_MDELAY 1 15>,
					<MTK_LCM_UTIL_TYPE_RESET 1 0>,
					<MTK_LCM_UTIL_TYPE_MDELAY 1 20>,
					<MTK_LCM_UTIL_TYPE_RESET 1 1>,
					<MTK_LCM_UTIL_TYPE_MDELAY 1 15>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0xFF 0x10>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XFB 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XB0 0x00>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XC0 0x03>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 17>,
						<0XC1 0x89 0x28 0x00 0x08 0x00 0xAA 0X02 0x0E 0x00>,
						<0x2B 0x00 0x07 0x0D 0xB7 0x0C 0xB7>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 3 0XC2 0x1B 0xA0>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XE9 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XFF 0x20>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XFB 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X01 0x66>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X06 0x40>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X07 0x38>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X18 0x66>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X1B 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X2F 0x83>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X69 0x91>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X95 0xD1>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X96 0xD1>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XF2 0x65>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XF3 0x64>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XF4 0x65>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XF5 0x64>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XF6 0x65>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XF7 0x64>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XF8 0x65>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XF9 0x64>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x89 0x15>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x8A 0x15>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x8D 0x15>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x8E 0x15>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x8F 0x15>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x91 0x15>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XFF 0x23>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XFB 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X00 0x80>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x04 0x05>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x05 0x2d>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x06 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x07 0x00>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x08 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x09 0x00>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x11 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x12 0x95>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x15 0x68>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x16 0x0B>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0xA0 0x00>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x30 0xFF>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x31 0xF0>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x32 0xEB>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x33 0xE5>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x34 0xDD>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x35 0xDA>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x36 0xD5>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x37 0xD0>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x38 0xCE>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x39 0xCD>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x3A 0xCD>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x3B 0xCD>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x3D 0xCB>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x3F 0xCB>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x40 0xC6>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x41 0xBF>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x45 0xFF>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x46 0xF0>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x47 0xE8>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x48 0xCE>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x49 0xBC>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x4A 0xB8>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x4B 0xB5>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x4C 0xB0>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x4D 0xA8>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x4E 0xA0>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x4F 0x9B>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x50 0x98>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x51 0x98>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x52 0x88>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x53 0x80>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x54 0x7F>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x58 0xFF>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x59 0xF6>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x5A 0xED>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x5B 0xE6>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x5C 0xDF>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x5D 0xD8>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x5E 0xD3>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x5F 0xCE>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x60 0xC9>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x61 0xC4>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x62 0xC1>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x63 0xBE>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x64 0xBB>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x65 0xB8>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x66 0xB6>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x67 0xB5>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XFF 0x24>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XFB 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X01 0x0F>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X03 0x0C>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X05 0x1D>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X08 0x2F>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X09 0x2E>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X0A 0x2D>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X0B 0x2C>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X11 0x17>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X12 0x13>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X13 0x15>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X15 0x14>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X16 0x16>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X17 0x18>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X1B 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X1D 0x1D>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X20 0x2F>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X21 0x2E>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X22 0x2D>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X23 0x2C>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X29 0x17>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X2A 0x13>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X2B 0x15>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X2F 0x14>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X30 0x16>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X31 0x18>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X32 0x04>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X34 0x10>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X35 0x1F>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X36 0x1F>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X37 0x20>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X4D 0x19>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X4E 0x45>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X4F 0x45>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X53 0x45>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X71 0x30>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X79 0x11>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X7A 0x82>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X7B 0x94>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X7D 0x04>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X80 0x04>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X81 0x04>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X82 0x13>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X84 0x31>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X85 0x00>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X86 0x00>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X87 0x00>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X90 0x13>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X92 0x31>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X93 0x00>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X94 0x00>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X95 0x00>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X9C 0xF4>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X9D 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XA0 0x14>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XA2 0x14>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XA3 0x02>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XA4 0x04>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XA5 0x04>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XC6 0xC0>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XC9 0x00>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XD9 0x80>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XE9 0x02>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XFF 0x25>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XFB 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X18 0x22>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X19 0xE4>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X21 0x40>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X66 0xD8>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X68 0x50>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X69 0x10>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X6B 0x00>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X6D 0x0D>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X6E 0x48>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X72 0x41>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X73 0x4A>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X74 0xD0>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X77 0x62>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X79 0x7F>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X7D 0x40>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X7E 0x1D>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X7F 0x00>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X80 0x04>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X84 0x0D>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XCF 0x80>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XD6 0x80>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XD7 0x80>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XEF 0x20>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XF0 0x84>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XFF 0x26>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XFB 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X15 0x04>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X81 0x16>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X83 0x02>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X84 0x03>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X85 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X86 0x03>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X87 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X88 0x00>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X8A 0x1A>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X8B 0x11>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X8C 0x24>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X8E 0x42>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X8F 0x11>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X90 0x11>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X91 0x11>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X9A 0x81>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X9B 0x03>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X9C 0x00>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X9D 0x00>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X9E 0x00>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XFF 0x27>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XFB 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X01 0x60>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X20 0x81>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X21 0xE7>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X25 0x82>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X26 0x1F>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X6E 0x00>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X6F 0x00>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X70 0x00>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X71 0x00>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X72 0x00>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X75 0x00>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X76 0x00>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X77 0x00>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X7D 0x09>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X7E 0x5F>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X80 0x23>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X82 0x09>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X83 0x5F>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X88 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X89 0x10>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XA5 0x10>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XA6 0x23>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XA7 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XB6 0x40>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XE3 0x02>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XE4 0xDA>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XE5 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XE6 0x6D>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XE9 0x03>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XEA 0x2F>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XEB 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XEC 0x98>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XFF 0x2A>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XFB 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X00 0x91>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X03 0x20>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X07 0x52>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X0A 0x70>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X0D 0x40>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X0E 0x02>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X11 0xF0>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X15 0x0E>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X16 0xB6>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X19 0x0E>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X1A 0x8A>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X1B 0x14>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X1D 0x36>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X1E 0x4F>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X1F 0x4F>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X20 0x4F>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X28 0xEC>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X29 0x0C>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X2A 0x05>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X2D 0x06>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X2F 0x02>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X30 0x4A>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X33 0x0E>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X34 0xEE>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X35 0x30>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X36 0x06>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X37 0xE9>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X38 0x34>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X39 0x02>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X3A 0x4A>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X46 0x40>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X47 0x02>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X4A 0xF0>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X4E 0x0E>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X4F 0x9B>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X52 0x0E>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X53 0x6F>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X54 0x14>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X56 0x36>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X57 0x7E>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X58 0x7E>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X59 0x7E>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X60 0x80>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X61 0xC7>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X62 0x03>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X63 0xF3>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X64 0x03>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X65 0x05>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X66 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X67 0x04>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X68 0x8A>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X6A 0x0F>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X6B 0xC9>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X6C 0x20>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X6D 0xE3>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X6E 0xC6>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X6F 0x22>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X70 0xE1>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X71 0x04>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X7A 0x07>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X7B 0x40>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X7D 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X7F 0x2C>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X83 0x0F>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X84 0x12>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X87 0x0E>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X88 0xE6>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X89 0x14>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X8B 0x36>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X8C 0x3A>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X8D 0x3C>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X8E 0x3A>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X95 0x80>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X96 0xFD>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X97 0x14>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X98 0x32>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X99 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X9A 0x08>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X9B 0x02>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X9C 0x4C>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X9D 0xB1>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X9F 0x75>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XA0 0xFF>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XA2 0x42>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XA3 0x6F>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XA4 0xF9>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XA5 0x47>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XA6 0x6A>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XA7 0x4C>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XFF 0x2C>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XFB 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X00 0x02>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X01 0x02>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X02 0x02>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X03 0x16>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X04 0x16>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X05 0x16>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X0D 0x1F>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X0E 0x1F>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X16 0x1B>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X17 0x4B>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X18 0x4B>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X19 0x4B>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X2A 0x03>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X4D 0x16>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X4E 0x03>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X4F 0x2E>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X53 0x02>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X54 0x02>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X55 0x02>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X56 0x0E>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X58 0x0E>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X59 0x0E>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X61 0x1F>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X62 0x1F>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X6A 0x14>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X6B 0x34>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X6C 0x34>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X6D 0x34>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X7E 0x03>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X9D 0x0F>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X9E 0x03>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X9F 0x00>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XFF 0x20>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XFB 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 17>,
						<0XB0 0x00 0x00 0x00 0x1F 0x00 0x49 0x00 0x6B 0x00>,
						<0x85 0x00 0x9C 0x00 0xB1 0x00 0xC4>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 17>,
						<0XB1 0x00 0xD1 0x01 0x07 0x01 0x30 0x01 0x6E 0x01>,
						<0x9E 0x01 0xE5 0x02 0x1E 0x02 0x1F>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 17>,
						<0XB2 0x02 0x56 0x02 0x96 0x02 0xBF 0x02 0xF4 0x03>,
						<0x16 0x03 0x41 0x03 0x51 0x03 0x5F>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 15>,
						<0XB3 0x03 0x6E 0x03 0x82 0x03 0x98 0x03 0xAC 0x03>,
						<0xCC 0x03 0xD8 0x00 0x00>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 17>,
						<0XB4 0x00 0x00 0x00 0x1E 0x00 0x49 0x00 0x69 0x00>,
						<0x84 0x00 0x9B 0x00 0xAF 0x00 0xC1>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 17>,
						<0XB5 0x00 0xD2 0x01 0x07 0x01 0x30 0x01 0x6E 0x01>,
						<0x9D 0x01 0xE5 0x02 0x1F 0x02 0x20>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 17>,
						<0XB6 0x02 0x57 0x02 0x96 0x02 0xBF 0x02 0xF3 0x03>,
						<0x16 0x03 0x3F 0x03 0x4F 0x03 0x5D>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 15>,
						<0XB7 0x03 0x6D 0x03 0x81 0x03 0x98 0x03 0xAC 0x03>,
						<0xCC 0x03 0xD8 0x00 0x00>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 17>,
						<0XB8 0x00 0x00 0x00 0x20 0x00 0x48 0x00 0x6A 0x00>,
						<0x86 0x00 0x9F 0x00 0xB5 0x00 0xC6>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 17>,
						<0XB9 0x00 0xD8 0x01 0x0D 0x01 0x36 0x01 0x73 0x01>,
						<0xA1 0x01 0xE8 0x02 0x21 0x02 0x22>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 17>,
						<0XBA 0x02 0x58 0x02 0x98 0x02 0xC1 0x02 0xF7 0x03>,
						<0x1B 0x03 0x41 0x03 0x54 0x03 0x66>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 15>,
						<0XBB 0x03 0x6E 0x03 0x82 0x03 0x98 0x03 0xAC 0x03>,
						<0xD0 0x03 0xD8 0x00 0x00>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XFF 0x21>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XFB 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 17>,
						<0XB0 0x00 0x00 0x00 0x1F 0x00 0x49 0x00 0x6B 0x00>,
						<0x85 0x00 0x9C 0x00 0xB1 0x00 0xC4>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 17>,
						<0XB1 0x00 0xD1 0x01 0x07 0x01 0x30 0x01 0x6E 0x01>,
						<0x9E 0x01 0xE5 0x02 0x1E 0x02 0x1F>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 17>,
						<0XB2 0x02 0x56 0x02 0x96 0x02 0xBF 0x02 0xF4 0x03>,
						<0x16 0x03 0x41 0x03 0x51 0x03 0x5F>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 15>,
						<0XB3 0x03 0x6E 0x03 0x82 0x03 0x98 0x03 0xAC 0x03>,
						<0xCC 0x03 0xD8 0x00 0x00>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 17>,
						<0XB4 0x00 0x00 0x00 0x1E 0x00 0x49 0x00 0x69 0x00>,
						<0x84 0x00 0x9B 0x00 0xAF 0x00 0xC1>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 17>,
						<0XB5 0x00 0xD2 0x01 0x07 0x01 0x30 0x01 0x6E 0x01>,
						<0x9D 0x01 0xE5 0x02 0x1F 0x02 0x20>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 17>,
						<0XB6 0x02 0x57 0x02 0x96 0x02 0xBF 0x02 0xF3 0x03>,
						<0x16 0x03 0x3F 0x03 0x4F 0x03 0x5D>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 15>,
						<0XB7 0x03 0x6D 0x03 0x81 0x03 0x98 0x03 0xAC 0x03>,
						<0xCC 0x03 0xD8 0x00 0x00>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 17>,
						<0XB8 0x00 0x00 0x00 0x20 0x00 0x48 0x00 0x6A 0x00>,
						<0x86 0x00 0x9F 0x00 0xB5 0x00 0xC6>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 17>,
						<0XB9 0x00 0xD8 0x01 0x0D 0x01 0x36 0x01 0x73 0x01>,
						<0xA1 0x01 0xE8 0x02 0x21 0x02 0x22>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 17>,
						<0XBA 0x02 0x58 0x02 0x98 0x02 0xC1 0x02 0xF7 0x03>,
						<0x1B 0x03 0x41 0x03 0x54 0x03 0x66>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 15>,
						<0XBB 0x03 0x6E 0x03 0x82 0x03 0x98 0x03 0xAC 0x03>,
						<0xD0 0x03 0xD8 0x00 0x00>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XFF 0x2B>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XFB 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XB7 0x06>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XB8 0x03>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XC0 0x03>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XFF 0xE0>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XFB 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X35 0x82>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XFF 0xF0>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XFB 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X5A 0x00>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X1C 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X33 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XFF 0xD0>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XFB 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X53 0x22>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X54 0x02>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XFF 0xC0>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XFB 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X9C 0x11>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X9D 0x11>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XFF 0x10>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0XFB 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X35 0x01>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X51 0xFF>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X53 0x0C>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0X55 0x00>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 1 0x11>,
					<MTK_LCM_PHASE_TYPE_START 2>,
						<MTK_LCM_PHASE_LK>,
						<MTK_LCM_PHASE_KERNEL>,
					<MTK_LCM_UTIL_TYPE_MDELAY 1 120>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 1 0x29>,
					<MTK_LCM_PHASE_TYPE_END 2>,
						<MTK_LCM_PHASE_LK>,
						<MTK_LCM_PHASE_KERNEL>,
					<MTK_LCM_PHASE_TYPE_START 1 MTK_LCM_PHASE_KERNEL>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER_RUNTIME_INPUT 4>,
						<MTK_LCM_INPUT_TYPE_CURRENT_BACKLIGHT 1 0x51 0xFF>,
					<MTK_LCM_PHASE_TYPE_END 1 MTK_LCM_PHASE_KERNEL>,
					<MTK_LCM_TYPE_END>;

				unprepare_table =
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 1 0x28>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 1 0x10>,
					<MTK_LCM_UTIL_TYPE_MDELAY 1 200>,
					<MTK_LCM_TYPE_END>;

				set_display_on_table =
					<MTK_LCM_PHASE_TYPE_START 2>,
						<MTK_LCM_PHASE_LK>,
						<MTK_LCM_PHASE_LK_DISPLAY_ON_DELAY>,
					<MTK_LCM_UTIL_TYPE_TDELAY 1 120>,
					<MTK_LCM_CMD_TYPE_WRITE_BUFFER 1 0x29>,
					<MTK_LCM_PHASE_TYPE_END 2>,
						<MTK_LCM_PHASE_LK>,
						<MTK_LCM_PHASE_LK_DISPLAY_ON_DELAY>,
					<MTK_LCM_TYPE_END>;

				lcm_update_table;

				set_backlight_mask = <0xff>;
				set_backlight_cmdq_table =
					<MTK_LCM_CB_TYPE_RUNTIME_INPUT 3 1 0x51 0xFF>,
					<MTK_LCM_TYPE_END>;

				set_aod_light_mask = <0xff>;
				set_aod_light_table;

				ata_id_value_length = <0>;
				ata_id_value_data;
				ata_check_table;

				compare_id_value_length = <1>;
				compare_id_value_data = <0x0>;
				compare_id_table = <MTK_LCM_UTIL_TYPE_RESET 1 1>,
					<MTK_LCM_UTIL_TYPE_MDELAY 1 10>,
					<MTK_LCM_UTIL_TYPE_RESET 1 0>,
					<MTK_LCM_UTIL_TYPE_MDELAY 1 10>,
					<MTK_LCM_UTIL_TYPE_RESET 1 1>,
					<MTK_LCM_UTIL_TYPE_MDELAY 1 10>,
					<MTK_LCM_LK_TYPE_PREPARE_PARAM_COUNT 1 1>,
					<MTK_LCM_LK_TYPE_PREPARE_PARAM 5 0 0x00 0x01 0x37 0x00>,
					<MTK_LCM_LK_TYPE_WRITE_PARAM 0>,
					<MTK_LCM_CMD_TYPE_READ_BUFFER 3 0 1 0xDA>,
					<MTK_LCM_TYPE_END>;

				doze_enable_start_table;

				doze_enable_table;

				doze_disable_table;

				doze_area_table;

				doze_post_disp_on_table;

				hbm_set_cmdq_switch_id;
				hbm_set_cmdq_switch_on;
				hbm_set_cmdq_switch_off;
				hbm_set_cmdq_table;

				/* fps switch cmd for high frame rate feature */
				lcm-ops-dsi-fps-switch-after-poweron {
					compatible =
						"mediatek,lcm-ops-dsi-fps-switch-after-poweron";
					fps-switch-0-1080-2400-60_table =
						<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0xff 0x25>,
						<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0xfb 0x01>,
						<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x18 0x21>,
						<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0xff 0x10>,
						<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0xfb 0x01>,
						<MTK_LCM_TYPE_END>;

					fps-switch-1-1080-2400-90_table =
						<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0xff 0x25>,
						<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0xfb 0x01>,
						<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x18 0x20>,
						<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0xff 0x10>,
						<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0xfb 0x01>,
						<MTK_LCM_TYPE_END>;

					fps-switch-2-1080-2400-120_table =
						<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0xff 0x25>,
						<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0xfb 0x01>,
						<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x18 0x22>,
						<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0xff 0x10>,
						<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0xfb 0x01>,
						<MTK_LCM_TYPE_END>;
				};

				lcm-ops-dsi-fps-switch-before-powerdown {
					compatible =
						"mediatek,lcm-ops-dsi-fps-switch-before-powerdown";
					fps-switch-0-1080-2400-60_table =
						<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0xff 0x25>,
						<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0xfb 0x01>,
						<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x18 0x21>,
						<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0xff 0x10>,
						<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0xfb 0x01>,
						<MTK_LCM_TYPE_END>;

					fps-switch-1-1080-2400-90_table =
						<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0xff 0x25>,
						<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0xfb 0x01>,
						<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x18 0x20>,
						<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0xff 0x10>,
						<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0xfb 0x01>,
						<MTK_LCM_TYPE_END>;

					fps-switch-2-1080-2400-120_table =
						<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0xff 0x25>,
						<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0xfb 0x01>,
						<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0x18 0x22>,
						<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0xff 0x10>,
						<MTK_LCM_CMD_TYPE_WRITE_BUFFER 2 0xfb 0x01>,
						<MTK_LCM_TYPE_END>;
				};
			};
		};
	};
};

