0.7
2020.2
Nov 18 2020
09:47:47
C:/PC/VUT/BPC-DE1/gitgit/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_clock_enable.vhd,1647513409,vhdl,,,,tb_clock_enable,,,,,,,,
C:/PC/VUT/BPC-DE1/gitgit/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd,1647514902,vhdl,,,,tb_cnt_up_down,,,,,,,,
C:/PC/VUT/BPC-DE1/gitgit/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd,1647513404,vhdl,C:/PC/VUT/BPC-DE1/gitgit/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_clock_enable.vhd,,,clock_enable,,,,,,,,
C:/PC/VUT/BPC-DE1/gitgit/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd,1648050137,vhdl,C:/PC/VUT/BPC-DE1/gitgit/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd,,,cnt_up_down,,,,,,,,
