;;; generated by ../../BootSetup/BootSetup.rb (2017-09-29 20:26:57 +0200)

	.equiv ATmega328P, 328     	
	.equiv ATmega8, 8          	
	.equiv ATtiny45, 45        	
	.equiv ATtiny85, 85        	
	.equiv ATtiny24, 24        	
	.equiv ATtiny44, 44        	
	.equiv MCU, ATtiny45       	
	.equiv MCUclock, 20000000  	

	.equiv ADCSRB, 0x03        	; ADC Control and Status Register B
	.equiv ADCSRB_BIN, 7       	; Bipolar Input Mode
	.equiv ADCSRB_ACME, 6      	; 
	.equiv ADCSRB_IPR, 5       	; Input Polarity Reversal
	.equiv ADCSRB_ADTS2, 2     	; ADC Auto Trigger Source 2
	.equiv ADCSRB_ADTS1, 1     	; ADC Auto Trigger Source 1
	.equiv ADCSRB_ADTS0, 0     	; ADC Auto Trigger Source 0

	.equiv ADCL, 0x04          	; ADC Data Register Low

	.equiv ADCH, 0x05          	; ADC Data Register High

	.equiv ADCSRA, 0x06        	; ADC Control and Status Register A
	.equiv ADCSRA_ADEN, 7      	; ADC Enable
	.equiv ADCSRA_ADSC, 6      	; ADC Start Conversion
	.equiv ADCSRA_ADATE, 5     	; ADC Auto Trigger Enable
	.equiv ADCSRA_ADIF, 4      	; ADC Interrupt Flag
	.equiv ADCSRA_ADIE, 3      	; ADC Interrupt Enable
	.equiv ADCSRA_ADPS2, 2     	; ADC Prescaler Select 2
	.equiv ADCSRA_ADPS1, 1     	; ADC Prescaler Select 1
	.equiv ADCSRA_ADPS0, 0     	; ADC Prescaler Select 0

	.equiv ADMUX, 0x07         	; ADC Multiplexer Selection Register
	.equiv ADMUX_REFS1, 7      	; Voltage Reference Selection 1
	.equiv ADMUX_REFS0, 6      	; Voltage Reference Selection 0
	.equiv ADMUX_ADLAR, 5      	; ADC Left Adjust Result
	.equiv ADMUX_REFS2, 4      	; Voltage Reference Selection 2
	.equiv ADMUX_MUX3, 3       	; Analog Channel and Gain Selection 3
	.equiv ADMUX_MUX2, 2       	; Analog Channel and Gain Selection 2
	.equiv ADMUX_MUX1, 1       	; Analog Channel and Gain Selection 1
	.equiv ADMUX_MUX0, 0       	; Analog Channel and Gain Selection 0

	.equiv USICR, 0x0d         	; USI Control Register
	.equiv USICR_USISIE, 7     	; Start Condition Interrupt Enable
	.equiv USICR_USIOIE, 6     	; Counter Overflow Interrupt Enable
	.equiv USICR_USIWM1, 5     	; Wire Mode
	.equiv USICR_USIWM0, 4     	
	.equiv USICR_USICS1, 3     	; Clock Source Select
	.equiv USICR_USICS0, 2     	
	.equiv USICR_USICLK, 1     	; Clock Strobe
	.equiv USICR_USITC, 0      	; Toggle Clock Port Pin

	.equiv USISR, 0x0e         	; USI Status Register
	.equiv USISR_USISIF, 7     	; Start Condition Interrupt
	.equiv USISR_USIOIF, 6     	; Counter Overflow Interrupt
	.equiv USISR_USIPF, 5      	; Stop Condition
	.equiv USISR_USIDC, 4      	; Data Output Collision
	.equiv USISR_USICNT3, 3    	; Counter Value
	.equiv USISR_USICNT2, 2    	
	.equiv USISR_USICNT1, 1    	
	.equiv USISR_USICNT0, 0    	

	.equiv USIDR, 0x0f         	; USI Data Register

	.equiv USIBR, 0x10         	; USI Buffer Register

	.equiv DIDR0, 0x14         	; Digital Input Disable Register 0
	.equiv DIDR0_ADC0D, 5      	; Digital Input Disable 0D
	.equiv DIDR0_ADC2D, 4      	; Digital Input Disable 2D
	.equiv DIDR0_ADC3D, 3      	; Digital Input Disable 3D
	.equiv DIDR0_ADC1D, 2      	; Digital Input Disable 1D
	.equiv DIDR0_AIN1D, 1      	; 
	.equiv DIDR0_AIN0D, 0      	; 

	.equiv PINB, 0x16          	; Port B Input Pins Address
	.equiv PINB_5, 5           	
	.equiv PINB_4, 4           	
	.equiv PINB_3, 3           	
	.equiv PINB_2, 2           	
	.equiv PINB_1, 1           	
	.equiv PINB_0, 0           	

	.equiv DDRB, 0x17          	; Port B Data Direction Register
	.equiv DDRB_5, 5           	
	.equiv DDRB_4, 4           	
	.equiv DDRB_3, 3           	
	.equiv DDRB_2, 2           	
	.equiv DDRB_1, 1           	
	.equiv DDRB_0, 0           	

	.equiv PORTB, 0x18         	; Port B Data Register
	.equiv PORTB_5, 5          	
	.equiv PORTB_4, 4          	
	.equiv PORTB_3, 3          	
	.equiv PORTB_2, 2          	
	.equiv PORTB_1, 1          	
	.equiv PORTB_0, 0          	

	.equiv EECR, 0x1c          	; EEPROM Control Register
	.equiv EECR_EEPM1, 5       	; EEPROM Programming Mode 1
	.equiv EECR_EEPM0, 4       	; EEPROM Programming Mode 0
	.equiv EECR_EERIE, 3       	; EEPROM Ready Interrupt Enable
	.equiv EECR_EEMPE, 2       	; EEPROM Master Write Enable
	.equiv EECR_EEPE, 1        	; EEPROM Write Enable
	.equiv EECR_EERE, 0        	; EEPROM Read Enable

	.equiv EEDR, 0x1d          	; EEPROM Data Register

	.equiv EEARL, 0x1e         	; EEPROM Address Register Low

	.equiv EEARH, 0x1f         	; EEPROM Address Register High

	.equiv PRR, 0x20           	; Power Reduction Register
	.equiv PRR_PRTIM1, 3       	; Power Reduction Timer/Counter1
	.equiv PRR_PRTIM0, 2       	; Power Reduction Timer/Counter0
	.equiv PRR_PRUSI, 1        	; Power Reduction USI
	.equiv PRR_PRADC, 0        	; Power Reduction ADC

	.equiv WDTCR, 0x21         	; Watchdog Timer Control Register
	.equiv WDTCR_WDIF, 7       	; Watchdog Timeout Interrupt Flag
	.equiv WDTCR_WDIE, 6       	; Watchdog Timeout Interrupt Enable
	.equiv WDTCR_WDP3, 5       	; Watchdog Timer Prescaler
	.equiv WDTCR_WDCE, 4       	; Watchdog Change Enable
	.equiv WDTCR_WDE, 3        	; Watchdog Enable
	.equiv WDTCR_WDP2, 2       	; Watchdog Timer Prescaler
	.equiv WDTCR_WDP1, 1       	; Watchdog Timer Prescaler
	.equiv WDTCR_WDP0, 0       	; Watchdog Timer Prescaler

	.equiv CLKPR, 0x26         	; Clock Prescale Register
	.equiv CLKPR_CLKPCE, 7     	; Clock Prescaler Change Enable
	.equiv CLKPR_CLKPS3, 3     	; Clock Prescaler Select
	.equiv CLKPR_CLKPS2, 2     	
	.equiv CLKPR_CLKPS1, 1     	
	.equiv CLKPR_CLKPS0, 0     	

	.equiv OCR0B, 0x28         	; Output Compare Register B
	.equiv OCR0B_OCR0B7, 7     	
	.equiv OCR0B_OCR0B6, 6     	
	.equiv OCR0B_OCR0B5, 5     	
	.equiv OCR0B_OCR0B4, 4     	
	.equiv OCR0B_OCR0B3, 3     	
	.equiv OCR0B_OCR0B2, 2     	
	.equiv OCR0B_OCR0B1, 1     	
	.equiv OCR0B_OCR0B0, 0     	

	.equiv OCR0A, 0x29         	; Output Compare Register A
	.equiv OCR0A_OCR0A7, 7     	
	.equiv OCR0A_OCR0A6, 6     	
	.equiv OCR0A_OCR0A5, 5     	
	.equiv OCR0A_OCR0A4, 4     	
	.equiv OCR0A_OCR0A3, 3     	
	.equiv OCR0A_OCR0A2, 2     	
	.equiv OCR0A_OCR0A1, 1     	
	.equiv OCR0A_OCR0A0, 0     	

	.equiv TCCR0A, 0x2a        	; Timer/Counter Control Register A
	.equiv TCCR0A_COM0A1, 7    	; Compare Match Output A Mode
	.equiv TCCR0A_COM0A0, 6    	
	.equiv TCCR0A_COM0B1, 5    	; Compare Match Output B Mode
	.equiv TCCR0A_COM0B0, 4    	
	.equiv TCCR0A_WGM01, 1     	; Waveform Generation Mode
	.equiv TCCR0A_WGM00, 0     	

	.equiv TCNT1, 0x2f         	; Timer/Counter Register
	.equiv TCNT1_TCNT17, 7     	
	.equiv TCNT1_TCNT16, 6     	
	.equiv TCNT1_TCNT15, 5     	
	.equiv TCNT1_TCNT14, 4     	
	.equiv TCNT1_TCNT13, 3     	
	.equiv TCNT1_TCNT12, 2     	
	.equiv TCNT1_TCNT11, 1     	
	.equiv TCNT1_TCNT10, 0     	

	.equiv TCCR1, 0x30         	; Timer/Counter1 Control Register
	.equiv TCCR1_CTC1, 7       	; Clear Timer/Counter on Compare Match
	.equiv TCCR1_PWM1A, 6      	; Pulse Width Modulator A Enable
	.equiv TCCR1_COM1A1, 5     	; Comparator A Output Mode, Bit 1
	.equiv TCCR1_COM1A0, 4     	; Comparator A Output Mode, Bit 0
	.equiv TCCR1_CS13, 3       	; Clock Select Bit 3
	.equiv TCCR1_CS12, 2       	; Clock Select Bit 2
	.equiv TCCR1_CS11, 1       	; Clock Select Bit 1
	.equiv TCCR1_CS10, 0       	; Clock Select Bit 0

	.equiv TCNT0, 0x32         	; Timer/Counter Register
	.equiv TCNT0_TCNT07, 7     	
	.equiv TCNT0_TCNT06, 6     	
	.equiv TCNT0_TCNT05, 5     	
	.equiv TCNT0_TCNT04, 4     	
	.equiv TCNT0_TCNT03, 3     	
	.equiv TCNT0_TCNT02, 2     	
	.equiv TCNT0_TCNT01, 1     	
	.equiv TCNT0_TCNT00, 0     	

	.equiv TCCR0B, 0x33        	; Timer/Counter Control Register B
	.equiv TCCR0B_FOC0A, 7     	; Force Output Compare A
	.equiv TCCR0B_FOC0B, 6     	; Force Output Compare B
	.equiv TCCR0B_WGM02, 3     	; Waveform Generation Mode
	.equiv TCCR0B_CS02, 2      	; Clock Select
	.equiv TCCR0B_CS01, 1      	
	.equiv TCCR0B_CS00, 0      	

	.equiv MCUSR, 0x34         	; MCU Status Register
	.equiv MCUSR_WDRF, 3       	; Watchdog Reset Flag
	.equiv MCUSR_BORF, 2       	; Brown-out Reset Flag
	.equiv MCUSR_EXTRF, 1      	; External Reset Flag
	.equiv MCUSR_PORF, 0       	; Power-on Reset Flag

	.equiv MCUCR, 0x35         	; MCU Control Register
	.equiv MCUCR_BODS, 7       	; BOD Sleep
	.equiv MCUCR_PUD, 6        	; Pull-up Disable
	.equiv MCUCR_SE, 5         	; Sleep Enable
	.equiv MCUCR_SM1, 4        	; Sleep Mode Select
	.equiv MCUCR_SM0, 3        	
	.equiv MCUCR_BODSE, 2      	; BOD Sleep Enable
	.equiv MCUCR_ISC01, 1      	; Interrupt Sense Control
	.equiv MCUCR_ISC00, 0      	

	.equiv TIFR, 0x38          	; Timer/Counter Interrupt Flag Register
	.equiv TIFR_OCF1A, 6       	; Output Compare Flag 1A
	.equiv TIFR_OCF1B, 5       	; Output Compare Flag 1B
	.equiv TIFR_OCF0A, 4       	; Output Compare Flag 0 A
	.equiv TIFR_OCF0B, 3       	; Output Compare Flag 0 B
	.equiv TIFR_TOV1, 2        	; Timer/Counter1 Overflow Flag
	.equiv TIFR_TOV0, 1        	; Timer/Counter0 Overflow Flag

	.equiv TIMSK, 0x39         	; Timer/Counter Interrupt Mask Register
	.equiv TIMSK_OCIE1A, 6     	; Timer/Counter1 Output Compare Interrupt Enable
	.equiv TIMSK_OCIE1B, 5     	; Timer/Counter1 Output Compare Interrupt Enable
	.equiv TIMSK_OCIE0A, 4     	; Timer/Counter0 Output Compare Match A Interrupt Enable
	.equiv TIMSK_OCIE0B, 3     	; Timer/Counter Output Compare Match B Interrupt Enable
	.equiv TIMSK_TOIE1, 2      	; Timer/Counter1 Overflow Interrupt Enable
	.equiv TIMSK_TOIE0, 1      	; Timer/Counter0 Overflow Interrupt Enable

	.equiv GIMSK, 0x3b         	; General Interrupt Mask Register
	.equiv GIMSK_INT0, 6       	; External Interrupt Request 0
	.equiv GIMSK_PCIE, 5       	; Pin Change Interrupt Enable

	.equiv SPL, 0x3d           	; Stack Pointer Low

	.equiv SPH, 0x3e           	; Stack Pointer High

	.equiv SREG, 0x3f          	; Status Register

	.equiv RAMSTART, 0x60      	; RAM Start

	.equiv EEPROMEND, 0xff     	; EEPROM End

	.equiv RAMEND, 0x15f       	; RAM End

	.equiv ROMEND, 0x7ff       	; ROM End

	.equiv ZH, 31              	; Z high
	.equiv ZL, 30              	; Z low
	.equiv YH, 29              	; Y high
	.equiv YL, 28              	; Y low
	.equiv XH, 27              	; X high
	.equiv XL, 26              	; X low

	.equiv Int0_Enable, 1      	
	.equiv Int1_Enable, 0      	
	.equiv PCInt0_Enable, 0    	
	.equiv PCInt1_Enable, 0    	
	.equiv PCInt2_Enable, 0    	
	.equiv Timer0_Enable, 0    	
	.equiv Timer1_Enable, 0    	
	.equiv Timer2_Enable, 0    	
	.equiv WatchDog_Enable, 0  	
	.equiv USART_Enable, 0     	
	.equiv SPI_Enable, 0       	
	.equiv TwoWire_Enable, 0   	
	.equiv USI_Enable, 0       	
	.equiv ADC_Enable, 0       	
	.equiv EEPROM_Enable, 0    	
	.equiv SelfProg_Enable, 0  	
	.equiv PortB_Enable, 0     	
	.equiv PortC_Enable, 0     	
	.equiv PortA_Enable, 0     	

;;; generated by ../../BootSetup/BootSetup.rb (2017-09-29 20:26:57 +0200)
