{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 16 22:50:00 2019 " "Info: Processing started: Mon Dec 16 22:50:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off project -c toplevel --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off project -c toplevel --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Register:comb_491\|D_FF:comb_5\|Nand_gate:comb_7\|out~9 " "Warning: Node \"Register:comb_491\|D_FF:comb_5\|Nand_gate:comb_7\|out~9\" is a latch" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Register:comb_491\|D_FF:comb_7\|Nand_gate:comb_7\|out~9 " "Warning: Node \"Register:comb_491\|D_FF:comb_7\|Nand_gate:comb_7\|out~9\" is a latch" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Register:comb_491\|D_FF:comb_4\|Nand_gate:comb_7\|out~9 " "Warning: Node \"Register:comb_491\|D_FF:comb_4\|Nand_gate:comb_7\|out~9\" is a latch" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Register:comb_491\|D_FF:comb_6\|Nand_gate:comb_7\|out~9 " "Warning: Node \"Register:comb_491\|D_FF:comb_6\|Nand_gate:comb_7\|out~9\" is a latch" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Register:comb_491\|D_FF:comb_9\|Nand_gate:comb_7\|out~9 " "Warning: Node \"Register:comb_491\|D_FF:comb_9\|Nand_gate:comb_7\|out~9\" is a latch" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Register:comb_491\|D_FF:comb_11\|Nand_gate:comb_7\|out~9 " "Warning: Node \"Register:comb_491\|D_FF:comb_11\|Nand_gate:comb_7\|out~9\" is a latch" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Register:comb_491\|D_FF:comb_10\|Nand_gate:comb_7\|out~9 " "Warning: Node \"Register:comb_491\|D_FF:comb_10\|Nand_gate:comb_7\|out~9\" is a latch" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Register:comb_491\|D_FF:comb_8\|Nand_gate:comb_7\|out~9 " "Warning: Node \"Register:comb_491\|D_FF:comb_8\|Nand_gate:comb_7\|out~9\" is a latch" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Register:comb_491\|D_FF:comb_12\|Nand_gate:comb_7\|out~9 " "Warning: Node \"Register:comb_491\|D_FF:comb_12\|Nand_gate:comb_7\|out~9\" is a latch" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Register:comb_491\|D_FF:comb_15\|Nand_gate:comb_7\|out~9 " "Warning: Node \"Register:comb_491\|D_FF:comb_15\|Nand_gate:comb_7\|out~9\" is a latch" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Register:comb_491\|D_FF:comb_14\|Nand_gate:comb_7\|out~9 " "Warning: Node \"Register:comb_491\|D_FF:comb_14\|Nand_gate:comb_7\|out~9\" is a latch" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Register:comb_491\|D_FF:comb_13\|Nand_gate:comb_7\|out~9 " "Warning: Node \"Register:comb_491\|D_FF:comb_13\|Nand_gate:comb_7\|out~9\" is a latch" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Start " "Info: Assuming node \"Start\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "Register:comb_491\|D_FF:comb_6\|Nand_gate:comb_7\|out~9 D2 Start 5.125 ns register " "Info: tsu for register \"Register:comb_491\|D_FF:comb_6\|Nand_gate:comb_7\|out~9\" (data pin = \"D2\", clock pin = \"Start\") is 5.125 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.867 ns + Longest pin register " "Info: + Longest pin to register delay is 7.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns D2 1 PIN PIN_AC26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AC26; Fanout = 2; PIN Node = 'D2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D2 } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.599 ns) + CELL(0.436 ns) 7.867 ns Register:comb_491\|D_FF:comb_6\|Nand_gate:comb_7\|out~9 2 REG LCCOMB_X16_Y8_N28 9 " "Info: 2: + IC(6.599 ns) + CELL(0.436 ns) = 7.867 ns; Loc. = LCCOMB_X16_Y8_N28; Fanout = 9; REG Node = 'Register:comb_491\|D_FF:comb_6\|Nand_gate:comb_7\|out~9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.035 ns" { D2 Register:comb_491|D_FF:comb_6|Nand_gate:comb_7|out~9 } "NODE_NAME" } } { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.268 ns ( 16.12 % ) " "Info: Total cell delay = 1.268 ns ( 16.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.599 ns ( 83.88 % ) " "Info: Total interconnect delay = 6.599 ns ( 83.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.867 ns" { D2 Register:comb_491|D_FF:comb_6|Nand_gate:comb_7|out~9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.867 ns" { D2 {} D2~combout {} Register:comb_491|D_FF:comb_6|Nand_gate:comb_7|out~9 {} } { 0.000ns 0.000ns 6.599ns } { 0.000ns 0.832ns 0.436ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.037 ns + " "Info: + Micro setup delay of destination is 1.037 ns" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Start destination 3.779 ns - Shortest register " "Info: - Shortest clock path from clock \"Start\" to destination register is 3.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns Start 1 CLK PIN_AA23 18 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AA23; Fanout = 18; CLK Node = 'Start'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Start } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.682 ns) + CELL(0.275 ns) 3.779 ns Register:comb_491\|D_FF:comb_6\|Nand_gate:comb_7\|out~9 2 REG LCCOMB_X16_Y8_N28 9 " "Info: 2: + IC(2.682 ns) + CELL(0.275 ns) = 3.779 ns; Loc. = LCCOMB_X16_Y8_N28; Fanout = 9; REG Node = 'Register:comb_491\|D_FF:comb_6\|Nand_gate:comb_7\|out~9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.957 ns" { Start Register:comb_491|D_FF:comb_6|Nand_gate:comb_7|out~9 } "NODE_NAME" } } { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.097 ns ( 29.03 % ) " "Info: Total cell delay = 1.097 ns ( 29.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.682 ns ( 70.97 % ) " "Info: Total interconnect delay = 2.682 ns ( 70.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.779 ns" { Start Register:comb_491|D_FF:comb_6|Nand_gate:comb_7|out~9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.779 ns" { Start {} Start~combout {} Register:comb_491|D_FF:comb_6|Nand_gate:comb_7|out~9 {} } { 0.000ns 0.000ns 2.682ns } { 0.000ns 0.822ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.867 ns" { D2 Register:comb_491|D_FF:comb_6|Nand_gate:comb_7|out~9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.867 ns" { D2 {} D2~combout {} Register:comb_491|D_FF:comb_6|Nand_gate:comb_7|out~9 {} } { 0.000ns 0.000ns 6.599ns } { 0.000ns 0.832ns 0.436ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.779 ns" { Start Register:comb_491|D_FF:comb_6|Nand_gate:comb_7|out~9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.779 ns" { Start {} Start~combout {} Register:comb_491|D_FF:comb_6|Nand_gate:comb_7|out~9 {} } { 0.000ns 0.000ns 2.682ns } { 0.000ns 0.822ns 0.275ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Start g6 Register:comb_491\|D_FF:comb_8\|Nand_gate:comb_7\|out~9 18.696 ns register " "Info: tco from clock \"Start\" to destination pin \"g6\" through register \"Register:comb_491\|D_FF:comb_8\|Nand_gate:comb_7\|out~9\" is 18.696 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Start source 3.858 ns + Longest register " "Info: + Longest clock path from clock \"Start\" to source register is 3.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns Start 1 CLK PIN_AA23 18 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AA23; Fanout = 18; CLK Node = 'Start'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Start } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.886 ns) + CELL(0.150 ns) 3.858 ns Register:comb_491\|D_FF:comb_8\|Nand_gate:comb_7\|out~9 2 REG LCCOMB_X8_Y12_N6 22 " "Info: 2: + IC(2.886 ns) + CELL(0.150 ns) = 3.858 ns; Loc. = LCCOMB_X8_Y12_N6; Fanout = 22; REG Node = 'Register:comb_491\|D_FF:comb_8\|Nand_gate:comb_7\|out~9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.036 ns" { Start Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 } "NODE_NAME" } } { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.972 ns ( 25.19 % ) " "Info: Total cell delay = 0.972 ns ( 25.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.886 ns ( 74.81 % ) " "Info: Total interconnect delay = 2.886 ns ( 74.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.858 ns" { Start Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.858 ns" { Start {} Start~combout {} Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 {} } { 0.000ns 0.000ns 2.886ns } { 0.000ns 0.822ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.838 ns + Longest register pin " "Info: + Longest register to pin delay is 14.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Register:comb_491\|D_FF:comb_8\|Nand_gate:comb_7\|out~9 1 REG LCCOMB_X8_Y12_N6 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X8_Y12_N6; Fanout = 22; REG Node = 'Register:comb_491\|D_FF:comb_8\|Nand_gate:comb_7\|out~9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 } "NODE_NAME" } } { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.512 ns) + CELL(0.416 ns) 1.928 ns BCDtoBinaryConverter:comb_492\|tenBitsAdderSubtractor:comb_6\|FA:comb_16\|Cout~125 2 COMB LCCOMB_X16_Y8_N22 2 " "Info: 2: + IC(1.512 ns) + CELL(0.416 ns) = 1.928 ns; Loc. = LCCOMB_X16_Y8_N22; Fanout = 2; COMB Node = 'BCDtoBinaryConverter:comb_492\|tenBitsAdderSubtractor:comb_6\|FA:comb_16\|Cout~125'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.928 ns" { Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_6|FA:comb_16|Cout~125 } "NODE_NAME" } } { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.419 ns) 2.602 ns BCDtoBinaryConverter:comb_492\|tenBitsAdderSubtractor:comb_6\|FA:comb_17\|SUM 3 COMB LCCOMB_X16_Y8_N0 2 " "Info: 3: + IC(0.255 ns) + CELL(0.419 ns) = 2.602 ns; Loc. = LCCOMB_X16_Y8_N0; Fanout = 2; COMB Node = 'BCDtoBinaryConverter:comb_492\|tenBitsAdderSubtractor:comb_6\|FA:comb_17\|SUM'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_6|FA:comb_16|Cout~125 BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_6|FA:comb_17|SUM } "NODE_NAME" } } { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.416 ns) 4.468 ns BCDtoBinaryConverter:comb_492\|tenBitsAdderSubtractor:comb_327\|FA:comb_17\|Cout~175 4 COMB LCCOMB_X4_Y12_N0 6 " "Info: 4: + IC(1.450 ns) + CELL(0.416 ns) = 4.468 ns; Loc. = LCCOMB_X4_Y12_N0; Fanout = 6; COMB Node = 'BCDtoBinaryConverter:comb_492\|tenBitsAdderSubtractor:comb_327\|FA:comb_17\|Cout~175'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_6|FA:comb_17|SUM BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_17|Cout~175 } "NODE_NAME" } } { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.416 ns) 5.152 ns BCDtoBinaryConverter:comb_492\|tenBitsAdderSubtractor:comb_327\|FA:comb_21\|Cout~90 5 COMB LCCOMB_X4_Y12_N10 4 " "Info: 5: + IC(0.268 ns) + CELL(0.416 ns) = 5.152 ns; Loc. = LCCOMB_X4_Y12_N10; Fanout = 4; COMB Node = 'BCDtoBinaryConverter:comb_492\|tenBitsAdderSubtractor:comb_327\|FA:comb_21\|Cout~90'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_17|Cout~175 BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_21|Cout~90 } "NODE_NAME" } } { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.438 ns) 5.875 ns BCDtoBinaryConverter:comb_492\|tenBitsAdderSubtractor:comb_327\|FA:comb_23\|SUM 6 COMB LCCOMB_X4_Y12_N12 5 " "Info: 6: + IC(0.285 ns) + CELL(0.438 ns) = 5.875 ns; Loc. = LCCOMB_X4_Y12_N12; Fanout = 5; COMB Node = 'BCDtoBinaryConverter:comb_492\|tenBitsAdderSubtractor:comb_327\|FA:comb_23\|SUM'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.723 ns" { BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_21|Cout~90 BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_23|SUM } "NODE_NAME" } } { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.419 ns) 6.983 ns Quad2to1mux:comb_559\|twotoone_mux:comb_5\|O~16 7 COMB LCCOMB_X1_Y12_N30 9 " "Info: 7: + IC(0.689 ns) + CELL(0.419 ns) = 6.983 ns; Loc. = LCCOMB_X1_Y12_N30; Fanout = 9; COMB Node = 'Quad2to1mux:comb_559\|twotoone_mux:comb_5\|O~16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_23|SUM Quad2to1mux:comb_559|twotoone_mux:comb_5|O~16 } "NODE_NAME" } } { "twotoone_mux.v" "" { Text "C:/Users/OMAR/Desktop/project final/twotoone_mux.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.416 ns) 7.705 ns SevenSegmentDriver:comb_917\|g~94 8 COMB LCCOMB_X1_Y12_N18 1 " "Info: 8: + IC(0.306 ns) + CELL(0.416 ns) = 7.705 ns; Loc. = LCCOMB_X1_Y12_N18; Fanout = 1; COMB Node = 'SevenSegmentDriver:comb_917\|g~94'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.722 ns" { Quad2to1mux:comb_559|twotoone_mux:comb_5|O~16 SevenSegmentDriver:comb_917|g~94 } "NODE_NAME" } } { "SevenSegmentDriver.v" "" { Text "C:/Users/OMAR/Desktop/project final/SevenSegmentDriver.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.438 ns) 8.807 ns SevenSegmentDriver:comb_917\|g~95 9 COMB LCCOMB_X2_Y12_N14 1 " "Info: 9: + IC(0.664 ns) + CELL(0.438 ns) = 8.807 ns; Loc. = LCCOMB_X2_Y12_N14; Fanout = 1; COMB Node = 'SevenSegmentDriver:comb_917\|g~95'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { SevenSegmentDriver:comb_917|g~94 SevenSegmentDriver:comb_917|g~95 } "NODE_NAME" } } { "SevenSegmentDriver.v" "" { Text "C:/Users/OMAR/Desktop/project final/SevenSegmentDriver.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.379 ns) + CELL(2.652 ns) 14.838 ns g6 10 PIN PIN_E4 0 " "Info: 10: + IC(3.379 ns) + CELL(2.652 ns) = 14.838 ns; Loc. = PIN_E4; Fanout = 0; PIN Node = 'g6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.031 ns" { SevenSegmentDriver:comb_917|g~95 g6 } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.030 ns ( 40.64 % ) " "Info: Total cell delay = 6.030 ns ( 40.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.808 ns ( 59.36 % ) " "Info: Total interconnect delay = 8.808 ns ( 59.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.838 ns" { Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_6|FA:comb_16|Cout~125 BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_6|FA:comb_17|SUM BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_17|Cout~175 BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_21|Cout~90 BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_23|SUM Quad2to1mux:comb_559|twotoone_mux:comb_5|O~16 SevenSegmentDriver:comb_917|g~94 SevenSegmentDriver:comb_917|g~95 g6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.838 ns" { Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 {} BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_6|FA:comb_16|Cout~125 {} BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_6|FA:comb_17|SUM {} BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_17|Cout~175 {} BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_21|Cout~90 {} BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_23|SUM {} Quad2to1mux:comb_559|twotoone_mux:comb_5|O~16 {} SevenSegmentDriver:comb_917|g~94 {} SevenSegmentDriver:comb_917|g~95 {} g6 {} } { 0.000ns 1.512ns 0.255ns 1.450ns 0.268ns 0.285ns 0.689ns 0.306ns 0.664ns 3.379ns } { 0.000ns 0.416ns 0.419ns 0.416ns 0.416ns 0.438ns 0.419ns 0.416ns 0.438ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.858 ns" { Start Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.858 ns" { Start {} Start~combout {} Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 {} } { 0.000ns 0.000ns 2.886ns } { 0.000ns 0.822ns 0.150ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.838 ns" { Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_6|FA:comb_16|Cout~125 BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_6|FA:comb_17|SUM BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_17|Cout~175 BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_21|Cout~90 BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_23|SUM Quad2to1mux:comb_559|twotoone_mux:comb_5|O~16 SevenSegmentDriver:comb_917|g~94 SevenSegmentDriver:comb_917|g~95 g6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.838 ns" { Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 {} BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_6|FA:comb_16|Cout~125 {} BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_6|FA:comb_17|SUM {} BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_17|Cout~175 {} BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_21|Cout~90 {} BCDtoBinaryConverter:comb_492|tenBitsAdderSubtractor:comb_327|FA:comb_23|SUM {} Quad2to1mux:comb_559|twotoone_mux:comb_5|O~16 {} SevenSegmentDriver:comb_917|g~94 {} SevenSegmentDriver:comb_917|g~95 {} g6 {} } { 0.000ns 1.512ns 0.255ns 1.450ns 0.268ns 0.285ns 0.689ns 0.306ns 0.664ns 3.379ns } { 0.000ns 0.416ns 0.419ns 0.416ns 0.416ns 0.438ns 0.419ns 0.416ns 0.438ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "D6 d6 18.689 ns Longest " "Info: Longest tpd from source pin \"D6\" to destination pin \"d6\" is 18.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns D6 1 PIN PIN_U9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_U9; Fanout = 2; PIN Node = 'D6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6 } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.595 ns) + CELL(0.393 ns) 6.810 ns findInvalid:comb_489\|E~31 2 COMB LCCOMB_X8_Y12_N22 1 " "Info: 2: + IC(5.595 ns) + CELL(0.393 ns) = 6.810 ns; Loc. = LCCOMB_X8_Y12_N22; Fanout = 1; COMB Node = 'findInvalid:comb_489\|E~31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.988 ns" { D6 findInvalid:comb_489|E~31 } "NODE_NAME" } } { "findInvalid.v" "" { Text "C:/Users/OMAR/Desktop/project final/findInvalid.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.398 ns) 8.649 ns SevenSegmentDriver:comb_919\|b~74 3 COMB LCCOMB_X16_Y8_N12 1 " "Info: 3: + IC(1.441 ns) + CELL(0.398 ns) = 8.649 ns; Loc. = LCCOMB_X16_Y8_N12; Fanout = 1; COMB Node = 'SevenSegmentDriver:comb_919\|b~74'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.839 ns" { findInvalid:comb_489|E~31 SevenSegmentDriver:comb_919|b~74 } "NODE_NAME" } } { "SevenSegmentDriver.v" "" { Text "C:/Users/OMAR/Desktop/project final/SevenSegmentDriver.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.275 ns) 10.610 ns SevenSegmentDriver:comb_919\|b~75 4 COMB LCCOMB_X2_Y12_N30 6 " "Info: 4: + IC(1.686 ns) + CELL(0.275 ns) = 10.610 ns; Loc. = LCCOMB_X2_Y12_N30; Fanout = 6; COMB Node = 'SevenSegmentDriver:comb_919\|b~75'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.961 ns" { SevenSegmentDriver:comb_919|b~74 SevenSegmentDriver:comb_919|b~75 } "NODE_NAME" } } { "SevenSegmentDriver.v" "" { Text "C:/Users/OMAR/Desktop/project final/SevenSegmentDriver.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.150 ns) 11.066 ns SevenSegmentDriver:comb_919\|b~76 5 COMB LCCOMB_X2_Y12_N16 12 " "Info: 5: + IC(0.306 ns) + CELL(0.150 ns) = 11.066 ns; Loc. = LCCOMB_X2_Y12_N16; Fanout = 12; COMB Node = 'SevenSegmentDriver:comb_919\|b~76'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.456 ns" { SevenSegmentDriver:comb_919|b~75 SevenSegmentDriver:comb_919|b~76 } "NODE_NAME" } } { "SevenSegmentDriver.v" "" { Text "C:/Users/OMAR/Desktop/project final/SevenSegmentDriver.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.438 ns) 11.985 ns SevenSegmentDriver:comb_917\|f~197 6 COMB LCCOMB_X1_Y12_N4 5 " "Info: 6: + IC(0.481 ns) + CELL(0.438 ns) = 11.985 ns; Loc. = LCCOMB_X1_Y12_N4; Fanout = 5; COMB Node = 'SevenSegmentDriver:comb_917\|f~197'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.919 ns" { SevenSegmentDriver:comb_919|b~76 SevenSegmentDriver:comb_917|f~197 } "NODE_NAME" } } { "SevenSegmentDriver.v" "" { Text "C:/Users/OMAR/Desktop/project final/SevenSegmentDriver.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.275 ns) 12.543 ns SevenSegmentDriver:comb_917\|d 7 COMB LCCOMB_X1_Y12_N28 1 " "Info: 7: + IC(0.283 ns) + CELL(0.275 ns) = 12.543 ns; Loc. = LCCOMB_X1_Y12_N28; Fanout = 1; COMB Node = 'SevenSegmentDriver:comb_917\|d'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { SevenSegmentDriver:comb_917|f~197 SevenSegmentDriver:comb_917|d } "NODE_NAME" } } { "SevenSegmentDriver.v" "" { Text "C:/Users/OMAR/Desktop/project final/SevenSegmentDriver.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.534 ns) + CELL(2.612 ns) 18.689 ns d6 8 PIN PIN_H8 0 " "Info: 8: + IC(3.534 ns) + CELL(2.612 ns) = 18.689 ns; Loc. = PIN_H8; Fanout = 0; PIN Node = 'd6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.146 ns" { SevenSegmentDriver:comb_917|d d6 } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.363 ns ( 28.70 % ) " "Info: Total cell delay = 5.363 ns ( 28.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.326 ns ( 71.30 % ) " "Info: Total interconnect delay = 13.326 ns ( 71.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.689 ns" { D6 findInvalid:comb_489|E~31 SevenSegmentDriver:comb_919|b~74 SevenSegmentDriver:comb_919|b~75 SevenSegmentDriver:comb_919|b~76 SevenSegmentDriver:comb_917|f~197 SevenSegmentDriver:comb_917|d d6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.689 ns" { D6 {} D6~combout {} findInvalid:comb_489|E~31 {} SevenSegmentDriver:comb_919|b~74 {} SevenSegmentDriver:comb_919|b~75 {} SevenSegmentDriver:comb_919|b~76 {} SevenSegmentDriver:comb_917|f~197 {} SevenSegmentDriver:comb_917|d {} d6 {} } { 0.000ns 0.000ns 5.595ns 1.441ns 1.686ns 0.306ns 0.481ns 0.283ns 3.534ns } { 0.000ns 0.822ns 0.393ns 0.398ns 0.275ns 0.150ns 0.438ns 0.275ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "Register:comb_491\|D_FF:comb_8\|Nand_gate:comb_7\|out~9 D4 Start -2.349 ns register " "Info: th for register \"Register:comb_491\|D_FF:comb_8\|Nand_gate:comb_7\|out~9\" (data pin = \"D4\", clock pin = \"Start\") is -2.349 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Start destination 3.858 ns + Longest register " "Info: + Longest clock path from clock \"Start\" to destination register is 3.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns Start 1 CLK PIN_AA23 18 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AA23; Fanout = 18; CLK Node = 'Start'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Start } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.886 ns) + CELL(0.150 ns) 3.858 ns Register:comb_491\|D_FF:comb_8\|Nand_gate:comb_7\|out~9 2 REG LCCOMB_X8_Y12_N6 22 " "Info: 2: + IC(2.886 ns) + CELL(0.150 ns) = 3.858 ns; Loc. = LCCOMB_X8_Y12_N6; Fanout = 22; REG Node = 'Register:comb_491\|D_FF:comb_8\|Nand_gate:comb_7\|out~9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.036 ns" { Start Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 } "NODE_NAME" } } { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.972 ns ( 25.19 % ) " "Info: Total cell delay = 0.972 ns ( 25.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.886 ns ( 74.81 % ) " "Info: Total interconnect delay = 2.886 ns ( 74.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.858 ns" { Start Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.858 ns" { Start {} Start~combout {} Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 {} } { 0.000ns 0.000ns 2.886ns } { 0.000ns 0.822ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.207 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns D4 1 PIN PIN_W5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_W5; Fanout = 1; PIN Node = 'D4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D4 } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(0.275 ns) 6.207 ns Register:comb_491\|D_FF:comb_8\|Nand_gate:comb_7\|out~9 2 REG LCCOMB_X8_Y12_N6 22 " "Info: 2: + IC(5.100 ns) + CELL(0.275 ns) = 6.207 ns; Loc. = LCCOMB_X8_Y12_N6; Fanout = 22; REG Node = 'Register:comb_491\|D_FF:comb_8\|Nand_gate:comb_7\|out~9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.375 ns" { D4 Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 } "NODE_NAME" } } { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.107 ns ( 17.83 % ) " "Info: Total cell delay = 1.107 ns ( 17.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.100 ns ( 82.17 % ) " "Info: Total interconnect delay = 5.100 ns ( 82.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.207 ns" { D4 Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.207 ns" { D4 {} D4~combout {} Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 {} } { 0.000ns 0.000ns 5.100ns } { 0.000ns 0.832ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.858 ns" { Start Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.858 ns" { Start {} Start~combout {} Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 {} } { 0.000ns 0.000ns 2.886ns } { 0.000ns 0.822ns 0.150ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.207 ns" { D4 Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.207 ns" { D4 {} D4~combout {} Register:comb_491|D_FF:comb_8|Nand_gate:comb_7|out~9 {} } { 0.000ns 0.000ns 5.100ns } { 0.000ns 0.832ns 0.275ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 14 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 16 22:50:00 2019 " "Info: Processing ended: Mon Dec 16 22:50:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
