INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/klt_tracker_0/src/frame_delay_sim/sim/frame_delay_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_delay_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/klt_tracker_0/src/delayLineBRAM/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/klt_tracker_0/sim/context_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/klt_tracker_0/sim/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/klt_tracker_0/sim/in_roi_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_roi_check
WARNING: [VRFC 10-1315] redeclaration of ansi port latched_x0_int is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/klt_tracker_0/sim/in_roi_check.v:63]
WARNING: [VRFC 10-1315] redeclaration of ansi port latched_y0_int is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/klt_tracker_0/sim/in_roi_check.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/klt_tracker_0/sim/klt_integrator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module klt_integrator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/klt_tracker_0/sim/linsolve.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module linsolve
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/klt_tracker_0/sim/modul_puz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modul_puz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/klt_tracker_0/sim/pixel_position.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_position
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/klt_tracker_0/sim/point_tracker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module previous_roi_buffer
WARNING: [VRFC 10-1315] redeclaration of ansi port read_offset is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/klt_tracker_0/sim/point_tracker.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port delta_x0 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/klt_tracker_0/sim/point_tracker.v:57]
WARNING: [VRFC 10-1315] redeclaration of ansi port delta_y0 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/klt_tracker_0/sim/point_tracker.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/klt_tracker_0/sim/puz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/klt_tracker_0/sim/wysw_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wysw_box
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/klt_tracker_0/sim/klt_tracker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module klt_tracker
WARNING: [VRFC 10-1315] redeclaration of ansi port point_x0 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/klt_tracker_0/sim/klt_tracker.v:85]
WARNING: [VRFC 10-1315] redeclaration of ansi port point_y0 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/klt_tracker_0/sim/klt_tracker.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/klt_tracker_0/sim/klt_tracker_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module klt_tracker_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sim_1/new/tb_klt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_klt
INFO: [VRFC 10-163] Analyzing VHDL file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/klt_tracker_0/src/div_gen_0/sim/div_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity div_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/klt_tracker_0/src/sub_52m52/sim/sub_52m52.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sub_52m52
INFO: [VRFC 10-163] Analyzing VHDL file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/klt_tracker_0/src/mult_26t26/sim/mult_26t26.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_26t26
INFO: [VRFC 10-163] Analyzing VHDL file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/klt_tracker_0/src/add_26p18/sim/add_26p18.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_26p18
INFO: [VRFC 10-163] Analyzing VHDL file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/klt_tracker_0/src/mult_9t9/sim/mult_9t9.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_9t9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/klt_tracker_0/src/sub_8m8/sim/sub_8m8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sub_8m8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/klt_tracker_0/src/accumulator_adder/sim/accumulator_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accumulator_adder
