<?xml version="1.0" encoding="utf-8"?>
<CyXmlSerializer>
<!--This file is machine generated and read. It is not intended to be edited by hand.-->
<!--Due to this, there is no schema for this file.-->
<CyGuid_843a90a4-0c4b-4e44-991d-05e7fb117a21 type_name="CyDesigner.Common.ProjMgmt.Model.CyPrjMgmtWrkspcCustomData" version="4">
<CyGuid_fdba8dfd-b15b-4469-9bbb-9e40c3e70997 type_name="CyDesigner.Common.Base.CyCustomData" version="2">
<userData>
<dataGuid v="1b906a0f-a7b6-4e4d-a428-82f98b53cb35">
<CyGuid_1b906a0f-a7b6-4e4d-a428-82f98b53cb35 type_name="CyDesigner.Common.ProjMgmt.GUI.CyExplorerWindow+CyExplorerWindowState" version="3" SelectedTab="Source">
<TreeKeys>
<v>Source</v>
<v>Components</v>
<v>Output</v>
</TreeKeys>
<TreeStates>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="Test">
<ExpandedNodeIds>
<v>Test</v>
<v>Test\Bipolar</v>
<v>Test\Bipolar\TopDesign</v>
<v>Test\Bipolar\Bipolar.cydwr</v>
<v>Test\Bipolar\Bipolar.cydwr\Pins</v>
<v>Test\Bipolar\Bipolar.cydwr\Analog</v>
<v>Test\Bipolar\Bipolar.cydwr\Clocks</v>
<v>Test\Bipolar\Bipolar.cydwr\Interrupts</v>
<v>Test\Bipolar\Bipolar.cydwr\DMA</v>
<v>Test\Bipolar\Bipolar.cydwr\System</v>
<v>Test\Bipolar\Bipolar.cydwr\Directives</v>
<v>Test\Bipolar\Bipolar.cydwr\Flash Security</v>
<v>Test\Bipolar\Bipolar.cydwr\EEPROM</v>
<v>Test\Bipolar\Header Files</v>
<v>Test\Bipolar\Header Files\cyapicallbacks.h</v>
<v>Test\Bipolar\Source Files</v>
<v>Test\Bipolar\Source Files\main.c</v>
<v>Test\Bipolar\Generated_Source</v>
<v>Test\Bipolar\Generated_Source\PSoC5</v>
<v>Test\Bipolar\Generated_Source\PSoC5\ADC_SAR_Seq</v>
<v>Test\Bipolar\Generated_Source\PSoC5\ADC_SAR_Seq\ADC_SAR_Seq.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\ADC_SAR_Seq\ADC_SAR_Seq.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\ADC_SAR_Seq\ADC_SAR_Seq_INT.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\ADC_SAR_Seq\ADC_SAR_Seq_PM.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\ADC_SAR_Seq_FinalBuf</v>
<v>Test\Bipolar\Generated_Source\PSoC5\ADC_SAR_Seq_FinalBuf\ADC_SAR_Seq_FinalBuf_dma.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\ADC_SAR_Seq_FinalBuf\ADC_SAR_Seq_FinalBuf_dma.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\ADC_SAR_Seq_IntClock</v>
<v>Test\Bipolar\Generated_Source\PSoC5\ADC_SAR_Seq_IntClock\ADC_SAR_Seq_IntClock.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\ADC_SAR_Seq_IntClock\ADC_SAR_Seq_IntClock.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\ADC_SAR_Seq_IRQ</v>
<v>Test\Bipolar\Generated_Source\PSoC5\ADC_SAR_Seq_IRQ\ADC_SAR_Seq_IRQ.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\ADC_SAR_Seq_IRQ\ADC_SAR_Seq_IRQ.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\ADC_SAR_Seq_SAR</v>
<v>Test\Bipolar\Generated_Source\PSoC5\ADC_SAR_Seq_SAR\ADC_SAR_Seq_SAR.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\ADC_SAR_Seq_SAR\ADC_SAR_Seq_SAR.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\ADC_SAR_Seq_SAR\ADC_SAR_Seq_SAR_INT.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\ADC_SAR_Seq_SAR\ADC_SAR_Seq_SAR_PM.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\ADC_SAR_Seq_TempBuf</v>
<v>Test\Bipolar\Generated_Source\PSoC5\ADC_SAR_Seq_TempBuf\ADC_SAR_Seq_TempBuf_dma.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\ADC_SAR_Seq_TempBuf\ADC_SAR_Seq_TempBuf_dma.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\Clock_1</v>
<v>Test\Bipolar\Generated_Source\PSoC5\Clock_1\Clock_1.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\Clock_1\Clock_1.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cy_boot</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cy_boot\cm3gcc.ld</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cy_boot\Cm3Iar.icf</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cy_boot\Cm3RealView.scat</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cy_boot\Cm3Start.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cy_boot\cmsis_armcc.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cy_boot\cmsis_gcc.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cy_boot\core_cm3.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cy_boot\core_cm3_psoc5.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cy_boot\core_cmFunc.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cy_boot\core_cmInstr.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cy_boot\CyBootAsmGnu.s</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cy_boot\CyBootAsmIar.s</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cy_boot\CyBootAsmRv.s</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cy_boot\CyDmac.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cy_boot\CyDmac.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cy_boot\CyFlash.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cy_boot\CyFlash.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cy_boot\CyLib.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cy_boot\CyLib.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cy_boot\cypins.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cy_boot\cyPm.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cy_boot\cyPm.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cy_boot\CySpc.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cy_boot\CySpc.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cy_boot\cytypes.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cy_boot\cyutils.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\Direction_1</v>
<v>Test\Bipolar\Generated_Source\PSoC5\Direction_1\Direction_1.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\Direction_1\Direction_1.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\Direction_1\Direction_1_aliases.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\Enable_1</v>
<v>Test\Bipolar\Generated_Source\PSoC5\Enable_1\Enable_1.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\Enable_1\Enable_1.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\Enable_1\Enable_1_aliases.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\isr_RxD</v>
<v>Test\Bipolar\Generated_Source\PSoC5\isr_RxD\isr_RxD.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\isr_RxD\isr_RxD.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\isr_x_home</v>
<v>Test\Bipolar\Generated_Source\PSoC5\isr_x_home\isr_x_home.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\isr_x_home\isr_x_home.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\Pin_1</v>
<v>Test\Bipolar\Generated_Source\PSoC5\Pin_1\Pin_1.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\Pin_1\Pin_1.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\Pin_1\Pin_1_aliases.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\Pin_int_x_home</v>
<v>Test\Bipolar\Generated_Source\PSoC5\Pin_int_x_home\Pin_int_x_home.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\Pin_int_x_home\Pin_int_x_home.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\Pin_int_x_home\Pin_int_x_home_aliases.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\PWM_1</v>
<v>Test\Bipolar\Generated_Source\PSoC5\PWM_1\PWM_1.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\PWM_1\PWM_1.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\PWM_1\PWM_1_PM.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\pwm_isr_1</v>
<v>Test\Bipolar\Generated_Source\PSoC5\pwm_isr_1\pwm_isr_1.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\pwm_isr_1\pwm_isr_1.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\Step_1</v>
<v>Test\Bipolar\Generated_Source\PSoC5\Step_1\Step_1.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\Step_1\Step_1.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\Step_1\Step_1_aliases.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\UART_1</v>
<v>Test\Bipolar\Generated_Source\PSoC5\UART_1\UART_1.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\UART_1\UART_1.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\UART_1\UART_1_BOOT.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\UART_1\UART_1_INT.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\UART_1\UART_1_PM.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\UART_1_IntClock</v>
<v>Test\Bipolar\Generated_Source\PSoC5\UART_1_IntClock\UART_1_IntClock.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\UART_1_IntClock\UART_1_IntClock.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cycodeshareexport.ld</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cycodeshareimport.ld</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cycodeshareimport.scat</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cydevice.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cydevice_trm.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cydevicegnu.inc</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cydevicegnu_trm.inc</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cydeviceiar.inc</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cydeviceiar_trm.inc</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cydevicerv.inc</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cydevicerv_trm.inc</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cydisabledsheets.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cyfitter.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cyfitter_cfg.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cyfitter_cfg.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cyfittergnu.inc</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cyfitteriar.inc</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cyfitterrv.inc</v>
<v>Test\Bipolar\Generated_Source\PSoC5\cymetadata.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\project.h</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>Test</v>
<v>Test\Bipolar</v>
<v>Test\Bipolar\TopDesign</v>
<v>Test\Bipolar\Bipolar.cydwr</v>
<v>Test\Bipolar\Bipolar.cydwr\Pins</v>
<v>Test\Bipolar\Bipolar.cydwr\Analog</v>
<v>Test\Bipolar\Bipolar.cydwr\Clocks</v>
<v>Test\Bipolar\Bipolar.cydwr\Interrupts</v>
<v>Test\Bipolar\Bipolar.cydwr\DMA</v>
<v>Test\Bipolar\Bipolar.cydwr\System</v>
<v>Test\Bipolar\Bipolar.cydwr\Directives</v>
<v>Test\Bipolar\Bipolar.cydwr\Flash Security</v>
<v>Test\Bipolar\Bipolar.cydwr\EEPROM</v>
<v>Test\Bipolar\Header Files</v>
<v>Test\Bipolar\Header Files\cyapicallbacks.h</v>
<v>Test\Bipolar\Source Files</v>
<v>Test\Bipolar\Source Files\main.c</v>
<v>Test\Bipolar\Generated_Source</v>
<v>Test\Bipolar\Generated_Source\PSoC5</v>
<v>Test\Bipolar\Generated_Source\PSoC5\ADC_SAR_Seq</v>
<v>Test\Bipolar\Generated_Source\PSoC5\ADC_SAR_Seq\ADC_SAR_Seq.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\ADC_SAR_Seq\ADC_SAR_Seq.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\ADC_SAR_Seq\ADC_SAR_Seq_INT.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\ADC_SAR_Seq\ADC_SAR_Seq_PM.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\ADC_SAR_Seq_FinalBuf</v>
<v>Test\Bipolar\Generated_Source\PSoC5\ADC_SAR_Seq_FinalBuf\ADC_SAR_Seq_FinalBuf_dma.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\ADC_SAR_Seq_FinalBuf\ADC_SAR_Seq_FinalBuf_dma.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\ADC_SAR_Seq_IntClock</v>
<v>Test\Bipolar\Generated_Source\PSoC5\ADC_SAR_Seq_IntClock\ADC_SAR_Seq_IntClock.c</v>
<v>Test\Bipolar\Generated_Source\PSoC5\ADC_SAR_Seq_IntClock\ADC_SAR_Seq_IntClock.h</v>
<v>Test\Bipolar\Generated_Source\PSoC5\ADC_SAR_Seq_IRQ</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="">
<ExpandedNodeIds>
<v>Test</v>
<v>Test\Bipolar</v>
<v>Test\Bipolar\TopDesign</v>
<v>Test\Bipolar\TopDesign\TopDesign.cysch</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>Test</v>
<v>Test\Bipolar</v>
<v>Test\Bipolar\TopDesign</v>
<v>Test\Bipolar\TopDesign\TopDesign.cysch</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="">
<ExpandedNodeIds>
<v>Test</v>
<v>Test\Bipolar</v>
<v>Test\Bipolar\CortexM3</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\ADC_SAR_Seq.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\ADC_SAR_Seq_FinalBuf_dma.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\ADC_SAR_Seq_INT.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\ADC_SAR_Seq_IntClock.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\ADC_SAR_Seq_IRQ.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\ADC_SAR_Seq_PM.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\ADC_SAR_Seq_SAR.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\ADC_SAR_Seq_SAR_INT.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\ADC_SAR_Seq_SAR_PM.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\ADC_SAR_Seq_TempBuf_dma.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\Clock_1.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\Cm3Start.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\CyDmac.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\CyFlash.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\CyLib.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\cymetadata.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\cyPm.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\CySpc.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\cyutils.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\Direction_1.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\Enable_1.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\isr_RxD.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\isr_x_home.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\main.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\Pin_1.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\Pin_int_x_home.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\PWM_1.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\PWM_1_PM.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\pwm_isr_1.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\Step_1.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\UART_1.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\UART_1_BOOT.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\UART_1_INT.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\UART_1_IntClock.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\UART_1_PM.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Bipolar.elf</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Bipolar.hex</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Bipolar.map</v>
<v>Test\Bipolar\Bipolar.gpdsc</v>
<v>Test\Bipolar\Bipolar.rpt</v>
<v>Test\Bipolar\Bipolar_timing.html</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>Test</v>
<v>Test\Bipolar</v>
<v>Test\Bipolar\CortexM3</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\ADC_SAR_Seq.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\ADC_SAR_Seq_FinalBuf_dma.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\ADC_SAR_Seq_INT.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\ADC_SAR_Seq_IntClock.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\ADC_SAR_Seq_IRQ.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\ADC_SAR_Seq_PM.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\ADC_SAR_Seq_SAR.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\ADC_SAR_Seq_SAR_INT.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\ADC_SAR_Seq_SAR_PM.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\ADC_SAR_Seq_TempBuf_dma.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\Clock_1.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\Cm3Start.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\CyDmac.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\CyFlash.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\CyLib.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\cymetadata.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\cyPm.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\CySpc.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\cyutils.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\Direction_1.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\Enable_1.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\isr_RxD.lst</v>
<v>Test\Bipolar\CortexM3\ARM_GCC_493\Debug\Listing Files\isr_x_home.lst</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
</TreeStates>
<TreeKeysV2>
<v>Datasheet</v>
</TreeKeysV2>
<TreeStatesV2>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="">
<ExpandedNodeIds>
<v>Test</v>
<v>Test\Bipolar</v>
<v>Test\Bipolar\PSoC 5LP Architecture TRM</v>
<v>Test\Bipolar\CY8C58LP Family Datasheet</v>
<v>Test\Bipolar\System Reference Guides</v>
<v>Test\Bipolar\System Reference Guides\cy_boot_v5_50</v>
<v>Test\Bipolar\ADC_SAR_SEQ_v2_0.pdf</v>
<v>Test\Bipolar\cy_clock_v2_20.pdf</v>
<v>Test\Bipolar\cy_constant_v1_0.pdf</v>
<v>Test\Bipolar\cy_isr_v1_70</v>
<v>Test\Bipolar\cy_isr_v1_70\cy_isr_v1_70.pdf</v>
<v>Test\Bipolar\cy_pins_v2_20</v>
<v>Test\Bipolar\cy_pins_v2_20\cy_pins_v2_20.pdf</v>
<v>Test\Bipolar\PWM_v3_30.pdf</v>
<v>Test\Bipolar\UART_v2_50.pdf</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>Test</v>
<v>Test\Bipolar</v>
<v>Test\Bipolar\PSoC 5LP Architecture TRM</v>
<v>Test\Bipolar\CY8C58LP Family Datasheet</v>
<v>Test\Bipolar\System Reference Guides</v>
<v>Test\Bipolar\System Reference Guides\cy_boot_v5_50</v>
<v>Test\Bipolar\ADC_SAR_SEQ_v2_0.pdf</v>
<v>Test\Bipolar\cy_clock_v2_20.pdf</v>
<v>Test\Bipolar\cy_constant_v1_0.pdf</v>
<v>Test\Bipolar\cy_isr_v1_70</v>
<v>Test\Bipolar\cy_isr_v1_70\cy_isr_v1_70.pdf</v>
<v>Test\Bipolar\cy_pins_v2_20</v>
<v>Test\Bipolar\cy_pins_v2_20\cy_pins_v2_20.pdf</v>
<v>Test\Bipolar\PWM_v3_30.pdf</v>
<v>Test\Bipolar\UART_v2_50.pdf</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
</TreeStatesV2>
</CyGuid_1b906a0f-a7b6-4e4d-a428-82f98b53cb35>
</dataGuid>
</userData>
</CyGuid_fdba8dfd-b15b-4469-9bbb-9e40c3e70997>
<Unloaded />
<OpenDocs>
<name v=".\Bipolar.cydsn\TopDesign\TopDesign.cysch" />
<name v=".\Bipolar.cydsn\main.c" />
<name v=".\Bipolar.cydsn\Bipolar.cydwr" />
</OpenDocs>
<OpenDocsLayout><![CDATA[<?xml version="1.0"?><!--

  Actipro Docking/MDI for WinForms
  Copyright (c) 2001-2016 Actipro Software LLC.  All rights reserved.
  http://www.actiprosoftware.com

--><DocumentLayout Version="1.0"><LayoutData><TabbedMdiRootContainer Orientation="Horizontal"><TabbedMdiContainer Size="908, 403" SelectedTabbedMdiWindow="9bdb0919-4154-4707-9749-ab24951b0cbd"><DocumentWindow Key="cdc9a43f-029a-41cf-a372-acb9dfd717a8" Guid="c3f211d3-8e4e-4154-8fac-f5a8543ecc3a" /><DocumentWindow Key="6c82ea09-24ef-47b9-af57-a5d3ca227d8d" Guid="9bdb0919-4154-4707-9749-ab24951b0cbd" /><DocumentWindow Key="f91d8b43-6d24-4b64-9935-855477ed1f4e" Guid="ad74ed57-3e57-465b-ab04-60c14236bb35" /><ToolWindow Key="Start Page:bd4649ab-da6b-4d04-a663-c722b8bf99db:Start Page" Guid="b0ed176b-0206-4788-9a23-67a19a7891fc" /></TabbedMdiContainer></TabbedMdiRootContainer><FloatingContainers /></LayoutData></DocumentLayout>]]></OpenDocsLayout>
<config v="" />
<AutoUpdate v="true" />
</CyGuid_843a90a4-0c4b-4e44-991d-05e7fb117a21>
</CyXmlSerializer>