EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 6
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 4950 2200 1400 3950
U 5FC7E9FE
F0 "Sheet5FC7E9FD" 50
F1 "xc6slx16.sch" 50
F2 "SDRAM_A[0..14]" O R 6350 2450 50 
F3 "SDRAM_DQ[0..15]" B R 6350 2550 50 
F4 "SDRAM_BA[0..1]" O R 6350 2650 50 
F5 "SDRAM_DQS[0..1]" B R 6350 2750 50 
F6 "SDRAM_DQM[0..1]" B R 6350 2850 50 
F7 "SDRAM_RAS_N" O R 6350 2950 50 
F8 "SDRAM_CAS_N" O R 6350 3050 50 
F9 "SDRAM_CKE" O R 6350 3150 50 
F10 "SDRAM_CS_N" O R 6350 3250 50 
F11 "SDRAM_WE_N" O R 6350 3350 50 
F12 "SDRAM_CLK_P" I R 6350 3450 50 
F13 "SDRAM_CLK_N" I R 6350 3550 50 
F14 "DDR_VREF" U R 6350 3650 50 
F15 "HPD_NOTIFY" I R 6350 4200 50 
$EndSheet
$Sheet
S 6750 2350 950  1450
U 5FC7ED9D
F0 "Sheet5FC7ED9C" 50
F1 "lpddrsdram.sch" 50
F2 "SDRAM_A[0..14]" I L 6750 2450 50 
F3 "SDRAM_DQ[0..15]" B L 6750 2550 50 
F4 "SDRAM_BA[0..1]" I L 6750 2650 50 
F5 "SDRAM_DQS[0..1]" B L 6750 2750 50 
F6 "SDRAM_DQM[0..1]" B L 6750 2850 50 
F7 "SDRAM_CLK_P" I L 6750 3450 50 
F8 "SDRAM_CLK_N" I L 6750 3550 50 
F9 "SDRAM_WE_N" I L 6750 3350 50 
F10 "SDRAM_RAS_N" I L 6750 2950 50 
F11 "SDRAM_CAS_N" I L 6750 3050 50 
F12 "SDRAM_CKE" I L 6750 3150 50 
F13 "SDRAM_CS_N" I L 6750 3250 50 
$EndSheet
Wire Bus Line
	6350 2450 6750 2450
Wire Bus Line
	6350 2550 6750 2550
Wire Bus Line
	6350 2650 6750 2650
Wire Bus Line
	6350 2750 6750 2750
Wire Bus Line
	6350 2850 6750 2850
Wire Wire Line
	6350 2950 6750 2950
Wire Wire Line
	6350 3050 6750 3050
Wire Wire Line
	6350 3150 6750 3150
Wire Wire Line
	6350 3250 6750 3250
Wire Wire Line
	6350 3350 6750 3350
Wire Wire Line
	6350 3450 6750 3450
Wire Wire Line
	6350 3550 6750 3550
$Sheet
S 3900 2350 800  950 
U 6028E9E6
F0 "Sheet6028E9E5" 50
F1 "power.sch" 50
$EndSheet
$Sheet
S 3600 3950 900  1150
U 6028F129
F0 "Sheet6028F128" 50
F1 "hdmi-in.sch" 50
$EndSheet
$Sheet
S 3150 5800 1300 850 
U 6028F35E
F0 "Sheet6028F35D" 50
F1 "dsi-out.sch" 50
$EndSheet
$EndSCHEMATC
