// Seed: 416578816
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input wor id_2,
    output supply0 id_3
);
  supply1 id_5;
  logic [7:0] id_6;
  wire id_7;
  wire id_8, id_9;
  wire id_10;
  module_0(
      id_10, id_10, id_8, id_9, id_9, id_8, id_7
  );
  wire id_11;
  assign id_5 = id_0;
  wire id_12 = id_8;
  assign id_11 = id_6[1 : (1'b0)];
endmodule
