Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/home/student/Desktop/EE201/ee201_final_project/ipcore_dir/coregen.cgp.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
Resolving generics for 'async_rom_9'...
Applying external generics to 'async_rom_9'...
Delivering associated files for 'async_rom_9'...
Delivering EJava files for 'async_rom_9'...
Generating implementation netlist for 'async_rom_9'...
INFO:sim - Pre-processing HDL files for 'async_rom_9'...
Running synthesis for 'async_rom_9'
Running ngcbuild...
Writing VEO instantiation template for 'async_rom_9'...
Writing Verilog behavioral simulation model for 'async_rom_9'...
WARNING:sim - Overwriting existing file
   /home/student/Desktop/EE201/ee201_final_project/ipcore_dir/tmp/_cg/async_rom_
   9/doc/dist_mem_gen_v7_2_vinfo.html with file from view xilinx_documentation
Delivered 2 files into directory
/home/student/Desktop/EE201/ee201_final_project/ipcore_dir/tmp/_cg/async_rom_9
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'async_rom_9'...
Generating ISE project...
XCO file found: async_rom_9.xco
XMDF file found: async_rom_9_xmdf.tcl
Adding
/home/student/Desktop/EE201/ee201_final_project/ipcore_dir/tmp/_cg/async_rom_9.a
sy -view all -origin_type imported
Adding
/home/student/Desktop/EE201/ee201_final_project/ipcore_dir/tmp/_cg/async_rom_9.n
gc -view all -origin_type created
Checking file
"/home/student/Desktop/EE201/ee201_final_project/ipcore_dir/tmp/_cg/async_rom_9.
ngc" for project device match ...
File
"/home/student/Desktop/EE201/ee201_final_project/ipcore_dir/tmp/_cg/async_rom_9.
ngc" device information matches project device.
Adding
/home/student/Desktop/EE201/ee201_final_project/ipcore_dir/tmp/_cg/async_rom_9.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/student/Desktop/EE201/ee201_final_project/ipcore_dir/tmp/_cg/async_rom
   _9.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/student/Desktop/EE201/ee201_final_project/ipcore_dir/tmp/_cg/async_rom_9.v
eo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/async_rom_9"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Closed project file.
