{
    "code": "module TopModule (\n    input logic clk,\n    input logic rst_n,\n    input logic [7:0] in,\n    output logic [7:0] anyedge\n);\n\nlogic [7:0] input_prev;\n\nalways_ff @(posedge clk) begin\n    if (!rst_n) begin\n        anyedge <= 8'b0;\n        input_prev <= 8'b0;\n    end else begin\n        anyedge <= (in ^ input_prev);\n        input_prev <= in;\n    end\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 2
}