read -sv run_verilog_mid/adder_32b_16_64_0313a0ece613ba27c9d903b56731ecb1.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_16_64_0313a0ece613ba27c9d903b56731ecb1_yosys.v
