{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596561519095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596561519095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 04 11:18:39 2020 " "Processing started: Tue Aug 04 11:18:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596561519095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1596561519095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arm -c arm --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off arm -c arm --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1596561519095 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1596561519472 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1596561519472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "Modules/controller.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/condlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "Modules/condlogic.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/condcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/condcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condcheck " "Found entity 1: condcheck" {  } { { "Modules/condcheck.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/condcheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux2a4.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux2a4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2a4 " "Found entity 1: mux2a4" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux3a8.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux3a8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3a8 " "Found entity 1: mux3a8" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux1a2.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux1a2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux1a2 " "Found entity 1: mux1a2" {  } { { "Modules/mux1a2.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux1a2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flags/flag_overflow.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flags/flag_overflow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_overflow " "Found entity 1: flag_overflow" {  } { { "ALU/Flags/flag_overflow.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags/flag_overflow.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flags/flag_negativo.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flags/flag_negativo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_negativo " "Found entity 1: flag_negativo" {  } { { "ALU/Flags/flag_negativo.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags/flag_negativo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flags/flag_cero.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flags/flag_cero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_cero " "Found entity 1: flag_cero" {  } { { "ALU/Flags/flag_cero.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags/flag_cero.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flags/flag_carry.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flags/flag_carry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_carry " "Found entity 1: flag_carry" {  } { { "ALU/Flags/flag_carry.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags/flag_carry.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "ALU/Operaciones/sumador.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Operaciones/sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/restador.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/restador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador " "Found entity 1: restador" {  } { { "ALU/Operaciones/restador.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Operaciones/restador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/corrimiento_circular.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/corrimiento_circular.sv" { { "Info" "ISGN_ENTITY_NAME" "1 corrimiento_circular " "Found entity 1: corrimiento_circular" {  } { { "ALU/Operaciones/corrimiento_circular.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Operaciones/corrimiento_circular.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/compuerta_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/compuerta_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta_xor " "Found entity 1: compuerta_xor" {  } { { "ALU/Operaciones/compuerta_xor.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Operaciones/compuerta_xor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/unidad_logico_aritmetica.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/unidad_logico_aritmetica.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_logico_aritmetica " "Found entity 1: unidad_logico_aritmetica" {  } { { "ALU/unidad_logico_aritmetica.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/overflow_flag_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/overflow_flag_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 overflow_flag_test " "Found entity 1: overflow_flag_test" {  } { { "Tests/overflow_flag_test.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/overflow_flag_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/corrimiento_circular_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/corrimiento_circular_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 corrimiento_circular_test " "Found entity 1: corrimiento_circular_test" {  } { { "Tests/corrimiento_circular_test.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/corrimiento_circular_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/unidad_logico_aritmetica_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/unidad_logico_aritmetica_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_logico_aritmetica_test " "Found entity 1: unidad_logico_aritmetica_test" {  } { { "Tests/unidad_logico_aritmetica_test.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/unidad_logico_aritmetica_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "Modules/register.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525772 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extender.sv(16) " "Verilog HDL warning at extender.sv(16): extended using \"x\" or \"z\"" {  } { { "Modules/extender.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/extender.sv" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1596561525773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extender " "Found entity 1: extender" {  } { { "Modules/extender.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/extender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525774 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(32) " "Verilog HDL warning at decoder.sv(32): extended using \"x\" or \"z\"" {  } { { "Modules/decoder.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/decoder.sv" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1596561525775 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(53) " "Verilog HDL warning at decoder.sv(53): extended using \"x\" or \"z\"" {  } { { "Modules/decoder.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/decoder.sv" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1596561525775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "Modules/decoder.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/chipset.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/chipset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chipset " "Found entity 1: chipset" {  } { { "Modules/chipset.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/chipset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/chipset_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/chipset_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chipset_tb " "Found entity 1: chipset_tb" {  } { { "Tests/chipset_tb.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/chipset_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/pc_selection.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/pc_selection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_selection " "Found entity 1: PC_selection" {  } { { "Modules/PC_selection.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/PC_selection.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/pc_sel_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/pc_sel_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_sel_test " "Found entity 1: pc_sel_test" {  } { { "Tests/pc_sel_test.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/pc_sel_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/instructionmem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/instructionmem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMem_tb " "Found entity 1: instructionMem_tb" {  } { { "Tests/instructionMem_tb.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/instructionMem_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/datamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "Modules/dataMem.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/dataMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/datamem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/datamem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem_tb " "Found entity 1: dataMem_tb" {  } { { "Tests/dataMem_tb.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/dataMem_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/messagemem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/messagemem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 messageMem " "Found entity 1: messageMem" {  } { { "Modules/messageMem.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/messageMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/instructionmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/instructionmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMem " "Found entity 1: instructionMem" {  } { { "Modules/instructionMem.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/instructionMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "Modules/imem.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "Modules/top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "Modules/flopenr.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Modules/datapath.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "Modules/dmem.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "Modules/flopr.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "Modules/mux2.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "Modules/regfile.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "Modules/adder.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525799 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(16) " "Verilog HDL warning at extend.sv(16): extended using \"x\" or \"z\"" {  } { { "Modules/extend.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/extend.sv" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1596561525800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "Modules/extend.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "Tests/testbench.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561525802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596561525802 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1596561525839 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.sv(31) " "Verilog HDL warning at testbench.sv(31): ignoring unsupported system task" {  } { { "Tests/testbench.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/testbench.sv" 31 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1596561525840 "|testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.sv(34) " "Verilog HDL warning at testbench.sv(34): ignoring unsupported system task" {  } { { "Tests/testbench.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/testbench.sv" 34 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1596561525840 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:dut " "Elaborating entity \"top\" for hierarchy \"top:dut\"" {  } { { "Tests/testbench.sv" "dut" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/testbench.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596561525854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm top:dut\|arm:arm " "Elaborating entity \"arm\" for hierarchy \"top:dut\|arm:arm\"" {  } { { "Modules/top.sv" "arm" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596561525855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller top:dut\|arm:arm\|controller:c " "Elaborating entity \"controller\" for hierarchy \"top:dut\|arm:arm\|controller:c\"" {  } { { "arm.sv" "c" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/arm.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596561525857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder top:dut\|arm:arm\|controller:c\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"top:dut\|arm:arm\|controller:c\|decoder:dec\"" {  } { { "Modules/controller.sv" "dec" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/controller.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596561525857 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 decoder.sv(43) " "Verilog HDL assignment warning at decoder.sv(43): truncated value with size 3 to match size of target (2)" {  } { { "Modules/decoder.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/decoder.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1596561525858 "|top|arm:arm|controller:c|decoder:dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 decoder.sv(44) " "Verilog HDL assignment warning at decoder.sv(44): truncated value with size 3 to match size of target (2)" {  } { { "Modules/decoder.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/decoder.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1596561525858 "|top|arm:arm|controller:c|decoder:dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 decoder.sv(45) " "Verilog HDL assignment warning at decoder.sv(45): truncated value with size 3 to match size of target (2)" {  } { { "Modules/decoder.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/decoder.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1596561525858 "|top|arm:arm|controller:c|decoder:dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 decoder.sv(46) " "Verilog HDL assignment warning at decoder.sv(46): truncated value with size 3 to match size of target (2)" {  } { { "Modules/decoder.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/decoder.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1596561525858 "|top|arm:arm|controller:c|decoder:dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 decoder.sv(48) " "Verilog HDL assignment warning at decoder.sv(48): truncated value with size 3 to match size of target (2)" {  } { { "Modules/decoder.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/decoder.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1596561525858 "|top|arm:arm|controller:c|decoder:dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 decoder.sv(49) " "Verilog HDL assignment warning at decoder.sv(49): truncated value with size 3 to match size of target (2)" {  } { { "Modules/decoder.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/decoder.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1596561525858 "|top|arm:arm|controller:c|decoder:dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 decoder.sv(53) " "Verilog HDL assignment warning at decoder.sv(53): truncated value with size 3 to match size of target (2)" {  } { { "Modules/decoder.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/decoder.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1596561525858 "|top|arm:arm|controller:c|decoder:dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 decoder.sv(62) " "Verilog HDL assignment warning at decoder.sv(62): truncated value with size 3 to match size of target (2)" {  } { { "Modules/decoder.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/decoder.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1596561525858 "|top|arm:arm|controller:c|decoder:dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic top:dut\|arm:arm\|controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"top:dut\|arm:arm\|controller:c\|condlogic:cl\"" {  } { { "Modules/controller.sv" "cl" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/controller.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596561525859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr top:dut\|arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"top:dut\|arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "Modules/condlogic.sv" "flagreg1" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/condlogic.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596561525860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck top:dut\|arm:arm\|controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"top:dut\|arm:arm\|controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "Modules/condlogic.sv" "cc" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/condlogic.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596561525862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath top:dut\|arm:arm\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\"" {  } { { "arm.sv" "dp" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/arm.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596561525863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 top:dut\|arm:arm\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|mux2:pcmux\"" {  } { { "Modules/datapath.sv" "pcmux" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/datapath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596561525867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr top:dut\|arm:arm\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|flopr:pcreg\"" {  } { { "Modules/datapath.sv" "pcreg" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/datapath.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596561525868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder top:dut\|arm:arm\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|adder:pcadd1\"" {  } { { "Modules/datapath.sv" "pcadd1" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/datapath.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596561525870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 top:dut\|arm:arm\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|mux2:ra1mux\"" {  } { { "Modules/datapath.sv" "ra1mux" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/datapath.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596561525871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile top:dut\|arm:arm\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|regfile:rf\"" {  } { { "Modules/datapath.sv" "rf" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/datapath.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596561525872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend top:dut\|arm:arm\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|extend:ext\"" {  } { { "Modules/datapath.sv" "ext" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596561525874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidad_logico_aritmetica top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu " "Elaborating entity \"unidad_logico_aritmetica\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\"" {  } { { "Modules/datapath.sv" "alu" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/datapath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596561525875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|sumador:Add " "Elaborating entity \"sumador\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|sumador:Add\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "Add" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596561525877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|restador:Minus " "Elaborating entity \"restador\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|restador:Minus\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "Minus" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596561525878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compuerta_xor top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|compuerta_xor:Xor " "Elaborating entity \"compuerta_xor\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|compuerta_xor:Xor\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "Xor" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596561525879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "corrimiento_circular top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|corrimiento_circular:CirShift " "Elaborating entity \"corrimiento_circular\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|corrimiento_circular:CirShift\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "CirShift" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596561525881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3a8 top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux " "Elaborating entity \"mux3a8\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "Mux" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596561525883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_negativo top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_negativo:Fnegativo " "Elaborating entity \"flag_negativo\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_negativo:Fnegativo\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "Fnegativo" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596561525885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_cero top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero " "Elaborating entity \"flag_cero\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "FCero" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596561525886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_overflow top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_overflow:FOverflow " "Elaborating entity \"flag_overflow\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_overflow:FOverflow\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "FOverflow" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596561525887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_carry top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_carry:FCarry " "Elaborating entity \"flag_carry\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_carry:FCarry\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "FCarry" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596561525888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem top:dut\|imem:imem " "Elaborating entity \"imem\" for hierarchy \"top:dut\|imem:imem\"" {  } { { "Modules/top.sv" "imem" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596561525890 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "55 0 256 imem.sv(7) " "Verilog HDL warning at imem.sv(7): number of words (55) in memory file does not match the number of elements in the address range \[0:256\]" {  } { { "Modules/imem.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/imem.sv" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1596561525890 "|top|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imem.sv(4) " "Net \"RAM.data_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "Modules/imem.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1596561525890 "|top|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imem.sv(4) " "Net \"RAM.waddr_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "Modules/imem.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1596561525890 "|top|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imem.sv(4) " "Net \"RAM.we_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "Modules/imem.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1596561525890 "|top|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem top:dut\|dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"top:dut\|dmem:dmem\"" {  } { { "Modules/top.sv" "dmem" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596561525891 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[31\] " "Net \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[31\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[31\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561525950 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[30\] " "Net \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[30\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[30\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561525950 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[29\] " "Net \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[29\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[29\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561525950 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[28\] " "Net \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[28\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[28\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561525950 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[27\] " "Net \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[27\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[27\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561525950 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[26\] " "Net \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[26\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[26\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561525950 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[25\] " "Net \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[25\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[25\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561525950 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[24\] " "Net \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[24\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[24\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561525950 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[23\] " "Net \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[23\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[23\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561525950 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[22\] " "Net \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[22\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[22\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561525950 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[21\] " "Net \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[21\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[21\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561525950 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[20\] " "Net \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[20\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[20\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561525950 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[19\] " "Net \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[19\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[19\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561525950 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[18\] " "Net \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[18\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[18\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561525950 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[17\] " "Net \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[17\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[17\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561525950 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[16\] " "Net \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[16\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[16\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561525950 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[15\] " "Net \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[15\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[15\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561525950 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[14\] " "Net \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[14\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[14\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561525950 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[13\] " "Net \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[13\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[13\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561525950 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[12\] " "Net \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[12\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[12\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561525950 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[11\] " "Net \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[11\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[11\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561525950 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[10\] " "Net \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[10\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[10\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561525950 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[9\] " "Net \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[9\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[9\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561525950 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[8\] " "Net \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[8\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[8\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561525950 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[7\] " "Net \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[7\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[7\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561525950 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[6\] " "Net \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[6\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[6\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561525950 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[5\] " "Net \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[5\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[5\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561525950 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[4\] " "Net \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[4\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[4\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561525950 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[3\] " "Net \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[3\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[3\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561525950 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[2\] " "Net \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[2\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[2\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561525950 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[1\] " "Net \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[1\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[1\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561525950 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[0\] " "Net \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[0\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[0\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561525950 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561525950 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1596561526030 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/output_files/arm.map.smsg " "Generated suppressed messages file C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/output_files/arm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1596561526060 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596561526091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 04 11:18:46 2020 " "Processing ended: Tue Aug 04 11:18:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596561526091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596561526091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596561526091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1596561526091 ""}
