<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Map">
        <Message>
            <ID>51001030</ID>
            <Severity>Warning</Severity>
            <Dynamic>SRst</Dynamic>
        </Message>
        <Message>
            <ID>51001051</ID>
            <Severity>Warning</Severity>
            <Dynamic>uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_7_0</Dynamic>
        </Message>
        <Message>
            <ID>51001051</ID>
            <Severity>Warning</Severity>
            <Dynamic>uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_0_7</Dynamic>
        </Message>
        <Message>
            <ID>51001051</ID>
            <Severity>Warning</Severity>
            <Dynamic>uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6</Dynamic>
        </Message>
        <Message>
            <ID>51001051</ID>
            <Severity>Warning</Severity>
            <Dynamic>uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_2_5</Dynamic>
        </Message>
        <Message>
            <ID>51001051</ID>
            <Severity>Warning</Severity>
            <Dynamic>uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_3_4</Dynamic>
        </Message>
        <Message>
            <ID>51001051</ID>
            <Severity>Warning</Severity>
            <Dynamic>uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_4_3</Dynamic>
        </Message>
        <Message>
            <ID>51001051</ID>
            <Severity>Warning</Severity>
            <Dynamic>uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2</Dynamic>
        </Message>
        <Message>
            <ID>51001051</ID>
            <Severity>Warning</Severity>
            <Dynamic>uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_6_1</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>uForth/cpu1/s_stack_ram_16_DO1</Dynamic>
            <Navigation>uForth/cpu1/s_stack_ram_16_DO1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>uForth/cpu1/s_stack_ram_16_DO2</Dynamic>
            <Navigation>uForth/cpu1/s_stack_ram_16_DO2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>uForth/cpu1/s_stack_ram_16_DO3</Dynamic>
            <Navigation>uForth/cpu1/s_stack_ram_16_DO3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>uForth/cpu1/s_stack_ram_7_DO1</Dynamic>
            <Navigation>uForth/cpu1/s_stack_ram_7_DO1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>uForth/cpu1/s_stack_ram_7_DO2</Dynamic>
            <Navigation>uForth/cpu1/s_stack_ram_7_DO2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>uForth/cpu1/s_stack_ram_7_DO3</Dynamic>
            <Navigation>uForth/cpu1/s_stack_ram_7_DO3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>uForth/cpu1/r_stack_ram_16_DO1</Dynamic>
            <Navigation>uForth/cpu1/r_stack_ram_16_DO1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>uForth/cpu1/r_stack_ram_16_DO2</Dynamic>
            <Navigation>uForth/cpu1/r_stack_ram_16_DO2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>uForth/cpu1/r_stack_ram_16_DO3</Dynamic>
            <Navigation>uForth/cpu1/r_stack_ram_16_DO3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>uForth/cpu1/r_stack_ram_7_DO1</Dynamic>
            <Navigation>uForth/cpu1/r_stack_ram_7_DO1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>uForth/cpu1/r_stack_ram_7_DO2</Dynamic>
            <Navigation>uForth/cpu1/r_stack_ram_7_DO2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>uForth/cpu1/r_stack_ram_7_DO3</Dynamic>
            <Navigation>uForth/cpu1/r_stack_ram_7_DO3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>uMaster/AlmostEmpty</Dynamic>
            <Navigation>uMaster/AlmostEmpty</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>uMaster/AlmostFull</Dynamic>
            <Navigation>uMaster/AlmostFull</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>AlmostEmpty_0</Dynamic>
            <Navigation>AlmostEmpty_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>AlmostFull_0</Dynamic>
            <Navigation>AlmostFull_0</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>16</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD643 :&quot;C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd&quot;:6:27:6:27|Ignoring use clause - pmi_components not found ...</Dynamic>
            <Navigation>CD643</Navigation>
            <Navigation>C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd</Navigation>
            <Navigation>6</Navigation>
            <Navigation>27</Navigation>
            <Navigation>6</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Ignoring use clause - pmi_components not found ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD645 :&quot;C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd&quot;:7:8:7:15|Ignoring undefined library pmi_work</Dynamic>
            <Navigation>CD645</Navigation>
            <Navigation>C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd</Navigation>
            <Navigation>7</Navigation>
            <Navigation>8</Navigation>
            <Navigation>7</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Ignoring undefined library pmi_work</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD326 :&quot;C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd&quot;:148:0:148:3|Port startupddr3 of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.</Dynamic>
            <Navigation>CD326</Navigation>
            <Navigation>C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd</Navigation>
            <Navigation>148</Navigation>
            <Navigation>0</Navigation>
            <Navigation>148</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Port startupddr3 of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD326 :&quot;C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd&quot;:148:0:148:3|Port startupddr2 of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.</Dynamic>
            <Navigation>CD326</Navigation>
            <Navigation>C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd</Navigation>
            <Navigation>148</Navigation>
            <Navigation>0</Navigation>
            <Navigation>148</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Port startupddr2 of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD326 :&quot;C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd&quot;:148:0:148:3|Port startupsdr of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.</Dynamic>
            <Navigation>CD326</Navigation>
            <Navigation>C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd</Navigation>
            <Navigation>148</Navigation>
            <Navigation>0</Navigation>
            <Navigation>148</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Port startupsdr of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD326 :&quot;C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd&quot;:148:0:148:3|Port startuppcs of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.</Dynamic>
            <Navigation>CD326</Navigation>
            <Navigation>C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd</Navigation>
            <Navigation>148</Navigation>
            <Navigation>0</Navigation>
            <Navigation>148</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Port startuppcs of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD326 :&quot;C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd&quot;:148:0:148:3|Port ce1us of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.</Dynamic>
            <Navigation>CD326</Navigation>
            <Navigation>C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd</Navigation>
            <Navigation>148</Navigation>
            <Navigation>0</Navigation>
            <Navigation>148</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Port ce1us of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD326 :&quot;C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd&quot;:148:0:148:3|Port ce1ms of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.</Dynamic>
            <Navigation>CD326</Navigation>
            <Navigation>C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd</Navigation>
            <Navigation>148</Navigation>
            <Navigation>0</Navigation>
            <Navigation>148</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Port ce1ms of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD326 :&quot;C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd&quot;:148:0:148:3|Port ce7 of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.</Dynamic>
            <Navigation>CD326</Navigation>
            <Navigation>C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd</Navigation>
            <Navigation>148</Navigation>
            <Navigation>0</Navigation>
            <Navigation>148</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Port ce7 of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD280 :&quot;C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd&quot;:69:10:69:17|Unbound component pmi_fifo mapped to black box</Dynamic>
            <Navigation>CD280</Navigation>
            <Navigation>C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd</Navigation>
            <Navigation>69</Navigation>
            <Navigation>10</Navigation>
            <Navigation>69</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Unbound component pmi_fifo mapped to black box</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD326 :&quot;C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd&quot;:226:0:226:9|Port almostfull of entity work.pmi_fifo_work_testvideotop_rtl_0 is unconnected. If a port needs to remain unconnected, use the keyword open.</Dynamic>
            <Navigation>CD326</Navigation>
            <Navigation>C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd</Navigation>
            <Navigation>226</Navigation>
            <Navigation>0</Navigation>
            <Navigation>226</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Port almostfull of entity work.pmi_fifo_work_testvideotop_rtl_0 is unconnected. If a port needs to remain unconnected, use the keyword open.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD326 :&quot;C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd&quot;:226:0:226:9|Port almostempty of entity work.pmi_fifo_work_testvideotop_rtl_0 is unconnected. If a port needs to remain unconnected, use the keyword open.</Dynamic>
            <Navigation>CD326</Navigation>
            <Navigation>C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd</Navigation>
            <Navigation>226</Navigation>
            <Navigation>0</Navigation>
            <Navigation>226</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Port almostempty of entity work.pmi_fifo_work_testvideotop_rtl_0 is unconnected. If a port needs to remain unconnected, use the keyword open.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD326 :&quot;C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd&quot;:226:0:226:9|Port full of entity work.pmi_fifo_work_testvideotop_rtl_0 is unconnected. If a port needs to remain unconnected, use the keyword open.</Dynamic>
            <Navigation>CD326</Navigation>
            <Navigation>C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd</Navigation>
            <Navigation>226</Navigation>
            <Navigation>0</Navigation>
            <Navigation>226</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Port full of entity work.pmi_fifo_work_testvideotop_rtl_0 is unconnected. If a port needs to remain unconnected, use the keyword open.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD326 :&quot;C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd&quot;:226:0:226:9|Port empty of entity work.pmi_fifo_work_testvideotop_rtl_0 is unconnected. If a port needs to remain unconnected, use the keyword open.</Dynamic>
            <Navigation>CD326</Navigation>
            <Navigation>C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd</Navigation>
            <Navigation>226</Navigation>
            <Navigation>0</Navigation>
            <Navigation>226</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Port empty of entity work.pmi_fifo_work_testvideotop_rtl_0 is unconnected. If a port needs to remain unconnected, use the keyword open.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD272 :&quot;C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Dvi410\Dvi410Main.vhd&quot;:157:19:157:37|Comparison (=) of different length arrays is always false!</Dynamic>
            <Navigation>CD272</Navigation>
            <Navigation>C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Dvi410\Dvi410Main.vhd</Navigation>
            <Navigation>157</Navigation>
            <Navigation>19</Navigation>
            <Navigation>157</Navigation>
            <Navigation>37</Navigation>
            <Navigation>Comparison (=) of different length arrays is always false!</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD638 :&quot;C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Dvi410\Dvi410Main.vhd&quot;:103:7:103:13|Signal sync_vp is undriven. Either assign the signal a value or remove the signal declaration.</Dynamic>
            <Navigation>CD638</Navigation>
            <Navigation>C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Dvi410\Dvi410Main.vhd</Navigation>
            <Navigation>103</Navigation>
            <Navigation>7</Navigation>
            <Navigation>103</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Signal sync_vp is undriven. Either assign the signal a value or remove the signal declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD638 :&quot;C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Dvi410\Dvi410Main.vhd&quot;:103:16:103:22|Signal sync_hp is undriven. Either assign the signal a value or remove the signal declaration.</Dynamic>
            <Navigation>CD638</Navigation>
            <Navigation>C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Dvi410\Dvi410Main.vhd</Navigation>
            <Navigation>103</Navigation>
            <Navigation>16</Navigation>
            <Navigation>103</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Signal sync_hp is undriven. Either assign the signal a value or remove the signal declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL271 :&quot;C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Dvi410\Dvi410Timing.vhd&quot;:25:2:25:3|Pruning unused bits 15 to 6 of bound_sr_6(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL271</Navigation>
            <Navigation>C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Dvi410\Dvi410Timing.vhd</Navigation>
            <Navigation>25</Navigation>
            <Navigation>2</Navigation>
            <Navigation>25</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Pruning unused bits 15 to 6 of bound_sr_6(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL177 :&quot;C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Dvi410\Dvi410Timing.vhd&quot;:25:2:25:3|Sharing sequential element fifo_rd. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Dvi410\Dvi410Timing.vhd</Navigation>
            <Navigation>25</Navigation>
            <Navigation>2</Navigation>
            <Navigation>25</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Sharing sequential element fifo_rd. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL240 :&quot;C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Dvi410\Dvi410Main.vhd&quot;:24:8:24:16|Signal PinTfpClk is floating; a simulation mismatch is possible.</Dynamic>
            <Navigation>CL240</Navigation>
            <Navigation>C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Dvi410\Dvi410Main.vhd</Navigation>
            <Navigation>24</Navigation>
            <Navigation>8</Navigation>
            <Navigation>24</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Signal PinTfpClk is floating; a simulation mismatch is possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD280 :&quot;C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd&quot;:51:10:51:17|Unbound component pmi_fifo mapped to black box</Dynamic>
            <Navigation>CD280</Navigation>
            <Navigation>C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd</Navigation>
            <Navigation>51</Navigation>
            <Navigation>10</Navigation>
            <Navigation>51</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Unbound component pmi_fifo mapped to black box</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD326 :&quot;C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd&quot;:194:0:194:9|Port almostfull of entity work.pmi_fifo_work_testvideotop_rtl_1 is unconnected. If a port needs to remain unconnected, use the keyword open.</Dynamic>
            <Navigation>CD326</Navigation>
            <Navigation>C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd</Navigation>
            <Navigation>194</Navigation>
            <Navigation>0</Navigation>
            <Navigation>194</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Port almostfull of entity work.pmi_fifo_work_testvideotop_rtl_1 is unconnected. If a port needs to remain unconnected, use the keyword open.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD326 :&quot;C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd&quot;:194:0:194:9|Port almostempty of entity work.pmi_fifo_work_testvideotop_rtl_1 is unconnected. If a port needs to remain unconnected, use the keyword open.</Dynamic>
            <Navigation>CD326</Navigation>
            <Navigation>C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd</Navigation>
            <Navigation>194</Navigation>
            <Navigation>0</Navigation>
            <Navigation>194</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Port almostempty of entity work.pmi_fifo_work_testvideotop_rtl_1 is unconnected. If a port needs to remain unconnected, use the keyword open.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd&quot;:112:0:112:1|Pruning register bits 3 to 2 of CmdState(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd</Navigation>
            <Navigation>112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>112</Navigation>
            <Navigation>1</Navigation>
            <Navigation>Pruning register bits 3 to 2 of CmdState(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd&quot;:273:0:273:1|Pruning register bit 0 of DeviceIdR(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd</Navigation>
            <Navigation>273</Navigation>
            <Navigation>0</Navigation>
            <Navigation>273</Navigation>
            <Navigation>1</Navigation>
            <Navigation>Pruning register bit 0 of DeviceIdR(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd&quot;:273:0:273:1|Pruning register bit 0 of DeviceIdW(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd</Navigation>
            <Navigation>273</Navigation>
            <Navigation>0</Navigation>
            <Navigation>273</Navigation>
            <Navigation>1</Navigation>
            <Navigation>Pruning register bit 0 of DeviceIdW(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD280 :&quot;C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Forth120719\VHDL\Forth.vhd&quot;:85:10:85:19|Unbound component pmi_ram_dq mapped to black box</Dynamic>
            <Navigation>CD280</Navigation>
            <Navigation>C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Forth120719\VHDL\Forth.vhd</Navigation>
            <Navigation>85</Navigation>
            <Navigation>10</Navigation>
            <Navigation>85</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Unbound component pmi_ram_dq mapped to black box</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL271 :&quot;C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Forth120719\VHDL\ep32Tss.vhd&quot;:455:3:455:4|Pruning unused bits 31 to 30 of i_4(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL271</Navigation>
            <Navigation>C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Forth120719\VHDL\ep32Tss.vhd</Navigation>
            <Navigation>455</Navigation>
            <Navigation>3</Navigation>
            <Navigation>455</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Pruning unused bits 31 to 30 of i_4(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL177 :&quot;C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\SeqBlk1204.vhd&quot;:236:2:236:3|Sharing sequential element StartupDDR3. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\SeqBlk1204.vhd</Navigation>
            <Navigation>236</Navigation>
            <Navigation>2</Navigation>
            <Navigation>236</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Sharing sequential element StartupDDR3. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\SeqBlk1204.vhd&quot;:149:0:149:1|Pruning register bits 9 to 6 of CntUs(9 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\SeqBlk1204.vhd</Navigation>
            <Navigation>149</Navigation>
            <Navigation>0</Navigation>
            <Navigation>149</Navigation>
            <Navigation>1</Navigation>
            <Navigation>Pruning register bits 9 to 6 of CntUs(9 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Forth120719\VHDL\UartTss.vhd&quot;:13:4:13:9|Input port bits 31 to 8 of data_i(31 downto 0) are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Forth120719\VHDL\UartTss.vhd</Navigation>
            <Navigation>13</Navigation>
            <Navigation>4</Navigation>
            <Navigation>13</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Input port bits 31 to 8 of data_i(31 downto 0) are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd&quot;:112:0:112:1|Pruning register bit 3 of CmdStateD(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd</Navigation>
            <Navigation>112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>112</Navigation>
            <Navigation>1</Navigation>
            <Navigation>Pruning register bit 3 of CmdStateD(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd&quot;:112:0:112:1|Pruning register bit 2 of CmdStateD(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd</Navigation>
            <Navigation>112</Navigation>
            <Navigation>0</Navigation>
            <Navigation>112</Navigation>
            <Navigation>1</Navigation>
            <Navigation>Pruning register bit 2 of CmdStateD(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL247 :&quot;C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd&quot;:19:4:19:11|Input port bit 0 of deviceid(7 downto 0) is unused</Dynamic>
            <Navigation>CL247</Navigation>
            <Navigation>C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd</Navigation>
            <Navigation>19</Navigation>
            <Navigation>4</Navigation>
            <Navigation>19</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Input port bit 0 of deviceid(7 downto 0) is unused </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Dvi410\Dvi410Conf.vhd&quot;:11:1:11:3|Input port bits 15 to 12 of dat(15 downto 0) are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Dvi410\Dvi410Conf.vhd</Navigation>
            <Navigation>11</Navigation>
            <Navigation>1</Navigation>
            <Navigation>11</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Input port bits 15 to 12 of dat(15 downto 0) are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\i2cmastercommands.vhd&quot;:273:0:273:1|Removing sequential instance uMaster.DeviceIdW[7:1] because it is equivalent to instance uMaster.DeviceIdR[7:1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\i2cmastercommands.vhd</Navigation>
            <Navigation>273</Navigation>
            <Navigation>0</Navigation>
            <Navigation>273</Navigation>
            <Navigation>1</Navigation>
            <Navigation>Removing sequential instance uMaster.DeviceIdW[7:1] because it is equivalent to instance uMaster.DeviceIdR[7:1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\dvi410\dvi410cnt.vhd&quot;:24:2:24:3|Found inferred clock Pll125to100x50|CLKOP_inferred_clock which controls 225 sequential elements including uDvi.U_gen_cnt.srst2_0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\dvi410\dvi410cnt.vhd</Navigation>
            <Navigation>24</Navigation>
            <Navigation>2</Navigation>
            <Navigation>24</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Found inferred clock Pll125to100x50|CLKOP_inferred_clock which controls 225 sequential elements including uDvi.U_gen_cnt.srst2_0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\seqblk1204.vhd&quot;:97:2:97:3|Found inferred clock Pll125to100x50|CLKOK_inferred_clock which controls 712 sequential elements including uSeq.lCnt32[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\seqblk1204.vhd</Navigation>
            <Navigation>97</Navigation>
            <Navigation>2</Navigation>
            <Navigation>97</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Found inferred clock Pll125to100x50|CLKOK_inferred_clock which controls 712 sequential elements including uSeq.lCnt32[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd&quot;:290:1:290:4|ROM decode\.tload_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd</Navigation>
            <Navigation>290</Navigation>
            <Navigation>1</Navigation>
            <Navigation>290</Navigation>
            <Navigation>4</Navigation>
            <Navigation>ROM decode\.tload_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd&quot;:290:1:290:4|ROM decode\.spush_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd</Navigation>
            <Navigation>290</Navigation>
            <Navigation>1</Navigation>
            <Navigation>290</Navigation>
            <Navigation>4</Navigation>
            <Navigation>ROM decode\.spush_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd&quot;:290:1:290:4|ROM decode\.spopp_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd</Navigation>
            <Navigation>290</Navigation>
            <Navigation>1</Navigation>
            <Navigation>290</Navigation>
            <Navigation>4</Navigation>
            <Navigation>ROM decode\.spopp_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd&quot;:290:1:290:4|ROM decode\.rload_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd</Navigation>
            <Navigation>290</Navigation>
            <Navigation>1</Navigation>
            <Navigation>290</Navigation>
            <Navigation>4</Navigation>
            <Navigation>ROM decode\.rload_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd&quot;:290:1:290:4|ROM decode\.reset_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd</Navigation>
            <Navigation>290</Navigation>
            <Navigation>1</Navigation>
            <Navigation>290</Navigation>
            <Navigation>4</Navigation>
            <Navigation>ROM decode\.reset_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd&quot;:290:1:290:4|ROM decode\.aload_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd</Navigation>
            <Navigation>290</Navigation>
            <Navigation>1</Navigation>
            <Navigation>290</Navigation>
            <Navigation>4</Navigation>
            <Navigation>ROM decode\.aload_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd&quot;:290:1:290:4|ROM decode\.addr_sel_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd</Navigation>
            <Navigation>290</Navigation>
            <Navigation>1</Navigation>
            <Navigation>290</Navigation>
            <Navigation>4</Navigation>
            <Navigation>ROM decode\.addr_sel_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd&quot;:290:1:290:4|ROM decode\.tload_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd</Navigation>
            <Navigation>290</Navigation>
            <Navigation>1</Navigation>
            <Navigation>290</Navigation>
            <Navigation>4</Navigation>
            <Navigation>ROM decode\.tload_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd&quot;:290:1:290:4|ROM decode\.spush_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd</Navigation>
            <Navigation>290</Navigation>
            <Navigation>1</Navigation>
            <Navigation>290</Navigation>
            <Navigation>4</Navigation>
            <Navigation>ROM decode\.spush_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd&quot;:290:1:290:4|ROM decode\.spopp_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd</Navigation>
            <Navigation>290</Navigation>
            <Navigation>1</Navigation>
            <Navigation>290</Navigation>
            <Navigation>4</Navigation>
            <Navigation>ROM decode\.spopp_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd&quot;:290:1:290:4|ROM decode\.rload_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd</Navigation>
            <Navigation>290</Navigation>
            <Navigation>1</Navigation>
            <Navigation>290</Navigation>
            <Navigation>4</Navigation>
            <Navigation>ROM decode\.rload_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd&quot;:290:1:290:4|ROM decode\.reset_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd</Navigation>
            <Navigation>290</Navigation>
            <Navigation>1</Navigation>
            <Navigation>290</Navigation>
            <Navigation>4</Navigation>
            <Navigation>ROM decode\.reset_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd&quot;:290:1:290:4|ROM decode\.aload_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd</Navigation>
            <Navigation>290</Navigation>
            <Navigation>1</Navigation>
            <Navigation>290</Navigation>
            <Navigation>4</Navigation>
            <Navigation>ROM decode\.aload_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd&quot;:290:1:290:4|ROM decode\.addr_sel_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd</Navigation>
            <Navigation>290</Navigation>
            <Navigation>1</Navigation>
            <Navigation>290</Navigation>
            <Navigation>4</Navigation>
            <Navigation>ROM decode\.addr_sel_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\i2cmastercommands.vhd&quot;:273:0:273:1|Removing instance uMaster.DeviceIdR[6] because it is equivalent to instance uMaster.DeviceIdR[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\i2cmastercommands.vhd</Navigation>
            <Navigation>273</Navigation>
            <Navigation>0</Navigation>
            <Navigation>273</Navigation>
            <Navigation>1</Navigation>
            <Navigation>Removing instance uMaster.DeviceIdR[6] because it is equivalent to instance uMaster.DeviceIdR[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\i2cmastercommands.vhd&quot;:273:0:273:1|Removing instance uMaster.DeviceIdR[5] because it is equivalent to instance uMaster.DeviceIdR[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\i2cmastercommands.vhd</Navigation>
            <Navigation>273</Navigation>
            <Navigation>0</Navigation>
            <Navigation>273</Navigation>
            <Navigation>1</Navigation>
            <Navigation>Removing instance uMaster.DeviceIdR[5] because it is equivalent to instance uMaster.DeviceIdR[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\i2cmastercommands.vhd&quot;:273:0:273:1|Removing instance uMaster.DeviceIdR[7] because it is equivalent to instance uMaster.DeviceIdR[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\i2cmastercommands.vhd</Navigation>
            <Navigation>273</Navigation>
            <Navigation>0</Navigation>
            <Navigation>273</Navigation>
            <Navigation>1</Navigation>
            <Navigation>Removing instance uMaster.DeviceIdR[7] because it is equivalent to instance uMaster.DeviceIdR[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\i2cmastercommands.vhd&quot;:273:0:273:1|Removing instance uMaster.DeviceIdR[3] because it is equivalent to instance uMaster.DeviceIdR[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\i2cmastercommands.vhd</Navigation>
            <Navigation>273</Navigation>
            <Navigation>0</Navigation>
            <Navigation>273</Navigation>
            <Navigation>1</Navigation>
            <Navigation>Removing instance uMaster.DeviceIdR[3] because it is equivalent to instance uMaster.DeviceIdR[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\i2cmastercommands.vhd&quot;:273:0:273:1|Removing instance uMaster.DeviceIdR[2] because it is equivalent to instance uMaster.DeviceIdR[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\i2cmastercommands.vhd</Navigation>
            <Navigation>273</Navigation>
            <Navigation>0</Navigation>
            <Navigation>273</Navigation>
            <Navigation>1</Navigation>
            <Navigation>Removing instance uMaster.DeviceIdR[2] because it is equivalent to instance uMaster.DeviceIdR[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd&quot;:226:0:226:9|Blackbox pmi_fifo_work_testvideotop_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd</Navigation>
            <Navigation>226</Navigation>
            <Navigation>0</Navigation>
            <Navigation>226</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Blackbox pmi_fifo_work_testvideotop_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\i2cmastercommands.vhd&quot;:194:0:194:9|Blackbox pmi_fifo_work_testvideotop_rtl_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\i2cmastercommands.vhd</Navigation>
            <Navigation>194</Navigation>
            <Navigation>0</Navigation>
            <Navigation>194</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Blackbox pmi_fifo_work_testvideotop_rtl_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\forth.vhd&quot;:229:0:229:8|Blackbox pmi_ram_dq_work_testvideotop_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\forth.vhd</Navigation>
            <Navigation>229</Navigation>
            <Navigation>0</Navigation>
            <Navigation>229</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Blackbox pmi_ram_dq_work_testvideotop_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\ipxlpc\pll125to100x50.vhd&quot;:68:4:68:12|Blackbox EHXPLLF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\cyprien\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\ipxlpc\pll125to100x50.vhd</Navigation>
            <Navigation>68</Navigation>
            <Navigation>4</Navigation>
            <Navigation>68</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Blackbox EHXPLLF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock Pll125to100x50|CLKOP_inferred_clock with period 5.00ns. Please declare a user-defined clock on net uPll.PinTfpClkP_c.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock Pll125to100x50|CLKOP_inferred_clock with period 5.00ns. Please declare a user-defined clock on net uPll.PinTfpClkP_c.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock Pll125to100x50|CLKOK_inferred_clock with period 5.00ns. Please declare a user-defined clock on net uPll.Clk50.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock Pll125to100x50|CLKOK_inferred_clock with period 5.00ns. Please declare a user-defined clock on net uPll.Clk50.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>