(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param13 = (((~((8'haf) ? (8'hac) : (8'hae))) ? (((8'haa) ? (8'h9f) : (8'hae)) ? ((8'h9e) ? (8'had) : (8'ha9)) : ((8'hae) ? (8'h9c) : (8'ha6))) : (((8'h9c) & (8'h9c)) ? ((8'ha4) <<< (8'h9f)) : ((8'hae) - (8'haa)))) | ((((8'haf) ? (8'h9d) : (8'had)) <<< (^(8'had))) + ((!(8'haf)) || {(8'haf)}))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h34):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(2'h2):(1'h0)] wire3;
  input wire [(3'h4):(1'h0)] wire2;
  input wire [(4'h9):(1'h0)] wire1;
  input wire signed [(2'h2):(1'h0)] wire0;
  wire [(2'h3):(1'h0)] wire9;
  wire signed [(2'h2):(1'h0)] wire8;
  wire [(3'h5):(1'h0)] wire7;
  wire signed [(2'h3):(1'h0)] wire6;
  wire signed [(2'h3):(1'h0)] wire5;
  wire signed [(4'ha):(1'h0)] wire4;
  reg signed [(4'h9):(1'h0)] reg12 = (1'h0);
  reg [(3'h5):(1'h0)] reg11 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg10 = (1'h0);
  assign y = {wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 reg12,
                 reg11,
                 reg10,
                 (1'h0)};
  assign wire4 = $unsigned((((&wire0) ?
                     ((8'ha9) ?
                         wire0 : wire3) : $unsigned(wire0)) || wire2[(2'h3):(2'h3)]));
  assign wire5 = ((+{$unsigned(wire3)}) ?
                     $signed(wire0) : $unsigned($unsigned((~^wire2))));
  assign wire6 = wire4[(2'h2):(2'h2)];
  assign wire7 = wire4[(2'h2):(1'h0)];
  assign wire8 = (|((wire6[(1'h1):(1'h0)] ? wire0 : (wire3 || wire0)) ?
                     (&$signed(wire2)) : $unsigned((wire3 ? wire2 : wire5))));
  assign wire9 = (~|wire8[(1'h1):(1'h1)]);
  always
    @(posedge clk) begin
      reg10 <= $signed($unsigned((wire9 ?
          $unsigned(wire8) : wire3[(1'h1):(1'h0)])));
      if (((({(8'had)} ?
          $unsigned((8'haf)) : (^~wire9)) >= (-reg10)) - $unsigned($unsigned((wire7 ?
          wire4 : wire9)))))
        begin
          reg11 <= (((+(~wire2)) || (+$unsigned(wire4))) >> wire6[(1'h0):(1'h0)]);
        end
      else
        begin
          reg11 <= (((wire2 == wire9[(2'h3):(1'h1)]) - reg10[(3'h5):(2'h2)]) && $unsigned($unsigned(wire3)));
        end
      reg12 <= (!$unsigned(reg10));
    end
endmodule