#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000028baef2b940 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000028baef2bad0 .scope module, "RGB_TO_GRAY" "RGB_TO_GRAY" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 8 "sink_data";
    .port_info 3 /INPUT 1 "sink_valid";
    .port_info 4 /OUTPUT 1 "sink_ready";
    .port_info 5 /INPUT 1 "sink_sop";
    .port_info 6 /INPUT 1 "sink_eop";
    .port_info 7 /OUTPUT 24 "source_data";
    .port_info 8 /OUTPUT 1 "source_valid";
    .port_info 9 /INPUT 1 "source_ready";
    .port_info 10 /OUTPUT 1 "source_sop";
    .port_info 11 /OUTPUT 1 "source_eop";
o0000028baef31038 .functor BUFZ 1, C4<z>; HiZ drive
v0000028baef7f670_0 .net "clk", 0 0, o0000028baef31038;  0 drivers
v0000028baef7e4f0_0 .net "din", 7 0, L_0000028baef7f3f0;  1 drivers
v0000028baef7fc10_0 .net "eop", 0 0, L_0000028baef7f710;  1 drivers
v0000028baef7f990_0 .net "ready", 0 0, L_0000028baef19df0;  1 drivers
o0000028baef31188 .functor BUFZ 1, C4<z>; HiZ drive
v0000028baef7f2b0_0 .net "reset_n", 0 0, o0000028baef31188;  0 drivers
v0000028baef7fa30_0 .var "rgb", 23 0;
v0000028baef7ebd0_0 .var "selected_gray", 0 0;
o0000028baef31788 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000028baef7e770_0 .net "sink_data", 7 0, o0000028baef31788;  0 drivers
o0000028baef317b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000028baef7eef0_0 .net "sink_eop", 0 0, o0000028baef317b8;  0 drivers
v0000028baef7ec70_0 .net "sink_ready", 0 0, L_0000028baef19d80;  1 drivers
o0000028baef317e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000028baef7f030_0 .net "sink_sop", 0 0, o0000028baef317e8;  0 drivers
o0000028baef311b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000028baef7ed10_0 .net "sink_valid", 0 0, o0000028baef311b8;  0 drivers
v0000028baef7f350_0 .net "sop", 0 0, L_0000028baef7e450;  1 drivers
v0000028baef7fb70_0 .net "source_data", 23 0, L_0000028baef7f170;  1 drivers
v0000028baef7edb0_0 .net "source_eop", 0 0, L_0000028baef7f5d0;  1 drivers
o0000028baef314b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000028baef7e950_0 .net "source_ready", 0 0, o0000028baef314b8;  0 drivers
v0000028baef7fad0_0 .net "source_sop", 0 0, L_0000028baef7e6d0;  1 drivers
v0000028baef7e090_0 .net "source_valid", 0 0, L_0000028baef1a5d0;  1 drivers
v0000028baef7e630_0 .net "valid", 0 0, L_0000028baef19d10;  1 drivers
v0000028baef7e3b0_0 .var "video_packet", 0 0;
E_0000028baef1e950 .event anyedge, v0000028baef7e3b0_0, v0000028baef7f350_0, v0000028baef7ebd0_0, v0000028baef7e4f0_0;
L_0000028baef7f3f0 .part v0000028baef1d170_0, 2, 8;
L_0000028baef7e450 .part v0000028baef1d170_0, 1, 1;
L_0000028baef7f710 .part v0000028baef1d170_0, 0, 1;
L_0000028baef7ef90 .concat [ 1 1 8 0], o0000028baef317b8, o0000028baef317e8, o0000028baef31788;
L_0000028baef7f170 .part v0000028baef1c3b0_0, 2, 24;
L_0000028baef7e6d0 .part v0000028baef1c3b0_0, 1, 1;
L_0000028baef7f5d0 .part v0000028baef1c3b0_0, 0, 1;
L_0000028baef7f0d0 .concat [ 1 1 24 0], L_0000028baef7f710, L_0000028baef7e450, v0000028baef7fa30_0;
S_0000028baeef25e0 .scope module, "in_reg" "STREAM_REG" 3 50, 4 1 0, S_0000028baef2bad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ready_out";
    .port_info 1 /OUTPUT 1 "valid_out";
    .port_info 2 /OUTPUT 10 "data_out";
    .port_info 3 /INPUT 1 "ready_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /INPUT 10 "data_in";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
P_0000028baef1e850 .param/l "DATA_WIDTH" 0 4 13, +C4<00000000000000000000000000001010>;
L_0000028baef1a720 .functor NOT 1, v0000028baef1ce50_0, C4<0>, C4<0>, C4<0>;
L_0000028baef19ca0 .functor NOT 1, o0000028baef311b8, C4<0>, C4<0>, C4<0>;
L_0000028baef1a410 .functor AND 1, L_0000028baef1a720, L_0000028baef19ca0, C4<1>, C4<1>;
L_0000028baef19d80 .functor OR 1, L_0000028baef1a410, L_0000028baef19df0, C4<0>, C4<0>;
L_0000028baef19d10 .functor AND 1, v0000028baef1c9f0_0, v0000028baef1ce50_0, C4<1>, C4<1>;
v0000028baef1c6d0_0 .net *"_ivl_0", 0 0, L_0000028baef1a720;  1 drivers
v0000028baef1c950_0 .net *"_ivl_2", 0 0, L_0000028baef19ca0;  1 drivers
v0000028baef1cb30_0 .net *"_ivl_4", 0 0, L_0000028baef1a410;  1 drivers
v0000028baef1ca90_0 .net "clk", 0 0, o0000028baef31038;  alias, 0 drivers
v0000028baef1c8b0_0 .net "data_in", 9 0, L_0000028baef7ef90;  1 drivers
v0000028baef1d170_0 .var "data_out", 9 0;
v0000028baef1ce50_0 .var "data_valid", 0 0;
v0000028baef1c770_0 .net "ready_in", 0 0, L_0000028baef19df0;  alias, 1 drivers
v0000028baef1c9f0_0 .var "ready_in_d", 0 0;
v0000028baef1d030_0 .net "ready_out", 0 0, L_0000028baef19d80;  alias, 1 drivers
v0000028baef1c450_0 .net "rst_n", 0 0, o0000028baef31188;  alias, 0 drivers
v0000028baef1cbd0_0 .net "valid_in", 0 0, o0000028baef311b8;  alias, 0 drivers
v0000028baef1c310_0 .net "valid_out", 0 0, L_0000028baef19d10;  alias, 1 drivers
E_0000028baef1e890 .event posedge, v0000028baef1ca90_0;
S_0000028baeef2770 .scope module, "out_reg" "STREAM_REG" 3 66, 4 1 0, S_0000028baef2bad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ready_out";
    .port_info 1 /OUTPUT 1 "valid_out";
    .port_info 2 /OUTPUT 26 "data_out";
    .port_info 3 /INPUT 1 "ready_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /INPUT 26 "data_in";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
P_0000028baef1e650 .param/l "DATA_WIDTH" 0 4 13, +C4<00000000000000000000000000011010>;
L_0000028baef1aa30 .functor NOT 1, v0000028baef1c590_0, C4<0>, C4<0>, C4<0>;
L_0000028baef1a790 .functor NOT 1, L_0000028baef19d10, C4<0>, C4<0>, C4<0>;
L_0000028baef1a800 .functor AND 1, L_0000028baef1aa30, L_0000028baef1a790, C4<1>, C4<1>;
L_0000028baef19df0 .functor OR 1, L_0000028baef1a800, o0000028baef314b8, C4<0>, C4<0>;
L_0000028baef1a5d0 .functor AND 1, v0000028baef7f210_0, v0000028baef1c590_0, C4<1>, C4<1>;
v0000028baef1cef0_0 .net *"_ivl_0", 0 0, L_0000028baef1aa30;  1 drivers
v0000028baef1c4f0_0 .net *"_ivl_2", 0 0, L_0000028baef1a790;  1 drivers
v0000028baef1cf90_0 .net *"_ivl_4", 0 0, L_0000028baef1a800;  1 drivers
v0000028baef1d0d0_0 .net "clk", 0 0, o0000028baef31038;  alias, 0 drivers
v0000028baef1c270_0 .net "data_in", 25 0, L_0000028baef7f0d0;  1 drivers
v0000028baef1c3b0_0 .var "data_out", 25 0;
v0000028baef1c590_0 .var "data_valid", 0 0;
v0000028baef1c630_0 .net "ready_in", 0 0, o0000028baef314b8;  alias, 0 drivers
v0000028baef7f210_0 .var "ready_in_d", 0 0;
v0000028baef7f8f0_0 .net "ready_out", 0 0, L_0000028baef19df0;  alias, 1 drivers
v0000028baef7e8b0_0 .net "rst_n", 0 0, o0000028baef31188;  alias, 0 drivers
v0000028baef7ee50_0 .net "valid_in", 0 0, L_0000028baef19d10;  alias, 1 drivers
v0000028baef7f530_0 .net "valid_out", 0 0, L_0000028baef1a5d0;  alias, 1 drivers
    .scope S_0000028baeef25e0;
T_0 ;
    %wait E_0000028baef1e890;
    %load/vec4 v0000028baef1c450_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000028baef1d170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028baef1ce50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028baef1c9f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000028baef1c770_0;
    %assign/vec4 v0000028baef1c9f0_0, 0;
    %load/vec4 v0000028baef1cbd0_0;
    %load/vec4 v0000028baef1ce50_0;
    %inv;
    %load/vec4 v0000028baef1c9f0_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000028baef1c8b0_0;
    %assign/vec4 v0000028baef1d170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028baef1ce50_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000028baef1c9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028baef1ce50_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000028baeef2770;
T_1 ;
    %wait E_0000028baef1e890;
    %load/vec4 v0000028baef7e8b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0000028baef1c3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028baef1c590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028baef7f210_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000028baef1c630_0;
    %assign/vec4 v0000028baef7f210_0, 0;
    %load/vec4 v0000028baef7ee50_0;
    %load/vec4 v0000028baef1c590_0;
    %inv;
    %load/vec4 v0000028baef7f210_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000028baef1c270_0;
    %assign/vec4 v0000028baef1c3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028baef1c590_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000028baef7f210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028baef1c590_0, 0;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000028baef2bad0;
T_2 ;
    %wait E_0000028baef1e890;
    %load/vec4 v0000028baef7fc10_0;
    %flag_set/vec4 8;
    %load/vec4 v0000028baef7f2b0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028baef7e3b0_0, 0;
T_2.0 ;
    %load/vec4 v0000028baef7f350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000028baef7e4f0_0;
    %parti/s 4, 0, 2;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000028baef7e3b0_0, 0;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000028baef2bad0;
T_3 ;
    %wait E_0000028baef1e950;
    %load/vec4 v0000028baef7e3b0_0;
    %load/vec4 v0000028baef7f350_0;
    %inv;
    %and;
    %store/vec4 v0000028baef7ebd0_0, 0, 1;
    %load/vec4 v0000028baef7ebd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000028baef7e4f0_0;
    %load/vec4 v0000028baef7e4f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028baef7e4f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028baef7fa30_0, 0, 24;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000028baef7e4f0_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0000028baef7fa30_0, 0, 24;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "GRAY_TO_RGB.sv";
    "STREAM_REG.sv";
