INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab2/lab2.2.1/lab2.2.1.gen/sources_1/ip/blk_mem_no/sim/blk_mem_no.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_no
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab2/lab2.2.1/lab2.2.1.gen/sources_1/ip/blk_mem_write/sim/blk_mem_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab2/lab2.2.1/lab2.2.1.gen/sources_1/ip/blk_mem_read/sim/blk_mem_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab2/lab2.2.1/lab2.2.1.srcs/sources_1/new/instantiation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instantiation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab2/lab2.2.1/lab2.2.1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
