// Seed: 240006893
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
endmodule
module module_1 #(
    parameter id_8 = 32'd90
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  specify
    (posedge id_6 => (id_7 +: id_7 - id_6)) = (id_6);
  endspecify module_0(
      id_4, id_6, id_7, id_3, id_6
  );
  assign id_1 = 1'b0;
  defparam id_8 = 1'b0;
  assign id_1 = 1'd0 - 1;
endmodule
