# Design Explorer: Shortcut to "D:\Semestre 2-2020\DSD\Ejercicios\Reloj Divisor\clk_div\clk_div.aws" design added.
designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_machxo2
designverdefinemacro -clear
addfile {D:/Semestre 2-2020/DSD/Ejercicios/Reloj Divisor/clk_div.vhd}
# Adding file D:\Semestre 2-2020\DSD\Ejercicios\Reloj Divisor\clk_div.vhd ... Done
vlib {D:/Semestre 2-2020/DSD/Ejercicios/Reloj Divisor/clk_div/work}
# Adding library O.K.
adel -all
# Library contents cleared.
vcom -dbg -work work {D:/Semestre 2-2020/DSD/Ejercicios/Reloj Divisor/clk_div.vhd}
# File: D:\Semestre 2-2020\DSD\Ejercicios\Reloj Divisor\clk_div.vhd
# Compile Entity "clk_div"
# Compile Architecture "divisor" of Entity "clk_div"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
entity clk_div
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
vsim +access +r clk_div -PL pmi_work -L ovi_machxo2
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6173 kB (elbread=1280 elab2=4754 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location D:\Semestre 2-2020\DSD\Ejercicios\Reloj Divisor\clk_div\src\wave.asdb
#  16:57, miércoles, 7 de octubre de 2020
#  Simulation has been initialized
add wave *
# 4 signal(s) traced.
run 1000ns
# Waveform file 'untitled.awc' connected to 'D:/Semestre 2-2020/DSD/Ejercicios/Reloj Divisor/clk_div/src/wave.asdb'.
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
