<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Cdiff src/hotspot/share/opto/matcher.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="macroArrayCopy.cpp.cdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="matcher.hpp.cdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/share/opto/matcher.cpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<hr />
<pre>
<span class="line-old-header">*** 1357,11 ***</span>
    State *s = new (&amp;_states_arena) State;
    s-&gt;_kids[0] = NULL;
    s-&gt;_kids[1] = NULL;
    s-&gt;_leaf = (Node*)n;
    // Label the input tree, allocating labels from top-level arena
<span class="line-modified">!   Label_Root( n, s, n-&gt;in(0), mem );</span>
    if (C-&gt;failing())  return NULL;
  
    // The minimum cost match for the whole tree is found at the root State
    uint mincost = max_juint;
    uint cost = max_juint;
<span class="line-new-header">--- 1357,12 ---</span>
    State *s = new (&amp;_states_arena) State;
    s-&gt;_kids[0] = NULL;
    s-&gt;_kids[1] = NULL;
    s-&gt;_leaf = (Node*)n;
    // Label the input tree, allocating labels from top-level arena
<span class="line-modified">!   Node* root_mem = mem;</span>
<span class="line-added">+   Label_Root(n, s, n-&gt;in(0), root_mem);</span>
    if (C-&gt;failing())  return NULL;
  
    // The minimum cost match for the whole tree is found at the root State
    uint mincost = max_juint;
    uint cost = max_juint;
</pre>
<hr />
<pre>
<span class="line-old-header">*** 1471,12 ***</span>
  
  // The Matcher works on Trees, but an Intel add-to-memory requires a DAG: the
  // Store and the Load must have identical Memories (as well as identical
  // pointers).  Since the Matcher does not have anything for Memory (and
  // does not handle DAGs), I have to match the Memory input myself.  If the
<span class="line-modified">! // Tree root is a Store, I require all Loads to have the identical memory.</span>
<span class="line-modified">! Node *Matcher::Label_Root( const Node *n, State *svec, Node *control, const Node *mem){</span>
    // Since Label_Root is a recursive function, its possible that we might run
    // out of stack space.  See bugs 6272980 &amp; 6227033 for more info.
    LabelRootDepth++;
    if (LabelRootDepth &gt; MaxLabelRootDepth) {
      C-&gt;record_method_not_compilable(&quot;Out of stack space, increase MaxLabelRootDepth&quot;);
<span class="line-new-header">--- 1472,13 ---</span>
  
  // The Matcher works on Trees, but an Intel add-to-memory requires a DAG: the
  // Store and the Load must have identical Memories (as well as identical
  // pointers).  Since the Matcher does not have anything for Memory (and
  // does not handle DAGs), I have to match the Memory input myself.  If the
<span class="line-modified">! // Tree root is a Store or if there are multiple Loads in the tree, I require</span>
<span class="line-modified">! // all Loads to have the identical memory.</span>
<span class="line-added">+ Node* Matcher::Label_Root(const Node* n, State* svec, Node* control, Node*&amp; mem) {</span>
    // Since Label_Root is a recursive function, its possible that we might run
    // out of stack space.  See bugs 6272980 &amp; 6227033 for more info.
    LabelRootDepth++;
    if (LabelRootDepth &gt; MaxLabelRootDepth) {
      C-&gt;record_method_not_compilable(&quot;Out of stack space, increase MaxLabelRootDepth&quot;);
</pre>
<hr />
<pre>
<span class="line-old-header">*** 1496,10 ***</span>
<span class="line-new-header">--- 1498,15 ---</span>
      Node *m = n-&gt;in(i);         // Get ith input
      assert( m, &quot;expect non-null children&quot; );
      if( m-&gt;is_Load() ) {
        if( input_mem == NULL ) {
          input_mem = m-&gt;in(MemNode::Memory);
<span class="line-added">+         if (mem == (Node*)1) {</span>
<span class="line-added">+           // Save this memory to bail out if there&#39;s another memory access</span>
<span class="line-added">+           // to a different memory location in the same tree.</span>
<span class="line-added">+           mem = input_mem;</span>
<span class="line-added">+         }</span>
        } else if( input_mem != m-&gt;in(MemNode::Memory) ) {
          input_mem = NodeSentinel;
        }
      }
    }
</pre>
<hr />
<pre>
<span class="line-old-header">*** 1519,20 ***</span>
  
      // Check for leaves of the State Tree; things that cannot be a part of
      // the current tree.  If it finds any, that value is matched as a
      // register operand.  If not, then the normal matching is used.
      if( match_into_reg(n, m, control, i, is_shared(m)) ||
<span class="line-modified">!         //</span>
<span class="line-modified">!         // Stop recursion if this is LoadNode and the root of this tree is a</span>
<span class="line-modified">!         // StoreNode and the load &amp; store have different memories.</span>
          ((mem!=(Node*)1) &amp;&amp; m-&gt;is_Load() &amp;&amp; m-&gt;in(MemNode::Memory) != mem) ||
          // Can NOT include the match of a subtree when its memory state
          // is used by any of the other subtrees
          (input_mem == NodeSentinel) ) {
        // Print when we exclude matching due to different memory states at input-loads
        if (PrintOpto &amp;&amp; (Verbose &amp;&amp; WizardMode) &amp;&amp; (input_mem == NodeSentinel)
<span class="line-modified">!         &amp;&amp; !((mem!=(Node*)1) &amp;&amp; m-&gt;is_Load() &amp;&amp; m-&gt;in(MemNode::Memory) != mem)) {</span>
          tty-&gt;print_cr(&quot;invalid input_mem&quot;);
        }
        // Switch to a register-only opcode; this value must be in a register
        // and cannot be subsumed as part of a larger instruction.
        s-&gt;DFA( m-&gt;ideal_reg(), m );
<span class="line-new-header">--- 1526,20 ---</span>
  
      // Check for leaves of the State Tree; things that cannot be a part of
      // the current tree.  If it finds any, that value is matched as a
      // register operand.  If not, then the normal matching is used.
      if( match_into_reg(n, m, control, i, is_shared(m)) ||
<span class="line-modified">!         // Stop recursion if this is a LoadNode and there is another memory access</span>
<span class="line-modified">!         // to a different memory location in the same tree (for example, a StoreNode</span>
<span class="line-modified">!         // at the root of this tree or another LoadNode in one of the children).</span>
          ((mem!=(Node*)1) &amp;&amp; m-&gt;is_Load() &amp;&amp; m-&gt;in(MemNode::Memory) != mem) ||
          // Can NOT include the match of a subtree when its memory state
          // is used by any of the other subtrees
          (input_mem == NodeSentinel) ) {
        // Print when we exclude matching due to different memory states at input-loads
        if (PrintOpto &amp;&amp; (Verbose &amp;&amp; WizardMode) &amp;&amp; (input_mem == NodeSentinel)
<span class="line-modified">!           &amp;&amp; !((mem!=(Node*)1) &amp;&amp; m-&gt;is_Load() &amp;&amp; m-&gt;in(MemNode::Memory) != mem)) {</span>
          tty-&gt;print_cr(&quot;invalid input_mem&quot;);
        }
        // Switch to a register-only opcode; this value must be in a register
        // and cannot be subsumed as part of a larger instruction.
        s-&gt;DFA( m-&gt;ideal_reg(), m );
</pre>
<hr />
<pre>
<span class="line-old-header">*** 1540,11 ***</span>
      } else {
        // If match tree has no control and we do, adopt it for entire tree
        if( control == NULL &amp;&amp; m-&gt;in(0) != NULL &amp;&amp; m-&gt;req() &gt; 1 )
          control = m-&gt;in(0);         // Pick up control
        // Else match as a normal part of the match tree.
<span class="line-modified">!       control = Label_Root(m,s,control,mem);</span>
        if (C-&gt;failing()) return NULL;
      }
    }
  
  
<span class="line-new-header">--- 1547,11 ---</span>
      } else {
        // If match tree has no control and we do, adopt it for entire tree
        if( control == NULL &amp;&amp; m-&gt;in(0) != NULL &amp;&amp; m-&gt;req() &gt; 1 )
          control = m-&gt;in(0);         // Pick up control
        // Else match as a normal part of the match tree.
<span class="line-modified">!       control = Label_Root(m, s, control, mem);</span>
        if (C-&gt;failing()) return NULL;
      }
    }
  
  
</pre>
<hr />
<pre>
<span class="line-old-header">*** 1909,118 ***</span>
    // Return argument 0 register.  In the LP64 build pointers
    // take 2 registers, but the VM wants only the &#39;main&#39; name.
    return OptoReg::as_OptoReg(regs.first());
  }
  
<span class="line-removed">- // This function identifies sub-graphs in which a &#39;load&#39; node is</span>
<span class="line-removed">- // input to two different nodes, and such that it can be matched</span>
<span class="line-removed">- // with BMI instructions like blsi, blsr, etc.</span>
<span class="line-removed">- // Example : for b = -a[i] &amp; a[i] can be matched to blsi r32, m32.</span>
<span class="line-removed">- // The graph is (AndL (SubL Con0 LoadL*) LoadL*), where LoadL*</span>
<span class="line-removed">- // refers to the same node.</span>
<span class="line-removed">- #ifdef X86</span>
<span class="line-removed">- // Match the generic fused operations pattern (op1 (op2 Con{ConType} mop) mop)</span>
<span class="line-removed">- // This is a temporary solution until we make DAGs expressible in ADL.</span>
<span class="line-removed">- template&lt;typename ConType&gt;</span>
<span class="line-removed">- class FusedPatternMatcher {</span>
<span class="line-removed">-   Node* _op1_node;</span>
<span class="line-removed">-   Node* _mop_node;</span>
<span class="line-removed">-   int _con_op;</span>
<span class="line-removed">- </span>
<span class="line-removed">-   static int match_next(Node* n, int next_op, int next_op_idx) {</span>
<span class="line-removed">-     if (n-&gt;in(1) == NULL || n-&gt;in(2) == NULL) {</span>
<span class="line-removed">-       return -1;</span>
<span class="line-removed">-     }</span>
<span class="line-removed">- </span>
<span class="line-removed">-     if (next_op_idx == -1) { // n is commutative, try rotations</span>
<span class="line-removed">-       if (n-&gt;in(1)-&gt;Opcode() == next_op) {</span>
<span class="line-removed">-         return 1;</span>
<span class="line-removed">-       } else if (n-&gt;in(2)-&gt;Opcode() == next_op) {</span>
<span class="line-removed">-         return 2;</span>
<span class="line-removed">-       }</span>
<span class="line-removed">-     } else {</span>
<span class="line-removed">-       assert(next_op_idx &gt; 0 &amp;&amp; next_op_idx &lt;= 2, &quot;Bad argument index&quot;);</span>
<span class="line-removed">-       if (n-&gt;in(next_op_idx)-&gt;Opcode() == next_op) {</span>
<span class="line-removed">-         return next_op_idx;</span>
<span class="line-removed">-       }</span>
<span class="line-removed">-     }</span>
<span class="line-removed">-     return -1;</span>
<span class="line-removed">-   }</span>
<span class="line-removed">- public:</span>
<span class="line-removed">-   FusedPatternMatcher(Node* op1_node, Node *mop_node, int con_op) :</span>
<span class="line-removed">-     _op1_node(op1_node), _mop_node(mop_node), _con_op(con_op) { }</span>
<span class="line-removed">- </span>
<span class="line-removed">-   bool match(int op1, int op1_op2_idx,  // op1 and the index of the op1-&gt;op2 edge, -1 if op1 is commutative</span>
<span class="line-removed">-              int op2, int op2_con_idx,  // op2 and the index of the op2-&gt;con edge, -1 if op2 is commutative</span>
<span class="line-removed">-              typename ConType::NativeType con_value) {</span>
<span class="line-removed">-     if (_op1_node-&gt;Opcode() != op1) {</span>
<span class="line-removed">-       return false;</span>
<span class="line-removed">-     }</span>
<span class="line-removed">-     if (_mop_node-&gt;outcnt() &gt; 2) {</span>
<span class="line-removed">-       return false;</span>
<span class="line-removed">-     }</span>
<span class="line-removed">-     op1_op2_idx = match_next(_op1_node, op2, op1_op2_idx);</span>
<span class="line-removed">-     if (op1_op2_idx == -1) {</span>
<span class="line-removed">-       return false;</span>
<span class="line-removed">-     }</span>
<span class="line-removed">-     // Memory operation must be the other edge</span>
<span class="line-removed">-     int op1_mop_idx = (op1_op2_idx &amp; 1) + 1;</span>
<span class="line-removed">- </span>
<span class="line-removed">-     // Check that the mop node is really what we want</span>
<span class="line-removed">-     if (_op1_node-&gt;in(op1_mop_idx) == _mop_node) {</span>
<span class="line-removed">-       Node *op2_node = _op1_node-&gt;in(op1_op2_idx);</span>
<span class="line-removed">-       if (op2_node-&gt;outcnt() &gt; 1) {</span>
<span class="line-removed">-         return false;</span>
<span class="line-removed">-       }</span>
<span class="line-removed">-       assert(op2_node-&gt;Opcode() == op2, &quot;Should be&quot;);</span>
<span class="line-removed">-       op2_con_idx = match_next(op2_node, _con_op, op2_con_idx);</span>
<span class="line-removed">-       if (op2_con_idx == -1) {</span>
<span class="line-removed">-         return false;</span>
<span class="line-removed">-       }</span>
<span class="line-removed">-       // Memory operation must be the other edge</span>
<span class="line-removed">-       int op2_mop_idx = (op2_con_idx &amp; 1) + 1;</span>
<span class="line-removed">-       // Check that the memory operation is the same node</span>
<span class="line-removed">-       if (op2_node-&gt;in(op2_mop_idx) == _mop_node) {</span>
<span class="line-removed">-         // Now check the constant</span>
<span class="line-removed">-         const Type* con_type = op2_node-&gt;in(op2_con_idx)-&gt;bottom_type();</span>
<span class="line-removed">-         if (con_type != Type::TOP &amp;&amp; ConType::as_self(con_type)-&gt;get_con() == con_value) {</span>
<span class="line-removed">-           return true;</span>
<span class="line-removed">-         }</span>
<span class="line-removed">-       }</span>
<span class="line-removed">-     }</span>
<span class="line-removed">-     return false;</span>
<span class="line-removed">-   }</span>
<span class="line-removed">- };</span>
<span class="line-removed">- </span>
<span class="line-removed">- </span>
<span class="line-removed">- bool Matcher::is_bmi_pattern(Node *n, Node *m) {</span>
<span class="line-removed">-   if (n != NULL &amp;&amp; m != NULL) {</span>
<span class="line-removed">-     if (m-&gt;Opcode() == Op_LoadI) {</span>
<span class="line-removed">-       FusedPatternMatcher&lt;TypeInt&gt; bmii(n, m, Op_ConI);</span>
<span class="line-removed">-       return bmii.match(Op_AndI, -1, Op_SubI,  1,  0)  ||</span>
<span class="line-removed">-              bmii.match(Op_AndI, -1, Op_AddI, -1, -1)  ||</span>
<span class="line-removed">-              bmii.match(Op_XorI, -1, Op_AddI, -1, -1);</span>
<span class="line-removed">-     } else if (m-&gt;Opcode() == Op_LoadL) {</span>
<span class="line-removed">-       FusedPatternMatcher&lt;TypeLong&gt; bmil(n, m, Op_ConL);</span>
<span class="line-removed">-       return bmil.match(Op_AndL, -1, Op_SubL,  1,  0) ||</span>
<span class="line-removed">-              bmil.match(Op_AndL, -1, Op_AddL, -1, -1) ||</span>
<span class="line-removed">-              bmil.match(Op_XorL, -1, Op_AddL, -1, -1);</span>
<span class="line-removed">-     }</span>
<span class="line-removed">-   }</span>
<span class="line-removed">-   return false;</span>
<span class="line-removed">- }</span>
<span class="line-removed">- #endif // X86</span>
<span class="line-removed">- </span>
  bool Matcher::is_vshift_con_pattern(Node *n, Node *m) {
    if (n != NULL &amp;&amp; m != NULL) {
      return VectorNode::is_vector_shift(n) &amp;&amp;
             VectorNode::is_vector_shift_count(m) &amp;&amp; m-&gt;in(1)-&gt;is_Con();
    }
    return false;
  }
  
  
  bool Matcher::clone_base_plus_offset_address(AddPNode* m, Matcher::MStack&amp; mstack, VectorSet&amp; address_visited) {
    Node *off = m-&gt;in(AddPNode::Offset);
    if (off-&gt;is_Con()) {
      address_visited.test_set(m-&gt;_idx); // Flag as address_visited
      mstack.push(m-&gt;in(AddPNode::Address), Pre_Visit);
<span class="line-new-header">--- 1916,33 ---</span>
    // Return argument 0 register.  In the LP64 build pointers
    // take 2 registers, but the VM wants only the &#39;main&#39; name.
    return OptoReg::as_OptoReg(regs.first());
  }
  
  bool Matcher::is_vshift_con_pattern(Node *n, Node *m) {
    if (n != NULL &amp;&amp; m != NULL) {
      return VectorNode::is_vector_shift(n) &amp;&amp;
             VectorNode::is_vector_shift_count(m) &amp;&amp; m-&gt;in(1)-&gt;is_Con();
    }
    return false;
  }
  
  
<span class="line-added">+ bool Matcher::clone_node(Node* n, Node* m, Matcher::MStack&amp; mstack) {</span>
<span class="line-added">+   // Must clone all producers of flags, or we will not match correctly.</span>
<span class="line-added">+   // Suppose a compare setting int-flags is shared (e.g., a switch-tree)</span>
<span class="line-added">+   // then it will match into an ideal Op_RegFlags.  Alas, the fp-flags</span>
<span class="line-added">+   // are also there, so we may match a float-branch to int-flags and</span>
<span class="line-added">+   // expect the allocator to haul the flags from the int-side to the</span>
<span class="line-added">+   // fp-side.  No can do.</span>
<span class="line-added">+   if (_must_clone[m-&gt;Opcode()]) {</span>
<span class="line-added">+     mstack.push(m, Visit);</span>
<span class="line-added">+     return true;</span>
<span class="line-added">+   }</span>
<span class="line-added">+   return pd_clone_node(n, m, mstack);</span>
<span class="line-added">+ }</span>
<span class="line-added">+ </span>
  bool Matcher::clone_base_plus_offset_address(AddPNode* m, Matcher::MStack&amp; mstack, VectorSet&amp; address_visited) {
    Node *off = m-&gt;in(AddPNode::Offset);
    if (off-&gt;is_Con()) {
      address_visited.test_set(m-&gt;_idx); // Flag as address_visited
      mstack.push(m-&gt;in(AddPNode::Address), Pre_Visit);
</pre>
<hr />
<pre>
<span class="line-old-header">*** 2036,11 ***</span>
  // and then expanded into the inline_cache_reg and a method_oop register
  //   defined in ad_&lt;arch&gt;.cpp
  
  //------------------------------find_shared------------------------------------
  // Set bits if Node is shared or otherwise a root
<span class="line-modified">! void Matcher::find_shared( Node *n ) {</span>
    // Allocate stack of size C-&gt;live_nodes() * 2 to avoid frequent realloc
    MStack mstack(C-&gt;live_nodes() * 2);
    // Mark nodes as address_visited if they are inputs to an address expression
    VectorSet address_visited(Thread::current()-&gt;resource_area());
    mstack.push(n, Visit);     // Don&#39;t need to pre-visit root node
<span class="line-new-header">--- 1958,11 ---</span>
  // and then expanded into the inline_cache_reg and a method_oop register
  //   defined in ad_&lt;arch&gt;.cpp
  
  //------------------------------find_shared------------------------------------
  // Set bits if Node is shared or otherwise a root
<span class="line-modified">! void Matcher::find_shared(Node* n) {</span>
    // Allocate stack of size C-&gt;live_nodes() * 2 to avoid frequent realloc
    MStack mstack(C-&gt;live_nodes() * 2);
    // Mark nodes as address_visited if they are inputs to an address expression
    VectorSet address_visited(Thread::current()-&gt;resource_area());
    mstack.push(n, Visit);     // Don&#39;t need to pre-visit root node
</pre>
<hr />
<pre>
<span class="line-old-header">*** 2074,50 ***</span>
        bool mem_op = false;
        int mem_addr_idx = MemNode::Address;
        if (find_shared_visit(mstack, n, nop, mem_op, mem_addr_idx)) {
          continue;
        }
<span class="line-modified">!       for(int i = n-&gt;req() - 1; i &gt;= 0; --i) { // For my children</span>
<span class="line-modified">!         Node *m = n-&gt;in(i); // Get ith input</span>
<span class="line-modified">!         if (m == NULL) continue;  // Ignore NULLs</span>
<span class="line-modified">!         uint mop = m-&gt;Opcode();</span>
<span class="line-removed">- </span>
<span class="line-removed">-         // Must clone all producers of flags, or we will not match correctly.</span>
<span class="line-removed">-         // Suppose a compare setting int-flags is shared (e.g., a switch-tree)</span>
<span class="line-removed">-         // then it will match into an ideal Op_RegFlags.  Alas, the fp-flags</span>
<span class="line-removed">-         // are also there, so we may match a float-branch to int-flags and</span>
<span class="line-removed">-         // expect the allocator to haul the flags from the int-side to the</span>
<span class="line-removed">-         // fp-side.  No can do.</span>
<span class="line-removed">-         if( _must_clone[mop] ) {</span>
<span class="line-removed">-           mstack.push(m, Visit);</span>
<span class="line-removed">-           continue; // for(int i = ...)</span>
          }
<span class="line-modified">! </span>
<span class="line-removed">-         // if &#39;n&#39; and &#39;m&#39; are part of a graph for BMI instruction, clone this node.</span>
<span class="line-removed">- #ifdef X86</span>
<span class="line-removed">-         if (UseBMI1Instructions &amp;&amp; is_bmi_pattern(n, m)) {</span>
<span class="line-removed">-           mstack.push(m, Visit);</span>
<span class="line-removed">-           continue;</span>
<span class="line-removed">-         }</span>
<span class="line-removed">- #endif</span>
<span class="line-removed">-         if (is_vshift_con_pattern(n, m)) {</span>
<span class="line-removed">-           mstack.push(m, Visit);</span>
            continue;
          }
  
          // Clone addressing expressions as they are &quot;free&quot; in memory access instructions
<span class="line-modified">!         if (mem_op &amp;&amp; i == mem_addr_idx &amp;&amp; mop == Op_AddP &amp;&amp;</span>
              // When there are other uses besides address expressions
              // put it on stack and mark as shared.
              !is_visited(m)) {
            // Some inputs for address expression are not put on stack
            // to avoid marking them as shared and forcing them into register
            // if they are used only in address expressions.
            // But they should be marked as shared if there are other uses
            // besides address expressions.
  
<span class="line-modified">!           if (clone_address_expressions(m-&gt;as_AddP(), mstack, address_visited)) {</span>
              continue;
            }
          }   // if( mem_op &amp;&amp;
          mstack.push(m, Pre_Visit);
        }     // for(int i = ...)
<span class="line-new-header">--- 1996,31 ---</span>
        bool mem_op = false;
        int mem_addr_idx = MemNode::Address;
        if (find_shared_visit(mstack, n, nop, mem_op, mem_addr_idx)) {
          continue;
        }
<span class="line-modified">!       for (int i = n-&gt;req() - 1; i &gt;= 0; --i) { // For my children</span>
<span class="line-modified">!         Node* m = n-&gt;in(i); // Get ith input</span>
<span class="line-modified">!         if (m == NULL) {</span>
<span class="line-modified">!           continue;  // Ignore NULLs</span>
          }
<span class="line-modified">!         if (clone_node(n, m, mstack)) {</span>
            continue;
          }
  
          // Clone addressing expressions as they are &quot;free&quot; in memory access instructions
<span class="line-modified">!         if (mem_op &amp;&amp; i == mem_addr_idx &amp;&amp; m-&gt;is_AddP() &amp;&amp;</span>
              // When there are other uses besides address expressions
              // put it on stack and mark as shared.
              !is_visited(m)) {
            // Some inputs for address expression are not put on stack
            // to avoid marking them as shared and forcing them into register
            // if they are used only in address expressions.
            // But they should be marked as shared if there are other uses
            // besides address expressions.
  
<span class="line-modified">!           if (pd_clone_address_expressions(m-&gt;as_AddP(), mstack, address_visited)) {</span>
              continue;
            }
          }   // if( mem_op &amp;&amp;
          mstack.push(m, Pre_Visit);
        }     // for(int i = ...)
</pre>
<hr />
<pre>
<span class="line-old-header">*** 2211,10 ***</span>
<span class="line-new-header">--- 2114,11 ---</span>
      case Op_EncodeISOArray:
      case Op_FmaD:
      case Op_FmaF:
      case Op_FmaVD:
      case Op_FmaVF:
<span class="line-added">+     case Op_MacroLogicV:</span>
        set_shared(n); // Force result into register (it will be anyways)
        break;
      case Op_ConP: {  // Convert pointers above the centerline to NUL
        TypeNode *tn = n-&gt;as_Type(); // Constants derive from type nodes
        const TypePtr* tp = tn-&gt;type()-&gt;is_ptr();
</pre>
<hr />
<pre>
<span class="line-old-header">*** 2304,10 ***</span>
<span class="line-new-header">--- 2208,19 ---</span>
        Node* pair2 = new BinaryNode(n-&gt;in(2), n-&gt;in(3));
        n-&gt;set_req(2, pair2);
        n-&gt;del_req(3);
        break;
      }
<span class="line-added">+     case Op_MacroLogicV: {</span>
<span class="line-added">+       Node* pair1 = new BinaryNode(n-&gt;in(1), n-&gt;in(2));</span>
<span class="line-added">+       Node* pair2 = new BinaryNode(n-&gt;in(3), n-&gt;in(4));</span>
<span class="line-added">+       n-&gt;set_req(1, pair1);</span>
<span class="line-added">+       n-&gt;set_req(2, pair2);</span>
<span class="line-added">+       n-&gt;del_req(4);</span>
<span class="line-added">+       n-&gt;del_req(3);</span>
<span class="line-added">+       break;</span>
<span class="line-added">+     }</span>
      case Op_LoopLimit: {
        Node* pair1 = new BinaryNode(n-&gt;in(1), n-&gt;in(2));
        n-&gt;set_req(1, pair1);
        n-&gt;set_req(2, n-&gt;in(3));
        n-&gt;del_req(3);
</pre>
<center><a href="macroArrayCopy.cpp.cdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="matcher.hpp.cdiff.html" target="_top">next &gt;</a></center>  </body>
</html>