// Seed: 843768035
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  always_latch
    if (-1'h0) return 1'h0;
    else id_1 = -1;
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    input uwire id_2,
    input supply1 id_3,
    input logic id_4,
    input tri1 id_5
);
  always begin : LABEL_0
    id_1 <= -1;
  end
  assign id_1 = {id_4};
  wire id_7, id_8;
  module_0 modCall_1 (
      id_8,
      id_7
  );
  id_9(
      1
  );
endmodule
