#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Nov 15 11:22:51 2022
# Process ID: 15640
# Current directory: C:/Git/ECE_exp2/project_3/project_6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10836 C:\Git\ECE_exp2\project_3\project_6\project_6.xpr
# Log file: C:/Git/ECE_exp2/project_3/project_6/vivado.log
# Journal file: C:/Git/ECE_exp2/project_3/project_6\vivado.jou
# Running On: LAPTOP-A6BJSN7U, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 12, Host memory: 14888 MB
#-----------------------------------------------------------
start_gui
open_project C:/Git/ECE_exp2/project_3/project_6/project_6.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Git/ECE_exp2/project_3/project_6/project_6.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 1649.488 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7s75fgga484-1
Top: DAC
INFO: [Device 21-403] Loading part xc7s75fgga484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1822.477 ; gain = 172.988
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DAC' [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/DAC.v:1]
INFO: [Synth 8-6157] synthesizing module 'oneshot_universal' [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/oneshot_universal.v:1]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'oneshot_universal' (0#1) [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/oneshot_universal.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/DAC.v:28]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/DAC.v:43]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/DAC.v:62]
INFO: [Synth 8-6155] done synthesizing module 'DAC' (0#1) [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/DAC.v:1]
WARNING: [Synth 8-6014] Unused sequential element dac_ldacn_reg was removed.  [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/DAC.v:91]
WARNING: [Synth 8-7137] Register dac_d_reg in module DAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/DAC.v:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1912.156 ; gain = 262.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1912.156 ; gain = 262.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1912.156 ; gain = 262.668
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1912.156 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/constrs_1/new/DAC1.xdc]
Finished Parsing XDC File [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/constrs_1/new/DAC1.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1988.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2041.660 ; gain = 392.172
10 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2041.660 ; gain = 392.172
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/constrs_1/new/DAC1.xdc]
Finished Parsing XDC File [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/constrs_1/new/DAC1.xdc]
Completed Processing XDC Constraints

close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7s75fgga484-1
Top: DAC
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2085.492 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DAC' [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/DAC.v:1]
INFO: [Synth 8-6157] synthesizing module 'oneshot_universal' [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/oneshot_universal.v:1]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'oneshot_universal' (0#1) [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/oneshot_universal.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/DAC.v:28]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/DAC.v:43]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/DAC.v:62]
INFO: [Synth 8-6155] done synthesizing module 'DAC' (0#1) [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/DAC.v:1]
WARNING: [Synth 8-6014] Unused sequential element dac_ldacn_reg was removed.  [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/DAC.v:91]
WARNING: [Synth 8-7137] Register dac_d_reg in module DAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/DAC.v:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2085.492 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2085.492 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2085.492 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2085.492 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/constrs_1/new/DAC1.xdc]
Finished Parsing XDC File [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/constrs_1/new/DAC1.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2101.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2108.148 ; gain = 22.656
9 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2108.148 ; gain = 22.656
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/utils_1/imports/synth_1/DAC.dcp with file C:/Git/ECE_exp2/project_3/project_6/project_6.runs/synth_1/DAC.dcp
launch_runs synth_1 -jobs 6
[Tue Nov 15 11:33:13 2022] Launched synth_1...
Run output will be captured here: C:/Git/ECE_exp2/project_3/project_6/project_6.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Nov 15 11:34:39 2022] Launched impl_1...
Run output will be captured here: C:/Git/ECE_exp2/project_3/project_6/project_6.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 13 2022-04:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2150.031 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/2224e5007eca81
open_hw_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 4193.809 ; gain = 2043.777
current_hw_device [get_hw_devices xc7s75_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s75_0] 0]
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Nov 15 11:36:41 2022] Launched impl_1...
Run output will be captured here: C:/Git/ECE_exp2/project_3/project_6/project_6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {C:/Git/ECE_exp2/project_3/project_6/project_6.runs/impl_1/DAC.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 4251.344 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close [ open C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/7_segment.v w ]
add_files C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/7_segment.v
update_compile_order -fileset sources_1
close_design
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/utils_1/imports/synth_1/DAC.dcp with file C:/Git/ECE_exp2/project_3/project_6/project_6.runs/synth_1/DAC.dcp
launch_runs synth_1 -jobs 6
[Tue Nov 15 12:17:22 2022] Launched synth_1...
Run output will be captured here: C:/Git/ECE_exp2/project_3/project_6/project_6.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Nov 15 12:19:34 2022] Launched synth_1...
Run output will be captured here: C:/Git/ECE_exp2/project_3/project_6/project_6.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Nov 15 12:20:40 2022] Launched synth_1...
Run output will be captured here: C:/Git/ECE_exp2/project_3/project_6/project_6.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Nov 15 12:22:37 2022] Launched synth_1...
Run output will be captured here: C:/Git/ECE_exp2/project_3/project_6/project_6.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Nov 15 12:23:33 2022] Launched synth_1...
Run output will be captured here: C:/Git/ECE_exp2/project_3/project_6/project_6.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Nov 15 12:24:59 2022] Launched synth_1...
Run output will be captured here: C:/Git/ECE_exp2/project_3/project_6/project_6.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Nov 15 12:29:41 2022] Launched synth_1...
Run output will be captured here: C:/Git/ECE_exp2/project_3/project_6/project_6.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Nov 15 12:34:22 2022] Launched impl_1...
Run output will be captured here: C:/Git/ECE_exp2/project_3/project_6/project_6.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Nov 15 12:37:13 2022] Launched impl_1...
Run output will be captured here: C:/Git/ECE_exp2/project_3/project_6/project_6.runs/impl_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7s75fgga484-1
Top: DAC
CRITICAL WARNING: [Synth 8-9339] data object 'seg' is already declared [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/DAC.v:10]
INFO: [Synth 8-6826] previous declaration of 'seg' is from here [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/DAC.v:9]
CRITICAL WARNING: [Synth 8-10006] second declaration of 'seg' ignored [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/DAC.v:10]
WARNING: [Synth 8-8983] 'seg' was previously declared with a range [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/DAC.v:10]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4254.184 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DAC' [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/DAC.v:1]
INFO: [Synth 8-6157] synthesizing module 'seg7' [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/7_segment.v:1]
INFO: [Synth 8-6157] synthesizing module 'oneshot_universal' [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/oneshot_universal.v:1]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'oneshot_universal' (0#1) [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/oneshot_universal.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/7_segment.v:34]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (0#1) [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/7_segment.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/DAC.v:32]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/DAC.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/DAC.v:66]
INFO: [Synth 8-6155] done synthesizing module 'DAC' (0#1) [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/DAC.v:1]
WARNING: [Synth 8-6014] Unused sequential element dac_ldacn_reg was removed.  [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/DAC.v:95]
WARNING: [Synth 8-7137] Register dac_d_reg in module DAC has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/sources_1/new/DAC.v:72]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4254.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4254.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4254.184 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4254.184 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/constrs_1/new/DAC1.xdc]
Finished Parsing XDC File [C:/Git/ECE_exp2/project_3/project_6/project_6.srcs/constrs_1/new/DAC1.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4358.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 4366.129 ; gain = 111.945
13 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 4366.129 ; gain = 111.945
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 15 12:41:29 2022...
