// Seed: 3390552241
module module_0 (
    input wire id_0,
    input wand id_1,
    output supply1 id_2,
    input wand id_3,
    input tri id_4
);
  wire id_6;
endmodule
module module_0 (
    input uwire id_0,
    output wor id_1,
    input wor id_2,
    output uwire id_3,
    input uwire id_4,
    output uwire id_5,
    output uwire id_6,
    input supply0 id_7
);
  tri  id_9 = id_7;
  wire id_10;
  id_11 :
  assert property (@(posedge id_9) module_1++ !=? id_4)
  else $display((id_7), 1);
  tri id_12;
  assign id_5 = 1;
  wire id_13;
  module_0 modCall_1 (
      id_11,
      id_4,
      id_1,
      id_4,
      id_11
  );
  assign modCall_1.id_1 = 0;
  id_14(
      .id_0(id_2), .id_1(1)
  );
  assign id_12 = 1 & id_0;
  wire id_15, id_16;
endmodule
