# FPGA Utilization Report

## Device: LFE5U-25F

## Utilization

| Resource | Used | Available | Percentage |
|----------|------|-----------|------------|
| ALU54B | 0 | 14 | 0.0% |
| CLKDIVF | 0 | 4 | 0.0% |
| DCCA | 1 | 56 | 1.8% |
| DCSC | 0 | 2 | 0.0% |
| DCUA | 0 | 1 | 0.0% |
| DDRDLL | 0 | 4 | 0.0% |
| DLLDELD | 0 | 8 | 0.0% |
| DP16KD | 0 | 56 | 0.0% |
| DQSBUFM | 0 | 8 | 0.0% |
| DTR | 0 | 1 | 0.0% |
| ECLKBRIDGECS | 0 | 2 | 0.0% |
| ECLKSYNCB | 0 | 10 | 0.0% |
| EHXPLLL | 0 | 2 | 0.0% |
| EXTREFB | 0 | 1 | 0.0% |
| GSR | 0 | 1 | 0.0% |
| IOLOGIC | 0 | 128 | 0.0% |
| JTAGG | 0 | 1 | 0.0% |
| MULT18X18D | 0 | 28 | 0.0% |
| OSCG | 0 | 1 | 0.0% |
| PCSCLKDIV | 0 | 2 | 0.0% |
| SEDGA | 0 | 1 | 0.0% |
| SIOLOGIC | 0 | 69 | 0.0% |
| TRELLIS_COMB | 936 | 24288 | 3.9% |
| TRELLIS_ECLKBUF | 0 | 8 | 0.0% |
| TRELLIS_FF | 349 | 24288 | 1.4% |
| TRELLIS_IO | 28 | 197 | 14.2% |
| TRELLIS_RAMW | 0 | 3036 | 0.0% |
| USRMCLK | 0 | 1 | 0.0% |

## Timing

- $glbnet$io_dram_clkP$TRELLIS_IO_OUT: 155.13 MHz (constraint: 100 MHz)

## Notes
- Synthesis completed successfully
- Bitstream generated: RpcDramController.bit
