#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Apr 30 16:57:15 2017
# Process ID: 10932
# Current directory: D:/ECE-C302/prelab5/adder_fpga/adder_fpga.runs/synth_1
# Command line: vivado.exe -log test_adder.vds -mode batch -messageDb vivado.pb -notrace -source test_adder.tcl
# Log file: D:/ECE-C302/prelab5/adder_fpga/adder_fpga.runs/synth_1/test_adder.vds
# Journal file: D:/ECE-C302/prelab5/adder_fpga/adder_fpga.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source test_adder.tcl -notrace
Command: synth_design -top test_adder -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3640 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 309.328 ; gain = 99.883
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_adder' [D:/ECE-C302/prelab5/adder_fpga/adder_fpga.srcs/sources_1/new/test_adder.vhd:32]
	Parameter k bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'D:/ECE-C302/prelab5/adder_fpga/adder_fpga.srcs/sources_1/new/adder.vhd:3' bound to instance 'u2' of component 'adder' [D:/ECE-C302/prelab5/adder_fpga/adder_fpga.srcs/sources_1/new/test_adder.vhd:42]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/ECE-C302/prelab5/adder_fpga/adder_fpga.srcs/sources_1/new/adder.vhd:11]
	Parameter k bound to: 4 - type: integer 
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'serial_adder' declared at 'D:/ECE-C302/prelab5/adder_fpga/adder_fpga.srcs/sources_1/new/serial_adder.vhd:4' bound to instance 's_sadder' of component 'serial_adder' [D:/ECE-C302/prelab5/adder_fpga/adder_fpga.srcs/sources_1/new/adder.vhd:37]
INFO: [Synth 8-638] synthesizing module 'serial_adder' [D:/ECE-C302/prelab5/adder_fpga/adder_fpga.srcs/sources_1/new/serial_adder.vhd:11]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'add3bits' declared at 'D:/ECE-C302/prelab5/adder_fpga/adder_fpga.srcs/sources_1/new/add3bits.vhd:4' bound to instance 'ADD3b' of component 'add3bits' [D:/ECE-C302/prelab5/adder_fpga/adder_fpga.srcs/sources_1/new/serial_adder.vhd:52]
INFO: [Synth 8-638] synthesizing module 'add3bits' [D:/ECE-C302/prelab5/adder_fpga/adder_fpga.srcs/sources_1/new/add3bits.vhd:9]
INFO: [Synth 8-226] default block is never used [D:/ECE-C302/prelab5/adder_fpga/adder_fpga.srcs/sources_1/new/add3bits.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'add3bits' (1#1) [D:/ECE-C302/prelab5/adder_fpga/adder_fpga.srcs/sources_1/new/add3bits.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'serial_adder' (2#1) [D:/ECE-C302/prelab5/adder_fpga/adder_fpga.srcs/sources_1/new/serial_adder.vhd:11]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'sh_reg' declared at 'D:/ECE-C302/prelab5/adder_fpga/adder_fpga.srcs/sources_1/new/sh_reg.vhd:3' bound to instance 'reg_A' of component 'sh_reg' [D:/ECE-C302/prelab5/adder_fpga/adder_fpga.srcs/sources_1/new/adder.vhd:40]
INFO: [Synth 8-638] synthesizing module 'sh_reg' [D:/ECE-C302/prelab5/adder_fpga/adder_fpga.srcs/sources_1/new/sh_reg.vhd:11]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sh_reg' (3#1) [D:/ECE-C302/prelab5/adder_fpga/adder_fpga.srcs/sources_1/new/sh_reg.vhd:11]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'sh_reg' declared at 'D:/ECE-C302/prelab5/adder_fpga/adder_fpga.srcs/sources_1/new/sh_reg.vhd:3' bound to instance 'reg_B' of component 'sh_reg' [D:/ECE-C302/prelab5/adder_fpga/adder_fpga.srcs/sources_1/new/adder.vhd:43]
INFO: [Synth 8-3491] module 'control' declared at 'D:/ECE-C302/prelab5/adder_fpga/adder_fpga.srcs/sources_1/new/control.vhd:3' bound to instance 'ctrl' of component 'control' [D:/ECE-C302/prelab5/adder_fpga/adder_fpga.srcs/sources_1/new/adder.vhd:46]
INFO: [Synth 8-638] synthesizing module 'control' [D:/ECE-C302/prelab5/adder_fpga/adder_fpga.srcs/sources_1/new/control.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'control' (4#1) [D:/ECE-C302/prelab5/adder_fpga/adder_fpga.srcs/sources_1/new/control.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'adder' (5#1) [D:/ECE-C302/prelab5/adder_fpga/adder_fpga.srcs/sources_1/new/adder.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'test_adder' (6#1) [D:/ECE-C302/prelab5/adder_fpga/adder_fpga.srcs/sources_1/new/test_adder.vhd:32]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 346.691 ; gain = 137.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 346.691 ; gain = 137.246
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/ECE-C302/prelab5/adder_fpga/Basys3_Master.xdc]
Finished Parsing XDC File [D:/ECE-C302/prelab5/adder_fpga/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ECE-C302/prelab5/adder_fpga/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_adder_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_adder_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 629.043 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 629.043 ; gain = 419.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 629.043 ; gain = 419.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 629.043 ; gain = 419.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 629.043 ; gain = 419.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test_adder 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module add3bits 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module serial_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sh_reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module control 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 629.043 ; gain = 419.598
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 629.043 ; gain = 419.598
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 629.043 ; gain = 419.598

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'u2/ctrl/sel_reg[0]' (FDE) to 'u2/ctrl/reset_sadder_reg'
WARNING: [Synth 8-3332] Sequential element (u2/ctrl/sel_reg[0]) is unused and will be removed from module test_adder.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 629.043 ; gain = 419.598
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 629.043 ; gain = 419.598

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:43 . Memory (MB): peak = 629.043 ; gain = 419.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:43 . Memory (MB): peak = 629.043 ; gain = 419.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:43 . Memory (MB): peak = 629.043 ; gain = 419.598
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:43 . Memory (MB): peak = 629.043 ; gain = 419.598

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:43 . Memory (MB): peak = 629.043 ; gain = 419.598
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:43 . Memory (MB): peak = 629.043 ; gain = 419.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:43 . Memory (MB): peak = 629.043 ; gain = 419.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:43 . Memory (MB): peak = 629.043 ; gain = 419.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:43 . Memory (MB): peak = 629.043 ; gain = 419.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:43 . Memory (MB): peak = 629.043 ; gain = 419.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:43 . Memory (MB): peak = 629.043 ; gain = 419.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |     2|
|4     |LUT3 |    13|
|5     |LUT4 |     3|
|6     |LUT5 |     1|
|7     |FDRE |    24|
|8     |IBUF |    13|
|9     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+-------------+-------------+------+
|      |Instance     |Module       |Cells |
+------+-------------+-------------+------+
|1     |top          |             |    64|
|2     |  u2         |adder        |    39|
|3     |    ctrl     |control      |     9|
|4     |    reg_A    |sh_reg       |     7|
|5     |    reg_B    |sh_reg_0     |     7|
|6     |    s_sadder |serial_adder |    16|
|7     |      ADD3b  |add3bits     |     2|
+------+-------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:43 . Memory (MB): peak = 629.043 ; gain = 419.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 629.043 ; gain = 114.285
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:44 . Memory (MB): peak = 629.043 ; gain = 419.598
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 629.043 ; gain = 402.191
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 629.043 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Apr 30 16:58:02 2017...
