Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Mon May 22 11:43:20 2017
| Host         : tagesHPZ240 running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_control_sets -verbose -file BD_wrapper_control_sets_placed.rpt
| Design       : BD_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1125 |
| Unused register locations in slices containing registers |  2851 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2524 |          750 |
| No           | No                    | Yes                    |             581 |          203 |
| No           | Yes                   | No                     |            5672 |         2694 |
| Yes          | No                    | No                     |            6720 |         1497 |
| Yes          | No                    | Yes                    |            1736 |          446 |
| Yes          | Yes                   | No                     |           17740 |         5034 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                    |                                                                                                       Enable Signal                                                                                                      |                                                                                                         Set/Reset Signal                                                                                                         | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__3_n_0                    | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_6[0]                                                                                                                          |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_2_axi_intc/U0/INTC_CORE_I/p_14_out                                                                                                                                                                               |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__2_n_0                    | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_5[0]                                                                                                                          |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__6_n_0                    | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_9[0]                                                                                                                          |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_pwm_pause_1/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                              |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__5_n_0                    | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_8[0]                                                                                                                          |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_9.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_9/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2_n_0                       | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_2[0]                                                                                                                          |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                       |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__1_n_0                    | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_4[0]                                                                                                                          |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__3_n_0                    | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_6[0]                                                                                                                          |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__8_n_0                                     | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_10[0]                                                                                                                         |                1 |              1 |
| ~BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CE                                                                                                                                                                          | BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D_0                                                                                                                                                                                 |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__3_n_0                    | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_6[0]                                                                                                                          |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__8_n_0                                     | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_10[0]                                                                                                                         |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__2_n_0                    | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_5[0]                                                                                                                          |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_pwm_pause_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                   |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_pwm_pause_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                                                                                   |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__1_n_0                    | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_4[0]                                                                                                                          |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__6_n_0                    | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_9[0]                                                                                                                          |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__4_n_0                    | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_7[0]                                                                                                                          |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__2_n_0                    | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_5[0]                                                                                                                          |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                                                                                       |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_9.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_9/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2_n_0                       | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_2[0]                                                                                                                          |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__4_n_0                    | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_7[0]                                                                                                                          |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_pwm_pause_3/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                              |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__5_n_0                    | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_8[0]                                                                                                                          |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_2_axi_intc/U0/INTC_CORE_I/p_13_out                                                                                                                                                                               |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__4_n_0                    | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_7[0]                                                                                                                          |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_pwm_pause_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                   |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__4_n_0                    | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_7[0]                                                                                                                          |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_pwm_pause_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                                                                                   |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__2_n_0                    | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_5[0]                                                                                                                          |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                         |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/flush_pipe                                                                                                                                                               |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_8.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_8/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__0_n_0                    | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_3[0]                                                                                                                          |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_pwm_pause_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                                                                                   |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_pwm_pause_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                   |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_pwm_pause_2/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                              |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_8.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_8/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__0_n_0                    | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_3[0]                                                                                                                          |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__5_n_0                    | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_8[0]                                                                                                                          |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_9.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_9/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2_n_0                       | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_2[0]                                                                                                                          |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__8_n_0                                     | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_10[0]                                                                                                                         |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                         |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/flush_pipe                                                                                                                                                               |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__7_n_0                    | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[1]                                                                                                                          |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/flush_pipe                                                                                                                                                               |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                         |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__1_n_0                    | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_4[0]                                                                                                                          |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                                                                                       |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_1_axi_intc/U0/INTC_CORE_I/p_14_out                                                                                                                                                                               |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__7_n_0                    | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[1]                                                                                                                          |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__6_n_0                    | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_9[0]                                                                                                                          |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_9.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_9/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2_n_0                       | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_2[0]                                                                                                                          |                1 |              1 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                            | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_N_reg_0                                                                                                               |                1 |              1 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                            | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg_0                                                                                      |                1 |              1 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                            | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg_0                                                                                   |                1 |              1 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                            | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.normal_stop_cmd_1_reg_0                                                                                  |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__5_n_0                    | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_8[0]                                                                                                                          |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__8_n_0                                     | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_10[0]                                                                                                                         |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                                                                                       |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_3_axi_intc/U0/INTC_CORE_I/p_13_out                                                                                                                                                                               |                1 |              1 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                            | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_N_reg_0                                                                                                               |                1 |              1 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                            | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg_0                                                                                      |                1 |              1 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                            | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg_0                                                                                   |                1 |              1 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                            | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.normal_stop_cmd_1_reg_0                                                                                  |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_3_axi_intc/U0/INTC_CORE_I/p_14_out                                                                                                                                                                               |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__1_n_0                    | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_4[0]                                                                                                                          |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__3_n_0                    | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_6[0]                                                                                                                          |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__6_n_0                    | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_9[0]                                                                                                                          |                1 |              1 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                                          | BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0                                                                                                                                                                  |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                       |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                       |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__7_n_0                    | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[1]                                                                                                                          |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_8.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_8/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__0_n_0                    | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_3[0]                                                                                                                          |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_8.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_8/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__0_n_0                    | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_3[0]                                                                                                                          |                1 |              1 |
| ~BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                                          | BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                     |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                                                                                       |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                       |                1 |              1 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                            | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg_0                                                                                      |                1 |              1 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                            | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg_0                                                                                   |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__7_n_0                    | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[1]                                                                                                                          |                1 |              1 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                            | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.normal_stop_cmd_1_reg_0                                                                                  |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_1_axi_intc/U0/INTC_CORE_I/p_13_out                                                                                                                                                                               |                1 |              1 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                            | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_N_reg_0                                                                                                               |                1 |              1 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst_i_1_n_0                                                                                                 |                1 |              2 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/src_buffer[1]_i_1__0_n_0                                                                                                         | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                1 |              2 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/src_buffer[1]_i_1_n_0                                                                                                            | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |                1 |              2 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/p_0_in                                                                                                                       |                                                                                                                                                                                                                                  |                1 |              2 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                             |                                                                                                                                                                                                                                  |                1 |              2 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/dest_hsdata_en                                                                                                                |                                                                                                                                                                                                                                  |                1 |              2 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_en                                                                                                               |                                                                                                                                                                                                                                  |                1 |              2 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Debug_Rst_i0                                                                                                                                                                |                                                                                                                                                                                                                                  |                1 |              2 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_en                                                                                                               |                                                                                                                                                                                                                                  |                1 |              2 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                |                                                                                                                                                                                                                                  |                1 |              2 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/src_buffer[1]_i_1__1_n_0                                                                                                         | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                1 |              2 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                |                                                                                                                                                                                                                                  |                1 |              2 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                                          |                                                                                                                                                                                                                                  |                2 |              2 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/p_0_in                                                                                                                       |                                                                                                                                                                                                                                  |                1 |              2 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                            | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                 |                1 |              2 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/src_buffer[1]_i_1__2_n_0                                                                                                         | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                1 |              2 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                            | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                 |                1 |              2 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst_i_1_n_0                                                                                                 |                1 |              2 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                |                                                                                                                                                                                                                                  |                1 |              2 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/dest_hsdata_en                                                                                                                |                                                                                                                                                                                                                                  |                1 |              2 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst_i_1_n_0                                                                                                 |                1 |              2 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst_i_1_n_0                                                                                                 |                1 |              2 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                            | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                 |                1 |              2 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]               | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                1 |              3 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]               | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                2 |              3 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                1 |              3 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/mdm/U0/MDM_Core_I1/Use_Uart.clear_Ext_BRK_reg_0                                                                                                                                                                             |                1 |              3 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                1 |              3 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                2 |              3 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
| ~BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                                          |                                                                                                                                                                                                                                  |                2 |              3 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]               | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                1 |              3 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                |                                                                                                                                                                                                                                  |                1 |              3 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]               | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                1 |              3 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                1 |              3 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42][0]                      | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[3][0]                                          | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26][0]                      | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Using_FPGA.Native                                                                                                                                              | BD_i/mdm/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg_n_0                                                                                                                                                                           |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/mdm/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                       | BD_i/mdm/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                  |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34][0]                      | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/delay[8]_i_2_n_0                                                                                                                 | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/delay[8]_i_1_n_0                                                                                                                         |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18][0]                      | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58][0]                      | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Using_FPGA.Native                                                                                                                                              | BD_i/mdm/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg_n_0                                                                                                                                                                           |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n                                                                                                                                |                                                                                                                                                                                                                                  |                3 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/E[0]                                                                                                                      | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10][0]                      | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2][0]                       | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n                                                                                                                                |                                                                                                                                                                                                                                  |                3 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                       | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_2_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                           |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_3_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                           |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                              | BD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                           |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                | BD_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                       |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                              | BD_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                           |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/delay[8]_i_2__2_n_0                                                                                                              | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/delay[8]_i_1__2_n_0                                                                                                                      |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                              | BD_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                           |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                | BD_i/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                       |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                              | BD_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                           |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                              |                3 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                           | BD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                         |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n                                                                                                                                |                                                                                                                                                                                                                                  |                3 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                | BD_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                       |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/delay[8]_i_2__1_n_0                                                                                                              | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/delay[8]_i_1__1_n_0                                                                                                                      |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                           | BD_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                         |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[3]_i_1_n_0                                                                                                                    |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                | BD_i/axi_timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                       |                3 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                           | BD_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                         |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_pwm_pause_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                            | BD_i/axi_pwm_pause_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                   |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_pwm_pause_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                            | BD_i/axi_pwm_pause_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                   |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_pwm_pause_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                          | BD_i/axi_pwm_pause_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                       |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                              |                3 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                              |                3 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                   |                                                                                                                                                                                                                                  |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                              |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                              |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                              |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_pwm_pause_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                          | BD_i/axi_pwm_pause_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                       |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                                                 |                                                                                                                                                                                                                                  |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                |                                                                                                                                                                                                                                  |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/E[0]                                                                                                                      | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/E[0]                                                                                                                      | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/E[0]                                                                                                                      | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/delay[8]_i_2__0_n_0                                                                                                              | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/delay[8]_i_1__0_n_0                                                                                                                      |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_pwm_pause_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                          | BD_i/axi_pwm_pause_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                       |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                               |                                                                                                                                                                                                                                  |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/next_wr                                                                                           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/prev_wr                                                                                                   |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                                           |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                          | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                  |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                      | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[8][0]                                                                                                       | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/next_wr                                                                                           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/prev_wr                                                                                                   |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                      |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                      |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_write                                                                                    | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_write_select                                                                                     |                1 |              4 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/mdm/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                          | BD_i/mdm/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                 |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                      |                1 |              4 |
| ~BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                                          | BD_i/mdm/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                 |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26][0]                     | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18][0]                     | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[3][0]                                         | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10][0]                     | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2][0]                      | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/next_wr                                                                                           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/prev_wr                                                                                                   |                2 |              4 |
|  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/mdm/U0/MDM_Core_I1/p_5_out6_out                                                                                                                                                                                     | BD_i/mdm/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                 |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/branch_count_reg[3]_1                                                                                                                                   | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/branch_count[0]_i_1_n_0                                                                                   |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_write                                                                                    | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_write_select                                                                                     |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[0][0]                                                                                                       | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34][0]                     | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42][0]                     | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58][0]                     | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |              4 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Command_Reg_En                                                                                    |                                                                                                                                                                                                                                  |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_1_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                           |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                       |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[3].w_issuing_cnt_reg[24][0]                                                                                                      | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_pwm_pause_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                            | BD_i/axi_pwm_pause_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                   |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n                                                                                                                                |                                                                                                                                                                                                                                  |                3 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[16][0]                                                                                                      | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                                           |                2 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/branch_count_reg[3]_1                                                                                                                                   | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/branch_count[0]_i_1_n_0                                                                                   |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/branch_count_reg[3]_1                                                                                                                                   | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/branch_count[0]_i_1_n_0                                                                                   |                2 |              4 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Command_Reg_En                                                                                    |                                                                                                                                                                                                                                  |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_write                                                                                    | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_write_select                                                                                     |                1 |              4 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Command_Reg_En                                                                                    |                                                                                                                                                                                                                                  |                1 |              4 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                   | BD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[3]_i_1_n_0                                                                                                                |                1 |              5 |
|  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/p_78_out                                                                                      | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/reset_cmd                                                                                             |                2 |              5 |
|  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/p_78_out                                                                                      | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/reset_cmd                                                                                             |                2 |              5 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/command_Reg_En                                                                                | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/command_reg_clear                                                                                     |                2 |              5 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/delay[8]_i_2_n_0                                                                                                                 | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/delay[5]_i_1_n_0                                                                                                                         |                2 |              5 |
|  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/p_78_out                                                                                      | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/reset_cmd                                                                                             |                2 |              5 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/delay[8]_i_2__0_n_0                                                                                                              | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/delay[5]_i_1__0_n_0                                                                                                                      |                2 |              5 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                            |                                                                                                                                                                                                                                  |                2 |              5 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/delay[8]_i_2__2_n_0                                                                                                              | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/delay[5]_i_1__2_n_0                                                                                                                      |                2 |              5 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                       |                1 |              5 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/command_Reg_En                                                                                | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/command_reg_clear                                                                                     |                1 |              5 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                       |                1 |              5 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                       |                1 |              5 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                            |                                                                                                                                                                                                                                  |                3 |              5 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                            |                                                                                                                                                                                                                                  |                1 |              5 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/command_Reg_En                                                                                | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/command_reg_clear                                                                                     |                1 |              5 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performace_Debug_Control.dbg_hit_reg[0]                                                                                                                 | BD_i/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                1 |              5 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performace_Debug_Control.dbg_hit_reg[0]                                                                                                                 | BD_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                1 |              5 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                           |                                                                                                                                                                                                                                  |                1 |              5 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performace_Debug_Control.dbg_hit_reg[0]                                                                                                                 | BD_i/microblaze_3/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                1 |              5 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                   | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |              5 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/rst_module/U0/EXT_LPF/lpf_int                                                                                                                                                                                               |                3 |              5 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                              | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |              5 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                          |                                                                                                                                                                                                                                  |                2 |              5 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                               | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |              5 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                    | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |              5 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/delay[8]_i_2__1_n_0                                                                                                              | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/delay[5]_i_1__1_n_0                                                                                                                      |                2 |              5 |
|  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sample_1                                                                                                                                                                    |                                                                                                                                                                                                                                  |                1 |              6 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[1]_11                                                                             | BD_i/microblaze_3/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                2 |              6 |
|  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/mdm/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[0]__0[0]                                                                                                                                              |                                                                                                                                                                                                                                  |                2 |              6 |
|  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/mdm/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status_reg[15]_0[0]                                                                                                                                  |                                                                                                                                                                                                                                  |                2 |              6 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[2]_10                                                                             | BD_i/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                2 |              6 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                         |                2 |              6 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                         |                2 |              6 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                         |                2 |              6 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                         |                2 |              6 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_pwm_pause_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                     |                2 |              6 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[2]_10                                                                             | BD_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                2 |              6 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_pwm_pause_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                     |                2 |              6 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[3]_9                                                                              | BD_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                3 |              6 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[1]_11                                                                             | BD_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                2 |              6 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_pwm_pause_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                     |                2 |              6 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[0]_8                                                                              | BD_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                3 |              6 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[4]_7                                                                              | BD_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                3 |              6 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[5]_6                                                                              | BD_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                4 |              6 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[5]_6                                                                              | BD_i/microblaze_3/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                3 |              6 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[3]_9                                                                              | BD_i/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                2 |              6 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[1]_11                                                                             | BD_i/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                2 |              6 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[0]_8                                                                              | BD_i/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                3 |              6 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[4]_7                                                                              | BD_i/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                2 |              6 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[5]_6                                                                              | BD_i/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                2 |              6 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/rst_module/U0/SEQ/seq_cnt_en                                                                                                                                                                                        | BD_i/rst_module/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                         |                1 |              6 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[2]_10                                                                             | BD_i/microblaze_3/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                2 |              6 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[3]_9                                                                              | BD_i/microblaze_3/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                3 |              6 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[0]_8                                                                              | BD_i/microblaze_3/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                3 |              6 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[4]_7                                                                              | BD_i/microblaze_3/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                2 |              6 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_pwm_pause_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                            | BD_i/axi_pwm_pause_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                       |                2 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/msg_length_reg[4][6]_i_1__2_n_0                                                                                                  | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                2 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                | BD_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                           |                3 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_pwm_pause_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                            | BD_i/axi_pwm_pause_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                       |                3 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_pwm_pause_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                            | BD_i/axi_pwm_pause_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                       |                2 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                | BD_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                           |                3 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                | BD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                           |                2 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/recv_counter[1][6]_i_1__1_n_0                                                                                                    |                                                                                                                                                                                                                                  |                3 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/msg_length_reg[5][6]_i_1__2_n_0                                                                                                  | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                2 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_pwm_pause_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                   |                2 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/msg_length_reg[3][6]_i_1__2_n_0                                                                                                  | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                3 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/msg_length_reg[2][6]_i_1__2_n_0                                                                                                  | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                1 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/msg_length_reg[1][6]_i_1__2_n_0                                                                                                  | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                2 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/msg_length_reg[0][6]_i_1__2_n_0                                                                                                  | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                1 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/Flit_id[6]_i_1__2_n_0                                                                                                            |                                                                                                                                                                                                                                  |                3 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/recv_counter[3][6]_i_1__1_n_0                                                                                                    |                                                                                                                                                                                                                                  |                2 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/recv_counter[2][6]_i_1__1_n_0                                                                                                    |                                                                                                                                                                                                                                  |                3 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_2_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                             |                4 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/recv_counter[0][6]_i_1__1_n_0                                                                                                    |                                                                                                                                                                                                                                  |                3 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/send_counter[6]_i_1__1_n_0                                                                                                       | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                3 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/msg_length_reg[7][6]_i_1__1_n_0                                                                                                  | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                1 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/msg_length_reg[6][6]_i_1__1_n_0                                                                                                  | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                2 |              7 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/control_Reg_En                                                                                | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/control_rst                                                                                           |                1 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_3_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                             |                4 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/msg_length_reg[5][6]_i_1__1_n_0                                                                                                  | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                2 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/msg_length_reg[4][6]_i_1__1_n_0                                                                                                  | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                1 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/msg_length_reg[3][6]_i_1__1_n_0                                                                                                  | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                2 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                           |                3 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/send_counter[6]_i_1__2_n_0                                                                                                       | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                4 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                           |                3 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_pwm_pause_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                       |                4 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_pwm_pause_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                   |                3 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                           |                3 |              7 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Control_Reg_En                                                                                    |                                                                                                                                                                                                                                  |                3 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_pwm_pause_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                       |                3 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_pwm_pause_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                       |                3 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/recv_counter[3][6]_i_1__2_n_0                                                                                                    |                                                                                                                                                                                                                                  |                2 |              7 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Control_Reg_En                                                                                    |                                                                                                                                                                                                                                  |                3 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                           |                3 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_pwm_pause_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                   |                2 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/recv_counter[2][6]_i_1__2_n_0                                                                                                    |                                                                                                                                                                                                                                  |                3 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/recv_counter[1][6]_i_1__2_n_0                                                                                                    |                                                                                                                                                                                                                                  |                2 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/recv_counter[0][6]_i_1__2_n_0                                                                                                    |                                                                                                                                                                                                                                  |                3 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/msg_length_reg[7][6]_i_1__2_n_0                                                                                                  | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                2 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/msg_length_reg[6][6]_i_1__2_n_0                                                                                                  | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                1 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_1_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                             |                5 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[0].UY[0].UZ[0].UD/xmit[6].dir/msg_length_reg_reg[3][6][0]                                                                                                            | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |                2 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/recv_counter[1][6]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                  |                2 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/recv_counter[0][6]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                  |                4 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/recv_counter[3][6]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                  |                2 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/send_counter[6]_i_1_n_0                                                                                                          | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |                3 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/Flit_id[6]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                  |                3 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[0].UY[0].UZ[0].UD/xmit[6].dir/recv_counter_reg[2][6][0]                                                                                                              |                                                                                                                                                                                                                                  |                3 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[0].UY[0].UZ[0].UD/xmit[6].dir/msg_length_reg_reg[0][6][0]                                                                                                            | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |                2 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[0].UY[0].UZ[0].UD/xmit[6].dir/msg_length_reg_reg[1][6][0]                                                                                                            | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |                1 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[0].UY[0].UZ[0].UD/xmit[6].dir/msg_length_reg_reg[2][6][0]                                                                                                            | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |                2 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/Flit_id[6]_i_1__0_n_0                                                                                                            |                                                                                                                                                                                                                                  |                4 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[0].UY[0].UZ[0].UD/xmit[6].dir/msg_length_reg_reg[5][6][0]                                                                                                            | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |                2 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[0].UY[0].UZ[0].UD/xmit[6].dir/msg_length_reg_reg[6][6][0]                                                                                                            | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |                1 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[0].UY[0].UZ[0].UD/xmit[6].dir/msg_length_reg_reg[7][6][0]                                                                                                            | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |                2 |              7 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/control_Reg_En                                                                                | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/control_rst                                                                                           |                1 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[0].UY[0].UZ[0].UD/xmit[6].dir/E[0]                                                                                                                                   | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |                3 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                   | BD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                               |                3 |              7 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Control_Reg_En                                                                                    |                                                                                                                                                                                                                                  |                3 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                | BD_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                           |                2 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/recv_counter[0][6]_i_1__0_n_0                                                                                                    |                                                                                                                                                                                                                                  |                2 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/msg_length_reg[2][6]_i_1__1_n_0                                                                                                  | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                1 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/msg_length_reg[1][6]_i_1__1_n_0                                                                                                  | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                1 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/msg_length_reg[0][6]_i_1__1_n_0                                                                                                  | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                2 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/Flit_id[6]_i_1__1_n_0                                                                                                            |                                                                                                                                                                                                                                  |                5 |              7 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/control_Reg_En                                                                                | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/control_rst                                                                                           |                1 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/recv_counter[3][6]_i_1__0_n_0                                                                                                    |                                                                                                                                                                                                                                  |                2 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/recv_counter[2][6]_i_1__0_n_0                                                                                                    |                                                                                                                                                                                                                                  |                3 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/recv_counter[1][6]_i_1__0_n_0                                                                                                    |                                                                                                                                                                                                                                  |                2 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/send_counter[6]_i_1__0_n_0                                                                                                       | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                4 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/msg_length_reg[7][6]_i_1__0_n_0                                                                                                  | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                2 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/msg_length_reg[6][6]_i_1__0_n_0                                                                                                  | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                1 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/msg_length_reg[5][6]_i_1__0_n_0                                                                                                  | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                1 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/msg_length_reg[4][6]_i_1__0_n_0                                                                                                  | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                2 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/msg_length_reg[3][6]_i_1__0_n_0                                                                                                  | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                1 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/msg_length_reg[2][6]_i_1__0_n_0                                                                                                  | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                1 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/msg_length_reg[1][6]_i_1__0_n_0                                                                                                  | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                2 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/msg_length_reg[0][6]_i_1__0_n_0                                                                                                  | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                1 |              7 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                         | BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                             |                2 |              8 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                                    |                                                                                                                                                                                                                                  |                2 |              8 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                      |                                                                                                                                                                                                                                  |                3 |              8 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_en                                                                                                                |                                                                                                                                                                                                                                  |                1 |              8 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/p_0_in                                                                                                                        |                                                                                                                                                                                                                                  |                2 |              8 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                   |                                                                                                                                                                                                                                  |                4 |              8 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                         | BD_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                             |                2 |              8 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                  |                                                                                                                                                                                                                                  |                2 |              8 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                              | BD_i/axi_timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                       |                2 |              8 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                    | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                3 |              8 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                         | BD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]_i_1_n_0                                                                                                                                   |                1 |              8 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                | BD_i/microblaze_3_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                             |                3 |              8 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_pwm_pause_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                          | BD_i/axi_pwm_pause_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                   |                3 |              8 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                | BD_i/microblaze_2_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                             |                2 |              8 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                      | BD_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                3 |              8 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                         | BD_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                             |                2 |              8 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_pwm_pause_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                          | BD_i/axi_pwm_pause_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                   |                3 |              8 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                              | BD_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                       |                3 |              8 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                     |                                                                                                                                                                                                                                  |                2 |              8 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                     |                                                                                                                                                                                                                                  |                2 |              8 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                              | BD_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                       |                3 |              8 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                              | BD_i/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                       |                3 |              8 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                | BD_i/microblaze_1_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                             |                2 |              8 |
|                                                     | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                       |                                                                                                                                                                                                                                  |                1 |              8 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                       |                3 |              8 |
| ~BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                  |                2 |              8 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/save_sel[7][0]_i_1_n_0                                                                                    |                7 |              8 |
|  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc                        |                                                                                                                                                                                                                                  |                7 |              8 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/command_1_reg[7][0]                                                                                                                                                         |                                                                                                                                                                                                                                  |                1 |              8 |
|                                                     | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                       |                                                                                                                                                                                                                                  |                1 |              8 |
|  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc                        |                                                                                                                                                                                                                                  |                7 |              8 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_pwm_pause_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                          | BD_i/axi_pwm_pause_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                   |                2 |              8 |
|                                                     | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                       |                                                                                                                                                                                                                                  |                1 |              8 |
|  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                      |                                                                                                                                                                                                                                  |                2 |              8 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/save_sel[7][0]_i_1_n_0                                                                                    |                8 |              8 |
|  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/mdm/U0/Use_E2.BSCAN_I/Use_UART.tdo_reg_reg[7][0]                                                                                                                                                                    |                                                                                                                                                                                                                                  |                3 |              8 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/save_sel[7][0]_i_1_n_0                                                                                    |                6 |              8 |
|                                                     | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                       |                                                                                                                                                                                                                                  |                1 |              8 |
|  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                  |                1 |              8 |
|  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc                        |                                                                                                                                                                                                                                  |                7 |              8 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[1].UZ[0].UD/next_switch_matrix[6]_27                                                                                                                           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |                3 |              9 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[1].UZ[0].UD/pres_switch_matrix[1][2]_i_1__0_n_0                                                                                                                | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |                2 |              9 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                               |                2 |              9 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                              | BD_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                       |                3 |              9 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_pwm_pause_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                          | BD_i/axi_pwm_pause_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                   |                4 |              9 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                              | BD_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                       |                2 |              9 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/mdm/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                | BD_i/mdm/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                  |                3 |              9 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/branch_data_first[0]_i_1_n_0                                                                      | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/saved_pc[0]_i_1_n_0                                                                                       |                2 |              9 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_pwm_pause_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                          | BD_i/axi_pwm_pause_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                   |                3 |              9 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                              | BD_i/axi_timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                       |                2 |              9 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/pres_switch_matrix[0][2]_i_1_n_0                                                                                                                   | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |                2 |              9 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/next_switch_matrix[6]_3                                                                                                                            | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |                3 |              9 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[0].UY[1].UZ[0].UD/pres_switch_matrix[1][2]_i_1_n_0                                                                                                                   | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |                2 |              9 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                              | BD_i/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                       |                3 |              9 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_pwm_pause_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                          | BD_i/axi_pwm_pause_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                   |                2 |              9 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/mdm/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                  |                3 |              9 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/branch_data_first[0]_i_1_n_0                                                                      | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/saved_pc[0]_i_1_n_0                                                                                       |                2 |              9 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_en                                                                                                                |                                                                                                                                                                                                                                  |                2 |              9 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/p_0_in                                                                                                                        |                                                                                                                                                                                                                                  |                2 |              9 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[0].UY[0].UZ[0].UD/pres_switch_matrix[0][2]_i_1__0_n_0                                                                                                                | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |                2 |              9 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[0].UY[0].UZ[0].UD/next_switch_matrix[6]_11                                                                                                                           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |                4 |              9 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/branch_data_first[0]_i_1_n_0                                                                      | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/saved_pc[0]_i_1_n_0                                                                                       |                2 |              9 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.completion_status_reg[0][0]                                                                                                                   |                                                                                                                                                                                                                                  |                4 |             10 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[0].UY[1].UZ[0].UD/next_switch_matrix[6]_19                                                                                                                           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |                4 |             10 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b_pipe/m_valid_i_reg_0                                                                                                                   |                5 |             10 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b_pipe/p_1_in                                                                                                                            |                6 |             10 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/prev_wr                                                                                                   |                4 |             10 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/prev_wr                                                                                                   |                3 |             10 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/prev_wr                                                                                                   |                3 |             10 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                        |                                                                                                                                                                                                                                  |                3 |             11 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/command_queue_mem[2][32]_i_1__1_n_0                                                                                              | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                3 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F1_AWID_MATCH/E[0]                                                                                                                       | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                4 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_count[0]_i_1_n_0                                                             | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_count                                                                                               |                3 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F1_AWID_MATCH/E[0]                                                                                                                       | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                4 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/command_queue_mem[0][32]_i_1_n_0                                                                                                 | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |                2 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/IER_reg[12]_0[0]                                                                                                                        | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                6 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/command_queue_write                                                                                                              | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |                3 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/Control_Set_Wr_En                                                                                                                       | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                5 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F1_AWID_MATCH/E[0]                                                                                                                       | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                3 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/command_queue_mem[0][32]_i_1__0_n_0                                                                                              | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                2 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg[5]_0[0]                                                                                                        | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                4 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/command_queue_mem[1][32]_i_1__0_n_0                                                                                              | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                2 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/command_queue_mem[2][32]_i_1__0_n_0                                                                                              | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                4 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/Control_Set_Wr_En                                                                                                                       | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                7 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/command_queue_mem[3][32]_i_1__0_n_0                                                                                              | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                3 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/command_queue_write                                                                                                              | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                2 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/Control_Set_Wr_En                                                                                                                       | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                4 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/command_queue_mem[2][32]_i_1__2_n_0                                                                                              | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                4 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/command_queue_mem[1][32]_i_1__2_n_0                                                                                              | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                3 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/command_queue_mem[0][32]_i_1__2_n_0                                                                                              | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                2 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/command_queue_write                                                                                                              | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                3 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg[5]_0[0]                                                                                                        | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                4 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/Control_Set_Wr_En                                                                                                                       | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                5 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/p_0_in                                                                                                                       |                                                                                                                                                                                                                                  |                4 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_count                                                                                               |                3 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_en                                                                                                               |                                                                                                                                                                                                                                  |                4 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_count                                                                                               |                3 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_count                                                                                               |                3 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/command_queue_mem[0][32]_i_1__1_n_0                                                                                              | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                3 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/FWL_WR_LAST_CNT/E[0]                                                                                                                     | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                4 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F3_WR_LAT_START/rptr_reg[5]_0[0]                                                                                                         | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                4 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_count[0]_i_1_n_0                                                             | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_count                                                                                               |                3 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F3_WR_LAT_START/rptr_reg[5]_0[0]                                                                                                         | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                3 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/data_read_reg_cs                                                                                  | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_count                                                                                               |                3 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/sample_cmd                                                                                        | BD_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                2 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/command_queue_mem[1][32]_i_1__1_n_0                                                                                              | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                2 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/command_queue_mem[3][32]_i_1__2_n_0                                                                                              | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                3 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/command_queue_mem[3][32]_i_1__1_n_0                                                                                              | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                3 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/command_queue_write                                                                                                              | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                5 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg[5]_0[0]                                                                                                        | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                5 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/FBC_WR_BEAT_CNT/FBC_Rd_En                                                                                                                | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                5 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/FBC_WR_BEAT_CNT/FBC_Rd_En                                                                                                                | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                4 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_count[0]_i_1_n_0                                                             | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_count                                                                                               |                3 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/data_read_reg_cs                                                                                  | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_count                                                                                               |                3 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/sample_cmd                                                                                        | BD_i/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                3 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F3_WR_LAT_START/rptr_reg[5]_0[0]                                                                                                         | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                3 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4                               |                                                                                                                                                                                                                                  |                3 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/p_0_in                                                                                                                       |                                                                                                                                                                                                                                  |                4 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                      |                                                                                                                                                                                                                                  |                4 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/FBC_WR_BEAT_CNT/FBC_Rd_En                                                                                                                | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                5 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_en                                                                                                               |                                                                                                                                                                                                                                  |                4 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/p_0_in                                                                                                                       |                                                                                                                                                                                                                                  |                2 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/p_0_in                                                                                                                       |                                                                                                                                                                                                                                  |                2 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_en                                                                                                               |                                                                                                                                                                                                                                  |                2 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/p_0_in                                                                                                                       |                                                                                                                                                                                                                                  |                2 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_en                                                                                                               |                                                                                                                                                                                                                                  |                5 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                   |                                                                                                                                                                                                                                  |                6 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                   |                                                                                                                                                                                                                                  |                5 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_en                                                                                                               |                                                                                                                                                                                                                                  |                2 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                  |                                                                                                                                                                                                                                  |                3 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg[5]_0[0]                                                                                                        | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                4 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/FWL_WR_LAST_CNT/E[0]                                                                                                                     | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                4 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                      |                                                                                                                                                                                                                                  |                6 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/data_read_reg_cs                                                                                  | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_count                                                                                               |                3 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/FWL_WR_LAST_CNT/E[0]                                                                                                                     | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                4 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F3_WR_LAT_START/rptr_reg[5]_0[0]                                                                                                         | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                4 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/FBC_WR_BEAT_CNT/FBC_Rd_En                                                                                                                | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                4 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F1_AWID_MATCH/E[0]                                                                                                                       | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                4 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/FWL_WR_LAST_CNT/E[0]                                                                                                                     | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                4 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                                    |                                                                                                                                                                                                                                  |                3 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                  |                                                                                                                                                                                                                                  |                3 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/p_0_in                                                                                                                       |                                                                                                                                                                                                                                  |                4 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/sample_cmd                                                                                        | BD_i/microblaze_3/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                2 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/command_queue_mem[1][32]_i_1_n_0                                                                                                 | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |                4 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/IER_reg[12]_0[0]                                                                                                                        | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                5 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/command_queue_mem[2][32]_i_1_n_0                                                                                                 | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |                3 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/command_queue_mem[3][32]_i_1_n_0                                                                                                 | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |                3 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/IER_reg[12]_0[0]                                                                                                                        | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                3 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_en                                                                                                               |                                                                                                                                                                                                                                  |                3 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/p_0_in                                                                                                                       |                                                                                                                                                                                                                                  |                4 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                                    |                                                                                                                                                                                                                                  |                3 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_axi.s_axi_rid_i_reg[11][0]                                                                                                                    | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                                | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                3 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/IER_reg[12]_0[0]                                                                                                                        | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                6 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_en                                                                                                               |                                                                                                                                                                                                                                  |                3 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_en                                                                                                               |                                                                                                                                                                                                                                  |                3 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/p_0_in                                                                                                                       |                                                                                                                                                                                                                                  |                2 |             12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/IP2Bus_Data_reg[15]                                                                                                            |                5 |             13 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[34]_0[0]                                                       |                                                                                                                                                                                                                                  |                5 |             13 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                          |                                                                                                                                                                                                                                  |                4 |             13 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/IP2Bus_Data_reg[15]                                                                                                            |                5 |             13 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/skid_buffer_reg[34]_0                                                                                                     |                                                                                                                                                                                                                                  |                3 |             13 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/IP2Bus_Data_reg[15]                                                                                                            |                7 |             13 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                             |                                                                                                                                                                                                                                  |                4 |             13 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/IP2Bus_Data_reg[15]                                                                                                            |                8 |             13 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                             |                                                                                                                                                                                                                                  |                4 |             13 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                             |                                                                                                                                                                                                                                  |                4 |             13 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                |                                                                                                                                                                                                                                  |                2 |             14 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                  |                                                                                                                                                                                                                                  |                2 |             14 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                  |                                                                                                                                                                                                                                  |                3 |             14 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                |                                                                                                                                                                                                                                  |                3 |             14 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                |                                                                                                                                                                                                                                  |                2 |             14 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                             |                                                                                                                                                                                                                                  |                2 |             14 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                               |                                                                                                                                                                                                                                  |                2 |             14 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                  |                                                                                                                                                                                                                                  |                2 |             14 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen411_in                          |                                                                                                                                                                                                                                  |                6 |             14 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen53_in                           |                                                                                                                                                                                                                                  |                3 |             14 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen60_in                           |                                                                                                                                                                                                                                  |                3 |             14 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen6                               |                                                                                                                                                                                                                                  |                2 |             14 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_5                                                                                                       | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                3 |             15 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_3                                                                                                       | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                3 |             15 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_7                                                                                                       | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                4 |             15 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                7 |             15 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_6                                                                                                        | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                3 |             15 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_0                                                                                                        | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                3 |             15 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_1                                                                                                        | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |             15 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                         |                5 |             15 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]               | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                4 |             15 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_2                                                                                                        | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                3 |             15 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_3                                                                                                        | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                3 |             15 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_4                                                                                                        | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                3 |             15 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_5                                                                                                        | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                3 |             15 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_7                                                                                                        | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                3 |             15 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]               | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                4 |             15 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_4                                                                                                       | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                3 |             15 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]               | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                5 |             15 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_2                                                                                                       | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                3 |             15 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_1                                                                                                       | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                4 |             15 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_0                                                                                                       | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                3 |             15 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]               | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             15 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_6                                                                                                       | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                5 |             15 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                         |                5 |             15 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                         |                7 |             15 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/wr_req_pend_pulse                                                                                                                       | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                3 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/dest_pid[7]_i_2_n_0                                                                                                              | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/dest_pid[7]_i_1_n_0                                                                                                                      |                7 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_8.Metric_Sel_8_CDC_reg[7][0]                                                                                                 | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                3 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                 |                                                                                                                                                                                                                                  |                6 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/dest_pid[7]_i_2__0_n_0                                                                                                           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/dest_pid[7]_i_1__0_n_0                                                                                                                   |                5 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                               |                                                                                                                                                                                                                                  |                7 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/cycle_count[15]_i_1_n_0                                                                                   |                4 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/bus2ip_addr_i[15]_i_1_n_0                                                                                                               | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                5 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/cycle_count[15]_i_1_n_0                                                                                   |                4 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/cycle_count[15]_i_1_n_0                                                                                   |                4 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_8.Metric_Sel_8_CDC_reg[7][0]                                                                                                 | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                4 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/dest_pid[7]_i_2__1_n_0                                                                                                           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/dest_pid[7]_i_1__1_n_0                                                                                                                   |                7 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Minimum[0]_i_1_n_0         | BD_i/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                5 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Count[0][15]_i_2_n_0       | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Count[0][15]_i_1_n_0               |                4 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Maximum[0]_i_1_n_0         | BD_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                6 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/IP2Bus_Data_reg[31]                                                                                                            |               11 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/IP2Bus_Data_reg[31]                                                                                                            |                9 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/of_write_imm_reg                                                                                                                                                 | BD_i/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                5 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/IP2Bus_Data_reg[31]                                                                                                            |                7 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/wr_req_pend_pulse                                                                                                                       | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                4 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/of_write_imm_reg                                                                                                                                                 | BD_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                3 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Maximum[0]_i_1_n_0         | BD_i/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                5 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Count[0][15]_i_2_n_0       | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Count[0][15]_i_1_n_0               |                4 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Minimum[0]_i_1_n_0         | BD_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                5 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[0].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2_n_0       | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[0].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1_n_0               |                4 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[1].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__0_n_0    | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[1].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__0_n_0            |                4 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Maximum[0]_i_1_n_0         | BD_i/microblaze_3/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                5 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Minimum[0]_i_1_n_0         | BD_i/microblaze_3/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                5 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Count[0][15]_i_2_n_0       | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Count[0][15]_i_1_n_0               |                4 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__3_n_0    | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__3_n_0            |                4 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_8.Metric_Sel_8_CDC_reg[7][0]                                                                                                 | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                7 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[3].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__2_n_0    | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[3].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__2_n_0            |                4 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/bus2ip_addr_i[15]_i_1_n_0                                                                                                               | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                6 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[2].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__1_n_0    | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[2].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__1_n_0            |                4 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__3_n_0    | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__3_n_0            |                4 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/bus2ip_addr_i[15]_i_1_n_0                                                                                                               | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                5 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/wr_req_pend_pulse                                                                                                                       | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                4 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_8.Metric_Sel_8_CDC_reg[7][0]                                                                                                 | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                4 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[2].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__1_n_0    | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[2].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__1_n_0            |                4 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[3].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__2_n_0    | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[3].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__2_n_0            |                4 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__3_n_0    | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__3_n_0            |                4 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/IP2Bus_Data_reg[31]                                                                                                            |                7 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[0].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2_n_0       | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[0].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1_n_0               |                4 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[1].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__0_n_0    | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[1].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__0_n_0            |                4 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/wr_req_pend_pulse                                                                                                                       | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                4 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/of_write_imm_reg                                                                                                                                                 | BD_i/microblaze_3/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                4 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[0].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2_n_0       | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[0].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1_n_0               |                4 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/dest_pid[7]_i_2__2_n_0                                                                                                           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/dest_pid[7]_i_1__2_n_0                                                                                                                   |                6 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/bus2ip_addr_i[15]_i_1_n_0                                                                                                               | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                5 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[1].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__0_n_0    | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[1].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__0_n_0            |                4 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[2].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__1_n_0    | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[2].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__1_n_0            |                4 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[3].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__2_n_0    | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[3].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__2_n_0            |                4 |             16 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                  | BD_i/microblaze_3_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                             |                4 |             17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                  | BD_i/microblaze_1_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                             |                4 |             17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                  | BD_i/microblaze_2_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                             |                5 |             17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_3_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                          |                9 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_din_all[162]_i_1_n_0                                                                        | BD_i/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                8 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/recv_channel_info[2][Source]                                                                                                     | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                5 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/recv_channel_info[0][Source]                                                                                                     | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                4 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_din_all[144]_i_1_n_0                                                                        | BD_i/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                8 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0                                                                           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |                5 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0                                                                     | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                5 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0                                                                        | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                5 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/recv_channel_info[2][Source]                                                                                                     | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |                5 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0                                                                        | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |                5 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |               10 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0                                                                        | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |                5 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.rddata[0]_i_1_n_0                                                                  | BD_i/microblaze_3/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                9 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_din_all[198]_i_1_n_0                                                                        | BD_i/microblaze_3/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |               10 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_din_all[180]_i_1_n_0                                                                        | BD_i/microblaze_3/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |               10 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_din_all[162]_i_1_n_0                                                                        | BD_i/microblaze_3/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                8 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_din_all[144]_i_1_n_0                                                                        | BD_i/microblaze_3/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                8 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0                                                                        | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                6 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_din_all[162]_i_1_n_0                                                                        | BD_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                7 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_din_all[144]_i_1_n_0                                                                        | BD_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                9 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_din_all[180]_i_1_n_0                                                                        | BD_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                9 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_din_all[198]_i_1_n_0                                                                        | BD_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                9 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.rddata[0]_i_1_n_0                                                                  | BD_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                9 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |               10 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                9 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/recv_channel_info[0][Source]                                                                                                     | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                7 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0                                                                     | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                5 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0                                                                     | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                5 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0                                                                     | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                5 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0                                                                        | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                5 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                8 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0                                                                     | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                5 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0                                                                        | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                6 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_din_all[180]_i_1_n_0                                                                        | BD_i/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                9 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                          |                8 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_2_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                          |                7 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.rddata[0]_i_1_n_0                                                                  | BD_i/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                9 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_din_all[198]_i_1_n_0                                                                        | BD_i/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |               11 |             18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0                                                                        | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                5 |             19 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0                                                                        | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |                6 |             19 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0                                                                           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |                5 |             19 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0                                                                           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |                6 |             19 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0                                                                        | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                4 |             19 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0                                                                        | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                4 |             19 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0                                                                        | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                5 |             19 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/send_channel_info[2][Enable]                                                                                                     | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |                5 |             19 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0                                                                        | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                5 |             19 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0                                                                        | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                3 |             19 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0                                                                        | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                3 |             19 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0                                                                        | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                3 |             19 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0                                                                        | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                5 |             19 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/send_channel_info[0][Enable]                                                                                                     | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                3 |             19 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/send_channel_info[2][Enable]                                                                                                     | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                3 |             19 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/send_channel_info[0][Enable]                                                                                                     | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                5 |             19 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                 |                                                                                                                                                                                                                                  |                5 |             20 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                    |                                                                                                                                                                                                                                  |                8 |             20 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                 |                                                                                                                                                                                                                                  |                5 |             20 |
|                                                     |                                                                                                                                                                                                                          |                                                                                                                                                                                                                                  |                5 |             20 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                 |                                                                                                                                                                                                                                  |                5 |             20 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                  |                                                                                                                                                                                                                                  |                6 |             20 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/dest_ack_reg_0                                                                                                                                  |                6 |             20 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/src_send_reg_0                                                                                                                                  |                5 |             20 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/dest_ack_reg_0                                                                                                                                  |                5 |             20 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/src_send_reg_0                                                                                                                                  |                5 |             20 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/src_send_reg_0                                                                                                                                  |                6 |             20 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/dest_ack_reg_0                                                                                                                                  |                5 |             20 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/src_send_reg_0                                                                                                                                  |                5 |             20 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                              |                                                                                                                                                                                                                                  |                5 |             20 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/dest_ack_reg_0                                                                                                                                  |                7 |             20 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/dest_ack_reg_0                                                                                                                                  |                6 |             20 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_clock_converter_mdm/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/src_send_reg_0                                                                                                                                  |                6 |             20 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                    | BD_i/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |               10 |             22 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                      | BD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                               |                8 |             22 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                    | BD_i/microblaze_3/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                6 |             22 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                    | BD_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                7 |             22 |
|  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                          | BD_i/mdm/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                                                                         |                4 |             23 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                 |                                                                                                                                                                                                                                  |                9 |             24 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                  |                                                                                                                                                                                                                                  |               12 |             24 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                  |                                                                                                                                                                                                                                  |                9 |             24 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                 |                                                                                                                                                                                                                                  |               10 |             24 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_3_axi_intc/U0/INTC_CORE_I/SS[0]                                                                                                                                                                                  |                6 |             26 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_1_axi_intc/U0/INTC_CORE_I/SS[0]                                                                                                                                                                                  |                7 |             26 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_2_axi_intc/U0/INTC_CORE_I/SS[0]                                                                                                                                                                                  |                8 |             26 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/save_sel[11][2]_i_1_n_0                                                                                   |               27 |             27 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/save_sel[11][2]_i_1_n_0                                                                                   |               27 |             27 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/save_sel[11][2]_i_1_n_0                                                                                   |               27 |             27 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                        |                                                                                                                                                                                                                                  |                5 |             28 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                   |                                                                                                                                                                                                                                  |                7 |             28 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                        |                                                                                                                                                                                                                                  |                7 |             28 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                |                                                                                                                                                                                                                                  |                6 |             28 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].Debug_Stat_Counter_i/p_2_out[0]                                    | BD_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0   | BD_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0 | BD_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/scndry_out_int_d1                                                                                                      | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/SR[0]                                             |                9 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__7_n_0                    | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                           | BD_i/microblaze_2_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                             |               10 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[3].Debug_Stat_Counter_i/p_2_out[0]                                    | BD_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |               10 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__2_n_0                    | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F34_Rd_Vld                                                                                                                               | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[2].Debug_Stat_Counter_i/p_2_out[0]                                    | BD_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |               12 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__6_n_0                    | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                        | BD_i/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |               10 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                    |                                                                                                                                                                                                                                  |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_8.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_8/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__0_n_0                    | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__7_n_0                    | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_8.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_8/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_9.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_9/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__5_n_0                    | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_9.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_9/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2_n_0                       | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Access_Count_i[0]_i_1_n_0  | BD_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |               10 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                             | BD_i/microblaze_3_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                          |               10 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                                  | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Max_Write_Latency_Int0                                                                                                                   | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |               12 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__8_n_0                                     | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/saved_pc[0]_i_2_n_0                                                                               | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/saved_pc[0]_i_1_n_0                                                                                       |                6 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Write_Latency_Int0                                                                                                                       | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                    |                                                                                                                                                                                                                                  |                9 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[2].Debug_Stat_Counter_i/p_2_out[0]                                    | BD_i/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                9 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Count_Out_i_reg[0]_0[0]                                                                                                               | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/SR[0]                                             |                4 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__8_n_0                                     | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/E[0]                                                                                                                                                    | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/saved_pc[0]_i_1_n_0                                                                                       |                5 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0 | BD_i/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                                  | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/IP2Bus_Data_sampled_reg[31][0]                                                                                                        | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                5 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].Debug_Stat_Counter_i/p_2_out[0]                                    | BD_i/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                9 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__1_n_0                    | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[3].Debug_Stat_Counter_i/p_2_out[0]                                    | BD_i/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |               11 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__3_n_0                    | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__4_n_0                    | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[1].Debug_Stat_Counter_i/p_2_out[0]                                    | BD_i/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |               10 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_9.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_9/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2_n_0                       | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                            |                                                                                                                                                                                                                                  |                6 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__4_n_0                    | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Min_Write_Latency_Int0                                                                                                                   | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |               10 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Min_Write_Latency_Int0                                                                                                                   | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                7 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[0].Debug_Stat_Counter_i/p_2_out[0]                                    | BD_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |               11 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/E[0]                                                                                                                                                    | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/saved_pc[0]_i_1_n_0                                                                                       |                5 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                        | BD_i/microblaze_3/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |               11 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Write_Latency_Int0                                                                                                                       | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[1].Debug_Stat_Counter_i/p_2_out[0]                                    | BD_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |               13 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                           |                                                                                                                                                                                                                                  |                7 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Max_Write_Latency_Int0                                                                                                                   | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                            | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_Logic_I/R                                                                                                                                                      |               11 |             32 |
|  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                         |                                                                                                                                                                                                                                  |               12 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                              | BD_i/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                5 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[0].Debug_Stat_Counter_i/p_2_out[0]                                    | BD_i/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |               11 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Sample_Reg_Rd_First                                                                                                                   | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                9 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Count_Out_i_reg[0][0]                                                                                                                 | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/SR[0]                                             |               10 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[0].Debug_Stat_Counter_i/p_2_out[0]                                    | BD_i/microblaze_3/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                9 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F34_Rd_Vld                                                                                                                               | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].Debug_Stat_Counter_i/p_2_out[0]                                    | BD_i/microblaze_3/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |               10 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[3].Debug_Stat_Counter_i/p_2_out[0]                                    | BD_i/microblaze_3/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                9 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_7.Range_Reg_7_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                9 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/WID_Mask_CDC_reg[15][0]                                                                                                                 | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |               11 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[2].Debug_Stat_Counter_i/p_2_out[0]                                    | BD_i/microblaze_3/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                9 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[1].Debug_Stat_Counter_i/p_2_out[0]                                    | BD_i/microblaze_3/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |               10 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_2.Range_Reg_2_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                9 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__2_n_0                    | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Access_Count_i[0]_i_1_n_0  | BD_i/microblaze_3/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                9 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/E[0]                                                                                                                                                    | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/saved_pc[0]_i_1_n_0                                                                                       |                5 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                    | BD_i/microblaze_3/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |               10 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_6.Range_Reg_6_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |               10 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                           | BD_i/microblaze_3_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                             |                6 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                    | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_Logic_I/WB_MEM_Result0                                                                                                                                         |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_5.Range_Reg_5_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                7 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_4.Metric_Sel_4_CDC_reg[7][0]                                                                                                 | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |               11 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                           |                                                                                                                                                                                                                                  |                9 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/IF_PC_Write                                                                                                                                                      | BD_i/microblaze_3/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/saved_pc[0]_i_2_n_0                                                                               | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/saved_pc[0]_i_1_n_0                                                                                       |                5 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_4.Range_Reg_4_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                9 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_3.Range_Reg_3_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_6.Range_Reg_6_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                7 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_5.Range_Reg_5_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_8.Range_Reg_8_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                         | BD_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                           |               32 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_1.Range_Reg_1_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                7 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_0.Range_Reg_0_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                6 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_4.Metric_Sel_4_CDC_reg[7][0]                                                                                                 | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                            | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_Logic_I/R                                                                                                                                                      |               11 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/Latency_WID_CDC_reg[15][0]                                                                                                              | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/Sample_Interval_i_reg_CDC_reg[31][0]                                                                                                    | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                9 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_2.Range_Reg_2_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                9 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0   | BD_i/microblaze_3/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/E[0]                                                                                                                                    | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                7 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_8.Range_Reg_8_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0 | BD_i/microblaze_3/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_0.Metric_Sel_0_CDC_reg[7][0]                                                                                                 | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                9 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__3_n_0                    | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                    |                                                                                                                                                                                                                                  |                5 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/Sample_Interval_i_reg_CDC_reg[31][0]                                                                                                    | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__2_n_0                    | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                        | BD_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |               10 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                             | BD_i/microblaze_2_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                          |                7 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/WID_Mask_CDC_reg[15][0]                                                                                                                 | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |               11 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__4_n_0                    | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__4_n_0                    | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Access_Count_i[0]_i_1_n_0  | BD_i/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |               11 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0   | BD_i/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                         | BD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                           |               32 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/IF_PC_Write                                                                                                                                                      | BD_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |               10 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                    | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_Logic_I/WB_MEM_Result0                                                                                                                                         |               12 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                    | BD_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |               11 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_3.Range_Reg_3_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                7 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/scndry_out_int_d1                                                                                                      | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/SR[0]                                             |                9 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                              | BD_i/microblaze_3/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                7 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/IF_PC_Write                                                                                                                                                      | BD_i/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |               10 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                    | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_Logic_I/WB_MEM_Result0                                                                                                                                         |               11 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                             | BD_i/microblaze_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                          |               10 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                    | BD_i/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                9 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/saved_pc[0]_i_2_n_0                                                                               | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/saved_pc[0]_i_1_n_0                                                                                       |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_4.Range_Reg_4_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |               10 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__1_n_0                    | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Sample_Reg_Rd_First                                                                                                                   | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                9 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Count_Out_i_reg[0][0]                                                                                                                 | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/SR[0]                                             |               11 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Count_Out_i_reg[0]_0[0]                                                                                                               | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/SR[0]                                             |                4 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/IP2Bus_Data_sampled_reg[31][0]                                                                                                        | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                5 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__6_n_0                    | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_2.Range_Reg_2_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_7.Range_Reg_7_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_0.Metric_Sel_0_CDC_reg[7][0]                                                                                                 | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |               10 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_9.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_9/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2_n_0                       | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_0.Metric_Sel_0_CDC_reg[7][0]                                                                                                 | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |               10 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_5.Range_Reg_5_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                9 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_6.Range_Reg_6_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                9 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_0.Range_Reg_0_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                7 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_1.Range_Reg_1_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                6 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_4.Range_Reg_4_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                7 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_4.Metric_Sel_4_CDC_reg[7][0]                                                                                                 | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                7 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_5.Range_Reg_5_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_3.Range_Reg_3_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |               10 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_1.Range_Reg_1_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                6 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                         | BD_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                       |               10 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                       | BD_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                       |                9 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]                                                                                                                       | BD_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                       |                6 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                                                                    | BD_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                       |                5 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_0.Range_Reg_0_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                9 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_8.Range_Reg_8_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |               10 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_7.Range_Reg_7_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                9 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_pwm_pause_2/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                     | BD_i/axi_pwm_pause_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                   |               11 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_pwm_pause_2/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                   | BD_i/axi_pwm_pause_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                   |               13 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_pwm_pause_2/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]                                                                                                                   | BD_i/axi_pwm_pause_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                   |                5 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__1_n_0                    | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_pwm_pause_2/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                                                                | BD_i/axi_pwm_pause_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                   |                5 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                         | BD_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                           |               32 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                         | BD_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                           |               32 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_0.Metric_Sel_0_CDC_reg[7][0]                                                                                                 | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                7 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_pwm_pause_3/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]                                                                                                                   | BD_i/axi_pwm_pause_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                   |                5 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_pwm_pause_3/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                                                                | BD_i/axi_pwm_pause_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                   |                6 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_6.Range_Reg_6_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_pwm_pause_3/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                     | BD_i/axi_pwm_pause_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                   |                9 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_0.Range_Reg_0_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                9 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_7.Range_Reg_7_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_4.Range_Reg_4_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_pwm_pause_3/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                   | BD_i/axi_pwm_pause_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                   |               11 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                                                                    | BD_i/axi_timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                       |                6 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__7_n_0                    | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Write_Latency_Int0                                                                                                                       | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                7 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F34_Rd_Vld                                                                                                                               | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/E[0]                                                                                                                                    | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |               11 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]                                                                                                                       | BD_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                       |                5 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Min_Write_Latency_Int0                                                                                                                   | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |               12 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Max_Write_Latency_Int0                                                                                                                   | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |               10 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                       | BD_i/axi_timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                       |               11 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                         | BD_i/axi_timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                       |               10 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/scndry_out_int_d1                                                                                                      | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/SR[0]                                             |               10 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]                                                                                                                       | BD_i/axi_timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                       |                5 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                         | BD_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                       |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                                                                    | BD_i/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                       |                5 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]                                                                                                                       | BD_i/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                       |                5 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                       | BD_i/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                       |               11 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                         | BD_i/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                       |               10 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                                                                    | BD_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                       |                5 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                       | BD_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                       |               11 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Max_Write_Latency_Int0                                                                                                                   | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                9 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_4.Metric_Sel_4_CDC_reg[7][0]                                                                                                 | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |               10 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                            |                                                                                                                                                                                                                                  |                5 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                            |                                                                                                                                                                                                                                  |                5 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_3.Range_Reg_3_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__6_n_0                    | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                           |                                                                                                                                                                                                                                  |                5 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__8_n_0                                     | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/Sample_Interval_i_reg_CDC_reg[31][0]                                                                                                    | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                7 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                              | BD_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |                6 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                                  | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                            | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_Logic_I/R                                                                                                                                                      |                7 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Min_Write_Latency_Int0                                                                                                                   | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/E[0]                                                                                                                                    | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |               10 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/E[0]                                                                                                                                    | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/Latency_WID_CDC_reg[15][0]                                                                                                              | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/scndry_out_int_d1                                                                                                      | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/SR[0]                                             |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_pwm_pause_1/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                   | BD_i/axi_pwm_pause_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                   |                9 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_pwm_pause_1/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]                                                                                                                   | BD_i/axi_pwm_pause_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                   |                5 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_pwm_pause_1/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                                                                | BD_i/axi_pwm_pause_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                   |                5 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_pwm_pause_1/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                     | BD_i/axi_pwm_pause_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                   |               10 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__5_n_0                    | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__5_n_0                    | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_pwm_pause_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                     | BD_i/axi_pwm_pause_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                       |               32 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_en                                                                                                                |                                                                                                                                                                                                                                  |                9 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/p_0_in                                                                                                                        |                                                                                                                                                                                                                                  |               14 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_8.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_8/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                  |               19 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__1_n_0                    | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__6_n_0                    | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_8.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_8/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__0_n_0                    | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_9.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_9/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                         |                                                                                                                                                                                                                                  |               10 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__2_n_0                    | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/p_0_in                                                                                                                        |                                                                                                                                                                                                                                  |               10 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_8.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_8/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__5_n_0                    | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_en                                                                                                                |                                                                                                                                                                                                                                  |                6 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_8.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_8/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__0_n_0                    | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                  |               14 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_8.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_8/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__0_n_0                    | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_8.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_8/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                         |                                                                                                                                                                                                                                  |                7 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_9.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_9/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_9.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_9/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2_n_0                       | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                                  | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__8_n_0                                     | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                  |               12 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_9.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_9/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_en                                                                                                                |                                                                                                                                                                                                                                  |                7 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/p_0_in                                                                                                                        |                                                                                                                                                                                                                                  |               14 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_2.Range_Reg_2_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |               10 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__3_n_0                    | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/WID_Mask_CDC_reg[15][0]                                                                                                                 | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                9 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_en                                                                                                                |                                                                                                                                                                                                                                  |                5 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F34_Rd_Vld                                                                                                                               | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/p_0_in                                                                                                                        |                                                                                                                                                                                                                                  |               12 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_1.Range_Reg_1_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                6 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__7_n_0                    | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_8.Range_Reg_8_CDC_reg[31][0]                                                                                                 | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                7 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/Latency_WID_CDC_reg[15][0]                                                                                                              | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |               10 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_2__3_n_0                    | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/WID_Mask_CDC_reg[15][0]                                                                                                                 | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |               11 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Count_Out_i_reg[0]_0[0]                                                                                                               | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/SR[0]                                             |                6 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_pwm_pause_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                     | BD_i/axi_pwm_pause_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                       |               32 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                 | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[32]_1[0]                                                                                                                          |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/IP2Bus_Data_sampled_reg[31][0]                                                                                                        | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                7 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_pwm_pause_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                     | BD_i/axi_pwm_pause_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                       |               32 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Sample_Reg_Rd_First                                                                                                                   | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                9 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/Latency_WID_CDC_reg[15][0]                                                                                                              | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |               11 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Count_Out_i_reg[0][0]                                                                                                                 | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/SR[0]                                             |               12 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Count_Out_i_reg[0]_0[0]                                                                                                               | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/SR[0]                                             |                5 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Count_Out_i_reg[0][0]                                                                                                                 | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/SR[0]                                             |               10 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/IP2Bus_Data_sampled_reg[31][0]                                                                                                        | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                8 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                           | BD_i/microblaze_1_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                             |               10 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Sample_Reg_Rd_First                                                                                                                   | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                9 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/Sample_Interval_i_reg_CDC_reg[31][0]                                                                                                    | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                6 |             32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Write_Latency_Int0                                                                                                                       | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                5 |             32 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_Write_Reg_En                                                                             | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_write_rst                                                                                        |                6 |             33 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_Write_Reg_En                                                                             | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_write_rst                                                                                        |                6 |             33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                   |                                                                                                                                                                                                                                  |               12 |             33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/Sample_Reg_Rd_En                                                                                                                        | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                9 |             33 |
|  BD_i/mdm/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_Write_Reg_En                                                                             | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_write_rst                                                                                        |               11 |             33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                   |                                                                                                                                                                                                                                  |                8 |             33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                   |                                                                                                                                                                                                                                  |                8 |             33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                            |                                                                                                                                                                                                                                  |                7 |             33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Count_Out_i[32]_i_1_n_0                                                                                              | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                7 |             33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Count_Out_i[32]_i_1_n_0                                                                                              | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                5 |             33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/Sample_Reg_Rd_En                                                                                                                        | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                9 |             33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/Sample_Reg_Rd_En                                                                                                                        | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |               10 |             33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/Sample_Reg_Rd_En                                                                                                                        | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |                8 |             33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Count_Out_i[32]_i_1_n_0                                                                                              | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                5 |             33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                            |                                                                                                                                                                                                                                  |                6 |             33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                            |                                                                                                                                                                                                                                  |                6 |             33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Count_Out_i[32]_i_1_n_0                                                                                              | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |                5 |             33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                        |                                                                                                                                                                                                                                  |                8 |             34 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                |                                                                                                                                                                                                                                  |                9 |             34 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                             |                                                                                                                                                                                                                                  |                9 |             34 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                        |                                                                                                                                                                                                                                  |                9 |             34 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                   |                                                                                                                                                                                                                                  |                7 |             34 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                |                                                                                                                                                                                                                                  |               10 |             34 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                |                                                                                                                                                                                                                                  |                5 |             34 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                |                                                                                                                                                                                                                                  |                9 |             34 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_en                                                                                                                |                                                                                                                                                                                                                                  |               10 |             36 |
|  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/p_77_out                                                                                      | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/reset_cmd                                                                                             |               13 |             36 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_ni0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/p_0_in                                                                                                                        |                                                                                                                                                                                                                                  |               11 |             36 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                        |                                                                                                                                                                                                                                  |                7 |             36 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                        |                                                                                                                                                                                                                                  |                7 |             36 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                |                                                                                                                                                                                                                                  |                8 |             36 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_en                                                                                                                |                                                                                                                                                                                                                                  |                7 |             36 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/p_0_in                                                                                                                        |                                                                                                                                                                                                                                  |                7 |             36 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/p_0_in                                                                                                                        |                                                                                                                                                                                                                                  |                9 |             36 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_ni1/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_en                                                                                                                |                                                                                                                                                                                                                                  |               11 |             36 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                   |                                                                                                                                                                                                                                  |                8 |             36 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_ni2/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_en                                                                                                                |                                                                                                                                                                                                                                  |                7 |             36 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/p_0_in                                                                                                                        |                                                                                                                                                                                                                                  |                7 |             36 |
|  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/p_77_out                                                                                      | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/reset_cmd                                                                                             |               12 |             36 |
|  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/p_77_out                                                                                      | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/reset_cmd                                                                                             |               10 |             36 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/slave_irq0                                                                                                                       | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |               10 |             40 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/slave_irq0_0                                                                                                                     | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |               10 |             40 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/slave_irq0_1                                                                                                                     | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |               10 |             40 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/slave_irq0_2                                                                                                                     | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |               10 |             40 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/recv_address[8]_i_1__2_n_0                                                                                                       | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                9 |             41 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/recv_address[8]_i_1__1_n_0                                                                                                       | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                9 |             41 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/recv_address[8]_i_1__0_n_0                                                                                                       | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |                8 |             41 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/recv_address[8]_i_1_n_0                                                                                                          | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |                8 |             41 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/Bus2IP_RdCE                                                                                                                             | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |               21 |             47 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                             |                                                                                                                                                                                                                                  |                7 |             47 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                             |                                                                                                                                                                                                                                  |               12 |             47 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/p_1_in_0                                                                                                                  |                                                                                                                                                                                                                                  |               13 |             47 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/m_axi_rready[3]                                                                                                           |                                                                                                                                                                                                                                  |               12 |             47 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rready[0]                                                                                                           |                                                                                                                                                                                                                                  |                8 |             47 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_axi_rready[1]                                                                                                           |                                                                                                                                                                                                                                  |                9 |             47 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/m_axi_rready[2]                                                                                                           |                                                                                                                                                                                                                                  |               10 |             47 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/p_1_in_0                                                                                                                  |                                                                                                                                                                                                                                  |               11 |             47 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/p_1_in_0                                                                                                                  |                                                                                                                                                                                                                                  |                9 |             47 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0][0]                                                          |                                                                                                                                                                                                                                  |                8 |             47 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                  |                                                                                                                                                                                                                                  |                8 |             47 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                |                                                                                                                                                                                                                                  |                9 |             47 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                               |                                                                                                                                                                                                                                  |                9 |             47 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                     |                                                                                                                                                                                                                                  |               11 |             47 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/Bus2IP_RdCE                                                                                                                             | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |               18 |             47 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/Bus2IP_RdCE                                                                                                                             | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |               15 |             47 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                |                                                                                                                                                                                                                                  |               14 |             47 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                                     |                                                                                                                                                                                                                                  |               11 |             47 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/Bus2IP_RdCE                                                                                                                             | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                      |               24 |             47 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                |                                                                                                                                                                                                                                  |                7 |             47 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                  |                                                                                                                                                                                                                                  |               11 |             47 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                |                                                                                                                                                                                                                                  |                8 |             47 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                  |                                                                                                                                                                                                                                  |                7 |             47 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_ready_i2                                                                                                                                        | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |               14 |             52 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_ready_i2                                                                                                                                        | BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |               11 |             52 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                   |               16 |             58 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |               23 |             58 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |               21 |             58 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |               23 |             58 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                   |               16 |             58 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Wr_cnt_ld                                                                                                                    |               22 |             58 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |               13 |             58 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                   |               16 |             58 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].URNI/USER_LOGIC/interface/outport[64]_i_1_n_0                                                                                                              | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |               21 |             59 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/outport[64]_i_1__0_n_0                                                                                                           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |               24 |             59 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/outport[64]_i_1__1_n_0                                                                                                           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |               23 |             59 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/outport[64]_i_1__2_n_0                                                                                                           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |               22 |             59 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                |                                                                                                                                                                                                                                  |                8 |             64 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                |                                                                                                                                                                                                                                  |                8 |             64 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                |                                                                                                                                                                                                                                  |                8 |             64 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/Using_FPGA.Native_0                                                                     |                                                                                                                                                                                                                                  |               10 |             75 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/Using_FPGA.Native_0                                                                     |                                                                                                                                                                                                                                  |               10 |             75 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/Using_FPGA.Native_0                                                                     |                                                                                                                                                                                                                                  |               10 |             75 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                            | BD_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |               38 |             95 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                            | BD_i/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |               30 |             95 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                            | BD_i/microblaze_3/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |               29 |             95 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |               43 |            120 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |               42 |            120 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0                                                                                                                    |               43 |            120 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MB_Halted[5]                                                                                                                                            |                                                                                                                                                                                                                                  |               16 |            128 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MB_Halted[5]                                                                                                                                            |                                                                                                                                                                                                                                  |               16 |            128 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MB_Halted[5]                                                                                                                                            |                                                                                                                                                                                                                                  |               16 |            128 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                    |                                                                                                                                                                                                                                  |               34 |            137 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                    |                                                                                                                                                                                                                                  |               28 |            137 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                    |                                                                                                                                                                                                                                  |               28 |            137 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |               63 |            165 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |               79 |            221 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |               69 |            221 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |               80 |            221 |
|  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                          |                                                                                                                                                                                                                                  |               76 |            238 |
|  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | BD_i/mdm/U0/Use_E2.BSCAN_I/Dbg_Capture_2                                                                                                                                                                                 |                                                                                                                                                                                                                                  |               64 |            240 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/sample_cmd                                                                                    | BD_i/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |               83 |            300 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/sample_cmd                                                                                    | BD_i/microblaze_3/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |               80 |            300 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/sample_cmd                                                                                    | BD_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |               87 |            300 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[0].UY[0].UZ[0].UD/recv[6].dir/E[0]                                                                                                                                   | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |               78 |            352 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[0].UY[1].UZ[0].UD/recv[6].dir/E[0]                                                                                                                                   | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |               77 |            352 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/load_enable                                                                                                                                        | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |               75 |            352 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[1].UZ[0].UD/recv[6].dir/E[0]                                                                                                                                   | BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UNoC/UX[1].UY[0].UZ[0].UD/recv[6].dir/SR[0]                                                                                                                                          |               70 |            352 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_3/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |              178 |            384 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_2/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |              167 |            384 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                |              170 |            385 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31][0]                                                                                  | BD_i/axi_perf_mon_0/inst/reset_event_cdc_sync1/GEN_SAMPLE_METRIC_CNT_8.Samp_Incrementer_8_reg[0][0]                                                                                                                              |              161 |            640 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31][0]                                                                                  | BD_i/axi_perf_mon_3/inst/reset_event_cdc_sync1/GEN_SAMPLE_METRIC_CNT_8.Samp_Incrementer_8_reg[0][0]                                                                                                                              |              158 |            640 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31][0]                                                                                  | BD_i/axi_perf_mon_1/inst/reset_event_cdc_sync1/GEN_SAMPLE_METRIC_CNT_8.Samp_Incrementer_8_reg[0][0]                                                                                                                              |              159 |            640 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31][0]                                                                                  | BD_i/axi_perf_mon_2/inst/reset_event_cdc_sync1/GEN_SAMPLE_METRIC_CNT_8.Samp_Incrementer_8_reg[0][0]                                                                                                                              |              162 |            640 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/SR[0]                                             |              365 |            704 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/SR[0]                                             |              365 |            704 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/SR[0]                                             |              388 |            704 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          | BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/SR[0]                                             |              352 |            704 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           | BD_i/rst_module/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                  |              451 |           2560 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                          |                                                                                                                                                                                                                                  |              803 |           3285 |
+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    88 |
| 2      |                    23 |
| 3      |                    15 |
| 4      |                    90 |
| 5      |                    27 |
| 6      |                    29 |
| 7      |                    83 |
| 8      |                    40 |
| 9      |                    22 |
| 10     |                    11 |
| 11     |                     1 |
| 12     |                    87 |
| 13     |                    10 |
| 14     |                    12 |
| 15     |                    24 |
| 16+    |                   563 |
+--------+-----------------------+


