//----------------------------------------------------
// Copyright (c) 2014, SHENZHEN PENGRUI SOFT CO LTD. All rights reserved.

// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:

// 1. Redistributions of source code must retain the above copyright notice,
//    this list of conditions and the following disclaimer.
// 2. Redistributions in binary form must reproduce the above copyright notice,
//    this list of conditions and the following disclaimer in the documentation
//    and/or other materials provided with the distribution.

// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
//-----------------------------------------------------------------------------
// Copyright (c) 2014 著作权由深圳鹏瑞软件有限公司所有。著作权人保留一切权利。
//
// 这份授权条款，在使用者符合下列条件的情形下，授予使用者使用及再散播本
// 软件包装原始码及二进位可执行形式的权利，无论此包装是否经改作皆然：
//
// 1. 对于本软件源代码的再散播，必须保留上述的版权宣告、本条件列表，以
//    及下述的免责声明。
// 2. 对于本套件二进位可执行形式的再散播，必须连带以文件以及／或者其他附
//    于散播包装中的媒介方式，重制上述之版权宣告、本条件列表，以及下述
//    的免责声明。

// 免责声明：本软件是本软件版权持有人以及贡献者以现状（"as is"）提供，
// 本软件包装不负任何明示或默示之担保责任，包括但不限于就适售性以及特定目
// 的的适用性为默示性担保。版权持有人及本软件之贡献者，无论任何条件、
// 无论成因或任何责任主义、无论此责任为因合约关系、无过失责任主义或因非违
// 约之侵权（包括过失或其他原因等）而起，对于任何因使用本软件包装所产生的
// 任何直接性、间接性、偶发性、特殊性、惩罚性或任何结果的损害（包括但不限
// 于替代商品或劳务之购用、使用损失、资料损失、利益损失、业务中断等等），
// 不负任何责任，即在该种使用已获事前告知可能会造成此类损害的情形下亦然。
//-----------------------------------------------------------------------------
//所属模块: 系统初始化
//作者：Liuwei
//版本：V1.0.0
//文件描述: 时钟和总线控制寄存器结构定义
//其他说明:
//修订历史:
//2. ...
//1. 日期: 2015-06-01
//   作者: Liuwei
//   新版本号：V1.0.0
//   修改说明: 原始版本
//------------------------------------------------------
#ifndef __sysctl_h__
#define __sysctl_h__

#ifdef __cplusplus
extern "C" {
#endif

//bwscon¼Ä´æÆ÷¶¨Òå
#define bo_bus_ublb_bank7   31          //1=ÆôÓÃUB/LB
#define bo_bus_wait_bank7   30          //1=wait enable
#define bm_bus_width_bank7  0x30000000  //×ÜÏß¿í¶È£¬0=8£¬1=16£¬2=32£¬3=±£Áô
#define bo_bus_width_bank7  28
#define bo_bus_ublb_bank6   27          //1=ÆôÓÃUB/LB
#define bo_bus_wait_bank6   26          //1=wait enable
#define bm_bus_width_bank6  0x03000000  //×ÜÏß¿í¶È£¬0=8£¬1=16£¬2=32£¬3=±£Áô
#define bo_bus_width_bank6  24
#define bo_bus_ublb_bank5   23          //1=ÆôÓÃUB/LB
#define bo_bus_wait_bank5   22          //1=wait enable
#define bm_bus_width_bank5  0x00300000  //×ÜÏß¿í¶È£¬0=8£¬1=16£¬2=32£¬3=±£Áô
#define bo_bus_width_bank5  20
#define bo_bus_ublb_bank4   19          //1=ÆôÓÃUB/LB
#define bo_bus_wait_bank4   18          //1=wait enable
#define bm_bus_width_bank4  0x00030000  //×ÜÏß¿í¶È£¬0=8£¬1=16£¬2=32£¬3=±£Áô
#define bo_bus_width_bank4  16
#define bo_bus_ublb_bank3   15          //1=ÆôÓÃUB/LB
#define bo_bus_wait_bank3   14          //1=wait enable
#define bm_bus_width_bank3  0x00003000  //×ÜÏß¿í¶È£¬0=8£¬1=16£¬2=32£¬3=±£Áô
#define bo_bus_width_bank3  12
#define bo_bus_ublb_bank2   11          //1=ÆôÓÃUB/LB
#define bo_bus_wait_bank2   10          //1=wait enable
#define bm_bus_width_bank2  0x00000300  //×ÜÏß¿í¶È£¬0=8£¬1=16£¬2=32£¬3=±£Áô
#define bo_bus_width_bank2  8
#define bo_bus_ublb_bank1   7           //1=ÆôÓÃUB/LB
#define bo_bus_wait_bank1   6           //1=wait enable
#define bm_bus_width_bank1  0x00000030  //×ÜÏß¿í¶È£¬0=8£¬1=16£¬2=32£¬3=±£Áô
#define bo_bus_width_bank1  4
#define bm_bus_width_bank0  0x00000006  //×ÜÏß¿í¶È£¬0=8£¬1=16£¬2=32£¬3=±£Áô

//bankconx¼Ä´æÆ÷¶¨Òå
#define bm_bankcon_tacs     0x6000      //µØÖ·½¨Á¢ÖÜÆÚ£¬0=0£¬1=1£¬2=2£¬3=4
#define bm_bankcon_tcos     0x1800      //Æ¬Ñ¡½¨Á¢ÖÜÆÚ£¬0=0£¬1=1£¬2=2£¬3=4
#define bm_bankcon_tacc     0x0700      //·ÃÎÊÖÜÆÚ£¬0=1£¬1=2£¬2=3£¬3=4£¬4=6
                                        //5=8£¬6=10£¬7=14£¬ÈôwaitÔÊÐí£¬tacc>=4
#define bm_bankcon_tcoh     0x00c0      //Æ¬Ñ¡±£³ÖÖÜÆÚ£¬0=0£¬1=1£¬2=2£¬3=4
#define bm_bankcon_tcah     0x0030      //µØÖ·±£³ÖÊ±¼ä£¬0=0£¬1=1£¬2=2£¬3=4
#define bm_bankcon_tacp     0x000c      //Ò³Ä£Ê½·ÃÎÊÖÜÆÚ£¬0=2£¬1=3£¬2=4£¬3=6
#define bm_bankcon_pmc      0x0003      //Ò³Ä£Ê½ÅäÖÃ£¬0=normal£¬1=4bytes
                                        //            2=8bytes£¬3=16bytes
#define bo_bankcon_tacs     13
#define bo_bankcon_tcos     11
#define bo_bankcon_tacc     8
#define bo_bankcon_tcoh     6
#define bo_bankcon_tcah     4
#define bo_bankcon_tacp     2
#define bo_bankcon_pmc      0

//bank6/7Î»Óò¶¨Òå
#define bm_b67_mt   0x18000     //´æ´¢Æ÷ÀàÐÍ£¬0=sram,1,2=±£Áô,3=SDRAM
#define bm_b67_trcd 0x0000c     //RAS to CAS clock,0=2,2=3,3=4
#define bm_b67_scan 0x00003     //ÁÐµØÖ·ÏßÊý,0=8,2=9,3=10
#define bo_b67_mt   15
#define bo_b67_trcd 2
#define bo_b67_scan 0

//SDRAM Ë¢ÐÂ¿ØÖÆ
#define SDRAM_refresh_time  863        //2049-15.6(uS)*cn_hclk

#define bo_refresh_refen    23          //1=Ê¹ÄÜË¢ÐÂ
#define bo_refresh_trefmd   22          //Ë¢ÐÂÄ£Ê½£¬0=CBR(CAS before RAS)/Auto
                                        //refresh£¬1=self refresh
#define bm_refresh_trp      0x300000    //RASÔ¤³äµçÖÜÆÚ£¬0=2£¬1=3,2=4£¬4=±£Áô
#define bm_refresh_trc      0x0c0000    //RC×î¶Ì¶¨Ê±£¬0~3=4~7ÖÜÆÚ
#define bm_refresh_tchr     0x030000
#define bm_refresh_refcnt   0x0007ff    //sdramË¢ÐÂ¼ÆÊý=2049-15.6(uS)*cn_hclk
#define bo_refresh_trp      20
#define bo_refresh_trc      18
#define bo_refresh_tchr     16
#define bo_refresh_refcnt   0

//BANKSIZE¼Ä´æÆ÷Î»Óò
#define bo_banksize_bursten 7       //1=ÔÊÐíÍ»·¢
#define bo_banksize_sckeen  5       //1=µôµçÄ£Ê½Ê¹ÄÜ
#define bo_banksize_sclken  4       //1=½öÔÚ·ÃÎÊÊ±Êä³öÊ±ÖÓ
#define bm_banksize_size    0x07    //bank6/7ÄÚ´æ³ß´ç£¬2=128/128M,1=64/64M
                                    //0=32/32M,7=16/16M,6=8/8M,5=4/4M,4=2/2M
#define bo_banksize_size    0

//MRSRB6/7¼Ä´æÆ÷ÉèÖÃ
#define bm_mrsrb_cl         0x70
#define bo_mrsrb_cl         4


struct MEMCON_REG   //地址在0x48000000~0x48000030
{
    vu32 BWSCON;    //0x48000000
    vu32 BANKCON0;  //0x48000004
    vu32 BANKCON1;  //0x48000008
    vu32 BANKCON2;  //0x4800000C
    vu32 BANKCON3;  //0x48000010
    vu32 BANKCON4;  //0x48000014
    vu32 BANKCON5;  //0x48000018
    vu32 BANKCON6;  //0x4800001C
    vu32 BANKCON7;  //0x48000020
    vu32 REFRESH;   //0x48000024
    vu32 BANKSIZE;  //0x48000028
    vu32 MRSRB6;    //0x4800002C
    vu32 MRSRB7;    //0x48000030
};

#define MEMCON_REG_BASE ((struct MEMCON_REG*)0x48000000)

//时钟控制寄存器位域定义
//以下定义适合400M时钟
#define cn_mpll_mdiv    0x5c
#define cn_mpll_pdiv    0x1
#define cn_mpll_sdiv    0x1

//pll控制寄存器位域定义
#define bm_mpll_mdiv    0x000ff000
#define bm_mpll_pdiv    0x000003f0
#define bm_mpll_sdiv    0x00000003
#define bo_mpll_mdiv    12
#define bo_mpll_pdiv    4
#define bo_mpll_sdiv    0
#define bm_upll_mdiv    0x000ff000
#define bm_upll_pdiv    0x000003f0
#define bm_upll_sdiv    0x00000003
#define bo_upll_mdiv    12
#define bo_upll_pdiv    4
#define bo_upll_sdiv    0

//时钟使能寄存器位域定义
#define bo_clkcon_ac97          20
#define bo_clkcon_camera        19
#define bo_clkcon_spi           18
#define bo_clkcon_iis           17
#define bo_clkcon_iic           16
#define bo_clkcon_adc_tch       15
#define bo_clkcon_rtc           14
#define bo_clkcon_gpio          13
#define bo_clkcon_uart2         12
#define bo_clkcon_uart1         11
#define bo_clkcon_uart0         10
#define bo_clkcon_sdi           9
#define bo_clkcon_pwm           8
#define bo_clkcon_usb_device    7
#define bo_clkcon_usb_host      6
#define bo_clkcon_lcd           5
#define bo_clkcon_nand          4
#define bo_clkcon_sleep         3
#define bo_clkcon_idle          2

//时钟除数寄存器定义
#define bo_clkdivn_udivn    3   //0:uclk=upll输出，1:uclk=upll输出/2
#define bm_clkdivn_hdivn    0x6 //hclk除数，0：hclk=fclk,1:hclk=fclk/2
                                //2:hclk=fclk/4,若CAMDIVN[9]=1则再除2
                                //3:hclk=fclk/3,若CAMDIVN[8]=1则再除2
#define bo_clkdivn_hdivn    1
#define bo_clkdivn_pdivn    0   //0：pclk=hclk，1：pclk=hclk/2

struct SYSCON_REG   //地址在0x4c000000
{
    vu32 LOCKTIME;
    vu32 MPLLCON;
    vu32 UPLLCON;
    vu32 CLKCON;
    vu32 CLKSLOW;
    vu32 CLKDIVN;
    vu32 CAMDIVN;
};

#define SYSCON_REG_BASE ((struct SYSCON_REG*)0x4C000000)

#ifdef __cplusplus
}
#endif

#endif /*__sysctl_h__*/

