#ifdef ZZ_INCLUDE_CODE
ZZ_4F1C0:
	T0 = EMU_ReadU32(A0);
	T1 = EMU_ReadU32(A0 + 4); //+ 0x4
	T2 = EMU_ReadU32(A0 + 8); //+ 0x8
	T3 = EMU_ReadU32(A0 + 12); //+ 0xC
	T4 = EMU_ReadU32(A0 + 16); //+ 0x10
	GTE_SetControlRegister(0,T0);
	GTE_SetControlRegister(1,T1);
	GTE_SetControlRegister(2,T2);
	GTE_SetControlRegister(3,T3);
	GTE_SetControlRegister(4,T4);
	ZZ_JUMPREGISTER_BEGIN(RA);
	ZZ_CLOCKCYCLES_JR(12);
	ZZ_JUMPREGISTER(0x8001EFE4,ZZ_1EFA8_3C);
	ZZ_JUMPREGISTER(0x8001EEC8,ZZ_1EE74_54);
	ZZ_JUMPREGISTER(0x80011BBC,ZZ_11800_3BC);
	ZZ_JUMPREGISTER_END();
#endif
ZZ_MARK_TARGET(0x8004F1C0,ZZ_4F1C0);
ZZ_MARK(0x8004F1C4);
ZZ_MARK(0x8004F1C8);
ZZ_MARK(0x8004F1CC);
ZZ_MARK(0x8004F1D0);
ZZ_MARK(0x8004F1D4);
ZZ_MARK(0x8004F1D8);
ZZ_MARK(0x8004F1DC);
ZZ_MARK(0x8004F1E0);
ZZ_MARK(0x8004F1E4);
ZZ_MARK(0x8004F1E8);
ZZ_MARK(0x8004F1EC);
