 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 02:41:34 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: row1_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  row1_reg[1]/CK (DFF_X1)                               0.0000     0.0000 r
  row1_reg[1]/Q (DFF_X1)                                0.6090     0.6090 f
  U1240/ZN (XNOR2_X2)                                   0.2700     0.8790 f
  U1241/ZN (XNOR2_X1)                                   0.2635     1.1425 f
  U735/ZN (XNOR2_X1)                                    0.2633     1.4058 f
  U1242/ZN (NAND3_X1)                                   0.2672     1.6731 r
  U1245/ZN (NAND2_X1)                                   0.1030     1.7761 f
  U1249/ZN (NAND2_X2)                                   0.1067     1.8828 r
  U1255/ZN (NAND2_X2)                                   0.0591     1.9419 f
  U1256/ZN (NAND2_X2)                                   0.0829     2.0248 r
  U1257/ZN (NAND2_X2)                                   0.0588     2.0836 f
  dut_sram_write_data_reg[1]/D (DFF_X2)                 0.0000     2.0836 f
  data arrival time                                                2.0836

  clock clk (rise edge)                                 2.4340     2.4340
  clock network delay (ideal)                           0.0000     2.4340
  clock uncertainty                                    -0.0500     2.3840
  dut_sram_write_data_reg[1]/CK (DFF_X2)                0.0000     2.3840 r
  library setup time                                   -0.2977     2.0863
  data required time                                               2.0863
  --------------------------------------------------------------------------
  data required time                                               2.0863
  data arrival time                                               -2.0836
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0027


1
