{"vcs1":{"timestamp_begin":1731697609.280746933, "rt":1.49, "ut":0.43, "st":0.23}}
{"vcselab":{"timestamp_begin":1731697610.856323577, "rt":1.05, "ut":0.21, "st":0.13}}
{"link":{"timestamp_begin":1731697611.972940352, "rt":0.32, "ut":0.14, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731697608.578490168}
{"VCS_COMP_START_TIME": 1731697608.578490168}
{"VCS_COMP_END_TIME": 1731697613.732630670}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333680}}
{"stitch_vcselab": {"peak_mem": 231568}}
