# Test Status

_Generated by `scripts/update_test_status.py`_


Commands executed:
- `cargo test --release --lib -- --include-ignored`
- `cargo test --release --doc`
- `cargo test --release --test apu -- --include-ignored`
- `cargo test --release --test apu_quirks -- --include-ignored`
- `cargo test --release --test bgb_protocol -- --include-ignored`
- `cargo test --release --test bullygb_hacktix -- --include-ignored`
- `cargo test --release --test cartridge -- --include-ignored`
- `cargo test --release --test cgb_acid2_rom -- --include-ignored`
- `cargo test --release --test cgb_acid_hell_rom -- --include-ignored`
- `cargo test --release --test cgb_sound_roms -- --include-ignored`
- `cargo test --release --test channel_activation -- --include-ignored`
- `cargo test --release --test cpu -- --include-ignored`
- `cargo test --release --test cpu_instrs_rom -- --include-ignored`
- `cargo test --release --test daid -- --include-ignored`
- `cargo test --release --test dmg_acid2_rom -- --include-ignored`
- `cargo test --release --test dmg_sound_roms -- --include-ignored`
- `cargo test --release --test gambatte -- --include-ignored`
- `cargo test --release --test halt_bug_rom -- --include-ignored`
- `cargo test --release --test instr_timing_rom -- --include-ignored`
- `cargo test --release --test interrupt_time_rom -- --include-ignored`
- `cargo test --release --test latch_rtc_test -- --include-ignored`
- `cargo test --release --test mealybug_tearoom -- --include-ignored`
- `cargo test --release --test mem_timing_rom -- --include-ignored`
- `cargo test --release --test mmu -- --include-ignored`
- `cargo test --release --test mooneye_acceptance -- --include-ignored`
- `cargo test --release --test oam_bug_rom_singles -- --include-ignored`
- `cargo test --release --test ppu -- --include-ignored`
- `cargo test --release --test rtc_invalid_banks_test -- --include-ignored`
- `cargo test --release --test same_suite -- --include-ignored`
- `cargo test --release --test serial -- --include-ignored`
- `cargo test --release --test strikethrough -- --include-ignored`
- `cargo test --release --test timer -- --include-ignored`


Combined exit code: 101


## Overall Summary

| Category | Passed | Failed | Ignored | Measured | Total | Pass % |
| --- | --- | --- | --- | --- | --- | --- |
| ROM Test Suites | 1738 | 1988 | 0 | 0 | 3726 | 46.6% |
| Integration Tests | 165 | 2 | 0 | 0 | 167 | 98.8% |
| Unit Tests | 50 | 0 | 0 | 0 | 50 | 100.0% |
| **Overall** | 1953 | 1990 | 0 | 0 | 3943 | 49.5% |

## Detailed Results

### ROM Test Suites

#### bullygb_hacktix (2/2 passing, 100.0%)

| Test | Result |
| --- | --- |
| `bullygb_hacktix__cgb__serial` | ✅ Pass |
| `bullygb_hacktix__dmg__serial` | ✅ Pass |

#### cartridge (3/3 passing, 100.0%)

| Test | Result |
| --- | --- |
| `battery_ram_saved_to_disk` | ✅ Pass |
| `mbc30_header_detection` | ✅ Pass |
| `mbc3_rtc_state_roundtrips_to_disk` | ✅ Pass |

#### cgb_acid2_rom (1/1 passing, 100.0%)

| Test | Result |
| --- | --- |
| `cgb_acid2_rom` | ✅ Pass |

#### cgb_acid_hell_rom (1/1 passing, 100.0%)

| Test | Result |
| --- | --- |
| `cgb_acid_hell_rom` | ✅ Pass |

#### cgb_sound_roms (12/12 passing, 100.0%)

| Test | Result |
| --- | --- |
| `cgb_sound_01_registers` | ✅ Pass |
| `cgb_sound_02_len_ctr` | ✅ Pass |
| `cgb_sound_03_trigger` | ✅ Pass |
| `cgb_sound_04_sweep` | ✅ Pass |
| `cgb_sound_05_sweep_details` | ✅ Pass |
| `cgb_sound_06_overflow_on_trigger` | ✅ Pass |
| `cgb_sound_07_len_sweep_period_sync` | ✅ Pass |
| `cgb_sound_08_len_ctr_during_power` | ✅ Pass |
| `cgb_sound_09_wave_read_while_on` | ✅ Pass |
| `cgb_sound_10_wave_trigger_while_on` | ✅ Pass |
| `cgb_sound_11_regs_after_power` | ✅ Pass |
| `cgb_sound_12_wave` | ✅ Pass |

#### cpu_instrs_rom (11/11 passing, 100.0%)

| Test | Result |
| --- | --- |
| `cpu_instrs_01_special` | ✅ Pass |
| `cpu_instrs_02_interrupts` | ✅ Pass |
| `cpu_instrs_03_op_sp_hl` | ✅ Pass |
| `cpu_instrs_04_op_r_imm` | ✅ Pass |
| `cpu_instrs_05_op_rp` | ✅ Pass |
| `cpu_instrs_06_ld_r_r` | ✅ Pass |
| `cpu_instrs_07_jr_jp_call_ret_rst` | ✅ Pass |
| `cpu_instrs_08_misc_instrs` | ✅ Pass |
| `cpu_instrs_09_op_r_r` | ✅ Pass |
| `cpu_instrs_10_bit_ops` | ✅ Pass |
| `cpu_instrs_11_op_a_hl` | ✅ Pass |

#### daid (8/8 passing, 100.0%)

| Test | Result |
| --- | --- |
| `daid_ppu_scanline_bgp_dmg` | ✅ Pass |
| `daid_ppu_scanline_bgp_gbc` | ✅ Pass |
| `daid_speed_switch_timing_div` | ✅ Pass |
| `daid_speed_switch_timing_ly` | ✅ Pass |
| `daid_speed_switch_timing_stat` | ✅ Pass |
| `daid_stop_instr_cgb` | ✅ Pass |
| `daid_stop_instr_cgb_mode3` | ✅ Pass |
| `daid_stop_instr_dmg` | ✅ Pass |

#### dmg_acid2_rom (1/1 passing, 100.0%)

| Test | Result |
| --- | --- |
| `dmg_acid2_rom` | ✅ Pass |

#### dmg_sound_roms (12/12 passing, 100.0%)

| Test | Result |
| --- | --- |
| `dmg_sound_01_registers` | ✅ Pass |
| `dmg_sound_02_len_ctr` | ✅ Pass |
| `dmg_sound_03_trigger` | ✅ Pass |
| `dmg_sound_04_sweep` | ✅ Pass |
| `dmg_sound_05_sweep_details` | ✅ Pass |
| `dmg_sound_06_overflow_on_trigger` | ✅ Pass |
| `dmg_sound_07_len_sweep_period_sync` | ✅ Pass |
| `dmg_sound_08_len_ctr_during_power` | ✅ Pass |
| `dmg_sound_09_wave_read_while_on` | ✅ Pass |
| `dmg_sound_10_wave_trigger_while_on` | ✅ Pass |
| `dmg_sound_11_regs_after_power` | ✅ Pass |
| `dmg_sound_12_wave_write_while_on` | ✅ Pass |

#### gambatte (1527/3424 passing, 44.6%)

| Test | Result |
| --- | --- |
| `cgbpal_m3/cgbpal_m3end_4_cgb04c_out1.gbc` | ✅ Pass |
| `cgbpal_m3/cgbpal_m3end_ds_4_cgb04c_out1.gbc` | ✅ Pass |
| `cgbpal_m3/cgbpal_m3end_scx2_4_cgb04c_out1.gbc` | ✅ Pass |
| `cgbpal_m3/cgbpal_m3end_scx3_4_cgb04c_out1.gbc` | ✅ Pass |
| `cgbpal_m3/cgbpal_m3end_scx5_4_cgb04c_out1.gbc` | ✅ Pass |
| `cgbpal_m3/cgbpal_m3end_scx5_ds_4_cgb04c_out1.gbc` | ✅ Pass |
| `cgbpal_m3/cgbpal_m3start_1_cgb04c_out1.gbc` | ✅ Pass |
| `cgbpal_m3/cgbpal_m3start_ds_1_cgb04c_out1.gbc` | ✅ Pass |
| `cgbpal_m3/cgbpal_read_m3start_1_cgb04c_out00.gbc` | ✅ Pass |
| `cgbpal_m3/cgbpal_read_m3start_ds_1_cgb04c_out00.gbc` | ✅ Pass |
| `cgbpal_m3/cgbpal_read_m3start_ds_lcdoffset1_1_cgb04c_out00.gbc` | ✅ Pass |
| `cgbpal_m3/cgbpal_read_m3start_lcdoffset1_1_cgb04c_out00.gbc` | ✅ Pass |
| `cgbpal_m3/cgbpal_write_m3start_1_cgb04c_out01.gbc` | ✅ Pass |
| `cgbpal_m3/cgbpal_write_m3start_ds_1_cgb04c_out01.gbc` | ✅ Pass |
| `cgbpal_m3/cgbpal_write_m3start_ds_lcdoffset1_1_cgb04c_out01.gbc` | ✅ Pass |
| `cgbpal_m3/cgbpal_write_m3start_lcdoffset1_1_cgb04c_out01.gbc` | ✅ Pass |
| `display_startstate/irq_dmg08_cgb04c_outE1.gbc` | ✅ Pass |
| `div/start_stop1_inc_1_cgb04c_out00.gbc` | ✅ Pass |
| `div/start_stop1_inc_2_cgb04c_out01.gbc` | ✅ Pass |
| `div/start_stop2_inc_1_cgb04c_out00.gbc` | ✅ Pass |
| `div/start_stop2_inc_2_cgb04c_out01.gbc` | ✅ Pass |
| `dma/dma_dst_wrap_1_cgb04c_out1.gbc` | ✅ Pass |
| `dma/dma_src_wrap_cgb04c_out1.gbc` | ✅ Pass |
| `dma/gdma_cycles_2xshort_ds_1_cgb04c_out3.gbc` | ✅ Pass |
| `dma/gdma_cycles_2xshort_scx5_ds_1_cgb04c_out3.gbc` | ✅ Pass |
| `dma/gdma_cycles_2xshort_scx5_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `dma/gdma_cycles_long_1_cgb04c_out3.gbc` | ✅ Pass |
| `dma/gdma_cycles_long_ds_1_cgb04c_out3.gbc` | ✅ Pass |
| `dma/gdma_cycles_long_scx2_1_cgb04c_out3.gbc` | ✅ Pass |
| `dma/gdma_cycles_long_scx3_1_cgb04c_out3.gbc` | ✅ Pass |
| `dma/gdma_cycles_long_scx5_1_cgb04c_out3.gbc` | ✅ Pass |
| `dma/gdma_cycles_long_scx5_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `dma/gdma_cycles_short_1_cgb04c_out3.gbc` | ✅ Pass |
| `dma/gdma_cycles_short_ds_1_cgb04c_out3.gbc` | ✅ Pass |
| `dma/gdma_cycles_short_scx2_1_cgb04c_out3.gbc` | ✅ Pass |
| `dma/gdma_cycles_short_scx3_1_cgb04c_out3.gbc` | ✅ Pass |
| `dma/gdma_cycles_short_scx5_1_cgb04c_out3.gbc` | ✅ Pass |
| `dma/gdma_cycles_short_scx5_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `dma/gdma_start_1_cgb04c_out1.gbc` | ✅ Pass |
| `dma/gdma_weird_1_cgb04c_out3.gbc` | ✅ Pass |
| `dma/hdma_cycles_1_cgb04c_out3.gbc` | ✅ Pass |
| `dma/hdma_cycles_ds_1_cgb04c_out3.gbc` | ✅ Pass |
| `dma/hdma_cycles_scx2_1_cgb04c_out3.gbc` | ✅ Pass |
| `dma/hdma_cycles_scx3_1_cgb04c_out3.gbc` | ✅ Pass |
| `dma/hdma_cycles_scx5_1_cgb04c_out3.gbc` | ✅ Pass |
| `dma/hdma_cycles_scx5_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `dma/hdma_disable_display_1_cgb04c_out1.gbc` | ✅ Pass |
| `dma/hdma_disabled_display_1_cgb04c_out1.gbc` | ✅ Pass |
| `dma/hdma_disabled_display_2_cgb04c_out0.gbc` | ✅ Pass |
| `dma/hdma_ei_m3halt_m0unhalt_ly_2_cgb04c_out03.gbc` | ✅ Pass |
| `dma/hdma_late_destl_2_cgb04c_out1.gbc` | ✅ Pass |
| `dma/hdma_late_disable_1_cgb04c_out0.gbc` | ✅ Pass |
| `dma/hdma_late_disable_ds_1_cgb04c_out0.gbc` | ✅ Pass |
| `dma/hdma_late_disable_ds_2_cgb04c_out1.gbc` | ✅ Pass |
| `dma/hdma_late_disable_scx2_1_cgb04c_out0.gbc` | ✅ Pass |
| `dma/hdma_late_disable_scx2_2_cgb04c_out1.gbc` | ✅ Pass |
| `dma/hdma_late_disable_scx3_1_cgb04c_out0.gbc` | ✅ Pass |
| `dma/hdma_late_disable_scx3_2_cgb04c_out1.gbc` | ✅ Pass |
| `dma/hdma_late_disable_scx5_1_cgb04c_out0.gbc` | ✅ Pass |
| `dma/hdma_late_disable_scx5_2_cgb04c_out1.gbc` | ✅ Pass |
| `dma/hdma_late_ei_m3halt_m2unhalt_ly_scx1_2_cgb04c_out03.gbc` | ✅ Pass |
| `dma/hdma_late_ei_m3halt_m2unhalt_ly_scx1_4_cgb04c_out03.gbc` | ✅ Pass |
| `dma/hdma_late_ei_m3halt_m2unhalt_ly_scx1_6_cgb04c_out03.gbc` | ✅ Pass |
| `dma/hdma_late_ei_m3halt_m2unhalt_pc_scx1_1_cgb04c_outAC.gbc` | ✅ Pass |
| `dma/hdma_late_ei_m3halt_m2unhalt_pc_scx1_2_cgb04c_outAD.gbc` | ✅ Pass |
| `dma/hdma_late_ei_m3halt_m2unhalt_pc_scx1_3_cgb04c_outAE.gbc` | ✅ Pass |
| `dma/hdma_late_enable_1_cgb04c_out1.gbc` | ✅ Pass |
| `dma/hdma_late_enable_ds_1_cgb04c_out1.gbc` | ✅ Pass |
| `dma/hdma_late_enable_ds_lcdoffset1_1_cgb04c_out1.gbc` | ✅ Pass |
| `dma/hdma_late_enable_lcdoffset3_1_cgb04c_out1.gbc` | ✅ Pass |
| `dma/hdma_late_if_and_ie_halt_2_cgb04c_out02.gbc` | ✅ Pass |
| `dma/hdma_late_length_2_cgb04c_out1.gbc` | ✅ Pass |
| `dma/hdma_late_m0halt_1_cgb04c_out00.gbc` | ✅ Pass |
| `dma/hdma_late_m0halt_ds_1_cgb04c_out00.gbc` | ✅ Pass |
| `dma/hdma_late_m0halt_ds_lcdoffset1_2_cgb04c_outFF.gbc` | ✅ Pass |
| `dma/hdma_late_m0halt_lcdoffset3_2_cgb04c_outFF.gbc` | ✅ Pass |
| `dma/hdma_late_m0unhalt_2_cgb04c_outFF.gbc` | ✅ Pass |
| `dma/hdma_late_m0unhalt_ds_2_cgb04c_outFF.gbc` | ✅ Pass |
| `dma/hdma_late_m3halt_m0unhalt_scx1_1_cgb04c_outFF.gbc` | ✅ Pass |
| `dma/hdma_late_m3halt_m0unhalt_scx1_2_cgb04c_outFF.gbc` | ✅ Pass |
| `dma/hdma_late_m3halt_m0unhalt_scx1_3_cgb04c_outFF.gbc` | ✅ Pass |
| `dma/hdma_late_m3halt_m0unhalt_scx1_4_cgb04c_outFF.gbc` | ✅ Pass |
| `dma/hdma_late_m3halt_m0unhalt_scx2_1_cgb04c_outFF.gbc` | ✅ Pass |
| `dma/hdma_late_m3halt_m0unhalt_scx2_2_cgb04c_outFF.gbc` | ✅ Pass |
| `dma/hdma_late_m3halt_m0unhalt_scx2_3_cgb04c_outFF.gbc` | ✅ Pass |
| `dma/hdma_late_m3halt_m0unhalt_scx2_4_cgb04c_outFF.gbc` | ✅ Pass |
| `dma/hdma_late_m3halt_m2unhalt_inc_scx1_1_cgb04c_out01.gbc` | ✅ Pass |
| `dma/hdma_late_m3halt_m2unhalt_inc_scx1_3_cgb04c_out01.gbc` | ✅ Pass |
| `dma/hdma_late_m3halt_m2unhalt_inc_scx2_1_cgb04c_out01.gbc` | ✅ Pass |
| `dma/hdma_late_m3halt_m2unhalt_inc_scx2_3_cgb04c_out01.gbc` | ✅ Pass |
| `dma/hdma_late_m3halt_m2unhalt_ly_scx1_2_cgb04c_out03.gbc` | ✅ Pass |
| `dma/hdma_late_m3halt_m2unhalt_ly_scx1_4_cgb04c_out03.gbc` | ✅ Pass |
| `dma/hdma_late_m3halt_m2unhalt_ly_scx1_6_cgb04c_out03.gbc` | ✅ Pass |
| `dma/hdma_late_m3halt_m2unhalt_ly_scx2_2_cgb04c_out03.gbc` | ✅ Pass |
| `dma/hdma_late_m3halt_m2unhalt_ly_scx2_4_cgb04c_out03.gbc` | ✅ Pass |
| `dma/hdma_late_m3halt_m2unhalt_ly_scx2_6_cgb04c_out03.gbc` | ✅ Pass |
| `dma/hdma_late_m3halt_m2unhalt_scx1_2_cgb04c_outFF.gbc` | ✅ Pass |
| `dma/hdma_late_m3halt_m2unhalt_scx2_2_cgb04c_outFF.gbc` | ✅ Pass |
| `dma/hdma_late_m3speedchange_hdma5_scx1_3_cgb04c_outFF.gbc` | ✅ Pass |
| `dma/hdma_late_m3speedchange_hdma5_scx1_ds_2_cgb04c_outFF.gbc` | ✅ Pass |
| `dma/hdma_late_m3speedchange_hdma5_scx2_3_cgb04c_outFF.gbc` | ✅ Pass |
| `dma/hdma_late_m3speedchange_hdma5_scx2_ds_2_cgb04c_outFF.gbc` | ✅ Pass |
| `dma/hdma_late_m3speedchange_inc_scx1_1_cgb04c_out01.gbc` | ✅ Pass |
| `dma/hdma_late_m3speedchange_inc_scx1_3_cgb04c_out01.gbc` | ✅ Pass |
| `dma/hdma_late_m3speedchange_read_hdmadst00_scx1_2_cgb04c_out9F.gbc` | ✅ Pass |
| `dma/hdma_late_m3speedchange_read_hdmadst00_scx1_ds_2_cgb04c_out9F.gbc` | ✅ Pass |
| `dma/hdma_late_m3speedchange_read_hdmadst00_scx2_2_cgb04c_out9F.gbc` | ✅ Pass |
| `dma/hdma_late_m3speedchange_read_hdmadst00_scx2_ds_2_cgb04c_out9F.gbc` | ✅ Pass |
| `dma/hdma_late_m3speedchange_tima_scx1_ds_5_cgb04c_outF8.gbc` | ✅ Pass |
| `dma/hdma_late_speedchange_inc_scx1_ds_1_cgb04c_out01.gbc` | ✅ Pass |
| `dma/hdma_late_speedchange_inc_scx1_ds_3_cgb04c_out01.gbc` | ✅ Pass |
| `dma/hdma_late_wrambank_2_cgb04c_out1.gbc` | ✅ Pass |
| `dma/hdma_m0halt_late_m3unhalt_scx1_1_cgb04c_outFF.gbc` | ✅ Pass |
| `dma/hdma_m0speedchange_late_m3wakeup_scx1_1_cgb04c_outFF.gbc` | ✅ Pass |
| `dma/hdma_m0speedchange_late_m3wakeup_scx2_1_cgb04c_outFF.gbc` | ✅ Pass |
| `dma/hdma_m1halt_m0unhalt_hdma5_cgb04c_outFF.gbc` | ✅ Pass |
| `dma/hdma_m2halt_m0unhalt_hdma5_cgb04c_outFF.gbc` | ✅ Pass |
| `dma/hdma_m3halt_m0unhalt_ly_2_cgb04c_out03.gbc` | ✅ Pass |
| `dma/hdma_m3speedchange_late_m0wakeup_1_cgb04c_outFF.gbc` | ✅ Pass |
| `dma/hdma_start_2_cgb04c_out1.gbc` | ✅ Pass |
| `dma/hdma_start_ds_2_cgb04c_out1.gbc` | ✅ Pass |
| `dma/hdma_start_ly0_2_cgb04c_out1.gbc` | ✅ Pass |
| `dma/hdma_start_scx2_2_cgb04c_out1.gbc` | ✅ Pass |
| `dma/hdma_start_scx3_2_cgb04c_out1.gbc` | ✅ Pass |
| `dma/hdma_start_scx5_2_cgb04c_out1.gbc` | ✅ Pass |
| `dma/hdma_start_scx5_ds_2_cgb04c_out1.gbc` | ✅ Pass |
| `dma/hdma_transition_ei_halt_late_unhalt_scx1_1_cgb04c_out00.gbc` | ✅ Pass |
| `dma/hdma_transition_halt_hdmadst_unhalt_cgb04c_out01.gbc` | ✅ Pass |
| `dma/hdma_transition_halt_late_unhalt_scx1_2_cgb04c_outFF.gbc` | ✅ Pass |
| `dma/hdma_transition_speedchange_7fffstop_inc_cgb04c_out02.gbc` | ✅ Pass |
| `dma/late_gdma_pc_7ffe_2_cgb04c_out00.gbc` | ✅ Pass |
| `enable_display/disable_display_regs_1_dmg08_cgb04c_out66e46666009266666666.gbc` | ✅ Pass |
| `enable_display/disable_display_regs_2_dmg08_cgb04c_out66e06666006666666666.gbc` | ✅ Pass |
| `enable_display/disable_display_regs_3_dmg08_cgb04c_out91e06666006666666666.gbc` | ✅ Pass |
| `enable_display/enable_display_ly0_m2irq_dmg08_out0_cgb04c_out0.gbc` | ✅ Pass |
| `enable_display/enable_display_ly0_oambusy_read_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `enable_display/enable_display_ly0_oambusy_read_ds_1_cgb04c_out0.gbc` | ✅ Pass |
| `enable_display/frame0_m0irq_count_scx2_ds_2_cgb04c_out90.gbc` | ✅ Pass |
| `enable_display/frame0_m0irq_count_scx3_2_dmg08_cgb04c_out90.gbc` | ✅ Pass |
| `enable_display/frame0_m0irq_count_scx3_ds_2_cgb04c_out90.gbc` | ✅ Pass |
| `enable_display/frame0_m1stat_2_dmg08_cgb04c_out81.gbc` | ✅ Pass |
| `enable_display/frame0_m1stat_ds_2_cgb04c_out81.gbc` | ✅ Pass |
| `enable_display/frame1_m0irq_count_scx2_ds_2_cgb04c_out90.gbc` | ✅ Pass |
| `enable_display/frame1_m0irq_count_scx3_2_dmg08_cgb04c_out90.gbc` | ✅ Pass |
| `enable_display/frame1_m0irq_count_scx3_ds_2_cgb04c_out90.gbc` | ✅ Pass |
| `enable_display/frame1_m1stat_2_dmg08_cgb04c_out81.gbc` | ✅ Pass |
| `enable_display/frame1_m1stat_ds_2_cgb04c_out81.gbc` | ✅ Pass |
| `enable_display/frame2_m0irq_count_scx3_2_dmg08_cgb04c_out90.gbc` | ✅ Pass |
| `enable_display/lcdcenable_lyc0irq_1_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `enable_display/lcdcenable_lyc0irq_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `enable_display/ly0_late_cgbpr_1_cgb04c_out55.gbc` | ✅ Pass |
| `enable_display/ly0_late_cgbpr_ds_1_cgb04c_out55.gbc` | ✅ Pass |
| `enable_display/ly0_late_cgbpw_1_cgb04c_outAA.gbc` | ✅ Pass |
| `enable_display/ly0_late_cgbpw_ds_1_cgb04c_outAA.gbc` | ✅ Pass |
| `enable_display/ly0_late_vramr_1_dmg08_cgb04c_out55.gbc` | ✅ Pass |
| `enable_display/ly0_late_vramr_2_dmg08_outFF_cgb04c_out55.gbc` | ✅ Pass |
| `enable_display/ly0_late_vramr_ds_1_cgb04c_out55.gbc` | ✅ Pass |
| `enable_display/ly0_m0irq_scx0_2_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `enable_display/ly0_m0irq_scx0_ds_2_cgb04c_outE2.gbc` | ✅ Pass |
| `enable_display/ly0_m0irq_scx1_2_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `enable_display/ly0_m0irq_scx1_ds_2_cgb04c_outE2.gbc` | ✅ Pass |
| `enable_display/ly1_late_cgbpw_1_cgb04c_outAA.gbc` | ✅ Pass |
| `enable_display/ly_dmg08_cgb04c_out00.gbc` | ✅ Pass |
| `enable_display/nextstat_1_dmg08_cgb04c_out84.gbc` | ✅ Pass |
| `enable_display/stat_dmg08_cgb04c_out84.gbc` | ✅ Pass |
| `halt/ifandie_ei_halt_m2int_m0stat_2_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `halt/ifandie_ei_halt_sra_dmg08_cgb04c_out0A.gbc` | ✅ Pass |
| `halt/late_m0int_halt_m0stat_scx2_1a_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `halt/late_m0int_halt_m0stat_scx2_2a_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `halt/late_m0int_halt_m0stat_scx2_4a_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `halt/late_m0int_halt_m0stat_scx3_1a_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `halt/late_m0int_halt_m0stat_scx3_2a_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `halt/late_m0int_halt_m0stat_scx3_3a_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `halt/late_m0int_halt_m0stat_scx3_4a_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `halt/late_m0irq_halt_dec_scx2_2_dmg08_cgb04c_out6.gbc` | ✅ Pass |
| `halt/late_m0irq_halt_dec_scx3_2_dmg08_cgb04c_out6.gbc` | ✅ Pass |
| `halt/late_m0irq_halt_m0stat_scx2_1a_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `halt/late_m0irq_halt_m0stat_scx2_2a_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `halt/late_m0irq_halt_m0stat_scx2_3b_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `halt/late_m0irq_halt_m0stat_scx2_4b_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `halt/late_m0irq_halt_m0stat_scx3_1a_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `halt/late_m0irq_halt_m0stat_scx3_2a_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `halt/late_m0irq_halt_m0stat_scx3_3b_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `halt/late_m0irq_halt_m0stat_scx3_4b_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `halt/m0int_m0stat_scx2_ds_1_cgb04c_out0.gbc` | ✅ Pass |
| `halt/m0int_m0stat_scx3_ds_1_cgb04c_out0.gbc` | ✅ Pass |
| `halt/m0irq_m0stat_scx2_ds_1_cgb04c_out0.gbc` | ✅ Pass |
| `halt/m0irq_m0stat_scx3_ds_1_cgb04c_out0.gbc` | ✅ Pass |
| `halt/m1int_ly_1_dmg08_cgb04c_out90.gbc` | ✅ Pass |
| `halt/noime_ifandie_halt_lda_3c_dmg08_cgb04c_out3F.gbc` | ✅ Pass |
| `halt/noime_ifandie_halt_sra_dmg08_cgb04c_outF1.gbc` | ✅ Pass |
| `halt/noime_ifandie_m2int_m0stat_2_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `halt/noime_m2irq_m0stat_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `irq_precedence/hdma_vs_m0_scx1_cgb04c_out1234.gbc` | ✅ Pass |
| `irq_precedence/hdma_vs_m0_scx2_halt_cgb04c_out1234.gbc` | ✅ Pass |
| `irq_precedence/hdma_vs_m0_scx3_cgb04c_out1234.gbc` | ✅ Pass |
| `irq_precedence/if_and_ie_0_if_1_dmg08_cgb04c_outE4.gbc` | ✅ Pass |
| `irq_precedence/if_and_ie_0_if_2_dmg08_cgb04c_outE1.gbc` | ✅ Pass |
| `irq_precedence/if_and_ie_0_vector_1_dmg08_cgb04c_out00.gbc` | ✅ Pass |
| `irq_precedence/if_and_ie_0_vector_2_dmg08_cgb04c_out50.gbc` | ✅ Pass |
| `irq_precedence/if_and_ie_0_vector_3_dmg08_cgb04c_out00.gbc` | ✅ Pass |
| `irq_precedence/if_and_ie_0_vector_4_dmg08_cgb04c_out50.gbc` | ✅ Pass |
| `irq_precedence/late_hdma_vs_ei_scx1_2_cgb04c_out1234.gbc` | ✅ Pass |
| `irq_precedence/late_hdma_vs_ei_scx2_2_cgb04c_out1234.gbc` | ✅ Pass |
| `irq_precedence/late_hdma_vs_ie_scx1_2_cgb04c_out1234.gbc` | ✅ Pass |
| `irq_precedence/late_hdma_vs_ie_scx2_2_cgb04c_out1234.gbc` | ✅ Pass |
| `irq_precedence/late_hdma_vs_tima_scx1_1_cgb04c_out1234.gbc` | ✅ Pass |
| `irq_precedence/late_hdma_vs_tima_scx1_halt_1_cgb04c_out1234.gbc` | ✅ Pass |
| `irq_precedence/late_hdma_vs_tima_scx2_1_cgb04c_out1234.gbc` | ✅ Pass |
| `irq_precedence/late_hdma_vs_tima_scx2_halt_1_cgb04c_out1234.gbc` | ✅ Pass |
| `irq_precedence/late_if_via_sp_if_1_dmg08_cgb04c_outFD.gbc` | ✅ Pass |
| `irq_precedence/late_if_via_sp_if_2_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `irq_precedence/late_m0irq_retrigger_2_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `irq_precedence/late_m0irq_retrigger_ds_2_cgb04c_outE0.gbc` | ✅ Pass |
| `irq_precedence/late_m0irq_retrigger_scx1_2_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `irq_precedence/late_m0irq_retrigger_scx1_ds_2_cgb04c_outE0.gbc` | ✅ Pass |
| `lcd_offset/offset1_lyc8fint_m1irq_ds_1_cgb04c_outE0.gbc` | ✅ Pass |
| `lcd_offset/offset1_lyc8fint_m1irq_ds_2_cgb04c_outE3.gbc` | ✅ Pass |
| `lcd_offset/offset1_lyc8fint_m1stat_1_cgb04c_outC4.gbc` | ✅ Pass |
| `lcd_offset/offset1_lyc8fint_m1stat_2_cgb04c_outC1.gbc` | ✅ Pass |
| `lcd_offset/offset1_lyc8fint_m1stat_ds_2_cgb04c_outC1.gbc` | ✅ Pass |
| `lcd_offset/offset1_lyc98int_ly_count_ds_1_cgb04c_out99.gbc` | ✅ Pass |
| `lcd_offset/offset1_lyc99int_m0irq_count_scx1_ds_1_cgb04c_out90.gbc` | ✅ Pass |
| `lcd_offset/offset1_lyc99int_m0irq_count_scx1_ds_2_cgb04c_out90.gbc` | ✅ Pass |
| `lcd_offset/offset1_lyc99int_m0irq_count_scx2_ds_2_cgb04c_out90.gbc` | ✅ Pass |
| `lcd_offset/offset1_lyc99int_m0stat_count_scx1_ds_1_cgb04c_out90.gbc` | ✅ Pass |
| `lcd_offset/offset1_lyc99int_m0stat_count_scx1_ds_2_cgb04c_out90.gbc` | ✅ Pass |
| `lcd_offset/offset1_lyc99int_m0stat_count_scx2_1_cgb04c_out90.gbc` | ✅ Pass |
| `lcd_offset/offset1_lyc99int_m0stat_count_scx2_2_cgb04c_out90.gbc` | ✅ Pass |
| `lcd_offset/offset1_lyc99int_m0stat_count_scx2_ds_2_cgb04c_out90.gbc` | ✅ Pass |
| `lcd_offset/offset1_lyc99int_m0stat_count_scx3_2_cgb04c_out90.gbc` | ✅ Pass |
| `lcd_offset/offset1_lyc99int_m2irq_count_1_cgb04c_out98.gbc` | ✅ Pass |
| `lcd_offset/offset1_lyc99int_m2irq_count_2_cgb04c_out90.gbc` | ✅ Pass |
| `lcd_offset/offset1_lyc99int_m2irq_count_ds_1_cgb04c_out98.gbc` | ✅ Pass |
| `lcd_offset/offset1_lyc99int_m2stat_count_1_cgb04c_out91.gbc` | ✅ Pass |
| `lcd_offset/offset1_lyc99int_m2stat_count_2_cgb04c_out90.gbc` | ✅ Pass |
| `lcd_offset/offset1_lyc99int_m2stat_count_ds_1_cgb04c_out91.gbc` | ✅ Pass |
| `lcd_offset/offset1_lyc99int_m3stat_count_ds_1_cgb04c_out90.gbc` | ✅ Pass |
| `lcd_offset/offset2_lyc8fint_m1irq_1_cgb04c_outE0.gbc` | ✅ Pass |
| `lcd_offset/offset2_lyc8fint_m1irq_2_cgb04c_outE3.gbc` | ✅ Pass |
| `lcd_offset/offset2_lyc8fint_m1stat_1_cgb04c_outC4.gbc` | ✅ Pass |
| `lcd_offset/offset2_lyc8fint_m1stat_2_cgb04c_outC1.gbc` | ✅ Pass |
| `lcd_offset/offset2_lyc98int_ly_count_1_cgb04c_out99.gbc` | ✅ Pass |
| `lcd_offset/offset2_lyc98int_ly_count_3_cgb04c_out9A.gbc` | ✅ Pass |
| `lcd_offset/offset2_lyc99int_m0stat_count_scx1_1_cgb04c_out90.gbc` | ✅ Pass |
| `lcd_offset/offset2_lyc99int_m0stat_count_scx1_2_cgb04c_out90.gbc` | ✅ Pass |
| `lcd_offset/offset2_lyc99int_m0stat_count_scx2_2_cgb04c_out90.gbc` | ✅ Pass |
| `lcd_offset/offset2_lyc99int_m2irq_count_1_cgb04c_out98.gbc` | ✅ Pass |
| `lcd_offset/offset2_lyc99int_m2irq_count_2_cgb04c_out90.gbc` | ✅ Pass |
| `lcd_offset/offset3_lyc8fint_m1irq_1_cgb04c_outE0.gbc` | ✅ Pass |
| `lcd_offset/offset3_lyc8fint_m1irq_2_cgb04c_outE3.gbc` | ✅ Pass |
| `lcd_offset/offset3_lyc8fint_m1stat_2_cgb04c_outC1.gbc` | ✅ Pass |
| `lcd_offset/offset3_lyc99int_m0stat_count_scx0_1_cgb04c_out90.gbc` | ✅ Pass |
| `lcd_offset/offset3_lyc99int_m0stat_count_scx1_1_cgb04c_out90.gbc` | ✅ Pass |
| `lcd_offset/offset3_lyc99int_m0stat_count_scx1_2_cgb04c_out90.gbc` | ✅ Pass |
| `lcd_offset/offset3_lyc99int_m2irq_count_1_cgb04c_out98.gbc` | ✅ Pass |
| `lcd_offset/offset3_lyc99int_m2stat_count_1_cgb04c_out91.gbc` | ✅ Pass |
| `lcd_offset/offset3_lyc99int_m3stat_count_1_cgb04c_out90.gbc` | ✅ Pass |
| `lcdirq_precedence/lcdirqprecedence_lycirq_ly91_lcdstat68_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `lcdirq_precedence/lcdirqprecedence_m0irq_ly00_lcdstat48_lyc00_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `lcdirq_precedence/lcdirqprecedence_m0irq_ly00_lcdstat48_lyc99_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `lcdirq_precedence/lcdirqprecedence_m0irq_ly00_lcdstat58_lyc00_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `lcdirq_precedence/lcdirqprecedence_m0irq_ly00_lcdstat58_lyc99_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `lcdirq_precedence/lycirq_ly00_lcdstat50_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `lcdirq_precedence/lycirq_ly91_lcdstat50_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `lcdirq_precedence/lycirq_ly99_lcdstat50_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `lcdirq_precedence/m0irq_ly00_lcdstat18_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `lcdirq_precedence/m0irq_ly44_lcdstat48_lyc44_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `lcdirq_precedence/m2irq_ly00_lcdstat28_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `lcdirq_precedence/m2irq_ly00_lcdstat30_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `lcdirq_precedence/m2irq_ly8f_lcdstat28_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `ly0/lycint152_ly0stat_1_dmg08_cgb04c_outC1.gbc` | ✅ Pass |
| `ly0/lycint152_ly0stat_3_dmg08_cgb04c_outC2.gbc` | ✅ Pass |
| `ly0/lycint152_ly0stat_ds_1_cgb04c_outC1.gbc` | ✅ Pass |
| `ly0/lycint152_ly0stat_ds_2_cgb04c_outC1.gbc` | ✅ Pass |
| `ly0/lycint152_ly0stat_ds_3_cgb04c_outC2.gbc` | ✅ Pass |
| `ly0/lycint152_ly153_1_dmg08_cgb04c_out98.gbc` | ✅ Pass |
| `ly0/lycint152_ly153_ds_1_cgb04c_out98.gbc` | ✅ Pass |
| `ly0/lycint152_ly153_ds_3_cgb04c_out99.gbc` | ✅ Pass |
| `ly0/lycint152_ly153_ds_5_cgb04c_out00.gbc` | ✅ Pass |
| `ly0/lycint152_ly1_m2irq_1_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `ly0/lycint152_lyc0flag_2_dmg08_cgb04c_outC5.gbc` | ✅ Pass |
| `ly0/lycint152_lyc0flag_3_dmg08_cgb04c_outC4.gbc` | ✅ Pass |
| `ly0/lycint152_lyc0flag_ds_2_cgb04c_outC5.gbc` | ✅ Pass |
| `ly0/lycint152_lyc0flag_ds_3_cgb04c_outC4.gbc` | ✅ Pass |
| `ly0/lycint152_lyc0irq_2_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `ly0/lycint152_lyc0irq_ds_2_cgb04c_outE2.gbc` | ✅ Pass |
| `ly0/lycint152_lyc0irq_ifw_2_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `ly0/lycint152_lyc0irq_ifw_ds_2_cgb04c_outE0.gbc` | ✅ Pass |
| `ly0/lycint152_lyc0irq_late_retrigger_2_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `ly0/lycint152_lyc0irq_late_retrigger_ds_2_cgb04c_outE0.gbc` | ✅ Pass |
| `ly0/lycint152_lyc153flag_1_dmg08_cgb04c_outC1.gbc` | ✅ Pass |
| `ly0/lycint152_lyc153flag_2_dmg08_cgb04c_outC5.gbc` | ✅ Pass |
| `ly0/lycint152_lyc153flag_3_dmg08_cgb04c_outC1.gbc` | ✅ Pass |
| `ly0/lycint152_lyc153flag_ds_1_cgb04c_outC1.gbc` | ✅ Pass |
| `ly0/lycint152_lyc153flag_ds_2_cgb04c_outC5.gbc` | ✅ Pass |
| `ly0/lycint152_lyc153flag_ds_4_cgb04c_outC1.gbc` | ✅ Pass |
| `ly0/lycint152_lyc153irq_1_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `ly0/lycint152_lyc153irq_2_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `ly0/lycint152_lyc153irq_ds_1_cgb04c_outE0.gbc` | ✅ Pass |
| `ly0/lycint152_lyc153irq_ds_2_cgb04c_outE2.gbc` | ✅ Pass |
| `ly0/lycint152_lyc153irq_ifw_1_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `ly0/lycint152_lyc153irq_ifw_2_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `ly0/lycint152_lyc153irq_ifw_ds_1_cgb04c_outE2.gbc` | ✅ Pass |
| `ly0/lycint152_lyc153irq_ifw_ds_2_cgb04c_outE0.gbc` | ✅ Pass |
| `ly0/lycint152_lyc153irq_late_retrigger_1_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `ly0/lycint152_lyc153irq_late_retrigger_2_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `ly0/lycint152_lyc153irq_late_retrigger_ds_2_cgb04c_outE0.gbc` | ✅ Pass |
| `ly0/lycint152_m0irq_1_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `ly0/lycint152_m0irq_2_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `ly0/lycint152_m2irq_1_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `ly0/lycint152_m2irq_2_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `ly0/lycint152_m2irq_ds_1_cgb04c_outE0.gbc` | ✅ Pass |
| `ly0/lycint152_m2irq_ds_2_cgb04c_outE2.gbc` | ✅ Pass |
| `ly0/lycint152_m2stat_1_dmg08_cgb04c_outC2.gbc` | ✅ Pass |
| `lyc0int_m0irq/lyc0int_m0irq_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `lyc0int_m0irq/lyc0int_m0irq_ds_1_cgb04c_out0.gbc` | ✅ Pass |
| `lyc153int_m2irq/lyc153int_m2irq_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `lyc153int_m2irq/lyc153int_m2irq_2_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `lyc153int_m2irq/lyc153int_m2irq_ifw_1_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `lyc153int_m2irq/lyc153int_m2irq_ifw_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `lyc153int_m2irq/lyc153int_m2irq_ifw_ds_1_cgb04c_out2.gbc` | ✅ Pass |
| `lyc153int_m2irq/lyc153int_m2irq_ifw_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `lyc153int_m2irq/lyc153int_m2irq_late_retrigger_1_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `lyc153int_m2irq/lyc153int_m2irq_late_retrigger_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `lyc153int_m2irq/lyc153int_m2irq_late_retrigger_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `lycEnable/early_ff41_response_2_cgb04c_out7.gbc` | ✅ Pass |
| `lycEnable/early_ff45_response_2_dmg08_cgb04c_out7.gbc` | ✅ Pass |
| `lycEnable/ff40_disable_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `lycEnable/ff40_disable_2_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `lycEnable/ff41_disable_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `lycEnable/ff41_disable_ds_1_cgb04c_out1.gbc` | ✅ Pass |
| `lycEnable/ff41_disable_ds_2_cgb04c_out3.gbc` | ✅ Pass |
| `lycEnable/ff41_reenable_1_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `lycEnable/ff41_reenable_2_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `lycEnable/ff41_reenable_3_dmg08_cgb04c_out1.gbc` | ✅ Pass |
| `lycEnable/ff45_disable_1_dmg08_cgb04c_out1.gbc` | ✅ Pass |
| `lycEnable/ff45_disable_3_dmg08_cgb04c_out3.gbc` | ✅ Pass |
| `lycEnable/ff45_disable_ds_1_cgb04c_out1.gbc` | ✅ Pass |
| `lycEnable/ff45_disable_ds_2_cgb04c_out3.gbc` | ✅ Pass |
| `lycEnable/ff45_enable_weirdpoint_1_dmg08_cgb04c_out3.gbc` | ✅ Pass |
| `lycEnable/ff45_enable_weirdpoint_4_dmg08_cgb04c_out3.gbc` | ✅ Pass |
| `lycEnable/ff45_enable_weirdpoint_ds_1_cgb04c_out3.gbc` | ✅ Pass |
| `lycEnable/ff45_enable_weirdpoint_ds_4_cgb04c_out3.gbc` | ✅ Pass |
| `lycEnable/ff45_enable_weirdpoint_ds_lcdoffset1_1_cgb04c_out2.gbc` | ✅ Pass |
| `lycEnable/ff45_enable_weirdpoint_ds_lcdoffset1_4_cgb04c_out2.gbc` | ✅ Pass |
| `lycEnable/ff45_enable_weirdpoint_lcdoffset1_1_cgb04c_out2.gbc` | ✅ Pass |
| `lycEnable/ff45_enable_weirdpoint_lcdoffset1_3_cgb04c_out2.gbc` | ✅ Pass |
| `lycEnable/ff45_reenable_1_dmg08_cgb04c_out3.gbc` | ✅ Pass |
| `lycEnable/ff45_reenable_2_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `lycEnable/ff45_reenable_3_dmg08_cgb04c_out1.gbc` | ✅ Pass |
| `lycEnable/late_ff41_enable_1_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `lycEnable/late_ff41_enable_3_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `lycEnable/late_ff41_enable_ds_1_cgb04c_out3.gbc` | ✅ Pass |
| `lycEnable/late_ff41_enable_ds_2_cgb04c_out1.gbc` | ✅ Pass |
| `lycEnable/late_ff41_enable_ds_lcdoffset1_1_cgb04c_out2.gbc` | ✅ Pass |
| `lycEnable/late_ff41_enable_lcdoffset1_1_cgb04c_out2.gbc` | ✅ Pass |
| `lycEnable/late_ff41_enable_lcdoffset1_2_cgb04c_out0.gbc` | ✅ Pass |
| `lycEnable/late_ff45_enable_1_dmg08_cgb04c_out3.gbc` | ✅ Pass |
| `lycEnable/late_ff45_enable_ds_1_cgb04c_out3.gbc` | ✅ Pass |
| `lycEnable/late_ff45_enable_ds_lcdoffset1_1_cgb04c_out2.gbc` | ✅ Pass |
| `lycEnable/late_ff45_enable_lcdoffset1_1_cgb04c_out2.gbc` | ✅ Pass |
| `lycEnable/lcdoff_lycirqen_1_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `lycEnable/lcdoff_lycirqen_2_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `lycEnable/lcdoff_lycirqen_3_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `lycEnable/lyc0_ff41_disable_2_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `lycEnable/lyc0_ff41_disable_ds_2_cgb04c_outE2.gbc` | ✅ Pass |
| `lycEnable/lyc0_ff45_disable_1_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `lycEnable/lyc0_ff45_disable_3_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `lycEnable/lyc0_ff45_disable_ds_2_cgb04c_outE2.gbc` | ✅ Pass |
| `lycEnable/lyc0_ff45_enable_weirdpoint_1_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `lycEnable/lyc0_ff45_enable_weirdpoint_2_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `lycEnable/lyc0_ff45_enable_weirdpoint_3_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `lycEnable/lyc0_ff45_enable_weirdpoint_4_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `lycEnable/lyc0_late_ff45_enable_1_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `lycEnable/lyc0_m1disable_3_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `lycEnable/lyc0_m1disable_ds_2_cgb04c_outE0.gbc` | ✅ Pass |
| `lycEnable/lyc153_late_enable_m1disable_1_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `lycEnable/lyc153_late_enable_m1disable_3_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `lycEnable/lyc153_late_ff41_enable_ds_2_cgb04c_outE0.gbc` | ✅ Pass |
| `lycEnable/lyc153_late_ff41_enable_ds_lcdoffset1_2_cgb04c_outE0.gbc` | ✅ Pass |
| `lycEnable/lyc153_late_ff41_enable_lcdoffset1_2_cgb04c_outE0.gbc` | ✅ Pass |
| `lycEnable/lyc153_late_ff45_enable_1_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `lycEnable/lyc153_late_ff45_enable_5_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `lycEnable/lyc153_late_ff45_enable_ds_1_cgb04c_outE2.gbc` | ✅ Pass |
| `lycEnable/lyc153_late_ff45_enable_ds_6_cgb04c_outE0.gbc` | ✅ Pass |
| `lycEnable/lyc153_late_ff45_enable_ds_lcdoffset1_2_cgb04c_outE0.gbc` | ✅ Pass |
| `lycEnable/lyc153_late_ff45_enable_lcdoffset1_2_cgb04c_outE0.gbc` | ✅ Pass |
| `lycEnable/lyc153_late_m1disable_1_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `lycEnable/lyc153_late_m1disable_3_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `lycEnable/lyc153_m1disable_ds_1_cgb04c_outE2.gbc` | ✅ Pass |
| `lycEnable/lyc153_m1disable_ds_2_cgb04c_outE0.gbc` | ✅ Pass |
| `lycEnable/lyc_ff41_enable_1_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `lycEnable/lyc_ff41_enable_2_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `lycEnable/lyc_ff41_enable_3_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `lycEnable/lyc_ff41_enable_4_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `lycEnable/lyc_ff41_enable_5_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `lycEnable/lyc_ff41_enable_ds_1_cgb04c_out2.gbc` | ✅ Pass |
| `lycEnable/lyc_ff41_enable_ds_2_cgb04c_out2.gbc` | ✅ Pass |
| `lycEnable/lyc_ff41_enable_ds_3_cgb04c_out2.gbc` | ✅ Pass |
| `lycEnable/lyc_ff41_enable_ds_4_cgb04c_out2.gbc` | ✅ Pass |
| `lycEnable/lyc_ff41_enable_ds_5_cgb04c_out2.gbc` | ✅ Pass |
| `lycEnable/lyc_ff41_enable_ds_6_cgb04c_out2.gbc` | ✅ Pass |
| `lycEnable/lyc_ff45_disable2_1_dmg08_cgb04c_out1.gbc` | ✅ Pass |
| `lycEnable/lyc_ff45_disable2_3_dmg08_cgb04c_out3.gbc` | ✅ Pass |
| `lycEnable/lyc_ff45_disable2_ds_1_cgb04c_out1.gbc` | ✅ Pass |
| `lycEnable/lyc_ff45_disable2_ds_2_cgb04c_out3.gbc` | ✅ Pass |
| `lycEnable/lyc_ff45_trigger_delay_ds_1_cgb04c_out0.gbc` | ✅ Pass |
| `lycEnable/lycwirq_trigger_ly00_stat50_1_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `lycEnable/lycwirq_trigger_ly00_stat50_3_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `lycEnable/lycwirq_trigger_ly00_stat50_ds_1_cgb04c_outE0.gbc` | ✅ Pass |
| `lycEnable/lycwirq_trigger_ly00_stat50_ds_2_cgb04c_outE2.gbc` | ✅ Pass |
| `lycEnable/lycwirq_trigger_ly00_stat50_ds_lcdoffset1_1_cgb04c_outE0.gbc` | ✅ Pass |
| `lycEnable/lycwirq_trigger_ly00_stat50_lcdoffset1_1_cgb04c_outE0.gbc` | ✅ Pass |
| `lycEnable/lycwirq_trigger_ly00_stat50_lcdoffset1_2_cgb04c_outE2.gbc` | ✅ Pass |
| `lycEnable/lycwirq_trigger_ly94_stat50_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `lycint_ly/lycint_ly_1_dmg08_cgb04c_out5.gbc` | ✅ Pass |
| `lycint_ly/lycint_ly_ds_1_cgb04c_out5.gbc` | ✅ Pass |
| `lycint_lycflag/lycint_lycflag_ds_1_cgb04c_out0.gbc` | ✅ Pass |
| `lycint_lycflag/lycint_lycflag_ds_3_cgb04c_out4.gbc` | ✅ Pass |
| `lycint_lycirq/lycint_lycirq_1_dmg08_cgb04c_out1.gbc` | ✅ Pass |
| `lycint_lycirq/lycint_lycirq_2_dmg08_cgb04c_out3.gbc` | ✅ Pass |
| `lycint_m0stat/lycint_m0stat_ds_1_cgb04c_out0.gbc` | ✅ Pass |
| `lycm2int/lyc0m2int_m2irq_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `lycm2int/lyc0m2int_stat_dmg08_cgb04c_out1.gbc` | ✅ Pass |
| `lycm2int/lycm2int_m2irq_1_dmg08_cgb04c_out1.gbc` | ✅ Pass |
| `lywrite/lywrite77_ly44_m3_ly_dmg08_cgb04c_out44.gbc` | ✅ Pass |
| `lywrite/lywrite77_ly97_ly_dmg08_cgb04c_out97.gbc` | ✅ Pass |
| `lywrite/lywrite77_ly97_stat_dmg08_cgb04c_outC5.gbc` | ✅ Pass |
| `m0enable/disable_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m0enable/disable_3_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/disable_ds_1_cgb04c_out1.gbc` | ✅ Pass |
| `m0enable/disable_ds_2_cgb04c_out3.gbc` | ✅ Pass |
| `m0enable/disable_scx1_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m0enable/disable_scx2_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m0enable/disable_scx3_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m0enable/disable_scx3_2_dmg08_out0_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/disable_scx3_3_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/disable_scx4_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m0enable/disable_scx4_2_dmg08_out0_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/disable_scx4_3_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/disable_scx5_ds_1_cgb04c_out1.gbc` | ✅ Pass |
| `m0enable/disable_scx7_2_dmg08_out0_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/disable_scx7_3_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/enable_after_lyc_during_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m0enable/enable_after_lyc_during_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m0enable/enable_after_lyc_prior_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m0enable/enable_after_m2_during_1_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/enable_after_m2_during_2_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/enable_after_m2_prior_1_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/enable_after_m2_prior_2_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/enable_before_lycint_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m0enable/enable_before_lycint_2_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/enable_twice_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m0enable/enable_wxA6_2x_spxA7_1_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/enable_wxA6_2x_spxA7_2_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/enable_wxA6_2x_spxA7_3_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/enable_wxA6_2x_spxA7_4_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/enable_wxA6_2x_spxA7_ds_1_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/enable_wxA6_2x_spxA7_ds_2_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/enable_wxA6_2x_spxA7_ds_3_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/enable_wxA6_2x_spxA7_ds_4_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/late_enable_1_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/late_enable_3_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m0enable/late_enable_ds_1_cgb04c_out3.gbc` | ✅ Pass |
| `m0enable/late_enable_ds_lcdoffset1_1_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/late_enable_lcdoffset1_1_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/late_enable_lcdoffset1_2_cgb04c_out0.gbc` | ✅ Pass |
| `m0enable/lycdisable_ff41_1_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/lycdisable_ff41_3_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m0enable/lycdisable_ff41_ds_1_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/lycdisable_ff41_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `m0enable/lycdisable_ff41_scx1_1_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/lycdisable_ff41_scx1_ds_1_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/lycdisable_ff41_scx1_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `m0enable/lycdisable_ff41_scx2_1_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/lycdisable_ff41_scx3_1_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/lycdisable_ff41_scx3_2_dmg08_out2_cgb04c_out0.gbc` | ✅ Pass |
| `m0enable/lycdisable_ff41_scx3_3_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m0enable/lycdisable_ff45_1_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/lycdisable_ff45_4_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m0enable/lycdisable_ff45_ds_1_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/lycdisable_ff45_scx1_1_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/lycdisable_ff45_scx1_ds_1_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/lycdisable_ff45_scx1_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `m0enable/lycdisable_ff45_scx2_1_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/lycdisable_ff45_scx3_1_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/m0_enable_1_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/m0_enable_2_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/m0_enable_3_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/m0_enable_4_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/m0_enable_5_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/m0_enable_ds_1_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/m0_enable_ds_2_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/m0_enable_ds_3_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/m0_enable_ds_4_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/m0_enable_ds_5_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/m0_enable_ds_6_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/m0_enable_ds_7_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/m0_enable_ds_8_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/reenable_1_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/reenable_2_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m0enable/reenable_3_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m0int_m0irq/m0int_m0irq_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m0int_m0irq/m0int_m0irq_2_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m0int_m0stat/m0int_m0stat_ds_1_cgb04c_out0.gbc` | ✅ Pass |
| `m0int_m0stat/m0int_m0stat_scx5_ds_1_cgb04c_out0.gbc` | ✅ Pass |
| `m0int_m3stat/m0int_m3stat_1_dmg08_cgb04c_out3.gbc` | ✅ Pass |
| `m0int_m3stat/m0int_m3stat_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m0int_m3stat/m0int_m3stat_ds_1_cgb04c_out3.gbc` | ✅ Pass |
| `m0int_m3stat/m0int_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `m1/ly143_late_m0enable_ds_1_cgb04c_out3.gbc` | ✅ Pass |
| `m1/ly143_late_m0enable_ds_2_cgb04c_out1.gbc` | ✅ Pass |
| `m1/ly143_late_m0enable_ds_lcdoffset1_1_cgb04c_out3.gbc` | ✅ Pass |
| `m1/ly143_late_m0enable_lcdoffset1_1_cgb04c_out3.gbc` | ✅ Pass |
| `m1/ly143_late_m0enable_lcdoffset1_2_cgb04c_out1.gbc` | ✅ Pass |
| `m1/ly143_late_m2enable_ds_2_cgb04c_out1.gbc` | ✅ Pass |
| `m1/ly143_late_m2enable_ds_lcdoffset1_2_cgb04c_out1.gbc` | ✅ Pass |
| `m1/lyc143_late_m0enable_lycdisable_ds_1_cgb04c_out1.gbc` | ✅ Pass |
| `m1/lyc143_late_m0enable_lycdisable_ds_2_cgb04c_out1.gbc` | ✅ Pass |
| `m1/lyc143_late_m2enable_lycdisable_ds_2_cgb04c_out1.gbc` | ✅ Pass |
| `m1/lyc147++_ly148_push_m1irq_late_enable_dmg08_cgb04c_out3.gbc` | ✅ Pass |
| `m1/lyc147_ly148_push_m1irq_late_enable_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m1/lyc148_ly148_m1irq_late_enable_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m1/lyc148_ly148_push_m1irq_late_enable_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m1/lycint143_m1irq_ds_1_cgb04c_out0.gbc` | ✅ Pass |
| `m1/lycint143_m1irq_ifw_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `m1/lycint143_m1irq_late_retrigger_ds_2_cgb04c_out1.gbc` | ✅ Pass |
| `m1/lycint_m1stat_2_dmg08_cgb04c_out1.gbc` | ✅ Pass |
| `m1/lycint_vblankintirq_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m1/lycint_vblankirq_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m1/lycint_vblankirq_late_retrigger_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m1/lycint_vblankirq_late_retrigger_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `m1/m1irq_disable_ds_1_cgb04c_out1.gbc` | ✅ Pass |
| `m1/m1irq_disable_ds_2_cgb04c_out3.gbc` | ✅ Pass |
| `m1/m1irq_enable_after_lyc153_cgb04c_out2.gbc` | ✅ Pass |
| `m1/m1irq_enable_ds_1_cgb04c_out3.gbc` | ✅ Pass |
| `m1/m1irq_enable_ds_2_cgb04c_out3.gbc` | ✅ Pass |
| `m1/m1irq_enable_ds_3_cgb04c_out3.gbc` | ✅ Pass |
| `m1/m1irq_enable_ds_4_cgb04c_out3.gbc` | ✅ Pass |
| `m1/m1irq_late_enable_1_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m1/m1irq_late_enable_3_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m1/m1irq_late_enable_ds_1_cgb04c_out2.gbc` | ✅ Pass |
| `m1/m1irq_late_enable_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `m1/m1irq_late_enable_ds_lcdoffset1_1_cgb04c_out2.gbc` | ✅ Pass |
| `m1/m1irq_late_enable_lcdoffset1_1_cgb04c_out2.gbc` | ✅ Pass |
| `m1/m1irq_late_enable_lcdoffset1_2_cgb04c_out0.gbc` | ✅ Pass |
| `m1/m1irq_m0disable_ds_1_cgb04c_out3.gbc` | ✅ Pass |
| `m1/m1irq_m0disable_ds_2_cgb04c_out1.gbc` | ✅ Pass |
| `m1/m1irq_m0enable_ds_1_cgb04c_out3.gbc` | ✅ Pass |
| `m1/m1irq_m0enable_ds_2_cgb04c_out3.gbc` | ✅ Pass |
| `m1/m1irq_m2disable_lycdisable_ds_1_cgb04c_out3.gbc` | ✅ Pass |
| `m1/m1irq_m2disable_lycdisable_ds_2_cgb04c_out1.gbc` | ✅ Pass |
| `m1/m1irq_m2enable_ds_1_cgb04c_out3.gbc` | ✅ Pass |
| `m1/m1irq_m2enable_ds_2_cgb04c_out3.gbc` | ✅ Pass |
| `m1/m1irq_m2enable_lyc_ds_1_cgb04c_out1.gbc` | ✅ Pass |
| `m1/m2m1irq_ifw_3_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m1/m2m1irq_ifw_ds_1_cgb04c_out3.gbc` | ✅ Pass |
| `m1/m2m1irq_ifw_ds_3_cgb04c_out0.gbc` | ✅ Pass |
| `m2enable/disable_2_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m2enable/disable_by_m1enable_ly0_1_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m2enable/disable_by_m1enable_ly0_2_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m2enable/disable_by_m1enable_ly0_ds_1_cgb04c_out3.gbc` | ✅ Pass |
| `m2enable/disable_ds_1_cgb04c_out1.gbc` | ✅ Pass |
| `m2enable/disable_ds_2_cgb04c_out3.gbc` | ✅ Pass |
| `m2enable/disable_ly0_2_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m2enable/disable_ly0_ds_1_cgb04c_out1.gbc` | ✅ Pass |
| `m2enable/disable_ly0_ds_2_cgb04c_out3.gbc` | ✅ Pass |
| `m2enable/enable_after_lycint_1_dmg08_cgb04c_out1.gbc` | ✅ Pass |
| `m2enable/enable_after_lycint_disable_1_dmg08_cgb04c_out1.gbc` | ✅ Pass |
| `m2enable/late_enable_1_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m2enable/late_enable_after_lycint_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m2enable/late_enable_after_lycint_disable_1_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m2enable/late_enable_ds_1_cgb04c_out2.gbc` | ✅ Pass |
| `m2enable/late_enable_ds_lcdoffset1_1_cgb04c_out2.gbc` | ✅ Pass |
| `m2enable/late_enable_lcdoffset2_1_cgb04c_out2.gbc` | ✅ Pass |
| `m2enable/late_enable_lcdoffset3_1_cgb04c_out2.gbc` | ✅ Pass |
| `m2enable/late_enable_ly0_1_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m2enable/late_enable_ly0_ds_1_cgb04c_out2.gbc` | ✅ Pass |
| `m2enable/late_enable_ly0_ds_lcdoffset1_1_cgb04c_out2.gbc` | ✅ Pass |
| `m2enable/late_enable_ly0_lcdoffset2_1_cgb04c_out2.gbc` | ✅ Pass |
| `m2enable/late_enable_m0disable_1_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m2enable/late_enable_m0disable_ds_1_cgb04c_out2.gbc` | ✅ Pass |
| `m2enable/late_enable_m1disable_ly0_1_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m2enable/late_enable_m1disable_ly0_ds_1_cgb04c_out2.gbc` | ✅ Pass |
| `m2enable/late_m1disable_ly0_1_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m2enable/late_m1disable_ly0_3_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m2enable/lyc0_late_m2enable_lycdisable_1_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m2enable/lyc1_late_m2enable_lycdisable_ds_1_cgb04c_out2.gbc` | ✅ Pass |
| `m2enable/lyc1_late_m2enable_lycdisable_ds_3_cgb04c_out2.gbc` | ✅ Pass |
| `m2enable/lyc1_m2irq_late_lyc255_1_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m2enable/lyc1_m2irq_late_lyc255_ds_1_cgb04c_out2.gbc` | ✅ Pass |
| `m2enable/lyc1_m2irq_late_lycdisable_1_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m2enable/lyc1_m2irq_late_lycdisable_ds_1_cgb04c_out2.gbc` | ✅ Pass |
| `m2enable/m2_late_m0disable_ds_1_cgb04c_out2.gbc` | ✅ Pass |
| `m2enable/m2_late_m1disable_ly0_ds_1_cgb04c_out2.gbc` | ✅ Pass |
| `m2enable/m2_late_m1disable_ly0_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `m2int_m0irq/m2int_m0irq_2_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m2int_m0irq/m2int_m0irq_ds_2_cgb04c_out3.gbc` | ✅ Pass |
| `m2int_m0irq/m2int_m0irq_scx2_2_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m2int_m0irq/m2int_m0irq_scx2_di_1_dmg08_cgb04c_out8.gbc` | ✅ Pass |
| `m2int_m0irq/m2int_m0irq_scx2_ei_2_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m2int_m0irq/m2int_m0irq_scx2_ie_2_dmg08_cgb04c_out8.gbc` | ✅ Pass |
| `m2int_m0irq/m2int_m0irq_scx2_reti_2_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m2int_m0irq/m2int_m0irq_scx3_2_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m2int_m0irq/m2int_m0irq_scx3_di_2_dmg08_cgb04c_out8.gbc` | ✅ Pass |
| `m2int_m0irq/m2int_m0irq_scx3_ei_2_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m2int_m0irq/m2int_m0irq_scx3_ie_2_dmg08_cgb04c_out8.gbc` | ✅ Pass |
| `m2int_m0irq/m2int_m0irq_scx3_ifw_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m2int_m0irq/m2int_m0irq_scx3_ifw_4_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m2int_m0irq/m2int_m0irq_scx3_ifw_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `m2int_m0irq/m2int_m0irq_scx3_reti_2_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m2int_m0irq/m2int_m0irq_scx4_ifw_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m2int_m0irq/m2int_m0irq_scx4_ifw_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `m2int_m0irq/m2int_m0irq_scx5_2_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m2int_m0irq/m2int_m0irq_scx5_ds_2_cgb04c_out3.gbc` | ✅ Pass |
| `m2int_m0stat/m2int_m0stat_2_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m2int_m0stat/m2int_m0stat_ds_1_cgb04c_out0.gbc` | ✅ Pass |
| `m2int_m0stat/m2int_m0stat_ds_2_cgb04c_out2.gbc` | ✅ Pass |
| `m2int_m2irq/m2int_m2irq_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m2int_m2irq/m2int_m2irq_2_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m2int_m2irq/m2int_m2irq_ds_1_cgb04c_out1.gbc` | ✅ Pass |
| `m2int_m2irq/m2int_m2irq_ds_2_cgb04c_out3.gbc` | ✅ Pass |
| `m2int_m2irq/m2int_m2irq_ifw_1_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `m2int_m2irq/m2int_m2irq_ifw_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m2int_m2irq/m2int_m2irq_ifw_ds_1_cgb04c_out2.gbc` | ✅ Pass |
| `m2int_m2irq/m2int_m2irq_ifw_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `m2int_m2irq/m2int_m2irq_late_retrigger_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m2int_m2irq/m2int_m2irq_late_retrigger_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `m2int_m2stat/m2int_m2stat_2_dmg08_cgb04c_out3.gbc` | ✅ Pass |
| `m2int_m2stat/m2int_m2stat_ds_1_cgb04c_out2.gbc` | ✅ Pass |
| `m2int_m2stat/m2int_m2stat_ds_2_cgb04c_out3.gbc` | ✅ Pass |
| `m2int_m2stat/m2int_scx4_m2stat_ds_1_cgb04c_out2.gbc` | ✅ Pass |
| `m2int_m2stat/m2int_scx4_m2stat_ds_2_cgb04c_out3.gbc` | ✅ Pass |
| `m2int_m3stat/m2int_m3stat_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m2int_m3stat/m2int_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `m2int_m3stat/nobg/m2int_nobg_m3stat_2_cgb04c_out0.gb` | ✅ Pass |
| `m2int_m3stat/nobg/m2int_nobg_scx7_m3stat_1_cgb04c_out3.gb` | ✅ Pass |
| `m2int_m3stat/nobg/m2int_nobg_scx7_m3stat_2_cgb04c_out0.gbc` | ✅ Pass |
| `m2int_m3stat/scx/late_scx4_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m2int_m3stat/scx/late_scx4_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `m2int_m3stat/scx/m2int_scx1_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `m2int_m3stat/scx/m2int_scx2_m3stat_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m2int_m3stat/scx/m2int_scx2_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `m2int_m3stat/scx/m2int_scx3_m3stat_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m2int_m3stat/scx/m2int_scx3_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `m2int_m3stat/scx/m2int_scx4_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `m2int_m3stat/scx/m2int_scx5_m3stat_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `m2int_m3stat/scx/m2int_scx5_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `m2int_m3stat/scx/m2int_scx6_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `m2int_m3stat/scx/m2int_scx7_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `m2int_m3stat/scx/m2int_scx8_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `miscmstatirq/lycflag_statwirq_4_dmg08_out0.gb` | ✅ Pass |
| `miscmstatirq/lycstatwirq_trigger_00_40_dmg08_out2_cgb04c_out2.gbc` | ✅ Pass |
| `miscmstatirq/lycstatwirq_trigger_00_ff_dmg08_out2_cgb04c_out2.gbc` | ✅ Pass |
| `miscmstatirq/lycstatwirq_trigger_40_00_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `miscmstatirq/lycstatwirq_trigger_40_40_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `miscmstatirq/lycstatwirq_trigger_40_bf_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `miscmstatirq/lycstatwirq_trigger_40_ff_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `miscmstatirq/lycstatwirq_trigger_ff_00_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `miscmstatirq/lycstatwirq_trigger_ff_40_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `miscmstatirq/lycstatwirq_trigger_ff_bf_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `miscmstatirq/lycstatwirq_trigger_ff_ff_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `miscmstatirq/lycstatwirq_trigger_ly00_10_50_1_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `miscmstatirq/lycstatwirq_trigger_ly00_10_50_2_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `miscmstatirq/lycstatwirq_trigger_ly00_10_50_ds_1_cgb04c_outE0.gbc` | ✅ Pass |
| `miscmstatirq/lycstatwirq_trigger_ly00_10_50_ds_2_cgb04c_outE2.gbc` | ✅ Pass |
| `miscmstatirq/lycstatwirq_trigger_ly00_10_50_ds_lcdoffset1_1_cgb04c_outE0.gbc` | ✅ Pass |
| `miscmstatirq/lycstatwirq_trigger_ly00_10_50_lcdoffset3_1_cgb04c_outE0.gbc` | ✅ Pass |
| `miscmstatirq/lycstatwirq_trigger_ly94_00_50_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `miscmstatirq/lycstatwirq_trigger_ly94_10_40_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `miscmstatirq/lycstatwirq_trigger_ly94_10_50_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `miscmstatirq/lycstatwirq_trigger_m0_early_ly44_lyc44_08_40_1_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `miscmstatirq/lycstatwirq_trigger_m0_early_ly44_lyc44_08_40_2_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `miscmstatirq/lycstatwirq_trigger_m0_early_ly44_lyc44_08_40_3_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `miscmstatirq/lycstatwirq_trigger_m0_early_ly44_lyc44_08_40_4_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `miscmstatirq/lycstatwirq_trigger_m0_early_ly44_lyc44_08_40_5_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `miscmstatirq/lycstatwirq_trigger_m0_early_ly44_lyc44_08_40_6_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `miscmstatirq/lycstatwirq_trigger_m0_early_ly44_lyc44_08_40_7_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `miscmstatirq/lycstatwirq_trigger_m0_early_ly44_lyc44_08_40_8_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `miscmstatirq/lycstatwirq_trigger_m0_late_ly44_lyc44_08_40_ds_1_cgb04c_outE0.gbc` | ✅ Pass |
| `miscmstatirq/lycstatwirq_trigger_m0_late_ly44_lyc44_08_40_ds_2_cgb04c_outE0.gbc` | ✅ Pass |
| `miscmstatirq/lycstatwirq_trigger_m0_late_ly44_lyc44_08_40_ds_4_cgb04c_outE0.gbc` | ✅ Pass |
| `miscmstatirq/lycstatwirq_trigger_m0_ly44_lyc44_00_40_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `miscmstatirq/lycstatwirq_trigger_m0_ly44_lyc44_00_48_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `miscmstatirq/lycstatwirq_trigger_m0_ly44_lyc44_bf_40_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `miscmstatirq/lycstatwirq_trigger_m0_ly44_lyc44_bf_ff_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `miscmstatirq/lycwirq_trigger_m0_early_ly44_1_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `miscmstatirq/lycwirq_trigger_m0_early_ly44_2_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `miscmstatirq/lycwirq_trigger_m0_early_ly44_3_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `miscmstatirq/lycwirq_trigger_m0_early_ly44_4_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `miscmstatirq/lycwirq_trigger_m0_early_ly44_5_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `miscmstatirq/lycwirq_trigger_m0_early_ly44_6_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `miscmstatirq/lycwirq_trigger_m0_early_ly44_7_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `miscmstatirq/lycwirq_trigger_m0_early_ly44_8_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `miscmstatirq/lycwirq_trigger_m0_late_ly44_ds_1_cgb04c_outE0.gbc` | ✅ Pass |
| `miscmstatirq/lycwirq_trigger_m0_late_ly44_ds_2_cgb04c_outE0.gbc` | ✅ Pass |
| `miscmstatirq/lycwirq_trigger_m0_late_ly44_ds_3_cgb04c_outE0.gbc` | ✅ Pass |
| `miscmstatirq/lycwirq_trigger_m0_late_ly44_ds_4_cgb04c_outE0.gbc` | ✅ Pass |
| `miscmstatirq/lycwirq_trigger_m0_late_ly44_lyc45_5_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `miscmstatirq/lycwirq_trigger_m0_late_ly44_lyc45_ds_4_cgb04c_outE2.gbc` | ✅ Pass |
| `miscmstatirq/m0statwirq_2_dmg08_out0.gb` | ✅ Pass |
| `miscmstatirq/m0statwirq_3_dmg08_out0.gb` | ✅ Pass |
| `miscmstatirq/m0statwirq_scx2_1_dmg08_out0.gb` | ✅ Pass |
| `miscmstatirq/m0statwirq_scx3_1_dmg08_out0.gb` | ✅ Pass |
| `miscmstatirq/m0statwirq_scx5_1_dmg08_out0.gb` | ✅ Pass |
| `miscmstatirq/m0statwirq_trigger_00_ff_dmg08_out2_cgb04c_out2.gbc` | ✅ Pass |
| `miscmstatirq/m0statwirq_trigger_08_00_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `miscmstatirq/m0statwirq_trigger_08_08_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `miscmstatirq/m0statwirq_trigger_ff_00_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `miscmstatirq/m0statwirq_trigger_ff_08_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `miscmstatirq/m0statwirq_trigger_ff_f7_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `miscmstatirq/m0statwirq_trigger_ff_ff_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `miscmstatirq/m0statwirq_trigger_ly44_lyc44_40_08_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `miscmstatirq/m0statwirq_trigger_ly44_lyc44_40_48_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `miscmstatirq/m1statwirq_4_dmg08_out0.gb` | ✅ Pass |
| `miscmstatirq/m1statwirq_trigger_00_10_dmg08_out2_cgb04c_out2.gbc` | ✅ Pass |
| `miscmstatirq/m1statwirq_trigger_00_ff_dmg08_out2_cgb04c_out2.gbc` | ✅ Pass |
| `miscmstatirq/m1statwirq_trigger_10_00_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `miscmstatirq/m1statwirq_trigger_10_10_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `miscmstatirq/m1statwirq_trigger_10_ef_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `miscmstatirq/m1statwirq_trigger_10_ff_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `miscmstatirq/m1statwirq_trigger_ef_10_dmg08_out2_cgb04c_out2.gbc` | ✅ Pass |
| `miscmstatirq/m1statwirq_trigger_ef_ff_dmg08_out2_cgb04c_out2.gbc` | ✅ Pass |
| `miscmstatirq/m1statwirq_trigger_ff_00_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `miscmstatirq/m1statwirq_trigger_ff_10_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `miscmstatirq/m1statwirq_trigger_ff_ef_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `miscmstatirq/m1statwirq_trigger_ff_ff_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `miscmstatirq/m1statwirq_trigger_ly94_lyc94_00_10_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `miscmstatirq/m1statwirq_trigger_ly94_lyc94_00_50_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `miscmstatirq/m1statwirq_trigger_ly94_lyc94_40_10_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `miscmstatirq/m1statwirq_trigger_ly94_lyc94_40_50_1_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `miscmstatirq/m1statwirq_trigger_ly94_lyc94_40_50_3_dmg08_cgb04c_outE2.gbc` | ✅ Pass |
| `miscmstatirq/m1statwirq_trigger_ly94_lyc94_40_50_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `miscmstatirq/m1statwirq_trigger_ly94_lyc94_40_50_ds_1_cgb04c_outE0.gbc` | ✅ Pass |
| `miscmstatirq/m1statwirq_trigger_ly94_lyc94_40_50_ds_2_cgb04c_outE2.gbc` | ✅ Pass |
| `miscmstatirq/m2disable_dmg08_cgb_dmg08_out0.gb` | ✅ Pass |
| `miscmstatirq/m2statwirq_trigger_00_00_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `miscmstatirq/m2statwirq_trigger_20_00_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `miscmstatirq/m2statwirq_trigger_20_20_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `miscmstatirq/m2statwirq_trigger_df_00_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `miscmstatirq/m2statwirq_trigger_df_df_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `miscmstatirq/m2statwirq_trigger_ff_00_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `miscmstatirq/m2statwirq_trigger_ff_20_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `miscmstatirq/m2statwirq_trigger_ff_df_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `miscmstatirq/m2statwirq_trigger_ff_ff_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `oam_access/10spritesprline_postread_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `oam_access/midread_1_dmg08_cgb04c_out3.gbc` | ✅ Pass |
| `oam_access/midread_2_dmg08_cgb04c_out3.gbc` | ✅ Pass |
| `oam_access/midread_3_dmg08_cgb04c_out3.gbc` | ✅ Pass |
| `oam_access/midwrite_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `oam_access/midwrite_3_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `oam_access/postread_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `oam_access/postread_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `oam_access/postread_scx2_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `oam_access/postread_scx3_2_dmg08_xout1_cgb04c_out0.gbc` | ✅ Pass |
| `oam_access/postread_scx3_3_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `oam_access/postread_scx5_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `oam_access/postread_scx5_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `oam_access/postwrite_2_dmg08_cgb04c_out1.gbc` | ✅ Pass |
| `oam_access/postwrite_2_scx3_dmg08_cgb04c_out1.gbc` | ✅ Pass |
| `oam_access/postwrite_ds_2_cgb04c_out1.gbc` | ✅ Pass |
| `oam_access/postwrite_scx1_ds_2_cgb04c_out1.gbc` | ✅ Pass |
| `oam_access/preread_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `oam_access/preread_2_dmg08_cgb04c_out3.gbc` | ✅ Pass |
| `oam_access/preread_ds_2_cgb04c_out3.gbc` | ✅ Pass |
| `oam_access/preread_ds_lcdoffset1_1_cgb04c_out0.gbc` | ✅ Pass |
| `oam_access/preread_lcdoffset1_1_cgb04c_out0.gbc` | ✅ Pass |
| `oam_access/preread_lcdoffset1_2_cgb04c_out3.gbc` | ✅ Pass |
| `oam_access/prewrite_1_dmg08_cgb04c_out1.gbc` | ✅ Pass |
| `oam_access/prewrite_3_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `oam_access/prewrite_ds_1_cgb04c_out1.gbc` | ✅ Pass |
| `oam_access/prewrite_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `oam_access/prewrite_ds_lcdoffset1_1_cgb04c_out1.gbc` | ✅ Pass |
| `oam_access/prewrite_lcdoffset1_1_cgb04c_out1.gbc` | ✅ Pass |
| `oam_access/prewrite_lcdoffset1_2_cgb04c_out0.gbc` | ✅ Pass |
| `oamdma/late_sp00x_ds_1_cgb04c_out0.gbc` | ✅ Pass |
| `oamdma/late_sp00y_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `oamdma/late_sp01x_ds_1_cgb04c_out0.gbc` | ✅ Pass |
| `oamdma/late_sp01y_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `oamdma/late_sp39x_3_cgb04c_out0.gbc` | ✅ Pass |
| `oamdma/late_sp39x_ds_1_cgb04c_out0.gbc` | ✅ Pass |
| `oamdma/late_sp39y_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `oamdma/oamdma_busydelay_1_dmg08_cgb04c_out5.gbc` | ✅ Pass |
| `oamdma/oamdma_late_speedchange_stat_1_cgb04c_out0.gbc` | ✅ Pass |
| `oamdma/oamdma_src0000_busypopFE9F_dmg08_cgb04c_out6576FFFF.gbc` | ✅ Pass |
| `oamdma/oamdma_src0000_busypopFEFF_dmg08_cgb04c_out6576FFEF.gbc` | ✅ Pass |
| `oamdma/oamdma_src0000_busypopFF7F_dmg08_cgb04c_out6576FFAA.gbc` | ✅ Pass |
| `oamdma/oamdma_src0000_busypopFFFF_dmg08_cgb04c_out65765576.gbc` | ✅ Pass |
| `oamdma/oamdma_src0000_busypushFF81_dmg08_cgb04c_out6576FF55.gbc` | ✅ Pass |
| `oamdma/oamdma_src0000_busyread0000_1_dmg08_cgb04c_out4.gbc` | ✅ Pass |
| `oamdma/oamdma_src0000_busyread0000_2_dmg08_cgb04c_out5.gbc` | ✅ Pass |
| `oamdma/oamdma_src0000_busyread0000_3_dmg08_cgb04c_out1.gbc` | ✅ Pass |
| `oamdma/oamdma_src0000_busyread0000_4_dmg08_cgb04c_out5.gbc` | ✅ Pass |
| `oamdma/oamdma_src0000_busyread0000_ds_1_cgb04c_out4.gbc` | ✅ Pass |
| `oamdma/oamdma_src0000_busyread0000_ds_2_cgb04c_out5.gbc` | ✅ Pass |
| `oamdma/oamdma_src0000_busyread0000_ds_3_cgb04c_out1.gbc` | ✅ Pass |
| `oamdma/oamdma_src0000_busyreadA000_2_dmg08_cgb04c_out1.gbc` | ✅ Pass |
| `oamdma/oamdma_src0000_busyreadC000_2_dmg08_cgb04c_out1.gbc` | ✅ Pass |
| `oamdma/oamdma_src0000_busyreadFE00_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `oamdma/oamdma_src0000_busyreadFE00_2_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `oamdma/oamdma_src0000_busyreadFF4B_dmg08_cgb04c_out1.gbc` | ✅ Pass |
| `oamdma/oamdma_src0000_rombankchange_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `oamdma/oamdma_src0000_srambankchange_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `oamdma/oamdma_src0000_wrambankchange_cgb04c_out0.gbc` | ✅ Pass |
| `oamdma/oamdma_src7F00_busypopFE9F_dmg08_cgb04c_out6576FFFF.gbc` | ✅ Pass |
| `oamdma/oamdma_src7F00_busypopFEFF_dmg08_cgb04c_out6576FFEF.gbc` | ✅ Pass |
| `oamdma/oamdma_src7F00_busypopFF7F_dmg08_cgb04c_out6576FFAA.gbc` | ✅ Pass |
| `oamdma/oamdma_src7F00_busypopFFFF_dmg08_cgb04c_out65765576.gbc` | ✅ Pass |
| `oamdma/oamdma_src7F00_busypushFF81_dmg08_cgb04c_out6576FF55.gbc` | ✅ Pass |
| `oamdma/oamdma_src8000_busypopBFFF_2_dmg08_cgb04c_out6576FFAA.gbc` | ✅ Pass |
| `oamdma/oamdma_src8000_busypopDFFF_dmg08_cgb04c_out657655AA.gbc` | ✅ Pass |
| `oamdma/oamdma_src8000_busypopEFFF_dmg08_cgb04c_out657655AA.gbc` | ✅ Pass |
| `oamdma/oamdma_src8000_busypopFDFF_dmg08_cgb04c_out657655FF.gbc` | ✅ Pass |
| `oamdma/oamdma_src8000_busypopFE9F_dmg08_cgb04c_out6576FFFF.gbc` | ✅ Pass |
| `oamdma/oamdma_src8000_busypopFEFF_dmg08_cgb04c_out6576FFEF.gbc` | ✅ Pass |
| `oamdma/oamdma_src8000_busypopFF7F_dmg08_cgb04c_out6576FFAA.gbc` | ✅ Pass |
| `oamdma/oamdma_src8000_busypopFFFF_dmg08_cgb04c_out657655AA.gbc` | ✅ Pass |
| `oamdma/oamdma_src8000_busypush0001_dmg08_cgb04c_out6576AA34.gbc` | ✅ Pass |
| `oamdma/oamdma_src8000_busypushC001_2_dmg08_cgb04c_out6576FF55.gbc` | ✅ Pass |
| `oamdma/oamdma_src8000_busypushE001_dmg08_cgb04c_out6576AA55.gbc` | ✅ Pass |
| `oamdma/oamdma_src8000_busypushF001_dmg08_cgb04c_out6576AA55.gbc` | ✅ Pass |
| `oamdma/oamdma_src8000_busypushFE01_dmg08_cgb04c_out6576AA98.gbc` | ✅ Pass |
| `oamdma/oamdma_src8000_busypushFF81_dmg08_cgb04c_out6576FF55.gbc` | ✅ Pass |
| `oamdma/oamdma_src8000_busyread0000_dmg08_cgb04c_out1.gbc` | ✅ Pass |
| `oamdma/oamdma_src8000_busyread8000_2_dmg08_cgb04c_out1.gbc` | ✅ Pass |
| `oamdma/oamdma_src8000_busyreadC000_dmg08_cgb04c_out1.gbc` | ✅ Pass |
| `oamdma/oamdma_src8000_srcchange0000_busyread0000_1_dmg08_cgb04c_out5.gbc` | ✅ Pass |
| `oamdma/oamdma_src8000_srcchange0000_busyread0000_2_dmg08_cgb04c_out1.gbc` | ✅ Pass |
| `oamdma/oamdma_src8000_vrambankchange_1_cgb04c_out0.gbc` | ✅ Pass |
| `oamdma/oamdma_src8000_vrambankchange_2_cgb04c_out4.gbc` | ✅ Pass |
| `oamdma/oamdma_src8000_vrambankchange_3_cgb04c_out0.gbc` | ✅ Pass |
| `oamdma/oamdma_src8000_vrambankchange_4_cgb04c_out3.gbc` | ✅ Pass |
| `oamdma/oamdma_src9F00_busypopBFFF_2_dmg08_cgb04c_out6576FFAA.gbc` | ✅ Pass |
| `oamdma/oamdma_src9F00_busypopDFFF_dmg08_cgb04c_out657655AA.gbc` | ✅ Pass |
| `oamdma/oamdma_src9F00_busypopEFFF_dmg08_cgb04c_out657655AA.gbc` | ✅ Pass |
| `oamdma/oamdma_src9F00_busypopFDFF_dmg08_cgb04c_out657655FF.gbc` | ✅ Pass |
| `oamdma/oamdma_src9F00_busypopFE9F_dmg08_cgb04c_out6576FFFF.gbc` | ✅ Pass |
| `oamdma/oamdma_src9F00_busypopFEFF_dmg08_cgb04c_out6576FFEF.gbc` | ✅ Pass |
| `oamdma/oamdma_src9F00_busypopFF7F_dmg08_cgb04c_out6576FFAA.gbc` | ✅ Pass |
| `oamdma/oamdma_src9F00_busypopFFFF_dmg08_cgb04c_out657655AA.gbc` | ✅ Pass |
| `oamdma/oamdma_src9F00_busypush0001_dmg08_cgb04c_out6576AA34.gbc` | ✅ Pass |
| `oamdma/oamdma_src9F00_busypushC001_2_dmg08_cgb04c_out6576FF55.gbc` | ✅ Pass |
| `oamdma/oamdma_src9F00_busypushE001_dmg08_cgb04c_out6576AA55.gbc` | ✅ Pass |
| `oamdma/oamdma_src9F00_busypushF001_dmg08_cgb04c_out6576AA55.gbc` | ✅ Pass |
| `oamdma/oamdma_src9F00_busypushFE01_dmg08_cgb04c_out6576AA98.gbc` | ✅ Pass |
| `oamdma/oamdma_src9F00_busypushFF81_dmg08_cgb04c_out6576FF55.gbc` | ✅ Pass |
| `oamdma/oamdma_srcA000_busypopFE9F_dmg08_cgb04c_out6576FFFF.gbc` | ✅ Pass |
| `oamdma/oamdma_srcA000_busypopFEFF_dmg08_cgb04c_out6576FFEF.gbc` | ✅ Pass |
| `oamdma/oamdma_srcA000_busypopFF7F_dmg08_cgb04c_out6576FFAA.gbc` | ✅ Pass |
| `oamdma/oamdma_srcA000_busypushFF81_dmg08_cgb04c_out6576FF55.gbc` | ✅ Pass |
| `oamdma/oamdma_srcA000_busyread0000_2_dmg08_cgb04c_out1.gbc` | ✅ Pass |
| `oamdma/oamdma_srcA000_busyreadC000_2_dmg08_cgb04c_out1.gbc` | ✅ Pass |
| `oamdma/oamdma_srcA000_srambankchange_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `oamdma/oamdma_srcBF00_busypopFE9F_dmg08_cgb04c_out6576FFFF.gbc` | ✅ Pass |
| `oamdma/oamdma_srcBF00_busypopFEFF_dmg08_cgb04c_out6576FFEF.gbc` | ✅ Pass |
| `oamdma/oamdma_srcBF00_busypopFF7F_dmg08_cgb04c_out6576FFAA.gbc` | ✅ Pass |
| `oamdma/oamdma_srcBF00_busypushFF81_dmg08_cgb04c_out6576FF55.gbc` | ✅ Pass |
| `oamdma/oamdma_srcC000_busypopFE9F_dmg08_cgb04c_out6576FFFF.gbc` | ✅ Pass |
| `oamdma/oamdma_srcC000_busypopFEFF_dmg08_cgb04c_out6576FFEF.gbc` | ✅ Pass |
| `oamdma/oamdma_srcC000_busypopFF7F_dmg08_cgb04c_out6576FFAA.gbc` | ✅ Pass |
| `oamdma/oamdma_srcC000_busypushFF81_dmg08_cgb04c_out6576FF55.gbc` | ✅ Pass |
| `oamdma/oamdma_srcC000_busyreadA000_2_dmg08_cgb04c_out1.gbc` | ✅ Pass |
| `oamdma/oamdma_srcC000_srambankchange_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `oamdma/oamdma_srcD000_wrambankchange_1_cgb04c_out0.gbc` | ✅ Pass |
| `oamdma/oamdma_srcD000_wrambankchange_2_cgb04c_out4.gbc` | ✅ Pass |
| `oamdma/oamdma_srcDF00_busypopFE9F_dmg08_cgb04c_out6576FFFF.gbc` | ✅ Pass |
| `oamdma/oamdma_srcDF00_busypopFEFF_dmg08_cgb04c_out6576FFEF.gbc` | ✅ Pass |
| `oamdma/oamdma_srcDF00_busypopFF7F_dmg08_cgb04c_out6576FFAA.gbc` | ✅ Pass |
| `oamdma/oamdma_srcDF00_busypushFF81_dmg08_cgb04c_out6576FF55.gbc` | ✅ Pass |
| `oamdma/oamdma_srcDF00_readFE00_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `oamdma/oamdma_srcF000_busyread0000_2_dmg08_cgb04c_out3.gbc` | ✅ Pass |
| `oamdma/oamdma_srcFE00_busyreadA000_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `oamdma/oamdma_srcFF00_busyreadFF4B_dmg08_cgb04c_out3.gbc` | ✅ Pass |
| `scx_during_m3/scx_m3_extend_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `scx_during_m3/scx_m3_extend_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `serial/nopx1_start83_wait_read_if_2_dmg08_outE0_cgb04c_outE8.gbc` | ✅ Pass |
| `serial/nopx1_start_wait_read_if_1_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `serial/nopx1_start_wait_read_if_2_dmg08_cgb04c_outE8.gbc` | ✅ Pass |
| `serial/nopx2_start83_wait_read_if_1_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `serial/nopx2_start83_wait_read_if_2_dmg08_outE0_cgb04c_outE8.gbc` | ✅ Pass |
| `serial/nopx2_start_wait_read_if_2_dmg08_cgb04c_outE8.gbc` | ✅ Pass |
| `serial/start83_late_div_write_wait_read_if_1a_cgb04c_outE0.gbc` | ✅ Pass |
| `serial/start83_late_div_write_wait_read_if_2a_cgb04c_outE0.gbc` | ✅ Pass |
| `serial/start_late_div_write_wait_read_if_1b_dmg08_cgb04c_outE8.gbc` | ✅ Pass |
| `serial/start_late_div_write_wait_read_if_3b_dmg08_cgb04c_outE8.gbc` | ✅ Pass |
| `serial/start_wait_clear_if_read_if_1_dmg08_cgb04c_outE8.gbc` | ✅ Pass |
| `serial/start_wait_clear_if_read_if_2_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `serial/start_wait_clear_if_read_if_ds_1_cgb04c_outE8.gbc` | ✅ Pass |
| `serial/start_wait_clear_if_read_if_ds_2_cgb04c_outE0.gbc` | ✅ Pass |
| `serial/start_wait_read_if_1_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `serial/start_wait_read_if_2_dmg08_cgb04c_outE8.gbc` | ✅ Pass |
| `serial/start_wait_read_if_ds_1_cgb04c_outE0.gbc` | ✅ Pass |
| `serial/start_wait_read_if_ds_2_cgb04c_outE8.gbc` | ✅ Pass |
| `serial/start_wait_read_sb_1_dmg08_cgb04c_out7F.gbc` | ✅ Pass |
| `serial/start_wait_read_sb_2_dmg08_cgb04c_outFF.gbc` | ✅ Pass |
| `serial/start_wait_restart_read_if_1_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `serial/start_wait_restart_read_if_2_dmg08_cgb04c_outE8.gbc` | ✅ Pass |
| `serial/start_wait_sc80_read_if_1_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `serial/start_wait_sc80_read_if_2_dmg08_cgb04c_outE8.gbc` | ✅ Pass |
| `serial/start_wait_stop_read_if_1_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `serial/start_wait_stop_read_if_2_dmg08_cgb04c_outE8.gbc` | ✅ Pass |
| `serial/start_wait_trigger_int8_read_if_1_dmg08_cgb04c_outE8.gbc` | ✅ Pass |
| `serial/start_wait_trigger_int8_read_if_3_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `serial/start_wait_trigger_int8_read_if_ds_1_cgb04c_outE8.gbc` | ✅ Pass |
| `serial/start_wait_trigger_int8_read_if_ds_2_cgb04c_outE0.gbc` | ✅ Pass |
| `sound/ch1_div_write_reset_length_counter_timing_nr52_1_dmg08_cgb04c_outF1.gbc` | ✅ Pass |
| `sound/ch1_div_write_reset_length_counter_timing_nr52_2_dmg08_cgb04c_outF0.gbc` | ✅ Pass |
| `sound/ch1_duty0_pattern_pos0_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch1_duty0_pattern_pos1_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch1_duty0_pattern_pos2_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch1_duty0_pattern_pos3_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch1_duty0_pattern_pos4_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch1_duty0_pattern_pos5_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch1_duty0_pattern_pos6_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch1_duty0_pattern_pos8_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch1_duty0_pos6_to_pos7_timing_1_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch1_duty0_pos6_to_pos7_timing_ds_1_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch1_duty0_pos6_to_pos7_timing_ds_3_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch1_duty0_pos6_to_pos7_timing_ds_5_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch1_duty0_to_duty3_pos3_2_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch1_duty0_to_duty3_pos3_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch1_duty1_pattern_pos0_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch1_duty1_pattern_pos1_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch1_duty1_pattern_pos2_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch1_duty1_pattern_pos3_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch1_duty1_pattern_pos4_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch1_duty1_pattern_pos5_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch1_duty1_pattern_pos6_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch1_duty2_pattern_pos0_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch1_duty2_pattern_pos1_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch1_duty2_pattern_pos2_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch1_duty2_pattern_pos3_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch1_duty2_pattern_pos4_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch1_duty3_pattern_pos0_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch1_duty3_pattern_pos7_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch1_duty3_pattern_pos8_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch1_init_pos_6_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch1_init_pos_7_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch1_init_reset_sweep_counter_timing_11_dmg08_outaudio0_cgb_xoutaudio1lowpitch.gbc` | ✅ Pass |
| `sound/ch1_init_reset_sweep_counter_timing_12_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch1_init_reset_sweep_counter_timing_5_dmg08_xoutaudio1lowpitch_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch1_init_reset_sweep_counter_timing_6_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch1_init_reset_sweep_counter_timing_nr52_1_dmg08_cgb04c_out1.gbc` | ✅ Pass |
| `sound/ch1_init_reset_sweep_counter_timing_nr52_2_dmg08_out0_cgb04c_out1.gbc` | ✅ Pass |
| `sound/ch1_init_reset_sweep_counter_timing_nr52_4_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `sound/ch1_late_div_write_nr52_1b_dmg08_cgb04c_outF0.gbc` | ✅ Pass |
| `sound/ch1_late_div_write_nr52_2a_dmg08_cgb04c_outF1.gbc` | ✅ Pass |
| `sound/ch1_late_div_write_nr52_2b_dmg08_cgb04c_outF0.gbc` | ✅ Pass |
| `sound/ch2_div_write_reset_length_counter_timing_nr52_1_dmg08_cgb04c_outF2.gbc` | ✅ Pass |
| `sound/ch2_div_write_reset_length_counter_timing_nr52_2_dmg08_cgb04c_outF0.gbc` | ✅ Pass |
| `sound/ch2_init_pos_1_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch2_init_pos_2_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch2_init_reset_env_counter_timing_13_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch2_init_reset_env_counter_timing_1_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch2_init_reset_env_counter_timing_3_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch2_init_reset_env_counter_timing_9_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch2_init_reset_length_counter_timing_4_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch2_init_reset_length_counter_timing_8_dmg08_cgb04c_outaudio0.gbc` | ✅ Pass |
| `sound/ch2_init_reset_length_counter_timing_nr52_3_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `sound/ch2_late_div_write_nr52_1a_dmg08_cgb04c_outF2.gbc` | ✅ Pass |
| `sound/ch2_late_div_write_nr52_1b_dmg08_cgb04c_outF0.gbc` | ✅ Pass |
| `sound/ch2_late_div_write_nr52_2a_dmg08_cgb04c_outF2.gbc` | ✅ Pass |
| `sound/ch2_late_div_write_nr52_2b_dmg08_cgb04c_outF0.gbc` | ✅ Pass |
| `sound/ch2_late_div_write_nr52_ds_1a_cgb04c_outF2.gbc` | ✅ Pass |
| `sound/ch2_late_div_write_nr52_ds_1b_cgb04c_outF0.gbc` | ✅ Pass |
| `sound/ch2_late_div_write_nr52_ds_2a_cgb04c_outF2.gbc` | ✅ Pass |
| `sound/ch2_late_reset_nr52_1a_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `sound/ch2_late_reset_nr52_1b_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `sound/ch2_late_reset_nr52_2a_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `sound/ch2_late_reset_nr52_ds_1a_cgb04c_out2.gbc` | ✅ Pass |
| `sound/ch2_late_reset_nr52_ds_2a_cgb04c_out2.gbc` | ✅ Pass |
| `sound/ch2_reset_length_counter_timing_nr52_ds_1_cgb04c_outF2.gbc` | ✅ Pass |
| `sound/ch3_div_write_reset_length_counter_timing_nr52_1_dmg08_cgb04c_outF4.gbc` | ✅ Pass |
| `sound/ch3_div_write_reset_length_counter_timing_nr52_2_dmg08_cgb04c_outF0.gbc` | ✅ Pass |
| `sound/ch3_late_div_write_nr52_1a_dmg08_cgb04c_outF4.gbc` | ✅ Pass |
| `sound/ch3_late_div_write_nr52_1b_dmg08_cgb04c_outF0.gbc` | ✅ Pass |
| `sound/ch3_late_div_write_nr52_2a_dmg08_cgb04c_outF4.gbc` | ✅ Pass |
| `sound/ch3_late_div_write_nr52_2b_dmg08_cgb04c_outF0.gbc` | ✅ Pass |
| `sound/ch3_reset_nop_nr4init_freq7ff_read_ff30_ds_1_cgb04c_out10.gbc` | ✅ Pass |
| `sound/ch3_reset_nop_nr4init_freq7ff_read_ff30_ds_2_cgb04c_out32.gbc` | ✅ Pass |
| `sound/ch3_reset_nr4init_freq7fd_read_ff30_2_dmg08_outFF_cgb04c_out10.gbc` | ✅ Pass |
| `sound/ch3_reset_nr4init_freq7fd_read_ff30_3_dmg08_outFF_cgb04c_out32.gbc` | ✅ Pass |
| `sound/ch3_reset_nr4init_freq7fd_write_ff30_1_dmg08_cgb04c_out32.gbc` | ✅ Pass |
| `sound/ch3_reset_nr4init_freq7fd_write_ff30_2_dmg08_out32_cgb04c_out00.gbc` | ✅ Pass |
| `sound/ch3_reset_nr4init_freq7fd_write_ff30_3_dmg08_cgb04c_out00.gbc` | ✅ Pass |
| `sound/ch3_reset_nr4init_freq7fd_write_ff30_4_dmg08_out32_cgb04c_out00.gbc` | ✅ Pass |
| `sound/ch3_reset_nr4init_freq7fe_read_ff30_1_dmg08_outFF_cgb04c_out10.gbc` | ✅ Pass |
| `sound/ch3_reset_nr4init_freq7fe_read_ff30_2_dmg08_outFF_cgb04c_out32.gbc` | ✅ Pass |
| `sound/ch3_reset_nr4init_freq7fe_read_ff30_3_dmg08_outFF_cgb04c_out32.gbc` | ✅ Pass |
| `sound/ch3_reset_nr4init_freq7fe_read_ff30_4_dmg08_outFF_cgb04c_out54.gbc` | ✅ Pass |
| `sound/ch3_reset_nr4init_freq7ff_read_ff30_ds_1_cgb04c_out10.gbc` | ✅ Pass |
| `sound/ch3_reset_nr4init_freq7ff_read_ff30_ds_2_cgb04c_out32.gbc` | ✅ Pass |
| `sound/ch3_reset_nr4init_freq7ff_write_ff30_ds_1_cgb04c_out32.gbc` | ✅ Pass |
| `sound/ch3_reset_nr4init_freq7ff_write_ff30_ds_2_cgb04c_out00.gbc` | ✅ Pass |
| `sound/ch4_div_write_reset_length_counter_timing_nr52_1_dmg08_cgb04c_outF8.gbc` | ✅ Pass |
| `sound/ch4_late_div_write_nr52_1a_dmg08_cgb04c_outF8.gbc` | ✅ Pass |
| `sound/ch4_late_div_write_nr52_2a_dmg08_cgb04c_outF8.gbc` | ✅ Pass |
| `speedchange/key1_set_dmg08_outFF_cgb04c_out7F.gbc` | ✅ Pass |
| `speedchange/key1_set_unset_dmg08_outFF_cgb04c_out7E.gbc` | ✅ Pass |
| `speedchange/m2int_m3stat_lcdoffds_2_cgb04c_out0.gbc` | ✅ Pass |
| `speedchange/m2int_m3stat_scx1_lcdoffds_2_cgb04c_out0.gbc` | ✅ Pass |
| `speedchange/speedchange2_ch1_duty0_pos6_to_pos7_timing_1_cgb04c_outaudio0.gbc` | ✅ Pass |
| `speedchange/speedchange2_ch1_duty0_pos6_to_pos7_timing_ds_1_cgb04c_outaudio0.gbc` | ✅ Pass |
| `speedchange/speedchange2_ch1_duty0_pos6_to_pos7_timing_nop_1_cgb04c_outaudio0.gbc` | ✅ Pass |
| `speedchange/speedchange2_ch1_duty0_pos6_to_pos7_timing_nop_ds_1_cgb04c_outaudio0.gbc` | ✅ Pass |
| `speedchange/speedchange2_ch2_nr52_1a_cgb04c_outF2.gbc` | ✅ Pass |
| `speedchange/speedchange2_ch2_nr52_2a_cgb04c_outF2.gbc` | ✅ Pass |
| `speedchange/speedchange2_ch2_nr52_ds_1a_cgb04c_outF2.gbc` | ✅ Pass |
| `speedchange/speedchange2_ch2_nr52_ds_2a_cgb04c_outF2.gbc` | ✅ Pass |
| `speedchange/speedchange2_div_1_cgb04c_out00.gbc` | ✅ Pass |
| `speedchange/speedchange2_div_nop_1_cgb04c_out00.gbc` | ✅ Pass |
| `speedchange/speedchange2_frame1_m2int_m3stat_scx2_1_cgb04c_out3.gbc` | ✅ Pass |
| `speedchange/speedchange2_frame1_m2int_m3stat_scx2_2_cgb04c_out0.gbc` | ✅ Pass |
| `speedchange/speedchange2_frame1_m2int_m3stat_scx3_2_cgb04c_out0.gbc` | ✅ Pass |
| `speedchange/speedchange2_key1_cgb04c_out7E.gbc` | ✅ Pass |
| `speedchange/speedchange2_lcdoff2_m2int_m3stat_scx3_2_cgb04c_out0.gbc` | ✅ Pass |
| `speedchange/speedchange2_lcdoff2_m2int_m3stat_scx4_2_cgb04c_out0.gbc` | ✅ Pass |
| `speedchange/speedchange2_lcdoff_m2int_m3stat_scx2_1_cgb04c_out3.gbc` | ✅ Pass |
| `speedchange/speedchange2_lcdoff_m2int_m3stat_scx2_2_cgb04c_out0.gbc` | ✅ Pass |
| `speedchange/speedchange2_lcdoff_m2int_m3stat_scx3_2_cgb04c_out0.gbc` | ✅ Pass |
| `speedchange/speedchange2_lcdoff_nop_m2int_m3stat_scx1_2_cgb04c_out0.gbc` | ✅ Pass |
| `speedchange/speedchange2_lcdoff_nop_m2int_m3stat_scx4_2_cgb04c_out0.gbc` | ✅ Pass |
| `speedchange/speedchange2_lcdoff_nopx2_m2int_m3stat_scx2_1_cgb04c_out3.gbc` | ✅ Pass |
| `speedchange/speedchange2_lcdoff_nopx2_m2int_m3stat_scx2_2_cgb04c_out0.gbc` | ✅ Pass |
| `speedchange/speedchange2_lcdoff_nopx2_m2int_m3stat_scx3_2_cgb04c_out0.gbc` | ✅ Pass |
| `speedchange/speedchange2_m2int_m3stat_scx2_1_cgb04c_out3.gbc` | ✅ Pass |
| `speedchange/speedchange2_m2int_m3stat_scx2_2_cgb04c_out0.gbc` | ✅ Pass |
| `speedchange/speedchange2_m2int_m3stat_scx3_2_cgb04c_out0.gbc` | ✅ Pass |
| `speedchange/speedchange2_nop_ch1_duty0_pos6_to_pos7_timing_ds_1_cgb04c_outaudio0.gbc` | ✅ Pass |
| `speedchange/speedchange2_nop_lcdoff_m2int_m3stat_scx2_1_cgb04c_out3.gbc` | ✅ Pass |
| `speedchange/speedchange2_nop_lcdoff_m2int_m3stat_scx2_2_cgb04c_out0.gbc` | ✅ Pass |
| `speedchange/speedchange2_nop_lcdoff_m2int_m3stat_scx3_2_cgb04c_out0.gbc` | ✅ Pass |
| `speedchange/speedchange2_nop_lcdoff_nop_m2int_m3stat_scx1_2_cgb04c_out0.gbc` | ✅ Pass |
| `speedchange/speedchange2_nop_lcdoff_nop_m2int_m3stat_scx4_2_cgb04c_out0.gbc` | ✅ Pass |
| `speedchange/speedchange2_nop_lcdoff_nopx2_m2int_m3stat_scx2_1_cgb04c_out3.gbc` | ✅ Pass |
| `speedchange/speedchange2_nop_lcdoff_nopx2_m2int_m3stat_scx2_2_cgb04c_out0.gbc` | ✅ Pass |
| `speedchange/speedchange2_nop_lcdoff_nopx2_m2int_m3stat_scx3_2_cgb04c_out0.gbc` | ✅ Pass |
| `speedchange/speedchange2_nop_m2int_m3stat_scx1_2_cgb04c_out0.gbc` | ✅ Pass |
| `speedchange/speedchange2_nop_m2int_m3stat_scx4_2_cgb04c_out0.gbc` | ✅ Pass |
| `speedchange/speedchange2_tima00_1a_cgb04c_out00.gbc` | ✅ Pass |
| `speedchange/speedchange2_tima00_2a_cgb04c_out01.gbc` | ✅ Pass |
| `speedchange/speedchange2_tima02_1a_cgb04c_out02.gbc` | ✅ Pass |
| `speedchange/speedchange2_tima03_1a_cgb04c_out00.gbc` | ✅ Pass |
| `speedchange/speedchange3_ch1_duty0_pos6_to_pos7_timing_1_cgb04c_outaudio0.gbc` | ✅ Pass |
| `speedchange/speedchange3_ch1_duty0_pos6_to_pos7_timing_nop_1_cgb04c_outaudio0.gbc` | ✅ Pass |
| `speedchange/speedchange3_ch2_nr52_1a_cgb04c_outF2.gbc` | ✅ Pass |
| `speedchange/speedchange3_ch2_nr52_2a_cgb04c_outF2.gbc` | ✅ Pass |
| `speedchange/speedchange3_ly44_m3_m3stat_scx1_1_cgb04c_outC3.gbc` | ✅ Pass |
| `speedchange/speedchange3_ly44_m3_m3stat_scx2_1_cgb04c_outC3.gbc` | ✅ Pass |
| `speedchange/speedchange3_ly44_m3_nop_m3stat_scx1_1_cgb04c_outC3.gbc` | ✅ Pass |
| `speedchange/speedchange3_ly44_m3_nop_m3stat_scx2_1_cgb04c_outC3.gbc` | ✅ Pass |
| `speedchange/speedchange3_nop_ch1_duty0_pos6_to_pos7_timing_1_cgb04c_outaudio0.gbc` | ✅ Pass |
| `speedchange/speedchange3_nop_ly44_m3_m3stat_scx1_1_cgb04c_outC3.gbc` | ✅ Pass |
| `speedchange/speedchange3_nop_ly44_m3_m3stat_scx2_1_cgb04c_outC3.gbc` | ✅ Pass |
| `speedchange/speedchange4_ch1_duty0_pos6_to_pos7_timing_1_cgb04c_outaudio0.gbc` | ✅ Pass |
| `speedchange/speedchange4_ch1_duty0_pos6_to_pos7_timing_nop_1_cgb04c_outaudio0.gbc` | ✅ Pass |
| `speedchange/speedchange4_ch2_nr52_1a_cgb04c_outF2.gbc` | ✅ Pass |
| `speedchange/speedchange4_ch2_nr52_2a_cgb04c_outF2.gbc` | ✅ Pass |
| `speedchange/speedchange4_ly44_m3_m3stat_scx1_2_cgb04c_outC0.gbc` | ✅ Pass |
| `speedchange/speedchange4_ly44_m3_m3stat_scx2_2_cgb04c_outC0.gbc` | ✅ Pass |
| `speedchange/speedchange4_ly44_m3_nop_m3stat_scx3_2_cgb04c_outC0.gbc` | ✅ Pass |
| `speedchange/speedchange4_ly44_m3_nop_m3stat_scx4_2_cgb04c_outC0.gbc` | ✅ Pass |
| `speedchange/speedchange4_nop_ly44_m3_m3stat_scx1_2_cgb04c_outC0.gbc` | ✅ Pass |
| `speedchange/speedchange4_nop_ly44_m3_m3stat_scx2_2_cgb04c_outC0.gbc` | ✅ Pass |
| `speedchange/speedchange5_ch1_duty0_pos6_to_pos7_timing_1_cgb04c_outaudio0.gbc` | ✅ Pass |
| `speedchange/speedchange5_ch1_duty0_pos6_to_pos7_timing_nop_1_cgb04c_outaudio0.gbc` | ✅ Pass |
| `speedchange/speedchange5_ch2_nr52_1a_cgb04c_outF2.gbc` | ✅ Pass |
| `speedchange/speedchange5_ch2_nr52_2a_cgb04c_outF2.gbc` | ✅ Pass |
| `speedchange/speedchange5_nop_ch1_duty0_pos6_to_pos7_timing_1_cgb04c_outaudio0.gbc` | ✅ Pass |
| `speedchange/speedchange_ch1_duty0_pos6_to_pos7_timing_1_cgb04c_outaudio0.gbc` | ✅ Pass |
| `speedchange/speedchange_ch1_duty0_pos6_to_pos7_timing_ds_1_cgb04c_outaudio0.gbc` | ✅ Pass |
| `speedchange/speedchange_ch1_duty0_pos6_to_pos7_timing_nop_1_cgb04c_outaudio0.gbc` | ✅ Pass |
| `speedchange/speedchange_ch1_duty0_pos6_to_pos7_timing_nop_ds_1_cgb04c_outaudio0.gbc` | ✅ Pass |
| `speedchange/speedchange_ch1_nr4init_duty0_pos6_to_pos7_timing_1_cgb04c_outaudio0.gbc` | ✅ Pass |
| `speedchange/speedchange_ch2_nr52_1a_cgb04c_outF2.gbc` | ✅ Pass |
| `speedchange/speedchange_ch2_nr52_2a_cgb04c_outF2.gbc` | ✅ Pass |
| `speedchange/speedchange_ch2_nr52_ds_1a_cgb04c_outF2.gbc` | ✅ Pass |
| `speedchange/speedchange_ch2_nr52_ds_2a_cgb04c_outF2.gbc` | ✅ Pass |
| `speedchange/speedchange_div_1_cgb04c_out00.gbc` | ✅ Pass |
| `speedchange/speedchange_div_nop_1_cgb04c_out00.gbc` | ✅ Pass |
| `speedchange/speedchange_key1_cgb04c_outFE.gbc` | ✅ Pass |
| `speedchange/speedchange_lcdoff_tima01_1_cgb04c_out08.gbc` | ✅ Pass |
| `speedchange/speedchange_ly44_m3_m3stat_2_cgb04c_outC0.gbc` | ✅ Pass |
| `speedchange/speedchange_ly44_m3_m3stat_scx1_2_cgb04c_outC0.gbc` | ✅ Pass |
| `speedchange/speedchange_ly44_m3_nop_m3stat_2_cgb04c_outC0.gbc` | ✅ Pass |
| `speedchange/speedchange_ly44_m3_nop_m3stat_scx1_2_cgb04c_outC0.gbc` | ✅ Pass |
| `speedchange/speedchange_ly44_m3_nopx2_m3stat_2_cgb04c_outC0.gbc` | ✅ Pass |
| `speedchange/speedchange_ly44_m3_nopx2_m3stat_scx1_2_cgb04c_outC0.gbc` | ✅ Pass |
| `speedchange/speedchange_ly44_m3_nopx3_m3stat_2_cgb04c_outC0.gbc` | ✅ Pass |
| `speedchange/speedchange_ly44_m3_nopx3_m3stat_scx1_2_cgb04c_outC0.gbc` | ✅ Pass |
| `speedchange/speedchange_ly44_m3_nopx4_m3stat_2_cgb04c_outC0.gbc` | ✅ Pass |
| `speedchange/speedchange_ly44_m3_nopx4_m3stat_scx1_2_cgb04c_outC0.gbc` | ✅ Pass |
| `speedchange/speedchange_ly97_stat_cgb04c_outC0.gbc` | ✅ Pass |
| `speedchange/speedchange_tima01_1_cgb04c_out07.gbc` | ✅ Pass |
| `speedchange/speedchange_tima01_nop_1_cgb04c_out07.gbc` | ✅ Pass |
| `speedchange/speedchange_tima02_1a_cgb04c_out02.gbc` | ✅ Pass |
| `speedchange/speedchange_tima02_2a_cgb04c_out03.gbc` | ✅ Pass |
| `speedchange/speedchange_tima03_1a_cgb04c_out00.gbc` | ✅ Pass |
| `speedchange/speedchange_tima03_2a_cgb04c_out01.gbc` | ✅ Pass |
| `sprites/10spritesPrLine_10xposA6_m0irq_2_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `sprites/10spritesPrLine_10xposA7_m0irq_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/10spritesPrLine_10xposA7_m0irq_2_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `sprites/10spritesPrLine_10xposA7_m3stat_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/10spritesPrLine_1xpos0_m3stat_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/10spritesPrLine_1xposA8_m3stat_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/10spritesPrLine_m2stat_1_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `sprites/10spritesPrLine_m3stat_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/10spritesPrLine_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/10spritesprline_1xposa0_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/10spritesprline_1xposa1_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/10spritesprline_1xposa2_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/10spritesprline_1xposa3_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/10spritesprline_1xposa4_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/10spritesprline_1xposa5_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/10spritesprline_1xposa6_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/10spritesprline_1xposa7_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/10spritesprline_2overlap1_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/10spritesprline_2overlap2_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/10spritesprline_2overlap3_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/10spritesprline_2overlap4_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/10spritesprline_2overlap5_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/10spritesprline_2overlap6_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/10spritesprline_2overlap7_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/10spritesprline_2overlap8_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/10spritesprline_2xposa2overlap8_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/10spritesprline_2xposa7overlap8_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/10spritesprline_3overlap8_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/10spritesprline_m0stat_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/1spritesPrLine_1sprite8pBgCover_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/1spritesPrLine_1sprite8pBgPrior_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/1spritesPrLine_m3stat_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/1spritesPrLine_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/1spritesPrLine_offset7_m3stat_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/1spritesPrLine_scx1_offset7_m3stat_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/1spritesPrLine_xpos01_m3stat_1_dmg08_cgb04c_out3.gbc` | ✅ Pass |
| `sprites/1spritesPrLine_xpos01_m3stat_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/1spritesPrLine_xpos01_scx4_m3stat_1_dmg08_cgb04c_out3.gbc` | ✅ Pass |
| `sprites/1spritesPrLine_xpos07_m3stat_1_dmg08_cgb04c_out3.gbc` | ✅ Pass |
| `sprites/2spritesPrLine_m3stat_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/2spritesPrLine_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/3spritesPrLine_m3stat_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/3spritesPrLine_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/4spritesPrLine_m3stat_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/4spritesPrLine_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/5spritesPrLine_m3stat_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/5spritesPrLine_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/6spritesPrLine_m3stat_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/6spritesPrLine_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/7spritesPrLine_m3stat_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/7spritesPrLine_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/8spritesPrLine_m3stat_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/8spritesPrLine_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/9spritesPrLine_m3stat_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/9spritesPrLine_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/enable/late_disable_ds_4_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/late_disable_2_dmg08_out3.gb` | ✅ Pass |
| `sprites/late_sizechange2_sp00_1_dmg08_cgb04c_out3.gbc` | ✅ Pass |
| `sprites/late_sizechange2_sp00_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/late_sizechange2_sp01_1_dmg08_cgb04c_out3.gbc` | ✅ Pass |
| `sprites/late_sizechange2_sp01_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/late_sizechange2_sp01_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/late_sizechange2_sp02_1_dmg08_cgb04c_out3.gbc` | ✅ Pass |
| `sprites/late_sizechange2_sp39_1_dmg08_cgb04c_out3.gbc` | ✅ Pass |
| `sprites/late_sizechange2_sp39_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/late_sizechange2_sp39_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/late_sizechange_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/late_sizechange_ds_1_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/late_sizechange_sp00_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/late_sizechange_sp00_3_dmg08_cgb04c_out3.gbc` | ✅ Pass |
| `sprites/late_sizechange_sp00_ds_1_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/late_sizechange_sp01_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/late_sizechange_sp01_3_dmg08_cgb04c_out3.gbc` | ✅ Pass |
| `sprites/late_sizechange_sp01_ds_1_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/late_sizechange_sp02_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/late_sizechange_sp39_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/late_sizechange_sp39_3_dmg08_cgb04c_out3.gbc` | ✅ Pass |
| `sprites/late_sizechange_sp39_ds_1_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/mix_m3stat_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/mix_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/10spritesPrLine_late_scx4_ds_1_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/10spritesPrLine_nr10space10_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/10spritesPrLine_nr10space11_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/10spritesPrLine_nr10space12_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/10spritesPrLine_nr10space13_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/10spritesPrLine_nr10space1_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/10spritesPrLine_nr10space2_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/10spritesPrLine_nr10space3_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/10spritesPrLine_nr10space4_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/10spritesPrLine_nr10space5_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/10spritesPrLine_nr10space6_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/10spritesPrLine_nr10space7_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/10spritesPrLine_nr10space8_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/10spritesPrLine_nr10space9_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/10spritesPrLine_nr1space4_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/10spritesPrLine_scx1_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/10spritesPrLine_scx2_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/10spritesPrLine_scx3_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/10spritesPrLine_scx4_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/10spritesPrLine_scx4_nr1space4_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/10spritesPrLine_scx5_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/10spritesPrLine_scx6_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/10spritesPrLine_scx7_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/10spritesPrLine_wx0_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/10spritesPrLine_wx1_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/10spritesPrLine_wx2_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/10spritesPrLine_wx3_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/10spritesPrLine_wx4_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/10spritesPrLine_wx5_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/10spritesPrLine_wx6_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/10spritesPrLine_wx7_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/1pos8_8pos9_wx08_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/2overlap1_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/2overlap1_offset4_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/2overlap1_offset5_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/2overlap2_offset4_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/2overlap3_offset4_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/2overlap4_offset4_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/2overlap5_offset4_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/2overlap6_offset4_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/2overlap7_offset4_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/2overlap8_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/2overlap8_offset4_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap1_scx5_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap1_scx6_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap1_scx7_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap2_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap2_scx1_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap2_scx2_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap2_scx3_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap2_scx4_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap2_scx5_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap2_scx6_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap2_scx7_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap3_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap3_scx1_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap3_scx2_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap3_scx3_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap3_scx4_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap3_scx5_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap3_scx6_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap3_scx7_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap4_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap4_scx1_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap4_scx2_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap4_scx3_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap4_scx4_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap4_scx5_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap4_scx6_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap4_scx7_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap5_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap5_rev_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap5_scx1_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap5_scx2_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap5_scx3_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap5_scx4_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap5_scx5_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap5_scx6_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap5_scx7_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap6_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap6_rev_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap6_scx1_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap6_scx2_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap6_scx3_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap6_scx4_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap6_scx5_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap6_scx6_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap6_scx7_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap7_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap7_rev_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap7_scx1_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap7_scx2_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap7_scx3_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap7_scx4_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap7_scx5_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap7_scx6_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap7_scx7_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap8_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap8_scx1_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap8_scx2_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap8_scx3_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap8_scx4_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap8_scx5_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap8_scx6_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/3overlap8_scx7_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/9pos8_wx08_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/9pos8_wx08_scx5_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/9pos8_wx09_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/9pos8_wx0A_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/9pos8_wx0B_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/9pos8_wx0C_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/9pos8_wx0D_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/space/9pos8_wx0E_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `sprites/sprite_late_disable_spx18_2_dmg08_out3.gb` | ✅ Pass |
| `sprites/sprite_late_disable_spx19_2_dmg08_out3.gb` | ✅ Pass |
| `sprites/sprite_late_disable_spx1A_2_dmg08_out3.gb` | ✅ Pass |
| `sprites/sprite_late_disable_spx1B_2_dmg08_out3.gb` | ✅ Pass |
| `sprites/sprite_late_enable_spx18_1_dmg08_out3.gb` | ✅ Pass |
| `sprites/sprite_late_enable_spx19_1_dmg08_out3.gb` | ✅ Pass |
| `sprites/sprite_late_enable_spx1A_1_dmg08_out3.gb` | ✅ Pass |
| `sprites/sprite_late_enable_spx1B_1_dmg08_out3.gb` | ✅ Pass |
| `sprites/sprite_late_late_disable_spx18_2_dmg08_out3.gb` | ✅ Pass |
| `sprites/sprite_late_late_disable_spx19_2_dmg08_out3.gb` | ✅ Pass |
| `sprites/sprite_late_late_disable_spx1A_2_dmg08_out3.gb` | ✅ Pass |
| `sprites/sprite_late_late_disable_spx1B_2_dmg08_out3.gb` | ✅ Pass |
| `tima/tc00_1stopstart_ff_tma_1_dmg08_cgb04c_outFF.gbc` | ✅ Pass |
| `tima/tc00_1stopstart_offset1_ff_tma_1_dmg08_cgb04c_outFF.gbc` | ✅ Pass |
| `tima/tc00_div_write_start_1_dmg08_cgb04c_outF0.gbc` | ✅ Pass |
| `tima/tc00_div_write_start_2_dmg08_cgb04c_outF1.gbc` | ✅ Pass |
| `tima/tc00_fe_ff_1_dmg08_cgb04c_outFE.gbc` | ✅ Pass |
| `tima/tc00_ff_tma_1_dmg08_cgb04c_outFF.gbc` | ✅ Pass |
| `tima/tc00_irq_1_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `tima/tc00_irq_ds_1_cgb04c_outE0.gbc` | ✅ Pass |
| `tima/tc00_irq_ds_2_cgb04c_outE4.gbc` | ✅ Pass |
| `tima/tc00_irq_ifw_1_dmg08_cgb04c_outE4.gbc` | ✅ Pass |
| `tima/tc00_irq_ifw_2_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `tima/tc00_irq_ifw_ds_1_cgb04c_outE4.gbc` | ✅ Pass |
| `tima/tc00_irq_ifw_ds_2_cgb04c_outE0.gbc` | ✅ Pass |
| `tima/tc00_irq_late_retrigger_1_dmg08_cgb04c_outE4.gbc` | ✅ Pass |
| `tima/tc00_irq_late_retrigger_3_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `tima/tc00_irq_late_retrigger_ds_1_cgb04c_outE4.gbc` | ✅ Pass |
| `tima/tc00_irq_late_retrigger_ds_2_cgb04c_outE0.gbc` | ✅ Pass |
| `tima/tc00_late_div_write_1a_dmg08_cgb04c_outFF.gbc` | ✅ Pass |
| `tima/tc00_late_div_write_1b_dmg08_cgb04c_out00.gbc` | ✅ Pass |
| `tima/tc00_late_div_write_2a_dmg08_cgb04c_outFE.gbc` | ✅ Pass |
| `tima/tc00_late_div_write_2b_dmg08_cgb04c_outFF.gbc` | ✅ Pass |
| `tima/tc00_late_div_write_3a_dmg08_cgb04c_outFE.gbc` | ✅ Pass |
| `tima/tc00_late_div_write_3b_dmg08_cgb04c_outFF.gbc` | ✅ Pass |
| `tima/tc00_late_div_write_4a_dmg08_cgb04c_outFE.gbc` | ✅ Pass |
| `tima/tc00_late_div_write_4b_dmg08_cgb04c_outFF.gbc` | ✅ Pass |
| `tima/tc00_late_div_write_if_1a_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `tima/tc00_late_div_write_if_1b_dmg08_cgb04c_outE4.gbc` | ✅ Pass |
| `tima/tc00_late_div_write_if_2_dmg08_cgb04c_outE4.gbc` | ✅ Pass |
| `tima/tc00_late_stop_inc_1_dmg08_cgb04c_outFE.gbc` | ✅ Pass |
| `tima/tc00_late_stop_irq_1_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `tima/tc00_late_stop_of_1_dmg08_cgb04c_outFF.gbc` | ✅ Pass |
| `tima/tc00_late_tc01_1_dmg08_cgb04c_outFF.gbc` | ✅ Pass |
| `tima/tc00_late_tc01_2_dmg08_cgb04c_outFF.gbc` | ✅ Pass |
| `tima/tc00_late_tc01_3_dmg08_cgb04c_outFF.gbc` | ✅ Pass |
| `tima/tc00_late_tc01_4_dmg08_cgb04c_outFF.gbc` | ✅ Pass |
| `tima/tc00_late_tc01_5_dmg08_cgb04c_out00.gbc` | ✅ Pass |
| `tima/tc00_late_tc01_6_dmg08_cgb04c_outFE.gbc` | ✅ Pass |
| `tima/tc00_late_tc01_7_dmg08_cgb04c_outFF.gbc` | ✅ Pass |
| `tima/tc00_late_tc01_8_dmg08_cgb04c_outFF.gbc` | ✅ Pass |
| `tima/tc00_nop_div_write_start_1_dmg08_cgb04c_outF0.gbc` | ✅ Pass |
| `tima/tc00_nop_div_write_start_2_dmg08_cgb04c_outF1.gbc` | ✅ Pass |
| `tima/tc00_start_1_cgb04c_outF0.gbc` | ✅ Pass |
| `tima/tc00_start_4_dmg08_outF1.gbc` | ✅ Pass |
| `tima/tc00_tc01_ff_tma_1_dmg08_cgb04c_outFF.gbc` | ✅ Pass |
| `tima/tc00_tc01_late_tc00_of_1_dmg08_cgb04c_outFF.gbc` | ✅ Pass |
| `tima/tc01_1stopstart_ff_tma_1_dmg08_cgb04c_outFF.gbc` | ✅ Pass |
| `tima/tc01_1stopstart_irq_1_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `tima/tc01_1stopstart_offset1_irq_1_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `tima/tc01_1stopstart_offset2_irq_2_dmg08_cgb04c_outE4.gbc` | ✅ Pass |
| `tima/tc01_1stopstart_offset3_ff_tma_1_dmg08_cgb04c_outFF.gbc` | ✅ Pass |
| `tima/tc01_1stopstart_offset3_irq_1_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `tima/tc01_div_write_start_1_dmg08_cgb04c_outF1.gbc` | ✅ Pass |
| `tima/tc01_div_write_start_2_dmg08_cgb04c_outF2.gbc` | ✅ Pass |
| `tima/tc01_fe_ff_1_dmg08_cgb04c_outFE.gbc` | ✅ Pass |
| `tima/tc01_ff_tma_1_dmg08_cgb04c_outFF.gbc` | ✅ Pass |
| `tima/tc01_irq_1_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `tima/tc01_late_div_write_1a_dmg08_cgb04c_outFF.gbc` | ✅ Pass |
| `tima/tc01_late_div_write_1b_dmg08_cgb04c_out00.gbc` | ✅ Pass |
| `tima/tc01_late_div_write_2a_dmg08_cgb04c_outFE.gbc` | ✅ Pass |
| `tima/tc01_late_div_write_2b_dmg08_cgb04c_outFF.gbc` | ✅ Pass |
| `tima/tc01_late_div_write_3a_dmg08_cgb04c_outFE.gbc` | ✅ Pass |
| `tima/tc01_late_div_write_3b_dmg08_cgb04c_outFF.gbc` | ✅ Pass |
| `tima/tc01_late_div_write_4a_dmg08_cgb04c_outFE.gbc` | ✅ Pass |
| `tima/tc01_late_div_write_4b_dmg08_cgb04c_outFF.gbc` | ✅ Pass |
| `tima/tc01_late_stop_inc_1_dmg08_cgb04c_outFD.gbc` | ✅ Pass |
| `tima/tc01_late_stop_irq_1_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `tima/tc01_late_stop_of_1_dmg08_cgb04c_outFF.gbc` | ✅ Pass |
| `tima/tc01_late_tima_inc_1_dmg08_cgb04c_out11.gbc` | ✅ Pass |
| `tima/tc01_late_tima_irq_1_dmg08_cgb04c_outE0.gbc` | ✅ Pass |
| `tima/tc01_late_tma_1_dmg08_cgb04c_out11.gbc` | ✅ Pass |
| `tima/tc01_nop_div_write_start_1_dmg08_cgb04c_outF1.gbc` | ✅ Pass |
| `tima/tc01_nop_div_write_start_2_dmg08_cgb04c_outF2.gbc` | ✅ Pass |
| `tima/tc01_tma_next_1_dmg08_cgb04c_outF0.gbc` | ✅ Pass |
| `vram_m3/10spritesprline_postread_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `vram_m3/postread_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `vram_m3/postread_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `vram_m3/postread_scx2_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `vram_m3/postread_scx3_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `vram_m3/postread_scx5_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `vram_m3/postread_scx5_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `vram_m3/preread_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `vram_m3/preread_3_dmg08_cgb04c_out3.gbc` | ✅ Pass |
| `vram_m3/preread_ds_2_cgb04c_out3.gbc` | ✅ Pass |
| `vram_m3/preread_ds_lcdoffset1_1_cgb04c_out0.gbc` | ✅ Pass |
| `vram_m3/preread_ds_lcdoffset1_2_cgb04c_out3.gbc` | ✅ Pass |
| `vram_m3/preread_lcdoffset1_1_cgb04c_out0.gbc` | ✅ Pass |
| `vram_m3/preread_lcdoffset1_2_cgb04c_out3.gbc` | ✅ Pass |
| `vram_m3/preread_lcdoffset2_2_cgb04c_out3.gbc` | ✅ Pass |
| `vram_m3/prewrite_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `vram_m3/prewrite_ds_lcdoffset1_1_cgb04c_out1.gbc` | ✅ Pass |
| `vram_m3/prewrite_ds_lcdoffset1_2_cgb04c_out0.gbc` | ✅ Pass |
| `vram_m3/prewrite_lcdoffset1_1_cgb04c_out1.gbc` | ✅ Pass |
| `vram_m3/prewrite_lcdoffset1_2_cgb04c_out0.gbc` | ✅ Pass |
| `vram_m3/prewrite_lcdoffset2_2_cgb04c_out0.gbc` | ✅ Pass |
| `vram_m3/vramw_m3start_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `vramw_m3end/vramw_m3end_1_dmg08_cgb04c_out7.gbc` | ✅ Pass |
| `vramw_m3end/vramw_m3end_2_dmg08_cgb04c_out7.gbc` | ✅ Pass |
| `vramw_m3end/vramw_m3end_3_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `vramw_m3end/vramw_m3end_4_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `vramw_m3end/vramw_m3end_5_dmg08_cgb04c_out1.gbc` | ✅ Pass |
| `vramw_m3end/vramw_m3end_6_dmg08_cgb04c_out1.gbc` | ✅ Pass |
| `vramw_m3end/vramw_m3end_ds_1_cgb04c_out7.gbc` | ✅ Pass |
| `vramw_m3end/vramw_m3end_ds_2_cgb04c_out7.gbc` | ✅ Pass |
| `vramw_m3end/vramw_m3end_ds_3_cgb04c_out0.gbc` | ✅ Pass |
| `vramw_m3end/vramw_m3end_ds_4_cgb04c_out0.gbc` | ✅ Pass |
| `vramw_m3end/vramw_m3end_ds_5_cgb04c_out1.gbc` | ✅ Pass |
| `vramw_m3end/vramw_m3end_ds_6_cgb04c_out1.gbc` | ✅ Pass |
| `vramw_m3end/vramw_m3end_scx3_1_dmg08_cgb04c_out7.gbc` | ✅ Pass |
| `vramw_m3end/vramw_m3end_scx3_2_dmg08_cgb04c_out7.gbc` | ✅ Pass |
| `vramw_m3end/vramw_m3end_scx3_4_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `vramw_m3end/vramw_m3end_scx3_6_dmg08_cgb04c_out3.gbc` | ✅ Pass |
| `vramw_m3end/vramw_m3end_scx5_ds_5_cgb04c_out5.gbc` | ✅ Pass |
| `vramw_m3end/vramw_m3end_scx5_ds_6_cgb04c_out5.gbc` | ✅ Pass |
| `window/arg/late_enable_afterVblank_5_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/arg/late_scx_late_wy_FFto4_ly4_wx00_3_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/arg/late_scx_late_wy_FFto4_ly4_wx20_3_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/arg/late_wx_late_wy_FFto2_ly2_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/arg/late_wy_10to0_ly1_3_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/arg/late_wy_10to1_ly1_3_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/arg/late_wy_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/arg/late_wy_1toFF_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/arg/late_wy_1toFF_ds_1_cgb04c_out0.gbc` | ✅ Pass |
| `window/arg/late_wy_1toFF_ds_lcdoffset1_1_cgb04c_out0.gbc` | ✅ Pass |
| `window/arg/late_wy_1toFF_lcdoffset1_1_cgb04c_out0.gbc` | ✅ Pass |
| `window/arg/late_wy_2toFF_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/arg/late_wy_FFto0_ly0_3_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/arg/late_wy_FFto0_ly2_3_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/arg/late_wy_FFto0_ly2_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `window/arg/late_wy_FFto1_ly2_3_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/arg/late_wy_FFto2_ly2_3_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/arg/late_wy_FFto2_ly2_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `window/arg/late_wy_FFto2_ly2_scx2_3_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/arg/late_wy_FFto2_ly2_scx3_3_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/arg/late_wy_FFto2_ly2_scx5_2_dmg08_out3_cgb04c_out0.gbc` | ✅ Pass |
| `window/arg/late_wy_FFto2_ly2_scx5_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `window/arg/late_wy_FFto2_ly2_wx00_3_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/arg/late_wy_FFto2_ly2_wx0f_3_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_disable_0_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_disable_ds_1_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_disable_early_scx00_wx0f_ds_1_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_disable_early_scx00_wx10_ds_1_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_disable_early_scx00_wx11_ds_1_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_disable_early_scx00_wx12_ds_1_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_disable_early_scx03_wx0f_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_disable_early_scx03_wx10_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_disable_early_scx03_wx11_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_disable_early_scx03_wx12_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_disable_late_scx00_wx0f_ds_1_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_disable_late_scx00_wx10_ds_1_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_disable_late_scx03_wx0f_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_disable_late_scx03_wx10_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_disable_late_scx03_wx11_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_disable_late_scx03_wx12_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_disable_scx2_0_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_disable_scx3_0_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_disable_scx5_0_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_disable_scx5_ds_1_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_disable_spx10_wx0f_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_disable_wx0f_0_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_enable_afterVblank_3_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_enable_afterVblank_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_enable_afterVblank_ds_lcdoffset1_2_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_enable_afterVblank_lcdoffset1_2_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_enable_ly0_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_reenable_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_reenable_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_reenable_scx2_3_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_reenable_scx3_3_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_reenable_scx5_3_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_reenable_scx5_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_reenable_wx0f_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_scx_late_disable_0_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_wx_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_wx_ds_1_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_wx_ff_07_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_wx_ff_0f_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_wx_scx2_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_wx_scx3_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_wx_scx5_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_wx_scx5_ds_1_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_wx_wx03_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_wx_wx0f_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_wy_1_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_wy_ds_1_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_wy_ds_lcdoffset1_1_cgb04c_out0.gbc` | ✅ Pass |
| `window/late_wy_lcdoffset1_1_cgb04c_out0.gbc` | ✅ Pass |
| `window/m2int_wx00_m3stat_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/m2int_wx03_m3stat_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/m2int_wx03_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `window/m2int_wx03_scx2_m3stat_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/m2int_wx03_scx3_m3stat_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/m2int_wx03_scx5_m3stat_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/m2int_wx03_scx5_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `window/m2int_wx07_m3stat_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/m2int_wx07_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `window/m2int_wx07_scx2_m3stat_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/m2int_wx07_scx3_m3stat_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/m2int_wx07_scx5_m3stat_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/m2int_wx07_scx5_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `window/m2int_wx0C_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `window/m2int_wx17_wxA5_m3stat_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/m2int_wx57_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `window/m2int_wxA5_m0irq_2_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `window/m2int_wxA5_m3stat_2_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/m2int_wxA6_firstline_m3stat_3_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/m2int_wxA6_m0irq2_2_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `window/m2int_wxA6_m0irq_2_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `window/m2int_wxA6_m3stat_3_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/m2int_wxA6_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `window/m2int_wxA6_oambusyread_3_dmg08_out5_cgb_xout1.gbc` | ✅ Pass |
| `window/m2int_wxA6_oambusyread_4_dmg08_cgb04c_out5.gbc` | ✅ Pass |
| `window/m2int_wxA6_scx2_m3stat_4_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/m2int_wxA6_scx3_m3stat_4_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/m2int_wxA6_scx5_m3stat_3_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/m2int_wxA6_scx5_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `window/m2int_wxA6_spxA7_m0irq_2_dmg08_cgb04c_out2.gbc` | ✅ Pass |
| `window/m2int_wxA6_spxA7_m3stat_5_dmg08_cgb04c_out0.gbc` | ✅ Pass |
| `window/m2int_wxA6_vrambusyread_3_dmg08_cgb04c_out5.gbc` | ✅ Pass |
| `window/m2int_wxA7_m3stat_ds_1_cgb04c_out0.gbc` | ✅ Pass |
| `window/m2int_wxA7_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `window/m2int_wxDefault_m3stat_ds_2_cgb04c_out0.gbc` | ✅ Pass |
| `window/on_screen/wxA5_weoff_at_xposA5.gbc` | ✅ Pass |
| `bgen/bgoff_bgon_sprite_above_window.gbc` | ❌ Fail |
| `bgen/bgoff_bgon_sprite_below_window.gbc` | ❌ Fail |
| `bgtiledata/bgtiledata_spx08_1.gbc` | ❌ Fail |
| `bgtiledata/bgtiledata_spx08_2.gbc` | ❌ Fail |
| `bgtiledata/bgtiledata_spx08_3.gbc` | ❌ Fail |
| `bgtiledata/bgtiledata_spx08_4.gbc` | ❌ Fail |
| `bgtiledata/bgtiledata_spx08_ds_3.gbc` | ❌ Fail |
| `bgtiledata/bgtiledata_spx08_ds_4.gbc` | ❌ Fail |
| `bgtiledata/bgtiledata_spx09_1.gbc` | ❌ Fail |
| `bgtiledata/bgtiledata_spx09_2.gbc` | ❌ Fail |
| `bgtiledata/bgtiledata_spx09_3.gbc` | ❌ Fail |
| `bgtiledata/bgtiledata_spx09_4.gbc` | ❌ Fail |
| `bgtiledata/bgtiledata_spx09_ds_1.gbc` | ❌ Fail |
| `bgtiledata/bgtiledata_spx09_ds_2.gbc` | ❌ Fail |
| `bgtiledata/bgtiledata_spx09_ds_3.gbc` | ❌ Fail |
| `bgtiledata/bgtiledata_spx09_ds_4.gbc` | ❌ Fail |
| `bgtiledata/bgtiledata_spx0A_1.gbc` | ❌ Fail |
| `bgtiledata/bgtiledata_spx0A_2.gbc` | ❌ Fail |
| `bgtiledata/bgtiledata_spx0A_3.gbc` | ❌ Fail |
| `bgtiledata/bgtiledata_spx0A_4.gbc` | ❌ Fail |
| `bgtiledata/bgtiledata_spx0B_1.gbc` | ❌ Fail |
| `bgtiledata/bgtiledata_spx0B_2.gbc` | ❌ Fail |
| `bgtiledata/bgtiledata_spx0B_3.gbc` | ❌ Fail |
| `bgtiledata/bgtiledata_spx0B_4.gbc` | ❌ Fail |
| `bgtilemap/bgtilemap_spx08_1.gbc` | ❌ Fail |
| `bgtilemap/bgtilemap_spx08_2.gbc` | ❌ Fail |
| `bgtilemap/bgtilemap_spx08_3.gbc` | ❌ Fail |
| `bgtilemap/bgtilemap_spx08_4.gbc` | ❌ Fail |
| `bgtilemap/bgtilemap_spx08_ds_1.gbc` | ❌ Fail |
| `bgtilemap/bgtilemap_spx08_ds_2.gbc` | ❌ Fail |
| `bgtilemap/bgtilemap_spx08_ds_3.gbc` | ❌ Fail |
| `bgtilemap/bgtilemap_spx08_ds_4.gbc` | ❌ Fail |
| `bgtilemap/bgtilemap_spx09_1.gbc` | ❌ Fail |
| `bgtilemap/bgtilemap_spx09_2.gbc` | ❌ Fail |
| `bgtilemap/bgtilemap_spx09_3.gbc` | ❌ Fail |
| `bgtilemap/bgtilemap_spx09_4.gbc` | ❌ Fail |
| `bgtilemap/bgtilemap_spx09_ds_1.gbc` | ❌ Fail |
| `bgtilemap/bgtilemap_spx09_ds_2.gbc` | ❌ Fail |
| `bgtilemap/bgtilemap_spx09_ds_3.gbc` | ❌ Fail |
| `bgtilemap/bgtilemap_spx09_ds_4.gbc` | ❌ Fail |
| `bgtilemap/bgtilemap_spx0A_1.gbc` | ❌ Fail |
| `bgtilemap/bgtilemap_spx0A_2.gbc` | ❌ Fail |
| `bgtilemap/bgtilemap_spx0A_3.gbc` | ❌ Fail |
| `bgtilemap/bgtilemap_spx0A_4.gbc` | ❌ Fail |
| `bgtilemap/bgtilemap_spx0B_1.gbc` | ❌ Fail |
| `bgtilemap/bgtilemap_spx0B_2.gbc` | ❌ Fail |
| `bgtilemap/bgtilemap_spx0B_3.gbc` | ❌ Fail |
| `bgtilemap/bgtilemap_spx0B_4.gbc` | ❌ Fail |
| `cgbpal_m3/cgbpal_m3end_1_cgb04c_out7.gbc` | ❌ Fail |
| `cgbpal_m3/cgbpal_m3end_2_cgb04c_out0.gbc` | ❌ Fail |
| `cgbpal_m3/cgbpal_m3end_3_cgb04c_out0.gbc` | ❌ Fail |
| `cgbpal_m3/cgbpal_m3end_ds_1_cgb04c_out7.gbc` | ❌ Fail |
| `cgbpal_m3/cgbpal_m3end_ds_2_cgb04c_out0.gbc` | ❌ Fail |
| `cgbpal_m3/cgbpal_m3end_ds_3_cgb04c_out0.gbc` | ❌ Fail |
| `cgbpal_m3/cgbpal_m3end_scx2_1_cgb04c_out7.gbc` | ❌ Fail |
| `cgbpal_m3/cgbpal_m3end_scx2_2_cgb04c_out0.gbc` | ❌ Fail |
| `cgbpal_m3/cgbpal_m3end_scx2_3_cgb04c_out0.gbc` | ❌ Fail |
| `cgbpal_m3/cgbpal_m3end_scx3_1_cgb04c_out7.gbc` | ❌ Fail |
| `cgbpal_m3/cgbpal_m3end_scx3_2_cgb04c_out0.gbc` | ❌ Fail |
| `cgbpal_m3/cgbpal_m3end_scx3_3_cgb04c_out0.gbc` | ❌ Fail |
| `cgbpal_m3/cgbpal_m3end_scx5_1_cgb04c_out7.gbc` | ❌ Fail |
| `cgbpal_m3/cgbpal_m3end_scx5_2_cgb04c_out0.gbc` | ❌ Fail |
| `cgbpal_m3/cgbpal_m3end_scx5_3_cgb04c_out0.gbc` | ❌ Fail |
| `cgbpal_m3/cgbpal_m3end_scx5_ds_1_cgb04c_out7.gbc` | ❌ Fail |
| `cgbpal_m3/cgbpal_m3end_scx5_ds_2_cgb04c_out0.gbc` | ❌ Fail |
| `cgbpal_m3/cgbpal_m3end_scx5_ds_3_cgb04c_out0.gbc` | ❌ Fail |
| `cgbpal_m3/cgbpal_m3start_2_cgb04c_out0.gbc` | ❌ Fail |
| `cgbpal_m3/cgbpal_m3start_ds_2_cgb04c_out0.gbc` | ❌ Fail |
| `cgbpal_m3/cgbpal_read_m3start_2_cgb04c_outFF.gbc` | ❌ Fail |
| `cgbpal_m3/cgbpal_read_m3start_ds_2_cgb04c_outFF.gbc` | ❌ Fail |
| `cgbpal_m3/cgbpal_read_m3start_ds_lcdoffset1_2_cgb04c_outFF.gbc` | ❌ Fail |
| `cgbpal_m3/cgbpal_read_m3start_lcdoffset1_2_cgb04c_outFF.gbc` | ❌ Fail |
| `cgbpal_m3/cgbpal_write_m3start_2_cgb04c_out00.gbc` | ❌ Fail |
| `cgbpal_m3/cgbpal_write_m3start_ds_2_cgb04c_out00.gbc` | ❌ Fail |
| `cgbpal_m3/cgbpal_write_m3start_ds_lcdoffset1_2_cgb04c_out00.gbc` | ❌ Fail |
| `cgbpal_m3/cgbpal_write_m3start_lcdoffset1_2_cgb04c_out00.gbc` | ❌ Fail |
| `display_startstate/ly_dmg08_out00_cgb04c_out90.gbc` | ❌ Fail |
| `display_startstate/stat_1_cgb04c_out87.gbc` | ❌ Fail |
| `display_startstate/stat_1_dmg08_out85.gb` | ❌ Fail |
| `display_startstate/stat_2_cgb04c_out84.gbc` | ❌ Fail |
| `display_startstate/stat_2_dmg08_out84.gb` | ❌ Fail |
| `display_startstate/stat_scx2_1_cgb04c_out87.gbc` | ❌ Fail |
| `display_startstate/stat_scx2_2_cgb04c_out84.gbc` | ❌ Fail |
| `display_startstate/stat_scx3_1_cgb04c_out87.gbc` | ❌ Fail |
| `display_startstate/stat_scx3_2_cgb04c_out84.gbc` | ❌ Fail |
| `display_startstate/stat_scx5_1_cgb04c_out87.gbc` | ❌ Fail |
| `display_startstate/stat_scx5_2_cgb04c_out84.gbc` | ❌ Fail |
| `div/start_inc_1_cgb04c_out1E.gbc` | ❌ Fail |
| `div/start_inc_1_dmg08_outAB.gb` | ❌ Fail |
| `div/start_inc_2_cgb04c_out1F.gbc` | ❌ Fail |
| `div/start_inc_2_dmg08_outAC.gb` | ❌ Fail |
| `dma/dma_dst_wrap_2_cgb04c_out0.gbc` | ❌ Fail |
| `dma/dma_hiram_read_cgb04c_out7.gbc` | ❌ Fail |
| `dma/dma_hiram_read_result_cgb04c_out1.gbc` | ❌ Fail |
| `dma/dma_oam_read_cgb04c_out7.gbc` | ❌ Fail |
| `dma/dma_vram_read_cgb04c_out7.gbc` | ❌ Fail |
| `dma/ff51_bits_cgb04c_outFF.gbc` | ❌ Fail |
| `dma/ff52_bits_cgb04c_outFF.gbc` | ❌ Fail |
| `dma/ff53_bits_cgb04c_outFF.gbc` | ❌ Fail |
| `dma/ff54_bits_cgb04c_outFF.gbc` | ❌ Fail |
| `dma/gdma_cycles_2xshort_ds_2_cgb04c_out0.gbc` | ❌ Fail |
| `dma/gdma_cycles_long_2_cgb04c_out0.gbc` | ❌ Fail |
| `dma/gdma_cycles_long_ds_2_cgb04c_out0.gbc` | ❌ Fail |
| `dma/gdma_cycles_long_scx2_2_cgb04c_out0.gbc` | ❌ Fail |
| `dma/gdma_cycles_long_scx3_2_cgb04c_out0.gbc` | ❌ Fail |
| `dma/gdma_cycles_long_scx5_2_cgb04c_out0.gbc` | ❌ Fail |
| `dma/gdma_cycles_long_scx5_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `dma/gdma_cycles_short_2_cgb04c_out0.gbc` | ❌ Fail |
| `dma/gdma_cycles_short_ds_2_cgb04c_out0.gbc` | ❌ Fail |
| `dma/gdma_cycles_short_scx2_2_cgb04c_out0.gbc` | ❌ Fail |
| `dma/gdma_cycles_short_scx3_2_cgb04c_out0.gbc` | ❌ Fail |
| `dma/gdma_cycles_short_scx5_2_cgb04c_out0.gbc` | ❌ Fail |
| `dma/gdma_cycles_short_scx5_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `dma/gdma_weird_2_cgb04c_out0.gbc` | ❌ Fail |
| `dma/hdma_cycles_2_cgb04c_out0.gbc` | ❌ Fail |
| `dma/hdma_cycles_ds_2_cgb04c_out0.gbc` | ❌ Fail |
| `dma/hdma_cycles_scx2_2_cgb04c_out0.gbc` | ❌ Fail |
| `dma/hdma_cycles_scx3_2_cgb04c_out0.gbc` | ❌ Fail |
| `dma/hdma_cycles_scx5_2_cgb04c_out0.gbc` | ❌ Fail |
| `dma/hdma_cycles_scx5_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `dma/hdma_disable_display_2_cgb04c_out0.gbc` | ❌ Fail |
| `dma/hdma_ei_m3halt_m0unhalt_ly_1_cgb04c_out02.gbc` | ❌ Fail |
| `dma/hdma_late_destl_1_cgb04c_out0.gbc` | ❌ Fail |
| `dma/hdma_late_disable_2_cgb04c_out1.gbc` | ❌ Fail |
| `dma/hdma_late_disable_scx5_ds_1_cgb04c_out0.gbc` | ❌ Fail |
| `dma/hdma_late_disable_scx5_ds_2_cgb04c_out1.gbc` | ❌ Fail |
| `dma/hdma_late_ei_m3halt_m2unhalt_ly_scx1_1_cgb04c_out02.gbc` | ❌ Fail |
| `dma/hdma_late_ei_m3halt_m2unhalt_ly_scx1_3_cgb04c_out02.gbc` | ❌ Fail |
| `dma/hdma_late_ei_m3halt_m2unhalt_ly_scx1_5_cgb04c_out02.gbc` | ❌ Fail |
| `dma/hdma_late_enable_2_cgb04c_out0.gbc` | ❌ Fail |
| `dma/hdma_late_enable_ds_2_cgb04c_out0.gbc` | ❌ Fail |
| `dma/hdma_late_enable_ds_lcdoffset1_2_cgb04c_out0.gbc` | ❌ Fail |
| `dma/hdma_late_enable_lcdoffset3_2_cgb04c_out0.gbc` | ❌ Fail |
| `dma/hdma_late_if_and_ie_halt_1_cgb04c_out00.gbc` | ❌ Fail |
| `dma/hdma_late_length_1_cgb04c_out0.gbc` | ❌ Fail |
| `dma/hdma_late_m0halt_2_cgb04c_outFF.gbc` | ❌ Fail |
| `dma/hdma_late_m0halt_ds_2_cgb04c_outFF.gbc` | ❌ Fail |
| `dma/hdma_late_m0halt_ds_lcdoffset1_1_cgb04c_out00.gbc` | ❌ Fail |
| `dma/hdma_late_m0halt_lcdoffset3_1_cgb04c_out00.gbc` | ❌ Fail |
| `dma/hdma_late_m0unhalt_1_cgb04c_out00.gbc` | ❌ Fail |
| `dma/hdma_late_m0unhalt_ds_1_cgb04c_out00.gbc` | ❌ Fail |
| `dma/hdma_late_m3halt_m2unhalt_inc_scx1_2_cgb04c_out02.gbc` | ❌ Fail |
| `dma/hdma_late_m3halt_m2unhalt_inc_scx2_2_cgb04c_out02.gbc` | ❌ Fail |
| `dma/hdma_late_m3halt_m2unhalt_ly_scx1_1_cgb04c_out02.gbc` | ❌ Fail |
| `dma/hdma_late_m3halt_m2unhalt_ly_scx1_3_cgb04c_out02.gbc` | ❌ Fail |
| `dma/hdma_late_m3halt_m2unhalt_ly_scx1_5_cgb04c_out02.gbc` | ❌ Fail |
| `dma/hdma_late_m3halt_m2unhalt_ly_scx2_1_cgb04c_out02.gbc` | ❌ Fail |
| `dma/hdma_late_m3halt_m2unhalt_ly_scx2_3_cgb04c_out02.gbc` | ❌ Fail |
| `dma/hdma_late_m3halt_m2unhalt_ly_scx2_5_cgb04c_out02.gbc` | ❌ Fail |
| `dma/hdma_late_m3halt_m2unhalt_scx1_1_cgb04c_out00.gbc` | ❌ Fail |
| `dma/hdma_late_m3halt_m2unhalt_scx2_1_cgb04c_out00.gbc` | ❌ Fail |
| `dma/hdma_late_m3speedchange_hdma5_scx1_1_cgb04c_out00.gbc` | ❌ Fail |
| `dma/hdma_late_m3speedchange_hdma5_scx1_2_cgb04c_out80.gbc` | ❌ Fail |
| `dma/hdma_late_m3speedchange_hdma5_scx1_ds_1_cgb04c_out00.gbc` | ❌ Fail |
| `dma/hdma_late_m3speedchange_hdma5_scx2_1_cgb04c_out00.gbc` | ❌ Fail |
| `dma/hdma_late_m3speedchange_hdma5_scx2_2_cgb04c_out80.gbc` | ❌ Fail |
| `dma/hdma_late_m3speedchange_hdma5_scx2_ds_1_cgb04c_out00.gbc` | ❌ Fail |
| `dma/hdma_late_m3speedchange_inc_scx1_2_cgb04c_out02.gbc` | ❌ Fail |
| `dma/hdma_late_m3speedchange_ly_scx1_1_cgb04c_out92.gbc` | ❌ Fail |
| `dma/hdma_late_m3speedchange_ly_scx1_2_cgb04c_out93.gbc` | ❌ Fail |
| `dma/hdma_late_m3speedchange_ly_scx1_3_cgb04c_out92.gbc` | ❌ Fail |
| `dma/hdma_late_m3speedchange_ly_scx1_4_cgb04c_out93.gbc` | ❌ Fail |
| `dma/hdma_late_m3speedchange_ly_scx1_5_cgb04c_out92.gbc` | ❌ Fail |
| `dma/hdma_late_m3speedchange_ly_scx1_6_cgb04c_out93.gbc` | ❌ Fail |
| `dma/hdma_late_m3speedchange_read_hdmadst00_scx1_1_cgb04c_out00.gbc` | ❌ Fail |
| `dma/hdma_late_m3speedchange_read_hdmadst00_scx1_ds_1_cgb04c_out00.gbc` | ❌ Fail |
| `dma/hdma_late_m3speedchange_read_hdmadst00_scx2_1_cgb04c_out00.gbc` | ❌ Fail |
| `dma/hdma_late_m3speedchange_read_hdmadst00_scx2_ds_1_cgb04c_out00.gbc` | ❌ Fail |
| `dma/hdma_late_m3speedchange_tima_scx1_ds_1_cgb04c_outF3.gbc` | ❌ Fail |
| `dma/hdma_late_m3speedchange_tima_scx1_ds_2_cgb04c_outF4.gbc` | ❌ Fail |
| `dma/hdma_late_m3speedchange_tima_scx1_ds_3_cgb04c_outF6.gbc` | ❌ Fail |
| `dma/hdma_late_m3speedchange_tima_scx1_ds_4_cgb04c_outF7.gbc` | ❌ Fail |
| `dma/hdma_late_m3speedchange_tima_scx1_ds_6_cgb04c_outF9.gbc` | ❌ Fail |
| `dma/hdma_late_speedchange_inc_scx1_ds_2_cgb04c_out02.gbc` | ❌ Fail |
| `dma/hdma_late_wrambank_1_cgb04c_out0.gbc` | ❌ Fail |
| `dma/hdma_m0halt_late_m3unhalt_scx1_2_cgb04c_out00.gbc` | ❌ Fail |
| `dma/hdma_m0speedchange_late_m3wakeup_scx1_2_cgb04c_out00.gbc` | ❌ Fail |
| `dma/hdma_m0speedchange_late_m3wakeup_scx2_2_cgb04c_out00.gbc` | ❌ Fail |
| `dma/hdma_m3halt_m0unhalt_ly_1_cgb04c_out02.gbc` | ❌ Fail |
| `dma/hdma_m3halt_m1unhalt_hdma5_cgb04c_out00.gbc` | ❌ Fail |
| `dma/hdma_m3speedchange_late_m0wakeup_2_cgb04c_out00.gbc` | ❌ Fail |
| `dma/hdma_pc_7ffe_cgb04c_out02.gbc` | ❌ Fail |
| `dma/hdma_start_1_cgb04c_out0.gbc` | ❌ Fail |
| `dma/hdma_start_ds_1_cgb04c_out0.gbc` | ❌ Fail |
| `dma/hdma_start_ly0_1_cgb04c_out0.gbc` | ❌ Fail |
| `dma/hdma_start_scx2_1_cgb04c_out0.gbc` | ❌ Fail |
| `dma/hdma_start_scx3_1_cgb04c_out0.gbc` | ❌ Fail |
| `dma/hdma_start_scx5_1_cgb04c_out0.gbc` | ❌ Fail |
| `dma/hdma_start_scx5_ds_1_cgb04c_out0.gbc` | ❌ Fail |
| `dma/hdma_transition_7fffhalt_inc_m3unhalt_cgb04c_out01.gbc` | ❌ Fail |
| `dma/hdma_transition_ei_halt_late_unhalt_ldaaimm_hdma_scx1_1_cgb04c_out00.gbc` | ❌ Fail |
| `dma/hdma_transition_ei_halt_late_unhalt_ldaaimm_hdma_scx1_2_cgb04c_out02.gbc` | ❌ Fail |
| `dma/hdma_transition_ei_halt_late_unhalt_scx1_2_cgb04c_outFF.gbc` | ❌ Fail |
| `dma/hdma_transition_halt_late_unhalt_ldaaimm_hdma_scx1_1_cgb04c_out00.gbc` | ❌ Fail |
| `dma/hdma_transition_halt_late_unhalt_ldaaimm_hdma_scx1_2_cgb04c_out02.gbc` | ❌ Fail |
| `dma/hdma_transition_halt_late_unhalt_scx1_1_cgb04c_out00.gbc` | ❌ Fail |
| `dma/hdma_transition_halt_m0unhalt_ldaaimm_scx1_cgb04c_out02.gbc` | ❌ Fail |
| `dma/hdma_transition_oamdma_1_cgb04c_out509E529C.gbc` | ❌ Fail |
| `dma/hdma_transition_oamdma_2_cgb04c_out67.gbc` | ❌ Fail |
| `dma/hdma_transition_speedchange_hdmalen00_hdma5_scx1_cgb04c_out80.gbc` | ❌ Fail |
| `dma/hdma_transition_speedchange_hdmalen01_hdma5_scx1_cgb04c_out81.gbc` | ❌ Fail |
| `dma/hdma_transition_speedchange_hdmalen01_hdmadst10_scx1_cgb04c_out00.gbc` | ❌ Fail |
| `dma/hdma_transition_speedchange_hdmalen7f_hdma5_scx1_cgb04c_outFF.gbc` | ❌ Fail |
| `dma/hdma_transition_speedchange_hdmalen7f_hdmadst10_scx1_cgb04c_out00.gbc` | ❌ Fail |
| `dma/hdma_transition_speedchange_ldaaimm_scx1_cgb04c_outFF.gbc` | ❌ Fail |
| `dma/hdma_transition_speedchange_ldaaimm_scx1_ds_cgb04c_out03.gbc` | ❌ Fail |
| `dma/hdma_transition_speedchange_oamdma_cgb04c_out71.gbc` | ❌ Fail |
| `dma/hdma_vs_m0int_pc_scx1_1_cgb04c_out1033.gbc` | ❌ Fail |
| `dma/hdma_vs_m0int_pc_scx1_2_cgb04c_out1033.gbc` | ❌ Fail |
| `dma/late_gdma_pc_7ffe_1_cgb04c_out02.gbc` | ❌ Fail |
| `dmgpalette_during_m3/dmgpalette_during_m3_1.gb` | ❌ Fail |
| `dmgpalette_during_m3/dmgpalette_during_m3_2.gb` | ❌ Fail |
| `dmgpalette_during_m3/dmgpalette_during_m3_3.gb` | ❌ Fail |
| `dmgpalette_during_m3/dmgpalette_during_m3_4.gb` | ❌ Fail |
| `dmgpalette_during_m3/dmgpalette_during_m3_5.gb` | ❌ Fail |
| `dmgpalette_during_m3/dmgpalette_during_m3_scx1_1.gb` | ❌ Fail |
| `dmgpalette_during_m3/dmgpalette_during_m3_scx1_4.gb` | ❌ Fail |
| `dmgpalette_during_m3/dmgpalette_during_m3_scx2_1.gb` | ❌ Fail |
| `dmgpalette_during_m3/lycint_dmgpalette_during_m3_1.gb` | ❌ Fail |
| `dmgpalette_during_m3/lycint_dmgpalette_during_m3_2.gb` | ❌ Fail |
| `dmgpalette_during_m3/lycint_dmgpalette_during_m3_3.gb` | ❌ Fail |
| `dmgpalette_during_m3/lycint_dmgpalette_during_m3_4.gb` | ❌ Fail |
| `dmgpalette_during_m3/scx3/dmgpalette_during_m3_1.gb` | ❌ Fail |
| `dmgpalette_during_m3/scx3/dmgpalette_during_m3_2.gb` | ❌ Fail |
| `dmgpalette_during_m3/scx3/dmgpalette_during_m3_3.gb` | ❌ Fail |
| `dmgpalette_during_m3/scx3/dmgpalette_during_m3_4.gb` | ❌ Fail |
| `dmgpalette_during_m3/scx3/dmgpalette_during_m3_5.gb` | ❌ Fail |
| `enable_display/enable_display_ly0_m0irq_trigger_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `enable_display/enable_display_ly0_oambusy_read_2_dmg08_cgb04c_out7.gbc` | ❌ Fail |
| `enable_display/enable_display_ly0_oambusy_read_ds_2_cgb04c_out7.gbc` | ❌ Fail |
| `enable_display/enable_display_ly0_sprites_m0stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `enable_display/enable_display_ly0_sprites_m0stat_2_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `enable_display/enable_display_ly0_wemaster_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `enable_display/enable_display_ly0_wemaster_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `enable_display/frame0_ly_count_1_dmg08_cgb04c_out99.gbc` | ❌ Fail |
| `enable_display/frame0_ly_count_2_dmg08_cgb04c_out9A.gbc` | ❌ Fail |
| `enable_display/frame0_ly_count_ds_1_cgb04c_out99.gbc` | ❌ Fail |
| `enable_display/frame0_ly_count_ds_2_cgb04c_out9A.gbc` | ❌ Fail |
| `enable_display/frame0_m0irq_count_scx2_1_dmg08_cgb04c_out90.gbc` | ❌ Fail |
| `enable_display/frame0_m0irq_count_scx2_2_dmg08_cgb04c_out90.gbc` | ❌ Fail |
| `enable_display/frame0_m0irq_count_scx2_ds_1_cgb04c_out90.gbc` | ❌ Fail |
| `enable_display/frame0_m0irq_count_scx3_1_dmg08_cgb04c_out90.gbc` | ❌ Fail |
| `enable_display/frame0_m0irq_count_scx3_ds_1_cgb04c_out90.gbc` | ❌ Fail |
| `enable_display/frame0_m1stat_1_dmg08_cgb04c_out80.gbc` | ❌ Fail |
| `enable_display/frame0_m1stat_ds_1_cgb04c_out80.gbc` | ❌ Fail |
| `enable_display/frame0_m2irq_count_1_dmg08_cgb04c_out98.gbc` | ❌ Fail |
| `enable_display/frame0_m2irq_count_2_dmg08_cgb04c_out91.gbc` | ❌ Fail |
| `enable_display/frame0_m2irq_count_ds_1_cgb04c_out98.gbc` | ❌ Fail |
| `enable_display/frame0_m2irq_count_ds_2_cgb04c_out91.gbc` | ❌ Fail |
| `enable_display/frame0_m2stat_count_1_dmg08_cgb04c_out91.gbc` | ❌ Fail |
| `enable_display/frame0_m2stat_count_2_dmg08_cgb04c_out90.gbc` | ❌ Fail |
| `enable_display/frame0_m2stat_count_ds_1_cgb04c_out91.gbc` | ❌ Fail |
| `enable_display/frame0_m2stat_count_ds_2_cgb04c_out90.gbc` | ❌ Fail |
| `enable_display/frame0_m3stat_count_1_dmg08_cgb04c_out90.gbc` | ❌ Fail |
| `enable_display/frame0_m3stat_count_2_dmg08_cgb04c_out90.gbc` | ❌ Fail |
| `enable_display/frame0_m3stat_count_ds_1_cgb04c_out90.gbc` | ❌ Fail |
| `enable_display/frame0_m3stat_count_ds_2_cgb04c_out90.gbc` | ❌ Fail |
| `enable_display/frame1_ly_count_1_dmg08_cgb04c_out99.gbc` | ❌ Fail |
| `enable_display/frame1_ly_count_2_dmg08_cgb04c_out9A.gbc` | ❌ Fail |
| `enable_display/frame1_ly_count_ds_1_cgb04c_out99.gbc` | ❌ Fail |
| `enable_display/frame1_ly_count_ds_2_cgb04c_out9A.gbc` | ❌ Fail |
| `enable_display/frame1_m0irq_count_scx2_1_dmg08_cgb04c_out90.gbc` | ❌ Fail |
| `enable_display/frame1_m0irq_count_scx2_2_dmg08_cgb04c_out90.gbc` | ❌ Fail |
| `enable_display/frame1_m0irq_count_scx2_ds_1_cgb04c_out90.gbc` | ❌ Fail |
| `enable_display/frame1_m0irq_count_scx3_1_dmg08_cgb04c_out90.gbc` | ❌ Fail |
| `enable_display/frame1_m0irq_count_scx3_ds_1_cgb04c_out90.gbc` | ❌ Fail |
| `enable_display/frame1_m1stat_1_dmg08_cgb04c_out80.gbc` | ❌ Fail |
| `enable_display/frame1_m1stat_ds_1_cgb04c_out80.gbc` | ❌ Fail |
| `enable_display/frame1_m2irq_count_1_dmg08_cgb04c_out98.gbc` | ❌ Fail |
| `enable_display/frame1_m2irq_count_2_dmg08_cgb04c_out91.gbc` | ❌ Fail |
| `enable_display/frame1_m2irq_count_ds_1_cgb04c_out98.gbc` | ❌ Fail |
| `enable_display/frame1_m2irq_count_ds_2_cgb04c_out91.gbc` | ❌ Fail |
| `enable_display/frame1_m2stat_count_1_dmg08_cgb04c_out91.gbc` | ❌ Fail |
| `enable_display/frame1_m2stat_count_2_dmg08_cgb04c_out90.gbc` | ❌ Fail |
| `enable_display/frame1_m2stat_count_ds_1_cgb04c_out91.gbc` | ❌ Fail |
| `enable_display/frame1_m2stat_count_ds_2_cgb04c_out90.gbc` | ❌ Fail |
| `enable_display/frame1_m3stat_count_1_dmg08_cgb04c_out90.gbc` | ❌ Fail |
| `enable_display/frame1_m3stat_count_2_dmg08_cgb04c_out90.gbc` | ❌ Fail |
| `enable_display/frame1_m3stat_count_ds_1_cgb04c_out90.gbc` | ❌ Fail |
| `enable_display/frame1_m3stat_count_ds_2_cgb04c_out90.gbc` | ❌ Fail |
| `enable_display/frame2_m0irq_count_scx2_1_dmg08_cgb04c_out90.gbc` | ❌ Fail |
| `enable_display/frame2_m0irq_count_scx2_2_dmg08_cgb04c_out90.gbc` | ❌ Fail |
| `enable_display/frame2_m0irq_count_scx3_1_dmg08_cgb04c_out90.gbc` | ❌ Fail |
| `enable_display/ly0_late_cgbpr_2_cgb04c_outFF.gbc` | ❌ Fail |
| `enable_display/ly0_late_cgbpr_ds_2_cgb04c_outFF.gbc` | ❌ Fail |
| `enable_display/ly0_late_cgbpw_2_cgb04c_out55.gbc` | ❌ Fail |
| `enable_display/ly0_late_cgbpw_ds_2_cgb04c_out55.gbc` | ❌ Fail |
| `enable_display/ly0_late_oamw_1_dmg08_cgb04c_outAA.gbc` | ❌ Fail |
| `enable_display/ly0_late_oamw_2_dmg08_cgb04c_out55.gbc` | ❌ Fail |
| `enable_display/ly0_late_oamw_ds_1_cgb04c_outAA.gbc` | ❌ Fail |
| `enable_display/ly0_late_oamw_ds_2_cgb04c_out55.gbc` | ❌ Fail |
| `enable_display/ly0_late_scx7_m3stat_scx0_1_dmg08_cgb04c_out87.gbc` | ❌ Fail |
| `enable_display/ly0_late_scx7_m3stat_scx0_2_dmg08_out87_cgb04c_out84.gbc` | ❌ Fail |
| `enable_display/ly0_late_scx7_m3stat_scx0_3_dmg08_cgb04c_out84.gbc` | ❌ Fail |
| `enable_display/ly0_late_scx7_m3stat_scx1_1_dmg08_cgb04c_out87.gbc` | ❌ Fail |
| `enable_display/ly0_late_scx7_m3stat_scx1_2_dmg08_cgb04c_out84.gbc` | ❌ Fail |
| `enable_display/ly0_late_scx7_m3stat_scx3_1_dmg08_cgb04c_out87.gbc` | ❌ Fail |
| `enable_display/ly0_late_scx7_m3stat_scx3_2_dmg08_cgb04c_out84.gbc` | ❌ Fail |
| `enable_display/ly0_late_vramr_3_dmg08_cgb04c_outFF.gbc` | ❌ Fail |
| `enable_display/ly0_late_vramr_ds_2_cgb04c_outFF.gbc` | ❌ Fail |
| `enable_display/ly0_late_vramw_1_dmg08_cgb04c_outAA.gbc` | ❌ Fail |
| `enable_display/ly0_late_vramw_2_dmg08_out55_cgb04c_outAA.gbc` | ❌ Fail |
| `enable_display/ly0_late_vramw_3_dmg08_cgb04c_out55.gbc` | ❌ Fail |
| `enable_display/ly0_m0irq_scx0_1_dmg08_cgb04c_outE0.gbc` | ❌ Fail |
| `enable_display/ly0_m0irq_scx0_ds_1_cgb04c_outE0.gbc` | ❌ Fail |
| `enable_display/ly0_m0irq_scx1_1_dmg08_cgb04c_outE0.gbc` | ❌ Fail |
| `enable_display/ly0_m0irq_scx1_ds_1_cgb04c_outE0.gbc` | ❌ Fail |
| `enable_display/ly1_late_cgbpw_2_cgb04c_out55.gbc` | ❌ Fail |
| `enable_display/nextstat_2_dmg08_cgb04c_out87.gbc` | ❌ Fail |
| `halt/ifandie_ei_halt_m2int_m0stat_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `halt/late_m0int_halt_m0stat_scx2_1b_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `halt/late_m0int_halt_m0stat_scx2_2b_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `halt/late_m0int_halt_m0stat_scx2_3a_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `halt/late_m0int_halt_m0stat_scx2_3b_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `halt/late_m0int_halt_m0stat_scx2_4b_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `halt/late_m0int_halt_m0stat_scx3_1b_dmg08_out0_cgb04c_out2.gbc` | ❌ Fail |
| `halt/late_m0int_halt_m0stat_scx3_1c_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `halt/late_m0int_halt_m0stat_scx3_2b_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `halt/late_m0int_halt_m0stat_scx3_3b_dmg08_out0_cgb04c_out2.gbc` | ❌ Fail |
| `halt/late_m0int_halt_m0stat_scx3_3c_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `halt/late_m0int_halt_m0stat_scx3_4b_dmg08_out0_cgb04c_out2.gbc` | ❌ Fail |
| `halt/late_m0int_halt_m0stat_scx3_4c_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `halt/late_m0irq_halt_dec_scx2_1_dmg08_cgb04c_out7.gbc` | ❌ Fail |
| `halt/late_m0irq_halt_dec_scx3_1_dmg08_cgb04c_out7.gbc` | ❌ Fail |
| `halt/late_m0irq_halt_m0stat_scx2_1b_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `halt/late_m0irq_halt_m0stat_scx2_2b_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `halt/late_m0irq_halt_m0stat_scx2_3a_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `halt/late_m0irq_halt_m0stat_scx2_4a_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `halt/late_m0irq_halt_m0stat_scx3_1b_dmg08_out0_cgb04c_out2.gbc` | ❌ Fail |
| `halt/late_m0irq_halt_m0stat_scx3_1c_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `halt/late_m0irq_halt_m0stat_scx3_2b_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `halt/late_m0irq_halt_m0stat_scx3_3a_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `halt/late_m0irq_halt_m0stat_scx3_4a_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `halt/lycirq_m2stat_1_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `halt/lycirq_m2stat_2_dmg08_out2_cgb04c_out3.gbc` | ❌ Fail |
| `halt/lycirq_m2stat_3_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `halt/m0int_m0stat_scx2_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `halt/m0int_m0stat_scx2_2_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `halt/m0int_m0stat_scx2_ds_2_cgb04c_out2.gbc` | ❌ Fail |
| `halt/m0int_m0stat_scx3_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `halt/m0int_m0stat_scx3_2_dmg08_out0_cgb04c_out2.gbc` | ❌ Fail |
| `halt/m0int_m0stat_scx3_3_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `halt/m0int_m0stat_scx3_ds_2_cgb04c_out2.gbc` | ❌ Fail |
| `halt/m0int_m0stat_scx4_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `halt/m0int_m0stat_scx4_2_dmg08_out0_cgb04c_out2.gbc` | ❌ Fail |
| `halt/m0int_m0stat_scx4_3_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `halt/m0int_m0stat_scx5_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `halt/m0int_m0stat_scx5_2_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `halt/m0irq_m0stat_scx2_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `halt/m0irq_m0stat_scx2_2_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `halt/m0irq_m0stat_scx2_ds_2_cgb04c_out2.gbc` | ❌ Fail |
| `halt/m0irq_m0stat_scx3_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `halt/m0irq_m0stat_scx3_2_dmg08_out0_cgb04c_out2.gbc` | ❌ Fail |
| `halt/m0irq_m0stat_scx3_3_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `halt/m0irq_m0stat_scx3_ds_2_cgb04c_out2.gbc` | ❌ Fail |
| `halt/m0irq_m0stat_scx4_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `halt/m0irq_m0stat_scx4_2_dmg08_out0_cgb04c_out2.gbc` | ❌ Fail |
| `halt/m0irq_m0stat_scx4_3_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `halt/m0irq_m0stat_scx5_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `halt/m0irq_m0stat_scx5_2_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `halt/m1int_ly_2_dmg08_out90_cgb04c_out91.gbc` | ❌ Fail |
| `halt/m1int_ly_3_dmg08_cgb04c_out91.gbc` | ❌ Fail |
| `halt/noime_ifandie_m2int_m0stat_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `halt/noime_m2irq_m0stat_2_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `irq_precedence/hdma_vs_m0_scx2_cgb04c_out0183.gbc` | ❌ Fail |
| `irq_precedence/late_hdma_vs_ei_scx1_1_cgb04c_out102E.gbc` | ❌ Fail |
| `irq_precedence/late_hdma_vs_ei_scx2_1_cgb04c_out102F.gbc` | ❌ Fail |
| `irq_precedence/late_hdma_vs_ie_scx1_1_cgb04c_out102E.gbc` | ❌ Fail |
| `irq_precedence/late_hdma_vs_ie_scx2_1_cgb04c_out102F.gbc` | ❌ Fail |
| `irq_precedence/late_hdma_vs_tima_scx1_2_cgb04c_out11E9.gbc` | ❌ Fail |
| `irq_precedence/late_hdma_vs_tima_scx1_halt_2_cgb04c_out11C9.gbc` | ❌ Fail |
| `irq_precedence/late_hdma_vs_tima_scx2_2_cgb04c_out11E9.gbc` | ❌ Fail |
| `irq_precedence/late_hdma_vs_tima_scx2_halt_2_cgb04c_out11C9.gbc` | ❌ Fail |
| `irq_precedence/late_m0irq_retrigger_1_dmg08_cgb04c_outE2.gbc` | ❌ Fail |
| `irq_precedence/late_m0irq_retrigger_ds_1_cgb04c_outE2.gbc` | ❌ Fail |
| `irq_precedence/late_m0irq_retrigger_scx1_1_dmg08_cgb04c_outE2.gbc` | ❌ Fail |
| `irq_precedence/late_m0irq_retrigger_scx1_ds_1_cgb04c_outE2.gbc` | ❌ Fail |
| `irq_precedence/late_m0irq_vs_tima_scx2_1_dmg08_cgb04c_out4.gbc` | ❌ Fail |
| `irq_precedence/late_m0irq_vs_tima_scx2_2_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `irq_precedence/late_m0irq_vs_tima_scx2_halt_1_dmg08_cgb04c_out4.gbc` | ❌ Fail |
| `irq_precedence/late_m0irq_vs_tima_scx2_halt_2_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `irq_precedence/late_m0irq_vs_tima_scx3_1_dmg08_cgb04c_out4.gbc` | ❌ Fail |
| `irq_precedence/late_m0irq_vs_tima_scx3_2_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `irq_precedence/late_m0irq_vs_tima_scx3_halt_1_dmg08_cgb04c_out4.gbc` | ❌ Fail |
| `irq_precedence/late_m0irq_vs_tima_scx3_halt_2_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `lcd_offset/offset1_lyc8fint_m1stat_ds_1_cgb04c_outC0.gbc` | ❌ Fail |
| `lcd_offset/offset1_lyc98int_ly_count_1_cgb04c_out99.gbc` | ❌ Fail |
| `lcd_offset/offset1_lyc98int_ly_count_2_cgb04c_out9A.gbc` | ❌ Fail |
| `lcd_offset/offset1_lyc98int_ly_count_ds_2_cgb04c_out9A.gbc` | ❌ Fail |
| `lcd_offset/offset1_lyc98int_ly_count_ds_3_cgb04c_out9A.gbc` | ❌ Fail |
| `lcd_offset/offset1_lyc99int_m0irq_count_scx2_ds_1_cgb04c_out90.gbc` | ❌ Fail |
| `lcd_offset/offset1_lyc99int_m0stat_count_scx2_ds_1_cgb04c_out90.gbc` | ❌ Fail |
| `lcd_offset/offset1_lyc99int_m0stat_count_scx3_1_cgb04c_out90.gbc` | ❌ Fail |
| `lcd_offset/offset1_lyc99int_m2irq_count_ds_2_cgb04c_out91.gbc` | ❌ Fail |
| `lcd_offset/offset1_lyc99int_m2stat_count_ds_2_cgb04c_out90.gbc` | ❌ Fail |
| `lcd_offset/offset1_lyc99int_m3stat_count_ds_2_cgb04c_out90.gbc` | ❌ Fail |
| `lcd_offset/offset2_lyc98int_ly_count_2_cgb04c_out9A.gbc` | ❌ Fail |
| `lcd_offset/offset2_lyc99int_m0stat_count_scx2_1_cgb04c_out90.gbc` | ❌ Fail |
| `lcd_offset/offset3_lyc8fint_m1stat_1_cgb04c_outC0.gbc` | ❌ Fail |
| `lcd_offset/offset3_lyc98int_ly_count_1_cgb04c_out99.gbc` | ❌ Fail |
| `lcd_offset/offset3_lyc98int_ly_count_2_cgb04c_out9A.gbc` | ❌ Fail |
| `lcd_offset/offset3_lyc99int_m0stat_count_scx0_2_cgb04c_out90.gbc` | ❌ Fail |
| `lcd_offset/offset3_lyc99int_m2irq_count_2_cgb04c_out91.gbc` | ❌ Fail |
| `lcd_offset/offset3_lyc99int_m2stat_count_2_cgb04c_out90.gbc` | ❌ Fail |
| `lcd_offset/offset3_lyc99int_m3stat_count_2_cgb04c_out90.gbc` | ❌ Fail |
| `lcdirq_precedence/lcdirqprecedence_lycirq_ly44_lcdstat58_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `lcdirq_precedence/lcdirqprecedence_lycirq_ly44_lcdstat68_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `lcdirq_precedence/lcdirqprecedence_lycirq_ly90_lcdstat68_dmg08_cgb04c_out1.gbc` | ❌ Fail |
| `lcdirq_precedence/lycirq_ly44_lcdstat48_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `lcdirq_precedence/lycirq_ly44_lcdstat50_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `lcdirq_precedence/lycirq_ly8f_lcdstat50_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `lcdirq_precedence/m0irq_ly44_lcdstat18_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `lcdirq_precedence/m0irq_ly44_lcdstat28_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `lcdirq_precedence/m0irq_ly44_lcdstat48_lyc43_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `lcdirq_precedence/m0irq_ly44_lcdstat48_lyc45_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `lcdirq_precedence/m0irq_ly8f_lcdstat18_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `lcdirq_precedence/m1irq_lcdstat18_dmg08_cgb04c_out1.gbc` | ❌ Fail |
| `lcdirq_precedence/m1irq_lcdstat30_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `lcdirq_precedence/m1irq_lcdstat50_lyc8f_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `lcdirq_precedence/m1irq_lcdstat50_lyc90_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `lcdirq_precedence/m1irq_lcdstat50_lyc91_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `lcdirq_precedence/m2irq_ly44_lcdstat30_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `lcdirq_precedence/m2irq_ly8f_lcdstat30_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `ly0/lycint152_ly0stat_2_dmg08_cgb04c_outC0.gbc` | ❌ Fail |
| `ly0/lycint152_ly153_2_dmg08_cgb04c_out99.gbc` | ❌ Fail |
| `ly0/lycint152_ly153_3_dmg08_cgb04c_out00.gbc` | ❌ Fail |
| `ly0/lycint152_ly153_ds_2_cgb04c_out99.gbc` | ❌ Fail |
| `ly0/lycint152_ly153_ds_4_cgb04c_out99.gbc` | ❌ Fail |
| `ly0/lycint152_ly1_m2irq_2_dmg08_cgb04c_outE2.gbc` | ❌ Fail |
| `ly0/lycint152_lyc0flag_1_dmg08_cgb04c_outC1.gbc` | ❌ Fail |
| `ly0/lycint152_lyc0flag_4_dmg08_cgb04c_outC0.gbc` | ❌ Fail |
| `ly0/lycint152_lyc0flag_ds_1_cgb04c_outC1.gbc` | ❌ Fail |
| `ly0/lycint152_lyc0flag_ds_4_cgb04c_outC2.gbc` | ❌ Fail |
| `ly0/lycint152_lyc0irq_1_dmg08_cgb04c_outE0.gbc` | ❌ Fail |
| `ly0/lycint152_lyc0irq_ds_1_cgb04c_outE0.gbc` | ❌ Fail |
| `ly0/lycint152_lyc0irq_ifw_1_dmg08_cgb04c_outE2.gbc` | ❌ Fail |
| `ly0/lycint152_lyc0irq_ifw_ds_1_cgb04c_outE2.gbc` | ❌ Fail |
| `ly0/lycint152_lyc0irq_late_retrigger_1_dmg08_cgb04c_outE2.gbc` | ❌ Fail |
| `ly0/lycint152_lyc0irq_late_retrigger_ds_1_cgb04c_outE2.gbc` | ❌ Fail |
| `ly0/lycint152_lyc153flag_ds_3_cgb04c_outC5.gbc` | ❌ Fail |
| `ly0/lycint152_lyc153irq_late_retrigger_ds_1_cgb04c_outE2.gbc` | ❌ Fail |
| `ly0/lycint152_m2stat_2_dmg08_cgb04c_outC3.gbc` | ❌ Fail |
| `lyc0int_m0irq/lyc0int_m0irq_2_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `lyc0int_m0irq/lyc0int_m0irq_ds_2_cgb04c_out2.gbc` | ❌ Fail |
| `lyc153int_m2irq/lyc153int_m2irq_late_retrigger_ds_1_cgb04c_out2.gbc` | ❌ Fail |
| `lycEnable/early_ff41_response_1_cgb04c_out0.gbc` | ❌ Fail |
| `lycEnable/early_ff45_response_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `lycEnable/ff41_disable_2_dmg08_out0_cgb04c_out2.gbc` | ❌ Fail |
| `lycEnable/ff41_disable_3_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `lycEnable/ff45_disable_2_dmg08_out1_cgb04c_out3.gbc` | ❌ Fail |
| `lycEnable/ff45_enable_weirdpoint_2_dmg08_out3_cgb04c_out1.gbc` | ❌ Fail |
| `lycEnable/ff45_enable_weirdpoint_3_dmg08_out1_cgb04c_out3.gbc` | ❌ Fail |
| `lycEnable/ff45_enable_weirdpoint_ds_2_cgb04c_out1.gbc` | ❌ Fail |
| `lycEnable/ff45_enable_weirdpoint_ds_3_cgb04c_out1.gbc` | ❌ Fail |
| `lycEnable/ff45_enable_weirdpoint_ds_lcdoffset1_2_cgb04c_out0.gbc` | ❌ Fail |
| `lycEnable/ff45_enable_weirdpoint_ds_lcdoffset1_3_cgb04c_out0.gbc` | ❌ Fail |
| `lycEnable/ff45_enable_weirdpoint_lcdoffset1_2_cgb04c_out0.gbc` | ❌ Fail |
| `lycEnable/late_ff41_enable_2_dmg08_out2_cgb04c_out0.gbc` | ❌ Fail |
| `lycEnable/late_ff41_enable_after_m2int_disable_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `lycEnable/late_ff41_enable_after_m2int_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `lycEnable/late_ff41_enable_ds_lcdoffset1_2_cgb04c_out0.gbc` | ❌ Fail |
| `lycEnable/late_ff45_enable_2_dmg08_out3_cgb04c_out1.gbc` | ❌ Fail |
| `lycEnable/late_ff45_enable_3_dmg08_cgb04c_out1.gbc` | ❌ Fail |
| `lycEnable/late_ff45_enable_after_m2int_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `lycEnable/late_ff45_enable_ds_2_cgb04c_out1.gbc` | ❌ Fail |
| `lycEnable/late_ff45_enable_ds_lcdoffset1_2_cgb04c_out0.gbc` | ❌ Fail |
| `lycEnable/late_ff45_enable_lcdoffset1_2_cgb04c_out0.gbc` | ❌ Fail |
| `lycEnable/lcdoff_lycirqen_4_dmg08_outE2_cgb04c_outE0.gbc` | ❌ Fail |
| `lycEnable/lyc0_ff41_disable_1_dmg08_outE2_cgb04c_outE0.gbc` | ❌ Fail |
| `lycEnable/lyc0_ff41_disable_ds_1_cgb04c_outE0.gbc` | ❌ Fail |
| `lycEnable/lyc0_ff45_disable_2_dmg08_outE0_cgb04c_outE2.gbc` | ❌ Fail |
| `lycEnable/lyc0_ff45_disable_ds_1_cgb04c_outE0.gbc` | ❌ Fail |
| `lycEnable/lyc0_late_ff45_enable_2_dmg08_outE2_cgb04c_outE0.gbc` | ❌ Fail |
| `lycEnable/lyc0_late_ff45_enable_3_dmg08_cgb04c_outE0.gbc` | ❌ Fail |
| `lycEnable/lyc0_m1disable_1_dmg08_cgb04c_outE2.gbc` | ❌ Fail |
| `lycEnable/lyc0_m1disable_2_dmg08_outE2_cgb04c_outE0.gbc` | ❌ Fail |
| `lycEnable/lyc0_m1disable_ds_1_cgb04c_outE2.gbc` | ❌ Fail |
| `lycEnable/lyc153_late_enable_m1disable_2_dmg08_outE2_cgb04c_outE0.gbc` | ❌ Fail |
| `lycEnable/lyc153_late_ff41_enable_1_dmg08_cgb04c_outE2.gbc` | ❌ Fail |
| `lycEnable/lyc153_late_ff41_enable_2_dmg08_outE2_cgb04c_outE0.gbc` | ❌ Fail |
| `lycEnable/lyc153_late_ff41_enable_ds_1_cgb04c_outE2.gbc` | ❌ Fail |
| `lycEnable/lyc153_late_ff41_enable_ds_lcdoffset1_1_cgb04c_outE2.gbc` | ❌ Fail |
| `lycEnable/lyc153_late_ff41_enable_lcdoffset1_1_cgb04c_outE2.gbc` | ❌ Fail |
| `lycEnable/lyc153_late_ff45_enable_2_dmg08_outE2_cgb04c_outE0.gbc` | ❌ Fail |
| `lycEnable/lyc153_late_ff45_enable_3_dmg08_outE0_cgb04c_outE2.gbc` | ❌ Fail |
| `lycEnable/lyc153_late_ff45_enable_4_dmg08_outE2_cgb04c_outE0.gbc` | ❌ Fail |
| `lycEnable/lyc153_late_ff45_enable_ds_2_cgb04c_outE0.gbc` | ❌ Fail |
| `lycEnable/lyc153_late_ff45_enable_ds_3_cgb04c_outE0.gbc` | ❌ Fail |
| `lycEnable/lyc153_late_ff45_enable_ds_4_cgb04c_outE2.gbc` | ❌ Fail |
| `lycEnable/lyc153_late_ff45_enable_ds_5_cgb04c_outE2.gbc` | ❌ Fail |
| `lycEnable/lyc153_late_ff45_enable_ds_lcdoffset1_1_cgb04c_outE2.gbc` | ❌ Fail |
| `lycEnable/lyc153_late_ff45_enable_lcdoffset1_1_cgb04c_outE2.gbc` | ❌ Fail |
| `lycEnable/lyc153_late_m1disable_2_dmg08_outE2_cgb04c_outE0.gbc` | ❌ Fail |
| `lycEnable/lyc_ff41_trigger_delay_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `lycEnable/lyc_ff41_trigger_delay_2_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `lycEnable/lyc_ff45_disable2_2_dmg08_out1_cgb04c_out3.gbc` | ❌ Fail |
| `lycEnable/lyc_ff45_trigger_delay_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `lycEnable/lyc_ff45_trigger_delay_2_dmg08_out0_cgb04c_out2.gbc` | ❌ Fail |
| `lycEnable/lyc_ff45_trigger_delay_3_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `lycEnable/lyc_ff45_trigger_delay_ds_2_cgb04c_out2.gbc` | ❌ Fail |
| `lycEnable/lycwirq_trigger_ly00_stat50_2_dmg08_outE0_cgb04c_outE2.gbc` | ❌ Fail |
| `lycEnable/lycwirq_trigger_ly00_stat50_ds_lcdoffset1_2_cgb04c_outE2.gbc` | ❌ Fail |
| `lycint_ly/lycint_ly_2_dmg08_cgb04c_out6.gbc` | ❌ Fail |
| `lycint_ly/lycint_ly_ds_2_cgb04c_out6.gbc` | ❌ Fail |
| `lycint_lycflag/lycint_lycflag_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `lycint_lycflag/lycint_lycflag_2_dmg08_cgb04c_out6.gbc` | ❌ Fail |
| `lycint_lycflag/lycint_lycflag_3_dmg08_cgb04c_out4.gbc` | ❌ Fail |
| `lycint_lycflag/lycint_lycflag_4_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `lycint_lycflag/lycint_lycflag_ds_2_cgb04c_out6.gbc` | ❌ Fail |
| `lycint_lycflag/lycint_lycflag_ds_4_cgb04c_out2.gbc` | ❌ Fail |
| `lycint_m0stat/lycint_m0stat_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `lycint_m0stat/lycint_m0stat_2_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `lycint_m0stat/lycint_m0stat_ds_2_cgb04c_out2.gbc` | ❌ Fail |
| `lycm2int/lyc0m2int_m2irq_2_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `lycm2int/lycm2int_m0stat_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `lycm2int/lycm2int_m0stat_2_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `lycm2int/lycm2int_m2irq_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `lycm2int/m2irq_before_lycint_1_dmg08_cgb04c_out1.gbc` | ❌ Fail |
| `lycm2int/m2irq_before_lycint_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `lywrite/lywrite77_ly44_m3_stat_dmg08_cgb04c_outC7.gbc` | ❌ Fail |
| `m0enable/disable_2_dmg08_out0_cgb04c_out2.gbc` | ❌ Fail |
| `m0enable/disable_scx1_2_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `m0enable/disable_scx2_2_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `m0enable/disable_scx5_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m0enable/disable_scx5_2_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `m0enable/disable_scx5_ds_2_cgb04c_out3.gbc` | ❌ Fail |
| `m0enable/disable_scx7_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m0enable/enable_after_lyc_prior_1_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `m0enable/late_enable_2_dmg08_out2_cgb04c_out0.gbc` | ❌ Fail |
| `m0enable/late_enable_ds_2_cgb04c_out1.gbc` | ❌ Fail |
| `m0enable/late_enable_ds_lcdoffset1_2_cgb04c_out0.gbc` | ❌ Fail |
| `m0enable/lycdisable_ff41_2_dmg08_out2_cgb04c_out0.gbc` | ❌ Fail |
| `m0enable/lycdisable_ff41_scx1_2_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m0enable/lycdisable_ff41_scx2_2_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m0enable/lycdisable_ff45_2_dmg08_out2_cgb04c_out0.gbc` | ❌ Fail |
| `m0enable/lycdisable_ff45_3_dmg08_out2_cgb04c_out0.gbc` | ❌ Fail |
| `m0enable/lycdisable_ff45_scx1_2_dmg08_out2_cgb04c_out0.gbc` | ❌ Fail |
| `m0enable/lycdisable_ff45_scx1_3_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m0enable/lycdisable_ff45_scx2_2_dmg08_out2_cgb04c_out0.gbc` | ❌ Fail |
| `m0enable/lycdisable_ff45_scx2_3_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m0enable/lycdisable_ff45_scx3_2_dmg08_out2_cgb04c_out0.gbc` | ❌ Fail |
| `m0enable/lycdisable_ff45_scx3_3_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m0enable/m0_trigger_delay_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m0enable/m0_trigger_delay_2_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `m0int_m0stat/m0int_m0stat_ds_2_cgb04c_out2.gbc` | ❌ Fail |
| `m0int_m0stat/m0int_m0stat_scx2_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m0int_m0stat/m0int_m0stat_scx2_2_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `m0int_m0stat/m0int_m0stat_scx3_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m0int_m0stat/m0int_m0stat_scx3_2_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `m0int_m0stat/m0int_m0stat_scx5_ds_2_cgb04c_out2.gbc` | ❌ Fail |
| `m1/ly143_late_m0enable_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `m1/ly143_late_m0enable_2_dmg08_out3_cgb04c_out1.gbc` | ❌ Fail |
| `m1/ly143_late_m0enable_ds_lcdoffset1_2_cgb04c_out1.gbc` | ❌ Fail |
| `m1/ly143_late_m2enable_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `m1/ly143_late_m2enable_2_dmg08_out3_cgb04c_out1.gbc` | ❌ Fail |
| `m1/ly143_late_m2enable_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `m1/ly143_late_m2enable_ds_lcdoffset1_1_cgb04c_out3.gbc` | ❌ Fail |
| `m1/lyc143_late_m0enable_lycdisable_1_dmg08_cgb04c_out1.gbc` | ❌ Fail |
| `m1/lyc143_late_m0enable_lycdisable_2_dmg08_cgb04c_out1.gbc` | ❌ Fail |
| `m1/lyc143_late_m0enable_lycdisable_3_dmg08_out3_cgb04c_out1.gbc` | ❌ Fail |
| `m1/lyc143_late_m2enable_lycdisable_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `m1/lyc143_late_m2enable_lycdisable_2_dmg08_cgb04c_out1.gbc` | ❌ Fail |
| `m1/lyc143_late_m2enable_lycdisable_3_dmg08_out3_cgb04c_out1.gbc` | ❌ Fail |
| `m1/lyc143_late_m2enable_lycdisable_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `m1/lycint143_m1irq_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m1/lycint143_m1irq_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `m1/lycint143_m1irq_ds_2_cgb04c_out3.gbc` | ❌ Fail |
| `m1/lycint143_m1irq_ifw_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `m1/lycint143_m1irq_ifw_2_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m1/lycint143_m1irq_ifw_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `m1/lycint143_m1irq_late_retrigger_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `m1/lycint143_m1irq_late_retrigger_2_dmg08_cgb04c_out1.gbc` | ❌ Fail |
| `m1/lycint143_m1irq_late_retrigger_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `m1/lycint_m1intirq_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `m1/lycint_m1intirq_2_dmg08_cgb04c_out1.gbc` | ❌ Fail |
| `m1/lycint_m1stat_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m1/lycint_vblankintirq_1_dmg08_cgb04c_out1.gbc` | ❌ Fail |
| `m1/lycint_vblankirq_2_dmg08_cgb04c_out1.gbc` | ❌ Fail |
| `m1/lycint_vblankirq_late_retrigger_1_dmg08_cgb04c_out1.gbc` | ❌ Fail |
| `m1/lycint_vblankirq_late_retrigger_ds_1_cgb04c_out1.gbc` | ❌ Fail |
| `m1/m1irq_disable_1_dmg08_out3_cgb04c_out1.gbc` | ❌ Fail |
| `m1/m1irq_disable_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `m1/m1irq_enable_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `m1/m1irq_enable_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `m1/m1irq_enable_3_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `m1/m1irq_enable_4_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `m1/m1irq_enable_after_lyc144_1_dmg08_cgb04c_out1.gbc` | ❌ Fail |
| `m1/m1irq_enable_after_lyc144_2_dmg08_out1_cgb04c_out3.gbc` | ❌ Fail |
| `m1/m1irq_enable_after_lyc144_3_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `m1/m1irq_late_enable_2_dmg08_out2_cgb04c_out0.gbc` | ❌ Fail |
| `m1/m1irq_late_enable_ds_lcdoffset1_2_cgb04c_out0.gbc` | ❌ Fail |
| `m1/m1irq_m0disable_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `m1/m1irq_m0disable_2_dmg08_out3_cgb04c_out1.gbc` | ❌ Fail |
| `m1/m1irq_m0disable_3_dmg08_cgb04c_out1.gbc` | ❌ Fail |
| `m1/m1irq_m0enable_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `m1/m1irq_m0enable_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `m1/m1irq_m0enable_3_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `m1/m1irq_m2disable_lycdisable_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `m1/m1irq_m2disable_lycdisable_2_dmg08_out3_cgb04c_out1.gbc` | ❌ Fail |
| `m1/m1irq_m2disable_lycdisable_3_dmg08_cgb04c_out1.gbc` | ❌ Fail |
| `m1/m1irq_m2enable_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `m1/m1irq_m2enable_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `m1/m1irq_m2enable_3_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `m1/m1irq_m2enable_lyc_1_dmg08_cgb04c_out1.gbc` | ❌ Fail |
| `m1/m1irq_m2enable_lyc_2_dmg08_out1_cgb04c_out3.gbc` | ❌ Fail |
| `m1/m1irq_m2enable_lyc_3_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `m1/m1irq_m2enable_lyc_ds_2_cgb04c_out3.gbc` | ❌ Fail |
| `m1/m2m1irq_ifw_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `m1/m2m1irq_ifw_2_dmg08_cgb04c_out1.gbc` | ❌ Fail |
| `m1/m2m1irq_ifw_ds_2_cgb04c_out1.gbc` | ❌ Fail |
| `m1/vblankint_lcd147++int_m1irq_enable_1_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `m2enable/disable_1_dmg08_out2_cgb04c_out0.gbc` | ❌ Fail |
| `m2enable/disable_ly0_1_dmg08_out2_cgb04c_out0.gbc` | ❌ Fail |
| `m2enable/enable_after_lycint_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `m2enable/enable_after_lycint_disable_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `m2enable/late_enable_2_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m2enable/late_enable_after_lycint_2_dmg08_out0_cgb04c_out2.gbc` | ❌ Fail |
| `m2enable/late_enable_after_lycint_3_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m2enable/late_enable_after_lycint_4_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m2enable/late_enable_after_lycint_disable_2_dmg08_out0_cgb04c_out2.gbc` | ❌ Fail |
| `m2enable/late_enable_after_lycint_disable_3_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m2enable/late_enable_ds_2_cgb04c_out0.gbc` | ❌ Fail |
| `m2enable/late_enable_ds_lcdoffset1_2_cgb04c_out0.gbc` | ❌ Fail |
| `m2enable/late_enable_lcdoffset2_2_cgb04c_out0.gbc` | ❌ Fail |
| `m2enable/late_enable_lcdoffset3_2_cgb04c_out0.gbc` | ❌ Fail |
| `m2enable/late_enable_ly0_2_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m2enable/late_enable_ly0_ds_2_cgb04c_out0.gbc` | ❌ Fail |
| `m2enable/late_enable_ly0_ds_lcdoffset1_2_cgb04c_out0.gbc` | ❌ Fail |
| `m2enable/late_enable_ly0_lcdoffset2_2_cgb04c_out0.gbc` | ❌ Fail |
| `m2enable/late_enable_m0disable_2_dmg08_out0_cgb04c_out2.gbc` | ❌ Fail |
| `m2enable/late_enable_m0disable_3_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m2enable/late_enable_m0disable_ds_2_cgb04c_out0.gbc` | ❌ Fail |
| `m2enable/late_enable_m1disable_ly0_2_dmg08_out2_cgb04c_out0.gbc` | ❌ Fail |
| `m2enable/late_enable_m1disable_ly0_3_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m2enable/late_enable_m1disable_ly0_ds_2_cgb04c_out0.gbc` | ❌ Fail |
| `m2enable/late_m1disable_ly0_2_dmg08_out2_cgb04c_out0.gbc` | ❌ Fail |
| `m2enable/lyc0_late_m2enable_lycdisable_2_dmg08_out2_cgb04c_out0.gbc` | ❌ Fail |
| `m2enable/lyc0_late_m2enable_lycdisable_3_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m2enable/lyc0_late_m2enable_lycdisable_ds_1_cgb04c_out2.gbc` | ❌ Fail |
| `m2enable/lyc0_late_m2enable_lycdisable_ds_2_cgb04c_out0.gbc` | ❌ Fail |
| `m2enable/lyc1_late_m2enable_lycdisable_1_dmg08_out0_cgb04c_out2.gbc` | ❌ Fail |
| `m2enable/lyc1_late_m2enable_lycdisable_2_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m2enable/lyc1_late_m2enable_lycdisable_ds_2_cgb04c_out0.gbc` | ❌ Fail |
| `m2enable/lyc1_m2irq_late_lyc255_2_dmg08_out2_cgb04c_out0.gbc` | ❌ Fail |
| `m2enable/lyc1_m2irq_late_lyc255_3_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m2enable/lyc1_m2irq_late_lyc255_ds_2_cgb04c_out0.gbc` | ❌ Fail |
| `m2enable/lyc1_m2irq_late_lycdisable_2_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m2enable/lyc1_m2irq_late_lycdisable_ds_2_cgb04c_out0.gbc` | ❌ Fail |
| `m2enable/m2_late_m0disable_1_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `m2enable/m2_late_m0disable_2_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m2enable/m2_late_m0disable_ds_2_cgb04c_out0.gbc` | ❌ Fail |
| `m2int_m0irq/m2int_m0irq_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m2int_m0irq/m2int_m0irq_ds_1_cgb04c_out1.gbc` | ❌ Fail |
| `m2int_m0irq/m2int_m0irq_scx2_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m2int_m0irq/m2int_m0irq_scx2_di_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m2int_m0irq/m2int_m0irq_scx2_ei_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m2int_m0irq/m2int_m0irq_scx2_ie_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m2int_m0irq/m2int_m0irq_scx2_reti_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m2int_m0irq/m2int_m0irq_scx3_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m2int_m0irq/m2int_m0irq_scx3_di_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m2int_m0irq/m2int_m0irq_scx3_ei_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m2int_m0irq/m2int_m0irq_scx3_ie_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m2int_m0irq/m2int_m0irq_scx3_ifw_1_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `m2int_m0irq/m2int_m0irq_scx3_ifw_3_dmg08_cgb04c_out8.gbc` | ❌ Fail |
| `m2int_m0irq/m2int_m0irq_scx3_ifw_ds_1_cgb04c_out2.gbc` | ❌ Fail |
| `m2int_m0irq/m2int_m0irq_scx3_reti_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m2int_m0irq/m2int_m0irq_scx4_ifw_1_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `m2int_m0irq/m2int_m0irq_scx4_ifw_3_dmg08_cgb04c_out8.gbc` | ❌ Fail |
| `m2int_m0irq/m2int_m0irq_scx4_ifw_4_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m2int_m0irq/m2int_m0irq_scx4_ifw_ds_1_cgb04c_out2.gbc` | ❌ Fail |
| `m2int_m0irq/m2int_m0irq_scx5_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m2int_m0irq/m2int_m0irq_scx5_ds_1_cgb04c_out1.gbc` | ❌ Fail |
| `m2int_m0stat/m2int_m0stat_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `m2int_m2irq/m2int_m2irq_late_retrigger_1_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `m2int_m2irq/m2int_m2irq_late_retrigger_ds_1_cgb04c_out2.gbc` | ❌ Fail |
| `m2int_m2stat/m2int_m2stat_1_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `m2int_m3stat/m2int_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `m2int_m3stat/m2int_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `m2int_m3stat/nobg/m2int_nobg_m3stat_1_cgb04c_out3.gb` | ❌ Fail |
| `m2int_m3stat/scx/late_scx4_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `m2int_m3stat/scx/late_scx4_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `m2int_m3stat/scx/m2int_scx1_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `m2int_m3stat/scx/m2int_scx2_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `m2int_m3stat/scx/m2int_scx2_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `m2int_m3stat/scx/m2int_scx3_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `m2int_m3stat/scx/m2int_scx3_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `m2int_m3stat/scx/m2int_scx4_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `m2int_m3stat/scx/m2int_scx5_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `m2int_m3stat/scx/m2int_scx5_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `m2int_m3stat/scx/m2int_scx6_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `m2int_m3stat/scx/m2int_scx7_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `m2int_m3stat/scx/m2int_scx8_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `miscmstatirq/lcdoff_statirqen_if_dmg08_cgb04c_outE0.gbc` | ❌ Fail |
| `miscmstatirq/lycflag_statwirq_1_dmg08_out2.gb` | ❌ Fail |
| `miscmstatirq/lycflag_statwirq_2_dmg08_out2.gb` | ❌ Fail |
| `miscmstatirq/lycflag_statwirq_3_dmg08_out2.gb` | ❌ Fail |
| `miscmstatirq/lycstatwirq_trigger_00_00_dmg08_out2_cgb04c_out0.gbc` | ❌ Fail |
| `miscmstatirq/lycstatwirq_trigger_00_bf_dmg08_out2_cgb04c_out0.gbc` | ❌ Fail |
| `miscmstatirq/lycstatwirq_trigger_bf_00_dmg08_out2_cgb04c_out0.gbc` | ❌ Fail |
| `miscmstatirq/lycstatwirq_trigger_bf_40_dmg08_out2_cgb04c_out2.gbc` | ❌ Fail |
| `miscmstatirq/lycstatwirq_trigger_bf_bf_dmg08_out2_cgb04c_out0.gbc` | ❌ Fail |
| `miscmstatirq/lycstatwirq_trigger_bf_ff_dmg08_out2_cgb04c_out2.gbc` | ❌ Fail |
| `miscmstatirq/lycstatwirq_trigger_ly00_10_50_ds_lcdoffset1_2_cgb04c_outE2.gbc` | ❌ Fail |
| `miscmstatirq/lycstatwirq_trigger_ly00_10_50_lcdoffset3_2_cgb04c_outE2.gbc` | ❌ Fail |
| `miscmstatirq/lycstatwirq_trigger_m0_early_ly44_lyc44_08_40_9_dmg08_cgb04c_outE0.gbc` | ❌ Fail |
| `miscmstatirq/lycstatwirq_trigger_m0_late_ly44_lyc44_08_40_1_dmg08_cgb04c_outE0.gbc` | ❌ Fail |
| `miscmstatirq/lycstatwirq_trigger_m0_late_ly44_lyc44_08_40_2_dmg08_cgb04c_outE0.gbc` | ❌ Fail |
| `miscmstatirq/lycstatwirq_trigger_m0_late_ly44_lyc44_08_40_3_dmg08_cgb04c_outE0.gbc` | ❌ Fail |
| `miscmstatirq/lycstatwirq_trigger_m0_late_ly44_lyc44_08_40_4_dmg08_cgb04c_outE0.gbc` | ❌ Fail |
| `miscmstatirq/lycstatwirq_trigger_m0_late_ly44_lyc44_08_40_ds_3_cgb04c_outE2.gbc` | ❌ Fail |
| `miscmstatirq/lycstatwirq_trigger_m0_ly44_lyc44_08_40_dmg08_cgb04c_outE0.gbc` | ❌ Fail |
| `miscmstatirq/lycstatwirq_trigger_m0_ly44_lyc44_08_48_dmg08_cgb04c_outE0.gbc` | ❌ Fail |
| `miscmstatirq/lycstatwirq_trigger_m0_ly44_lyc44_08_ff_dmg08_cgb04c_outE0.gbc` | ❌ Fail |
| `miscmstatirq/lycstatwirq_trigger_m0_ly44_lyc44_b7_40_dmg08_cgb04c_outE2.gbc` | ❌ Fail |
| `miscmstatirq/lycstatwirq_trigger_m0_ly44_lyc44_b7_f7_dmg08_cgb04c_outE2.gbc` | ❌ Fail |
| `miscmstatirq/lycwirq_trigger_m0_early_ly44_9_dmg08_cgb04c_outE0.gbc` | ❌ Fail |
| `miscmstatirq/lycwirq_trigger_m0_late_ly44_1_dmg08_cgb04c_outE0.gbc` | ❌ Fail |
| `miscmstatirq/lycwirq_trigger_m0_late_ly44_2_dmg08_cgb04c_outE0.gbc` | ❌ Fail |
| `miscmstatirq/lycwirq_trigger_m0_late_ly44_3_dmg08_cgb04c_outE0.gbc` | ❌ Fail |
| `miscmstatirq/lycwirq_trigger_m0_late_ly44_4_dmg08_cgb04c_outE0.gbc` | ❌ Fail |
| `miscmstatirq/lycwirq_trigger_m0_late_ly44_lyc45_1_dmg08_cgb04c_outE2.gbc` | ❌ Fail |
| `miscmstatirq/lycwirq_trigger_m0_late_ly44_lyc45_2_dmg08_cgb04c_outE2.gbc` | ❌ Fail |
| `miscmstatirq/lycwirq_trigger_m0_late_ly44_lyc45_3_dmg08_cgb04c_outE2.gbc` | ❌ Fail |
| `miscmstatirq/lycwirq_trigger_m0_late_ly44_lyc45_4_dmg08_cgb04c_outE2.gbc` | ❌ Fail |
| `miscmstatirq/lycwirq_trigger_m0_late_ly44_lyc45_ds_1_cgb04c_outE2.gbc` | ❌ Fail |
| `miscmstatirq/lycwirq_trigger_m0_late_ly44_lyc45_ds_2_cgb04c_outE2.gbc` | ❌ Fail |
| `miscmstatirq/lycwirq_trigger_m0_late_ly44_lyc45_ds_3_cgb04c_outE2.gbc` | ❌ Fail |
| `miscmstatirq/m0statwirq_1_dmg08_out2.gb` | ❌ Fail |
| `miscmstatirq/m0statwirq_4_dmg08_out2.gb` | ❌ Fail |
| `miscmstatirq/m0statwirq_scx2_2_dmg08_out2.gb` | ❌ Fail |
| `miscmstatirq/m0statwirq_scx3_2_dmg08_out2.gb` | ❌ Fail |
| `miscmstatirq/m0statwirq_scx5_2_dmg08_out2.gb` | ❌ Fail |
| `miscmstatirq/m0statwirq_trigger_00_00_dmg08_out2_cgb04c_out0.gbc` | ❌ Fail |
| `miscmstatirq/m0statwirq_trigger_00_08_dmg08_out2_cgb04c_out2.gbc` | ❌ Fail |
| `miscmstatirq/m0statwirq_trigger_00_f7_dmg08_out2_cgb04c_out0.gbc` | ❌ Fail |
| `miscmstatirq/m0statwirq_trigger_08_f7_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `miscmstatirq/m0statwirq_trigger_08_ff_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `miscmstatirq/m0statwirq_trigger_f7_00_dmg08_out2_cgb04c_out0.gbc` | ❌ Fail |
| `miscmstatirq/m0statwirq_trigger_f7_08_dmg08_out2_cgb04c_out2.gbc` | ❌ Fail |
| `miscmstatirq/m0statwirq_trigger_f7_f7_dmg08_out2_cgb04c_out0.gbc` | ❌ Fail |
| `miscmstatirq/m0statwirq_trigger_f7_ff_dmg08_out2_cgb04c_out2.gbc` | ❌ Fail |
| `miscmstatirq/m0statwirq_trigger_ly44_lyc44_00_08_dmg08_cgb04c_outE2.gbc` | ❌ Fail |
| `miscmstatirq/m1statwirq_1_dmg08_out3.gb` | ❌ Fail |
| `miscmstatirq/m1statwirq_2_dmg08_out3.gb` | ❌ Fail |
| `miscmstatirq/m1statwirq_3_dmg08_out2.gb` | ❌ Fail |
| `miscmstatirq/m1statwirq_trigger_00_00_dmg08_out2_cgb04c_out0.gbc` | ❌ Fail |
| `miscmstatirq/m1statwirq_trigger_00_ef_dmg08_out2_cgb04c_out0.gbc` | ❌ Fail |
| `miscmstatirq/m1statwirq_trigger_ef_00_dmg08_out2_cgb04c_out0.gbc` | ❌ Fail |
| `miscmstatirq/m1statwirq_trigger_ef_ef_dmg08_out2_cgb04c_out0.gbc` | ❌ Fail |
| `miscmstatirq/m1statwirq_trigger_ly94_lyc94_40_50_2_dmg08_outE0_cgb04c_outE2.gbc` | ❌ Fail |
| `miscmstatirq/m2statwirq_trigger_00_20_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `miscmstatirq/m2statwirq_trigger_00_df_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `miscmstatirq/m2statwirq_trigger_00_ff_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `miscmstatirq/m2statwirq_trigger_20_df_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `miscmstatirq/m2statwirq_trigger_20_ff_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `miscmstatirq/m2statwirq_trigger_df_20_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `miscmstatirq/m2statwirq_trigger_df_ff_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `oam_access/10spritesprline_postread_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `oam_access/midwrite_2_dmg08_out1_cgb04c_out0.gbc` | ❌ Fail |
| `oam_access/postread_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `oam_access/postread_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `oam_access/postread_scx2_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `oam_access/postread_scx3_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `oam_access/postread_scx5_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `oam_access/postread_scx5_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `oam_access/postwrite_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `oam_access/postwrite_ds_1_cgb04c_out0.gbc` | ❌ Fail |
| `oam_access/postwrite_scx1_ds_1_cgb04c_out0.gbc` | ❌ Fail |
| `oam_access/preread_ds_1_cgb04c_out0.gbc` | ❌ Fail |
| `oam_access/preread_ds_lcdoffset1_2_cgb04c_out3.gbc` | ❌ Fail |
| `oam_access/prewrite_2_dmg08_out1_cgb04c_out0.gbc` | ❌ Fail |
| `oam_access/prewrite_ds_lcdoffset1_2_cgb04c_out0.gbc` | ❌ Fail |
| `oamdma/late_sp00x_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `oamdma/late_sp00x_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `oamdma/late_sp00x_ds_2_cgb04c_out3.gbc` | ❌ Fail |
| `oamdma/late_sp00y_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `oamdma/late_sp00y_2_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `oamdma/late_sp00y_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `oamdma/late_sp01x_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `oamdma/late_sp01x_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `oamdma/late_sp01x_ds_2_cgb04c_out3.gbc` | ❌ Fail |
| `oamdma/late_sp01y_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `oamdma/late_sp01y_2_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `oamdma/late_sp01y_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `oamdma/late_sp02x_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `oamdma/late_sp02x_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `oamdma/late_sp02y_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `oamdma/late_sp02y_2_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `oamdma/late_sp39x_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `oamdma/late_sp39x_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `oamdma/late_sp39x_4_cgb04c_out3.gbc` | ❌ Fail |
| `oamdma/late_sp39x_ds_2_cgb04c_out3.gbc` | ❌ Fail |
| `oamdma/late_sp39y_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `oamdma/late_sp39y_2_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `oamdma/late_sp39y_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `oamdma/oamdma_late_halt_stat_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `oamdma/oamdma_late_halt_stat_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `oamdma/oamdma_late_speedchange_stat_2_cgb04c_out3.gbc` | ❌ Fail |
| `oamdma/oamdma_src0000_busycallAFFF_dmg08_cgb04c_outFF8F.gbc` | ❌ Fail |
| `oamdma/oamdma_src0000_busyint0002_dmg08_cgb04c_outFF941234.gbc` | ❌ Fail |
| `oamdma/oamdma_src0000_busypop7FFF_dmg08_cgb04c_out657665AA.gbc` | ❌ Fail |
| `oamdma/oamdma_src0000_busypop9FFF_2_dmg08_cgb04c_out65765576.gbc` | ❌ Fail |
| `oamdma/oamdma_src0000_busypop9FFF_dmg08_cgb04c_out65765576.gbc` | ❌ Fail |
| `oamdma/oamdma_src0000_busypopBFFF_2_dmg08_out65766576_cgb04c_out657665AA.gbc` | ❌ Fail |
| `oamdma/oamdma_src0000_busypopBFFF_dmg08_out65766576_cgb04c_out657665AA.gbc` | ❌ Fail |
| `oamdma/oamdma_src0000_busypopDFFF_dmg08_out65766576_cgb04c_out657655AA.gbc` | ❌ Fail |
| `oamdma/oamdma_src0000_busypopEFFF_dmg08_out65766576_cgb04c_out657655AA.gbc` | ❌ Fail |
| `oamdma/oamdma_src0000_busypopFDFF_dmg08_out657665FF_cgb04c_out657655FF.gbc` | ❌ Fail |
| `oamdma/oamdma_src0000_busypush0001_dmg08_cgb04c_out5576AA34.gbc` | ❌ Fail |
| `oamdma/oamdma_src0000_busypush8001_dmg08_cgb04c_out65AA1255.gbc` | ❌ Fail |
| `oamdma/oamdma_src0000_busypushA001_2_dmg08_cgb04c_out5576AAFF.gbc` | ❌ Fail |
| `oamdma/oamdma_src0000_busypushA001_dmg08_cgb04c_out5576AA34.gbc` | ❌ Fail |
| `oamdma/oamdma_src0000_busypushC001_2_dmg08_out55AAFF34_cgb04c_out65AAFF55.gbc` | ❌ Fail |
| `oamdma/oamdma_src0000_busypushC001_dmg08_out55AA1234_cgb04c_out65AA1255.gbc` | ❌ Fail |
| `oamdma/oamdma_src0000_busypushE001_dmg08_out55AA1234_cgb04c_out6576AA55.gbc` | ❌ Fail |
| `oamdma/oamdma_src0000_busypushF001_dmg08_out55AA1234_cgb04c_out6576AA55.gbc` | ❌ Fail |
| `oamdma/oamdma_src0000_busypushFE01_dmg08_out65AA1298_cgb04c_out6576AA98.gbc` | ❌ Fail |
| `oamdma/oamdma_src0000_busypushFEA1_dmg08_out65768700_cgb04c_out65768734.gbc` | ❌ Fail |
| `oamdma/oamdma_src0000_busypushFF01_dmg08_out657600DF_cgb04c_out657612DF.gbc` | ❌ Fail |
| `oamdma/oamdma_src0000_busyread8000_dmg08_cgb04c_out1.gbc` | ❌ Fail |
| `oamdma/oamdma_src0000_busyreadA000_1_dmg08_cgb04c_out5.gbc` | ❌ Fail |
| `oamdma/oamdma_src0000_busyreadC000_1_dmg08_out5_cgb04c_out1.gbc` | ❌ Fail |
| `oamdma/oamdma_src0000_busyrst0002_dmg08_cgb04c_outFF8DFA9E.gbc` | ❌ Fail |
| `oamdma/oamdma_src0000_rombankchange_1_dmg08_cgb04c_out4.gbc` | ❌ Fail |
| `oamdma/oamdma_src0000_srambankchange_1_dmg08_cgb04c_out4.gbc` | ❌ Fail |
| `oamdma/oamdma_src7F00_busypop7FFF_dmg08_cgb04c_out657665AA.gbc` | ❌ Fail |
| `oamdma/oamdma_src7F00_busypop9FFF_2_dmg08_cgb04c_out65765576.gbc` | ❌ Fail |
| `oamdma/oamdma_src7F00_busypop9FFF_dmg08_cgb04c_out65765576.gbc` | ❌ Fail |
| `oamdma/oamdma_src7F00_busypopBFFF_2_dmg08_out65766576_cgb04c_out657665AA.gbc` | ❌ Fail |
| `oamdma/oamdma_src7F00_busypopBFFF_dmg08_out65766576_cgb04c_out657665AA.gbc` | ❌ Fail |
| `oamdma/oamdma_src7F00_busypopDFFF_dmg08_out65766576_cgb04c_out657655AA.gbc` | ❌ Fail |
| `oamdma/oamdma_src7F00_busypopEFFF_dmg08_out65766576_cgb04c_out657655AA.gbc` | ❌ Fail |
| `oamdma/oamdma_src7F00_busypopFDFF_dmg08_out657665FF_cgb04c_out657655FF.gbc` | ❌ Fail |
| `oamdma/oamdma_src7F00_busypush0001_dmg08_cgb04c_out5576AA34.gbc` | ❌ Fail |
| `oamdma/oamdma_src7F00_busypush8001_dmg08_cgb04c_out65AA1255.gbc` | ❌ Fail |
| `oamdma/oamdma_src7F00_busypushA001_2_dmg08_cgb04c_out5576AAFF.gbc` | ❌ Fail |
| `oamdma/oamdma_src7F00_busypushA001_dmg08_cgb04c_out5576AA34.gbc` | ❌ Fail |
| `oamdma/oamdma_src7F00_busypushC001_2_dmg08_out55AAFF34_cgb04c_out65AAFF55.gbc` | ❌ Fail |
| `oamdma/oamdma_src7F00_busypushC001_dmg08_out55AA1234_cgb04c_out65AA1255.gbc` | ❌ Fail |
| `oamdma/oamdma_src7F00_busypushE001_dmg08_out55AA1234_cgb04c_out6576AA55.gbc` | ❌ Fail |
| `oamdma/oamdma_src7F00_busypushF001_dmg08_out55AA1234_cgb04c_out6576AA55.gbc` | ❌ Fail |
| `oamdma/oamdma_src7F00_busypushFE01_dmg08_out65AA1298_cgb04c_out6576AA98.gbc` | ❌ Fail |
| `oamdma/oamdma_src7F00_busypushFEA1_dmg08_out65768700_cgb04c_out65768734.gbc` | ❌ Fail |
| `oamdma/oamdma_src7F00_busypushFF01_dmg08_out657600DF_cgb04c_out657612DF.gbc` | ❌ Fail |
| `oamdma/oamdma_src8000_busypop7FFF_dmg08_out65765576_cgb04c_out65005576.gbc` | ❌ Fail |
| `oamdma/oamdma_src8000_busypop9FFF_2_dmg08_out657665FF_cgb04c_out007665FF.gbc` | ❌ Fail |
| `oamdma/oamdma_src8000_busypop9FFF_dmg08_out657665AA_cgb04c_out007665AA.gbc` | ❌ Fail |
| `oamdma/oamdma_src8000_busypopBFFF_dmg08_cgb04c_out657655AA.gbc` | ❌ Fail |
| `oamdma/oamdma_src8000_busypush8001_dmg08_out55761234_cgb04c_out00761234.gbc` | ❌ Fail |
| `oamdma/oamdma_src8000_busypushA001_2_dmg08_out65AA12FF_cgb04c_out650012FF.gbc` | ❌ Fail |
| `oamdma/oamdma_src8000_busypushA001_dmg08_out65AA1255_cgb04c_out65001255.gbc` | ❌ Fail |
| `oamdma/oamdma_src8000_busypushC001_dmg08_cgb04c_out6576AA55.gbc` | ❌ Fail |
| `oamdma/oamdma_src8000_busypushFEA1_dmg08_out65768700_cgb04c_out65768734.gbc` | ❌ Fail |
| `oamdma/oamdma_src8000_busypushFF01_dmg08_out657600DF_cgb04c_out657612DF.gbc` | ❌ Fail |
| `oamdma/oamdma_src8000_busyread8000_1_dmg08_cgb04c_out5.gbc` | ❌ Fail |
| `oamdma/oamdma_src8000_busyreadA000_dmg08_cgb04c_out1.gbc` | ❌ Fail |
| `oamdma/oamdma_src8000_busywrite8000_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `oamdma/oamdma_src8000_srcchange0000_busyinc_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `oamdma/oamdma_src8000_srcchangeC000_busyread8000_dmg08_cgb04c_out1.gbc` | ❌ Fail |
| `oamdma/oamdma_src9F00_busypop7FFF_dmg08_out65765576_cgb04c_out65005576.gbc` | ❌ Fail |
| `oamdma/oamdma_src9F00_busypop9FFF_2_dmg08_out657665FF_cgb04c_out007665FF.gbc` | ❌ Fail |
| `oamdma/oamdma_src9F00_busypop9FFF_dmg08_out657665AA_cgb04c_out007665AA.gbc` | ❌ Fail |
| `oamdma/oamdma_src9F00_busypopBFFF_dmg08_cgb04c_out657655AA.gbc` | ❌ Fail |
| `oamdma/oamdma_src9F00_busypush8001_dmg08_out55761234_cgb04c_out00761234.gbc` | ❌ Fail |
| `oamdma/oamdma_src9F00_busypushA001_2_dmg08_out65AA12FF_cgb04c_out650012FF.gbc` | ❌ Fail |
| `oamdma/oamdma_src9F00_busypushA001_dmg08_out65AA1255_cgb04c_out65001255.gbc` | ❌ Fail |
| `oamdma/oamdma_src9F00_busypushC001_dmg08_cgb04c_out6576AA55.gbc` | ❌ Fail |
| `oamdma/oamdma_src9F00_busypushFEA1_dmg08_out65768700_cgb04c_out65768734.gbc` | ❌ Fail |
| `oamdma/oamdma_src9F00_busypushFF01_dmg08_out657600DF_cgb04c_out657612DF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcA000_busypop7FFF_dmg08_cgb04c_out657665AA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcA000_busypop9FFF_2_dmg08_cgb04c_outFFFF55FF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcA000_busypop9FFF_dmg08_cgb04c_out65765576.gbc` | ❌ Fail |
| `oamdma/oamdma_srcA000_busypopBFFF_2_dmg08_outFFFFFFFF_cgb04c_outFFFFFFAA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcA000_busypopBFFF_dmg08_out65766576_cgb04c_out657665AA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcA000_busypopDFFF_dmg08_out65766576_cgb04c_out657655AA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcA000_busypopEFFF_dmg08_out65766576_cgb04c_out657655AA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcA000_busypopFDFF_dmg08_out657665FF_cgb04c_out657655FF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcA000_busypopFFFF_dmg08_cgb04c_out65765576.gbc` | ❌ Fail |
| `oamdma/oamdma_srcA000_busypush0001_dmg08_cgb04c_out5576AA34.gbc` | ❌ Fail |
| `oamdma/oamdma_srcA000_busypush8001_dmg08_cgb04c_out65AA1255.gbc` | ❌ Fail |
| `oamdma/oamdma_srcA000_busypushA001_2_dmg08_cgb04c_out55FFAAFF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcA000_busypushA001_dmg08_cgb04c_out5576AA34.gbc` | ❌ Fail |
| `oamdma/oamdma_srcA000_busypushC001_2_dmg08_out55AAFF34_cgb04c_outFFAAFF55.gbc` | ❌ Fail |
| `oamdma/oamdma_srcA000_busypushC001_dmg08_out55AA1234_cgb04c_out65AA1255.gbc` | ❌ Fail |
| `oamdma/oamdma_srcA000_busypushE001_dmg08_out55AA1234_cgb04c_out6576AA55.gbc` | ❌ Fail |
| `oamdma/oamdma_srcA000_busypushF001_dmg08_out55AA1234_cgb04c_out6576AA55.gbc` | ❌ Fail |
| `oamdma/oamdma_srcA000_busypushFE01_dmg08_out65AA1298_cgb04c_out6576AA98.gbc` | ❌ Fail |
| `oamdma/oamdma_srcA000_busypushFEA1_dmg08_out65768700_cgb04c_out65768734.gbc` | ❌ Fail |
| `oamdma/oamdma_srcA000_busypushFF01_dmg08_out657600DF_cgb04c_out657612DF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcA000_busyread0000_1_dmg08_cgb04c_out5.gbc` | ❌ Fail |
| `oamdma/oamdma_srcA000_busyreadC000_1_dmg08_out5_cgb04c_out1.gbc` | ❌ Fail |
| `oamdma/oamdma_srcA000_busywrite4000_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `oamdma/oamdma_srcA000_srambankchange_1_dmg08_cgb04c_out4.gbc` | ❌ Fail |
| `oamdma/oamdma_srcBF00_busypop7FFF_dmg08_cgb04c_out657665AA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcBF00_busypop9FFF_2_dmg08_cgb04c_outFFFF55FF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcBF00_busypop9FFF_dmg08_cgb04c_out65765576.gbc` | ❌ Fail |
| `oamdma/oamdma_srcBF00_busypopBFFF_2_dmg08_outFFFFFFFF_cgb04c_outFFFFFFAA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcBF00_busypopBFFF_dmg08_out65766576_cgb04c_out657665AA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcBF00_busypopDFFF_dmg08_out65766576_cgb04c_out657655AA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcBF00_busypopEFFF_dmg08_out65766576_cgb04c_out657655AA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcBF00_busypopFDFF_dmg08_out657665FF_cgb04c_out657655FF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcBF00_busypopFFFF_dmg08_cgb04c_out65765576.gbc` | ❌ Fail |
| `oamdma/oamdma_srcBF00_busypush0001_dmg08_cgb04c_out5576AA34.gbc` | ❌ Fail |
| `oamdma/oamdma_srcBF00_busypush8001_dmg08_cgb04c_out65AA1255.gbc` | ❌ Fail |
| `oamdma/oamdma_srcBF00_busypushA001_2_dmg08_cgb04c_out55FFAAFF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcBF00_busypushA001_dmg08_cgb04c_out5576AA34.gbc` | ❌ Fail |
| `oamdma/oamdma_srcBF00_busypushC001_2_dmg08_out55AAFF34_cgb04c_outFFAAFF55.gbc` | ❌ Fail |
| `oamdma/oamdma_srcBF00_busypushC001_dmg08_out55AA1234_cgb04c_out65AA1255.gbc` | ❌ Fail |
| `oamdma/oamdma_srcBF00_busypushE001_dmg08_out55AA1234_cgb04c_out6576AA55.gbc` | ❌ Fail |
| `oamdma/oamdma_srcBF00_busypushF001_dmg08_out55AA1234_cgb04c_out6576AA55.gbc` | ❌ Fail |
| `oamdma/oamdma_srcBF00_busypushFE01_dmg08_out65AA1298_cgb04c_out6576AA98.gbc` | ❌ Fail |
| `oamdma/oamdma_srcBF00_busypushFEA1_dmg08_out65768700_cgb04c_out65768734.gbc` | ❌ Fail |
| `oamdma/oamdma_srcBF00_busypushFF01_dmg08_out657600DF_cgb04c_out657612DF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcC000_busypop7FFF_dmg08_out657665AA_cgb04c_out657655AA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcC000_busypop9FFF_2_dmg08_out65765576_cgb04c_out657655FF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcC000_busypop9FFF_dmg08_out65765576_cgb04c_out657655AA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcC000_busypopBFFF_2_dmg08_out65766576_cgb04c_out6576FF76.gbc` | ❌ Fail |
| `oamdma/oamdma_srcC000_busypopBFFF_dmg08_out65766576_cgb04c_out65765576.gbc` | ❌ Fail |
| `oamdma/oamdma_srcC000_busypopDFFF_dmg08_cgb04c_out65766576.gbc` | ❌ Fail |
| `oamdma/oamdma_srcC000_busypopEFFF_dmg08_cgb04c_out65766576.gbc` | ❌ Fail |
| `oamdma/oamdma_srcC000_busypopFDFF_dmg08_cgb04c_out657665FF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcC000_busypopFFFF_dmg08_out65765576_cgb04c_out657655AA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcC000_busypush0001_dmg08_out4576AA34_cgb04c_out6576AA34.gbc` | ❌ Fail |
| `oamdma/oamdma_srcC000_busypush8001_dmg08_out65221255_cgb04c_out65761255.gbc` | ❌ Fail |
| `oamdma/oamdma_srcC000_busypushA001_2_dmg08_out4576AAFF_cgb04c_out6576AAFF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcC000_busypushA001_dmg08_out4576AA34_cgb04c_out6576AA55.gbc` | ❌ Fail |
| `oamdma/oamdma_srcC000_busypushC001_2_dmg08_out4522FF34_cgb04c_out6576FF34.gbc` | ❌ Fail |
| `oamdma/oamdma_srcC000_busypushC001_dmg08_out45221234_cgb04c_out6576AA34.gbc` | ❌ Fail |
| `oamdma/oamdma_srcC000_busypushE001_dmg08_out45221234_cgb04c_out65761234.gbc` | ❌ Fail |
| `oamdma/oamdma_srcC000_busypushF001_dmg08_out45221234_cgb04c_out65761234.gbc` | ❌ Fail |
| `oamdma/oamdma_srcC000_busypushFE01_dmg08_out65221298_cgb04c_out65761298.gbc` | ❌ Fail |
| `oamdma/oamdma_srcC000_busypushFEA1_dmg08_out65768700_cgb04c_out65768734.gbc` | ❌ Fail |
| `oamdma/oamdma_srcC000_busypushFF01_dmg08_out657600DF_cgb04c_out657612DF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcC000_busyreadA000_1_dmg08_out5_cgb04c_out1.gbc` | ❌ Fail |
| `oamdma/oamdma_srcC000_srambankchange_1_dmg08_out4_cgb04c_out0.gbc` | ❌ Fail |
| `oamdma/oamdma_srcDF00_busypop7FFF_dmg08_out657665AA_cgb04c_out657655AA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcDF00_busypop9FFF_2_dmg08_out65765576_cgb04c_out657655FF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcDF00_busypop9FFF_dmg08_out65765576_cgb04c_out657655AA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcDF00_busypopBFFF_2_dmg08_out65766576_cgb04c_out6576FF76.gbc` | ❌ Fail |
| `oamdma/oamdma_srcDF00_busypopBFFF_dmg08_out65766576_cgb04c_out65765576.gbc` | ❌ Fail |
| `oamdma/oamdma_srcDF00_busypopDFFF_dmg08_cgb04c_out65766576.gbc` | ❌ Fail |
| `oamdma/oamdma_srcDF00_busypopEFFF_dmg08_cgb04c_out65766576.gbc` | ❌ Fail |
| `oamdma/oamdma_srcDF00_busypopFDFF_dmg08_cgb04c_out657665FF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcDF00_busypopFFFF_dmg08_out65765576_cgb04c_out657655AA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcDF00_busypush0001_dmg08_out4576AA34_cgb04c_out6576AA34.gbc` | ❌ Fail |
| `oamdma/oamdma_srcDF00_busypush8001_dmg08_out65221255_cgb04c_out65761255.gbc` | ❌ Fail |
| `oamdma/oamdma_srcDF00_busypushA001_2_dmg08_out4576AAFF_cgb04c_out6576AAFF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcDF00_busypushA001_dmg08_out4576AA34_cgb04c_out6576AA55.gbc` | ❌ Fail |
| `oamdma/oamdma_srcDF00_busypushC001_2_dmg08_out4522FF34_cgb04c_out6576FF34.gbc` | ❌ Fail |
| `oamdma/oamdma_srcDF00_busypushC001_dmg08_out45221234_cgb04c_out6576AA34.gbc` | ❌ Fail |
| `oamdma/oamdma_srcDF00_busypushE001_dmg08_out45221234_cgb04c_out65761234.gbc` | ❌ Fail |
| `oamdma/oamdma_srcDF00_busypushF001_dmg08_out45221234_cgb04c_out65761234.gbc` | ❌ Fail |
| `oamdma/oamdma_srcDF00_busypushFE01_dmg08_out65221298_cgb04c_out65761298.gbc` | ❌ Fail |
| `oamdma/oamdma_srcDF00_busypushFEA1_dmg08_out65768700_cgb04c_out65768734.gbc` | ❌ Fail |
| `oamdma/oamdma_srcDF00_busypushFF01_dmg08_out657600DF_cgb04c_out657612DF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcE000_busypop7FFF_dmg08_out657665AA_cgb04c_outFFFFFFAA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcE000_busypop9FFF_2_dmg08_out65765576_cgb04c_outFFFF55FF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcE000_busypop9FFF_dmg08_out65765576_cgb04c_outFFFF55FF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcE000_busypopBFFF_2_dmg08_out65766576_cgb04c_outFFFFFFAA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcE000_busypopBFFF_dmg08_out65766576_cgb04c_outFFFFFFAA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcE000_busypopDFFF_dmg08_out65766576_cgb04c_outFFFF55AA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcE000_busypopEFFF_dmg08_out65766576_cgb04c_outFFFF55AA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcE000_busypopFDFF_dmg08_out657665FF_cgb04c_outFFFF55FF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcE000_busypopFE9F_dmg08_out6576FFFF_cgb04c_outFFFFFFFF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcE000_busypopFEFF_dmg08_out6576FFEF_cgb04c_outFFFFFFEF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcE000_busypopFF7F_dmg08_out6576FFAA_cgb04c_outFFFFFFAA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcE000_busypopFFFF_dmg08_out65765576_cgb04c_outFFFF55FF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcE000_busypush0001_dmg08_out4576AA34_cgb04c_out55FFAA34.gbc` | ❌ Fail |
| `oamdma/oamdma_srcE000_busypush8001_dmg08_out65221255_cgb04c_outFFAA1255.gbc` | ❌ Fail |
| `oamdma/oamdma_srcE000_busypushA001_2_dmg08_out4576AAFF_cgb04c_out55FFAAFF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcE000_busypushA001_dmg08_out4576AA34_cgb04c_out55FFAA34.gbc` | ❌ Fail |
| `oamdma/oamdma_srcE000_busypushC001_2_dmg08_out4522FF34_cgb04c_outFFAAFF55.gbc` | ❌ Fail |
| `oamdma/oamdma_srcE000_busypushC001_dmg08_out45221234_cgb04c_outFFAA1255.gbc` | ❌ Fail |
| `oamdma/oamdma_srcE000_busypushE001_dmg08_out45221234_cgb04c_outFFFFAA55.gbc` | ❌ Fail |
| `oamdma/oamdma_srcE000_busypushF001_dmg08_out45221234_cgb04c_outFFFFAA55.gbc` | ❌ Fail |
| `oamdma/oamdma_srcE000_busypushFE01_dmg08_out65221298_cgb04c_outFFFFAAFF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcE000_busypushFEA1_dmg08_out65768700_cgb04c_outFFFFFF34.gbc` | ❌ Fail |
| `oamdma/oamdma_srcE000_busypushFF01_dmg08_out657600DF_cgb04c_outFFFF12DF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcE000_busypushFF81_dmg08_out6576FF55_cgb04c_outFFFFFF55.gbc` | ❌ Fail |
| `oamdma/oamdma_srcE000_readFE00_dmg08_out2_cgb04c_out0.gbc` | ❌ Fail |
| `oamdma/oamdma_srcEF00_busypop7FFF_dmg08_out657665AA_cgb04c_outFFFFFFAA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcEF00_busypop9FFF_2_dmg08_out65765576_cgb04c_outFFFF55FF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcEF00_busypop9FFF_dmg08_out65765576_cgb04c_outFFFF55FF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcEF00_busypopBFFF_2_dmg08_out65766576_cgb04c_outFFFFFFAA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcEF00_busypopBFFF_dmg08_out65766576_cgb04c_outFFFFFFAA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcEF00_busypopDFFF_dmg08_out65766576_cgb04c_outFFFF55AA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcEF00_busypopEFFF_dmg08_out65766576_cgb04c_outFFFF55AA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcEF00_busypopFDFF_dmg08_out657665FF_cgb04c_outFFFF55FF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcEF00_busypopFE9F_dmg08_out6576FFFF_cgb04c_outFFFFFFFF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcEF00_busypopFEFF_dmg08_out6576FFEF_cgb04c_outFFFFFFEF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcEF00_busypopFF7F_dmg08_out6576FFAA_cgb04c_outFFFFFFAA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcEF00_busypopFFFF_dmg08_out65765576_cgb04c_outFFFF55FF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcEF00_busypush0001_dmg08_out4576AA34_cgb04c_out55FFAA34.gbc` | ❌ Fail |
| `oamdma/oamdma_srcEF00_busypush8001_dmg08_out65221255_cgb04c_outFFAA1255.gbc` | ❌ Fail |
| `oamdma/oamdma_srcEF00_busypushA001_2_dmg08_out4576AAFF_cgb04c_out55FFAAFF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcEF00_busypushA001_dmg08_out4576AA34_cgb04c_out55FFAA34.gbc` | ❌ Fail |
| `oamdma/oamdma_srcEF00_busypushC001_2_dmg08_out4522FF34_cgb04c_outFFAAFF55.gbc` | ❌ Fail |
| `oamdma/oamdma_srcEF00_busypushC001_dmg08_out45221234_cgb04c_outFFAA1255.gbc` | ❌ Fail |
| `oamdma/oamdma_srcEF00_busypushE001_dmg08_out45221234_cgb04c_outFFFFAA55.gbc` | ❌ Fail |
| `oamdma/oamdma_srcEF00_busypushF001_dmg08_out45221234_cgb04c_outFFFFAA55.gbc` | ❌ Fail |
| `oamdma/oamdma_srcEF00_busypushFE01_dmg08_out65221298_cgb04c_outFFFFAAFF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcEF00_busypushFEA1_dmg08_out65768700_cgb04c_outFFFFFF34.gbc` | ❌ Fail |
| `oamdma/oamdma_srcEF00_busypushFF01_dmg08_out657600DF_cgb04c_outFFFF12DF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcEF00_busypushFF81_dmg08_out6576FF55_cgb04c_outFFFFFF55.gbc` | ❌ Fail |
| `oamdma/oamdma_srcF000_busypop7FFF_dmg08_out657665AA_cgb04c_outFFFFFFAA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcF000_busypop9FFF_2_dmg08_out65765576_cgb04c_outFFFF55FF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcF000_busypop9FFF_dmg08_out65765576_cgb04c_outFFFF55FF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcF000_busypopBFFF_2_dmg08_out65766576_cgb04c_outFFFFFFAA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcF000_busypopBFFF_dmg08_out65766576_cgb04c_outFFFFFFAA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcF000_busypopDFFF_dmg08_out65766576_cgb04c_outFFFF55AA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcF000_busypopEFFF_dmg08_out65766576_cgb04c_outFFFF55AA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcF000_busypopFDFF_dmg08_out657665FF_cgb04c_outFFFF55FF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcF000_busypopFE9F_dmg08_out6576FFFF_cgb04c_outFFFFFFFF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcF000_busypopFEFF_dmg08_out6576FFEF_cgb04c_outFFFFFFEF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcF000_busypopFF7F_dmg08_out6576FFAA_cgb04c_outFFFFFFAA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcF000_busypopFFFF_dmg08_out65765576_cgb04c_outFFFF55FF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcF000_busypush0001_dmg08_out4576AA34_cgb04c_out55FFAA34.gbc` | ❌ Fail |
| `oamdma/oamdma_srcF000_busypush8001_dmg08_out65221255_cgb04c_outFFAA1255.gbc` | ❌ Fail |
| `oamdma/oamdma_srcF000_busypushA001_2_dmg08_out4576AAFF_cgb04c_out55FFAAFF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcF000_busypushA001_dmg08_out4576AA34_cgb04c_out55FFAA34.gbc` | ❌ Fail |
| `oamdma/oamdma_srcF000_busypushC001_2_dmg08_out4522FF34_cgb04c_outFFAAFF55.gbc` | ❌ Fail |
| `oamdma/oamdma_srcF000_busypushC001_dmg08_out45221234_cgb04c_outFFAA1255.gbc` | ❌ Fail |
| `oamdma/oamdma_srcF000_busypushE001_dmg08_out45221234_cgb04c_outFFFFAA55.gbc` | ❌ Fail |
| `oamdma/oamdma_srcF000_busypushF001_dmg08_out45221234_cgb04c_outFFFFAA55.gbc` | ❌ Fail |
| `oamdma/oamdma_srcF000_busypushFE01_dmg08_out65221298_cgb04c_outFFFFAAFF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcF000_busypushFEA1_dmg08_out65768700_cgb04c_outFFFFFF34.gbc` | ❌ Fail |
| `oamdma/oamdma_srcF000_busypushFF01_dmg08_out657600DF_cgb04c_outFFFF12DF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcF000_busypushFF81_dmg08_out6576FF55_cgb04c_outFFFFFF55.gbc` | ❌ Fail |
| `oamdma/oamdma_srcF000_busyread0000_1_dmg08_out9_cgb04c_out0.gbc` | ❌ Fail |
| `oamdma/oamdma_srcF000_busyread8000_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `oamdma/oamdma_srcF000_busyreadA000_dmg08_out6_cgb04c_out0.gbc` | ❌ Fail |
| `oamdma/oamdma_srcF000_busyreadC000_dmg08_out6_cgb_xoutblank.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFD00_readFE00_dmg08_out2_cgb04c_out0.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFE00_busypop7FFF_dmg08_out657665AA_cgb04c_outFFFFFFAA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFE00_busypop9FFF_2_dmg08_out65765576_cgb04c_outFFFF55FF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFE00_busypop9FFF_dmg08_out65765576_cgb04c_outFFFF55FF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFE00_busypopBFFF_2_dmg08_out65766576_cgb04c_outFFFFFFAA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFE00_busypopBFFF_dmg08_out65766576_cgb04c_outFFFFFFAA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFE00_busypopDFFF_dmg08_out65766576_cgb04c_outFFFF55AA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFE00_busypopEFFF_dmg08_out65766576_cgb04c_outFFFF55AA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFE00_busypopFDFF_dmg08_out657665FF_cgb04c_outFFFF55FF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFE00_busypopFE9F_dmg08_out6576FFFF_cgb04c_outFFFFFFFF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFE00_busypopFEFF_dmg08_out6576FFEF_cgb04c_outFFFFFFEF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFE00_busypopFF7F_dmg08_out6576FFAA_cgb04c_outFFFFFFAA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFE00_busypopFFFF_dmg08_out65765576_cgb04c_outFFFF55FF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFE00_busypush0001_dmg08_out4576AA34_cgb04c_out55FFAA34.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFE00_busypush8001_dmg08_out65221255_cgb04c_outFFAA1255.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFE00_busypushA001_2_dmg08_out4576AAFF_cgb04c_out55FFAAFF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFE00_busypushA001_dmg08_out4576AA34_cgb04c_out55FFAA34.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFE00_busypushC001_2_dmg08_out4522FF34_cgb04c_outFFAAFF55.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFE00_busypushC001_dmg08_out45221234_cgb04c_outFFAA1255.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFE00_busypushE001_dmg08_out45221234_cgb04c_outFFFFAA55.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFE00_busypushF001_dmg08_out45221234_cgb04c_outFFFFAA55.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFE00_busypushFE01_dmg08_out65221298_cgb04c_outFFFFAAFF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFE00_busypushFEA1_dmg08_out65768700_cgb04c_outFFFFFF34.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFE00_busypushFF01_dmg08_out657600DF_cgb04c_outFFFF12DF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFE00_busypushFF81_dmg08_out6576FF55_cgb04c_outFFFFFF55.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFE00_busyread0000_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFE00_busyread8000_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFE00_busyreadC000_dmg08_out0_cgb_xoutblank.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFE00_readFE00_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFF00_busypop7FFF_dmg08_out657665AA_cgb04c_outFFFFFFAA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFF00_busypop9FFF_2_dmg08_out65765576_cgb04c_outFFFF55FF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFF00_busypop9FFF_dmg08_out65765576_cgb04c_outFFFF55FF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFF00_busypopBFFF_2_dmg08_out65766576_cgb04c_outFFFFFFAA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFF00_busypopBFFF_dmg08_out65766576_cgb04c_outFFFFFFAA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFF00_busypopDFFF_dmg08_out65766576_cgb04c_outFFFF55AA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFF00_busypopEFFF_dmg08_out65766576_cgb04c_outFFFF55AA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFF00_busypopFDFF_dmg08_out657665FF_cgb04c_outFFFF55FF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFF00_busypopFE9F_dmg08_out6576FFFF_cgb04c_outFFFFFFFF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFF00_busypopFEFF_dmg08_out6576FFEF_cgb04c_outFFFFFFEF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFF00_busypopFF7F_dmg08_out6576FFAA_cgb04c_outFFFFFFAA.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFF00_busypopFFFF_dmg08_out65765576_cgb04c_outFFFF55FF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFF00_busypush0001_dmg08_out4576AA34_cgb04c_out55FFAA34.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFF00_busypush8001_dmg08_out65221255_cgb04c_outFFAA1255.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFF00_busypushA001_2_dmg08_out4576AAFF_cgb04c_out55FFAAFF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFF00_busypushA001_dmg08_out4576AA34_cgb04c_out55FFAA34.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFF00_busypushC001_2_dmg08_out4522FF34_cgb04c_outFFAAFF55.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFF00_busypushC001_dmg08_out45221234_cgb04c_outFFAA1255.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFF00_busypushE001_dmg08_out45221234_cgb04c_outFFFFAA55.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFF00_busypushF001_dmg08_out45221234_cgb04c_outFFFFAA55.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFF00_busypushFE01_dmg08_out65221298_cgb04c_outFFFFAAFF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFF00_busypushFEA1_dmg08_out65768700_cgb04c_outFFFFFF34.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFF00_busypushFF01_dmg08_out657600DF_cgb04c_outFFFF12DF.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFF00_busypushFF81_dmg08_out6576FF55_cgb04c_outFFFFFF55.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFF00_busyread0000_dmg08_out1_cgb04c_out0.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFF00_busyread8000_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFF00_busyreadA000_dmg08_out1_cgb04c_out0.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFF00_busyreadC000_dmg08_out1_cgb_xoutblank.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFF00_readFE00_dmg08_out1_cgb04c_out0.gbc` | ❌ Fail |
| `oamdma/oamdma_srcFF00_readFE45_dmg08_out1_cgb04c_out0.gbc` | ❌ Fail |
| `oamdma/oamdmasrc80_halt_lycirq_read8000_dmg08_cgb04c_out81.gbc` | ❌ Fail |
| `oamdma/oamdmasrc80_halt_m2irq_read8000_dmg08_cgb04c_out81.gbc` | ❌ Fail |
| `oamdma/oamdmasrcC000_hdmasrc0000_cgb04c_out0A940C0D.gbc` | ❌ Fail |
| `oamdma/oamdmasrcC0_speedchange_readC000_cgb04c_out11.gbc` | ❌ Fail |
| `scx_during_m3/scx1_scx0_during_m3_1.gbc` | ❌ Fail |
| `scx_during_m3/scx2_scx0_during_m3_1.gbc` | ❌ Fail |
| `scx_during_m3/scx2_scx1_during_m3_1.gbc` | ❌ Fail |
| `scx_during_m3/scx_0060c0/scx_during_m3_1.gbc` | ❌ Fail |
| `scx_during_m3/scx_0060c0/scx_during_m3_2.gbc` | ❌ Fail |
| `scx_during_m3/scx_0060c0/scx_during_m3_3.gbc` | ❌ Fail |
| `scx_during_m3/scx_0060c0/scx_during_m3_4.gbc` | ❌ Fail |
| `scx_during_m3/scx_0060c0/scx_during_m3_5.gbc` | ❌ Fail |
| `scx_during_m3/scx_0060c0/scx_during_m3_6.gbc` | ❌ Fail |
| `scx_during_m3/scx_0060c0/scx_during_m3_ds_1.gbc` | ❌ Fail |
| `scx_during_m3/scx_0060c0/scx_during_m3_ds_2.gbc` | ❌ Fail |
| `scx_during_m3/scx_0060c0/scx_during_m3_ds_3.gbc` | ❌ Fail |
| `scx_during_m3/scx_0060c0/scx_during_m3_ds_4.gbc` | ❌ Fail |
| `scx_during_m3/scx_0060c0/scx_during_m3_ds_5.gbc` | ❌ Fail |
| `scx_during_m3/scx_0060c0/scx_during_m3_ds_6.gbc` | ❌ Fail |
| `scx_during_m3/scx_0060c0/scx_during_m3_ds_7.gbc` | ❌ Fail |
| `scx_during_m3/scx_0060c0/scx_during_m3_ds_8.gbc` | ❌ Fail |
| `scx_during_m3/scx_0063c0/scx_during_m3_1.gbc` | ❌ Fail |
| `scx_during_m3/scx_0063c0/scx_during_m3_2.gbc` | ❌ Fail |
| `scx_during_m3/scx_0063c0/scx_during_m3_3.gbc` | ❌ Fail |
| `scx_during_m3/scx_0063c0/scx_during_m3_4.gbc` | ❌ Fail |
| `scx_during_m3/scx_0063c0/scx_during_m3_5.gbc` | ❌ Fail |
| `scx_during_m3/scx_0063c0/scx_during_m3_6.gbc` | ❌ Fail |
| `scx_during_m3/scx_0063c0/scx_during_m3_ds_1.gbc` | ❌ Fail |
| `scx_during_m3/scx_0063c0/scx_during_m3_ds_2.gbc` | ❌ Fail |
| `scx_during_m3/scx_0063c0/scx_during_m3_ds_3.gbc` | ❌ Fail |
| `scx_during_m3/scx_0063c0/scx_during_m3_ds_4.gbc` | ❌ Fail |
| `scx_during_m3/scx_0063c0/scx_during_m3_ds_5.gbc` | ❌ Fail |
| `scx_during_m3/scx_0063c0/scx_during_m3_ds_6.gbc` | ❌ Fail |
| `scx_during_m3/scx_0063c0/scx_during_m3_ds_7.gbc` | ❌ Fail |
| `scx_during_m3/scx_0063c0/scx_during_m3_ds_8.gbc` | ❌ Fail |
| `scx_during_m3/scx_0360c0/scx_during_m3_1.gbc` | ❌ Fail |
| `scx_during_m3/scx_0360c0/scx_during_m3_2.gbc` | ❌ Fail |
| `scx_during_m3/scx_0360c0/scx_during_m3_3.gbc` | ❌ Fail |
| `scx_during_m3/scx_0360c0/scx_during_m3_4.gbc` | ❌ Fail |
| `scx_during_m3/scx_0360c0/scx_during_m3_5.gbc` | ❌ Fail |
| `scx_during_m3/scx_0360c0/scx_during_m3_6.gbc` | ❌ Fail |
| `scx_during_m3/scx_0360c0/scx_during_m3_ds_1.gbc` | ❌ Fail |
| `scx_during_m3/scx_0360c0/scx_during_m3_ds_2.gbc` | ❌ Fail |
| `scx_during_m3/scx_0360c0/scx_during_m3_ds_3.gbc` | ❌ Fail |
| `scx_during_m3/scx_0360c0/scx_during_m3_ds_4.gbc` | ❌ Fail |
| `scx_during_m3/scx_0360c0/scx_during_m3_ds_5.gbc` | ❌ Fail |
| `scx_during_m3/scx_0360c0/scx_during_m3_ds_6.gbc` | ❌ Fail |
| `scx_during_m3/scx_0360c0/scx_during_m3_ds_7.gbc` | ❌ Fail |
| `scx_during_m3/scx_0360c0/scx_during_m3_ds_8.gbc` | ❌ Fail |
| `scx_during_m3/scx_0363c0/scx_during_m3_1.gbc` | ❌ Fail |
| `scx_during_m3/scx_0363c0/scx_during_m3_2.gbc` | ❌ Fail |
| `scx_during_m3/scx_0363c0/scx_during_m3_3.gbc` | ❌ Fail |
| `scx_during_m3/scx_0363c0/scx_during_m3_4.gbc` | ❌ Fail |
| `scx_during_m3/scx_0363c0/scx_during_m3_5.gbc` | ❌ Fail |
| `scx_during_m3/scx_0363c0/scx_during_m3_6.gbc` | ❌ Fail |
| `scx_during_m3/scx_0363c0/scx_during_m3_ds_1.gbc` | ❌ Fail |
| `scx_during_m3/scx_0363c0/scx_during_m3_ds_2.gbc` | ❌ Fail |
| `scx_during_m3/scx_0363c0/scx_during_m3_ds_3.gbc` | ❌ Fail |
| `scx_during_m3/scx_0363c0/scx_during_m3_ds_4.gbc` | ❌ Fail |
| `scx_during_m3/scx_0363c0/scx_during_m3_ds_5.gbc` | ❌ Fail |
| `scx_during_m3/scx_0363c0/scx_during_m3_ds_6.gbc` | ❌ Fail |
| `scx_during_m3/scx_0363c0/scx_during_m3_ds_7.gbc` | ❌ Fail |
| `scx_during_m3/scx_0363c0/scx_during_m3_ds_8.gbc` | ❌ Fail |
| `scx_during_m3/scx_0367c0/scx_during_m3_1.gbc` | ❌ Fail |
| `scx_during_m3/scx_0367c0/scx_during_m3_2.gbc` | ❌ Fail |
| `scx_during_m3/scx_0367c0/scx_during_m3_3.gbc` | ❌ Fail |
| `scx_during_m3/scx_0367c0/scx_during_m3_4.gbc` | ❌ Fail |
| `scx_during_m3/scx_0367c0/scx_during_m3_5.gbc` | ❌ Fail |
| `scx_during_m3/scx_0367c0/scx_during_m3_6.gbc` | ❌ Fail |
| `scx_during_m3/scx_0367c0/scx_during_m3_ds_1.gbc` | ❌ Fail |
| `scx_during_m3/scx_0367c0/scx_during_m3_ds_2.gbc` | ❌ Fail |
| `scx_during_m3/scx_0367c0/scx_during_m3_ds_3.gbc` | ❌ Fail |
| `scx_during_m3/scx_0367c0/scx_during_m3_ds_4.gbc` | ❌ Fail |
| `scx_during_m3/scx_0367c0/scx_during_m3_ds_5.gbc` | ❌ Fail |
| `scx_during_m3/scx_0367c0/scx_during_m3_ds_6.gbc` | ❌ Fail |
| `scx_during_m3/scx_0367c0/scx_during_m3_ds_7.gbc` | ❌ Fail |
| `scx_during_m3/scx_0367c0/scx_during_m3_ds_8.gbc` | ❌ Fail |
| `scx_during_m3/scx_0761c0/scx_during_m3_1.gbc` | ❌ Fail |
| `scx_during_m3/scx_0761c0/scx_during_m3_2.gbc` | ❌ Fail |
| `scx_during_m3/scx_0761c0/scx_during_m3_3.gbc` | ❌ Fail |
| `scx_during_m3/scx_0761c0/scx_during_m3_4.gbc` | ❌ Fail |
| `scx_during_m3/scx_0761c0/scx_during_m3_5.gbc` | ❌ Fail |
| `scx_during_m3/scx_0761c0/scx_during_m3_6.gbc` | ❌ Fail |
| `scx_during_m3/scx_0761c0/scx_during_m3_ds_1.gbc` | ❌ Fail |
| `scx_during_m3/scx_0761c0/scx_during_m3_ds_2.gbc` | ❌ Fail |
| `scx_during_m3/scx_0761c0/scx_during_m3_ds_3.gbc` | ❌ Fail |
| `scx_during_m3/scx_0761c0/scx_during_m3_ds_4.gbc` | ❌ Fail |
| `scx_during_m3/scx_0761c0/scx_during_m3_ds_5.gbc` | ❌ Fail |
| `scx_during_m3/scx_0761c0/scx_during_m3_ds_6.gbc` | ❌ Fail |
| `scx_during_m3/scx_0761c0/scx_during_m3_ds_7.gbc` | ❌ Fail |
| `scx_during_m3/scx_0761c0/scx_during_m3_ds_8.gbc` | ❌ Fail |
| `scx_during_m3/scx_attrib_during_m3_spx1_ds.gbc` | ❌ Fail |
| `scx_during_m3/scx_attrib_during_m3_spx2_ds.gbc` | ❌ Fail |
| `scx_during_m3/scx_during_m3_spx0.gbc` | ❌ Fail |
| `scx_during_m3/scx_during_m3_spx1.gbc` | ❌ Fail |
| `scx_during_m3/scx_during_m3_spx2.gbc` | ❌ Fail |
| `scx_during_m3/scx_during_m3_spx2_ds.gbc` | ❌ Fail |
| `scx_during_m3/scx_m3_extend_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `scx_during_m3/scx_m3_extend_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `scy/scx3/scy_during_m3_1.gbc` | ❌ Fail |
| `scy/scx3/scy_during_m3_2.gbc` | ❌ Fail |
| `scy/scx3/scy_during_m3_3.gbc` | ❌ Fail |
| `scy/scx3/scy_during_m3_4.gbc` | ❌ Fail |
| `scy/scx3/scy_during_m3_5.gbc` | ❌ Fail |
| `scy/scx3/scy_during_m3_6.gbc` | ❌ Fail |
| `scy/scy_during_m3_1.gbc` | ❌ Fail |
| `scy/scy_during_m3_2.gbc` | ❌ Fail |
| `scy/scy_during_m3_3.gbc` | ❌ Fail |
| `scy/scy_during_m3_4.gbc` | ❌ Fail |
| `scy/scy_during_m3_5.gbc` | ❌ Fail |
| `scy/scy_during_m3_6.gbc` | ❌ Fail |
| `scy/scy_during_m3_ds_1.gbc` | ❌ Fail |
| `scy/scy_during_m3_ds_2.gbc` | ❌ Fail |
| `scy/scy_during_m3_ds_3.gbc` | ❌ Fail |
| `scy/scy_during_m3_ds_4.gbc` | ❌ Fail |
| `scy/scy_during_m3_ds_5.gbc` | ❌ Fail |
| `scy/scy_during_m3_ds_6.gbc` | ❌ Fail |
| `scy/scy_during_m3_ds_7.gbc` | ❌ Fail |
| `scy/scy_during_m3_spx08_1.gbc` | ❌ Fail |
| `scy/scy_during_m3_spx08_2.gbc` | ❌ Fail |
| `scy/scy_during_m3_spx08_3.gbc` | ❌ Fail |
| `scy/scy_during_m3_spx08_4.gbc` | ❌ Fail |
| `scy/scy_during_m3_spx08_ds_1.gbc` | ❌ Fail |
| `scy/scy_during_m3_spx08_ds_2.gbc` | ❌ Fail |
| `scy/scy_during_m3_spx08_ds_3.gbc` | ❌ Fail |
| `scy/scy_during_m3_spx08_ds_4.gbc` | ❌ Fail |
| `scy/scy_during_m3_spx09_1.gbc` | ❌ Fail |
| `scy/scy_during_m3_spx09_2.gbc` | ❌ Fail |
| `scy/scy_during_m3_spx09_3.gbc` | ❌ Fail |
| `scy/scy_during_m3_spx09_4.gbc` | ❌ Fail |
| `scy/scy_during_m3_spx09_ds_1.gbc` | ❌ Fail |
| `scy/scy_during_m3_spx09_ds_2.gbc` | ❌ Fail |
| `scy/scy_during_m3_spx09_ds_3.gbc` | ❌ Fail |
| `scy/scy_during_m3_spx09_ds_4.gbc` | ❌ Fail |
| `scy/scy_during_m3_spx0A_1.gbc` | ❌ Fail |
| `scy/scy_during_m3_spx0A_2.gbc` | ❌ Fail |
| `scy/scy_during_m3_spx0A_3.gbc` | ❌ Fail |
| `scy/scy_during_m3_spx0A_4.gbc` | ❌ Fail |
| `scy/scy_during_m3_spx0B_1.gbc` | ❌ Fail |
| `scy/scy_during_m3_spx0B_2.gbc` | ❌ Fail |
| `scy/scy_during_m3_spx0B_3.gbc` | ❌ Fail |
| `scy/scy_during_m3_spx0B_4.gbc` | ❌ Fail |
| `serial/div_write_start_wait_read_if_1_dmg08_cgb04c_outE0.gbc` | ❌ Fail |
| `serial/div_write_start_wait_read_if_2_dmg08_cgb04c_outE8.gbc` | ❌ Fail |
| `serial/nopx1_div_write_start_wait_read_if_1_dmg08_cgb04c_outE0.gbc` | ❌ Fail |
| `serial/nopx1_div_write_start_wait_read_if_2_dmg08_cgb04c_outE8.gbc` | ❌ Fail |
| `serial/nopx1_start83_wait_read_if_1_dmg08_cgb04c_outE0.gbc` | ❌ Fail |
| `serial/nopx2_start_wait_read_if_1_dmg08_cgb04c_outE0.gbc` | ❌ Fail |
| `serial/start83_late_div_write_wait_read_if_1b_cgb04c_outE8.gbc` | ❌ Fail |
| `serial/start83_late_div_write_wait_read_if_2b_cgb04c_outE8.gbc` | ❌ Fail |
| `serial/start_late_div_write_wait_read_if_1a_dmg08_cgb04c_outE0.gbc` | ❌ Fail |
| `serial/start_late_div_write_wait_read_if_2a_dmg08_cgb04c_outE0.gbc` | ❌ Fail |
| `serial/start_late_div_write_wait_read_if_2b_dmg08_cgb04c_outE8.gbc` | ❌ Fail |
| `serial/start_late_div_write_wait_read_if_3a_dmg08_cgb04c_outE0.gbc` | ❌ Fail |
| `serial/start_late_div_write_wait_read_if_4_dmg08_cgb04c_outE8.gbc` | ❌ Fail |
| `serial/start_wait_read_sc_1_dmg08_outFF_cgb04c_outFD.gbc` | ❌ Fail |
| `serial/start_wait_read_sc_2_dmg08_out7F_cgb04c_out7D.gbc` | ❌ Fail |
| `serial/start_wait_trigger_int8_read_if_2_dmg08_outE8_cgb04c_outE0.gbc` | ❌ Fail |
| `sound/ch1_duty0_pattern_pos7_dmg08_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch1_duty0_pos6_to_pos7_timing_2_dmg08_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch1_duty0_pos6_to_pos7_timing_ds_2_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch1_duty0_pos6_to_pos7_timing_ds_4_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch1_duty0_pos6_to_pos7_timing_ds_6_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch1_duty0_to_duty3_pos3_0_dmg08_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch1_duty1_pattern_pos7_dmg08_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch1_duty1_pattern_pos8_dmg08_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch1_duty2_pattern_pos5_dmg08_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch1_duty2_pattern_pos6_dmg08_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch1_duty2_pattern_pos7_dmg08_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch1_duty2_pattern_pos8_dmg08_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch1_duty3_pattern_pos1_dmg08_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch1_duty3_pattern_pos2_dmg08_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch1_duty3_pattern_pos3_dmg08_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch1_duty3_pattern_pos4_dmg08_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch1_duty3_pattern_pos5_dmg08_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch1_duty3_pattern_pos6_dmg08_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch1_init_pos_1_dmg08_outaudio0_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch1_init_pos_2_dmg08_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch1_init_pos_3_dmg08_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch1_init_pos_4_dmg08_outaudio1_cgb04c_outaudio0.gbc` | ❌ Fail |
| `sound/ch1_init_pos_5_dmg08_outaudio1_cgb04c_outaudio0.gbc` | ❌ Fail |
| `sound/ch1_init_pos_8_dmg08_outaudio0_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch1_init_reset_sweep_counter_timing_10_dmg08_outaudio0_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch1_init_reset_sweep_counter_timing_1_dmg08_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch1_init_reset_sweep_counter_timing_2_dmg08_xoutaudio1lowpitch_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch1_init_reset_sweep_counter_timing_3_dmg08_outaudio0_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch1_init_reset_sweep_counter_timing_4_dmg08_outaudio1_cgb04c_outaudio0.gbc` | ❌ Fail |
| `sound/ch1_init_reset_sweep_counter_timing_7_dmg08_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch1_init_reset_sweep_counter_timing_8_dmg08_outaudio1_cgb_xoutaudio1lowpitch.gbc` | ❌ Fail |
| `sound/ch1_init_reset_sweep_counter_timing_9_dmg08_outaudio1_cgb04c_outaudio0.gbc` | ❌ Fail |
| `sound/ch1_init_reset_sweep_counter_timing_nr52_3_dmg08_out0_cgb04c_out1.gbc` | ❌ Fail |
| `sound/ch2_init_env_counter_timing_2_dmg08_outaudio1_cgb04c_outaudio0.gbc` | ❌ Fail |
| `sound/ch2_init_env_counter_timing_3_dmg08_outaudio1_cgb04c_outaudio0.gbc` | ❌ Fail |
| `sound/ch2_init_env_counter_timing_4_dmg08_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch2_init_reset_env_counter_timing_10_dmg08_outaudio1_cgb04c_outaudio0.gbc` | ❌ Fail |
| `sound/ch2_init_reset_env_counter_timing_11_dmg08_outaudio0_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch2_init_reset_env_counter_timing_12_dmg08_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch2_init_reset_env_counter_timing_14_dmg08_outaudio0_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch2_init_reset_env_counter_timing_15_dmg08_outaudio1_cgb04c_outaudio0.gbc` | ❌ Fail |
| `sound/ch2_init_reset_env_counter_timing_16_dmg08_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch2_init_reset_env_counter_timing_4_dmg08_outaudio0_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch2_init_reset_env_counter_timing_5_dmg08_outaudio0_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch2_init_reset_env_counter_timing_6_dmg08_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch2_init_reset_env_counter_timing_7_dmg08_outaudio1_cgb04c_outaudio0.gbc` | ❌ Fail |
| `sound/ch2_init_reset_env_counter_timing_8_dmg08_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch2_init_reset_length_counter_timing_1_dmg08_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch2_init_reset_length_counter_timing_2_dmg08_outaudio0_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch2_init_reset_length_counter_timing_3_dmg08_outaudio1_cgb04c_outaudio0.gbc` | ❌ Fail |
| `sound/ch2_init_reset_length_counter_timing_5_dmg08_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch2_init_reset_length_counter_timing_7_dmg08_outaudio0_cgb04c_outaudio1.gbc` | ❌ Fail |
| `sound/ch2_init_reset_length_counter_timing_nr52_1_dmg08_out2_cgb04c_out0.gbc` | ❌ Fail |
| `sound/ch2_init_reset_length_counter_timing_nr52_2_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `sound/ch2_init_reset_length_counter_timing_nr52_4_dmg08_out2_cgb04c_out0.gbc` | ❌ Fail |
| `sound/ch2_late_div_write_nr52_ds_2b_cgb04c_outF0.gbc` | ❌ Fail |
| `sound/ch2_late_reset_nr52_2b_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `sound/ch2_late_reset_nr52_ds_1b_cgb04c_out0.gbc` | ❌ Fail |
| `sound/ch2_late_reset_nr52_ds_2b_cgb04c_out0.gbc` | ❌ Fail |
| `sound/ch2_reset_length_counter_timing_nr52_ds_2_cgb04c_outF0.gbc` | ❌ Fail |
| `sound/ch3_reset_nr4init_freq7fd_read_ff30_1_dmg08_cgb04c_out10.gbc` | ❌ Fail |
| `sound/ch3_reset_nr4init_freq7fd_read_ff30_4_dmg08_cgb04c_out32.gbc` | ❌ Fail |
| `sound/ch3_reset_nr4init_freq7ff_read_ff30_1_dmg08_cgb04c_out32.gbc` | ❌ Fail |
| `sound/ch3_reset_nr4init_freq7ff_read_ff30_2_dmg08_cgb04c_out54.gbc` | ❌ Fail |
| `sound/ch4_div_write_reset_length_counter_timing_nr52_2_dmg08_cgb04c_outF0.gbc` | ❌ Fail |
| `sound/ch4_late_div_write_nr52_1b_dmg08_cgb04c_outF0.gbc` | ❌ Fail |
| `sound/ch4_late_div_write_nr52_2b_dmg08_cgb04c_outF0.gbc` | ❌ Fail |
| `speedchange/m2int_m3stat_lcdoffds_1_cgb04c_out3.gbc` | ❌ Fail |
| `speedchange/m2int_m3stat_scx1_lcdoffds_1_cgb04c_out3.gbc` | ❌ Fail |
| `speedchange/speedchange2_ch1_duty0_pos6_to_pos7_timing_2_cgb04c_outaudio1.gbc` | ❌ Fail |
| `speedchange/speedchange2_ch1_duty0_pos6_to_pos7_timing_ds_2_cgb04c_outaudio1.gbc` | ❌ Fail |
| `speedchange/speedchange2_ch1_duty0_pos6_to_pos7_timing_nop_2_cgb04c_outaudio1.gbc` | ❌ Fail |
| `speedchange/speedchange2_ch1_duty0_pos6_to_pos7_timing_nop_ds_2_cgb04c_outaudio1.gbc` | ❌ Fail |
| `speedchange/speedchange2_ch2_nr52_1b_cgb04c_outF0.gbc` | ❌ Fail |
| `speedchange/speedchange2_ch2_nr52_2b_cgb04c_outF0.gbc` | ❌ Fail |
| `speedchange/speedchange2_ch2_nr52_ds_1b_cgb04c_outF0.gbc` | ❌ Fail |
| `speedchange/speedchange2_ch2_nr52_ds_2b_cgb04c_outF0.gbc` | ❌ Fail |
| `speedchange/speedchange2_div_2_cgb04c_out01.gbc` | ❌ Fail |
| `speedchange/speedchange2_div_nop_2_cgb04c_out01.gbc` | ❌ Fail |
| `speedchange/speedchange2_frame1_m2int_m3stat_scx3_1_cgb04c_out3.gbc` | ❌ Fail |
| `speedchange/speedchange2_lcdoff2_m2int_m3stat_scx3_1_cgb04c_out3.gbc` | ❌ Fail |
| `speedchange/speedchange2_lcdoff2_m2int_m3stat_scx4_1_cgb04c_out3.gbc` | ❌ Fail |
| `speedchange/speedchange2_lcdoff_m2int_m3stat_scx3_1_cgb04c_out3.gbc` | ❌ Fail |
| `speedchange/speedchange2_lcdoff_nop_m2int_m3stat_scx1_1_cgb04c_out3.gbc` | ❌ Fail |
| `speedchange/speedchange2_lcdoff_nop_m2int_m3stat_scx4_1_cgb04c_out3.gbc` | ❌ Fail |
| `speedchange/speedchange2_lcdoff_nopx2_m2int_m3stat_scx3_1_cgb04c_out3.gbc` | ❌ Fail |
| `speedchange/speedchange2_ly44_m3_ly_1_cgb04c_out25.gbc` | ❌ Fail |
| `speedchange/speedchange2_ly44_m3_m3stat_scx2_1_cgb04c_outC3.gbc` | ❌ Fail |
| `speedchange/speedchange2_ly44_m3_m3stat_scx2_2_cgb04c_outC0.gbc` | ❌ Fail |
| `speedchange/speedchange2_ly44_m3_m3stat_scx3_1_cgb04c_outC3.gbc` | ❌ Fail |
| `speedchange/speedchange2_ly44_m3_m3stat_scx3_2_cgb04c_outC0.gbc` | ❌ Fail |
| `speedchange/speedchange2_ly44_m3_nop_m3stat_scx1_1_cgb04c_outC3.gbc` | ❌ Fail |
| `speedchange/speedchange2_ly44_m3_nop_m3stat_scx1_2_cgb04c_outC0.gbc` | ❌ Fail |
| `speedchange/speedchange2_ly44_m3_nop_m3stat_scx4_1_cgb04c_outC3.gbc` | ❌ Fail |
| `speedchange/speedchange2_ly44_m3_nop_m3stat_scx4_2_cgb04c_outC0.gbc` | ❌ Fail |
| `speedchange/speedchange2_ly44_m3_nopx2_m3stat_scx2_1_cgb04c_outC3.gbc` | ❌ Fail |
| `speedchange/speedchange2_ly44_m3_nopx2_m3stat_scx2_2_cgb04c_outC0.gbc` | ❌ Fail |
| `speedchange/speedchange2_ly44_m3_nopx2_m3stat_scx3_1_cgb04c_outC3.gbc` | ❌ Fail |
| `speedchange/speedchange2_ly44_m3_nopx2_m3stat_scx3_2_cgb04c_outC0.gbc` | ❌ Fail |
| `speedchange/speedchange2_ly44_m3_stat_1_cgb04c_outC3.gbc` | ❌ Fail |
| `speedchange/speedchange2_ly44_m3_stat_2_cgb04c_outC0.gbc` | ❌ Fail |
| `speedchange/speedchange2_ly44_m3_stat_3_cgb04c_outC0.gbc` | ❌ Fail |
| `speedchange/speedchange2_ly44_m3_stat_4_cgb04c_outC2.gbc` | ❌ Fail |
| `speedchange/speedchange2_m2int_m3stat_scx3_1_cgb04c_out3.gbc` | ❌ Fail |
| `speedchange/speedchange2_nop_ch1_duty0_pos6_to_pos7_timing_ds_2_cgb04c_outaudio1.gbc` | ❌ Fail |
| `speedchange/speedchange2_nop_lcdoff_m2int_m3stat_scx3_1_cgb04c_out3.gbc` | ❌ Fail |
| `speedchange/speedchange2_nop_lcdoff_nop_m2int_m3stat_scx1_1_cgb04c_out3.gbc` | ❌ Fail |
| `speedchange/speedchange2_nop_lcdoff_nopx2_m2int_m3stat_scx3_1_cgb04c_out3.gbc` | ❌ Fail |
| `speedchange/speedchange2_nop_ly44_m3_m3stat_scx2_1_cgb04c_outC3.gbc` | ❌ Fail |
| `speedchange/speedchange2_nop_ly44_m3_m3stat_scx2_2_cgb04c_outC0.gbc` | ❌ Fail |
| `speedchange/speedchange2_nop_ly44_m3_m3stat_scx3_1_cgb04c_outC3.gbc` | ❌ Fail |
| `speedchange/speedchange2_nop_ly44_m3_m3stat_scx3_2_cgb04c_outC0.gbc` | ❌ Fail |
| `speedchange/speedchange2_nop_ly44_m3_nop_m3stat_scx1_1_cgb04c_outC3.gbc` | ❌ Fail |
| `speedchange/speedchange2_nop_ly44_m3_nop_m3stat_scx1_2_cgb04c_outC0.gbc` | ❌ Fail |
| `speedchange/speedchange2_nop_ly44_m3_nop_m3stat_scx4_1_cgb04c_outC3.gbc` | ❌ Fail |
| `speedchange/speedchange2_nop_ly44_m3_nop_m3stat_scx4_2_cgb04c_outC0.gbc` | ❌ Fail |
| `speedchange/speedchange2_nop_m2int_m3stat_scx1_1_cgb04c_out3.gbc` | ❌ Fail |
| `speedchange/speedchange2_nop_m2int_m3stat_scx4_1_cgb04c_out3.gbc` | ❌ Fail |
| `speedchange/speedchange2_tima00_1b_cgb04c_out01.gbc` | ❌ Fail |
| `speedchange/speedchange2_tima00_2b_cgb04c_out02.gbc` | ❌ Fail |
| `speedchange/speedchange2_tima01_1_cgb04c_out09.gbc` | ❌ Fail |
| `speedchange/speedchange2_tima01_2_cgb04c_out0A.gbc` | ❌ Fail |
| `speedchange/speedchange2_tima01_nop_1_cgb04c_out0A.gbc` | ❌ Fail |
| `speedchange/speedchange2_tima01_nop_2_cgb04c_out0B.gbc` | ❌ Fail |
| `speedchange/speedchange2_tima02_1b_cgb04c_out03.gbc` | ❌ Fail |
| `speedchange/speedchange2_tima02_2a_cgb04c_out03.gbc` | ❌ Fail |
| `speedchange/speedchange2_tima02_2b_cgb04c_out04.gbc` | ❌ Fail |
| `speedchange/speedchange2_tima03_1b_cgb04c_out01.gbc` | ❌ Fail |
| `speedchange/speedchange2_tima03_2a_cgb04c_out01.gbc` | ❌ Fail |
| `speedchange/speedchange2_tima03_2b_cgb04c_out02.gbc` | ❌ Fail |
| `speedchange/speedchange3_ch1_duty0_pos6_to_pos7_timing_2_cgb04c_outaudio1.gbc` | ❌ Fail |
| `speedchange/speedchange3_ch1_duty0_pos6_to_pos7_timing_nop_2_cgb04c_outaudio1.gbc` | ❌ Fail |
| `speedchange/speedchange3_ch2_nr52_1b_cgb04c_outF0.gbc` | ❌ Fail |
| `speedchange/speedchange3_ch2_nr52_2b_cgb04c_outF0.gbc` | ❌ Fail |
| `speedchange/speedchange3_ly44_m3_m3stat_scx1_2_cgb04c_outC0.gbc` | ❌ Fail |
| `speedchange/speedchange3_ly44_m3_m3stat_scx2_2_cgb04c_outC0.gbc` | ❌ Fail |
| `speedchange/speedchange3_ly44_m3_nop_m3stat_scx1_2_cgb04c_outC0.gbc` | ❌ Fail |
| `speedchange/speedchange3_ly44_m3_nop_m3stat_scx2_2_cgb04c_outC0.gbc` | ❌ Fail |
| `speedchange/speedchange3_nop_ch1_duty0_pos6_to_pos7_timing_2_cgb04c_outaudio1.gbc` | ❌ Fail |
| `speedchange/speedchange3_nop_ly44_m3_m3stat_scx1_2_cgb04c_outC0.gbc` | ❌ Fail |
| `speedchange/speedchange3_nop_ly44_m3_m3stat_scx2_2_cgb04c_outC0.gbc` | ❌ Fail |
| `speedchange/speedchange4_ch1_duty0_pos6_to_pos7_timing_2_cgb04c_outaudio1.gbc` | ❌ Fail |
| `speedchange/speedchange4_ch1_duty0_pos6_to_pos7_timing_nop_2_cgb04c_outaudio1.gbc` | ❌ Fail |
| `speedchange/speedchange4_ch2_nr52_1b_cgb04c_outF0.gbc` | ❌ Fail |
| `speedchange/speedchange4_ch2_nr52_2b_cgb04c_outF0.gbc` | ❌ Fail |
| `speedchange/speedchange4_ly44_m3_m3stat_scx1_1_cgb04c_outC3.gbc` | ❌ Fail |
| `speedchange/speedchange4_ly44_m3_m3stat_scx2_1_cgb04c_outC3.gbc` | ❌ Fail |
| `speedchange/speedchange4_ly44_m3_nop_m3stat_scx3_1_cgb04c_outC3.gbc` | ❌ Fail |
| `speedchange/speedchange4_ly44_m3_nop_m3stat_scx4_1_cgb04c_outC3.gbc` | ❌ Fail |
| `speedchange/speedchange4_nop_ly44_m3_m3stat_scx1_1_cgb04c_outC3.gbc` | ❌ Fail |
| `speedchange/speedchange4_nop_ly44_m3_m3stat_scx2_1_cgb04c_outC3.gbc` | ❌ Fail |
| `speedchange/speedchange5_ch1_duty0_pos6_to_pos7_timing_2_cgb04c_outaudio1.gbc` | ❌ Fail |
| `speedchange/speedchange5_ch1_duty0_pos6_to_pos7_timing_nop_2_cgb04c_outaudio1.gbc` | ❌ Fail |
| `speedchange/speedchange5_ch2_nr52_1b_cgb04c_outF0.gbc` | ❌ Fail |
| `speedchange/speedchange5_ch2_nr52_2b_cgb04c_outF0.gbc` | ❌ Fail |
| `speedchange/speedchange5_ly44_m3_m3stat_scx1_1_cgb04c_outC3.gbc` | ❌ Fail |
| `speedchange/speedchange5_ly44_m3_m3stat_scx1_2_cgb04c_outC0.gbc` | ❌ Fail |
| `speedchange/speedchange5_ly44_m3_m3stat_scx2_1_cgb04c_outC3.gbc` | ❌ Fail |
| `speedchange/speedchange5_ly44_m3_m3stat_scx2_2_cgb04c_outC0.gbc` | ❌ Fail |
| `speedchange/speedchange5_ly44_m3_nop_m3stat_scx1_1_cgb04c_outC3.gbc` | ❌ Fail |
| `speedchange/speedchange5_ly44_m3_nop_m3stat_scx1_2_cgb04c_outC0.gbc` | ❌ Fail |
| `speedchange/speedchange5_ly44_m3_nop_m3stat_scx2_1_cgb04c_outC3.gbc` | ❌ Fail |
| `speedchange/speedchange5_ly44_m3_nop_m3stat_scx2_2_cgb04c_outC0.gbc` | ❌ Fail |
| `speedchange/speedchange5_nop_ch1_duty0_pos6_to_pos7_timing_2_cgb04c_outaudio1.gbc` | ❌ Fail |
| `speedchange/speedchange5_nop_ly44_m3_m3stat_scx1_1_cgb04c_outC3.gbc` | ❌ Fail |
| `speedchange/speedchange5_nop_ly44_m3_m3stat_scx1_2_cgb04c_outC0.gbc` | ❌ Fail |
| `speedchange/speedchange5_nop_ly44_m3_m3stat_scx2_1_cgb04c_outC3.gbc` | ❌ Fail |
| `speedchange/speedchange5_nop_ly44_m3_m3stat_scx2_2_cgb04c_outC0.gbc` | ❌ Fail |
| `speedchange/speedchange_ch1_duty0_pos6_to_pos7_timing_2_cgb04c_outaudio1.gbc` | ❌ Fail |
| `speedchange/speedchange_ch1_duty0_pos6_to_pos7_timing_ds_2_cgb04c_outaudio1.gbc` | ❌ Fail |
| `speedchange/speedchange_ch1_duty0_pos6_to_pos7_timing_nop_2_cgb04c_outaudio1.gbc` | ❌ Fail |
| `speedchange/speedchange_ch1_duty0_pos6_to_pos7_timing_nop_ds_2_cgb04c_outaudio1.gbc` | ❌ Fail |
| `speedchange/speedchange_ch1_nr4init_duty0_pos6_to_pos7_timing_2_cgb04c_outaudio1.gbc` | ❌ Fail |
| `speedchange/speedchange_ch2_nr52_1b_cgb04c_outF0.gbc` | ❌ Fail |
| `speedchange/speedchange_ch2_nr52_2b_cgb04c_outF0.gbc` | ❌ Fail |
| `speedchange/speedchange_ch2_nr52_ds_1b_cgb04c_outF0.gbc` | ❌ Fail |
| `speedchange/speedchange_ch2_nr52_ds_2b_cgb04c_outF0.gbc` | ❌ Fail |
| `speedchange/speedchange_div_2_cgb04c_out01.gbc` | ❌ Fail |
| `speedchange/speedchange_div_nop_2_cgb04c_out01.gbc` | ❌ Fail |
| `speedchange/speedchange_lcdoff_tima00_1_cgb04c_out80.gbc` | ❌ Fail |
| `speedchange/speedchange_lcdoff_tima01_2_cgb04c_out09.gbc` | ❌ Fail |
| `speedchange/speedchange_ly44_m3_ly_cgb04c_out39.gbc` | ❌ Fail |
| `speedchange/speedchange_ly44_m3_m3stat_1_cgb04c_outC3.gbc` | ❌ Fail |
| `speedchange/speedchange_ly44_m3_m3stat_scx1_1_cgb04c_outC3.gbc` | ❌ Fail |
| `speedchange/speedchange_ly44_m3_nop_m3stat_1_cgb04c_outC3.gbc` | ❌ Fail |
| `speedchange/speedchange_ly44_m3_nop_m3stat_scx1_1_cgb04c_outC3.gbc` | ❌ Fail |
| `speedchange/speedchange_ly44_m3_nopx2_m3stat_1_cgb04c_outC3.gbc` | ❌ Fail |
| `speedchange/speedchange_ly44_m3_nopx2_m3stat_scx1_1_cgb04c_outC3.gbc` | ❌ Fail |
| `speedchange/speedchange_ly44_m3_nopx3_m3stat_1_cgb04c_outC3.gbc` | ❌ Fail |
| `speedchange/speedchange_ly44_m3_nopx3_m3stat_scx1_1_cgb04c_outC3.gbc` | ❌ Fail |
| `speedchange/speedchange_ly44_m3_nopx4_m3stat_1_cgb04c_outC3.gbc` | ❌ Fail |
| `speedchange/speedchange_ly44_m3_nopx4_m3stat_scx1_1_cgb04c_outC3.gbc` | ❌ Fail |
| `speedchange/speedchange_ly44_m3_stat_1_cgb04c_outC0.gbc` | ❌ Fail |
| `speedchange/speedchange_ly44_m3_stat_2_cgb04c_outC2.gbc` | ❌ Fail |
| `speedchange/speedchange_ly44_m3_stat_cgb04c_outC0.gbc` | ❌ Fail |
| `speedchange/speedchange_ly97_ly_cgb04c_out8C.gbc` | ❌ Fail |
| `speedchange/speedchange_tima00_1a_cgb04c_out80.gbc` | ❌ Fail |
| `speedchange/speedchange_tima00_1b_cgb04c_out81.gbc` | ❌ Fail |
| `speedchange/speedchange_tima00_2a_cgb04c_out81.gbc` | ❌ Fail |
| `speedchange/speedchange_tima00_2b_cgb04c_out82.gbc` | ❌ Fail |
| `speedchange/speedchange_tima01_2_cgb04c_out08.gbc` | ❌ Fail |
| `speedchange/speedchange_tima01_nop_2_cgb04c_out08.gbc` | ❌ Fail |
| `speedchange/speedchange_tima02_1b_cgb04c_out03.gbc` | ❌ Fail |
| `speedchange/speedchange_tima02_2b_cgb04c_out04.gbc` | ❌ Fail |
| `speedchange/speedchange_tima03_1b_cgb04c_out01.gbc` | ❌ Fail |
| `speedchange/speedchange_tima03_2b_cgb04c_out02.gbc` | ❌ Fail |
| `sprites/10spritesPrLine_10xposA6_m0irq_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `sprites/10spritesPrLine_10xposA7_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/10spritesPrLine_1xpos0_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/10spritesPrLine_1xposA8_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/10spritesPrLine_m2stat_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/10spritesPrLine_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/10spritesPrLine_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/10spritesprline_1xposa0_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/10spritesprline_1xposa1_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/10spritesprline_1xposa2_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/10spritesprline_1xposa3_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/10spritesprline_1xposa4_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/10spritesprline_1xposa5_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/10spritesprline_1xposa6_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/10spritesprline_1xposa7_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/10spritesprline_2overlap1_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/10spritesprline_2overlap2_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/10spritesprline_2overlap3_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/10spritesprline_2overlap4_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/10spritesprline_2overlap5_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/10spritesprline_2overlap6_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/10spritesprline_2overlap7_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/10spritesprline_2overlap8_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/10spritesprline_2xposa2overlap8_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/10spritesprline_2xposa7overlap8_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/10spritesprline_3overlap8_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/10spritesprline_m0stat_2_dmg08_cgb04c_out2.gbc` | ❌ Fail |
| `sprites/1spritesPrLine_1sprite8pBgCover_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/1spritesPrLine_1sprite8pBgPrior_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/1spritesPrLine_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/1spritesPrLine_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/1spritesPrLine_offset7_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/1spritesPrLine_scx1_offset7_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/1spritesPrLine_xpos01_scx4_m3stat_2_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `sprites/1spritesPrLine_xpos07_m3stat_2_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `sprites/1spritesPrLine_xpos09_scx4_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/1spritesPrLine_xpos09_scx4_m3stat_2_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `sprites/2spritesPrLine_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/2spritesPrLine_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/3spritesPrLine_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/3spritesPrLine_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/4spritesPrLine_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/4spritesPrLine_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/5spritesPrLine_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/5spritesPrLine_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/6spritesPrLine_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/6spritesPrLine_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/7spritesPrLine_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/7spritesPrLine_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/8spritesPrLine_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/8spritesPrLine_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/9spritesPrLine_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/9spritesPrLine_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/enable/late_disable_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/enable/late_disable_ds_2_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/enable/late_disable_ds_3_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/late_disable_1_dmg08_out0.gb` | ❌ Fail |
| `sprites/late_disable_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/late_sizechange2_sp00_2_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `sprites/late_sizechange2_sp00_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/late_sizechange2_sp01_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/late_sizechange2_sp02_2_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `sprites/late_sizechange2_sp39_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/late_sizechange_2_dmg08_out0_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/late_sizechange_3_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/late_sizechange_ds_2_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/late_sizechange_sp00_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/late_sizechange_sp00_4_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `sprites/late_sizechange_sp00_ds_2_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/late_sizechange_sp01_2_dmg08_out0_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/late_sizechange_sp01_ds_2_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/late_sizechange_sp02_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/late_sizechange_sp39_2_dmg08_out0_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/late_sizechange_sp39_ds_2_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/mix_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/mix_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/10spritesPrLine_late_scx4_ds_2_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/10spritesPrLine_nr10space10_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/10spritesPrLine_nr10space11_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/10spritesPrLine_nr10space12_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/10spritesPrLine_nr10space13_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/10spritesPrLine_nr10space1_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/10spritesPrLine_nr10space2_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/10spritesPrLine_nr10space3_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/10spritesPrLine_nr10space4_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/10spritesPrLine_nr10space5_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/10spritesPrLine_nr10space6_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/10spritesPrLine_nr10space7_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/10spritesPrLine_nr10space8_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/10spritesPrLine_nr10space9_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/10spritesPrLine_nr1space4_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/10spritesPrLine_scx1_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/10spritesPrLine_scx2_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/10spritesPrLine_scx3_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/10spritesPrLine_scx4_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/10spritesPrLine_scx4_nr1space4_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/10spritesPrLine_scx5_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/10spritesPrLine_scx6_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/10spritesPrLine_scx7_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/10spritesPrLine_wx0_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/10spritesPrLine_wx1_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/10spritesPrLine_wx2_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/10spritesPrLine_wx3_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/10spritesPrLine_wx4_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/10spritesPrLine_wx5_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/10spritesPrLine_wx6_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/10spritesPrLine_wx7_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/1pos8_8pos9_wx08_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/2overlap1_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/2overlap1_offset4_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/2overlap1_offset5_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/2overlap2_offset4_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/2overlap3_offset4_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/2overlap4_offset4_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/2overlap5_offset4_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/2overlap6_offset4_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/2overlap7_offset4_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/2overlap8_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/2overlap8_offset4_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap1_scx5_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap1_scx6_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap1_scx7_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap2_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap2_scx1_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap2_scx2_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap2_scx3_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap2_scx4_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap2_scx5_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap2_scx6_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap2_scx7_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap3_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap3_scx1_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap3_scx2_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap3_scx3_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap3_scx4_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap3_scx5_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap3_scx6_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap3_scx7_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap4_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap4_scx1_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap4_scx2_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap4_scx3_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap4_scx4_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap4_scx5_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap4_scx6_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap4_scx7_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap5_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap5_rev_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap5_scx1_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap5_scx2_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap5_scx3_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap5_scx4_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap5_scx5_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap5_scx6_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap5_scx7_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap6_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap6_rev_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap6_scx1_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap6_scx2_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap6_scx3_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap6_scx4_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap6_scx5_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap6_scx6_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap6_scx7_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap7_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap7_rev_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap7_scx1_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap7_scx2_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap7_scx3_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap7_scx4_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap7_scx5_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap7_scx6_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap7_scx7_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap8_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap8_scx1_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap8_scx2_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap8_scx3_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap8_scx4_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap8_scx5_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap8_scx6_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/3overlap8_scx7_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/9pos8_wx08_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/9pos8_wx08_scx5_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/9pos8_wx09_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/9pos8_wx0A_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/9pos8_wx0B_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/9pos8_wx0C_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/9pos8_wx0D_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/space/9pos8_wx0E_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `sprites/sprite_late_disable_spx18_1_dmg08_out0.gb` | ❌ Fail |
| `sprites/sprite_late_disable_spx19_1_dmg08_out0.gb` | ❌ Fail |
| `sprites/sprite_late_disable_spx1A_1_dmg08_out0.gb` | ❌ Fail |
| `sprites/sprite_late_disable_spx1B_1_dmg08_out0.gb` | ❌ Fail |
| `sprites/sprite_late_enable_spx18_2_dmg08_out0.gb` | ❌ Fail |
| `sprites/sprite_late_enable_spx1A_2_dmg08_out0.gb` | ❌ Fail |
| `sprites/sprite_late_enable_spx1B_2_dmg08_out0.gb` | ❌ Fail |
| `sprites/sprite_late_late_disable_spx18_1_dmg08_out0.gb` | ❌ Fail |
| `sprites/sprite_late_late_disable_spx19_1_dmg08_out0.gb` | ❌ Fail |
| `sprites/sprite_late_late_disable_spx1A_1_dmg08_out0.gb` | ❌ Fail |
| `sprites/sprite_late_late_disable_spx1B_1_dmg08_out0.gb` | ❌ Fail |
| `tima/tc00_1stopstart_ff_tma_2_dmg08_cgb04c_out00.gbc` | ❌ Fail |
| `tima/tc00_1stopstart_ff_tma_3_dmg08_cgb04c_outFE.gbc` | ❌ Fail |
| `tima/tc00_1stopstart_offset1_ff_tma_2_dmg08_cgb04c_out00.gbc` | ❌ Fail |
| `tima/tc00_1stopstart_offset1_ff_tma_3_dmg08_cgb04c_outFE.gbc` | ❌ Fail |
| `tima/tc00_1stopstart_offset2_ff_tma_1_dmg08_cgb04c_outFF.gbc` | ❌ Fail |
| `tima/tc00_1stopstart_offset2_ff_tma_2_dmg08_cgb04c_out00.gbc` | ❌ Fail |
| `tima/tc00_1stopstart_offset2_ff_tma_3_dmg08_cgb04c_outFE.gbc` | ❌ Fail |
| `tima/tc00_fe_ff_2_dmg08_cgb04c_outFF.gbc` | ❌ Fail |
| `tima/tc00_ff_tma_2_dmg08_cgb04c_out00.gbc` | ❌ Fail |
| `tima/tc00_ff_tma_3_dmg08_cgb04c_outFE.gbc` | ❌ Fail |
| `tima/tc00_irq_2_dmg08_cgb04c_outE4.gbc` | ❌ Fail |
| `tima/tc00_irq_late_retrigger_2_dmg08_outE4_cgb04c_outE0.gbc` | ❌ Fail |
| `tima/tc00_late_stop_inc_2_dmg08_cgb04c_outFF.gbc` | ❌ Fail |
| `tima/tc00_late_stop_irq_2_dmg08_cgb04c_outE4.gbc` | ❌ Fail |
| `tima/tc00_late_stop_of_2_dmg08_cgb04c_outFE.gbc` | ❌ Fail |
| `tima/tc00_start_2_cgb04c_outF1.gbc` | ❌ Fail |
| `tima/tc00_start_3_dmg08_outF0.gbc` | ❌ Fail |
| `tima/tc00_tc01_ff_tma_2_dmg08_cgb04c_out00.gbc` | ❌ Fail |
| `tima/tc00_tc01_ff_tma_3_dmg08_cgb04c_outF0.gbc` | ❌ Fail |
| `tima/tc00_tc01_late_tc00_of_2_dmg08_cgb04c_outF0.gbc` | ❌ Fail |
| `tima/tc01_1stopstart_ff_tma_2_dmg08_cgb04c_out00.gbc` | ❌ Fail |
| `tima/tc01_1stopstart_ff_tma_3_dmg08_cgb04c_outF0.gbc` | ❌ Fail |
| `tima/tc01_1stopstart_irq_2_dmg08_cgb04c_outE4.gbc` | ❌ Fail |
| `tima/tc01_1stopstart_offset1_ff_tma_1_dmg08_cgb04c_outFF.gbc` | ❌ Fail |
| `tima/tc01_1stopstart_offset1_ff_tma_2_dmg08_cgb04c_out00.gbc` | ❌ Fail |
| `tima/tc01_1stopstart_offset1_ff_tma_3_dmg08_cgb04c_outF0.gbc` | ❌ Fail |
| `tima/tc01_1stopstart_offset1_irq_2_dmg08_cgb04c_outE4.gbc` | ❌ Fail |
| `tima/tc01_1stopstart_offset2_ff_tma_1_dmg08_cgb04c_outFF.gbc` | ❌ Fail |
| `tima/tc01_1stopstart_offset2_ff_tma_2_dmg08_cgb04c_out00.gbc` | ❌ Fail |
| `tima/tc01_1stopstart_offset2_ff_tma_3_dmg08_cgb04c_outF0.gbc` | ❌ Fail |
| `tima/tc01_1stopstart_offset2_irq_1_dmg08_cgb04c_outE0.gbc` | ❌ Fail |
| `tima/tc01_1stopstart_offset3_ff_tma_2_dmg08_cgb04c_out00.gbc` | ❌ Fail |
| `tima/tc01_1stopstart_offset3_ff_tma_3_dmg08_cgb04c_outF0.gbc` | ❌ Fail |
| `tima/tc01_1stopstart_offset3_irq_2_dmg08_cgb04c_outE4.gbc` | ❌ Fail |
| `tima/tc01_fe_ff_2_dmg08_cgb04c_outFF.gbc` | ❌ Fail |
| `tima/tc01_ff_tma_2_dmg08_cgb04c_out00.gbc` | ❌ Fail |
| `tima/tc01_ff_tma_3_dmg08_cgb04c_outF0.gbc` | ❌ Fail |
| `tima/tc01_irq_2_dmg08_cgb04c_outE4.gbc` | ❌ Fail |
| `tima/tc01_late_stop_inc_2_dmg08_cgb04c_outFE.gbc` | ❌ Fail |
| `tima/tc01_late_stop_irq_2_dmg08_cgb04c_outE4.gbc` | ❌ Fail |
| `tima/tc01_late_stop_of_2_dmg08_cgb04c_outF0.gbc` | ❌ Fail |
| `tima/tc01_late_tima_inc_2_dmg08_cgb04c_out10.gbc` | ❌ Fail |
| `tima/tc01_late_tima_irq_2_dmg08_cgb04c_outE4.gbc` | ❌ Fail |
| `tima/tc01_late_tima_tma_1_dmg08_cgb04c_out11.gbc` | ❌ Fail |
| `tima/tc01_late_tima_tma_2_dmg08_cgb04c_outF1.gbc` | ❌ Fail |
| `tima/tc01_late_tima_tma_3_dmg08_cgb04c_out11.gbc` | ❌ Fail |
| `tima/tc01_late_tma_2_dmg08_cgb04c_outF1.gbc` | ❌ Fail |
| `tima/tc01_tma_next_2_dmg08_cgb04c_outF1.gbc` | ❌ Fail |
| `undef_ops/undef_op_d3_dmg08_cgb04c_out01.gbc` | ❌ Fail |
| `undef_ops/undef_op_db_dmg08_cgb04c_out01.gbc` | ❌ Fail |
| `undef_ops/undef_op_e3_dmg08_cgb04c_out01.gbc` | ❌ Fail |
| `undef_ops/undef_op_e4_dmg08_cgb04c_out01.gbc` | ❌ Fail |
| `undef_ops/undef_op_eb_dmg08_cgb04c_out01.gbc` | ❌ Fail |
| `undef_ops/undef_op_ec_dmg08_cgb04c_out01.gbc` | ❌ Fail |
| `undef_ops/undef_op_ed_dmg08_cgb04c_out01.gbc` | ❌ Fail |
| `undef_ops/undef_op_f4_dmg08_cgb04c_out01.gbc` | ❌ Fail |
| `undef_ops/undef_op_fc_dmg08_cgb04c_out01.gbc` | ❌ Fail |
| `undef_ops/undef_op_fd_dmg08_cgb04c_out01.gbc` | ❌ Fail |
| `vram_m3/10spritesprline_postread_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `vram_m3/postread_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `vram_m3/postread_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `vram_m3/postread_scx2_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `vram_m3/postread_scx3_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `vram_m3/postread_scx5_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `vram_m3/postread_scx5_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `vram_m3/preread_2_dmg08_out3_cgb04c_out0.gbc` | ❌ Fail |
| `vram_m3/preread_ds_1_cgb04c_out0.gbc` | ❌ Fail |
| `vram_m3/preread_lcdoffset2_1_cgb04c_out0.gbc` | ❌ Fail |
| `vram_m3/prewrite_ds_1_cgb04c_out1.gbc` | ❌ Fail |
| `vram_m3/prewrite_lcdoffset2_1_cgb04c_out1.gbc` | ❌ Fail |
| `vram_m3/vramw_m3start_1_dmg08_cgb04c_out1.gbc` | ❌ Fail |
| `vramw_m3end/vramw_m3end_scx3_3_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `vramw_m3end/vramw_m3end_scx3_5_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `vramw_m3end/vramw_m3end_scx5_ds_1_cgb04c_out7.gbc` | ❌ Fail |
| `vramw_m3end/vramw_m3end_scx5_ds_2_cgb04c_out7.gbc` | ❌ Fail |
| `vramw_m3end/vramw_m3end_scx5_ds_3_cgb04c_out0.gbc` | ❌ Fail |
| `vramw_m3end/vramw_m3end_scx5_ds_4_cgb04c_out0.gbc` | ❌ Fail |
| `window/arg/late_enable_afterVblank_3_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/arg/late_enable_afterVblank_4_dmg08_out3_cgb04c_out0.gbc` | ❌ Fail |
| `window/arg/late_scx_late_wy_FFto4_ly4_wx00_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/arg/late_scx_late_wy_FFto4_ly4_wx00_2_dmg08_out3_cgb04c_out0.gbc` | ❌ Fail |
| `window/arg/late_scx_late_wy_FFto4_ly4_wx20_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/arg/late_scx_late_wy_FFto4_ly4_wx20_2_dmg08_out3_cgb04c_out0.gbc` | ❌ Fail |
| `window/arg/late_wx_late_wy_FFto2_ly2_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/arg/late_wy_10to0_ly1_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/arg/late_wy_10to0_ly1_2_dmg08_out3_cgb04c_out0.gbc` | ❌ Fail |
| `window/arg/late_wy_10to1_ly1_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/arg/late_wy_10to1_ly1_2_dmg08_out3_cgb04c_out0.gbc` | ❌ Fail |
| `window/arg/late_wy_1toFF_2_dmg08_out0_cgb04c_out3.gbc` | ❌ Fail |
| `window/arg/late_wy_1toFF_3_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/arg/late_wy_1toFF_ds_2_cgb04c_out3.gbc` | ❌ Fail |
| `window/arg/late_wy_1toFF_ds_lcdoffset1_2_cgb04c_out3.gbc` | ❌ Fail |
| `window/arg/late_wy_1toFF_lcdoffset1_2_cgb04c_out3.gbc` | ❌ Fail |
| `window/arg/late_wy_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/arg/late_wy_2toFF_2_dmg08_out0_cgb04c_out3.gbc` | ❌ Fail |
| `window/arg/late_wy_2toFF_3_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/arg/late_wy_FFto0_ly0_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/arg/late_wy_FFto0_ly0_2_dmg08_out3_cgb04c_out0.gbc` | ❌ Fail |
| `window/arg/late_wy_FFto0_ly2_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/arg/late_wy_FFto0_ly2_2_dmg08_out3_cgb04c_out0.gbc` | ❌ Fail |
| `window/arg/late_wy_FFto0_ly2_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `window/arg/late_wy_FFto1_ly2_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/arg/late_wy_FFto1_ly2_2_dmg08_out3_cgb04c_out0.gbc` | ❌ Fail |
| `window/arg/late_wy_FFto2_ly2_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/arg/late_wy_FFto2_ly2_2_dmg08_out3_cgb04c_out0.gbc` | ❌ Fail |
| `window/arg/late_wy_FFto2_ly2_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `window/arg/late_wy_FFto2_ly2_scx2_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/arg/late_wy_FFto2_ly2_scx2_2_dmg08_out3_cgb04c_out0.gbc` | ❌ Fail |
| `window/arg/late_wy_FFto2_ly2_scx3_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/arg/late_wy_FFto2_ly2_scx3_2_dmg08_out3_cgb04c_out0.gbc` | ❌ Fail |
| `window/arg/late_wy_FFto2_ly2_scx5_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/arg/late_wy_FFto2_ly2_scx5_3_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `window/arg/late_wy_FFto2_ly2_scx5_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `window/arg/late_wy_FFto2_ly2_wx00_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/arg/late_wy_FFto2_ly2_wx00_2_dmg08_out3_cgb04c_out0.gbc` | ❌ Fail |
| `window/arg/late_wy_FFto2_ly2_wx0f_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/arg/late_wy_FFto2_ly2_wx0f_2_dmg08_out3_cgb04c_out0.gbc` | ❌ Fail |
| `window/late_disable_1_dmg08_out3_cgb04c_out0.gbc` | ❌ Fail |
| `window/late_disable_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_disable_ds_2_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_disable_early_scx00_wx0f_ds_2_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_disable_early_scx00_wx10_ds_2_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_disable_early_scx00_wx11_ds_2_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_disable_early_scx00_wx12_ds_2_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_disable_early_scx03_wx0f_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_disable_early_scx03_wx10_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_disable_early_scx03_wx11_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_disable_early_scx03_wx12_2_dmg08_out0_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_disable_early_scx03_wx12_3_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_disable_late_scx00_wx0f_ds_2_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_disable_late_scx00_wx10_ds_2_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_disable_late_scx03_wx0f_2_dmg08_out3_cgb04c_out0.gbc` | ❌ Fail |
| `window/late_disable_late_scx03_wx0f_3_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_disable_late_scx03_wx10_2_dmg08_out3_cgb04c_out0.gbc` | ❌ Fail |
| `window/late_disable_late_scx03_wx10_3_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_disable_late_scx03_wx11_2_dmg08_out3_cgb04c_out0.gbc` | ❌ Fail |
| `window/late_disable_late_scx03_wx11_3_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_disable_late_scx03_wx12_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_disable_scx2_1_dmg08_out3_cgb04c_out0.gbc` | ❌ Fail |
| `window/late_disable_scx2_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_disable_scx3_1_dmg08_out3_cgb04c_out0.gbc` | ❌ Fail |
| `window/late_disable_scx3_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_disable_scx5_1_dmg08_out3_cgb04c_out0.gbc` | ❌ Fail |
| `window/late_disable_scx5_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_disable_scx5_ds_2_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_disable_spx10_wx0f_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_disable_wx0f_1_dmg08_out3_cgb04c_out0.gbc` | ❌ Fail |
| `window/late_disable_wx0f_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_enable_afterVblank_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_enable_afterVblank_2_dmg08_out3_cgb04c_out0.gbc` | ❌ Fail |
| `window/late_enable_afterVblank_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_enable_afterVblank_ds_lcdoffset1_1_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_enable_afterVblank_lcdoffset1_1_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_enable_ly0_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_reenable_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_reenable_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_reenable_scx2_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_reenable_scx2_2_dmg08_out3_cgb04c_out0.gbc` | ❌ Fail |
| `window/late_reenable_scx3_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_reenable_scx3_2_dmg08_out3_cgb04c_out0.gbc` | ❌ Fail |
| `window/late_reenable_scx5_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_reenable_scx5_2_dmg08_out3_cgb04c_out0.gbc` | ❌ Fail |
| `window/late_reenable_scx5_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_reenable_wx0f_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_scx_late_disable_1_dmg08_out3_cgb04c_out0.gbc` | ❌ Fail |
| `window/late_scx_late_disable_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_wx_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_wx_ds_2_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_wx_ff_07_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_wx_ff_0f_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_wx_scx2_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_wx_scx3_2_dmg08_out0_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_wx_scx3_3_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_wx_scx5_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_wx_scx5_ds_2_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_wx_wx03_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_wx_wx0f_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_wy_2_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_wy_ds_2_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_wy_ds_lcdoffset1_2_cgb04c_out3.gbc` | ❌ Fail |
| `window/late_wy_lcdoffset1_2_cgb04c_out3.gbc` | ❌ Fail |
| `window/m2int_wx00_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/m2int_wx03_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/m2int_wx03_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `window/m2int_wx03_scx2_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/m2int_wx03_scx3_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/m2int_wx03_scx5_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/m2int_wx03_scx5_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `window/m2int_wx07_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/m2int_wx07_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `window/m2int_wx07_scx2_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/m2int_wx07_scx3_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/m2int_wx07_scx5_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/m2int_wx07_scx5_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `window/m2int_wx0C_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `window/m2int_wx17_wxA5_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/m2int_wx57_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `window/m2int_wxA5_m0irq_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `window/m2int_wxA5_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/m2int_wxA6_firstline_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/m2int_wxA6_firstline_m3stat_2_dmg08_out0_cgb04c_out3.gbc` | ❌ Fail |
| `window/m2int_wxA6_m0irq2_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `window/m2int_wxA6_m0irq_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `window/m2int_wxA6_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/m2int_wxA6_m3stat_2_dmg08_out0_cgb04c_out3.gbc` | ❌ Fail |
| `window/m2int_wxA6_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `window/m2int_wxA6_oambusyread_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `window/m2int_wxA6_oambusyread_2_dmg08_out5_cgb04c_out0.gbc` | ❌ Fail |
| `window/m2int_wxA6_scx2_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/m2int_wxA6_scx2_m3stat_2_dmg08_out0_cgb04c_out3.gbc` | ❌ Fail |
| `window/m2int_wxA6_scx2_m3stat_3_dmg08_out0_cgb04c_out3.gbc` | ❌ Fail |
| `window/m2int_wxA6_scx3_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/m2int_wxA6_scx3_m3stat_2_dmg08_out0_cgb04c_out3.gbc` | ❌ Fail |
| `window/m2int_wxA6_scx3_m3stat_3_dmg08_out0_cgb04c_out3.gbc` | ❌ Fail |
| `window/m2int_wxA6_scx5_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/m2int_wxA6_scx5_m3stat_2_dmg08_out0_cgb04c_out3.gbc` | ❌ Fail |
| `window/m2int_wxA6_scx5_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `window/m2int_wxA6_spxA7_m0irq_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `window/m2int_wxA6_spxA7_m3stat_1_dmg08_cgb04c_out3.gbc` | ❌ Fail |
| `window/m2int_wxA6_spxA7_m3stat_2_dmg08_out0_cgb04c_out3.gbc` | ❌ Fail |
| `window/m2int_wxA6_spxA7_m3stat_4_dmg08_out0_cgb04c_out3.gbc` | ❌ Fail |
| `window/m2int_wxA6_vrambusyread_1_dmg08_cgb04c_out0.gbc` | ❌ Fail |
| `window/m2int_wxA6_vrambusyread_2_dmg08_out5_cgb04c_out0.gbc` | ❌ Fail |
| `window/m2int_wxDefault_m3stat_ds_1_cgb04c_out3.gbc` | ❌ Fail |
| `window/on_screen/weon_wx18_weoff_weon_wx80.gbc` | ❌ Fail |
| `window/on_screen/wx17_weoff_wxA5_weon.gbc` | ❌ Fail |
| `window/on_screen/wx17_wxA5.gbc` | ❌ Fail |
| `window/on_screen/wxA6_3.gbc` | ❌ Fail |
| `window/on_screen/wxA6_late_we_reenable_1.gbc` | ❌ Fail |
| `window/on_screen/wxA6_late_we_reenable_2.gbc` | ❌ Fail |
| `window/on_screen/wxA6_late_we_reenable_3.gbc` | ❌ Fail |
| `window/on_screen/wxA6_late_we_reenable_4.gbc` | ❌ Fail |
| `window/on_screen/wxA6_scx7.gbc` | ❌ Fail |
| `window/on_screen/wxA6_weoff_at_xposA6.gbc` | ❌ Fail |
| `window/on_screen/wxA6_wy00.gbc` | ❌ Fail |
| `window/on_screen/wxA6_wy01.gbc` | ❌ Fail |
| `window/on_screen/wxA6_wy01_weoff_ly02.gbc` | ❌ Fail |
| `window/on_screen/wxA6_wy01_weoff_ly02_weon_ly60.gbc` | ❌ Fail |
| `window/on_screen/wxA6_wy01_wxA5_ly02.gbc` | ❌ Fail |
| `window/on_screen/wxA6_wy01_wxA7_ly02.gbc` | ❌ Fail |
| `window/on_screen/wxA6_wy8F.gbc` | ❌ Fail |
| `window/reenable_ds_cgb04c_out3.gbc` | ❌ Fail |

#### halt_bug_rom (1/1 passing, 100.0%)

| Test | Result |
| --- | --- |
| `halt_bug_rom` | ✅ Pass |

#### instr_timing_rom (1/1 passing, 100.0%)

| Test | Result |
| --- | --- |
| `instr_timing` | ✅ Pass |

#### interrupt_time_rom (2/2 passing, 100.0%)

| Test | Result |
| --- | --- |
| `interrupt_time_cgb_png` | ✅ Pass |
| `interrupt_time_dmg_png` | ✅ Pass |

#### latch_rtc_test (1/1 passing, 100.0%)

| Test | Result |
| --- | --- |
| `latch_rtc_png` | ✅ Pass |

#### mealybug_tearoom (1/77 passing, 1.3%)

| Test | Result |
| --- | --- |
| `ppu_m2_win_en_toggle_dmg_blob` | ✅ Pass |
| `dma_hdma_during_halt_c` | ❌ Fail |
| `dma_hdma_timing_c` | ❌ Fail |
| `mbc_mbc3_rtc` | ❌ Fail |
| `ppu_m2_win_en_toggle_cgb_c` | ❌ Fail |
| `ppu_m2_win_en_toggle_cgb_d` | ❌ Fail |
| `ppu_m3_bgp_change_cgb_c` | ❌ Fail |
| `ppu_m3_bgp_change_cgb_d` | ❌ Fail |
| `ppu_m3_bgp_change_dmg_blob` | ❌ Fail |
| `ppu_m3_bgp_change_sprites_cgb_c` | ❌ Fail |
| `ppu_m3_bgp_change_sprites_cgb_d` | ❌ Fail |
| `ppu_m3_bgp_change_sprites_dmg_blob` | ❌ Fail |
| `ppu_m3_lcdc_bg_en_change2_cgb_c` | ❌ Fail |
| `ppu_m3_lcdc_bg_en_change_cgb_c` | ❌ Fail |
| `ppu_m3_lcdc_bg_en_change_cgb_d` | ❌ Fail |
| `ppu_m3_lcdc_bg_en_change_dmg_b` | ❌ Fail |
| `ppu_m3_lcdc_bg_en_change_dmg_blob` | ❌ Fail |
| `ppu_m3_lcdc_bg_map_change2_cgb_c` | ❌ Fail |
| `ppu_m3_lcdc_bg_map_change_cgb_c` | ❌ Fail |
| `ppu_m3_lcdc_bg_map_change_cgb_d` | ❌ Fail |
| `ppu_m3_lcdc_bg_map_change_dmg_blob` | ❌ Fail |
| `ppu_m3_lcdc_obj_en_change_cgb_c` | ❌ Fail |
| `ppu_m3_lcdc_obj_en_change_cgb_d` | ❌ Fail |
| `ppu_m3_lcdc_obj_en_change_dmg_blob` | ❌ Fail |
| `ppu_m3_lcdc_obj_en_change_variant_cgb_c` | ❌ Fail |
| `ppu_m3_lcdc_obj_en_change_variant_cgb_d` | ❌ Fail |
| `ppu_m3_lcdc_obj_en_change_variant_dmg_blob` | ❌ Fail |
| `ppu_m3_lcdc_obj_size_change_cgb_c` | ❌ Fail |
| `ppu_m3_lcdc_obj_size_change_cgb_d` | ❌ Fail |
| `ppu_m3_lcdc_obj_size_change_dmg_blob` | ❌ Fail |
| `ppu_m3_lcdc_obj_size_change_scx_cgb_c` | ❌ Fail |
| `ppu_m3_lcdc_obj_size_change_scx_cgb_d` | ❌ Fail |
| `ppu_m3_lcdc_obj_size_change_scx_dmg_blob` | ❌ Fail |
| `ppu_m3_lcdc_tile_sel_change2_cgb_c` | ❌ Fail |
| `ppu_m3_lcdc_tile_sel_change_cgb_c` | ❌ Fail |
| `ppu_m3_lcdc_tile_sel_change_cgb_d` | ❌ Fail |
| `ppu_m3_lcdc_tile_sel_change_dmg_blob` | ❌ Fail |
| `ppu_m3_lcdc_tile_sel_win_change2_cgb_c` | ❌ Fail |
| `ppu_m3_lcdc_tile_sel_win_change_cgb_c` | ❌ Fail |
| `ppu_m3_lcdc_tile_sel_win_change_cgb_d` | ❌ Fail |
| `ppu_m3_lcdc_tile_sel_win_change_dmg_blob` | ❌ Fail |
| `ppu_m3_lcdc_win_en_change_multiple_cgb_c` | ❌ Fail |
| `ppu_m3_lcdc_win_en_change_multiple_cgb_d` | ❌ Fail |
| `ppu_m3_lcdc_win_en_change_multiple_dmg_blob` | ❌ Fail |
| `ppu_m3_lcdc_win_en_change_multiple_wx_dmg_b` | ❌ Fail |
| `ppu_m3_lcdc_win_en_change_multiple_wx_dmg_blob` | ❌ Fail |
| `ppu_m3_lcdc_win_map_change2_cgb_c` | ❌ Fail |
| `ppu_m3_lcdc_win_map_change_cgb_c` | ❌ Fail |
| `ppu_m3_lcdc_win_map_change_cgb_d` | ❌ Fail |
| `ppu_m3_lcdc_win_map_change_dmg_blob` | ❌ Fail |
| `ppu_m3_obp0_change_cgb_c` | ❌ Fail |
| `ppu_m3_obp0_change_cgb_d` | ❌ Fail |
| `ppu_m3_obp0_change_dmg_blob` | ❌ Fail |
| `ppu_m3_scx_high_5_bits_cgb_c` | ❌ Fail |
| `ppu_m3_scx_high_5_bits_cgb_d` | ❌ Fail |
| `ppu_m3_scx_high_5_bits_change2_cgb_c` | ❌ Fail |
| `ppu_m3_scx_high_5_bits_dmg_blob` | ❌ Fail |
| `ppu_m3_scx_low_3_bits_cgb_c` | ❌ Fail |
| `ppu_m3_scx_low_3_bits_cgb_d` | ❌ Fail |
| `ppu_m3_scx_low_3_bits_dmg_blob` | ❌ Fail |
| `ppu_m3_scy_change2_cgb_c` | ❌ Fail |
| `ppu_m3_scy_change_cgb_c` | ❌ Fail |
| `ppu_m3_scy_change_cgb_d` | ❌ Fail |
| `ppu_m3_scy_change_dmg_blob` | ❌ Fail |
| `ppu_m3_window_timing_cgb_c` | ❌ Fail |
| `ppu_m3_window_timing_cgb_d` | ❌ Fail |
| `ppu_m3_window_timing_dmg_blob` | ❌ Fail |
| `ppu_m3_window_timing_wx_0_cgb_c` | ❌ Fail |
| `ppu_m3_window_timing_wx_0_cgb_d` | ❌ Fail |
| `ppu_m3_window_timing_wx_0_dmg_blob` | ❌ Fail |
| `ppu_m3_wx_4_change_dmg_blob` | ❌ Fail |
| `ppu_m3_wx_4_change_sprites_cgb_c` | ❌ Fail |
| `ppu_m3_wx_4_change_sprites_cgb_d` | ❌ Fail |
| `ppu_m3_wx_4_change_sprites_dmg_blob` | ❌ Fail |
| `ppu_m3_wx_5_change_dmg_blob` | ❌ Fail |
| `ppu_m3_wx_6_change_dmg_blob` | ❌ Fail |
| `ppu_win_without_bg` | ❌ Fail |

#### mem_timing_rom (3/3 passing, 100.0%)

| Test | Result |
| --- | --- |
| `mem_timing_modify` | ✅ Pass |
| `mem_timing_read` | ✅ Pass |
| `mem_timing_write` | ✅ Pass |

#### mooneye_acceptance (79/85 passing, 92.9%)

| Test | Result |
| --- | --- |
| `add_sp_e_timing_gb` | ✅ Pass |
| `bits__mem_oam_gb` | ✅ Pass |
| `bits__reg_f_gb` | ✅ Pass |
| `bits__unused_hwio_GS_gb` | ✅ Pass |
| `bits__unused_hwio_GS_gb__bootrom` | ✅ Pass |
| `boot_div_dmg0_gb` | ✅ Pass |
| `boot_div_dmgABCmgb_gb` | ✅ Pass |
| `boot_hwio_dmg0_gb` | ✅ Pass |
| `boot_hwio_dmgABCmgb_gb` | ✅ Pass |
| `boot_regs_dmg0_gb` | ✅ Pass |
| `boot_regs_dmgABC_gb` | ✅ Pass |
| `call_cc_timing2_gb` | ✅ Pass |
| `call_cc_timing_gb` | ✅ Pass |
| `call_timing2_gb` | ✅ Pass |
| `call_timing_gb` | ✅ Pass |
| `di_timing_GS_gb` | ✅ Pass |
| `div_timing_gb` | ✅ Pass |
| `ei_sequence_gb` | ✅ Pass |
| `ei_timing_gb` | ✅ Pass |
| `emulator_only__mbc1__bits_bank2_gb` | ✅ Pass |
| `emulator_only__mbc1__multicart_rom_8Mb_gb` | ✅ Pass |
| `emulator_only__mbc1__ram_64kb_gb` | ✅ Pass |
| `emulator_only__mbc2__bits_ramg_gb` | ✅ Pass |
| `emulator_only__mbc2__bits_romb_gb` | ✅ Pass |
| `emulator_only__mbc2__rom_1Mb_gb` | ✅ Pass |
| `emulator_only__mbc5__rom_1Mb_gb` | ✅ Pass |
| `halt_ime0_ei_gb` | ✅ Pass |
| `halt_ime0_nointr_timing_gb` | ✅ Pass |
| `halt_ime1_timing2_GS_gb` | ✅ Pass |
| `halt_ime1_timing_gb` | ✅ Pass |
| `if_ie_registers_gb` | ✅ Pass |
| `instr__daa_gb` | ✅ Pass |
| `interrupts__ie_push_gb` | ✅ Pass |
| `intr_timing_gb` | ✅ Pass |
| `jp_cc_timing_gb` | ✅ Pass |
| `jp_timing_gb` | ✅ Pass |
| `ld_hl_sp_e_timing_gb` | ✅ Pass |
| `misc__boot_div_cgb0_gb` | ✅ Pass |
| `misc__boot_div_cgbABCDE_gb` | ✅ Pass |
| `oam_dma__basic_gb` | ✅ Pass |
| `oam_dma__reg_read_gb` | ✅ Pass |
| `oam_dma__sources_GS_gb` | ✅ Pass |
| `oam_dma_restart_gb` | ✅ Pass |
| `oam_dma_start_gb` | ✅ Pass |
| `oam_dma_timing_gb` | ✅ Pass |
| `pop_timing_gb` | ✅ Pass |
| `ppu__hblank_ly_scx_timing_GS_gb` | ✅ Pass |
| `ppu__intr_1_2_timing_GS_gb` | ✅ Pass |
| `ppu__intr_2_0_timing_gb` | ✅ Pass |
| `ppu__intr_2_mode0_timing_gb` | ✅ Pass |
| `ppu__intr_2_mode0_timing_sprites_gb` | ✅ Pass |
| `ppu__intr_2_mode3_timing_gb` | ✅ Pass |
| `ppu__intr_2_oam_ok_timing_gb` | ✅ Pass |
| `ppu__lcdon_timing_GS_gb` | ✅ Pass |
| `ppu__lcdon_write_timing_GS_gb` | ✅ Pass |
| `ppu__stat_irq_blocking_gb` | ✅ Pass |
| `ppu__stat_lyc_onoff_gb` | ✅ Pass |
| `ppu__vblank_stat_intr_GS_gb` | ✅ Pass |
| `push_timing_gb` | ✅ Pass |
| `rapid_di_ei_gb` | ✅ Pass |
| `ret_cc_timing_gb` | ✅ Pass |
| `ret_timing_gb` | ✅ Pass |
| `reti_intr_timing_gb` | ✅ Pass |
| `reti_timing_gb` | ✅ Pass |
| `rst_timing_gb` | ✅ Pass |
| `serial__boot_sclk_align_dmgABCmgb_gb` | ✅ Pass |
| `timer__div_write_gb` | ✅ Pass |
| `timer__rapid_toggle_gb` | ✅ Pass |
| `timer__tim00_div_trigger_gb` | ✅ Pass |
| `timer__tim00_gb` | ✅ Pass |
| `timer__tim01_div_trigger_gb` | ✅ Pass |
| `timer__tim01_gb` | ✅ Pass |
| `timer__tim10_div_trigger_gb` | ✅ Pass |
| `timer__tim10_gb` | ✅ Pass |
| `timer__tim11_div_trigger_gb` | ✅ Pass |
| `timer__tim11_gb` | ✅ Pass |
| `timer__tima_reload_gb` | ✅ Pass |
| `timer__tima_write_reloading_gb` | ✅ Pass |
| `timer__tma_write_reloading_gb` | ✅ Pass |
| `boot_div2_S_gb` | ❌ Fail |
| `boot_div_S_gb` | ❌ Fail |
| `boot_hwio_S_gb` | ❌ Fail |
| `boot_regs_mgb_gb` | ❌ Fail |
| `boot_regs_sgb2_gb` | ❌ Fail |
| `boot_regs_sgb_gb` | ❌ Fail |

#### oam_bug_rom_singles (1/1 passing, 100.0%)

| Test | Result |
| --- | --- |
| `blargg_oam_bug_rom_singles_dmg` | ✅ Pass |

#### rtc_invalid_banks_test (1/1 passing, 100.0%)

| Test | Result |
| --- | --- |
| `rtc_invalid_banks_png` | ✅ Pass |

#### same_suite (69/78 passing, 88.5%)

| Test | Result |
| --- | --- |
| `same_suite__apu__channel_1__channel_1_align_cpu_gb` | ✅ Pass |
| `same_suite__apu__channel_1__channel_1_align_gb` | ✅ Pass |
| `same_suite__apu__channel_1__channel_1_delay_gb` | ✅ Pass |
| `same_suite__apu__channel_1__channel_1_duty_delay_gb` | ✅ Pass |
| `same_suite__apu__channel_1__channel_1_duty_gb` | ✅ Pass |
| `same_suite__apu__channel_1__channel_1_extra_length_clocking_cgb0B_gb` | ✅ Pass |
| `same_suite__apu__channel_1__channel_1_freq_change_gb` | ✅ Pass |
| `same_suite__apu__channel_1__channel_1_nrx2_glitch_gb` | ✅ Pass |
| `same_suite__apu__channel_1__channel_1_nrx2_speed_change_gb` | ✅ Pass |
| `same_suite__apu__channel_1__channel_1_restart_gb` | ✅ Pass |
| `same_suite__apu__channel_1__channel_1_restart_nrx2_glitch_gb` | ✅ Pass |
| `same_suite__apu__channel_1__channel_1_stop_div_gb` | ✅ Pass |
| `same_suite__apu__channel_1__channel_1_stop_restart_gb` | ✅ Pass |
| `same_suite__apu__channel_1__channel_1_sweep_gb` | ✅ Pass |
| `same_suite__apu__channel_1__channel_1_volume_div_gb` | ✅ Pass |
| `same_suite__apu__channel_1__channel_1_volume_gb` | ✅ Pass |
| `same_suite__apu__channel_2__channel_2_align_cpu_gb` | ✅ Pass |
| `same_suite__apu__channel_2__channel_2_align_gb` | ✅ Pass |
| `same_suite__apu__channel_2__channel_2_delay_gb` | ✅ Pass |
| `same_suite__apu__channel_2__channel_2_duty_delay_gb` | ✅ Pass |
| `same_suite__apu__channel_2__channel_2_duty_gb` | ✅ Pass |
| `same_suite__apu__channel_2__channel_2_extra_length_clocking_cgb0B_gb` | ✅ Pass |
| `same_suite__apu__channel_2__channel_2_freq_change_gb` | ✅ Pass |
| `same_suite__apu__channel_2__channel_2_nrx2_glitch_gb` | ✅ Pass |
| `same_suite__apu__channel_2__channel_2_nrx2_speed_change_gb` | ✅ Pass |
| `same_suite__apu__channel_2__channel_2_restart_gb` | ✅ Pass |
| `same_suite__apu__channel_2__channel_2_restart_nrx2_glitch_gb` | ✅ Pass |
| `same_suite__apu__channel_2__channel_2_stop_div_gb` | ✅ Pass |
| `same_suite__apu__channel_2__channel_2_stop_restart_gb` | ✅ Pass |
| `same_suite__apu__channel_2__channel_2_volume_div_gb` | ✅ Pass |
| `same_suite__apu__channel_2__channel_2_volume_gb` | ✅ Pass |
| `same_suite__apu__channel_3__channel_3_and_glitch_gb` | ✅ Pass |
| `same_suite__apu__channel_3__channel_3_delay_gb` | ✅ Pass |
| `same_suite__apu__channel_3__channel_3_extra_length_clocking_cgb0_gb` | ✅ Pass |
| `same_suite__apu__channel_3__channel_3_first_sample_gb` | ✅ Pass |
| `same_suite__apu__channel_3__channel_3_freq_change_delay_gb` | ✅ Pass |
| `same_suite__apu__channel_3__channel_3_restart_delay_gb` | ✅ Pass |
| `same_suite__apu__channel_3__channel_3_restart_stop_delay_gb` | ✅ Pass |
| `same_suite__apu__channel_3__channel_3_shift_delay_gb` | ✅ Pass |
| `same_suite__apu__channel_3__channel_3_shift_skip_delay_gb` | ✅ Pass |
| `same_suite__apu__channel_3__channel_3_stop_delay_gb` | ✅ Pass |
| `same_suite__apu__channel_3__channel_3_stop_div_gb` | ✅ Pass |
| `same_suite__apu__channel_3__channel_3_wave_ram_dac_on_rw_gb` | ✅ Pass |
| `same_suite__apu__channel_3__channel_3_wave_ram_locked_write_gb` | ✅ Pass |
| `same_suite__apu__channel_3__channel_3_wave_ram_sync_gb` | ✅ Pass |
| `same_suite__apu__channel_4__channel_4_align_gb` | ✅ Pass |
| `same_suite__apu__channel_4__channel_4_delay_gb` | ✅ Pass |
| `same_suite__apu__channel_4__channel_4_equivalent_frequencies_gb` | ✅ Pass |
| `same_suite__apu__channel_4__channel_4_extra_length_clocking_cgb0B_gb` | ✅ Pass |
| `same_suite__apu__channel_4__channel_4_freq_change_gb` | ✅ Pass |
| `same_suite__apu__channel_4__channel_4_frequency_alignment_gb` | ✅ Pass |
| `same_suite__apu__channel_4__channel_4_lfsr15_gb` | ✅ Pass |
| `same_suite__apu__channel_4__channel_4_lfsr_15_7_gb` | ✅ Pass |
| `same_suite__apu__channel_4__channel_4_lfsr_7_15_gb` | ✅ Pass |
| `same_suite__apu__channel_4__channel_4_lfsr_gb` | ✅ Pass |
| `same_suite__apu__channel_4__channel_4_lfsr_restart_fast_gb` | ✅ Pass |
| `same_suite__apu__channel_4__channel_4_lfsr_restart_gb` | ✅ Pass |
| `same_suite__apu__channel_4__channel_4_volume_div_gb` | ✅ Pass |
| `same_suite__apu__div_trigger_volume_10_gb` | ✅ Pass |
| `same_suite__apu__div_write_trigger_10_gb` | ✅ Pass |
| `same_suite__apu__div_write_trigger_gb` | ✅ Pass |
| `same_suite__apu__div_write_trigger_volume_10_gb` | ✅ Pass |
| `same_suite__apu__div_write_trigger_volume_gb` | ✅ Pass |
| `same_suite__dma__gbc_dma_cont_gb` | ✅ Pass |
| `same_suite__dma__gdma_addr_mask_gb` | ✅ Pass |
| `same_suite__dma__hdma_lcd_off_gb` | ✅ Pass |
| `same_suite__dma__hdma_mode0_gb` | ✅ Pass |
| `same_suite__interrupt__ei_delay_halt_gb` | ✅ Pass |
| `same_suite__ppu__blocking_bgpi_increase_gb` | ✅ Pass |
| `same_suite__apu__channel_1__channel_1_freq_change_timing_A_gb` | ❌ Fail |
| `same_suite__apu__channel_1__channel_1_freq_change_timing_cgb0BC_gb` | ❌ Fail |
| `same_suite__apu__channel_1__channel_1_freq_change_timing_cgbDE_gb` | ❌ Fail |
| `same_suite__apu__channel_1__channel_1_sweep_restart_2_gb` | ❌ Fail |
| `same_suite__apu__channel_1__channel_1_sweep_restart_gb` | ❌ Fail |
| `same_suite__apu__channel_3__channel_3_extra_length_clocking_cgbB_gb` | ❌ Fail |
| `same_suite__apu__channel_3__channel_3_restart_during_delay_gb` | ❌ Fail |
| `same_suite__sgb__command_mlt_req_1_incrementing_gb` | ❌ Fail |
| `same_suite__sgb__command_mlt_req_gb` | ❌ Fail |

#### strikethrough (1/1 passing, 100.0%)

| Test | Result |
| --- | --- |
| `strikethrough_hacktix_png` | ✅ Pass |


### Integration Tests

#### apu (66/66 passing, 100.0%)

| Test | Result |
| --- | --- |
| `dac_off_disables_channel` | ✅ Pass |
| `double_speed_preserves_lf_div_phase` | ✅ Pass |
| `duty_step_reset_when_apu_powered_off` | ✅ Pass |
| `frame_sequencer_tick` | ✅ Pass |
| `nr11_write_sets_duty_and_length` | ✅ Pass |
| `nr12_bit3_enables_dac` | ✅ Pass |
| `nr12_period_zero_sets_timer_to_8` | ✅ Pass |
| `nr12_write_requires_retrigger` | ✅ Pass |
| `nr12_zero_turns_off_dac` | ✅ Pass |
| `nr13_period_change_delayed_until_sample_end` | ✅ Pass |
| `nr13_write_sets_frequency_low_bits_and_is_write_only` | ✅ Pass |
| `nr14_length_enable_read_write` | ✅ Pass |
| `nr14_write_sets_frequency_high_bits_and_is_write_only` | ✅ Pass |
| `nr21_write_sets_duty_and_length` | ✅ Pass |
| `nr22_bit3_enables_dac` | ✅ Pass |
| `nr22_period_zero_sets_timer_to_8` | ✅ Pass |
| `nr22_write_requires_retrigger` | ✅ Pass |
| `nr22_zero_turns_off_dac` | ✅ Pass |
| `nr23_period_change_delayed_until_sample_end` | ✅ Pass |
| `nr23_write_sets_frequency_low_bits_and_is_write_only` | ✅ Pass |
| `nr24_length_enable_read_write` | ✅ Pass |
| `nr24_write_sets_frequency_high_bits_and_is_write_only` | ✅ Pass |
| `nr30_dac_off_disables_channel` | ✅ Pass |
| `nr31_write_sets_length` | ✅ Pass |
| `nr31_write_updates_length_when_disabled_on_dmg` | ✅ Pass |
| `nr33_write_sets_frequency_low_bits_and_is_write_only` | ✅ Pass |
| `nr34_length_enable_read_write` | ✅ Pass |
| `nr34_retrigger_resets_wave_position` | ✅ Pass |
| `nr34_write_sets_frequency_high_bits_and_is_write_only` | ✅ Pass |
| `nr41_high_bits_ignored` | ✅ Pass |
| `nr41_write_sets_length` | ✅ Pass |
| `nr41_zero_sets_full_length` | ✅ Pass |
| `nr42_bit3_enables_dac` | ✅ Pass |
| `nr42_write_requires_retrigger` | ✅ Pass |
| `nr42_writes_ignored_when_disabled` | ✅ Pass |
| `nr42_zero_turns_off_dac` | ✅ Pass |
| `nr43_bit15_copies_to_bit7_in_short_mode` | ✅ Pass |
| `nr43_lfsr_first_step` | ✅ Pass |
| `nr43_output_depends_on_lfsr` | ✅ Pass |
| `nr44_length_enable_read_write` | ✅ Pass |
| `nr50_left_vs_right_volume` | ✅ Pass |
| `nr50_vin_bits_ignored` | ✅ Pass |
| `nr50_volume_zero_not_muted` | ✅ Pass |
| `nr51_ch2_center` | ✅ Pass |
| `nr51_ch2_left_only` | ✅ Pass |
| `nr51_ch2_off` | ✅ Pass |
| `nr51_ch2_right_only` | ✅ Pass |
| `nr52_bits_ignore_dac_only` | ✅ Pass |
| `nr52_channel_status_bits` | ✅ Pass |
| `nr52_clears_registers_when_off` | ✅ Pass |
| `nr52_power_toggle` | ✅ Pass |
| `nr52_wave_ram_persist` | ✅ Pass |
| `pcm_mask_defaults_to_full_on_reve` | ✅ Pass |
| `pcm_mask_glitch_releases_after_first_sample` | ✅ Pass |
| `pcm_mmu_mapping` | ✅ Pass |
| `pcm_register_open_bus` | ✅ Pass |
| `read_mask_unused_bits` | ✅ Pass |
| `register_write_read_fidelity` | ✅ Pass |
| `retrigger_preserves_timer_low_bits_ch1` | ✅ Pass |
| `sample_generation` | ✅ Pass |
| `wave_ram_access` | ✅ Pass |
| `wave_ram_accessible_with_dac_on_when_inactive` | ✅ Pass |
| `wave_ram_locked_read_redirects_on_cgb_e` | ✅ Pass |
| `wave_ram_locked_read_returns_latched_nibble_on_dmg` | ✅ Pass |
| `wave_ram_locked_write_commits_after_byte_advance` | ✅ Pass |
| `wave_retrigger_emits_last_sample` | ✅ Pass |

#### apu_quirks (3/3 passing, 100.0%)

| Test | Result |
| --- | --- |
| `noise_shift_15_freezes_lfsr` | ✅ Pass |
| `wave_retrigger_corrupts_ram` | ✅ Pass |
| `zombie_mode_volume_change` | ✅ Pass |

#### bgb_protocol (24/24 passing, 100.0%)

| Test | Result |
| --- | --- |
| `bgb_sync3_sent_only_when_not_ready` | ✅ Pass |
| `complete_transfer_cycle` | ✅ Pass |
| `correct_sync1_response_logic` | ✅ Pass |
| `handshake_sequence` | ✅ Pass |
| `packet_roundtrip` | ✅ Pass |
| `parse_real_log_packets` | ✅ Pass |
| `pokemon_trade_handshake_81` | ✅ Pass |
| `rapid_data_exchange` | ✅ Pass |
| `serial_no_data_byte_pattern` | ✅ Pass |
| `status_packet_running_paused_reconnect` | ✅ Pass |
| `status_packet_running_reconnect` | ✅ Pass |
| `sync1_creates_correct_packet` | ✅ Pass |
| `sync1_packet_from_log` | ✅ Pass |
| `sync1_sync2_when_slave_ready` | ✅ Pass |
| `sync1_sync3_ack_when_slave_not_ready` | ✅ Pass |
| `sync2_creates_correct_packet` | ✅ Pass |
| `sync2_packet_from_log` | ✅ Pass |
| `sync3_ack_creates_correct_packet` | ✅ Pass |
| `sync3_ack_packet_from_log` | ✅ Pass |
| `sync3_timestamp_creates_correct_packet` | ✅ Pass |
| `sync3_timestamp_vs_ack_distinction` | ✅ Pass |
| `timestamp_encoding` | ✅ Pass |
| `version_packet_format` | ✅ Pass |
| `vibe_incorrect_sync3_for_every_sync1` | ✅ Pass |

#### channel_activation (2/4 passing, 50.0%)

| Test | Result |
| --- | --- |
| `channel1_trigger_ignored_when_dac_off` | ✅ Pass |
| `channel1_triggers_when_dac_on` | ✅ Pass |
| `channel1_disabled_by_length_timer` | ❌ Fail |
| `sweep_overflow_disables_channel1` | ❌ Fail |

#### cpu (13/13 passing, 100.0%)

| Test | Result |
| --- | --- |
| `alu_immediate_ops` | ✅ Pass |
| `alu_register_ops` | ✅ Pass |
| `double_speed_timer_scaling` | ✅ Pass |
| `ei_delay` | ✅ Pass |
| `gdma_stall_advances_cpu_div` | ✅ Pass |
| `halt_bug` | ✅ Pass |
| `interrupt_handling` | ✅ Pass |
| `jr_nz_cycles` | ✅ Pass |
| `ld_rr_instructions` | ✅ Pass |
| `simple_program` | ✅ Pass |
| `speed_switch_stall_advances_dot_div_but_not_cpu_div` | ✅ Pass |
| `stop_resets_div_and_pauses` | ✅ Pass |
| `stop_speed_switch` | ✅ Pass |

#### mmu (12/12 passing, 100.0%)

| Test | Result |
| --- | --- |
| `boot_rom_disable` | ✅ Pass |
| `cartridge_ram_access` | ✅ Pass |
| `cgb_boot_rom_mapping` | ✅ Pass |
| `hdma_wait_loop_observes_idle_ff55` | ✅ Pass |
| `mbc1_ram_enable` | ✅ Pass |
| `mbc1_rom_bank_switching` | ✅ Pass |
| `oam_dma_initial_delay` | ✅ Pass |
| `oam_dma_restart_timing` | ✅ Pass |
| `oam_dma_transfer` | ✅ Pass |
| `vram_bank_switch` | ✅ Pass |
| `vram_oam_access_blocking` | ✅ Pass |
| `wram_echo_and_bank_switch` | ✅ Pass |

#### ppu (15/15 passing, 100.0%)

| Test | Result |
| --- | --- |
| `bg_disable_yields_color0` | ✅ Pass |
| `cgb_bg_attr_priority` | ✅ Pass |
| `cgb_bg_bank_select` | ✅ Pass |
| `cgb_bg_palette` | ✅ Pass |
| `cgb_bg_palette_autoinc_read` | ✅ Pass |
| `cgb_master_priority` | ✅ Pass |
| `cgb_obj_palette_autoinc_read` | ✅ Pass |
| `cgb_obj_priority_mode_cgb` | ✅ Pass |
| `cgb_obj_priority_mode_dmg` | ✅ Pass |
| `obj_priority_color0` | ✅ Pass |
| `register_access` | ✅ Pass |
| `render_sprite_scanline` | ✅ Pass |
| `sprite_8x16_tile_offset` | ✅ Pass |
| `sprite_x_priority` | ✅ Pass |
| `step_vblank_interrupt` | ✅ Pass |

#### serial (17/17 passing, 100.0%)

| Test | Result |
| --- | --- |
| `cgb_fast_clock_completes_faster` | ✅ Pass |
| `external_clock_partial_pulses` | ✅ Pass |
| `external_clock_transfer_waits_for_pulses` | ✅ Pass |
| `has_external_clock_transfer_pending_works` | ✅ Pass |
| `internal_clock_transfer_exchanges_bytes` | ✅ Pass |
| `multiple_sequential_transfers` | ✅ Pass |
| `null_link_port_loopback_echoes_byte` | ✅ Pass |
| `null_link_port_returns_ff_by_default` | ✅ Pass |
| `out_buf_captures_completed_transfers` | ✅ Pass |
| `pending_external_clock_outgoing_returns_byte` | ✅ Pass |
| `pokemon_style_handshake` | ✅ Pass |
| `sb_output_captures_writes` | ✅ Pass |
| `serial_no_data_byte_handling` | ✅ Pass |
| `serial_sb_readable_writable` | ✅ Pass |
| `serial_sc_cgb_preserves_fast_clock_bit` | ✅ Pass |
| `serial_sc_dmg_masks_unused_bits` | ✅ Pass |
| `transfer_cancelled_by_clearing_sc_bit7` | ✅ Pass |

#### timer (13/13 passing, 100.0%)

| Test | Result |
| --- | --- |
| `div_increment` | ✅ Pass |
| `div_reset_edge_tick` | ✅ Pass |
| `div_resets_on_write` | ✅ Pass |
| `tac_change_clock_select_edge_tick` | ✅ Pass |
| `tac_clock_select_16khz` | ✅ Pass |
| `tac_clock_select_262khz` | ✅ Pass |
| `tac_clock_select_65khz` | ✅ Pass |
| `tac_disable_edge_tick` | ✅ Pass |
| `tima_increment_and_overflow` | ✅ Pass |
| `tima_overflow_delay_and_reload` | ✅ Pass |
| `tima_write_during_overflow_cancels_reload` | ✅ Pass |
| `tima_write_during_reload_ignored` | ✅ Pass |
| `tma_write_same_cycle_overflow` | ✅ Pass |


### Unit Tests

#### apu (5/5 passing, 100.0%)

| Test | Result |
| --- | --- |
| `apu::tests::dc_filter_active_when_dac_on` | ✅ Pass |
| `apu::tests::dc_filter_channels_independent` | ✅ Pass |
| `apu::tests::dc_filter_converges_to_zero` | ✅ Pass |
| `apu::tests::dc_filter_reduces_constant_input` | ✅ Pass |
| `apu::tests::dc_filter_reset_when_all_dacs_off` | ✅ Pass |

#### cartridge (7/7 passing, 100.0%)

| Test | Result |
| --- | --- |
| `cartridge::tests::cart_ram_initializes_to_ff` | ✅ Pass |
| `cartridge::tests::mbc3_rom_bank_wraps` | ✅ Pass |
| `cartridge::tests::no_mbc_small_ram_mirrors` | ✅ Pass |
| `cartridge::tests::rtc_day_overflow_sets_carry` | ✅ Pass |
| `cartridge::tests::rtc_halt_preserves_subseconds` | ✅ Pass |
| `cartridge::tests::rtc_seconds_write_resets_phase` | ✅ Pass |
| `cartridge::tests::rtc_ticks_through_invalid_values` | ✅ Pass |

#### ppu::mode3_timing_tests::dmg_mode3_cycles_mooneye_intr2_patterns (1/1 passing, 100.0%)

| Test | Result |
| --- | --- |
| `ppu::mode3_timing_tests::dmg_mode3_cycles_mooneye_intr2_patterns` | ✅ Pass |

#### ppu::mode3_timing_tests::dmg_mode3_cycles_single_sprite_x0 (1/1 passing, 100.0%)

| Test | Result |
| --- | --- |
| `ppu::mode3_timing_tests::dmg_mode3_cycles_single_sprite_x0` | ✅ Pass |

#### ppu::mode3_timing_tests::dmg_mode3_cycles_single_sprite_x1 (1/1 passing, 100.0%)

| Test | Result |
| --- | --- |
| `ppu::mode3_timing_tests::dmg_mode3_cycles_single_sprite_x1` | ✅ Pass |

#### ppu::mode3_timing_tests::dmg_mode3_cycles_single_sprite_x2 (1/1 passing, 100.0%)

| Test | Result |
| --- | --- |
| `ppu::mode3_timing_tests::dmg_mode3_cycles_single_sprite_x2` | ✅ Pass |

#### ppu::mode3_timing_tests::dmg_mode3_cycles_single_sprite_x3 (1/1 passing, 100.0%)

| Test | Result |
| --- | --- |
| `ppu::mode3_timing_tests::dmg_mode3_cycles_single_sprite_x3` | ✅ Pass |

#### ppu::mode3_timing_tests::dmg_mode3_cycles_single_sprite_x4 (1/1 passing, 100.0%)

| Test | Result |
| --- | --- |
| `ppu::mode3_timing_tests::dmg_mode3_cycles_single_sprite_x4` | ✅ Pass |

#### ppu::mode3_timing_tests::dmg_mode3_cycles_single_sprite_x8 (1/1 passing, 100.0%)

| Test | Result |
| --- | --- |
| `ppu::mode3_timing_tests::dmg_mode3_cycles_single_sprite_x8` | ✅ Pass |

#### ppu::mode3_timing_tests::dmg_mode3_cycles_split_0_and_160 (1/1 passing, 100.0%)

| Test | Result |
| --- | --- |
| `ppu::mode3_timing_tests::dmg_mode3_cycles_split_0_and_160` | ✅ Pass |

#### ppu::mode3_timing_tests::dmg_mode3_cycles_ten_sprites_x1 (1/1 passing, 100.0%)

| Test | Result |
| --- | --- |
| `ppu::mode3_timing_tests::dmg_mode3_cycles_ten_sprites_x1` | ✅ Pass |

#### ppu::mode3_timing_tests::dmg_mode3_cycles_ten_sprites_x160 (1/1 passing, 100.0%)

| Test | Result |
| --- | --- |
| `ppu::mode3_timing_tests::dmg_mode3_cycles_ten_sprites_x160` | ✅ Pass |

#### ppu::mode3_timing_tests::dmg_mode3_cycles_ten_sprites_x167 (1/1 passing, 100.0%)

| Test | Result |
| --- | --- |
| `ppu::mode3_timing_tests::dmg_mode3_cycles_ten_sprites_x167` | ✅ Pass |

#### ppu::mode3_timing_tests::dmg_mode3_cycles_ten_sprites_x168 (1/1 passing, 100.0%)

| Test | Result |
| --- | --- |
| `ppu::mode3_timing_tests::dmg_mode3_cycles_ten_sprites_x168` | ✅ Pass |

#### ppu::mode3_timing_tests::dmg_mode3_cycles_ten_sprites_x2 (1/1 passing, 100.0%)

| Test | Result |
| --- | --- |
| `ppu::mode3_timing_tests::dmg_mode3_cycles_ten_sprites_x2` | ✅ Pass |

#### ppu::mode3_timing_tests::dmg_mode3_cycles_ten_sprites_x4 (1/1 passing, 100.0%)

| Test | Result |
| --- | --- |
| `ppu::mode3_timing_tests::dmg_mode3_cycles_ten_sprites_x4` | ✅ Pass |

#### ppu::mode3_timing_tests::dmg_mode3_cycles_ten_sprites_x6 (1/1 passing, 100.0%)

| Test | Result |
| --- | --- |
| `ppu::mode3_timing_tests::dmg_mode3_cycles_ten_sprites_x6` | ✅ Pass |

#### ppu::mode3_timing_tests::dmg_mode3_cycles_ten_sprites_x7 (1/1 passing, 100.0%)

| Test | Result |
| --- | --- |
| `ppu::mode3_timing_tests::dmg_mode3_cycles_ten_sprites_x7` | ✅ Pass |

#### ppu::mode3_timing_tests::dmg_mode3_cycles_ten_sprites_x8 (1/1 passing, 100.0%)

| Test | Result |
| --- | --- |
| `ppu::mode3_timing_tests::dmg_mode3_cycles_ten_sprites_x8` | ✅ Pass |

#### ppu::mode3_timing_tests::dmg_mode3_cycles_three_sprites_x0 (1/1 passing, 100.0%)

| Test | Result |
| --- | --- |
| `ppu::mode3_timing_tests::dmg_mode3_cycles_three_sprites_x0` | ✅ Pass |

#### ppu::mode3_timing_tests::dmg_mode3_cycles_two_sprites_x0 (1/1 passing, 100.0%)

| Test | Result |
| --- | --- |
| `ppu::mode3_timing_tests::dmg_mode3_cycles_two_sprites_x0` | ✅ Pass |

#### serial (16/16 passing, 100.0%)

| Test | Result |
| --- | --- |
| `serial::tests::external_clock_completes_with_pulses` | ✅ Pass |
| `serial::tests::external_clock_latches_and_shifts_partner_byte` | ✅ Pass |
| `serial::tests::external_clock_stalls_without_pulses` | ✅ Pass |
| `serial::tests::internal_clock_irq_only_on_final_bit_dmg` | ✅ Pass |
| `serial::tests::internal_clock_rate_cgb_double_speed` | ✅ Pass |
| `serial::tests::internal_clock_rate_cgb_fast_clock` | ✅ Pass |
| `serial::tests::internal_clock_rate_cgb_fast_clock_double_speed` | ✅ Pass |
| `serial::tests::internal_clock_rate_cgb_normal_speed` | ✅ Pass |
| `serial::tests::internal_clock_shifts_bits_into_sb` | ✅ Pass |
| `serial::tests::internal_clock_transfer_completes_and_requests_irq` | ✅ Pass |
| `serial::tests::internal_clock_waits_for_partner_byte_before_clocking` | ✅ Pass |
| `serial::tests::open_bus_no_partner_external_clock_receives_ff` | ✅ Pass |
| `serial::tests::open_bus_no_partner_internal_clock_receives_ff` | ✅ Pass |
| `serial::tests::sc_write_during_active_transfer_does_not_cancel` | ✅ Pass |
| `serial::tests::sc_write_with_bit7_restarts_transfer_using_current_sb` | ✅ Pass |
| `serial::tests::serial_dot_cycles_match_speed_table` | ✅ Pass |

#### watchpoints (3/3 passing, 100.0%)

| Test | Result |
| --- | --- |
| `watchpoints::tests::read_watchpoint_hits_and_records_details` | ✅ Pass |
| `watchpoints::tests::suspended_disables_hits` | ✅ Pass |
| `watchpoints::tests::value_match_filters_hits` | ✅ Pass |
